
*** Running vivado
    with args -log PLtoPSInterrupt_PLtoPSinterrupt_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PLtoPSInterrupt_PLtoPSinterrupt_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source PLtoPSInterrupt_PLtoPSinterrupt_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/39389/Desktop/Vivado_Workspace/ip_repository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top PLtoPSInterrupt_PLtoPSinterrupt_0_0 -part xc7z007sclg225-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6356 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 975.098 ; gain = 234.043
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PLtoPSInterrupt_PLtoPSinterrupt_0_0' [c:/Users/39389/Desktop/Vivado_Workspace/PLtoPS_demo_3.1/PLtoPS_demo_3.1.srcs/sources_1/bd/PLtoPSInterrupt/ip/PLtoPSInterrupt_PLtoPSinterrupt_0_0/synth/PLtoPSInterrupt_PLtoPSinterrupt_0_0.vhd:104]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_INTR_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_INTR_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_NUM_OF_INTR bound to: 1 - type: integer 
	Parameter C_INTR_SENSITIVITY bound to: 32'b11111111111111111111111111111111 
	Parameter C_INTR_ACTIVE_STATE bound to: 32'b11111111111111111111111111111111 
	Parameter C_IRQ_SENSITIVITY bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE_STATE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PLtoPSinterrupt_v1_0' declared at 'c:/Users/39389/Desktop/Vivado_Workspace/PLtoPS_demo_3.1/PLtoPS_demo_3.1.srcs/sources_1/bd/PLtoPSInterrupt/ipshared/5ee8/hdl/PLtoPSinterrupt_v1_0.vhd:5' bound to instance 'U0' of component 'PLtoPSinterrupt_v1_0' [c:/Users/39389/Desktop/Vivado_Workspace/PLtoPS_demo_3.1/PLtoPS_demo_3.1.srcs/sources_1/bd/PLtoPSInterrupt/ip/PLtoPSInterrupt_PLtoPSinterrupt_0_0/synth/PLtoPSInterrupt_PLtoPSinterrupt_0_0.vhd:226]
INFO: [Synth 8-638] synthesizing module 'PLtoPSinterrupt_v1_0' [c:/Users/39389/Desktop/Vivado_Workspace/PLtoPS_demo_3.1/PLtoPS_demo_3.1.srcs/sources_1/bd/PLtoPSInterrupt/ipshared/5ee8/hdl/PLtoPSinterrupt_v1_0.vhd:82]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_INTR_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_INTR_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_NUM_OF_INTR bound to: 1 - type: integer 
	Parameter C_INTR_SENSITIVITY bound to: -1 - type: integer 
	Parameter C_INTR_ACTIVE_STATE bound to: -1 - type: integer 
	Parameter C_IRQ_SENSITIVITY bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE_STATE bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'PLtoPSinterrupt_v1_0_S00_AXI' declared at 'c:/Users/39389/Desktop/Vivado_Workspace/PLtoPS_demo_3.1/PLtoPS_demo_3.1.srcs/sources_1/bd/PLtoPSInterrupt/ipshared/5ee8/hdl/PLtoPSinterrupt_v1_0_S00_AXI.vhd:5' bound to instance 'PLtoPSinterrupt_v1_0_S00_AXI_inst' of component 'PLtoPSinterrupt_v1_0_S00_AXI' [c:/Users/39389/Desktop/Vivado_Workspace/PLtoPS_demo_3.1/PLtoPS_demo_3.1.srcs/sources_1/bd/PLtoPSInterrupt/ipshared/5ee8/hdl/PLtoPSinterrupt_v1_0.vhd:154]
INFO: [Synth 8-638] synthesizing module 'PLtoPSinterrupt_v1_0_S00_AXI' [c:/Users/39389/Desktop/Vivado_Workspace/PLtoPS_demo_3.1/PLtoPS_demo_3.1.srcs/sources_1/bd/PLtoPSInterrupt/ipshared/5ee8/hdl/PLtoPSinterrupt_v1_0_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/39389/Desktop/Vivado_Workspace/PLtoPS_demo_3.1/PLtoPS_demo_3.1.srcs/sources_1/bd/PLtoPSInterrupt/ipshared/5ee8/hdl/PLtoPSinterrupt_v1_0_S00_AXI.vhd:224]
INFO: [Synth 8-226] default block is never used [c:/Users/39389/Desktop/Vivado_Workspace/PLtoPS_demo_3.1/PLtoPS_demo_3.1.srcs/sources_1/bd/PLtoPSInterrupt/ipshared/5ee8/hdl/PLtoPSinterrupt_v1_0_S00_AXI.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/39389/Desktop/Vivado_Workspace/PLtoPS_demo_3.1/PLtoPS_demo_3.1.srcs/sources_1/bd/PLtoPSInterrupt/ipshared/5ee8/hdl/PLtoPSinterrupt_v1_0_S00_AXI.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'PLtoPSinterrupt_v1_0_S00_AXI' (1#1) [c:/Users/39389/Desktop/Vivado_Workspace/PLtoPS_demo_3.1/PLtoPS_demo_3.1.srcs/sources_1/bd/PLtoPSInterrupt/ipshared/5ee8/hdl/PLtoPSinterrupt_v1_0_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_NUM_OF_INTR bound to: 1 - type: integer 
	Parameter C_INTR_SENSITIVITY bound to: -1 - type: integer 
	Parameter C_INTR_ACTIVE_STATE bound to: -1 - type: integer 
	Parameter C_IRQ_SENSITIVITY bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE_STATE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PLtoPSinterrupt_v1_0_S_AXI_INTR' declared at 'c:/Users/39389/Desktop/Vivado_Workspace/PLtoPS_demo_3.1/PLtoPS_demo_3.1.srcs/sources_1/bd/PLtoPSInterrupt/ipshared/5ee8/hdl/PLtoPSinterrupt_v1_0_S_AXI_INTR.vhd:5' bound to instance 'PLtoPSinterrupt_v1_0_S_AXI_INTR_inst' of component 'PLtoPSinterrupt_v1_0_S_AXI_INTR' [c:/Users/39389/Desktop/Vivado_Workspace/PLtoPS_demo_3.1/PLtoPS_demo_3.1.srcs/sources_1/bd/PLtoPSInterrupt/ipshared/5ee8/hdl/PLtoPSinterrupt_v1_0.vhd:184]
INFO: [Synth 8-638] synthesizing module 'PLtoPSinterrupt_v1_0_S_AXI_INTR' [c:/Users/39389/Desktop/Vivado_Workspace/PLtoPS_demo_3.1/PLtoPS_demo_3.1.srcs/sources_1/bd/PLtoPSInterrupt/ipshared/5ee8/hdl/PLtoPSinterrupt_v1_0_S_AXI_INTR.vhd:98]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_NUM_OF_INTR bound to: 1 - type: integer 
	Parameter C_INTR_SENSITIVITY bound to: -1 - type: integer 
	Parameter C_INTR_ACTIVE_STATE bound to: -1 - type: integer 
	Parameter C_IRQ_SENSITIVITY bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE_STATE bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element intr_all_ff_reg was removed.  [c:/Users/39389/Desktop/Vivado_Workspace/PLtoPS_demo_3.1/PLtoPS_demo_3.1.srcs/sources_1/bd/PLtoPSInterrupt/ipshared/5ee8/hdl/PLtoPSinterrupt_v1_0_S_AXI_INTR.vhd:536]
INFO: [Synth 8-256] done synthesizing module 'PLtoPSinterrupt_v1_0_S_AXI_INTR' (2#1) [c:/Users/39389/Desktop/Vivado_Workspace/PLtoPS_demo_3.1/PLtoPS_demo_3.1.srcs/sources_1/bd/PLtoPSInterrupt/ipshared/5ee8/hdl/PLtoPSinterrupt_v1_0_S_AXI_INTR.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'PLtoPSinterrupt_v1_0' (3#1) [c:/Users/39389/Desktop/Vivado_Workspace/PLtoPS_demo_3.1/PLtoPS_demo_3.1.srcs/sources_1/bd/PLtoPSInterrupt/ipshared/5ee8/hdl/PLtoPSinterrupt_v1_0.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'PLtoPSInterrupt_PLtoPSinterrupt_0_0' (4#1) [c:/Users/39389/Desktop/Vivado_Workspace/PLtoPS_demo_3.1/PLtoPS_demo_3.1.srcs/sources_1/bd/PLtoPSInterrupt/ip/PLtoPSInterrupt_PLtoPSinterrupt_0_0/synth/PLtoPSInterrupt_PLtoPSinterrupt_0_0.vhd:104]
WARNING: [Synth 8-3331] design PLtoPSinterrupt_v1_0_S_AXI_INTR has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design PLtoPSinterrupt_v1_0_S_AXI_INTR has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design PLtoPSinterrupt_v1_0_S_AXI_INTR has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design PLtoPSinterrupt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design PLtoPSinterrupt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design PLtoPSinterrupt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design PLtoPSinterrupt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design PLtoPSinterrupt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design PLtoPSinterrupt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design PLtoPSinterrupt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design PLtoPSinterrupt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design PLtoPSinterrupt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design PLtoPSinterrupt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design PLtoPSinterrupt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design PLtoPSinterrupt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design PLtoPSinterrupt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design PLtoPSinterrupt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design PLtoPSinterrupt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design PLtoPSinterrupt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design PLtoPSinterrupt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[15]
WARNING: [Synth 8-3331] design PLtoPSinterrupt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[14]
WARNING: [Synth 8-3331] design PLtoPSinterrupt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[13]
WARNING: [Synth 8-3331] design PLtoPSinterrupt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[12]
WARNING: [Synth 8-3331] design PLtoPSinterrupt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[11]
WARNING: [Synth 8-3331] design PLtoPSinterrupt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[10]
WARNING: [Synth 8-3331] design PLtoPSinterrupt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[9]
WARNING: [Synth 8-3331] design PLtoPSinterrupt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[8]
WARNING: [Synth 8-3331] design PLtoPSinterrupt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[7]
WARNING: [Synth 8-3331] design PLtoPSinterrupt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[6]
WARNING: [Synth 8-3331] design PLtoPSinterrupt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[5]
WARNING: [Synth 8-3331] design PLtoPSinterrupt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[4]
WARNING: [Synth 8-3331] design PLtoPSinterrupt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[3]
WARNING: [Synth 8-3331] design PLtoPSinterrupt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[2]
WARNING: [Synth 8-3331] design PLtoPSinterrupt_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[1]
WARNING: [Synth 8-3331] design PLtoPSinterrupt_v1_0_S_AXI_INTR has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design PLtoPSinterrupt_v1_0_S_AXI_INTR has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design PLtoPSinterrupt_v1_0_S_AXI_INTR has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design PLtoPSinterrupt_v1_0_S_AXI_INTR has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design PLtoPSinterrupt_v1_0_S_AXI_INTR has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design PLtoPSinterrupt_v1_0_S_AXI_INTR has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design PLtoPSinterrupt_v1_0_S_AXI_INTR has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design PLtoPSinterrupt_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design PLtoPSinterrupt_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design PLtoPSinterrupt_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design PLtoPSinterrupt_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design PLtoPSinterrupt_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design PLtoPSinterrupt_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1051.457 ; gain = 310.402
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1051.457 ; gain = 310.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1051.457 ; gain = 310.402
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1051.457 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1138.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1141.051 ; gain = 2.125
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1141.051 ; gain = 399.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1141.051 ; gain = 399.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1141.051 ; gain = 399.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1141.051 ; gain = 399.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PLtoPSinterrupt_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module PLtoPSinterrupt_v1_0_S_AXI_INTR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has port s_axi_intr_rdata[31] driven by constant 0
INFO: [Synth 8-3917] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has port s_axi_intr_rdata[30] driven by constant 0
INFO: [Synth 8-3917] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has port s_axi_intr_rdata[29] driven by constant 0
INFO: [Synth 8-3917] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has port s_axi_intr_rdata[28] driven by constant 0
INFO: [Synth 8-3917] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has port s_axi_intr_rdata[27] driven by constant 0
INFO: [Synth 8-3917] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has port s_axi_intr_rdata[26] driven by constant 0
INFO: [Synth 8-3917] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has port s_axi_intr_rdata[25] driven by constant 0
INFO: [Synth 8-3917] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has port s_axi_intr_rdata[24] driven by constant 0
INFO: [Synth 8-3917] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has port s_axi_intr_rdata[23] driven by constant 0
INFO: [Synth 8-3917] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has port s_axi_intr_rdata[22] driven by constant 0
INFO: [Synth 8-3917] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has port s_axi_intr_rdata[21] driven by constant 0
INFO: [Synth 8-3917] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has port s_axi_intr_rdata[20] driven by constant 0
INFO: [Synth 8-3917] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has port s_axi_intr_rdata[19] driven by constant 0
INFO: [Synth 8-3917] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has port s_axi_intr_rdata[18] driven by constant 0
INFO: [Synth 8-3917] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has port s_axi_intr_rdata[17] driven by constant 0
INFO: [Synth 8-3917] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has port s_axi_intr_rdata[16] driven by constant 0
INFO: [Synth 8-3917] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has port s_axi_intr_rdata[15] driven by constant 0
INFO: [Synth 8-3917] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has port s_axi_intr_rdata[14] driven by constant 0
INFO: [Synth 8-3917] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has port s_axi_intr_rdata[13] driven by constant 0
INFO: [Synth 8-3917] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has port s_axi_intr_rdata[12] driven by constant 0
INFO: [Synth 8-3917] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has port s_axi_intr_rdata[11] driven by constant 0
INFO: [Synth 8-3917] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has port s_axi_intr_rdata[10] driven by constant 0
INFO: [Synth 8-3917] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has port s_axi_intr_rdata[9] driven by constant 0
INFO: [Synth 8-3917] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has port s_axi_intr_rdata[8] driven by constant 0
INFO: [Synth 8-3917] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has port s_axi_intr_rdata[7] driven by constant 0
INFO: [Synth 8-3917] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has port s_axi_intr_rdata[6] driven by constant 0
INFO: [Synth 8-3917] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has port s_axi_intr_rdata[5] driven by constant 0
INFO: [Synth 8-3917] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has port s_axi_intr_rdata[4] driven by constant 0
INFO: [Synth 8-3917] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has port s_axi_intr_rdata[3] driven by constant 0
INFO: [Synth 8-3917] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has port s_axi_intr_rdata[2] driven by constant 0
INFO: [Synth 8-3917] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has port s_axi_intr_rdata[1] driven by constant 0
WARNING: [Synth 8-3331] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has unconnected port s00_axi_arprot[0]
WARNING: [Synth 8-3331] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has unconnected port s_axi_intr_awprot[2]
WARNING: [Synth 8-3331] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has unconnected port s_axi_intr_awprot[1]
WARNING: [Synth 8-3331] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has unconnected port s_axi_intr_awprot[0]
WARNING: [Synth 8-3331] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has unconnected port s_axi_intr_wdata[31]
WARNING: [Synth 8-3331] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has unconnected port s_axi_intr_wdata[30]
WARNING: [Synth 8-3331] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has unconnected port s_axi_intr_wdata[29]
WARNING: [Synth 8-3331] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has unconnected port s_axi_intr_wdata[28]
WARNING: [Synth 8-3331] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has unconnected port s_axi_intr_wdata[27]
WARNING: [Synth 8-3331] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has unconnected port s_axi_intr_wdata[26]
WARNING: [Synth 8-3331] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has unconnected port s_axi_intr_wdata[25]
WARNING: [Synth 8-3331] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has unconnected port s_axi_intr_wdata[24]
WARNING: [Synth 8-3331] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has unconnected port s_axi_intr_wdata[23]
WARNING: [Synth 8-3331] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has unconnected port s_axi_intr_wdata[22]
WARNING: [Synth 8-3331] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has unconnected port s_axi_intr_wdata[21]
WARNING: [Synth 8-3331] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has unconnected port s_axi_intr_wdata[20]
WARNING: [Synth 8-3331] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has unconnected port s_axi_intr_wdata[19]
WARNING: [Synth 8-3331] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has unconnected port s_axi_intr_wdata[18]
WARNING: [Synth 8-3331] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has unconnected port s_axi_intr_wdata[17]
WARNING: [Synth 8-3331] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has unconnected port s_axi_intr_wdata[16]
WARNING: [Synth 8-3331] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has unconnected port s_axi_intr_wdata[15]
WARNING: [Synth 8-3331] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has unconnected port s_axi_intr_wdata[14]
WARNING: [Synth 8-3331] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has unconnected port s_axi_intr_wdata[13]
WARNING: [Synth 8-3331] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has unconnected port s_axi_intr_wdata[12]
WARNING: [Synth 8-3331] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has unconnected port s_axi_intr_wdata[11]
WARNING: [Synth 8-3331] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has unconnected port s_axi_intr_wdata[10]
WARNING: [Synth 8-3331] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has unconnected port s_axi_intr_wdata[9]
WARNING: [Synth 8-3331] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has unconnected port s_axi_intr_wdata[8]
WARNING: [Synth 8-3331] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has unconnected port s_axi_intr_wdata[7]
WARNING: [Synth 8-3331] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has unconnected port s_axi_intr_wdata[6]
WARNING: [Synth 8-3331] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has unconnected port s_axi_intr_wdata[5]
WARNING: [Synth 8-3331] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has unconnected port s_axi_intr_wdata[4]
WARNING: [Synth 8-3331] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has unconnected port s_axi_intr_wdata[3]
WARNING: [Synth 8-3331] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has unconnected port s_axi_intr_wdata[2]
WARNING: [Synth 8-3331] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has unconnected port s_axi_intr_wdata[1]
WARNING: [Synth 8-3331] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has unconnected port s_axi_intr_wstrb[3]
WARNING: [Synth 8-3331] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has unconnected port s_axi_intr_wstrb[2]
WARNING: [Synth 8-3331] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has unconnected port s_axi_intr_wstrb[1]
WARNING: [Synth 8-3331] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has unconnected port s_axi_intr_wstrb[0]
WARNING: [Synth 8-3331] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has unconnected port s_axi_intr_arprot[2]
WARNING: [Synth 8-3331] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has unconnected port s_axi_intr_arprot[1]
WARNING: [Synth 8-3331] design PLtoPSInterrupt_PLtoPSinterrupt_0_0 has unconnected port s_axi_intr_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/PLtoPSinterrupt_v1_0_S_AXI_INTR_inst/axi_rresp_reg[0]' (FDRE) to 'U0/PLtoPSinterrupt_v1_0_S_AXI_INTR_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PLtoPSinterrupt_v1_0_S_AXI_INTR_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/PLtoPSinterrupt_v1_0_S_AXI_INTR_inst/axi_bresp_reg[0]' (FDRE) to 'U0/PLtoPSinterrupt_v1_0_S_AXI_INTR_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PLtoPSinterrupt_v1_0_S_AXI_INTR_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/PLtoPSinterrupt_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/PLtoPSinterrupt_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PLtoPSinterrupt_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/PLtoPSinterrupt_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/PLtoPSinterrupt_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/PLtoPSinterrupt_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1141.051 ; gain = 399.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1141.051 ; gain = 399.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1141.051 ; gain = 399.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1149.680 ; gain = 408.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1155.496 ; gain = 414.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1155.496 ; gain = 414.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1155.496 ; gain = 414.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1155.496 ; gain = 414.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1155.496 ; gain = 414.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1155.496 ; gain = 414.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     3|
|3     |LUT2   |     6|
|4     |LUT3   |     3|
|5     |LUT4   |    97|
|6     |LUT5   |     6|
|7     |LUT6   |    46|
|8     |FDRE   |   207|
|9     |FDSE   |    19|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------------------+--------------------------------+------+
|      |Instance                                 |Module                          |Cells |
+------+-----------------------------------------+--------------------------------+------+
|1     |top                                      |                                |   395|
|2     |  U0                                     |PLtoPSinterrupt_v1_0            |   395|
|3     |    PLtoPSinterrupt_v1_0_S00_AXI_inst    |PLtoPSinterrupt_v1_0_S00_AXI    |   231|
|4     |    PLtoPSinterrupt_v1_0_S_AXI_INTR_inst |PLtoPSinterrupt_v1_0_S_AXI_INTR |   164|
+------+-----------------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1155.496 ; gain = 414.441
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 47 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1155.496 ; gain = 324.848
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1155.496 ; gain = 414.441
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1167.547 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1167.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 97 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1167.547 ; gain = 699.727
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1167.547 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/39389/Desktop/Vivado_Workspace/PLtoPS_demo_3.1/PLtoPS_demo_3.1.runs/PLtoPSInterrupt_PLtoPSinterrupt_0_0_synth_1/PLtoPSInterrupt_PLtoPSinterrupt_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP PLtoPSInterrupt_PLtoPSinterrupt_0_0, cache-ID = 19d91602173528af
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1167.547 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/39389/Desktop/Vivado_Workspace/PLtoPS_demo_3.1/PLtoPS_demo_3.1.runs/PLtoPSInterrupt_PLtoPSinterrupt_0_0_synth_1/PLtoPSInterrupt_PLtoPSinterrupt_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PLtoPSInterrupt_PLtoPSinterrupt_0_0_utilization_synth.rpt -pb PLtoPSInterrupt_PLtoPSinterrupt_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 21 10:44:00 2020...
