// Seed: 3795625441
module module_0 ();
  assign id_1 = id_1;
  assign id_2 = id_1;
  assign id_1 = -1;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input uwire id_2
);
  wire id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
macromodule module_2 (
    input wor id_0,
    input uwire id_1,
    output uwire id_2,
    input supply0 id_3,
    output supply0 id_4,
    input wand id_5,
    input supply1 id_6
);
  assign id_4 = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_3 (
    output supply0 id_0,
    input wire id_1,
    input wand id_2
);
  wire id_4, id_5, id_6;
  wire id_7, id_8;
  module_0 modCall_1 ();
endmodule
