Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Dec 19 00:31:18 2023
| Host         : DESKTOP-9RHCRMG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file notremaitreatous_timing_summary_routed.rpt -pb notremaitreatous_timing_summary_routed.pb -rpx notremaitreatous_timing_summary_routed.rpx -warn_on_violation
| Design       : notremaitreatous
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (31)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (42)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (31)
-------------------------
 There are 31 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (42)
-------------------------------------------------
 There are 42 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   53          inf        0.000                      0                   53           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 an2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            an2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.008ns  (logic 4.114ns (68.473%)  route 1.894ns (31.527%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  an2_reg/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  an2_reg/Q
                         net (fo=1, routed)           1.894     2.313    an2_OBUF
    V4                   OBUF (Prop_obuf_I_O)         3.695     6.008 r  an2_OBUF_inst/O
                         net (fo=0)                   0.000     6.008    an2
    V4                                                                r  an2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg5_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.008ns  (logic 4.098ns (68.220%)  route 1.909ns (31.780%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  seg5_reg/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  seg5_reg/Q
                         net (fo=1, routed)           1.909     2.328    seg5_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.679     6.008 r  seg5_OBUF_inst/O
                         net (fo=0)                   0.000     6.008    seg5
    V5                                                                r  seg5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg4_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.928ns  (logic 4.112ns (69.362%)  route 1.816ns (30.638%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  seg4_reg/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  seg4_reg/Q
                         net (fo=1, routed)           1.816     2.235    seg4_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.693     5.928 r  seg4_OBUF_inst/O
                         net (fo=0)                   0.000     5.928    seg4
    U5                                                                r  seg4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an0_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            an0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.906ns  (logic 3.959ns (67.031%)  route 1.947ns (32.969%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  an0_reg/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  an0_reg/Q
                         net (fo=1, routed)           1.947     2.403    an0_OBUF
    U2                   OBUF (Prop_obuf_I_O)         3.503     5.906 r  an0_OBUF_inst/O
                         net (fo=0)                   0.000     5.906    an0
    U2                                                                r  an0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg1_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            an3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.904ns  (logic 3.966ns (67.185%)  route 1.937ns (32.815%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  seg1_reg_lopt_replica/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg1_reg_lopt_replica/Q
                         net (fo=1, routed)           1.937     2.393    seg1_reg_lopt_replica_1
    W4                   OBUF (Prop_obuf_I_O)         3.510     5.904 r  an3_OBUF_inst/O
                         net (fo=0)                   0.000     5.904    an3
    W4                                                                r  an3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg0_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.883ns  (logic 3.967ns (67.427%)  route 1.916ns (32.573%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  seg0_reg_lopt_replica/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg0_reg_lopt_replica/Q
                         net (fo=1, routed)           1.916     2.372    seg0_reg_lopt_replica_1
    W7                   OBUF (Prop_obuf_I_O)         3.511     5.883 r  seg0_OBUF_inst/O
                         net (fo=0)                   0.000     5.883    seg0
    W7                                                                r  seg0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.793ns  (logic 4.126ns (71.230%)  route 1.667ns (28.770%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  seg2_reg/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  seg2_reg/Q
                         net (fo=1, routed)           1.667     2.086    seg2_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.707     5.793 r  seg2_OBUF_inst/O
                         net (fo=0)                   0.000     5.793    seg2
    U8                                                                r  seg2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.789ns  (logic 3.985ns (68.845%)  route 1.803ns (31.155%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE                         0.000     0.000 r  seg1_reg/C
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg1_reg/Q
                         net (fo=1, routed)           1.803     2.259    an3_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.529     5.789 r  seg1_OBUF_inst/O
                         net (fo=0)                   0.000     5.789    seg1
    W6                                                                r  seg1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            an1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.705ns  (logic 3.955ns (69.327%)  route 1.750ns (30.673%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  an1_reg/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  an1_reg/Q
                         net (fo=1, routed)           1.750     2.206    an1_OBUF
    U4                   OBUF (Prop_obuf_I_O)         3.499     5.705 r  an1_OBUF_inst/O
                         net (fo=0)                   0.000     5.705    an1
    U4                                                                r  an1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg0_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.700ns  (logic 3.987ns (69.960%)  route 1.712ns (30.040%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE                         0.000     0.000 r  seg0_reg/C
    SLICE_X65Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  seg0_reg/Q
                         net (fo=1, routed)           1.712     2.168    seg6_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.531     5.700 r  seg6_OBUF_inst/O
                         net (fo=0)                   0.000     5.700    seg6
    U7                                                                r  seg6 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segment/uu1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.164ns (45.804%)  route 0.194ns (54.196%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  segment/uu1/refresh_counter_reg[18]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  segment/uu1/refresh_counter_reg[18]/Q
                         net (fo=8, routed)           0.194     0.358    BCD_CODE[0]
    SLICE_X65Y21         FDRE                                         r  seg2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/uu1/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment/uu1/refresh_counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE                         0.000     0.000 r  segment/uu1/refresh_counter_reg[10]/C
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  segment/uu1/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114     0.278    segment/uu1/refresh_counter_reg_n_0_[10]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  segment/uu1/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    segment/uu1/refresh_counter_reg[8]_i_1_n_5
    SLICE_X64Y20         FDRE                                         r  segment/uu1/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/uu1/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment/uu1/refresh_counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE                         0.000     0.000 r  segment/uu1/refresh_counter_reg[14]/C
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  segment/uu1/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114     0.278    segment/uu1/refresh_counter_reg_n_0_[14]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  segment/uu1/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    segment/uu1/refresh_counter_reg[12]_i_1_n_5
    SLICE_X64Y21         FDRE                                         r  segment/uu1/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/uu1/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment/uu1/refresh_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE                         0.000     0.000 r  segment/uu1/refresh_counter_reg[2]/C
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  segment/uu1/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114     0.278    segment/uu1/refresh_counter_reg_n_0_[2]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  segment/uu1/refresh_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    segment/uu1/refresh_counter_reg[0]_i_1_n_5
    SLICE_X64Y18         FDRE                                         r  segment/uu1/refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/uu1/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment/uu1/refresh_counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE                         0.000     0.000 r  segment/uu1/refresh_counter_reg[6]/C
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  segment/uu1/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114     0.278    segment/uu1/refresh_counter_reg_n_0_[6]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.388 r  segment/uu1/refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.388    segment/uu1/refresh_counter_reg[4]_i_1_n_5
    SLICE_X64Y19         FDRE                                         r  segment/uu1/refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/uu1/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment/uu1/refresh_counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.274ns (64.702%)  route 0.149ns (35.298%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  segment/uu1/refresh_counter_reg[18]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  segment/uu1/refresh_counter_reg[18]/Q
                         net (fo=8, routed)           0.149     0.313    segment/uu1/out[0]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.423 r  segment/uu1/refresh_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.423    segment/uu1/refresh_counter_reg[16]_i_1_n_5
    SLICE_X64Y22         FDRE                                         r  segment/uu1/refresh_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/uu1/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment/uu1/refresh_counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE                         0.000     0.000 r  segment/uu1/refresh_counter_reg[10]/C
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  segment/uu1/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114     0.278    segment/uu1/refresh_counter_reg_n_0_[10]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  segment/uu1/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    segment/uu1/refresh_counter_reg[8]_i_1_n_4
    SLICE_X64Y20         FDRE                                         r  segment/uu1/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/uu1/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment/uu1/refresh_counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE                         0.000     0.000 r  segment/uu1/refresh_counter_reg[14]/C
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  segment/uu1/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114     0.278    segment/uu1/refresh_counter_reg_n_0_[14]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  segment/uu1/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    segment/uu1/refresh_counter_reg[12]_i_1_n_4
    SLICE_X64Y21         FDRE                                         r  segment/uu1/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/uu1/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment/uu1/refresh_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE                         0.000     0.000 r  segment/uu1/refresh_counter_reg[2]/C
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  segment/uu1/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114     0.278    segment/uu1/refresh_counter_reg_n_0_[2]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  segment/uu1/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    segment/uu1/refresh_counter_reg[0]_i_1_n_4
    SLICE_X64Y18         FDRE                                         r  segment/uu1/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/uu1/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment/uu1/refresh_counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE                         0.000     0.000 r  segment/uu1/refresh_counter_reg[6]/C
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  segment/uu1/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114     0.278    segment/uu1/refresh_counter_reg_n_0_[6]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.424 r  segment/uu1/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.424    segment/uu1/refresh_counter_reg[4]_i_1_n_4
    SLICE_X64Y19         FDRE                                         r  segment/uu1/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------





