#! /usr/share/iverilog-0.9.7/bin/vvp
:ivl_version "0.9.7 " "(v0_9_6)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x2135c40 .scope module, "andgate_tb" "andgate_tb" 2 4;
 .timescale 0 0;
v0x2145fc0_0 .var "tb_a", 0 0;
v0x2146090_0 .var "tb_b", 0 0;
v0x2146140_0 .net "tb_y", 0 0, v0x2145f20_0; 1 drivers
S_0x2135d30 .scope module, "any_label" "andgate" 2 8, 3 2, S_0x2135c40;
 .timescale 0 0;
v0x21135f0_0 .net "a", 0 0, v0x2145fc0_0; 1 drivers
v0x2145e80_0 .net "b", 0 0, v0x2146090_0; 1 drivers
v0x2145f20_0 .var "y", 0 0;
E_0x2112190 .event edge, v0x2145e80_0, v0x21135f0_0;
    .scope S_0x2135d30;
T_0 ;
    %wait E_0x2112190;
    %load/v 8, v0x21135f0_0, 1;
    %inv 8, 1;
    %set/v v0x2145f20_0, 8, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x2135c40;
T_1 ;
    %vpi_call 2 12 "$monitor", v0x2145fc0_0, v0x2146090_0, v0x2146140_0;
    %vpi_call 2 13 "$dumpfile", "dump.vcd";
    %vpi_call 2 13 "$dumpvars";
    %set/v v0x2145fc0_0, 0, 1;
    %set/v v0x2146090_0, 0, 1;
    %delay 5, 0;
    %set/v v0x2145fc0_0, 0, 1;
    %set/v v0x2146090_0, 1, 1;
    %delay 5, 0;
    %set/v v0x2145fc0_0, 1, 1;
    %set/v v0x2146090_0, 0, 1;
    %delay 5, 0;
    %set/v v0x2145fc0_0, 1, 1;
    %set/v v0x2146090_0, 1, 1;
    %delay 5, 0;
    %vpi_call 2 31 "$finish";
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "design.sv";
