Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Programs/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_foo_m_top glbl -Oenable_linking_all_libraries -prj foo_m.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s foo_m -debug wave 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol1/sim/verilog/AESL_automem_data_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_data_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol1/sim/verilog/AESL_automem_data_out1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_data_out1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol1/sim/verilog/AESL_automem_data_out2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_data_out2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol1/sim/verilog/foo_m.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_foo_m_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol1/sim/verilog/foo_m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module foo_m
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol1/sim/verilog/foo_m_mul_32s_32s_32_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module foo_m_mul_32s_32s_32_5_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol1/sim/verilog/foo_m_mul_32s_6ns_32_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module foo_m_mul_32s_6ns_32_5_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol1/sim/verilog/foo_m_temp1_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module foo_m_temp1_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab5_z1/lab5_z1/sol1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.foo_m_temp1_RAM_AUTO_1R1W
Compiling module xil_defaultlib.foo_m_mul_32s_32s_32_5_1(NUM_STA...
Compiling module xil_defaultlib.foo_m_mul_32s_6ns_32_5_1(NUM_STA...
Compiling module xil_defaultlib.foo_m
Compiling module xil_defaultlib.AESL_automem_data_in
Compiling module xil_defaultlib.AESL_automem_data_out1
Compiling module xil_defaultlib.AESL_automem_data_out2
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=24)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_foo_m_top
Compiling module work.glbl
Built simulation snapshot foo_m
