From effea436bc371d6852e8988f48ccbd69df61530f Mon Sep 17 00:00:00 2001
From: Josua Mayer <josua@solid-run.com>
Date: Mon, 3 Apr 2023 11:54:29 +0300
Subject: [PATCH] lx2160acex7: add comments for SD1 protocol 20

---
 lx2160acex7/configs/lx2160a_SD1_20.rcwi | 17 +++++++++++++++--
 1 file changed, 15 insertions(+), 2 deletions(-)

diff --git a/lx2160acex7/configs/lx2160a_SD1_20.rcwi b/lx2160acex7/configs/lx2160a_SD1_20.rcwi
index 053aee7..28df171 100644
--- a/lx2160acex7/configs/lx2160a_SD1_20.rcwi
+++ b/lx2160acex7/configs/lx2160a_SD1_20.rcwi
@@ -1,5 +1,18 @@
+/* Serdes 1 Protocol 20: 2x40Gbps */
 SRDS_PRTCL_S1=20
 
-SRDS_INTRA_REF_CLK_S1 = 1 /* PLLF used for PLLS */
-SRDS_PLL_REF_CLK_SEL_S1=2
+/* Disable Serdes 1 PLLF */
 SRDS_PLL_PD_PLL1=1
+
+/* Use Serdes 1 PLLF for PLLS */
+SRDS_INTRA_REF_CLK_S1=1
+
+/* Enable Serdes 1 PLLS */
+SRDS_PLL_PD_PLL2=0
+
+/*
+ * Select Serdes 1 PLLF frequency 100MHz (don't care): Bit 0 = 0
+ * Select Serdes 1 PLLS frequency 161.1328125MHz (not documented in RM): Bit 1 = 1
+ * (See QorIQ LX2162A Reference Manual, Rev. 1, 12/2021, 4.9.8.9 Reset Control Word (RCW) Register Descriptions, Bits 932-933)
+ */
+SRDS_PLL_REF_CLK_SEL_S1=2
-- 
2.35.3

