package:
  name: riscv

dependencies:
  tech_cells_generic: { git: "https://github.com/pulp-platform/tech_cells_generic.git", version: 0.2.3 }
  fpnew: { git: "https://github.com/pulp-platform/fpnew.git", version: 0.6.5 }

export_include_dirs:
  - rtl/include

sources:
  include_dirs:
    - rtl/include
  files:
    - rtl/include/apu_core_package.sv
    - rtl/include/riscv_defines.sv
    - rtl/include/riscv_tracer_defines.sv
    - rtl/riscv_alu.sv
    - rtl/riscv_alu_basic.sv
    - rtl/riscv_alu_div.sv
    - rtl/riscv_compressed_decoder.sv
    - rtl/riscv_controller.sv
    - rtl/riscv_cs_registers.sv
    - rtl/riscv_decoder.sv
    - rtl/riscv_int_controller.sv
    - rtl/riscv_ex_stage.sv
    - rtl/riscv_hwloop_controller.sv
    - rtl/riscv_hwloop_regs.sv
    - rtl/riscv_id_stage.sv
    - rtl/riscv_if_stage.sv
    - rtl/riscv_load_store_unit.sv
    - rtl/riscv_mult.sv
    - rtl/riscv_prefetch_buffer.sv
    - rtl/riscv_prefetch_L0_buffer.sv
    - rtl/riscv_core.sv
    - rtl/riscv_apu_disp.sv
    - rtl/riscv_fetch_fifo.sv
    - rtl/riscv_L0_buffer.sv
    - rtl/riscv_pmp.sv
    - target: any(rtl, asic)
      files:
        - rtl/register_file_test_wrap.sv
        - rtl/riscv_register_file_latch.sv
    - target: not(asic)
      files:
        - rtl/riscv_register_file.sv
    - target: all(rtl, not(synthesis))
      files:
        - rtl/riscv_tracer.sv
    - target: verilator
      files:
        - rtl/riscv_register_file.sv
    - target: xilinx
      files:
        - rtl/register_file_test_wrap.sv
        - rtl/riscv_register_file.sv
    # TODO: tb_riscv

