# Links of papers read
* [arrow](https://arxiv.org/pdf/2107.07169)
* [risc-v manual unprivileged](https://riscv.org/wp-content/uploads/2019/12/riscv-spec-20191213.pdf)
* [risc-v simd core](https://github.com/openhwgroup/core-v-polara-apu)
* [spike](https://github.com/riscv-software-src/riscv-isa-sim/blob/master/README.md)
* [olympia: outoforder superscalar](https://github.com/riscv-software-src/riscv-perf-model)
* [risc-v software](https://github.com/riscv-software-src)
* [risc-v assembly manual](https://github.com/riscv-non-isa/riscv-asm-manual)
* [risc-v extensions](https://en.wikichip.org/wiki/risc-v/standard_extensions)
* [announcing public review of crypto extension](https://riscv.org/blog/2021/09/risc-v-cryptography-extensions-task-group-announces-public-review-of-the-scalar-cryptography-extensions/)
* [yosys: open synthesis suite](https://yosyshq.net/yosys/)
* [more docs on yosys](https://yosyshq.readthedocs.io/projects/yosys/en/latest/index.html)
* [riscv-boom branch prediction circuit](https://docs.boom-core.org/en/latest/sections/branch-prediction/)
* [opensouce RISC-V cpu core implemented in Verilog from scratch in one night](https://github.com/darklife/darkriscv)
* [securing branch predictors with two level encryption](https://dl.acm.org/doi/10.1145/3404189)
* [branch prediction](https://en.wikipedia.org/wiki/Branch_predictor)
* [superscalar](https://en.wikipedia.org/wiki/Superscalar_processor)
* [pipelining](https://en.wikipedia.org/wiki/Instruction_pipelining)
* [intsruction level parallelism](https://en.wikipedia.org/wiki/Instruction-level_parallelism)
* [out of order execution](https://en.wikipedia.org/wiki/Out-of-order_execution)
* [speculative execution](https://en.wikipedia.org/wiki/Speculative_execution)
* [openpiton](https://github.com/PrincetonUniversity/openpiton)
