INFO: [VRFC 10-2263] Analyzing Verilog file "/media/kamranpoladov/db5e1c1b-558e-4f71-be03-2e729f28bda5/KUL/ddc/DDC-Lab-Final/ASCII_Displayer_V3/ASCII_Displayer_V3.srcs/sources_1/new/num_capture_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module num_capture_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/kamranpoladov/db5e1c1b-558e-4f71-be03-2e729f28bda5/KUL/ddc/DDC-Lab-Final/ASCII_Displayer_V3/ASCII_Displayer_V3.srcs/sim_1/new/num_capture_4bit_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module num_capture_4bit_TB
INFO: [VRFC 10-2458] undeclared symbol wWe, assumed default net type wire [/media/kamranpoladov/db5e1c1b-558e-4f71-be03-2e729f28bda5/KUL/ddc/DDC-Lab-Final/ASCII_Displayer_V3/ASCII_Displayer_V3.srcs/sim_1/new/num_capture_4bit_TB.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/kamranpoladov/db5e1c1b-558e-4f71-be03-2e729f28bda5/KUL/ddc/DDC-Lab-Final/ASCII_Displayer_V3/ASCII_Displayer_V3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
