493ffb046cf5 ("clk: tegra: super: Switch to determine_rate")
e827ba1840bc ("clk: tegra: Add super clock mux/divider")
