use crate::processor::{self as self_, crate_};

use disarm64::arm64::InsnOpcode;
use disarm64::decoder::{Mnemonic, Opcode};

use self_::insn::Core;
use self_::insn::instruction_parse::{ExecutableInstruction, get_bit_range};
use self_::{Error, RegisterType, glue, glue::RegisterValue};

#[derive(Clone)]
pub struct InsnFsub {
    rd: RegisterType,
    rn: RegisterType,
    rm: RegisterType,
}

impl ExecutableInstruction for InsnFsub {
    fn exec_on(&self, core: &mut Core) -> Result<(), Error> {
        let rn_val = glue::read_reg(core.cpu, &self.rn);
        let rm_val = glue::read_reg(core.cpu, &self.rm);
        match (rn_val, rm_val) {
            (RegisterValue::SReg(rn), RegisterValue::SReg(rm)) => {
                glue::write_reg(core.cpu, &self.rd, &RegisterValue::SReg(rn - rm));
            }
            (RegisterValue::DReg(rn), RegisterValue::DReg(rm)) => {
                glue::write_reg(core.cpu, &self.rd, &RegisterValue::DReg(rn - rm));
            }
            _ => {}
        };

        Ok(())
    }
}

pub fn parse(d: &Opcode) -> Result<Option<Box<(dyn ExecutableInstruction)>>, Error> {
    if d.mnemonic != Mnemonic::fsub {
        return Ok(None);
    }
    let bits = d.operation.bits();
    let sf = get_bit_range(bits, 22, 22);
    let rd_idx = get_bit_range(bits, 4, 0);
    let rn_idx = get_bit_range(bits, 9, 5);
    let rm_idx = get_bit_range(bits, 20, 16);
    let reg_type = match sf {
        0 => RegisterType::SReg,
        1 => RegisterType::DReg,
        _ => {
            log::error!("Invalid sf value in fsub instruction: {sf}");
            return Err(Error::BadInstruction(bits));
        }
    };
    Ok(Some(Box::new(InsnFsub {
        rd: reg_type(rd_idx),
        rn: reg_type(rn_idx),
        rm: reg_type(rm_idx),
    })))
}

#[cfg(test)]
mod tests {
    use super::*;
    use disarm64::decoder::decode;
    use self_::{Cpu0, Process, insn::paste_insn, reg};

    #[test]
    pub fn test_fsub_parse() -> anyhow::Result<()> {
        // `fsub d0, d1, d2`: 0x1E623820
        let opcode = decode(paste_insn!(20 38 62 x1E)).expect("failed to decode");
        let insn = parse(&opcode)?.unwrap();
        let mut cpu = Cpu0::default();
        // Set D1 = 5.5, D2 = 2.0, so result in D0 should be 3.5
        cpu.write(reg!(d[1]), 5.5f64);
        cpu.write(reg!(d[2]), 2.0f64);
        let mut proc = Process::new_for_test();
        let mut core = Core::new(&mut cpu, &mut proc);

        insn.exec_on(&mut core)?;

        let result = cpu.read::<f64>(reg!(d[0]));
        assert_eq!(result, 3.5); // exact repr
        Ok(())
    }
}
