library IEEE;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity KbandPairwiseOutCtrlLogic is
	port(
		-- clk and reset interface
		clk, reset													:	in		std_logic;
		--Streamming Sink Interface
		din_startOfPacket, din_endOfPacket		:	in		std_logic;
		din_Ready													:	out	std_logic;
		din_Valid														:	in		std_logic;
		din_Data														:	in		std_logic_vector(32 downto 1);
		--interLogic Ports
		oADNh, oADNv											:	out	std_logic_vector(2 downto 0);
		oADNen, oDirection									:	out	std_logic
		
	);
end KbandPairwiseOutCtrlLogic;