// Seed: 1804065528
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_12;
  assign id_6 = id_12;
  module_0(
      id_5, id_11, id_8, id_5, id_6
  );
  wire id_13;
  wire id_14;
  wire id_15;
  assign id_6 = (id_10);
  wire id_16;
  for (id_17 = 1; (id_17); id_2 = id_9[1+:1]) begin
    wor id_18 = 1'b0;
  end
  initial
    if (1)
      if (($display)) begin
        id_4[1 : 1] = id_17++;
      end
endmodule
