Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Oct 22 15:09:45 2024
| Host         : Laptop-Chanatpakorn running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file nano_sc_system_control_sets_placed.rpt
| Design       : nano_sc_system
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   154 |
|    Minimum number of control sets                        |   154 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   148 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   154 |
| >= 0 to < 4        |    19 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   129 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |           23 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+---------------------------------------------+------------------+------------------+----------------+--------------+
|               Clock Signal              |                Enable Signal                | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+---------------------------------------------+------------------+------------------+----------------+--------------+
|  DATAMEM/genblk1[0].fDiv/tclk           |                                             |                  |                1 |              1 |         1.00 |
|  DATAMEM/genblk1[10].fDiv/tclkDiv_reg_0 |                                             |                  |                1 |              1 |         1.00 |
|  DATAMEM/genblk1[2].fDiv/tclkDiv_reg_0  |                                             |                  |                1 |              1 |         1.00 |
|  DATAMEM/genblk1[9].fDiv/tclkDiv_reg_0  |                                             |                  |                1 |              1 |         1.00 |
|  DATAMEM/genblk1[8].fDiv/tclkDiv_reg_0  |                                             |                  |                1 |              1 |         1.00 |
|  DATAMEM/genblk1[3].fDiv/tclkDiv_reg_0  |                                             |                  |                1 |              1 |         1.00 |
|  DATAMEM/genblk1[7].fDiv/tclkDiv_reg_0  |                                             |                  |                1 |              1 |         1.00 |
|  DATAMEM/genblk1[6].fDiv/tclkDiv_reg_0  |                                             |                  |                1 |              1 |         1.00 |
|  DATAMEM/genblk1[4].fDiv/tclkDiv_reg_0  |                                             |                  |                1 |              1 |         1.00 |
|  DATAMEM/genblk1[5].fDiv/tclkDiv_reg_0  |                                             |                  |                1 |              1 |         1.00 |
|  DATAMEM/genblk1[11].fDiv/tclkDiv_reg_0 |                                             |                  |                1 |              1 |         1.00 |
|  DATAMEM/genblk1[12].fDiv/tclkDiv_reg_0 |                                             |                  |                1 |              1 |         1.00 |
|  DATAMEM/genblk1[13].fDiv/tclkDiv_reg_0 |                                             |                  |                1 |              1 |         1.00 |
|  DATAMEM/genblk1[14].fDiv/tclkDiv_reg_0 |                                             |                  |                1 |              1 |         1.00 |
|  DATAMEM/genblk1[16].fDiv/tclkDiv_reg_0 |                                             |                  |                1 |              1 |         1.00 |
|  DATAMEM/genblk1[15].fDiv/tclkDiv_reg_0 |                                             |                  |                1 |              1 |         1.00 |
|  DATAMEM/genblk1[1].fDiv/tclkDiv_reg_0  |                                             |                  |                1 |              1 |         1.00 |
|  DATAMEM/genblk1[17].fDiv/tclkDiv_reg_0 |                                             |                  |                1 |              1 |         1.00 |
|  DATAMEM/fdivTarget/CLK                 |                                             |                  |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/pc_reg[6]_0[0]                  |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_128 |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/E[0]                            |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/pc_reg[6]_1[0]                  |                  |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/pc_reg[6][0]                    |                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                             |                  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_111 |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_13  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_108 |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_110 |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_0   |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_15  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_16  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_17  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_102 |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_103 |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_107 |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_113 |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_114 |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_106 |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_120 |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_14  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_18  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_2   |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_118 |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_12  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_11  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_115 |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_19  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_20  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_126 |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_21  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_1   |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_100 |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_109 |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_117 |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_112 |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_123 |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_121 |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_104 |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_124 |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_116 |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_122 |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_119 |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_105 |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_10  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_24  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_54  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_65  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_30  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_35  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_38  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_36  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_4   |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_68  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_70  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_31  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_57  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_53  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_3   |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_66  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_69  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_72  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_73  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_41  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_71  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_23  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_6   |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_37  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_55  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_43  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_76  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_77  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_78  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_79  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_8   |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_59  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_45  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_46  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_29  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_56  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_47  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_32  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_25  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_42  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_33  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_48  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_50  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_51  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_40  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_61  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_67  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_63  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_7   |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_74  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_49  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_5   |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_75  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_26  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_39  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_28  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_44  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_22  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_60  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_62  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_64  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_27  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_34  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_52  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_99  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_82  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_89  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_98  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_80  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_58  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_83  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_93  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_9   |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_97  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_91  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_84  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_86  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_87  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_95  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_96  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_85  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_90  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_92  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_81  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_94  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_127 |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_125 |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_101 |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/regs_reg_r1_0_31_12_17_i_10_88  |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                          | CPU/REGFILE/reg_wr                          |                  |               11 |             88 |         8.00 |
+-----------------------------------------+---------------------------------------------+------------------+------------------+----------------+--------------+


