<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog>
        <logs message="ERROR: [SIM 211-100] CSim failed with errors.&#xD;&#xA;" projectName="Radix" solutionName="radix01" date="2022-12-11T21:10:45.416+0100"/>
        <logs message="ERROR: [SIM 211-100] CSim failed with errors.&#xD;&#xA;" projectName="Radix" solutionName="radix01" date="2022-12-11T17:55:43.623+0100"/>
      </csimLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="Radix" solutionName="radix01" date="2022-12-11T17:47:40.044+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'radix_Pipeline_VITIS_LOOP_43_6' (loop 'VITIS_LOOP_43_6'): Unable to schedule 'store' operation ('vla1_addr_4_write_ln44', ../../Code/radix/radix.c:44) of variable 'trunc_ln44_1', ../../Code/radix/radix.c:44 on array 'vla1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'vla1'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="Radix" solutionName="radix01" date="2022-12-11T17:47:38.062+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'radix_Pipeline_VITIS_LOOP_38_5' (loop 'VITIS_LOOP_38_5'): Unable to schedule 'load' operation ('vla1_load_4', ../../Code/radix/radix.c:39) on array 'vla1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'vla1'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="Radix" solutionName="radix01" date="2022-12-11T17:47:37.628+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'radix_Pipeline_VITIS_LOOP_30_3' (loop 'VITIS_LOOP_30_3'): Unable to schedule 'load' operation ('vla1_load_7', ../../Code/radix/radix.c:31) on array 'vla1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'vla1'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="Radix" solutionName="radix01" date="2022-12-11T17:47:37.094+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'radix_Pipeline_VITIS_LOOP_20_1' (loop 'VITIS_LOOP_20_1'): Unable to schedule 'load' operation ('vla1_load_10', ../../Code/radix/radix.c:21) on array 'vla1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'vla1'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="Radix" solutionName="radix01" date="2022-12-11T17:47:36.590+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'radix_Pipeline_VITIS_LOOP_9_1' (loop 'VITIS_LOOP_9_1'): Unable to schedule 'load' operation ('vla1_load_1', ../../Code/radix/radix.c:10) on array 'vla1' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'vla1'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="Radix" solutionName="radix01" date="2022-12-11T17:47:36.480+0100" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_53_1' (../../Code/radix/radix.c:16:23) in function 'radix' more than one sub loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html" projectName="Radix" solutionName="radix01" date="2022-12-11T17:47:36.220+0100" type="Warning"/>
        <logs message="WARNING: [HLS 214-167] The program may have out of bound array access (../../Code/radix/radix.c:44:38)" projectName="Radix" solutionName="radix01" date="2022-12-11T17:47:35.925+0100" type="Warning"/>
        <logs message="WARNING: [HLS 214-167] The program may have out of bound array access (../../Code/radix/radix.c:39:74)" projectName="Radix" solutionName="radix01" date="2022-12-11T17:47:35.920+0100" type="Warning"/>
        <logs message="WARNING: [HLS 214-167] The program may have out of bound array access (../../Code/radix/radix.c:35:38)" projectName="Radix" solutionName="radix01" date="2022-12-11T17:47:35.914+0100" type="Warning"/>
        <logs message="WARNING: [HLS 214-167] The program may have out of bound array access (../../Code/radix/radix.c:35:41)" projectName="Radix" solutionName="radix01" date="2022-12-11T17:47:35.905+0100" type="Warning"/>
        <logs message="WARNING: [HLS 214-167] The program may have out of bound array access (../../Code/radix/radix.c:31:16)" projectName="Radix" solutionName="radix01" date="2022-12-11T17:47:35.898+0100" type="Warning"/>
        <logs message="WARNING: [HLS 214-167] The program may have out of bound array access (../../Code/radix/radix.c:21:15)" projectName="Radix" solutionName="radix01" date="2022-12-11T17:47:35.892+0100" type="Warning"/>
        <logs message="WARNING: [HLS 214-167] The program may have out of bound array access (../../Code/radix/radix.c:10:13)" projectName="Radix" solutionName="radix01" date="2022-12-11T17:47:35.883+0100" type="Warning"/>
        <logs message="WARNING: [HLS 207-4056] incompatible pointer to integer conversion assigning to 'uint8_t' (aka 'unsigned char') from 'uint8_t [array_size]' (../../Code/radix/radix.c:74:10)" projectName="Radix" solutionName="radix01" date="2022-12-11T17:47:32.593+0100" type="Warning"/>
        <logs message="WARNING: [HLS 207-4053] incompatible pointer types passing 'uint8_t [array_size]' to parameter of type 'int *' (../../Code/radix/radix.c:73:12)" projectName="Radix" solutionName="radix01" date="2022-12-11T17:47:32.160+0100" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
