// Seed: 323636211
module module_0 (
    input  wire  id_0,
    output tri1  id_1,
    input  uwire id_2
);
  assign id_1 = 1 / 1;
  wire id_4;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    inout logic id_0,
    input uwire id_1,
    input tri1 id_2,
    input logic id_3,
    output supply1 id_4,
    input tri0 id_5,
    input wor id_6,
    input tri id_7,
    output tri0 id_8,
    input tri id_9
);
  always
    if (1) begin : LABEL_0
      assert (1);
      id_0 <= {id_3, 1'b0};
    end
  assign id_0 = 1'h0;
  module_0 modCall_1 (
      id_2,
      id_8,
      id_5
  );
endmodule
