Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Dec  9 17:21:45 2020
| Host         : elitebook-manjaro-lgu running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -file signal_generator_timing_summary_routed.rpt -pb signal_generator_timing_summary_routed.pb -rpx signal_generator_timing_summary_routed.rpx -warn_on_violation
| Design       : signal_generator
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: btn0 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btn1 (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 199 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.416     -256.061                     96                 1403        0.083        0.000                      0                 1403       16.667        0.000                       0                   205  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
i_clk_12mhz             {0.000 41.666}     83.333          12.000          
  clk_out4_clk_wiz_0    {0.000 20.655}     41.310          24.207          
  clkfbout_clk_wiz_0    {0.000 41.666}     83.333          12.000          
sys_clk_pin             {0.000 41.660}     83.330          12.000          
  clk_out4_clk_wiz_0_1  {0.000 20.654}     41.309          24.208          
  clkfbout_clk_wiz_0_1  {0.000 41.665}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk_12mhz                                                                                                                                                              16.667        0.000                       0                     1  
  clk_out4_clk_wiz_0         11.824        0.000                      0                 1403        0.408        0.000                      0                 1403       20.155        0.000                       0                   201  
  clkfbout_clk_wiz_0                                                                                                                                                     16.667        0.000                       0                     3  
sys_clk_pin                                                                                                                                                              16.670        0.000                       0                     1  
  clk_out4_clk_wiz_0_1       11.860        0.000                      0                 1403        0.408        0.000                      0                 1403       20.154        0.000                       0                   201  
  clkfbout_clk_wiz_0_1                                                                                                                                                   16.670        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out4_clk_wiz_0_1  clk_out4_clk_wiz_0         -3.416     -256.061                     96                 1403        0.083        0.000                      0                 1403  
clk_out4_clk_wiz_0    clk_out4_clk_wiz_0_1       10.339        0.000                      0                 1403        0.083        0.000                      0                 1403  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk_12mhz
  To Clock:  i_clk_12mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk_12mhz
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { i_clk_12mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.824ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.408ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.824ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.655ns  (clk_out4_clk_wiz_0 rise@41.310ns - clk_out4_clk_wiz_0 fall@20.655ns)
  Data Path Delay:        7.860ns  (logic 0.611ns (7.774%)  route 7.249ns (92.226%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 39.958 - 41.310 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 19.876 - 20.655 ) 
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    22.120 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.353    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    16.558 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    18.218    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.314 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.562    19.876    dac_channel1/clk
    SLICE_X17Y43         FDRE                                         r  dac_channel1/phase1_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.459    20.335 f  dac_channel1/phase1_reg[14]/Q
                         net (fo=113, routed)         6.418    26.753    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[14]
    SLICE_X24Y21         LUT4 (Prop_lut4_I0_O)        0.152    26.905 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=1, routed)           0.831    27.736    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/enb_array[9]
    RAMB36_X1Y2          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     41.310    41.310 r  
    M9                                                0.000    41.310 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.310    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.705 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.867    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.804 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.386    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.477 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.482    39.958    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.573    40.531    
                         clock uncertainty           -0.326    40.205    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    39.560    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.560    
                         arrival time                         -27.736    
  -------------------------------------------------------------------
                         slack                                 11.824    

Slack (MET) :             11.952ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.655ns  (clk_out4_clk_wiz_0 rise@41.310ns - clk_out4_clk_wiz_0 fall@20.655ns)
  Data Path Delay:        7.722ns  (logic 0.578ns (7.485%)  route 7.144ns (92.515%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 39.954 - 41.310 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 19.876 - 20.655 ) 
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    22.120 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.353    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    16.558 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    18.218    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.314 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.562    19.876    dac_channel1/clk
    SLICE_X17Y43         FDRE                                         r  dac_channel1/phase1_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.459    20.335 f  dac_channel1/phase1_reg[14]/Q
                         net (fo=113, routed)         6.513    26.848    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.119    26.967 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__6/O
                         net (fo=1, routed)           0.631    27.599    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y6          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     41.310    41.310 r  
    M9                                                0.000    41.310 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.310    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.705 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.867    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.804 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.386    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.477 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.478    39.954    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.573    40.527    
                         clock uncertainty           -0.326    40.201    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.651    39.550    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.550    
                         arrival time                         -27.599    
  -------------------------------------------------------------------
                         slack                                 11.952    

Slack (MET) :             12.149ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.655ns  (clk_out4_clk_wiz_0 rise@41.310ns - clk_out4_clk_wiz_0 fall@20.655ns)
  Data Path Delay:        7.728ns  (logic 0.583ns (7.544%)  route 7.145ns (92.456%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 39.949 - 41.310 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 19.876 - 20.655 ) 
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    22.120 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.353    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    16.558 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    18.218    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.314 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.562    19.876    dac_channel1/clk
    SLICE_X17Y43         FDRE                                         r  dac_channel1/phase1_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.459    20.335 f  dac_channel1/phase1_reg[14]/Q
                         net (fo=113, routed)         6.513    26.848    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124    26.972 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__4/O
                         net (fo=1, routed)           0.632    27.604    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y5          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     41.310    41.310 r  
    M9                                                0.000    41.310 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.310    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.705 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.867    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.804 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.386    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.477 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.473    39.949    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.573    40.522    
                         clock uncertainty           -0.326    40.196    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    39.753    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.753    
                         arrival time                         -27.604    
  -------------------------------------------------------------------
                         slack                                 12.149    

Slack (MET) :             12.248ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.655ns  (clk_out4_clk_wiz_0 rise@41.310ns - clk_out4_clk_wiz_0 fall@20.655ns)
  Data Path Delay:        7.442ns  (logic 0.459ns (6.167%)  route 6.983ns (93.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 39.956 - 41.310 ) 
    Source Clock Delay      (SCD):    -0.781ns = ( 19.874 - 20.655 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    22.120 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.353    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    16.558 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    18.218    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.314 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.560    19.874    dac_channel1/clk
    SLICE_X17Y40         FDRE                                         r  dac_channel1/phase1_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.459    20.333 r  dac_channel1/phase1_reg[2]/Q
                         net (fo=89, routed)          6.983    27.317    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[2]
    RAMB36_X0Y0          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     41.310    41.310 r  
    M9                                                0.000    41.310 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.310    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.705 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.867    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.804 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.386    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.477 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.480    39.956    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.501    40.457    
                         clock uncertainty           -0.326    40.131    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    39.565    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.565    
                         arrival time                         -27.317    
  -------------------------------------------------------------------
                         slack                                 12.248    

Slack (MET) :             12.305ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.655ns  (clk_out4_clk_wiz_0 rise@41.310ns - clk_out4_clk_wiz_0 fall@20.655ns)
  Data Path Delay:        7.566ns  (logic 0.583ns (7.705%)  route 6.983ns (92.295%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 39.943 - 41.310 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 19.876 - 20.655 ) 
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    22.120 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.353    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    16.558 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    18.218    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.314 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.562    19.876    dac_channel1/clk
    SLICE_X17Y43         FDRE                                         r  dac_channel1/phase1_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.459    20.335 f  dac_channel1/phase1_reg[14]/Q
                         net (fo=113, routed)         6.418    26.753    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[2]
    SLICE_X24Y21         LUT4 (Prop_lut4_I0_O)        0.124    26.877 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__4/O
                         net (fo=1, routed)           0.566    27.442    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X1Y5          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     41.310    41.310 r  
    M9                                                0.000    41.310 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.310    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.705 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.867    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.804 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.386    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.477 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.467    39.943    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.573    40.516    
                         clock uncertainty           -0.326    40.190    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    39.747    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.747    
                         arrival time                         -27.442    
  -------------------------------------------------------------------
                         slack                                 12.305    

Slack (MET) :             12.329ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.655ns  (clk_out4_clk_wiz_0 rise@41.310ns - clk_out4_clk_wiz_0 fall@20.655ns)
  Data Path Delay:        7.342ns  (logic 0.577ns (7.859%)  route 6.765ns (92.141%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 39.945 - 41.310 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 19.876 - 20.655 ) 
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    22.120 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.353    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    16.558 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    18.218    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.314 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.562    19.876    dac_channel1/clk
    SLICE_X17Y43         FDRE                                         r  dac_channel1/phase1_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.459    20.335 f  dac_channel1/phase1_reg[14]/Q
                         net (fo=113, routed)         6.019    26.354    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[14]
    SLICE_X24Y22         LUT4 (Prop_lut4_I0_O)        0.118    26.472 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.746    27.218    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ena_array[3]
    RAMB36_X2Y4          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     41.310    41.310 r  
    M9                                                0.000    41.310 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.310    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.705 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.867    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.804 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.386    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.477 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.469    39.945    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.573    40.518    
                         clock uncertainty           -0.326    40.192    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645    39.547    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.547    
                         arrival time                         -27.218    
  -------------------------------------------------------------------
                         slack                                 12.329    

Slack (MET) :             12.422ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.655ns  (clk_out4_clk_wiz_0 rise@41.310ns - clk_out4_clk_wiz_0 fall@20.655ns)
  Data Path Delay:        7.252ns  (logic 0.607ns (8.370%)  route 6.645ns (91.630%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 39.951 - 41.310 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 19.876 - 20.655 ) 
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    22.120 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.353    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    16.558 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    18.218    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.314 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.562    19.876    dac_channel1/clk
    SLICE_X17Y43         FDRE                                         r  dac_channel1/phase1_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.459    20.335 f  dac_channel1/phase1_reg[14]/Q
                         net (fo=113, routed)         6.104    26.439    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[14]
    SLICE_X26Y22         LUT4 (Prop_lut4_I0_O)        0.148    26.587 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=1, routed)           0.541    27.129    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/enb_array[3]
    RAMB36_X2Y4          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     41.310    41.310 r  
    M9                                                0.000    41.310 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.310    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.705 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.867    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.804 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.386    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.477 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.475    39.951    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.573    40.524    
                         clock uncertainty           -0.326    40.198    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    39.551    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.551    
                         arrival time                         -27.129    
  -------------------------------------------------------------------
                         slack                                 12.422    

Slack (MET) :             12.556ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.655ns  (clk_out4_clk_wiz_0 rise@41.310ns - clk_out4_clk_wiz_0 fall@20.655ns)
  Data Path Delay:        7.129ns  (logic 0.609ns (8.542%)  route 6.520ns (91.458%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 39.960 - 41.310 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 19.876 - 20.655 ) 
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    22.120 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.353    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    16.558 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    18.218    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.314 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.562    19.876    dac_channel1/clk
    SLICE_X17Y43         FDRE                                         r  dac_channel1/phase1_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.459    20.335 f  dac_channel1/phase1_reg[14]/Q
                         net (fo=113, routed)         5.782    26.117    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[2]
    SLICE_X33Y16         LUT4 (Prop_lut4_I0_O)        0.150    26.267 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__5/O
                         net (fo=1, routed)           0.738    27.006    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X2Y2          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     41.310    41.310 r  
    M9                                                0.000    41.310 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.310    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.705 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.867    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.804 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.386    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.477 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.484    39.960    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.573    40.533    
                         clock uncertainty           -0.326    40.207    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    39.562    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.562    
                         arrival time                         -27.006    
  -------------------------------------------------------------------
                         slack                                 12.556    

Slack (MET) :             12.585ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.655ns  (clk_out4_clk_wiz_0 rise@41.310ns - clk_out4_clk_wiz_0 fall@20.655ns)
  Data Path Delay:        7.104ns  (logic 0.459ns (6.461%)  route 6.645ns (93.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 39.955 - 41.310 ) 
    Source Clock Delay      (SCD):    -0.781ns = ( 19.874 - 20.655 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    22.120 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.353    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    16.558 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    18.218    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.314 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.560    19.874    dac_channel1/clk
    SLICE_X17Y40         FDRE                                         r  dac_channel1/phase1_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.459    20.333 r  dac_channel1/phase1_reg[2]/Q
                         net (fo=89, routed)          6.645    26.979    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addrb[2]
    RAMB36_X0Y1          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     41.310    41.310 r  
    M9                                                0.000    41.310 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.310    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.705 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.867    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.804 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.386    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.477 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.479    39.955    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.501    40.456    
                         clock uncertainty           -0.326    40.130    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    39.564    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.564    
                         arrival time                         -26.979    
  -------------------------------------------------------------------
                         slack                                 12.585    

Slack (MET) :             12.700ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.655ns  (clk_out4_clk_wiz_0 rise@41.310ns - clk_out4_clk_wiz_0 fall@20.655ns)
  Data Path Delay:        6.970ns  (logic 0.459ns (6.585%)  route 6.511ns (93.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 39.946 - 41.310 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 19.876 - 20.655 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    22.120 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.353    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    16.558 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    18.218    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.314 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.562    19.876    dac_channel1/clk
    SLICE_X17Y43         FDRE                                         r  dac_channel1/phase1_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.459    20.335 r  dac_channel1/phase1_reg[12]/Q
                         net (fo=105, routed)         6.511    26.846    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addrb[12]
    RAMB36_X1Y19         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     41.310    41.310 r  
    M9                                                0.000    41.310 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.310    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.705 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.867    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.804 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.386    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.477 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.469    39.946    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.493    40.438    
                         clock uncertainty           -0.326    40.112    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    39.546    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         39.546    
                         arrival time                         -26.846    
  -------------------------------------------------------------------
                         slack                                 12.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.186ns (23.578%)  route 0.603ns (76.422%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.601 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.115    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.561    -0.529    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X11Y54         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_replica_2/Q
                         net (fo=1, routed)           0.212    -0.175    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/sel_pipe[2]_repN_2_alias
    SLICE_X11Y54         LUT4 (Prop_lut4_I1_O)        0.045    -0.130 r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_31/O
                         net (fo=1, routed)           0.391     0.260    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_16
    RAMB36_X0Y7          RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.151 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.622    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.872    -0.721    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.503    -0.217    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069    -0.148    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 dac_channel1/phase1_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/phase1_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 fall@20.655ns - clk_out4_clk_wiz_0 fall@20.655ns)
  Data Path Delay:        0.521ns  (logic 0.256ns (49.124%)  route 0.265ns (50.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 19.892 - 20.655 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 20.124 - 20.655 ) 
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233    20.888 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    21.328    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    19.054 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    19.540    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    19.566 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.559    20.124    dac_channel1/clk
    SLICE_X17Y40         FDRE                                         r  dac_channel1/phase1_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.146    20.270 r  dac_channel1/phase1_reg[1]/Q
                         net (fo=89, routed)          0.265    20.536    dac_channel1/addrb[1]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    20.646 r  dac_channel1/phase1_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.646    dac_channel1/phase1_reg[0]_i_1_n_6
    SLICE_X17Y40         FDRE                                         r  dac_channel1/phase1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421    21.076 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.556    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    18.504 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    19.033    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.062 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.830    19.892    dac_channel1/clk
    SLICE_X17Y40         FDRE                                         r  dac_channel1/phase1_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.232    20.124    
    SLICE_X17Y40         FDRE (Hold_fdre_C_D)         0.112    20.236    dac_channel1/phase1_reg[1]
  -------------------------------------------------------------------
                         required time                        -20.236    
                         arrival time                          20.646    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 dac_channel1/phase1_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/phase1_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 fall@20.655ns - clk_out4_clk_wiz_0 fall@20.655ns)
  Data Path Delay:        0.522ns  (logic 0.256ns (49.046%)  route 0.266ns (50.954%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 19.892 - 20.655 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 20.124 - 20.655 ) 
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233    20.888 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    21.328    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    19.054 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    19.540    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    19.566 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.559    20.124    dac_channel1/clk
    SLICE_X17Y41         FDRE                                         r  dac_channel1/phase1_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.146    20.270 r  dac_channel1/phase1_reg[5]/Q
                         net (fo=89, routed)          0.266    20.536    dac_channel1/addrb[5]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    20.646 r  dac_channel1/phase1_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.646    dac_channel1/phase1_reg[4]_i_1_n_6
    SLICE_X17Y41         FDRE                                         r  dac_channel1/phase1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421    21.076 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.556    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    18.504 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    19.033    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.062 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.830    19.892    dac_channel1/clk
    SLICE_X17Y41         FDRE                                         r  dac_channel1/phase1_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.232    20.124    
    SLICE_X17Y41         FDRE (Hold_fdre_C_D)         0.112    20.236    dac_channel1/phase1_reg[5]
  -------------------------------------------------------------------
                         required time                        -20.236    
                         arrival time                          20.646    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 dac_channel1/phase1_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/phase1_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 fall@20.655ns - clk_out4_clk_wiz_0 fall@20.655ns)
  Data Path Delay:        0.526ns  (logic 0.257ns (48.870%)  route 0.269ns (51.131%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 19.892 - 20.655 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 20.124 - 20.655 ) 
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233    20.888 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    21.328    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    19.054 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    19.540    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    19.566 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.559    20.124    dac_channel1/clk
    SLICE_X17Y40         FDRE                                         r  dac_channel1/phase1_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.146    20.270 r  dac_channel1/phase1_reg[2]/Q
                         net (fo=89, routed)          0.269    20.539    dac_channel1/addrb[2]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    20.650 r  dac_channel1/phase1_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.650    dac_channel1/phase1_reg[0]_i_1_n_5
    SLICE_X17Y40         FDRE                                         r  dac_channel1/phase1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421    21.076 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.556    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    18.504 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    19.033    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.062 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.830    19.892    dac_channel1/clk
    SLICE_X17Y40         FDRE                                         r  dac_channel1/phase1_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.232    20.124    
    SLICE_X17Y40         FDRE (Hold_fdre_C_D)         0.112    20.236    dac_channel1/phase1_reg[2]
  -------------------------------------------------------------------
                         required time                        -20.236    
                         arrival time                          20.650    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.778%)  route 0.349ns (71.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.601 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.115    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.558    -0.532    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X11Y62         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_replica_4/Q
                         net (fo=5, routed)           0.349    -0.042    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]_repN_4
    SLICE_X10Y61         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.151 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.622    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.827    -0.765    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X10Y61         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.251    -0.515    
    SLICE_X10Y61         FDRE (Hold_fdre_C_D)         0.059    -0.456    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.145%)  route 0.360ns (71.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.601 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.115    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.558    -0.532    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X11Y62         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_replica_4/Q
                         net (fo=5, routed)           0.360    -0.031    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]_repN_4
    SLICE_X11Y61         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.151 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.622    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.827    -0.765    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X11Y61         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.251    -0.515    
    SLICE_X11Y61         FDRE (Hold_fdre_C_D)         0.070    -0.445    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.286%)  route 0.357ns (71.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.601 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.115    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.558    -0.532    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X11Y62         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_replica_4/Q
                         net (fo=5, routed)           0.357    -0.033    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]_repN_4
    SLICE_X11Y61         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.151 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.622    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.827    -0.765    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X11Y61         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.251    -0.515    
    SLICE_X11Y61         FDRE (Hold_fdre_C_D)         0.066    -0.449    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.166%)  route 0.360ns (71.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.601 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.115    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.558    -0.532    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X20Y15         FDRE                                         r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=8, routed)           0.360    -0.031    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X20Y18         FDRE                                         r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.151 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.622    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.823    -0.770    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X20Y18         FDRE                                         r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.249    -0.521    
    SLICE_X20Y18         FDRE (Hold_fdre_C_D)         0.066    -0.455    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 dac_channel1/phase1_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/phase1_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 fall@20.655ns - clk_out4_clk_wiz_0 fall@20.655ns)
  Data Path Delay:        0.552ns  (logic 0.400ns (72.483%)  route 0.152ns (27.517%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 19.892 - 20.655 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 20.124 - 20.655 ) 
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233    20.888 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    21.328    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    19.054 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    19.540    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    19.566 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.559    20.124    dac_channel1/clk
    SLICE_X17Y40         FDRE                                         r  dac_channel1/phase1_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.133    20.257 r  dac_channel1/phase1_reg[7]/Q
                         net (fo=89, routed)          0.152    20.409    dac_channel1/addrb[7]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.213    20.622 r  dac_channel1/phase1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.622    dac_channel1/phase1_reg[4]_i_1_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    20.676 r  dac_channel1/phase1_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    20.676    dac_channel1/phase1_reg[8]_i_1_n_7
    SLICE_X17Y42         FDRE                                         r  dac_channel1/phase1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421    21.076 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.556    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    18.504 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    19.033    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.062 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.830    19.892    dac_channel1/clk
    SLICE_X17Y42         FDRE                                         r  dac_channel1/phase1_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.248    20.140    
    SLICE_X17Y42         FDRE (Hold_fdre_C_D)         0.112    20.252    dac_channel1/phase1_reg[8]
  -------------------------------------------------------------------
                         required time                        -20.252    
                         arrival time                          20.676    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 dac_channel1/phase1_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/phase1_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 fall@20.655ns - clk_out4_clk_wiz_0 fall@20.655ns)
  Data Path Delay:        0.537ns  (logic 0.257ns (47.847%)  route 0.280ns (52.153%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 19.892 - 20.655 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 20.124 - 20.655 ) 
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233    20.888 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    21.328    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    19.054 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    19.540    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    19.566 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.559    20.124    dac_channel1/clk
    SLICE_X17Y41         FDRE                                         r  dac_channel1/phase1_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.146    20.270 r  dac_channel1/phase1_reg[6]/Q
                         net (fo=89, routed)          0.280    20.551    dac_channel1/addrb[6]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    20.662 r  dac_channel1/phase1_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.662    dac_channel1/phase1_reg[4]_i_1_n_5
    SLICE_X17Y41         FDRE                                         r  dac_channel1/phase1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421    21.076 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.556    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    18.504 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    19.033    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.062 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.830    19.892    dac_channel1/clk
    SLICE_X17Y41         FDRE                                         r  dac_channel1/phase1_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.232    20.124    
    SLICE_X17Y41         FDRE (Hold_fdre_C_D)         0.112    20.236    dac_channel1/phase1_reg[6]
  -------------------------------------------------------------------
                         required time                        -20.236    
                         arrival time                          20.662    
  -------------------------------------------------------------------
                         slack                                  0.425    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0
Waveform(ns):       { 0.000 20.655 }
Period(ns):         41.310
Sources:            { clock_manager/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         41.310      38.418     RAMB36_X1Y7      dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.310      38.418     RAMB36_X1Y7      dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         41.310      38.418     RAMB36_X2Y1      dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.310      38.418     RAMB36_X2Y1      dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         41.310      38.418     RAMB36_X1Y19     dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.310      38.418     RAMB36_X1Y19     dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         41.310      38.418     RAMB36_X1Y16     dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.310      38.418     RAMB36_X1Y16     dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         41.310      38.418     RAMB36_X2Y5      dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.310      38.418     RAMB36_X2Y5      dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       41.310      172.050    MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.655      20.155     SLICE_X29Y50     dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.655      20.155     SLICE_X9Y57      dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.655      20.155     SLICE_X9Y57      dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.655      20.155     SLICE_X8Y45      dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.655      20.155     SLICE_X8Y77      dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.655      20.155     SLICE_X10Y42     dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.655      20.155     SLICE_X11Y62     dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_6/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.655      20.155     SLICE_X11Y62     dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_6/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.655      20.155     SLICE_X8Y52      dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.655      20.155     SLICE_X8Y72      dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_8/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.655      20.155     SLICE_X17Y42     dac_channel1/phase1_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.655      20.155     SLICE_X16Y42     dac_channel1/phase1_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.655      20.155     SLICE_X17Y43     dac_channel1/phase1_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.655      20.155     SLICE_X16Y43     dac_channel1/phase1_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.655      20.155     SLICE_X17Y43     dac_channel1/phase1_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.655      20.155     SLICE_X17Y43     dac_channel1/phase1_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.655      20.155     SLICE_X16Y41     dac_channel1/phase1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.655      20.155     SLICE_X17Y41     dac_channel1/phase1_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.655      20.155     SLICE_X17Y41     dac_channel1/phase1_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.655      20.155     SLICE_X17Y42     dac_channel1/phase1_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clock_manager/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y3    clock_manager/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { i_clk_12mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_out4_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.860ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.408ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.860ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.654ns  (clk_out4_clk_wiz_0_1 rise@41.309ns - clk_out4_clk_wiz_0_1 fall@20.654ns)
  Data Path Delay:        7.860ns  (logic 0.611ns (7.774%)  route 7.249ns (92.226%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 39.957 - 41.309 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 19.876 - 20.654 ) 
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.573ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    22.120 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.353    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    16.557 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    18.217    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.313 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.562    19.876    dac_channel1/clk
    SLICE_X17Y43         FDRE                                         r  dac_channel1/phase1_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.459    20.335 f  dac_channel1/phase1_reg[14]/Q
                         net (fo=113, routed)         6.418    26.752    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[14]
    SLICE_X24Y21         LUT4 (Prop_lut4_I0_O)        0.152    26.904 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=1, routed)           0.831    27.735    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/enb_array[9]
    RAMB36_X1Y2          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                     41.309    41.309 r  
    M9                                                0.000    41.309 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.309    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.704 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.865    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.803 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.384    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.475 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.482    39.957    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.573    40.529    
                         clock uncertainty           -0.289    40.241    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    39.596    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.596    
                         arrival time                         -27.735    
  -------------------------------------------------------------------
                         slack                                 11.860    

Slack (MET) :             11.988ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.654ns  (clk_out4_clk_wiz_0_1 rise@41.309ns - clk_out4_clk_wiz_0_1 fall@20.654ns)
  Data Path Delay:        7.722ns  (logic 0.578ns (7.485%)  route 7.144ns (92.515%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 39.953 - 41.309 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 19.876 - 20.654 ) 
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.573ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    22.120 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.353    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    16.557 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    18.217    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.313 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.562    19.876    dac_channel1/clk
    SLICE_X17Y43         FDRE                                         r  dac_channel1/phase1_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.459    20.335 f  dac_channel1/phase1_reg[14]/Q
                         net (fo=113, routed)         6.513    26.847    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.119    26.966 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__6/O
                         net (fo=1, routed)           0.631    27.598    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y6          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                     41.309    41.309 r  
    M9                                                0.000    41.309 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.309    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.704 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.865    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.803 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.384    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.475 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.478    39.953    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.573    40.525    
                         clock uncertainty           -0.289    40.237    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.651    39.586    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.586    
                         arrival time                         -27.598    
  -------------------------------------------------------------------
                         slack                                 11.988    

Slack (MET) :             12.185ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.654ns  (clk_out4_clk_wiz_0_1 rise@41.309ns - clk_out4_clk_wiz_0_1 fall@20.654ns)
  Data Path Delay:        7.728ns  (logic 0.583ns (7.544%)  route 7.145ns (92.456%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 39.948 - 41.309 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 19.876 - 20.654 ) 
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.573ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    22.120 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.353    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    16.557 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    18.217    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.313 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.562    19.876    dac_channel1/clk
    SLICE_X17Y43         FDRE                                         r  dac_channel1/phase1_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.459    20.335 f  dac_channel1/phase1_reg[14]/Q
                         net (fo=113, routed)         6.513    26.847    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124    26.971 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__4/O
                         net (fo=1, routed)           0.632    27.604    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y5          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                     41.309    41.309 r  
    M9                                                0.000    41.309 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.309    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.704 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.865    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.803 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.384    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.475 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.473    39.948    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.573    40.520    
                         clock uncertainty           -0.289    40.232    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    39.789    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.789    
                         arrival time                         -27.604    
  -------------------------------------------------------------------
                         slack                                 12.185    

Slack (MET) :             12.284ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.654ns  (clk_out4_clk_wiz_0_1 rise@41.309ns - clk_out4_clk_wiz_0_1 fall@20.654ns)
  Data Path Delay:        7.442ns  (logic 0.459ns (6.167%)  route 6.983ns (93.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 39.955 - 41.309 ) 
    Source Clock Delay      (SCD):    -0.781ns = ( 19.874 - 20.654 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.573ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    22.120 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.353    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    16.557 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    18.217    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.313 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.560    19.874    dac_channel1/clk
    SLICE_X17Y40         FDRE                                         r  dac_channel1/phase1_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.459    20.333 r  dac_channel1/phase1_reg[2]/Q
                         net (fo=89, routed)          6.983    27.316    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[2]
    RAMB36_X0Y0          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                     41.309    41.309 r  
    M9                                                0.000    41.309 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.309    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.704 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.865    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.803 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.384    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.475 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.480    39.955    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.501    40.455    
                         clock uncertainty           -0.289    40.167    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    39.601    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.601    
                         arrival time                         -27.316    
  -------------------------------------------------------------------
                         slack                                 12.284    

Slack (MET) :             12.341ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.654ns  (clk_out4_clk_wiz_0_1 rise@41.309ns - clk_out4_clk_wiz_0_1 fall@20.654ns)
  Data Path Delay:        7.566ns  (logic 0.583ns (7.705%)  route 6.983ns (92.295%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 39.942 - 41.309 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 19.876 - 20.654 ) 
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.573ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    22.120 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.353    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    16.557 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    18.217    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.313 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.562    19.876    dac_channel1/clk
    SLICE_X17Y43         FDRE                                         r  dac_channel1/phase1_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.459    20.335 f  dac_channel1/phase1_reg[14]/Q
                         net (fo=113, routed)         6.418    26.752    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[2]
    SLICE_X24Y21         LUT4 (Prop_lut4_I0_O)        0.124    26.876 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__4/O
                         net (fo=1, routed)           0.566    27.442    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X1Y5          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                     41.309    41.309 r  
    M9                                                0.000    41.309 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.309    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.704 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.865    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.803 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.384    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.475 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.467    39.942    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.573    40.514    
                         clock uncertainty           -0.289    40.226    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    39.783    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.783    
                         arrival time                         -27.442    
  -------------------------------------------------------------------
                         slack                                 12.341    

Slack (MET) :             12.365ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.654ns  (clk_out4_clk_wiz_0_1 rise@41.309ns - clk_out4_clk_wiz_0_1 fall@20.654ns)
  Data Path Delay:        7.342ns  (logic 0.577ns (7.859%)  route 6.765ns (92.141%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 39.944 - 41.309 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 19.876 - 20.654 ) 
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.573ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    22.120 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.353    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    16.557 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    18.217    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.313 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.562    19.876    dac_channel1/clk
    SLICE_X17Y43         FDRE                                         r  dac_channel1/phase1_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.459    20.335 f  dac_channel1/phase1_reg[14]/Q
                         net (fo=113, routed)         6.019    26.354    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[14]
    SLICE_X24Y22         LUT4 (Prop_lut4_I0_O)        0.118    26.472 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.746    27.218    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ena_array[3]
    RAMB36_X2Y4          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                     41.309    41.309 r  
    M9                                                0.000    41.309 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.309    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.704 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.865    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.803 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.384    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.475 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.469    39.944    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.573    40.516    
                         clock uncertainty           -0.289    40.228    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645    39.583    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.583    
                         arrival time                         -27.218    
  -------------------------------------------------------------------
                         slack                                 12.365    

Slack (MET) :             12.458ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.654ns  (clk_out4_clk_wiz_0_1 rise@41.309ns - clk_out4_clk_wiz_0_1 fall@20.654ns)
  Data Path Delay:        7.252ns  (logic 0.607ns (8.370%)  route 6.645ns (91.630%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 39.950 - 41.309 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 19.876 - 20.654 ) 
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.573ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    22.120 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.353    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    16.557 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    18.217    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.313 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.562    19.876    dac_channel1/clk
    SLICE_X17Y43         FDRE                                         r  dac_channel1/phase1_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.459    20.335 f  dac_channel1/phase1_reg[14]/Q
                         net (fo=113, routed)         6.104    26.439    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[14]
    SLICE_X26Y22         LUT4 (Prop_lut4_I0_O)        0.148    26.587 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=1, routed)           0.541    27.128    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/enb_array[3]
    RAMB36_X2Y4          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                     41.309    41.309 r  
    M9                                                0.000    41.309 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.309    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.704 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.865    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.803 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.384    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.475 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.475    39.950    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.573    40.522    
                         clock uncertainty           -0.289    40.234    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    39.587    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.587    
                         arrival time                         -27.128    
  -------------------------------------------------------------------
                         slack                                 12.458    

Slack (MET) :             12.593ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.654ns  (clk_out4_clk_wiz_0_1 rise@41.309ns - clk_out4_clk_wiz_0_1 fall@20.654ns)
  Data Path Delay:        7.129ns  (logic 0.609ns (8.542%)  route 6.520ns (91.458%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 39.959 - 41.309 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 19.876 - 20.654 ) 
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.573ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    22.120 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.353    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    16.557 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    18.217    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.313 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.562    19.876    dac_channel1/clk
    SLICE_X17Y43         FDRE                                         r  dac_channel1/phase1_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.459    20.335 f  dac_channel1/phase1_reg[14]/Q
                         net (fo=113, routed)         5.782    26.117    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[2]
    SLICE_X33Y16         LUT4 (Prop_lut4_I0_O)        0.150    26.267 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__5/O
                         net (fo=1, routed)           0.738    27.005    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X2Y2          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                     41.309    41.309 r  
    M9                                                0.000    41.309 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.309    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.704 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.865    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.803 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.384    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.475 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.484    39.959    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.573    40.531    
                         clock uncertainty           -0.289    40.243    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645    39.598    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.598    
                         arrival time                         -27.005    
  -------------------------------------------------------------------
                         slack                                 12.593    

Slack (MET) :             12.621ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.654ns  (clk_out4_clk_wiz_0_1 rise@41.309ns - clk_out4_clk_wiz_0_1 fall@20.654ns)
  Data Path Delay:        7.104ns  (logic 0.459ns (6.461%)  route 6.645ns (93.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 39.954 - 41.309 ) 
    Source Clock Delay      (SCD):    -0.781ns = ( 19.874 - 20.654 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.573ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    22.120 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.353    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    16.557 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    18.217    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.313 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.560    19.874    dac_channel1/clk
    SLICE_X17Y40         FDRE                                         r  dac_channel1/phase1_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.459    20.333 r  dac_channel1/phase1_reg[2]/Q
                         net (fo=89, routed)          6.645    26.978    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addrb[2]
    RAMB36_X0Y1          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                     41.309    41.309 r  
    M9                                                0.000    41.309 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.309    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.704 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.865    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.803 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.384    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.475 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.479    39.954    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.501    40.454    
                         clock uncertainty           -0.289    40.166    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    39.600    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.600    
                         arrival time                         -26.978    
  -------------------------------------------------------------------
                         slack                                 12.621    

Slack (MET) :             12.736ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.654ns  (clk_out4_clk_wiz_0_1 rise@41.309ns - clk_out4_clk_wiz_0_1 fall@20.654ns)
  Data Path Delay:        6.970ns  (logic 0.459ns (6.585%)  route 6.511ns (93.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 39.944 - 41.309 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 19.876 - 20.654 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.573ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    22.120 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    23.353    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    16.557 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    18.217    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.313 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.562    19.876    dac_channel1/clk
    SLICE_X17Y43         FDRE                                         r  dac_channel1/phase1_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.459    20.335 r  dac_channel1/phase1_reg[12]/Q
                         net (fo=105, routed)         6.511    26.846    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addrb[12]
    RAMB36_X1Y19         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                     41.309    41.309 r  
    M9                                                0.000    41.309 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.309    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.704 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.865    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.803 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.384    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.475 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.469    39.944    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.493    40.437    
                         clock uncertainty           -0.289    40.148    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    39.582    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         39.582    
                         arrival time                         -26.846    
  -------------------------------------------------------------------
                         slack                                 12.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.186ns (23.578%)  route 0.603ns (76.422%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.601 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.115    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.561    -0.529    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X11Y54         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_replica_2/Q
                         net (fo=1, routed)           0.212    -0.175    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/sel_pipe[2]_repN_2_alias
    SLICE_X11Y54         LUT4 (Prop_lut4_I1_O)        0.045    -0.130 r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_31/O
                         net (fo=1, routed)           0.391     0.260    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_16
    RAMB36_X0Y7          RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.151 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.622    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.872    -0.721    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.503    -0.217    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069    -0.148    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 dac_channel1/phase1_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/phase1_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 fall@20.654ns - clk_out4_clk_wiz_0_1 fall@20.654ns)
  Data Path Delay:        0.521ns  (logic 0.256ns (49.124%)  route 0.265ns (50.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 19.891 - 20.654 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 20.124 - 20.654 ) 
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233    20.888 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    21.328    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    19.053 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    19.539    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    19.565 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.559    20.124    dac_channel1/clk
    SLICE_X17Y40         FDRE                                         r  dac_channel1/phase1_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.146    20.270 r  dac_channel1/phase1_reg[1]/Q
                         net (fo=89, routed)          0.265    20.535    dac_channel1/addrb[1]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    20.645 r  dac_channel1/phase1_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.645    dac_channel1/phase1_reg[0]_i_1_n_6
    SLICE_X17Y40         FDRE                                         r  dac_channel1/phase1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421    21.075 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.555    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    18.503 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    19.033    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.062 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.830    19.891    dac_channel1/clk
    SLICE_X17Y40         FDRE                                         r  dac_channel1/phase1_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.232    20.124    
    SLICE_X17Y40         FDRE (Hold_fdre_C_D)         0.112    20.236    dac_channel1/phase1_reg[1]
  -------------------------------------------------------------------
                         required time                        -20.236    
                         arrival time                          20.645    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 dac_channel1/phase1_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/phase1_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 fall@20.654ns - clk_out4_clk_wiz_0_1 fall@20.654ns)
  Data Path Delay:        0.522ns  (logic 0.256ns (49.046%)  route 0.266ns (50.954%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 19.891 - 20.654 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 20.124 - 20.654 ) 
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233    20.888 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    21.328    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    19.053 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    19.539    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    19.565 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.559    20.124    dac_channel1/clk
    SLICE_X17Y41         FDRE                                         r  dac_channel1/phase1_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.146    20.270 r  dac_channel1/phase1_reg[5]/Q
                         net (fo=89, routed)          0.266    20.536    dac_channel1/addrb[5]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    20.646 r  dac_channel1/phase1_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.646    dac_channel1/phase1_reg[4]_i_1_n_6
    SLICE_X17Y41         FDRE                                         r  dac_channel1/phase1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421    21.075 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.555    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    18.503 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    19.033    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.062 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.830    19.891    dac_channel1/clk
    SLICE_X17Y41         FDRE                                         r  dac_channel1/phase1_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.232    20.124    
    SLICE_X17Y41         FDRE (Hold_fdre_C_D)         0.112    20.236    dac_channel1/phase1_reg[5]
  -------------------------------------------------------------------
                         required time                        -20.236    
                         arrival time                          20.646    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 dac_channel1/phase1_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/phase1_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 fall@20.654ns - clk_out4_clk_wiz_0_1 fall@20.654ns)
  Data Path Delay:        0.526ns  (logic 0.257ns (48.870%)  route 0.269ns (51.131%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 19.891 - 20.654 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 20.124 - 20.654 ) 
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233    20.888 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    21.328    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    19.053 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    19.539    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    19.565 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.559    20.124    dac_channel1/clk
    SLICE_X17Y40         FDRE                                         r  dac_channel1/phase1_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.146    20.270 r  dac_channel1/phase1_reg[2]/Q
                         net (fo=89, routed)          0.269    20.539    dac_channel1/addrb[2]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    20.650 r  dac_channel1/phase1_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.650    dac_channel1/phase1_reg[0]_i_1_n_5
    SLICE_X17Y40         FDRE                                         r  dac_channel1/phase1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421    21.075 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.555    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    18.503 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    19.033    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.062 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.830    19.891    dac_channel1/clk
    SLICE_X17Y40         FDRE                                         r  dac_channel1/phase1_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.232    20.124    
    SLICE_X17Y40         FDRE (Hold_fdre_C_D)         0.112    20.236    dac_channel1/phase1_reg[2]
  -------------------------------------------------------------------
                         required time                        -20.236    
                         arrival time                          20.650    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.778%)  route 0.349ns (71.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.601 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.115    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.558    -0.532    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X11Y62         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_replica_4/Q
                         net (fo=5, routed)           0.349    -0.042    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]_repN_4
    SLICE_X10Y61         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.151 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.622    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.827    -0.765    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X10Y61         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.251    -0.515    
    SLICE_X10Y61         FDRE (Hold_fdre_C_D)         0.059    -0.456    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.145%)  route 0.360ns (71.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.601 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.115    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.558    -0.532    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X11Y62         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_replica_4/Q
                         net (fo=5, routed)           0.360    -0.031    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]_repN_4
    SLICE_X11Y61         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.151 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.622    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.827    -0.765    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X11Y61         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.251    -0.515    
    SLICE_X11Y61         FDRE (Hold_fdre_C_D)         0.070    -0.445    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.286%)  route 0.357ns (71.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.601 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.115    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.558    -0.532    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X11Y62         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_replica_4/Q
                         net (fo=5, routed)           0.357    -0.033    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]_repN_4
    SLICE_X11Y61         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.151 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.622    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.827    -0.765    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X11Y61         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.251    -0.515    
    SLICE_X11Y61         FDRE (Hold_fdre_C_D)         0.066    -0.449    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.166%)  route 0.360ns (71.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.601 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.115    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.558    -0.532    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X20Y15         FDRE                                         r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=8, routed)           0.360    -0.031    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X20Y18         FDRE                                         r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.151 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.622    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.823    -0.770    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X20Y18         FDRE                                         r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.249    -0.521    
    SLICE_X20Y18         FDRE (Hold_fdre_C_D)         0.066    -0.455    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 dac_channel1/phase1_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/phase1_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 fall@20.654ns - clk_out4_clk_wiz_0_1 fall@20.654ns)
  Data Path Delay:        0.552ns  (logic 0.400ns (72.483%)  route 0.152ns (27.517%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 19.891 - 20.654 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 20.124 - 20.654 ) 
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233    20.888 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    21.328    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    19.053 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    19.539    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    19.565 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.559    20.124    dac_channel1/clk
    SLICE_X17Y40         FDRE                                         r  dac_channel1/phase1_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.133    20.257 r  dac_channel1/phase1_reg[7]/Q
                         net (fo=89, routed)          0.152    20.409    dac_channel1/addrb[7]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.213    20.622 r  dac_channel1/phase1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.622    dac_channel1/phase1_reg[4]_i_1_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    20.676 r  dac_channel1/phase1_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    20.676    dac_channel1/phase1_reg[8]_i_1_n_7
    SLICE_X17Y42         FDRE                                         r  dac_channel1/phase1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421    21.075 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.555    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    18.503 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    19.033    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.062 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.830    19.891    dac_channel1/clk
    SLICE_X17Y42         FDRE                                         r  dac_channel1/phase1_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.248    20.140    
    SLICE_X17Y42         FDRE (Hold_fdre_C_D)         0.112    20.252    dac_channel1/phase1_reg[8]
  -------------------------------------------------------------------
                         required time                        -20.252    
                         arrival time                          20.676    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 dac_channel1/phase1_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/phase1_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 fall@20.654ns - clk_out4_clk_wiz_0_1 fall@20.654ns)
  Data Path Delay:        0.537ns  (logic 0.257ns (47.847%)  route 0.280ns (52.153%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 19.891 - 20.654 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 20.124 - 20.654 ) 
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233    20.888 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    21.328    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    19.053 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    19.539    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    19.565 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.559    20.124    dac_channel1/clk
    SLICE_X17Y41         FDRE                                         r  dac_channel1/phase1_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.146    20.270 r  dac_channel1/phase1_reg[6]/Q
                         net (fo=89, routed)          0.280    20.550    dac_channel1/addrb[6]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    20.661 r  dac_channel1/phase1_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.661    dac_channel1/phase1_reg[4]_i_1_n_5
    SLICE_X17Y41         FDRE                                         r  dac_channel1/phase1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421    21.075 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.555    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    18.503 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    19.033    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.062 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.830    19.891    dac_channel1/clk
    SLICE_X17Y41         FDRE                                         r  dac_channel1/phase1_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.232    20.124    
    SLICE_X17Y41         FDRE (Hold_fdre_C_D)         0.112    20.236    dac_channel1/phase1_reg[6]
  -------------------------------------------------------------------
                         required time                        -20.236    
                         arrival time                          20.661    
  -------------------------------------------------------------------
                         slack                                  0.425    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0_1
Waveform(ns):       { 0.000 20.654 }
Period(ns):         41.309
Sources:            { clock_manager/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         41.309      38.417     RAMB36_X1Y7      dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.309      38.417     RAMB36_X1Y7      dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         41.309      38.417     RAMB36_X2Y1      dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.309      38.417     RAMB36_X2Y1      dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         41.309      38.417     RAMB36_X1Y19     dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.309      38.417     RAMB36_X1Y19     dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         41.309      38.417     RAMB36_X1Y16     dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.309      38.417     RAMB36_X1Y16     dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         41.309      38.417     RAMB36_X2Y5      dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         41.309      38.417     RAMB36_X2Y5      dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       41.309      172.051    MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.654      20.154     SLICE_X29Y50     dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.654      20.154     SLICE_X9Y57      dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.654      20.154     SLICE_X9Y57      dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.654      20.154     SLICE_X8Y45      dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.654      20.154     SLICE_X8Y77      dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.654      20.154     SLICE_X10Y42     dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.654      20.154     SLICE_X11Y62     dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_6/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.654      20.154     SLICE_X11Y62     dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_6/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.654      20.154     SLICE_X8Y52      dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.654      20.154     SLICE_X8Y72      dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]_replica_8/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.654      20.154     SLICE_X17Y42     dac_channel1/phase1_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.654      20.154     SLICE_X16Y42     dac_channel1/phase1_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.654      20.154     SLICE_X17Y43     dac_channel1/phase1_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.654      20.154     SLICE_X16Y43     dac_channel1/phase1_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.654      20.154     SLICE_X17Y43     dac_channel1/phase1_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.654      20.154     SLICE_X17Y43     dac_channel1/phase1_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.654      20.154     SLICE_X16Y41     dac_channel1/phase1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.654      20.154     SLICE_X17Y41     dac_channel1/phase1_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.654      20.154     SLICE_X17Y41     dac_channel1/phase1_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.654      20.154     SLICE_X17Y42     dac_channel1/phase1_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { clock_manager/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y3    clock_manager/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  clock_manager/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0_1
  To Clock:  clk_out4_clk_wiz_0

Setup :           96  Failing Endpoints,  Worst Slack       -3.416ns,  Total Violation     -256.061ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.416ns  (required time - arrival time)
  Source:                 dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out4_clk_wiz_0 rise@41.310ns - clk_out4_clk_wiz_0_1 rise@41.309ns)
  Data Path Delay:        2.665ns  (logic 0.642ns (24.093%)  route 2.023ns (75.907%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 39.955 - 41.310 ) 
    Source Clock Delay      (SCD):    -0.788ns = ( 40.521 - 41.309 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                     41.309    41.309 r  
    M9                                                0.000    41.309 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.309    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    42.774 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.007    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    37.211 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    38.872    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    38.968 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.553    40.521    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X18Y17         FDRE                                         r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y17         FDRE (Prop_fdre_C_Q)         0.518    41.039 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=17, routed)          1.396    42.435    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/pwropt_1
    SLICE_X8Y2           LUT4 (Prop_lut4_I2_O)        0.124    42.559 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_73/O
                         net (fo=1, routed)           0.626    43.186    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_37
    RAMB36_X0Y0          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     41.310    41.310 r  
    M9                                                0.000    41.310 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.310    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.705 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.867    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.804 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.386    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.477 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.479    39.955    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.501    40.456    
                         clock uncertainty           -0.326    40.130    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    39.770    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.770    
                         arrival time                         -43.186    
  -------------------------------------------------------------------
                         slack                                 -3.416    

Slack (VIOLATED) :        -3.262ns  (required time - arrival time)
  Source:                 dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out4_clk_wiz_0 rise@41.310ns - clk_out4_clk_wiz_0_1 rise@41.309ns)
  Data Path Delay:        2.507ns  (logic 0.580ns (23.136%)  route 1.927ns (76.864%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 39.953 - 41.310 ) 
    Source Clock Delay      (SCD):    -0.786ns = ( 40.523 - 41.309 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                     41.309    41.309 r  
    M9                                                0.000    41.309 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.309    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    42.774 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.007    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    37.211 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    38.872    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    38.968 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.555    40.523    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X20Y17         FDRE                                         r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y17         FDRE (Prop_fdre_C_Q)         0.456    40.979 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=17, routed)          1.301    42.280    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/pwropt
    SLICE_X8Y7           LUT4 (Prop_lut4_I3_O)        0.124    42.404 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_65/O
                         net (fo=1, routed)           0.626    43.030    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_33
    RAMB36_X0Y1          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     41.310    41.310 r  
    M9                                                0.000    41.310 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.310    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.705 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.867    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.804 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.386    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.477 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.477    39.953    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.501    40.454    
                         clock uncertainty           -0.326    40.128    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    39.768    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.768    
                         arrival time                         -43.030    
  -------------------------------------------------------------------
                         slack                                 -3.262    

Slack (VIOLATED) :        -3.248ns  (required time - arrival time)
  Source:                 dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out4_clk_wiz_0 rise@41.310ns - clk_out4_clk_wiz_0_1 rise@41.309ns)
  Data Path Delay:        2.489ns  (logic 0.580ns (23.300%)  route 1.909ns (76.700%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 39.949 - 41.310 ) 
    Source Clock Delay      (SCD):    -0.786ns = ( 40.523 - 41.309 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                     41.309    41.309 r  
    M9                                                0.000    41.309 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.309    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    42.774 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.007    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    37.211 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    38.872    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    38.968 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.555    40.523    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X21Y17         FDRE                                         r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y17         FDRE (Prop_fdre_C_Q)         0.456    40.979 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=17, routed)          1.143    42.122    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/pwropt_4
    SLICE_X8Y17          LUT4 (Prop_lut4_I3_O)        0.124    42.246 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_147/O
                         net (fo=1, routed)           0.766    43.012    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_74
    RAMB36_X0Y3          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     41.310    41.310 r  
    M9                                                0.000    41.310 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.310    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.705 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.867    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.804 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.386    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.477 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.473    39.949    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.501    40.450    
                         clock uncertainty           -0.326    40.124    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    39.764    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.764    
                         arrival time                         -43.012    
  -------------------------------------------------------------------
                         slack                                 -3.248    

Slack (VIOLATED) :        -3.240ns  (required time - arrival time)
  Source:                 dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out4_clk_wiz_0 rise@41.310ns - clk_out4_clk_wiz_0_1 rise@41.309ns)
  Data Path Delay:        2.472ns  (logic 0.642ns (25.967%)  route 1.830ns (74.033%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 39.938 - 41.310 ) 
    Source Clock Delay      (SCD):    -0.788ns = ( 40.521 - 41.309 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                     41.309    41.309 r  
    M9                                                0.000    41.309 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.309    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    42.774 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.007    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    37.211 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    38.872    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    38.968 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.553    40.521    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X18Y17         FDRE                                         r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y17         FDRE (Prop_fdre_C_Q)         0.518    41.039 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=17, routed)          1.205    42.244    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/pwropt_1
    SLICE_X9Y22          LUT4 (Prop_lut4_I2_O)        0.124    42.368 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_81/O
                         net (fo=1, routed)           0.625    42.993    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_41
    RAMB36_X0Y4          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     41.310    41.310 r  
    M9                                                0.000    41.310 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.310    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.705 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.867    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.804 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.386    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.477 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.462    39.938    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.501    40.439    
                         clock uncertainty           -0.326    40.113    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    39.753    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.753    
                         arrival time                         -42.993    
  -------------------------------------------------------------------
                         slack                                 -3.240    

Slack (VIOLATED) :        -3.237ns  (required time - arrival time)
  Source:                 dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out4_clk_wiz_0 rise@41.310ns - clk_out4_clk_wiz_0_1 rise@41.309ns)
  Data Path Delay:        2.485ns  (logic 0.580ns (23.341%)  route 1.905ns (76.659%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 39.956 - 41.310 ) 
    Source Clock Delay      (SCD):    -0.786ns = ( 40.523 - 41.309 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                     41.309    41.309 r  
    M9                                                0.000    41.309 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.309    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    42.774 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.007    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    37.211 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    38.872    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    38.968 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.555    40.523    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X21Y17         FDRE                                         r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y17         FDRE (Prop_fdre_C_Q)         0.456    40.979 f  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=17, routed)          1.408    42.387    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/pwropt_4
    SLICE_X9Y2           LUT4 (Prop_lut4_I3_O)        0.124    42.511 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_137/O
                         net (fo=1, routed)           0.497    43.008    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_69
    RAMB36_X0Y0          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     41.310    41.310 r  
    M9                                                0.000    41.310 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.310    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.705 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.867    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.804 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.386    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.477 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.480    39.956    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.501    40.457    
                         clock uncertainty           -0.326    40.131    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    39.771    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.771    
                         arrival time                         -43.008    
  -------------------------------------------------------------------
                         slack                                 -3.237    

Slack (VIOLATED) :        -3.226ns  (required time - arrival time)
  Source:                 dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out4_clk_wiz_0 rise@41.310ns - clk_out4_clk_wiz_0_1 rise@41.309ns)
  Data Path Delay:        2.470ns  (logic 0.580ns (23.484%)  route 1.890ns (76.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 39.950 - 41.310 ) 
    Source Clock Delay      (SCD):    -0.795ns = ( 40.514 - 41.309 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                     41.309    41.309 r  
    M9                                                0.000    41.309 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.309    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    42.774 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.007    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    37.211 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    38.872    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    38.968 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.546    40.514    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X11Y62         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.456    40.970 f  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_replica_4/Q
                         net (fo=5, routed)           0.683    41.652    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]_repN_4_alias
    SLICE_X9Y61          LUT4 (Prop_lut4_I2_O)        0.124    41.776 r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_95/O
                         net (fo=1, routed)           1.207    42.984    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_48
    RAMB36_X0Y7          RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     41.310    41.310 r  
    M9                                                0.000    41.310 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.310    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.705 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.867    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.804 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.386    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.477 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.474    39.950    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.493    40.443    
                         clock uncertainty           -0.326    40.117    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    39.757    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.757    
                         arrival time                         -42.984    
  -------------------------------------------------------------------
                         slack                                 -3.226    

Slack (VIOLATED) :        -3.215ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/phase1_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.002ns  (clk_out4_clk_wiz_0 fall@61.966ns - clk_out4_clk_wiz_0_1 fall@61.963ns)
  Data Path Delay:        2.652ns  (logic 1.695ns (63.906%)  route 0.957ns (36.094%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 60.575 - 61.966 ) 
    Source Clock Delay      (SCD):    -0.781ns = ( 61.183 - 61.963 ) 
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     61.963    61.963 f  
    M9                                                0.000    61.963 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    61.963    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    63.428 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    64.662    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    57.866 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    59.526    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    59.622 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.560    61.183    dac_channel1/clk
    SLICE_X17Y40         FDRE                                         r  dac_channel1/phase1_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.459    61.642 r  dac_channel1/phase1_reg[1]/Q
                         net (fo=89, routed)          0.761    62.403    dac_channel1/addrb[1]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    63.077 r  dac_channel1/phase1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    63.077    dac_channel1/phase1_reg[0]_i_1_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.191 r  dac_channel1/phase1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    63.191    dac_channel1/phase1_reg[4]_i_1_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.305 r  dac_channel1/phase1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    63.305    dac_channel1/phase1_reg[8]_i_1_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    63.639 r  dac_channel1/phase1_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.196    63.835    dac_channel1/phase1_reg[12]_i_1_n_6
    SLICE_X16Y43         FDRE                                         r  dac_channel1/phase1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     61.966    61.966 f  
    M9                                                0.000    61.966 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    61.966    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    63.360 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    64.522    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    57.460 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    59.041    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    59.132 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.443    60.575    dac_channel1/clk
    SLICE_X16Y43         FDRE                                         r  dac_channel1/phase1_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.587    61.162    
                         clock uncertainty           -0.326    60.836    
    SLICE_X16Y43         FDRE (Setup_fdre_C_D)       -0.216    60.620    dac_channel1/phase1_reg[13]
  -------------------------------------------------------------------
                         required time                         60.620    
                         arrival time                         -63.835    
  -------------------------------------------------------------------
                         slack                                 -3.215    

Slack (VIOLATED) :        -3.194ns  (required time - arrival time)
  Source:                 dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out4_clk_wiz_0 rise@41.310ns - clk_out4_clk_wiz_0_1 rise@41.309ns)
  Data Path Delay:        2.435ns  (logic 0.580ns (23.819%)  route 1.855ns (76.181%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 39.944 - 41.310 ) 
    Source Clock Delay      (SCD):    -0.791ns = ( 40.518 - 41.309 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                     41.309    41.309 r  
    M9                                                0.000    41.309 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.309    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    42.774 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.007    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    37.211 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    38.872    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    38.968 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.550    40.518    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X17Y19         FDRE                                         r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDRE (Prop_fdre_C_Q)         0.456    40.974 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=17, routed)          1.212    42.186    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/pwropt_5
    SLICE_X8Y22          LUT4 (Prop_lut4_I2_O)        0.124    42.310 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_145/O
                         net (fo=1, routed)           0.643    42.953    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_73
    RAMB36_X0Y4          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     41.310    41.310 r  
    M9                                                0.000    41.310 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.310    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.705 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.867    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.804 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.386    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.477 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.468    39.944    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.501    40.445    
                         clock uncertainty           -0.326    40.119    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    39.759    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.759    
                         arrival time                         -42.953    
  -------------------------------------------------------------------
                         slack                                 -3.194    

Slack (VIOLATED) :        -3.177ns  (required time - arrival time)
  Source:                 dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out4_clk_wiz_0 rise@41.310ns - clk_out4_clk_wiz_0_1 rise@41.309ns)
  Data Path Delay:        2.419ns  (logic 0.580ns (23.975%)  route 1.839ns (76.025%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.360ns = ( 39.950 - 41.310 ) 
    Source Clock Delay      (SCD):    -0.786ns = ( 40.523 - 41.309 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                     41.309    41.309 r  
    M9                                                0.000    41.309 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.309    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    42.774 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.007    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    37.211 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    38.872    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    38.968 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.555    40.523    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X20Y17         FDRE                                         r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y17         FDRE (Prop_fdre_C_Q)         0.456    40.979 f  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=17, routed)          1.047    42.027    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/pwropt
    SLICE_X14Y12         LUT4 (Prop_lut4_I3_O)        0.124    42.151 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_67/O
                         net (fo=1, routed)           0.792    42.942    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_34
    RAMB36_X0Y2          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     41.310    41.310 r  
    M9                                                0.000    41.310 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.310    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.705 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.867    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.804 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.386    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.477 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.474    39.950    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.501    40.451    
                         clock uncertainty           -0.326    40.125    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    39.765    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.765    
                         arrival time                         -42.942    
  -------------------------------------------------------------------
                         slack                                 -3.177    

Slack (VIOLATED) :        -3.158ns  (required time - arrival time)
  Source:                 dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.001ns  (clk_out4_clk_wiz_0 rise@41.310ns - clk_out4_clk_wiz_0_1 rise@41.309ns)
  Data Path Delay:        2.402ns  (logic 0.580ns (24.146%)  route 1.822ns (75.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 39.956 - 41.310 ) 
    Source Clock Delay      (SCD):    -0.790ns = ( 40.519 - 41.309 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                     41.309    41.309 r  
    M9                                                0.000    41.309 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.309    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    42.774 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.007    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796    37.211 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660    38.872    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    38.968 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.551    40.519    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X11Y52         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDRE (Prop_fdre_C_Q)         0.456    40.975 f  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_replica_2/Q
                         net (fo=10, routed)          1.143    42.118    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/sel_pipe[1]_repN_2_alias
    SLICE_X8Y47          LUT4 (Prop_lut4_I2_O)        0.124    42.242 r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_25/O
                         net (fo=1, routed)           0.679    42.921    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_13
    RAMB36_X0Y9          RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     41.310    41.310 r  
    M9                                                0.000    41.310 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    41.310    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.705 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.867    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062    36.804 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    38.386    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    38.477 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.480    39.956    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.493    40.449    
                         clock uncertainty           -0.326    40.123    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    39.763    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.763    
                         arrival time                         -42.921    
  -------------------------------------------------------------------
                         slack                                 -3.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dac_channel1/phase1_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/phase1_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.001ns  (clk_out4_clk_wiz_0 fall@20.655ns - clk_out4_clk_wiz_0_1 fall@20.654ns)
  Data Path Delay:        0.521ns  (logic 0.256ns (49.124%)  route 0.265ns (50.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 19.892 - 20.655 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 20.124 - 20.654 ) 
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233    20.888 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    21.328    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    19.053 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    19.539    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    19.565 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.559    20.124    dac_channel1/clk
    SLICE_X17Y40         FDRE                                         r  dac_channel1/phase1_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.146    20.270 r  dac_channel1/phase1_reg[1]/Q
                         net (fo=89, routed)          0.265    20.535    dac_channel1/addrb[1]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    20.645 r  dac_channel1/phase1_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.645    dac_channel1/phase1_reg[0]_i_1_n_6
    SLICE_X17Y40         FDRE                                         r  dac_channel1/phase1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421    21.076 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.556    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    18.504 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    19.033    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.062 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.830    19.892    dac_channel1/clk
    SLICE_X17Y40         FDRE                                         r  dac_channel1/phase1_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.232    20.124    
                         clock uncertainty            0.326    20.450    
    SLICE_X17Y40         FDRE (Hold_fdre_C_D)         0.112    20.562    dac_channel1/phase1_reg[1]
  -------------------------------------------------------------------
                         required time                        -20.562    
                         arrival time                          20.645    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.186ns (23.578%)  route 0.603ns (76.422%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.601 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.115    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.561    -0.529    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X11Y54         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_replica_2/Q
                         net (fo=1, routed)           0.212    -0.175    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/sel_pipe[2]_repN_2_alias
    SLICE_X11Y54         LUT4 (Prop_lut4_I1_O)        0.045    -0.130 r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_31/O
                         net (fo=1, routed)           0.391     0.260    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_16
    RAMB36_X0Y7          RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.151 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.622    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.872    -0.721    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.503    -0.217    
                         clock uncertainty            0.326     0.109    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069     0.178    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.178    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dac_channel1/phase1_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/phase1_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.001ns  (clk_out4_clk_wiz_0 fall@20.655ns - clk_out4_clk_wiz_0_1 fall@20.654ns)
  Data Path Delay:        0.522ns  (logic 0.256ns (49.046%)  route 0.266ns (50.954%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 19.892 - 20.655 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 20.124 - 20.654 ) 
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233    20.888 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    21.328    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    19.053 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    19.539    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    19.565 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.559    20.124    dac_channel1/clk
    SLICE_X17Y41         FDRE                                         r  dac_channel1/phase1_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.146    20.270 r  dac_channel1/phase1_reg[5]/Q
                         net (fo=89, routed)          0.266    20.536    dac_channel1/addrb[5]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    20.646 r  dac_channel1/phase1_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.646    dac_channel1/phase1_reg[4]_i_1_n_6
    SLICE_X17Y41         FDRE                                         r  dac_channel1/phase1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421    21.076 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.556    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    18.504 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    19.033    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.062 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.830    19.892    dac_channel1/clk
    SLICE_X17Y41         FDRE                                         r  dac_channel1/phase1_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.232    20.124    
                         clock uncertainty            0.326    20.450    
    SLICE_X17Y41         FDRE (Hold_fdre_C_D)         0.112    20.562    dac_channel1/phase1_reg[5]
  -------------------------------------------------------------------
                         required time                        -20.562    
                         arrival time                          20.646    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 dac_channel1/phase1_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/phase1_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.001ns  (clk_out4_clk_wiz_0 fall@20.655ns - clk_out4_clk_wiz_0_1 fall@20.654ns)
  Data Path Delay:        0.526ns  (logic 0.257ns (48.870%)  route 0.269ns (51.131%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 19.892 - 20.655 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 20.124 - 20.654 ) 
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233    20.888 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    21.328    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    19.053 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    19.539    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    19.565 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.559    20.124    dac_channel1/clk
    SLICE_X17Y40         FDRE                                         r  dac_channel1/phase1_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.146    20.270 r  dac_channel1/phase1_reg[2]/Q
                         net (fo=89, routed)          0.269    20.539    dac_channel1/addrb[2]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    20.650 r  dac_channel1/phase1_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.650    dac_channel1/phase1_reg[0]_i_1_n_5
    SLICE_X17Y40         FDRE                                         r  dac_channel1/phase1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421    21.076 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.556    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    18.504 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    19.033    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.062 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.830    19.892    dac_channel1/clk
    SLICE_X17Y40         FDRE                                         r  dac_channel1/phase1_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.232    20.124    
                         clock uncertainty            0.326    20.450    
    SLICE_X17Y40         FDRE (Hold_fdre_C_D)         0.112    20.562    dac_channel1/phase1_reg[2]
  -------------------------------------------------------------------
                         required time                        -20.562    
                         arrival time                          20.650    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.778%)  route 0.349ns (71.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.601 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.115    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.558    -0.532    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X11Y62         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_replica_4/Q
                         net (fo=5, routed)           0.349    -0.042    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]_repN_4
    SLICE_X10Y61         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.151 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.622    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.827    -0.765    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X10Y61         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.251    -0.515    
                         clock uncertainty            0.326    -0.189    
    SLICE_X10Y61         FDRE (Hold_fdre_C_D)         0.059    -0.130    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.145%)  route 0.360ns (71.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.601 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.115    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.558    -0.532    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X11Y62         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_replica_4/Q
                         net (fo=5, routed)           0.360    -0.031    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]_repN_4
    SLICE_X11Y61         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.151 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.622    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.827    -0.765    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X11Y61         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.251    -0.515    
                         clock uncertainty            0.326    -0.189    
    SLICE_X11Y61         FDRE (Hold_fdre_C_D)         0.070    -0.119    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.286%)  route 0.357ns (71.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.601 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.115    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.558    -0.532    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X11Y62         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_replica_4/Q
                         net (fo=5, routed)           0.357    -0.033    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]_repN_4
    SLICE_X11Y61         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.151 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.622    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.827    -0.765    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X11Y61         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.251    -0.515    
                         clock uncertainty            0.326    -0.189    
    SLICE_X11Y61         FDRE (Hold_fdre_C_D)         0.066    -0.123    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dac_channel1/phase1_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/phase1_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.001ns  (clk_out4_clk_wiz_0 fall@20.655ns - clk_out4_clk_wiz_0_1 fall@20.654ns)
  Data Path Delay:        0.552ns  (logic 0.400ns (72.483%)  route 0.152ns (27.517%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 19.892 - 20.655 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 20.124 - 20.654 ) 
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233    20.888 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    21.328    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    19.053 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    19.539    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    19.565 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.559    20.124    dac_channel1/clk
    SLICE_X17Y40         FDRE                                         r  dac_channel1/phase1_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.133    20.257 r  dac_channel1/phase1_reg[7]/Q
                         net (fo=89, routed)          0.152    20.409    dac_channel1/addrb[7]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.213    20.622 r  dac_channel1/phase1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.622    dac_channel1/phase1_reg[4]_i_1_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    20.676 r  dac_channel1/phase1_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    20.676    dac_channel1/phase1_reg[8]_i_1_n_7
    SLICE_X17Y42         FDRE                                         r  dac_channel1/phase1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421    21.076 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.556    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    18.504 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    19.033    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.062 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.830    19.892    dac_channel1/clk
    SLICE_X17Y42         FDRE                                         r  dac_channel1/phase1_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.248    20.140    
                         clock uncertainty            0.326    20.466    
    SLICE_X17Y42         FDRE (Hold_fdre_C_D)         0.112    20.578    dac_channel1/phase1_reg[8]
  -------------------------------------------------------------------
                         required time                        -20.578    
                         arrival time                          20.676    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.166%)  route 0.360ns (71.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.601 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.115    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.558    -0.532    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X20Y15         FDRE                                         r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=8, routed)           0.360    -0.031    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X20Y18         FDRE                                         r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.151 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.622    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.823    -0.770    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X20Y18         FDRE                                         r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.249    -0.521    
                         clock uncertainty            0.326    -0.195    
    SLICE_X20Y18         FDRE (Hold_fdre_C_D)         0.066    -0.129    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dac_channel1/phase1_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Destination:            dac_channel1/phase1_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.001ns  (clk_out4_clk_wiz_0 fall@20.655ns - clk_out4_clk_wiz_0_1 fall@20.654ns)
  Data Path Delay:        0.537ns  (logic 0.257ns (47.847%)  route 0.280ns (52.153%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 19.892 - 20.655 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 20.124 - 20.654 ) 
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233    20.888 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    21.328    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    19.053 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    19.539    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    19.565 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.559    20.124    dac_channel1/clk
    SLICE_X17Y41         FDRE                                         r  dac_channel1/phase1_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.146    20.270 r  dac_channel1/phase1_reg[6]/Q
                         net (fo=89, routed)          0.280    20.550    dac_channel1/addrb[6]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    20.661 r  dac_channel1/phase1_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.661    dac_channel1/phase1_reg[4]_i_1_n_5
    SLICE_X17Y41         FDRE                                         r  dac_channel1/phase1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421    21.076 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.556    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    18.504 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    19.033    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.062 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.830    19.892    dac_channel1/clk
    SLICE_X17Y41         FDRE                                         r  dac_channel1/phase1_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.232    20.124    
                         clock uncertainty            0.326    20.450    
    SLICE_X17Y41         FDRE (Hold_fdre_C_D)         0.112    20.562    dac_channel1/phase1_reg[6]
  -------------------------------------------------------------------
                         required time                        -20.562    
                         arrival time                          20.661    
  -------------------------------------------------------------------
                         slack                                  0.099    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       10.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.339ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.170ns  (clk_out4_clk_wiz_0_1 rise@41267.578ns - clk_out4_clk_wiz_0 fall@41248.410ns)
  Data Path Delay:        7.860ns  (logic 0.611ns (7.774%)  route 7.249ns (92.226%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 41266.227 - 41267.578 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 41247.633 - 41248.410 ) 
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                  41248.410 41248.410 f  
    M9                                                0.000 41248.410 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 41248.410    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465 41249.875 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 41251.109    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796 41244.312 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660 41245.973    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 41246.070 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.562 41247.633    dac_channel1/clk
    SLICE_X17Y43         FDRE                                         r  dac_channel1/phase1_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.459 41248.094 f  dac_channel1/phase1_reg[14]/Q
                         net (fo=113, routed)         6.418 41254.512    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[14]
    SLICE_X24Y21         LUT4 (Prop_lut4_I0_O)        0.152 41254.664 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=1, routed)           0.831 41255.496    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/enb_array[9]
    RAMB36_X1Y2          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                  41267.578 41267.578 r  
    M9                                                0.000 41267.578 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 41267.578    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 41268.973 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 41270.133    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062 41263.070 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581 41264.652    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 41264.742 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.482 41266.223    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.573 41266.797    
                         clock uncertainty           -0.326 41266.473    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645 41265.828    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                      41265.828    
                         arrival time                       -41255.492    
  -------------------------------------------------------------------
                         slack                                 10.339    

Slack (MET) :             10.466ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.170ns  (clk_out4_clk_wiz_0_1 rise@41267.578ns - clk_out4_clk_wiz_0 fall@41248.410ns)
  Data Path Delay:        7.722ns  (logic 0.578ns (7.485%)  route 7.144ns (92.515%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 41266.223 - 41267.578 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 41247.633 - 41248.410 ) 
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                  41248.410 41248.410 f  
    M9                                                0.000 41248.410 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 41248.410    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465 41249.875 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 41251.109    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796 41244.312 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660 41245.973    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 41246.070 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.562 41247.633    dac_channel1/clk
    SLICE_X17Y43         FDRE                                         r  dac_channel1/phase1_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.459 41248.094 f  dac_channel1/phase1_reg[14]/Q
                         net (fo=113, routed)         6.513 41254.605    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.119 41254.723 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__6/O
                         net (fo=1, routed)           0.631 41255.355    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y6          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                  41267.578 41267.578 r  
    M9                                                0.000 41267.578 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 41267.578    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 41268.973 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 41270.133    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062 41263.070 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581 41264.652    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 41264.742 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.478 41266.219    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.573 41266.793    
                         clock uncertainty           -0.326 41266.469    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.651 41265.816    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                      41265.820    
                         arrival time                       -41255.352    
  -------------------------------------------------------------------
                         slack                                 10.466    

Slack (MET) :             10.663ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.170ns  (clk_out4_clk_wiz_0_1 rise@41267.578ns - clk_out4_clk_wiz_0 fall@41248.410ns)
  Data Path Delay:        7.728ns  (logic 0.583ns (7.544%)  route 7.145ns (92.456%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns = ( 41266.219 - 41267.578 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 41247.633 - 41248.410 ) 
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                  41248.410 41248.410 f  
    M9                                                0.000 41248.410 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 41248.410    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465 41249.875 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 41251.109    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796 41244.312 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660 41245.973    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 41246.070 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.562 41247.633    dac_channel1/clk
    SLICE_X17Y43         FDRE                                         r  dac_channel1/phase1_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.459 41248.094 f  dac_channel1/phase1_reg[14]/Q
                         net (fo=113, routed)         6.513 41254.605    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X24Y30         LUT4 (Prop_lut4_I0_O)        0.124 41254.730 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__4/O
                         net (fo=1, routed)           0.632 41255.363    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y5          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                  41267.578 41267.578 r  
    M9                                                0.000 41267.578 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 41267.578    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 41268.973 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 41270.133    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062 41263.070 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581 41264.652    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 41264.742 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.473 41266.215    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.573 41266.789    
                         clock uncertainty           -0.326 41266.465    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443 41266.023    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                      41266.023    
                         arrival time                       -41255.359    
  -------------------------------------------------------------------
                         slack                                 10.663    

Slack (MET) :             10.763ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.170ns  (clk_out4_clk_wiz_0_1 rise@41267.578ns - clk_out4_clk_wiz_0 fall@41248.410ns)
  Data Path Delay:        7.442ns  (logic 0.459ns (6.167%)  route 6.983ns (93.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 41266.223 - 41267.578 ) 
    Source Clock Delay      (SCD):    -0.781ns = ( 41247.629 - 41248.410 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                  41248.410 41248.410 f  
    M9                                                0.000 41248.410 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 41248.410    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465 41249.875 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 41251.109    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796 41244.312 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660 41245.973    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 41246.070 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.560 41247.629    dac_channel1/clk
    SLICE_X17Y40         FDRE                                         r  dac_channel1/phase1_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.459 41248.090 r  dac_channel1/phase1_reg[2]/Q
                         net (fo=89, routed)          6.983 41255.074    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[2]
    RAMB36_X0Y0          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                  41267.578 41267.578 r  
    M9                                                0.000 41267.578 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 41267.578    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 41268.973 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 41270.133    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062 41263.070 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581 41264.652    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 41264.742 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.480 41266.223    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.501 41266.723    
                         clock uncertainty           -0.326 41266.398    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566 41265.832    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                      41265.832    
                         arrival time                       -41255.074    
  -------------------------------------------------------------------
                         slack                                 10.763    

Slack (MET) :             10.819ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.170ns  (clk_out4_clk_wiz_0_1 rise@41267.578ns - clk_out4_clk_wiz_0 fall@41248.410ns)
  Data Path Delay:        7.566ns  (logic 0.583ns (7.705%)  route 6.983ns (92.295%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 41266.211 - 41267.578 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 41247.633 - 41248.410 ) 
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                  41248.410 41248.410 f  
    M9                                                0.000 41248.410 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 41248.410    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465 41249.875 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 41251.109    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796 41244.312 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660 41245.973    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 41246.070 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.562 41247.633    dac_channel1/clk
    SLICE_X17Y43         FDRE                                         r  dac_channel1/phase1_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.459 41248.094 f  dac_channel1/phase1_reg[14]/Q
                         net (fo=113, routed)         6.418 41254.512    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[2]
    SLICE_X24Y21         LUT4 (Prop_lut4_I0_O)        0.124 41254.637 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__4/O
                         net (fo=1, routed)           0.566 41255.203    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X1Y5          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                  41267.578 41267.578 r  
    M9                                                0.000 41267.578 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 41267.578    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 41268.973 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 41270.133    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062 41263.070 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581 41264.652    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 41264.742 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.467 41266.207    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.573 41266.781    
                         clock uncertainty           -0.326 41266.457    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443 41266.016    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                      41266.016    
                         arrival time                       -41255.195    
  -------------------------------------------------------------------
                         slack                                 10.819    

Slack (MET) :             10.843ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.170ns  (clk_out4_clk_wiz_0_1 rise@41267.578ns - clk_out4_clk_wiz_0 fall@41248.410ns)
  Data Path Delay:        7.342ns  (logic 0.577ns (7.859%)  route 6.765ns (92.141%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 41266.215 - 41267.578 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 41247.633 - 41248.410 ) 
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                  41248.410 41248.410 f  
    M9                                                0.000 41248.410 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 41248.410    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465 41249.875 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 41251.109    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796 41244.312 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660 41245.973    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 41246.070 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.562 41247.633    dac_channel1/clk
    SLICE_X17Y43         FDRE                                         r  dac_channel1/phase1_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.459 41248.094 f  dac_channel1/phase1_reg[14]/Q
                         net (fo=113, routed)         6.019 41254.113    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[14]
    SLICE_X24Y22         LUT4 (Prop_lut4_I0_O)        0.118 41254.230 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.746 41254.977    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ena_array[3]
    RAMB36_X2Y4          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                  41267.578 41267.578 r  
    M9                                                0.000 41267.578 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 41267.578    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 41268.973 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 41270.133    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062 41263.070 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581 41264.652    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 41264.742 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.469 41266.211    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.573 41266.785    
                         clock uncertainty           -0.326 41266.461    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645 41265.816    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                      41265.816    
                         arrival time                       -41254.973    
  -------------------------------------------------------------------
                         slack                                 10.843    

Slack (MET) :             10.937ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.170ns  (clk_out4_clk_wiz_0_1 rise@41267.578ns - clk_out4_clk_wiz_0 fall@41248.410ns)
  Data Path Delay:        7.252ns  (logic 0.607ns (8.370%)  route 6.645ns (91.630%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 41266.219 - 41267.578 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 41247.633 - 41248.410 ) 
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                  41248.410 41248.410 f  
    M9                                                0.000 41248.410 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 41248.410    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465 41249.875 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 41251.109    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796 41244.312 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660 41245.973    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 41246.070 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.562 41247.633    dac_channel1/clk
    SLICE_X17Y43         FDRE                                         r  dac_channel1/phase1_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.459 41248.094 f  dac_channel1/phase1_reg[14]/Q
                         net (fo=113, routed)         6.104 41254.199    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[14]
    SLICE_X26Y22         LUT4 (Prop_lut4_I0_O)        0.148 41254.348 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=1, routed)           0.541 41254.891    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/enb_array[3]
    RAMB36_X2Y4          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                  41267.578 41267.578 r  
    M9                                                0.000 41267.578 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 41267.578    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 41268.973 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 41270.133    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062 41263.070 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581 41264.652    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 41264.742 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.475 41266.219    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.573 41266.793    
                         clock uncertainty           -0.326 41266.469    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647 41265.820    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                      41265.820    
                         arrival time                       -41254.883    
  -------------------------------------------------------------------
                         slack                                 10.937    

Slack (MET) :             11.071ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.170ns  (clk_out4_clk_wiz_0_1 rise@41267.578ns - clk_out4_clk_wiz_0 fall@41248.410ns)
  Data Path Delay:        7.129ns  (logic 0.609ns (8.542%)  route 6.520ns (91.458%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 41266.227 - 41267.578 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 41247.633 - 41248.410 ) 
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                  41248.410 41248.410 f  
    M9                                                0.000 41248.410 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 41248.410    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465 41249.875 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 41251.109    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796 41244.312 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660 41245.973    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 41246.070 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.562 41247.633    dac_channel1/clk
    SLICE_X17Y43         FDRE                                         r  dac_channel1/phase1_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.459 41248.094 f  dac_channel1/phase1_reg[14]/Q
                         net (fo=113, routed)         5.782 41253.875    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[2]
    SLICE_X33Y16         LUT4 (Prop_lut4_I0_O)        0.150 41254.023 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__5/O
                         net (fo=1, routed)           0.738 41254.762    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X2Y2          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                  41267.578 41267.578 r  
    M9                                                0.000 41267.578 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 41267.578    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 41268.973 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 41270.133    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062 41263.070 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581 41264.652    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 41264.742 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.484 41266.227    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.573 41266.801    
                         clock uncertainty           -0.326 41266.477    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645 41265.832    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                      41265.828    
                         arrival time                       -41254.758    
  -------------------------------------------------------------------
                         slack                                 11.071    

Slack (MET) :             11.100ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.170ns  (clk_out4_clk_wiz_0_1 rise@41267.578ns - clk_out4_clk_wiz_0 fall@41248.410ns)
  Data Path Delay:        7.104ns  (logic 0.459ns (6.461%)  route 6.645ns (93.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 41266.223 - 41267.578 ) 
    Source Clock Delay      (SCD):    -0.781ns = ( 41247.629 - 41248.410 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                  41248.410 41248.410 f  
    M9                                                0.000 41248.410 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 41248.410    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465 41249.875 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 41251.109    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796 41244.312 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660 41245.973    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 41246.070 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.560 41247.629    dac_channel1/clk
    SLICE_X17Y40         FDRE                                         r  dac_channel1/phase1_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.459 41248.090 r  dac_channel1/phase1_reg[2]/Q
                         net (fo=89, routed)          6.645 41254.734    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addrb[2]
    RAMB36_X0Y1          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                  41267.578 41267.578 r  
    M9                                                0.000 41267.578 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 41267.578    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 41268.973 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 41270.133    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062 41263.070 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581 41264.652    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 41264.742 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.479 41266.223    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.501 41266.723    
                         clock uncertainty           -0.326 41266.398    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566 41265.832    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                      41265.832    
                         arrival time                       -41254.734    
  -------------------------------------------------------------------
                         slack                                 11.100    

Slack (MET) :             11.215ns  (required time - arrival time)
  Source:                 dac_channel1/phase1_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.170ns  (clk_out4_clk_wiz_0_1 rise@41267.578ns - clk_out4_clk_wiz_0 fall@41248.410ns)
  Data Path Delay:        6.970ns  (logic 0.459ns (6.585%)  route 6.511ns (93.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 41266.215 - 41267.578 ) 
    Source Clock Delay      (SCD):    -0.779ns = ( 41247.633 - 41248.410 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                  41248.410 41248.410 f  
    M9                                                0.000 41248.410 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 41248.410    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465 41249.875 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 41251.109    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.796 41244.312 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.660 41245.973    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 41246.070 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.562 41247.633    dac_channel1/clk
    SLICE_X17Y43         FDRE                                         r  dac_channel1/phase1_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y43         FDRE (Prop_fdre_C_Q)         0.459 41248.094 r  dac_channel1/phase1_reg[12]/Q
                         net (fo=105, routed)         6.511 41254.605    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addrb[12]
    RAMB36_X1Y19         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                  41267.578 41267.578 r  
    M9                                                0.000 41267.578 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 41267.578    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395 41268.973 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 41270.133    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.062 41263.070 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581 41264.652    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 41264.742 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         1.469 41266.211    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clkb
    RAMB36_X1Y19         RAMB36E1                                     r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.493 41266.703    
                         clock uncertainty           -0.326 41266.379    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566 41265.812    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                      41265.816    
                         arrival time                       -41254.602    
  -------------------------------------------------------------------
                         slack                                 11.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.186ns (23.578%)  route 0.603ns (76.422%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.601 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.115    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.561    -0.529    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X11Y54         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_replica_2/Q
                         net (fo=1, routed)           0.212    -0.175    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/sel_pipe[2]_repN_2_alias
    SLICE_X11Y54         LUT4 (Prop_lut4_I1_O)        0.045    -0.130 r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_31/O
                         net (fo=1, routed)           0.391     0.260    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_16
    RAMB36_X0Y7          RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.151 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.622    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.872    -0.721    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.503    -0.217    
                         clock uncertainty            0.326     0.109    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069     0.178    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.178    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dac_channel1/phase1_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/phase1_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.001ns  (clk_out4_clk_wiz_0_1 fall@20.654ns - clk_out4_clk_wiz_0 fall@20.655ns)
  Data Path Delay:        0.521ns  (logic 0.256ns (49.124%)  route 0.265ns (50.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 19.891 - 20.654 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 20.124 - 20.655 ) 
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233    20.888 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    21.328    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    19.054 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    19.540    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    19.566 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.559    20.124    dac_channel1/clk
    SLICE_X17Y40         FDRE                                         r  dac_channel1/phase1_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.146    20.270 r  dac_channel1/phase1_reg[1]/Q
                         net (fo=89, routed)          0.265    20.536    dac_channel1/addrb[1]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    20.646 r  dac_channel1/phase1_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.646    dac_channel1/phase1_reg[0]_i_1_n_6
    SLICE_X17Y40         FDRE                                         r  dac_channel1/phase1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421    21.075 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.555    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    18.503 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    19.033    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.062 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.830    19.891    dac_channel1/clk
    SLICE_X17Y40         FDRE                                         r  dac_channel1/phase1_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.232    20.124    
                         clock uncertainty            0.326    20.450    
    SLICE_X17Y40         FDRE (Hold_fdre_C_D)         0.112    20.562    dac_channel1/phase1_reg[1]
  -------------------------------------------------------------------
                         required time                        -20.562    
                         arrival time                          20.646    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 dac_channel1/phase1_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/phase1_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.001ns  (clk_out4_clk_wiz_0_1 fall@20.654ns - clk_out4_clk_wiz_0 fall@20.655ns)
  Data Path Delay:        0.522ns  (logic 0.256ns (49.046%)  route 0.266ns (50.954%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 19.891 - 20.654 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 20.124 - 20.655 ) 
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233    20.888 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    21.328    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    19.054 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    19.540    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    19.566 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.559    20.124    dac_channel1/clk
    SLICE_X17Y41         FDRE                                         r  dac_channel1/phase1_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.146    20.270 r  dac_channel1/phase1_reg[5]/Q
                         net (fo=89, routed)          0.266    20.536    dac_channel1/addrb[5]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    20.646 r  dac_channel1/phase1_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.646    dac_channel1/phase1_reg[4]_i_1_n_6
    SLICE_X17Y41         FDRE                                         r  dac_channel1/phase1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421    21.075 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.555    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    18.503 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    19.033    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.062 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.830    19.891    dac_channel1/clk
    SLICE_X17Y41         FDRE                                         r  dac_channel1/phase1_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.232    20.124    
                         clock uncertainty            0.326    20.450    
    SLICE_X17Y41         FDRE (Hold_fdre_C_D)         0.112    20.562    dac_channel1/phase1_reg[5]
  -------------------------------------------------------------------
                         required time                        -20.562    
                         arrival time                          20.646    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.778%)  route 0.349ns (71.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.601 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.115    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.558    -0.532    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X11Y62         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]_replica_4/Q
                         net (fo=5, routed)           0.349    -0.042    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]_repN_4
    SLICE_X10Y61         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.151 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.622    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.827    -0.765    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X10Y61         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.251    -0.515    
                         clock uncertainty            0.326    -0.189    
    SLICE_X10Y61         FDRE (Hold_fdre_C_D)         0.059    -0.130    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.145%)  route 0.360ns (71.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.601 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.115    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.558    -0.532    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X11Y62         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_replica_4/Q
                         net (fo=5, routed)           0.360    -0.031    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]_repN_4
    SLICE_X11Y61         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.151 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.622    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.827    -0.765    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X11Y61         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.251    -0.515    
                         clock uncertainty            0.326    -0.189    
    SLICE_X11Y61         FDRE (Hold_fdre_C_D)         0.070    -0.119    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.119    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 dac_channel1/phase1_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/phase1_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.001ns  (clk_out4_clk_wiz_0_1 fall@20.654ns - clk_out4_clk_wiz_0 fall@20.655ns)
  Data Path Delay:        0.526ns  (logic 0.257ns (48.870%)  route 0.269ns (51.131%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 19.891 - 20.654 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 20.124 - 20.655 ) 
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233    20.888 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    21.328    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    19.054 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    19.540    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    19.566 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.559    20.124    dac_channel1/clk
    SLICE_X17Y40         FDRE                                         r  dac_channel1/phase1_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.146    20.270 r  dac_channel1/phase1_reg[2]/Q
                         net (fo=89, routed)          0.269    20.539    dac_channel1/addrb[2]
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    20.650 r  dac_channel1/phase1_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.650    dac_channel1/phase1_reg[0]_i_1_n_5
    SLICE_X17Y40         FDRE                                         r  dac_channel1/phase1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421    21.075 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.555    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    18.503 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    19.033    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.062 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.830    19.891    dac_channel1/clk
    SLICE_X17Y40         FDRE                                         r  dac_channel1/phase1_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.232    20.124    
                         clock uncertainty            0.326    20.450    
    SLICE_X17Y40         FDRE (Hold_fdre_C_D)         0.112    20.562    dac_channel1/phase1_reg[2]
  -------------------------------------------------------------------
                         required time                        -20.562    
                         arrival time                          20.650    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.286%)  route 0.357ns (71.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.601 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.115    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.558    -0.532    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X11Y62         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]_replica_4/Q
                         net (fo=5, routed)           0.357    -0.033    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]_repN_4
    SLICE_X11Y61         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.151 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.622    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.827    -0.765    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X11Y61         FDRE                                         r  dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.251    -0.515    
                         clock uncertainty            0.326    -0.189    
    SLICE_X11Y61         FDRE (Hold_fdre_C_D)         0.066    -0.123    dac_channel1/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0_1 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.166%)  route 0.360ns (71.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    -1.601 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.115    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.558    -0.532    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X20Y15         FDRE                                         r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=8, routed)           0.360    -0.031    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X20Y18         FDRE                                         r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    -2.151 r  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.622    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.823    -0.770    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X20Y18         FDRE                                         r  dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.249    -0.521    
                         clock uncertainty            0.326    -0.195    
    SLICE_X20Y18         FDRE (Hold_fdre_C_D)         0.066    -0.129    dac_channel1/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dac_channel1/phase1_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/phase1_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.001ns  (clk_out4_clk_wiz_0_1 fall@20.654ns - clk_out4_clk_wiz_0 fall@20.655ns)
  Data Path Delay:        0.552ns  (logic 0.400ns (72.483%)  route 0.152ns (27.517%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 19.891 - 20.654 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 20.124 - 20.655 ) 
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233    20.888 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    21.328    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    19.054 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    19.540    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    19.566 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.559    20.124    dac_channel1/clk
    SLICE_X17Y40         FDRE                                         r  dac_channel1/phase1_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.133    20.257 r  dac_channel1/phase1_reg[7]/Q
                         net (fo=89, routed)          0.152    20.409    dac_channel1/addrb[7]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.213    20.622 r  dac_channel1/phase1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.622    dac_channel1/phase1_reg[4]_i_1_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    20.676 r  dac_channel1/phase1_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    20.676    dac_channel1/phase1_reg[8]_i_1_n_7
    SLICE_X17Y42         FDRE                                         r  dac_channel1/phase1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421    21.075 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.555    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    18.503 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    19.033    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.062 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.830    19.891    dac_channel1/clk
    SLICE_X17Y42         FDRE                                         r  dac_channel1/phase1_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.248    20.140    
                         clock uncertainty            0.326    20.466    
    SLICE_X17Y42         FDRE (Hold_fdre_C_D)         0.112    20.578    dac_channel1/phase1_reg[8]
  -------------------------------------------------------------------
                         required time                        -20.578    
                         arrival time                          20.676    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dac_channel1/phase1_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@20.655ns period=41.310ns})
  Destination:            dac_channel1/phase1_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0_1  {rise@0.000ns fall@20.654ns period=41.309ns})
  Path Group:             clk_out4_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.001ns  (clk_out4_clk_wiz_0_1 fall@20.654ns - clk_out4_clk_wiz_0 fall@20.655ns)
  Data Path Delay:        0.537ns  (logic 0.257ns (47.847%)  route 0.280ns (52.153%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 19.891 - 20.654 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 20.124 - 20.655 ) 
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.326ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     20.655    20.655 f  
    M9                                                0.000    20.655 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.655    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233    20.888 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    21.328    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.275    19.054 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    19.540    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    19.566 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.559    20.124    dac_channel1/clk
    SLICE_X17Y41         FDRE                                         r  dac_channel1/phase1_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y41         FDRE (Prop_fdre_C_Q)         0.146    20.270 r  dac_channel1/phase1_reg[6]/Q
                         net (fo=89, routed)          0.280    20.551    dac_channel1/addrb[6]
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    20.662 r  dac_channel1/phase1_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.662    dac_channel1/phase1_reg[4]_i_1_n_5
    SLICE_X17Y41         FDRE                                         r  dac_channel1/phase1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0_1 fall edge)
                                                     20.654    20.654 f  
    M9                                                0.000    20.654 f  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    20.654    clock_manager/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421    21.075 f  clock_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    21.555    clock_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.052    18.503 f  clock_manager/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    19.033    clock_manager/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    19.062 f  clock_manager/inst/clkout4_buf/O
                         net (fo=201, routed)         0.830    19.891    dac_channel1/clk
    SLICE_X17Y41         FDRE                                         r  dac_channel1/phase1_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.232    20.124    
                         clock uncertainty            0.326    20.450    
    SLICE_X17Y41         FDRE (Hold_fdre_C_D)         0.112    20.562    dac_channel1/phase1_reg[6]
  -------------------------------------------------------------------
                         required time                        -20.562    
                         arrival time                          20.662    
  -------------------------------------------------------------------
                         slack                                  0.100    





