vhdl work "hex_to_7seg.vhd"
vhdl work "clock_enable.vhd"
vhdl work "top.vhd"
vhdl work "test.vhd"
