;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; PWM_1
PWM_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
PWM_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
PWM_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
PWM_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
PWM_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
PWM_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
PWM_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
PWM_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
PWM_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
PWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
PWM_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
PWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; PWM_2
PWM_2_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
PWM_2_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
PWM_2_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
PWM_2_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
PWM_2_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
PWM_2_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
PWM_2_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
PWM_2_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
PWM_2_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
PWM_2_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
PWM_2_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
PWM_2_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
PWM_2_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

; PWM_3
PWM_3_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT3_CC
PWM_3_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT3_CC_BUFF
PWM_3_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT3_COUNTER
PWM_3_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT3_CTRL
PWM_3_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT3_INTR
PWM_3_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT3_INTR_MASK
PWM_3_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT3_INTR_MASKED
PWM_3_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT3_INTR_SET
PWM_3_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT3_PERIOD
PWM_3_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT3_PERIOD_BUFF
PWM_3_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT3_STATUS
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x08
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 3
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x800
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 11
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x8000000
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 27
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x80000
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 19
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x08
PWM_3_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 3
PWM_3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x08
PWM_3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 3
PWM_3_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 3
PWM_3_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT3_TR_CTRL0
PWM_3_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT3_TR_CTRL1
PWM_3_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT3_TR_CTRL2

; PWM_4
PWM_4_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
PWM_4_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
PWM_4_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
PWM_4_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
PWM_4_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
PWM_4_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
PWM_4_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
PWM_4_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
PWM_4_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
PWM_4_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
PWM_4_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
PWM_4_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
PWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
PWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
PWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
PWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
PWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
PWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
PWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
PWM_4_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_4_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
PWM_4_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
PWM_4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
PWM_4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
PWM_4_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
PWM_4_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
PWM_4_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
PWM_4_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

; Clock_1
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL7
Clock_1__DIV_ID EQU 0x00000042
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
Clock_1__PA_DIV_ID EQU 0x000000FF

; Clock_2
Clock_2__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL8
Clock_2__DIV_ID EQU 0x00000040
Clock_2__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
Clock_2__PA_DIV_ID EQU 0x000000FF

; Clock_3
Clock_3__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL10
Clock_3__DIV_ID EQU 0x00000043
Clock_3__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
Clock_3__PA_DIV_ID EQU 0x000000FF

; Clock_4
Clock_4__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL9
Clock_4__DIV_ID EQU 0x00000041
Clock_4__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
Clock_4__PA_DIV_ID EQU 0x000000FF

; Pin_RED
Pin_RED__0__DR EQU CYREG_GPIO_PRT2_DR
Pin_RED__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_RED__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_RED__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_RED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_RED__0__HSIOM_MASK EQU 0x0F000000
Pin_RED__0__HSIOM_SHIFT EQU 24
Pin_RED__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_RED__0__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_RED__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_RED__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_RED__0__MASK EQU 0x40
Pin_RED__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Pin_RED__0__OUT_SEL_SHIFT EQU 12
Pin_RED__0__OUT_SEL_VAL EQU 0
Pin_RED__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_RED__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_RED__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_RED__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_RED__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_RED__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_RED__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_RED__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_RED__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_RED__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_RED__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_RED__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_RED__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_RED__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_RED__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_RED__0__PC EQU CYREG_GPIO_PRT2_PC
Pin_RED__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_RED__0__PORT EQU 2
Pin_RED__0__PS EQU CYREG_GPIO_PRT2_PS
Pin_RED__0__SHIFT EQU 6
Pin_RED__DR EQU CYREG_GPIO_PRT2_DR
Pin_RED__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_RED__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_RED__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_RED__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_RED__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_RED__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_RED__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_RED__MASK EQU 0x40
Pin_RED__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_RED__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_RED__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_RED__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_RED__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_RED__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_RED__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_RED__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_RED__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_RED__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_RED__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_RED__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_RED__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_RED__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_RED__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_RED__PC EQU CYREG_GPIO_PRT2_PC
Pin_RED__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_RED__PORT EQU 2
Pin_RED__PS EQU CYREG_GPIO_PRT2_PS
Pin_RED__SHIFT EQU 6

; Pin_SW2
Pin_SW2__0__DR EQU CYREG_GPIO_PRT2_DR
Pin_SW2__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_SW2__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_SW2__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_SW2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_SW2__0__HSIOM_MASK EQU 0xF0000000
Pin_SW2__0__HSIOM_SHIFT EQU 28
Pin_SW2__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_SW2__0__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_SW2__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_SW2__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_SW2__0__MASK EQU 0x80
Pin_SW2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_SW2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_SW2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_SW2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_SW2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_SW2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_SW2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_SW2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_SW2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_SW2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_SW2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_SW2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_SW2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_SW2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_SW2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_SW2__0__PC EQU CYREG_GPIO_PRT2_PC
Pin_SW2__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_SW2__0__PORT EQU 2
Pin_SW2__0__PS EQU CYREG_GPIO_PRT2_PS
Pin_SW2__0__SHIFT EQU 7
Pin_SW2__DR EQU CYREG_GPIO_PRT2_DR
Pin_SW2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_SW2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_SW2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_SW2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_SW2__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_SW2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_SW2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_SW2__MASK EQU 0x80
Pin_SW2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_SW2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_SW2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_SW2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_SW2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_SW2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_SW2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_SW2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_SW2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_SW2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_SW2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_SW2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_SW2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_SW2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_SW2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_SW2__PC EQU CYREG_GPIO_PRT2_PC
Pin_SW2__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_SW2__PORT EQU 2
Pin_SW2__PS EQU CYREG_GPIO_PRT2_PS
Pin_SW2__SHIFT EQU 7
Pin_SW2__SNAP EQU CYREG_GPIO_PRT2_INTR
Pin_SW2_int__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Pin_SW2_int__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Pin_SW2_int__INTC_MASK EQU 0x04
Pin_SW2_int__INTC_NUMBER EQU 2
Pin_SW2_int__INTC_PRIOR_MASK EQU 0xC00000
Pin_SW2_int__INTC_PRIOR_NUM EQU 3
Pin_SW2_int__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
Pin_SW2_int__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Pin_SW2_int__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Pin_pair01
Pin_pair01__0__DR EQU CYREG_GPIO_PRT0_DR
Pin_pair01__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_pair01__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_pair01__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_pair01__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_pair01__0__HSIOM_MASK EQU 0x0000F000
Pin_pair01__0__HSIOM_SHIFT EQU 12
Pin_pair01__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_pair01__0__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_pair01__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_pair01__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_pair01__0__MASK EQU 0x08
Pin_pair01__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_pair01__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_pair01__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_pair01__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_pair01__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_pair01__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_pair01__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_pair01__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_pair01__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_pair01__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_pair01__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_pair01__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_pair01__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_pair01__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_pair01__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_pair01__0__PC EQU CYREG_GPIO_PRT0_PC
Pin_pair01__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_pair01__0__PORT EQU 0
Pin_pair01__0__PS EQU CYREG_GPIO_PRT0_PS
Pin_pair01__0__SHIFT EQU 3
Pin_pair01__DR EQU CYREG_GPIO_PRT0_DR
Pin_pair01__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_pair01__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_pair01__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_pair01__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_pair01__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_pair01__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_pair01__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_pair01__MASK EQU 0x08
Pin_pair01__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_pair01__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_pair01__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_pair01__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_pair01__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_pair01__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_pair01__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_pair01__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_pair01__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_pair01__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_pair01__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_pair01__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_pair01__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_pair01__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_pair01__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_pair01__PC EQU CYREG_GPIO_PRT0_PC
Pin_pair01__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_pair01__PORT EQU 0
Pin_pair01__PS EQU CYREG_GPIO_PRT0_PS
Pin_pair01__SHIFT EQU 3

; Pin_pair02
Pin_pair02__0__DR EQU CYREG_GPIO_PRT0_DR
Pin_pair02__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_pair02__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_pair02__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_pair02__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_pair02__0__HSIOM_MASK EQU 0x0000000F
Pin_pair02__0__HSIOM_SHIFT EQU 0
Pin_pair02__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_pair02__0__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_pair02__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_pair02__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_pair02__0__MASK EQU 0x01
Pin_pair02__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_pair02__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_pair02__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_pair02__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_pair02__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_pair02__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_pair02__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_pair02__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_pair02__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_pair02__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_pair02__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_pair02__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_pair02__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_pair02__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_pair02__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_pair02__0__PC EQU CYREG_GPIO_PRT0_PC
Pin_pair02__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_pair02__0__PORT EQU 0
Pin_pair02__0__PS EQU CYREG_GPIO_PRT0_PS
Pin_pair02__0__SHIFT EQU 0
Pin_pair02__DR EQU CYREG_GPIO_PRT0_DR
Pin_pair02__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_pair02__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_pair02__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_pair02__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_pair02__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_pair02__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_pair02__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_pair02__MASK EQU 0x01
Pin_pair02__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_pair02__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_pair02__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_pair02__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_pair02__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_pair02__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_pair02__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_pair02__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_pair02__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_pair02__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_pair02__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_pair02__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_pair02__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_pair02__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_pair02__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_pair02__PC EQU CYREG_GPIO_PRT0_PC
Pin_pair02__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_pair02__PORT EQU 0
Pin_pair02__PS EQU CYREG_GPIO_PRT0_PS
Pin_pair02__SHIFT EQU 0

; Pin_pair03
Pin_pair03__0__DR EQU CYREG_GPIO_PRT0_DR
Pin_pair03__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_pair03__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_pair03__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_pair03__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_pair03__0__HSIOM_MASK EQU 0x000F0000
Pin_pair03__0__HSIOM_SHIFT EQU 16
Pin_pair03__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_pair03__0__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_pair03__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_pair03__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_pair03__0__MASK EQU 0x10
Pin_pair03__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_pair03__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_pair03__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_pair03__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_pair03__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_pair03__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_pair03__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_pair03__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_pair03__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_pair03__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_pair03__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_pair03__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_pair03__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_pair03__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_pair03__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_pair03__0__PC EQU CYREG_GPIO_PRT0_PC
Pin_pair03__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_pair03__0__PORT EQU 0
Pin_pair03__0__PS EQU CYREG_GPIO_PRT0_PS
Pin_pair03__0__SHIFT EQU 4
Pin_pair03__DR EQU CYREG_GPIO_PRT0_DR
Pin_pair03__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_pair03__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_pair03__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_pair03__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_pair03__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_pair03__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_pair03__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_pair03__MASK EQU 0x10
Pin_pair03__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_pair03__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_pair03__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_pair03__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_pair03__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_pair03__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_pair03__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_pair03__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_pair03__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_pair03__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_pair03__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_pair03__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_pair03__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_pair03__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_pair03__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_pair03__PC EQU CYREG_GPIO_PRT0_PC
Pin_pair03__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_pair03__PORT EQU 0
Pin_pair03__PS EQU CYREG_GPIO_PRT0_PS
Pin_pair03__SHIFT EQU 4

; Pin_pair04
Pin_pair04__0__DR EQU CYREG_GPIO_PRT0_DR
Pin_pair04__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_pair04__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_pair04__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_pair04__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_pair04__0__HSIOM_MASK EQU 0x00F00000
Pin_pair04__0__HSIOM_SHIFT EQU 20
Pin_pair04__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_pair04__0__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_pair04__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_pair04__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_pair04__0__MASK EQU 0x20
Pin_pair04__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_pair04__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_pair04__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_pair04__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_pair04__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_pair04__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_pair04__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_pair04__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_pair04__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_pair04__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_pair04__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_pair04__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_pair04__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_pair04__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_pair04__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_pair04__0__PC EQU CYREG_GPIO_PRT0_PC
Pin_pair04__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_pair04__0__PORT EQU 0
Pin_pair04__0__PS EQU CYREG_GPIO_PRT0_PS
Pin_pair04__0__SHIFT EQU 5
Pin_pair04__DR EQU CYREG_GPIO_PRT0_DR
Pin_pair04__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Pin_pair04__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Pin_pair04__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Pin_pair04__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_pair04__INTR EQU CYREG_GPIO_PRT0_INTR
Pin_pair04__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Pin_pair04__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Pin_pair04__MASK EQU 0x20
Pin_pair04__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_pair04__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_pair04__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_pair04__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_pair04__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_pair04__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_pair04__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_pair04__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_pair04__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_pair04__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_pair04__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_pair04__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_pair04__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_pair04__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_pair04__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_pair04__PC EQU CYREG_GPIO_PRT0_PC
Pin_pair04__PC2 EQU CYREG_GPIO_PRT0_PC2
Pin_pair04__PORT EQU 0
Pin_pair04__PS EQU CYREG_GPIO_PRT0_PS
Pin_pair04__SHIFT EQU 5

; Pin_PairLine1
Pin_PairLine1__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_PairLine1__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_PairLine1__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_PairLine1__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_PairLine1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_PairLine1__0__HSIOM_MASK EQU 0x0000F000
Pin_PairLine1__0__HSIOM_SHIFT EQU 12
Pin_PairLine1__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_PairLine1__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_PairLine1__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_PairLine1__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_PairLine1__0__MASK EQU 0x08
Pin_PairLine1__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Pin_PairLine1__0__OUT_SEL_SHIFT EQU 6
Pin_PairLine1__0__OUT_SEL_VAL EQU 2
Pin_PairLine1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_PairLine1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_PairLine1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_PairLine1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_PairLine1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_PairLine1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_PairLine1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_PairLine1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_PairLine1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_PairLine1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_PairLine1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_PairLine1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_PairLine1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_PairLine1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_PairLine1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_PairLine1__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_PairLine1__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_PairLine1__0__PORT EQU 1
Pin_PairLine1__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_PairLine1__0__SHIFT EQU 3
Pin_PairLine1__DR EQU CYREG_GPIO_PRT1_DR
Pin_PairLine1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_PairLine1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_PairLine1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_PairLine1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_PairLine1__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_PairLine1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_PairLine1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_PairLine1__MASK EQU 0x08
Pin_PairLine1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_PairLine1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_PairLine1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_PairLine1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_PairLine1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_PairLine1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_PairLine1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_PairLine1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_PairLine1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_PairLine1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_PairLine1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_PairLine1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_PairLine1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_PairLine1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_PairLine1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_PairLine1__PC EQU CYREG_GPIO_PRT1_PC
Pin_PairLine1__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_PairLine1__PORT EQU 1
Pin_PairLine1__PS EQU CYREG_GPIO_PRT1_PS
Pin_PairLine1__SHIFT EQU 3

; Pin_PairLine2
Pin_PairLine2__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_PairLine2__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_PairLine2__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_PairLine2__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_PairLine2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_PairLine2__0__HSIOM_MASK EQU 0x0000000F
Pin_PairLine2__0__HSIOM_SHIFT EQU 0
Pin_PairLine2__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_PairLine2__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_PairLine2__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_PairLine2__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_PairLine2__0__MASK EQU 0x01
Pin_PairLine2__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Pin_PairLine2__0__OUT_SEL_SHIFT EQU 0
Pin_PairLine2__0__OUT_SEL_VAL EQU 0
Pin_PairLine2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_PairLine2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_PairLine2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_PairLine2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_PairLine2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_PairLine2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_PairLine2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_PairLine2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_PairLine2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_PairLine2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_PairLine2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_PairLine2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_PairLine2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_PairLine2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_PairLine2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_PairLine2__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_PairLine2__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_PairLine2__0__PORT EQU 1
Pin_PairLine2__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_PairLine2__0__SHIFT EQU 0
Pin_PairLine2__DR EQU CYREG_GPIO_PRT1_DR
Pin_PairLine2__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_PairLine2__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_PairLine2__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_PairLine2__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_PairLine2__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_PairLine2__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_PairLine2__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_PairLine2__MASK EQU 0x01
Pin_PairLine2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_PairLine2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_PairLine2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_PairLine2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_PairLine2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_PairLine2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_PairLine2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_PairLine2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_PairLine2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_PairLine2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_PairLine2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_PairLine2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_PairLine2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_PairLine2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_PairLine2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_PairLine2__PC EQU CYREG_GPIO_PRT1_PC
Pin_PairLine2__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_PairLine2__PORT EQU 1
Pin_PairLine2__PS EQU CYREG_GPIO_PRT1_PS
Pin_PairLine2__SHIFT EQU 0

; Pin_PairLine3
Pin_PairLine3__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_PairLine3__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_PairLine3__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_PairLine3__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_PairLine3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_PairLine3__0__HSIOM_MASK EQU 0x000F0000
Pin_PairLine3__0__HSIOM_SHIFT EQU 16
Pin_PairLine3__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_PairLine3__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_PairLine3__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_PairLine3__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_PairLine3__0__MASK EQU 0x10
Pin_PairLine3__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Pin_PairLine3__0__OUT_SEL_SHIFT EQU 8
Pin_PairLine3__0__OUT_SEL_VAL EQU 0
Pin_PairLine3__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_PairLine3__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_PairLine3__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_PairLine3__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_PairLine3__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_PairLine3__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_PairLine3__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_PairLine3__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_PairLine3__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_PairLine3__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_PairLine3__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_PairLine3__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_PairLine3__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_PairLine3__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_PairLine3__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_PairLine3__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_PairLine3__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_PairLine3__0__PORT EQU 1
Pin_PairLine3__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_PairLine3__0__SHIFT EQU 4
Pin_PairLine3__DR EQU CYREG_GPIO_PRT1_DR
Pin_PairLine3__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_PairLine3__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_PairLine3__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_PairLine3__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_PairLine3__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_PairLine3__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_PairLine3__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_PairLine3__MASK EQU 0x10
Pin_PairLine3__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_PairLine3__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_PairLine3__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_PairLine3__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_PairLine3__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_PairLine3__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_PairLine3__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_PairLine3__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_PairLine3__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_PairLine3__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_PairLine3__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_PairLine3__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_PairLine3__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_PairLine3__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_PairLine3__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_PairLine3__PC EQU CYREG_GPIO_PRT1_PC
Pin_PairLine3__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_PairLine3__PORT EQU 1
Pin_PairLine3__PS EQU CYREG_GPIO_PRT1_PS
Pin_PairLine3__SHIFT EQU 4

; Pin_PairLine4
Pin_PairLine4__0__DR EQU CYREG_GPIO_PRT1_DR
Pin_PairLine4__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_PairLine4__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_PairLine4__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_PairLine4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Pin_PairLine4__0__HSIOM_MASK EQU 0x00F00000
Pin_PairLine4__0__HSIOM_SHIFT EQU 20
Pin_PairLine4__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_PairLine4__0__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_PairLine4__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_PairLine4__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_PairLine4__0__MASK EQU 0x20
Pin_PairLine4__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Pin_PairLine4__0__OUT_SEL_SHIFT EQU 10
Pin_PairLine4__0__OUT_SEL_VAL EQU 3
Pin_PairLine4__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_PairLine4__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_PairLine4__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_PairLine4__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_PairLine4__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_PairLine4__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_PairLine4__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_PairLine4__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_PairLine4__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_PairLine4__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_PairLine4__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_PairLine4__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_PairLine4__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_PairLine4__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_PairLine4__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_PairLine4__0__PC EQU CYREG_GPIO_PRT1_PC
Pin_PairLine4__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_PairLine4__0__PORT EQU 1
Pin_PairLine4__0__PS EQU CYREG_GPIO_PRT1_PS
Pin_PairLine4__0__SHIFT EQU 5
Pin_PairLine4__DR EQU CYREG_GPIO_PRT1_DR
Pin_PairLine4__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Pin_PairLine4__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Pin_PairLine4__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Pin_PairLine4__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_PairLine4__INTR EQU CYREG_GPIO_PRT1_INTR
Pin_PairLine4__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Pin_PairLine4__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Pin_PairLine4__MASK EQU 0x20
Pin_PairLine4__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Pin_PairLine4__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Pin_PairLine4__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Pin_PairLine4__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Pin_PairLine4__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Pin_PairLine4__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Pin_PairLine4__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Pin_PairLine4__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Pin_PairLine4__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Pin_PairLine4__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Pin_PairLine4__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Pin_PairLine4__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Pin_PairLine4__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Pin_PairLine4__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Pin_PairLine4__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Pin_PairLine4__PC EQU CYREG_GPIO_PRT1_PC
Pin_PairLine4__PC2 EQU CYREG_GPIO_PRT1_PC2
Pin_PairLine4__PORT EQU 1
Pin_PairLine4__PS EQU CYREG_GPIO_PRT1_PS
Pin_PairLine4__SHIFT EQU 5

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x1A1711AA
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 21
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8bless_VERSION EQU 2
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
