// Seed: 1468839644
`default_nettype id_1
module module_0 (
    output id_1
    , id_2,
    input  id_3,
    output id_4,
    input  id_5,
    output id_6
);
  logic id_7;
  initial begin
    id_5 <= {id_2, 1, 1'h0, 1};
    id_6 <= 1;
  end
endmodule
