![Header](https://raw.githubusercontent.com/your-username/your-repo/main/banner.gif)

<h1 align="center">
  <a href="#">
    <img src="https://readme-typing-svg.herokuapp.com?font=Fira+Code&weight=600&size=30&duration=3000&pause=500&color=FFFF00&center=true&vCenter=true&width=490&lines=Greetings!+I'm+Rohit+Rajput" alt="Typing Animation" />
  </a>
</h1>  
ðŸŽ“ **VLSI Enthusiast | B.Tech ECE @ NIT Silchar**  
ðŸ’¡ Passionate about **VLSI, Semiconductor Devices, and Digital Design**  
ðŸš€ Currently exploring **Cadence Virtuoso, TCAD, FPGA, RISC-V, and Verilog**

---

## ðŸ”§ Skills & Tools  

### VLSI & EDA Tools  
- **Cadence Virtuoso**: IC design and simulation tool.  
- **TCAD**: Semiconductor device modeling and simulation.  
- **FPGA Vivado**: FPGA design and implementation.  
- **MATLAB**: Signal processing and algorithm development.  
- **RISC-V**: Instruction set architecture for processor design.  

### Programming & Hardware  
- **Verilog**: Hardware description language for FPGA/ASIC design.  
- **C++**: Object-oriented programming for software development.  
- **Python**: Scripting and automation for system integration.  


---

## ðŸ“« Connect with Me  
[![LinkedIn](https://img.shields.io/badge/LinkedIn-blue?style=for-the-badge&logo=linkedin)](https://www.linkedin.com/in/your-profile/)  
[![Email](https://img.shields.io/badge/Email-red?style=for-the-badge&logo=gmail)](mailto:rraput7461@gmail.com)  

ðŸš€ **Let's innovate together in the world of VLSI!** ðŸ˜ƒ
