Return-Path: <nvdimm+bounces-837-lists+linux-nvdimm=lfdr.de@lists.linux.dev>
X-Original-To: lists+linux-nvdimm@lfdr.de
Delivered-To: lists+linux-nvdimm@lfdr.de
Received: from sjc.edge.kernel.org (sjc.edge.kernel.org [IPv6:2604:1380:1000:8100::1])
	by mail.lfdr.de (Postfix) with ESMTPS id B9D053E946A
	for <lists+linux-nvdimm@lfdr.de>; Wed, 11 Aug 2021 17:18:44 +0200 (CEST)
Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by sjc.edge.kernel.org (Postfix) with ESMTPS id C20233E14A6
	for <lists+linux-nvdimm@lfdr.de>; Wed, 11 Aug 2021 15:18:42 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 70D392FB7;
	Wed, 11 Aug 2021 15:18:36 +0000 (UTC)
X-Original-To: nvdimm@lists.linux.dev
Received: from mga12.intel.com (mga12.intel.com [192.55.52.136])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4227070
	for <nvdimm@lists.linux.dev>; Wed, 11 Aug 2021 15:18:34 +0000 (UTC)
X-IronPort-AV: E=McAfee;i="6200,9189,10072"; a="194729382"
X-IronPort-AV: E=Sophos;i="5.84,313,1620716400"; 
   d="scan'208";a="194729382"
Received: from orsmga005.jf.intel.com ([10.7.209.41])
  by fmsmga106.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 11 Aug 2021 08:18:33 -0700
X-IronPort-AV: E=Sophos;i="5.84,313,1620716400"; 
   d="scan'208";a="639195672"
Received: from pdebashi-mobl.amr.corp.intel.com (HELO intel.com) ([10.252.128.27])
  by orsmga005-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 11 Aug 2021 08:18:32 -0700
Date: Wed, 11 Aug 2021 08:18:29 -0700
From: Ben Widawsky <ben.widawsky@intel.com>
To: Dan Williams <dan.j.williams@intel.com>
Cc: linux-cxl@vger.kernel.org, Linux NVDIMM <nvdimm@lists.linux.dev>,
	Jonathan Cameron <Jonathan.Cameron@huawei.com>,
	Vishal L Verma <vishal.l.verma@intel.com>,
	"Schofield, Alison" <alison.schofield@intel.com>,
	"Weiny, Ira" <ira.weiny@intel.com>
Subject: Re: [PATCH 20/23] tools/testing/cxl: Introduce a mocked-up CXL port
 hierarchy
Message-ID: <20210811151829.yt452x2yavrldme4@intel.com>
References: <162854806653.1980150.3354618413963083778.stgit@dwillia2-desk3.amr.corp.intel.com>
 <162854817382.1980150.11827836438841211401.stgit@dwillia2-desk3.amr.corp.intel.com>
 <20210810215734.qb4ik65uangytvbm@intel.com>
 <CAPcyv4hc_=7s4dwrfw89B0cdAQAALZ5Yhiuo6xehB6TJQjekog@mail.gmail.com>
Precedence: bulk
X-Mailing-List: nvdimm@lists.linux.dev
List-Id: <nvdimm.lists.linux.dev>
List-Subscribe: <mailto:nvdimm+subscribe@lists.linux.dev>
List-Unsubscribe: <mailto:nvdimm+unsubscribe@lists.linux.dev>
MIME-Version: 1.0
Content-Type: text/plain; charset=utf-8
Content-Disposition: inline
Content-Transfer-Encoding: 8bit
In-Reply-To: <CAPcyv4hc_=7s4dwrfw89B0cdAQAALZ5Yhiuo6xehB6TJQjekog@mail.gmail.com>

On 21-08-10 15:40:58, Dan Williams wrote:
> On Tue, Aug 10, 2021 at 2:57 PM Ben Widawsky <ben.widawsky@intel.com> wrote:
> >
> > On 21-08-09 15:29:33, Dan Williams wrote:
> > > Create an environment for CXL plumbing unit tests. Especially when it
> > > comes to an algorithm for HDM Decoder (Host-managed Device Memory
> > > Decoder) programming, the availability of an in-kernel-tree emulation
> > > environment for CXL configuration complexity and corner cases speeds
> > > development and deters regressions.
> > >
> > > The approach taken mirrors what was done for tools/testing/nvdimm/. I.e.
> > > an external module, cxl_test.ko built out of the tools/testing/cxl/
> > > directory, provides mock implementations of kernel APIs and kernel
> > > objects to simulate a real world device hierarchy.
> > >
> > > One feedback for the tools/testing/nvdimm/ proposal was "why not do this
> > > in QEMU?". In fact, the CXL development community has developed a QEMU
> > > model for CXL [1]. However, there are a few blocking issues that keep
> > > QEMU from being a tight fit for topology + provisioning unit tests:
> > >
> > > 1/ The QEMU community has yet to show interest in merging any of this
> > >    support that has had patches on the list since November 2020. So,
> > >    testing CXL to date involves building custom QEMU with out-of-tree
> > >    patches.
> > >
> > > 2/ CXL mechanisms like cross-host-bridge interleave do not have a clear
> > >    path to be emulated by QEMU without major infrastructure work. This
> > >    is easier to achieve with the alloc_mock_res() approach taken in this
> > >    patch to shortcut-define emulated system physical address ranges with
> > >    interleave behavior.
> >
> > I just want to say that this was discussed on the mailing list, and I think
> > there is a reasonable plan (albeit a lot of work). However, #1 is the true
> > blocker IMHO.
> >
> > >
> > > The QEMU enabling has been critical to get the driver off the ground,
> > > and may still move forward, but it does not address the ongoing needs of
> > > a regression testing environment and test driven development.
> > >
> >
> > The really nice thing QEMU provides over this (assuming one implemented
> > interleaving properly), is it does allow a programmatic (via commandline) way to
> > test an infinite set of topologies, configurations, and hotplug scenarios. I
> > therefore disagree here in that I think QEMU is a better theoretical vehicle for
> > regression testing and test driven development, however, my unfinished branch
> > with no upstream interest in sight is problematic at best for longer term.
> 
> The "infinite" is what I don't think QEMU will sign up to support.
> There are going to be degenerate error handling scenarios that we want
> to test that QEMU will have no interest in supporting because QEMU is
> primarily targeted at faithfully emulating well behaved hardware. At
> the same time cxl_test does not preclude QEMU support which will
> remain super useful. You will notice that the ndctl unit tests have
> some tests that run against nfit_test and some that run against "real"
> topologies where the "real" stuff is usually the QEMU NVDIMM model. So
> it's not "either, or" it's "QEMU and cxl_test".

I don't mean infinite in the sense of adding code into QEMU to handle weird
things. All sorts of host bridge configs, device configs, etc, are simply done
by instantiating them on the commandline and with the appropriate properties.
Perhaps with this module, you can do the same via modparams.

I did have the intention of creating a vendor specific command for QEMU that
would allow all sorts of testable events, but that could have lived out of tree
fairly easily.

> 
> >
> > I didn't look super closely, but I have one comment/question below. Otherwise,
> > LGTM.
> >
> > > This patch adds an ACPI CXL Platform definition with emulated CXL
> > > multi-ported host-bridges. A follow on patch adds emulated memory
> > > expander devices.
> > >
> > > Link: https://lore.kernel.org/r/20210202005948.241655-1-ben.widawsky@intel.com [1]
> > > Signed-off-by: Dan Williams <dan.j.williams@intel.com>
> > > ---
> > >  drivers/cxl/acpi.c            |   52 +++-
> > >  drivers/cxl/cxl.h             |    8 +
> > >  tools/testing/cxl/Kbuild      |   27 ++
> > >  tools/testing/cxl/mock_acpi.c |  105 ++++++++
> > >  tools/testing/cxl/test/Kbuild |    6
> > >  tools/testing/cxl/test/cxl.c  |  508 +++++++++++++++++++++++++++++++++++++++++
> > >  tools/testing/cxl/test/mock.c |  155 +++++++++++++
> > >  tools/testing/cxl/test/mock.h |   26 ++
> > >  8 files changed, 866 insertions(+), 21 deletions(-)
> > >  create mode 100644 tools/testing/cxl/Kbuild
> > >  create mode 100644 tools/testing/cxl/mock_acpi.c
> > >  create mode 100644 tools/testing/cxl/test/Kbuild
> > >  create mode 100644 tools/testing/cxl/test/cxl.c
> > >  create mode 100644 tools/testing/cxl/test/mock.c
> > >  create mode 100644 tools/testing/cxl/test/mock.h
> > >
> > > diff --git a/drivers/cxl/acpi.c b/drivers/cxl/acpi.c
> > > index 8ae89273f58e..e0cd9df85ca5 100644
> > > --- a/drivers/cxl/acpi.c
> > > +++ b/drivers/cxl/acpi.c
> > > @@ -182,15 +182,7 @@ static resource_size_t get_chbcr(struct acpi_cedt_chbs *chbs)
> > >       return IS_ERR(chbs) ? CXL_RESOURCE_NONE : chbs->base;
> > >  }
> > >
> > > -struct cxl_walk_context {
> > > -     struct device *dev;
> > > -     struct pci_bus *root;
> > > -     struct cxl_port *port;
> > > -     int error;
> > > -     int count;
> > > -};
> > > -
> > > -static int match_add_root_ports(struct pci_dev *pdev, void *data)
> > > +__weak int match_add_root_ports(struct pci_dev *pdev, void *data)
> > >  {
> > >       struct cxl_walk_context *ctx = data;
> > >       struct pci_bus *root_bus = ctx->root;
> > > @@ -214,6 +206,8 @@ static int match_add_root_ports(struct pci_dev *pdev, void *data)
> > >       port_num = FIELD_GET(PCI_EXP_LNKCAP_PN, lnkcap);
> > >       rc = cxl_add_dport(port, &pdev->dev, port_num, CXL_RESOURCE_NONE);
> > >       if (rc) {
> > > +             dev_err(dev, "failed to add dport: %s (%d)\n",
> > > +                     dev_name(&pdev->dev), rc);
> > >               ctx->error = rc;
> > >               return rc;
> > >       }
> > > @@ -239,12 +233,15 @@ static struct cxl_dport *find_dport_by_dev(struct cxl_port *port, struct device
> > >       return NULL;
> > >  }
> > >
> > > -static struct acpi_device *to_cxl_host_bridge(struct device *dev)
> > > +__weak struct acpi_device *to_cxl_host_bridge(struct device *host,
> > > +                                           struct device *dev)
> > >  {
> > >       struct acpi_device *adev = to_acpi_device(dev);
> > >
> > > -     if (strcmp(acpi_device_hid(adev), "ACPI0016") == 0)
> > > +     if (strcmp(acpi_device_hid(adev), "ACPI0016") == 0) {
> > > +             dev_dbg(host, "found host bridge %s\n", dev_name(&adev->dev));
> > >               return adev;
> > > +     }
> > >       return NULL;
> > >  }
> > >
> > > @@ -254,14 +251,14 @@ static struct acpi_device *to_cxl_host_bridge(struct device *dev)
> > >   */
> > >  static int add_host_bridge_uport(struct device *match, void *arg)
> > >  {
> > > -     struct acpi_device *bridge = to_cxl_host_bridge(match);
> > > +     struct cxl_port *port;
> > > +     struct cxl_dport *dport;
> > > +     struct cxl_decoder *cxld;
> > > +     struct cxl_walk_context ctx;
> > > +     struct acpi_pci_root *pci_root;
> > >       struct cxl_port *root_port = arg;
> > >       struct device *host = root_port->dev.parent;
> > > -     struct acpi_pci_root *pci_root;
> > > -     struct cxl_walk_context ctx;
> > > -     struct cxl_decoder *cxld;
> > > -     struct cxl_dport *dport;
> > > -     struct cxl_port *port;
> > > +     struct acpi_device *bridge = to_cxl_host_bridge(host, match);
> > >
> > >       if (!bridge)
> > >               return 0;
> > > @@ -319,7 +316,7 @@ static int add_host_bridge_dport(struct device *match, void *arg)
> > >       struct acpi_cedt_chbs *chbs;
> > >       struct cxl_port *root_port = arg;
> > >       struct device *host = root_port->dev.parent;
> > > -     struct acpi_device *bridge = to_cxl_host_bridge(match);
> > > +     struct acpi_device *bridge = to_cxl_host_bridge(host, match);
> > >
> > >       if (!bridge)
> > >               return 0;
> > > @@ -371,6 +368,17 @@ static int add_root_nvdimm_bridge(struct device *match, void *data)
> > >       return 1;
> > >  }
> > >
> > > +static u32 cedt_instance(struct platform_device *pdev)
> > > +{
> > > +     const bool *native_acpi0017 = acpi_device_get_match_data(&pdev->dev);
> > > +
> > > +     if (native_acpi0017 && *native_acpi0017)
> > > +             return 0;
> > > +
> > > +     /* for cxl_test request a non-canonical instance */
> > > +     return U32_MAX;
> > > +}
> > > +
> > >  static int cxl_acpi_probe(struct platform_device *pdev)
> > >  {
> > >       int rc;
> > > @@ -384,7 +392,7 @@ static int cxl_acpi_probe(struct platform_device *pdev)
> > >               return PTR_ERR(root_port);
> > >       dev_dbg(host, "add: %s\n", dev_name(&root_port->dev));
> > >
> > > -     status = acpi_get_table(ACPI_SIG_CEDT, 0, &acpi_cedt);
> > > +     status = acpi_get_table(ACPI_SIG_CEDT, cedt_instance(pdev), &acpi_cedt);
> > >       if (ACPI_FAILURE(status))
> > >               return -ENXIO;
> > >
> > > @@ -415,9 +423,11 @@ static int cxl_acpi_probe(struct platform_device *pdev)
> > >       return 0;
> > >  }
> > >
> > > +static bool native_acpi0017 = true;
> > > +
> > >  static const struct acpi_device_id cxl_acpi_ids[] = {
> > > -     { "ACPI0017", 0 },
> > > -     { "", 0 },
> > > +     { "ACPI0017", (unsigned long) &native_acpi0017 },
> > > +     { },
> > >  };
> > >  MODULE_DEVICE_TABLE(acpi, cxl_acpi_ids);
> > >
> > > diff --git a/drivers/cxl/cxl.h b/drivers/cxl/cxl.h
> > > index 1b2e816e061e..09c81cf8b800 100644
> > > --- a/drivers/cxl/cxl.h
> > > +++ b/drivers/cxl/cxl.h
> > > @@ -226,6 +226,14 @@ struct cxl_nvdimm {
> > >       struct nvdimm *nvdimm;
> > >  };
> > >
> > > +struct cxl_walk_context {
> > > +     struct device *dev;
> > > +     struct pci_bus *root;
> > > +     struct cxl_port *port;
> > > +     int error;
> > > +     int count;
> > > +};
> > > +
> > >  /**
> > >   * struct cxl_port - logical collection of upstream port devices and
> > >   *                downstream port devices to construct a CXL memory
> > > diff --git a/tools/testing/cxl/Kbuild b/tools/testing/cxl/Kbuild
> > > new file mode 100644
> > > index 000000000000..6ea0c7df36f0
> > > --- /dev/null
> > > +++ b/tools/testing/cxl/Kbuild
> > > @@ -0,0 +1,27 @@
> > > +# SPDX-License-Identifier: GPL-2.0
> > > +ldflags-y += --wrap=is_acpi_device_node
> > > +ldflags-y += --wrap=acpi_get_table
> > > +ldflags-y += --wrap=acpi_put_table
> > > +ldflags-y += --wrap=acpi_evaluate_integer
> > > +ldflags-y += --wrap=acpi_pci_find_root
> > > +ldflags-y += --wrap=pci_walk_bus
> > > +
> > > +DRIVERS := ../../../drivers
> > > +CXL_SRC := $(DRIVERS)/cxl
> > > +CXL_CORE_SRC := $(DRIVERS)/cxl/core
> > > +ccflags-y := -I$(srctree)/drivers/cxl/
> > > +
> > > +obj-$(CONFIG_CXL_ACPI) += cxl_acpi.o
> > > +
> > > +cxl_acpi-y := $(CXL_SRC)/acpi.o
> > > +cxl_acpi-y += mock_acpi.o
> > > +
> > > +obj-$(CONFIG_CXL_BUS) += cxl_core.o
> > > +
> > > +cxl_core-y := $(CXL_CORE_SRC)/bus.o
> > > +cxl_core-y += $(CXL_CORE_SRC)/pmem.o
> > > +cxl_core-y += $(CXL_CORE_SRC)/regs.o
> > > +cxl_core-y += $(CXL_CORE_SRC)/memdev.o
> > > +cxl_core-y += $(CXL_CORE_SRC)/mbox.o
> > > +
> > > +obj-m += test/
> > > diff --git a/tools/testing/cxl/mock_acpi.c b/tools/testing/cxl/mock_acpi.c
> > > new file mode 100644
> > > index 000000000000..256bdf9e1ce8
> > > --- /dev/null
> > > +++ b/tools/testing/cxl/mock_acpi.c
> > > @@ -0,0 +1,105 @@
> > > +// SPDX-License-Identifier: GPL-2.0-only
> > > +/* Copyright(c) 2021 Intel Corporation. All rights reserved. */
> > > +
> > > +#include <linux/platform_device.h>
> > > +#include <linux/device.h>
> > > +#include <linux/acpi.h>
> > > +#include <linux/pci.h>
> > > +#include <cxl.h>
> > > +#include "test/mock.h"
> > > +
> > > +struct acpi_device *to_cxl_host_bridge(struct device *host, struct device *dev)
> > > +{
> > > +     int index;
> > > +     struct cxl_mock_ops *ops = get_cxl_mock_ops(&index);
> > > +     struct acpi_device *adev = NULL;
> > > +
> > > +     if (ops && ops->is_mock_bridge(dev)) {
> > > +             adev = ACPI_COMPANION(dev);
> > > +             goto out;
> > > +     }
> >
> > Here, and below ops->is_mock_port()... I'm a bit confused why a mock driver
> > would ever attempt to do anything with real hardware. ie, why not
> 
> The rationale is to be able to run cxl_test on a system that might
> also have real CXL. For example I run this alongside the current QEMU
> CXL model, and that results in the cxl_acpi driver attaching to 2
> devices:
> 
> # tree /sys/bus/platform/drivers/cxl_acpi
> /sys/bus/platform/drivers/cxl_acpi
> ├── ACPI0017:00 -> ../../../../devices/platform/ACPI0017:00
> ├── bind
> ├── cxl_acpi.0 -> ../../../../devices/platform/cxl_acpi.0
> ├── module -> ../../../../module/cxl_acpi
> ├── uevent
> └── unbind
> 
> When the device is ACPI0017 this code is walking the ACPI bus looking
> for  ACPI0016 devices. A real ACPI0016 will fall through
> is_mock_port() to the original to_cxl_host_bridge() logic that just
> reads the ACPI device HID. In the mock case the cxl_acpi driver has
> instead been tricked into walk the platform bus which has real
> platform devices, and the fake cxl_test ones:
> 
> /sys/bus/platform/devices/
> ├── ACPI0012:00 -> ../../../devices/platform/ACPI0012:00
> ├── ACPI0017:00 -> ../../../devices/platform/ACPI0017:00
> ├── alarmtimer.0.auto -> ../../../devices/pnp0/00:04/rtc/rtc0/alarmtimer.0.auto
> ├── cxl_acpi.0 -> ../../../devices/platform/cxl_acpi.0
> ├── cxl_host_bridge.0 -> ../../../devices/platform/cxl_host_bridge.0
> ├── cxl_host_bridge.1 -> ../../../devices/platform/cxl_host_bridge.1
> ├── cxl_host_bridge.2 -> ../../../devices/platform/cxl_host_bridge.2
> ├── cxl_host_bridge.3 -> ../../../devices/platform/cxl_host_bridge.3
> ├── e820_pmem -> ../../../devices/platform/e820_pmem
> ├── efi-framebuffer.0 -> ../../../devices/platform/efi-framebuffer.0
> ├── efivars.0 -> ../../../devices/platform/efivars.0
> ├── Fixed MDIO bus.0 -> ../../../devices/platform/Fixed MDIO bus.0
> ├── i8042 -> ../../../devices/platform/i8042
> ├── iTCO_wdt.1.auto -> ../../../devices/pci0000:00/0000:00:1f.0/iTCO_wdt.1.auto
> ├── kgdboc -> ../../../devices/platform/kgdboc
> ├── pcspkr -> ../../../devices/platform/pcspkr
> ├── PNP0103:00 -> ../../../devices/platform/PNP0103:00
> ├── QEMU0002:00 -> ../../../devices/pci0000:00/QEMU0002:00
> ├── rtc-efi.0 -> ../../../devices/platform/rtc-efi.0
> └── serial8250 -> ../../../devices/platform/serial8250
> 
> ...where is_mock_port() filters out those real platform devices. Note
> that ACPI devices are atypical in that they get registered on the ACPI
> bus and some get a companion device with the same name registered on
> the platform bus.

