<?xml version="1.0" encoding="UTF-8"?>
<!--
// Copyright (c) 2019 Xilinx Inc.
// Written by Francisco Iglesias.
//
// Permission is hereby granted, free of charge, to any person obtaining a copy
// of this software and associated documentation files (the "Software"), to deal
// in the Software without restriction, including without limitation the rights
// to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
// copies of the Software, and to permit persons to whom the Software is
// furnished to do so, subject to the following conditions:
//
// The above copyright notice and this permission notice shall be included in
// all copies or substantial portions of the Software.
//
// THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
// IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
// FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
// THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
// LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
// OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
// THE SOFTWARE.
-->
<ipxact:abstractionDefinition xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014" xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014 http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd">
	<ipxact:vendor>xilinx.com</ipxact:vendor>
	<ipxact:library>libsystemctlm-soc</ipxact:library>
	<ipxact:name>apb.absDef</ipxact:name>
	<ipxact:version>1.0</ipxact:version>
	<ipxact:busType vendor="xilinx.com" library="libsystemctlm-soc" name="apb" version="1.0"/>
	<ipxact:ports>
		<ipxact:port>
			<ipxact:logicalName>paddr</ipxact:logicalName>
			<ipxact:description>Address. This is the APB address bus. It can be up to 32 bits wide and is driven
by the peripheral bus bridge unit</ipxact:description>
			<ipxact:wire>
				<ipxact:onMaster>
					<ipxact:presence>optional</ipxact:presence>
					<ipxact:width>16</ipxact:width>
					<ipxact:direction>out</ipxact:direction>
				</ipxact:onMaster>
				<ipxact:onSlave>
					<ipxact:presence>optional</ipxact:presence>
					<ipxact:width>16</ipxact:width>
					<ipxact:direction>in</ipxact:direction>
				</ipxact:onSlave>
			</ipxact:wire>
		</ipxact:port>
		<ipxact:port>
			<ipxact:logicalName>prot</ipxact:logicalName>
			<ipxact:description>Protection type. This signal indicates the normal, privileged, or secure
protection level of the transaction and whether the transaction is a data access
or an instruction access.</ipxact:description>
			<ipxact:wire>
				<ipxact:onMaster>
					<ipxact:presence>optional</ipxact:presence>
					<ipxact:width>3</ipxact:width>
					<ipxact:direction>out</ipxact:direction>
				</ipxact:onMaster>
				<ipxact:onSlave>
					<ipxact:presence>optional</ipxact:presence>
					<ipxact:width>3</ipxact:width>
					<ipxact:direction>in</ipxact:direction>
				</ipxact:onSlave>
			</ipxact:wire>
		</ipxact:port>
		<ipxact:port>
			<ipxact:logicalName>psel</ipxact:logicalName>
			<ipxact:description> Select. The APB bridge unit generates this signal to each peripheral bus slave.
It indicates that the slave device is selected and that a data transfer is required.
There is a PSELx signal for each slave.</ipxact:description>
			<ipxact:wire>
				<ipxact:onMaster>
					<ipxact:presence>optional</ipxact:presence>
					<ipxact:width>1</ipxact:width>
					<ipxact:direction>out</ipxact:direction>
				</ipxact:onMaster>
				<ipxact:onSlave>
					<ipxact:presence>optional</ipxact:presence>
					<ipxact:width>1</ipxact:width>
					<ipxact:direction>in</ipxact:direction>
				</ipxact:onSlave>
			</ipxact:wire>
		</ipxact:port>
		<ipxact:port>
			<ipxact:logicalName>penable</ipxact:logicalName>
			<ipxact:description>Enable. This signal indicates the second and subsequent cycles of an APB
transfer.</ipxact:description>
			<ipxact:wire>
				<ipxact:onMaster>
					<ipxact:presence>optional</ipxact:presence>
					<ipxact:width>1</ipxact:width>
					<ipxact:direction>out</ipxact:direction>
				</ipxact:onMaster>
				<ipxact:onSlave>
					<ipxact:presence>optional</ipxact:presence>
					<ipxact:width>1</ipxact:width>
					<ipxact:direction>in</ipxact:direction>
				</ipxact:onSlave>
			</ipxact:wire>
		</ipxact:port>
		<ipxact:port>
			<ipxact:logicalName>pwrite</ipxact:logicalName>
			<ipxact:description>Direction. This signal indicates an APB write access when HIGH and an APB
read access when LOW.</ipxact:description>
			<ipxact:wire>
				<ipxact:onMaster>
					<ipxact:presence>optional</ipxact:presence>
					<ipxact:width>1</ipxact:width>
					<ipxact:direction>out</ipxact:direction>
				</ipxact:onMaster>
				<ipxact:onSlave>
					<ipxact:presence>optional</ipxact:presence>
					<ipxact:width>1</ipxact:width>
					<ipxact:direction>in</ipxact:direction>
				</ipxact:onSlave>
			</ipxact:wire>
		</ipxact:port>
		<ipxact:port>
			<ipxact:logicalName>pwdata</ipxact:logicalName>
			<ipxact:description>Write data. This bus is driven by the peripheral bus bridge unit during write
cycles when PWRITE is HIGH. This bus can be up to 32 bits wide.</ipxact:description>
			<ipxact:wire>
				<ipxact:onMaster>
					<ipxact:presence>optional</ipxact:presence>
					<ipxact:width>32</ipxact:width>
					<ipxact:direction>out</ipxact:direction>
				</ipxact:onMaster>
				<ipxact:onSlave>
					<ipxact:presence>optional</ipxact:presence>
					<ipxact:width>32</ipxact:width>
					<ipxact:direction>in</ipxact:direction>
				</ipxact:onSlave>
			</ipxact:wire>
		</ipxact:port>
		<ipxact:port>
			<ipxact:logicalName>pstrb</ipxact:logicalName>
			<ipxact:description>Write strobes. This signal indicates which byte lanes to update during a write
transfer. There is one write strobe for each eight bits of the write data bus.
Therefore, PSTRB[n] corresponds to PWDATA[(8n + 7):(8n)]. Write
strobes must not be active during a read transfer.</ipxact:description>
			<ipxact:wire>
				<ipxact:onMaster>
					<ipxact:presence>optional</ipxact:presence>
					<ipxact:width>4</ipxact:width>
					<ipxact:direction>out</ipxact:direction>
				</ipxact:onMaster>
				<ipxact:onSlave>
					<ipxact:presence>optional</ipxact:presence>
					<ipxact:width>4</ipxact:width>
					<ipxact:direction>in</ipxact:direction>
				</ipxact:onSlave>
			</ipxact:wire>
		</ipxact:port>
		<ipxact:port>
			<ipxact:logicalName>pready</ipxact:logicalName>
			<ipxact:description>Ready. The slave uses this signal to extend an APB transfer.</ipxact:description>
			<ipxact:wire>
				<ipxact:onMaster>
					<ipxact:presence>optional</ipxact:presence>
					<ipxact:width>1</ipxact:width>
					<ipxact:direction>in</ipxact:direction>
				</ipxact:onMaster>
				<ipxact:onSlave>
					<ipxact:presence>optional</ipxact:presence>
					<ipxact:width>1</ipxact:width>
					<ipxact:direction>out</ipxact:direction>
				</ipxact:onSlave>
			</ipxact:wire>
		</ipxact:port>
		<ipxact:port>
			<ipxact:logicalName>prdata</ipxact:logicalName>
			<ipxact:description> Read Data. The selected slave drives this bus during read cycles when
PWRITE is LOW. This bus can be up to 32-bits wide.</ipxact:description>
			<ipxact:wire>
				<ipxact:onMaster>
					<ipxact:presence>optional</ipxact:presence>
					<ipxact:width>32</ipxact:width>
					<ipxact:direction>in</ipxact:direction>
				</ipxact:onMaster>
				<ipxact:onSlave>
					<ipxact:presence>optional</ipxact:presence>
					<ipxact:width>32</ipxact:width>
					<ipxact:direction>out</ipxact:direction>
				</ipxact:onSlave>
			</ipxact:wire>
		</ipxact:port>
		<ipxact:port>
			<ipxact:logicalName>pslverr</ipxact:logicalName>
			<ipxact:description>This signal indicates a transfer failure. APB peripherals are not required to
support the PSLVERR pin. This is true for both existing and new APB
peripheral designs. Where a peripheral does not include this pin then the
appropriate input to the APB bridge is tied LOW.</ipxact:description>
			<ipxact:wire>
				<ipxact:onMaster>
					<ipxact:presence>optional</ipxact:presence>
					<ipxact:width>1</ipxact:width>
					<ipxact:direction>in</ipxact:direction>
				</ipxact:onMaster>
				<ipxact:onSlave>
					<ipxact:presence>optional</ipxact:presence>
					<ipxact:width>1</ipxact:width>
					<ipxact:direction>out</ipxact:direction>
				</ipxact:onSlave>
				<ipxact:defaultValue>0</ipxact:defaultValue>
			</ipxact:wire>
		</ipxact:port>
	</ipxact:ports>
</ipxact:abstractionDefinition>
