<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>PRFM (register) -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">PRFM (register)</h2><p>Prefetch memory (register)</p>
      <p class="aml">This instruction signals the memory system that data memory
accesses from a specified address are likely to occur in the near
future. The address for data memory accesses is calculated from a
base register value and an offset register value. The offset
register value can optionally be shifted and extended.
The memory system can respond by taking actions that are
expected to speed up the memory accesses when they do occur, such as
making the cache line containing the specified address available at
the level of cache specified by the instruction.</p>
      <p class="aml">The &lt;prfop&gt; operand specifies the prefetch hint as follows:</p>
      <ul>
        <li>
          Access type:<ul>
              <li>
                PLD for prefetch for load.
              </li>
              <li>
                PLI for prefetch for execute.
              </li>
              <li>
                PST for prefetch for store.
              </li>
            </ul>
          
        </li>
        <li>
          Target cache level:<ul>
              <li>
                L1 for Level 1 cache.
              </li>
              <li>
                L2 for Level 2 cache.
              </li>
              <li>
                L3 for Level 3 cache.
              </li>
              <li>
                When FEAT_PRFMSLC is implemented, SLC for system level cache.
              </li>
            </ul>
          
        </li>
        <li>
          Policy:<ul>
              <li>
                KEEP for retained or temporal prefetch, allocated in the cache normally.
              </li>
              <li>
                STRM for streaming or non-temporal prefetch, for data that is used only once.
              </li>
            </ul>
          
        </li>
      </ul>
      <p class="aml">The effect of a <span class="asm-code">PRFM</span> instruction is
<span class="arm-defined-word">IMPLEMENTATION DEFINED</span>. For more information,
see <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_CEGGGIDE">Prefetch memory</a>.</p>
      <p class="aml">For information about addressing modes, see
<a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_CHDIIIBB">Load/Store addressing modes</a>.</p>
    
    <p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">1</td><td class="l">1</td><td class="r">1</td><td class="lr">1</td><td class="lr">0</td><td class="lr">0</td><td class="lr">0</td><td class="l">1</td><td class="r">0</td><td class="lr">1</td><td colspan="5" class="lr">Rm</td><td class="l">x</td><td>1</td><td class="r">x</td><td class="lr">S</td><td class="l">1</td><td class="r">0</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">!= 11xxx</td></tr><tr class="secondrow"><td colspan="2" class="droppedname">size</td><td colspan="2"/><td/><td class="droppedname">VR</td><td/><td/><td colspan="2" class="droppedname">opc</td><td/><td colspan="5"/><td colspan="3" class="droppedname">option</td><td/><td colspan="2"/><td colspan="5"/><td colspan="5" class="droppedname">Rt</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="PRFM_P_ldst_regoff"/><p class="asm-code">PRFM  (<a href="#Rt_prfop" title="Is the prefetch operation, ">&lt;prfop&gt;</a>|#<a href="#Rt_imm5" title="Is the prefetch operation encoding as an immediate, in the range 0 to 31, encoded in the &quot;Rt&quot; field.  This syntax is only for encodings that are not accessible using &lt;prfop&gt;.">&lt;imm5&gt;</a>), [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>, (<a href="#WmOrWZR" title="When option&lt;0&gt; is set to 0, is the 32-bit name of the general-purpose index register, encoded in the &quot;Rm&quot; field.">&lt;Wm&gt;</a>|<a href="#XmOrXZR__2" title="When option&lt;0&gt; is set to 1, is the 64-bit name of the general-purpose index register, encoded in the &quot;Rm&quot; field.">&lt;Xm&gt;</a>){, <a href="#extend_option__3" title="For the &quot;128-bit&quot;, &quot;16-bit&quot;, &quot;32-bit&quot;, and &quot;64-bit&quot; variants: is the index extend/shift specifier, defaulting to LSL, and which must be omitted for the LSL option when &lt;amount&gt; is omitted, ">&lt;extend&gt;</a> {<a href="#amount_option__6" title="For the &quot;64-bit&quot; variant: is the index shift amount, optional only when &lt;extend&gt; is not LSL. Where it is permitted to be optional, it defaults to #0. It is ">&lt;amount&gt;</a>}}]</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if option[1] == '0' then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;         // sub-word index
let extend_type : <a href="shared_pseudocode.html#type_ExtendType" title="">ExtendType</a> = <a href="shared_pseudocode.html#func_DecodeRegExtend_1" title="">DecodeRegExtend</a>(option);
let shift : integer{} = if S == '1' then 3 else 0;
let n : integer = UInt(Rn);
let t : integer = UInt(Rt);
let m : integer = UInt(Rm);
let nontemporal : boolean = FALSE;
let tagchecked : boolean = FALSE;</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;prfop&gt;</td><td><a id="Rt_prfop"/>
        <p>Is the prefetch operation, 
          encoded in
          <q>Rt</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">Rt</th>
                <th class="symbol">&lt;prfop&gt;</th>
                <th class="symbol">Architectural Feature</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">00000</td>
                <td class="symbol">PLDL1KEEP</td>
                <td class="feature">
          -
        </td>
              </tr>
              <tr>
                <td class="bitfield">00001</td>
                <td class="symbol">PLDL1STRM</td>
                <td class="feature">
          -
        </td>
              </tr>
              <tr>
                <td class="bitfield">00010</td>
                <td class="symbol">PLDL2KEEP</td>
                <td class="feature">
          -
        </td>
              </tr>
              <tr>
                <td class="bitfield">00011</td>
                <td class="symbol">PLDL2STRM</td>
                <td class="feature">
          -
        </td>
              </tr>
              <tr>
                <td class="bitfield">00100</td>
                <td class="symbol">PLDL3KEEP</td>
                <td class="feature">
          -
        </td>
              </tr>
              <tr>
                <td class="bitfield">00101</td>
                <td class="symbol">PLDL3STRM</td>
                <td class="feature">
          -
        </td>
              </tr>
              <tr>
                <td class="bitfield">00110</td>
                <td class="symbol">PLDSLCKEEP</td>
                <td class="feature">
                  FEAT_PRFMSLC
                </td>
              </tr>
              <tr>
                <td class="bitfield">00111</td>
                <td class="symbol">PLDSLCSTRM</td>
                <td class="feature">
                  FEAT_PRFMSLC
                </td>
              </tr>
              <tr>
                <td class="bitfield">01000</td>
                <td class="symbol">PLIL1KEEP</td>
                <td class="feature">
          -
        </td>
              </tr>
              <tr>
                <td class="bitfield">01001</td>
                <td class="symbol">PLIL1STRM</td>
                <td class="feature">
          -
        </td>
              </tr>
              <tr>
                <td class="bitfield">01010</td>
                <td class="symbol">PLIL2KEEP</td>
                <td class="feature">
          -
        </td>
              </tr>
              <tr>
                <td class="bitfield">01011</td>
                <td class="symbol">PLIL2STRM</td>
                <td class="feature">
          -
        </td>
              </tr>
              <tr>
                <td class="bitfield">01100</td>
                <td class="symbol">PLIL3KEEP</td>
                <td class="feature">
          -
        </td>
              </tr>
              <tr>
                <td class="bitfield">01101</td>
                <td class="symbol">PLIL3STRM</td>
                <td class="feature">
          -
        </td>
              </tr>
              <tr>
                <td class="bitfield">01110</td>
                <td class="symbol">PLISLCKEEP</td>
                <td class="feature">
                  FEAT_PRFMSLC
                </td>
              </tr>
              <tr>
                <td class="bitfield">01111</td>
                <td class="symbol">PLISLCSTRM</td>
                <td class="feature">
                  FEAT_PRFMSLC
                </td>
              </tr>
              <tr>
                <td class="bitfield">10000</td>
                <td class="symbol">PSTL1KEEP</td>
                <td class="feature">
          -
        </td>
              </tr>
              <tr>
                <td class="bitfield">10001</td>
                <td class="symbol">PSTL1STRM</td>
                <td class="feature">
          -
        </td>
              </tr>
              <tr>
                <td class="bitfield">10010</td>
                <td class="symbol">PSTL2KEEP</td>
                <td class="feature">
          -
        </td>
              </tr>
              <tr>
                <td class="bitfield">10011</td>
                <td class="symbol">PSTL2STRM</td>
                <td class="feature">
          -
        </td>
              </tr>
              <tr>
                <td class="bitfield">10100</td>
                <td class="symbol">PSTL3KEEP</td>
                <td class="feature">
          -
        </td>
              </tr>
              <tr>
                <td class="bitfield">10101</td>
                <td class="symbol">PSTL3STRM</td>
                <td class="feature">
          -
        </td>
              </tr>
              <tr>
                <td class="bitfield">10110</td>
                <td class="symbol">PSTSLCKEEP</td>
                <td class="feature">
                  FEAT_PRFMSLC
                </td>
              </tr>
              <tr>
                <td class="bitfield">10111</td>
                <td class="symbol">PSTSLCSTRM</td>
                <td class="feature">
                  FEAT_PRFMSLC
                </td>
              </tr>
            </tbody>
          
        </table>
        For other encodings of the "Rt" field, use &lt;imm5&gt;.
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;imm5&gt;</td><td><a id="Rt_imm5"/>
        
          <p class="aml">Is the prefetch operation encoding as an immediate, in the range 0 to 31, encoded in the "Rt" field.</p>
          <p class="aml">This syntax is only for encodings that are not accessible using &lt;prfop&gt;.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xn|SP&gt;</td><td><a id="XnSP_option"/>
        
          <p class="aml">Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Wm&gt;</td><td><a id="WmOrWZR"/>
        
          <p class="aml">When option&lt;0&gt; is set to 0, is the 32-bit name of the general-purpose index register, encoded in the "Rm" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xm&gt;</td><td><a id="XmOrXZR__2"/>
        
          <p class="aml">When option&lt;0&gt; is set to 1, is the 64-bit name of the general-purpose index register, encoded in the "Rm" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;extend&gt;</td><td><a id="extend_option__3"/>
        <p>Is the index extend/shift specifier, defaulting to LSL, and which must be omitted for the LSL option when &lt;amount&gt; is omitted, 
          encoded in
          <q>option</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">option</th>
                <th class="symbol">&lt;extend&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">010</td>
                <td class="symbol">UXTW</td>
              </tr>
              <tr>
                <td class="bitfield">011</td>
                <td class="symbol">LSL</td>
              </tr>
              <tr>
                <td class="bitfield">110</td>
                <td class="symbol">SXTW</td>
              </tr>
              <tr>
                <td class="bitfield">111</td>
                <td class="symbol">SXTX</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;amount&gt;</td><td><a id="amount_option__6"/>
        <p>Is the index shift amount, optional only when &lt;extend&gt; is not LSL. Where it is permitted to be optional, it defaults to #0. It is 
          encoded in
          <q>S</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">S</th>
                <th class="symbol">&lt;amount&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0</td>
                <td class="symbol">#0</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="symbol">#3</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">var address : bits(64);

let offset : bits(64) = ExtendReg{}(m, extend_type, shift);
let privileged : boolean = PSTATE.EL != <a href="shared_pseudocode.html#global_EL0" title="">EL0</a>;
let accdesc : <a href="shared_pseudocode.html#type_AccessDescriptor" title="">AccessDescriptor</a> = CreateAccDescGPR(MemOp_PREFETCH, nontemporal, privileged,
                                                  tagchecked, t);

if n == 31 then
    address = <a href="shared_pseudocode.html#accessor_SP_1" title="">SP</a>{64}();
else
    address = <a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{64}(n);
end;

address = <a href="shared_pseudocode.html#func_AddressAdd_3" title="">AddressAdd</a>(address, offset, accdesc);

Prefetch(address, t[4:0]);</p>
    </div>
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
