Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 8d369d40f10d42938f32a993cde11218 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testSystem_behav xil_defaultlib.testSystem xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'nreset' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/components/switch/debouncer.v:41]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'nreset' [D:/Documents/_Schoolware/_CU/Y3T1/HWSYNLAB/components/switch/debouncer.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clockDiv
Compiling module xil_defaultlib.singlePulser
Compiling module xil_defaultlib.dFlipFlop
Compiling module xil_defaultlib.debouncer_default
Compiling module xil_defaultlib.ramLIFO
Compiling module xil_defaultlib.segmentDecoder
Compiling module xil_defaultlib.sevenSegModule
Compiling module xil_defaultlib.system_default
Compiling module xil_defaultlib.testSystem
Compiling module xil_defaultlib.glbl
Built simulation snapshot testSystem_behav
