#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1da10f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1da1280 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1d932d0 .functor NOT 1, L_0x1df4d30, C4<0>, C4<0>, C4<0>;
L_0x1df4b10 .functor XOR 2, L_0x1df49b0, L_0x1df4a70, C4<00>, C4<00>;
L_0x1df4c20 .functor XOR 2, L_0x1df4b10, L_0x1df4b80, C4<00>, C4<00>;
v0x1def100_0 .net *"_ivl_10", 1 0, L_0x1df4b80;  1 drivers
v0x1def200_0 .net *"_ivl_12", 1 0, L_0x1df4c20;  1 drivers
v0x1def2e0_0 .net *"_ivl_2", 1 0, L_0x1df2470;  1 drivers
v0x1def3a0_0 .net *"_ivl_4", 1 0, L_0x1df49b0;  1 drivers
v0x1def480_0 .net *"_ivl_6", 1 0, L_0x1df4a70;  1 drivers
v0x1def5b0_0 .net *"_ivl_8", 1 0, L_0x1df4b10;  1 drivers
v0x1def690_0 .net "a", 0 0, v0x1deb430_0;  1 drivers
v0x1def730_0 .net "b", 0 0, v0x1deb4d0_0;  1 drivers
v0x1def7d0_0 .net "c", 0 0, v0x1deb570_0;  1 drivers
v0x1def870_0 .var "clk", 0 0;
v0x1def910_0 .net "d", 0 0, v0x1deb6b0_0;  1 drivers
v0x1def9b0_0 .net "out_pos_dut", 0 0, L_0x1df4830;  1 drivers
v0x1defa50_0 .net "out_pos_ref", 0 0, L_0x1df0f80;  1 drivers
v0x1defaf0_0 .net "out_sop_dut", 0 0, L_0x1df2980;  1 drivers
v0x1defb90_0 .net "out_sop_ref", 0 0, L_0x1dc5be0;  1 drivers
v0x1defc30_0 .var/2u "stats1", 223 0;
v0x1defcd0_0 .var/2u "strobe", 0 0;
v0x1defd70_0 .net "tb_match", 0 0, L_0x1df4d30;  1 drivers
v0x1defe40_0 .net "tb_mismatch", 0 0, L_0x1d932d0;  1 drivers
v0x1defee0_0 .net "wavedrom_enable", 0 0, v0x1deb980_0;  1 drivers
v0x1deffb0_0 .net "wavedrom_title", 511 0, v0x1deba20_0;  1 drivers
L_0x1df2470 .concat [ 1 1 0 0], L_0x1df0f80, L_0x1dc5be0;
L_0x1df49b0 .concat [ 1 1 0 0], L_0x1df0f80, L_0x1dc5be0;
L_0x1df4a70 .concat [ 1 1 0 0], L_0x1df4830, L_0x1df2980;
L_0x1df4b80 .concat [ 1 1 0 0], L_0x1df0f80, L_0x1dc5be0;
L_0x1df4d30 .cmp/eeq 2, L_0x1df2470, L_0x1df4c20;
S_0x1da1410 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1da1280;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1d936b0 .functor AND 1, v0x1deb570_0, v0x1deb6b0_0, C4<1>, C4<1>;
L_0x1d93a90 .functor NOT 1, v0x1deb430_0, C4<0>, C4<0>, C4<0>;
L_0x1d93e70 .functor NOT 1, v0x1deb4d0_0, C4<0>, C4<0>, C4<0>;
L_0x1d940f0 .functor AND 1, L_0x1d93a90, L_0x1d93e70, C4<1>, C4<1>;
L_0x1dabc80 .functor AND 1, L_0x1d940f0, v0x1deb570_0, C4<1>, C4<1>;
L_0x1dc5be0 .functor OR 1, L_0x1d936b0, L_0x1dabc80, C4<0>, C4<0>;
L_0x1df0400 .functor NOT 1, v0x1deb4d0_0, C4<0>, C4<0>, C4<0>;
L_0x1df0470 .functor OR 1, L_0x1df0400, v0x1deb6b0_0, C4<0>, C4<0>;
L_0x1df0580 .functor AND 1, v0x1deb570_0, L_0x1df0470, C4<1>, C4<1>;
L_0x1df0640 .functor NOT 1, v0x1deb430_0, C4<0>, C4<0>, C4<0>;
L_0x1df0710 .functor OR 1, L_0x1df0640, v0x1deb4d0_0, C4<0>, C4<0>;
L_0x1df0780 .functor AND 1, L_0x1df0580, L_0x1df0710, C4<1>, C4<1>;
L_0x1df0900 .functor NOT 1, v0x1deb4d0_0, C4<0>, C4<0>, C4<0>;
L_0x1df0970 .functor OR 1, L_0x1df0900, v0x1deb6b0_0, C4<0>, C4<0>;
L_0x1df0890 .functor AND 1, v0x1deb570_0, L_0x1df0970, C4<1>, C4<1>;
L_0x1df0b00 .functor NOT 1, v0x1deb430_0, C4<0>, C4<0>, C4<0>;
L_0x1df0c00 .functor OR 1, L_0x1df0b00, v0x1deb6b0_0, C4<0>, C4<0>;
L_0x1df0cc0 .functor AND 1, L_0x1df0890, L_0x1df0c00, C4<1>, C4<1>;
L_0x1df0e70 .functor XNOR 1, L_0x1df0780, L_0x1df0cc0, C4<0>, C4<0>;
v0x1d92c00_0 .net *"_ivl_0", 0 0, L_0x1d936b0;  1 drivers
v0x1d93000_0 .net *"_ivl_12", 0 0, L_0x1df0400;  1 drivers
v0x1d933e0_0 .net *"_ivl_14", 0 0, L_0x1df0470;  1 drivers
v0x1d937c0_0 .net *"_ivl_16", 0 0, L_0x1df0580;  1 drivers
v0x1d93ba0_0 .net *"_ivl_18", 0 0, L_0x1df0640;  1 drivers
v0x1d93f80_0 .net *"_ivl_2", 0 0, L_0x1d93a90;  1 drivers
v0x1d94200_0 .net *"_ivl_20", 0 0, L_0x1df0710;  1 drivers
v0x1de99a0_0 .net *"_ivl_24", 0 0, L_0x1df0900;  1 drivers
v0x1de9a80_0 .net *"_ivl_26", 0 0, L_0x1df0970;  1 drivers
v0x1de9b60_0 .net *"_ivl_28", 0 0, L_0x1df0890;  1 drivers
v0x1de9c40_0 .net *"_ivl_30", 0 0, L_0x1df0b00;  1 drivers
v0x1de9d20_0 .net *"_ivl_32", 0 0, L_0x1df0c00;  1 drivers
v0x1de9e00_0 .net *"_ivl_36", 0 0, L_0x1df0e70;  1 drivers
L_0x7f5e90577018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1de9ec0_0 .net *"_ivl_38", 0 0, L_0x7f5e90577018;  1 drivers
v0x1de9fa0_0 .net *"_ivl_4", 0 0, L_0x1d93e70;  1 drivers
v0x1dea080_0 .net *"_ivl_6", 0 0, L_0x1d940f0;  1 drivers
v0x1dea160_0 .net *"_ivl_8", 0 0, L_0x1dabc80;  1 drivers
v0x1dea240_0 .net "a", 0 0, v0x1deb430_0;  alias, 1 drivers
v0x1dea300_0 .net "b", 0 0, v0x1deb4d0_0;  alias, 1 drivers
v0x1dea3c0_0 .net "c", 0 0, v0x1deb570_0;  alias, 1 drivers
v0x1dea480_0 .net "d", 0 0, v0x1deb6b0_0;  alias, 1 drivers
v0x1dea540_0 .net "out_pos", 0 0, L_0x1df0f80;  alias, 1 drivers
v0x1dea600_0 .net "out_sop", 0 0, L_0x1dc5be0;  alias, 1 drivers
v0x1dea6c0_0 .net "pos0", 0 0, L_0x1df0780;  1 drivers
v0x1dea780_0 .net "pos1", 0 0, L_0x1df0cc0;  1 drivers
L_0x1df0f80 .functor MUXZ 1, L_0x7f5e90577018, L_0x1df0780, L_0x1df0e70, C4<>;
S_0x1dea900 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1da1280;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1deb430_0 .var "a", 0 0;
v0x1deb4d0_0 .var "b", 0 0;
v0x1deb570_0 .var "c", 0 0;
v0x1deb610_0 .net "clk", 0 0, v0x1def870_0;  1 drivers
v0x1deb6b0_0 .var "d", 0 0;
v0x1deb7a0_0 .var/2u "fail", 0 0;
v0x1deb840_0 .var/2u "fail1", 0 0;
v0x1deb8e0_0 .net "tb_match", 0 0, L_0x1df4d30;  alias, 1 drivers
v0x1deb980_0 .var "wavedrom_enable", 0 0;
v0x1deba20_0 .var "wavedrom_title", 511 0;
E_0x1d9fa60/0 .event negedge, v0x1deb610_0;
E_0x1d9fa60/1 .event posedge, v0x1deb610_0;
E_0x1d9fa60 .event/or E_0x1d9fa60/0, E_0x1d9fa60/1;
S_0x1deac30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1dea900;
 .timescale -12 -12;
v0x1deae70_0 .var/2s "i", 31 0;
E_0x1d9f900 .event posedge, v0x1deb610_0;
S_0x1deaf70 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1dea900;
 .timescale -12 -12;
v0x1deb170_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1deb250 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1dea900;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1debc00 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1da1280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1df1130 .functor NOT 1, v0x1deb430_0, C4<0>, C4<0>, C4<0>;
L_0x1df11c0 .functor NOT 1, v0x1deb4d0_0, C4<0>, C4<0>, C4<0>;
L_0x1df1360 .functor AND 1, L_0x1df1130, L_0x1df11c0, C4<1>, C4<1>;
L_0x1df1470 .functor NOT 1, v0x1deb570_0, C4<0>, C4<0>, C4<0>;
L_0x1df1620 .functor AND 1, L_0x1df1360, L_0x1df1470, C4<1>, C4<1>;
L_0x1df1730 .functor NOT 1, v0x1deb6b0_0, C4<0>, C4<0>, C4<0>;
L_0x1df18f0 .functor AND 1, L_0x1df1620, L_0x1df1730, C4<1>, C4<1>;
L_0x1df1a00 .functor NOT 1, v0x1deb430_0, C4<0>, C4<0>, C4<0>;
L_0x1df1bd0 .functor NOT 1, v0x1deb4d0_0, C4<0>, C4<0>, C4<0>;
L_0x1df1c40 .functor AND 1, L_0x1df1a00, L_0x1df1bd0, C4<1>, C4<1>;
L_0x1df1db0 .functor AND 1, L_0x1df1c40, v0x1deb570_0, C4<1>, C4<1>;
L_0x1df1e20 .functor NOT 1, v0x1deb6b0_0, C4<0>, C4<0>, C4<0>;
L_0x1df1f00 .functor AND 1, L_0x1df1db0, L_0x1df1e20, C4<1>, C4<1>;
L_0x1df2010 .functor OR 1, L_0x1df18f0, L_0x1df1f00, C4<0>, C4<0>;
L_0x1df1e90 .functor NOT 1, v0x1deb430_0, C4<0>, C4<0>, C4<0>;
L_0x1df21a0 .functor AND 1, L_0x1df1e90, v0x1deb4d0_0, C4<1>, C4<1>;
L_0x1df22f0 .functor AND 1, L_0x1df21a0, v0x1deb570_0, C4<1>, C4<1>;
L_0x1df23b0 .functor AND 1, L_0x1df22f0, v0x1deb6b0_0, C4<1>, C4<1>;
L_0x1df2510 .functor OR 1, L_0x1df2010, L_0x1df23b0, C4<0>, C4<0>;
L_0x1df2620 .functor AND 1, v0x1deb430_0, v0x1deb4d0_0, C4<1>, C4<1>;
L_0x1df2740 .functor AND 1, L_0x1df2620, v0x1deb570_0, C4<1>, C4<1>;
L_0x1df2800 .functor AND 1, L_0x1df2740, v0x1deb6b0_0, C4<1>, C4<1>;
L_0x1df2980 .functor OR 1, L_0x1df2510, L_0x1df2800, C4<0>, C4<0>;
L_0x1df2ae0 .functor NOT 1, v0x1deb430_0, C4<0>, C4<0>, C4<0>;
L_0x1df2c20 .functor NOT 1, v0x1deb4d0_0, C4<0>, C4<0>, C4<0>;
L_0x1df2c90 .functor OR 1, L_0x1df2ae0, L_0x1df2c20, C4<0>, C4<0>;
L_0x1df2e80 .functor NOT 1, v0x1deb570_0, C4<0>, C4<0>, C4<0>;
L_0x1df2ef0 .functor OR 1, L_0x1df2c90, L_0x1df2e80, C4<0>, C4<0>;
L_0x1df30f0 .functor NOT 1, v0x1deb6b0_0, C4<0>, C4<0>, C4<0>;
L_0x1df3160 .functor OR 1, L_0x1df2ef0, L_0x1df30f0, C4<0>, C4<0>;
L_0x1df3370 .functor NOT 1, v0x1deb430_0, C4<0>, C4<0>, C4<0>;
L_0x1df33e0 .functor NOT 1, v0x1deb4d0_0, C4<0>, C4<0>, C4<0>;
L_0x1df3560 .functor OR 1, L_0x1df3370, L_0x1df33e0, C4<0>, C4<0>;
L_0x1df3670 .functor OR 1, L_0x1df3560, v0x1deb570_0, C4<0>, C4<0>;
L_0x1df3850 .functor OR 1, L_0x1df3670, v0x1deb6b0_0, C4<0>, C4<0>;
L_0x1df3910 .functor AND 1, L_0x1df3160, L_0x1df3850, C4<1>, C4<1>;
L_0x1df3b50 .functor NOT 1, v0x1deb4d0_0, C4<0>, C4<0>, C4<0>;
L_0x1df3bc0 .functor OR 1, v0x1deb430_0, L_0x1df3b50, C4<0>, C4<0>;
L_0x1df3a20 .functor NOT 1, v0x1deb570_0, C4<0>, C4<0>, C4<0>;
L_0x1df3a90 .functor OR 1, L_0x1df3bc0, L_0x1df3a20, C4<0>, C4<0>;
L_0x1df3f60 .functor OR 1, L_0x1df3a90, v0x1deb6b0_0, C4<0>, C4<0>;
L_0x1df4020 .functor AND 1, L_0x1df3910, L_0x1df3f60, C4<1>, C4<1>;
L_0x1df4290 .functor OR 1, v0x1deb430_0, v0x1deb4d0_0, C4<0>, C4<0>;
L_0x1df4300 .functor OR 1, L_0x1df4290, v0x1deb570_0, C4<0>, C4<0>;
L_0x1df4530 .functor NOT 1, v0x1deb6b0_0, C4<0>, C4<0>, C4<0>;
L_0x1df45a0 .functor OR 1, L_0x1df4300, L_0x1df4530, C4<0>, C4<0>;
L_0x1df4830 .functor AND 1, L_0x1df4020, L_0x1df45a0, C4<1>, C4<1>;
v0x1debdc0_0 .net *"_ivl_0", 0 0, L_0x1df1130;  1 drivers
v0x1debea0_0 .net *"_ivl_10", 0 0, L_0x1df1730;  1 drivers
v0x1debf80_0 .net *"_ivl_12", 0 0, L_0x1df18f0;  1 drivers
v0x1dec070_0 .net *"_ivl_14", 0 0, L_0x1df1a00;  1 drivers
v0x1dec150_0 .net *"_ivl_16", 0 0, L_0x1df1bd0;  1 drivers
v0x1dec280_0 .net *"_ivl_18", 0 0, L_0x1df1c40;  1 drivers
v0x1dec360_0 .net *"_ivl_2", 0 0, L_0x1df11c0;  1 drivers
v0x1dec440_0 .net *"_ivl_20", 0 0, L_0x1df1db0;  1 drivers
v0x1dec520_0 .net *"_ivl_22", 0 0, L_0x1df1e20;  1 drivers
v0x1dec690_0 .net *"_ivl_24", 0 0, L_0x1df1f00;  1 drivers
v0x1dec770_0 .net *"_ivl_26", 0 0, L_0x1df2010;  1 drivers
v0x1dec850_0 .net *"_ivl_28", 0 0, L_0x1df1e90;  1 drivers
v0x1dec930_0 .net *"_ivl_30", 0 0, L_0x1df21a0;  1 drivers
v0x1deca10_0 .net *"_ivl_32", 0 0, L_0x1df22f0;  1 drivers
v0x1decaf0_0 .net *"_ivl_34", 0 0, L_0x1df23b0;  1 drivers
v0x1decbd0_0 .net *"_ivl_36", 0 0, L_0x1df2510;  1 drivers
v0x1deccb0_0 .net *"_ivl_38", 0 0, L_0x1df2620;  1 drivers
v0x1decea0_0 .net *"_ivl_4", 0 0, L_0x1df1360;  1 drivers
v0x1decf80_0 .net *"_ivl_40", 0 0, L_0x1df2740;  1 drivers
v0x1ded060_0 .net *"_ivl_42", 0 0, L_0x1df2800;  1 drivers
v0x1ded140_0 .net *"_ivl_46", 0 0, L_0x1df2ae0;  1 drivers
v0x1ded220_0 .net *"_ivl_48", 0 0, L_0x1df2c20;  1 drivers
v0x1ded300_0 .net *"_ivl_50", 0 0, L_0x1df2c90;  1 drivers
v0x1ded3e0_0 .net *"_ivl_52", 0 0, L_0x1df2e80;  1 drivers
v0x1ded4c0_0 .net *"_ivl_54", 0 0, L_0x1df2ef0;  1 drivers
v0x1ded5a0_0 .net *"_ivl_56", 0 0, L_0x1df30f0;  1 drivers
v0x1ded680_0 .net *"_ivl_58", 0 0, L_0x1df3160;  1 drivers
v0x1ded760_0 .net *"_ivl_6", 0 0, L_0x1df1470;  1 drivers
v0x1ded840_0 .net *"_ivl_60", 0 0, L_0x1df3370;  1 drivers
v0x1ded920_0 .net *"_ivl_62", 0 0, L_0x1df33e0;  1 drivers
v0x1deda00_0 .net *"_ivl_64", 0 0, L_0x1df3560;  1 drivers
v0x1dedae0_0 .net *"_ivl_66", 0 0, L_0x1df3670;  1 drivers
v0x1dedbc0_0 .net *"_ivl_68", 0 0, L_0x1df3850;  1 drivers
v0x1dedeb0_0 .net *"_ivl_70", 0 0, L_0x1df3910;  1 drivers
v0x1dedf90_0 .net *"_ivl_72", 0 0, L_0x1df3b50;  1 drivers
v0x1dee070_0 .net *"_ivl_74", 0 0, L_0x1df3bc0;  1 drivers
v0x1dee150_0 .net *"_ivl_76", 0 0, L_0x1df3a20;  1 drivers
v0x1dee230_0 .net *"_ivl_78", 0 0, L_0x1df3a90;  1 drivers
v0x1dee310_0 .net *"_ivl_8", 0 0, L_0x1df1620;  1 drivers
v0x1dee3f0_0 .net *"_ivl_80", 0 0, L_0x1df3f60;  1 drivers
v0x1dee4d0_0 .net *"_ivl_82", 0 0, L_0x1df4020;  1 drivers
v0x1dee5b0_0 .net *"_ivl_84", 0 0, L_0x1df4290;  1 drivers
v0x1dee690_0 .net *"_ivl_86", 0 0, L_0x1df4300;  1 drivers
v0x1dee770_0 .net *"_ivl_88", 0 0, L_0x1df4530;  1 drivers
v0x1dee850_0 .net *"_ivl_90", 0 0, L_0x1df45a0;  1 drivers
v0x1dee930_0 .net "a", 0 0, v0x1deb430_0;  alias, 1 drivers
v0x1dee9d0_0 .net "b", 0 0, v0x1deb4d0_0;  alias, 1 drivers
v0x1deeac0_0 .net "c", 0 0, v0x1deb570_0;  alias, 1 drivers
v0x1deebb0_0 .net "d", 0 0, v0x1deb6b0_0;  alias, 1 drivers
v0x1deeca0_0 .net "out_pos", 0 0, L_0x1df4830;  alias, 1 drivers
v0x1deed60_0 .net "out_sop", 0 0, L_0x1df2980;  alias, 1 drivers
S_0x1deeee0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1da1280;
 .timescale -12 -12;
E_0x1d889f0 .event anyedge, v0x1defcd0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1defcd0_0;
    %nor/r;
    %assign/vec4 v0x1defcd0_0, 0;
    %wait E_0x1d889f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1dea900;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1deb7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1deb840_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1dea900;
T_4 ;
    %wait E_0x1d9fa60;
    %load/vec4 v0x1deb8e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1deb7a0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1dea900;
T_5 ;
    %wait E_0x1d9f900;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1deb6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1deb570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1deb4d0_0, 0;
    %assign/vec4 v0x1deb430_0, 0;
    %wait E_0x1d9f900;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1deb6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1deb570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1deb4d0_0, 0;
    %assign/vec4 v0x1deb430_0, 0;
    %wait E_0x1d9f900;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1deb6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1deb570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1deb4d0_0, 0;
    %assign/vec4 v0x1deb430_0, 0;
    %wait E_0x1d9f900;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1deb6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1deb570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1deb4d0_0, 0;
    %assign/vec4 v0x1deb430_0, 0;
    %wait E_0x1d9f900;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1deb6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1deb570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1deb4d0_0, 0;
    %assign/vec4 v0x1deb430_0, 0;
    %wait E_0x1d9f900;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1deb6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1deb570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1deb4d0_0, 0;
    %assign/vec4 v0x1deb430_0, 0;
    %wait E_0x1d9f900;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1deb6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1deb570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1deb4d0_0, 0;
    %assign/vec4 v0x1deb430_0, 0;
    %wait E_0x1d9f900;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1deb6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1deb570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1deb4d0_0, 0;
    %assign/vec4 v0x1deb430_0, 0;
    %wait E_0x1d9f900;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1deb6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1deb570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1deb4d0_0, 0;
    %assign/vec4 v0x1deb430_0, 0;
    %wait E_0x1d9f900;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1deb6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1deb570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1deb4d0_0, 0;
    %assign/vec4 v0x1deb430_0, 0;
    %wait E_0x1d9f900;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1deb6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1deb570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1deb4d0_0, 0;
    %assign/vec4 v0x1deb430_0, 0;
    %wait E_0x1d9f900;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1deb6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1deb570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1deb4d0_0, 0;
    %assign/vec4 v0x1deb430_0, 0;
    %wait E_0x1d9f900;
    %load/vec4 v0x1deb7a0_0;
    %store/vec4 v0x1deb840_0, 0, 1;
    %fork t_1, S_0x1deac30;
    %jmp t_0;
    .scope S_0x1deac30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1deae70_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1deae70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1d9f900;
    %load/vec4 v0x1deae70_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1deb6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1deb570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1deb4d0_0, 0;
    %assign/vec4 v0x1deb430_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1deae70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1deae70_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1dea900;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d9fa60;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1deb6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1deb570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1deb4d0_0, 0;
    %assign/vec4 v0x1deb430_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1deb7a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1deb840_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1da1280;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1def870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1defcd0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1da1280;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1def870_0;
    %inv;
    %store/vec4 v0x1def870_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1da1280;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1deb610_0, v0x1defe40_0, v0x1def690_0, v0x1def730_0, v0x1def7d0_0, v0x1def910_0, v0x1defb90_0, v0x1defaf0_0, v0x1defa50_0, v0x1def9b0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1da1280;
T_9 ;
    %load/vec4 v0x1defc30_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1defc30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1defc30_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1defc30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1defc30_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1defc30_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1defc30_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1defc30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1defc30_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1defc30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1da1280;
T_10 ;
    %wait E_0x1d9fa60;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1defc30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1defc30_0, 4, 32;
    %load/vec4 v0x1defd70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1defc30_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1defc30_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1defc30_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1defc30_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1defb90_0;
    %load/vec4 v0x1defb90_0;
    %load/vec4 v0x1defaf0_0;
    %xor;
    %load/vec4 v0x1defb90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1defc30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1defc30_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1defc30_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1defc30_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1defa50_0;
    %load/vec4 v0x1defa50_0;
    %load/vec4 v0x1def9b0_0;
    %xor;
    %load/vec4 v0x1defa50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1defc30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1defc30_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1defc30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1defc30_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/ece241_2013_q2/iter10/response4/top_module.sv";
