INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/shukl/Desktop/From_github/Hardware_development_archive/EclypseZ7/EclypseZ7/EclypseZ7.srcs/sources_1/new/VHDL_SPI_MASTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VHDL_SPI_MASTER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/shukl/Desktop/From_github/Hardware_development_archive/EclypseZ7/EclypseZ7/EclypseZ7.ip_user_files/bd/FPGA_SPI/ip/FPGA_SPI_VHDL_SPI_MASTER_0_0/sim/FPGA_SPI_VHDL_SPI_MASTER_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FPGA_SPI_VHDL_SPI_MASTER_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/shukl/Desktop/From_github/Hardware_development_archive/EclypseZ7/EclypseZ7/EclypseZ7.ip_user_files/bd/FPGA_SPI/sim/FPGA_SPI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FPGA_SPI'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/shukl/Desktop/From_github/Hardware_development_archive/EclypseZ7/EclypseZ7/EclypseZ7.gen/sources_1/bd/FPGA_SPI/hdl/FPGA_SPI_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FPGA_SPI_wrapper'
