// Seed: 3190202848
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_3;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input  wor   id_0,
    output logic id_1,
    input  logic id_2,
    input  wor   id_3,
    output uwire id_4
);
  assign id_1 = 1;
  always if (1) @(1) id_1 <= id_2;
  wire id_6, id_7;
  assign id_7 = id_6;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
