//
// DO NOT EDIT - AUTOMATICALLY GENERATED FROM dev_gc6_island.h
//

//
// Command: //hw/lwgpu/bin/lw_ref_plus.pe dev_gc6_island.h lw_ref_plus_dev_gc6_island.h
//

#define __gm107_dev_gc6_island_h___ADJ                     0x00000000
#define LW_PGC6_HIGH_FIELD                                 0x0010EBFF /* =1108991 */
#define LW_PGC6_LOW_FIELD                                  0x0010E500 /* =1107200 */
#define LW_PGC6_BSI_CTRL_ADJ                               0x0010E500
#define LW_PGC6_BSI_CTRL_MODE_MSK                          0x00000003 /* 1:0 */
#define LW_PGC6_BSI_CTRL_MODE_RMSK                         0x00000003 /* 1:0 */
#define LW_PGC6_BSI_CTRL_MODE_WORD                         0
#define LW_PGC6_BSI_CTRL_MODE_HIGH_FIELD                   0x00000001 /* =1 */
#define LW_PGC6_BSI_CTRL_MODE_LOW_FIELD                    0x00000000 /* =0 */
#define LW_PGC6_BSI_CTRL_MODE_NONE_ADJ                     0x00000000
#define LW_PGC6_BSI_CTRL_MODE__HWRESET_VAL                 0x00000000
#define LW_PGC6_BSI_CTRL_MODE_GC5_ADJ                      0x00000001
#define LW_PGC6_BSI_CTRL_MODE_GC6_ADJ                      0x00000002
#define LW_PGC6_BSI_CTRL_MODE_CYA_ADJ                      0x00000003
#define LW_PGC6_BSI_CTRL_CYA_MSK                           0x00000004 /* 2:2 */
#define LW_PGC6_BSI_CTRL_CYA_RMSK                          0x00000001 /* 2:2 */
#define LW_PGC6_BSI_CTRL_CYA_WORD                          0
#define LW_PGC6_BSI_CTRL_CYA_HIGH_FIELD                    0x00000002 /* =2 */
#define LW_PGC6_BSI_CTRL_CYA_LOW_FIELD                     0x00000002 /* =2 */
#define LW_PGC6_BSI_CTRL_CYA_GC6_ADJ                       0x00000000
#define LW_PGC6_BSI_CTRL_CYA__HWRESET_VAL                  0x00000000
#define LW_PGC6_BSI_CTRL_CYA_GC5_ADJ                       0x00000004
#define LW_PGC6_BSI_CTRL_BSI2SCI_CLKREQ_MSK                0x00000010 /* 4:4 */
#define LW_PGC6_BSI_CTRL_BSI2SCI_CLKREQ_RMSK               0x00000001 /* 4:4 */
#define LW_PGC6_BSI_CTRL_BSI2SCI_CLKREQ_WORD               0
#define LW_PGC6_BSI_CTRL_BSI2SCI_CLKREQ_HIGH_FIELD         0x00000004 /* =4 */
#define LW_PGC6_BSI_CTRL_BSI2SCI_CLKREQ_LOW_FIELD          0x00000004 /* =4 */
#define LW_PGC6_BSI_CTRL_BSI2SCI_CLKREQ_ENABLE_ADJ         0x00000010
#define LW_PGC6_BSI_CTRL_BSI2SCI_CLKREQ__HWRESET_VAL       0x00000001
#define LW_PGC6_BSI_CTRL_BSI2SCI_CLKREQ_DISABLE_ADJ        0x00000000
#define LW_PGC6_BSI_CTRL_BSI2SCI_RXSTAT_MSK                0x00000020 /* 5:5 */
#define LW_PGC6_BSI_CTRL_BSI2SCI_RXSTAT_RMSK               0x00000001 /* 5:5 */
#define LW_PGC6_BSI_CTRL_BSI2SCI_RXSTAT_WORD               0
#define LW_PGC6_BSI_CTRL_BSI2SCI_RXSTAT_HIGH_FIELD         0x00000005 /* =5 */
#define LW_PGC6_BSI_CTRL_BSI2SCI_RXSTAT_LOW_FIELD          0x00000005 /* =5 */
#define LW_PGC6_BSI_CTRL_BSI2SCI_RXSTAT_ENABLE_ADJ         0x00000020
#define LW_PGC6_BSI_CTRL_BSI2SCI_RXSTAT__HWRESET_VAL       0x00000001
#define LW_PGC6_BSI_CTRL_BSI2SCI_RXSTAT_DISABLE_ADJ        0x00000000
#define LW_PGC6_BSI_CTRL_RAMVALID_MSK                      0x00000100 /* 8:8 */
#define LW_PGC6_BSI_CTRL_RAMVALID_RMSK                     0x00000001 /* 8:8 */
#define LW_PGC6_BSI_CTRL_RAMVALID_WORD                     0
#define LW_PGC6_BSI_CTRL_RAMVALID_HIGH_FIELD               0x00000008 /* =8 */
#define LW_PGC6_BSI_CTRL_RAMVALID_LOW_FIELD                0x00000008 /* =8 */
#define LW_PGC6_BSI_CTRL_RAMVALID_FALSE_ADJ                0x00000000
#define LW_PGC6_BSI_CTRL_RAMVALID__HWRESET_VAL             0x00000000
#define LW_PGC6_BSI_CTRL_RAMVALID_TRUE_ADJ                 0x00000100
#define LW_PGC6_BSI_CTRL_SLCGDIS_MSK                       0x00001000 /* 12:12 */
#define LW_PGC6_BSI_CTRL_SLCGDIS_RMSK                      0x00000001 /* 12:12 */
#define LW_PGC6_BSI_CTRL_SLCGDIS_WORD                      0
#define LW_PGC6_BSI_CTRL_SLCGDIS_HIGH_FIELD                0x0000000C /* =12 */
#define LW_PGC6_BSI_CTRL_SLCGDIS_LOW_FIELD                 0x0000000C /* =12 */
#define LW_PGC6_BSI_CTRL_SLCGDIS_FALSE_ADJ                 0x00000000
#define LW_PGC6_BSI_CTRL_SLCGDIS_TRUE_ADJ                  0x00001000
#define LW_PGC6_BSI_CTRL_SLCGDIS__HWRESET_VAL              0x00000001
#define LW_PGC6_BSI_CTRL_MSK                               0x00001137
#define LW_PGC6_BSI_CTRL_READMSK                           0x00001137
#define LW_PGC6_BSI_CTRL_WRITEMSK                          0x00001137
#define LW_PGC6_BSI_CTRL__HWRESET_VAL                      0x00001030
#define LW_PGC6_BSI_PMUTXTRIG_TRIG_MSK                     0x00000001 /* 0:0 */
#define LW_PGC6_BSI_PMUTXTRIG_TRIG_RMSK                    0x00000001 /* 0:0 */
#define LW_PGC6_BSI_PMUTXTRIG_TRIG_WORD                    0
#define LW_PGC6_BSI_PMUTXTRIG_TRIG_HIGH_FIELD              0x00000000 /* =0 */
#define LW_PGC6_BSI_PMUTXTRIG_TRIG_LOW_FIELD               0x00000000 /* =0 */
#define LW_PGC6_BSI_PMUTXTRIG_TRIG_FALSE_ADJ               0x00000000
#define LW_PGC6_BSI_PMUTXTRIG_TRIG__HWRESET_VAL            0x00000000
#define LW_PGC6_BSI_PMUTXTRIG_TRIG_TRUE_ADJ                0x00000001
#define LW_PGC6_BSI_PMUTXTRIG_MSK                          0x00000001
#define LW_PGC6_BSI_PMUTXTRIG_READMSK                      0x00000001
#define LW_PGC6_BSI_PMUTXTRIG_WRITEMSK                     0x00000001
#define LW_PGC6_BSI_PMUTXTRIG__HWRESET_VAL                 0x00000000
#define LW_PGC6_BSI_BOOTPHASES_GC5START_MSK                0x0000001F /* 4:0 */
#define LW_PGC6_BSI_BOOTPHASES_GC5START_RMSK               0x0000001F /* 4:0 */
#define LW_PGC6_BSI_BOOTPHASES_GC5START_WORD               0
#define LW_PGC6_BSI_BOOTPHASES_GC5START_HIGH_FIELD         0x00000004 /* =4 */
#define LW_PGC6_BSI_BOOTPHASES_GC5START_LOW_FIELD          0x00000000 /* =0 */
#define LW_PGC6_BSI_BOOTPHASES_GC5START_INIT_ADJ           0x00000000
#define LW_PGC6_BSI_BOOTPHASES_GC5START__HWRESET_VAL       0x00000000
#define LW_PGC6_BSI_BOOTPHASES_GC5STOP_MSK                 0x000003E0 /* 9:5 */
#define LW_PGC6_BSI_BOOTPHASES_GC5STOP_RMSK                0x0000001F /* 9:5 */
#define LW_PGC6_BSI_BOOTPHASES_GC5STOP_WORD                0
#define LW_PGC6_BSI_BOOTPHASES_GC5STOP_HIGH_FIELD          0x00000009 /* =9 */
#define LW_PGC6_BSI_BOOTPHASES_GC5STOP_LOW_FIELD           0x00000005 /* =5 */
#define LW_PGC6_BSI_BOOTPHASES_GC5STOP_INIT_ADJ            0x00000000
#define LW_PGC6_BSI_BOOTPHASES_GC5STOP__HWRESET_VAL        0x00000000
#define LW_PGC6_BSI_BOOTPHASES_GC6START_MSK                0x00007C00 /* 14:10 */
#define LW_PGC6_BSI_BOOTPHASES_GC6START_RMSK               0x0000001F /* 14:10 */
#define LW_PGC6_BSI_BOOTPHASES_GC6START_WORD               0
#define LW_PGC6_BSI_BOOTPHASES_GC6START_HIGH_FIELD         0x0000000E /* =14 */
#define LW_PGC6_BSI_BOOTPHASES_GC6START_LOW_FIELD          0x0000000A /* =10 */
#define LW_PGC6_BSI_BOOTPHASES_GC6START_INIT_ADJ           0x00000000
#define LW_PGC6_BSI_BOOTPHASES_GC6START__HWRESET_VAL       0x00000000
#define LW_PGC6_BSI_BOOTPHASES_GC6STOP_MSK                 0x000F8000 /* 19:15 */
#define LW_PGC6_BSI_BOOTPHASES_GC6STOP_RMSK                0x0000001F /* 19:15 */
#define LW_PGC6_BSI_BOOTPHASES_GC6STOP_WORD                0
#define LW_PGC6_BSI_BOOTPHASES_GC6STOP_HIGH_FIELD          0x00000013 /* =19 */
#define LW_PGC6_BSI_BOOTPHASES_GC6STOP_LOW_FIELD           0x0000000F /* =15 */
#define LW_PGC6_BSI_BOOTPHASES_GC6STOP_INIT_ADJ            0x00000000
#define LW_PGC6_BSI_BOOTPHASES_GC6STOP__HWRESET_VAL        0x00000000
#define LW_PGC6_BSI_BOOTPHASES_ABORTSTART_MSK              0x01F00000 /* 24:20 */
#define LW_PGC6_BSI_BOOTPHASES_ABORTSTART_RMSK             0x0000001F /* 24:20 */
#define LW_PGC6_BSI_BOOTPHASES_ABORTSTART_WORD             0
#define LW_PGC6_BSI_BOOTPHASES_ABORTSTART_HIGH_FIELD       0x00000018 /* =24 */
#define LW_PGC6_BSI_BOOTPHASES_ABORTSTART_LOW_FIELD        0x00000014 /* =20 */
#define LW_PGC6_BSI_BOOTPHASES_ABORTSTART_INIT_ADJ         0x00000000
#define LW_PGC6_BSI_BOOTPHASES_ABORTSTART__HWRESET_VAL     0x00000000
#define LW_PGC6_BSI_BOOTPHASES_ABORTSTOP_MSK               0x3E000000 /* 29:25 */
#define LW_PGC6_BSI_BOOTPHASES_ABORTSTOP_RMSK              0x0000001F /* 29:25 */
#define LW_PGC6_BSI_BOOTPHASES_ABORTSTOP_WORD              0
#define LW_PGC6_BSI_BOOTPHASES_ABORTSTOP_HIGH_FIELD        0x0000001D /* =29 */
#define LW_PGC6_BSI_BOOTPHASES_ABORTSTOP_LOW_FIELD         0x00000019 /* =25 */
#define LW_PGC6_BSI_BOOTPHASES_ABORTSTOP_INIT_ADJ          0x00000000
#define LW_PGC6_BSI_BOOTPHASES_ABORTSTOP__HWRESET_VAL      0x00000000
#define LW_PGC6_BSI_BOOTPHASES_MSK                         0x3FFFFFFF
#define LW_PGC6_BSI_BOOTPHASES_READMSK                     0x3FFFFFFF
#define LW_PGC6_BSI_BOOTPHASES_WRITEMSK                    0x3FFFFFFF
#define LW_PGC6_BSI_BOOTPHASES__HWRESET_VAL                0x00000000
#define LW_PGC6_BSI_RAMCTRL_ADDR_MSK                       0x0000FFFF /* 15:0 */
#define LW_PGC6_BSI_RAMCTRL_ADDR_RMSK                      0x0000FFFF /* 15:0 */
#define LW_PGC6_BSI_RAMCTRL_ADDR_WORD                      0
#define LW_PGC6_BSI_RAMCTRL_ADDR_HIGH_FIELD                0x0000000F /* =15 */
#define LW_PGC6_BSI_RAMCTRL_ADDR_LOW_FIELD                 0x00000000 /* =0 */
#define LW_PGC6_BSI_RAMCTRL_ADDR_INIT_ADJ                  0x00000000
#define LW_PGC6_BSI_RAMCTRL_ADDR__HWRESET_VAL              0x00000000
#define LW_PGC6_BSI_RAMCTRL_RAUTOINCR_MSK                  0x00010000 /* 16:16 */
#define LW_PGC6_BSI_RAMCTRL_RAUTOINCR_RMSK                 0x00000001 /* 16:16 */
#define LW_PGC6_BSI_RAMCTRL_RAUTOINCR_WORD                 0
#define LW_PGC6_BSI_RAMCTRL_RAUTOINCR_HIGH_FIELD           0x00000010 /* =16 */
#define LW_PGC6_BSI_RAMCTRL_RAUTOINCR_LOW_FIELD            0x00000010 /* =16 */
#define LW_PGC6_BSI_RAMCTRL_RAUTOINCR_DISABLE_ADJ          0x00000000
#define LW_PGC6_BSI_RAMCTRL_RAUTOINCR__HWRESET_VAL         0x00000000
#define LW_PGC6_BSI_RAMCTRL_RAUTOINCR_ENABLE_ADJ           0x00010000
#define LW_PGC6_BSI_RAMCTRL_WAUTOINCR_MSK                  0x00100000 /* 20:20 */
#define LW_PGC6_BSI_RAMCTRL_WAUTOINCR_RMSK                 0x00000001 /* 20:20 */
#define LW_PGC6_BSI_RAMCTRL_WAUTOINCR_WORD                 0
#define LW_PGC6_BSI_RAMCTRL_WAUTOINCR_HIGH_FIELD           0x00000014 /* =20 */
#define LW_PGC6_BSI_RAMCTRL_WAUTOINCR_LOW_FIELD            0x00000014 /* =20 */
#define LW_PGC6_BSI_RAMCTRL_WAUTOINCR_DISABLE_ADJ          0x00000000
#define LW_PGC6_BSI_RAMCTRL_WAUTOINCR__HWRESET_VAL         0x00000000
#define LW_PGC6_BSI_RAMCTRL_WAUTOINCR_ENABLE_ADJ           0x00100000
#define LW_PGC6_BSI_RAMCTRL_MSK                            0x0011FFFF
#define LW_PGC6_BSI_RAMCTRL_READMSK                        0x0011FFFF
#define LW_PGC6_BSI_RAMCTRL_WRITEMSK                       0x0011FFFF
#define LW_PGC6_BSI_RAMCTRL__HWRESET_VAL                   0x00000000
#define LW_PGC6_BSI_RAMDATA_DATA_MSK                       0xFFFFFFFF /* 31:0 */
#define LW_PGC6_BSI_RAMDATA_DATA_RMSK                      0xFFFFFFFF /* 31:0 */
#define LW_PGC6_BSI_RAMDATA_DATA_WORD                      0
#define LW_PGC6_BSI_RAMDATA_DATA_HIGH_FIELD                0x0000001F /* =31 */
#define LW_PGC6_BSI_RAMDATA_DATA_LOW_FIELD                 0x00000000 /* =0 */
#define LW_PGC6_BSI_RAMDATA_DATA_INIT_ADJ                  0x00000000
#define LW_PGC6_BSI_RAMDATA_DATA__HWRESET_VAL              0x00000000
#define LW_PGC6_BSI_RAMDATA_IMEM0_SRCADDR_MSK              0x0000FFFF /* 15:0 */
#define LW_PGC6_BSI_RAMDATA_IMEM0_SRCADDR_RMSK             0x0000FFFF /* 15:0 */
#define LW_PGC6_BSI_RAMDATA_IMEM0_SRCADDR_WORD             0
#define LW_PGC6_BSI_RAMDATA_IMEM0_SRCADDR_HIGH_FIELD       0x0000000F /* =15 */
#define LW_PGC6_BSI_RAMDATA_IMEM0_SRCADDR_LOW_FIELD        0x00000000 /* =0 */
#define LW_PGC6_BSI_RAMDATA_IMEM0_SIZE_MSK                 0xFFFF0000 /* 31:16 */
#define LW_PGC6_BSI_RAMDATA_IMEM0_SIZE_RMSK                0x0000FFFF /* 31:16 */
#define LW_PGC6_BSI_RAMDATA_IMEM0_SIZE_WORD                0
#define LW_PGC6_BSI_RAMDATA_IMEM0_SIZE_HIGH_FIELD          0x0000001F /* =31 */
#define LW_PGC6_BSI_RAMDATA_IMEM0_SIZE_LOW_FIELD           0x00000010 /* =16 */
#define LW_PGC6_BSI_RAMDATA_IMEM1_DESTADDR_MSK             0x0000FFFF /* 15:0 */
#define LW_PGC6_BSI_RAMDATA_IMEM1_DESTADDR_RMSK            0x0000FFFF /* 15:0 */
#define LW_PGC6_BSI_RAMDATA_IMEM1_DESTADDR_WORD            0
#define LW_PGC6_BSI_RAMDATA_IMEM1_DESTADDR_HIGH_FIELD      0x0000000F /* =15 */
#define LW_PGC6_BSI_RAMDATA_IMEM1_DESTADDR_LOW_FIELD       0x00000000 /* =0 */
#define LW_PGC6_BSI_RAMDATA_IMEM1_TAG_MSK                  0xFFFF0000 /* 31:16 */
#define LW_PGC6_BSI_RAMDATA_IMEM1_TAG_RMSK                 0x0000FFFF /* 31:16 */
#define LW_PGC6_BSI_RAMDATA_IMEM1_TAG_WORD                 0
#define LW_PGC6_BSI_RAMDATA_IMEM1_TAG_HIGH_FIELD           0x0000001F /* =31 */
#define LW_PGC6_BSI_RAMDATA_IMEM1_TAG_LOW_FIELD            0x00000010 /* =16 */
#define LW_PGC6_BSI_RAMDATA_DMEM0_SRCADDR_MSK              0x0000FFFF /* 15:0 */
#define LW_PGC6_BSI_RAMDATA_DMEM0_SRCADDR_RMSK             0x0000FFFF /* 15:0 */
#define LW_PGC6_BSI_RAMDATA_DMEM0_SRCADDR_WORD             0
#define LW_PGC6_BSI_RAMDATA_DMEM0_SRCADDR_HIGH_FIELD       0x0000000F /* =15 */
#define LW_PGC6_BSI_RAMDATA_DMEM0_SRCADDR_LOW_FIELD        0x00000000 /* =0 */
#define LW_PGC6_BSI_RAMDATA_DMEM0_SIZE_MSK                 0xFFFF0000 /* 31:16 */
#define LW_PGC6_BSI_RAMDATA_DMEM0_SIZE_RMSK                0x0000FFFF /* 31:16 */
#define LW_PGC6_BSI_RAMDATA_DMEM0_SIZE_WORD                0
#define LW_PGC6_BSI_RAMDATA_DMEM0_SIZE_HIGH_FIELD          0x0000001F /* =31 */
#define LW_PGC6_BSI_RAMDATA_DMEM0_SIZE_LOW_FIELD           0x00000010 /* =16 */
#define LW_PGC6_BSI_RAMDATA_DMEM1_DESTADDR_MSK             0x0000FFFF /* 15:0 */
#define LW_PGC6_BSI_RAMDATA_DMEM1_DESTADDR_RMSK            0x0000FFFF /* 15:0 */
#define LW_PGC6_BSI_RAMDATA_DMEM1_DESTADDR_WORD            0
#define LW_PGC6_BSI_RAMDATA_DMEM1_DESTADDR_HIGH_FIELD      0x0000000F /* =15 */
#define LW_PGC6_BSI_RAMDATA_DMEM1_DESTADDR_LOW_FIELD       0x00000000 /* =0 */
#define LW_PGC6_BSI_RAMDATA_PRIV_SRCADDR_MSK               0x0000FFFF /* 15:0 */
#define LW_PGC6_BSI_RAMDATA_PRIV_SRCADDR_RMSK              0x0000FFFF /* 15:0 */
#define LW_PGC6_BSI_RAMDATA_PRIV_SRCADDR_WORD              0
#define LW_PGC6_BSI_RAMDATA_PRIV_SRCADDR_HIGH_FIELD        0x0000000F /* =15 */
#define LW_PGC6_BSI_RAMDATA_PRIV_SRCADDR_LOW_FIELD         0x00000000 /* =0 */
#define LW_PGC6_BSI_RAMDATA_PRIV_NUMWRITES_MSK             0xFFFF0000 /* 31:16 */
#define LW_PGC6_BSI_RAMDATA_PRIV_NUMWRITES_RMSK            0x0000FFFF /* 31:16 */
#define LW_PGC6_BSI_RAMDATA_PRIV_NUMWRITES_WORD            0
#define LW_PGC6_BSI_RAMDATA_PRIV_NUMWRITES_HIGH_FIELD      0x0000001F /* =31 */
#define LW_PGC6_BSI_RAMDATA_PRIV_NUMWRITES_LOW_FIELD       0x00000010 /* =16 */
#define LW_PGC6_BSI_RAMDATA_MSK                            0xFFFFFFFF
#define LW_PGC6_BSI_RAMDATA_READMSK                        0xFFFFFFFF
#define LW_PGC6_BSI_RAMDATA_WRITEMSK                       0xFFFFFFFF
#define LW_PGC6_BSI_RAMDATA__HWRESET_VAL                   0x00000000
#define LW_PGC6_BSI_PADCTRL_OVERRIDE_MSK                   0x00000001 /* 0:0 */
#define LW_PGC6_BSI_PADCTRL_OVERRIDE_RMSK                  0x00000001 /* 0:0 */
#define LW_PGC6_BSI_PADCTRL_OVERRIDE_WORD                  0
#define LW_PGC6_BSI_PADCTRL_OVERRIDE_HIGH_FIELD            0x00000000 /* =0 */
#define LW_PGC6_BSI_PADCTRL_OVERRIDE_LOW_FIELD             0x00000000 /* =0 */
#define LW_PGC6_BSI_PADCTRL_OVERRIDE_DISABLE_ADJ           0x00000000
#define LW_PGC6_BSI_PADCTRL_OVERRIDE__HWRESET_VAL          0x00000000
#define LW_PGC6_BSI_PADCTRL_OVERRIDE_ENABLE_ADJ            0x00000001
#define LW_PGC6_BSI_PADCTRL_PADSUSPEND_MSK                 0x00000002 /* 1:1 */
#define LW_PGC6_BSI_PADCTRL_PADSUSPEND_RMSK                0x00000001 /* 1:1 */
#define LW_PGC6_BSI_PADCTRL_PADSUSPEND_WORD                0
#define LW_PGC6_BSI_PADCTRL_PADSUSPEND_HIGH_FIELD          0x00000001 /* =1 */
#define LW_PGC6_BSI_PADCTRL_PADSUSPEND_LOW_FIELD           0x00000001 /* =1 */
#define LW_PGC6_BSI_PADCTRL_PADSUSPEND_DISABLE_ADJ         0x00000000
#define LW_PGC6_BSI_PADCTRL_PADSUSPEND__HWRESET_VAL        0x00000000
#define LW_PGC6_BSI_PADCTRL_PADSUSPEND_ENABLE_ADJ          0x00000002
#define LW_PGC6_BSI_PADCTRL_PEXLPMODE_MSK                  0x00000004 /* 2:2 */
#define LW_PGC6_BSI_PADCTRL_PEXLPMODE_RMSK                 0x00000001 /* 2:2 */
#define LW_PGC6_BSI_PADCTRL_PEXLPMODE_WORD                 0
#define LW_PGC6_BSI_PADCTRL_PEXLPMODE_HIGH_FIELD           0x00000002 /* =2 */
#define LW_PGC6_BSI_PADCTRL_PEXLPMODE_LOW_FIELD            0x00000002 /* =2 */
#define LW_PGC6_BSI_PADCTRL_PEXLPMODE_DISABLE_ADJ          0x00000000
#define LW_PGC6_BSI_PADCTRL_PEXLPMODE__HWRESET_VAL         0x00000000
#define LW_PGC6_BSI_PADCTRL_PEXLPMODE_ENABLE_ADJ           0x00000004
#define LW_PGC6_BSI_PADCTRL_CLKREQEN_MSK                   0x00000008 /* 3:3 */
#define LW_PGC6_BSI_PADCTRL_CLKREQEN_RMSK                  0x00000001 /* 3:3 */
#define LW_PGC6_BSI_PADCTRL_CLKREQEN_WORD                  0
#define LW_PGC6_BSI_PADCTRL_CLKREQEN_HIGH_FIELD            0x00000003 /* =3 */
#define LW_PGC6_BSI_PADCTRL_CLKREQEN_LOW_FIELD             0x00000003 /* =3 */
#define LW_PGC6_BSI_PADCTRL_CLKREQEN_ENABLE_ADJ            0x00000000
#define LW_PGC6_BSI_PADCTRL_CLKREQEN_DISABLE_ADJ           0x00000008
#define LW_PGC6_BSI_PADCTRL_CLKREQEN__HWRESET_VAL          0x00000001
#define LW_PGC6_BSI_PADCTRL_MSK                            0x0000000F
#define LW_PGC6_BSI_PADCTRL_READMSK                        0x0000000F
#define LW_PGC6_BSI_PADCTRL_WRITEMSK                       0x0000000F
#define LW_PGC6_BSI_PADCTRL__HWRESET_VAL                   0x00000008
#define LW_PGC6_BSI_SPARE_VAL_MSK                          0x000000FF /* 7:0 */
#define LW_PGC6_BSI_SPARE_VAL_RMSK                         0x000000FF /* 7:0 */
#define LW_PGC6_BSI_SPARE_VAL_WORD                         0
#define LW_PGC6_BSI_SPARE_VAL_HIGH_FIELD                   0x00000007 /* =7 */
#define LW_PGC6_BSI_SPARE_VAL_LOW_FIELD                    0x00000000 /* =0 */
#define LW_PGC6_BSI_SPARE_VAL_INIT_ADJ                     0x000000F0
#define LW_PGC6_BSI_SPARE_VAL__HWRESET_VAL                 0x000000f0
#define LW_PGC6_BSI_SPARE_MSK                              0x000000FF
#define LW_PGC6_BSI_SPARE_READMSK                          0x000000FF
#define LW_PGC6_BSI_SPARE_WRITEMSK                         0x000000FF
#define LW_PGC6_BSI_SPARE__HWRESET_VAL                     0x000000F0
#define LW_PGC6_BSI_ANALOGCTRL_VAUXSVAL_MSK                0x00000007 /* 2:0 */
#define LW_PGC6_BSI_ANALOGCTRL_VAUXSVAL_RMSK               0x00000007 /* 2:0 */
#define LW_PGC6_BSI_ANALOGCTRL_VAUXSVAL_WORD               0
#define LW_PGC6_BSI_ANALOGCTRL_VAUXSVAL_HIGH_FIELD         0x00000002 /* =2 */
#define LW_PGC6_BSI_ANALOGCTRL_VAUXSVAL_LOW_FIELD          0x00000000 /* =0 */
#define LW_PGC6_BSI_ANALOGCTRL_VAUXSVAL_MIN_ADJ            0x00000004
#define LW_PGC6_BSI_ANALOGCTRL_VAUXSVAL_MAX_ADJ            0x00000003
#define LW_PGC6_BSI_ANALOGCTRL_VAUXSVAL_NOM_ADJ            0x00000000
#define LW_PGC6_BSI_ANALOGCTRL_VAUXSVAL__HWRESET_VAL       0x00000000
#define LW_PGC6_BSI_ANALOGCTRL_VAUXSVAL_800MV_ADJ          0x00000004
#define LW_PGC6_BSI_ANALOGCTRL_VAUXSVAL_825MV_ADJ          0x00000005
#define LW_PGC6_BSI_ANALOGCTRL_VAUXSVAL_850MV_ADJ          0x00000006
#define LW_PGC6_BSI_ANALOGCTRL_VAUXSVAL_875MV_ADJ          0x00000007
#define LW_PGC6_BSI_ANALOGCTRL_VAUXSVAL_900MV_ADJ          0x00000000
#define LW_PGC6_BSI_ANALOGCTRL_VAUXSVAL_925MV_ADJ          0x00000001
#define LW_PGC6_BSI_ANALOGCTRL_VAUXSVAL_950MV_ADJ          0x00000002
#define LW_PGC6_BSI_ANALOGCTRL_VAUXSVAL_975MV_ADJ          0x00000003
#define LW_PGC6_BSI_ANALOGCTRL_LWVDDTRIP_MSK               0x00000070 /* 6:4 */
#define LW_PGC6_BSI_ANALOGCTRL_LWVDDTRIP_RMSK              0x00000007 /* 6:4 */
#define LW_PGC6_BSI_ANALOGCTRL_LWVDDTRIP_WORD              0
#define LW_PGC6_BSI_ANALOGCTRL_LWVDDTRIP_HIGH_FIELD        0x00000006 /* =6 */
#define LW_PGC6_BSI_ANALOGCTRL_LWVDDTRIP_LOW_FIELD         0x00000004 /* =4 */
#define LW_PGC6_BSI_ANALOGCTRL_LWVDDTRIP_MIN_ADJ           0x00000040
#define LW_PGC6_BSI_ANALOGCTRL_LWVDDTRIP_MAX_ADJ           0x00000030
#define LW_PGC6_BSI_ANALOGCTRL_LWVDDTRIP_NOM_ADJ           0x00000000
#define LW_PGC6_BSI_ANALOGCTRL_LWVDDTRIP__HWRESET_VAL      0x00000000
#define LW_PGC6_BSI_ANALOGCTRL_LWVDDTRIP_530MV_ADJ         0x00000040
#define LW_PGC6_BSI_ANALOGCTRL_LWVDDTRIP_560MV_ADJ         0x00000050
#define LW_PGC6_BSI_ANALOGCTRL_LWVDDTRIP_590MV_ADJ         0x00000060
#define LW_PGC6_BSI_ANALOGCTRL_LWVDDTRIP_620MV_ADJ         0x00000070
#define LW_PGC6_BSI_ANALOGCTRL_LWVDDTRIP_650MV_ADJ         0x00000000
#define LW_PGC6_BSI_ANALOGCTRL_LWVDDTRIP_680MV_ADJ         0x00000010
#define LW_PGC6_BSI_ANALOGCTRL_LWVDDTRIP_710MV_ADJ         0x00000020
#define LW_PGC6_BSI_ANALOGCTRL_LWVDDTRIP_740MV_ADJ         0x00000030
#define LW_PGC6_BSI_ANALOGCTRL_BG_LVL_MSK                  0x00000700 /* 10:8 */
#define LW_PGC6_BSI_ANALOGCTRL_BG_LVL_RMSK                 0x00000007 /* 10:8 */
#define LW_PGC6_BSI_ANALOGCTRL_BG_LVL_WORD                 0
#define LW_PGC6_BSI_ANALOGCTRL_BG_LVL_HIGH_FIELD           0x0000000A /* =10 */
#define LW_PGC6_BSI_ANALOGCTRL_BG_LVL_LOW_FIELD            0x00000008 /* =8 */
#define LW_PGC6_BSI_ANALOGCTRL_BG_LVL_DEFAULT_ADJ          0x00000000
#define LW_PGC6_BSI_ANALOGCTRL_BG_LVL__HWRESET_VAL         0x00000000
#define LW_PGC6_BSI_ANALOGCTRL_TESTPOINT_CNTL_MSK          0x00007000 /* 14:12 */
#define LW_PGC6_BSI_ANALOGCTRL_TESTPOINT_CNTL_RMSK         0x00000007 /* 14:12 */
#define LW_PGC6_BSI_ANALOGCTRL_TESTPOINT_CNTL_WORD         0
#define LW_PGC6_BSI_ANALOGCTRL_TESTPOINT_CNTL_HIGH_FIELD   0x0000000E /* =14 */
#define LW_PGC6_BSI_ANALOGCTRL_TESTPOINT_CNTL_LOW_FIELD    0x0000000C /* =12 */
#define LW_PGC6_BSI_ANALOGCTRL_TESTPOINT_CNTL_VAUXS_OK_ADJ 0x00005000
#define LW_PGC6_BSI_ANALOGCTRL_TESTPOINT_CNTL__HWRESET_VAL 0x00000005
#define LW_PGC6_BSI_ANALOGCTRL_MSK                         0x00007777
#define LW_PGC6_BSI_ANALOGCTRL_READMSK                     0x00007777
#define LW_PGC6_BSI_ANALOGCTRL_WRITEMSK                    0x00007777
#define LW_PGC6_BSI_ANALOGCTRL__HWRESET_VAL                0x00005000
#define LW_PGC6_BSI_SCRATCH_VALUE_MSK                      0xFFFFFFFF /* 31:0 */
#define LW_PGC6_BSI_SCRATCH_VALUE_RMSK                     0xFFFFFFFF /* 31:0 */
#define LW_PGC6_BSI_SCRATCH_VALUE_WORD                     0
#define LW_PGC6_BSI_SCRATCH_VALUE_HIGH_FIELD               0x0000001F /* =31 */
#define LW_PGC6_BSI_SCRATCH_VALUE_LOW_FIELD                0x00000000 /* =0 */
#define LW_PGC6_BSI_SCRATCH_VALUE_INIT_ADJ                 0x00000000
#define LW_PGC6_BSI_SCRATCH_VALUE__HWRESET_VAL             0x00000000
#define LW_PGC6_BSI_SCRATCH_MSK                            0xFFFFFFFF
#define LW_PGC6_BSI_SCRATCH_READMSK                        0xFFFFFFFF
#define LW_PGC6_BSI_SCRATCH_WRITEMSK                       0xFFFFFFFF
#define LW_PGC6_BSI_SCRATCH__HWRESET_VAL                   0x00000000
#define LW_PGC6_BSI_STATUS_TOP_MSK                         0x00000007 /* 2:0 */
#define LW_PGC6_BSI_STATUS_TOP_RMSK                        0x00000007 /* 2:0 */
#define LW_PGC6_BSI_STATUS_TOP_WORD                        0
#define LW_PGC6_BSI_STATUS_TOP_HIGH_FIELD                  0x00000002 /* =2 */
#define LW_PGC6_BSI_STATUS_TOP_LOW_FIELD                   0x00000000 /* =0 */
#define LW_PGC6_BSI_STATUS_TOP_EMPTY_ADJ                   0x00000000
#define LW_PGC6_BSI_STATUS_TOP__HWRESET_VAL                0x00000000
#define LW_PGC6_BSI_STATUS_TOP_ACTIVE_ADJ                  0x00000001
#define LW_PGC6_BSI_STATUS_TOP_STALLED_ADJ                 0x00000005
#define LW_PGC6_BSI_STATUS_PMUINT_MSK                      0x00000070 /* 6:4 */
#define LW_PGC6_BSI_STATUS_PMUINT_RMSK                     0x00000007 /* 6:4 */
#define LW_PGC6_BSI_STATUS_PMUINT_WORD                     0
#define LW_PGC6_BSI_STATUS_PMUINT_HIGH_FIELD               0x00000006 /* =6 */
#define LW_PGC6_BSI_STATUS_PMUINT_LOW_FIELD                0x00000004 /* =4 */
#define LW_PGC6_BSI_STATUS_PMUINT_EMPTY_ADJ                0x00000000
#define LW_PGC6_BSI_STATUS_PMUINT__HWRESET_VAL             0x00000000
#define LW_PGC6_BSI_STATUS_PMUINT_ACTIVE_ADJ               0x00000010
#define LW_PGC6_BSI_STATUS_PMUINT_STALLED_ADJ              0x00000050
#define LW_PGC6_BSI_STATUS_SCIINT_MSK                      0x00000700 /* 10:8 */
#define LW_PGC6_BSI_STATUS_SCIINT_RMSK                     0x00000007 /* 10:8 */
#define LW_PGC6_BSI_STATUS_SCIINT_WORD                     0
#define LW_PGC6_BSI_STATUS_SCIINT_HIGH_FIELD               0x0000000A /* =10 */
#define LW_PGC6_BSI_STATUS_SCIINT_LOW_FIELD                0x00000008 /* =8 */
#define LW_PGC6_BSI_STATUS_SCIINT_EMPTY_ADJ                0x00000000
#define LW_PGC6_BSI_STATUS_SCIINT__HWRESET_VAL             0x00000000
#define LW_PGC6_BSI_STATUS_SCIINT_ACTIVE_ADJ               0x00000100
#define LW_PGC6_BSI_STATUS_SCIINT_STALLED_ADJ              0x00000500
#define LW_PGC6_BSI_STATUS_MSK                             0x00000777
#define LW_PGC6_BSI_STATUS_READMSK                         0x00000777
#define LW_PGC6_BSI_STATUS_WRITEMSK                        0x00000000
#define LW_PGC6_BSI_STATUS__HWRESET_VAL                    0x00000000
#define LW_PGC6_BSI_DEBUG1_MAINFSMSTATE_MSK                0x00000007 /* 2:0 */
#define LW_PGC6_BSI_DEBUG1_MAINFSMSTATE_RMSK               0x00000007 /* 2:0 */
#define LW_PGC6_BSI_DEBUG1_MAINFSMSTATE_WORD               0
#define LW_PGC6_BSI_DEBUG1_MAINFSMSTATE_HIGH_FIELD         0x00000002 /* =2 */
#define LW_PGC6_BSI_DEBUG1_MAINFSMSTATE_LOW_FIELD          0x00000000 /* =0 */
#define LW_PGC6_BSI_DEBUG1_MAINFSMSTATE_INIT_ADJ           0x00000000
#define LW_PGC6_BSI_DEBUG1_MAINFSMSTATE__HWRESET_VAL       0x00000000
#define LW_PGC6_BSI_DEBUG1_SEQFSMSTATE_MSK                 0x000000F0 /* 7:4 */
#define LW_PGC6_BSI_DEBUG1_SEQFSMSTATE_RMSK                0x0000000F /* 7:4 */
#define LW_PGC6_BSI_DEBUG1_SEQFSMSTATE_WORD                0
#define LW_PGC6_BSI_DEBUG1_SEQFSMSTATE_HIGH_FIELD          0x00000007 /* =7 */
#define LW_PGC6_BSI_DEBUG1_SEQFSMSTATE_LOW_FIELD           0x00000004 /* =4 */
#define LW_PGC6_BSI_DEBUG1_SEQFSMSTATE_INIT_ADJ            0x00000000
#define LW_PGC6_BSI_DEBUG1_SEQFSMSTATE__HWRESET_VAL        0x00000000
#define LW_PGC6_BSI_DEBUG1_LASTRAMADDR_MSK                 0x007FFF00 /* 22:8 */
#define LW_PGC6_BSI_DEBUG1_LASTRAMADDR_RMSK                0x00007FFF /* 22:8 */
#define LW_PGC6_BSI_DEBUG1_LASTRAMADDR_WORD                0
#define LW_PGC6_BSI_DEBUG1_LASTRAMADDR_HIGH_FIELD          0x00000016 /* =22 */
#define LW_PGC6_BSI_DEBUG1_LASTRAMADDR_LOW_FIELD           0x00000008 /* =8 */
#define LW_PGC6_BSI_DEBUG1_LASTRAMADDR_INIT_ADJ            0x00000000
#define LW_PGC6_BSI_DEBUG1_LASTRAMADDR__HWRESET_VAL        0x00000000
#define LW_PGC6_BSI_DEBUG1_LWRRBOOTPHASE_MSK               0x1F000000 /* 28:24 */
#define LW_PGC6_BSI_DEBUG1_LWRRBOOTPHASE_RMSK              0x0000001F /* 28:24 */
#define LW_PGC6_BSI_DEBUG1_LWRRBOOTPHASE_WORD              0
#define LW_PGC6_BSI_DEBUG1_LWRRBOOTPHASE_HIGH_FIELD        0x0000001C /* =28 */
#define LW_PGC6_BSI_DEBUG1_LWRRBOOTPHASE_LOW_FIELD         0x00000018 /* =24 */
#define LW_PGC6_BSI_DEBUG1_LWRRBOOTPHASE_MIN_ADJ           0x00000000
#define LW_PGC6_BSI_DEBUG1_LWRRBOOTPHASE__HWRESET_VAL      0x00000000
#define LW_PGC6_BSI_DEBUG1_LWRRBOOTPHASE_MAX_ADJ           0x1F000000
#define LW_PGC6_BSI_DEBUG1_MSK                             0x1F7FFFF7
#define LW_PGC6_BSI_DEBUG1_READMSK                         0x1F7FFFF7
#define LW_PGC6_BSI_DEBUG1_WRITEMSK                        0x00000000
#define LW_PGC6_BSI_DEBUG1__HWRESET_VAL                    0x00000000
#define LW_PGC6_BSI_DEBUG2_LASTSCIMESG_MSK                 0x00000003 /* 1:0 */
#define LW_PGC6_BSI_DEBUG2_LASTSCIMESG_RMSK                0x00000003 /* 1:0 */
#define LW_PGC6_BSI_DEBUG2_LASTSCIMESG_WORD                0
#define LW_PGC6_BSI_DEBUG2_LASTSCIMESG_HIGH_FIELD          0x00000001 /* =1 */
#define LW_PGC6_BSI_DEBUG2_LASTSCIMESG_LOW_FIELD           0x00000000 /* =0 */
#define LW_PGC6_BSI_DEBUG2_LASTSCIMESG_ABORT_ADJ           0x00000000
#define LW_PGC6_BSI_DEBUG2_LASTSCIMESG__HWRESET_VAL        0x00000000
#define LW_PGC6_BSI_DEBUG2_LASTSCIMESG_RESET_ADJ           0x00000001
#define LW_PGC6_BSI_DEBUG2_LASTSCIMESG_GC5_EXIT_ADJ        0x00000002
#define LW_PGC6_BSI_DEBUG2_LASTSCIMESG_GC6_EXIT_ADJ        0x00000003
#define LW_PGC6_BSI_DEBUG2_BSI2SCIEVENT_MSK                0x00000010 /* 4:4 */
#define LW_PGC6_BSI_DEBUG2_BSI2SCIEVENT_RMSK               0x00000001 /* 4:4 */
#define LW_PGC6_BSI_DEBUG2_BSI2SCIEVENT_WORD               0
#define LW_PGC6_BSI_DEBUG2_BSI2SCIEVENT_HIGH_FIELD         0x00000004 /* =4 */
#define LW_PGC6_BSI_DEBUG2_BSI2SCIEVENT_LOW_FIELD          0x00000004 /* =4 */
#define LW_PGC6_BSI_DEBUG2_BSI2SCIEVENT_INIT_ADJ           0x00000000
#define LW_PGC6_BSI_DEBUG2_BSI2SCIEVENT__HWRESET_VAL       0x00000000
#define LW_PGC6_BSI_DEBUG2_CLKREQIN_MSK                    0x00000100 /* 8:8 */
#define LW_PGC6_BSI_DEBUG2_CLKREQIN_RMSK                   0x00000001 /* 8:8 */
#define LW_PGC6_BSI_DEBUG2_CLKREQIN_WORD                   0
#define LW_PGC6_BSI_DEBUG2_CLKREQIN_HIGH_FIELD             0x00000008 /* =8 */
#define LW_PGC6_BSI_DEBUG2_CLKREQIN_LOW_FIELD              0x00000008 /* =8 */
#define LW_PGC6_BSI_DEBUG2_CLKREQIN_INIT_ADJ               0x00000000
#define LW_PGC6_BSI_DEBUG2_CLKREQIN__HWRESET_VAL           0x00000000
#define LW_PGC6_BSI_DEBUG2_RXSTATIDLE_MSK                  0x00001000 /* 12:12 */
#define LW_PGC6_BSI_DEBUG2_RXSTATIDLE_RMSK                 0x00000001 /* 12:12 */
#define LW_PGC6_BSI_DEBUG2_RXSTATIDLE_WORD                 0
#define LW_PGC6_BSI_DEBUG2_RXSTATIDLE_HIGH_FIELD           0x0000000C /* =12 */
#define LW_PGC6_BSI_DEBUG2_RXSTATIDLE_LOW_FIELD            0x0000000C /* =12 */
#define LW_PGC6_BSI_DEBUG2_RXSTATIDLE_INIT_ADJ             0x00000000
#define LW_PGC6_BSI_DEBUG2_RXSTATIDLE__HWRESET_VAL         0x00000000
#define LW_PGC6_BSI_DEBUG2_MSK                             0x00001113
#define LW_PGC6_BSI_DEBUG2_READMSK                         0x00001113
#define LW_PGC6_BSI_DEBUG2_WRITEMSK                        0x00000000
#define LW_PGC6_BSI_DEBUG2__HWRESET_VAL                    0x00000000
#define LW_PGC6_BSI_DEBUG3_LASTSCIPRIV_MSK                 0xFFFFFFFF /* 31:0 */
#define LW_PGC6_BSI_DEBUG3_LASTSCIPRIV_RMSK                0xFFFFFFFF /* 31:0 */
#define LW_PGC6_BSI_DEBUG3_LASTSCIPRIV_WORD                0
#define LW_PGC6_BSI_DEBUG3_LASTSCIPRIV_HIGH_FIELD          0x0000001F /* =31 */
#define LW_PGC6_BSI_DEBUG3_LASTSCIPRIV_LOW_FIELD           0x00000000 /* =0 */
#define LW_PGC6_BSI_DEBUG3_LASTSCIPRIV_INIT_ADJ            0x00000000
#define LW_PGC6_BSI_DEBUG3_LASTSCIPRIV__HWRESET_VAL        0x00000000
#define LW_PGC6_BSI_DEBUG3_MSK                             0xFFFFFFFF
#define LW_PGC6_BSI_DEBUG3_READMSK                         0xFFFFFFFF
#define LW_PGC6_BSI_DEBUG3_WRITEMSK                        0x00000000
#define LW_PGC6_BSI_DEBUG3__HWRESET_VAL                    0x00000000
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_READ_PROTECTION_MSK 0x00000007 /* 2:0 */
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_READ_PROTECTION_RMSK 0x00000007 /* 2:0 */
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_READ_PROTECTION_WORD 0
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_READ_PROTECTION_HIGH_FIELD 0x00000002 /* =2 */
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_READ_PROTECTION_LOW_FIELD 0x00000000 /* =0 */
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_READ_PROTECTION_HW_RESET_ADJ 0x00000007
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_READ_PROTECTION__HWRESET_VAL 7
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_ENABLED_ADJ 0x00000007
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_READ_PROTECTION_ALL_LEVELS_DISABLED_ADJ 0x00000000
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_MSK 0x00000001 /* 0:0 */
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_RMSK 0x00000001 /* 0:0 */
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_WORD 0
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_HIGH_FIELD 0x00000000 /* =0 */
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_LOW_FIELD 0x00000000 /* =0 */
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_ENABLE_ADJ 0x00000001
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL0_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_MSK 0x00000002 /* 1:1 */
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_RMSK 0x00000001 /* 1:1 */
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_WORD 0
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_HIGH_FIELD 0x00000001 /* =1 */
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_LOW_FIELD 0x00000001 /* =1 */
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_ENABLE_ADJ 0x00000002
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL1_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_MSK 0x00000004 /* 2:2 */
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_RMSK 0x00000001 /* 2:2 */
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_WORD 0
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_HIGH_FIELD 0x00000002 /* =2 */
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_LOW_FIELD 0x00000002 /* =2 */
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_ENABLE_ADJ 0x00000004
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_READ_PROTECTION_LEVEL2_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_READ_VIOLATION_MSK 0x00000008 /* 3:3 */
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_READ_VIOLATION_RMSK 0x00000001 /* 3:3 */
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_READ_VIOLATION_WORD 0
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_READ_VIOLATION_HIGH_FIELD 0x00000003 /* =3 */
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_READ_VIOLATION_LOW_FIELD 0x00000003 /* =3 */
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_READ_VIOLATION_REPORT_ERROR_ADJ 0x00000008
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_READ_VIOLATION__HWRESET_VAL 0x00000001
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_READ_VIOLATION_SOLDIER_ON_ADJ 0x00000000
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_WRITE_PROTECTION_MSK 0x00000070 /* 6:4 */
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_WRITE_PROTECTION_RMSK 0x00000007 /* 6:4 */
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_WRITE_PROTECTION_WORD 0
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_WRITE_PROTECTION_HIGH_FIELD 0x00000006 /* =6 */
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LOW_FIELD 0x00000004 /* =4 */
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_WRITE_PROTECTION_HW_RESET_ADJ 0x00000070
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_WRITE_PROTECTION__HWRESET_VAL 7
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_ENABLED_ADJ 0x00000070
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_WRITE_PROTECTION_ALL_LEVELS_DISABLED_ADJ 0x00000000
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_MSK 0x00000010 /* 4:4 */
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_RMSK 0x00000001 /* 4:4 */
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_WORD 0
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_HIGH_FIELD 0x00000004 /* =4 */
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_LOW_FIELD 0x00000004 /* =4 */
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_ENABLE_ADJ 0x00000010
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL0_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_MSK 0x00000020 /* 5:5 */
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_RMSK 0x00000001 /* 5:5 */
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_WORD 0
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_HIGH_FIELD 0x00000005 /* =5 */
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_LOW_FIELD 0x00000005 /* =5 */
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_ENABLE_ADJ 0x00000020
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL1_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_MSK 0x00000040 /* 6:6 */
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_RMSK 0x00000001 /* 6:6 */
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_WORD 0
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_HIGH_FIELD 0x00000006 /* =6 */
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_LOW_FIELD 0x00000006 /* =6 */
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_ENABLE_ADJ 0x00000040
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_WRITE_PROTECTION_LEVEL2_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_WRITE_VIOLATION_MSK 0x00000080 /* 7:7 */
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_WRITE_VIOLATION_RMSK 0x00000001 /* 7:7 */
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_WRITE_VIOLATION_WORD 0
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_WRITE_VIOLATION_HIGH_FIELD 0x00000007 /* =7 */
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_WRITE_VIOLATION_LOW_FIELD 0x00000007 /* =7 */
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_WRITE_VIOLATION_REPORT_ERROR_ADJ 0x00000080
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_WRITE_VIOLATION__HWRESET_VAL 0x00000001
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_WRITE_VIOLATION_SOLDIER_ON_ADJ 0x00000000
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_MSK            0x000000FF
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_READMSK        0x000000FF
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK_WRITEMSK       0x000000FF
#define LW_PGC6_SCI_PROTECT_PRIV_LEVEL_MASK__HWRESET_VAL   0x000000FF
#define LW_PGC6_SCI_CNTL_ENTRY_TRIGGER_MSK                 0x00000003 /* 1:0 */
#define LW_PGC6_SCI_CNTL_ENTRY_TRIGGER_RMSK                0x00000003 /* 1:0 */
#define LW_PGC6_SCI_CNTL_ENTRY_TRIGGER_WORD                0
#define LW_PGC6_SCI_CNTL_ENTRY_TRIGGER_HIGH_FIELD          0x00000001 /* =1 */
#define LW_PGC6_SCI_CNTL_ENTRY_TRIGGER_LOW_FIELD           0x00000000 /* =0 */
#define LW_PGC6_SCI_CNTL_ENTRY_TRIGGER_DONE_ADJ            0x00000000
#define LW_PGC6_SCI_CNTL_ENTRY_TRIGGER__HWRESET_VAL        0x00000000
#define LW_PGC6_SCI_CNTL_ENTRY_TRIGGER_GC5_IN_PROG_ADJ     0x00000001
#define LW_PGC6_SCI_CNTL_ENTRY_TRIGGER_GC6_IN_PROG_ADJ     0x00000002
#define LW_PGC6_SCI_CNTL_ENTRY_TRIGGER_GC5_ADJ             0x00000001
#define LW_PGC6_SCI_CNTL_ENTRY_TRIGGER_GC6_ADJ             0x00000002
#define LW_PGC6_SCI_CNTL_SW_STATUS_COPY_CLEAR_MSK          0x00000010 /* 4:4 */
#define LW_PGC6_SCI_CNTL_SW_STATUS_COPY_CLEAR_RMSK         0x00000001 /* 4:4 */
#define LW_PGC6_SCI_CNTL_SW_STATUS_COPY_CLEAR_WORD         0
#define LW_PGC6_SCI_CNTL_SW_STATUS_COPY_CLEAR_HIGH_FIELD   0x00000004 /* =4 */
#define LW_PGC6_SCI_CNTL_SW_STATUS_COPY_CLEAR_LOW_FIELD    0x00000004 /* =4 */
#define LW_PGC6_SCI_CNTL_SW_STATUS_COPY_CLEAR_DONE_ADJ     0x00000000
#define LW_PGC6_SCI_CNTL_SW_STATUS_COPY_CLEAR__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_CNTL_SW_STATUS_COPY_CLEAR_IN_PROG_ADJ  0x00000010
#define LW_PGC6_SCI_CNTL_SW_STATUS_COPY_CLEAR_TRIGGER_ADJ  0x00000010
#define LW_PGC6_SCI_CNTL_MSK                               0x00000013
#define LW_PGC6_SCI_CNTL_READMSK                           0x00000013
#define LW_PGC6_SCI_CNTL_WRITEMSK                          0x00000013
#define LW_PGC6_SCI_CNTL__HWRESET_VAL                      0x00000000
#define LW_PGC6_SCI_LDO_CNTL_VAUXS_LVL_MSK                 0x00000007 /* 2:0 */
#define LW_PGC6_SCI_LDO_CNTL_VAUXS_LVL_RMSK                0x00000007 /* 2:0 */
#define LW_PGC6_SCI_LDO_CNTL_VAUXS_LVL_WORD                0
#define LW_PGC6_SCI_LDO_CNTL_VAUXS_LVL_HIGH_FIELD          0x00000002 /* =2 */
#define LW_PGC6_SCI_LDO_CNTL_VAUXS_LVL_LOW_FIELD           0x00000000 /* =0 */
#define LW_PGC6_SCI_LDO_CNTL_VAUXS_LVL_800MV_ADJ           0x00000004
#define LW_PGC6_SCI_LDO_CNTL_VAUXS_LVL_825MV_ADJ           0x00000005
#define LW_PGC6_SCI_LDO_CNTL_VAUXS_LVL_850MV_ADJ           0x00000006
#define LW_PGC6_SCI_LDO_CNTL_VAUXS_LVL_875MV_ADJ           0x00000007
#define LW_PGC6_SCI_LDO_CNTL_VAUXS_LVL_900MV_ADJ           0x00000000
#define LW_PGC6_SCI_LDO_CNTL_VAUXS_LVL__HWRESET_VAL        0x00000000
#define LW_PGC6_SCI_LDO_CNTL_VAUXS_LVL_925MV_ADJ           0x00000001
#define LW_PGC6_SCI_LDO_CNTL_VAUXS_LVL_950MV_ADJ           0x00000002
#define LW_PGC6_SCI_LDO_CNTL_VAUXS_LVL_975MV_ADJ           0x00000003
#define LW_PGC6_SCI_LDO_CNTL_LWVDD_OK_LVL_MSK              0x00000070 /* 6:4 */
#define LW_PGC6_SCI_LDO_CNTL_LWVDD_OK_LVL_RMSK             0x00000007 /* 6:4 */
#define LW_PGC6_SCI_LDO_CNTL_LWVDD_OK_LVL_WORD             0
#define LW_PGC6_SCI_LDO_CNTL_LWVDD_OK_LVL_HIGH_FIELD       0x00000006 /* =6 */
#define LW_PGC6_SCI_LDO_CNTL_LWVDD_OK_LVL_LOW_FIELD        0x00000004 /* =4 */
#define LW_PGC6_SCI_LDO_CNTL_LWVDD_OK_LVL_530MV_ADJ        0x00000040
#define LW_PGC6_SCI_LDO_CNTL_LWVDD_OK_LVL_560MV_ADJ        0x00000050
#define LW_PGC6_SCI_LDO_CNTL_LWVDD_OK_LVL_590MV_ADJ        0x00000060
#define LW_PGC6_SCI_LDO_CNTL_LWVDD_OK_LVL_620MV_ADJ        0x00000070
#define LW_PGC6_SCI_LDO_CNTL_LWVDD_OK_LVL_650MV_ADJ        0x00000000
#define LW_PGC6_SCI_LDO_CNTL_LWVDD_OK_LVL__HWRESET_VAL     0x00000000
#define LW_PGC6_SCI_LDO_CNTL_LWVDD_OK_LVL_680MV_ADJ        0x00000010
#define LW_PGC6_SCI_LDO_CNTL_LWVDD_OK_LVL_710MV_ADJ        0x00000020
#define LW_PGC6_SCI_LDO_CNTL_LWVDD_OK_LVL_740MV_ADJ        0x00000030
#define LW_PGC6_SCI_LDO_CNTL_BG_LVL_MSK                    0x00000700 /* 10:8 */
#define LW_PGC6_SCI_LDO_CNTL_BG_LVL_RMSK                   0x00000007 /* 10:8 */
#define LW_PGC6_SCI_LDO_CNTL_BG_LVL_WORD                   0
#define LW_PGC6_SCI_LDO_CNTL_BG_LVL_HIGH_FIELD             0x0000000A /* =10 */
#define LW_PGC6_SCI_LDO_CNTL_BG_LVL_LOW_FIELD              0x00000008 /* =8 */
#define LW_PGC6_SCI_LDO_CNTL_BG_LVL_DEFAULT_ADJ            0x00000000
#define LW_PGC6_SCI_LDO_CNTL_BG_LVL__HWRESET_VAL           0x00000000
#define LW_PGC6_SCI_LDO_CNTL_TESTPOINT_CNTL_MSK            0x00007000 /* 14:12 */
#define LW_PGC6_SCI_LDO_CNTL_TESTPOINT_CNTL_RMSK           0x00000007 /* 14:12 */
#define LW_PGC6_SCI_LDO_CNTL_TESTPOINT_CNTL_WORD           0
#define LW_PGC6_SCI_LDO_CNTL_TESTPOINT_CNTL_HIGH_FIELD     0x0000000E /* =14 */
#define LW_PGC6_SCI_LDO_CNTL_TESTPOINT_CNTL_LOW_FIELD      0x0000000C /* =12 */
#define LW_PGC6_SCI_LDO_CNTL_TESTPOINT_CNTL_VAUXS_OK_ADJ   0x00005000
#define LW_PGC6_SCI_LDO_CNTL_TESTPOINT_CNTL__HWRESET_VAL   0x00000005
#define LW_PGC6_SCI_LDO_CNTL_MSK                           0x00007777
#define LW_PGC6_SCI_LDO_CNTL_READMSK                       0x00007777
#define LW_PGC6_SCI_LDO_CNTL_WRITEMSK                      0x00007777
#define LW_PGC6_SCI_LDO_CNTL__HWRESET_VAL                  0x00005000
#define LW_PGC6_SCI_TMR_GPU_EVENT_ASSERT_TIMEOUT_MSK       0x00003FFF /* 13:0 */
#define LW_PGC6_SCI_TMR_GPU_EVENT_ASSERT_TIMEOUT_RMSK      0x00003FFF /* 13:0 */
#define LW_PGC6_SCI_TMR_GPU_EVENT_ASSERT_TIMEOUT_WORD      0
#define LW_PGC6_SCI_TMR_GPU_EVENT_ASSERT_TIMEOUT_HIGH_FIELD 0x0000000D /* =13 */
#define LW_PGC6_SCI_TMR_GPU_EVENT_ASSERT_TIMEOUT_LOW_FIELD 0x00000000 /* =0 */
#define LW_PGC6_SCI_TMR_GPU_EVENT_ASSERT_TIMEOUT_ZERO_ADJ  0x00000000
#define LW_PGC6_SCI_TMR_GPU_EVENT_ASSERT_TIMEOUT_2MS_ADJ   0x000007D0
#define LW_PGC6_SCI_TMR_GPU_EVENT_ASSERT_TIMEOUT__HWRESET_VAL 0x000007d0
#define LW_PGC6_SCI_TMR_GPU_EVENT_ASSERT_MSK               0x00003FFF
#define LW_PGC6_SCI_TMR_GPU_EVENT_ASSERT_READMSK           0x00003FFF
#define LW_PGC6_SCI_TMR_GPU_EVENT_ASSERT_WRITEMSK          0x00003FFF
#define LW_PGC6_SCI_TMR_GPU_EVENT_ASSERT__HWRESET_VAL      0x000007D0
#define LW_PGC6_SCI_TMR_GC6_ABORT_HOLDOFF_TIMEOUT_MSK      0x00003FFF /* 13:0 */
#define LW_PGC6_SCI_TMR_GC6_ABORT_HOLDOFF_TIMEOUT_RMSK     0x00003FFF /* 13:0 */
#define LW_PGC6_SCI_TMR_GC6_ABORT_HOLDOFF_TIMEOUT_WORD     0
#define LW_PGC6_SCI_TMR_GC6_ABORT_HOLDOFF_TIMEOUT_HIGH_FIELD 0x0000000D /* =13 */
#define LW_PGC6_SCI_TMR_GC6_ABORT_HOLDOFF_TIMEOUT_LOW_FIELD 0x00000000 /* =0 */
#define LW_PGC6_SCI_TMR_GC6_ABORT_HOLDOFF_TIMEOUT_ZERO_ADJ 0x00000000
#define LW_PGC6_SCI_TMR_GC6_ABORT_HOLDOFF_TIMEOUT_10US_ADJ 0x0000000A
#define LW_PGC6_SCI_TMR_GC6_ABORT_HOLDOFF_TIMEOUT__HWRESET_VAL 0x0000000a
#define LW_PGC6_SCI_TMR_GC6_ABORT_HOLDOFF_MSK              0x00003FFF
#define LW_PGC6_SCI_TMR_GC6_ABORT_HOLDOFF_READMSK          0x00003FFF
#define LW_PGC6_SCI_TMR_GC6_ABORT_HOLDOFF_WRITEMSK         0x00003FFF
#define LW_PGC6_SCI_TMR_GC6_ABORT_HOLDOFF__HWRESET_VAL     0x0000000A
#define LW_PGC6_SCI_TMR_SYSTEM_RESET_TIMEOUT_MSK           0x00003FFF /* 13:0 */
#define LW_PGC6_SCI_TMR_SYSTEM_RESET_TIMEOUT_RMSK          0x00003FFF /* 13:0 */
#define LW_PGC6_SCI_TMR_SYSTEM_RESET_TIMEOUT_WORD          0
#define LW_PGC6_SCI_TMR_SYSTEM_RESET_TIMEOUT_HIGH_FIELD    0x0000000D /* =13 */
#define LW_PGC6_SCI_TMR_SYSTEM_RESET_TIMEOUT_LOW_FIELD     0x00000000 /* =0 */
#define LW_PGC6_SCI_TMR_SYSTEM_RESET_TIMEOUT_ZERO_ADJ      0x00000000
#define LW_PGC6_SCI_TMR_SYSTEM_RESET_TIMEOUT_2MS_ADJ       0x000007D0
#define LW_PGC6_SCI_TMR_SYSTEM_RESET_TIMEOUT__HWRESET_VAL  0x000007d0
#define LW_PGC6_SCI_TMR_SYSTEM_RESET_MSK                   0x00003FFF
#define LW_PGC6_SCI_TMR_SYSTEM_RESET_READMSK               0x00003FFF
#define LW_PGC6_SCI_TMR_SYSTEM_RESET_WRITEMSK              0x00003FFF
#define LW_PGC6_SCI_TMR_SYSTEM_RESET__HWRESET_VAL          0x000007D0
#define LW_PGC6_SCI_TMR_GPU_EVENT_HOLDOFF_TIMEOUT_MSK      0x00003FFF /* 13:0 */
#define LW_PGC6_SCI_TMR_GPU_EVENT_HOLDOFF_TIMEOUT_RMSK     0x00003FFF /* 13:0 */
#define LW_PGC6_SCI_TMR_GPU_EVENT_HOLDOFF_TIMEOUT_WORD     0
#define LW_PGC6_SCI_TMR_GPU_EVENT_HOLDOFF_TIMEOUT_HIGH_FIELD 0x0000000D /* =13 */
#define LW_PGC6_SCI_TMR_GPU_EVENT_HOLDOFF_TIMEOUT_LOW_FIELD 0x00000000 /* =0 */
#define LW_PGC6_SCI_TMR_GPU_EVENT_HOLDOFF_TIMEOUT_ZERO_ADJ 0x00000000
#define LW_PGC6_SCI_TMR_GPU_EVENT_HOLDOFF_TIMEOUT_1US_ADJ  0x00000001
#define LW_PGC6_SCI_TMR_GPU_EVENT_HOLDOFF_TIMEOUT__HWRESET_VAL 0x00000001
#define LW_PGC6_SCI_TMR_GPU_EVENT_HOLDOFF_MSK              0x00003FFF
#define LW_PGC6_SCI_TMR_GPU_EVENT_HOLDOFF_READMSK          0x00003FFF
#define LW_PGC6_SCI_TMR_GPU_EVENT_HOLDOFF_WRITEMSK         0x00003FFF
#define LW_PGC6_SCI_TMR_GPU_EVENT_HOLDOFF__HWRESET_VAL     0x00000001
#define LW_PGC6_SCI_TMR_GC5_ENTRY_HOLDOFF_TIMEOUT_MSK      0x00003FFF /* 13:0 */
#define LW_PGC6_SCI_TMR_GC5_ENTRY_HOLDOFF_TIMEOUT_RMSK     0x00003FFF /* 13:0 */
#define LW_PGC6_SCI_TMR_GC5_ENTRY_HOLDOFF_TIMEOUT_WORD     0
#define LW_PGC6_SCI_TMR_GC5_ENTRY_HOLDOFF_TIMEOUT_HIGH_FIELD 0x0000000D /* =13 */
#define LW_PGC6_SCI_TMR_GC5_ENTRY_HOLDOFF_TIMEOUT_LOW_FIELD 0x00000000 /* =0 */
#define LW_PGC6_SCI_TMR_GC5_ENTRY_HOLDOFF_TIMEOUT_ZERO_ADJ 0x00000000
#define LW_PGC6_SCI_TMR_GC5_ENTRY_HOLDOFF_TIMEOUT_1US_ADJ  0x00000001
#define LW_PGC6_SCI_TMR_GC5_ENTRY_HOLDOFF_TIMEOUT__HWRESET_VAL 0x00000001
#define LW_PGC6_SCI_TMR_GC5_ENTRY_HOLDOFF_MSK              0x00003FFF
#define LW_PGC6_SCI_TMR_GC5_ENTRY_HOLDOFF_READMSK          0x00003FFF
#define LW_PGC6_SCI_TMR_GC5_ENTRY_HOLDOFF_WRITEMSK         0x00003FFF
#define LW_PGC6_SCI_TMR_GC5_ENTRY_HOLDOFF__HWRESET_VAL     0x00000001
#define LW_PGC6_SCI_WAKEUP_TMR_CNTL_TIMER_MSK              0x000FFFFF /* 19:0 */
#define LW_PGC6_SCI_WAKEUP_TMR_CNTL_TIMER_RMSK             0x000FFFFF /* 19:0 */
#define LW_PGC6_SCI_WAKEUP_TMR_CNTL_TIMER_WORD             0
#define LW_PGC6_SCI_WAKEUP_TMR_CNTL_TIMER_HIGH_FIELD       0x00000013 /* =19 */
#define LW_PGC6_SCI_WAKEUP_TMR_CNTL_TIMER_LOW_FIELD        0x00000000 /* =0 */
#define LW_PGC6_SCI_WAKEUP_TMR_CNTL_TIMER_ZERO_ADJ         0x00000000
#define LW_PGC6_SCI_WAKEUP_TMR_CNTL_TIMER__HWRESET_VAL     0x00000000
#define LW_PGC6_SCI_WAKEUP_TMR_CNTL_TIMER_1US_ADJ          0x00000001
#define LW_PGC6_SCI_WAKEUP_TMR_CNTL_TIMER_1MS_ADJ          0x000003E8
#define LW_PGC6_SCI_WAKEUP_TMR_CNTL_TIMER_1S_ADJ           0x000F4240
#define LW_PGC6_SCI_WAKEUP_TMR_CNTL_MSK                    0x000FFFFF
#define LW_PGC6_SCI_WAKEUP_TMR_CNTL_READMSK                0x000FFFFF
#define LW_PGC6_SCI_WAKEUP_TMR_CNTL_WRITEMSK               0x000FFFFF
#define LW_PGC6_SCI_WAKEUP_TMR_CNTL__HWRESET_VAL           0x00000000
#define LW_PGC6_SCI_HPD_CONFIG_UNPLUG_MIN_TIME_MSK         0x0000FFFF /* 15:0 */
#define LW_PGC6_SCI_HPD_CONFIG_UNPLUG_MIN_TIME_RMSK        0x0000FFFF /* 15:0 */
#define LW_PGC6_SCI_HPD_CONFIG_UNPLUG_MIN_TIME_WORD        0
#define LW_PGC6_SCI_HPD_CONFIG_UNPLUG_MIN_TIME_HIGH_FIELD  0x0000000F /* =15 */
#define LW_PGC6_SCI_HPD_CONFIG_UNPLUG_MIN_TIME_LOW_FIELD   0x00000000 /* =0 */
#define LW_PGC6_SCI_HPD_CONFIG_UNPLUG_MIN_TIME_2MS_ADJ     0x000007D0
#define LW_PGC6_SCI_HPD_CONFIG_UNPLUG_MIN_TIME__HWRESET_VAL 0x000007D0
#define LW_PGC6_SCI_HPD_CONFIG_IRQ_PLUG_MIN_TIME_MSK       0xFFFF0000 /* 31:16 */
#define LW_PGC6_SCI_HPD_CONFIG_IRQ_PLUG_MIN_TIME_RMSK      0x0000FFFF /* 31:16 */
#define LW_PGC6_SCI_HPD_CONFIG_IRQ_PLUG_MIN_TIME_WORD      0
#define LW_PGC6_SCI_HPD_CONFIG_IRQ_PLUG_MIN_TIME_HIGH_FIELD 0x0000001F /* =31 */
#define LW_PGC6_SCI_HPD_CONFIG_IRQ_PLUG_MIN_TIME_LOW_FIELD 0x00000010 /* =16 */
#define LW_PGC6_SCI_HPD_CONFIG_IRQ_PLUG_MIN_TIME_250US_ADJ 0x00FA0000
#define LW_PGC6_SCI_HPD_CONFIG_IRQ_PLUG_MIN_TIME__HWRESET_VAL 0x000000FA
#define LW_PGC6_SCI_HPD_CONFIG_MSK                         0xFFFFFFFF
#define LW_PGC6_SCI_HPD_CONFIG_READMSK                     0xFFFFFFFF
#define LW_PGC6_SCI_HPD_CONFIG_WRITEMSK                    0xFFFFFFFF
#define LW_PGC6_SCI_HPD_CONFIG__HWRESET_VAL                0x00FA07D0
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_0_MSK            0x00000001 /* 0:0 */
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_0_RMSK           0x00000001 /* 0:0 */
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_0_WORD           0
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_0_HIGH_FIELD     0x00000000 /* =0 */
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_0_LOW_FIELD      0x00000000 /* =0 */
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_0_UNPLUG_ADJ     0x00000000
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_0__HWRESET_VAL   0x00000000
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_0_PLUGIN_ADJ     0x00000001
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_1_MSK            0x00000002 /* 1:1 */
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_1_RMSK           0x00000001 /* 1:1 */
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_1_WORD           0
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_1_HIGH_FIELD     0x00000001 /* =1 */
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_1_LOW_FIELD      0x00000001 /* =1 */
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_1_UNPLUG_ADJ     0x00000000
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_1__HWRESET_VAL   0x00000000
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_1_PLUGIN_ADJ     0x00000002
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_2_MSK            0x00000004 /* 2:2 */
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_2_RMSK           0x00000001 /* 2:2 */
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_2_WORD           0
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_2_HIGH_FIELD     0x00000002 /* =2 */
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_2_LOW_FIELD      0x00000002 /* =2 */
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_2_UNPLUG_ADJ     0x00000000
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_2__HWRESET_VAL   0x00000000
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_2_PLUGIN_ADJ     0x00000004
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_3_MSK            0x00000008 /* 3:3 */
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_3_RMSK           0x00000001 /* 3:3 */
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_3_WORD           0
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_3_HIGH_FIELD     0x00000003 /* =3 */
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_3_LOW_FIELD      0x00000003 /* =3 */
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_3_UNPLUG_ADJ     0x00000000
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_3__HWRESET_VAL   0x00000000
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_3_PLUGIN_ADJ     0x00000008
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_4_MSK            0x00000010 /* 4:4 */
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_4_RMSK           0x00000001 /* 4:4 */
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_4_WORD           0
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_4_HIGH_FIELD     0x00000004 /* =4 */
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_4_LOW_FIELD      0x00000004 /* =4 */
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_4_UNPLUG_ADJ     0x00000000
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_4__HWRESET_VAL   0x00000000
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_4_PLUGIN_ADJ     0x00000010
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_5_MSK            0x00000020 /* 5:5 */
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_5_RMSK           0x00000001 /* 5:5 */
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_5_WORD           0
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_5_HIGH_FIELD     0x00000005 /* =5 */
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_5_LOW_FIELD      0x00000005 /* =5 */
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_5_UNPLUG_ADJ     0x00000000
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_5__HWRESET_VAL   0x00000000
#define LW_PGC6_SCI_HPD_STATUS_HPD_STATUS_5_PLUGIN_ADJ     0x00000020
#define LW_PGC6_SCI_HPD_STATUS_MSK                         0x0000003F
#define LW_PGC6_SCI_HPD_STATUS_READMSK                     0x0000003F
#define LW_PGC6_SCI_HPD_STATUS_WRITEMSK                    0x00000000
#define LW_PGC6_SCI_HPD_STATUS__HWRESET_VAL                0x00000000
#define LW_PGC6_SCI_WAKE_EN_GPU_EVENT_MSK                  0x00000001 /* 0:0 */
#define LW_PGC6_SCI_WAKE_EN_GPU_EVENT_RMSK                 0x00000001 /* 0:0 */
#define LW_PGC6_SCI_WAKE_EN_GPU_EVENT_WORD                 0
#define LW_PGC6_SCI_WAKE_EN_GPU_EVENT_HIGH_FIELD           0x00000000 /* =0 */
#define LW_PGC6_SCI_WAKE_EN_GPU_EVENT_LOW_FIELD            0x00000000 /* =0 */
#define LW_PGC6_SCI_WAKE_EN_GPU_EVENT_DISABLE_ADJ          0x00000000
#define LW_PGC6_SCI_WAKE_EN_GPU_EVENT__HWRESET_VAL         0x00000000
#define LW_PGC6_SCI_WAKE_EN_GPU_EVENT_ENABLE_ADJ           0x00000001
#define LW_PGC6_SCI_WAKE_EN_WAKE_TIMER_MSK                 0x00000002 /* 1:1 */
#define LW_PGC6_SCI_WAKE_EN_WAKE_TIMER_RMSK                0x00000001 /* 1:1 */
#define LW_PGC6_SCI_WAKE_EN_WAKE_TIMER_WORD                0
#define LW_PGC6_SCI_WAKE_EN_WAKE_TIMER_HIGH_FIELD          0x00000001 /* =1 */
#define LW_PGC6_SCI_WAKE_EN_WAKE_TIMER_LOW_FIELD           0x00000001 /* =1 */
#define LW_PGC6_SCI_WAKE_EN_WAKE_TIMER_DISABLE_ADJ         0x00000000
#define LW_PGC6_SCI_WAKE_EN_WAKE_TIMER__HWRESET_VAL        0x00000000
#define LW_PGC6_SCI_WAKE_EN_WAKE_TIMER_ENABLE_ADJ          0x00000002
#define LW_PGC6_SCI_WAKE_EN_I2CS_MSK                       0x00000004 /* 2:2 */
#define LW_PGC6_SCI_WAKE_EN_I2CS_RMSK                      0x00000001 /* 2:2 */
#define LW_PGC6_SCI_WAKE_EN_I2CS_WORD                      0
#define LW_PGC6_SCI_WAKE_EN_I2CS_HIGH_FIELD                0x00000002 /* =2 */
#define LW_PGC6_SCI_WAKE_EN_I2CS_LOW_FIELD                 0x00000002 /* =2 */
#define LW_PGC6_SCI_WAKE_EN_I2CS_DISABLE_ADJ               0x00000000
#define LW_PGC6_SCI_WAKE_EN_I2CS__HWRESET_VAL              0x00000000
#define LW_PGC6_SCI_WAKE_EN_I2CS_ENABLE_ADJ                0x00000004
#define LW_PGC6_SCI_WAKE_EN_BSI_EVENT_MSK                  0x00000008 /* 3:3 */
#define LW_PGC6_SCI_WAKE_EN_BSI_EVENT_RMSK                 0x00000001 /* 3:3 */
#define LW_PGC6_SCI_WAKE_EN_BSI_EVENT_WORD                 0
#define LW_PGC6_SCI_WAKE_EN_BSI_EVENT_HIGH_FIELD           0x00000003 /* =3 */
#define LW_PGC6_SCI_WAKE_EN_BSI_EVENT_LOW_FIELD            0x00000003 /* =3 */
#define LW_PGC6_SCI_WAKE_EN_BSI_EVENT_DISABLE_ADJ          0x00000000
#define LW_PGC6_SCI_WAKE_EN_BSI_EVENT__HWRESET_VAL         0x00000000
#define LW_PGC6_SCI_WAKE_EN_BSI_EVENT_ENABLE_ADJ           0x00000008
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_0_MSK                  0x00000100 /* 8:8 */
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_0_RMSK                 0x00000001 /* 8:8 */
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_0_WORD                 0
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_0_HIGH_FIELD           0x00000008 /* =8 */
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_0_LOW_FIELD            0x00000008 /* =8 */
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_0_DISABLE_ADJ          0x00000000
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_0__HWRESET_VAL         0x00000000
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_0_ENABLE_ADJ           0x00000100
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_1_MSK                  0x00000200 /* 9:9 */
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_1_RMSK                 0x00000001 /* 9:9 */
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_1_WORD                 0
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_1_HIGH_FIELD           0x00000009 /* =9 */
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_1_LOW_FIELD            0x00000009 /* =9 */
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_1_DISABLE_ADJ          0x00000000
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_1__HWRESET_VAL         0x00000000
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_1_ENABLE_ADJ           0x00000200
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_2_MSK                  0x00000400 /* 10:10 */
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_2_RMSK                 0x00000001 /* 10:10 */
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_2_WORD                 0
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_2_HIGH_FIELD           0x0000000A /* =10 */
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_2_LOW_FIELD            0x0000000A /* =10 */
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_2_DISABLE_ADJ          0x00000000
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_2__HWRESET_VAL         0x00000000
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_2_ENABLE_ADJ           0x00000400
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_3_MSK                  0x00000800 /* 11:11 */
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_3_RMSK                 0x00000001 /* 11:11 */
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_3_WORD                 0
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_3_HIGH_FIELD           0x0000000B /* =11 */
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_3_LOW_FIELD            0x0000000B /* =11 */
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_3_DISABLE_ADJ          0x00000000
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_3__HWRESET_VAL         0x00000000
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_3_ENABLE_ADJ           0x00000800
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_4_MSK                  0x00001000 /* 12:12 */
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_4_RMSK                 0x00000001 /* 12:12 */
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_4_WORD                 0
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_4_HIGH_FIELD           0x0000000C /* =12 */
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_4_LOW_FIELD            0x0000000C /* =12 */
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_4_DISABLE_ADJ          0x00000000
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_4__HWRESET_VAL         0x00000000
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_4_ENABLE_ADJ           0x00001000
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_5_MSK                  0x00002000 /* 13:13 */
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_5_RMSK                 0x00000001 /* 13:13 */
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_5_WORD                 0
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_5_HIGH_FIELD           0x0000000D /* =13 */
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_5_LOW_FIELD            0x0000000D /* =13 */
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_5_DISABLE_ADJ          0x00000000
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_5__HWRESET_VAL         0x00000000
#define LW_PGC6_SCI_WAKE_EN_HPD_IRQ_5_ENABLE_ADJ           0x00002000
#define LW_PGC6_SCI_WAKE_EN_MSK                            0x00003F0F
#define LW_PGC6_SCI_WAKE_EN_READMSK                        0x00003F0F
#define LW_PGC6_SCI_WAKE_EN_WRITEMSK                       0x00003F0F
#define LW_PGC6_SCI_WAKE_EN__HWRESET_VAL                   0x00000000
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_0_MSK                 0x00000001 /* 0:0 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_0_RMSK                0x00000001 /* 0:0 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_0_WORD                0
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_0_HIGH_FIELD          0x00000000 /* =0 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_0_LOW_FIELD           0x00000000 /* =0 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_0_DISABLE_ADJ         0x00000000
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_0__HWRESET_VAL        0x00000000
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_0_ENABLE_ADJ          0x00000001
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_1_MSK                 0x00000002 /* 1:1 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_1_RMSK                0x00000001 /* 1:1 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_1_WORD                0
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_1_HIGH_FIELD          0x00000001 /* =1 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_1_LOW_FIELD           0x00000001 /* =1 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_1_DISABLE_ADJ         0x00000000
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_1__HWRESET_VAL        0x00000000
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_1_ENABLE_ADJ          0x00000002
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_2_MSK                 0x00000004 /* 2:2 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_2_RMSK                0x00000001 /* 2:2 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_2_WORD                0
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_2_HIGH_FIELD          0x00000002 /* =2 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_2_LOW_FIELD           0x00000002 /* =2 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_2_DISABLE_ADJ         0x00000000
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_2__HWRESET_VAL        0x00000000
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_2_ENABLE_ADJ          0x00000004
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_3_MSK                 0x00000008 /* 3:3 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_3_RMSK                0x00000001 /* 3:3 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_3_WORD                0
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_3_HIGH_FIELD          0x00000003 /* =3 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_3_LOW_FIELD           0x00000003 /* =3 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_3_DISABLE_ADJ         0x00000000
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_3__HWRESET_VAL        0x00000000
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_3_ENABLE_ADJ          0x00000008
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_4_MSK                 0x00000010 /* 4:4 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_4_RMSK                0x00000001 /* 4:4 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_4_WORD                0
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_4_HIGH_FIELD          0x00000004 /* =4 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_4_LOW_FIELD           0x00000004 /* =4 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_4_DISABLE_ADJ         0x00000000
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_4__HWRESET_VAL        0x00000000
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_4_ENABLE_ADJ          0x00000010
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_5_MSK                 0x00000020 /* 5:5 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_5_RMSK                0x00000001 /* 5:5 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_5_WORD                0
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_5_HIGH_FIELD          0x00000005 /* =5 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_5_LOW_FIELD           0x00000005 /* =5 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_5_DISABLE_ADJ         0x00000000
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_5__HWRESET_VAL        0x00000000
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_5_ENABLE_ADJ          0x00000020
#define LW_PGC6_SCI_WAKE_RISE_EN_MISC_0_MSK                0x00000100 /* 8:8 */
#define LW_PGC6_SCI_WAKE_RISE_EN_MISC_0_RMSK               0x00000001 /* 8:8 */
#define LW_PGC6_SCI_WAKE_RISE_EN_MISC_0_WORD               0
#define LW_PGC6_SCI_WAKE_RISE_EN_MISC_0_HIGH_FIELD         0x00000008 /* =8 */
#define LW_PGC6_SCI_WAKE_RISE_EN_MISC_0_LOW_FIELD          0x00000008 /* =8 */
#define LW_PGC6_SCI_WAKE_RISE_EN_MISC_0_DISABLE_ADJ        0x00000000
#define LW_PGC6_SCI_WAKE_RISE_EN_MISC_0__HWRESET_VAL       0x00000000
#define LW_PGC6_SCI_WAKE_RISE_EN_MISC_0_ENABLE_ADJ         0x00000100
#define LW_PGC6_SCI_WAKE_RISE_EN_MISC_1_MSK                0x00000200 /* 9:9 */
#define LW_PGC6_SCI_WAKE_RISE_EN_MISC_1_RMSK               0x00000001 /* 9:9 */
#define LW_PGC6_SCI_WAKE_RISE_EN_MISC_1_WORD               0
#define LW_PGC6_SCI_WAKE_RISE_EN_MISC_1_HIGH_FIELD         0x00000009 /* =9 */
#define LW_PGC6_SCI_WAKE_RISE_EN_MISC_1_LOW_FIELD          0x00000009 /* =9 */
#define LW_PGC6_SCI_WAKE_RISE_EN_MISC_1_DISABLE_ADJ        0x00000000
#define LW_PGC6_SCI_WAKE_RISE_EN_MISC_1__HWRESET_VAL       0x00000000
#define LW_PGC6_SCI_WAKE_RISE_EN_MISC_1_ENABLE_ADJ         0x00000200
#define LW_PGC6_SCI_WAKE_RISE_EN_MISC_2_MSK                0x00000400 /* 10:10 */
#define LW_PGC6_SCI_WAKE_RISE_EN_MISC_2_RMSK               0x00000001 /* 10:10 */
#define LW_PGC6_SCI_WAKE_RISE_EN_MISC_2_WORD               0
#define LW_PGC6_SCI_WAKE_RISE_EN_MISC_2_HIGH_FIELD         0x0000000A /* =10 */
#define LW_PGC6_SCI_WAKE_RISE_EN_MISC_2_LOW_FIELD          0x0000000A /* =10 */
#define LW_PGC6_SCI_WAKE_RISE_EN_MISC_2_DISABLE_ADJ        0x00000000
#define LW_PGC6_SCI_WAKE_RISE_EN_MISC_2__HWRESET_VAL       0x00000000
#define LW_PGC6_SCI_WAKE_RISE_EN_MISC_2_ENABLE_ADJ         0x00000400
#define LW_PGC6_SCI_WAKE_RISE_EN_MISC_3_MSK                0x00000800 /* 11:11 */
#define LW_PGC6_SCI_WAKE_RISE_EN_MISC_3_RMSK               0x00000001 /* 11:11 */
#define LW_PGC6_SCI_WAKE_RISE_EN_MISC_3_WORD               0
#define LW_PGC6_SCI_WAKE_RISE_EN_MISC_3_HIGH_FIELD         0x0000000B /* =11 */
#define LW_PGC6_SCI_WAKE_RISE_EN_MISC_3_LOW_FIELD          0x0000000B /* =11 */
#define LW_PGC6_SCI_WAKE_RISE_EN_MISC_3_DISABLE_ADJ        0x00000000
#define LW_PGC6_SCI_WAKE_RISE_EN_MISC_3__HWRESET_VAL       0x00000000
#define LW_PGC6_SCI_WAKE_RISE_EN_MISC_3_ENABLE_ADJ         0x00000800
#define LW_PGC6_SCI_WAKE_RISE_EN_POWER_ALERT_MSK           0x00001000 /* 12:12 */
#define LW_PGC6_SCI_WAKE_RISE_EN_POWER_ALERT_RMSK          0x00000001 /* 12:12 */
#define LW_PGC6_SCI_WAKE_RISE_EN_POWER_ALERT_WORD          0
#define LW_PGC6_SCI_WAKE_RISE_EN_POWER_ALERT_HIGH_FIELD    0x0000000C /* =12 */
#define LW_PGC6_SCI_WAKE_RISE_EN_POWER_ALERT_LOW_FIELD     0x0000000C /* =12 */
#define LW_PGC6_SCI_WAKE_RISE_EN_POWER_ALERT_DISABLE_ADJ   0x00000000
#define LW_PGC6_SCI_WAKE_RISE_EN_POWER_ALERT__HWRESET_VAL  0x00000000
#define LW_PGC6_SCI_WAKE_RISE_EN_POWER_ALERT_ENABLE_ADJ    0x00001000
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_0_MSK          0x00010000 /* 16:16 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_0_RMSK         0x00000001 /* 16:16 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_0_WORD         0
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_0_HIGH_FIELD   0x00000010 /* =16 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_0_LOW_FIELD    0x00000010 /* =16 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_0_DISABLE_ADJ  0x00000000
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_0__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_0_ENABLE_ADJ   0x00010000
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_1_MSK          0x00020000 /* 17:17 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_1_RMSK         0x00000001 /* 17:17 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_1_WORD         0
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_1_HIGH_FIELD   0x00000011 /* =17 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_1_LOW_FIELD    0x00000011 /* =17 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_1_DISABLE_ADJ  0x00000000
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_1__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_1_ENABLE_ADJ   0x00020000
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_2_MSK          0x00040000 /* 18:18 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_2_RMSK         0x00000001 /* 18:18 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_2_WORD         0
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_2_HIGH_FIELD   0x00000012 /* =18 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_2_LOW_FIELD    0x00000012 /* =18 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_2_DISABLE_ADJ  0x00000000
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_2__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_2_ENABLE_ADJ   0x00040000
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_3_MSK          0x00080000 /* 19:19 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_3_RMSK         0x00000001 /* 19:19 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_3_WORD         0
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_3_HIGH_FIELD   0x00000013 /* =19 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_3_LOW_FIELD    0x00000013 /* =19 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_3_DISABLE_ADJ  0x00000000
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_3__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_3_ENABLE_ADJ   0x00080000
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_4_MSK          0x00100000 /* 20:20 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_4_RMSK         0x00000001 /* 20:20 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_4_WORD         0
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_4_HIGH_FIELD   0x00000014 /* =20 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_4_LOW_FIELD    0x00000014 /* =20 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_4_DISABLE_ADJ  0x00000000
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_4__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_4_ENABLE_ADJ   0x00100000
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_5_MSK          0x00200000 /* 21:21 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_5_RMSK         0x00000001 /* 21:21 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_5_WORD         0
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_5_HIGH_FIELD   0x00000015 /* =21 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_5_LOW_FIELD    0x00000015 /* =21 */
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_5_DISABLE_ADJ  0x00000000
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_5__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_WAKE_RISE_EN_HPD_STATUS_5_ENABLE_ADJ   0x00200000
#define LW_PGC6_SCI_WAKE_RISE_EN_MSK                       0x003F1F3F
#define LW_PGC6_SCI_WAKE_RISE_EN_READMSK                   0x003F1F3F
#define LW_PGC6_SCI_WAKE_RISE_EN_WRITEMSK                  0x003F1F3F
#define LW_PGC6_SCI_WAKE_RISE_EN__HWRESET_VAL              0x00000000
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_0_MSK                 0x00000001 /* 0:0 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_0_RMSK                0x00000001 /* 0:0 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_0_WORD                0
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_0_HIGH_FIELD          0x00000000 /* =0 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_0_LOW_FIELD           0x00000000 /* =0 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_0_DISABLE_ADJ         0x00000000
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_0__HWRESET_VAL        0x00000000
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_0_ENABLE_ADJ          0x00000001
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_1_MSK                 0x00000002 /* 1:1 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_1_RMSK                0x00000001 /* 1:1 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_1_WORD                0
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_1_HIGH_FIELD          0x00000001 /* =1 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_1_LOW_FIELD           0x00000001 /* =1 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_1_DISABLE_ADJ         0x00000000
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_1__HWRESET_VAL        0x00000000
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_1_ENABLE_ADJ          0x00000002
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_2_MSK                 0x00000004 /* 2:2 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_2_RMSK                0x00000001 /* 2:2 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_2_WORD                0
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_2_HIGH_FIELD          0x00000002 /* =2 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_2_LOW_FIELD           0x00000002 /* =2 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_2_DISABLE_ADJ         0x00000000
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_2__HWRESET_VAL        0x00000000
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_2_ENABLE_ADJ          0x00000004
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_3_MSK                 0x00000008 /* 3:3 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_3_RMSK                0x00000001 /* 3:3 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_3_WORD                0
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_3_HIGH_FIELD          0x00000003 /* =3 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_3_LOW_FIELD           0x00000003 /* =3 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_3_DISABLE_ADJ         0x00000000
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_3__HWRESET_VAL        0x00000000
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_3_ENABLE_ADJ          0x00000008
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_4_MSK                 0x00000010 /* 4:4 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_4_RMSK                0x00000001 /* 4:4 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_4_WORD                0
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_4_HIGH_FIELD          0x00000004 /* =4 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_4_LOW_FIELD           0x00000004 /* =4 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_4_DISABLE_ADJ         0x00000000
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_4__HWRESET_VAL        0x00000000
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_4_ENABLE_ADJ          0x00000010
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_5_MSK                 0x00000020 /* 5:5 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_5_RMSK                0x00000001 /* 5:5 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_5_WORD                0
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_5_HIGH_FIELD          0x00000005 /* =5 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_5_LOW_FIELD           0x00000005 /* =5 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_5_DISABLE_ADJ         0x00000000
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_5__HWRESET_VAL        0x00000000
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_5_ENABLE_ADJ          0x00000020
#define LW_PGC6_SCI_WAKE_FALL_EN_MISC_0_MSK                0x00000100 /* 8:8 */
#define LW_PGC6_SCI_WAKE_FALL_EN_MISC_0_RMSK               0x00000001 /* 8:8 */
#define LW_PGC6_SCI_WAKE_FALL_EN_MISC_0_WORD               0
#define LW_PGC6_SCI_WAKE_FALL_EN_MISC_0_HIGH_FIELD         0x00000008 /* =8 */
#define LW_PGC6_SCI_WAKE_FALL_EN_MISC_0_LOW_FIELD          0x00000008 /* =8 */
#define LW_PGC6_SCI_WAKE_FALL_EN_MISC_0_DISABLE_ADJ        0x00000000
#define LW_PGC6_SCI_WAKE_FALL_EN_MISC_0__HWRESET_VAL       0x00000000
#define LW_PGC6_SCI_WAKE_FALL_EN_MISC_0_ENABLE_ADJ         0x00000100
#define LW_PGC6_SCI_WAKE_FALL_EN_MISC_1_MSK                0x00000200 /* 9:9 */
#define LW_PGC6_SCI_WAKE_FALL_EN_MISC_1_RMSK               0x00000001 /* 9:9 */
#define LW_PGC6_SCI_WAKE_FALL_EN_MISC_1_WORD               0
#define LW_PGC6_SCI_WAKE_FALL_EN_MISC_1_HIGH_FIELD         0x00000009 /* =9 */
#define LW_PGC6_SCI_WAKE_FALL_EN_MISC_1_LOW_FIELD          0x00000009 /* =9 */
#define LW_PGC6_SCI_WAKE_FALL_EN_MISC_1_DISABLE_ADJ        0x00000000
#define LW_PGC6_SCI_WAKE_FALL_EN_MISC_1__HWRESET_VAL       0x00000000
#define LW_PGC6_SCI_WAKE_FALL_EN_MISC_1_ENABLE_ADJ         0x00000200
#define LW_PGC6_SCI_WAKE_FALL_EN_MISC_2_MSK                0x00000400 /* 10:10 */
#define LW_PGC6_SCI_WAKE_FALL_EN_MISC_2_RMSK               0x00000001 /* 10:10 */
#define LW_PGC6_SCI_WAKE_FALL_EN_MISC_2_WORD               0
#define LW_PGC6_SCI_WAKE_FALL_EN_MISC_2_HIGH_FIELD         0x0000000A /* =10 */
#define LW_PGC6_SCI_WAKE_FALL_EN_MISC_2_LOW_FIELD          0x0000000A /* =10 */
#define LW_PGC6_SCI_WAKE_FALL_EN_MISC_2_DISABLE_ADJ        0x00000000
#define LW_PGC6_SCI_WAKE_FALL_EN_MISC_2__HWRESET_VAL       0x00000000
#define LW_PGC6_SCI_WAKE_FALL_EN_MISC_2_ENABLE_ADJ         0x00000400
#define LW_PGC6_SCI_WAKE_FALL_EN_MISC_3_MSK                0x00000800 /* 11:11 */
#define LW_PGC6_SCI_WAKE_FALL_EN_MISC_3_RMSK               0x00000001 /* 11:11 */
#define LW_PGC6_SCI_WAKE_FALL_EN_MISC_3_WORD               0
#define LW_PGC6_SCI_WAKE_FALL_EN_MISC_3_HIGH_FIELD         0x0000000B /* =11 */
#define LW_PGC6_SCI_WAKE_FALL_EN_MISC_3_LOW_FIELD          0x0000000B /* =11 */
#define LW_PGC6_SCI_WAKE_FALL_EN_MISC_3_DISABLE_ADJ        0x00000000
#define LW_PGC6_SCI_WAKE_FALL_EN_MISC_3__HWRESET_VAL       0x00000000
#define LW_PGC6_SCI_WAKE_FALL_EN_MISC_3_ENABLE_ADJ         0x00000800
#define LW_PGC6_SCI_WAKE_FALL_EN_POWER_ALERT_MSK           0x00001000 /* 12:12 */
#define LW_PGC6_SCI_WAKE_FALL_EN_POWER_ALERT_RMSK          0x00000001 /* 12:12 */
#define LW_PGC6_SCI_WAKE_FALL_EN_POWER_ALERT_WORD          0
#define LW_PGC6_SCI_WAKE_FALL_EN_POWER_ALERT_HIGH_FIELD    0x0000000C /* =12 */
#define LW_PGC6_SCI_WAKE_FALL_EN_POWER_ALERT_LOW_FIELD     0x0000000C /* =12 */
#define LW_PGC6_SCI_WAKE_FALL_EN_POWER_ALERT_DISABLE_ADJ   0x00000000
#define LW_PGC6_SCI_WAKE_FALL_EN_POWER_ALERT__HWRESET_VAL  0x00000000
#define LW_PGC6_SCI_WAKE_FALL_EN_POWER_ALERT_ENABLE_ADJ    0x00001000
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_0_MSK          0x00010000 /* 16:16 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_0_RMSK         0x00000001 /* 16:16 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_0_WORD         0
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_0_HIGH_FIELD   0x00000010 /* =16 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_0_LOW_FIELD    0x00000010 /* =16 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_0_DISABLE_ADJ  0x00000000
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_0__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_0_ENABLE_ADJ   0x00010000
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_1_MSK          0x00020000 /* 17:17 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_1_RMSK         0x00000001 /* 17:17 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_1_WORD         0
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_1_HIGH_FIELD   0x00000011 /* =17 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_1_LOW_FIELD    0x00000011 /* =17 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_1_DISABLE_ADJ  0x00000000
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_1__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_1_ENABLE_ADJ   0x00020000
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_2_MSK          0x00040000 /* 18:18 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_2_RMSK         0x00000001 /* 18:18 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_2_WORD         0
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_2_HIGH_FIELD   0x00000012 /* =18 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_2_LOW_FIELD    0x00000012 /* =18 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_2_DISABLE_ADJ  0x00000000
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_2__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_2_ENABLE_ADJ   0x00040000
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_3_MSK          0x00080000 /* 19:19 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_3_RMSK         0x00000001 /* 19:19 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_3_WORD         0
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_3_HIGH_FIELD   0x00000013 /* =19 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_3_LOW_FIELD    0x00000013 /* =19 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_3_DISABLE_ADJ  0x00000000
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_3__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_3_ENABLE_ADJ   0x00080000
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_4_MSK          0x00100000 /* 20:20 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_4_RMSK         0x00000001 /* 20:20 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_4_WORD         0
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_4_HIGH_FIELD   0x00000014 /* =20 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_4_LOW_FIELD    0x00000014 /* =20 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_4_DISABLE_ADJ  0x00000000
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_4__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_4_ENABLE_ADJ   0x00100000
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_5_MSK          0x00200000 /* 21:21 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_5_RMSK         0x00000001 /* 21:21 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_5_WORD         0
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_5_HIGH_FIELD   0x00000015 /* =21 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_5_LOW_FIELD    0x00000015 /* =21 */
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_5_DISABLE_ADJ  0x00000000
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_5__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_WAKE_FALL_EN_HPD_STATUS_5_ENABLE_ADJ   0x00200000
#define LW_PGC6_SCI_WAKE_FALL_EN_MSK                       0x003F1F3F
#define LW_PGC6_SCI_WAKE_FALL_EN_READMSK                   0x003F1F3F
#define LW_PGC6_SCI_WAKE_FALL_EN_WRITEMSK                  0x003F1F3F
#define LW_PGC6_SCI_WAKE_FALL_EN__HWRESET_VAL              0x00000000
#define LW_PGC6_SCI_SW_INTR0_EN_GPU_EVENT_MSK              0x00000001 /* 0:0 */
#define LW_PGC6_SCI_SW_INTR0_EN_GPU_EVENT_RMSK             0x00000001 /* 0:0 */
#define LW_PGC6_SCI_SW_INTR0_EN_GPU_EVENT_WORD             0
#define LW_PGC6_SCI_SW_INTR0_EN_GPU_EVENT_HIGH_FIELD       0x00000000 /* =0 */
#define LW_PGC6_SCI_SW_INTR0_EN_GPU_EVENT_LOW_FIELD        0x00000000 /* =0 */
#define LW_PGC6_SCI_SW_INTR0_EN_GPU_EVENT_DISABLE_ADJ      0x00000000
#define LW_PGC6_SCI_SW_INTR0_EN_GPU_EVENT__HWRESET_VAL     0x00000000
#define LW_PGC6_SCI_SW_INTR0_EN_GPU_EVENT_ENABLE_ADJ       0x00000001
#define LW_PGC6_SCI_SW_INTR0_EN_WAKE_TIMER_MSK             0x00000002 /* 1:1 */
#define LW_PGC6_SCI_SW_INTR0_EN_WAKE_TIMER_RMSK            0x00000001 /* 1:1 */
#define LW_PGC6_SCI_SW_INTR0_EN_WAKE_TIMER_WORD            0
#define LW_PGC6_SCI_SW_INTR0_EN_WAKE_TIMER_HIGH_FIELD      0x00000001 /* =1 */
#define LW_PGC6_SCI_SW_INTR0_EN_WAKE_TIMER_LOW_FIELD       0x00000001 /* =1 */
#define LW_PGC6_SCI_SW_INTR0_EN_WAKE_TIMER_DISABLE_ADJ     0x00000000
#define LW_PGC6_SCI_SW_INTR0_EN_WAKE_TIMER__HWRESET_VAL    0x00000000
#define LW_PGC6_SCI_SW_INTR0_EN_WAKE_TIMER_ENABLE_ADJ      0x00000002
#define LW_PGC6_SCI_SW_INTR0_EN_I2CS_MSK                   0x00000004 /* 2:2 */
#define LW_PGC6_SCI_SW_INTR0_EN_I2CS_RMSK                  0x00000001 /* 2:2 */
#define LW_PGC6_SCI_SW_INTR0_EN_I2CS_WORD                  0
#define LW_PGC6_SCI_SW_INTR0_EN_I2CS_HIGH_FIELD            0x00000002 /* =2 */
#define LW_PGC6_SCI_SW_INTR0_EN_I2CS_LOW_FIELD             0x00000002 /* =2 */
#define LW_PGC6_SCI_SW_INTR0_EN_I2CS_DISABLE_ADJ           0x00000000
#define LW_PGC6_SCI_SW_INTR0_EN_I2CS__HWRESET_VAL          0x00000000
#define LW_PGC6_SCI_SW_INTR0_EN_I2CS_ENABLE_ADJ            0x00000004
#define LW_PGC6_SCI_SW_INTR0_EN_BSI_EVENT_MSK              0x00000008 /* 3:3 */
#define LW_PGC6_SCI_SW_INTR0_EN_BSI_EVENT_RMSK             0x00000001 /* 3:3 */
#define LW_PGC6_SCI_SW_INTR0_EN_BSI_EVENT_WORD             0
#define LW_PGC6_SCI_SW_INTR0_EN_BSI_EVENT_HIGH_FIELD       0x00000003 /* =3 */
#define LW_PGC6_SCI_SW_INTR0_EN_BSI_EVENT_LOW_FIELD        0x00000003 /* =3 */
#define LW_PGC6_SCI_SW_INTR0_EN_BSI_EVENT_DISABLE_ADJ      0x00000000
#define LW_PGC6_SCI_SW_INTR0_EN_BSI_EVENT__HWRESET_VAL     0x00000000
#define LW_PGC6_SCI_SW_INTR0_EN_BSI_EVENT_ENABLE_ADJ       0x00000008
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_0_MSK              0x00000100 /* 8:8 */
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_0_RMSK             0x00000001 /* 8:8 */
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_0_WORD             0
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_0_HIGH_FIELD       0x00000008 /* =8 */
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_0_LOW_FIELD        0x00000008 /* =8 */
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_0_DISABLE_ADJ      0x00000000
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_0__HWRESET_VAL     0x00000000
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_0_ENABLE_ADJ       0x00000100
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_1_MSK              0x00000200 /* 9:9 */
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_1_RMSK             0x00000001 /* 9:9 */
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_1_WORD             0
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_1_HIGH_FIELD       0x00000009 /* =9 */
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_1_LOW_FIELD        0x00000009 /* =9 */
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_1_DISABLE_ADJ      0x00000000
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_1__HWRESET_VAL     0x00000000
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_1_ENABLE_ADJ       0x00000200
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_2_MSK              0x00000400 /* 10:10 */
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_2_RMSK             0x00000001 /* 10:10 */
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_2_WORD             0
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_2_HIGH_FIELD       0x0000000A /* =10 */
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_2_LOW_FIELD        0x0000000A /* =10 */
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_2_DISABLE_ADJ      0x00000000
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_2__HWRESET_VAL     0x00000000
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_2_ENABLE_ADJ       0x00000400
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_3_MSK              0x00000800 /* 11:11 */
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_3_RMSK             0x00000001 /* 11:11 */
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_3_WORD             0
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_3_HIGH_FIELD       0x0000000B /* =11 */
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_3_LOW_FIELD        0x0000000B /* =11 */
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_3_DISABLE_ADJ      0x00000000
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_3__HWRESET_VAL     0x00000000
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_3_ENABLE_ADJ       0x00000800
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_4_MSK              0x00001000 /* 12:12 */
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_4_RMSK             0x00000001 /* 12:12 */
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_4_WORD             0
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_4_HIGH_FIELD       0x0000000C /* =12 */
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_4_LOW_FIELD        0x0000000C /* =12 */
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_4_DISABLE_ADJ      0x00000000
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_4__HWRESET_VAL     0x00000000
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_4_ENABLE_ADJ       0x00001000
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_5_MSK              0x00002000 /* 13:13 */
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_5_RMSK             0x00000001 /* 13:13 */
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_5_WORD             0
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_5_HIGH_FIELD       0x0000000D /* =13 */
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_5_LOW_FIELD        0x0000000D /* =13 */
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_5_DISABLE_ADJ      0x00000000
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_5__HWRESET_VAL     0x00000000
#define LW_PGC6_SCI_SW_INTR0_EN_HPD_IRQ_5_ENABLE_ADJ       0x00002000
#define LW_PGC6_SCI_SW_INTR0_EN_GPU_EVENT_ENTRY_RESPONSE_ERR_MSK 0x01000000 /* 24:24 */
#define LW_PGC6_SCI_SW_INTR0_EN_GPU_EVENT_ENTRY_RESPONSE_ERR_RMSK 0x00000001 /* 24:24 */
#define LW_PGC6_SCI_SW_INTR0_EN_GPU_EVENT_ENTRY_RESPONSE_ERR_WORD 0
#define LW_PGC6_SCI_SW_INTR0_EN_GPU_EVENT_ENTRY_RESPONSE_ERR_HIGH_FIELD 0x00000018 /* =24 */
#define LW_PGC6_SCI_SW_INTR0_EN_GPU_EVENT_ENTRY_RESPONSE_ERR_LOW_FIELD 0x00000018 /* =24 */
#define LW_PGC6_SCI_SW_INTR0_EN_GPU_EVENT_ENTRY_RESPONSE_ERR_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR0_EN_GPU_EVENT_ENTRY_RESPONSE_ERR__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR0_EN_GPU_EVENT_ENTRY_RESPONSE_ERR_ENABLE_ADJ 0x01000000
#define LW_PGC6_SCI_SW_INTR0_EN_GPU_EVENT_EXIT_RETRY_MSK   0x02000000 /* 25:25 */
#define LW_PGC6_SCI_SW_INTR0_EN_GPU_EVENT_EXIT_RETRY_RMSK  0x00000001 /* 25:25 */
#define LW_PGC6_SCI_SW_INTR0_EN_GPU_EVENT_EXIT_RETRY_WORD  0
#define LW_PGC6_SCI_SW_INTR0_EN_GPU_EVENT_EXIT_RETRY_HIGH_FIELD 0x00000019 /* =25 */
#define LW_PGC6_SCI_SW_INTR0_EN_GPU_EVENT_EXIT_RETRY_LOW_FIELD 0x00000019 /* =25 */
#define LW_PGC6_SCI_SW_INTR0_EN_GPU_EVENT_EXIT_RETRY_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR0_EN_GPU_EVENT_EXIT_RETRY__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR0_EN_GPU_EVENT_EXIT_RETRY_ENABLE_ADJ 0x02000000
#define LW_PGC6_SCI_SW_INTR0_EN_GC5_EXIT_MSK               0x04000000 /* 26:26 */
#define LW_PGC6_SCI_SW_INTR0_EN_GC5_EXIT_RMSK              0x00000001 /* 26:26 */
#define LW_PGC6_SCI_SW_INTR0_EN_GC5_EXIT_WORD              0
#define LW_PGC6_SCI_SW_INTR0_EN_GC5_EXIT_HIGH_FIELD        0x0000001A /* =26 */
#define LW_PGC6_SCI_SW_INTR0_EN_GC5_EXIT_LOW_FIELD         0x0000001A /* =26 */
#define LW_PGC6_SCI_SW_INTR0_EN_GC5_EXIT_DISABLE_ADJ       0x00000000
#define LW_PGC6_SCI_SW_INTR0_EN_GC5_EXIT__HWRESET_VAL      0x00000000
#define LW_PGC6_SCI_SW_INTR0_EN_GC5_EXIT_ENABLE_ADJ        0x04000000
#define LW_PGC6_SCI_SW_INTR0_EN_GC6_EXIT_MSK               0x08000000 /* 27:27 */
#define LW_PGC6_SCI_SW_INTR0_EN_GC6_EXIT_RMSK              0x00000001 /* 27:27 */
#define LW_PGC6_SCI_SW_INTR0_EN_GC6_EXIT_WORD              0
#define LW_PGC6_SCI_SW_INTR0_EN_GC6_EXIT_HIGH_FIELD        0x0000001B /* =27 */
#define LW_PGC6_SCI_SW_INTR0_EN_GC6_EXIT_LOW_FIELD         0x0000001B /* =27 */
#define LW_PGC6_SCI_SW_INTR0_EN_GC6_EXIT_DISABLE_ADJ       0x00000000
#define LW_PGC6_SCI_SW_INTR0_EN_GC6_EXIT__HWRESET_VAL      0x00000000
#define LW_PGC6_SCI_SW_INTR0_EN_GC6_EXIT_ENABLE_ADJ        0x08000000
#define LW_PGC6_SCI_SW_INTR0_EN_GC5_ABORT_MSK              0x10000000 /* 28:28 */
#define LW_PGC6_SCI_SW_INTR0_EN_GC5_ABORT_RMSK             0x00000001 /* 28:28 */
#define LW_PGC6_SCI_SW_INTR0_EN_GC5_ABORT_WORD             0
#define LW_PGC6_SCI_SW_INTR0_EN_GC5_ABORT_HIGH_FIELD       0x0000001C /* =28 */
#define LW_PGC6_SCI_SW_INTR0_EN_GC5_ABORT_LOW_FIELD        0x0000001C /* =28 */
#define LW_PGC6_SCI_SW_INTR0_EN_GC5_ABORT_DISABLE_ADJ      0x00000000
#define LW_PGC6_SCI_SW_INTR0_EN_GC5_ABORT__HWRESET_VAL     0x00000000
#define LW_PGC6_SCI_SW_INTR0_EN_GC5_ABORT_ENABLE_ADJ       0x10000000
#define LW_PGC6_SCI_SW_INTR0_EN_GC6_ABORT_MSK              0x20000000 /* 29:29 */
#define LW_PGC6_SCI_SW_INTR0_EN_GC6_ABORT_RMSK             0x00000001 /* 29:29 */
#define LW_PGC6_SCI_SW_INTR0_EN_GC6_ABORT_WORD             0
#define LW_PGC6_SCI_SW_INTR0_EN_GC6_ABORT_HIGH_FIELD       0x0000001D /* =29 */
#define LW_PGC6_SCI_SW_INTR0_EN_GC6_ABORT_LOW_FIELD        0x0000001D /* =29 */
#define LW_PGC6_SCI_SW_INTR0_EN_GC6_ABORT_DISABLE_ADJ      0x00000000
#define LW_PGC6_SCI_SW_INTR0_EN_GC6_ABORT__HWRESET_VAL     0x00000000
#define LW_PGC6_SCI_SW_INTR0_EN_GC6_ABORT_ENABLE_ADJ       0x20000000
#define LW_PGC6_SCI_SW_INTR0_EN_SR_UPDATE_MSK              0x40000000 /* 30:30 */
#define LW_PGC6_SCI_SW_INTR0_EN_SR_UPDATE_RMSK             0x00000001 /* 30:30 */
#define LW_PGC6_SCI_SW_INTR0_EN_SR_UPDATE_WORD             0
#define LW_PGC6_SCI_SW_INTR0_EN_SR_UPDATE_HIGH_FIELD       0x0000001E /* =30 */
#define LW_PGC6_SCI_SW_INTR0_EN_SR_UPDATE_LOW_FIELD        0x0000001E /* =30 */
#define LW_PGC6_SCI_SW_INTR0_EN_SR_UPDATE_DISABLE_ADJ      0x00000000
#define LW_PGC6_SCI_SW_INTR0_EN_SR_UPDATE__HWRESET_VAL     0x00000000
#define LW_PGC6_SCI_SW_INTR0_EN_SR_UPDATE_ENABLE_ADJ       0x40000000
#define LW_PGC6_SCI_SW_INTR0_EN_MSK                        0x7F003F0F
#define LW_PGC6_SCI_SW_INTR0_EN_READMSK                    0x7F003F0F
#define LW_PGC6_SCI_SW_INTR0_EN_WRITEMSK                   0x7F003F0F
#define LW_PGC6_SCI_SW_INTR0_EN__HWRESET_VAL               0x00000000
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_0_MSK             0x00000001 /* 0:0 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_0_RMSK            0x00000001 /* 0:0 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_0_WORD            0
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_0_HIGH_FIELD      0x00000000 /* =0 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_0_LOW_FIELD       0x00000000 /* =0 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_0_DISABLE_ADJ     0x00000000
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_0__HWRESET_VAL    0x00000000
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_0_ENABLE_ADJ      0x00000001
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_1_MSK             0x00000002 /* 1:1 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_1_RMSK            0x00000001 /* 1:1 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_1_WORD            0
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_1_HIGH_FIELD      0x00000001 /* =1 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_1_LOW_FIELD       0x00000001 /* =1 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_1_DISABLE_ADJ     0x00000000
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_1__HWRESET_VAL    0x00000000
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_1_ENABLE_ADJ      0x00000002
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_2_MSK             0x00000004 /* 2:2 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_2_RMSK            0x00000001 /* 2:2 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_2_WORD            0
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_2_HIGH_FIELD      0x00000002 /* =2 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_2_LOW_FIELD       0x00000002 /* =2 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_2_DISABLE_ADJ     0x00000000
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_2__HWRESET_VAL    0x00000000
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_2_ENABLE_ADJ      0x00000004
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_3_MSK             0x00000008 /* 3:3 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_3_RMSK            0x00000001 /* 3:3 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_3_WORD            0
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_3_HIGH_FIELD      0x00000003 /* =3 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_3_LOW_FIELD       0x00000003 /* =3 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_3_DISABLE_ADJ     0x00000000
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_3__HWRESET_VAL    0x00000000
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_3_ENABLE_ADJ      0x00000008
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_4_MSK             0x00000010 /* 4:4 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_4_RMSK            0x00000001 /* 4:4 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_4_WORD            0
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_4_HIGH_FIELD      0x00000004 /* =4 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_4_LOW_FIELD       0x00000004 /* =4 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_4_DISABLE_ADJ     0x00000000
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_4__HWRESET_VAL    0x00000000
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_4_ENABLE_ADJ      0x00000010
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_5_MSK             0x00000020 /* 5:5 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_5_RMSK            0x00000001 /* 5:5 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_5_WORD            0
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_5_HIGH_FIELD      0x00000005 /* =5 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_5_LOW_FIELD       0x00000005 /* =5 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_5_DISABLE_ADJ     0x00000000
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_5__HWRESET_VAL    0x00000000
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_5_ENABLE_ADJ      0x00000020
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_MISC_0_MSK            0x00000100 /* 8:8 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_MISC_0_RMSK           0x00000001 /* 8:8 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_MISC_0_WORD           0
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_MISC_0_HIGH_FIELD     0x00000008 /* =8 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_MISC_0_LOW_FIELD      0x00000008 /* =8 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_MISC_0_DISABLE_ADJ    0x00000000
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_MISC_0__HWRESET_VAL   0x00000000
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_MISC_0_ENABLE_ADJ     0x00000100
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_MISC_1_MSK            0x00000200 /* 9:9 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_MISC_1_RMSK           0x00000001 /* 9:9 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_MISC_1_WORD           0
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_MISC_1_HIGH_FIELD     0x00000009 /* =9 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_MISC_1_LOW_FIELD      0x00000009 /* =9 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_MISC_1_DISABLE_ADJ    0x00000000
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_MISC_1__HWRESET_VAL   0x00000000
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_MISC_1_ENABLE_ADJ     0x00000200
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_MISC_2_MSK            0x00000400 /* 10:10 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_MISC_2_RMSK           0x00000001 /* 10:10 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_MISC_2_WORD           0
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_MISC_2_HIGH_FIELD     0x0000000A /* =10 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_MISC_2_LOW_FIELD      0x0000000A /* =10 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_MISC_2_DISABLE_ADJ    0x00000000
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_MISC_2__HWRESET_VAL   0x00000000
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_MISC_2_ENABLE_ADJ     0x00000400
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_MISC_3_MSK            0x00000800 /* 11:11 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_MISC_3_RMSK           0x00000001 /* 11:11 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_MISC_3_WORD           0
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_MISC_3_HIGH_FIELD     0x0000000B /* =11 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_MISC_3_LOW_FIELD      0x0000000B /* =11 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_MISC_3_DISABLE_ADJ    0x00000000
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_MISC_3__HWRESET_VAL   0x00000000
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_MISC_3_ENABLE_ADJ     0x00000800
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_POWER_ALERT_MSK       0x00001000 /* 12:12 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_POWER_ALERT_RMSK      0x00000001 /* 12:12 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_POWER_ALERT_WORD      0
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_POWER_ALERT_HIGH_FIELD 0x0000000C /* =12 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_POWER_ALERT_LOW_FIELD 0x0000000C /* =12 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_POWER_ALERT_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_POWER_ALERT__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_POWER_ALERT_ENABLE_ADJ 0x00001000
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_0_MSK      0x00010000 /* 16:16 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_0_RMSK     0x00000001 /* 16:16 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_0_WORD     0
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_0_HIGH_FIELD 0x00000010 /* =16 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_0_LOW_FIELD 0x00000010 /* =16 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_0_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_0__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_0_ENABLE_ADJ 0x00010000
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_1_MSK      0x00020000 /* 17:17 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_1_RMSK     0x00000001 /* 17:17 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_1_WORD     0
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_1_HIGH_FIELD 0x00000011 /* =17 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_1_LOW_FIELD 0x00000011 /* =17 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_1_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_1__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_1_ENABLE_ADJ 0x00020000
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_2_MSK      0x00040000 /* 18:18 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_2_RMSK     0x00000001 /* 18:18 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_2_WORD     0
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_2_HIGH_FIELD 0x00000012 /* =18 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_2_LOW_FIELD 0x00000012 /* =18 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_2_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_2__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_2_ENABLE_ADJ 0x00040000
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_3_MSK      0x00080000 /* 19:19 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_3_RMSK     0x00000001 /* 19:19 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_3_WORD     0
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_3_HIGH_FIELD 0x00000013 /* =19 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_3_LOW_FIELD 0x00000013 /* =19 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_3_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_3__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_3_ENABLE_ADJ 0x00080000
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_4_MSK      0x00100000 /* 20:20 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_4_RMSK     0x00000001 /* 20:20 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_4_WORD     0
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_4_HIGH_FIELD 0x00000014 /* =20 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_4_LOW_FIELD 0x00000014 /* =20 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_4_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_4__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_4_ENABLE_ADJ 0x00100000
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_5_MSK      0x00200000 /* 21:21 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_5_RMSK     0x00000001 /* 21:21 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_5_WORD     0
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_5_HIGH_FIELD 0x00000015 /* =21 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_5_LOW_FIELD 0x00000015 /* =21 */
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_5_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_5__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_HPD_STATUS_5_ENABLE_ADJ 0x00200000
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_MSK                   0x003F1F3F
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_READMSK               0x003F1F3F
#define LW_PGC6_SCI_SW_INTR1_RISE_EN_WRITEMSK              0x003F1F3F
#define LW_PGC6_SCI_SW_INTR1_RISE_EN__HWRESET_VAL          0x00000000
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_0_MSK             0x00000001 /* 0:0 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_0_RMSK            0x00000001 /* 0:0 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_0_WORD            0
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_0_HIGH_FIELD      0x00000000 /* =0 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_0_LOW_FIELD       0x00000000 /* =0 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_0_DISABLE_ADJ     0x00000000
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_0__HWRESET_VAL    0x00000000
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_0_ENABLE_ADJ      0x00000001
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_1_MSK             0x00000002 /* 1:1 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_1_RMSK            0x00000001 /* 1:1 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_1_WORD            0
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_1_HIGH_FIELD      0x00000001 /* =1 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_1_LOW_FIELD       0x00000001 /* =1 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_1_DISABLE_ADJ     0x00000000
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_1__HWRESET_VAL    0x00000000
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_1_ENABLE_ADJ      0x00000002
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_2_MSK             0x00000004 /* 2:2 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_2_RMSK            0x00000001 /* 2:2 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_2_WORD            0
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_2_HIGH_FIELD      0x00000002 /* =2 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_2_LOW_FIELD       0x00000002 /* =2 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_2_DISABLE_ADJ     0x00000000
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_2__HWRESET_VAL    0x00000000
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_2_ENABLE_ADJ      0x00000004
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_3_MSK             0x00000008 /* 3:3 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_3_RMSK            0x00000001 /* 3:3 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_3_WORD            0
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_3_HIGH_FIELD      0x00000003 /* =3 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_3_LOW_FIELD       0x00000003 /* =3 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_3_DISABLE_ADJ     0x00000000
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_3__HWRESET_VAL    0x00000000
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_3_ENABLE_ADJ      0x00000008
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_4_MSK             0x00000010 /* 4:4 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_4_RMSK            0x00000001 /* 4:4 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_4_WORD            0
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_4_HIGH_FIELD      0x00000004 /* =4 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_4_LOW_FIELD       0x00000004 /* =4 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_4_DISABLE_ADJ     0x00000000
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_4__HWRESET_VAL    0x00000000
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_4_ENABLE_ADJ      0x00000010
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_5_MSK             0x00000020 /* 5:5 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_5_RMSK            0x00000001 /* 5:5 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_5_WORD            0
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_5_HIGH_FIELD      0x00000005 /* =5 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_5_LOW_FIELD       0x00000005 /* =5 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_5_DISABLE_ADJ     0x00000000
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_5__HWRESET_VAL    0x00000000
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_5_ENABLE_ADJ      0x00000020
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_MISC_0_MSK            0x00000100 /* 8:8 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_MISC_0_RMSK           0x00000001 /* 8:8 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_MISC_0_WORD           0
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_MISC_0_HIGH_FIELD     0x00000008 /* =8 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_MISC_0_LOW_FIELD      0x00000008 /* =8 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_MISC_0_DISABLE_ADJ    0x00000000
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_MISC_0__HWRESET_VAL   0x00000000
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_MISC_0_ENABLE_ADJ     0x00000100
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_MISC_1_MSK            0x00000200 /* 9:9 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_MISC_1_RMSK           0x00000001 /* 9:9 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_MISC_1_WORD           0
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_MISC_1_HIGH_FIELD     0x00000009 /* =9 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_MISC_1_LOW_FIELD      0x00000009 /* =9 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_MISC_1_DISABLE_ADJ    0x00000000
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_MISC_1__HWRESET_VAL   0x00000000
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_MISC_1_ENABLE_ADJ     0x00000200
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_MISC_2_MSK            0x00000400 /* 10:10 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_MISC_2_RMSK           0x00000001 /* 10:10 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_MISC_2_WORD           0
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_MISC_2_HIGH_FIELD     0x0000000A /* =10 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_MISC_2_LOW_FIELD      0x0000000A /* =10 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_MISC_2_DISABLE_ADJ    0x00000000
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_MISC_2__HWRESET_VAL   0x00000000
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_MISC_2_ENABLE_ADJ     0x00000400
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_MISC_3_MSK            0x00000800 /* 11:11 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_MISC_3_RMSK           0x00000001 /* 11:11 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_MISC_3_WORD           0
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_MISC_3_HIGH_FIELD     0x0000000B /* =11 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_MISC_3_LOW_FIELD      0x0000000B /* =11 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_MISC_3_DISABLE_ADJ    0x00000000
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_MISC_3__HWRESET_VAL   0x00000000
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_MISC_3_ENABLE_ADJ     0x00000800
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_POWER_ALERT_MSK       0x00001000 /* 12:12 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_POWER_ALERT_RMSK      0x00000001 /* 12:12 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_POWER_ALERT_WORD      0
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_POWER_ALERT_HIGH_FIELD 0x0000000C /* =12 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_POWER_ALERT_LOW_FIELD 0x0000000C /* =12 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_POWER_ALERT_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_POWER_ALERT__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_POWER_ALERT_ENABLE_ADJ 0x00001000
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_0_MSK      0x00010000 /* 16:16 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_0_RMSK     0x00000001 /* 16:16 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_0_WORD     0
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_0_HIGH_FIELD 0x00000010 /* =16 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_0_LOW_FIELD 0x00000010 /* =16 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_0_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_0__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_0_ENABLE_ADJ 0x00010000
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_1_MSK      0x00020000 /* 17:17 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_1_RMSK     0x00000001 /* 17:17 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_1_WORD     0
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_1_HIGH_FIELD 0x00000011 /* =17 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_1_LOW_FIELD 0x00000011 /* =17 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_1_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_1__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_1_ENABLE_ADJ 0x00020000
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_2_MSK      0x00040000 /* 18:18 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_2_RMSK     0x00000001 /* 18:18 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_2_WORD     0
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_2_HIGH_FIELD 0x00000012 /* =18 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_2_LOW_FIELD 0x00000012 /* =18 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_2_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_2__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_2_ENABLE_ADJ 0x00040000
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_3_MSK      0x00080000 /* 19:19 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_3_RMSK     0x00000001 /* 19:19 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_3_WORD     0
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_3_HIGH_FIELD 0x00000013 /* =19 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_3_LOW_FIELD 0x00000013 /* =19 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_3_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_3__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_3_ENABLE_ADJ 0x00080000
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_4_MSK      0x00100000 /* 20:20 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_4_RMSK     0x00000001 /* 20:20 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_4_WORD     0
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_4_HIGH_FIELD 0x00000014 /* =20 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_4_LOW_FIELD 0x00000014 /* =20 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_4_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_4__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_4_ENABLE_ADJ 0x00100000
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_5_MSK      0x00200000 /* 21:21 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_5_RMSK     0x00000001 /* 21:21 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_5_WORD     0
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_5_HIGH_FIELD 0x00000015 /* =21 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_5_LOW_FIELD 0x00000015 /* =21 */
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_5_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_5__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_HPD_STATUS_5_ENABLE_ADJ 0x00200000
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_MSK                   0x003F1F3F
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_READMSK               0x003F1F3F
#define LW_PGC6_SCI_SW_INTR1_FALL_EN_WRITEMSK              0x003F1F3F
#define LW_PGC6_SCI_SW_INTR1_FALL_EN__HWRESET_VAL          0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GPU_EVENT_MSK     0x00000001 /* 0:0 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GPU_EVENT_RMSK    0x00000001 /* 0:0 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GPU_EVENT_WORD    0
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GPU_EVENT_HIGH_FIELD 0x00000000 /* =0 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GPU_EVENT_LOW_FIELD 0x00000000 /* =0 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GPU_EVENT_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GPU_EVENT__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GPU_EVENT_PENDING_ADJ 0x00000001
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_WAKE_TIMER_MSK    0x00000002 /* 1:1 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_WAKE_TIMER_RMSK   0x00000001 /* 1:1 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_WAKE_TIMER_WORD   0
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_WAKE_TIMER_HIGH_FIELD 0x00000001 /* =1 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_WAKE_TIMER_LOW_FIELD 0x00000001 /* =1 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_WAKE_TIMER_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_WAKE_TIMER__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_WAKE_TIMER_PENDING_ADJ 0x00000002
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_I2CS_MSK          0x00000004 /* 2:2 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_I2CS_RMSK         0x00000001 /* 2:2 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_I2CS_WORD         0
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_I2CS_HIGH_FIELD   0x00000002 /* =2 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_I2CS_LOW_FIELD    0x00000002 /* =2 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_I2CS_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_I2CS__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_I2CS_PENDING_ADJ  0x00000004
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_BSI_EVENT_MSK     0x00000008 /* 3:3 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_BSI_EVENT_RMSK    0x00000001 /* 3:3 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_BSI_EVENT_WORD    0
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_BSI_EVENT_HIGH_FIELD 0x00000003 /* =3 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_BSI_EVENT_LOW_FIELD 0x00000003 /* =3 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_BSI_EVENT_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_BSI_EVENT__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_BSI_EVENT_PENDING_ADJ 0x00000008
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_0_MSK     0x00000100 /* 8:8 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_0_RMSK    0x00000001 /* 8:8 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_0_WORD    0
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_0_HIGH_FIELD 0x00000008 /* =8 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_0_LOW_FIELD 0x00000008 /* =8 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_0_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_0__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_0_PENDING_ADJ 0x00000100
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_1_MSK     0x00000200 /* 9:9 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_1_RMSK    0x00000001 /* 9:9 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_1_WORD    0
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_1_HIGH_FIELD 0x00000009 /* =9 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_1_LOW_FIELD 0x00000009 /* =9 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_1_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_1__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_1_PENDING_ADJ 0x00000200
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_2_MSK     0x00000400 /* 10:10 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_2_RMSK    0x00000001 /* 10:10 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_2_WORD    0
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_2_HIGH_FIELD 0x0000000A /* =10 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_2_LOW_FIELD 0x0000000A /* =10 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_2_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_2__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_2_PENDING_ADJ 0x00000400
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_3_MSK     0x00000800 /* 11:11 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_3_RMSK    0x00000001 /* 11:11 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_3_WORD    0
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_3_HIGH_FIELD 0x0000000B /* =11 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_3_LOW_FIELD 0x0000000B /* =11 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_3_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_3__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_3_PENDING_ADJ 0x00000800
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_4_MSK     0x00001000 /* 12:12 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_4_RMSK    0x00000001 /* 12:12 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_4_WORD    0
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_4_HIGH_FIELD 0x0000000C /* =12 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_4_LOW_FIELD 0x0000000C /* =12 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_4_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_4__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_4_PENDING_ADJ 0x00001000
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_5_MSK     0x00002000 /* 13:13 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_5_RMSK    0x00000001 /* 13:13 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_5_WORD    0
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_5_HIGH_FIELD 0x0000000D /* =13 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_5_LOW_FIELD 0x0000000D /* =13 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_5_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_5__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_HPD_IRQ_5_PENDING_ADJ 0x00002000
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GPU_EVENT_ENTRY_RESPONSE_ERR_MSK 0x01000000 /* 24:24 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GPU_EVENT_ENTRY_RESPONSE_ERR_RMSK 0x00000001 /* 24:24 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GPU_EVENT_ENTRY_RESPONSE_ERR_WORD 0
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GPU_EVENT_ENTRY_RESPONSE_ERR_HIGH_FIELD 0x00000018 /* =24 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GPU_EVENT_ENTRY_RESPONSE_ERR_LOW_FIELD 0x00000018 /* =24 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GPU_EVENT_ENTRY_RESPONSE_ERR_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GPU_EVENT_ENTRY_RESPONSE_ERR__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GPU_EVENT_ENTRY_RESPONSE_ERR_PENDING_ADJ 0x01000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GPU_EVENT_EXIT_RETRY_MSK 0x02000000 /* 25:25 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GPU_EVENT_EXIT_RETRY_RMSK 0x00000001 /* 25:25 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GPU_EVENT_EXIT_RETRY_WORD 0
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GPU_EVENT_EXIT_RETRY_HIGH_FIELD 0x00000019 /* =25 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GPU_EVENT_EXIT_RETRY_LOW_FIELD 0x00000019 /* =25 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GPU_EVENT_EXIT_RETRY_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GPU_EVENT_EXIT_RETRY__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GPU_EVENT_EXIT_RETRY_PENDING_ADJ 0x02000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GC5_EXIT_MSK      0x04000000 /* 26:26 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GC5_EXIT_RMSK     0x00000001 /* 26:26 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GC5_EXIT_WORD     0
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GC5_EXIT_HIGH_FIELD 0x0000001A /* =26 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GC5_EXIT_LOW_FIELD 0x0000001A /* =26 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GC5_EXIT_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GC5_EXIT__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GC5_EXIT_PENDING_ADJ 0x04000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GC6_EXIT_MSK      0x08000000 /* 27:27 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GC6_EXIT_RMSK     0x00000001 /* 27:27 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GC6_EXIT_WORD     0
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GC6_EXIT_HIGH_FIELD 0x0000001B /* =27 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GC6_EXIT_LOW_FIELD 0x0000001B /* =27 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GC6_EXIT_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GC6_EXIT__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GC6_EXIT_PENDING_ADJ 0x08000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GC5_ABORT_MSK     0x10000000 /* 28:28 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GC5_ABORT_RMSK    0x00000001 /* 28:28 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GC5_ABORT_WORD    0
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GC5_ABORT_HIGH_FIELD 0x0000001C /* =28 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GC5_ABORT_LOW_FIELD 0x0000001C /* =28 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GC5_ABORT_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GC5_ABORT__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GC5_ABORT_PENDING_ADJ 0x10000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GC6_ABORT_MSK     0x20000000 /* 29:29 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GC6_ABORT_RMSK    0x00000001 /* 29:29 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GC6_ABORT_WORD    0
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GC6_ABORT_HIGH_FIELD 0x0000001D /* =29 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GC6_ABORT_LOW_FIELD 0x0000001D /* =29 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GC6_ABORT_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GC6_ABORT__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_GC6_ABORT_PENDING_ADJ 0x20000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_SR_UPDATE_MSK     0x40000000 /* 30:30 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_SR_UPDATE_RMSK    0x00000001 /* 30:30 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_SR_UPDATE_WORD    0
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_SR_UPDATE_HIGH_FIELD 0x0000001E /* =30 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_SR_UPDATE_LOW_FIELD 0x0000001E /* =30 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_SR_UPDATE_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_SR_UPDATE__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_SR_UPDATE_PENDING_ADJ 0x40000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_MSK               0x7F003F0F
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_READMSK           0x7F003F0F
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR_WRITEMSK          0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_LWRR__HWRESET_VAL      0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_0_MSK         0x00000001 /* 0:0 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_0_RMSK        0x00000001 /* 0:0 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_0_WORD        0
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_0_HIGH_FIELD  0x00000000 /* =0 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_0_LOW_FIELD   0x00000000 /* =0 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_0_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_0__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_0_PENDING_ADJ 0x00000001
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_1_MSK         0x00000002 /* 1:1 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_1_RMSK        0x00000001 /* 1:1 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_1_WORD        0
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_1_HIGH_FIELD  0x00000001 /* =1 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_1_LOW_FIELD   0x00000001 /* =1 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_1_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_1__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_1_PENDING_ADJ 0x00000002
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_2_MSK         0x00000004 /* 2:2 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_2_RMSK        0x00000001 /* 2:2 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_2_WORD        0
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_2_HIGH_FIELD  0x00000002 /* =2 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_2_LOW_FIELD   0x00000002 /* =2 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_2_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_2__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_2_PENDING_ADJ 0x00000004
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_3_MSK         0x00000008 /* 3:3 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_3_RMSK        0x00000001 /* 3:3 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_3_WORD        0
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_3_HIGH_FIELD  0x00000003 /* =3 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_3_LOW_FIELD   0x00000003 /* =3 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_3_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_3__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_3_PENDING_ADJ 0x00000008
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_4_MSK         0x00000010 /* 4:4 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_4_RMSK        0x00000001 /* 4:4 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_4_WORD        0
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_4_HIGH_FIELD  0x00000004 /* =4 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_4_LOW_FIELD   0x00000004 /* =4 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_4_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_4__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_4_PENDING_ADJ 0x00000010
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_5_MSK         0x00000020 /* 5:5 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_5_RMSK        0x00000001 /* 5:5 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_5_WORD        0
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_5_HIGH_FIELD  0x00000005 /* =5 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_5_LOW_FIELD   0x00000005 /* =5 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_5_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_5__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_5_PENDING_ADJ 0x00000020
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_MISC_0_MSK        0x00000100 /* 8:8 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_MISC_0_RMSK       0x00000001 /* 8:8 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_MISC_0_WORD       0
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_MISC_0_HIGH_FIELD 0x00000008 /* =8 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_MISC_0_LOW_FIELD  0x00000008 /* =8 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_MISC_0_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_MISC_0__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_MISC_0_PENDING_ADJ 0x00000100
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_MISC_1_MSK        0x00000200 /* 9:9 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_MISC_1_RMSK       0x00000001 /* 9:9 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_MISC_1_WORD       0
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_MISC_1_HIGH_FIELD 0x00000009 /* =9 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_MISC_1_LOW_FIELD  0x00000009 /* =9 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_MISC_1_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_MISC_1__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_MISC_1_PENDING_ADJ 0x00000200
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_MISC_2_MSK        0x00000400 /* 10:10 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_MISC_2_RMSK       0x00000001 /* 10:10 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_MISC_2_WORD       0
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_MISC_2_HIGH_FIELD 0x0000000A /* =10 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_MISC_2_LOW_FIELD  0x0000000A /* =10 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_MISC_2_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_MISC_2__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_MISC_2_PENDING_ADJ 0x00000400
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_MISC_3_MSK        0x00000800 /* 11:11 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_MISC_3_RMSK       0x00000001 /* 11:11 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_MISC_3_WORD       0
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_MISC_3_HIGH_FIELD 0x0000000B /* =11 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_MISC_3_LOW_FIELD  0x0000000B /* =11 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_MISC_3_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_MISC_3__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_MISC_3_PENDING_ADJ 0x00000800
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_POWER_ALERT_MSK   0x00001000 /* 12:12 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_POWER_ALERT_RMSK  0x00000001 /* 12:12 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_POWER_ALERT_WORD  0
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_POWER_ALERT_HIGH_FIELD 0x0000000C /* =12 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_POWER_ALERT_LOW_FIELD 0x0000000C /* =12 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_POWER_ALERT_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_POWER_ALERT__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_POWER_ALERT_PENDING_ADJ 0x00001000
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_0_MSK  0x00010000 /* 16:16 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_0_RMSK 0x00000001 /* 16:16 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_0_WORD 0
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_0_HIGH_FIELD 0x00000010 /* =16 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_0_LOW_FIELD 0x00000010 /* =16 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_0_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_0__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_0_PENDING_ADJ 0x00010000
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_1_MSK  0x00020000 /* 17:17 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_1_RMSK 0x00000001 /* 17:17 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_1_WORD 0
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_1_HIGH_FIELD 0x00000011 /* =17 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_1_LOW_FIELD 0x00000011 /* =17 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_1_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_1__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_1_PENDING_ADJ 0x00020000
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_2_MSK  0x00040000 /* 18:18 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_2_RMSK 0x00000001 /* 18:18 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_2_WORD 0
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_2_HIGH_FIELD 0x00000012 /* =18 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_2_LOW_FIELD 0x00000012 /* =18 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_2_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_2__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_2_PENDING_ADJ 0x00040000
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_3_MSK  0x00080000 /* 19:19 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_3_RMSK 0x00000001 /* 19:19 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_3_WORD 0
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_3_HIGH_FIELD 0x00000013 /* =19 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_3_LOW_FIELD 0x00000013 /* =19 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_3_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_3__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_3_PENDING_ADJ 0x00080000
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_4_MSK  0x00100000 /* 20:20 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_4_RMSK 0x00000001 /* 20:20 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_4_WORD 0
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_4_HIGH_FIELD 0x00000014 /* =20 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_4_LOW_FIELD 0x00000014 /* =20 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_4_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_4__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_4_PENDING_ADJ 0x00100000
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_5_MSK  0x00200000 /* 21:21 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_5_RMSK 0x00000001 /* 21:21 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_5_WORD 0
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_5_HIGH_FIELD 0x00000015 /* =21 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_5_LOW_FIELD 0x00000015 /* =21 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_5_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_5__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_HPD_STATUS_5_PENDING_ADJ 0x00200000
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_MSK               0x003F1F3F
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_READMSK           0x003F1F3F
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR_WRITEMSK          0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_LWRR__HWRESET_VAL      0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GPU_EVENT_MSK     0x00000001 /* 0:0 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GPU_EVENT_RMSK    0x00000001 /* 0:0 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GPU_EVENT_WORD    0
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GPU_EVENT_HIGH_FIELD 0x00000000 /* =0 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GPU_EVENT_LOW_FIELD 0x00000000 /* =0 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GPU_EVENT_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GPU_EVENT__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GPU_EVENT_PENDING_ADJ 0x00000001
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_WAKE_TIMER_MSK    0x00000002 /* 1:1 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_WAKE_TIMER_RMSK   0x00000001 /* 1:1 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_WAKE_TIMER_WORD   0
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_WAKE_TIMER_HIGH_FIELD 0x00000001 /* =1 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_WAKE_TIMER_LOW_FIELD 0x00000001 /* =1 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_WAKE_TIMER_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_WAKE_TIMER__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_WAKE_TIMER_PENDING_ADJ 0x00000002
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_I2CS_MSK          0x00000004 /* 2:2 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_I2CS_RMSK         0x00000001 /* 2:2 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_I2CS_WORD         0
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_I2CS_HIGH_FIELD   0x00000002 /* =2 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_I2CS_LOW_FIELD    0x00000002 /* =2 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_I2CS_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_I2CS__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_I2CS_PENDING_ADJ  0x00000004
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_BSI_EVENT_MSK     0x00000008 /* 3:3 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_BSI_EVENT_RMSK    0x00000001 /* 3:3 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_BSI_EVENT_WORD    0
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_BSI_EVENT_HIGH_FIELD 0x00000003 /* =3 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_BSI_EVENT_LOW_FIELD 0x00000003 /* =3 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_BSI_EVENT_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_BSI_EVENT__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_BSI_EVENT_PENDING_ADJ 0x00000008
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_0_MSK     0x00000100 /* 8:8 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_0_RMSK    0x00000001 /* 8:8 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_0_WORD    0
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_0_HIGH_FIELD 0x00000008 /* =8 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_0_LOW_FIELD 0x00000008 /* =8 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_0_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_0__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_0_PENDING_ADJ 0x00000100
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_1_MSK     0x00000200 /* 9:9 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_1_RMSK    0x00000001 /* 9:9 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_1_WORD    0
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_1_HIGH_FIELD 0x00000009 /* =9 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_1_LOW_FIELD 0x00000009 /* =9 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_1_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_1__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_1_PENDING_ADJ 0x00000200
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_2_MSK     0x00000400 /* 10:10 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_2_RMSK    0x00000001 /* 10:10 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_2_WORD    0
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_2_HIGH_FIELD 0x0000000A /* =10 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_2_LOW_FIELD 0x0000000A /* =10 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_2_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_2__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_2_PENDING_ADJ 0x00000400
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_3_MSK     0x00000800 /* 11:11 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_3_RMSK    0x00000001 /* 11:11 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_3_WORD    0
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_3_HIGH_FIELD 0x0000000B /* =11 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_3_LOW_FIELD 0x0000000B /* =11 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_3_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_3__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_3_PENDING_ADJ 0x00000800
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_4_MSK     0x00001000 /* 12:12 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_4_RMSK    0x00000001 /* 12:12 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_4_WORD    0
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_4_HIGH_FIELD 0x0000000C /* =12 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_4_LOW_FIELD 0x0000000C /* =12 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_4_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_4__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_4_PENDING_ADJ 0x00001000
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_5_MSK     0x00002000 /* 13:13 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_5_RMSK    0x00000001 /* 13:13 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_5_WORD    0
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_5_HIGH_FIELD 0x0000000D /* =13 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_5_LOW_FIELD 0x0000000D /* =13 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_5_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_5__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_HPD_IRQ_5_PENDING_ADJ 0x00002000
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GPU_EVENT_ENTRY_RESPONSE_ERR_MSK 0x01000000 /* 24:24 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GPU_EVENT_ENTRY_RESPONSE_ERR_RMSK 0x00000001 /* 24:24 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GPU_EVENT_ENTRY_RESPONSE_ERR_WORD 0
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GPU_EVENT_ENTRY_RESPONSE_ERR_HIGH_FIELD 0x00000018 /* =24 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GPU_EVENT_ENTRY_RESPONSE_ERR_LOW_FIELD 0x00000018 /* =24 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GPU_EVENT_ENTRY_RESPONSE_ERR_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GPU_EVENT_ENTRY_RESPONSE_ERR__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GPU_EVENT_ENTRY_RESPONSE_ERR_PENDING_ADJ 0x01000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GPU_EVENT_EXIT_RETRY_MSK 0x02000000 /* 25:25 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GPU_EVENT_EXIT_RETRY_RMSK 0x00000001 /* 25:25 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GPU_EVENT_EXIT_RETRY_WORD 0
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GPU_EVENT_EXIT_RETRY_HIGH_FIELD 0x00000019 /* =25 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GPU_EVENT_EXIT_RETRY_LOW_FIELD 0x00000019 /* =25 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GPU_EVENT_EXIT_RETRY_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GPU_EVENT_EXIT_RETRY__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GPU_EVENT_EXIT_RETRY_PENDING_ADJ 0x02000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GC5_EXIT_MSK      0x04000000 /* 26:26 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GC5_EXIT_RMSK     0x00000001 /* 26:26 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GC5_EXIT_WORD     0
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GC5_EXIT_HIGH_FIELD 0x0000001A /* =26 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GC5_EXIT_LOW_FIELD 0x0000001A /* =26 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GC5_EXIT_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GC5_EXIT__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GC5_EXIT_PENDING_ADJ 0x04000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GC6_EXIT_MSK      0x08000000 /* 27:27 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GC6_EXIT_RMSK     0x00000001 /* 27:27 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GC6_EXIT_WORD     0
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GC6_EXIT_HIGH_FIELD 0x0000001B /* =27 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GC6_EXIT_LOW_FIELD 0x0000001B /* =27 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GC6_EXIT_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GC6_EXIT__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GC6_EXIT_PENDING_ADJ 0x08000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GC5_ABORT_MSK     0x10000000 /* 28:28 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GC5_ABORT_RMSK    0x00000001 /* 28:28 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GC5_ABORT_WORD    0
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GC5_ABORT_HIGH_FIELD 0x0000001C /* =28 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GC5_ABORT_LOW_FIELD 0x0000001C /* =28 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GC5_ABORT_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GC5_ABORT__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GC5_ABORT_PENDING_ADJ 0x10000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GC6_ABORT_MSK     0x20000000 /* 29:29 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GC6_ABORT_RMSK    0x00000001 /* 29:29 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GC6_ABORT_WORD    0
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GC6_ABORT_HIGH_FIELD 0x0000001D /* =29 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GC6_ABORT_LOW_FIELD 0x0000001D /* =29 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GC6_ABORT_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GC6_ABORT__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_GC6_ABORT_PENDING_ADJ 0x20000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_SR_UPDATE_MSK     0x40000000 /* 30:30 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_SR_UPDATE_RMSK    0x00000001 /* 30:30 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_SR_UPDATE_WORD    0
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_SR_UPDATE_HIGH_FIELD 0x0000001E /* =30 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_SR_UPDATE_LOW_FIELD 0x0000001E /* =30 */
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_SR_UPDATE_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_SR_UPDATE__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_SR_UPDATE_PENDING_ADJ 0x40000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_MSK               0x7F003F0F
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_READMSK           0x7F003F0F
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV_WRITEMSK          0x00000000
#define LW_PGC6_SCI_SW_INTR0_STATUS_PREV__HWRESET_VAL      0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_0_MSK         0x00000001 /* 0:0 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_0_RMSK        0x00000001 /* 0:0 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_0_WORD        0
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_0_HIGH_FIELD  0x00000000 /* =0 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_0_LOW_FIELD   0x00000000 /* =0 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_0_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_0__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_0_PENDING_ADJ 0x00000001
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_1_MSK         0x00000002 /* 1:1 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_1_RMSK        0x00000001 /* 1:1 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_1_WORD        0
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_1_HIGH_FIELD  0x00000001 /* =1 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_1_LOW_FIELD   0x00000001 /* =1 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_1_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_1__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_1_PENDING_ADJ 0x00000002
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_2_MSK         0x00000004 /* 2:2 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_2_RMSK        0x00000001 /* 2:2 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_2_WORD        0
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_2_HIGH_FIELD  0x00000002 /* =2 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_2_LOW_FIELD   0x00000002 /* =2 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_2_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_2__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_2_PENDING_ADJ 0x00000004
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_3_MSK         0x00000008 /* 3:3 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_3_RMSK        0x00000001 /* 3:3 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_3_WORD        0
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_3_HIGH_FIELD  0x00000003 /* =3 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_3_LOW_FIELD   0x00000003 /* =3 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_3_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_3__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_3_PENDING_ADJ 0x00000008
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_4_MSK         0x00000010 /* 4:4 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_4_RMSK        0x00000001 /* 4:4 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_4_WORD        0
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_4_HIGH_FIELD  0x00000004 /* =4 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_4_LOW_FIELD   0x00000004 /* =4 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_4_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_4__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_4_PENDING_ADJ 0x00000010
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_5_MSK         0x00000020 /* 5:5 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_5_RMSK        0x00000001 /* 5:5 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_5_WORD        0
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_5_HIGH_FIELD  0x00000005 /* =5 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_5_LOW_FIELD   0x00000005 /* =5 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_5_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_5__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_5_PENDING_ADJ 0x00000020
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_MISC_0_MSK        0x00000100 /* 8:8 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_MISC_0_RMSK       0x00000001 /* 8:8 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_MISC_0_WORD       0
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_MISC_0_HIGH_FIELD 0x00000008 /* =8 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_MISC_0_LOW_FIELD  0x00000008 /* =8 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_MISC_0_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_MISC_0__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_MISC_0_PENDING_ADJ 0x00000100
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_MISC_1_MSK        0x00000200 /* 9:9 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_MISC_1_RMSK       0x00000001 /* 9:9 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_MISC_1_WORD       0
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_MISC_1_HIGH_FIELD 0x00000009 /* =9 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_MISC_1_LOW_FIELD  0x00000009 /* =9 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_MISC_1_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_MISC_1__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_MISC_1_PENDING_ADJ 0x00000200
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_MISC_2_MSK        0x00000400 /* 10:10 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_MISC_2_RMSK       0x00000001 /* 10:10 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_MISC_2_WORD       0
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_MISC_2_HIGH_FIELD 0x0000000A /* =10 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_MISC_2_LOW_FIELD  0x0000000A /* =10 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_MISC_2_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_MISC_2__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_MISC_2_PENDING_ADJ 0x00000400
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_MISC_3_MSK        0x00000800 /* 11:11 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_MISC_3_RMSK       0x00000001 /* 11:11 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_MISC_3_WORD       0
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_MISC_3_HIGH_FIELD 0x0000000B /* =11 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_MISC_3_LOW_FIELD  0x0000000B /* =11 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_MISC_3_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_MISC_3__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_MISC_3_PENDING_ADJ 0x00000800
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_POWER_ALERT_MSK   0x00001000 /* 12:12 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_POWER_ALERT_RMSK  0x00000001 /* 12:12 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_POWER_ALERT_WORD  0
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_POWER_ALERT_HIGH_FIELD 0x0000000C /* =12 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_POWER_ALERT_LOW_FIELD 0x0000000C /* =12 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_POWER_ALERT_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_POWER_ALERT__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_POWER_ALERT_PENDING_ADJ 0x00001000
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_0_MSK  0x00010000 /* 16:16 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_0_RMSK 0x00000001 /* 16:16 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_0_WORD 0
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_0_HIGH_FIELD 0x00000010 /* =16 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_0_LOW_FIELD 0x00000010 /* =16 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_0_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_0__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_0_PENDING_ADJ 0x00010000
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_1_MSK  0x00020000 /* 17:17 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_1_RMSK 0x00000001 /* 17:17 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_1_WORD 0
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_1_HIGH_FIELD 0x00000011 /* =17 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_1_LOW_FIELD 0x00000011 /* =17 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_1_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_1__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_1_PENDING_ADJ 0x00020000
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_2_MSK  0x00040000 /* 18:18 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_2_RMSK 0x00000001 /* 18:18 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_2_WORD 0
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_2_HIGH_FIELD 0x00000012 /* =18 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_2_LOW_FIELD 0x00000012 /* =18 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_2_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_2__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_2_PENDING_ADJ 0x00040000
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_3_MSK  0x00080000 /* 19:19 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_3_RMSK 0x00000001 /* 19:19 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_3_WORD 0
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_3_HIGH_FIELD 0x00000013 /* =19 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_3_LOW_FIELD 0x00000013 /* =19 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_3_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_3__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_3_PENDING_ADJ 0x00080000
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_4_MSK  0x00100000 /* 20:20 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_4_RMSK 0x00000001 /* 20:20 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_4_WORD 0
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_4_HIGH_FIELD 0x00000014 /* =20 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_4_LOW_FIELD 0x00000014 /* =20 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_4_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_4__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_4_PENDING_ADJ 0x00100000
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_5_MSK  0x00200000 /* 21:21 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_5_RMSK 0x00000001 /* 21:21 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_5_WORD 0
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_5_HIGH_FIELD 0x00000015 /* =21 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_5_LOW_FIELD 0x00000015 /* =21 */
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_5_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_5__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_HPD_STATUS_5_PENDING_ADJ 0x00200000
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_MSK               0x003F1F3F
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_READMSK           0x003F1F3F
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV_WRITEMSK          0x00000000
#define LW_PGC6_SCI_SW_INTR1_STATUS_PREV__HWRESET_VAL      0x00000000
#define LW_PGC6_SCI_RESIDENT_TMR_TIME_MSK                  0x000FFFFF /* 19:0 */
#define LW_PGC6_SCI_RESIDENT_TMR_TIME_RMSK                 0x000FFFFF /* 19:0 */
#define LW_PGC6_SCI_RESIDENT_TMR_TIME_WORD                 0
#define LW_PGC6_SCI_RESIDENT_TMR_TIME_HIGH_FIELD           0x00000013 /* =19 */
#define LW_PGC6_SCI_RESIDENT_TMR_TIME_LOW_FIELD            0x00000000 /* =0 */
#define LW_PGC6_SCI_RESIDENT_TMR_TIME_ZERO_ADJ             0x00000000
#define LW_PGC6_SCI_RESIDENT_TMR_TIME__HWRESET_VAL         0x00000000
#define LW_PGC6_SCI_RESIDENT_TMR_TIME_1US_ADJ              0x00000001
#define LW_PGC6_SCI_RESIDENT_TMR_TIME_1MS_ADJ              0x000003E8
#define LW_PGC6_SCI_RESIDENT_TMR_TIME_1S_ADJ               0x000F4240
#define LW_PGC6_SCI_RESIDENT_TMR_TIME_MAX_ADJ              0x000FFFFF
#define LW_PGC6_SCI_RESIDENT_TMR_MSK                       0x000FFFFF
#define LW_PGC6_SCI_RESIDENT_TMR_READMSK                   0x000FFFFF
#define LW_PGC6_SCI_RESIDENT_TMR_WRITEMSK                  0x00000000
#define LW_PGC6_SCI_RESIDENT_TMR__HWRESET_VAL              0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC0_GC5_POWERUP_MSK     0x0000003F /* 5:0 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC0_GC5_POWERUP_RMSK    0x0000003F /* 5:0 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC0_GC5_POWERUP_WORD    0
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC0_GC5_POWERUP_HIGH_FIELD 0x00000005 /* =5 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC0_GC5_POWERUP_LOW_FIELD 0x00000000 /* =0 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC0_GC5_POWERUP_INIT_ADJ 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC0_GC5_POWERUP__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC0_GC6_POWERUP_MSK     0x00003F00 /* 13:8 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC0_GC6_POWERUP_RMSK    0x0000003F /* 13:8 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC0_GC6_POWERUP_WORD    0
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC0_GC6_POWERUP_HIGH_FIELD 0x0000000D /* =13 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC0_GC6_POWERUP_LOW_FIELD 0x00000008 /* =8 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC0_GC6_POWERUP_INIT_ADJ 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC0_GC6_POWERUP__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC0_GC5_POWERDOWN_MSK   0x003F0000 /* 21:16 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC0_GC5_POWERDOWN_RMSK  0x0000003F /* 21:16 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC0_GC5_POWERDOWN_WORD  0
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC0_GC5_POWERDOWN_HIGH_FIELD 0x00000015 /* =21 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC0_GC5_POWERDOWN_LOW_FIELD 0x00000010 /* =16 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC0_GC5_POWERDOWN_INIT_ADJ 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC0_GC5_POWERDOWN__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC0_GC6_POWERDOWN_MSK   0x3F000000 /* 29:24 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC0_GC6_POWERDOWN_RMSK  0x0000003F /* 29:24 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC0_GC6_POWERDOWN_WORD  0
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC0_GC6_POWERDOWN_HIGH_FIELD 0x0000001D /* =29 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC0_GC6_POWERDOWN_LOW_FIELD 0x00000018 /* =24 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC0_GC6_POWERDOWN_INIT_ADJ 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC0_GC6_POWERDOWN__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC0_MSK                 0x3F3F3F3F
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC0_READMSK             0x3F3F3F3F
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC0_WRITEMSK            0x3F3F3F3F
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC0__HWRESET_VAL        0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC1_GC5_EXIT_MSK        0x0000003F /* 5:0 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC1_GC5_EXIT_RMSK       0x0000003F /* 5:0 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC1_GC5_EXIT_WORD       0
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC1_GC5_EXIT_HIGH_FIELD 0x00000005 /* =5 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC1_GC5_EXIT_LOW_FIELD  0x00000000 /* =0 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC1_GC5_EXIT_INIT_ADJ   0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC1_GC5_EXIT__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC1_GC6_EXIT_MSK        0x00003F00 /* 13:8 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC1_GC6_EXIT_RMSK       0x0000003F /* 13:8 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC1_GC6_EXIT_WORD       0
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC1_GC6_EXIT_HIGH_FIELD 0x0000000D /* =13 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC1_GC6_EXIT_LOW_FIELD  0x00000008 /* =8 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC1_GC6_EXIT_INIT_ADJ   0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC1_GC6_EXIT__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC1_GC5_ENTRY_MSK       0x003F0000 /* 21:16 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC1_GC5_ENTRY_RMSK      0x0000003F /* 21:16 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC1_GC5_ENTRY_WORD      0
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC1_GC5_ENTRY_HIGH_FIELD 0x00000015 /* =21 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC1_GC5_ENTRY_LOW_FIELD 0x00000010 /* =16 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC1_GC5_ENTRY_INIT_ADJ  0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC1_GC5_ENTRY__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC1_GC6_ENTRY_MSK       0x3F000000 /* 29:24 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC1_GC6_ENTRY_RMSK      0x0000003F /* 29:24 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC1_GC6_ENTRY_WORD      0
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC1_GC6_ENTRY_HIGH_FIELD 0x0000001D /* =29 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC1_GC6_ENTRY_LOW_FIELD 0x00000018 /* =24 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC1_GC6_ENTRY_INIT_ADJ  0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC1_GC6_ENTRY__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC1_MSK                 0x3F3F3F3F
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC1_READMSK             0x3F3F3F3F
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC1_WRITEMSK            0x3F3F3F3F
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC1__HWRESET_VAL        0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC2_ABORT_MSK           0x0000003F /* 5:0 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC2_ABORT_RMSK          0x0000003F /* 5:0 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC2_ABORT_WORD          0
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC2_ABORT_HIGH_FIELD    0x00000005 /* =5 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC2_ABORT_LOW_FIELD     0x00000000 /* =0 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC2_ABORT_INIT_ADJ      0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC2_ABORT__HWRESET_VAL  0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC2_RESET_EXEC_MSK      0x00003F00 /* 13:8 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC2_RESET_EXEC_RMSK     0x0000003F /* 13:8 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC2_RESET_EXEC_WORD     0
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC2_RESET_EXEC_HIGH_FIELD 0x0000000D /* =13 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC2_RESET_EXEC_LOW_FIELD 0x00000008 /* =8 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC2_RESET_EXEC_INIT_ADJ 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC2_RESET_EXEC__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC2_MSK                 0x00003F3F
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC2_READMSK             0x00003F3F
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC2_WRITEMSK            0x00003F3F
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC2__HWRESET_VAL        0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC3_INDEX_MSK           0x0000003F /* 5:0 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC3_INDEX_RMSK          0x0000003F /* 5:0 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC3_INDEX_WORD          0
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC3_INDEX_HIGH_FIELD    0x00000005 /* =5 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC3_INDEX_LOW_FIELD     0x00000000 /* =0 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC3_INDEX_INIT_ADJ      0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC3_INDEX__HWRESET_VAL  0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC3_TRIGGER_MSK         0x80000000 /* 31:31 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC3_TRIGGER_RMSK        0x00000001 /* 31:31 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC3_TRIGGER_WORD        0
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC3_TRIGGER_HIGH_FIELD  0x0000001F /* =31 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC3_TRIGGER_LOW_FIELD   0x0000001F /* =31 */
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC3_TRIGGER_DONE_ADJ    0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC3_TRIGGER__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC3_TRIGGER_BUSY_ADJ    0x80000000
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC3_TRIGGER_EXELWTE_ADJ 0x80000000
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC3_MSK                 0x8000003F
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC3_READMSK             0x8000003F
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC3_WRITEMSK            0x8000003F
#define LW_PGC6_SCI_PWR_SEQ_ENTRY_VEC3__HWRESET_VAL        0x00000000
#define LW_PGC6_SCI_PWR_SEQ_INST_DATA_MSK                  0x00000FFF /* 11:0 */
#define LW_PGC6_SCI_PWR_SEQ_INST_DATA_RMSK                 0x00000FFF /* 11:0 */
#define LW_PGC6_SCI_PWR_SEQ_INST_DATA_WORD                 0
#define LW_PGC6_SCI_PWR_SEQ_INST_DATA_HIGH_FIELD           0x0000000B /* =11 */
#define LW_PGC6_SCI_PWR_SEQ_INST_DATA_LOW_FIELD            0x00000000 /* =0 */
#define LW_PGC6_SCI_PWR_SEQ_INST_DATA_INIT_ADJ             0x00000000
#define LW_PGC6_SCI_PWR_SEQ_INST_DATA__HWRESET_VAL         0x00000000
#define LW_PGC6_SCI_PWR_SEQ_INST_DELAY_INDEX_MSK           0x0000000F /* 3:0 */
#define LW_PGC6_SCI_PWR_SEQ_INST_DELAY_INDEX_RMSK          0x0000000F /* 3:0 */
#define LW_PGC6_SCI_PWR_SEQ_INST_DELAY_INDEX_WORD          0
#define LW_PGC6_SCI_PWR_SEQ_INST_DELAY_INDEX_HIGH_FIELD    0x00000003 /* =3 */
#define LW_PGC6_SCI_PWR_SEQ_INST_DELAY_INDEX_LOW_FIELD     0x00000000 /* =0 */
#define LW_PGC6_SCI_PWR_SEQ_INST_DELAY_INDEX_NONE_ADJ      0x0000000F
#define LW_PGC6_SCI_PWR_SEQ_INST_SEQ_STATE_INDEX_MSK       0x000000F0 /* 7:4 */
#define LW_PGC6_SCI_PWR_SEQ_INST_SEQ_STATE_INDEX_RMSK      0x0000000F /* 7:4 */
#define LW_PGC6_SCI_PWR_SEQ_INST_SEQ_STATE_INDEX_WORD      0
#define LW_PGC6_SCI_PWR_SEQ_INST_SEQ_STATE_INDEX_HIGH_FIELD 0x00000007 /* =7 */
#define LW_PGC6_SCI_PWR_SEQ_INST_SEQ_STATE_INDEX_LOW_FIELD 0x00000004 /* =4 */
#define LW_PGC6_SCI_PWR_SEQ_INST_SEQ_STATE_INDEX_FB_CLAMP_ADJ 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_INST_SEQ_STATE_INDEX_XTAL_CORE_CLAMP_ADJ 0x00000010
#define LW_PGC6_SCI_PWR_SEQ_INST_SEQ_STATE_INDEX_PAD_CLAMP_ADJ 0x00000020
#define LW_PGC6_SCI_PWR_SEQ_INST_SEQ_STATE_INDEX_ALT_MUX_SEL_ADJ 0x00000030
#define LW_PGC6_SCI_PWR_SEQ_INST_SEQ_STATE_INDEX_MAIN_3V3_EN_ADJ 0x00000040
#define LW_PGC6_SCI_PWR_SEQ_INST_SEQ_STATE_INDEX_LWVDD_PEXVDD_EN_ADJ 0x00000050
#define LW_PGC6_SCI_PWR_SEQ_INST_SEQ_STATE_INDEX_FBVDDQ_GPU_EN_ADJ 0x00000060
#define LW_PGC6_SCI_PWR_SEQ_INST_SEQ_STATE_INDEX_FBVDD_Q_MEM_EN_ADJ 0x00000070
#define LW_PGC6_SCI_PWR_SEQ_INST_SEQ_STATE_INDEX_PEXVDD_VID_ADJ 0x00000080
#define LW_PGC6_SCI_PWR_SEQ_INST_SEQ_STATE_INDEX_GPU_EVENT_ADJ 0x00000090
#define LW_PGC6_SCI_PWR_SEQ_INST_SEQ_STATE_INDEX_LWVDD_0_ADJ 0x000000A0
#define LW_PGC6_SCI_PWR_SEQ_INST_SEQ_STATE_INDEX_LWVDD_1_ADJ 0x000000B0
#define LW_PGC6_SCI_PWR_SEQ_INST_SEQ_STATE_INDEX_LWVDD_2_ADJ 0x000000C0
#define LW_PGC6_SCI_PWR_SEQ_INST_SEQ_STATE_INDEX_LWVDD_3_ADJ 0x000000D0
#define LW_PGC6_SCI_PWR_SEQ_INST_SEQ_STATE_INDEX_LWVDD_4_ADJ 0x000000E0
#define LW_PGC6_SCI_PWR_SEQ_INST_SEQ_STATE_INDEX_PEX_RST_ADJ 0x000000F0
#define LW_PGC6_SCI_PWR_SEQ_INST_SEQ_STATE_DATA_MSK        0x00000100 /* 8:8 */
#define LW_PGC6_SCI_PWR_SEQ_INST_SEQ_STATE_DATA_RMSK       0x00000001 /* 8:8 */
#define LW_PGC6_SCI_PWR_SEQ_INST_SEQ_STATE_DATA_WORD       0
#define LW_PGC6_SCI_PWR_SEQ_INST_SEQ_STATE_DATA_HIGH_FIELD 0x00000008 /* =8 */
#define LW_PGC6_SCI_PWR_SEQ_INST_SEQ_STATE_DATA_LOW_FIELD  0x00000008 /* =8 */
#define LW_PGC6_SCI_PWR_SEQ_INST_SEQ_STATE_DATA_DEASSERT_ADJ 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_INST_SEQ_STATE_DATA_ASSERT_ADJ 0x00000100
#define LW_PGC6_SCI_PWR_SEQ_INST_SEQ_PWM_UPDATE_MSK        0x00000200 /* 9:9 */
#define LW_PGC6_SCI_PWR_SEQ_INST_SEQ_PWM_UPDATE_RMSK       0x00000001 /* 9:9 */
#define LW_PGC6_SCI_PWR_SEQ_INST_SEQ_PWM_UPDATE_WORD       0
#define LW_PGC6_SCI_PWR_SEQ_INST_SEQ_PWM_UPDATE_HIGH_FIELD 0x00000009 /* =9 */
#define LW_PGC6_SCI_PWR_SEQ_INST_SEQ_PWM_UPDATE_LOW_FIELD  0x00000009 /* =9 */
#define LW_PGC6_SCI_PWR_SEQ_INST_SEQ_PWM_UPDATE_NOOP_ADJ   0x00000000
#define LW_PGC6_SCI_PWR_SEQ_INST_SEQ_PWM_UPDATE_TRIGGER_ADJ 0x00000200
#define LW_PGC6_SCI_PWR_SEQ_INST_PWM_HI_MSK                0x00000FFF /* 11:0 */
#define LW_PGC6_SCI_PWR_SEQ_INST_PWM_HI_RMSK               0x00000FFF /* 11:0 */
#define LW_PGC6_SCI_PWR_SEQ_INST_PWM_HI_WORD               0
#define LW_PGC6_SCI_PWR_SEQ_INST_PWM_HI_HIGH_FIELD         0x0000000B /* =11 */
#define LW_PGC6_SCI_PWR_SEQ_INST_PWM_HI_LOW_FIELD          0x00000000 /* =0 */
#define LW_PGC6_SCI_PWR_SEQ_INST_PWM_HI_ZERO_ADJ           0x00000000
#define LW_PGC6_SCI_PWR_SEQ_INST_OPCODE_MSK                0x00003000 /* 13:12 */
#define LW_PGC6_SCI_PWR_SEQ_INST_OPCODE_RMSK               0x00000003 /* 13:12 */
#define LW_PGC6_SCI_PWR_SEQ_INST_OPCODE_WORD               0
#define LW_PGC6_SCI_PWR_SEQ_INST_OPCODE_HIGH_FIELD         0x0000000D /* =13 */
#define LW_PGC6_SCI_PWR_SEQ_INST_OPCODE_LOW_FIELD          0x0000000C /* =12 */
#define LW_PGC6_SCI_PWR_SEQ_INST_OPCODE_HALT_ADJ           0x00000000
#define LW_PGC6_SCI_PWR_SEQ_INST_OPCODE__HWRESET_VAL       0x00000000
#define LW_PGC6_SCI_PWR_SEQ_INST_OPCODE_SET_STATE_DELAY_ADJ 0x00001000
#define LW_PGC6_SCI_PWR_SEQ_INST_OPCODE_ARM_PWM_ADJ        0x00002000
#define LW_PGC6_SCI_PWR_SEQ_INST_OPCODE_RESERVED_ADJ       0x00003000
#define LW_PGC6_SCI_PWR_SEQ_INST_MSK                       0x00003FFF
#define LW_PGC6_SCI_PWR_SEQ_INST_READMSK                   0x00003FFF
#define LW_PGC6_SCI_PWR_SEQ_INST_WRITEMSK                  0x00003FFF
#define LW_PGC6_SCI_PWR_SEQ_INST__HWRESET_VAL              0x00000000
#define LW_PGC6_SCI_PWR_SEQ_DELAY_TABLE_PERIOD_MSK         0x000000FF /* 7:0 */
#define LW_PGC6_SCI_PWR_SEQ_DELAY_TABLE_PERIOD_RMSK        0x000000FF /* 7:0 */
#define LW_PGC6_SCI_PWR_SEQ_DELAY_TABLE_PERIOD_WORD        0
#define LW_PGC6_SCI_PWR_SEQ_DELAY_TABLE_PERIOD_HIGH_FIELD  0x00000007 /* =7 */
#define LW_PGC6_SCI_PWR_SEQ_DELAY_TABLE_PERIOD_LOW_FIELD   0x00000000 /* =0 */
#define LW_PGC6_SCI_PWR_SEQ_DELAY_TABLE_PERIOD_NONE_ADJ    0x00000000
#define LW_PGC6_SCI_PWR_SEQ_DELAY_TABLE_PERIOD__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_DELAY_TABLE_SCALE_MSK          0x00000300 /* 9:8 */
#define LW_PGC6_SCI_PWR_SEQ_DELAY_TABLE_SCALE_RMSK         0x00000003 /* 9:8 */
#define LW_PGC6_SCI_PWR_SEQ_DELAY_TABLE_SCALE_WORD         0
#define LW_PGC6_SCI_PWR_SEQ_DELAY_TABLE_SCALE_HIGH_FIELD   0x00000009 /* =9 */
#define LW_PGC6_SCI_PWR_SEQ_DELAY_TABLE_SCALE_LOW_FIELD    0x00000008 /* =8 */
#define LW_PGC6_SCI_PWR_SEQ_DELAY_TABLE_SCALE_XTAL_ADJ     0x00000000
#define LW_PGC6_SCI_PWR_SEQ_DELAY_TABLE_SCALE__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_DELAY_TABLE_SCALE_1US_ADJ      0x00000100
#define LW_PGC6_SCI_PWR_SEQ_DELAY_TABLE_SCALE_10US_ADJ     0x00000200
#define LW_PGC6_SCI_PWR_SEQ_DELAY_TABLE_SCALE_1MS_ADJ      0x00000300
#define LW_PGC6_SCI_PWR_SEQ_DELAY_TABLE_MSK                0x000003FF
#define LW_PGC6_SCI_PWR_SEQ_DELAY_TABLE_READMSK            0x000003FF
#define LW_PGC6_SCI_PWR_SEQ_DELAY_TABLE_WRITEMSK           0x000003FF
#define LW_PGC6_SCI_PWR_SEQ_DELAY_TABLE__HWRESET_VAL       0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_FB_CLAMP_MSK   0x00000001 /* 0:0 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_FB_CLAMP_RMSK  0x00000001 /* 0:0 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_FB_CLAMP_WORD  0
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_FB_CLAMP_HIGH_FIELD 0x00000000 /* =0 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_FB_CLAMP_LOW_FIELD 0x00000000 /* =0 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_FB_CLAMP_DEASSERT_ADJ 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_FB_CLAMP__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_FB_CLAMP_ASSERT_ADJ 0x00000001
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_XTAL_CORE_CLAMP_MSK 0x00000002 /* 1:1 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_XTAL_CORE_CLAMP_RMSK 0x00000001 /* 1:1 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_XTAL_CORE_CLAMP_WORD 0
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_XTAL_CORE_CLAMP_HIGH_FIELD 0x00000001 /* =1 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_XTAL_CORE_CLAMP_LOW_FIELD 0x00000001 /* =1 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_XTAL_CORE_CLAMP_DEASSERT_ADJ 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_XTAL_CORE_CLAMP__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_XTAL_CORE_CLAMP_ASSERT_ADJ 0x00000002
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_PAD_CLAMP_MSK  0x00000004 /* 2:2 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_PAD_CLAMP_RMSK 0x00000001 /* 2:2 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_PAD_CLAMP_WORD 0
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_PAD_CLAMP_HIGH_FIELD 0x00000002 /* =2 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_PAD_CLAMP_LOW_FIELD 0x00000002 /* =2 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_PAD_CLAMP_DEASSERT_ADJ 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_PAD_CLAMP__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_PAD_CLAMP_ASSERT_ADJ 0x00000004
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_ALT_MUX_SEL_MSK 0x00000008 /* 3:3 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_ALT_MUX_SEL_RMSK 0x00000001 /* 3:3 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_ALT_MUX_SEL_WORD 0
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_ALT_MUX_SEL_HIGH_FIELD 0x00000003 /* =3 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_ALT_MUX_SEL_LOW_FIELD 0x00000003 /* =3 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_ALT_MUX_SEL_DEASSERT_ADJ 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_ALT_MUX_SEL__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_ALT_MUX_SEL_ASSERT_ADJ 0x00000008
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_MAIN_3V3_EN_MSK 0x00000010 /* 4:4 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_MAIN_3V3_EN_RMSK 0x00000001 /* 4:4 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_MAIN_3V3_EN_WORD 0
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_MAIN_3V3_EN_HIGH_FIELD 0x00000004 /* =4 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_MAIN_3V3_EN_LOW_FIELD 0x00000004 /* =4 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_MAIN_3V3_EN_DEASSERT_ADJ 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_MAIN_3V3_EN__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_MAIN_3V3_EN_ASSERT_ADJ 0x00000010
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_PEXVDD_EN_MSK 0x00000020 /* 5:5 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_PEXVDD_EN_RMSK 0x00000001 /* 5:5 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_PEXVDD_EN_WORD 0
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_PEXVDD_EN_HIGH_FIELD 0x00000005 /* =5 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_PEXVDD_EN_LOW_FIELD 0x00000005 /* =5 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_PEXVDD_EN_DEASSERT_ADJ 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_PEXVDD_EN__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_PEXVDD_EN_ASSERT_ADJ 0x00000020
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_FBVDDQ_GPU_EN_MSK 0x00000040 /* 6:6 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_FBVDDQ_GPU_EN_RMSK 0x00000001 /* 6:6 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_FBVDDQ_GPU_EN_WORD 0
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_FBVDDQ_GPU_EN_HIGH_FIELD 0x00000006 /* =6 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_FBVDDQ_GPU_EN_LOW_FIELD 0x00000006 /* =6 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_FBVDDQ_GPU_EN_DEASSERT_ADJ 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_FBVDDQ_GPU_EN__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_FBVDDQ_GPU_EN_ASSERT_ADJ 0x00000040
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_FBVDD_Q_MEM_EN_MSK 0x00000080 /* 7:7 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_FBVDD_Q_MEM_EN_RMSK 0x00000001 /* 7:7 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_FBVDD_Q_MEM_EN_WORD 0
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_FBVDD_Q_MEM_EN_HIGH_FIELD 0x00000007 /* =7 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_FBVDD_Q_MEM_EN_LOW_FIELD 0x00000007 /* =7 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_FBVDD_Q_MEM_EN_DEASSERT_ADJ 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_FBVDD_Q_MEM_EN__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_FBVDD_Q_MEM_EN_ASSERT_ADJ 0x00000080
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_PEXVDD_VID_MSK 0x00000100 /* 8:8 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_PEXVDD_VID_RMSK 0x00000001 /* 8:8 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_PEXVDD_VID_WORD 0
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_PEXVDD_VID_HIGH_FIELD 0x00000008 /* =8 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_PEXVDD_VID_LOW_FIELD 0x00000008 /* =8 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_PEXVDD_VID_DEASSERT_ADJ 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_PEXVDD_VID__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_PEXVDD_VID_ASSERT_ADJ 0x00000100
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_GPU_EVENT_MSK  0x00000200 /* 9:9 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_GPU_EVENT_RMSK 0x00000001 /* 9:9 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_GPU_EVENT_WORD 0
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_GPU_EVENT_HIGH_FIELD 0x00000009 /* =9 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_GPU_EVENT_LOW_FIELD 0x00000009 /* =9 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_GPU_EVENT_DEASSERT_ADJ 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_GPU_EVENT__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_GPU_EVENT_ASSERT_ADJ 0x00000200
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_0_MSK    0x00000400 /* 10:10 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_0_RMSK   0x00000001 /* 10:10 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_0_WORD   0
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_0_HIGH_FIELD 0x0000000A /* =10 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_0_LOW_FIELD 0x0000000A /* =10 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_0_DEASSERT_ADJ 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_0__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_0_ASSERT_ADJ 0x00000400
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_1_MSK    0x00000800 /* 11:11 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_1_RMSK   0x00000001 /* 11:11 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_1_WORD   0
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_1_HIGH_FIELD 0x0000000B /* =11 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_1_LOW_FIELD 0x0000000B /* =11 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_1_DEASSERT_ADJ 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_1__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_1_ASSERT_ADJ 0x00000800
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_2_MSK    0x00001000 /* 12:12 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_2_RMSK   0x00000001 /* 12:12 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_2_WORD   0
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_2_HIGH_FIELD 0x0000000C /* =12 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_2_LOW_FIELD 0x0000000C /* =12 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_2_DEASSERT_ADJ 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_2__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_2_ASSERT_ADJ 0x00001000
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_3_MSK    0x00002000 /* 13:13 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_3_RMSK   0x00000001 /* 13:13 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_3_WORD   0
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_3_HIGH_FIELD 0x0000000D /* =13 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_3_LOW_FIELD 0x0000000D /* =13 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_3_DEASSERT_ADJ 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_3__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_3_ASSERT_ADJ 0x00002000
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_4_MSK    0x00004000 /* 14:14 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_4_RMSK   0x00000001 /* 14:14 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_4_WORD   0
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_4_HIGH_FIELD 0x0000000E /* =14 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_4_LOW_FIELD 0x0000000E /* =14 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_4_DEASSERT_ADJ 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_4__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_LWVDD_4_ASSERT_ADJ 0x00004000
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_PEX_RST_MSK    0x00008000 /* 15:15 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_PEX_RST_RMSK   0x00000001 /* 15:15 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_PEX_RST_WORD   0
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_PEX_RST_HIGH_FIELD 0x0000000F /* =15 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_PEX_RST_LOW_FIELD 0x0000000F /* =15 */
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_PEX_RST_DEASSERT_ADJ 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_PEX_RST__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_PEX_RST_ASSERT_ADJ 0x00008000
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_MSK            0x0000FFFF
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_READMSK        0x0000FFFF
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE_WRITEMSK       0x0000FFFF
#define LW_PGC6_SCI_PWR_SEQ_ARMED_SEQ_STATE__HWRESET_VAL   0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_FB_CLAMP_MSK  0x00000001 /* 0:0 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_FB_CLAMP_RMSK 0x00000001 /* 0:0 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_FB_CLAMP_WORD 0
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_FB_CLAMP_HIGH_FIELD 0x00000000 /* =0 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_FB_CLAMP_LOW_FIELD 0x00000000 /* =0 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_FB_CLAMP_DEASSERT_ADJ 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_FB_CLAMP__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_FB_CLAMP_ASSERT_ADJ 0x00000001
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_XTAL_CORE_CLAMP_MSK 0x00000002 /* 1:1 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_XTAL_CORE_CLAMP_RMSK 0x00000001 /* 1:1 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_XTAL_CORE_CLAMP_WORD 0
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_XTAL_CORE_CLAMP_HIGH_FIELD 0x00000001 /* =1 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_XTAL_CORE_CLAMP_LOW_FIELD 0x00000001 /* =1 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_XTAL_CORE_CLAMP_DEASSERT_ADJ 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_XTAL_CORE_CLAMP__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_XTAL_CORE_CLAMP_ASSERT_ADJ 0x00000002
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_PAD_CLAMP_MSK 0x00000004 /* 2:2 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_PAD_CLAMP_RMSK 0x00000001 /* 2:2 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_PAD_CLAMP_WORD 0
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_PAD_CLAMP_HIGH_FIELD 0x00000002 /* =2 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_PAD_CLAMP_LOW_FIELD 0x00000002 /* =2 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_PAD_CLAMP_DEASSERT_ADJ 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_PAD_CLAMP__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_PAD_CLAMP_ASSERT_ADJ 0x00000004
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_ALT_MUX_SEL_MSK 0x00000008 /* 3:3 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_ALT_MUX_SEL_RMSK 0x00000001 /* 3:3 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_ALT_MUX_SEL_WORD 0
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_ALT_MUX_SEL_HIGH_FIELD 0x00000003 /* =3 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_ALT_MUX_SEL_LOW_FIELD 0x00000003 /* =3 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_ALT_MUX_SEL_DEASSERT_ADJ 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_ALT_MUX_SEL__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_ALT_MUX_SEL_ASSERT_ADJ 0x00000008
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_MAIN_3V3_EN_MSK 0x00000010 /* 4:4 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_MAIN_3V3_EN_RMSK 0x00000001 /* 4:4 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_MAIN_3V3_EN_WORD 0
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_MAIN_3V3_EN_HIGH_FIELD 0x00000004 /* =4 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_MAIN_3V3_EN_LOW_FIELD 0x00000004 /* =4 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_MAIN_3V3_EN_DEASSERT_ADJ 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_MAIN_3V3_EN__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_MAIN_3V3_EN_ASSERT_ADJ 0x00000010
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_PEXVDD_EN_MSK 0x00000020 /* 5:5 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_PEXVDD_EN_RMSK 0x00000001 /* 5:5 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_PEXVDD_EN_WORD 0
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_PEXVDD_EN_HIGH_FIELD 0x00000005 /* =5 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_PEXVDD_EN_LOW_FIELD 0x00000005 /* =5 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_PEXVDD_EN_DEASSERT_ADJ 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_PEXVDD_EN__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_PEXVDD_EN_ASSERT_ADJ 0x00000020
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_FBVDDQ_GPU_EN_MSK 0x00000040 /* 6:6 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_FBVDDQ_GPU_EN_RMSK 0x00000001 /* 6:6 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_FBVDDQ_GPU_EN_WORD 0
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_FBVDDQ_GPU_EN_HIGH_FIELD 0x00000006 /* =6 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_FBVDDQ_GPU_EN_LOW_FIELD 0x00000006 /* =6 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_FBVDDQ_GPU_EN_DEASSERT_ADJ 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_FBVDDQ_GPU_EN__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_FBVDDQ_GPU_EN_ASSERT_ADJ 0x00000040
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_FBVDD_Q_MEM_EN_MSK 0x00000080 /* 7:7 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_FBVDD_Q_MEM_EN_RMSK 0x00000001 /* 7:7 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_FBVDD_Q_MEM_EN_WORD 0
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_FBVDD_Q_MEM_EN_HIGH_FIELD 0x00000007 /* =7 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_FBVDD_Q_MEM_EN_LOW_FIELD 0x00000007 /* =7 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_FBVDD_Q_MEM_EN_DEASSERT_ADJ 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_FBVDD_Q_MEM_EN__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_FBVDD_Q_MEM_EN_ASSERT_ADJ 0x00000080
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_PEXVDD_VID_MSK 0x00000100 /* 8:8 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_PEXVDD_VID_RMSK 0x00000001 /* 8:8 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_PEXVDD_VID_WORD 0
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_PEXVDD_VID_HIGH_FIELD 0x00000008 /* =8 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_PEXVDD_VID_LOW_FIELD 0x00000008 /* =8 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_PEXVDD_VID_DEASSERT_ADJ 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_PEXVDD_VID__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_PEXVDD_VID_ASSERT_ADJ 0x00000100
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_GPU_EVENT_MSK 0x00000200 /* 9:9 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_GPU_EVENT_RMSK 0x00000001 /* 9:9 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_GPU_EVENT_WORD 0
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_GPU_EVENT_HIGH_FIELD 0x00000009 /* =9 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_GPU_EVENT_LOW_FIELD 0x00000009 /* =9 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_GPU_EVENT_DEASSERT_ADJ 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_GPU_EVENT__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_GPU_EVENT_ASSERT_ADJ 0x00000200
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_0_MSK   0x00000400 /* 10:10 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_0_RMSK  0x00000001 /* 10:10 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_0_WORD  0
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_0_HIGH_FIELD 0x0000000A /* =10 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_0_LOW_FIELD 0x0000000A /* =10 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_0_DEASSERT_ADJ 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_0__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_0_ASSERT_ADJ 0x00000400
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_1_MSK   0x00000800 /* 11:11 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_1_RMSK  0x00000001 /* 11:11 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_1_WORD  0
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_1_HIGH_FIELD 0x0000000B /* =11 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_1_LOW_FIELD 0x0000000B /* =11 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_1_DEASSERT_ADJ 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_1__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_1_ASSERT_ADJ 0x00000800
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_2_MSK   0x00001000 /* 12:12 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_2_RMSK  0x00000001 /* 12:12 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_2_WORD  0
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_2_HIGH_FIELD 0x0000000C /* =12 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_2_LOW_FIELD 0x0000000C /* =12 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_2_DEASSERT_ADJ 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_2__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_2_ASSERT_ADJ 0x00001000
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_3_MSK   0x00002000 /* 13:13 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_3_RMSK  0x00000001 /* 13:13 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_3_WORD  0
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_3_HIGH_FIELD 0x0000000D /* =13 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_3_LOW_FIELD 0x0000000D /* =13 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_3_DEASSERT_ADJ 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_3__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_3_ASSERT_ADJ 0x00002000
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_4_MSK   0x00004000 /* 14:14 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_4_RMSK  0x00000001 /* 14:14 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_4_WORD  0
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_4_HIGH_FIELD 0x0000000E /* =14 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_4_LOW_FIELD 0x0000000E /* =14 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_4_DEASSERT_ADJ 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_4__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_LWVDD_4_ASSERT_ADJ 0x00004000
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_PEX_RST_MSK   0x00008000 /* 15:15 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_PEX_RST_RMSK  0x00000001 /* 15:15 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_PEX_RST_WORD  0
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_PEX_RST_HIGH_FIELD 0x0000000F /* =15 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_PEX_RST_LOW_FIELD 0x0000000F /* =15 */
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_PEX_RST_DEASSERT_ADJ 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_PEX_RST__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_PEX_RST_ASSERT_ADJ 0x00008000
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_MSK           0x0000FFFF
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_READMSK       0x0000FFFF
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE_WRITEMSK      0x00000000
#define LW_PGC6_SCI_PWR_SEQ_ACTIVE_SEQ_STATE__HWRESET_VAL  0x00000000
#define LW_PGC6_SCI_PWR_SEQ_STATE_UPDATE_MSK               0x00000001 /* 0:0 */
#define LW_PGC6_SCI_PWR_SEQ_STATE_UPDATE_RMSK              0x00000001 /* 0:0 */
#define LW_PGC6_SCI_PWR_SEQ_STATE_UPDATE_WORD              0
#define LW_PGC6_SCI_PWR_SEQ_STATE_UPDATE_HIGH_FIELD        0x00000000 /* =0 */
#define LW_PGC6_SCI_PWR_SEQ_STATE_UPDATE_LOW_FIELD         0x00000000 /* =0 */
#define LW_PGC6_SCI_PWR_SEQ_STATE_UPDATE_DONE_ADJ          0x00000000
#define LW_PGC6_SCI_PWR_SEQ_STATE_UPDATE__HWRESET_VAL      0x00000000
#define LW_PGC6_SCI_PWR_SEQ_STATE_UPDATE_TRIGGER_ADJ       0x00000001
#define LW_PGC6_SCI_PWR_SEQ_STATE_MSK                      0x00000001
#define LW_PGC6_SCI_PWR_SEQ_STATE_READMSK                  0x00000001
#define LW_PGC6_SCI_PWR_SEQ_STATE_WRITEMSK                 0x00000001
#define LW_PGC6_SCI_PWR_SEQ_STATE__HWRESET_VAL             0x00000000
#define LW_PGC6_SCI_GPIO_INPUT_FILTER_LIMIT_MSK            0x0000003F /* 5:0 */
#define LW_PGC6_SCI_GPIO_INPUT_FILTER_LIMIT_RMSK           0x0000003F /* 5:0 */
#define LW_PGC6_SCI_GPIO_INPUT_FILTER_LIMIT_WORD           0
#define LW_PGC6_SCI_GPIO_INPUT_FILTER_LIMIT_HIGH_FIELD     0x00000005 /* =5 */
#define LW_PGC6_SCI_GPIO_INPUT_FILTER_LIMIT_LOW_FIELD      0x00000000 /* =0 */
#define LW_PGC6_SCI_GPIO_INPUT_FILTER_LIMIT_DISABLE_ADJ    0x00000000
#define LW_PGC6_SCI_GPIO_INPUT_FILTER_LIMIT_DEFAULT_ADJ    0x00000001
#define LW_PGC6_SCI_GPIO_INPUT_FILTER_LIMIT__HWRESET_VAL   0x00000001
#define LW_PGC6_SCI_GPIO_INPUT_FILTER_MSK                  0x0000003F
#define LW_PGC6_SCI_GPIO_INPUT_FILTER_READMSK              0x0000003F
#define LW_PGC6_SCI_GPIO_INPUT_FILTER_WRITEMSK             0x0000003F
#define LW_PGC6_SCI_GPIO_INPUT_FILTER__HWRESET_VAL         0x00000001
#define LW_PGC6_SCI_GPIO_INPUT_HPD_SELECT_MSK              0x0000001F /* 4:0 */
#define LW_PGC6_SCI_GPIO_INPUT_HPD_SELECT_RMSK             0x0000001F /* 4:0 */
#define LW_PGC6_SCI_GPIO_INPUT_HPD_SELECT_WORD             0
#define LW_PGC6_SCI_GPIO_INPUT_HPD_SELECT_HIGH_FIELD       0x00000004 /* =4 */
#define LW_PGC6_SCI_GPIO_INPUT_HPD_SELECT_LOW_FIELD        0x00000000 /* =0 */
#define LW_PGC6_SCI_GPIO_INPUT_HPD_SELECT_GPIO0_ADJ        0x00000000
#define LW_PGC6_SCI_GPIO_INPUT_HPD_SELECT__HWRESET_VAL     0x00000000
#define LW_PGC6_SCI_GPIO_INPUT_HPD_GLITCH_FILTER_MSK       0x00000040 /* 6:6 */
#define LW_PGC6_SCI_GPIO_INPUT_HPD_GLITCH_FILTER_RMSK      0x00000001 /* 6:6 */
#define LW_PGC6_SCI_GPIO_INPUT_HPD_GLITCH_FILTER_WORD      0
#define LW_PGC6_SCI_GPIO_INPUT_HPD_GLITCH_FILTER_HIGH_FIELD 0x00000006 /* =6 */
#define LW_PGC6_SCI_GPIO_INPUT_HPD_GLITCH_FILTER_LOW_FIELD 0x00000006 /* =6 */
#define LW_PGC6_SCI_GPIO_INPUT_HPD_GLITCH_FILTER_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_GPIO_INPUT_HPD_GLITCH_FILTER_ENABLE_ADJ 0x00000040
#define LW_PGC6_SCI_GPIO_INPUT_HPD_GLITCH_FILTER__HWRESET_VAL 0x00000001
#define LW_PGC6_SCI_GPIO_INPUT_HPD_ILWERT_MSK              0x00000080 /* 7:7 */
#define LW_PGC6_SCI_GPIO_INPUT_HPD_ILWERT_RMSK             0x00000001 /* 7:7 */
#define LW_PGC6_SCI_GPIO_INPUT_HPD_ILWERT_WORD             0
#define LW_PGC6_SCI_GPIO_INPUT_HPD_ILWERT_HIGH_FIELD       0x00000007 /* =7 */
#define LW_PGC6_SCI_GPIO_INPUT_HPD_ILWERT_LOW_FIELD        0x00000007 /* =7 */
#define LW_PGC6_SCI_GPIO_INPUT_HPD_ILWERT_NO_ADJ           0x00000000
#define LW_PGC6_SCI_GPIO_INPUT_HPD_ILWERT__HWRESET_VAL     0x00000000
#define LW_PGC6_SCI_GPIO_INPUT_HPD_ILWERT_YES_ADJ          0x00000080
#define LW_PGC6_SCI_GPIO_INPUT_HPD_STATE_MSK               0x00000100 /* 8:8 */
#define LW_PGC6_SCI_GPIO_INPUT_HPD_STATE_RMSK              0x00000001 /* 8:8 */
#define LW_PGC6_SCI_GPIO_INPUT_HPD_STATE_WORD              0
#define LW_PGC6_SCI_GPIO_INPUT_HPD_STATE_HIGH_FIELD        0x00000008 /* =8 */
#define LW_PGC6_SCI_GPIO_INPUT_HPD_STATE_LOW_FIELD         0x00000008 /* =8 */
#define LW_PGC6_SCI_GPIO_INPUT_HPD_STATE_DEASSERT_ADJ      0x00000000
#define LW_PGC6_SCI_GPIO_INPUT_HPD_STATE_ASSERT_ADJ        0x00000100
#define LW_PGC6_SCI_GPIO_INPUT_HPD_MSK                     0x000001DF
#define LW_PGC6_SCI_GPIO_INPUT_HPD_READMSK                 0x000001DF
#define LW_PGC6_SCI_GPIO_INPUT_HPD_WRITEMSK                0x000000DF
#define LW_PGC6_SCI_GPIO_INPUT_HPD__HWRESET_VAL            0x00000040
#define LW_PGC6_SCI_GPIO_INPUT_GPU_EVENT_SELECT_MSK        0x0000001F /* 4:0 */
#define LW_PGC6_SCI_GPIO_INPUT_GPU_EVENT_SELECT_RMSK       0x0000001F /* 4:0 */
#define LW_PGC6_SCI_GPIO_INPUT_GPU_EVENT_SELECT_WORD       0
#define LW_PGC6_SCI_GPIO_INPUT_GPU_EVENT_SELECT_HIGH_FIELD 0x00000004 /* =4 */
#define LW_PGC6_SCI_GPIO_INPUT_GPU_EVENT_SELECT_LOW_FIELD  0x00000000 /* =0 */
#define LW_PGC6_SCI_GPIO_INPUT_GPU_EVENT_SELECT_GPIO0_ADJ  0x00000000
#define LW_PGC6_SCI_GPIO_INPUT_GPU_EVENT_SELECT__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_GPIO_INPUT_GPU_EVENT_GLITCH_FILTER_MSK 0x00000040 /* 6:6 */
#define LW_PGC6_SCI_GPIO_INPUT_GPU_EVENT_GLITCH_FILTER_RMSK 0x00000001 /* 6:6 */
#define LW_PGC6_SCI_GPIO_INPUT_GPU_EVENT_GLITCH_FILTER_WORD 0
#define LW_PGC6_SCI_GPIO_INPUT_GPU_EVENT_GLITCH_FILTER_HIGH_FIELD 0x00000006 /* =6 */
#define LW_PGC6_SCI_GPIO_INPUT_GPU_EVENT_GLITCH_FILTER_LOW_FIELD 0x00000006 /* =6 */
#define LW_PGC6_SCI_GPIO_INPUT_GPU_EVENT_GLITCH_FILTER_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_GPIO_INPUT_GPU_EVENT_GLITCH_FILTER__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_GPIO_INPUT_GPU_EVENT_GLITCH_FILTER_ENABLE_ADJ 0x00000040
#define LW_PGC6_SCI_GPIO_INPUT_GPU_EVENT_ILWERT_MSK        0x00000080 /* 7:7 */
#define LW_PGC6_SCI_GPIO_INPUT_GPU_EVENT_ILWERT_RMSK       0x00000001 /* 7:7 */
#define LW_PGC6_SCI_GPIO_INPUT_GPU_EVENT_ILWERT_WORD       0
#define LW_PGC6_SCI_GPIO_INPUT_GPU_EVENT_ILWERT_HIGH_FIELD 0x00000007 /* =7 */
#define LW_PGC6_SCI_GPIO_INPUT_GPU_EVENT_ILWERT_LOW_FIELD  0x00000007 /* =7 */
#define LW_PGC6_SCI_GPIO_INPUT_GPU_EVENT_ILWERT_NO_ADJ     0x00000000
#define LW_PGC6_SCI_GPIO_INPUT_GPU_EVENT_ILWERT__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_GPIO_INPUT_GPU_EVENT_ILWERT_YES_ADJ    0x00000080
#define LW_PGC6_SCI_GPIO_INPUT_GPU_EVENT_STATE_MSK         0x00000100 /* 8:8 */
#define LW_PGC6_SCI_GPIO_INPUT_GPU_EVENT_STATE_RMSK        0x00000001 /* 8:8 */
#define LW_PGC6_SCI_GPIO_INPUT_GPU_EVENT_STATE_WORD        0
#define LW_PGC6_SCI_GPIO_INPUT_GPU_EVENT_STATE_HIGH_FIELD  0x00000008 /* =8 */
#define LW_PGC6_SCI_GPIO_INPUT_GPU_EVENT_STATE_LOW_FIELD   0x00000008 /* =8 */
#define LW_PGC6_SCI_GPIO_INPUT_GPU_EVENT_STATE_DEASSERT_ADJ 0x00000000
#define LW_PGC6_SCI_GPIO_INPUT_GPU_EVENT_STATE_ASSERT_ADJ  0x00000100
#define LW_PGC6_SCI_GPIO_INPUT_GPU_EVENT_MSK               0x000001DF
#define LW_PGC6_SCI_GPIO_INPUT_GPU_EVENT_READMSK           0x000001DF
#define LW_PGC6_SCI_GPIO_INPUT_GPU_EVENT_WRITEMSK          0x000000DF
#define LW_PGC6_SCI_GPIO_INPUT_GPU_EVENT__HWRESET_VAL      0x00000000
#define LW_PGC6_SCI_GPIO_INPUT_POWER_ALERT_SELECT_MSK      0x0000001F /* 4:0 */
#define LW_PGC6_SCI_GPIO_INPUT_POWER_ALERT_SELECT_RMSK     0x0000001F /* 4:0 */
#define LW_PGC6_SCI_GPIO_INPUT_POWER_ALERT_SELECT_WORD     0
#define LW_PGC6_SCI_GPIO_INPUT_POWER_ALERT_SELECT_HIGH_FIELD 0x00000004 /* =4 */
#define LW_PGC6_SCI_GPIO_INPUT_POWER_ALERT_SELECT_LOW_FIELD 0x00000000 /* =0 */
#define LW_PGC6_SCI_GPIO_INPUT_POWER_ALERT_SELECT_GPIO0_ADJ 0x00000000
#define LW_PGC6_SCI_GPIO_INPUT_POWER_ALERT_SELECT__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_GPIO_INPUT_POWER_ALERT_GLITCH_FILTER_MSK 0x00000040 /* 6:6 */
#define LW_PGC6_SCI_GPIO_INPUT_POWER_ALERT_GLITCH_FILTER_RMSK 0x00000001 /* 6:6 */
#define LW_PGC6_SCI_GPIO_INPUT_POWER_ALERT_GLITCH_FILTER_WORD 0
#define LW_PGC6_SCI_GPIO_INPUT_POWER_ALERT_GLITCH_FILTER_HIGH_FIELD 0x00000006 /* =6 */
#define LW_PGC6_SCI_GPIO_INPUT_POWER_ALERT_GLITCH_FILTER_LOW_FIELD 0x00000006 /* =6 */
#define LW_PGC6_SCI_GPIO_INPUT_POWER_ALERT_GLITCH_FILTER_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_GPIO_INPUT_POWER_ALERT_GLITCH_FILTER__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_GPIO_INPUT_POWER_ALERT_GLITCH_FILTER_ENABLE_ADJ 0x00000040
#define LW_PGC6_SCI_GPIO_INPUT_POWER_ALERT_ILWERT_MSK      0x00000080 /* 7:7 */
#define LW_PGC6_SCI_GPIO_INPUT_POWER_ALERT_ILWERT_RMSK     0x00000001 /* 7:7 */
#define LW_PGC6_SCI_GPIO_INPUT_POWER_ALERT_ILWERT_WORD     0
#define LW_PGC6_SCI_GPIO_INPUT_POWER_ALERT_ILWERT_HIGH_FIELD 0x00000007 /* =7 */
#define LW_PGC6_SCI_GPIO_INPUT_POWER_ALERT_ILWERT_LOW_FIELD 0x00000007 /* =7 */
#define LW_PGC6_SCI_GPIO_INPUT_POWER_ALERT_ILWERT_NO_ADJ   0x00000000
#define LW_PGC6_SCI_GPIO_INPUT_POWER_ALERT_ILWERT__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_GPIO_INPUT_POWER_ALERT_ILWERT_YES_ADJ  0x00000080
#define LW_PGC6_SCI_GPIO_INPUT_POWER_ALERT_STATE_MSK       0x00000100 /* 8:8 */
#define LW_PGC6_SCI_GPIO_INPUT_POWER_ALERT_STATE_RMSK      0x00000001 /* 8:8 */
#define LW_PGC6_SCI_GPIO_INPUT_POWER_ALERT_STATE_WORD      0
#define LW_PGC6_SCI_GPIO_INPUT_POWER_ALERT_STATE_HIGH_FIELD 0x00000008 /* =8 */
#define LW_PGC6_SCI_GPIO_INPUT_POWER_ALERT_STATE_LOW_FIELD 0x00000008 /* =8 */
#define LW_PGC6_SCI_GPIO_INPUT_POWER_ALERT_STATE_DEASSERT_ADJ 0x00000000
#define LW_PGC6_SCI_GPIO_INPUT_POWER_ALERT_STATE_ASSERT_ADJ 0x00000100
#define LW_PGC6_SCI_GPIO_INPUT_POWER_ALERT_MSK             0x000001DF
#define LW_PGC6_SCI_GPIO_INPUT_POWER_ALERT_READMSK         0x000001DF
#define LW_PGC6_SCI_GPIO_INPUT_POWER_ALERT_WRITEMSK        0x000000DF
#define LW_PGC6_SCI_GPIO_INPUT_POWER_ALERT__HWRESET_VAL    0x00000000
#define LW_PGC6_SCI_GPIO_INPUT_MISC_SELECT_MSK             0x0000001F /* 4:0 */
#define LW_PGC6_SCI_GPIO_INPUT_MISC_SELECT_RMSK            0x0000001F /* 4:0 */
#define LW_PGC6_SCI_GPIO_INPUT_MISC_SELECT_WORD            0
#define LW_PGC6_SCI_GPIO_INPUT_MISC_SELECT_HIGH_FIELD      0x00000004 /* =4 */
#define LW_PGC6_SCI_GPIO_INPUT_MISC_SELECT_LOW_FIELD       0x00000000 /* =0 */
#define LW_PGC6_SCI_GPIO_INPUT_MISC_SELECT_GPIO0_ADJ       0x00000000
#define LW_PGC6_SCI_GPIO_INPUT_MISC_SELECT__HWRESET_VAL    0x00000000
#define LW_PGC6_SCI_GPIO_INPUT_MISC_GLITCH_FILTER_MSK      0x00000040 /* 6:6 */
#define LW_PGC6_SCI_GPIO_INPUT_MISC_GLITCH_FILTER_RMSK     0x00000001 /* 6:6 */
#define LW_PGC6_SCI_GPIO_INPUT_MISC_GLITCH_FILTER_WORD     0
#define LW_PGC6_SCI_GPIO_INPUT_MISC_GLITCH_FILTER_HIGH_FIELD 0x00000006 /* =6 */
#define LW_PGC6_SCI_GPIO_INPUT_MISC_GLITCH_FILTER_LOW_FIELD 0x00000006 /* =6 */
#define LW_PGC6_SCI_GPIO_INPUT_MISC_GLITCH_FILTER_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_GPIO_INPUT_MISC_GLITCH_FILTER__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_GPIO_INPUT_MISC_GLITCH_FILTER_ENABLE_ADJ 0x00000040
#define LW_PGC6_SCI_GPIO_INPUT_MISC_ILWERT_MSK             0x00000080 /* 7:7 */
#define LW_PGC6_SCI_GPIO_INPUT_MISC_ILWERT_RMSK            0x00000001 /* 7:7 */
#define LW_PGC6_SCI_GPIO_INPUT_MISC_ILWERT_WORD            0
#define LW_PGC6_SCI_GPIO_INPUT_MISC_ILWERT_HIGH_FIELD      0x00000007 /* =7 */
#define LW_PGC6_SCI_GPIO_INPUT_MISC_ILWERT_LOW_FIELD       0x00000007 /* =7 */
#define LW_PGC6_SCI_GPIO_INPUT_MISC_ILWERT_NO_ADJ          0x00000000
#define LW_PGC6_SCI_GPIO_INPUT_MISC_ILWERT__HWRESET_VAL    0x00000000
#define LW_PGC6_SCI_GPIO_INPUT_MISC_ILWERT_YES_ADJ         0x00000080
#define LW_PGC6_SCI_GPIO_INPUT_MISC_STATE_MSK              0x00000100 /* 8:8 */
#define LW_PGC6_SCI_GPIO_INPUT_MISC_STATE_RMSK             0x00000001 /* 8:8 */
#define LW_PGC6_SCI_GPIO_INPUT_MISC_STATE_WORD             0
#define LW_PGC6_SCI_GPIO_INPUT_MISC_STATE_HIGH_FIELD       0x00000008 /* =8 */
#define LW_PGC6_SCI_GPIO_INPUT_MISC_STATE_LOW_FIELD        0x00000008 /* =8 */
#define LW_PGC6_SCI_GPIO_INPUT_MISC_STATE_DEASSERT_ADJ     0x00000000
#define LW_PGC6_SCI_GPIO_INPUT_MISC_STATE_ASSERT_ADJ       0x00000100
#define LW_PGC6_SCI_GPIO_INPUT_MISC_MSK                    0x000001DF
#define LW_PGC6_SCI_GPIO_INPUT_MISC_READMSK                0x000001DF
#define LW_PGC6_SCI_GPIO_INPUT_MISC_WRITEMSK               0x000000DF
#define LW_PGC6_SCI_GPIO_INPUT_MISC__HWRESET_VAL           0x00000000
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_SEL_MSK               0x0000001F /* 4:0 */
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_SEL_RMSK              0x0000001F /* 4:0 */
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_SEL_WORD              0
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_SEL_HIGH_FIELD        0x00000004 /* =4 */
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_SEL_LOW_FIELD         0x00000000 /* =0 */
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_SEL_NORMAL_ADJ        0x00000000
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_SEL__HWRESET_VAL      0x00000000
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_SEL_VID_PWM_ADJ       0x00000001
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_SEL_SOR_BACKLIGHT_ADJ 0x00000002
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_SEL_FSM_GPU_EVENT_ADJ 0x00000003
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_SEL_DEBUG_BIT0_ADJ    0x00000008
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_SEL_DEBUG_BIT1_ADJ    0x00000009
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_SEL_DEBUG_BIT2_ADJ    0x0000000A
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_SEL_DEBUG_BIT3_ADJ    0x0000000B
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_SEL_DEBUG_BIT4_ADJ    0x0000000C
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_SEL_DEBUG_BIT5_ADJ    0x0000000D
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_SEL_DEBUG_BIT6_ADJ    0x0000000E
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_SEL_DEBUG_BIT7_ADJ    0x0000000F
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_SEL_SEQ_STATE_FB_CLAMP_ADJ 0x00000010
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_SEL_SEQ_STATE_XTAL_CORE_CLAMP_ADJ 0x00000011
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_SEL_SEQ_STATE_PAD_CLAMP_ADJ 0x00000012
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_SEL_SEQ_STATE_ALT_MUX_SEL_ADJ 0x00000013
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_SEL_SEQ_STATE_MAIN_3V3_EN_ADJ 0x00000014
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_SEL_SEQ_STATE_LWVDD_PEXVDD_EN_ADJ 0x00000015
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_SEL_SEQ_STATE_FBVDDQ_GPU_EN_ADJ 0x00000016
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_SEL_SEQ_STATE_FBVDD_Q_MEM_EN_ADJ 0x00000017
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_SEL_SEQ_STATE_PEXVDD_VID_ADJ 0x00000018
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_SEL_SEQ_STATE_GPU_EVENT_ADJ 0x00000019
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_SEL_SEQ_STATE_LWVDD_0_ADJ 0x0000001A
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_SEL_SEQ_STATE_LWVDD_1_ADJ 0x0000001B
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_SEL_SEQ_STATE_LWVDD_2_ADJ 0x0000001C
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_SEL_SEQ_STATE_LWVDD_3_ADJ 0x0000001D
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_SEL_SEQ_STATE_LWVDD_4_ADJ 0x0000001E
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_SEL_SEQ_STATE_PEX_RST_ADJ 0x0000001F
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_DRIVE_MODE_MSK        0x00000300 /* 9:8 */
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_DRIVE_MODE_RMSK       0x00000003 /* 9:8 */
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_DRIVE_MODE_WORD       0
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_DRIVE_MODE_HIGH_FIELD 0x00000009 /* =9 */
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_DRIVE_MODE_LOW_FIELD  0x00000008 /* =8 */
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_DRIVE_MODE_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_DRIVE_MODE__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_DRIVE_MODE_FULL_DRIVE_ADJ 0x00000100
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_DRIVE_MODE_OPEN_DRAIN_ADJ 0x00000200
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_DRIVE_MODE_OPEN_SOURCE_ADJ 0x00000300
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_POLARITY_MSK          0x00000400 /* 10:10 */
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_POLARITY_RMSK         0x00000001 /* 10:10 */
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_POLARITY_WORD         0
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_POLARITY_HIGH_FIELD   0x0000000A /* =10 */
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_POLARITY_LOW_FIELD    0x0000000A /* =10 */
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_POLARITY_ACTIVE_LOW_ADJ 0x00000000
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_POLARITY_ACTIVE_HIGH_ADJ 0x00000400
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_POLARITY__HWRESET_VAL 0x00000001
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_NORM_OUT_DATA_MSK     0x00004000 /* 14:14 */
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_NORM_OUT_DATA_RMSK    0x00000001 /* 14:14 */
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_NORM_OUT_DATA_WORD    0
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_NORM_OUT_DATA_HIGH_FIELD 0x0000000E /* =14 */
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_NORM_OUT_DATA_LOW_FIELD 0x0000000E /* =14 */
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_NORM_OUT_DATA_DEASSERT_ADJ 0x00000000
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_NORM_OUT_DATA__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_NORM_OUT_DATA_ASSERT_ADJ 0x00004000
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_NORM_IN_DATA_MSK      0x00008000 /* 15:15 */
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_NORM_IN_DATA_RMSK     0x00000001 /* 15:15 */
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_NORM_IN_DATA_WORD     0
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_NORM_IN_DATA_HIGH_FIELD 0x0000000F /* =15 */
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_NORM_IN_DATA_LOW_FIELD 0x0000000F /* =15 */
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_NORM_IN_DATA_LOW_ADJ  0x00000000
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_NORM_IN_DATA_HIGH_ADJ 0x00008000
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_MSK                   0x0000C71F
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_READMSK               0x0000C71F
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL_WRITEMSK              0x0000471F
#define LW_PGC6_SCI_GPIO_OUTPUT_CNTL__HWRESET_VAL          0x00000400
#define LW_PGC6_SCI_GPU_I2CS_CFG_I2C_ADDR_MSK              0x000000FE /* 7:1 */
#define LW_PGC6_SCI_GPU_I2CS_CFG_I2C_ADDR_RMSK             0x0000007F /* 7:1 */
#define LW_PGC6_SCI_GPU_I2CS_CFG_I2C_ADDR_WORD             0
#define LW_PGC6_SCI_GPU_I2CS_CFG_I2C_ADDR_HIGH_FIELD       0x00000007 /* =7 */
#define LW_PGC6_SCI_GPU_I2CS_CFG_I2C_ADDR_LOW_FIELD        0x00000001 /* =1 */
#define LW_PGC6_SCI_GPU_I2CS_CFG_I2C_ADDR_INIT_ADJ         0x00000000
#define LW_PGC6_SCI_GPU_I2CS_CFG_I2C_ADDR__HWRESET_VAL     0x00000000
#define LW_PGC6_SCI_GPU_I2CS_CFG_I2C_ADDR_VALID_MSK        0x00000100 /* 8:8 */
#define LW_PGC6_SCI_GPU_I2CS_CFG_I2C_ADDR_VALID_RMSK       0x00000001 /* 8:8 */
#define LW_PGC6_SCI_GPU_I2CS_CFG_I2C_ADDR_VALID_WORD       0
#define LW_PGC6_SCI_GPU_I2CS_CFG_I2C_ADDR_VALID_HIGH_FIELD 0x00000008 /* =8 */
#define LW_PGC6_SCI_GPU_I2CS_CFG_I2C_ADDR_VALID_LOW_FIELD  0x00000008 /* =8 */
#define LW_PGC6_SCI_GPU_I2CS_CFG_I2C_ADDR_VALID_NO_ADJ     0x00000000
#define LW_PGC6_SCI_GPU_I2CS_CFG_I2C_ADDR_VALID__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_GPU_I2CS_CFG_I2C_ADDR_VALID_YES_ADJ    0x00000100
#define LW_PGC6_SCI_GPU_I2CS_CFG_ARP_ADDR_VALID_MSK        0x00000200 /* 9:9 */
#define LW_PGC6_SCI_GPU_I2CS_CFG_ARP_ADDR_VALID_RMSK       0x00000001 /* 9:9 */
#define LW_PGC6_SCI_GPU_I2CS_CFG_ARP_ADDR_VALID_WORD       0
#define LW_PGC6_SCI_GPU_I2CS_CFG_ARP_ADDR_VALID_HIGH_FIELD 0x00000009 /* =9 */
#define LW_PGC6_SCI_GPU_I2CS_CFG_ARP_ADDR_VALID_LOW_FIELD  0x00000009 /* =9 */
#define LW_PGC6_SCI_GPU_I2CS_CFG_ARP_ADDR_VALID_NO_ADJ     0x00000000
#define LW_PGC6_SCI_GPU_I2CS_CFG_ARP_ADDR_VALID__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_GPU_I2CS_CFG_ARP_ADDR_VALID_YES_ADJ    0x00000200
#define LW_PGC6_SCI_GPU_I2CS_CFG_SCL_TIMEOUT_VALUE_MSK     0x000F0000 /* 19:16 */
#define LW_PGC6_SCI_GPU_I2CS_CFG_SCL_TIMEOUT_VALUE_RMSK    0x0000000F /* 19:16 */
#define LW_PGC6_SCI_GPU_I2CS_CFG_SCL_TIMEOUT_VALUE_WORD    0
#define LW_PGC6_SCI_GPU_I2CS_CFG_SCL_TIMEOUT_VALUE_HIGH_FIELD 0x00000013 /* =19 */
#define LW_PGC6_SCI_GPU_I2CS_CFG_SCL_TIMEOUT_VALUE_LOW_FIELD 0x00000010 /* =16 */
#define LW_PGC6_SCI_GPU_I2CS_CFG_SCL_TIMEOUT_VALUE_ZERO_ADJ 0x00000000
#define LW_PGC6_SCI_GPU_I2CS_CFG_SCL_TIMEOUT_VALUE__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_GPU_I2CS_CFG_SCL_TIMEOUT_SCALE_MSK     0x00300000 /* 21:20 */
#define LW_PGC6_SCI_GPU_I2CS_CFG_SCL_TIMEOUT_SCALE_RMSK    0x00000003 /* 21:20 */
#define LW_PGC6_SCI_GPU_I2CS_CFG_SCL_TIMEOUT_SCALE_WORD    0
#define LW_PGC6_SCI_GPU_I2CS_CFG_SCL_TIMEOUT_SCALE_HIGH_FIELD 0x00000015 /* =21 */
#define LW_PGC6_SCI_GPU_I2CS_CFG_SCL_TIMEOUT_SCALE_LOW_FIELD 0x00000014 /* =20 */
#define LW_PGC6_SCI_GPU_I2CS_CFG_SCL_TIMEOUT_SCALE_1USEC_ADJ 0x00000000
#define LW_PGC6_SCI_GPU_I2CS_CFG_SCL_TIMEOUT_SCALE__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_GPU_I2CS_CFG_SCL_TIMEOUT_SCALE_10USEC_ADJ 0x00100000
#define LW_PGC6_SCI_GPU_I2CS_CFG_SCL_TIMEOUT_SCALE_100USEC_ADJ 0x00200000
#define LW_PGC6_SCI_GPU_I2CS_CFG_SCL_TIMEOUT_SCALE_1MSEC_ADJ 0x00300000
#define LW_PGC6_SCI_GPU_I2CS_CFG_REPLAY_SPEED_MSK          0x0F000000 /* 27:24 */
#define LW_PGC6_SCI_GPU_I2CS_CFG_REPLAY_SPEED_RMSK         0x0000000F /* 27:24 */
#define LW_PGC6_SCI_GPU_I2CS_CFG_REPLAY_SPEED_WORD         0
#define LW_PGC6_SCI_GPU_I2CS_CFG_REPLAY_SPEED_HIGH_FIELD   0x0000001B /* =27 */
#define LW_PGC6_SCI_GPU_I2CS_CFG_REPLAY_SPEED_LOW_FIELD    0x00000018 /* =24 */
#define LW_PGC6_SCI_GPU_I2CS_CFG_REPLAY_SPEED_FASTEST_ADJ  0x00000000
#define LW_PGC6_SCI_GPU_I2CS_CFG_REPLAY_SPEED_SLOWEST_ADJ  0x0F000000
#define LW_PGC6_SCI_GPU_I2CS_CFG_REPLAY_SPEED__HWRESET_VAL 0x0000000f
#define LW_PGC6_SCI_GPU_I2CS_CFG_MSK                       0x0F3F03FE
#define LW_PGC6_SCI_GPU_I2CS_CFG_READMSK                   0x0F3F03FE
#define LW_PGC6_SCI_GPU_I2CS_CFG_WRITEMSK                  0x0F3F03FE
#define LW_PGC6_SCI_GPU_I2CS_CFG__HWRESET_VAL              0x0F000000
#define LW_PGC6_SCI_GPU_I2CS_REPLAY_THERM_I2CS_STATE_MSK   0x00000001 /* 0:0 */
#define LW_PGC6_SCI_GPU_I2CS_REPLAY_THERM_I2CS_STATE_RMSK  0x00000001 /* 0:0 */
#define LW_PGC6_SCI_GPU_I2CS_REPLAY_THERM_I2CS_STATE_WORD  0
#define LW_PGC6_SCI_GPU_I2CS_REPLAY_THERM_I2CS_STATE_HIGH_FIELD 0x00000000 /* =0 */
#define LW_PGC6_SCI_GPU_I2CS_REPLAY_THERM_I2CS_STATE_LOW_FIELD 0x00000000 /* =0 */
#define LW_PGC6_SCI_GPU_I2CS_REPLAY_THERM_I2CS_STATE_ILWALID_ADJ 0x00000000
#define LW_PGC6_SCI_GPU_I2CS_REPLAY_THERM_I2CS_STATE__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_GPU_I2CS_REPLAY_THERM_I2CS_STATE_VALID_ADJ 0x00000001
#define LW_PGC6_SCI_GPU_I2CS_REPLAY_STATUS_MSK             0x00000002 /* 1:1 */
#define LW_PGC6_SCI_GPU_I2CS_REPLAY_STATUS_RMSK            0x00000001 /* 1:1 */
#define LW_PGC6_SCI_GPU_I2CS_REPLAY_STATUS_WORD            0
#define LW_PGC6_SCI_GPU_I2CS_REPLAY_STATUS_HIGH_FIELD      0x00000001 /* =1 */
#define LW_PGC6_SCI_GPU_I2CS_REPLAY_STATUS_LOW_FIELD       0x00000001 /* =1 */
#define LW_PGC6_SCI_GPU_I2CS_REPLAY_STATUS_NOT_PENDING_ADJ 0x00000000
#define LW_PGC6_SCI_GPU_I2CS_REPLAY_STATUS__HWRESET_VAL    0x00000000
#define LW_PGC6_SCI_GPU_I2CS_REPLAY_STATUS_PENDING_ADJ     0x00000002
#define LW_PGC6_SCI_GPU_I2CS_REPLAY_MSK                    0x00000003
#define LW_PGC6_SCI_GPU_I2CS_REPLAY_READMSK                0x00000003
#define LW_PGC6_SCI_GPU_I2CS_REPLAY_WRITEMSK               0x00000001
#define LW_PGC6_SCI_GPU_I2CS_REPLAY__HWRESET_VAL           0x00000000
#define LW_PGC6_SCI_FAN_CFG0_PERIOD_MSK                    0x00001FFF /* 12:0 */
#define LW_PGC6_SCI_FAN_CFG0_PERIOD_RMSK                   0x00001FFF /* 12:0 */
#define LW_PGC6_SCI_FAN_CFG0_PERIOD_WORD                   0
#define LW_PGC6_SCI_FAN_CFG0_PERIOD_HIGH_FIELD             0x0000000C /* =12 */
#define LW_PGC6_SCI_FAN_CFG0_PERIOD_LOW_FIELD              0x00000000 /* =0 */
#define LW_PGC6_SCI_FAN_CFG0_PERIOD_MIN_ADJ                0x00000001
#define LW_PGC6_SCI_FAN_CFG0_PERIOD_125KHZ_ADJ             0x000000D8
#define LW_PGC6_SCI_FAN_CFG0_PERIOD__HWRESET_VAL           0x000000d8
#define LW_PGC6_SCI_FAN_CFG0_PERIOD_MAX_ADJ                0x00001FFF
#define LW_PGC6_SCI_FAN_CFG0_SHARING_MSK                   0x01000000 /* 24:24 */
#define LW_PGC6_SCI_FAN_CFG0_SHARING_RMSK                  0x00000001 /* 24:24 */
#define LW_PGC6_SCI_FAN_CFG0_SHARING_WORD                  0
#define LW_PGC6_SCI_FAN_CFG0_SHARING_HIGH_FIELD            0x00000018 /* =24 */
#define LW_PGC6_SCI_FAN_CFG0_SHARING_LOW_FIELD             0x00000018 /* =24 */
#define LW_PGC6_SCI_FAN_CFG0_SHARING_DISABLE_ADJ           0x00000000
#define LW_PGC6_SCI_FAN_CFG0_SHARING_ENABLE_ADJ            0x01000000
#define LW_PGC6_SCI_FAN_CFG0_SHARING__HWRESET_VAL          0x00000001
#define LW_PGC6_SCI_FAN_CFG0_POLARITY_MSK                  0x02000000 /* 25:25 */
#define LW_PGC6_SCI_FAN_CFG0_POLARITY_RMSK                 0x00000001 /* 25:25 */
#define LW_PGC6_SCI_FAN_CFG0_POLARITY_WORD                 0
#define LW_PGC6_SCI_FAN_CFG0_POLARITY_HIGH_FIELD           0x00000019 /* =25 */
#define LW_PGC6_SCI_FAN_CFG0_POLARITY_LOW_FIELD            0x00000019 /* =25 */
#define LW_PGC6_SCI_FAN_CFG0_POLARITY_ACTIVE_LOW_ADJ       0x00000000
#define LW_PGC6_SCI_FAN_CFG0_POLARITY__HWRESET_VAL         0x00000000
#define LW_PGC6_SCI_FAN_CFG0_POLARITY_ACTIVE_HIGH_ADJ      0x02000000
#define LW_PGC6_SCI_FAN_CFG0_SCI_OVERRIDE_MSK              0x08000000 /* 27:27 */
#define LW_PGC6_SCI_FAN_CFG0_SCI_OVERRIDE_RMSK             0x00000001 /* 27:27 */
#define LW_PGC6_SCI_FAN_CFG0_SCI_OVERRIDE_WORD             0
#define LW_PGC6_SCI_FAN_CFG0_SCI_OVERRIDE_HIGH_FIELD       0x0000001B /* =27 */
#define LW_PGC6_SCI_FAN_CFG0_SCI_OVERRIDE_LOW_FIELD        0x0000001B /* =27 */
#define LW_PGC6_SCI_FAN_CFG0_SCI_OVERRIDE_DISABLE_ADJ      0x00000000
#define LW_PGC6_SCI_FAN_CFG0_SCI_OVERRIDE__HWRESET_VAL     0x00000000
#define LW_PGC6_SCI_FAN_CFG0_SCI_OVERRIDE_ENABLE_ADJ       0x08000000
#define LW_PGC6_SCI_FAN_CFG0_SCI_CORE_CLMP_MSK             0x10000000 /* 28:28 */
#define LW_PGC6_SCI_FAN_CFG0_SCI_CORE_CLMP_RMSK            0x00000001 /* 28:28 */
#define LW_PGC6_SCI_FAN_CFG0_SCI_CORE_CLMP_WORD            0
#define LW_PGC6_SCI_FAN_CFG0_SCI_CORE_CLMP_HIGH_FIELD      0x0000001C /* =28 */
#define LW_PGC6_SCI_FAN_CFG0_SCI_CORE_CLMP_LOW_FIELD       0x0000001C /* =28 */
#define LW_PGC6_SCI_FAN_CFG0_SCI_CORE_CLMP_DISABLE_ADJ     0x00000000
#define LW_PGC6_SCI_FAN_CFG0_SCI_CORE_CLMP__HWRESET_VAL    0x00000000
#define LW_PGC6_SCI_FAN_CFG0_SCI_CORE_CLMP_ENABLE_ADJ      0x10000000
#define LW_PGC6_SCI_FAN_CFG0_MSK                           0x1B001FFF
#define LW_PGC6_SCI_FAN_CFG0_READMSK                       0x1B001FFF
#define LW_PGC6_SCI_FAN_CFG0_WRITEMSK                      0x1B001FFF
#define LW_PGC6_SCI_FAN_CFG0__HWRESET_VAL                  0x010000D8
#define LW_PGC6_SCI_FAN_CFG1_HI_MSK                        0x00001FFF /* 12:0 */
#define LW_PGC6_SCI_FAN_CFG1_HI_RMSK                       0x00001FFF /* 12:0 */
#define LW_PGC6_SCI_FAN_CFG1_HI_WORD                       0
#define LW_PGC6_SCI_FAN_CFG1_HI_HIGH_FIELD                 0x0000000C /* =12 */
#define LW_PGC6_SCI_FAN_CFG1_HI_LOW_FIELD                  0x00000000 /* =0 */
#define LW_PGC6_SCI_FAN_CFG1_HI_OFF_ADJ                    0x00000000
#define LW_PGC6_SCI_FAN_CFG1_HI__HWRESET_VAL               0x00000000
#define LW_PGC6_SCI_FAN_CFG1_HI_33_ADJ                     0x00000048
#define LW_PGC6_SCI_FAN_CFG1_HI_66_ADJ                     0x00000090
#define LW_PGC6_SCI_FAN_CFG1_UPDATE_MSK                    0x80000000 /* 31:31 */
#define LW_PGC6_SCI_FAN_CFG1_UPDATE_RMSK                   0x00000001 /* 31:31 */
#define LW_PGC6_SCI_FAN_CFG1_UPDATE_WORD                   0
#define LW_PGC6_SCI_FAN_CFG1_UPDATE_HIGH_FIELD             0x0000001F /* =31 */
#define LW_PGC6_SCI_FAN_CFG1_UPDATE_LOW_FIELD              0x0000001F /* =31 */
#define LW_PGC6_SCI_FAN_CFG1_UPDATE_DONE_ADJ               0x00000000
#define LW_PGC6_SCI_FAN_CFG1_UPDATE__HWRESET_VAL           0x00000000
#define LW_PGC6_SCI_FAN_CFG1_UPDATE_PENDING_ADJ            0x80000000
#define LW_PGC6_SCI_FAN_CFG1_UPDATE_TRIGGER_ADJ            0x80000000
#define LW_PGC6_SCI_FAN_CFG1_MSK                           0x80001FFF
#define LW_PGC6_SCI_FAN_CFG1_READMSK                       0x80001FFF
#define LW_PGC6_SCI_FAN_CFG1_WRITEMSK                      0x80001FFF
#define LW_PGC6_SCI_FAN_CFG1__HWRESET_VAL                  0x00000000
#define LW_PGC6_SCI_FAN_TEMP_ALERT_HI_MSK                  0x00001FFF /* 12:0 */
#define LW_PGC6_SCI_FAN_TEMP_ALERT_HI_RMSK                 0x00001FFF /* 12:0 */
#define LW_PGC6_SCI_FAN_TEMP_ALERT_HI_WORD                 0
#define LW_PGC6_SCI_FAN_TEMP_ALERT_HI_HIGH_FIELD           0x0000000C /* =12 */
#define LW_PGC6_SCI_FAN_TEMP_ALERT_HI_LOW_FIELD            0x00000000 /* =0 */
#define LW_PGC6_SCI_FAN_TEMP_ALERT_HI_OFF_ADJ              0x00000000
#define LW_PGC6_SCI_FAN_TEMP_ALERT_HI__HWRESET_VAL         0x00000000
#define LW_PGC6_SCI_FAN_TEMP_ALERT_OVERRIDE_MSK            0x01000000 /* 24:24 */
#define LW_PGC6_SCI_FAN_TEMP_ALERT_OVERRIDE_RMSK           0x00000001 /* 24:24 */
#define LW_PGC6_SCI_FAN_TEMP_ALERT_OVERRIDE_WORD           0
#define LW_PGC6_SCI_FAN_TEMP_ALERT_OVERRIDE_HIGH_FIELD     0x00000018 /* =24 */
#define LW_PGC6_SCI_FAN_TEMP_ALERT_OVERRIDE_LOW_FIELD      0x00000018 /* =24 */
#define LW_PGC6_SCI_FAN_TEMP_ALERT_OVERRIDE_DISABLE_ADJ    0x00000000
#define LW_PGC6_SCI_FAN_TEMP_ALERT_OVERRIDE__HWRESET_VAL   0x00000000
#define LW_PGC6_SCI_FAN_TEMP_ALERT_OVERRIDE_ENABLE_ADJ     0x01000000
#define LW_PGC6_SCI_FAN_TEMP_ALERT_FORCE_MSK               0x02000000 /* 25:25 */
#define LW_PGC6_SCI_FAN_TEMP_ALERT_FORCE_RMSK              0x00000001 /* 25:25 */
#define LW_PGC6_SCI_FAN_TEMP_ALERT_FORCE_WORD              0
#define LW_PGC6_SCI_FAN_TEMP_ALERT_FORCE_HIGH_FIELD        0x00000019 /* =25 */
#define LW_PGC6_SCI_FAN_TEMP_ALERT_FORCE_LOW_FIELD         0x00000019 /* =25 */
#define LW_PGC6_SCI_FAN_TEMP_ALERT_FORCE_NO_ADJ            0x00000000
#define LW_PGC6_SCI_FAN_TEMP_ALERT_FORCE__HWRESET_VAL      0x00000000
#define LW_PGC6_SCI_FAN_TEMP_ALERT_FORCE_YES_ADJ           0x02000000
#define LW_PGC6_SCI_FAN_TEMP_ALERT_MSK                     0x03001FFF
#define LW_PGC6_SCI_FAN_TEMP_ALERT_READMSK                 0x03001FFF
#define LW_PGC6_SCI_FAN_TEMP_ALERT_WRITEMSK                0x03001FFF
#define LW_PGC6_SCI_FAN_TEMP_ALERT__HWRESET_VAL            0x00000000
#define LW_PGC6_SCI_FAN_DEBUG_PWM_STRAP_MSK                0x00000003 /* 1:0 */
#define LW_PGC6_SCI_FAN_DEBUG_PWM_STRAP_RMSK               0x00000003 /* 1:0 */
#define LW_PGC6_SCI_FAN_DEBUG_PWM_STRAP_WORD               0
#define LW_PGC6_SCI_FAN_DEBUG_PWM_STRAP_HIGH_FIELD         0x00000001 /* =1 */
#define LW_PGC6_SCI_FAN_DEBUG_PWM_STRAP_LOW_FIELD          0x00000000 /* =0 */
#define LW_PGC6_SCI_FAN_DEBUG_PWM_STRAP_DISABLE_ADJ        0x00000000
#define LW_PGC6_SCI_FAN_DEBUG_PWM_STRAP_66_ADJ             0x00000001
#define LW_PGC6_SCI_FAN_DEBUG_PWM_STRAP_33_ADJ             0x00000003
#define LW_PGC6_SCI_FAN_DEBUG_MSK                          0x00000003
#define LW_PGC6_SCI_FAN_DEBUG_READMSK                      0x00000003
#define LW_PGC6_SCI_FAN_DEBUG_WRITEMSK                     0x00000000
#define LW_PGC6_SCI_FAN_ACT0_PERIOD_MSK                    0x0007FFFF /* 18:0 */
#define LW_PGC6_SCI_FAN_ACT0_PERIOD_RMSK                   0x0007FFFF /* 18:0 */
#define LW_PGC6_SCI_FAN_ACT0_PERIOD_WORD                   0
#define LW_PGC6_SCI_FAN_ACT0_PERIOD_HIGH_FIELD             0x00000012 /* =18 */
#define LW_PGC6_SCI_FAN_ACT0_PERIOD_LOW_FIELD              0x00000000 /* =0 */
#define LW_PGC6_SCI_FAN_ACT0_PERIOD_125KHZ_ADJ             0x000000D8
#define LW_PGC6_SCI_FAN_ACT0_PERIOD__HWRESET_VAL           0x000000d8
#define LW_PGC6_SCI_FAN_ACT0_PERIOD_MAX_ADJ                0x0007FFFF
#define LW_PGC6_SCI_FAN_ACT0_OVERFLOW_MSK                  0x01000000 /* 24:24 */
#define LW_PGC6_SCI_FAN_ACT0_OVERFLOW_RMSK                 0x00000001 /* 24:24 */
#define LW_PGC6_SCI_FAN_ACT0_OVERFLOW_WORD                 0
#define LW_PGC6_SCI_FAN_ACT0_OVERFLOW_HIGH_FIELD           0x00000018 /* =24 */
#define LW_PGC6_SCI_FAN_ACT0_OVERFLOW_LOW_FIELD            0x00000018 /* =24 */
#define LW_PGC6_SCI_FAN_ACT0_OVERFLOW_NONE_ADJ             0x00000000
#define LW_PGC6_SCI_FAN_ACT0_OVERFLOW__HWRESET_VAL         0x00000000
#define LW_PGC6_SCI_FAN_ACT0_OVERFLOW_DETECTED_ADJ         0x01000000
#define LW_PGC6_SCI_FAN_ACT0_OVERFLOW_CLEAR_ADJ            0x01000000
#define LW_PGC6_SCI_FAN_ACT0_MSK                           0x0107FFFF
#define LW_PGC6_SCI_FAN_ACT0_READMSK                       0x0107FFFF
#define LW_PGC6_SCI_FAN_ACT0_WRITEMSK                      0x01000000
#define LW_PGC6_SCI_FAN_ACT0__HWRESET_VAL                  0x000000D8
#define LW_PGC6_SCI_FAN_ACT1_HI_MSK                        0x0007FFFF /* 18:0 */
#define LW_PGC6_SCI_FAN_ACT1_HI_RMSK                       0x0007FFFF /* 18:0 */
#define LW_PGC6_SCI_FAN_ACT1_HI_WORD                       0
#define LW_PGC6_SCI_FAN_ACT1_HI_HIGH_FIELD                 0x00000012 /* =18 */
#define LW_PGC6_SCI_FAN_ACT1_HI_LOW_FIELD                  0x00000000 /* =0 */
#define LW_PGC6_SCI_FAN_ACT1_HI_OFF_ADJ                    0x00000000
#define LW_PGC6_SCI_FAN_ACT1_HI__HWRESET_VAL               0x00000000
#define LW_PGC6_SCI_FAN_ACT1_HI_MAX_ADJ                    0x0007FFFF
#define LW_PGC6_SCI_FAN_ACT1_MSK                           0x0007FFFF
#define LW_PGC6_SCI_FAN_ACT1_READMSK                       0x0007FFFF
#define LW_PGC6_SCI_FAN_ACT1_WRITEMSK                      0x00000000
#define LW_PGC6_SCI_FAN_ACT1__HWRESET_VAL                  0x00000000
#define LW_PGC6_SCI_VID_CFG0_PERIOD_MSK                    0x00000FFF /* 11:0 */
#define LW_PGC6_SCI_VID_CFG0_PERIOD_RMSK                   0x00000FFF /* 11:0 */
#define LW_PGC6_SCI_VID_CFG0_PERIOD_WORD                   0
#define LW_PGC6_SCI_VID_CFG0_PERIOD_HIGH_FIELD             0x0000000B /* =11 */
#define LW_PGC6_SCI_VID_CFG0_PERIOD_LOW_FIELD              0x00000000 /* =0 */
#define LW_PGC6_SCI_VID_CFG0_PERIOD_MIN_ADJ                0x00000001
#define LW_PGC6_SCI_VID_CFG0_PERIOD_125KHZ_ADJ             0x000000D8
#define LW_PGC6_SCI_VID_CFG0_PERIOD__HWRESET_VAL           0x000000d8
#define LW_PGC6_SCI_VID_CFG0_BIT_SPREAD_MSK                0x01000000 /* 24:24 */
#define LW_PGC6_SCI_VID_CFG0_BIT_SPREAD_RMSK               0x00000001 /* 24:24 */
#define LW_PGC6_SCI_VID_CFG0_BIT_SPREAD_WORD               0
#define LW_PGC6_SCI_VID_CFG0_BIT_SPREAD_HIGH_FIELD         0x00000018 /* =24 */
#define LW_PGC6_SCI_VID_CFG0_BIT_SPREAD_LOW_FIELD          0x00000018 /* =24 */
#define LW_PGC6_SCI_VID_CFG0_BIT_SPREAD_DISABLE_ADJ        0x00000000
#define LW_PGC6_SCI_VID_CFG0_BIT_SPREAD__HWRESET_VAL       0x00000000
#define LW_PGC6_SCI_VID_CFG0_BIT_SPREAD_ENABLE_ADJ         0x01000000
#define LW_PGC6_SCI_VID_CFG0_MIN_SPREAD_MSK                0x7E000000 /* 30:25 */
#define LW_PGC6_SCI_VID_CFG0_MIN_SPREAD_RMSK               0x0000003F /* 30:25 */
#define LW_PGC6_SCI_VID_CFG0_MIN_SPREAD_WORD               0
#define LW_PGC6_SCI_VID_CFG0_MIN_SPREAD_HIGH_FIELD         0x0000001E /* =30 */
#define LW_PGC6_SCI_VID_CFG0_MIN_SPREAD_LOW_FIELD          0x00000019 /* =25 */
#define LW_PGC6_SCI_VID_CFG0_MIN_SPREAD_SHORTEST_ADJ       0x00000000
#define LW_PGC6_SCI_VID_CFG0_MIN_SPREAD__HWRESET_VAL       0x00000000
#define LW_PGC6_SCI_VID_CFG0_MSK                           0x7F000FFF
#define LW_PGC6_SCI_VID_CFG0_READMSK                       0x7F000FFF
#define LW_PGC6_SCI_VID_CFG0_WRITEMSK                      0x7F000FFF
#define LW_PGC6_SCI_VID_CFG0__HWRESET_VAL                  0x000000D8
#define LW_PGC6_SCI_VID_CFG1_HI_MSK                        0x00000FFF /* 11:0 */
#define LW_PGC6_SCI_VID_CFG1_HI_RMSK                       0x00000FFF /* 11:0 */
#define LW_PGC6_SCI_VID_CFG1_HI_WORD                       0
#define LW_PGC6_SCI_VID_CFG1_HI_HIGH_FIELD                 0x0000000B /* =11 */
#define LW_PGC6_SCI_VID_CFG1_HI_LOW_FIELD                  0x00000000 /* =0 */
#define LW_PGC6_SCI_VID_CFG1_HI_OFF_ADJ                    0x00000000
#define LW_PGC6_SCI_VID_CFG1_HI__HWRESET_VAL               0x00000000
#define LW_PGC6_SCI_VID_CFG1_UPDATE_MSK                    0x80000000 /* 31:31 */
#define LW_PGC6_SCI_VID_CFG1_UPDATE_RMSK                   0x00000001 /* 31:31 */
#define LW_PGC6_SCI_VID_CFG1_UPDATE_WORD                   0
#define LW_PGC6_SCI_VID_CFG1_UPDATE_HIGH_FIELD             0x0000001F /* =31 */
#define LW_PGC6_SCI_VID_CFG1_UPDATE_LOW_FIELD              0x0000001F /* =31 */
#define LW_PGC6_SCI_VID_CFG1_UPDATE_DONE_ADJ               0x00000000
#define LW_PGC6_SCI_VID_CFG1_UPDATE__HWRESET_VAL           0x00000000
#define LW_PGC6_SCI_VID_CFG1_UPDATE_PENDING_ADJ            0x80000000
#define LW_PGC6_SCI_VID_CFG1_UPDATE_TRIGGER_ADJ            0x80000000
#define LW_PGC6_SCI_VID_CFG1_MSK                           0x80000FFF
#define LW_PGC6_SCI_VID_CFG1_READMSK                       0x80000FFF
#define LW_PGC6_SCI_VID_CFG1_WRITEMSK                      0x80000FFF
#define LW_PGC6_SCI_VID_CFG1__HWRESET_VAL                  0x00000000
#define LW_PGC6_SCI_SOR_PWM_DIV_DIVIDE_MSK                 0x00FFFFFF /* 23:0 */
#define LW_PGC6_SCI_SOR_PWM_DIV_DIVIDE_RMSK                0x00FFFFFF /* 23:0 */
#define LW_PGC6_SCI_SOR_PWM_DIV_DIVIDE_WORD                0
#define LW_PGC6_SCI_SOR_PWM_DIV_DIVIDE_HIGH_FIELD          0x00000017 /* =23 */
#define LW_PGC6_SCI_SOR_PWM_DIV_DIVIDE_LOW_FIELD           0x00000000 /* =0 */
#define LW_PGC6_SCI_SOR_PWM_DIV_DIVIDE_PWM_DISABLE_ADJ     0x00000000
#define LW_PGC6_SCI_SOR_PWM_DIV_DIVIDE__HWRESET_VAL        0x00000000
#define LW_PGC6_SCI_SOR_PWM_DIV_MSK                        0x00FFFFFF
#define LW_PGC6_SCI_SOR_PWM_DIV_READMSK                    0x00FFFFFF
#define LW_PGC6_SCI_SOR_PWM_DIV_WRITEMSK                   0x00FFFFFF
#define LW_PGC6_SCI_SOR_PWM_DIV__HWRESET_VAL               0x00000000
#define LW_PGC6_SCI_SOR_PWM_CTL_DUTY_CYCLE_MSK             0x00FFFFFF /* 23:0 */
#define LW_PGC6_SCI_SOR_PWM_CTL_DUTY_CYCLE_RMSK            0x00FFFFFF /* 23:0 */
#define LW_PGC6_SCI_SOR_PWM_CTL_DUTY_CYCLE_WORD            0
#define LW_PGC6_SCI_SOR_PWM_CTL_DUTY_CYCLE_HIGH_FIELD      0x00000017 /* =23 */
#define LW_PGC6_SCI_SOR_PWM_CTL_DUTY_CYCLE_LOW_FIELD       0x00000000 /* =0 */
#define LW_PGC6_SCI_SOR_PWM_CTL_DUTY_CYCLE_OFF_ADJ         0x00000000
#define LW_PGC6_SCI_SOR_PWM_CTL_DUTY_CYCLE__HWRESET_VAL    0x00000000
#define LW_PGC6_SCI_SOR_PWM_CTL_CLKSEL_MSK                 0x40000000 /* 30:30 */
#define LW_PGC6_SCI_SOR_PWM_CTL_CLKSEL_RMSK                0x00000001 /* 30:30 */
#define LW_PGC6_SCI_SOR_PWM_CTL_CLKSEL_WORD                0
#define LW_PGC6_SCI_SOR_PWM_CTL_CLKSEL_HIGH_FIELD          0x0000001E /* =30 */
#define LW_PGC6_SCI_SOR_PWM_CTL_CLKSEL_LOW_FIELD           0x0000001E /* =30 */
#define LW_PGC6_SCI_SOR_PWM_CTL_CLKSEL_XTAL_ADJ            0x40000000
#define LW_PGC6_SCI_SOR_PWM_CTL_SETTING_NEW_MSK            0x80000000 /* 31:31 */
#define LW_PGC6_SCI_SOR_PWM_CTL_SETTING_NEW_RMSK           0x00000001 /* 31:31 */
#define LW_PGC6_SCI_SOR_PWM_CTL_SETTING_NEW_WORD           0
#define LW_PGC6_SCI_SOR_PWM_CTL_SETTING_NEW_HIGH_FIELD     0x0000001F /* =31 */
#define LW_PGC6_SCI_SOR_PWM_CTL_SETTING_NEW_LOW_FIELD      0x0000001F /* =31 */
#define LW_PGC6_SCI_SOR_PWM_CTL_SETTING_NEW_DONE_ADJ       0x00000000
#define LW_PGC6_SCI_SOR_PWM_CTL_SETTING_NEW__HWRESET_VAL   0x00000000
#define LW_PGC6_SCI_SOR_PWM_CTL_SETTING_NEW_PENDING_ADJ    0x80000000
#define LW_PGC6_SCI_SOR_PWM_CTL_SETTING_NEW_TRIGGER_ADJ    0x80000000
#define LW_PGC6_SCI_SOR_PWM_CTL_MSK                        0xC0FFFFFF
#define LW_PGC6_SCI_SOR_PWM_CTL_READMSK                    0xC0FFFFFF
#define LW_PGC6_SCI_SOR_PWM_CTL_WRITEMSK                   0x80FFFFFF
#define LW_PGC6_SCI_SOR_PWM_CTL__HWRESET_VAL               0x00000000
#define LW_PGC6_SCI_MISC_PADCTL_XTAL_FORCE_EN_MSK          0x00000001 /* 0:0 */
#define LW_PGC6_SCI_MISC_PADCTL_XTAL_FORCE_EN_RMSK         0x00000001 /* 0:0 */
#define LW_PGC6_SCI_MISC_PADCTL_XTAL_FORCE_EN_WORD         0
#define LW_PGC6_SCI_MISC_PADCTL_XTAL_FORCE_EN_HIGH_FIELD   0x00000000 /* =0 */
#define LW_PGC6_SCI_MISC_PADCTL_XTAL_FORCE_EN_LOW_FIELD    0x00000000 /* =0 */
#define LW_PGC6_SCI_MISC_PADCTL_XTAL_FORCE_EN_DISABLED_ADJ 0x00000000
#define LW_PGC6_SCI_MISC_PADCTL_XTAL_FORCE_EN_ENABLED_ADJ  0x00000001
#define LW_PGC6_SCI_MISC_PADCTL_XTAL_FORCE_EN__HWRESET_VAL 0x00000001
#define LW_PGC6_SCI_MISC_PADCTL_MSK                        0x00000001
#define LW_PGC6_SCI_MISC_PADCTL_READMSK                    0x00000001
#define LW_PGC6_SCI_MISC_PADCTL_WRITEMSK                   0x00000001
#define LW_PGC6_SCI_MISC_PADCTL__HWRESET_VAL               0x00000001
#define LW_PGC6_SCI_PTIMER_CFG_DENOMINATOR_MSK             0x0000001F /* 4:0 */
#define LW_PGC6_SCI_PTIMER_CFG_DENOMINATOR_RMSK            0x0000001F /* 4:0 */
#define LW_PGC6_SCI_PTIMER_CFG_DENOMINATOR_WORD            0
#define LW_PGC6_SCI_PTIMER_CFG_DENOMINATOR_HIGH_FIELD      0x00000004 /* =4 */
#define LW_PGC6_SCI_PTIMER_CFG_DENOMINATOR_LOW_FIELD       0x00000000 /* =0 */
#define LW_PGC6_SCI_PTIMER_CFG_DENOMINATOR_27MHZ_REF_ADJ   0x0000001B
#define LW_PGC6_SCI_PTIMER_CFG_DENOMINATOR__HWRESET_VAL    0x0000001b
#define LW_PGC6_SCI_PTIMER_CFG_DENOMINATOR_25MHZ_REF_ADJ   0x00000000
#define LW_PGC6_SCI_PTIMER_CFG_DENOMINATOR_108MHZ_REF_ADJ  0x0000001B
#define LW_PGC6_SCI_PTIMER_CFG_DENOMINATOR_100MHZ_REF_ADJ  0x00000000
#define LW_PGC6_SCI_PTIMER_CFG_DENOMINATOR_EMULATION_ADJ   0x00000000
#define LW_PGC6_SCI_PTIMER_CFG_NUMERATOR_MSK               0x00070000 /* 18:16 */
#define LW_PGC6_SCI_PTIMER_CFG_NUMERATOR_RMSK              0x00000007 /* 18:16 */
#define LW_PGC6_SCI_PTIMER_CFG_NUMERATOR_WORD              0
#define LW_PGC6_SCI_PTIMER_CFG_NUMERATOR_HIGH_FIELD        0x00000012 /* =18 */
#define LW_PGC6_SCI_PTIMER_CFG_NUMERATOR_LOW_FIELD         0x00000010 /* =16 */
#define LW_PGC6_SCI_PTIMER_CFG_NUMERATOR_27MHZ_REF_ADJ     0x00010000
#define LW_PGC6_SCI_PTIMER_CFG_NUMERATOR__HWRESET_VAL      0x00000001
#define LW_PGC6_SCI_PTIMER_CFG_NUMERATOR_25MHZ_REF_ADJ     0x00000000
#define LW_PGC6_SCI_PTIMER_CFG_NUMERATOR_108MHZ_REF_ADJ    0x00070000
#define LW_PGC6_SCI_PTIMER_CFG_NUMERATOR_100MHZ_REF_ADJ    0x00000000
#define LW_PGC6_SCI_PTIMER_CFG_NUMERATOR_EMULATION_ADJ     0x00000000
#define LW_PGC6_SCI_PTIMER_CFG_INTEGER_MSK                 0x3F000000 /* 29:24 */
#define LW_PGC6_SCI_PTIMER_CFG_INTEGER_RMSK                0x0000003F /* 29:24 */
#define LW_PGC6_SCI_PTIMER_CFG_INTEGER_WORD                0
#define LW_PGC6_SCI_PTIMER_CFG_INTEGER_HIGH_FIELD          0x0000001D /* =29 */
#define LW_PGC6_SCI_PTIMER_CFG_INTEGER_LOW_FIELD           0x00000018 /* =24 */
#define LW_PGC6_SCI_PTIMER_CFG_INTEGER_27MHZ_REF_ADJ       0x25000000
#define LW_PGC6_SCI_PTIMER_CFG_INTEGER__HWRESET_VAL        0x00000025
#define LW_PGC6_SCI_PTIMER_CFG_INTEGER_25MHZ_REF_ADJ       0x28000000
#define LW_PGC6_SCI_PTIMER_CFG_INTEGER_108MHZ_REF_ADJ      0x09000000
#define LW_PGC6_SCI_PTIMER_CFG_INTEGER_100MHZ_REF_ADJ      0x0A000000
#define LW_PGC6_SCI_PTIMER_CFG_INTEGER_EMULATION_ADJ       0x02000000
#define LW_PGC6_SCI_PTIMER_CFG_MSK                         0x3F07001F
#define LW_PGC6_SCI_PTIMER_CFG_READMSK                     0x3F07001F
#define LW_PGC6_SCI_PTIMER_CFG_WRITEMSK                    0x3F07001F
#define LW_PGC6_SCI_PTIMER_CFG__HWRESET_VAL                0x2501001B
#define LW_PGC6_SCI_PTIMER_TIME_0_UPDATE_MSK               0x00000001 /* 0:0 */
#define LW_PGC6_SCI_PTIMER_TIME_0_UPDATE_RMSK              0x00000001 /* 0:0 */
#define LW_PGC6_SCI_PTIMER_TIME_0_UPDATE_WORD              0
#define LW_PGC6_SCI_PTIMER_TIME_0_UPDATE_HIGH_FIELD        0x00000000 /* =0 */
#define LW_PGC6_SCI_PTIMER_TIME_0_UPDATE_LOW_FIELD         0x00000000 /* =0 */
#define LW_PGC6_SCI_PTIMER_TIME_0_UPDATE_DONE_ADJ          0x00000000
#define LW_PGC6_SCI_PTIMER_TIME_0_UPDATE__HWRESET_VAL      0x00000000
#define LW_PGC6_SCI_PTIMER_TIME_0_UPDATE_TRIGGER_ADJ       0x00000001
#define LW_PGC6_SCI_PTIMER_TIME_0_NSEC_MSK                 0xFFFFFFE0 /* 31:5 */
#define LW_PGC6_SCI_PTIMER_TIME_0_NSEC_RMSK                0x07FFFFFF /* 31:5 */
#define LW_PGC6_SCI_PTIMER_TIME_0_NSEC_WORD                0
#define LW_PGC6_SCI_PTIMER_TIME_0_NSEC_HIGH_FIELD          0x0000001F /* =31 */
#define LW_PGC6_SCI_PTIMER_TIME_0_NSEC_LOW_FIELD           0x00000005 /* =5 */
#define LW_PGC6_SCI_PTIMER_TIME_0_MSK                      0xFFFFFFE1
#define LW_PGC6_SCI_PTIMER_TIME_0_READMSK                  0xFFFFFFE1
#define LW_PGC6_SCI_PTIMER_TIME_0_WRITEMSK                 0xFFFFFFE1
#define LW_PGC6_SCI_PTIMER_TIME_0__HWRESET_VAL             0x00000000
#define LW_PGC6_SCI_PTIMER_TIME_1_NSEC_MSK                 0x1FFFFFFF /* 28:0 */
#define LW_PGC6_SCI_PTIMER_TIME_1_NSEC_RMSK                0x1FFFFFFF /* 28:0 */
#define LW_PGC6_SCI_PTIMER_TIME_1_NSEC_WORD                0
#define LW_PGC6_SCI_PTIMER_TIME_1_NSEC_HIGH_FIELD          0x0000001C /* =28 */
#define LW_PGC6_SCI_PTIMER_TIME_1_NSEC_LOW_FIELD           0x00000000 /* =0 */
#define LW_PGC6_SCI_PTIMER_TIME_1_MSK                      0x1FFFFFFF
#define LW_PGC6_SCI_PTIMER_TIME_1_READMSK                  0x1FFFFFFF
#define LW_PGC6_SCI_PTIMER_TIME_1_WRITEMSK                 0x1FFFFFFF
#define LW_PGC6_SCI_PTIMER_READ_SAMPLE_MSK                 0x00000001 /* 0:0 */
#define LW_PGC6_SCI_PTIMER_READ_SAMPLE_RMSK                0x00000001 /* 0:0 */
#define LW_PGC6_SCI_PTIMER_READ_SAMPLE_WORD                0
#define LW_PGC6_SCI_PTIMER_READ_SAMPLE_HIGH_FIELD          0x00000000 /* =0 */
#define LW_PGC6_SCI_PTIMER_READ_SAMPLE_LOW_FIELD           0x00000000 /* =0 */
#define LW_PGC6_SCI_PTIMER_READ_SAMPLE_DONE_ADJ            0x00000000
#define LW_PGC6_SCI_PTIMER_READ_SAMPLE__HWRESET_VAL        0x00000000
#define LW_PGC6_SCI_PTIMER_READ_SAMPLE_TRIGGER_ADJ         0x00000001
#define LW_PGC6_SCI_PTIMER_READ_MSK                        0x00000001
#define LW_PGC6_SCI_PTIMER_READ_READMSK                    0x00000001
#define LW_PGC6_SCI_PTIMER_READ_WRITEMSK                   0x00000001
#define LW_PGC6_SCI_PTIMER_READ__HWRESET_VAL               0x00000000
#define LW_PGC6_SCI_PTIMER_ENABLE_CTL_MSK                  0x00000001 /* 0:0 */
#define LW_PGC6_SCI_PTIMER_ENABLE_CTL_RMSK                 0x00000001 /* 0:0 */
#define LW_PGC6_SCI_PTIMER_ENABLE_CTL_WORD                 0
#define LW_PGC6_SCI_PTIMER_ENABLE_CTL_HIGH_FIELD           0x00000000 /* =0 */
#define LW_PGC6_SCI_PTIMER_ENABLE_CTL_LOW_FIELD            0x00000000 /* =0 */
#define LW_PGC6_SCI_PTIMER_ENABLE_CTL_NO_ADJ               0x00000000
#define LW_PGC6_SCI_PTIMER_ENABLE_CTL__HWRESET_VAL         0x00000000
#define LW_PGC6_SCI_PTIMER_ENABLE_CTL_YES_ADJ              0x00000001
#define LW_PGC6_SCI_PTIMER_ENABLE_MSK                      0x00000001
#define LW_PGC6_SCI_PTIMER_ENABLE_READMSK                  0x00000001
#define LW_PGC6_SCI_PTIMER_ENABLE_WRITEMSK                 0x00000001
#define LW_PGC6_SCI_PTIMER_ENABLE__HWRESET_VAL             0x00000000
#define LW_PGC6_SCI_XP_CLKREQ_TIMER_MSK                    0x00000FFF /* 11:0 */
#define LW_PGC6_SCI_XP_CLKREQ_TIMER_RMSK                   0x00000FFF /* 11:0 */
#define LW_PGC6_SCI_XP_CLKREQ_TIMER_WORD                   0
#define LW_PGC6_SCI_XP_CLKREQ_TIMER_HIGH_FIELD             0x0000000B /* =11 */
#define LW_PGC6_SCI_XP_CLKREQ_TIMER_LOW_FIELD              0x00000000 /* =0 */
#define LW_PGC6_SCI_XP_CLKREQ_TIMER_ZERO_ADJ               0x00000000
#define LW_PGC6_SCI_XP_CLKREQ_TIMER__HWRESET_VAL           0x00000000
#define LW_PGC6_SCI_XP_CLKREQ_MSK                          0x00000FFF
#define LW_PGC6_SCI_XP_CLKREQ_READMSK                      0x00000FFF
#define LW_PGC6_SCI_XP_CLKREQ_WRITEMSK                     0x00000000
#define LW_PGC6_SCI_XP_CLKREQ__HWRESET_VAL                 0x00000000
#define LW_PGC6_SCI_SPARE_DATA_MSK                         0x000000FF /* 7:0 */
#define LW_PGC6_SCI_SPARE_DATA_RMSK                        0x000000FF /* 7:0 */
#define LW_PGC6_SCI_SPARE_DATA_WORD                        0
#define LW_PGC6_SCI_SPARE_DATA_HIGH_FIELD                  0x00000007 /* =7 */
#define LW_PGC6_SCI_SPARE_DATA_LOW_FIELD                   0x00000000 /* =0 */
#define LW_PGC6_SCI_SPARE_DATA_INIT_ADJ                    0x000000F0
#define LW_PGC6_SCI_SPARE_DATA__HWRESET_VAL                0x000000F0
#define LW_PGC6_SCI_SPARE_MSK                              0x000000FF
#define LW_PGC6_SCI_SPARE_READMSK                          0x000000FF
#define LW_PGC6_SCI_SPARE_WRITEMSK                         0x000000FF
#define LW_PGC6_SCI_SPARE__HWRESET_VAL                     0x000000F0
#define LW_PGC6_SCI_DEBUG_PORT_DATA_MSK                    0x000000FF /* 7:0 */
#define LW_PGC6_SCI_DEBUG_PORT_DATA_RMSK                   0x000000FF /* 7:0 */
#define LW_PGC6_SCI_DEBUG_PORT_DATA_WORD                   0
#define LW_PGC6_SCI_DEBUG_PORT_DATA_HIGH_FIELD             0x00000007 /* =7 */
#define LW_PGC6_SCI_DEBUG_PORT_DATA_LOW_FIELD              0x00000000 /* =0 */
#define LW_PGC6_SCI_DEBUG_PORT_LOW_NIBBLE_SEL_MSK          0x001F0000 /* 20:16 */
#define LW_PGC6_SCI_DEBUG_PORT_LOW_NIBBLE_SEL_RMSK         0x0000001F /* 20:16 */
#define LW_PGC6_SCI_DEBUG_PORT_LOW_NIBBLE_SEL_WORD         0
#define LW_PGC6_SCI_DEBUG_PORT_LOW_NIBBLE_SEL_HIGH_FIELD   0x00000014 /* =20 */
#define LW_PGC6_SCI_DEBUG_PORT_LOW_NIBBLE_SEL_LOW_FIELD    0x00000010 /* =16 */
#define LW_PGC6_SCI_DEBUG_PORT_LOW_NIBBLE_SEL_NONE_ADJ     0x00000000
#define LW_PGC6_SCI_DEBUG_PORT_LOW_NIBBLE_SEL__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_DEBUG_PORT_LOW_NIBBLE_SEL_LDO_0_ADJ    0x00010000
#define LW_PGC6_SCI_DEBUG_PORT_LOW_NIBBLE_SEL_BSI2SCI_0_ADJ 0x00020000
#define LW_PGC6_SCI_DEBUG_PORT_LOW_NIBBLE_SEL_BSI2SCI_1_ADJ 0x00030000
#define LW_PGC6_SCI_DEBUG_PORT_LOW_NIBBLE_SEL_SCI2BSI_0_ADJ 0x00040000
#define LW_PGC6_SCI_DEBUG_PORT_LOW_NIBBLE_SEL_SCI2BSI_1_ADJ 0x00050000
#define LW_PGC6_SCI_DEBUG_PORT_LOW_NIBBLE_SEL_SCI_MSG_ADJ  0x00060000
#define LW_PGC6_SCI_DEBUG_PORT_LOW_NIBBLE_SEL_THERM_I2CS_0_ADJ 0x00070000
#define LW_PGC6_SCI_DEBUG_PORT_LOW_NIBBLE_SEL_THERM_I2CS_1_ADJ 0x00080000
#define LW_PGC6_SCI_DEBUG_PORT_LOW_NIBBLE_SEL_THERM_I2CS_2_ADJ 0x00090000
#define LW_PGC6_SCI_DEBUG_PORT_LOW_NIBBLE_SEL_PAD_CLAMP_0_ADJ 0x000A0000
#define LW_PGC6_SCI_DEBUG_PORT_LOW_NIBBLE_SEL_PAD_CLAMP_1_ADJ 0x000B0000
#define LW_PGC6_SCI_DEBUG_PORT_LOW_NIBBLE_SEL_LVL_SHIFT_ADJ 0x000C0000
#define LW_PGC6_SCI_DEBUG_PORT_LOW_NIBBLE_SEL_MST_FSM_0_ADJ 0x000D0000
#define LW_PGC6_SCI_DEBUG_PORT_LOW_NIBBLE_SEL_MST_FSM_1_ADJ 0x000E0000
#define LW_PGC6_SCI_DEBUG_PORT_LOW_NIBBLE_SEL_MST_FSM_2_ADJ 0x000F0000
#define LW_PGC6_SCI_DEBUG_PORT_LOW_NIBBLE_SEL_MST_FSM_3_ADJ 0x00100000
#define LW_PGC6_SCI_DEBUG_PORT_LOW_NIBBLE_SEL_STRAP_0_ADJ  0x00110000
#define LW_PGC6_SCI_DEBUG_PORT_LOW_NIBBLE_SEL_STRAP_1_ADJ  0x00120000
#define LW_PGC6_SCI_DEBUG_PORT_LOW_NIBBLE_SEL_SCI_PRIV_ADJ 0x00130000
#define LW_PGC6_SCI_DEBUG_PORT_LOW_NIBBLE_SEL_THERM_I2CS_3_ADJ 0x00140000
#define LW_PGC6_SCI_DEBUG_PORT_HI_NIBBLE_SEL_MSK           0x1F000000 /* 28:24 */
#define LW_PGC6_SCI_DEBUG_PORT_HI_NIBBLE_SEL_RMSK          0x0000001F /* 28:24 */
#define LW_PGC6_SCI_DEBUG_PORT_HI_NIBBLE_SEL_WORD          0
#define LW_PGC6_SCI_DEBUG_PORT_HI_NIBBLE_SEL_HIGH_FIELD    0x0000001C /* =28 */
#define LW_PGC6_SCI_DEBUG_PORT_HI_NIBBLE_SEL_LOW_FIELD     0x00000018 /* =24 */
#define LW_PGC6_SCI_DEBUG_PORT_HI_NIBBLE_SEL_NONE_ADJ      0x00000000
#define LW_PGC6_SCI_DEBUG_PORT_HI_NIBBLE_SEL__HWRESET_VAL  0x00000000
#define LW_PGC6_SCI_DEBUG_PORT_HI_NIBBLE_SEL_LDO_0_ADJ     0x01000000
#define LW_PGC6_SCI_DEBUG_PORT_HI_NIBBLE_SEL_BSI2SCI_0_ADJ 0x02000000
#define LW_PGC6_SCI_DEBUG_PORT_HI_NIBBLE_SEL_BSI2SCI_1_ADJ 0x03000000
#define LW_PGC6_SCI_DEBUG_PORT_HI_NIBBLE_SEL_SCI2BSI_0_ADJ 0x04000000
#define LW_PGC6_SCI_DEBUG_PORT_HI_NIBBLE_SEL_SCI2BSI_1_ADJ 0x05000000
#define LW_PGC6_SCI_DEBUG_PORT_HI_NIBBLE_SEL_SCI_MSG_ADJ   0x06000000
#define LW_PGC6_SCI_DEBUG_PORT_HI_NIBBLE_SEL_THERM_I2CS_0_ADJ 0x07000000
#define LW_PGC6_SCI_DEBUG_PORT_HI_NIBBLE_SEL_THERM_I2CS_1_ADJ 0x08000000
#define LW_PGC6_SCI_DEBUG_PORT_HI_NIBBLE_SEL_THERM_I2CS_2_ADJ 0x09000000
#define LW_PGC6_SCI_DEBUG_PORT_HI_NIBBLE_SEL_PAD_CLAMP_0_ADJ 0x0A000000
#define LW_PGC6_SCI_DEBUG_PORT_HI_NIBBLE_SEL_PAD_CLAMP_1_ADJ 0x0B000000
#define LW_PGC6_SCI_DEBUG_PORT_HI_NIBBLE_SEL_LVL_SHIFT_ADJ 0x0C000000
#define LW_PGC6_SCI_DEBUG_PORT_HI_NIBBLE_SEL_MST_FSM_0_ADJ 0x0D000000
#define LW_PGC6_SCI_DEBUG_PORT_HI_NIBBLE_SEL_MST_FSM_1_ADJ 0x0E000000
#define LW_PGC6_SCI_DEBUG_PORT_HI_NIBBLE_SEL_MST_FSM_2_ADJ 0x0F000000
#define LW_PGC6_SCI_DEBUG_PORT_HI_NIBBLE_SEL_MST_FSM_3_ADJ 0x10000000
#define LW_PGC6_SCI_DEBUG_PORT_HI_NIBBLE_SEL_STRAP_0_ADJ   0x11000000
#define LW_PGC6_SCI_DEBUG_PORT_HI_NIBBLE_SEL_STRAP_1_ADJ   0x12000000
#define LW_PGC6_SCI_DEBUG_PORT_HI_NIBBLE_SEL_SCI_PRIV_ADJ  0x13000000
#define LW_PGC6_SCI_DEBUG_PORT_HI_NIBBLE_SEL_THERM_I2CS_3_ADJ 0x14000000
#define LW_PGC6_SCI_DEBUG_PORT_MSK                         0x1F1F00FF
#define LW_PGC6_SCI_DEBUG_PORT_READMSK                     0x1F1F00FF
#define LW_PGC6_SCI_DEBUG_PORT_WRITEMSK                    0x1F1F0000
#define LW_PGC6_SCI_DEBUG_PORT__HWRESET_VAL                0x00000000
#define LW_PGC6_SCI_DEBUG_STATUS_SCI_STATUS_MSK            0x00000007 /* 2:0 */
#define LW_PGC6_SCI_DEBUG_STATUS_SCI_STATUS_RMSK           0x00000007 /* 2:0 */
#define LW_PGC6_SCI_DEBUG_STATUS_SCI_STATUS_WORD           0
#define LW_PGC6_SCI_DEBUG_STATUS_SCI_STATUS_HIGH_FIELD     0x00000002 /* =2 */
#define LW_PGC6_SCI_DEBUG_STATUS_SCI_STATUS_LOW_FIELD      0x00000000 /* =0 */
#define LW_PGC6_SCI_DEBUG_STATUS_SCI_STATUS_EMPTY_ADJ      0x00000000
#define LW_PGC6_SCI_DEBUG_STATUS_SCI_STATUS__HWRESET_VAL   0x00000000
#define LW_PGC6_SCI_DEBUG_STATUS_SCI_STATUS_ACTIVE_ADJ     0x00000001
#define LW_PGC6_SCI_DEBUG_STATUS_SCI_STATUS_STALLED_ADJ    0x00000005
#define LW_PGC6_SCI_DEBUG_STATUS_SHIM_STATUS_MSK           0x00000070 /* 6:4 */
#define LW_PGC6_SCI_DEBUG_STATUS_SHIM_STATUS_RMSK          0x00000007 /* 6:4 */
#define LW_PGC6_SCI_DEBUG_STATUS_SHIM_STATUS_WORD          0
#define LW_PGC6_SCI_DEBUG_STATUS_SHIM_STATUS_HIGH_FIELD    0x00000006 /* =6 */
#define LW_PGC6_SCI_DEBUG_STATUS_SHIM_STATUS_LOW_FIELD     0x00000004 /* =4 */
#define LW_PGC6_SCI_DEBUG_STATUS_SHIM_STATUS_EMPTY_ADJ     0x00000000
#define LW_PGC6_SCI_DEBUG_STATUS_SHIM_STATUS__HWRESET_VAL  0x00000000
#define LW_PGC6_SCI_DEBUG_STATUS_SHIM_STATUS_ACTIVE_ADJ    0x00000010
#define LW_PGC6_SCI_DEBUG_STATUS_SHIM_STATUS_STALLED_ADJ   0x00000050
#define LW_PGC6_SCI_DEBUG_STATUS_REPLAY_STATUS_MSK         0x00000700 /* 10:8 */
#define LW_PGC6_SCI_DEBUG_STATUS_REPLAY_STATUS_RMSK        0x00000007 /* 10:8 */
#define LW_PGC6_SCI_DEBUG_STATUS_REPLAY_STATUS_WORD        0
#define LW_PGC6_SCI_DEBUG_STATUS_REPLAY_STATUS_HIGH_FIELD  0x0000000A /* =10 */
#define LW_PGC6_SCI_DEBUG_STATUS_REPLAY_STATUS_LOW_FIELD   0x00000008 /* =8 */
#define LW_PGC6_SCI_DEBUG_STATUS_REPLAY_STATUS_EMPTY_ADJ   0x00000000
#define LW_PGC6_SCI_DEBUG_STATUS_REPLAY_STATUS__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_DEBUG_STATUS_REPLAY_STATUS_ACTIVE_ADJ  0x00000100
#define LW_PGC6_SCI_DEBUG_STATUS_REPLAY_STATUS_STALLED_ADJ 0x00000500
#define LW_PGC6_SCI_DEBUG_STATUS_MASTER_FSM_STATUS_MSK     0x00007000 /* 14:12 */
#define LW_PGC6_SCI_DEBUG_STATUS_MASTER_FSM_STATUS_RMSK    0x00000007 /* 14:12 */
#define LW_PGC6_SCI_DEBUG_STATUS_MASTER_FSM_STATUS_WORD    0
#define LW_PGC6_SCI_DEBUG_STATUS_MASTER_FSM_STATUS_HIGH_FIELD 0x0000000E /* =14 */
#define LW_PGC6_SCI_DEBUG_STATUS_MASTER_FSM_STATUS_LOW_FIELD 0x0000000C /* =12 */
#define LW_PGC6_SCI_DEBUG_STATUS_MASTER_FSM_STATUS_EMPTY_ADJ 0x00000000
#define LW_PGC6_SCI_DEBUG_STATUS_MASTER_FSM_STATUS__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_DEBUG_STATUS_MASTER_FSM_STATUS_ACTIVE_ADJ 0x00001000
#define LW_PGC6_SCI_DEBUG_STATUS_MASTER_FSM_STATUS_STALLED_ADJ 0x00005000
#define LW_PGC6_SCI_DEBUG_STATUS_PWR_SEQ_STATUS_MSK        0x00070000 /* 18:16 */
#define LW_PGC6_SCI_DEBUG_STATUS_PWR_SEQ_STATUS_RMSK       0x00000007 /* 18:16 */
#define LW_PGC6_SCI_DEBUG_STATUS_PWR_SEQ_STATUS_WORD       0
#define LW_PGC6_SCI_DEBUG_STATUS_PWR_SEQ_STATUS_HIGH_FIELD 0x00000012 /* =18 */
#define LW_PGC6_SCI_DEBUG_STATUS_PWR_SEQ_STATUS_LOW_FIELD  0x00000010 /* =16 */
#define LW_PGC6_SCI_DEBUG_STATUS_PWR_SEQ_STATUS_EMPTY_ADJ  0x00000000
#define LW_PGC6_SCI_DEBUG_STATUS_PWR_SEQ_STATUS__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_DEBUG_STATUS_PWR_SEQ_STATUS_ACTIVE_ADJ 0x00010000
#define LW_PGC6_SCI_DEBUG_STATUS_PWR_SEQ_STATUS_STALLED_ADJ 0x00050000
#define LW_PGC6_SCI_DEBUG_STATUS_I2CS_STATUS_MSK           0x00700000 /* 22:20 */
#define LW_PGC6_SCI_DEBUG_STATUS_I2CS_STATUS_RMSK          0x00000007 /* 22:20 */
#define LW_PGC6_SCI_DEBUG_STATUS_I2CS_STATUS_WORD          0
#define LW_PGC6_SCI_DEBUG_STATUS_I2CS_STATUS_HIGH_FIELD    0x00000016 /* =22 */
#define LW_PGC6_SCI_DEBUG_STATUS_I2CS_STATUS_LOW_FIELD     0x00000014 /* =20 */
#define LW_PGC6_SCI_DEBUG_STATUS_I2CS_STATUS_EMPTY_ADJ     0x00000000
#define LW_PGC6_SCI_DEBUG_STATUS_I2CS_STATUS__HWRESET_VAL  0x00000000
#define LW_PGC6_SCI_DEBUG_STATUS_I2CS_STATUS_ACTIVE_ADJ    0x00100000
#define LW_PGC6_SCI_DEBUG_STATUS_I2CS_STATUS_STALLED_ADJ   0x00500000
#define LW_PGC6_SCI_DEBUG_STATUS_MSK                       0x00777777
#define LW_PGC6_SCI_DEBUG_STATUS_READMSK                   0x00777777
#define LW_PGC6_SCI_DEBUG_STATUS_WRITEMSK                  0x00000000
#define LW_PGC6_SCI_DEBUG_STATUS__HWRESET_VAL              0x00000000
#define LW_PGC6_SCI_DEBUG_I2CS_DEV_ADDR_MSK                0x000000FE /* 7:1 */
#define LW_PGC6_SCI_DEBUG_I2CS_DEV_ADDR_RMSK               0x0000007F /* 7:1 */
#define LW_PGC6_SCI_DEBUG_I2CS_DEV_ADDR_WORD               0
#define LW_PGC6_SCI_DEBUG_I2CS_DEV_ADDR_HIGH_FIELD         0x00000007 /* =7 */
#define LW_PGC6_SCI_DEBUG_I2CS_DEV_ADDR_LOW_FIELD          0x00000001 /* =1 */
#define LW_PGC6_SCI_DEBUG_I2CS_DEV_ADDR_PROTOTYPE_ADJ      0x00000096
#define LW_PGC6_SCI_DEBUG_I2CS_DEV_ADDR__HWRESET_VAL       0x0000004b
#define LW_PGC6_SCI_DEBUG_I2CS_ADDR_VALID_MSK              0x00000100 /* 8:8 */
#define LW_PGC6_SCI_DEBUG_I2CS_ADDR_VALID_RMSK             0x00000001 /* 8:8 */
#define LW_PGC6_SCI_DEBUG_I2CS_ADDR_VALID_WORD             0
#define LW_PGC6_SCI_DEBUG_I2CS_ADDR_VALID_HIGH_FIELD       0x00000008 /* =8 */
#define LW_PGC6_SCI_DEBUG_I2CS_ADDR_VALID_LOW_FIELD        0x00000008 /* =8 */
#define LW_PGC6_SCI_DEBUG_I2CS_ADDR_VALID_NO_ADJ           0x00000000
#define LW_PGC6_SCI_DEBUG_I2CS_ADDR_VALID_YES_ADJ          0x00000100
#define LW_PGC6_SCI_DEBUG_I2CS_ADDR_VALID__HWRESET_VAL     0x00000001
#define LW_PGC6_SCI_DEBUG_I2CS_TIMEOUT_MSK                 0x003F0000 /* 21:16 */
#define LW_PGC6_SCI_DEBUG_I2CS_TIMEOUT_RMSK                0x0000003F /* 21:16 */
#define LW_PGC6_SCI_DEBUG_I2CS_TIMEOUT_WORD                0
#define LW_PGC6_SCI_DEBUG_I2CS_TIMEOUT_HIGH_FIELD          0x00000015 /* =21 */
#define LW_PGC6_SCI_DEBUG_I2CS_TIMEOUT_LOW_FIELD           0x00000010 /* =16 */
#define LW_PGC6_SCI_DEBUG_I2CS_TIMEOUT_DISABLE_ADJ         0x00000000
#define LW_PGC6_SCI_DEBUG_I2CS_TIMEOUT_25MS_ADJ            0x00190000
#define LW_PGC6_SCI_DEBUG_I2CS_TIMEOUT__HWRESET_VAL        0x00000019
#define LW_PGC6_SCI_DEBUG_I2CS_TIMEOUT_35MS_ADJ            0x00220000
#define LW_PGC6_SCI_DEBUG_I2CS_SPIKE_MSK                   0x03000000 /* 25:24 */
#define LW_PGC6_SCI_DEBUG_I2CS_SPIKE_RMSK                  0x00000003 /* 25:24 */
#define LW_PGC6_SCI_DEBUG_I2CS_SPIKE_WORD                  0
#define LW_PGC6_SCI_DEBUG_I2CS_SPIKE_HIGH_FIELD            0x00000019 /* =25 */
#define LW_PGC6_SCI_DEBUG_I2CS_SPIKE_LOW_FIELD             0x00000018 /* =24 */
#define LW_PGC6_SCI_DEBUG_I2CS_SPIKE_DISABLE_ADJ           0x00000000
#define LW_PGC6_SCI_DEBUG_I2CS_SPIKE_74NS_ADJ              0x01000000
#define LW_PGC6_SCI_DEBUG_I2CS_SPIKE__HWRESET_VAL          0x00000001
#define LW_PGC6_SCI_DEBUG_I2CS_HOLD_MSK                    0xF0000000 /* 31:28 */
#define LW_PGC6_SCI_DEBUG_I2CS_HOLD_RMSK                   0x0000000F /* 31:28 */
#define LW_PGC6_SCI_DEBUG_I2CS_HOLD_WORD                   0
#define LW_PGC6_SCI_DEBUG_I2CS_HOLD_HIGH_FIELD             0x0000001F /* =31 */
#define LW_PGC6_SCI_DEBUG_I2CS_HOLD_LOW_FIELD              0x0000001C /* =28 */
#define LW_PGC6_SCI_DEBUG_I2CS_HOLD_NONE_ADJ               0x00000000
#define LW_PGC6_SCI_DEBUG_I2CS_HOLD_222NS_ADJ              0x60000000
#define LW_PGC6_SCI_DEBUG_I2CS_HOLD__HWRESET_VAL           0x00000006
#define LW_PGC6_SCI_DEBUG_I2CS_MSK                         0xF33F01FE
#define LW_PGC6_SCI_DEBUG_I2CS_READMSK                     0xF33F01FE
#define LW_PGC6_SCI_DEBUG_I2CS_WRITEMSK                    0xF33F01FE
#define LW_PGC6_SCI_DEBUG_I2CS__HWRESET_VAL                0x61190196
#define LW_PGC6_SCI_DEBUG_MASTER_FSM_STATE_MSK             0x0000001F /* 4:0 */
#define LW_PGC6_SCI_DEBUG_MASTER_FSM_STATE_RMSK            0x0000001F /* 4:0 */
#define LW_PGC6_SCI_DEBUG_MASTER_FSM_STATE_WORD            0
#define LW_PGC6_SCI_DEBUG_MASTER_FSM_STATE_HIGH_FIELD      0x00000004 /* =4 */
#define LW_PGC6_SCI_DEBUG_MASTER_FSM_STATE_LOW_FIELD       0x00000000 /* =0 */
#define LW_PGC6_SCI_DEBUG_MASTER_FSM_STATE_FSM_RESET_ADJ   0x00000000
#define LW_PGC6_SCI_DEBUG_MASTER_FSM_STATE__HWRESET_VAL    0x00000000
#define LW_PGC6_SCI_DEBUG_MASTER_FSM_STATE_STEADY_ADJ      0x00000001
#define LW_PGC6_SCI_DEBUG_MASTER_FSM_STATE_GC5_ENTRY_START_ADJ 0x00000002
#define LW_PGC6_SCI_DEBUG_MASTER_FSM_STATE_GC5_ABORT_CHK_ADJ 0x00000003
#define LW_PGC6_SCI_DEBUG_MASTER_FSM_STATE_GC5_PWRDN_ADJ   0x00000004
#define LW_PGC6_SCI_DEBUG_MASTER_FSM_STATE_GC5_ADJ         0x00000005
#define LW_PGC6_SCI_DEBUG_MASTER_FSM_STATE_GC5_PWRUP_ADJ   0x00000006
#define LW_PGC6_SCI_DEBUG_MASTER_FSM_STATE_GC5_EXIT_ADJ    0x00000007
#define LW_PGC6_SCI_DEBUG_MASTER_FSM_STATE_GC6_ENTRY_START1_ADJ 0x00000008
#define LW_PGC6_SCI_DEBUG_MASTER_FSM_STATE_GC6_ENTRY_START2_ADJ 0x00000009
#define LW_PGC6_SCI_DEBUG_MASTER_FSM_STATE_GC6_ABORT_CHK_ADJ 0x0000000A
#define LW_PGC6_SCI_DEBUG_MASTER_FSM_STATE_GC6_PWRDN_ADJ   0x0000000B
#define LW_PGC6_SCI_DEBUG_MASTER_FSM_STATE_GC6_ADJ         0x0000000C
#define LW_PGC6_SCI_DEBUG_MASTER_FSM_STATE_GC6_PWRUP_ADJ   0x0000000D
#define LW_PGC6_SCI_DEBUG_MASTER_FSM_STATE_GC6_EXIT_RESET_CHK_ADJ 0x0000000E
#define LW_PGC6_SCI_DEBUG_MASTER_FSM_STATE_GC6_GPU_EVENT_RETRY_ADJ 0x0000000F
#define LW_PGC6_SCI_DEBUG_MASTER_FSM_STATE_GC6_EXIT_ADJ    0x00000010
#define LW_PGC6_SCI_DEBUG_MASTER_FSM_STATE_ABORT_ADJ       0x00000011
#define LW_PGC6_SCI_DEBUG_MASTER_FSM_STATE_RESET_EXEC_ADJ  0x00000012
#define LW_PGC6_SCI_DEBUG_MASTER_FSM_GPU_EVENT_MSK         0x00000100 /* 8:8 */
#define LW_PGC6_SCI_DEBUG_MASTER_FSM_GPU_EVENT_RMSK        0x00000001 /* 8:8 */
#define LW_PGC6_SCI_DEBUG_MASTER_FSM_GPU_EVENT_WORD        0
#define LW_PGC6_SCI_DEBUG_MASTER_FSM_GPU_EVENT_HIGH_FIELD  0x00000008 /* =8 */
#define LW_PGC6_SCI_DEBUG_MASTER_FSM_GPU_EVENT_LOW_FIELD   0x00000008 /* =8 */
#define LW_PGC6_SCI_DEBUG_MASTER_FSM_GPU_EVENT_DEASSERT_ADJ 0x00000000
#define LW_PGC6_SCI_DEBUG_MASTER_FSM_GPU_EVENT__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_DEBUG_MASTER_FSM_GPU_EVENT_ASSERT_ADJ  0x00000100
#define LW_PGC6_SCI_DEBUG_MASTER_FSM_MSK                   0x0000011F
#define LW_PGC6_SCI_DEBUG_MASTER_FSM_READMSK               0x0000011F
#define LW_PGC6_SCI_DEBUG_MASTER_FSM_WRITEMSK              0x00000000
#define LW_PGC6_SCI_DEBUG_MASTER_FSM__HWRESET_VAL          0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR_CTRL_FORCE_DURING_MSK    0x00000001 /* 0:0 */
#define LW_PGC6_SCI_DEBUG_SW_INTR_CTRL_FORCE_DURING_RMSK   0x00000001 /* 0:0 */
#define LW_PGC6_SCI_DEBUG_SW_INTR_CTRL_FORCE_DURING_WORD   0
#define LW_PGC6_SCI_DEBUG_SW_INTR_CTRL_FORCE_DURING_HIGH_FIELD 0x00000000 /* =0 */
#define LW_PGC6_SCI_DEBUG_SW_INTR_CTRL_FORCE_DURING_LOW_FIELD 0x00000000 /* =0 */
#define LW_PGC6_SCI_DEBUG_SW_INTR_CTRL_FORCE_DURING_ENTRY_ADJ 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR_CTRL_FORCE_DURING__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR_CTRL_FORCE_DURING_GC5_GC6_ADJ 0x00000001
#define LW_PGC6_SCI_DEBUG_SW_INTR_CTRL_MSK                 0x00000001
#define LW_PGC6_SCI_DEBUG_SW_INTR_CTRL_READMSK             0x00000001
#define LW_PGC6_SCI_DEBUG_SW_INTR_CTRL_WRITEMSK            0x00000001
#define LW_PGC6_SCI_DEBUG_SW_INTR_CTRL__HWRESET_VAL        0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GPU_EVENT_MSK       0x00000001 /* 0:0 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GPU_EVENT_RMSK      0x00000001 /* 0:0 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GPU_EVENT_WORD      0
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GPU_EVENT_HIGH_FIELD 0x00000000 /* =0 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GPU_EVENT_LOW_FIELD 0x00000000 /* =0 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GPU_EVENT_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GPU_EVENT__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GPU_EVENT_ENABLE_ADJ 0x00000001
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_WAKE_TIMER_MSK      0x00000002 /* 1:1 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_WAKE_TIMER_RMSK     0x00000001 /* 1:1 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_WAKE_TIMER_WORD     0
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_WAKE_TIMER_HIGH_FIELD 0x00000001 /* =1 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_WAKE_TIMER_LOW_FIELD 0x00000001 /* =1 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_WAKE_TIMER_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_WAKE_TIMER__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_WAKE_TIMER_ENABLE_ADJ 0x00000002
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_I2CS_MSK            0x00000004 /* 2:2 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_I2CS_RMSK           0x00000001 /* 2:2 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_I2CS_WORD           0
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_I2CS_HIGH_FIELD     0x00000002 /* =2 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_I2CS_LOW_FIELD      0x00000002 /* =2 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_I2CS_DISABLE_ADJ    0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_I2CS__HWRESET_VAL   0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_I2CS_ENABLE_ADJ     0x00000004
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_BSI_EVENT_MSK       0x00000008 /* 3:3 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_BSI_EVENT_RMSK      0x00000001 /* 3:3 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_BSI_EVENT_WORD      0
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_BSI_EVENT_HIGH_FIELD 0x00000003 /* =3 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_BSI_EVENT_LOW_FIELD 0x00000003 /* =3 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_BSI_EVENT_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_BSI_EVENT__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_BSI_EVENT_ENABLE_ADJ 0x00000008
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_0_MSK       0x00000100 /* 8:8 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_0_RMSK      0x00000001 /* 8:8 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_0_WORD      0
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_0_HIGH_FIELD 0x00000008 /* =8 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_0_LOW_FIELD 0x00000008 /* =8 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_0_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_0__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_0_ENABLE_ADJ 0x00000100
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_1_MSK       0x00000200 /* 9:9 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_1_RMSK      0x00000001 /* 9:9 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_1_WORD      0
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_1_HIGH_FIELD 0x00000009 /* =9 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_1_LOW_FIELD 0x00000009 /* =9 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_1_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_1__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_1_ENABLE_ADJ 0x00000200
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_2_MSK       0x00000400 /* 10:10 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_2_RMSK      0x00000001 /* 10:10 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_2_WORD      0
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_2_HIGH_FIELD 0x0000000A /* =10 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_2_LOW_FIELD 0x0000000A /* =10 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_2_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_2__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_2_ENABLE_ADJ 0x00000400
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_3_MSK       0x00000800 /* 11:11 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_3_RMSK      0x00000001 /* 11:11 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_3_WORD      0
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_3_HIGH_FIELD 0x0000000B /* =11 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_3_LOW_FIELD 0x0000000B /* =11 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_3_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_3__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_3_ENABLE_ADJ 0x00000800
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_4_MSK       0x00001000 /* 12:12 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_4_RMSK      0x00000001 /* 12:12 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_4_WORD      0
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_4_HIGH_FIELD 0x0000000C /* =12 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_4_LOW_FIELD 0x0000000C /* =12 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_4_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_4__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_4_ENABLE_ADJ 0x00001000
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_5_MSK       0x00002000 /* 13:13 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_5_RMSK      0x00000001 /* 13:13 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_5_WORD      0
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_5_HIGH_FIELD 0x0000000D /* =13 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_5_LOW_FIELD 0x0000000D /* =13 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_5_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_5__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_HPD_IRQ_5_ENABLE_ADJ 0x00002000
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GPU_EVENT_ENTRY_RESPONSE_ERR_MSK 0x01000000 /* 24:24 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GPU_EVENT_ENTRY_RESPONSE_ERR_RMSK 0x00000001 /* 24:24 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GPU_EVENT_ENTRY_RESPONSE_ERR_WORD 0
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GPU_EVENT_ENTRY_RESPONSE_ERR_HIGH_FIELD 0x00000018 /* =24 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GPU_EVENT_ENTRY_RESPONSE_ERR_LOW_FIELD 0x00000018 /* =24 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GPU_EVENT_ENTRY_RESPONSE_ERR_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GPU_EVENT_ENTRY_RESPONSE_ERR__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GPU_EVENT_ENTRY_RESPONSE_ERR_ENABLE_ADJ 0x01000000
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GPU_EVENT_EXIT_RETRY_MSK 0x02000000 /* 25:25 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GPU_EVENT_EXIT_RETRY_RMSK 0x00000001 /* 25:25 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GPU_EVENT_EXIT_RETRY_WORD 0
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GPU_EVENT_EXIT_RETRY_HIGH_FIELD 0x00000019 /* =25 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GPU_EVENT_EXIT_RETRY_LOW_FIELD 0x00000019 /* =25 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GPU_EVENT_EXIT_RETRY_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GPU_EVENT_EXIT_RETRY__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GPU_EVENT_EXIT_RETRY_ENABLE_ADJ 0x02000000
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GC5_EXIT_MSK        0x04000000 /* 26:26 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GC5_EXIT_RMSK       0x00000001 /* 26:26 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GC5_EXIT_WORD       0
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GC5_EXIT_HIGH_FIELD 0x0000001A /* =26 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GC5_EXIT_LOW_FIELD  0x0000001A /* =26 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GC5_EXIT_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GC5_EXIT__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GC5_EXIT_ENABLE_ADJ 0x04000000
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GC6_EXIT_MSK        0x08000000 /* 27:27 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GC6_EXIT_RMSK       0x00000001 /* 27:27 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GC6_EXIT_WORD       0
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GC6_EXIT_HIGH_FIELD 0x0000001B /* =27 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GC6_EXIT_LOW_FIELD  0x0000001B /* =27 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GC6_EXIT_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GC6_EXIT__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GC6_EXIT_ENABLE_ADJ 0x08000000
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GC5_ABORT_MSK       0x10000000 /* 28:28 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GC5_ABORT_RMSK      0x00000001 /* 28:28 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GC5_ABORT_WORD      0
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GC5_ABORT_HIGH_FIELD 0x0000001C /* =28 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GC5_ABORT_LOW_FIELD 0x0000001C /* =28 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GC5_ABORT_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GC5_ABORT__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GC5_ABORT_ENABLE_ADJ 0x10000000
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GC6_ABORT_MSK       0x20000000 /* 29:29 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GC6_ABORT_RMSK      0x00000001 /* 29:29 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GC6_ABORT_WORD      0
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GC6_ABORT_HIGH_FIELD 0x0000001D /* =29 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GC6_ABORT_LOW_FIELD 0x0000001D /* =29 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GC6_ABORT_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GC6_ABORT__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_GC6_ABORT_ENABLE_ADJ 0x20000000
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_SR_UPDATE_MSK       0x40000000 /* 30:30 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_SR_UPDATE_RMSK      0x00000001 /* 30:30 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_SR_UPDATE_WORD      0
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_SR_UPDATE_HIGH_FIELD 0x0000001E /* =30 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_SR_UPDATE_LOW_FIELD 0x0000001E /* =30 */
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_SR_UPDATE_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_SR_UPDATE__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_SR_UPDATE_ENABLE_ADJ 0x40000000
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_MSK                 0x7F003F0F
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_READMSK             0x7F003F0F
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC_WRITEMSK            0x7F003F0F
#define LW_PGC6_SCI_DEBUG_SW_INTR0_FRC__HWRESET_VAL        0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_0_MSK           0x00000001 /* 0:0 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_0_RMSK          0x00000001 /* 0:0 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_0_WORD          0
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_0_HIGH_FIELD    0x00000000 /* =0 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_0_LOW_FIELD     0x00000000 /* =0 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_0_DISABLE_ADJ   0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_0__HWRESET_VAL  0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_0_ENABLE_ADJ    0x00000001
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_1_MSK           0x00000002 /* 1:1 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_1_RMSK          0x00000001 /* 1:1 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_1_WORD          0
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_1_HIGH_FIELD    0x00000001 /* =1 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_1_LOW_FIELD     0x00000001 /* =1 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_1_DISABLE_ADJ   0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_1__HWRESET_VAL  0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_1_ENABLE_ADJ    0x00000002
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_2_MSK           0x00000004 /* 2:2 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_2_RMSK          0x00000001 /* 2:2 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_2_WORD          0
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_2_HIGH_FIELD    0x00000002 /* =2 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_2_LOW_FIELD     0x00000002 /* =2 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_2_DISABLE_ADJ   0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_2__HWRESET_VAL  0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_2_ENABLE_ADJ    0x00000004
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_3_MSK           0x00000008 /* 3:3 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_3_RMSK          0x00000001 /* 3:3 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_3_WORD          0
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_3_HIGH_FIELD    0x00000003 /* =3 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_3_LOW_FIELD     0x00000003 /* =3 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_3_DISABLE_ADJ   0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_3__HWRESET_VAL  0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_3_ENABLE_ADJ    0x00000008
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_4_MSK           0x00000010 /* 4:4 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_4_RMSK          0x00000001 /* 4:4 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_4_WORD          0
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_4_HIGH_FIELD    0x00000004 /* =4 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_4_LOW_FIELD     0x00000004 /* =4 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_4_DISABLE_ADJ   0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_4__HWRESET_VAL  0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_4_ENABLE_ADJ    0x00000010
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_5_MSK           0x00000020 /* 5:5 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_5_RMSK          0x00000001 /* 5:5 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_5_WORD          0
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_5_HIGH_FIELD    0x00000005 /* =5 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_5_LOW_FIELD     0x00000005 /* =5 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_5_DISABLE_ADJ   0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_5__HWRESET_VAL  0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_5_ENABLE_ADJ    0x00000020
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_MISC_0_MSK          0x00000100 /* 8:8 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_MISC_0_RMSK         0x00000001 /* 8:8 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_MISC_0_WORD         0
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_MISC_0_HIGH_FIELD   0x00000008 /* =8 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_MISC_0_LOW_FIELD    0x00000008 /* =8 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_MISC_0_DISABLE_ADJ  0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_MISC_0__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_MISC_0_ENABLE_ADJ   0x00000100
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_MISC_1_MSK          0x00000200 /* 9:9 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_MISC_1_RMSK         0x00000001 /* 9:9 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_MISC_1_WORD         0
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_MISC_1_HIGH_FIELD   0x00000009 /* =9 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_MISC_1_LOW_FIELD    0x00000009 /* =9 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_MISC_1_DISABLE_ADJ  0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_MISC_1__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_MISC_1_ENABLE_ADJ   0x00000200
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_MISC_2_MSK          0x00000400 /* 10:10 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_MISC_2_RMSK         0x00000001 /* 10:10 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_MISC_2_WORD         0
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_MISC_2_HIGH_FIELD   0x0000000A /* =10 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_MISC_2_LOW_FIELD    0x0000000A /* =10 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_MISC_2_DISABLE_ADJ  0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_MISC_2__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_MISC_2_ENABLE_ADJ   0x00000400
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_MISC_3_MSK          0x00000800 /* 11:11 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_MISC_3_RMSK         0x00000001 /* 11:11 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_MISC_3_WORD         0
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_MISC_3_HIGH_FIELD   0x0000000B /* =11 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_MISC_3_LOW_FIELD    0x0000000B /* =11 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_MISC_3_DISABLE_ADJ  0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_MISC_3__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_MISC_3_ENABLE_ADJ   0x00000800
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_POWER_ALERT_MSK     0x00001000 /* 12:12 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_POWER_ALERT_RMSK    0x00000001 /* 12:12 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_POWER_ALERT_WORD    0
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_POWER_ALERT_HIGH_FIELD 0x0000000C /* =12 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_POWER_ALERT_LOW_FIELD 0x0000000C /* =12 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_POWER_ALERT_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_POWER_ALERT__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_POWER_ALERT_ENABLE_ADJ 0x00001000
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_0_MSK    0x00010000 /* 16:16 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_0_RMSK   0x00000001 /* 16:16 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_0_WORD   0
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_0_HIGH_FIELD 0x00000010 /* =16 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_0_LOW_FIELD 0x00000010 /* =16 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_0_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_0__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_0_ENABLE_ADJ 0x00010000
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_1_MSK    0x00020000 /* 17:17 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_1_RMSK   0x00000001 /* 17:17 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_1_WORD   0
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_1_HIGH_FIELD 0x00000011 /* =17 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_1_LOW_FIELD 0x00000011 /* =17 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_1_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_1__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_1_ENABLE_ADJ 0x00020000
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_2_MSK    0x00040000 /* 18:18 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_2_RMSK   0x00000001 /* 18:18 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_2_WORD   0
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_2_HIGH_FIELD 0x00000012 /* =18 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_2_LOW_FIELD 0x00000012 /* =18 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_2_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_2__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_2_ENABLE_ADJ 0x00040000
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_3_MSK    0x00080000 /* 19:19 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_3_RMSK   0x00000001 /* 19:19 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_3_WORD   0
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_3_HIGH_FIELD 0x00000013 /* =19 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_3_LOW_FIELD 0x00000013 /* =19 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_3_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_3__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_3_ENABLE_ADJ 0x00080000
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_4_MSK    0x00100000 /* 20:20 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_4_RMSK   0x00000001 /* 20:20 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_4_WORD   0
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_4_HIGH_FIELD 0x00000014 /* =20 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_4_LOW_FIELD 0x00000014 /* =20 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_4_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_4__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_4_ENABLE_ADJ 0x00100000
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_5_MSK    0x00200000 /* 21:21 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_5_RMSK   0x00000001 /* 21:21 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_5_WORD   0
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_5_HIGH_FIELD 0x00000015 /* =21 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_5_LOW_FIELD 0x00000015 /* =21 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_5_DISABLE_ADJ 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_5__HWRESET_VAL 0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_HPD_STATUS_5_ENABLE_ADJ 0x00200000
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC__HWRESET_VAL        0x00000000
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_MSK                 0x003F1F3F /* =0 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_READMSK             0x003F1F3F /* =0 */
#define LW_PGC6_SCI_DEBUG_SW_INTR1_FRC_WRITEMSK            0x003F1F3F /* =0 */
