<?xml version="1.0" encoding="UTF-8"?>
<BuildStatus>
    <Strategy name="Strategy1">
        <Milestone name="Export" build_result="2" build_time="1733031467">
            <Task name="Bitgen" build_result="2" update_result="0" update_time="1733031467"/>
            <Task name="IBIS" build_result="0" update_result="3" update_time="0"/>
            <Task name="TimingSimFileVlg" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="Map" build_result="2" build_time="1733031450">
            <Task name="Map" build_result="2" update_result="0" update_time="1733031450"/>
            <Task name="MapTrace" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="PAR" build_result="2" build_time="1733031458">
            <Task name="PAR" build_result="2" update_result="0" update_time="1733031458"/>
            <Task name="PARTrace" build_result="2" update_result="0" update_time="1733031459"/>
            <Task name="IOTiming" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="Synthesis" build_result="2" build_time="1733031446">
            <Task name="Lattice_Synthesis" build_result="2" update_result="0" update_time="1733031446"/>
            <Task name="LSE_Compile" build_result="2" update_result="0" update_time="1733031459"/>
            <Task name="SynTrace" build_result="0" update_result="3" update_time="0"/>
            <Task name="SynVerilogSimFile" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Report name="knightLightFPGA_impl_1.bgn" last_build_time="1733031467" last_build_size="1289"/>
        <Report name="knightLightFPGA_impl_1.bin" last_build_time="1733031467" last_build_size="104156"/>
        <Report name="knightLightFPGA_impl_1.lsedata" last_build_time="0" last_build_size="0"/>
        <Report name="knightLightFPGA_impl_1.twr.html" last_build_time="1733031459" last_build_size="194415"/>
        <Report name="knightLightFPGA_impl_1.udb" last_build_time="1733031458" last_build_size="38631"/>
        <Report name="knightLightFPGA_impl_1_map.udb" last_build_time="1733031450" last_build_size="23978"/>
        <Report name="knightLightFPGA_impl_1_rtl.udb" last_build_time="1733031445" last_build_size="13540"/>
        <Report name="knightLightFPGA_impl_1_syn.udb" last_build_time="1733031446" last_build_size="15774"/>
    </Strategy>
</BuildStatus>
       