Analysis & Synthesis report for sd_test
Wed Oct 03 17:12:46 2018
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |sd_test|sd_state
 11. State Machine - |sd_test|sd_read:sd_read_inst|read_step
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for Top-level Entity: |sd_test
 18. Source assignments for sld_signaltap:auto_signaltap_0
 19. Parameter Settings for User Entity Instance: Top-level Entity: |sd_test
 20. Parameter Settings for User Entity Instance: sd_initial:sd_initial_inst
 21. Parameter Settings for User Entity Instance: sd_write:sd_write_inst
 22. Parameter Settings for User Entity Instance: sd_read:sd_read_inst
 23. Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component
 24. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 25. altpll Parameter Settings by Entity Instance
 26. Port Connectivity Checks: "pll:pll_inst"
 27. Port Connectivity Checks: "sd_read:sd_read_inst"
 28. Port Connectivity Checks: "sd_write:sd_write_inst"
 29. Port Connectivity Checks: "sd_initial:sd_initial_inst"
 30. SignalTap II Logic Analyzer Settings
 31. Post-Synthesis Netlist Statistics for Top Partition
 32. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 33. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 34. Elapsed Time Per Partition
 35. Connections to In-System Debugging Instance "auto_signaltap_0"
 36. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Oct 03 17:12:46 2018           ;
; Quartus Prime Version           ; 15.1.0 Build 185 10/21/2015 SJ Standard Edition ;
; Revision Name                   ; sd_test                                         ;
; Top-level Entity Name           ; sd_test                                         ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 1276                                            ;
; Total pins                      ; 6                                               ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 221,184                                         ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEFA2F23C8        ;                    ;
; Top-level entity name                                                           ; sd_test            ; sd_test            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                      ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+
; pll.v                                                              ; yes             ; User Wizard-Generated File                   ; E:/Altera/Cyclone_V/Software/Test10_project_sd/pll.v                                                              ;             ;
; rtl/sd_write.v                                                     ; yes             ; User Verilog HDL File                        ; E:/Altera/Cyclone_V/Software/Test10_project_sd/rtl/sd_write.v                                                     ;             ;
; rtl/sd_test.v                                                      ; yes             ; User Verilog HDL File                        ; E:/Altera/Cyclone_V/Software/Test10_project_sd/rtl/sd_test.v                                                      ;             ;
; rtl/sd_read.v                                                      ; yes             ; User Verilog HDL File                        ; E:/Altera/Cyclone_V/Software/Test10_project_sd/rtl/sd_read.v                                                      ;             ;
; rtl/sd_initial.v                                                   ; yes             ; User Verilog HDL File                        ; E:/Altera/Cyclone_V/Software/Test10_project_sd/rtl/sd_initial.v                                                   ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/altpll.tdf                                                         ;             ;
; aglobal151.inc                                                     ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/aglobal151.inc                                                     ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/stratix_pll.inc                                                    ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                  ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                  ;             ;
; db/pll_altpll.v                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Altera/Cyclone_V/Software/Test10_project_sd/db/pll_altpll.v                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                  ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                             ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                   ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_constant.inc                                                   ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/dffeea.inc                                                         ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                      ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                       ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                             ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf                                                     ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                              ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_mux.inc                                                        ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_decode.inc                                                     ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                      ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/altrom.inc                                                         ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/altram.inc                                                         ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/altdpram.inc                                                       ;             ;
; db/altsyncram_s384.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/Altera/Cyclone_V/Software/Test10_project_sd/db/altsyncram_s384.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/altdpram.tdf                                                       ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/others/maxplus2/memmodes.inc                                                     ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/a_hdffe.inc                                                        ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.inc                                                     ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                        ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/muxlut.inc                                                         ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/bypassff.inc                                                       ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/altshift.inc                                                       ;             ;
; db/mux_hlc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/Altera/Cyclone_V/Software/Test10_project_sd/db/mux_hlc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                     ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/declut.inc                                                         ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_compare.inc                                                    ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/Altera/Cyclone_V/Software/Test10_project_sd/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                    ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                    ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/cmpconst.inc                                                       ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_counter.inc                                                    ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/altera/15.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                            ;             ;
; db/cntr_49i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Altera/Cyclone_V/Software/Test10_project_sd/db/cntr_49i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Altera/Cyclone_V/Software/Test10_project_sd/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_a2j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Altera/Cyclone_V/Software/Test10_project_sd/db/cntr_a2j.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Altera/Cyclone_V/Software/Test10_project_sd/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Altera/Cyclone_V/Software/Test10_project_sd/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                     ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                      ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                  ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_hub.vhd                                                        ; altera_sld  ;
; db/ip/slda4788a4d/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/Altera/Cyclone_V/Software/Test10_project_sd/db/ip/slda4788a4d/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/slda4788a4d/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/Altera/Cyclone_V/Software/Test10_project_sd/db/ip/slda4788a4d/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/slda4788a4d/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; E:/Altera/Cyclone_V/Software/Test10_project_sd/db/ip/slda4788a4d/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/slda4788a4d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/Altera/Cyclone_V/Software/Test10_project_sd/db/ip/slda4788a4d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/slda4788a4d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; E:/Altera/Cyclone_V/Software/Test10_project_sd/db/ip/slda4788a4d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/slda4788a4d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/Altera/Cyclone_V/Software/Test10_project_sd/db/ip/slda4788a4d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                   ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                           ;
+---------------------------------------------+-----------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                   ;
+---------------------------------------------+-----------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 752                                                                                     ;
;                                             ;                                                                                         ;
; Combinational ALUT usage for logic          ; 747                                                                                     ;
;     -- 7 input functions                    ; 8                                                                                       ;
;     -- 6 input functions                    ; 157                                                                                     ;
;     -- 5 input functions                    ; 133                                                                                     ;
;     -- 4 input functions                    ; 77                                                                                      ;
;     -- <=3 input functions                  ; 372                                                                                     ;
;                                             ;                                                                                         ;
; Dedicated logic registers                   ; 1276                                                                                    ;
;                                             ;                                                                                         ;
; I/O pins                                    ; 6                                                                                       ;
; Total MLAB memory bits                      ; 0                                                                                       ;
; Total block memory bits                     ; 221184                                                                                  ;
;                                             ;                                                                                         ;
; Total DSP Blocks                            ; 0                                                                                       ;
;                                             ;                                                                                         ;
; Total PLLs                                  ; 1                                                                                       ;
;     -- PLLs                                 ; 1                                                                                       ;
;                                             ;                                                                                         ;
; Maximum fan-out node                        ; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_generic_pll1_outclk ;
; Maximum fan-out                             ; 479                                                                                     ;
; Total fan-out                               ; 8002                                                                                    ;
; Average fan-out                             ; 3.86                                                                                    ;
+---------------------------------------------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |sd_test                                                                                                                                ; 747 (10)          ; 1276 (6)     ; 221184            ; 0          ; 6    ; 0            ; |sd_test                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |pll:pll_inst|                                                                                                                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |sd_test|pll:pll_inst                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |sd_test|pll:pll_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                       ; work         ;
;          |pll_altpll:auto_generated|                                                                                                    ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |sd_test|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                                             ; work         ;
;    |sd_initial:sd_initial_inst|                                                                                                         ; 193 (193)         ; 276 (276)    ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sd_initial:sd_initial_inst                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |sd_read:sd_read_inst|                                                                                                               ; 90 (90)           ; 114 (114)    ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sd_read:sd_read_inst                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |sd_write:sd_write_inst|                                                                                                             ; 83 (83)           ; 79 (79)      ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sd_write:sd_write_inst                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 92 (1)            ; 90 (0)       ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 91 (0)            ; 90 (0)       ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 91 (0)            ; 90 (0)       ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 91 (1)            ; 90 (5)       ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 90 (0)            ; 85 (0)       ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 90 (57)           ; 85 (57)      ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 279 (2)           ; 711 (54)     ; 221184            ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 277 (0)           ; 657 (0)      ; 221184            ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 277 (67)          ; 657 (194)    ; 221184            ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)             ; 82 (82)      ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)             ; 0 (0)        ; 221184            ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; work         ;
;                |altsyncram_s384:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 221184            ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s384:auto_generated                                                                                                                                                 ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 89 (89)           ; 74 (74)      ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 35 (1)            ; 151 (1)      ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 27 (0)            ; 135 (0)      ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)             ; 81 (81)      ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 27 (0)            ; 54 (0)       ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 7 (7)             ; 11 (1)       ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 43 (11)           ; 105 (0)      ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)             ; 5 (0)        ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; work         ;
;                   |cntr_49i:auto_generated|                                                                                             ; 7 (7)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_49i:auto_generated                                                             ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 13 (0)            ; 13 (0)       ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; work         ;
;                   |cntr_a2j:auto_generated|                                                                                             ; 13 (13)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated                                                                                      ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)             ; 5 (0)        ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; work         ;
;                   |cntr_49i:auto_generated|                                                                                             ; 7 (7)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_49i:auto_generated                                                                            ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)             ; 27 (27)      ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)             ; 27 (27)      ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)             ; 27 (27)      ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_s384:auto_generated|ALTSYNCRAM ; M10K block ; Simple Dual Port ; 8192         ; 27           ; 8192         ; 27           ; 221184 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |sd_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |sd_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |sd_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |sd_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |sd_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ALTPLL       ; 15.1    ; N/A          ; N/A          ; |sd_test|pll:pll_inst                                                                                                                                                                                                                                                        ; pll.v           ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sd_test|sd_state                                                                                       ;
+-------------------------+----------------------+----------------------+-----------------------+-------------------------+
; Name                    ; sd_state.STATUS_IDLE ; sd_state.STATUS_READ ; sd_state.STATUS_WRITE ; sd_state.STATUS_INITIAL ;
+-------------------------+----------------------+----------------------+-----------------------+-------------------------+
; sd_state.STATUS_INITIAL ; 0                    ; 0                    ; 0                     ; 0                       ;
; sd_state.STATUS_WRITE   ; 0                    ; 0                    ; 1                     ; 1                       ;
; sd_state.STATUS_READ    ; 0                    ; 1                    ; 0                     ; 1                       ;
; sd_state.STATUS_IDLE    ; 1                    ; 0                    ; 0                     ; 1                       ;
+-------------------------+----------------------+----------------------+-----------------------+-------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------+
; State Machine - |sd_test|sd_read:sd_read_inst|read_step ;
+--------------+------------------------------------------+
; Name         ; read_step.01                             ;
+--------------+------------------------------------------+
; read_step.00 ; 0                                        ;
; read_step.01 ; 1                                        ;
+--------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; write_sec[0]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; read_sec[0..31]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; write_sec[1..31]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; sd_write:sd_write_inst|Sblock_token[1,2]                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; sd_write:sd_write_inst|Sblock_token[0]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; sd_write:sd_write_inst|Sblock_token[3..7]                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                              ;
; sd_write:sd_write_inst|rx_valid                                                                                                                                                         ; Merged with sd_read:sd_read_inst|rx_valid                                                                                                                                                           ;
; sd_write:sd_write_inst|aa[5]                                                                                                                                                            ; Merged with sd_read:sd_read_inst|aa[5]                                                                                                                                                              ;
; sd_write:sd_write_inst|aa[4]                                                                                                                                                            ; Merged with sd_read:sd_read_inst|aa[4]                                                                                                                                                              ;
; sd_write:sd_write_inst|aa[3]                                                                                                                                                            ; Merged with sd_read:sd_read_inst|aa[3]                                                                                                                                                              ;
; sd_write:sd_write_inst|aa[2]                                                                                                                                                            ; Merged with sd_read:sd_read_inst|aa[2]                                                                                                                                                              ;
; sd_write:sd_write_inst|aa[1]                                                                                                                                                            ; Merged with sd_read:sd_read_inst|aa[1]                                                                                                                                                              ;
; sd_write:sd_write_inst|aa[0]                                                                                                                                                            ; Merged with sd_read:sd_read_inst|aa[0]                                                                                                                                                              ;
; sd_write:sd_write_inst|en                                                                                                                                                               ; Merged with sd_read:sd_read_inst|en                                                                                                                                                                 ;
; sd_write:sd_write_inst|rx[7]                                                                                                                                                            ; Merged with sd_initial:sd_initial_inst|rx[7]                                                                                                                                                        ;
; sd_write:sd_write_inst|rx[6]                                                                                                                                                            ; Merged with sd_initial:sd_initial_inst|rx[6]                                                                                                                                                        ;
; sd_write:sd_write_inst|rx[5]                                                                                                                                                            ; Merged with sd_initial:sd_initial_inst|rx[5]                                                                                                                                                        ;
; sd_write:sd_write_inst|rx[4]                                                                                                                                                            ; Merged with sd_initial:sd_initial_inst|rx[4]                                                                                                                                                        ;
; sd_write:sd_write_inst|rx[3]                                                                                                                                                            ; Merged with sd_initial:sd_initial_inst|rx[3]                                                                                                                                                        ;
; sd_write:sd_write_inst|rx[2]                                                                                                                                                            ; Merged with sd_initial:sd_initial_inst|rx[2]                                                                                                                                                        ;
; sd_write:sd_write_inst|rx[1]                                                                                                                                                            ; Merged with sd_initial:sd_initial_inst|rx[1]                                                                                                                                                        ;
; sd_write:sd_write_inst|rx[0]                                                                                                                                                            ; Merged with sd_initial:sd_initial_inst|rx[0]                                                                                                                                                        ;
; sd_read:sd_read_inst|mystate[3]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; sd_write:sd_write_inst|mystate[3]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; sd_state~7                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                         ;
; sd_state~8                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                         ;
; sd_state~9                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                         ;
; sd_state~10                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                         ;
; sd_read:sd_read_inst|read_step~5                                                                                                                                                        ; Lost fanout                                                                                                                                                                                         ;
; sd_read:sd_read_inst|aa[3..5]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 98                                                                                                                                                  ;                                                                                                                                                                                                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[11] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[11] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[12] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[12] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[11]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[12]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[12]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                              ;
; Total Number of Removed Registers = 30                                                                                                                                                  ;                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1276  ;
; Number of registers using Synchronous Clear  ; 441   ;
; Number of registers using Synchronous Load   ; 187   ;
; Number of registers using Asynchronous Clear ; 321   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 808   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sd_initial:sd_initial_inst|reset                                                                                                                                                                                                                                                                                                ; 15      ;
; sd_write:sd_write_inst|CMD24[0]                                                                                                                                                                                                                                                                                                 ; 3       ;
; sd_write:sd_write_inst|CMD24[1]                                                                                                                                                                                                                                                                                                 ; 2       ;
; sd_write:sd_write_inst|CMD24[2]                                                                                                                                                                                                                                                                                                 ; 2       ;
; sd_write:sd_write_inst|CMD24[3]                                                                                                                                                                                                                                                                                                 ; 2       ;
; sd_write:sd_write_inst|CMD24[4]                                                                                                                                                                                                                                                                                                 ; 2       ;
; sd_write:sd_write_inst|CMD24[5]                                                                                                                                                                                                                                                                                                 ; 2       ;
; sd_write:sd_write_inst|CMD24[6]                                                                                                                                                                                                                                                                                                 ; 2       ;
; sd_write:sd_write_inst|CMD24[7]                                                                                                                                                                                                                                                                                                 ; 2       ;
; sd_write:sd_write_inst|CMD24[43]                                                                                                                                                                                                                                                                                                ; 2       ;
; sd_write:sd_write_inst|CMD24[44]                                                                                                                                                                                                                                                                                                ; 2       ;
; sd_write:sd_write_inst|CMD24[46]                                                                                                                                                                                                                                                                                                ; 2       ;
; sd_initial:sd_initial_inst|CMD0[0]                                                                                                                                                                                                                                                                                              ; 3       ;
; sd_initial:sd_initial_inst|CMD0[2]                                                                                                                                                                                                                                                                                              ; 2       ;
; sd_initial:sd_initial_inst|CMD0[4]                                                                                                                                                                                                                                                                                              ; 2       ;
; sd_initial:sd_initial_inst|CMD0[7]                                                                                                                                                                                                                                                                                              ; 2       ;
; sd_initial:sd_initial_inst|CMD0[46]                                                                                                                                                                                                                                                                                             ; 2       ;
; sd_initial:sd_initial_inst|CMD8[0]                                                                                                                                                                                                                                                                                              ; 3       ;
; sd_initial:sd_initial_inst|CMD8[1]                                                                                                                                                                                                                                                                                              ; 2       ;
; sd_initial:sd_initial_inst|CMD8[2]                                                                                                                                                                                                                                                                                              ; 2       ;
; sd_initial:sd_initial_inst|CMD8[7]                                                                                                                                                                                                                                                                                              ; 2       ;
; sd_initial:sd_initial_inst|CMD8[9]                                                                                                                                                                                                                                                                                              ; 2       ;
; sd_initial:sd_initial_inst|CMD8[11]                                                                                                                                                                                                                                                                                             ; 2       ;
; sd_initial:sd_initial_inst|CMD8[13]                                                                                                                                                                                                                                                                                             ; 2       ;
; sd_initial:sd_initial_inst|CMD8[15]                                                                                                                                                                                                                                                                                             ; 2       ;
; sd_initial:sd_initial_inst|CMD8[16]                                                                                                                                                                                                                                                                                             ; 2       ;
; sd_initial:sd_initial_inst|CMD8[43]                                                                                                                                                                                                                                                                                             ; 2       ;
; sd_initial:sd_initial_inst|CMD8[46]                                                                                                                                                                                                                                                                                             ; 2       ;
; sd_initial:sd_initial_inst|CMD55[45]                                                                                                                                                                                                                                                                                            ; 2       ;
; sd_initial:sd_initial_inst|CMD55[46]                                                                                                                                                                                                                                                                                            ; 2       ;
; sd_initial:sd_initial_inst|CMD55[0]                                                                                                                                                                                                                                                                                             ; 3       ;
; sd_initial:sd_initial_inst|CMD55[1]                                                                                                                                                                                                                                                                                             ; 2       ;
; sd_initial:sd_initial_inst|CMD55[2]                                                                                                                                                                                                                                                                                             ; 2       ;
; sd_initial:sd_initial_inst|CMD55[3]                                                                                                                                                                                                                                                                                             ; 2       ;
; sd_initial:sd_initial_inst|CMD55[4]                                                                                                                                                                                                                                                                                             ; 2       ;
; sd_initial:sd_initial_inst|CMD55[5]                                                                                                                                                                                                                                                                                             ; 2       ;
; sd_initial:sd_initial_inst|CMD55[6]                                                                                                                                                                                                                                                                                             ; 2       ;
; sd_initial:sd_initial_inst|CMD55[7]                                                                                                                                                                                                                                                                                             ; 2       ;
; sd_initial:sd_initial_inst|CMD55[40]                                                                                                                                                                                                                                                                                            ; 2       ;
; sd_initial:sd_initial_inst|CMD55[41]                                                                                                                                                                                                                                                                                            ; 2       ;
; sd_initial:sd_initial_inst|CMD55[42]                                                                                                                                                                                                                                                                                            ; 2       ;
; sd_initial:sd_initial_inst|CMD55[44]                                                                                                                                                                                                                                                                                            ; 2       ;
; sd_initial:sd_initial_inst|ACMD41[46]                                                                                                                                                                                                                                                                                           ; 2       ;
; sd_initial:sd_initial_inst|ACMD41[0]                                                                                                                                                                                                                                                                                            ; 3       ;
; sd_initial:sd_initial_inst|ACMD41[1]                                                                                                                                                                                                                                                                                            ; 2       ;
; sd_initial:sd_initial_inst|ACMD41[2]                                                                                                                                                                                                                                                                                            ; 2       ;
; sd_initial:sd_initial_inst|ACMD41[3]                                                                                                                                                                                                                                                                                            ; 2       ;
; sd_initial:sd_initial_inst|ACMD41[4]                                                                                                                                                                                                                                                                                            ; 2       ;
; sd_initial:sd_initial_inst|ACMD41[5]                                                                                                                                                                                                                                                                                            ; 2       ;
; sd_initial:sd_initial_inst|ACMD41[6]                                                                                                                                                                                                                                                                                            ; 2       ;
; sd_initial:sd_initial_inst|ACMD41[7]                                                                                                                                                                                                                                                                                            ; 2       ;
; sd_initial:sd_initial_inst|ACMD41[38]                                                                                                                                                                                                                                                                                           ; 2       ;
; sd_initial:sd_initial_inst|ACMD41[40]                                                                                                                                                                                                                                                                                           ; 2       ;
; sd_initial:sd_initial_inst|ACMD41[43]                                                                                                                                                                                                                                                                                           ; 2       ;
; sd_initial:sd_initial_inst|ACMD41[45]                                                                                                                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 72                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |sd_test|sd_read:sd_read_inst|read_cnt[1]                                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sd_test|sd_read:sd_read_inst|mydata_o[5]                                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |sd_test|sd_read:sd_read_inst|mydata[1]                                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |sd_test|sd_read:sd_read_inst|cntb[2]                                                                                                                                                                                                                                                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sd_test|sd_read:sd_read_inst|aa[5]                                                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sd_test|sd_initial:sd_initial_inst|aa[4]                                                                                                                                                                                                                                                                                                                         ;
; 17:1               ; 43 bits   ; 473 LEs       ; 0 LEs                ; 473 LEs                ; Yes        ; |sd_test|sd_initial:sd_initial_inst|CMD0[25]                                                                                                                                                                                                                                                                                                                      ;
; 18:1               ; 34 bits   ; 408 LEs       ; 0 LEs                ; 408 LEs                ; Yes        ; |sd_test|sd_initial:sd_initial_inst|CMD55[13]                                                                                                                                                                                                                                                                                                                     ;
; 18:1               ; 35 bits   ; 420 LEs       ; 0 LEs                ; 420 LEs                ; Yes        ; |sd_test|sd_initial:sd_initial_inst|ACMD41[47]                                                                                                                                                                                                                                                                                                                    ;
; 18:1               ; 37 bits   ; 444 LEs       ; 0 LEs                ; 444 LEs                ; Yes        ; |sd_test|sd_initial:sd_initial_inst|CMD8[47]                                                                                                                                                                                                                                                                                                                      ;
; 16:1               ; 3 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; Yes        ; |sd_test|sd_write:sd_write_inst|cnta[2]                                                                                                                                                                                                                                                                                                                           ;
; 19:1               ; 37 bits   ; 444 LEs       ; 0 LEs                ; 444 LEs                ; Yes        ; |sd_test|sd_read:sd_read_inst|CMD17[36]                                                                                                                                                                                                                                                                                                                           ;
; 19:1               ; 10 bits   ; 120 LEs       ; 10 LEs               ; 110 LEs                ; Yes        ; |sd_test|sd_read:sd_read_inst|CMD17[44]                                                                                                                                                                                                                                                                                                                           ;
; 19:1               ; 22 bits   ; 264 LEs       ; 0 LEs                ; 264 LEs                ; Yes        ; |sd_test|sd_read:sd_read_inst|cnt[15]                                                                                                                                                                                                                                                                                                                             ;
; 19:1               ; 37 bits   ; 444 LEs       ; 0 LEs                ; 444 LEs                ; Yes        ; |sd_test|sd_write:sd_write_inst|CMD24[31]                                                                                                                                                                                                                                                                                                                         ;
; 19:1               ; 10 bits   ; 120 LEs       ; 0 LEs                ; 120 LEs                ; Yes        ; |sd_test|sd_initial:sd_initial_inst|cnt[6]                                                                                                                                                                                                                                                                                                                        ;
; 20:1               ; 3 bits    ; 39 LEs        ; 18 LEs               ; 21 LEs                 ; Yes        ; |sd_test|sd_read:sd_read_inst|mystate[2]                                                                                                                                                                                                                                                                                                                          ;
; 22:1               ; 22 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |sd_test|sd_write:sd_write_inst|cnt[1]                                                                                                                                                                                                                                                                                                                            ;
; 17:1               ; 4 bits    ; 44 LEs        ; 4 LEs                ; 40 LEs                 ; Yes        ; |sd_test|sd_initial:sd_initial_inst|CMD0[7]                                                                                                                                                                                                                                                                                                                       ;
; 18:1               ; 13 bits   ; 156 LEs       ; 13 LEs               ; 143 LEs                ; Yes        ; |sd_test|sd_initial:sd_initial_inst|CMD55[46]                                                                                                                                                                                                                                                                                                                     ;
; 18:1               ; 12 bits   ; 144 LEs       ; 24 LEs               ; 120 LEs                ; Yes        ; |sd_test|sd_initial:sd_initial_inst|ACMD41[5]                                                                                                                                                                                                                                                                                                                     ;
; 18:1               ; 10 bits   ; 120 LEs       ; 10 LEs               ; 110 LEs                ; Yes        ; |sd_test|sd_initial:sd_initial_inst|CMD8[43]                                                                                                                                                                                                                                                                                                                      ;
; 19:1               ; 10 bits   ; 120 LEs       ; 20 LEs               ; 100 LEs                ; Yes        ; |sd_test|sd_write:sd_write_inst|CMD24[3]                                                                                                                                                                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sd_test|sd_read:sd_read_inst|read_step                                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sd_test|Selector5                                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                             ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |sd_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |sd_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sd_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sd_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sd_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sd_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |sd_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |sd_test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Source assignments for Top-level Entity: |sd_test    ;
+------------------------------+-------+------+--------+
; Assignment                   ; Value ; From ; To     ;
+------------------------------+-------+------+--------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; init_o ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; init_o ;
+------------------------------+-------+------+--------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |sd_test ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; STATUS_INITIAL ; 0000  ; Unsigned Binary                                ;
; STATUS_WRITE   ; 0001  ; Unsigned Binary                                ;
; STATUS_READ    ; 0010  ; Unsigned Binary                                ;
; STATUS_IDLE    ; 0011  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sd_initial:sd_initial_inst ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; idle           ; 0000  ; Unsigned Binary                                ;
; send_cmd0      ; 0001  ; Unsigned Binary                                ;
; wait_01        ; 0010  ; Unsigned Binary                                ;
; waitb          ; 0011  ; Unsigned Binary                                ;
; send_cmd8      ; 0100  ; Unsigned Binary                                ;
; waita          ; 0101  ; Unsigned Binary                                ;
; send_cmd55     ; 0110  ; Unsigned Binary                                ;
; send_acmd41    ; 0111  ; Unsigned Binary                                ;
; init_done      ; 1000  ; Unsigned Binary                                ;
; init_fail      ; 1001  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sd_write:sd_write_inst ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; idle           ; 0000  ; Unsigned Binary                            ;
; write_cmd      ; 0001  ; Unsigned Binary                            ;
; wait_8clk      ; 0010  ; Unsigned Binary                            ;
; start_taken    ; 0011  ; Unsigned Binary                            ;
; writea         ; 0100  ; Unsigned Binary                            ;
; write_crc      ; 0101  ; Unsigned Binary                            ;
; write_wait     ; 0110  ; Unsigned Binary                            ;
; write_done     ; 0111  ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sd_read:sd_read_inst ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; idle           ; 0000  ; Unsigned Binary                          ;
; read           ; 0001  ; Unsigned Binary                          ;
; read_wait      ; 0010  ; Unsigned Binary                          ;
; read_data      ; 0011  ; Unsigned Binary                          ;
; read_done      ; 0100  ; Unsigned Binary                          ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 2                     ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone V             ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                 ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                        ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                ; String         ;
; sld_node_info                                   ; 805334528                                                                                                    ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                              ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                            ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                            ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                            ; Signed Integer ;
; sld_data_bits                                   ; 27                                                                                                           ; Untyped        ;
; sld_trigger_bits                                ; 27                                                                                                           ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                           ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                        ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                        ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                            ; Untyped        ;
; sld_sample_depth                                ; 8192                                                                                                         ; Untyped        ;
; sld_segment_size                                ; 8192                                                                                                         ; Untyped        ;
; sld_ram_block_type                              ; M10K                                                                                                         ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                           ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                            ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                            ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                            ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                            ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                            ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                            ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                            ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                            ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                     ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                            ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                            ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                         ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                         ; String         ;
; sld_inversion_mask_length                       ; 108                                                                                                          ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                            ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                    ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                            ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                            ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                          ; Untyped        ;
; sld_storage_qualifier_bits                      ; 27                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                            ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                        ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                            ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                            ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                            ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; pll:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "pll:pll_inst"            ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sd_read:sd_read_inst"                                                                    ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; mydata_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; myvalid_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_come ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mystate   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sd_write:sd_write_inst"                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; mystate  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sd_initial:sd_initial_inst"                                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; rx    ; Output ; Info     ; Explicitly unconnected                                                              ;
; state ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 27                  ; 27               ; 8192         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 475                         ;
;     CLR               ; 7                           ;
;     ENA               ; 64                          ;
;     ENA CLR           ; 10                          ;
;     ENA SCLR          ; 298                         ;
;     ENA SLD           ; 10                          ;
;     SCLR              ; 12                          ;
;     SCLR SLD          ; 2                           ;
;     SLD               ; 3                           ;
;     plain             ; 69                          ;
; arriav_lcell_comb     ; 376                         ;
;     arith             ; 73                          ;
;         1 data inputs ; 72                          ;
;         2 data inputs ; 1                           ;
;     extend            ; 7                           ;
;         7 data inputs ; 7                           ;
;     normal            ; 296                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 28                          ;
;         2 data inputs ; 74                          ;
;         3 data inputs ; 24                          ;
;         4 data inputs ; 37                          ;
;         5 data inputs ; 40                          ;
;         6 data inputs ; 92                          ;
; boundary_port         ; 29                          ;
; generic_pll           ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 3.13                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; arriav_ff             ; 711                                                    ;
;     CLR               ; 6                                                      ;
;     CLR SLD           ; 79                                                     ;
;     ENA               ; 83                                                     ;
;     ENA CLR           ; 128                                                    ;
;     ENA CLR SCLR      ; 53                                                     ;
;     ENA SCLR          ; 26                                                     ;
;     ENA SCLR SLD      ; 33                                                     ;
;     ENA SLD           ; 40                                                     ;
;     SCLR SLD          ; 10                                                     ;
;     plain             ; 253                                                    ;
; arriav_lcell_comb     ; 279                                                    ;
;     arith             ; 99                                                     ;
;         0 data inputs ; 4                                                      ;
;         1 data inputs ; 94                                                     ;
;         2 data inputs ; 1                                                      ;
;     normal            ; 180                                                    ;
;         0 data inputs ; 2                                                      ;
;         1 data inputs ; 14                                                     ;
;         2 data inputs ; 8                                                      ;
;         3 data inputs ; 10                                                     ;
;         4 data inputs ; 22                                                     ;
;         5 data inputs ; 70                                                     ;
;         6 data inputs ; 54                                                     ;
; boundary_port         ; 218                                                    ;
; stratixv_ram_block    ; 27                                                     ;
;                       ;                                                        ;
; Max LUT depth         ; 4.10                                                   ;
; Average LUT depth     ; 1.34                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 90                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 23                                       ;
;     ENA CLR SLD       ; 10                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 15                                       ;
; arriav_lcell_comb     ; 92                                       ;
;     extend            ; 1                                        ;
;         7 data inputs ; 1                                        ;
;     normal            ; 91                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 18                                       ;
;         3 data inputs ; 14                                       ;
;         4 data inputs ; 18                                       ;
;         5 data inputs ; 23                                       ;
;         6 data inputs ; 11                                       ;
; boundary_port         ; 106                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.39                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:01     ;
; Top                            ; 00:00:01     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                           ;
+-------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------+---------+
; Name                                ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                       ; Details ;
+-------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------+---------+
; SD_clk                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_generic_pll1_outclk ; N/A     ;
; SD_clk                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_generic_pll1_outclk ; N/A     ;
; SD_cs                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Selector5~0                                                                             ; N/A     ;
; SD_cs                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Selector5~0                                                                             ; N/A     ;
; SD_datain                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Selector6~0                                                                             ; N/A     ;
; SD_datain                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Selector6~0                                                                             ; N/A     ;
; SD_dataout                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_dataout                                                                              ; N/A     ;
; SD_dataout                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SD_dataout                                                                              ; N/A     ;
; clk                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                                                                     ; N/A     ;
; init_o                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_initial:sd_initial_inst|init_o                                                       ; N/A     ;
; init_o                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_initial:sd_initial_inst|init_o                                                       ; N/A     ;
; read_req                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; read_req                                                                                ; N/A     ;
; read_req                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; read_req                                                                                ; N/A     ;
; sd_initial:sd_initial_inst|state[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_initial:sd_initial_inst|state[0]                                                     ; N/A     ;
; sd_initial:sd_initial_inst|state[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_initial:sd_initial_inst|state[0]                                                     ; N/A     ;
; sd_initial:sd_initial_inst|state[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_initial:sd_initial_inst|state[1]                                                     ; N/A     ;
; sd_initial:sd_initial_inst|state[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_initial:sd_initial_inst|state[1]                                                     ; N/A     ;
; sd_initial:sd_initial_inst|state[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_initial:sd_initial_inst|state[2]                                                     ; N/A     ;
; sd_initial:sd_initial_inst|state[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_initial:sd_initial_inst|state[2]                                                     ; N/A     ;
; sd_initial:sd_initial_inst|state[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_initial:sd_initial_inst|state[3]                                                     ; N/A     ;
; sd_initial:sd_initial_inst|state[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_initial:sd_initial_inst|state[3]                                                     ; N/A     ;
; sd_read:sd_read_inst|data_come      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_read:sd_read_inst|data_come                                                          ; N/A     ;
; sd_read:sd_read_inst|data_come      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_read:sd_read_inst|data_come                                                          ; N/A     ;
; sd_read:sd_read_inst|mydata_o[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_read:sd_read_inst|mydata_o[0]                                                        ; N/A     ;
; sd_read:sd_read_inst|mydata_o[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_read:sd_read_inst|mydata_o[0]                                                        ; N/A     ;
; sd_read:sd_read_inst|mydata_o[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_read:sd_read_inst|mydata_o[1]                                                        ; N/A     ;
; sd_read:sd_read_inst|mydata_o[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_read:sd_read_inst|mydata_o[1]                                                        ; N/A     ;
; sd_read:sd_read_inst|mydata_o[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_read:sd_read_inst|mydata_o[2]                                                        ; N/A     ;
; sd_read:sd_read_inst|mydata_o[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_read:sd_read_inst|mydata_o[2]                                                        ; N/A     ;
; sd_read:sd_read_inst|mydata_o[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_read:sd_read_inst|mydata_o[3]                                                        ; N/A     ;
; sd_read:sd_read_inst|mydata_o[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_read:sd_read_inst|mydata_o[3]                                                        ; N/A     ;
; sd_read:sd_read_inst|mydata_o[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_read:sd_read_inst|mydata_o[4]                                                        ; N/A     ;
; sd_read:sd_read_inst|mydata_o[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_read:sd_read_inst|mydata_o[4]                                                        ; N/A     ;
; sd_read:sd_read_inst|mydata_o[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_read:sd_read_inst|mydata_o[5]                                                        ; N/A     ;
; sd_read:sd_read_inst|mydata_o[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_read:sd_read_inst|mydata_o[5]                                                        ; N/A     ;
; sd_read:sd_read_inst|mydata_o[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_read:sd_read_inst|mydata_o[6]                                                        ; N/A     ;
; sd_read:sd_read_inst|mydata_o[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_read:sd_read_inst|mydata_o[6]                                                        ; N/A     ;
; sd_read:sd_read_inst|mydata_o[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_read:sd_read_inst|mydata_o[7]                                                        ; N/A     ;
; sd_read:sd_read_inst|mydata_o[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_read:sd_read_inst|mydata_o[7]                                                        ; N/A     ;
; sd_read:sd_read_inst|myvalid_o      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_read:sd_read_inst|myvalid_o                                                          ; N/A     ;
; sd_read:sd_read_inst|myvalid_o      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_read:sd_read_inst|myvalid_o                                                          ; N/A     ;
; sd_read:sd_read_inst|read_o         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_read:sd_read_inst|read_o                                                             ; N/A     ;
; sd_read:sd_read_inst|read_o         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_read:sd_read_inst|read_o                                                             ; N/A     ;
; sd_read:sd_read_inst|rx_valid       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_read:sd_read_inst|rx_valid                                                           ; N/A     ;
; sd_read:sd_read_inst|rx_valid       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_read:sd_read_inst|rx_valid                                                           ; N/A     ;
; sd_state.STATUS_IDLE                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_state.STATUS_IDLE                                                                    ; N/A     ;
; sd_state.STATUS_IDLE                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_state.STATUS_IDLE                                                                    ; N/A     ;
; sd_state.STATUS_INITIAL             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_state.STATUS_INITIAL~_wirecell                                                       ; N/A     ;
; sd_state.STATUS_INITIAL             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_state.STATUS_INITIAL~_wirecell                                                       ; N/A     ;
; sd_state.STATUS_READ                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_state.STATUS_READ                                                                    ; N/A     ;
; sd_state.STATUS_READ                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_state.STATUS_READ                                                                    ; N/A     ;
; sd_state.STATUS_WRITE               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_state.STATUS_WRITE                                                                   ; N/A     ;
; sd_state.STATUS_WRITE               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sd_state.STATUS_WRITE                                                                   ; N/A     ;
; write_req                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_req                                                                               ; N/A     ;
; write_req                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_req                                                                               ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|gnd                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                     ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
; auto_signaltap_0|vcc                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                     ; N/A     ;
+-------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Wed Oct 03 17:12:11 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sd_test -c sd_test
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: E:/Altera/Cyclone_V/Software/Test10_project_sd/pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sd_write.v
    Info (12023): Found entity 1: sd_write File: E:/Altera/Cyclone_V/Software/Test10_project_sd/rtl/sd_write.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sd_test.v
    Info (12023): Found entity 1: sd_test File: E:/Altera/Cyclone_V/Software/Test10_project_sd/rtl/sd_test.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sd_read.v
    Info (12023): Found entity 1: sd_read File: E:/Altera/Cyclone_V/Software/Test10_project_sd/rtl/sd_read.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sd_initial.v
    Info (12023): Found entity 1: sd_initial File: E:/Altera/Cyclone_V/Software/Test10_project_sd/rtl/sd_initial.v Line: 5
Warning (10236): Verilog HDL Implicit Net warning at sd_test.v(133): created implicit net for "data_come" File: E:/Altera/Cyclone_V/Software/Test10_project_sd/rtl/sd_test.v Line: 133
Info (12127): Elaborating entity "sd_test" for the top level hierarchy
Info (10264): Verilog HDL Case Statement information at sd_test.v(143): all case item expressions in this case statement are onehot File: E:/Altera/Cyclone_V/Software/Test10_project_sd/rtl/sd_test.v Line: 143
Info (12128): Elaborating entity "sd_initial" for hierarchy "sd_initial:sd_initial_inst" File: E:/Altera/Cyclone_V/Software/Test10_project_sd/rtl/sd_test.v Line: 99
Info (12128): Elaborating entity "sd_write" for hierarchy "sd_write:sd_write_inst" File: E:/Altera/Cyclone_V/Software/Test10_project_sd/rtl/sd_test.v Line: 117
Warning (10036): Verilog HDL or VHDL warning at sd_write.v(39): object "CMDY" assigned a value but never read File: E:/Altera/Cyclone_V/Software/Test10_project_sd/rtl/sd_write.v Line: 39
Warning (10027): Verilog HDL or VHDL warning at the sd_write.v(144): index expression is not wide enough to address all of the elements in the array File: E:/Altera/Cyclone_V/Software/Test10_project_sd/rtl/sd_write.v Line: 144
Warning (10027): Verilog HDL or VHDL warning at the sd_write.v(156): index expression is not wide enough to address all of the elements in the array File: E:/Altera/Cyclone_V/Software/Test10_project_sd/rtl/sd_write.v Line: 156
Warning (10027): Verilog HDL or VHDL warning at the sd_write.v(160): index expression is not wide enough to address all of the elements in the array File: E:/Altera/Cyclone_V/Software/Test10_project_sd/rtl/sd_write.v Line: 160
Info (12128): Elaborating entity "sd_read" for hierarchy "sd_read:sd_read_inst" File: E:/Altera/Cyclone_V/Software/Test10_project_sd/rtl/sd_test.v Line: 138
Warning (10036): Verilog HDL or VHDL warning at sd_read.v(31): object "myen" assigned a value but never read File: E:/Altera/Cyclone_V/Software/Test10_project_sd/rtl/sd_read.v Line: 31
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst" File: E:/Altera/Cyclone_V/Software/Test10_project_sd/rtl/sd_test.v Line: 158
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component" File: E:/Altera/Cyclone_V/Software/Test10_project_sd/pll.v Line: 104
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component" File: E:/Altera/Cyclone_V/Software/Test10_project_sd/pll.v Line: 104
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter: File: E:/Altera/Cyclone_V/Software/Test10_project_sd/pll.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: E:/Altera/Cyclone_V/Software/Test10_project_sd/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated" File: c:/altera/15.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s384.tdf
    Info (12023): Found entity 1: altsyncram_s384 File: E:/Altera/Cyclone_V/Software/Test10_project_sd/db/altsyncram_s384.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hlc.tdf
    Info (12023): Found entity 1: mux_hlc File: E:/Altera/Cyclone_V/Software/Test10_project_sd/db/mux_hlc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: E:/Altera/Cyclone_V/Software/Test10_project_sd/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf
    Info (12023): Found entity 1: cntr_49i File: E:/Altera/Cyclone_V/Software/Test10_project_sd/db/cntr_49i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: E:/Altera/Cyclone_V/Software/Test10_project_sd/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_a2j.tdf
    Info (12023): Found entity 1: cntr_a2j File: E:/Altera/Cyclone_V/Software/Test10_project_sd/db/cntr_a2j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: E:/Altera/Cyclone_V/Software/Test10_project_sd/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: E:/Altera/Cyclone_V/Software/Test10_project_sd/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2018.10.03.17:12:34 Progress: Loading slda4788a4d/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda4788a4d/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: E:/Altera/Cyclone_V/Software/Test10_project_sd/db/ip/slda4788a4d/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda4788a4d/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: E:/Altera/Cyclone_V/Software/Test10_project_sd/db/ip/slda4788a4d/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda4788a4d/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: E:/Altera/Cyclone_V/Software/Test10_project_sd/db/ip/slda4788a4d/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda4788a4d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: E:/Altera/Cyclone_V/Software/Test10_project_sd/db/ip/slda4788a4d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slda4788a4d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: E:/Altera/Cyclone_V/Software/Test10_project_sd/db/ip/slda4788a4d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 92
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: E:/Altera/Cyclone_V/Software/Test10_project_sd/db/ip/slda4788a4d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda4788a4d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: E:/Altera/Cyclone_V/Software/Test10_project_sd/db/ip/slda4788a4d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "init_o" File: E:/Altera/Cyclone_V/Software/Test10_project_sd/rtl/sd_test.v Line: 36
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 87 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 16 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1648 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 4 output pins
    Info (21061): Implemented 1609 logic cells
    Info (21064): Implemented 27 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 5112 megabytes
    Info: Processing ended: Wed Oct 03 17:12:46 2018
    Info: Elapsed time: 00:00:35
    Info: Total CPU time (on all processors): 00:00:59


