# RISC-V-Architecture
Designed and implemented a custom Assembler and Simulator, supported by an automated testing framework to validate instruction translation and execution correctness across simple and complex test cases.
