Classic Timing Analyzer report for Random
Tue Aug 29 00:19:27 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                              ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                             ; To                                                                               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.011 ns                         ; enable                                                                           ; regout:inst1|lpm_ff:lpm_ff_component|dffs[0]                                     ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.634 ns                         ; regout:inst1|lpm_ff:lpm_ff_component|dffs[7]                                     ; RANDOM[7]                                                                        ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.228 ns                         ; enable                                                                           ; regout:inst1|lpm_ff:lpm_ff_component|dffs[5]                                     ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 386.10 MHz ( period = 2.590 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[1] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[4] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                  ;                                                                                  ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                             ; To                                                                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 386.10 MHz ( period = 2.590 ns )               ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[1] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[7] ; clk        ; clk      ; None                        ; None                      ; 2.376 ns                ;
; N/A   ; 386.10 MHz ( period = 2.590 ns )               ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[1] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[6] ; clk        ; clk      ; None                        ; None                      ; 2.376 ns                ;
; N/A   ; 386.10 MHz ( period = 2.590 ns )               ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[1] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 2.376 ns                ;
; N/A   ; 386.10 MHz ( period = 2.590 ns )               ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[1] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 2.376 ns                ;
; N/A   ; 386.10 MHz ( period = 2.590 ns )               ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[1] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 2.376 ns                ;
; N/A   ; 386.10 MHz ( period = 2.590 ns )               ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[1] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 2.376 ns                ;
; N/A   ; 386.10 MHz ( period = 2.590 ns )               ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[1] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[5] ; clk        ; clk      ; None                        ; None                      ; 2.376 ns                ;
; N/A   ; 386.10 MHz ( period = 2.590 ns )               ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[1] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[4] ; clk        ; clk      ; None                        ; None                      ; 2.376 ns                ;
; N/A   ; 412.37 MHz ( period = 2.425 ns )               ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[7] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[7] ; clk        ; clk      ; None                        ; None                      ; 2.211 ns                ;
; N/A   ; 412.37 MHz ( period = 2.425 ns )               ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[7] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[6] ; clk        ; clk      ; None                        ; None                      ; 2.211 ns                ;
; N/A   ; 412.37 MHz ( period = 2.425 ns )               ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[7] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 2.211 ns                ;
; N/A   ; 412.37 MHz ( period = 2.425 ns )               ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[7] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 2.211 ns                ;
; N/A   ; 412.37 MHz ( period = 2.425 ns )               ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[7] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 2.211 ns                ;
; N/A   ; 412.37 MHz ( period = 2.425 ns )               ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[7] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 2.211 ns                ;
; N/A   ; 412.37 MHz ( period = 2.425 ns )               ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[7] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[5] ; clk        ; clk      ; None                        ; None                      ; 2.211 ns                ;
; N/A   ; 412.37 MHz ( period = 2.425 ns )               ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[7] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[4] ; clk        ; clk      ; None                        ; None                      ; 2.211 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[3] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[7] ; clk        ; clk      ; None                        ; None                      ; 2.151 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[3] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[6] ; clk        ; clk      ; None                        ; None                      ; 2.151 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[3] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 2.151 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[3] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 2.151 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[3] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 2.151 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[3] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 2.151 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[3] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[5] ; clk        ; clk      ; None                        ; None                      ; 2.151 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[3] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[4] ; clk        ; clk      ; None                        ; None                      ; 2.151 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[2] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[7] ; clk        ; clk      ; None                        ; None                      ; 2.080 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[2] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[6] ; clk        ; clk      ; None                        ; None                      ; 2.080 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[2] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 2.080 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[2] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 2.080 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[2] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 2.080 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[2] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 2.080 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[2] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[5] ; clk        ; clk      ; None                        ; None                      ; 2.080 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[2] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[4] ; clk        ; clk      ; None                        ; None                      ; 2.080 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[5] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[7] ; clk        ; clk      ; None                        ; None                      ; 2.019 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[5] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[6] ; clk        ; clk      ; None                        ; None                      ; 2.019 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[5] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 2.019 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[5] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 2.019 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[5] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 2.019 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[5] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 2.019 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[5] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[5] ; clk        ; clk      ; None                        ; None                      ; 2.019 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[5] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[4] ; clk        ; clk      ; None                        ; None                      ; 2.019 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[0] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[7] ; clk        ; clk      ; None                        ; None                      ; 1.981 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[0] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[6] ; clk        ; clk      ; None                        ; None                      ; 1.981 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[0] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 1.981 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[0] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 1.981 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[0] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 1.981 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[0] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 1.981 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[0] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[5] ; clk        ; clk      ; None                        ; None                      ; 1.981 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[0] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[4] ; clk        ; clk      ; None                        ; None                      ; 1.981 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[4] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[7] ; clk        ; clk      ; None                        ; None                      ; 1.844 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[4] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[6] ; clk        ; clk      ; None                        ; None                      ; 1.844 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[4] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 1.844 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[4] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 1.844 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[4] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 1.844 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[4] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 1.844 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[4] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[5] ; clk        ; clk      ; None                        ; None                      ; 1.844 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[4] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[4] ; clk        ; clk      ; None                        ; None                      ; 1.844 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[6] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[7] ; clk        ; clk      ; None                        ; None                      ; 1.740 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[6] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[6] ; clk        ; clk      ; None                        ; None                      ; 1.740 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[6] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 1.740 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[6] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[3] ; clk        ; clk      ; None                        ; None                      ; 1.740 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[6] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 1.740 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[6] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 1.740 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[6] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[5] ; clk        ; clk      ; None                        ; None                      ; 1.740 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[6] ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[4] ; clk        ; clk      ; None                        ; None                      ; 1.740 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[4] ; regout:inst1|lpm_ff:lpm_ff_component|dffs[4]                                     ; clk        ; clk      ; None                        ; None                      ; 0.965 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[3] ; regout:inst1|lpm_ff:lpm_ff_component|dffs[3]                                     ; clk        ; clk      ; None                        ; None                      ; 0.851 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[1] ; regout:inst1|lpm_ff:lpm_ff_component|dffs[1]                                     ; clk        ; clk      ; None                        ; None                      ; 0.841 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[7] ; regout:inst1|lpm_ff:lpm_ff_component|dffs[7]                                     ; clk        ; clk      ; None                        ; None                      ; 0.828 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[2] ; regout:inst1|lpm_ff:lpm_ff_component|dffs[2]                                     ; clk        ; clk      ; None                        ; None                      ; 0.749 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[0] ; regout:inst1|lpm_ff:lpm_ff_component|dffs[0]                                     ; clk        ; clk      ; None                        ; None                      ; 0.742 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[6] ; regout:inst1|lpm_ff:lpm_ff_component|dffs[6]                                     ; clk        ; clk      ; None                        ; None                      ; 0.735 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[5] ; regout:inst1|lpm_ff:lpm_ff_component|dffs[5]                                     ; clk        ; clk      ; None                        ; None                      ; 0.729 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------+
; tsu                                                                                                  ;
+-------+--------------+------------+--------+----------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                                           ; To Clock ;
+-------+--------------+------------+--------+----------------------------------------------+----------+
; N/A   ; None         ; 0.011 ns   ; enable ; regout:inst1|lpm_ff:lpm_ff_component|dffs[4] ; clk      ;
; N/A   ; None         ; 0.011 ns   ; enable ; regout:inst1|lpm_ff:lpm_ff_component|dffs[3] ; clk      ;
; N/A   ; None         ; 0.011 ns   ; enable ; regout:inst1|lpm_ff:lpm_ff_component|dffs[2] ; clk      ;
; N/A   ; None         ; 0.011 ns   ; enable ; regout:inst1|lpm_ff:lpm_ff_component|dffs[1] ; clk      ;
; N/A   ; None         ; 0.011 ns   ; enable ; regout:inst1|lpm_ff:lpm_ff_component|dffs[0] ; clk      ;
; N/A   ; None         ; 0.002 ns   ; enable ; regout:inst1|lpm_ff:lpm_ff_component|dffs[7] ; clk      ;
; N/A   ; None         ; 0.002 ns   ; enable ; regout:inst1|lpm_ff:lpm_ff_component|dffs[6] ; clk      ;
; N/A   ; None         ; 0.002 ns   ; enable ; regout:inst1|lpm_ff:lpm_ff_component|dffs[5] ; clk      ;
+-------+--------------+------------+--------+----------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                           ;
+-------+--------------+------------+----------------------------------------------------------------------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                             ; To        ; From Clock ;
+-------+--------------+------------+----------------------------------------------------------------------------------+-----------+------------+
; N/A   ; None         ; 9.634 ns   ; regout:inst1|lpm_ff:lpm_ff_component|dffs[7]                                     ; RANDOM[7] ; clk        ;
; N/A   ; None         ; 9.181 ns   ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[4] ; COUNT[4]  ; clk        ;
; N/A   ; None         ; 9.122 ns   ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[6] ; COUNT[6]  ; clk        ;
; N/A   ; None         ; 9.023 ns   ; regout:inst1|lpm_ff:lpm_ff_component|dffs[4]                                     ; RANDOM[4] ; clk        ;
; N/A   ; None         ; 8.934 ns   ; regout:inst1|lpm_ff:lpm_ff_component|dffs[3]                                     ; RANDOM[3] ; clk        ;
; N/A   ; None         ; 8.898 ns   ; regout:inst1|lpm_ff:lpm_ff_component|dffs[5]                                     ; RANDOM[5] ; clk        ;
; N/A   ; None         ; 7.277 ns   ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[5] ; COUNT[5]  ; clk        ;
; N/A   ; None         ; 6.588 ns   ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[1] ; COUNT[1]  ; clk        ;
; N/A   ; None         ; 6.583 ns   ; regout:inst1|lpm_ff:lpm_ff_component|dffs[0]                                     ; RANDOM[0] ; clk        ;
; N/A   ; None         ; 6.583 ns   ; regout:inst1|lpm_ff:lpm_ff_component|dffs[1]                                     ; RANDOM[1] ; clk        ;
; N/A   ; None         ; 6.371 ns   ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[3] ; COUNT[3]  ; clk        ;
; N/A   ; None         ; 6.366 ns   ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[7] ; COUNT[7]  ; clk        ;
; N/A   ; None         ; 6.357 ns   ; regout:inst1|lpm_ff:lpm_ff_component|dffs[2]                                     ; RANDOM[2] ; clk        ;
; N/A   ; None         ; 6.355 ns   ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[2] ; COUNT[2]  ; clk        ;
; N/A   ; None         ; 6.345 ns   ; regout:inst1|lpm_ff:lpm_ff_component|dffs[6]                                     ; RANDOM[6] ; clk        ;
; N/A   ; None         ; 6.343 ns   ; count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[0] ; COUNT[0]  ; clk        ;
+-------+--------------+------------+----------------------------------------------------------------------------------+-----------+------------+


+------------------------------------------------------------------------------------------------------------+
; th                                                                                                         ;
+---------------+-------------+-----------+--------+----------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                                           ; To Clock ;
+---------------+-------------+-----------+--------+----------------------------------------------+----------+
; N/A           ; None        ; 0.228 ns  ; enable ; regout:inst1|lpm_ff:lpm_ff_component|dffs[7] ; clk      ;
; N/A           ; None        ; 0.228 ns  ; enable ; regout:inst1|lpm_ff:lpm_ff_component|dffs[6] ; clk      ;
; N/A           ; None        ; 0.228 ns  ; enable ; regout:inst1|lpm_ff:lpm_ff_component|dffs[5] ; clk      ;
; N/A           ; None        ; 0.219 ns  ; enable ; regout:inst1|lpm_ff:lpm_ff_component|dffs[4] ; clk      ;
; N/A           ; None        ; 0.219 ns  ; enable ; regout:inst1|lpm_ff:lpm_ff_component|dffs[3] ; clk      ;
; N/A           ; None        ; 0.219 ns  ; enable ; regout:inst1|lpm_ff:lpm_ff_component|dffs[2] ; clk      ;
; N/A           ; None        ; 0.219 ns  ; enable ; regout:inst1|lpm_ff:lpm_ff_component|dffs[1] ; clk      ;
; N/A           ; None        ; 0.219 ns  ; enable ; regout:inst1|lpm_ff:lpm_ff_component|dffs[0] ; clk      ;
+---------------+-------------+-----------+--------+----------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Aug 29 00:19:27 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Random -c Random --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 386.1 MHz between source register "count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[1]" and destination register "count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[7]" (period= 2.59 ns)
    Info: + Longest register to register delay is 2.376 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y35_N19; Fanout = 5; REG Node = 'count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[1]'
        Info: 2: + IC(0.524 ns) + CELL(0.438 ns) = 0.962 ns; Loc. = LCCOMB_X24_Y35_N4; Fanout = 1; COMB Node = 'detect_0:inst3|lpm_compare:lpm_compare_component|cmpr_omi:auto_generated|aneb_result_wire[0]~1'
        Info: 3: + IC(0.252 ns) + CELL(0.275 ns) = 1.489 ns; Loc. = LCCOMB_X24_Y35_N14; Fanout = 8; COMB Node = 'detect_0:inst3|lpm_compare:lpm_compare_component|cmpr_omi:auto_generated|aneb_result_wire[0]'
        Info: 4: + IC(0.228 ns) + CELL(0.659 ns) = 2.376 ns; Loc. = LCFF_X24_Y35_N31; Fanout = 4; REG Node = 'count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[7]'
        Info: Total cell delay = 1.372 ns ( 57.74 % )
        Info: Total interconnect delay = 1.004 ns ( 42.26 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.693 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.039 ns) + CELL(0.537 ns) = 2.693 ns; Loc. = LCFF_X24_Y35_N31; Fanout = 4; REG Node = 'count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[7]'
            Info: Total cell delay = 1.536 ns ( 57.04 % )
            Info: Total interconnect delay = 1.157 ns ( 42.96 % )
        Info: - Longest clock path from clock "clk" to source register is 2.693 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.039 ns) + CELL(0.537 ns) = 2.693 ns; Loc. = LCFF_X24_Y35_N19; Fanout = 5; REG Node = 'count8:inst2|lpm_counter:lpm_counter_component|cntr_sqi:auto_generated|safe_q[1]'
            Info: Total cell delay = 1.536 ns ( 57.04 % )
            Info: Total interconnect delay = 1.157 ns ( 42.96 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "regout:inst1|lpm_ff:lpm_ff_component|dffs[4]" (data pin = "enable", clock pin = "clk") is 0.011 ns
    Info: + Longest pin to register delay is 2.740 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 8; PIN Node = 'enable'
        Info: 2: + IC(1.101 ns) + CELL(0.660 ns) = 2.740 ns; Loc. = LCFF_X24_Y35_N1; Fanout = 1; REG Node = 'regout:inst1|lpm_ff:lpm_ff_component|dffs[4]'
        Info: Total cell delay = 1.639 ns ( 59.82 % )
        Info: Total interconnect delay = 1.101 ns ( 40.18 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.693 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.039 ns) + CELL(0.537 ns) = 2.693 ns; Loc. = LCFF_X24_Y35_N1; Fanout = 1; REG Node = 'regout:inst1|lpm_ff:lpm_ff_component|dffs[4]'
        Info: Total cell delay = 1.536 ns ( 57.04 % )
        Info: Total interconnect delay = 1.157 ns ( 42.96 % )
Info: tco from clock "clk" to destination pin "RANDOM[7]" through register "regout:inst1|lpm_ff:lpm_ff_component|dffs[7]" is 9.634 ns
    Info: + Longest clock path from clock "clk" to source register is 2.694 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.694 ns; Loc. = LCFF_X25_Y35_N17; Fanout = 1; REG Node = 'regout:inst1|lpm_ff:lpm_ff_component|dffs[7]'
        Info: Total cell delay = 1.536 ns ( 57.02 % )
        Info: Total interconnect delay = 1.158 ns ( 42.98 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.690 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y35_N17; Fanout = 1; REG Node = 'regout:inst1|lpm_ff:lpm_ff_component|dffs[7]'
        Info: 2: + IC(4.058 ns) + CELL(2.632 ns) = 6.690 ns; Loc. = PIN_K23; Fanout = 0; PIN Node = 'RANDOM[7]'
        Info: Total cell delay = 2.632 ns ( 39.34 % )
        Info: Total interconnect delay = 4.058 ns ( 60.66 % )
Info: th for register "regout:inst1|lpm_ff:lpm_ff_component|dffs[7]" (data pin = "enable", clock pin = "clk") is 0.228 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.694 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.694 ns; Loc. = LCFF_X25_Y35_N17; Fanout = 1; REG Node = 'regout:inst1|lpm_ff:lpm_ff_component|dffs[7]'
        Info: Total cell delay = 1.536 ns ( 57.02 % )
        Info: Total interconnect delay = 1.158 ns ( 42.98 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.732 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 8; PIN Node = 'enable'
        Info: 2: + IC(1.093 ns) + CELL(0.660 ns) = 2.732 ns; Loc. = LCFF_X25_Y35_N17; Fanout = 1; REG Node = 'regout:inst1|lpm_ff:lpm_ff_component|dffs[7]'
        Info: Total cell delay = 1.639 ns ( 59.99 % )
        Info: Total interconnect delay = 1.093 ns ( 40.01 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 192 megabytes
    Info: Processing ended: Tue Aug 29 00:19:27 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


