G27,G24,G25,G22,G21,E18,G28,F23,F22,F20,C39,F26,F25,C35,C34,F29,F28,C31,C30,K16,G7,G6,E19,G3,G2,E30,A3,G9,A2,J30,C22,C23,D26,C26,C27,TBD4,A6,K40,TBD3,TBD1,F31,F32,F34,F35,F37,F38,J9,B29,B28,B25,F7,J2,J3,J27,B5,J25,J24,J22,J21,B12,E2,B8,J6,E15,J28,D29,J7,K28,B24,B21,H29,B20,C37,B9,B4,E39,A7,B36,B37,B32,B33,J34,K22,J36,J37,E9,J31,J33,E7,E6,J39,E3,B1,H19,H10,H11,H13,H14,H16,H17,F19,F13,F10,F11,F16,F17,F14,K23,H8,H2,H1,H7,D14,H5,H28,E37,K13,D15,K11,K10,K17,D11,D12,K14,H25,K19,H26,D18,H20,H23,H22,B16,B17,K1,K7,B13,K5,K4,K8,E36,A31,A30,A35,A34,A39,A38,J18,J19,C3,C2,J15,C7,C6,J10,E24,E25,E27,E21,E22,D17,D20,D23,E28,D24,D27,K38,J16,G19,G18,E34,G16,G15,E16,G13,G12,G10,F1,A22,A23,F4,F5,A26,A27,F8,J12,E12,J13,E13,E33,K35,F40,K37,K31,D38,K32,D36,E10,D34,D35,D32,D33,D30,D31,C19,C18,H4,C11,C10,C15,C14,A15,A14,A11,A10,A19,A18,H32,D21,E31,H31,H37,H34,H35,H38,G31,G30,G33,K29,G34,G37,G36,G39,TBD2,K20,H40,K26,K25,D40,B40,K34,D8,D9,D4,D5,D1
"{'HTG_fpga_pin': 'J13', 'SKIQ-X4_name': 'LA25_P', 'SKIQ-X4_net': 'GPIOA1', 'HTG_name': 'FMC_A_LA[25]_P', 'number': 'G27', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'G14', 'SKIQ-X4_name': 'LA22_P', 'SKIQ-X4_net': 'LED_RED', 'HTG_name': 'FMC_A_LA[22]_P', 'number': 'G24', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'F14', 'SKIQ-X4_name': 'LA22_N', 'SKIQ-X4_net': 'LED_GRN', 'HTG_name': 'FMC_A_LA[22]_N', 'number': 'G25', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'B12', 'SKIQ-X4_name': 'LA20_N', 'SKIQ-X4_net': 'EXT_REF_EN', 'HTG_name': 'FMC_A_LA[20]_N', 'number': 'G22', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'C12', 'SKIQ-X4_name': 'LA20_P', 'SKIQ-X4_net': 'FMC_EXT_CLK_SEL', 'HTG_name': 'FMC_A_LA[20]_P', 'number': 'G21', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'T23', 'SKIQ-X4_name': 'HA20_P', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HA[20]_P', 'number': 'E18', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'H13', 'SKIQ-X4_name': 'LA25_N', 'SKIQ-X4_net': 'GPIOB1', 'HTG_name': 'FMC_A_LA[25]_N', 'number': 'G28', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'AW18', 'SKIQ-X4_name': 'HB02_N', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HB[2]_N', 'number': 'F23', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank B'}","{'HTG_fpga_pin': 'AV19', 'SKIQ-X4_name': 'HB02_P', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HB[2]_P', 'number': 'F22', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank B'}","{'HTG_fpga_pin': 'G22', 'SKIQ-X4_name': 'HA19_N', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HA[19]_N', 'number': 'F20', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'NC', 'SKIQ-X4_name': '3P3V', 'SKIQ-X4_net': 'VSENSE_3V3+', 'HTG_name': 'NC', 'number': 'C39', 'HTG_description': 'NC', 'SKIQ-X4_description': 'main 3.3V supply input'}","{'HTG_fpga_pin': 'AL18', 'SKIQ-X4_name': 'HB04_N', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HB[4]_N', 'number': 'F26', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank B'}","{'HTG_fpga_pin': 'AL19', 'SKIQ-X4_name': 'HB04_P', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HB[4]_P', 'number': 'F25', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank B'}","{'HTG_fpga_pin': 'NC', 'SKIQ-X4_name': '12P0V', 'SKIQ-X4_net': 'VSENSE_12V+', 'HTG_name': 'NC', 'number': 'C35', 'HTG_description': 'NC', 'SKIQ-X4_description': 'main 12V supply input'}","{'HTG_fpga_pin': 'NC', 'SKIQ-X4_name': 'GA0', 'SKIQ-X4_net': 'GA0', 'HTG_name': 'NC', 'number': 'C34', 'HTG_description': 'NC', 'SKIQ-X4_description': 'geographical address 1 for EEPROM (intentionally opposite)'}","{'HTG_fpga_pin': 'AH18', 'SKIQ-X4_name': 'HB08_N', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HB[8]_N', 'number': 'F29', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank B'}","{'HTG_fpga_pin': 'AH19', 'SKIQ-X4_name': 'HB08_P', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HB[8]_P', 'number': 'F28', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank B'}","{'HTG_fpga_pin': 'NC', 'SKIQ-X4_name': 'SDA', 'SKIQ-X4_net': 'SDA_EEPROM', 'HTG_name': 'NC', 'number': 'C31', 'HTG_description': 'NC', 'SKIQ-X4_description': 'FMC EEPROM I2C data'}","{'HTG_fpga_pin': 'NC', 'SKIQ-X4_name': 'SCL', 'SKIQ-X4_net': 'SCL_EEPROM', 'HTG_name': 'NC', 'number': 'C30', 'HTG_description': 'NC', 'SKIQ-X4_description': 'FMC EEPROM I2C clock'}","{'HTG_fpga_pin': 'H23', 'SKIQ-X4_name': 'HA17_P_CC', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HA[17]_CC_P', 'number': 'K16', 'HTG_description': 'User Defined I/O (clock capable)', 'SKIQ-X4_description': 'user defined signal on bank A (clock capable)'}","{'HTG_fpga_pin': 'J19', 'SKIQ-X4_name': 'LA00_N_CC', 'SKIQ-X4_net': 'SYNCIN0_A.D_N', 'HTG_name': 'FMC_A_LA[0]_CC_N', 'number': 'G7', 'HTG_description': 'User Defined I/O (clock capable)', 'SKIQ-X4_description': 'user defined signal on bank A (clock capable)'}","{'HTG_fpga_pin': 'J20', 'SKIQ-X4_name': 'LA00_P_CC', 'SKIQ-X4_net': 'SYNCIN0_A.D_P', 'HTG_name': 'FMC_A_LA[0]_CC_P', 'number': 'G6', 'HTG_description': 'User Defined I/O (clock capable)', 'SKIQ-X4_description': 'user defined signal on bank A (clock capable)'}","{'HTG_fpga_pin': 'R23', 'SKIQ-X4_name': 'HA20_N', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HA[20]_N', 'number': 'E19', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'NC', 'SKIQ-X4_name': 'CLK0_C2M_N', 'SKIQ-X4_net': 'CLK1_M2C_P', 'HTG_name': 'NC', 'number': 'G3', 'HTG_description': 'NC', 'SKIQ-X4_description': 'diff pair clock from host to mezzanine'}","{'HTG_fpga_pin': 'NC', 'SKIQ-X4_name': 'CLK0_C2M_P', 'SKIQ-X4_net': 'CL1_M2C_N', 'HTG_name': 'NC', 'number': 'G2', 'HTG_description': 'NC', 'SKIQ-X4_description': 'diff pair clock from host to mezzanine'}","{'HTG_fpga_pin': 'AJ19', 'SKIQ-X4_name': 'HB13_P', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HB[13]_P', 'number': 'E30', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank B'}","{'HTG_fpga_pin': 'AC3', 'SKIQ-X4_name': 'DP1_M2C_N', 'SKIQ-X4_net': 'DP1_M2C.DN', 'HTG_name': 'FMC_A_DP[1]_M2C_N', 'number': 'A3', 'HTG_description': 'Serial I/O: Mezzanine to Carrier', 'SKIQ-X4_description': 'high speed diff pair mezzanine to host'}","{'HTG_fpga_pin': 'B20', 'SKIQ-X4_name': 'LA03_P', 'SKIQ-X4_net': 'FMC_PPS', 'HTG_name': 'FMC_A_LA[3]_P', 'number': 'G9', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'AC4', 'SKIQ-X4_name': 'DP1_M2C_P', 'SKIQ-X4_net': 'DP1_M2C.DP', 'HTG_name': 'FMC_A_DP[1]_M2C_P', 'number': 'A2', 'HTG_description': 'Serial I/O: Mezzanine to Carrier', 'SKIQ-X4_description': 'high speed diff pair mezzanine to host'}","{'HTG_fpga_pin': 'AP16', 'SKIQ-X4_name': 'HB11_P', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HB[11]_P', 'number': 'J30', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank B'}","{'HTG_fpga_pin': 'J14', 'SKIQ-X4_name': 'LA18_P_CC', 'SKIQ-X4_net': 'TX1_ENABLE_B', 'HTG_name': 'FMC_A_LA[18]_CC_P', 'number': 'C22', 'HTG_description': 'User Defined I/O (clock capable)', 'SKIQ-X4_description': 'user defined signal on bank A (clock capable)'}","{'HTG_fpga_pin': 'H14', 'SKIQ-X4_name': 'LA18_N_CC', 'SKIQ-X4_net': 'RX1_ENABLE_B', 'HTG_name': 'FMC_A_LA[18]_CC_N', 'number': 'C23', 'HTG_description': 'User Defined I/O (clock capable)', 'SKIQ-X4_description': 'user defined signal on bank A (clock capable)'}","{'HTG_fpga_pin': 'F13', 'SKIQ-X4_name': 'LA26_P', 'SKIQ-X4_net': 'GPIOA2', 'HTG_name': 'FMC_A_LA[26]_P', 'number': 'D26', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'E13', 'SKIQ-X4_name': 'LA27_P', 'SKIQ-X4_net': 'GPIOA3', 'HTG_name': 'FMC_A_LA[27]_P', 'number': 'C26', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'E12', 'SKIQ-X4_name': 'LA27_N', 'SKIQ-X4_net': 'GPIOB3', 'HTG_name': 'FMC_A_LA[27]_N', 'number': 'C27', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'H17', 'SKIQ-X4_name': 'NC', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FPGA_GC_FMC_A_N', 'number': 'TBD4', 'HTG_description': '', 'SKIQ-X4_description': 'NC'}","{'HTG_fpga_pin': 'AD2', 'SKIQ-X4_name': 'DP2_M2C_P', 'SKIQ-X4_net': 'DP2_M2C.DP', 'HTG_name': 'FMC_A_DP[2]_M2C_P', 'number': 'A6', 'HTG_description': 'Serial I/O: Mezzanine to Carrier', 'SKIQ-X4_description': 'high speed diff pair mezzanine to host'}","{'HTG_fpga_pin': 'NC', 'SKIQ-X4_name': 'VIO_B_M2C', 'SKIQ-X4_net': 'VDD_INTERFACE', 'HTG_name': 'NC', 'number': 'K40', 'HTG_description': 'NC', 'SKIQ-X4_description': 'voltage generated from mezzanine to power IO band B on FPGA'}","{'HTG_fpga_pin': 'H18', 'SKIQ-X4_name': 'NC', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FPGA_GC_FMC_A_P', 'number': 'TBD3', 'HTG_description': '', 'SKIQ-X4_description': 'NC'}","{'HTG_fpga_pin': 'AE8', 'SKIQ-X4_name': 'NC', 'SKIQ-X4_net': 'NC', 'HTG_name': 'CLK_GTH_FMC_A_P', 'number': 'TBD1', 'HTG_description': '', 'SKIQ-X4_description': 'NC'}","{'HTG_fpga_pin': 'AF19', 'SKIQ-X4_name': 'HB12_P', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HB[12]_P', 'number': 'F31', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank B'}","{'HTG_fpga_pin': 'AG19', 'SKIQ-X4_name': 'HB12_N', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HB[12]_N', 'number': 'F32', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank B'}","{'HTG_fpga_pin': 'AK18', 'SKIQ-X4_name': 'HB16_P', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HB[16]_P', 'number': 'F34', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank B'}","{'HTG_fpga_pin': 'AK17', 'SKIQ-X4_name': 'HB16_N', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HB[16]_N', 'number': 'F35', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank B'}","{'HTG_fpga_pin': 'AG17', 'SKIQ-X4_name': 'HB20_P', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HB[20]_P', 'number': 'F37', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank B'}","{'HTG_fpga_pin': 'AG16', 'SKIQ-X4_name': 'HB20_N', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HB[20]_N', 'number': 'F38', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank B'}","{'HTG_fpga_pin': 'C22', 'SKIQ-X4_name': 'HA07_P', 'SKIQ-X4_net': 'GPIOA17', 'HTG_name': 'FMC_A_HA[7]_P', 'number': 'J9', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'AA3', 'SKIQ-X4_name': 'DP8_C2M_N', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_DP[8]_C2M_N', 'number': 'B29', 'HTG_description': 'Serial I/O: Carrier to Mezzanine', 'SKIQ-X4_description': 'high speed diff pair host to mezzanine'}","{'HTG_fpga_pin': 'AA4', 'SKIQ-X4_name': 'DP8_C2M_P', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_DP[8]_C2M_P', 'number': 'B28', 'HTG_description': 'Serial I/O: Carrier to Mezzanine', 'SKIQ-X4_description': 'high speed diff pair host to mezzanine'}","{'HTG_fpga_pin': 'AB5', 'SKIQ-X4_name': 'DP9_C2M_N', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_DP[9]_C2M_N', 'number': 'B25', 'HTG_description': 'Serial I/O: Carrier to Mezzanine', 'SKIQ-X4_description': 'high speed diff pair host to mezzanine'}","{'HTG_fpga_pin': 'E21', 'SKIQ-X4_name': 'HA04_P', 'SKIQ-X4_net': 'GPIOA14', 'HTG_name': 'FMC_A_HA[4]_P', 'number': 'F7', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'NC', 'SKIQ-X4_name': 'CLK1_C2M_P', 'SKIQ-X4_net': 'CLK3_BIDIR.DP', 'HTG_name': 'NC', 'number': 'J2', 'HTG_description': 'NC', 'SKIQ-X4_description': 'diff pair clock from host to mezzanine'}","{'HTG_fpga_pin': 'NC', 'SKIQ-X4_name': 'CLK1_C2M_N', 'SKIQ-X4_net': 'CLK3_BIDIR.DN', 'HTG_name': 'NC', 'number': 'J3', 'HTG_description': 'NC', 'SKIQ-X4_description': 'diff pair clock from host to mezzanine'}","{'HTG_fpga_pin': 'AT18', 'SKIQ-X4_name': 'HB07_P', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HB[7]_P', 'number': 'J27', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank B'}","{'HTG_fpga_pin': 'AB1', 'SKIQ-X4_name': 'DP9_M2C_N', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_DP[9]_M2C_N', 'number': 'B5', 'HTG_description': 'Serial I/O: Mezzanine to Carrier', 'SKIQ-X4_description': 'high speed diff pair mezzanine to host'}","{'HTG_fpga_pin': 'AV17', 'SKIQ-X4_name': 'HB01_N', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HB[1]_N', 'number': 'J25', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank B'}","{'HTG_fpga_pin': 'AV18', 'SKIQ-X4_name': 'HB01_P', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HB[1]_P', 'number': 'J24', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank B'}","{'HTG_fpga_pin': 'N23', 'SKIQ-X4_name': 'HA22_N', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HA[22]_N', 'number': 'J22', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'P23', 'SKIQ-X4_name': 'HA22_P', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HA[22]_P', 'number': 'J21', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'AH2', 'SKIQ-X4_name': 'DP7_M2C_P', 'SKIQ-X4_net': 'DP7_M2C.DP', 'HTG_name': 'FMC_A_DP[7]_M2C_P', 'number': 'B12', 'HTG_description': 'Serial I/O: Mezzanine to Carrier', 'SKIQ-X4_description': 'high speed diff pair mezzanine to host'}","{'HTG_fpga_pin': 'J23', 'SKIQ-X4_name': 'HA01_P_CC', 'SKIQ-X4_net': 'GPIOA11', 'HTG_name': 'FMC_A_HA[1]_CC_P', 'number': 'E2', 'HTG_description': 'User Defined I/O (clock capable)', 'SKIQ-X4_description': 'user defined signal on bank A (clock capable)'}","{'HTG_fpga_pin': 'Y2', 'SKIQ-X4_name': 'DP8_M2C_P', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_DP[8]_M2C_P', 'number': 'B8', 'HTG_description': 'Serial I/O: Mezzanine to Carrier', 'SKIQ-X4_description': 'high speed diff pair mezzanine to host'}","{'HTG_fpga_pin': 'G24', 'SKIQ-X4_name': 'HA03_P', 'SKIQ-X4_net': 'GPIOA13', 'HTG_name': 'FMC_A_HA[3]_P', 'number': 'J6', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'L20', 'SKIQ-X4_name': 'HA16_P', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HA[16]_P', 'number': 'E15', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'AT17', 'SKIQ-X4_name': 'HB07_N', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HB[7]_N', 'number': 'J28', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank B'}","{'HTG_fpga_pin': 'NC', 'SKIQ-X4_name': 'TCK', 'SKIQ-X4_net': 'NC', 'HTG_name': 'NC', 'number': 'D29', 'HTG_description': 'NC', 'SKIQ-X4_description': 'JTAG clock'}","{'HTG_fpga_pin': 'F24', 'SKIQ-X4_name': 'HA03_N', 'SKIQ-X4_net': 'GPIOB13', 'HTG_name': 'FMC_A_HA[3]_N', 'number': 'J7', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'AL17', 'SKIQ-X4_name': 'HB06_P_CC', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HB[6]_CC_P', 'number': 'K28', 'HTG_description': 'User Defined I/O (clock capable)', 'SKIQ-X4_description': 'user defined signal on bank B (clock capable)'}","{'HTG_fpga_pin': 'AB6', 'SKIQ-X4_name': 'DP9_C2M_P', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_DP[9]_C2M_P', 'number': 'B24', 'HTG_description': 'Serial I/O: Carrier to Mezzanine', 'SKIQ-X4_description': 'high speed diff pair host to mezzanine'}","{'HTG_fpga_pin': 'AA7', 'SKIQ-X4_name': 'GBT_CLK1_M2C_N', 'SKIQ-X4_net': 'GBTCLK1.DN', 'HTG_name': 'FMC_A_GBTCLK[1]_M2C_N', 'number': 'B21', 'HTG_description': 'Serial I/O Clock: Mezzanine to Carrier', 'SKIQ-X4_description': 'gigabit transceiver clock'}","{'HTG_fpga_pin': 'L15', 'SKIQ-X4_name': 'LA24_N', 'SKIQ-X4_net': 'GPIOB0', 'HTG_name': 'FMC_A_LA[24]_N', 'number': 'H29', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'AA8', 'SKIQ-X4_name': 'GBT_CLK1_M2C_P', 'SKIQ-X4_net': 'GBTCLK1.DP', 'HTG_name': 'FMC_A_GBTCLK[1]_M2C_P', 'number': 'B20', 'HTG_description': 'Serial I/O Clock: Mezzanine to Carrier', 'SKIQ-X4_description': 'gigabit transceiver clock'}","{'HTG_fpga_pin': 'NC', 'SKIQ-X4_name': '12P0V', 'SKIQ-X4_net': 'VSENSE_12V+', 'HTG_name': 'NC', 'number': 'C37', 'HTG_description': 'NC', 'SKIQ-X4_description': 'main 12V supply input'}","{'HTG_fpga_pin': 'Y1', 'SKIQ-X4_name': 'DP8_M2C_N', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_DP[8]_M2C_N', 'number': 'B9', 'HTG_description': 'Serial I/O: Mezzanine to Carrier', 'SKIQ-X4_description': 'high speed diff pair mezzanine to host'}","{'HTG_fpga_pin': 'AB2', 'SKIQ-X4_name': 'DP9_M2C_P', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_DP[9]_M2C_P', 'number': 'B4', 'HTG_description': 'Serial I/O: Mezzanine to Carrier', 'SKIQ-X4_description': 'high speed diff pair mezzanine to host'}","{'HTG_fpga_pin': 'NC', 'SKIQ-X4_name': 'VADJ', 'SKIQ-X4_net': 'VADJ', 'HTG_name': 'NC', 'number': 'E39', 'HTG_description': 'NC', 'SKIQ-X4_description': 'adjustable power supply from host to mezzanine'}","{'HTG_fpga_pin': 'AD1', 'SKIQ-X4_name': 'DP2_M2C_N', 'SKIQ-X4_net': 'DP2_M2C.DN', 'HTG_name': 'FMC_A_DP[2]_M2C_N', 'number': 'A7', 'HTG_description': 'Serial I/O: Mezzanine to Carrier', 'SKIQ-X4_description': 'high speed diff pair mezzanine to host'}","{'HTG_fpga_pin': 'AK6', 'SKIQ-X4_name': 'DP6_C2M_P', 'SKIQ-X4_net': 'DP6_C2M.DP', 'HTG_name': 'FMC_A_DP[6]_C2M_P', 'number': 'B36', 'HTG_description': 'Serial I/O: Carrier to Mezzanine', 'SKIQ-X4_description': 'high speed diff pair host to mezzanine'}","{'HTG_fpga_pin': 'AK5', 'SKIQ-X4_name': 'DP6_C2M_N', 'SKIQ-X4_net': 'DP6_C2M.DN', 'HTG_name': 'FMC_A_DP[6]_C2M_N', 'number': 'B37', 'HTG_description': 'Serial I/O: Carrier to Mezzanine', 'SKIQ-X4_description': 'high speed diff pair host to mezzanine'}","{'HTG_fpga_pin': 'AH6', 'SKIQ-X4_name': 'DP7_C2M_P', 'SKIQ-X4_net': 'DP7_C2M.DP', 'HTG_name': 'FMC_A_DP[7]_C2M_P', 'number': 'B32', 'HTG_description': 'Serial I/O: Carrier to Mezzanine', 'SKIQ-X4_description': 'high speed diff pair host to mezzanine'}","{'HTG_fpga_pin': 'AH5', 'SKIQ-X4_name': 'DP7_C2M_N', 'SKIQ-X4_net': 'DP7_C2M.DN', 'HTG_name': 'FMC_A_DP[7]_C2M_N', 'number': 'B33', 'HTG_description': 'Serial I/O: Carrier to Mezzanine', 'SKIQ-X4_description': 'high speed diff pair host to mezzanine'}","{'HTG_fpga_pin': 'AK16', 'SKIQ-X4_name': 'HB15_N', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HB[15]_N', 'number': 'J34', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank B'}","{'HTG_fpga_pin': 'T22', 'SKIQ-X4_name': 'HA23_P', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HA[23]_P', 'number': 'K22', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'AD16', 'SKIQ-X4_name': 'HB18_P', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HB[18]_P', 'number': 'J36', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank B'}","{'HTG_fpga_pin': 'AE16', 'SKIQ-X4_name': 'HB18_N', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HB[18]_N', 'number': 'J37', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank B'}","{'HTG_fpga_pin': 'B24', 'SKIQ-X4_name': 'HA09_P', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HA[9]_P', 'number': 'E9', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'AR16', 'SKIQ-X4_name': 'HB11_N', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HB[11]_N', 'number': 'J31', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank B'}","{'HTG_fpga_pin': 'AJ16', 'SKIQ-X4_name': 'HB15_P', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HB[15]_P', 'number': 'J33', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank B'}","{'HTG_fpga_pin': 'E23', 'SKIQ-X4_name': 'HA05_N', 'SKIQ-X4_net': 'GPIOB15', 'HTG_name': 'FMC_A_HA[5]_N', 'number': 'E7', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'F23', 'SKIQ-X4_name': 'HA05_P', 'SKIQ-X4_net': 'GPIOA15', 'HTG_name': 'FMC_A_HA[5]_P', 'number': 'E6', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'NC', 'SKIQ-X4_name': 'VIO_B_M2C', 'SKIQ-X4_net': 'VDD_INTERFACE', 'HTG_name': 'NC', 'number': 'J39', 'HTG_description': 'NC', 'SKIQ-X4_description': 'voltage generated from mezzanine to power IO band B on FPGA'}","{'HTG_fpga_pin': 'J24', 'SKIQ-X4_name': 'HA01_N_CC', 'SKIQ-X4_net': 'GPIOB11', 'HTG_name': 'FMC_A_HA[1]_CC_N', 'number': 'E3', 'HTG_description': 'User Defined I/O (clock capable)', 'SKIQ-X4_description': 'user defined signal on bank A (clock capable)'}","{'HTG_fpga_pin': 'NC', 'SKIQ-X4_name': 'RES1', 'SKIQ-X4_net': 'NC', 'HTG_name': 'NC', 'number': 'B1', 'HTG_description': 'NC', 'SKIQ-X4_description': 'RESERVED'}","{'HTG_fpga_pin': 'N17', 'SKIQ-X4_name': 'LA15_P', 'SKIQ-X4_net': 'SYNCOUT1_B.D_P', 'HTG_name': 'FMC_A_LA[15]_P', 'number': 'H19', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'D19', 'SKIQ-X4_name': 'LA04_P', 'SKIQ-X4_net': 'FMC_SPI_CS_A', 'HTG_name': 'FMC_A_LA[4]_P', 'number': 'H10', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'C19', 'SKIQ-X4_name': 'LA04_N', 'SKIQ-X4_net': 'FMC_SPI_CS_9528', 'HTG_name': 'FMC_A_LA[4]_N', 'number': 'H11', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'D18', 'SKIQ-X4_name': 'LA07_P', 'SKIQ-X4_net': 'FMC_SPI_CS_B', 'HTG_name': 'FMC_A_LA[7]_P', 'number': 'H13', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'C18', 'SKIQ-X4_name': 'LA07_N', 'SKIQ-X4_net': 'FMC_CLK_RESETB', 'HTG_name': 'FMC_A_LA[7]_N', 'number': 'H14', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'P19', 'SKIQ-X4_name': 'LA11_P', 'SKIQ-X4_net': 'TX1_ENABLE_A', 'HTG_name': 'FMC_A_LA[11]_P', 'number': 'H16', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'P18', 'SKIQ-X4_name': 'LA11_N', 'SKIQ-X4_net': 'RX1_ENABLE_A', 'HTG_name': 'FMC_A_LA[11]_N', 'number': 'H17', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'G21', 'SKIQ-X4_name': 'HA19_P', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HA[19]_P', 'number': 'F19', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'L23', 'SKIQ-X4_name': 'HA12_P', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HA[12]_P', 'number': 'F13', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'B21', 'SKIQ-X4_name': 'HA08_P', 'SKIQ-X4_net': 'GPIOA18', 'HTG_name': 'FMC_A_HA[8]_P', 'number': 'F10', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'A22', 'SKIQ-X4_name': 'HA08_N', 'SKIQ-X4_net': 'GPIOB18', 'HTG_name': 'FMC_A_HA[8]_N', 'number': 'F11', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'M20', 'SKIQ-X4_name': 'HA15_P', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HA[15]_P', 'number': 'F16', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'M21', 'SKIQ-X4_name': 'HA15_N', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HA[15]_N', 'number': 'F17', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'L24', 'SKIQ-X4_name': 'HA12_N', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HA[12]_N', 'number': 'F14', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'R22', 'SKIQ-X4_name': 'HA23_N', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HA[23]_N', 'number': 'K23', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'E20', 'SKIQ-X4_name': 'LA02_N', 'SKIQ-X4_net': 'SYNCOUT0_A.D_N', 'HTG_name': 'FMC_A_LA[2]_N', 'number': 'H8', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'B16', 'SKIQ-X4_name': 'PRSNT_M2C_L', 'SKIQ-X4_net': 'GND', 'HTG_name': 'FMC_A_PRSNT_M2C_L_F', 'number': 'H2', 'HTG_description': '', 'SKIQ-X4_description': 'module present signal (active low)'}","{'HTG_fpga_pin': 'NC', 'SKIQ-X4_name': 'VREF_A_M2C', 'SKIQ-X4_net': 'NC', 'HTG_name': 'NC', 'number': 'H1', 'HTG_description': 'NC', 'SKIQ-X4_description': 'reference voltage for signal standard on Band A (LAxx and HAxx)'}","{'HTG_fpga_pin': 'F20', 'SKIQ-X4_name': 'LA02_P', 'SKIQ-X4_net': 'SYNCOUT0_A.D_P', 'HTG_name': 'FMC_A_LA[2]_P', 'number': 'H7', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'F17', 'SKIQ-X4_name': 'LA09_P', 'SKIQ-X4_net': 'SYNCOUT1_A.D_P', 'HTG_name': 'FMC_A_LA[9]_P', 'number': 'D14', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'G19', 'SKIQ-X4_name': 'CLK0_M2C_N', 'SKIQ-X4_net': 'CLK0_M2C.DN', 'HTG_name': 'FMC_A_CLK[0]_M2C_N', 'number': 'H5', 'HTG_description': 'Mezzanine Card  to Carrier Card Clock', 'SKIQ-X4_description': 'diff pair clock from mezzanine to host'}","{'HTG_fpga_pin': 'M15', 'SKIQ-X4_name': 'LA24_P', 'SKIQ-X4_net': 'GPIOA0', 'HTG_name': 'FMC_A_LA[24]_P', 'number': 'H28', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'AF17', 'SKIQ-X4_name': 'HB21_N', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HB[21]_N', 'number': 'E37', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank B'}","{'HTG_fpga_pin': 'R20', 'SKIQ-X4_name': 'HA10_P', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HA[10]_P', 'number': 'K13', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'E17', 'SKIQ-X4_name': 'LA09_N', 'SKIQ-X4_net': 'SYNCOUT1_A.D_N', 'HTG_name': 'FMC_A_LA[9]_N', 'number': 'D15', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'J21', 'SKIQ-X4_name': 'HA06_N', 'SKIQ-X4_net': 'GPIOB16', 'HTG_name': 'FMC_A_HA[6]_N', 'number': 'K11', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'K21', 'SKIQ-X4_name': 'HA06_P', 'SKIQ-X4_net': 'GPIOA16', 'HTG_name': 'FMC_A_HA[6]_P', 'number': 'K10', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'H24', 'SKIQ-X4_name': 'HA17_N_CC', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HA[17]_CC_N', 'number': 'K17', 'HTG_description': 'User Defined I/O (clock capable)', 'SKIQ-X4_description': 'user defined signal on bank A (clock capable)'}","{'HTG_fpga_pin': 'A18', 'SKIQ-X4_name': 'LA05_P', 'SKIQ-X4_net': 'FMC_SCL', 'HTG_name': 'FMC_A_LA[5]_P', 'number': 'D11', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'A17', 'SKIQ-X4_name': 'LA05_N', 'SKIQ-X4_net': 'FMC_SPI_MISO', 'HTG_name': 'FMC_A_LA[5]_N', 'number': 'D12', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'P20', 'SKIQ-X4_name': 'HA10_N', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HA[10]_N', 'number': 'K14', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'K15', 'SKIQ-X4_name': 'LA21_P', 'SKIQ-X4_net': 'FMC_SYSREF_REQ', 'HTG_name': 'FMC_A_LA[21]_P', 'number': 'H25', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'D23', 'SKIQ-X4_name': 'HA21_P', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HA[21]_P', 'number': 'K19', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'J15', 'SKIQ-X4_name': 'LA21_N', 'SKIQ-X4_net': 'SPI_CS_DAC', 'HTG_name': 'FMC_A_LA[21]_N', 'number': 'H26', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'J16', 'SKIQ-X4_name': 'LA13_N', 'SKIQ-X4_net': 'SYNCOUT0_B.D_N', 'HTG_name': 'FMC_A_LA[13]_N', 'number': 'D18', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'N16', 'SKIQ-X4_name': 'LA15_N', 'SKIQ-X4_net': 'SYNCOUT1_B.D_N', 'HTG_name': 'FMC_A_LA[15]_N', 'number': 'H20', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'C13', 'SKIQ-X4_name': 'LA19_N', 'SKIQ-X4_net': 'RX2_ENABLE_B', 'HTG_name': 'FMC_A_LA[19]_N', 'number': 'H23', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'D13', 'SKIQ-X4_name': 'LA19_P', 'SKIQ-X4_net': 'TX2_ENABLE_B', 'HTG_name': 'FMC_A_LA[19]_P', 'number': 'H22', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'AK2', 'SKIQ-X4_name': 'DP6_M2C_P', 'SKIQ-X4_net': 'DP6_M2C.DP', 'HTG_name': 'FMC_A_DP[6]_M2C_P', 'number': 'B16', 'HTG_description': 'Serial I/O: Mezzanine to Carrier', 'SKIQ-X4_description': 'high speed diff pair mezzanine to host'}","{'HTG_fpga_pin': 'AK1', 'SKIQ-X4_name': 'DP6_M2C_N', 'SKIQ-X4_net': 'DP6_M2C.DN', 'HTG_name': 'FMC_A_DP[6]_M2C_N', 'number': 'B17', 'HTG_description': 'Serial I/O: Mezzanine to Carrier', 'SKIQ-X4_description': 'high speed diff pair mezzanine to host'}","{'HTG_fpga_pin': 'NC', 'SKIQ-X4_name': 'VREF_B_M2C', 'SKIQ-X4_net': 'NC', 'HTG_name': 'NC', 'number': 'K1', 'HTG_description': 'NC', 'SKIQ-X4_description': 'reference voltage for signal standard on Band B (LBxx and HBxx)'}","{'HTG_fpga_pin': 'D24', 'SKIQ-X4_name': 'HA02_P', 'SKIQ-X4_net': 'GPIOA12', 'HTG_name': 'FMC_A_HA[2]_P', 'number': 'K7', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'AH1', 'SKIQ-X4_name': 'DP7_M2C_N', 'SKIQ-X4_net': 'DP7_M2C.DN', 'HTG_name': 'FMC_A_DP[7]_M2C_N', 'number': 'B13', 'HTG_description': 'Serial I/O: Mezzanine to Carrier', 'SKIQ-X4_description': 'high speed diff pair mezzanine to host'}","{'HTG_fpga_pin': 'G15', 'SKIQ-X4_name': 'CLK1_M2C_N', 'SKIQ-X4_net': 'FMC_REF_IN.D_N', 'HTG_name': 'FMC_A_CLK[1]_M2C_N', 'number': 'K5', 'HTG_description': 'Mezzanine Card  to Carrier Card Clock', 'SKIQ-X4_description': 'diff pair clock from mezzanine to host'}","{'HTG_fpga_pin': 'G16', 'SKIQ-X4_name': 'CLK1_M2C_P', 'SKIQ-X4_net': 'FMC_REF_IN.D_P', 'HTG_name': 'FMC_A_CLK[1]_M2C_P', 'number': 'K4', 'HTG_description': 'Mezzanine Card  to Carrier Card Clock', 'SKIQ-X4_description': 'diff pair clock from mezzanine to host'}","{'HTG_fpga_pin': 'C24', 'SKIQ-X4_name': 'HA02_N', 'SKIQ-X4_net': 'GPIOB12', 'HTG_name': 'FMC_A_HA[2]_N', 'number': 'K8', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'AE17', 'SKIQ-X4_name': 'HB21_P', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HB[21]_P', 'number': 'E36', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank B'}","{'HTG_fpga_pin': 'AG7', 'SKIQ-X4_name': 'DP3_C2M_N', 'SKIQ-X4_net': 'DP3_C2M.DN', 'HTG_name': 'FMC_A_DP[3]_C2M_N', 'number': 'A31', 'HTG_description': 'Serial I/O: Carrier to Mezzanine', 'SKIQ-X4_description': 'high speed diff pair host to mezzanine'}","{'HTG_fpga_pin': 'AG8', 'SKIQ-X4_name': 'DP3_C2M_P', 'SKIQ-X4_net': 'DP3_C2M.DP', 'HTG_name': 'FMC_A_DP[3]_C2M_P', 'number': 'A30', 'HTG_description': 'Serial I/O: Carrier to Mezzanine', 'SKIQ-X4_description': 'high speed diff pair host to mezzanine'}","{'HTG_fpga_pin': 'AJ7', 'SKIQ-X4_name': 'DP4_C2M_N', 'SKIQ-X4_net': 'DP4_C2M.DN', 'HTG_name': 'FMC_A_DP[4]_C2M_N', 'number': 'A35', 'HTG_description': 'Serial I/O: Carrier to Mezzanine', 'SKIQ-X4_description': 'high speed diff pair host to mezzanine'}","{'HTG_fpga_pin': 'AJ8', 'SKIQ-X4_name': 'DP4_C2M_P', 'SKIQ-X4_net': 'DP4_C2M.DP', 'HTG_name': 'FMC_A_DP[4]_C2M_P', 'number': 'A34', 'HTG_description': 'Serial I/O: Carrier to Mezzanine', 'SKIQ-X4_description': 'high speed diff pair host to mezzanine'}","{'HTG_fpga_pin': 'AL7', 'SKIQ-X4_name': 'DP5_C2M_N', 'SKIQ-X4_net': 'DP5_C2M.DN', 'HTG_name': 'FMC_A_DP[5]_C2M_N', 'number': 'A39', 'HTG_description': 'Serial I/O: Carrier to Mezzanine', 'SKIQ-X4_description': 'high speed diff pair host to mezzanine'}","{'HTG_fpga_pin': 'AL8', 'SKIQ-X4_name': 'DP5_C2M_P', 'SKIQ-X4_net': 'DP5_C2M.DP', 'HTG_name': 'FMC_A_DP[5]_C2M_P', 'number': 'A38', 'HTG_description': 'Serial I/O: Carrier to Mezzanine', 'SKIQ-X4_description': 'high speed diff pair host to mezzanine'}","{'HTG_fpga_pin': 'NC', 'SKIQ-X4_name': 'HA18_P', 'SKIQ-X4_net': 'NC', 'HTG_name': 'NC', 'number': 'J18', 'HTG_description': 'NC', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'NC', 'SKIQ-X4_name': 'HA18_N', 'SKIQ-X4_net': 'NC', 'HTG_name': 'NC', 'number': 'J19', 'HTG_description': 'NC', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'AF5', 'SKIQ-X4_name': 'DP0_C2M_N', 'SKIQ-X4_net': 'DP0_C2M.DN', 'HTG_name': 'FMC_A_DP[0]_C2M_N', 'number': 'C3', 'HTG_description': 'Serial I/O: Carrier to Mezzanine', 'SKIQ-X4_description': 'high speed diff pair host to mezzanine'}","{'HTG_fpga_pin': 'AF6', 'SKIQ-X4_name': 'DP0_C2M_P', 'SKIQ-X4_net': 'DP0_C2M.DP', 'HTG_name': 'FMC_A_DP[0]_C2M_P', 'number': 'C2', 'HTG_description': 'Serial I/O: Carrier to Mezzanine', 'SKIQ-X4_description': 'high speed diff pair host to mezzanine'}","{'HTG_fpga_pin': 'R21', 'SKIQ-X4_name': 'HA14_P', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HA[14]_P', 'number': 'J15', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'AF1', 'SKIQ-X4_name': 'DP0_M2C_N', 'SKIQ-X4_net': 'DP0_M2C.DN', 'HTG_name': 'FMC_A_DP[0]_M2C_N', 'number': 'C7', 'HTG_description': 'Serial I/O: Mezzanine to Carrier', 'SKIQ-X4_description': 'high speed diff pair mezzanine to host'}","{'HTG_fpga_pin': 'AF2', 'SKIQ-X4_name': 'DP0_M2C_P', 'SKIQ-X4_net': 'DP0_M2C.DP', 'HTG_name': 'FMC_A_DP[0]_M2C_P', 'number': 'C6', 'HTG_description': 'Serial I/O: Mezzanine to Carrier', 'SKIQ-X4_description': 'high speed diff pair mezzanine to host'}","{'HTG_fpga_pin': 'B22', 'SKIQ-X4_name': 'HA07_N', 'SKIQ-X4_net': 'GPIOB17', 'HTG_name': 'FMC_A_HA[7]_N', 'number': 'J10', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'AT19', 'SKIQ-X4_name': 'HB05_P', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HB[5]_P', 'number': 'E24', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank B'}","{'HTG_fpga_pin': 'AU19', 'SKIQ-X4_name': 'HB05_N', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HB[5]_N', 'number': 'E25', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank B'}","{'HTG_fpga_pin': 'AP19', 'SKIQ-X4_name': 'HB09_P', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HB[9]_P', 'number': 'E27', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank B'}","{'HTG_fpga_pin': 'AR20', 'SKIQ-X4_name': 'HB03_P', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HB[3]_P', 'number': 'E21', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank B'}","{'HTG_fpga_pin': 'AT20', 'SKIQ-X4_name': 'HB03_N', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HB[3]_N', 'number': 'E22', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank B'}","{'HTG_fpga_pin': 'K16', 'SKIQ-X4_name': 'LA13_P', 'SKIQ-X4_net': 'SYNCOUT0_B.D_P', 'HTG_name': 'FMC_A_LA[13]_P', 'number': 'D17', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'F15', 'SKIQ-X4_name': 'LA17_P_CC', 'SKIQ-X4_net': 'RESETB_B', 'HTG_name': 'FMC_A_LA[17]_CC_P', 'number': 'D20', 'HTG_description': 'User Defined I/O (clock capable)', 'SKIQ-X4_description': 'user defined signal on bank A (clock capable)'}","{'HTG_fpga_pin': 'A13', 'SKIQ-X4_name': 'LA23_P', 'SKIQ-X4_net': 'LED_BLU', 'HTG_name': 'FMC_A_LA[23]_P', 'number': 'D23', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'AP18', 'SKIQ-X4_name': 'HB09_N', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HB[9]_N', 'number': 'E28', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank B'}","{'HTG_fpga_pin': 'A12', 'SKIQ-X4_name': 'LA23_N', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_LA[23]_N', 'number': 'D24', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'F12', 'SKIQ-X4_name': 'LA26_N', 'SKIQ-X4_net': 'GPIOB2', 'HTG_name': 'FMC_A_LA[26]_N', 'number': 'D27', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'AN17', 'SKIQ-X4_name': 'HB17_N_CC', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HB[17]_CC_N', 'number': 'K38', 'HTG_description': 'User Defined I/O (clock capable)', 'SKIQ-X4_description': 'user defined signal on bank B (clock capable)'}","{'HTG_fpga_pin': 'P21', 'SKIQ-X4_name': 'HA14_N', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HA[14]_N', 'number': 'J16', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'M16', 'SKIQ-X4_name': 'LA16_N', 'SKIQ-X4_net': 'SYNCIN1_B.D_N', 'HTG_name': 'FMC_A_LA[16]_N', 'number': 'G19', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'M17', 'SKIQ-X4_name': 'LA16_P', 'SKIQ-X4_net': 'SYNCIN1_B.D_P', 'HTG_name': 'FMC_A_LA[16]_P', 'number': 'G18', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'AF18', 'SKIQ-X4_name': 'HB19_N', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HB[19]_N', 'number': 'E34', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank B'}","{'HTG_fpga_pin': 'N18', 'SKIQ-X4_name': 'LA12_N', 'SKIQ-X4_net': 'RX2_ENABLE_A', 'HTG_name': 'FMC_A_LA[12]_N', 'number': 'G16', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'N19', 'SKIQ-X4_name': 'LA12_P', 'SKIQ-X4_net': 'TX2_ENABLE_A', 'HTG_name': 'FMC_A_LA[12]_P', 'number': 'G15', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'K20', 'SKIQ-X4_name': 'HA16_N', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HA[16]_N', 'number': 'E16', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'B17', 'SKIQ-X4_name': 'LA08_N', 'SKIQ-X4_net': 'SYNCIN1_A.D_N', 'HTG_name': 'FMC_A_LA[8]_N', 'number': 'G13', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'C17', 'SKIQ-X4_name': 'LA08_P', 'SKIQ-X4_net': 'SYNCIN1_A.D_P', 'HTG_name': 'FMC_A_LA[8]_P', 'number': 'G12', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'A20', 'SKIQ-X4_name': 'LA03_N', 'SKIQ-X4_net': 'FMC_SDA', 'HTG_name': 'FMC_A_LA[3]_N', 'number': 'G10', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'A14', 'SKIQ-X4_name': 'PG_M2C', 'SKIQ-X4_net': 'PWR_GOOD', 'HTG_name': 'FMC_A_PG_M2C_F', 'number': 'F1', 'HTG_description': '', 'SKIQ-X4_description': 'power good mezzanine to host'}","{'HTG_fpga_pin': 'AD6', 'SKIQ-X4_name': 'DP1_C2M_P', 'SKIQ-X4_net': 'DP1_C2M.DP', 'HTG_name': 'FMC_A_DP[1]_C2M_P', 'number': 'A22', 'HTG_description': 'Serial I/O: Carrier to Mezzanine', 'SKIQ-X4_description': 'high speed diff pair host to mezzanine'}","{'HTG_fpga_pin': 'AD5', 'SKIQ-X4_name': 'DP1_C2M_N', 'SKIQ-X4_net': 'DP1_C2M.DN', 'HTG_name': 'FMC_A_DP[1]_C2M_N', 'number': 'A23', 'HTG_description': 'Serial I/O: Carrier to Mezzanine', 'SKIQ-X4_description': 'high speed diff pair host to mezzanine'}","{'HTG_fpga_pin': 'K22', 'SKIQ-X4_name': 'HA00_P_CC', 'SKIQ-X4_net': 'GPIOA10', 'HTG_name': 'FMC_A_HA[0]_CC_P', 'number': 'F4', 'HTG_description': 'User Defined I/O (clock capable)', 'SKIQ-X4_description': 'user defined signal on bank A (clock capable)'}","{'HTG_fpga_pin': 'K23', 'SKIQ-X4_name': 'HA00_N_CC', 'SKIQ-X4_net': 'GPIOB10', 'HTG_name': 'FMC_A_HA[0]_CC_N', 'number': 'F5', 'HTG_description': 'User Defined I/O (clock capable)', 'SKIQ-X4_description': 'user defined signal on bank A (clock capable)'}","{'HTG_fpga_pin': 'AE4', 'SKIQ-X4_name': 'DP2_C2M_P', 'SKIQ-X4_net': 'DP2_C2M.DP', 'HTG_name': 'FMC_A_DP[2]_C2M_P', 'number': 'A26', 'HTG_description': 'Serial I/O: Carrier to Mezzanine', 'SKIQ-X4_description': 'high speed diff pair host to mezzanine'}","{'HTG_fpga_pin': 'AE3', 'SKIQ-X4_name': 'DP2_C2M_N', 'SKIQ-X4_net': 'DP2_C2M.DN', 'HTG_name': 'FMC_A_DP[2]_C2M_N', 'number': 'A27', 'HTG_description': 'Serial I/O: Carrier to Mezzanine', 'SKIQ-X4_description': 'high speed diff pair host to mezzanine'}","{'HTG_fpga_pin': 'E22', 'SKIQ-X4_name': 'HA04_N', 'SKIQ-X4_net': 'GPIOB14', 'HTG_name': 'FMC_A_HA[4]_N', 'number': 'F8', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'N21', 'SKIQ-X4_name': 'HA11_P', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HA[11]_P', 'number': 'J12', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'D21', 'SKIQ-X4_name': 'HA13_P', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HA[13]_P', 'number': 'E12', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'N22', 'SKIQ-X4_name': 'HA11_N', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HA[11]_N', 'number': 'J13', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'C21', 'SKIQ-X4_name': 'HA13_N', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HA[13]_N', 'number': 'E13', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'AE18', 'SKIQ-X4_name': 'HB19_P', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HB[19]_P', 'number': 'E33', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank B'}","{'HTG_fpga_pin': 'AH16', 'SKIQ-X4_name': 'HB14_N', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HB[14]_N', 'number': 'K35', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank B'}","{'HTG_fpga_pin': 'NC', 'SKIQ-X4_name': 'VADJ', 'SKIQ-X4_net': 'VADJ', 'HTG_name': 'NC', 'number': 'F40', 'HTG_description': 'NC', 'SKIQ-X4_description': 'adjustable power supply from host to mezzanine'}","{'HTG_fpga_pin': 'AN18', 'SKIQ-X4_name': 'HB17_P_CC', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HB[17]_CC_P', 'number': 'K37', 'HTG_description': 'User Defined I/O (clock capable)', 'SKIQ-X4_description': 'user defined signal on bank B (clock capable)'}","{'HTG_fpga_pin': 'AR18', 'SKIQ-X4_name': 'HB10_P', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HB[10]_P', 'number': 'K31', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank B'}","{'HTG_fpga_pin': 'NC', 'SKIQ-X4_name': '3P3V', 'SKIQ-X4_net': 'VSENSE_3V3+', 'HTG_name': 'NC', 'number': 'D38', 'HTG_description': 'NC', 'SKIQ-X4_description': 'main 3.3V supply input'}","{'HTG_fpga_pin': 'AR17', 'SKIQ-X4_name': 'HB10_N', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HB[10]_N', 'number': 'K32', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank B'}","{'HTG_fpga_pin': 'NC', 'SKIQ-X4_name': '3P3V', 'SKIQ-X4_net': 'VSENSE_3V3+', 'HTG_name': 'NC', 'number': 'D36', 'HTG_description': 'NC', 'SKIQ-X4_description': 'main 3.3V supply input'}","{'HTG_fpga_pin': 'A24', 'SKIQ-X4_name': 'HA09_N', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HA[9]_N', 'number': 'E10', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'NC', 'SKIQ-X4_name': 'TRST_L', 'SKIQ-X4_net': 'NC', 'HTG_name': 'NC', 'number': 'D34', 'HTG_description': 'NC', 'SKIQ-X4_description': 'JTAG reset'}","{'HTG_fpga_pin': 'NC', 'SKIQ-X4_name': 'GA1', 'SKIQ-X4_net': 'GA1', 'HTG_name': 'NC', 'number': 'D35', 'HTG_description': 'NC', 'SKIQ-X4_description': 'geographical address 0 for EEPROM (intentionally opposite)'}","{'HTG_fpga_pin': 'NC', 'SKIQ-X4_name': '3P3VAUX', 'SKIQ-X4_net': '3P3V_AUX', 'HTG_name': 'NC', 'number': 'D32', 'HTG_description': 'NC', 'SKIQ-X4_description': 'auxilliary 3.3V power supply'}","{'HTG_fpga_pin': 'NC', 'SKIQ-X4_name': 'TMS', 'SKIQ-X4_net': 'NC', 'HTG_name': 'NC', 'number': 'D33', 'HTG_description': 'NC', 'SKIQ-X4_description': 'JTAG mode select'}","{'HTG_fpga_pin': 'NC', 'SKIQ-X4_name': 'TDI', 'SKIQ-X4_net': 'TDI_2_TDO', 'HTG_name': 'NC', 'number': 'D30', 'HTG_description': 'NC', 'SKIQ-X4_description': 'JTAG data in'}","{'HTG_fpga_pin': 'NC', 'SKIQ-X4_name': 'TDO', 'SKIQ-X4_net': 'TDI_2_TDO', 'HTG_name': 'NC', 'number': 'D31', 'HTG_description': 'NC', 'SKIQ-X4_description': 'JTAG data out'}","{'HTG_fpga_pin': 'K17', 'SKIQ-X4_name': 'LA14_N', 'SKIQ-X4_net': 'SYNCIN0_B.D_N', 'HTG_name': 'FMC_A_LA[14]_N', 'number': 'C19', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'L17', 'SKIQ-X4_name': 'LA14_P', 'SKIQ-X4_net': 'SYNCIN0_B.D_P', 'HTG_name': 'FMC_A_LA[14]_P', 'number': 'C18', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'H19', 'SKIQ-X4_name': 'CLK0_M2C_P', 'SKIQ-X4_net': 'CLK0_M2C.DP', 'HTG_name': 'FMC_A_CLK[0]_M2C_P', 'number': 'H4', 'HTG_description': 'Mezzanine Card  to Carrier Card Clock', 'SKIQ-X4_description': 'diff pair clock from mezzanine to host'}","{'HTG_fpga_pin': 'A19', 'SKIQ-X4_name': 'LA06_N', 'SKIQ-X4_net': 'FMC_SPI_MOSI', 'HTG_name': 'FMC_A_LA[6]_N', 'number': 'C11', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'B19', 'SKIQ-X4_name': 'LA06_P', 'SKIQ-X4_net': 'FMC_SPI_CLK', 'HTG_name': 'FMC_A_LA[6]_P', 'number': 'C10', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'E18', 'SKIQ-X4_name': 'LA10_N', 'SKIQ-X4_net': 'GP_INTERRUPT_A', 'HTG_name': 'FMC_A_LA[10]_N', 'number': 'C15', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'F18', 'SKIQ-X4_name': 'LA10_P', 'SKIQ-X4_net': 'RESETB_A', 'HTG_name': 'FMC_A_LA[10]_P', 'number': 'C14', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'AJ3', 'SKIQ-X4_name': 'DP4_M2C_N', 'SKIQ-X4_net': 'DP4_M2C.DN', 'HTG_name': 'FMC_A_DP[4]_M2C_N', 'number': 'A15', 'HTG_description': 'Serial I/O: Mezzanine to Carrier', 'SKIQ-X4_description': 'high speed diff pair mezzanine to host'}","{'HTG_fpga_pin': 'AJ4', 'SKIQ-X4_name': 'DP4_M2C_P', 'SKIQ-X4_net': 'DP4_M2C.DP', 'HTG_name': 'FMC_A_DP[4]_M2C_P', 'number': 'A14', 'HTG_description': 'Serial I/O: Mezzanine to Carrier', 'SKIQ-X4_description': 'high speed diff pair mezzanine to host'}","{'HTG_fpga_pin': 'AG3', 'SKIQ-X4_name': 'DP3_M2C_N', 'SKIQ-X4_net': 'DP3_M2C.DN', 'HTG_name': 'FMC_A_DP[3]_M2C_N', 'number': 'A11', 'HTG_description': 'Serial I/O: Mezzanine to Carrier', 'SKIQ-X4_description': 'high speed diff pair mezzanine to host'}","{'HTG_fpga_pin': 'AG4', 'SKIQ-X4_name': 'DP3_M2C_P', 'SKIQ-X4_net': 'DP3_M2C.DP', 'HTG_name': 'FMC_A_DP[3]_M2C_P', 'number': 'A10', 'HTG_description': 'Serial I/O: Mezzanine to Carrier', 'SKIQ-X4_description': 'high speed diff pair mezzanine to host'}","{'HTG_fpga_pin': 'AL3', 'SKIQ-X4_name': 'DP5_M2C_N', 'SKIQ-X4_net': 'DP5_M2C.DN', 'HTG_name': 'FMC_A_DP[5]_M2C_N', 'number': 'A19', 'HTG_description': 'Serial I/O: Mezzanine to Carrier', 'SKIQ-X4_description': 'high speed diff pair mezzanine to host'}","{'HTG_fpga_pin': 'AL4', 'SKIQ-X4_name': 'DP5_M2C_P', 'SKIQ-X4_net': 'DP5_M2C.DP', 'HTG_name': 'FMC_A_DP[5]_M2C_P', 'number': 'A18', 'HTG_description': 'Serial I/O: Mezzanine to Carrier', 'SKIQ-X4_description': 'high speed diff pair mezzanine to host'}","{'HTG_fpga_pin': 'M14', 'SKIQ-X4_name': 'LA28_N', 'SKIQ-X4_net': 'GPIOB4', 'HTG_name': 'FMC_A_LA[28]_N', 'number': 'H32', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'E15', 'SKIQ-X4_name': 'LA17_N_CC', 'SKIQ-X4_net': 'GP_INTERRUPT_B', 'HTG_name': 'FMC_A_LA[17]_CC_N', 'number': 'D21', 'HTG_description': 'User Defined I/O (clock capable)', 'SKIQ-X4_description': 'user defined signal on bank A (clock capable)'}","{'HTG_fpga_pin': 'AJ18', 'SKIQ-X4_name': 'HB13_N', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HB[13]_N', 'number': 'E31', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank B'}","{'HTG_fpga_pin': 'N14', 'SKIQ-X4_name': 'LA28_P', 'SKIQ-X4_net': 'GPIOA4', 'HTG_name': 'FMC_A_LA[28]_P', 'number': 'H31', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'R13', 'SKIQ-X4_name': 'LA32_P', 'SKIQ-X4_net': 'GPIOA8', 'HTG_name': 'FMC_A_LA[32]_P', 'number': 'H37', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'P13', 'SKIQ-X4_name': 'LA30_P', 'SKIQ-X4_net': 'GPIOA6', 'HTG_name': 'FMC_A_LA[30]_P', 'number': 'H34', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'N13', 'SKIQ-X4_name': 'LA30_N', 'SKIQ-X4_net': 'GPIOB6', 'HTG_name': 'FMC_A_LA[30]_N', 'number': 'H35', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'R12', 'SKIQ-X4_name': 'LA32_N', 'SKIQ-X4_net': 'GPIOB8', 'HTG_name': 'FMC_A_LA[32]_N', 'number': 'H38', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'L12', 'SKIQ-X4_name': 'LA29_N', 'SKIQ-X4_net': 'GPIOB5', 'HTG_name': 'FMC_A_LA[29]_N', 'number': 'G31', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'L13', 'SKIQ-X4_name': 'LA29_P', 'SKIQ-X4_net': 'GPIOA5', 'HTG_name': 'FMC_A_LA[29]_P', 'number': 'G30', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'N12', 'SKIQ-X4_name': 'LA31_P', 'SKIQ-X4_net': 'GPIOA7', 'HTG_name': 'FMC_A_LA[31]_P', 'number': 'G33', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'AM17', 'SKIQ-X4_name': 'HB06_N_CC', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HB[6]_CC_N', 'number': 'K29', 'HTG_description': 'User Defined I/O (clock capable)', 'SKIQ-X4_description': 'user defined signal on bank B (clock capable)'}","{'HTG_fpga_pin': 'M12', 'SKIQ-X4_name': 'LA31_N', 'SKIQ-X4_net': 'GPIOB7', 'HTG_name': 'FMC_A_LA[31]_N', 'number': 'G34', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'P14', 'SKIQ-X4_name': 'LA33_N', 'SKIQ-X4_net': 'GPIOB9', 'HTG_name': 'FMC_A_LA[33]_N', 'number': 'G37', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'P15', 'SKIQ-X4_name': 'LA33_P', 'SKIQ-X4_net': 'GPIOA9', 'HTG_name': 'FMC_A_LA[33]_P', 'number': 'G36', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'NC', 'SKIQ-X4_name': 'VADJ', 'SKIQ-X4_net': 'VADJ', 'HTG_name': 'NC', 'number': 'G39', 'HTG_description': 'NC', 'SKIQ-X4_description': 'adjustable power supply from host to mezzanine'}","{'HTG_fpga_pin': 'AE7', 'SKIQ-X4_name': 'NC', 'SKIQ-X4_net': 'NC', 'HTG_name': 'CLK_GTH_FMC_A_N', 'number': 'TBD2', 'HTG_description': '', 'SKIQ-X4_description': 'NC'}","{'HTG_fpga_pin': 'C23', 'SKIQ-X4_name': 'HA21_N', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HA[21]_N', 'number': 'K20', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank A'}","{'HTG_fpga_pin': 'NC', 'SKIQ-X4_name': 'VADJ', 'SKIQ-X4_net': 'VADJ', 'HTG_name': 'NC', 'number': 'H40', 'HTG_description': 'NC', 'SKIQ-X4_description': 'adjustable power supply from host to mezzanine'}","{'HTG_fpga_pin': 'AN19', 'SKIQ-X4_name': 'HB00_N_CC', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HB[0]_CC_N', 'number': 'K26', 'HTG_description': 'User Defined I/O (clock capable)', 'SKIQ-X4_description': 'user defined signal on bank B (clock capable)'}","{'HTG_fpga_pin': 'AM19', 'SKIQ-X4_name': 'HB00_P_CC', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HB[0]_CC_P', 'number': 'K25', 'HTG_description': 'User Defined I/O (clock capable)', 'SKIQ-X4_description': 'user defined signal on bank B (clock capable)'}","{'HTG_fpga_pin': 'NC', 'SKIQ-X4_name': '3P3V', 'SKIQ-X4_net': 'VSENSE_3V3+', 'HTG_name': 'NC', 'number': 'D40', 'HTG_description': 'NC', 'SKIQ-X4_description': 'main 3.3V supply input'}","{'HTG_fpga_pin': 'NC', 'SKIQ-X4_name': 'RES0', 'SKIQ-X4_net': 'NC', 'HTG_name': 'NC', 'number': 'B40', 'HTG_description': 'NC', 'SKIQ-X4_description': 'RESERVED'}","{'HTG_fpga_pin': 'AH17', 'SKIQ-X4_name': 'HB14_P', 'SKIQ-X4_net': 'NC', 'HTG_name': 'FMC_A_HB[14]_P', 'number': 'K34', 'HTG_description': 'User Defined I/O', 'SKIQ-X4_description': 'user defined signal on bank B'}","{'HTG_fpga_pin': 'K18', 'SKIQ-X4_name': 'LA01_P_CC', 'SKIQ-X4_net': 'FMC_VCXO_SEL', 'HTG_name': 'FMC_A_LA[1]_CC_P', 'number': 'D8', 'HTG_description': 'User Defined I/O (clock capable)', 'SKIQ-X4_description': 'user defined signal on bank A (clock capable)'}","{'HTG_fpga_pin': 'J18', 'SKIQ-X4_name': 'LA01_N_CC', 'SKIQ-X4_net': 'FMC_40M_EN', 'HTG_name': 'FMC_A_LA[1]_CC_N', 'number': 'D9', 'HTG_description': 'User Defined I/O (clock capable)', 'SKIQ-X4_description': 'user defined signal on bank A (clock capable)'}","{'HTG_fpga_pin': 'AC8', 'SKIQ-X4_name': 'GBT_CLK0_M2C_P', 'SKIQ-X4_net': 'GBT_CLK0_M2C.DP', 'HTG_name': 'FMC_A_GBTCLK[0]_M2C_P', 'number': 'D4', 'HTG_description': 'Serial I/O Clock: Mezzanine to Carrier', 'SKIQ-X4_description': 'gigabit transceiver clock'}","{'HTG_fpga_pin': 'AC7', 'SKIQ-X4_name': 'GBT_CLK0_M2C_N', 'SKIQ-X4_net': 'GBT_CLK0_M2C.DN', 'HTG_name': 'FMC_A_GBTCLK[0]_M2C_N', 'number': 'D5', 'HTG_description': 'Serial I/O Clock: Mezzanine to Carrier', 'SKIQ-X4_description': 'gigabit transceiver clock'}","{'HTG_fpga_pin': 'NC', 'SKIQ-X4_name': 'PG_C2M', 'SKIQ-X4_net': 'PG_C2M', 'HTG_name': 'NC', 'number': 'D1', 'HTG_description': 'NC', 'SKIQ-X4_description': 'power good host to mezzanine'}"
