arch                    	circuit	script_params	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_revision          	vpr_status	hostname                           	rundir                                                                                                                                           	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	routed_wirelength	total_nets_routed	total_connections_routed	total_heap_pushes	total_heap_pops	logic_block_area_total	logic_block_area_used	routing_area_total	routing_area_per_tile	crit_path_route_success_iteration	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_route_time
soft_fpu_arch_timing.xml	bfly.v 	common       	227.72               	     	3.67           	165780      	60       	87.22         	-1          	-1          	85992      	-1      	-1         	6856   	193   	-1          	-1      	v8.0.0-1603-g6c2a712a0	success   	betzgrp-wintermute.eecg.utoronto.ca	/home/kmurray/trees/vtr3/vtr_flow/tasks/regression_tests/vtr_reg_weekly/vtr_reg_fpu_soft_logic_arch/run007/soft_fpu_arch_timing.xml/bfly.v/common	371044     	193               	64                 	23996              	24060                	1                 	18159               	7113                  	85          	85           	7225             	clb                      	auto       	4.85     	229576               	99.06     	34.9974       	-17204.8            	-34.9974            	377103           	185156           	511027                  	54906914         	6524451        	1.579e+07             	1.57144e+07          	1.73164e+07       	2396.73              	43                               	37.5946            	37.5946                                           	-18163.7 	-37.5946 	-52.2272	-0.0851 	15.43               
soft_fpu_arch_timing.xml	bgm.v  	common       	1381.80              	     	25.53          	397372      	60       	677.97        	-1          	-1          	198084     	-1      	-1         	17930  	257   	-1          	-1      	v8.0.0-1603-g6c2a712a0	success   	betzgrp-wintermute.eecg.utoronto.ca	/home/kmurray/trees/vtr3/vtr_flow/tasks/regression_tests/vtr_reg_weekly/vtr_reg_fpu_soft_logic_arch/run007/soft_fpu_arch_timing.xml/bgm.v/common 	941704     	257               	32                 	62096              	62128                	1                 	47778               	18219                 	136         	136          	18496            	clb                      	auto       	15.84    	598700               	581.34    	40.6175       	-42909.1            	-40.6175            	971247           	340469           	1011134                 	105591814        	12709686       	4.11556e+07           	4.1096e+07           	4.47194e+07       	2417.79              	31                               	43.4142            	43.4142                                           	-45610.5 	-43.4142 	-79.3117	-0.0851 	32.62               
soft_fpu_arch_timing.xml	dscg.v 	common       	218.88               	     	3.44           	166640      	60       	88.72         	-1          	-1          	85520      	-1      	-1         	6510   	129   	-1          	-1      	v8.0.0-1603-g6c2a712a0	success   	betzgrp-wintermute.eecg.utoronto.ca	/home/kmurray/trees/vtr3/vtr_flow/tasks/regression_tests/vtr_reg_weekly/vtr_reg_fpu_soft_logic_arch/run007/soft_fpu_arch_timing.xml/dscg.v/common	362464     	129               	64                 	22497              	22561                	1                 	17043               	6703                  	83          	83           	6889             	clb                      	auto       	4.58     	211488               	92.08     	35.727        	-15025.3            	-35.727             	353851           	155280           	452404                  	49831959         	5827141        	1.50382e+07           	1.49214e+07          	1.65016e+07       	2395.36              	37                               	38.6815            	38.6815                                           	-15914.7 	-38.6815 	-48.0364	-0.0851 	13.31               
soft_fpu_arch_timing.xml	fir.v  	common       	203.98               	     	2.91           	147132      	59       	80.93         	-1          	-1          	81552      	-1      	-1         	6565   	161   	-1          	-1      	v8.0.0-1603-g6c2a712a0	success   	betzgrp-wintermute.eecg.utoronto.ca	/home/kmurray/trees/vtr3/vtr_flow/tasks/regression_tests/vtr_reg_weekly/vtr_reg_fpu_soft_logic_arch/run007/soft_fpu_arch_timing.xml/fir.v/common 	364492     	161               	32                 	22903              	22935                	1                 	17506               	6758                  	84          	84           	7056             	clb                      	auto       	5.02     	203899               	85.99     	34.467        	-14743.1            	-34.467             	343991           	161443           	448499                  	46795749         	5672656        	1.54118e+07           	1.50474e+07          	1.69066e+07       	2396.05              	35                               	37.3323            	37.3323                                           	-15630.1 	-37.3323 	-51.5873	-0.0851 	12.19               
soft_fpu_arch_timing.xml	mm3.v  	common       	111.52               	     	1.48           	107028      	60       	41.07         	-1          	-1          	67068      	-1      	-1         	4687   	193   	-1          	-1      	v8.0.0-1603-g6c2a712a0	success   	betzgrp-wintermute.eecg.utoronto.ca	/home/kmurray/trees/vtr3/vtr_flow/tasks/regression_tests/vtr_reg_weekly/vtr_reg_fpu_soft_logic_arch/run007/soft_fpu_arch_timing.xml/mm3.v/common 	291816     	193               	32                 	16466              	16498                	1                 	12558               	4912                  	71          	71           	5041             	clb                      	auto       	3.39     	144472               	47.19     	35.7479       	-10616.6            	-35.7479            	243643           	107135           	300026                  	30691050         	3729034        	1.09126e+07           	1.0743e+07           	1.20254e+07       	2385.52              	26                               	38.366             	38.366                                            	-11248.8 	-38.366  	-30.5555	-0.0851 	7.10                
soft_fpu_arch_timing.xml	ode.v  	common       	89.14                	     	1.44           	108120      	59       	31.97         	-1          	-1          	53756      	-1      	-1         	4036   	130   	-1          	-1      	v8.0.0-1603-g6c2a712a0	success   	betzgrp-wintermute.eecg.utoronto.ca	/home/kmurray/trees/vtr3/vtr_flow/tasks/regression_tests/vtr_reg_weekly/vtr_reg_fpu_soft_logic_arch/run007/soft_fpu_arch_timing.xml/ode.v/common 	230240     	130               	72                 	14268              	14340                	1                 	10622               	4238                  	66          	66           	4356             	clb                      	auto       	2.75     	124480               	35.73     	33.234        	-11156.3            	-33.234             	208591           	94664            	268114                  	28283104         	3422889        	9.38847e+06           	9.25095e+06          	1.03689e+07       	2380.36              	33                               	36.0724            	36.0724                                           	-11724.5 	-36.0724 	-62.8441	-0.0851 	6.95                
soft_fpu_arch_timing.xml	syn2.v 	common       	251.89               	     	4.75           	187236      	60       	107.19        	-1          	-1          	90592      	-1      	-1         	7226   	161   	-1          	-1      	v8.0.0-1603-g6c2a712a0	success   	betzgrp-wintermute.eecg.utoronto.ca	/home/kmurray/trees/vtr3/vtr_flow/tasks/regression_tests/vtr_reg_weekly/vtr_reg_fpu_soft_logic_arch/run007/soft_fpu_arch_timing.xml/syn2.v/common	386644     	161               	128                	25115              	25243                	1                 	19176               	7515                  	88          	88           	7744             	clb                      	auto       	5.27     	238778               	100.95    	36.1887       	-19539.1            	-36.1887            	392464           	188900           	531400                  	55404964         	6720407        	1.69521e+07           	1.65624e+07          	1.85753e+07       	2398.67              	42                               	38.634             	38.634                                            	-20661.3 	-38.634  	-37.6131	-0.0851 	15.57               
