// Seed: 1531640061
module module_0 (
    output tri0 id_0,
    input tri id_1,
    output wor id_2,
    output wire id_3,
    id_5 id_6
);
  assign id_2 = 1 != 1;
  parameter id_7 = -1;
  assign module_1.id_4 = 0;
  logic id_8;
endmodule
module module_1 (
    output wor id_0,
    output tri0 id_1,
    input supply0 id_2,
    input supply0 id_3,
    input wand id_4,
    output wand id_5,
    input tri0 id_6,
    input tri0 id_7,
    output wor id_8,
    output tri id_9,
    output tri0 id_10,
    input supply0 id_11,
    output supply1 id_12
);
  logic id_14;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_12,
      id_9
  );
endmodule
