Running: xsim.dir/Week3Verilog_behav/xsimk -simmode gui -wdb Week3Verilog_behav.wdb -simrunnum 0 -socket 43015
Design successfully loaded
Design Loading Memory Usage: 33332 KB (Peak: 33452 KB)
Design Loading CPU Usage: 10 ms
Simulation completed
Simulation Memory Usage: 115068 KB (Peak: 172600 KB)
Simulation CPU Usage: 20 ms
