uvmf:
  interfaces:
    "decode_in":
      clock: clock
      reset: reset
      reset_assertion_level: 'True'
      hdl_typedefs:
      - name: op_t
        type: enum bit [3:0] {ADD=4'b0001, AND=4'b0101, NOT=4'b1001, LD=4'b0010, LDR=4'b0110, LDI=4'b1010, LEA=4'b1110, ST=4'b0011, STR=4'b0111, STI=4'b1011, BR=4'b0000, JMP=4'b1100}
      - name: reg_t
        type: bit [2:0]
      - name: baser_t
        type: bit [2:0]
      - name: pcoffset9_t
        type: bit [8:0]
      - name: pcoffset6_t
        type: bit [5:0]
      - name: imm5_t
        type: bit [4:0]
      - name: n_t
        type: bit
      - name: z_t
        type: bit
      - name: p_t
        type: bit
      ports:
      - dir: output
        name: enable_decode
        reset_value: '''b0'
        width: '1'
      - dir: output
        name: instr_dout
        reset_value: '''b0'
        width: '16'
      - dir: output
        name: npc_in
        reset_value: '''b0'
        width: '16'
      - dir: output
        name: psr
        reset_value: '''b0'
        width: '4'
      transaction_vars:
      - name: npc_in
        type: bit [15:0]
        isrand: 'True'
        iscompare: 'True'
      - name: instr_dout
        type: bit [15:0]
        isrand: 'True'
        iscompare: 'True'
      - name: start_time
        type: time
        isrand: 'False'
        iscompare: 'False'
      - name: end_time
        type: time
        isrand: 'False'
        iscompare: 'False'
      - name: psr
        type: bit [3:0]
        isrand: 'True'
        iscompare: 'True'
      - name: enable_decode
        type: bit
        isrand: 'True'
        iscompare: 'True'
