Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon May 29 22:39:36 2023
| Host         : srv-tp04 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file processor_control_sets_placed.rpt
| Design       : processor
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            1 |
|     14 |            1 |
|    16+ |           12 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             122 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             178 |           30 |
| Yes          | No                    | No                     |              16 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+---------------+----------------------+------------------+----------------+
|         Clock Signal        | Enable Signal |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+-----------------------------+---------------+----------------------+------------------+----------------+
|  CLK_IBUF_BUFG              |               | piplidi/B_out_reg[7] |                1 |              8 |
|  CLK_IBUF_BUFG              |               | piplidi/OP_li_alea1  |                1 |             14 |
|  pipmemre/B_out_reg[7]_1[0] |               | RST_IBUF             |                2 |             16 |
|  pipdiex/B_out_reg[7]_1[0]  |               |                      |                4 |             16 |
|  pipmemre/B_out_reg[7]_2[0] |               | RST_IBUF             |                3 |             16 |
|  pipmemre/B_out_reg[7]_0[0] |               | RST_IBUF             |                4 |             16 |
|  pipmemre/B_out_reg[7]_3[0] |               | RST_IBUF             |                2 |             16 |
|  pipmemre/B_out_reg[7]_4[0] |               | RST_IBUF             |                3 |             16 |
|  pipmemre/B_out_reg[7]_5[0] |               | RST_IBUF             |                2 |             16 |
|  pipmemre/E[0]              |               | RST_IBUF             |                2 |             16 |
|  pipmemre/C_out_reg[7][0]   |               | RST_IBUF             |                4 |             16 |
|  CLK_IBUF_BUFG              | pipdiex/E[0]  |                      |                3 |             16 |
|  CLK_IBUF_BUFG              |               | pipdiex/A_di_alea1   |                6 |             28 |
|  CLK_IBUF_BUFG              |               |                      |               14 |            106 |
+-----------------------------+---------------+----------------------+------------------+----------------+


