{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713284430104 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713284430104 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 16 10:20:29 2024 " "Processing started: Tue Apr 16 10:20:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713284430104 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1713284430104 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1713284430104 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1713284430645 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1713284430645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_with_carry_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file add_with_carry_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_with_carry_32bit " "Found entity 1: add_with_carry_32bit" {  } { { "add_with_carry_32bit.v" "" { Text "D:/Logica programable/ALU/add_with_carry_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713284440919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713284440919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "D:/Logica programable/ALU/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713284440919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713284440919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file add_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_32bit " "Found entity 1: add_32bit" {  } { { "add_32bit.v" "" { Text "D:/Logica programable/ALU/add_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713284440925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713284440925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file and_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "and_gate.v" "" { Text "D:/Logica programable/ALU/and_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713284440925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713284440925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ands_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file ands_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ands_32bit " "Found entity 1: ands_32bit" {  } { { "ands_32bit.v" "" { Text "D:/Logica programable/ALU/ands_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713284440930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713284440930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_compare.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_compare " "Found entity 1: bit_compare" {  } { { "bit_compare.v" "" { Text "D:/Logica programable/ALU/bit_compare.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713284440933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713284440933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmp_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cmp_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmp_32bit " "Found entity 1: cmp_32bit" {  } { { "cmp_32bit.v" "" { Text "D:/Logica programable/ALU/cmp_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713284440933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713284440933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_32bit " "Found entity 1: multiplier_32bit" {  } { { "multiplier_32bit.v" "" { Text "D:/Logica programable/ALU/multiplier_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713284440941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713284440941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file or_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate " "Found entity 1: or_gate" {  } { { "or_gate.v" "" { Text "D:/Logica programable/ALU/or_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713284440941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713284440941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orrs_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file orrs_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 orrs_32bit " "Found entity 1: orrs_32bit" {  } { { "orrs_32bit.v" "" { Text "D:/Logica programable/ALU/orrs_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713284440949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713284440949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complement_to_two.v 1 1 " "Found 1 design units, including 1 entities, in source file complement_to_two.v" { { "Info" "ISGN_ENTITY_NAME" "1 complement_to_two " "Found entity 1: complement_to_two" {  } { { "complement_to_two.v" "" { Text "D:/Logica programable/ALU/complement_to_two.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713284440951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713284440951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rsbs_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file rsbs_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 rsbs_32bit " "Found entity 1: rsbs_32bit" {  } { { "rsbs_32bit.v" "" { Text "D:/Logica programable/ALU/rsbs_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713284440951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713284440951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_subtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file full_subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_subtractor " "Found entity 1: full_subtractor" {  } { { "full_subtractor.v" "" { Text "D:/Logica programable/ALU/full_subtractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713284440951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713284440951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file subtractor_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor_32bit " "Found entity 1: subtractor_32bit" {  } { { "subtractor_32bit.v" "" { Text "D:/Logica programable/ALU/subtractor_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713284440958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713284440958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_32bit " "Found entity 1: sub_32bit" {  } { { "sub_32bit.v" "" { Text "D:/Logica programable/ALU/sub_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713284440962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713284440962 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(58) " "Verilog HDL warning at alu.v(58): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "D:/Logica programable/ALU/alu.v" 58 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1713284440962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/Logica programable/ALU/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713284440962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713284440962 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALUU.v(23) " "Verilog HDL warning at ALUU.v(23): extended using \"x\" or \"z\"" {  } { { "ALUU.v" "" { Text "D:/Logica programable/ALU/ALUU.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1713284440966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluu.v 1 1 " "Found 1 design units, including 1 entities, in source file aluu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUU " "Found entity 1: ALUU" {  } { { "ALUU.v" "" { Text "D:/Logica programable/ALU/ALUU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713284440966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713284440966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ALU " "Found entity 1: tb_ALU" {  } { { "tb_ALU.v" "" { Text "D:/Logica programable/ALU/tb_ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713284440966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713284440966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "D:/Logica programable/ALU/ProgramCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713284440973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713284440973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file programmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramMemory " "Found entity 1: ProgramMemory" {  } { { "ProgramMemory.v" "" { Text "D:/Logica programable/ALU/ProgramMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713284440974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713284440974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "D:/Logica programable/ALU/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713284440976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713284440976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_add_with_carry_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_add_with_carry_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_add_with_carry_32bit " "Found entity 1: tb_add_with_carry_32bit" {  } { { "tb_add_with_carry_32bit.v" "" { Text "D:/Logica programable/ALU/tb_add_with_carry_32bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713284440976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713284440976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_gate_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate_tb " "Found entity 1: and_gate_tb" {  } { { "and_gate_tb.v" "" { Text "D:/Logica programable/ALU/and_gate_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713284440983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713284440983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orrs_32bit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file orrs_32bit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 orrs_32bit_tb " "Found entity 1: orrs_32bit_tb" {  } { { "orrs_32bit_tb.v" "" { Text "D:/Logica programable/ALU/orrs_32bit_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713284440983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713284440983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rsbs_32bit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rsbs_32bit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rsbs_32bit_tb " "Found entity 1: rsbs_32bit_tb" {  } { { "rsbs_32bit_tb.v" "" { Text "D:/Logica programable/ALU/rsbs_32bit_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713284440990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713284440990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_subtractor_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_subtractor_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_subtractor_32bit " "Found entity 1: testbench_subtractor_32bit" {  } { { "testbench_subtractor_32bit.v" "" { Text "D:/Logica programable/ALU/testbench_subtractor_32bit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713284440990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713284440990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_multiplier_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_multiplier_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_multiplier_32bit " "Found entity 1: testbench_multiplier_32bit" {  } { { "testbench_multiplier_32bit.v" "" { Text "D:/Logica programable/ALU/testbench_multiplier_32bit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713284440994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713284440994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ProgramCounter " "Found entity 1: testbench_ProgramCounter" {  } { { "testbench_ProgramCounter.v" "" { Text "D:/Logica programable/ALU/testbench_ProgramCounter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713284440998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713284440998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_programmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_programmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ProgramMemory " "Found entity 1: testbench_ProgramMemory" {  } { { "testbench_ProgramMemory.v" "" { Text "D:/Logica programable/ALU/testbench_ProgramMemory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713284440998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713284440998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_CPU " "Found entity 1: testbench_CPU" {  } { { "testbench_CPU.v" "" { Text "D:/Logica programable/ALU/testbench_CPU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713284440998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713284440998 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1713284441072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:pc " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:pc\"" {  } { { "CPU.v" "pc" { Text "D:/Logica programable/ALU/CPU.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713284441091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramMemory ProgramMemory:program_memory " "Elaborating entity \"ProgramMemory\" for hierarchy \"ProgramMemory:program_memory\"" {  } { { "CPU.v" "program_memory" { Text "D:/Logica programable/ALU/CPU.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713284441145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_unit " "Elaborating entity \"alu\" for hierarchy \"alu:alu_unit\"" {  } { { "CPU.v" "alu_unit" { Text "D:/Logica programable/ALU/CPU.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713284441186 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cout alu.v(26) " "Verilog HDL Always Construct warning at alu.v(26): inferring latch(es) for variable \"cout\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "D:/Logica programable/ALU/alu.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713284441193 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout alu.v(26) " "Inferred latch for \"cout\" at alu.v(26)" {  } { { "alu.v" "" { Text "D:/Logica programable/ALU/alu.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713284441193 "|alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_with_carry_32bit alu:alu_unit\|add_with_carry_32bit:adder " "Elaborating entity \"add_with_carry_32bit\" for hierarchy \"alu:alu_unit\|add_with_carry_32bit:adder\"" {  } { { "alu.v" "adder" { Text "D:/Logica programable/ALU/alu.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713284441197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder alu:alu_unit\|add_with_carry_32bit:adder\|full_adder:fa0 " "Elaborating entity \"full_adder\" for hierarchy \"alu:alu_unit\|add_with_carry_32bit:adder\|full_adder:fa0\"" {  } { { "add_with_carry_32bit.v" "fa0" { Text "D:/Logica programable/ALU/add_with_carry_32bit.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713284441197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ands_32bit alu:alu_unit\|ands_32bit:ander " "Elaborating entity \"ands_32bit\" for hierarchy \"alu:alu_unit\|ands_32bit:ander\"" {  } { { "alu.v" "ander" { Text "D:/Logica programable/ALU/alu.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713284441210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate alu:alu_unit\|ands_32bit:ander\|and_gate:and_loop\[0\].ag " "Elaborating entity \"and_gate\" for hierarchy \"alu:alu_unit\|ands_32bit:ander\|and_gate:and_loop\[0\].ag\"" {  } { { "ands_32bit.v" "and_loop\[0\].ag" { Text "D:/Logica programable/ALU/ands_32bit.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713284441210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orrs_32bit alu:alu_unit\|orrs_32bit:orer " "Elaborating entity \"orrs_32bit\" for hierarchy \"alu:alu_unit\|orrs_32bit:orer\"" {  } { { "alu.v" "orer" { Text "D:/Logica programable/ALU/alu.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713284441226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate alu:alu_unit\|orrs_32bit:orer\|or_gate:or_loop\[0\].og " "Elaborating entity \"or_gate\" for hierarchy \"alu:alu_unit\|orrs_32bit:orer\|or_gate:or_loop\[0\].og\"" {  } { { "orrs_32bit.v" "or_loop\[0\].og" { Text "D:/Logica programable/ALU/orrs_32bit.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713284441229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rsbs_32bit alu:alu_unit\|rsbs_32bit:rsber " "Elaborating entity \"rsbs_32bit\" for hierarchy \"alu:alu_unit\|rsbs_32bit:rsber\"" {  } { { "alu.v" "rsber" { Text "D:/Logica programable/ALU/alu.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713284441242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complement_to_two alu:alu_unit\|rsbs_32bit:rsber\|complement_to_two:negation " "Elaborating entity \"complement_to_two\" for hierarchy \"alu:alu_unit\|rsbs_32bit:rsber\|complement_to_two:negation\"" {  } { { "rsbs_32bit.v" "negation" { Text "D:/Logica programable/ALU/rsbs_32bit.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713284441242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor_32bit alu:alu_unit\|subtractor_32bit:subber " "Elaborating entity \"subtractor_32bit\" for hierarchy \"alu:alu_unit\|subtractor_32bit:subber\"" {  } { { "alu.v" "subber" { Text "D:/Logica programable/ALU/alu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713284441242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_subtractor alu:alu_unit\|subtractor_32bit:subber\|full_subtractor:fs0 " "Elaborating entity \"full_subtractor\" for hierarchy \"alu:alu_unit\|subtractor_32bit:subber\|full_subtractor:fs0\"" {  } { { "subtractor_32bit.v" "fs0" { Text "D:/Logica programable/ALU/subtractor_32bit.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713284441242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_32bit alu:alu_unit\|multiplier_32bit:muler " "Elaborating entity \"multiplier_32bit\" for hierarchy \"alu:alu_unit\|multiplier_32bit:muler\"" {  } { { "alu.v" "muler" { Text "D:/Logica programable/ALU/alu.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1713284441261 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adder_output multiplier_32bit.v(10) " "Verilog HDL Always Construct warning at multiplier_32bit.v(10): inferring latch(es) for variable \"adder_output\", which holds its previous value in one or more paths through the always construct" {  } { { "multiplier_32bit.v" "" { Text "D:/Logica programable/ALU/multiplier_32bit.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713284441267 "|multiplier_32bit"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1713284441463 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Logica programable/ALU/output_files/alu.map.smsg " "Generated suppressed messages file D:/Logica programable/ALU/output_files/alu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1713284441506 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713284441519 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 16 10:20:41 2024 " "Processing ended: Tue Apr 16 10:20:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713284441519 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713284441519 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713284441519 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1713284441519 ""}
