set_property IOSTANDARD LVCMOS18 [get_ports CLK]
set_property PACKAGE_PIN V5 [get_ports CLK]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets CLK_IBUF]
set_property IOSTANDARD LVCMOS18 [get_ports MR]
set_property PACKAGE_PIN T4 [get_ports MR]
set_property IOSTANDARD LVCMOS18 [get_ports Load_]
set_property PACKAGE_PIN V6 [get_ports Load_]
set_property IOSTANDARD LVCMOS18 [get_ports EN]
set_property PACKAGE_PIN T5 [get_ports EN]
set_property IOSTANDARD LVCMOS18 [get_ports UpDown]
set_property PACKAGE_PIN T6 [get_ports UpDown]
set_property IOSTANDARD LVCMOS18 [get_ports D]
set_property PACKAGE_PIN V7 [get_ports D[3]]
set_property PACKAGE_PIN R8 [get_ports D[2]]
set_property PACKAGE_PIN U9 [get_ports D[1]]
set_property PACKAGE_PIN T9 [get_ports D[0]]
set_property IOSTANDARD LVCMOS18 [get_ports CO]
set_property PACKAGE_PIN V10 [get_ports CO]
set_property IOSTANDARD LVCMOS18 [get_ports Q]
set_property PACKAGE_PIN T15 [get_ports Q[3]]
set_property PACKAGE_PIN V16 [get_ports Q[2]]
set_property PACKAGE_PIN T16 [get_ports Q[1]]
set_property PACKAGE_PIN V17 [get_ports Q[0]]