INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD_lab/assignment -minor q13/assignment -minor q13.srcs/sources_1/new/q13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module q13
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD_lab/assignment -minor q13/assignment -minor q13.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
