{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 00:23:37 2019 " "Info: Processing started: Wed Oct 16 00:23:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DedoNoQuartusEGritaria -c DedoNoQuartusEGritaria " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DedoNoQuartusEGritaria -c DedoNoQuartusEGritaria" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 Control_Unit.v(118) " "Warning (10229): Verilog HDL Expression warning at Control_Unit.v(118): truncated literal to match 6 bits" {  } { { "Control_Unit.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 118 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET Control_Unit.v(11) " "Info (10281): Verilog HDL Declaration information at Control_Unit.v(11): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "Control_Unit.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "overflow OVERFLOW Control_Unit.v(10) " "Info (10281): Verilog HDL Declaration information at Control_Unit.v(10): object \"overflow\" differs only in case from object \"OVERFLOW\" in the same scope" {  } { { "Control_Unit.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Info: Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Control_Unit.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux10.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux10.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux10 " "Info: Found entity 1: mux10" {  } { { "mux10.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/mux10.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 uc " "Info: Found entity 1: uc" {  } { { "uc.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/uc.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Info: Found entity 1: mux8" {  } { { "Mux8.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux8.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux9.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux9.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux9 " "Info: Found entity 1: mux9" {  } { { "Mux9.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux9.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Info: Found entity 1: mux2" {  } { { "Mux2.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux6.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux6 " "Info: Found entity 1: mux6" {  } { { "Mux6.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux6.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux7.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux7.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux7 " "Info: Found entity 1: mux7" {  } { { "Mux7.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Mux7.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file processador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Info: Found entity 1: Processador" {  } { { "Processador.bdf" "" { Schematic "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/Processador.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signalextend16to32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file signalextend16to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignalExtend16to32 " "Info: Found entity 1: SignalExtend16to32" {  } { { "SignalExtend16to32.v" "" { Text "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/SignalExtend16to32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "SignalExtend16to32 " "Info: Elaborating entity \"SignalExtend16to32\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/DedoNoQuartusEGritaria.map.smsg " "Info: Generated suppressed messages file D:/Users/erick/Projetos/CC-UFPE/Hardware/Projeto/Arquivos de Projeto do Quartus 9.2/DedoNoQuartusEGritaria.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Info: Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Info: Implemented 16 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Info: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 00:23:38 2019 " "Info: Processing ended: Wed Oct 16 00:23:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
