[options]
mode bmc
depth 20

[engines]
smtbmc

[script]
# 读取并综合多个 Verilog 文件
read_verilog vscale_csr_addr_map.vh
read_verilog vscale_ctrl_constants.vh
read_verilog vscale_hasti_constants.vh
read_verilog vscale_multicore_constants.vh
read_verilog rv32_opcodes.vh
read_verilog vscale_sim_top_unmod.v

# 选择顶层模块
prep -top vscale_sim_top_unmod
synth -top vscale_sim_top_unmod

[files]
vscale_csr_addr_map.vh
vscale_ctrl_constants.vh
vscale_hasti_constants.vh
vscale_multicore_constants.vh
rv32_opcodes.vh
vscale_sim_top_unmod.v


