<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ProcesadorMonociclo.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_ProcesadorMonociclo_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_ProcesadorMonociclo_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TB_ProcesadorMonociclo_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_ProcesadorMonociclo_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_RF_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1461886784" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1461886784">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461886427" xil_pn:in_ck="8472715898459509198" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1461886427">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="Adder.vhd"/>
      <outfile xil_pn:name="Adder_TB.vhd"/>
      <outfile xil_pn:name="Alu_TB.vhd"/>
      <outfile xil_pn:name="IM.vhd"/>
      <outfile xil_pn:name="IM_TB.vhd"/>
      <outfile xil_pn:name="Mux.vhd"/>
      <outfile xil_pn:name="Mux_TB.vhd"/>
      <outfile xil_pn:name="NPC.vhd"/>
      <outfile xil_pn:name="NPC_TB.vhd"/>
      <outfile xil_pn:name="Procesador.vhd"/>
      <outfile xil_pn:name="Register_file.vhd"/>
      <outfile xil_pn:name="Seu.vhd"/>
      <outfile xil_pn:name="Seu_TB.vhd"/>
      <outfile xil_pn:name="TB_ProcesadorMonociclo.vhd"/>
      <outfile xil_pn:name="TB_RF.vhd"/>
      <outfile xil_pn:name="UC_TB.vhd"/>
      <outfile xil_pn:name="UnidadControl.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1461886784" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8513323096673700416" xil_pn:start_ts="1461886784">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461886785" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2996654996250916798" xil_pn:start_ts="1461886784">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461886436" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="154813534283153013" xil_pn:start_ts="1461886436">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1461886436" xil_pn:in_ck="8472715898459509198" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1461886436">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="Adder.vhd"/>
      <outfile xil_pn:name="Adder_TB.vhd"/>
      <outfile xil_pn:name="Alu_TB.vhd"/>
      <outfile xil_pn:name="IM.vhd"/>
      <outfile xil_pn:name="IM_TB.vhd"/>
      <outfile xil_pn:name="Mux.vhd"/>
      <outfile xil_pn:name="Mux_TB.vhd"/>
      <outfile xil_pn:name="NPC.vhd"/>
      <outfile xil_pn:name="NPC_TB.vhd"/>
      <outfile xil_pn:name="Procesador.vhd"/>
      <outfile xil_pn:name="Register_file.vhd"/>
      <outfile xil_pn:name="Seu.vhd"/>
      <outfile xil_pn:name="Seu_TB.vhd"/>
      <outfile xil_pn:name="TB_ProcesadorMonociclo.vhd"/>
      <outfile xil_pn:name="TB_RF.vhd"/>
      <outfile xil_pn:name="UC_TB.vhd"/>
      <outfile xil_pn:name="UnidadControl.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1461886794" xil_pn:in_ck="8472715898459509198" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3840638091775197854" xil_pn:start_ts="1461886785">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TB_ProcesadorMonociclo_beh.prj"/>
      <outfile xil_pn:name="TB_ProcesadorMonociclo_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1461886795" xil_pn:in_ck="-6077292836459722567" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6807352474953060433" xil_pn:start_ts="1461886794">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TB_ProcesadorMonociclo_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
