//
//Written by GowinSynthesis
//Tool Version "V1.9.9.01 (64-bit)"
//Fri Apr 11 07:42:36 2025

//Source file index table:
//file0 "\C:/Users/GuilhermeY/Github/GowinFPGA/GowinProjects/Neo_Data_acquisition_ADC/src/ADC_module.v"
//file1 "\C:/Users/GuilhermeY/Github/GowinFPGA/GowinProjects/Neo_Data_acquisition_ADC/src/fifo_adc.v"
//file2 "\C:/Users/GuilhermeY/Github/GowinFPGA/GowinProjects/Neo_Data_acquisition_ADC/src/gowin_rpll/gowin_rpll.v"
//file3 "\C:/Users/GuilhermeY/Github/GowinFPGA/GowinProjects/Neo_Data_acquisition_ADC/src/gowin_rpll/gowin_rpll_27_to_60.v"
//file4 "\C:/Users/GuilhermeY/Github/GowinFPGA/GowinProjects/Neo_Data_acquisition_ADC/src/gowin_rpll_27_to_84.v"
//file5 "\C:/Users/GuilhermeY/Github/GowinFPGA/GowinProjects/Neo_Data_acquisition_ADC/src/Neo_PSRAM.v"
//file6 "\C:/Users/GuilhermeY/Github/GowinFPGA/GowinProjects/Neo_Data_acquisition_ADC/src/Neo_TOP.v"
//file7 "\C:/Users/GuilhermeY/Github/GowinFPGA/GowinProjects/Neo_Data_acquisition_ADC/src/ping_pong_buffer.v"
//file8 "\C:/Users/GuilhermeY/Github/GowinFPGA/GowinProjects/Neo_Data_acquisition_ADC/src/Sync_Debouncer.v"
//file9 "\C:/Users/GuilhermeY/Github/GowinFPGA/GowinProjects/Neo_Data_acquisition_ADC/src/UART.v"
`timescale 100 ps/100 ps
module gowin_rpll (
  sys_clk_d,
  clk_PSRAM,
  clk_ADC_d
)
;
input sys_clk_d;
output clk_PSRAM;
output clk_ADC_d;
wire clkoutp_o;
wire clkoutd3_o;
wire lock_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk_PSRAM),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clk_ADC_d),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(lock_o),
    .CLKIN(sys_clk_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW1NZ-1";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=6;
defparam rpll_inst.FBDIV_SEL=19;
defparam rpll_inst.FCLKIN="27";
defparam rpll_inst.IDIV_SEL=8;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* gowin_rpll */
module memory_driver (
  qpi_on_Z,
  quad_start_mcu,
  spi_start,
  burst_mode,
  n107_5,
  fifo_empty,
  clk_PSRAM,
  address,
  data_in_0,
  data_in_1,
  data_in_2,
  data_in_3,
  data_in_4,
  data_in_5,
  data_in_6,
  data_in_7,
  data_in_8,
  data_in_9,
  data_in_10,
  data_in_11,
  data_in_14,
  data_in_15,
  mem_sio_in,
  read_write,
  step,
  fifo_rd_Z,
  prev_ended,
  ended,
  mem_ce_d,
  n28_6,
  n27_6,
  n26_6,
  mem_sio_0_12,
  n29_8,
  endcommand_4,
  data_out_Z
)
;
input qpi_on_Z;
input quad_start_mcu;
input spi_start;
input burst_mode;
input n107_5;
input fifo_empty;
input clk_PSRAM;
input [22:1] address;
input data_in_0;
input data_in_1;
input data_in_2;
input data_in_3;
input data_in_4;
input data_in_5;
input data_in_6;
input data_in_7;
input data_in_8;
input data_in_9;
input data_in_10;
input data_in_11;
input data_in_14;
input data_in_15;
input [3:0] mem_sio_in;
input [1:0] read_write;
input [2:0] step;
output fifo_rd_Z;
output prev_ended;
output ended;
output mem_ce_d;
output n28_6;
output n27_6;
output n26_6;
output mem_sio_0_12;
output n29_8;
output endcommand_4;
output [15:0] data_out_Z;
wire n549_4;
wire n550_4;
wire n551_4;
wire n552_4;
wire n553_4;
wire n554_4;
wire n1003_3;
wire n512_3;
wire n616_3;
wire n633_3;
wire data_write_15_9;
wire reading_8;
wire writing_8;
wire burst_counter_6_8;
wire n621_15;
wire n621_17;
wire n661_14;
wire n701_14;
wire n444_12;
wire n283_14;
wire n285_12;
wire n287_12;
wire n289_12;
wire n291_12;
wire n293_12;
wire n295_12;
wire n446_10;
wire n548_7;
wire n549_5;
wire n550_5;
wire n552_5;
wire n1003_4;
wire n512_4;
wire n512_5;
wire n512_6;
wire n633_4;
wire n633_5;
wire mem_sio_0_6;
wire mem_sio_0_7;
wire data_write_15_10;
wire data_write_15_12;
wire reading_9;
wire writing_9;
wire burst_counter_6_9;
wire burst_counter_6_11;
wire n621_18;
wire n621_19;
wire n621_20;
wire n621_21;
wire n661_15;
wire n661_16;
wire n661_17;
wire n701_15;
wire n701_16;
wire n701_17;
wire n283_15;
wire n287_13;
wire n548_10;
wire n512_7;
wire n512_8;
wire n512_9;
wire n512_10;
wire n512_11;
wire mem_sio_0_8;
wire reading_10;
wire burst_counter_6_12;
wire burst_counter_6_13;
wire n621_22;
wire n621_23;
wire n621_24;
wire n621_25;
wire n661_18;
wire n661_19;
wire n661_20;
wire n701_18;
wire n701_19;
wire n701_20;
wire n701_21;
wire n512_13;
wire n512_14;
wire n512_15;
wire burst_counter_6_14;
wire n621_26;
wire n661_21;
wire n661_22;
wire n701_22;
wire n661_23;
wire n548_13;
wire n548_15;
wire n512_17;
wire burst_counter_6_16;
wire n616_6;
wire data_write_15_14;
wire n551_7;
wire mem_sio_0_14;
wire mem_sio_0_16;
wire n515_6;
wire n553_7;
wire n594_3;
wire n595_3;
wire n596_3;
wire n634_3;
wire reading;
wire writing;
wire n41_6;
wire [22:1] address_reg;
wire [5:0] counter;
wire [0:0] mem_sio_reg;
wire [15:0] data_write;
wire [6:0] burst_counter;
wire VCC;
wire GND;
  LUT4 n549_s1 (
    .F(n549_4),
    .I0(counter[4]),
    .I1(n549_5),
    .I2(counter[5]),
    .I3(qpi_on_Z) 
);
defparam n549_s1.INIT=16'h7800;
  LUT3 n550_s1 (
    .F(n550_4),
    .I0(counter[4]),
    .I1(n549_5),
    .I2(n550_5) 
);
defparam n550_s1.INIT=8'h60;
  LUT3 n551_s1 (
    .F(n551_4),
    .I0(n548_13),
    .I1(n551_7),
    .I2(counter[3]) 
);
defparam n551_s1.INIT=8'h14;
  LUT4 n552_s1 (
    .F(n552_4),
    .I0(mem_ce_d),
    .I1(n552_5),
    .I2(counter[2]),
    .I3(n550_5) 
);
defparam n552_s1.INIT=16'hB400;
  LUT4 n553_s1 (
    .F(n553_4),
    .I0(mem_ce_d),
    .I1(counter[0]),
    .I2(n553_7),
    .I3(counter[1]) 
);
defparam n553_s1.INIT=16'h0B04;
  LUT3 n554_s1 (
    .F(n554_4),
    .I0(counter[0]),
    .I1(mem_ce_d),
    .I2(n550_5) 
);
defparam n554_s1.INIT=8'h90;
  LUT4 n1003_s0 (
    .F(n1003_3),
    .I0(n1003_4),
    .I1(counter[5]),
    .I2(n515_6),
    .I3(reading) 
);
defparam n1003_s0.INIT=16'h0100;
  LUT4 n512_s0 (
    .F(n512_3),
    .I0(n512_4),
    .I1(n512_5),
    .I2(n512_6),
    .I3(n633_3) 
);
defparam n512_s0.INIT=16'h770F;
  LUT4 n616_s0 (
    .F(n616_3),
    .I0(mem_ce_d),
    .I1(qpi_on_Z),
    .I2(n616_6),
    .I3(n633_3) 
);
defparam n616_s0.INIT=16'hFF10;
  LUT4 n633_s0 (
    .F(n633_3),
    .I0(n444_12),
    .I1(n633_4),
    .I2(n633_5),
    .I3(n515_6) 
);
defparam n633_s0.INIT=16'h00EF;
  LUT3 mem_ce_d_s (
    .F(mem_ce_d),
    .I0(quad_start_mcu),
    .I1(spi_start),
    .I2(ended) 
);
defparam mem_ce_d_s.INIT=8'h10;
  LUT4 data_write_15_s5 (
    .F(data_write_15_9),
    .I0(data_write_15_10),
    .I1(data_write_15_14),
    .I2(n515_6),
    .I3(data_write_15_12) 
);
defparam data_write_15_s5.INIT=16'h0E00;
  LUT3 reading_s4 (
    .F(reading_8),
    .I0(n621_15),
    .I1(reading_9),
    .I2(n515_6) 
);
defparam reading_s4.INIT=8'h0E;
  LUT4 writing_s4 (
    .F(writing_8),
    .I0(data_write_15_12),
    .I1(writing_9),
    .I2(n444_12),
    .I3(n515_6) 
);
defparam writing_s4.INIT=16'h00F8;
  LUT4 burst_counter_6_s4 (
    .F(burst_counter_6_8),
    .I0(burst_counter_6_9),
    .I1(counter[1]),
    .I2(burst_counter_6_16),
    .I3(burst_counter_6_11) 
);
defparam burst_counter_6_s4.INIT=16'h4000;
  LUT4 n621_s11 (
    .F(n621_15),
    .I0(read_write[0]),
    .I1(read_write[1]),
    .I2(n621_18),
    .I3(n621_19) 
);
defparam n621_s11.INIT=16'h4000;
  LUT4 n621_s12 (
    .F(n621_17),
    .I0(data_write_15_10),
    .I1(n621_15),
    .I2(n621_20),
    .I3(n621_21) 
);
defparam n621_s12.INIT=16'hEFFF;
  LUT4 n661_s10 (
    .F(n661_14),
    .I0(n661_15),
    .I1(address_reg[10]),
    .I2(n661_16),
    .I3(n661_17) 
);
defparam n661_s10.INIT=16'hF8FF;
  LUT4 n701_s10 (
    .F(n701_14),
    .I0(n701_15),
    .I1(burst_counter_6_16),
    .I2(n701_16),
    .I3(n701_17) 
);
defparam n701_s10.INIT=16'hF8FF;
  LUT4 n444_s8 (
    .F(n444_12),
    .I0(read_write[1]),
    .I1(read_write[0]),
    .I2(n621_18),
    .I3(n621_19) 
);
defparam n444_s8.INIT=16'h4000;
  LUT4 n283_s10 (
    .F(n283_14),
    .I0(burst_counter[5]),
    .I1(n283_15),
    .I2(burst_counter[6]),
    .I3(data_write_15_14) 
);
defparam n283_s10.INIT=16'h7800;
  LUT3 n285_s8 (
    .F(n285_12),
    .I0(burst_counter[5]),
    .I1(n283_15),
    .I2(data_write_15_14) 
);
defparam n285_s8.INIT=8'h60;
  LUT4 n287_s8 (
    .F(n287_12),
    .I0(burst_counter[3]),
    .I1(n287_13),
    .I2(burst_counter[4]),
    .I3(data_write_15_14) 
);
defparam n287_s8.INIT=16'h7800;
  LUT3 n289_s8 (
    .F(n289_12),
    .I0(burst_counter[3]),
    .I1(n287_13),
    .I2(data_write_15_14) 
);
defparam n289_s8.INIT=8'h60;
  LUT4 n291_s8 (
    .F(n291_12),
    .I0(burst_counter[0]),
    .I1(burst_counter[1]),
    .I2(burst_counter[2]),
    .I3(data_write_15_14) 
);
defparam n291_s8.INIT=16'h7800;
  LUT3 n293_s8 (
    .F(n293_12),
    .I0(burst_counter[0]),
    .I1(burst_counter[1]),
    .I2(data_write_15_14) 
);
defparam n293_s8.INIT=8'h60;
  LUT2 n295_s8 (
    .F(n295_12),
    .I0(burst_counter[0]),
    .I1(data_write_15_14) 
);
defparam n295_s8.INIT=4'h4;
  LUT4 n446_s5 (
    .F(n446_10),
    .I0(data_write_15_12),
    .I1(burst_counter_6_9),
    .I2(burst_mode),
    .I3(n444_12) 
);
defparam n446_s5.INIT=16'hF888;
  LUT3 n548_s3 (
    .F(n548_7),
    .I0(quad_start_mcu),
    .I1(spi_start),
    .I2(n548_13) 
);
defparam n548_s3.INIT=8'hFE;
  LUT3 n28_s2 (
    .F(n28_6),
    .I0(n107_5),
    .I1(n596_3),
    .I2(n634_3) 
);
defparam n28_s2.INIT=8'h40;
  LUT3 n27_s2 (
    .F(n27_6),
    .I0(n107_5),
    .I1(n595_3),
    .I2(n634_3) 
);
defparam n27_s2.INIT=8'h40;
  LUT3 n26_s2 (
    .F(n26_6),
    .I0(n107_5),
    .I1(n594_3),
    .I2(n634_3) 
);
defparam n26_s2.INIT=8'h40;
  LUT4 n549_s2 (
    .F(n549_5),
    .I0(mem_ce_d),
    .I1(counter[2]),
    .I2(counter[3]),
    .I3(n552_5) 
);
defparam n549_s2.INIT=16'h4000;
  LUT4 n550_s2 (
    .F(n550_5),
    .I0(data_write_15_14),
    .I1(n548_10),
    .I2(n548_15),
    .I3(n553_7) 
);
defparam n550_s2.INIT=16'h004F;
  LUT2 n552_s2 (
    .F(n552_5),
    .I0(counter[1]),
    .I1(counter[0]) 
);
defparam n552_s2.INIT=4'h8;
  LUT4 n1003_s1 (
    .F(n1003_4),
    .I0(counter[4]),
    .I1(counter[3]),
    .I2(counter[2]),
    .I3(n552_5) 
);
defparam n1003_s1.INIT=16'hBFFD;
  LUT4 n512_s1 (
    .F(n512_4),
    .I0(n512_7),
    .I1(n512_8),
    .I2(n444_12),
    .I3(counter[1]) 
);
defparam n512_s1.INIT=16'h0C0A;
  LUT4 n512_s2 (
    .F(n512_5),
    .I0(n512_9),
    .I1(burst_counter_6_16),
    .I2(address_reg[8]),
    .I3(n661_15) 
);
defparam n512_s2.INIT=16'h0777;
  LUT4 n512_s3 (
    .F(n512_6),
    .I0(step[2]),
    .I1(n512_10),
    .I2(mem_sio_reg[0]),
    .I3(n512_11) 
);
defparam n512_s3.INIT=16'hEE0F;
  LUT4 n633_s1 (
    .F(n633_4),
    .I0(burst_counter_6_16),
    .I1(data_write_15_10),
    .I2(reading),
    .I3(writing) 
);
defparam n633_s1.INIT=16'hCEC0;
  LUT4 n633_s2 (
    .F(n633_5),
    .I0(counter[1]),
    .I1(counter[2]),
    .I2(n616_6),
    .I3(n621_15) 
);
defparam n633_s2.INIT=16'h001F;
  LUT4 mem_sio_0_s3 (
    .F(mem_sio_0_6),
    .I0(spi_start),
    .I1(mem_sio_0_8),
    .I2(mem_sio_0_16),
    .I3(read_write[1]) 
);
defparam mem_sio_0_s3.INIT=16'hF431;
  LUT2 mem_sio_0_s4 (
    .F(mem_sio_0_7),
    .I0(counter[5]),
    .I1(counter[4]) 
);
defparam mem_sio_0_s4.INIT=4'h1;
  LUT3 data_write_15_s6 (
    .F(data_write_15_10),
    .I0(counter[1]),
    .I1(counter[0]),
    .I2(n621_19) 
);
defparam data_write_15_s6.INIT=8'h40;
  LUT2 data_write_15_s8 (
    .F(data_write_15_12),
    .I0(reading),
    .I1(writing) 
);
defparam data_write_15_s8.INIT=4'h4;
  LUT4 reading_s5 (
    .F(reading_9),
    .I0(counter[5]),
    .I1(reading_10),
    .I2(counter[4]),
    .I3(n621_18) 
);
defparam reading_s5.INIT=16'h4000;
  LUT4 writing_s5 (
    .F(writing_9),
    .I0(counter[3]),
    .I1(counter[2]),
    .I2(mem_sio_0_7),
    .I3(n621_18) 
);
defparam writing_s5.INIT=16'h8000;
  LUT4 burst_counter_6_s5 (
    .F(burst_counter_6_9),
    .I0(fifo_empty),
    .I1(burst_counter_6_12),
    .I2(burst_counter_6_16),
    .I3(burst_counter_6_13) 
);
defparam burst_counter_6_s5.INIT=16'h1000;
  LUT4 burst_counter_6_s7 (
    .F(burst_counter_6_11),
    .I0(counter[0]),
    .I1(fifo_rd_Z),
    .I2(n515_6),
    .I3(data_write_15_12) 
);
defparam burst_counter_6_s7.INIT=16'h0D00;
  LUT2 n621_s13 (
    .F(n621_18),
    .I0(counter[1]),
    .I1(counter[0]) 
);
defparam n621_s13.INIT=4'h1;
  LUT4 n621_s14 (
    .F(n621_19),
    .I0(counter[5]),
    .I1(counter[4]),
    .I2(counter[3]),
    .I3(counter[2]) 
);
defparam n621_s14.INIT=16'h0001;
  LUT4 n621_s15 (
    .F(n621_20),
    .I0(counter[1]),
    .I1(n621_22),
    .I2(counter[2]),
    .I3(n621_23) 
);
defparam n621_s15.INIT=16'h00BF;
  LUT4 n621_s16 (
    .F(n621_21),
    .I0(burst_counter_6_16),
    .I1(n621_24),
    .I2(n621_25),
    .I3(n616_6) 
);
defparam n621_s16.INIT=16'h0DDD;
  LUT4 n661_s11 (
    .F(n661_15),
    .I0(counter[1]),
    .I1(counter[2]),
    .I2(counter[0]),
    .I3(n616_6) 
);
defparam n661_s11.INIT=16'h4000;
  LUT4 n661_s12 (
    .F(n661_16),
    .I0(counter[1]),
    .I1(n661_18),
    .I2(n661_19),
    .I3(counter[0]) 
);
defparam n661_s12.INIT=16'hF800;
  LUT3 n661_s13 (
    .F(n661_17),
    .I0(n661_20),
    .I1(counter[0]),
    .I2(n621_15) 
);
defparam n661_s13.INIT=8'h0D;
  LUT4 n701_s11 (
    .F(n701_15),
    .I0(data_write[1]),
    .I1(data_write[9]),
    .I2(counter[0]),
    .I3(n701_18) 
);
defparam n701_s11.INIT=16'hAFC0;
  LUT4 n701_s12 (
    .F(n701_16),
    .I0(counter[1]),
    .I1(n701_19),
    .I2(n701_20),
    .I3(n616_6) 
);
defparam n701_s12.INIT=16'h1F00;
  LUT3 n701_s13 (
    .F(n701_17),
    .I0(n661_15),
    .I1(address_reg[9]),
    .I2(n701_21) 
);
defparam n701_s13.INIT=8'h07;
  LUT3 n283_s11 (
    .F(n283_15),
    .I0(burst_counter[3]),
    .I1(burst_counter[4]),
    .I2(n287_13) 
);
defparam n283_s11.INIT=8'h80;
  LUT3 n287_s9 (
    .F(n287_13),
    .I0(burst_counter[0]),
    .I1(burst_counter[1]),
    .I2(burst_counter[2]) 
);
defparam n287_s9.INIT=8'h80;
  LUT2 n548_s5 (
    .F(n548_10),
    .I0(reading),
    .I1(writing_9) 
);
defparam n548_s5.INIT=4'h1;
  LUT4 n512_s4 (
    .F(n512_7),
    .I0(reading),
    .I1(address_reg[12]),
    .I2(counter[2]),
    .I3(counter[0]) 
);
defparam n512_s4.INIT=16'hF53F;
  LUT4 n512_s5 (
    .F(n512_8),
    .I0(counter[0]),
    .I1(n512_17),
    .I2(address_reg[4]),
    .I3(n512_13) 
);
defparam n512_s5.INIT=16'h00BF;
  LUT4 n512_s6 (
    .F(n512_9),
    .I0(data_write[8]),
    .I1(data_write[0]),
    .I2(counter[0]),
    .I3(n512_14) 
);
defparam n512_s6.INIT=16'hC0AF;
  LUT4 n512_s7 (
    .F(n512_10),
    .I0(counter[1]),
    .I1(step[0]),
    .I2(counter[0]),
    .I3(n512_15) 
);
defparam n512_s7.INIT=16'h1FF6;
  LUT3 n512_s8 (
    .F(n512_11),
    .I0(qpi_on_Z),
    .I1(mem_ce_d),
    .I2(n616_6) 
);
defparam n512_s8.INIT=8'h10;
  LUT4 mem_sio_0_s5 (
    .F(mem_sio_0_8),
    .I0(mem_ce_d),
    .I1(mem_sio_0_14),
    .I2(read_write[1]),
    .I3(read_write[0]) 
);
defparam mem_sio_0_s5.INIT=16'hF100;
  LUT3 reading_s6 (
    .F(reading_10),
    .I0(counter[3]),
    .I1(counter[2]),
    .I2(reading) 
);
defparam reading_s6.INIT=8'h40;
  LUT4 burst_counter_6_s8 (
    .F(burst_counter_6_12),
    .I0(burst_counter[0]),
    .I1(burst_counter[1]),
    .I2(burst_counter_6_14),
    .I3(burst_counter[2]) 
);
defparam burst_counter_6_s8.INIT=16'h1000;
  LUT2 burst_counter_6_s9 (
    .F(burst_counter_6_13),
    .I0(counter[0]),
    .I1(counter[1]) 
);
defparam burst_counter_6_s9.INIT=4'h4;
  LUT4 n621_s17 (
    .F(n621_22),
    .I0(address_reg[15]),
    .I1(address_reg[11]),
    .I2(counter[0]),
    .I3(n616_6) 
);
defparam n621_s17.INIT=16'hCA00;
  LUT4 n621_s18 (
    .F(n621_23),
    .I0(counter[0]),
    .I1(counter[1]),
    .I2(address_reg[7]),
    .I3(n512_17) 
);
defparam n621_s18.INIT=16'h4000;
  LUT4 n621_s19 (
    .F(n621_24),
    .I0(data_write[3]),
    .I1(data_write[11]),
    .I2(counter[0]),
    .I3(n621_26) 
);
defparam n621_s19.INIT=16'h5F30;
  LUT4 n621_s20 (
    .F(n621_25),
    .I0(address_reg[19]),
    .I1(address_reg[3]),
    .I2(counter[2]),
    .I3(n552_5) 
);
defparam n621_s20.INIT=16'hCA00;
  LUT4 n661_s14 (
    .F(n661_18),
    .I0(address_reg[18]),
    .I1(address_reg[2]),
    .I2(counter[2]),
    .I3(n616_6) 
);
defparam n661_s14.INIT=16'hCA00;
  LUT4 n661_s15 (
    .F(n661_19),
    .I0(data_write[10]),
    .I1(data_write[2]),
    .I2(counter[1]),
    .I3(burst_counter_6_16) 
);
defparam n661_s15.INIT=16'hCA00;
  LUT4 n661_s16 (
    .F(n661_20),
    .I0(n661_21),
    .I1(n661_22),
    .I2(counter[1]),
    .I3(mem_sio_0_7) 
);
defparam n661_s16.INIT=16'h5300;
  LUT4 n701_s14 (
    .F(n701_18),
    .I0(data_write[5]),
    .I1(data_write[15]),
    .I2(counter[0]),
    .I3(counter[1]) 
);
defparam n701_s14.INIT=16'hFA0C;
  LUT4 n701_s15 (
    .F(n701_19),
    .I0(reading),
    .I1(address_reg[13]),
    .I2(counter[2]),
    .I3(counter[0]) 
);
defparam n701_s15.INIT=16'hF53F;
  LUT4 n701_s16 (
    .F(n701_20),
    .I0(address_reg[21]),
    .I1(counter[1]),
    .I2(counter[0]),
    .I3(n701_22) 
);
defparam n701_s16.INIT=16'hF43F;
  LUT4 n701_s17 (
    .F(n701_21),
    .I0(counter[0]),
    .I1(counter[1]),
    .I2(address_reg[5]),
    .I3(n512_17) 
);
defparam n701_s17.INIT=16'h4000;
  LUT4 n512_s10 (
    .F(n512_13),
    .I0(address_reg[20]),
    .I1(address_reg[16]),
    .I2(counter[0]),
    .I3(n621_19) 
);
defparam n512_s10.INIT=16'hCA00;
  LUT4 n512_s11 (
    .F(n512_14),
    .I0(data_write[4]),
    .I1(data_write[14]),
    .I2(counter[0]),
    .I3(counter[1]) 
);
defparam n512_s11.INIT=16'hF503;
  LUT4 n512_s12 (
    .F(n512_15),
    .I0(counter[0]),
    .I1(counter[2]),
    .I2(counter[1]),
    .I3(step[1]) 
);
defparam n512_s12.INIT=16'hE80F;
  LUT4 burst_counter_6_s10 (
    .F(burst_counter_6_14),
    .I0(burst_counter[3]),
    .I1(burst_counter[4]),
    .I2(burst_counter[5]),
    .I3(burst_counter[6]) 
);
defparam burst_counter_6_s10.INIT=16'h4000;
  LUT4 n621_s21 (
    .F(n621_26),
    .I0(data_write[7]),
    .I1(data_write[15]),
    .I2(counter[0]),
    .I3(counter[1]) 
);
defparam n621_s21.INIT=16'hF503;
  LUT4 n661_s17 (
    .F(n661_21),
    .I0(counter[2]),
    .I1(data_write[6]),
    .I2(n661_23),
    .I3(counter[3]) 
);
defparam n661_s17.INIT=16'hBBF0;
  LUT4 n661_s18 (
    .F(n661_22),
    .I0(address_reg[14]),
    .I1(data_write[14]),
    .I2(counter[3]),
    .I3(counter[2]) 
);
defparam n661_s18.INIT=16'hF53F;
  LUT4 n701_s18 (
    .F(n701_22),
    .I0(address_reg[17]),
    .I1(address_reg[1]),
    .I2(counter[0]),
    .I3(counter[2]) 
);
defparam n701_s18.INIT=16'h305F;
  LUT3 n661_s19 (
    .F(n661_23),
    .I0(address_reg[22]),
    .I1(address_reg[6]),
    .I2(counter[2]) 
);
defparam n661_s19.INIT=8'h35;
  LUT4 n548_s7 (
    .F(n548_13),
    .I0(reading),
    .I1(writing_9),
    .I2(n548_15),
    .I3(n553_7) 
);
defparam n548_s7.INIT=16'hFFE0;
  LUT4 n548_s8 (
    .F(n548_15),
    .I0(reading),
    .I1(writing),
    .I2(reading_9),
    .I3(n515_6) 
);
defparam n548_s8.INIT=16'h00F4;
  LUT4 n512_s13 (
    .F(n512_17),
    .I0(counter[3]),
    .I1(counter[2]),
    .I2(counter[5]),
    .I3(counter[4]) 
);
defparam n512_s13.INIT=16'h0004;
  LUT4 burst_counter_6_s11 (
    .F(burst_counter_6_16),
    .I0(counter[2]),
    .I1(counter[3]),
    .I2(counter[5]),
    .I3(counter[4]) 
);
defparam burst_counter_6_s11.INIT=16'h0004;
  LUT3 n616_s2 (
    .F(n616_6),
    .I0(counter[3]),
    .I1(counter[5]),
    .I2(counter[4]) 
);
defparam n616_s2.INIT=8'h01;
  LUT4 mem_sio_0_s8 (
    .F(mem_sio_0_12),
    .I0(mem_sio_0_6),
    .I1(counter[5]),
    .I2(counter[4]),
    .I3(n107_5) 
);
defparam mem_sio_0_s8.INIT=16'h00FE;
  LUT4 data_write_15_s9 (
    .F(data_write_15_14),
    .I0(fifo_rd_Z),
    .I1(counter[1]),
    .I2(counter[0]),
    .I3(burst_counter_6_16) 
);
defparam data_write_15_s9.INIT=16'h8000;
  LUT4 n551_s3 (
    .F(n551_7),
    .I0(mem_ce_d),
    .I1(counter[2]),
    .I2(counter[1]),
    .I3(counter[0]) 
);
defparam n551_s3.INIT=16'h4000;
  LUT4 mem_sio_0_s9 (
    .F(mem_sio_0_14),
    .I0(counter[1]),
    .I1(counter[0]),
    .I2(counter[2]),
    .I3(counter[3]) 
);
defparam mem_sio_0_s9.INIT=16'hE000;
  LUT4 mem_sio_0_s10 (
    .F(mem_sio_0_16),
    .I0(counter[1]),
    .I1(counter[0]),
    .I2(counter[2]),
    .I3(counter[3]) 
);
defparam mem_sio_0_s10.INIT=16'hFE00;
  LUT4 n515_s2 (
    .F(n515_6),
    .I0(quad_start_mcu),
    .I1(spi_start),
    .I2(ended),
    .I3(qpi_on_Z) 
);
defparam n515_s2.INIT=16'h10FF;
  LUT4 n29_s3 (
    .F(n29_8),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step[2]),
    .I3(mem_sio_reg[0]) 
);
defparam n29_s3.INIT=16'hFE00;
  LUT4 n553_s3 (
    .F(n553_7),
    .I0(qpi_on_Z),
    .I1(counter[3]),
    .I2(counter[5]),
    .I3(counter[4]) 
);
defparam n553_s3.INIT=16'h5554;
  DFF address_reg_22_s0 (
    .Q(address_reg[22]),
    .D(address[22]),
    .CLK(n41_6) 
);
  DFF address_reg_21_s0 (
    .Q(address_reg[21]),
    .D(address[21]),
    .CLK(n41_6) 
);
  DFF address_reg_20_s0 (
    .Q(address_reg[20]),
    .D(address[20]),
    .CLK(n41_6) 
);
  DFF address_reg_19_s0 (
    .Q(address_reg[19]),
    .D(address[19]),
    .CLK(n41_6) 
);
  DFF address_reg_18_s0 (
    .Q(address_reg[18]),
    .D(address[18]),
    .CLK(n41_6) 
);
  DFF address_reg_17_s0 (
    .Q(address_reg[17]),
    .D(address[17]),
    .CLK(n41_6) 
);
  DFF address_reg_16_s0 (
    .Q(address_reg[16]),
    .D(address[16]),
    .CLK(n41_6) 
);
  DFF address_reg_15_s0 (
    .Q(address_reg[15]),
    .D(address[15]),
    .CLK(n41_6) 
);
  DFF address_reg_14_s0 (
    .Q(address_reg[14]),
    .D(address[14]),
    .CLK(n41_6) 
);
  DFF address_reg_13_s0 (
    .Q(address_reg[13]),
    .D(address[13]),
    .CLK(n41_6) 
);
  DFF address_reg_12_s0 (
    .Q(address_reg[12]),
    .D(address[12]),
    .CLK(n41_6) 
);
  DFF address_reg_11_s0 (
    .Q(address_reg[11]),
    .D(address[11]),
    .CLK(n41_6) 
);
  DFF address_reg_10_s0 (
    .Q(address_reg[10]),
    .D(address[10]),
    .CLK(n41_6) 
);
  DFF address_reg_9_s0 (
    .Q(address_reg[9]),
    .D(address[9]),
    .CLK(n41_6) 
);
  DFF address_reg_8_s0 (
    .Q(address_reg[8]),
    .D(address[8]),
    .CLK(n41_6) 
);
  DFF address_reg_7_s0 (
    .Q(address_reg[7]),
    .D(address[7]),
    .CLK(n41_6) 
);
  DFF address_reg_6_s0 (
    .Q(address_reg[6]),
    .D(address[6]),
    .CLK(n41_6) 
);
  DFF address_reg_5_s0 (
    .Q(address_reg[5]),
    .D(address[5]),
    .CLK(n41_6) 
);
  DFF address_reg_4_s0 (
    .Q(address_reg[4]),
    .D(address[4]),
    .CLK(n41_6) 
);
  DFF address_reg_3_s0 (
    .Q(address_reg[3]),
    .D(address[3]),
    .CLK(n41_6) 
);
  DFF address_reg_2_s0 (
    .Q(address_reg[2]),
    .D(address[2]),
    .CLK(n41_6) 
);
  DFF address_reg_1_s0 (
    .Q(address_reg[1]),
    .D(address[1]),
    .CLK(n41_6) 
);
  DFFR fifo_rd_s0 (
    .Q(fifo_rd_Z),
    .D(n446_10),
    .CLK(n41_6),
    .RESET(n515_6) 
);
  DFF counter_5_s0 (
    .Q(counter[5]),
    .D(n549_4),
    .CLK(n41_6) 
);
defparam counter_5_s0.INIT=1'b0;
  DFF counter_4_s0 (
    .Q(counter[4]),
    .D(n550_4),
    .CLK(n41_6) 
);
defparam counter_4_s0.INIT=1'b0;
  DFF counter_3_s0 (
    .Q(counter[3]),
    .D(n551_4),
    .CLK(n41_6) 
);
defparam counter_3_s0.INIT=1'b0;
  DFF counter_2_s0 (
    .Q(counter[2]),
    .D(n552_4),
    .CLK(n41_6) 
);
defparam counter_2_s0.INIT=1'b0;
  DFF counter_1_s0 (
    .Q(counter[1]),
    .D(n553_4),
    .CLK(n41_6) 
);
defparam counter_1_s0.INIT=1'b0;
  DFF counter_0_s0 (
    .Q(counter[0]),
    .D(n554_4),
    .CLK(n41_6) 
);
defparam counter_0_s0.INIT=1'b0;
  DFFE n594_s0 (
    .Q(n594_3),
    .D(n621_17),
    .CLK(n41_6),
    .CE(n616_3) 
);
  DFFE n595_s0 (
    .Q(n595_3),
    .D(n661_14),
    .CLK(n41_6),
    .CE(n616_3) 
);
  DFFE n596_s0 (
    .Q(n596_3),
    .D(n701_14),
    .CLK(n41_6),
    .CE(n616_3) 
);
  DFF mem_sio_reg_0_s0 (
    .Q(mem_sio_reg[0]),
    .D(n512_3),
    .CLK(n41_6) 
);
  DFFE n634_s0 (
    .Q(n634_3),
    .D(n633_3),
    .CLK(n41_6),
    .CE(n616_3) 
);
  DFFE reading_s0 (
    .Q(reading),
    .D(n621_15),
    .CLK(n41_6),
    .CE(reading_8) 
);
  DFFE writing_s0 (
    .Q(writing),
    .D(n444_12),
    .CLK(n41_6),
    .CE(writing_8) 
);
  DFFE data_write_15_s0 (
    .Q(data_write[15]),
    .D(data_in_15),
    .CLK(n41_6),
    .CE(data_write_15_9) 
);
  DFFE data_write_14_s0 (
    .Q(data_write[14]),
    .D(data_in_14),
    .CLK(n41_6),
    .CE(data_write_15_9) 
);
  DFFE data_write_11_s0 (
    .Q(data_write[11]),
    .D(data_in_11),
    .CLK(n41_6),
    .CE(data_write_15_9) 
);
  DFFE data_write_10_s0 (
    .Q(data_write[10]),
    .D(data_in_10),
    .CLK(n41_6),
    .CE(data_write_15_9) 
);
  DFFE data_write_9_s0 (
    .Q(data_write[9]),
    .D(data_in_9),
    .CLK(n41_6),
    .CE(data_write_15_9) 
);
  DFFE data_write_8_s0 (
    .Q(data_write[8]),
    .D(data_in_8),
    .CLK(n41_6),
    .CE(data_write_15_9) 
);
  DFFE data_write_7_s0 (
    .Q(data_write[7]),
    .D(data_in_7),
    .CLK(n41_6),
    .CE(data_write_15_9) 
);
  DFFE data_write_6_s0 (
    .Q(data_write[6]),
    .D(data_in_6),
    .CLK(n41_6),
    .CE(data_write_15_9) 
);
  DFFE data_write_5_s0 (
    .Q(data_write[5]),
    .D(data_in_5),
    .CLK(n41_6),
    .CE(data_write_15_9) 
);
  DFFE data_write_4_s0 (
    .Q(data_write[4]),
    .D(data_in_4),
    .CLK(n41_6),
    .CE(data_write_15_9) 
);
  DFFE data_write_3_s0 (
    .Q(data_write[3]),
    .D(data_in_3),
    .CLK(n41_6),
    .CE(data_write_15_9) 
);
  DFFE data_write_2_s0 (
    .Q(data_write[2]),
    .D(data_in_2),
    .CLK(n41_6),
    .CE(data_write_15_9) 
);
  DFFE data_write_1_s0 (
    .Q(data_write[1]),
    .D(data_in_1),
    .CLK(n41_6),
    .CE(data_write_15_9) 
);
  DFFE data_write_0_s0 (
    .Q(data_write[0]),
    .D(data_in_0),
    .CLK(n41_6),
    .CE(data_write_15_9) 
);
  DFFE data_out_15_s0 (
    .Q(data_out_Z[15]),
    .D(data_out_Z[11]),
    .CLK(n41_6),
    .CE(n1003_3) 
);
defparam data_out_15_s0.INIT=1'b0;
  DFFE data_out_14_s0 (
    .Q(data_out_Z[14]),
    .D(data_out_Z[10]),
    .CLK(n41_6),
    .CE(n1003_3) 
);
defparam data_out_14_s0.INIT=1'b0;
  DFFE data_out_13_s0 (
    .Q(data_out_Z[13]),
    .D(data_out_Z[9]),
    .CLK(n41_6),
    .CE(n1003_3) 
);
defparam data_out_13_s0.INIT=1'b0;
  DFFE data_out_12_s0 (
    .Q(data_out_Z[12]),
    .D(data_out_Z[8]),
    .CLK(n41_6),
    .CE(n1003_3) 
);
defparam data_out_12_s0.INIT=1'b0;
  DFFE data_out_11_s0 (
    .Q(data_out_Z[11]),
    .D(data_out_Z[7]),
    .CLK(n41_6),
    .CE(n1003_3) 
);
defparam data_out_11_s0.INIT=1'b0;
  DFFE data_out_10_s0 (
    .Q(data_out_Z[10]),
    .D(data_out_Z[6]),
    .CLK(n41_6),
    .CE(n1003_3) 
);
defparam data_out_10_s0.INIT=1'b0;
  DFFE data_out_9_s0 (
    .Q(data_out_Z[9]),
    .D(data_out_Z[5]),
    .CLK(n41_6),
    .CE(n1003_3) 
);
defparam data_out_9_s0.INIT=1'b0;
  DFFE data_out_8_s0 (
    .Q(data_out_Z[8]),
    .D(data_out_Z[4]),
    .CLK(n41_6),
    .CE(n1003_3) 
);
defparam data_out_8_s0.INIT=1'b0;
  DFFE data_out_7_s0 (
    .Q(data_out_Z[7]),
    .D(data_out_Z[3]),
    .CLK(n41_6),
    .CE(n1003_3) 
);
defparam data_out_7_s0.INIT=1'b0;
  DFFE data_out_6_s0 (
    .Q(data_out_Z[6]),
    .D(data_out_Z[2]),
    .CLK(n41_6),
    .CE(n1003_3) 
);
defparam data_out_6_s0.INIT=1'b0;
  DFFE data_out_5_s0 (
    .Q(data_out_Z[5]),
    .D(data_out_Z[1]),
    .CLK(n41_6),
    .CE(n1003_3) 
);
defparam data_out_5_s0.INIT=1'b0;
  DFFE data_out_4_s0 (
    .Q(data_out_Z[4]),
    .D(data_out_Z[0]),
    .CLK(n41_6),
    .CE(n1003_3) 
);
defparam data_out_4_s0.INIT=1'b0;
  DFFE data_out_3_s0 (
    .Q(data_out_Z[3]),
    .D(mem_sio_in[3]),
    .CLK(n41_6),
    .CE(n1003_3) 
);
defparam data_out_3_s0.INIT=1'b0;
  DFFE data_out_2_s0 (
    .Q(data_out_Z[2]),
    .D(mem_sio_in[2]),
    .CLK(n41_6),
    .CE(n1003_3) 
);
defparam data_out_2_s0.INIT=1'b0;
  DFFE data_out_1_s0 (
    .Q(data_out_Z[1]),
    .D(mem_sio_in[1]),
    .CLK(n41_6),
    .CE(n1003_3) 
);
defparam data_out_1_s0.INIT=1'b0;
  DFFE data_out_0_s0 (
    .Q(data_out_Z[0]),
    .D(mem_sio_in[0]),
    .CLK(n41_6),
    .CE(n1003_3) 
);
defparam data_out_0_s0.INIT=1'b0;
  DFFE burst_counter_6_s0 (
    .Q(burst_counter[6]),
    .D(n283_14),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_6_s0.INIT=1'b0;
  DFFE burst_counter_5_s0 (
    .Q(burst_counter[5]),
    .D(n285_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_5_s0.INIT=1'b0;
  DFFE burst_counter_4_s0 (
    .Q(burst_counter[4]),
    .D(n287_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_4_s0.INIT=1'b0;
  DFFE burst_counter_3_s0 (
    .Q(burst_counter[3]),
    .D(n289_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_3_s0.INIT=1'b0;
  DFFE burst_counter_2_s0 (
    .Q(burst_counter[2]),
    .D(n291_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_2_s0.INIT=1'b0;
  DFFE burst_counter_1_s0 (
    .Q(burst_counter[1]),
    .D(n293_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_1_s0.INIT=1'b0;
  DFFE burst_counter_0_s0 (
    .Q(burst_counter[0]),
    .D(n295_12),
    .CLK(n41_6),
    .CE(burst_counter_6_8) 
);
defparam burst_counter_0_s0.INIT=1'b0;
  DFF prev_ended_s0 (
    .Q(prev_ended),
    .D(ended),
    .CLK(n41_6) 
);
  DFFSE ended_s2 (
    .Q(ended),
    .D(n548_13),
    .CLK(n41_6),
    .CE(n548_7),
    .SET(GND) 
);
defparam ended_s2.INIT=1'b1;
  INV n41_s2 (
    .O(n41_6),
    .I(clk_PSRAM) 
);
  INV endcommand_s2 (
    .O(endcommand_4),
    .I(prev_ended) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* memory_driver */
module psram (
  clk_PSRAM,
  quad_start_mcu,
  burst_mode,
  fifo_empty,
  address,
  data_in_0,
  data_in_1,
  data_in_2,
  data_in_3,
  data_in_4,
  data_in_5,
  data_in_6,
  data_in_7,
  data_in_8,
  data_in_9,
  data_in_10,
  data_in_11,
  data_in_14,
  data_in_15,
  mem_sio_in,
  read_write,
  qpi_on_Z,
  mem_clk_enabled_d,
  fifo_rd_Z,
  prev_ended,
  ended,
  mem_ce_d,
  n28_6,
  n27_6,
  n26_6,
  mem_sio_0_12,
  n29_8,
  endcommand_4,
  data_out_Z
)
;
input clk_PSRAM;
input quad_start_mcu;
input burst_mode;
input fifo_empty;
input [22:1] address;
input data_in_0;
input data_in_1;
input data_in_2;
input data_in_3;
input data_in_4;
input data_in_5;
input data_in_6;
input data_in_7;
input data_in_8;
input data_in_9;
input data_in_10;
input data_in_11;
input data_in_14;
input data_in_15;
input [3:0] mem_sio_in;
input [1:0] read_write;
output qpi_on_Z;
output mem_clk_enabled_d;
output fifo_rd_Z;
output prev_ended;
output ended;
output mem_ce_d;
output n28_6;
output n27_6;
output n26_6;
output mem_sio_0_12;
output n29_8;
output endcommand_4;
output [15:0] data_out_Z;
wire n116_3;
wire n77_4;
wire n164_10;
wire step_0_8;
wire n155_18;
wire n158_16;
wire n164_12;
wire n161_20;
wire n77_5;
wire n77_6;
wire step_2_10;
wire n107_5;
wire n68_12;
wire spi_start;
wire n67_1;
wire n67_2;
wire n66_1;
wire n66_2;
wire n65_1;
wire n65_2;
wire n64_1;
wire n64_2;
wire n63_1;
wire n63_2;
wire n62_1;
wire n62_2;
wire n61_1;
wire n61_2;
wire n60_1;
wire n60_2;
wire n59_1;
wire n59_2;
wire n58_1;
wire n58_2;
wire n57_1;
wire n57_2;
wire n56_1;
wire n56_2;
wire n55_1;
wire n55_2;
wire n54_1;
wire n54_2;
wire n53_1;
wire n53_0_COUT;
wire [15:0] timer;
wire [2:0] step;
wire VCC;
wire GND;
  LUT3 n116_s0 (
    .F(n116_3),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step[2]) 
);
defparam n116_s0.INIT=8'h10;
  LUT4 n77_s1 (
    .F(n77_4),
    .I0(n77_5),
    .I1(timer[12]),
    .I2(n107_5),
    .I3(n77_6) 
);
defparam n77_s1.INIT=16'h8000;
  LUT3 n164_s6 (
    .F(n164_10),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step[2]) 
);
defparam n164_s6.INIT=8'h1E;
  LUT3 step_2_s4 (
    .F(step_0_8),
    .I0(n107_5),
    .I1(step_2_10),
    .I2(n77_4) 
);
defparam step_2_s4.INIT=8'hF4;
  LUT3 n155_s14 (
    .F(n155_18),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step_2_10) 
);
defparam n155_s14.INIT=8'h80;
  LUT3 n158_s12 (
    .F(n158_16),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step_2_10) 
);
defparam n158_s12.INIT=8'h60;
  LUT4 n164_s7 (
    .F(n164_12),
    .I0(step[1]),
    .I1(step[0]),
    .I2(step[2]),
    .I3(step_2_10) 
);
defparam n164_s7.INIT=16'h000E;
  LUT4 n161_s15 (
    .F(n161_20),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step_2_10),
    .I3(n77_4) 
);
defparam n161_s15.INIT=16'hFF40;
  LUT3 n77_s2 (
    .F(n77_5),
    .I0(timer[13]),
    .I1(timer[15]),
    .I2(timer[14]) 
);
defparam n77_s2.INIT=8'h10;
  LUT4 n77_s3 (
    .F(n77_6),
    .I0(timer[8]),
    .I1(timer[9]),
    .I2(timer[10]),
    .I3(timer[11]) 
);
defparam n77_s3.INIT=16'h0001;
  LUT3 step_2_s5 (
    .F(step_2_10),
    .I0(step[2]),
    .I1(prev_ended),
    .I2(ended) 
);
defparam step_2_s5.INIT=8'h10;
  LUT4 mem_clk_enabled_d_s0 (
    .F(mem_clk_enabled_d),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step[2]),
    .I3(clk_PSRAM) 
);
defparam mem_clk_enabled_d_s0.INIT=16'hFE00;
  LUT3 n107_s1 (
    .F(n107_5),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step[2]) 
);
defparam n107_s1.INIT=8'h01;
  LUT4 n68_s5 (
    .F(n68_12),
    .I0(step[0]),
    .I1(step[1]),
    .I2(step[2]),
    .I3(timer[0]) 
);
defparam n68_s5.INIT=16'hFE01;
  DFFRE timer_14_s0 (
    .Q(timer[14]),
    .D(n54_1),
    .CLK(clk_PSRAM),
    .CE(n107_5),
    .RESET(n77_4) 
);
defparam timer_14_s0.INIT=1'b0;
  DFFRE timer_13_s0 (
    .Q(timer[13]),
    .D(n55_1),
    .CLK(clk_PSRAM),
    .CE(n107_5),
    .RESET(n77_4) 
);
defparam timer_13_s0.INIT=1'b0;
  DFFRE timer_12_s0 (
    .Q(timer[12]),
    .D(n56_1),
    .CLK(clk_PSRAM),
    .CE(n107_5),
    .RESET(n77_4) 
);
defparam timer_12_s0.INIT=1'b0;
  DFFRE timer_11_s0 (
    .Q(timer[11]),
    .D(n57_1),
    .CLK(clk_PSRAM),
    .CE(n107_5),
    .RESET(n77_4) 
);
defparam timer_11_s0.INIT=1'b0;
  DFFRE timer_10_s0 (
    .Q(timer[10]),
    .D(n58_1),
    .CLK(clk_PSRAM),
    .CE(n107_5),
    .RESET(n77_4) 
);
defparam timer_10_s0.INIT=1'b0;
  DFFRE timer_9_s0 (
    .Q(timer[9]),
    .D(n59_1),
    .CLK(clk_PSRAM),
    .CE(n107_5),
    .RESET(n77_4) 
);
defparam timer_9_s0.INIT=1'b0;
  DFFRE timer_8_s0 (
    .Q(timer[8]),
    .D(n60_1),
    .CLK(clk_PSRAM),
    .CE(n107_5),
    .RESET(n77_4) 
);
defparam timer_8_s0.INIT=1'b0;
  DFFRE timer_7_s0 (
    .Q(timer[7]),
    .D(n61_1),
    .CLK(clk_PSRAM),
    .CE(n107_5),
    .RESET(n77_4) 
);
defparam timer_7_s0.INIT=1'b0;
  DFFRE timer_6_s0 (
    .Q(timer[6]),
    .D(n62_1),
    .CLK(clk_PSRAM),
    .CE(n107_5),
    .RESET(n77_4) 
);
defparam timer_6_s0.INIT=1'b0;
  DFFRE timer_5_s0 (
    .Q(timer[5]),
    .D(n63_1),
    .CLK(clk_PSRAM),
    .CE(n107_5),
    .RESET(n77_4) 
);
defparam timer_5_s0.INIT=1'b0;
  DFFRE timer_4_s0 (
    .Q(timer[4]),
    .D(n64_1),
    .CLK(clk_PSRAM),
    .CE(n107_5),
    .RESET(n77_4) 
);
defparam timer_4_s0.INIT=1'b0;
  DFFRE timer_3_s0 (
    .Q(timer[3]),
    .D(n65_1),
    .CLK(clk_PSRAM),
    .CE(n107_5),
    .RESET(n77_4) 
);
defparam timer_3_s0.INIT=1'b0;
  DFFRE timer_2_s0 (
    .Q(timer[2]),
    .D(n66_1),
    .CLK(clk_PSRAM),
    .CE(n107_5),
    .RESET(n77_4) 
);
defparam timer_2_s0.INIT=1'b0;
  DFFRE timer_1_s0 (
    .Q(timer[1]),
    .D(n67_1),
    .CLK(clk_PSRAM),
    .CE(n107_5),
    .RESET(n77_4) 
);
defparam timer_1_s0.INIT=1'b0;
  DFFRE timer_15_s0 (
    .Q(timer[15]),
    .D(n53_1),
    .CLK(clk_PSRAM),
    .CE(n107_5),
    .RESET(n77_4) 
);
defparam timer_15_s0.INIT=1'b0;
  DFFE qpi_on_s4 (
    .Q(qpi_on_Z),
    .D(VCC),
    .CLK(clk_PSRAM),
    .CE(n116_3) 
);
defparam qpi_on_s4.INIT=1'b0;
  DFFE step_2_s2 (
    .Q(step[2]),
    .D(n155_18),
    .CLK(clk_PSRAM),
    .CE(step_0_8) 
);
defparam step_2_s2.INIT=1'b0;
  DFFE step_1_s2 (
    .Q(step[1]),
    .D(n158_16),
    .CLK(clk_PSRAM),
    .CE(step_0_8) 
);
defparam step_1_s2.INIT=1'b0;
  DFFE step_0_s2 (
    .Q(step[0]),
    .D(n161_20),
    .CLK(clk_PSRAM),
    .CE(step_0_8) 
);
defparam step_0_s2.INIT=1'b0;
  DFFE spi_start_s1 (
    .Q(spi_start),
    .D(n164_12),
    .CLK(clk_PSRAM),
    .CE(n164_10) 
);
defparam spi_start_s1.INIT=1'b0;
  DFFR timer_0_s1 (
    .Q(timer[0]),
    .D(n68_12),
    .CLK(clk_PSRAM),
    .RESET(n77_4) 
);
defparam timer_0_s1.INIT=1'b0;
  ALU n67_s (
    .SUM(n67_1),
    .COUT(n67_2),
    .I0(timer[1]),
    .I1(timer[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n67_s.ALU_MODE=0;
  ALU n66_s (
    .SUM(n66_1),
    .COUT(n66_2),
    .I0(timer[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n67_2) 
);
defparam n66_s.ALU_MODE=0;
  ALU n65_s (
    .SUM(n65_1),
    .COUT(n65_2),
    .I0(timer[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n66_2) 
);
defparam n65_s.ALU_MODE=0;
  ALU n64_s (
    .SUM(n64_1),
    .COUT(n64_2),
    .I0(timer[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n65_2) 
);
defparam n64_s.ALU_MODE=0;
  ALU n63_s (
    .SUM(n63_1),
    .COUT(n63_2),
    .I0(timer[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n64_2) 
);
defparam n63_s.ALU_MODE=0;
  ALU n62_s (
    .SUM(n62_1),
    .COUT(n62_2),
    .I0(timer[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n63_2) 
);
defparam n62_s.ALU_MODE=0;
  ALU n61_s (
    .SUM(n61_1),
    .COUT(n61_2),
    .I0(timer[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n62_2) 
);
defparam n61_s.ALU_MODE=0;
  ALU n60_s (
    .SUM(n60_1),
    .COUT(n60_2),
    .I0(timer[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n61_2) 
);
defparam n60_s.ALU_MODE=0;
  ALU n59_s (
    .SUM(n59_1),
    .COUT(n59_2),
    .I0(timer[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n60_2) 
);
defparam n59_s.ALU_MODE=0;
  ALU n58_s (
    .SUM(n58_1),
    .COUT(n58_2),
    .I0(timer[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n59_2) 
);
defparam n58_s.ALU_MODE=0;
  ALU n57_s (
    .SUM(n57_1),
    .COUT(n57_2),
    .I0(timer[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n58_2) 
);
defparam n57_s.ALU_MODE=0;
  ALU n56_s (
    .SUM(n56_1),
    .COUT(n56_2),
    .I0(timer[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n57_2) 
);
defparam n56_s.ALU_MODE=0;
  ALU n55_s (
    .SUM(n55_1),
    .COUT(n55_2),
    .I0(timer[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n56_2) 
);
defparam n55_s.ALU_MODE=0;
  ALU n54_s (
    .SUM(n54_1),
    .COUT(n54_2),
    .I0(timer[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n55_2) 
);
defparam n54_s.ALU_MODE=0;
  ALU n53_s (
    .SUM(n53_1),
    .COUT(n53_0_COUT),
    .I0(timer[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n54_2) 
);
defparam n53_s.ALU_MODE=0;
  memory_driver PSRAM_com (
    .qpi_on_Z(qpi_on_Z),
    .quad_start_mcu(quad_start_mcu),
    .spi_start(spi_start),
    .burst_mode(burst_mode),
    .n107_5(n107_5),
    .fifo_empty(fifo_empty),
    .clk_PSRAM(clk_PSRAM),
    .address(address[22:1]),
    .data_in_0(data_in_0),
    .data_in_1(data_in_1),
    .data_in_2(data_in_2),
    .data_in_3(data_in_3),
    .data_in_4(data_in_4),
    .data_in_5(data_in_5),
    .data_in_6(data_in_6),
    .data_in_7(data_in_7),
    .data_in_8(data_in_8),
    .data_in_9(data_in_9),
    .data_in_10(data_in_10),
    .data_in_11(data_in_11),
    .data_in_14(data_in_14),
    .data_in_15(data_in_15),
    .mem_sio_in(mem_sio_in[3:0]),
    .read_write(read_write[1:0]),
    .step(step[2:0]),
    .fifo_rd_Z(fifo_rd_Z),
    .prev_ended(prev_ended),
    .ended(ended),
    .mem_ce_d(mem_ce_d),
    .n28_6(n28_6),
    .n27_6(n27_6),
    .n26_6(n26_6),
    .mem_sio_0_12(mem_sio_0_12),
    .n29_8(n29_8),
    .endcommand_4(endcommand_4),
    .data_out_Z(data_out_Z[15:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* psram */
module uart (
  uart_rx_d,
  clk_PSRAM,
  send_uart,
  read,
  flag_debug_Z,
  flag_acq_Z,
  UART_finished,
  uart_tx_d,
  samples_after_Z,
  samples_before_Z
)
;
input uart_rx_d;
input clk_PSRAM;
input send_uart;
input [15:0] read;
output flag_debug_Z;
output flag_acq_Z;
output UART_finished;
output uart_tx_d;
output [21:0] samples_after_Z;
output [21:0] samples_before_Z;
wire n758_6;
wire n758_7;
wire n759_6;
wire n759_7;
wire n760_6;
wire n760_7;
wire n761_6;
wire n761_7;
wire n762_6;
wire n762_7;
wire n763_6;
wire n763_7;
wire n764_6;
wire n764_7;
wire n765_6;
wire n765_7;
wire n803_20;
wire n803_21;
wire n803_22;
wire n803_23;
wire n618_3;
wire n619_3;
wire n620_3;
wire n621_3;
wire n622_3;
wire n623_3;
wire n624_3;
wire n625_3;
wire n286_3;
wire n1653_3;
wire n1669_3;
wire n1677_3;
wire n1685_3;
wire n1701_3;
wire n941_5;
wire n943_5;
wire n945_5;
wire n947_5;
wire n949_5;
wire n951_5;
wire n953_5;
wire n955_5;
wire n1818_4;
wire n152_16;
wire n155_15;
wire n158_15;
wire n159_15;
wire n162_15;
wire n164_15;
wire n166_28;
wire n169_7;
wire n549_4;
wire byteReady_8;
wire rxBitNumber_2_8;
wire \buffer[1]_7_8 ;
wire rxState_0_8;
wire flag_end_tx_6;
wire txBitNumber_2_9;
wire n923_18;
wire n958_26;
wire n984_16;
wire n986_13;
wire n974_17;
wire n960_24;
wire n963_24;
wire n964_24;
wire n967_24;
wire n969_18;
wire rxCounter_11_8;
wire rxState_1_8;
wire \buffer[0]_7_8 ;
wire n167_29;
wire n179_15;
wire n178_14;
wire n177_14;
wire n184_4;
wire n286_4;
wire n286_5;
wire n1653_4;
wire n1661_4;
wire n1661_5;
wire n1693_4;
wire n1725_4;
wire n1818_5;
wire n152_17;
wire n152_18;
wire n155_16;
wire n157_16;
wire n158_16;
wire n158_17;
wire n158_18;
wire n159_16;
wire n161_16;
wire n166_29;
wire n549_5;
wire rxState_2_11;
wire flag_end_tx_7;
wire txBitNumber_2_10;
wire txBitNumber_2_11;
wire n958_27;
wire n974_18;
wire n959_25;
wire n960_25;
wire n962_25;
wire n963_25;
wire n964_25;
wire n966_25;
wire n1818_6;
wire n158_19;
wire n158_20;
wire n158_21;
wire n158_22;
wire n549_6;
wire n549_7;
wire n1818_7;
wire n1818_8;
wire n158_23;
wire n158_24;
wire \buffer[0]_7_11 ;
wire n290_22;
wire n7_9;
wire n1693_6;
wire n959_28;
wire n961_26;
wire n154_18;
wire n156_17;
wire n182_6;
wire n183_6;
wire n1661_7;
wire n973_15;
wire n957_24;
wire n988_15;
wire n1717_6;
wire n1725_6;
wire n163_17;
wire n161_18;
wire n160_17;
wire n157_18;
wire n154_20;
wire n153_18;
wire txState_1_14;
wire n618_6;
wire txCounter_1_10;
wire n968_26;
wire n966_27;
wire n965_26;
wire n962_27;
wire n959_30;
wire n971_17;
wire n971_19;
wire txByteCounter_1_13;
wire txState_0_10;
wire n1717_8;
wire byteReady;
wire n758_9;
wire n759_9;
wire n760_9;
wire n761_9;
wire n762_9;
wire n763_9;
wire n764_9;
wire n765_9;
wire n803_25;
wire n803_27;
wire n803_29;
wire n635_5;
wire n185_6;
wire [7:0] dataIn;
wire [2:0] rxBitNumber;
wire [3:0] rxByteCounter;
wire [7:0] \buffer[8] ;
wire [5:0] \buffer[7] ;
wire [7:0] \buffer[6] ;
wire [7:0] \buffer[5] ;
wire [5:0] \buffer[4] ;
wire [7:0] \buffer[3] ;
wire [7:0] \buffer[2] ;
wire [7:0] dataOut;
wire [2:0] rxState;
wire [7:0] \buffer[1] ;
wire [1:0] txState;
wire [10:0] txCounter;
wire [1:0] txByteCounter;
wire [2:0] txBitNumber;
wire [12:0] rxCounter;
wire [7:0] \buffer[0] ;
wire VCC;
wire GND;
  LUT3 n758_s6 (
    .F(n758_6),
    .I0(\buffer[0] [7]),
    .I1(\buffer[1] [7]),
    .I2(txByteCounter[0]) 
);
defparam n758_s6.INIT=8'hCA;
  LUT3 n758_s7 (
    .F(n758_7),
    .I0(\buffer[2] [7]),
    .I1(\buffer[3] [7]),
    .I2(txByteCounter[0]) 
);
defparam n758_s7.INIT=8'hCA;
  LUT3 n759_s6 (
    .F(n759_6),
    .I0(\buffer[0] [6]),
    .I1(\buffer[1] [6]),
    .I2(txByteCounter[0]) 
);
defparam n759_s6.INIT=8'hCA;
  LUT3 n759_s7 (
    .F(n759_7),
    .I0(\buffer[2] [6]),
    .I1(\buffer[3] [6]),
    .I2(txByteCounter[0]) 
);
defparam n759_s7.INIT=8'hCA;
  LUT3 n760_s6 (
    .F(n760_6),
    .I0(\buffer[0] [5]),
    .I1(\buffer[1] [5]),
    .I2(txByteCounter[0]) 
);
defparam n760_s6.INIT=8'hCA;
  LUT3 n760_s7 (
    .F(n760_7),
    .I0(\buffer[2] [5]),
    .I1(\buffer[3] [5]),
    .I2(txByteCounter[0]) 
);
defparam n760_s7.INIT=8'hCA;
  LUT3 n761_s6 (
    .F(n761_6),
    .I0(\buffer[0] [4]),
    .I1(\buffer[1] [4]),
    .I2(txByteCounter[0]) 
);
defparam n761_s6.INIT=8'hCA;
  LUT3 n761_s7 (
    .F(n761_7),
    .I0(\buffer[2] [4]),
    .I1(\buffer[3] [4]),
    .I2(txByteCounter[0]) 
);
defparam n761_s7.INIT=8'hCA;
  LUT3 n762_s6 (
    .F(n762_6),
    .I0(\buffer[0] [3]),
    .I1(\buffer[1] [3]),
    .I2(txByteCounter[0]) 
);
defparam n762_s6.INIT=8'hCA;
  LUT3 n762_s7 (
    .F(n762_7),
    .I0(\buffer[2] [3]),
    .I1(\buffer[3] [3]),
    .I2(txByteCounter[0]) 
);
defparam n762_s7.INIT=8'hCA;
  LUT3 n763_s6 (
    .F(n763_6),
    .I0(\buffer[0] [2]),
    .I1(\buffer[1] [2]),
    .I2(txByteCounter[0]) 
);
defparam n763_s6.INIT=8'hCA;
  LUT3 n763_s7 (
    .F(n763_7),
    .I0(\buffer[2] [2]),
    .I1(\buffer[3] [2]),
    .I2(txByteCounter[0]) 
);
defparam n763_s7.INIT=8'hCA;
  LUT3 n764_s6 (
    .F(n764_6),
    .I0(\buffer[0] [1]),
    .I1(\buffer[1] [1]),
    .I2(txByteCounter[0]) 
);
defparam n764_s6.INIT=8'hCA;
  LUT3 n764_s7 (
    .F(n764_7),
    .I0(\buffer[2] [1]),
    .I1(\buffer[3] [1]),
    .I2(txByteCounter[0]) 
);
defparam n764_s7.INIT=8'hCA;
  LUT3 n765_s6 (
    .F(n765_6),
    .I0(\buffer[0] [0]),
    .I1(\buffer[1] [0]),
    .I2(txByteCounter[0]) 
);
defparam n765_s6.INIT=8'hCA;
  LUT3 n765_s7 (
    .F(n765_7),
    .I0(\buffer[2] [0]),
    .I1(\buffer[3] [0]),
    .I2(txByteCounter[0]) 
);
defparam n765_s7.INIT=8'hCA;
  LUT3 n803_s24 (
    .F(n803_20),
    .I0(dataOut[0]),
    .I1(dataOut[1]),
    .I2(txBitNumber[0]) 
);
defparam n803_s24.INIT=8'hCA;
  LUT3 n803_s25 (
    .F(n803_21),
    .I0(dataOut[2]),
    .I1(dataOut[3]),
    .I2(txBitNumber[0]) 
);
defparam n803_s25.INIT=8'hCA;
  LUT3 n803_s26 (
    .F(n803_22),
    .I0(dataOut[4]),
    .I1(dataOut[5]),
    .I2(txBitNumber[0]) 
);
defparam n803_s26.INIT=8'hCA;
  LUT3 n803_s27 (
    .F(n803_23),
    .I0(dataOut[6]),
    .I1(dataOut[7]),
    .I2(txBitNumber[0]) 
);
defparam n803_s27.INIT=8'hCA;
  LUT3 n618_s0 (
    .F(n618_3),
    .I0(dataIn[7]),
    .I1(read[7]),
    .I2(n618_6) 
);
defparam n618_s0.INIT=8'hCA;
  LUT3 n619_s0 (
    .F(n619_3),
    .I0(dataIn[6]),
    .I1(read[6]),
    .I2(n618_6) 
);
defparam n619_s0.INIT=8'hCA;
  LUT3 n620_s0 (
    .F(n620_3),
    .I0(dataIn[5]),
    .I1(read[5]),
    .I2(n618_6) 
);
defparam n620_s0.INIT=8'hCA;
  LUT3 n621_s0 (
    .F(n621_3),
    .I0(dataIn[4]),
    .I1(read[4]),
    .I2(n618_6) 
);
defparam n621_s0.INIT=8'hCA;
  LUT3 n622_s0 (
    .F(n622_3),
    .I0(dataIn[3]),
    .I1(read[3]),
    .I2(n618_6) 
);
defparam n622_s0.INIT=8'hCA;
  LUT3 n623_s0 (
    .F(n623_3),
    .I0(dataIn[2]),
    .I1(read[2]),
    .I2(n618_6) 
);
defparam n623_s0.INIT=8'hCA;
  LUT3 n624_s0 (
    .F(n624_3),
    .I0(dataIn[1]),
    .I1(read[1]),
    .I2(n618_6) 
);
defparam n624_s0.INIT=8'hCA;
  LUT3 n625_s0 (
    .F(n625_3),
    .I0(dataIn[0]),
    .I1(read[0]),
    .I2(n618_6) 
);
defparam n625_s0.INIT=8'hCA;
  LUT4 n286_s0 (
    .F(n286_3),
    .I0(dataIn[3]),
    .I1(dataIn[2]),
    .I2(n286_4),
    .I3(n286_5) 
);
defparam n286_s0.INIT=16'h1000;
  LUT3 n1653_s0 (
    .F(n1653_3),
    .I0(byteReady),
    .I1(rxByteCounter[3]),
    .I2(n1653_4) 
);
defparam n1653_s0.INIT=8'h80;
  LUT3 n1669_s0 (
    .F(n1669_3),
    .I0(rxByteCounter[0]),
    .I1(rxByteCounter[1]),
    .I2(n1661_5) 
);
defparam n1669_s0.INIT=8'h40;
  LUT3 n1677_s0 (
    .F(n1677_3),
    .I0(rxByteCounter[1]),
    .I1(rxByteCounter[0]),
    .I2(n1661_5) 
);
defparam n1677_s0.INIT=8'h40;
  LUT3 n1685_s0 (
    .F(n1685_3),
    .I0(rxByteCounter[0]),
    .I1(rxByteCounter[1]),
    .I2(n1661_5) 
);
defparam n1685_s0.INIT=8'h10;
  LUT3 n1701_s0 (
    .F(n1701_3),
    .I0(rxByteCounter[0]),
    .I1(rxByteCounter[1]),
    .I2(n1693_4) 
);
defparam n1701_s0.INIT=8'h40;
  LUT4 n941_s2 (
    .F(n941_5),
    .I0(n1725_4),
    .I1(dataIn[7]),
    .I2(read[15]),
    .I3(n618_6) 
);
defparam n941_s2.INIT=16'hF044;
  LUT4 n943_s2 (
    .F(n943_5),
    .I0(dataIn[6]),
    .I1(n1717_6),
    .I2(read[14]),
    .I3(n618_6) 
);
defparam n943_s2.INIT=16'hF088;
  LUT4 n945_s2 (
    .F(n945_5),
    .I0(n1725_4),
    .I1(dataIn[5]),
    .I2(read[13]),
    .I3(n618_6) 
);
defparam n945_s2.INIT=16'hF044;
  LUT4 n947_s2 (
    .F(n947_5),
    .I0(dataIn[4]),
    .I1(n1717_6),
    .I2(read[12]),
    .I3(n618_6) 
);
defparam n947_s2.INIT=16'hF088;
  LUT4 n949_s2 (
    .F(n949_5),
    .I0(n1725_4),
    .I1(dataIn[3]),
    .I2(read[11]),
    .I3(n618_6) 
);
defparam n949_s2.INIT=16'hF044;
  LUT4 n951_s2 (
    .F(n951_5),
    .I0(n1725_4),
    .I1(dataIn[2]),
    .I2(read[10]),
    .I3(n618_6) 
);
defparam n951_s2.INIT=16'hF044;
  LUT4 n953_s2 (
    .F(n953_5),
    .I0(dataIn[1]),
    .I1(n1717_6),
    .I2(read[9]),
    .I3(n618_6) 
);
defparam n953_s2.INIT=16'hF088;
  LUT4 n955_s2 (
    .F(n955_5),
    .I0(dataIn[0]),
    .I1(n1717_6),
    .I2(read[8]),
    .I3(n618_6) 
);
defparam n955_s2.INIT=16'hF088;
  LUT3 n1818_s1 (
    .F(n1818_4),
    .I0(txState[1]),
    .I1(txState[0]),
    .I2(n1818_5) 
);
defparam n1818_s1.INIT=8'h40;
  LUT4 n152_s12 (
    .F(n152_16),
    .I0(rxCounter[11]),
    .I1(n152_17),
    .I2(n152_18),
    .I3(rxCounter[12]) 
);
defparam n152_s12.INIT=16'h0708;
  LUT4 n155_s11 (
    .F(n155_15),
    .I0(rxCounter[8]),
    .I1(n155_16),
    .I2(n152_18),
    .I3(rxCounter[9]) 
);
defparam n155_s11.INIT=16'h0708;
  LUT4 n158_s11 (
    .F(n158_15),
    .I0(n158_16),
    .I1(n158_17),
    .I2(n158_18),
    .I3(rxState[2]) 
);
defparam n158_s11.INIT=16'h30A0;
  LUT4 n159_s11 (
    .F(n159_15),
    .I0(rxCounter[4]),
    .I1(n159_16),
    .I2(n152_18),
    .I3(rxCounter[5]) 
);
defparam n159_s11.INIT=16'h0708;
  LUT4 n162_s11 (
    .F(n162_15),
    .I0(rxCounter[0]),
    .I1(rxCounter[1]),
    .I2(n152_18),
    .I3(rxCounter[2]) 
);
defparam n162_s11.INIT=16'h0708;
  LUT4 n164_s11 (
    .F(n164_15),
    .I0(n158_16),
    .I1(n158_17),
    .I2(rxCounter[0]),
    .I3(rxState[2]) 
);
defparam n164_s11.INIT=16'h035F;
  LUT4 n166_s20 (
    .F(n166_28),
    .I0(n166_29),
    .I1(rxState[2]),
    .I2(rxState[0]),
    .I3(rxState[1]) 
);
defparam n166_s20.INIT=16'hDF30;
  LUT3 n169_s3 (
    .F(n169_7),
    .I0(rxState[2]),
    .I1(rxState[0]),
    .I2(rxState[1]) 
);
defparam n169_s3.INIT=8'h40;
  LUT3 n549_s1 (
    .F(n549_4),
    .I0(n549_5),
    .I1(n286_3),
    .I2(byteReady) 
);
defparam n549_s1.INIT=8'hD0;
  LUT4 byteReady_s3 (
    .F(byteReady_8),
    .I0(n158_17),
    .I1(rxState[1]),
    .I2(rxState[2]),
    .I3(rxState[0]) 
);
defparam byteReady_s3.INIT=16'h2003;
  LUT4 rxBitNumber_2_s4 (
    .F(rxBitNumber_2_8),
    .I0(uart_rx_d),
    .I1(rxState[2]),
    .I2(rxState[0]),
    .I3(rxState[1]) 
);
defparam rxBitNumber_2_s4.INIT=16'h3001;
  LUT4 \buffer[1]_7_s3  (
    .F(\buffer[1]_7_8 ),
    .I0(rxByteCounter[1]),
    .I1(rxByteCounter[0]),
    .I2(n1693_4),
    .I3(n618_6) 
);
defparam \buffer[1]_7_s3 .INIT=16'hFF40;
  LUT4 rxState_2_s5 (
    .F(rxState_0_8),
    .I0(n158_16),
    .I1(rxState[2]),
    .I2(rxState_2_11),
    .I3(n158_17) 
);
defparam rxState_2_s5.INIT=16'h1F11;
  LUT4 flag_end_tx_s4 (
    .F(flag_end_tx_6),
    .I0(txByteCounter[1]),
    .I1(txByteCounter[0]),
    .I2(flag_end_tx_7),
    .I3(n618_6) 
);
defparam flag_end_tx_s4.INIT=16'hFF40;
  LUT3 txBitNumber_2_s4 (
    .F(txBitNumber_2_9),
    .I0(txBitNumber_2_10),
    .I1(txBitNumber_2_11),
    .I2(n1818_4) 
);
defparam txBitNumber_2_s4.INIT=8'hF4;
  LUT3 n923_s14 (
    .F(n923_18),
    .I0(txByteCounter[1]),
    .I1(txByteCounter[0]),
    .I2(flag_end_tx_7) 
);
defparam n923_s14.INIT=8'h40;
  LUT4 n958_s22 (
    .F(n958_26),
    .I0(txState[1]),
    .I1(n958_27),
    .I2(n1818_5),
    .I3(n618_6) 
);
defparam n958_s22.INIT=16'hFF80;
  LUT4 n984_s12 (
    .F(n984_16),
    .I0(txBitNumber[0]),
    .I1(txBitNumber[1]),
    .I2(txBitNumber[2]),
    .I3(txBitNumber_2_11) 
);
defparam n984_s12.INIT=16'h7800;
  LUT3 n986_s9 (
    .F(n986_13),
    .I0(txBitNumber[0]),
    .I1(txBitNumber[1]),
    .I2(txBitNumber_2_11) 
);
defparam n986_s9.INIT=8'h60;
  LUT4 n974_s13 (
    .F(n974_17),
    .I0(n974_18),
    .I1(n803_29),
    .I2(txState[0]),
    .I3(txState[1]) 
);
defparam n974_s13.INIT=16'hFC05;
  LUT4 n960_s18 (
    .F(n960_24),
    .I0(txCounter[8]),
    .I1(n960_25),
    .I2(n959_25),
    .I3(txCounter[9]) 
);
defparam n960_s18.INIT=16'h0708;
  LUT3 n963_s18 (
    .F(n963_24),
    .I0(n963_25),
    .I1(txCounter[6]),
    .I2(txState_1_14) 
);
defparam n963_s18.INIT=8'h60;
  LUT4 n964_s18 (
    .F(n964_24),
    .I0(txCounter[4]),
    .I1(n964_25),
    .I2(n959_25),
    .I3(txCounter[5]) 
);
defparam n964_s18.INIT=16'h0708;
  LUT4 n967_s18 (
    .F(n967_24),
    .I0(txCounter[0]),
    .I1(txCounter[1]),
    .I2(n959_25),
    .I3(txCounter[2]) 
);
defparam n967_s18.INIT=16'h0708;
  LUT3 n969_s13 (
    .F(n969_18),
    .I0(txState_1_14),
    .I1(txCounter_1_10),
    .I2(txCounter[0]) 
);
defparam n969_s13.INIT=8'h3A;
  LUT4 rxCounter_11_s3 (
    .F(rxCounter_11_8),
    .I0(rxState[0]),
    .I1(uart_rx_d),
    .I2(rxState[2]),
    .I3(rxState[1]) 
);
defparam rxCounter_11_s3.INIT=16'h0FAB;
  LUT4 rxState_1_s3 (
    .F(rxState_1_8),
    .I0(n158_17),
    .I1(rxState[1]),
    .I2(rxState[2]),
    .I3(n158_16) 
);
defparam rxState_1_s3.INIT=16'hF8FF;
  LUT4 \buffer[0]_7_s3  (
    .F(\buffer[0]_7_8 ),
    .I0(\buffer[0]_7_11 ),
    .I1(n1717_6),
    .I2(byteReady),
    .I3(n618_6) 
);
defparam \buffer[0]_7_s3 .INIT=16'hFFB0;
  LUT4 n167_s22 (
    .F(n167_29),
    .I0(rxState[1]),
    .I1(n166_29),
    .I2(rxState[0]),
    .I3(rxState[2]) 
);
defparam n167_s22.INIT=16'h008F;
  LUT2 n179_s10 (
    .F(n179_15),
    .I0(rxBitNumber[0]),
    .I1(rxState[1]) 
);
defparam n179_s10.INIT=4'h4;
  LUT3 n178_s9 (
    .F(n178_14),
    .I0(rxBitNumber[0]),
    .I1(rxBitNumber[1]),
    .I2(rxState[1]) 
);
defparam n178_s9.INIT=8'h60;
  LUT4 n177_s9 (
    .F(n177_14),
    .I0(rxBitNumber[0]),
    .I1(rxBitNumber[1]),
    .I2(rxBitNumber[2]),
    .I3(rxState[1]) 
);
defparam n177_s9.INIT=16'h7800;
  LUT2 n184_s0 (
    .F(n184_4),
    .I0(rxByteCounter[0]),
    .I1(rxByteCounter[1]) 
);
defparam n184_s0.INIT=4'h6;
  LUT2 n286_s1 (
    .F(n286_4),
    .I0(dataIn[1]),
    .I1(dataIn[0]) 
);
defparam n286_s1.INIT=4'h8;
  LUT4 n286_s2 (
    .F(n286_5),
    .I0(dataIn[7]),
    .I1(dataIn[5]),
    .I2(dataIn[6]),
    .I3(dataIn[4]) 
);
defparam n286_s2.INIT=16'h1000;
  LUT3 n1653_s1 (
    .F(n1653_4),
    .I0(rxByteCounter[0]),
    .I1(rxByteCounter[1]),
    .I2(rxByteCounter[2]) 
);
defparam n1653_s1.INIT=8'h01;
  LUT2 n1661_s1 (
    .F(n1661_4),
    .I0(rxByteCounter[0]),
    .I1(rxByteCounter[1]) 
);
defparam n1661_s1.INIT=4'h8;
  LUT3 n1661_s2 (
    .F(n1661_5),
    .I0(rxByteCounter[3]),
    .I1(rxByteCounter[2]),
    .I2(byteReady) 
);
defparam n1661_s2.INIT=8'h40;
  LUT3 n1693_s1 (
    .F(n1693_4),
    .I0(rxByteCounter[2]),
    .I1(rxByteCounter[3]),
    .I2(byteReady) 
);
defparam n1693_s1.INIT=8'h10;
  LUT2 n1725_s1 (
    .F(n1725_4),
    .I0(n549_5),
    .I1(n290_22) 
);
defparam n1725_s1.INIT=4'h8;
  LUT4 n1818_s2 (
    .F(n1818_5),
    .I0(txCounter[4]),
    .I1(txCounter[5]),
    .I2(txCounter[6]),
    .I3(n1818_6) 
);
defparam n1818_s2.INIT=16'h1000;
  LUT4 n152_s13 (
    .F(n152_17),
    .I0(rxCounter[8]),
    .I1(rxCounter[9]),
    .I2(rxCounter[10]),
    .I3(n155_16) 
);
defparam n152_s13.INIT=16'h8000;
  LUT2 n152_s14 (
    .F(n152_18),
    .I0(rxState[2]),
    .I1(n158_16) 
);
defparam n152_s14.INIT=4'h1;
  LUT2 n155_s12 (
    .F(n155_16),
    .I0(rxCounter[7]),
    .I1(n157_16) 
);
defparam n155_s12.INIT=4'h8;
  LUT4 n157_s12 (
    .F(n157_16),
    .I0(rxCounter[4]),
    .I1(rxCounter[5]),
    .I2(rxCounter[6]),
    .I3(n159_16) 
);
defparam n157_s12.INIT=16'h8000;
  LUT4 n158_s12 (
    .F(n158_16),
    .I0(rxState[0]),
    .I1(n158_19),
    .I2(n158_20),
    .I3(n158_21) 
);
defparam n158_s12.INIT=16'h7F00;
  LUT4 n158_s13 (
    .F(n158_17),
    .I0(rxCounter[5]),
    .I1(n158_22),
    .I2(rxCounter[6]),
    .I3(n158_19) 
);
defparam n158_s13.INIT=16'h4000;
  LUT4 n158_s14 (
    .F(n158_18),
    .I0(rxCounter[4]),
    .I1(rxCounter[5]),
    .I2(n159_16),
    .I3(rxCounter[6]) 
);
defparam n158_s14.INIT=16'h7F80;
  LUT4 n159_s12 (
    .F(n159_16),
    .I0(rxCounter[0]),
    .I1(rxCounter[1]),
    .I2(rxCounter[2]),
    .I3(rxCounter[3]) 
);
defparam n159_s12.INIT=16'h8000;
  LUT3 n161_s12 (
    .F(n161_16),
    .I0(rxCounter[0]),
    .I1(rxCounter[1]),
    .I2(rxCounter[2]) 
);
defparam n161_s12.INIT=8'h80;
  LUT3 n166_s21 (
    .F(n166_29),
    .I0(rxBitNumber[0]),
    .I1(rxBitNumber[1]),
    .I2(rxBitNumber[2]) 
);
defparam n166_s21.INIT=8'h80;
  LUT4 n549_s2 (
    .F(n549_5),
    .I0(\buffer[0] [4]),
    .I1(\buffer[0] [5]),
    .I2(n549_6),
    .I3(n549_7) 
);
defparam n549_s2.INIT=16'h1000;
  LUT3 rxState_2_s6 (
    .F(rxState_2_11),
    .I0(rxState[0]),
    .I1(rxState[1]),
    .I2(rxState[2]) 
);
defparam rxState_2_s6.INIT=8'hD3;
  LUT3 flag_end_tx_s5 (
    .F(flag_end_tx_7),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(n1818_5) 
);
defparam flag_end_tx_s5.INIT=8'h80;
  LUT3 txBitNumber_2_s5 (
    .F(txBitNumber_2_10),
    .I0(txBitNumber[0]),
    .I1(txBitNumber[1]),
    .I2(txBitNumber[2]) 
);
defparam txBitNumber_2_s5.INIT=8'h80;
  LUT3 txBitNumber_2_s6 (
    .F(txBitNumber_2_11),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(n1818_5) 
);
defparam txBitNumber_2_s6.INIT=8'h40;
  LUT4 n958_s23 (
    .F(n958_27),
    .I0(txByteCounter[1]),
    .I1(txByteCounter[0]),
    .I2(txBitNumber_2_10),
    .I3(txState[0]) 
);
defparam n958_s23.INIT=16'hBBF0;
  LUT2 n974_s14 (
    .F(n974_18),
    .I0(uart_tx_d),
    .I1(send_uart) 
);
defparam n974_s14.INIT=4'h4;
  LUT2 n959_s19 (
    .F(n959_25),
    .I0(txState[0]),
    .I1(txState[1]) 
);
defparam n959_s19.INIT=4'h1;
  LUT2 n960_s19 (
    .F(n960_25),
    .I0(txCounter[7]),
    .I1(n962_25) 
);
defparam n960_s19.INIT=4'h8;
  LUT4 n962_s19 (
    .F(n962_25),
    .I0(txCounter[4]),
    .I1(txCounter[5]),
    .I2(txCounter[6]),
    .I3(n964_25) 
);
defparam n962_s19.INIT=16'h8000;
  LUT3 n963_s19 (
    .F(n963_25),
    .I0(txCounter[4]),
    .I1(txCounter[5]),
    .I2(n964_25) 
);
defparam n963_s19.INIT=8'h80;
  LUT4 n964_s19 (
    .F(n964_25),
    .I0(txCounter[0]),
    .I1(txCounter[1]),
    .I2(txCounter[2]),
    .I3(txCounter[3]) 
);
defparam n964_s19.INIT=16'h8000;
  LUT3 n966_s19 (
    .F(n966_25),
    .I0(txCounter[0]),
    .I1(txCounter[1]),
    .I2(txCounter[2]) 
);
defparam n966_s19.INIT=8'h80;
  LUT4 n1818_s3 (
    .F(n1818_6),
    .I0(txCounter[7]),
    .I1(txCounter[8]),
    .I2(n1818_7),
    .I3(n1818_8) 
);
defparam n1818_s3.INIT=16'h1000;
  LUT4 n158_s15 (
    .F(n158_19),
    .I0(rxCounter[4]),
    .I1(rxCounter[7]),
    .I2(n158_23),
    .I3(n158_24) 
);
defparam n158_s15.INIT=16'h1000;
  LUT3 n158_s16 (
    .F(n158_20),
    .I0(rxCounter[6]),
    .I1(rxCounter[5]),
    .I2(n158_22) 
);
defparam n158_s16.INIT=8'h40;
  LUT3 n158_s17 (
    .F(n158_21),
    .I0(uart_rx_d),
    .I1(rxState[0]),
    .I2(rxState[1]) 
);
defparam n158_s17.INIT=8'h3E;
  LUT3 n158_s18 (
    .F(n158_22),
    .I0(rxCounter[10]),
    .I1(rxCounter[11]),
    .I2(rxCounter[12]) 
);
defparam n158_s18.INIT=8'h01;
  LUT2 n549_s3 (
    .F(n549_6),
    .I0(\buffer[0] [7]),
    .I1(\buffer[0] [6]) 
);
defparam n549_s3.INIT=4'h4;
  LUT4 n549_s4 (
    .F(n549_7),
    .I0(\buffer[0] [1]),
    .I1(\buffer[0] [2]),
    .I2(\buffer[0] [3]),
    .I3(\buffer[0] [0]) 
);
defparam n549_s4.INIT=16'h0100;
  LUT2 n1818_s4 (
    .F(n1818_7),
    .I0(txCounter[9]),
    .I1(txCounter[10]) 
);
defparam n1818_s4.INIT=4'h1;
  LUT4 n1818_s5 (
    .F(n1818_8),
    .I0(txCounter[0]),
    .I1(txCounter[1]),
    .I2(txCounter[2]),
    .I3(txCounter[3]) 
);
defparam n1818_s5.INIT=16'h0001;
  LUT2 n158_s19 (
    .F(n158_23),
    .I0(rxCounter[8]),
    .I1(rxCounter[9]) 
);
defparam n158_s19.INIT=4'h1;
  LUT4 n158_s20 (
    .F(n158_24),
    .I0(rxCounter[0]),
    .I1(rxCounter[1]),
    .I2(rxCounter[2]),
    .I3(rxCounter[3]) 
);
defparam n158_s20.INIT=16'h0001;
  LUT4 \buffer[0]_7_s5  (
    .F(\buffer[0]_7_11 ),
    .I0(rxByteCounter[3]),
    .I1(rxByteCounter[0]),
    .I2(rxByteCounter[1]),
    .I3(rxByteCounter[2]) 
);
defparam \buffer[0]_7_s5 .INIT=16'h0001;
  LUT4 n290_s13 (
    .F(n290_22),
    .I0(rxByteCounter[0]),
    .I1(rxByteCounter[1]),
    .I2(rxByteCounter[2]),
    .I3(rxByteCounter[3]) 
);
defparam n290_s13.INIT=16'hFE00;
  LUT4 n7_s4 (
    .F(n7_9),
    .I0(rxBitNumber[0]),
    .I1(rxBitNumber[1]),
    .I2(rxBitNumber[2]),
    .I3(n169_7) 
);
defparam n7_s4.INIT=16'h8000;
  LUT4 n1693_s2 (
    .F(n1693_6),
    .I0(n1661_4),
    .I1(rxByteCounter[2]),
    .I2(rxByteCounter[3]),
    .I3(byteReady) 
);
defparam n1693_s2.INIT=16'h0200;
  LUT4 n959_s21 (
    .F(n959_28),
    .I0(txCounter[8]),
    .I1(txCounter[9]),
    .I2(txCounter[7]),
    .I3(n962_25) 
);
defparam n959_s21.INIT=16'h8000;
  LUT4 n961_s19 (
    .F(n961_26),
    .I0(n959_25),
    .I1(txCounter[8]),
    .I2(txCounter[7]),
    .I3(n962_25) 
);
defparam n961_s19.INIT=16'h1444;
  LUT4 n154_s13 (
    .F(n154_18),
    .I0(rxCounter[8]),
    .I1(rxCounter[9]),
    .I2(rxCounter[7]),
    .I3(n157_16) 
);
defparam n154_s13.INIT=16'h8000;
  LUT4 n156_s12 (
    .F(n156_17),
    .I0(n152_18),
    .I1(rxCounter[8]),
    .I2(rxCounter[7]),
    .I3(n157_16) 
);
defparam n156_s12.INIT=16'h1444;
  LUT4 n182_s1 (
    .F(n182_6),
    .I0(rxByteCounter[2]),
    .I1(rxByteCounter[0]),
    .I2(rxByteCounter[1]),
    .I3(rxByteCounter[3]) 
);
defparam n182_s1.INIT=16'h7F80;
  LUT3 n183_s1 (
    .F(n183_6),
    .I0(rxByteCounter[2]),
    .I1(rxByteCounter[0]),
    .I2(rxByteCounter[1]) 
);
defparam n183_s1.INIT=8'h6A;
  LUT3 n1661_s3 (
    .F(n1661_7),
    .I0(rxByteCounter[0]),
    .I1(rxByteCounter[1]),
    .I2(n1661_5) 
);
defparam n1661_s3.INIT=8'h80;
  LUT4 n973_s10 (
    .F(n973_15),
    .I0(txByteCounter[0]),
    .I1(txState[0]),
    .I2(txState[1]),
    .I3(n1818_5) 
);
defparam n973_s10.INIT=16'h4000;
  LUT4 n957_s19 (
    .F(n957_24),
    .I0(n1818_4),
    .I1(txState[0]),
    .I2(txState[1]),
    .I3(n1818_5) 
);
defparam n957_s19.INIT=16'hBAAA;
  LUT4 n988_s10 (
    .F(n988_15),
    .I0(txBitNumber[0]),
    .I1(txState[0]),
    .I2(txState[1]),
    .I3(n1818_5) 
);
defparam n988_s10.INIT=16'h1000;
  LUT3 n1717_s2 (
    .F(n1717_6),
    .I0(n286_3),
    .I1(n549_5),
    .I2(n290_22) 
);
defparam n1717_s2.INIT=8'h15;
  LUT4 n1725_s2 (
    .F(n1725_6),
    .I0(n286_3),
    .I1(byteReady),
    .I2(n549_5),
    .I3(n290_22) 
);
defparam n1725_s2.INIT=16'h4000;
  LUT4 n163_s12 (
    .F(n163_17),
    .I0(rxState[2]),
    .I1(n158_16),
    .I2(rxCounter[0]),
    .I3(rxCounter[1]) 
);
defparam n163_s12.INIT=16'h0EE0;
  LUT4 n161_s13 (
    .F(n161_18),
    .I0(rxState[2]),
    .I1(n158_16),
    .I2(n161_16),
    .I3(rxCounter[3]) 
);
defparam n161_s13.INIT=16'h0EE0;
  LUT4 n160_s12 (
    .F(n160_17),
    .I0(rxState[2]),
    .I1(n158_16),
    .I2(rxCounter[4]),
    .I3(n159_16) 
);
defparam n160_s12.INIT=16'h0EE0;
  LUT4 n157_s13 (
    .F(n157_18),
    .I0(rxState[2]),
    .I1(n158_16),
    .I2(rxCounter[7]),
    .I3(n157_16) 
);
defparam n157_s13.INIT=16'h0EE0;
  LUT4 n154_s14 (
    .F(n154_20),
    .I0(rxState[2]),
    .I1(n158_16),
    .I2(n154_18),
    .I3(rxCounter[10]) 
);
defparam n154_s14.INIT=16'h0EE0;
  LUT4 n153_s13 (
    .F(n153_18),
    .I0(rxState[2]),
    .I1(n158_16),
    .I2(rxCounter[11]),
    .I3(n152_17) 
);
defparam n153_s13.INIT=16'h0EE0;
  LUT3 txState_1_s8 (
    .F(txState_1_14),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(n1818_5) 
);
defparam txState_1_s8.INIT=8'h0E;
  LUT3 n618_s2 (
    .F(n618_6),
    .I0(send_uart),
    .I1(txState[0]),
    .I2(txState[1]) 
);
defparam n618_s2.INIT=8'h02;
  LUT3 txCounter_1_s4 (
    .F(txCounter_1_10),
    .I0(send_uart),
    .I1(txState[0]),
    .I2(txState[1]) 
);
defparam txCounter_1_s4.INIT=8'hFE;
  LUT4 n968_s19 (
    .F(n968_26),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(txCounter[0]),
    .I3(txCounter[1]) 
);
defparam n968_s19.INIT=16'h0EE0;
  LUT4 n966_s20 (
    .F(n966_27),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(n966_25),
    .I3(txCounter[3]) 
);
defparam n966_s20.INIT=16'h0EE0;
  LUT4 n965_s19 (
    .F(n965_26),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(txCounter[4]),
    .I3(n964_25) 
);
defparam n965_s19.INIT=16'h0EE0;
  LUT4 n962_s20 (
    .F(n962_27),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(txCounter[7]),
    .I3(n962_25) 
);
defparam n962_s20.INIT=16'h0EE0;
  LUT4 n959_s22 (
    .F(n959_30),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(n959_28),
    .I3(txCounter[10]) 
);
defparam n959_s22.INIT=16'h0EE0;
  LUT3 n971_s12 (
    .F(n971_17),
    .I0(txByteCounter_1_13),
    .I1(n971_19),
    .I2(txByteCounter[1]) 
);
defparam n971_s12.INIT=8'hDC;
  LUT3 n971_s13 (
    .F(n971_19),
    .I0(txByteCounter[1]),
    .I1(txByteCounter[0]),
    .I2(flag_end_tx_7) 
);
defparam n971_s13.INIT=8'h20;
  LUT4 txByteCounter_1_s6 (
    .F(txByteCounter_1_13),
    .I0(txByteCounter[1]),
    .I1(txByteCounter[0]),
    .I2(flag_end_tx_7),
    .I3(n618_6) 
);
defparam txByteCounter_1_s6.INIT=16'hFFB0;
  LUT4 txState_0_s4 (
    .F(txState_0_10),
    .I0(txState[0]),
    .I1(txState[1]),
    .I2(n1818_5),
    .I3(txCounter_1_10) 
);
defparam txState_0_s4.INIT=16'hF100;
  LUT4 n1717_s3 (
    .F(n1717_8),
    .I0(n286_3),
    .I1(n549_5),
    .I2(n290_22),
    .I3(byteReady) 
);
defparam n1717_s3.INIT=16'hEA00;
  DFFRE dataIn_7_s0 (
    .Q(dataIn[7]),
    .D(uart_rx_d),
    .CLK(clk_PSRAM),
    .CE(n169_7),
    .RESET(n1717_8) 
);
defparam dataIn_7_s0.INIT=1'b0;
  DFFRE dataIn_6_s0 (
    .Q(dataIn[6]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n169_7),
    .RESET(n1717_8) 
);
defparam dataIn_6_s0.INIT=1'b0;
  DFFRE dataIn_5_s0 (
    .Q(dataIn[5]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n169_7),
    .RESET(n1717_8) 
);
defparam dataIn_5_s0.INIT=1'b0;
  DFFRE dataIn_4_s0 (
    .Q(dataIn[4]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n169_7),
    .RESET(n1717_8) 
);
defparam dataIn_4_s0.INIT=1'b0;
  DFFRE dataIn_3_s0 (
    .Q(dataIn[3]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n169_7),
    .RESET(n1717_8) 
);
defparam dataIn_3_s0.INIT=1'b0;
  DFFRE dataIn_2_s0 (
    .Q(dataIn[2]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n169_7),
    .RESET(n1717_8) 
);
defparam dataIn_2_s0.INIT=1'b0;
  DFFRE dataIn_1_s0 (
    .Q(dataIn[1]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n169_7),
    .RESET(n1717_8) 
);
defparam dataIn_1_s0.INIT=1'b0;
  DFFRE dataIn_0_s0 (
    .Q(dataIn[0]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n169_7),
    .RESET(n1717_8) 
);
defparam dataIn_0_s0.INIT=1'b0;
  DFFE rxBitNumber_2_s0 (
    .Q(rxBitNumber[2]),
    .D(n177_14),
    .CLK(clk_PSRAM),
    .CE(rxBitNumber_2_8) 
);
defparam rxBitNumber_2_s0.INIT=1'b0;
  DFFE rxBitNumber_1_s0 (
    .Q(rxBitNumber[1]),
    .D(n178_14),
    .CLK(clk_PSRAM),
    .CE(rxBitNumber_2_8) 
);
defparam rxBitNumber_1_s0.INIT=1'b0;
  DFFE rxBitNumber_0_s0 (
    .Q(rxBitNumber[0]),
    .D(n179_15),
    .CLK(clk_PSRAM),
    .CE(rxBitNumber_2_8) 
);
defparam rxBitNumber_0_s0.INIT=1'b0;
  DFFR flag_debug_s0 (
    .Q(flag_debug_Z),
    .D(n286_3),
    .CLK(clk_PSRAM),
    .RESET(n635_5) 
);
  DFFRE rxByteCounter_3_s0 (
    .Q(rxByteCounter[3]),
    .D(n182_6),
    .CLK(clk_PSRAM),
    .CE(byteReady),
    .RESET(n1717_8) 
);
defparam rxByteCounter_3_s0.INIT=1'b0;
  DFFRE rxByteCounter_2_s0 (
    .Q(rxByteCounter[2]),
    .D(n183_6),
    .CLK(clk_PSRAM),
    .CE(byteReady),
    .RESET(n1717_8) 
);
defparam rxByteCounter_2_s0.INIT=1'b0;
  DFFRE rxByteCounter_1_s0 (
    .Q(rxByteCounter[1]),
    .D(n184_4),
    .CLK(clk_PSRAM),
    .CE(byteReady),
    .RESET(n1717_8) 
);
defparam rxByteCounter_1_s0.INIT=1'b0;
  DFFRE rxByteCounter_0_s0 (
    .Q(rxByteCounter[0]),
    .D(n185_6),
    .CLK(clk_PSRAM),
    .CE(byteReady),
    .RESET(n1717_8) 
);
defparam rxByteCounter_0_s0.INIT=1'b0;
  DFFE \buffer[8]_7_s0  (
    .Q(\buffer[8] [7]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n1653_3) 
);
defparam \buffer[8]_7_s0 .INIT=1'b0;
  DFFE \buffer[8]_6_s0  (
    .Q(\buffer[8] [6]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n1653_3) 
);
defparam \buffer[8]_6_s0 .INIT=1'b0;
  DFFE \buffer[8]_5_s0  (
    .Q(\buffer[8] [5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1653_3) 
);
defparam \buffer[8]_5_s0 .INIT=1'b0;
  DFFE \buffer[8]_4_s0  (
    .Q(\buffer[8] [4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1653_3) 
);
defparam \buffer[8]_4_s0 .INIT=1'b0;
  DFFE \buffer[8]_3_s0  (
    .Q(\buffer[8] [3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1653_3) 
);
defparam \buffer[8]_3_s0 .INIT=1'b0;
  DFFE \buffer[8]_2_s0  (
    .Q(\buffer[8] [2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1653_3) 
);
defparam \buffer[8]_2_s0 .INIT=1'b0;
  DFFE \buffer[8]_1_s0  (
    .Q(\buffer[8] [1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1653_3) 
);
defparam \buffer[8]_1_s0 .INIT=1'b0;
  DFFE \buffer[8]_0_s0  (
    .Q(\buffer[8] [0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1653_3) 
);
defparam \buffer[8]_0_s0 .INIT=1'b0;
  DFFE \buffer[7]_5_s0  (
    .Q(\buffer[7] [5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1661_7) 
);
defparam \buffer[7]_5_s0 .INIT=1'b0;
  DFFE \buffer[7]_4_s0  (
    .Q(\buffer[7] [4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1661_7) 
);
defparam \buffer[7]_4_s0 .INIT=1'b0;
  DFFE \buffer[7]_3_s0  (
    .Q(\buffer[7] [3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1661_7) 
);
defparam \buffer[7]_3_s0 .INIT=1'b0;
  DFFE \buffer[7]_2_s0  (
    .Q(\buffer[7] [2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1661_7) 
);
defparam \buffer[7]_2_s0 .INIT=1'b0;
  DFFE \buffer[7]_1_s0  (
    .Q(\buffer[7] [1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1661_7) 
);
defparam \buffer[7]_1_s0 .INIT=1'b0;
  DFFE \buffer[7]_0_s0  (
    .Q(\buffer[7] [0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1661_7) 
);
defparam \buffer[7]_0_s0 .INIT=1'b0;
  DFFE \buffer[6]_7_s0  (
    .Q(\buffer[6] [7]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n1669_3) 
);
defparam \buffer[6]_7_s0 .INIT=1'b0;
  DFFE \buffer[6]_6_s0  (
    .Q(\buffer[6] [6]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n1669_3) 
);
defparam \buffer[6]_6_s0 .INIT=1'b0;
  DFFE \buffer[6]_5_s0  (
    .Q(\buffer[6] [5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1669_3) 
);
defparam \buffer[6]_5_s0 .INIT=1'b0;
  DFFE \buffer[6]_4_s0  (
    .Q(\buffer[6] [4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1669_3) 
);
defparam \buffer[6]_4_s0 .INIT=1'b0;
  DFFE \buffer[6]_3_s0  (
    .Q(\buffer[6] [3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1669_3) 
);
defparam \buffer[6]_3_s0 .INIT=1'b0;
  DFFE \buffer[6]_2_s0  (
    .Q(\buffer[6] [2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1669_3) 
);
defparam \buffer[6]_2_s0 .INIT=1'b0;
  DFFE \buffer[6]_1_s0  (
    .Q(\buffer[6] [1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1669_3) 
);
defparam \buffer[6]_1_s0 .INIT=1'b0;
  DFFE \buffer[6]_0_s0  (
    .Q(\buffer[6] [0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1669_3) 
);
defparam \buffer[6]_0_s0 .INIT=1'b0;
  DFFE \buffer[5]_7_s0  (
    .Q(\buffer[5] [7]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n1677_3) 
);
defparam \buffer[5]_7_s0 .INIT=1'b0;
  DFFE \buffer[5]_6_s0  (
    .Q(\buffer[5] [6]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n1677_3) 
);
defparam \buffer[5]_6_s0 .INIT=1'b0;
  DFFE \buffer[5]_5_s0  (
    .Q(\buffer[5] [5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1677_3) 
);
defparam \buffer[5]_5_s0 .INIT=1'b0;
  DFFE \buffer[5]_4_s0  (
    .Q(\buffer[5] [4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1677_3) 
);
defparam \buffer[5]_4_s0 .INIT=1'b0;
  DFFE \buffer[5]_3_s0  (
    .Q(\buffer[5] [3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1677_3) 
);
defparam \buffer[5]_3_s0 .INIT=1'b0;
  DFFE \buffer[5]_2_s0  (
    .Q(\buffer[5] [2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1677_3) 
);
defparam \buffer[5]_2_s0 .INIT=1'b0;
  DFFE \buffer[5]_1_s0  (
    .Q(\buffer[5] [1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1677_3) 
);
defparam \buffer[5]_1_s0 .INIT=1'b0;
  DFFE \buffer[5]_0_s0  (
    .Q(\buffer[5] [0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1677_3) 
);
defparam \buffer[5]_0_s0 .INIT=1'b0;
  DFFE \buffer[4]_5_s0  (
    .Q(\buffer[4] [5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1685_3) 
);
defparam \buffer[4]_5_s0 .INIT=1'b0;
  DFFE \buffer[4]_4_s0  (
    .Q(\buffer[4] [4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1685_3) 
);
defparam \buffer[4]_4_s0 .INIT=1'b0;
  DFFE \buffer[4]_3_s0  (
    .Q(\buffer[4] [3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1685_3) 
);
defparam \buffer[4]_3_s0 .INIT=1'b0;
  DFFE \buffer[4]_2_s0  (
    .Q(\buffer[4] [2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1685_3) 
);
defparam \buffer[4]_2_s0 .INIT=1'b0;
  DFFE \buffer[4]_1_s0  (
    .Q(\buffer[4] [1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1685_3) 
);
defparam \buffer[4]_1_s0 .INIT=1'b0;
  DFFE \buffer[4]_0_s0  (
    .Q(\buffer[4] [0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1685_3) 
);
defparam \buffer[4]_0_s0 .INIT=1'b0;
  DFFE \buffer[3]_7_s0  (
    .Q(\buffer[3] [7]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n1693_6) 
);
defparam \buffer[3]_7_s0 .INIT=1'b0;
  DFFE \buffer[3]_6_s0  (
    .Q(\buffer[3] [6]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n1693_6) 
);
defparam \buffer[3]_6_s0 .INIT=1'b0;
  DFFE \buffer[3]_5_s0  (
    .Q(\buffer[3] [5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1693_6) 
);
defparam \buffer[3]_5_s0 .INIT=1'b0;
  DFFE \buffer[3]_4_s0  (
    .Q(\buffer[3] [4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1693_6) 
);
defparam \buffer[3]_4_s0 .INIT=1'b0;
  DFFE \buffer[3]_3_s0  (
    .Q(\buffer[3] [3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1693_6) 
);
defparam \buffer[3]_3_s0 .INIT=1'b0;
  DFFE \buffer[3]_2_s0  (
    .Q(\buffer[3] [2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1693_6) 
);
defparam \buffer[3]_2_s0 .INIT=1'b0;
  DFFE \buffer[3]_1_s0  (
    .Q(\buffer[3] [1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1693_6) 
);
defparam \buffer[3]_1_s0 .INIT=1'b0;
  DFFE \buffer[3]_0_s0  (
    .Q(\buffer[3] [0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1693_6) 
);
defparam \buffer[3]_0_s0 .INIT=1'b0;
  DFFE \buffer[2]_7_s0  (
    .Q(\buffer[2] [7]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n1701_3) 
);
defparam \buffer[2]_7_s0 .INIT=1'b0;
  DFFE \buffer[2]_6_s0  (
    .Q(\buffer[2] [6]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n1701_3) 
);
defparam \buffer[2]_6_s0 .INIT=1'b0;
  DFFE \buffer[2]_5_s0  (
    .Q(\buffer[2] [5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1701_3) 
);
defparam \buffer[2]_5_s0 .INIT=1'b0;
  DFFE \buffer[2]_4_s0  (
    .Q(\buffer[2] [4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1701_3) 
);
defparam \buffer[2]_4_s0 .INIT=1'b0;
  DFFE \buffer[2]_3_s0  (
    .Q(\buffer[2] [3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1701_3) 
);
defparam \buffer[2]_3_s0 .INIT=1'b0;
  DFFE \buffer[2]_2_s0  (
    .Q(\buffer[2] [2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1701_3) 
);
defparam \buffer[2]_2_s0 .INIT=1'b0;
  DFFE \buffer[2]_1_s0  (
    .Q(\buffer[2] [1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1701_3) 
);
defparam \buffer[2]_1_s0 .INIT=1'b0;
  DFFE \buffer[2]_0_s0  (
    .Q(\buffer[2] [0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1701_3) 
);
defparam \buffer[2]_0_s0 .INIT=1'b0;
  DFFRE flag_acq_s0 (
    .Q(flag_acq_Z),
    .D(n290_22),
    .CLK(clk_PSRAM),
    .CE(byteReady),
    .RESET(n549_4) 
);
defparam flag_acq_s0.INIT=1'b0;
  DFFE samples_after_21_s0 (
    .Q(samples_after_Z[21]),
    .D(\buffer[4] [5]),
    .CLK(clk_PSRAM),
    .CE(n1725_6) 
);
  DFFE samples_after_20_s0 (
    .Q(samples_after_Z[20]),
    .D(\buffer[4] [4]),
    .CLK(clk_PSRAM),
    .CE(n1725_6) 
);
  DFFE samples_after_19_s0 (
    .Q(samples_after_Z[19]),
    .D(\buffer[4] [3]),
    .CLK(clk_PSRAM),
    .CE(n1725_6) 
);
  DFFE samples_after_18_s0 (
    .Q(samples_after_Z[18]),
    .D(\buffer[4] [2]),
    .CLK(clk_PSRAM),
    .CE(n1725_6) 
);
  DFFE samples_after_17_s0 (
    .Q(samples_after_Z[17]),
    .D(\buffer[4] [1]),
    .CLK(clk_PSRAM),
    .CE(n1725_6) 
);
  DFFE samples_after_16_s0 (
    .Q(samples_after_Z[16]),
    .D(\buffer[4] [0]),
    .CLK(clk_PSRAM),
    .CE(n1725_6) 
);
  DFFE samples_after_15_s0 (
    .Q(samples_after_Z[15]),
    .D(\buffer[5] [7]),
    .CLK(clk_PSRAM),
    .CE(n1725_6) 
);
  DFFE samples_after_14_s0 (
    .Q(samples_after_Z[14]),
    .D(\buffer[5] [6]),
    .CLK(clk_PSRAM),
    .CE(n1725_6) 
);
  DFFE samples_after_13_s0 (
    .Q(samples_after_Z[13]),
    .D(\buffer[5] [5]),
    .CLK(clk_PSRAM),
    .CE(n1725_6) 
);
  DFFE samples_after_12_s0 (
    .Q(samples_after_Z[12]),
    .D(\buffer[5] [4]),
    .CLK(clk_PSRAM),
    .CE(n1725_6) 
);
  DFFE samples_after_11_s0 (
    .Q(samples_after_Z[11]),
    .D(\buffer[5] [3]),
    .CLK(clk_PSRAM),
    .CE(n1725_6) 
);
  DFFE samples_after_10_s0 (
    .Q(samples_after_Z[10]),
    .D(\buffer[5] [2]),
    .CLK(clk_PSRAM),
    .CE(n1725_6) 
);
  DFFE samples_after_9_s0 (
    .Q(samples_after_Z[9]),
    .D(\buffer[5] [1]),
    .CLK(clk_PSRAM),
    .CE(n1725_6) 
);
  DFFE samples_after_8_s0 (
    .Q(samples_after_Z[8]),
    .D(\buffer[5] [0]),
    .CLK(clk_PSRAM),
    .CE(n1725_6) 
);
  DFFE samples_after_7_s0 (
    .Q(samples_after_Z[7]),
    .D(\buffer[6] [7]),
    .CLK(clk_PSRAM),
    .CE(n1725_6) 
);
  DFFE samples_after_6_s0 (
    .Q(samples_after_Z[6]),
    .D(\buffer[6] [6]),
    .CLK(clk_PSRAM),
    .CE(n1725_6) 
);
  DFFE samples_after_5_s0 (
    .Q(samples_after_Z[5]),
    .D(\buffer[6] [5]),
    .CLK(clk_PSRAM),
    .CE(n1725_6) 
);
  DFFE samples_after_4_s0 (
    .Q(samples_after_Z[4]),
    .D(\buffer[6] [4]),
    .CLK(clk_PSRAM),
    .CE(n1725_6) 
);
  DFFE samples_after_3_s0 (
    .Q(samples_after_Z[3]),
    .D(\buffer[6] [3]),
    .CLK(clk_PSRAM),
    .CE(n1725_6) 
);
  DFFE samples_after_2_s0 (
    .Q(samples_after_Z[2]),
    .D(\buffer[6] [2]),
    .CLK(clk_PSRAM),
    .CE(n1725_6) 
);
  DFFE samples_after_1_s0 (
    .Q(samples_after_Z[1]),
    .D(\buffer[6] [1]),
    .CLK(clk_PSRAM),
    .CE(n1725_6) 
);
  DFFE samples_after_0_s0 (
    .Q(samples_after_Z[0]),
    .D(\buffer[6] [0]),
    .CLK(clk_PSRAM),
    .CE(n1725_6) 
);
  DFFE samples_before_21_s0 (
    .Q(samples_before_Z[21]),
    .D(\buffer[7] [5]),
    .CLK(clk_PSRAM),
    .CE(n1725_6) 
);
  DFFE samples_before_20_s0 (
    .Q(samples_before_Z[20]),
    .D(\buffer[7] [4]),
    .CLK(clk_PSRAM),
    .CE(n1725_6) 
);
  DFFE samples_before_19_s0 (
    .Q(samples_before_Z[19]),
    .D(\buffer[7] [3]),
    .CLK(clk_PSRAM),
    .CE(n1725_6) 
);
  DFFE samples_before_18_s0 (
    .Q(samples_before_Z[18]),
    .D(\buffer[7] [2]),
    .CLK(clk_PSRAM),
    .CE(n1725_6) 
);
  DFFE samples_before_17_s0 (
    .Q(samples_before_Z[17]),
    .D(\buffer[7] [1]),
    .CLK(clk_PSRAM),
    .CE(n1725_6) 
);
  DFFE samples_before_16_s0 (
    .Q(samples_before_Z[16]),
    .D(\buffer[7] [0]),
    .CLK(clk_PSRAM),
    .CE(n1725_6) 
);
  DFFE samples_before_15_s0 (
    .Q(samples_before_Z[15]),
    .D(\buffer[8] [7]),
    .CLK(clk_PSRAM),
    .CE(n1725_6) 
);
  DFFE samples_before_14_s0 (
    .Q(samples_before_Z[14]),
    .D(\buffer[8] [6]),
    .CLK(clk_PSRAM),
    .CE(n1725_6) 
);
  DFFE samples_before_13_s0 (
    .Q(samples_before_Z[13]),
    .D(\buffer[8] [5]),
    .CLK(clk_PSRAM),
    .CE(n1725_6) 
);
  DFFE samples_before_12_s0 (
    .Q(samples_before_Z[12]),
    .D(\buffer[8] [4]),
    .CLK(clk_PSRAM),
    .CE(n1725_6) 
);
  DFFE samples_before_11_s0 (
    .Q(samples_before_Z[11]),
    .D(\buffer[8] [3]),
    .CLK(clk_PSRAM),
    .CE(n1725_6) 
);
  DFFE samples_before_10_s0 (
    .Q(samples_before_Z[10]),
    .D(\buffer[8] [2]),
    .CLK(clk_PSRAM),
    .CE(n1725_6) 
);
  DFFE samples_before_9_s0 (
    .Q(samples_before_Z[9]),
    .D(\buffer[8] [1]),
    .CLK(clk_PSRAM),
    .CE(n1725_6) 
);
  DFFE samples_before_8_s0 (
    .Q(samples_before_Z[8]),
    .D(\buffer[8] [0]),
    .CLK(clk_PSRAM),
    .CE(n1725_6) 
);
  DFFE samples_before_7_s0 (
    .Q(samples_before_Z[7]),
    .D(dataIn[7]),
    .CLK(clk_PSRAM),
    .CE(n1725_6) 
);
  DFFE samples_before_6_s0 (
    .Q(samples_before_Z[6]),
    .D(dataIn[6]),
    .CLK(clk_PSRAM),
    .CE(n1725_6) 
);
  DFFE samples_before_5_s0 (
    .Q(samples_before_Z[5]),
    .D(dataIn[5]),
    .CLK(clk_PSRAM),
    .CE(n1725_6) 
);
  DFFE samples_before_4_s0 (
    .Q(samples_before_Z[4]),
    .D(dataIn[4]),
    .CLK(clk_PSRAM),
    .CE(n1725_6) 
);
  DFFE samples_before_3_s0 (
    .Q(samples_before_Z[3]),
    .D(dataIn[3]),
    .CLK(clk_PSRAM),
    .CE(n1725_6) 
);
  DFFE samples_before_2_s0 (
    .Q(samples_before_Z[2]),
    .D(dataIn[2]),
    .CLK(clk_PSRAM),
    .CE(n1725_6) 
);
  DFFE samples_before_1_s0 (
    .Q(samples_before_Z[1]),
    .D(dataIn[1]),
    .CLK(clk_PSRAM),
    .CE(n1725_6) 
);
  DFFE samples_before_0_s0 (
    .Q(samples_before_Z[0]),
    .D(dataIn[0]),
    .CLK(clk_PSRAM),
    .CE(n1725_6) 
);
  DFFE dataOut_7_s0 (
    .Q(dataOut[7]),
    .D(n758_9),
    .CLK(clk_PSRAM),
    .CE(n1818_4) 
);
defparam dataOut_7_s0.INIT=1'b0;
  DFFE dataOut_6_s0 (
    .Q(dataOut[6]),
    .D(n759_9),
    .CLK(clk_PSRAM),
    .CE(n1818_4) 
);
defparam dataOut_6_s0.INIT=1'b0;
  DFFE dataOut_5_s0 (
    .Q(dataOut[5]),
    .D(n760_9),
    .CLK(clk_PSRAM),
    .CE(n1818_4) 
);
defparam dataOut_5_s0.INIT=1'b0;
  DFFE dataOut_4_s0 (
    .Q(dataOut[4]),
    .D(n761_9),
    .CLK(clk_PSRAM),
    .CE(n1818_4) 
);
defparam dataOut_4_s0.INIT=1'b0;
  DFFE dataOut_3_s0 (
    .Q(dataOut[3]),
    .D(n762_9),
    .CLK(clk_PSRAM),
    .CE(n1818_4) 
);
defparam dataOut_3_s0.INIT=1'b0;
  DFFE dataOut_2_s0 (
    .Q(dataOut[2]),
    .D(n763_9),
    .CLK(clk_PSRAM),
    .CE(n1818_4) 
);
defparam dataOut_2_s0.INIT=1'b0;
  DFFE dataOut_1_s0 (
    .Q(dataOut[1]),
    .D(n764_9),
    .CLK(clk_PSRAM),
    .CE(n1818_4) 
);
defparam dataOut_1_s0.INIT=1'b0;
  DFFE dataOut_0_s0 (
    .Q(dataOut[0]),
    .D(n765_9),
    .CLK(clk_PSRAM),
    .CE(n1818_4) 
);
defparam dataOut_0_s0.INIT=1'b0;
  DFFE rxState_2_s1 (
    .Q(rxState[2]),
    .D(n7_9),
    .CLK(clk_PSRAM),
    .CE(rxState_0_8) 
);
defparam rxState_2_s1.INIT=1'b0;
  DFFE byteReady_s1 (
    .Q(byteReady),
    .D(rxState[2]),
    .CLK(clk_PSRAM),
    .CE(byteReady_8) 
);
defparam byteReady_s1.INIT=1'b0;
  DFFE \buffer[1]_7_s1  (
    .Q(\buffer[1] [7]),
    .D(n618_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_7_s1 .INIT=1'b0;
  DFFE \buffer[1]_6_s1  (
    .Q(\buffer[1] [6]),
    .D(n619_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_6_s1 .INIT=1'b0;
  DFFE \buffer[1]_5_s1  (
    .Q(\buffer[1] [5]),
    .D(n620_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_5_s1 .INIT=1'b0;
  DFFE \buffer[1]_4_s1  (
    .Q(\buffer[1] [4]),
    .D(n621_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_4_s1 .INIT=1'b0;
  DFFE \buffer[1]_3_s1  (
    .Q(\buffer[1] [3]),
    .D(n622_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_3_s1 .INIT=1'b0;
  DFFE \buffer[1]_2_s1  (
    .Q(\buffer[1] [2]),
    .D(n623_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_2_s1 .INIT=1'b0;
  DFFE \buffer[1]_1_s1  (
    .Q(\buffer[1] [1]),
    .D(n624_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_1_s1 .INIT=1'b0;
  DFFE \buffer[1]_0_s1  (
    .Q(\buffer[1] [0]),
    .D(n625_3),
    .CLK(clk_PSRAM),
    .CE(\buffer[1]_7_8 ) 
);
defparam \buffer[1]_0_s1 .INIT=1'b0;
  DFFE flag_end_tx_s2 (
    .Q(UART_finished),
    .D(n923_18),
    .CLK(clk_PSRAM),
    .CE(flag_end_tx_6) 
);
defparam flag_end_tx_s2.INIT=1'b0;
  DFFE txState_1_s4 (
    .Q(txState[1]),
    .D(n957_24),
    .CLK(clk_PSRAM),
    .CE(txState_0_10) 
);
defparam txState_1_s4.INIT=1'b0;
  DFFE txState_0_s2 (
    .Q(txState[0]),
    .D(n958_26),
    .CLK(clk_PSRAM),
    .CE(txState_0_10) 
);
defparam txState_0_s2.INIT=1'b0;
  DFFE txCounter_10_s2 (
    .Q(txCounter[10]),
    .D(n959_30),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_10_s2.INIT=1'b0;
  DFFE txCounter_9_s2 (
    .Q(txCounter[9]),
    .D(n960_24),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_9_s2.INIT=1'b0;
  DFFE txCounter_8_s2 (
    .Q(txCounter[8]),
    .D(n961_26),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_8_s2.INIT=1'b0;
  DFFE txCounter_7_s2 (
    .Q(txCounter[7]),
    .D(n962_27),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_7_s2.INIT=1'b0;
  DFFE txCounter_6_s2 (
    .Q(txCounter[6]),
    .D(n963_24),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_6_s2.INIT=1'b0;
  DFFE txCounter_5_s2 (
    .Q(txCounter[5]),
    .D(n964_24),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_5_s2.INIT=1'b0;
  DFFE txCounter_4_s2 (
    .Q(txCounter[4]),
    .D(n965_26),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_4_s2.INIT=1'b0;
  DFFE txCounter_3_s2 (
    .Q(txCounter[3]),
    .D(n966_27),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_3_s2.INIT=1'b0;
  DFFE txCounter_2_s2 (
    .Q(txCounter[2]),
    .D(n967_24),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_2_s2.INIT=1'b0;
  DFFE txCounter_1_s2 (
    .Q(txCounter[1]),
    .D(n968_26),
    .CLK(clk_PSRAM),
    .CE(txCounter_1_10) 
);
defparam txCounter_1_s2.INIT=1'b0;
  DFFE txByteCounter_0_s2 (
    .Q(txByteCounter[0]),
    .D(n973_15),
    .CLK(clk_PSRAM),
    .CE(txByteCounter_1_13) 
);
defparam txByteCounter_0_s2.INIT=1'b0;
  DFFE txBitNumber_2_s2 (
    .Q(txBitNumber[2]),
    .D(n984_16),
    .CLK(clk_PSRAM),
    .CE(txBitNumber_2_9) 
);
defparam txBitNumber_2_s2.INIT=1'b0;
  DFFE txBitNumber_1_s2 (
    .Q(txBitNumber[1]),
    .D(n986_13),
    .CLK(clk_PSRAM),
    .CE(txBitNumber_2_9) 
);
defparam txBitNumber_1_s2.INIT=1'b0;
  DFFE txBitNumber_0_s2 (
    .Q(txBitNumber[0]),
    .D(n988_15),
    .CLK(clk_PSRAM),
    .CE(txBitNumber_2_9) 
);
defparam txBitNumber_0_s2.INIT=1'b0;
  DFFE rxCounter_11_s1 (
    .Q(rxCounter[11]),
    .D(n153_18),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_11_s1.INIT=1'b0;
  DFFE rxCounter_10_s1 (
    .Q(rxCounter[10]),
    .D(n154_20),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_10_s1.INIT=1'b0;
  DFFE rxCounter_9_s1 (
    .Q(rxCounter[9]),
    .D(n155_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_9_s1.INIT=1'b0;
  DFFE rxCounter_8_s1 (
    .Q(rxCounter[8]),
    .D(n156_17),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_8_s1.INIT=1'b0;
  DFFE rxCounter_7_s1 (
    .Q(rxCounter[7]),
    .D(n157_18),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_7_s1.INIT=1'b0;
  DFFE rxCounter_6_s1 (
    .Q(rxCounter[6]),
    .D(n158_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_6_s1.INIT=1'b0;
  DFFE rxCounter_5_s1 (
    .Q(rxCounter[5]),
    .D(n159_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_5_s1.INIT=1'b0;
  DFFE rxCounter_4_s1 (
    .Q(rxCounter[4]),
    .D(n160_17),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_4_s1.INIT=1'b0;
  DFFE rxCounter_3_s1 (
    .Q(rxCounter[3]),
    .D(n161_18),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_3_s1.INIT=1'b0;
  DFFE rxCounter_2_s1 (
    .Q(rxCounter[2]),
    .D(n162_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_2_s1.INIT=1'b0;
  DFFE rxCounter_1_s1 (
    .Q(rxCounter[1]),
    .D(n163_17),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_1_s1.INIT=1'b0;
  DFFE rxCounter_0_s1 (
    .Q(rxCounter[0]),
    .D(n164_15),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_0_s1.INIT=1'b0;
  DFFE rxState_1_s1 (
    .Q(rxState[1]),
    .D(n166_28),
    .CLK(clk_PSRAM),
    .CE(rxState_1_8) 
);
defparam rxState_1_s1.INIT=1'b0;
  DFFE rxState_0_s1 (
    .Q(rxState[0]),
    .D(n167_29),
    .CLK(clk_PSRAM),
    .CE(rxState_0_8) 
);
defparam rxState_0_s1.INIT=1'b0;
  DFFE \buffer[0]_7_s1  (
    .Q(\buffer[0] [7]),
    .D(n941_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_7_s1 .INIT=1'b0;
  DFFE \buffer[0]_6_s1  (
    .Q(\buffer[0] [6]),
    .D(n943_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_6_s1 .INIT=1'b0;
  DFFE \buffer[0]_5_s1  (
    .Q(\buffer[0] [5]),
    .D(n945_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_5_s1 .INIT=1'b0;
  DFFE \buffer[0]_4_s1  (
    .Q(\buffer[0] [4]),
    .D(n947_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_4_s1 .INIT=1'b0;
  DFFE \buffer[0]_3_s1  (
    .Q(\buffer[0] [3]),
    .D(n949_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_3_s1 .INIT=1'b0;
  DFFE \buffer[0]_2_s1  (
    .Q(\buffer[0] [2]),
    .D(n951_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_2_s1 .INIT=1'b0;
  DFFE \buffer[0]_1_s1  (
    .Q(\buffer[0] [1]),
    .D(n953_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_1_s1 .INIT=1'b0;
  DFFE \buffer[0]_0_s1  (
    .Q(\buffer[0] [0]),
    .D(n955_5),
    .CLK(clk_PSRAM),
    .CE(\buffer[0]_7_8 ) 
);
defparam \buffer[0]_0_s1 .INIT=1'b0;
  DFFE rxCounter_12_s1 (
    .Q(rxCounter[12]),
    .D(n152_16),
    .CLK(clk_PSRAM),
    .CE(rxCounter_11_8) 
);
defparam rxCounter_12_s1.INIT=1'b0;
  DFF txByteCounter_1_s5 (
    .Q(txByteCounter[1]),
    .D(n971_17),
    .CLK(clk_PSRAM) 
);
defparam txByteCounter_1_s5.INIT=1'b0;
  DFF txCounter_0_s3 (
    .Q(txCounter[0]),
    .D(n969_18),
    .CLK(clk_PSRAM) 
);
defparam txCounter_0_s3.INIT=1'b0;
  DFFS txPinRegister_s3 (
    .Q(uart_tx_d),
    .D(n974_17),
    .CLK(clk_PSRAM),
    .SET(GND) 
);
defparam txPinRegister_s3.INIT=1'b1;
  MUX2_LUT5 n758_s5 (
    .O(n758_9),
    .I0(n758_6),
    .I1(n758_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n759_s5 (
    .O(n759_9),
    .I0(n759_6),
    .I1(n759_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n760_s5 (
    .O(n760_9),
    .I0(n760_6),
    .I1(n760_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n761_s5 (
    .O(n761_9),
    .I0(n761_6),
    .I1(n761_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n762_s5 (
    .O(n762_9),
    .I0(n762_6),
    .I1(n762_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n763_s5 (
    .O(n763_9),
    .I0(n763_6),
    .I1(n763_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n764_s5 (
    .O(n764_9),
    .I0(n764_6),
    .I1(n764_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n765_s5 (
    .O(n765_9),
    .I0(n765_6),
    .I1(n765_7),
    .S0(txByteCounter[1]) 
);
  MUX2_LUT5 n803_s22 (
    .O(n803_25),
    .I0(n803_20),
    .I1(n803_21),
    .S0(txBitNumber[1]) 
);
  MUX2_LUT5 n803_s23 (
    .O(n803_27),
    .I0(n803_22),
    .I1(n803_23),
    .S0(txBitNumber[1]) 
);
  MUX2_LUT6 n803_s21 (
    .O(n803_29),
    .I0(n803_25),
    .I1(n803_27),
    .S0(txBitNumber[2]) 
);
  INV n635_s2 (
    .O(n635_5),
    .I(byteReady) 
);
  INV n185_s2 (
    .O(n185_6),
    .I(rxByteCounter[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* uart */
module ping_pong_buffer (
  write_clk_PP,
  clk_PSRAM,
  rst_PP,
  read_clk_PP,
  en_read_PP,
  en_write_PP,
  data_out_Z,
  stop_PP_Z,
  read_cmp_Z,
  read_PP_0_4,
  read_PP_1_3,
  read_PP_2_3,
  read_PP_3_3,
  read_PP_4_3,
  read_PP_5_3,
  read_PP_6_3,
  read_PP_7_3,
  read_PP_8_3,
  read_PP_9_3,
  read_PP_10_3,
  read_PP_11_3,
  read_PP_12_3,
  read_PP_13_3,
  read_PP_14_3,
  read_PP_15_3,
  read_PP_0_12,
  n128_3,
  n129_3,
  n130_3,
  n131_3,
  n132_3,
  n133_3,
  n134_3,
  n135_3,
  n136_3,
  n137_3,
  n138_3,
  n139_3,
  n140_3,
  n141_3,
  n142_3,
  n143_3,
  n521_4,
  read_pointer_7_10,
  read_pointer_7_11
)
;
input write_clk_PP;
input clk_PSRAM;
input rst_PP;
input read_clk_PP;
input en_read_PP;
input en_write_PP;
input [15:0] data_out_Z;
output stop_PP_Z;
output read_cmp_Z;
output read_PP_0_4;
output read_PP_1_3;
output read_PP_2_3;
output read_PP_3_3;
output read_PP_4_3;
output read_PP_5_3;
output read_PP_6_3;
output read_PP_7_3;
output read_PP_8_3;
output read_PP_9_3;
output read_PP_10_3;
output read_PP_11_3;
output read_PP_12_3;
output read_PP_13_3;
output read_PP_14_3;
output read_PP_15_3;
output read_PP_0_12;
output n128_3;
output n129_3;
output n130_3;
output n131_3;
output n132_3;
output n133_3;
output n134_3;
output n135_3;
output n136_3;
output n137_3;
output n138_3;
output n139_3;
output n140_3;
output n141_3;
output n142_3;
output n143_3;
output n521_4;
output read_pointer_7_10;
output read_pointer_7_11;
wire n464_3;
wire n225_3;
wire n521_3;
wire buffer_b_6;
wire buffer_a_6;
wire read_PP_0_14;
wire n84_7;
wire n220_6;
wire n219_6;
wire n218_6;
wire n217_6;
wire n216_6;
wire n215_6;
wire n90_7;
wire n89_7;
wire n88_7;
wire n87_7;
wire n86_7;
wire n85_7;
wire write_pointer_6_13;
wire n84_8;
wire n217_7;
wire n214_7;
wire n88_8;
wire n87_8;
wire n521_5;
wire n521_6;
wire read_pointer_7_12;
wire read_pointer_7_13;
wire read_pointer_7_15;
wire n91_10;
wire write_pointer_6_15;
wire n214_10;
wire n214_12;
wire read_pointer_7_20;
wire n259_14;
wire n221_13;
wire n259_16;
wire d_flag_write;
wire d_flag_read;
wire last_switch;
wire d_first_pong;
wire n127_1;
wire buffer_select;
wire read_PP_15_7;
wire read_PP_14_7;
wire read_PP_13_7;
wire read_PP_12_7;
wire read_PP_11_7;
wire read_PP_10_7;
wire read_PP_9_7;
wire read_PP_8_7;
wire read_PP_7_7;
wire read_PP_6_7;
wire read_PP_5_7;
wire read_PP_4_7;
wire read_PP_3_7;
wire read_PP_2_7;
wire read_PP_1_7;
wire read_PP_0_8;
wire read_PP_15_8;
wire read_PP_14_8;
wire read_PP_13_8;
wire read_PP_12_8;
wire read_PP_11_8;
wire read_PP_10_8;
wire read_PP_9_8;
wire read_PP_8_8;
wire read_PP_7_8;
wire read_PP_6_8;
wire read_PP_5_8;
wire read_PP_4_8;
wire read_PP_3_8;
wire read_PP_2_8;
wire read_PP_1_8;
wire read_PP_0_9;
wire n162_1_SUM;
wire n162_3;
wire n163_1_SUM;
wire n163_3;
wire n164_1_SUM;
wire n164_3;
wire n165_1_SUM;
wire n165_3;
wire n166_1_SUM;
wire n166_3;
wire n167_1_SUM;
wire n167_3;
wire n168_1_SUM;
wire n168_3;
wire n169_1_SUM;
wire n169_3;
wire d_first_pong_7;
wire [7:0] write_pointer;
wire [7:0] read_pointer;
wire [31:16] DO;
wire [31:16] DO_0;
wire VCC;
wire GND;
  LUT3 n128_s0 (
    .F(n128_3),
    .I0(read_PP_15_7),
    .I1(read_PP_15_8),
    .I2(n127_1) 
);
defparam n128_s0.INIT=8'hAC;
  LUT3 n129_s0 (
    .F(n129_3),
    .I0(read_PP_14_8),
    .I1(read_PP_14_7),
    .I2(n127_1) 
);
defparam n129_s0.INIT=8'hCA;
  LUT3 n130_s0 (
    .F(n130_3),
    .I0(read_PP_13_8),
    .I1(read_PP_13_7),
    .I2(n127_1) 
);
defparam n130_s0.INIT=8'hCA;
  LUT3 n131_s0 (
    .F(n131_3),
    .I0(read_PP_12_8),
    .I1(read_PP_12_7),
    .I2(n127_1) 
);
defparam n131_s0.INIT=8'hCA;
  LUT3 n132_s0 (
    .F(n132_3),
    .I0(read_PP_11_8),
    .I1(read_PP_11_7),
    .I2(n127_1) 
);
defparam n132_s0.INIT=8'hCA;
  LUT3 n133_s0 (
    .F(n133_3),
    .I0(read_PP_10_8),
    .I1(read_PP_10_7),
    .I2(n127_1) 
);
defparam n133_s0.INIT=8'hCA;
  LUT3 n134_s0 (
    .F(n134_3),
    .I0(read_PP_9_8),
    .I1(read_PP_9_7),
    .I2(n127_1) 
);
defparam n134_s0.INIT=8'hCA;
  LUT3 n135_s0 (
    .F(n135_3),
    .I0(read_PP_8_8),
    .I1(read_PP_8_7),
    .I2(n127_1) 
);
defparam n135_s0.INIT=8'hCA;
  LUT3 n136_s0 (
    .F(n136_3),
    .I0(read_PP_7_8),
    .I1(read_PP_7_7),
    .I2(n127_1) 
);
defparam n136_s0.INIT=8'hCA;
  LUT3 n137_s0 (
    .F(n137_3),
    .I0(read_PP_6_8),
    .I1(read_PP_6_7),
    .I2(n127_1) 
);
defparam n137_s0.INIT=8'hCA;
  LUT3 n138_s0 (
    .F(n138_3),
    .I0(read_PP_5_8),
    .I1(read_PP_5_7),
    .I2(n127_1) 
);
defparam n138_s0.INIT=8'hCA;
  LUT3 n139_s0 (
    .F(n139_3),
    .I0(read_PP_4_8),
    .I1(read_PP_4_7),
    .I2(n127_1) 
);
defparam n139_s0.INIT=8'hCA;
  LUT3 n140_s0 (
    .F(n140_3),
    .I0(read_PP_3_8),
    .I1(read_PP_3_7),
    .I2(n127_1) 
);
defparam n140_s0.INIT=8'hCA;
  LUT3 n141_s0 (
    .F(n141_3),
    .I0(read_PP_2_8),
    .I1(read_PP_2_7),
    .I2(n127_1) 
);
defparam n141_s0.INIT=8'hCA;
  LUT3 n142_s0 (
    .F(n142_3),
    .I0(read_PP_1_8),
    .I1(read_PP_1_7),
    .I2(n127_1) 
);
defparam n142_s0.INIT=8'hCA;
  LUT3 n143_s0 (
    .F(n143_3),
    .I0(read_PP_0_9),
    .I1(read_PP_0_8),
    .I2(n127_1) 
);
defparam n143_s0.INIT=8'hCA;
  LUT3 n464_s0 (
    .F(n464_3),
    .I0(n169_3),
    .I1(read_PP_0_14),
    .I2(last_switch) 
);
defparam n464_s0.INIT=8'h10;
  LUT2 n225_s0 (
    .F(n225_3),
    .I0(read_clk_PP),
    .I1(d_flag_read) 
);
defparam n225_s0.INIT=4'h4;
  LUT4 n521_s0 (
    .F(n521_3),
    .I0(n521_4),
    .I1(d_first_pong),
    .I2(en_write_PP),
    .I3(en_read_PP) 
);
defparam n521_s0.INIT=16'h0B00;
  LUT3 buffer_b_s4 (
    .F(buffer_b_6),
    .I0(rst_PP),
    .I1(buffer_select),
    .I2(write_pointer_6_13) 
);
defparam buffer_b_s4.INIT=8'h10;
  LUT3 buffer_a_s4 (
    .F(buffer_a_6),
    .I0(rst_PP),
    .I1(buffer_select),
    .I2(write_pointer_6_13) 
);
defparam buffer_a_s4.INIT=8'h40;
  LUT4 read_PP_0_s7 (
    .F(read_PP_0_14),
    .I0(d_flag_read),
    .I1(n521_4),
    .I2(en_read_PP),
    .I3(read_clk_PP) 
);
defparam read_PP_0_s7.INIT=16'hEFFF;
  LUT3 n84_s3 (
    .F(n84_7),
    .I0(write_pointer[6]),
    .I1(write_pointer_6_13),
    .I2(n84_8) 
);
defparam n84_s3.INIT=8'h80;
  LUT2 n220_s2 (
    .F(n220_6),
    .I0(read_pointer[0]),
    .I1(read_pointer[1]) 
);
defparam n220_s2.INIT=4'h6;
  LUT3 n219_s2 (
    .F(n219_6),
    .I0(read_pointer[0]),
    .I1(read_pointer[1]),
    .I2(read_pointer[2]) 
);
defparam n219_s2.INIT=8'h78;
  LUT4 n218_s2 (
    .F(n218_6),
    .I0(read_pointer[0]),
    .I1(read_pointer[1]),
    .I2(read_pointer[2]),
    .I3(read_pointer[3]) 
);
defparam n218_s2.INIT=16'h7F80;
  LUT2 n217_s2 (
    .F(n217_6),
    .I0(read_pointer[4]),
    .I1(n217_7) 
);
defparam n217_s2.INIT=4'h6;
  LUT3 n216_s2 (
    .F(n216_6),
    .I0(read_pointer[4]),
    .I1(n217_7),
    .I2(read_pointer[5]) 
);
defparam n216_s2.INIT=8'h78;
  LUT4 n215_s2 (
    .F(n215_6),
    .I0(read_pointer[4]),
    .I1(read_pointer[5]),
    .I2(n217_7),
    .I3(read_pointer[6]) 
);
defparam n215_s2.INIT=16'h7F80;
  LUT3 n90_s3 (
    .F(n90_7),
    .I0(write_pointer[0]),
    .I1(write_pointer[1]),
    .I2(write_pointer_6_13) 
);
defparam n90_s3.INIT=8'h60;
  LUT4 n89_s3 (
    .F(n89_7),
    .I0(write_pointer[0]),
    .I1(write_pointer[1]),
    .I2(write_pointer[2]),
    .I3(write_pointer_6_13) 
);
defparam n89_s3.INIT=16'h7800;
  LUT3 n88_s3 (
    .F(n88_7),
    .I0(n88_8),
    .I1(write_pointer[3]),
    .I2(write_pointer_6_13) 
);
defparam n88_s3.INIT=8'h60;
  LUT3 n87_s3 (
    .F(n87_7),
    .I0(write_pointer[4]),
    .I1(n87_8),
    .I2(write_pointer_6_13) 
);
defparam n87_s3.INIT=8'h60;
  LUT4 n86_s3 (
    .F(n86_7),
    .I0(write_pointer[4]),
    .I1(n87_8),
    .I2(write_pointer[5]),
    .I3(write_pointer_6_13) 
);
defparam n86_s3.INIT=16'h7800;
  LUT3 n85_s3 (
    .F(n85_7),
    .I0(write_pointer[6]),
    .I1(n84_8),
    .I2(write_pointer_6_13) 
);
defparam n85_s3.INIT=8'h60;
  LUT4 n521_s1 (
    .F(n521_4),
    .I0(read_pointer[4]),
    .I1(read_pointer[5]),
    .I2(n521_5),
    .I3(n521_6) 
);
defparam n521_s1.INIT=16'h1000;
  LUT4 write_pointer_6_s8 (
    .F(write_pointer_6_13),
    .I0(write_pointer[7]),
    .I1(d_flag_write),
    .I2(write_clk_PP),
    .I3(en_write_PP) 
);
defparam write_pointer_6_s8.INIT=16'h1000;
  LUT3 n84_s4 (
    .F(n84_8),
    .I0(write_pointer[4]),
    .I1(write_pointer[5]),
    .I2(n87_8) 
);
defparam n84_s4.INIT=8'h80;
  LUT4 n217_s3 (
    .F(n217_7),
    .I0(read_pointer[0]),
    .I1(read_pointer[1]),
    .I2(read_pointer[2]),
    .I3(read_pointer[3]) 
);
defparam n217_s3.INIT=16'h8000;
  LUT4 n214_s3 (
    .F(n214_7),
    .I0(read_pointer[4]),
    .I1(read_pointer[5]),
    .I2(read_pointer[6]),
    .I3(n217_7) 
);
defparam n214_s3.INIT=16'h8000;
  LUT3 n88_s4 (
    .F(n88_8),
    .I0(write_pointer[0]),
    .I1(write_pointer[1]),
    .I2(write_pointer[2]) 
);
defparam n88_s4.INIT=8'h80;
  LUT4 n87_s4 (
    .F(n87_8),
    .I0(write_pointer[0]),
    .I1(write_pointer[1]),
    .I2(write_pointer[2]),
    .I3(write_pointer[3]) 
);
defparam n87_s4.INIT=16'h8000;
  LUT2 n521_s2 (
    .F(n521_5),
    .I0(read_pointer[6]),
    .I1(read_pointer[7]) 
);
defparam n521_s2.INIT=4'h4;
  LUT4 n521_s3 (
    .F(n521_6),
    .I0(read_pointer[0]),
    .I1(read_pointer[1]),
    .I2(read_pointer[2]),
    .I3(read_pointer[3]) 
);
defparam n521_s3.INIT=16'h0001;
  LUT2 read_pointer_7_s5 (
    .F(read_pointer_7_10),
    .I0(read_pointer_7_11),
    .I1(en_write_PP) 
);
defparam read_pointer_7_s5.INIT=4'h4;
  LUT4 read_pointer_7_s6 (
    .F(read_pointer_7_11),
    .I0(write_pointer[4]),
    .I1(write_pointer[5]),
    .I2(read_pointer_7_12),
    .I3(read_pointer_7_13) 
);
defparam read_pointer_7_s6.INIT=16'h1000;
  LUT2 read_pointer_7_s7 (
    .F(read_pointer_7_12),
    .I0(write_pointer[6]),
    .I1(write_pointer[7]) 
);
defparam read_pointer_7_s7.INIT=4'h4;
  LUT4 read_pointer_7_s8 (
    .F(read_pointer_7_13),
    .I0(write_pointer[0]),
    .I1(write_pointer[1]),
    .I2(write_pointer[2]),
    .I3(write_pointer[3]) 
);
defparam read_pointer_7_s8.INIT=16'h0001;
  LUT4 read_pointer_7_s9 (
    .F(read_pointer_7_15),
    .I0(read_pointer_7_11),
    .I1(en_write_PP),
    .I2(n521_4),
    .I3(en_read_PP) 
);
defparam read_pointer_7_s9.INIT=16'hB000;
  LUT4 n91_s5 (
    .F(n91_10),
    .I0(n259_14),
    .I1(write_pointer[0]),
    .I2(write_pointer_6_13),
    .I3(en_write_PP) 
);
defparam n91_s5.INIT=16'h343C;
  LUT3 write_pointer_6_s9 (
    .F(write_pointer_6_15),
    .I0(n259_14),
    .I1(write_pointer_6_13),
    .I2(en_write_PP) 
);
defparam write_pointer_6_s9.INIT=8'hEC;
  LUT3 n214_s5 (
    .F(n214_10),
    .I0(read_pointer_7_20),
    .I1(n214_12),
    .I2(read_pointer[7]) 
);
defparam n214_s5.INIT=8'hD8;
  LUT3 n214_s6 (
    .F(n214_12),
    .I0(read_pointer[7]),
    .I1(read_pointer_7_15),
    .I2(n214_7) 
);
defparam n214_s6.INIT=8'h12;
  LUT3 read_pointer_7_s11 (
    .F(read_pointer_7_20),
    .I0(read_pointer[7]),
    .I1(read_pointer_7_15),
    .I2(read_PP_0_14) 
);
defparam read_pointer_7_s11.INIT=8'hCD;
  LUT3 n259_s7 (
    .F(n259_14),
    .I0(read_pointer_7_15),
    .I1(d_first_pong),
    .I2(en_read_PP) 
);
defparam n259_s7.INIT=8'hBA;
  LUT4 n221_s6 (
    .F(n221_13),
    .I0(read_pointer_7_20),
    .I1(read_pointer_7_15),
    .I2(read_pointer[0]),
    .I3(read_pointer[0]) 
);
defparam n221_s6.INIT=16'h5702;
  LUT4 n259_s8 (
    .F(n259_16),
    .I0(read_pointer_7_15),
    .I1(d_first_pong),
    .I2(en_read_PP),
    .I3(buffer_select) 
);
defparam n259_s8.INIT=16'h45BA;
  DFFC d_flag_write_s0 (
    .Q(d_flag_write),
    .D(write_clk_PP),
    .CLK(clk_PSRAM),
    .CLEAR(rst_PP) 
);
defparam d_flag_write_s0.INIT=1'b0;
  DFFC d_flag_read_s0 (
    .Q(d_flag_read),
    .D(read_clk_PP),
    .CLK(clk_PSRAM),
    .CLEAR(rst_PP) 
);
defparam d_flag_read_s0.INIT=1'b0;
  DFFCE stop_PP_s0 (
    .Q(stop_PP_Z),
    .D(VCC),
    .CLK(clk_PSRAM),
    .CE(n464_3),
    .CLEAR(rst_PP) 
);
defparam stop_PP_s0.INIT=1'b0;
  DFFCE last_switch_s0 (
    .Q(last_switch),
    .D(VCC),
    .CLK(clk_PSRAM),
    .CE(n521_3),
    .CLEAR(rst_PP) 
);
defparam last_switch_s0.INIT=1'b0;
  DFFC read_cmp_s0 (
    .Q(read_cmp_Z),
    .D(n225_3),
    .CLK(clk_PSRAM),
    .CLEAR(rst_PP) 
);
defparam read_cmp_s0.INIT=1'b0;
  DFFE d_first_pong_s0 (
    .Q(d_first_pong),
    .D(en_read_PP),
    .CLK(clk_PSRAM),
    .CE(d_first_pong_7) 
);
  DFFCE write_pointer_6_s1 (
    .Q(write_pointer[6]),
    .D(n85_7),
    .CLK(clk_PSRAM),
    .CE(write_pointer_6_15),
    .CLEAR(rst_PP) 
);
defparam write_pointer_6_s1.INIT=1'b0;
  DFFCE write_pointer_5_s1 (
    .Q(write_pointer[5]),
    .D(n86_7),
    .CLK(clk_PSRAM),
    .CE(write_pointer_6_15),
    .CLEAR(rst_PP) 
);
defparam write_pointer_5_s1.INIT=1'b0;
  DFFCE write_pointer_4_s1 (
    .Q(write_pointer[4]),
    .D(n87_7),
    .CLK(clk_PSRAM),
    .CE(write_pointer_6_15),
    .CLEAR(rst_PP) 
);
defparam write_pointer_4_s1.INIT=1'b0;
  DFFCE write_pointer_3_s1 (
    .Q(write_pointer[3]),
    .D(n88_7),
    .CLK(clk_PSRAM),
    .CE(write_pointer_6_15),
    .CLEAR(rst_PP) 
);
defparam write_pointer_3_s1.INIT=1'b0;
  DFFCE write_pointer_2_s1 (
    .Q(write_pointer[2]),
    .D(n89_7),
    .CLK(clk_PSRAM),
    .CE(write_pointer_6_15),
    .CLEAR(rst_PP) 
);
defparam write_pointer_2_s1.INIT=1'b0;
  DFFCE write_pointer_1_s1 (
    .Q(write_pointer[1]),
    .D(n90_7),
    .CLK(clk_PSRAM),
    .CE(write_pointer_6_15),
    .CLEAR(rst_PP) 
);
defparam write_pointer_1_s1.INIT=1'b0;
  DFFCE read_pointer_6_s1 (
    .Q(read_pointer[6]),
    .D(n215_6),
    .CLK(clk_PSRAM),
    .CE(read_pointer_7_20),
    .CLEAR(rst_PP) 
);
defparam read_pointer_6_s1.INIT=1'b0;
  DFFCE read_pointer_5_s1 (
    .Q(read_pointer[5]),
    .D(n216_6),
    .CLK(clk_PSRAM),
    .CE(read_pointer_7_20),
    .CLEAR(rst_PP) 
);
defparam read_pointer_5_s1.INIT=1'b0;
  DFFCE read_pointer_4_s1 (
    .Q(read_pointer[4]),
    .D(n217_6),
    .CLK(clk_PSRAM),
    .CE(read_pointer_7_20),
    .CLEAR(rst_PP) 
);
defparam read_pointer_4_s1.INIT=1'b0;
  DFFCE read_pointer_3_s1 (
    .Q(read_pointer[3]),
    .D(n218_6),
    .CLK(clk_PSRAM),
    .CE(read_pointer_7_20),
    .CLEAR(rst_PP) 
);
defparam read_pointer_3_s1.INIT=1'b0;
  DFFCE read_pointer_2_s1 (
    .Q(read_pointer[2]),
    .D(n219_6),
    .CLK(clk_PSRAM),
    .CE(read_pointer_7_20),
    .CLEAR(rst_PP) 
);
defparam read_pointer_2_s1.INIT=1'b0;
  DFFCE read_pointer_1_s1 (
    .Q(read_pointer[1]),
    .D(n220_6),
    .CLK(clk_PSRAM),
    .CE(read_pointer_7_20),
    .CLEAR(rst_PP) 
);
defparam read_pointer_1_s1.INIT=1'b0;
  DFFCE write_pointer_7_s1 (
    .Q(write_pointer[7]),
    .D(n84_7),
    .CLK(clk_PSRAM),
    .CE(write_pointer_6_15),
    .CLEAR(rst_PP) 
);
defparam write_pointer_7_s1.INIT=1'b0;
  DFFE read_PP_0_s1 (
    .Q(read_PP_0_4),
    .D(n143_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFF n127_s (
    .Q(n127_1),
    .D(buffer_select),
    .CLK(clk_PSRAM) 
);
  DFFE read_PP_1_s0 (
    .Q(read_PP_1_3),
    .D(n142_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFFE read_PP_2_s0 (
    .Q(read_PP_2_3),
    .D(n141_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFFE read_PP_3_s0 (
    .Q(read_PP_3_3),
    .D(n140_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFFE read_PP_4_s0 (
    .Q(read_PP_4_3),
    .D(n139_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFFE read_PP_5_s0 (
    .Q(read_PP_5_3),
    .D(n138_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFFE read_PP_6_s0 (
    .Q(read_PP_6_3),
    .D(n137_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFFE read_PP_7_s0 (
    .Q(read_PP_7_3),
    .D(n136_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFFE read_PP_8_s0 (
    .Q(read_PP_8_3),
    .D(n135_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFFE read_PP_9_s0 (
    .Q(read_PP_9_3),
    .D(n134_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFFE read_PP_10_s0 (
    .Q(read_PP_10_3),
    .D(n133_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFFE read_PP_11_s0 (
    .Q(read_PP_11_3),
    .D(n132_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFFE read_PP_12_s0 (
    .Q(read_PP_12_3),
    .D(n131_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFFE read_PP_13_s0 (
    .Q(read_PP_13_3),
    .D(n130_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFFE read_PP_14_s0 (
    .Q(read_PP_14_3),
    .D(n129_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFFE read_PP_15_s0 (
    .Q(read_PP_15_3),
    .D(n128_3),
    .CLK(clk_PSRAM),
    .CE(read_PP_0_12) 
);
  DFFR read_PP_0_s5 (
    .Q(read_PP_0_12),
    .D(d_first_pong_7),
    .CLK(clk_PSRAM),
    .RESET(read_PP_0_14) 
);
  DFFC write_pointer_0_s7 (
    .Q(write_pointer[0]),
    .D(n91_10),
    .CLK(clk_PSRAM),
    .CLEAR(rst_PP) 
);
defparam write_pointer_0_s7.INIT=1'b0;
  DFFC read_pointer_7_s10 (
    .Q(read_pointer[7]),
    .D(n214_10),
    .CLK(clk_PSRAM),
    .CLEAR(rst_PP) 
);
defparam read_pointer_7_s10.INIT=1'b0;
  DFFC read_pointer_0_s7 (
    .Q(read_pointer[0]),
    .D(n221_13),
    .CLK(clk_PSRAM),
    .CLEAR(rst_PP) 
);
defparam read_pointer_0_s7.INIT=1'b0;
  DFFC buffer_select_s2 (
    .Q(buffer_select),
    .D(n259_16),
    .CLK(clk_PSRAM),
    .CLEAR(rst_PP) 
);
defparam buffer_select_s2.INIT=1'b0;
  SDPB buffer_b_buffer_b_0_0_s (
    .DO({DO[31:16],read_PP_15_7,read_PP_14_7,read_PP_13_7,read_PP_12_7,read_PP_11_7,read_PP_10_7,read_PP_9_7,read_PP_8_7,read_PP_7_7,read_PP_6_7,read_PP_5_7,read_PP_4_7,read_PP_3_7,read_PP_2_7,read_PP_1_7,read_PP_0_8}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,data_out_Z[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,GND,GND,write_pointer[6:0],GND,GND,VCC,VCC}),
    .ADB({GND,GND,GND,read_pointer[6:0],GND,GND,GND,GND}),
    .CLKA(clk_PSRAM),
    .CLKB(clk_PSRAM),
    .CEA(buffer_b_6),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam buffer_b_buffer_b_0_0_s.BIT_WIDTH_0=16;
defparam buffer_b_buffer_b_0_0_s.BIT_WIDTH_1=16;
defparam buffer_b_buffer_b_0_0_s.READ_MODE=1'b0;
defparam buffer_b_buffer_b_0_0_s.RESET_MODE="SYNC";
defparam buffer_b_buffer_b_0_0_s.BLK_SEL_0=3'b000;
defparam buffer_b_buffer_b_0_0_s.BLK_SEL_1=3'b000;
  SDPB buffer_a_buffer_a_0_0_s (
    .DO({DO_0[31:16],read_PP_15_8,read_PP_14_8,read_PP_13_8,read_PP_12_8,read_PP_11_8,read_PP_10_8,read_PP_9_8,read_PP_8_8,read_PP_7_8,read_PP_6_8,read_PP_5_8,read_PP_4_8,read_PP_3_8,read_PP_2_8,read_PP_1_8,read_PP_0_9}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,data_out_Z[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,GND,GND,write_pointer[6:0],GND,GND,VCC,VCC}),
    .ADB({GND,GND,GND,read_pointer[6:0],GND,GND,GND,GND}),
    .CLKA(clk_PSRAM),
    .CLKB(clk_PSRAM),
    .CEA(buffer_a_6),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam buffer_a_buffer_a_0_0_s.BIT_WIDTH_0=16;
defparam buffer_a_buffer_a_0_0_s.BIT_WIDTH_1=16;
defparam buffer_a_buffer_a_0_0_s.READ_MODE=1'b0;
defparam buffer_a_buffer_a_0_0_s.RESET_MODE="SYNC";
defparam buffer_a_buffer_a_0_0_s.BLK_SEL_0=3'b000;
defparam buffer_a_buffer_a_0_0_s.BLK_SEL_1=3'b000;
  ALU n162_s0 (
    .SUM(n162_1_SUM),
    .COUT(n162_3),
    .I0(read_pointer[0]),
    .I1(write_pointer[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n162_s0.ALU_MODE=3;
  ALU n163_s0 (
    .SUM(n163_1_SUM),
    .COUT(n163_3),
    .I0(read_pointer[1]),
    .I1(write_pointer[1]),
    .I3(GND),
    .CIN(n162_3) 
);
defparam n163_s0.ALU_MODE=3;
  ALU n164_s0 (
    .SUM(n164_1_SUM),
    .COUT(n164_3),
    .I0(read_pointer[2]),
    .I1(write_pointer[2]),
    .I3(GND),
    .CIN(n163_3) 
);
defparam n164_s0.ALU_MODE=3;
  ALU n165_s0 (
    .SUM(n165_1_SUM),
    .COUT(n165_3),
    .I0(read_pointer[3]),
    .I1(write_pointer[3]),
    .I3(GND),
    .CIN(n164_3) 
);
defparam n165_s0.ALU_MODE=3;
  ALU n166_s0 (
    .SUM(n166_1_SUM),
    .COUT(n166_3),
    .I0(read_pointer[4]),
    .I1(write_pointer[4]),
    .I3(GND),
    .CIN(n165_3) 
);
defparam n166_s0.ALU_MODE=3;
  ALU n167_s0 (
    .SUM(n167_1_SUM),
    .COUT(n167_3),
    .I0(read_pointer[5]),
    .I1(write_pointer[5]),
    .I3(GND),
    .CIN(n166_3) 
);
defparam n167_s0.ALU_MODE=3;
  ALU n168_s0 (
    .SUM(n168_1_SUM),
    .COUT(n168_3),
    .I0(read_pointer[6]),
    .I1(write_pointer[6]),
    .I3(GND),
    .CIN(n167_3) 
);
defparam n168_s0.ALU_MODE=3;
  ALU n169_s0 (
    .SUM(n169_1_SUM),
    .COUT(n169_3),
    .I0(read_pointer[7]),
    .I1(write_pointer[7]),
    .I3(GND),
    .CIN(n168_3) 
);
defparam n169_s0.ALU_MODE=3;
  INV d_first_pong_s3 (
    .O(d_first_pong_7),
    .I(rst_PP) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ping_pong_buffer */
module adc_module (
  clk_PSRAM,
  clk_ADC_d,
  adc_enable,
  adc_out_d,
  fifo_wr,
  adc_data_Z
)
;
input clk_PSRAM;
input clk_ADC_d;
input adc_enable;
input [11:0] adc_out_d;
output fifo_wr;
output [11:0] adc_data_Z;
wire n7_3;
wire sent_once_6;
wire n12_6;
wire n18_26;
wire delay_counter_4_8;
wire n24_12;
wire sent_once;
wire delay_end;
wire n23_1;
wire n23_2;
wire n22_1;
wire n22_2;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_0_COUT;
wire n31_5;
wire [4:0] delay_counter;
wire VCC;
wire GND;
  LUT2 n7_s0 (
    .F(n7_3),
    .I0(clk_ADC_d),
    .I1(sent_once) 
);
defparam n7_s0.INIT=4'h1;
  LUT3 sent_once_s2 (
    .F(sent_once_6),
    .I0(fifo_wr),
    .I1(clk_ADC_d),
    .I2(adc_enable) 
);
defparam sent_once_s2.INIT=8'h40;
  LUT3 n12_s2 (
    .F(n12_6),
    .I0(adc_enable),
    .I1(clk_ADC_d),
    .I2(sent_once) 
);
defparam n12_s2.INIT=8'h02;
  LUT2 n18_s16 (
    .F(n18_26),
    .I0(delay_counter[3]),
    .I1(delay_counter[4]) 
);
defparam n18_s16.INIT=4'hE;
  LUT2 delay_counter_4_s3 (
    .F(delay_counter_4_8),
    .I0(delay_counter[3]),
    .I1(delay_counter[4]) 
);
defparam delay_counter_4_s3.INIT=4'h1;
  LUT3 n24_s5 (
    .F(n24_12),
    .I0(delay_counter[3]),
    .I1(delay_counter[4]),
    .I2(delay_counter[0]) 
);
defparam n24_s5.INIT=8'hE1;
  DFFSE sent_once_s0 (
    .Q(sent_once),
    .D(GND),
    .CLK(clk_PSRAM),
    .CE(sent_once_6),
    .SET(n12_6) 
);
  DFFRE delay_end_s0 (
    .Q(delay_end),
    .D(VCC),
    .CLK(clk_ADC_d),
    .CE(n18_26),
    .RESET(n31_5) 
);
defparam delay_end_s0.INIT=1'b0;
  DFFRE delay_counter_4_s0 (
    .Q(delay_counter[4]),
    .D(n20_1),
    .CLK(clk_ADC_d),
    .CE(delay_counter_4_8),
    .RESET(n31_5) 
);
defparam delay_counter_4_s0.INIT=1'b0;
  DFFRE delay_counter_3_s0 (
    .Q(delay_counter[3]),
    .D(n21_1),
    .CLK(clk_ADC_d),
    .CE(delay_counter_4_8),
    .RESET(n31_5) 
);
defparam delay_counter_3_s0.INIT=1'b0;
  DFFRE delay_counter_2_s0 (
    .Q(delay_counter[2]),
    .D(n22_1),
    .CLK(clk_ADC_d),
    .CE(delay_counter_4_8),
    .RESET(n31_5) 
);
defparam delay_counter_2_s0.INIT=1'b0;
  DFFRE delay_counter_1_s0 (
    .Q(delay_counter[1]),
    .D(n23_1),
    .CLK(clk_ADC_d),
    .CE(delay_counter_4_8),
    .RESET(n31_5) 
);
defparam delay_counter_1_s0.INIT=1'b0;
  DFFE adc_data_11_s0 (
    .Q(adc_data_Z[11]),
    .D(adc_out_d[11]),
    .CLK(clk_ADC_d),
    .CE(delay_end) 
);
  DFFE adc_data_10_s0 (
    .Q(adc_data_Z[10]),
    .D(adc_out_d[10]),
    .CLK(clk_ADC_d),
    .CE(delay_end) 
);
  DFFE adc_data_9_s0 (
    .Q(adc_data_Z[9]),
    .D(adc_out_d[9]),
    .CLK(clk_ADC_d),
    .CE(delay_end) 
);
  DFFE adc_data_8_s0 (
    .Q(adc_data_Z[8]),
    .D(adc_out_d[8]),
    .CLK(clk_ADC_d),
    .CE(delay_end) 
);
  DFFE adc_data_7_s0 (
    .Q(adc_data_Z[7]),
    .D(adc_out_d[7]),
    .CLK(clk_ADC_d),
    .CE(delay_end) 
);
  DFFE adc_data_6_s0 (
    .Q(adc_data_Z[6]),
    .D(adc_out_d[6]),
    .CLK(clk_ADC_d),
    .CE(delay_end) 
);
  DFFE adc_data_5_s0 (
    .Q(adc_data_Z[5]),
    .D(adc_out_d[5]),
    .CLK(clk_ADC_d),
    .CE(delay_end) 
);
  DFFE adc_data_4_s0 (
    .Q(adc_data_Z[4]),
    .D(adc_out_d[4]),
    .CLK(clk_ADC_d),
    .CE(delay_end) 
);
  DFFE adc_data_3_s0 (
    .Q(adc_data_Z[3]),
    .D(adc_out_d[3]),
    .CLK(clk_ADC_d),
    .CE(delay_end) 
);
  DFFE adc_data_2_s0 (
    .Q(adc_data_Z[2]),
    .D(adc_out_d[2]),
    .CLK(clk_ADC_d),
    .CE(delay_end) 
);
  DFFE adc_data_1_s0 (
    .Q(adc_data_Z[1]),
    .D(adc_out_d[1]),
    .CLK(clk_ADC_d),
    .CE(delay_end) 
);
  DFFE adc_data_0_s0 (
    .Q(adc_data_Z[0]),
    .D(adc_out_d[0]),
    .CLK(clk_ADC_d),
    .CE(delay_end) 
);
  DFFE adc_ready_s0 (
    .Q(fifo_wr),
    .D(n7_3),
    .CLK(clk_PSRAM),
    .CE(adc_enable) 
);
  DFFR delay_counter_0_s2 (
    .Q(delay_counter[0]),
    .D(n24_12),
    .CLK(clk_ADC_d),
    .RESET(n31_5) 
);
defparam delay_counter_0_s2.INIT=1'b0;
  ALU n23_s (
    .SUM(n23_1),
    .COUT(n23_2),
    .I0(delay_counter[1]),
    .I1(delay_counter[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n23_s.ALU_MODE=0;
  ALU n22_s (
    .SUM(n22_1),
    .COUT(n22_2),
    .I0(delay_counter[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n23_2) 
);
defparam n22_s.ALU_MODE=0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(delay_counter[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n22_2) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_0_COUT),
    .I0(delay_counter[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  INV n31_s2 (
    .O(n31_5),
    .I(adc_enable) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* adc_module */
module fifo_adc (
  clk_PSRAM,
  fifo_wr,
  fifo_rd_Z,
  adc_data_Z,
  fifo_empty,
  debug_d,
  fifo_out
)
;
input clk_PSRAM;
input fifo_wr;
input fifo_rd_Z;
input [11:0] adc_data_Z;
output fifo_empty;
output debug_d;
output [11:0] fifo_out;
wire n172_3;
wire debug_5;
wire debug_6;
wire count_7_10;
wire n104_5;
wire n36_6;
wire n104_1_4;
wire n57_12;
wire n160_2;
wire n160_1_1;
wire n159_2;
wire n159_1_1;
wire n158_2;
wire n158_1_1;
wire n157_2;
wire n157_1_1;
wire n156_2;
wire n156_1_1;
wire n155_2;
wire n155_1_1;
wire n154_2;
wire n154_1_1;
wire n153_2;
wire n153_1_0_COUT;
wire n15_1;
wire n15_2;
wire n14_1;
wire n14_2;
wire n13_1;
wire n13_2;
wire n12_1;
wire n12_2;
wire n11_1;
wire n11_2;
wire n10_1;
wire n10_2;
wire n9_1;
wire n9_0_COUT;
wire n56_1;
wire n56_2;
wire n55_1;
wire n55_2;
wire n54_1;
wire n54_2;
wire n53_1;
wire n53_2;
wire n52_1;
wire n52_2;
wire n51_1;
wire n51_2;
wire n50_1;
wire n50_0_COUT;
wire n16_6;
wire [7:0] wr_ptr;
wire [7:0] rd_ptr;
wire [7:0] count;
wire [31:12] DO;
wire VCC;
wire GND;
  LUT2 n172_s0 (
    .F(n172_3),
    .I0(count[7]),
    .I1(debug_5) 
);
defparam n172_s0.INIT=4'h4;
  LUT4 debug_s3 (
    .F(debug_5),
    .I0(count[0]),
    .I1(count[1]),
    .I2(count[2]),
    .I3(debug_6) 
);
defparam debug_s3.INIT=16'h0100;
  LUT4 debug_s4 (
    .F(debug_6),
    .I0(count[3]),
    .I1(count[4]),
    .I2(count[5]),
    .I3(count[6]) 
);
defparam debug_s4.INIT=16'h0001;
  LUT3 count_7_s4 (
    .F(count_7_10),
    .I0(fifo_wr),
    .I1(fifo_empty),
    .I2(fifo_rd_Z) 
);
defparam count_7_s4.INIT=8'h9A;
  LUT3 n104_s1 (
    .F(n104_5),
    .I0(fifo_empty),
    .I1(fifo_rd_Z),
    .I2(fifo_wr) 
);
defparam n104_s1.INIT=8'hB0;
  LUT2 n36_s2 (
    .F(n36_6),
    .I0(fifo_empty),
    .I1(fifo_rd_Z) 
);
defparam n36_s2.INIT=4'h4;
  LUT3 n104_1_s1 (
    .F(n104_1_4),
    .I0(fifo_empty),
    .I1(fifo_rd_Z),
    .I2(fifo_wr) 
);
defparam n104_1_s1.INIT=8'h4F;
  LUT3 n57_s5 (
    .F(n57_12),
    .I0(fifo_empty),
    .I1(fifo_rd_Z),
    .I2(rd_ptr[0]) 
);
defparam n57_s5.INIT=8'hB4;
  DFFE wr_ptr_6_s0 (
    .Q(wr_ptr[6]),
    .D(n10_1),
    .CLK(clk_PSRAM),
    .CE(fifo_wr) 
);
defparam wr_ptr_6_s0.INIT=1'b0;
  DFFE wr_ptr_5_s0 (
    .Q(wr_ptr[5]),
    .D(n11_1),
    .CLK(clk_PSRAM),
    .CE(fifo_wr) 
);
defparam wr_ptr_5_s0.INIT=1'b0;
  DFFE wr_ptr_4_s0 (
    .Q(wr_ptr[4]),
    .D(n12_1),
    .CLK(clk_PSRAM),
    .CE(fifo_wr) 
);
defparam wr_ptr_4_s0.INIT=1'b0;
  DFFE wr_ptr_3_s0 (
    .Q(wr_ptr[3]),
    .D(n13_1),
    .CLK(clk_PSRAM),
    .CE(fifo_wr) 
);
defparam wr_ptr_3_s0.INIT=1'b0;
  DFFE wr_ptr_2_s0 (
    .Q(wr_ptr[2]),
    .D(n14_1),
    .CLK(clk_PSRAM),
    .CE(fifo_wr) 
);
defparam wr_ptr_2_s0.INIT=1'b0;
  DFFE wr_ptr_1_s0 (
    .Q(wr_ptr[1]),
    .D(n15_1),
    .CLK(clk_PSRAM),
    .CE(fifo_wr) 
);
defparam wr_ptr_1_s0.INIT=1'b0;
  DFFE wr_ptr_0_s0 (
    .Q(wr_ptr[0]),
    .D(n16_6),
    .CLK(clk_PSRAM),
    .CE(fifo_wr) 
);
defparam wr_ptr_0_s0.INIT=1'b0;
  DFFE rd_ptr_7_s0 (
    .Q(rd_ptr[7]),
    .D(n50_1),
    .CLK(clk_PSRAM),
    .CE(n36_6) 
);
defparam rd_ptr_7_s0.INIT=1'b0;
  DFFE rd_ptr_6_s0 (
    .Q(rd_ptr[6]),
    .D(n51_1),
    .CLK(clk_PSRAM),
    .CE(n36_6) 
);
defparam rd_ptr_6_s0.INIT=1'b0;
  DFFE rd_ptr_5_s0 (
    .Q(rd_ptr[5]),
    .D(n52_1),
    .CLK(clk_PSRAM),
    .CE(n36_6) 
);
defparam rd_ptr_5_s0.INIT=1'b0;
  DFFE rd_ptr_4_s0 (
    .Q(rd_ptr[4]),
    .D(n53_1),
    .CLK(clk_PSRAM),
    .CE(n36_6) 
);
defparam rd_ptr_4_s0.INIT=1'b0;
  DFFE rd_ptr_3_s0 (
    .Q(rd_ptr[3]),
    .D(n54_1),
    .CLK(clk_PSRAM),
    .CE(n36_6) 
);
defparam rd_ptr_3_s0.INIT=1'b0;
  DFFE rd_ptr_2_s0 (
    .Q(rd_ptr[2]),
    .D(n55_1),
    .CLK(clk_PSRAM),
    .CE(n36_6) 
);
defparam rd_ptr_2_s0.INIT=1'b0;
  DFFE rd_ptr_1_s0 (
    .Q(rd_ptr[1]),
    .D(n56_1),
    .CLK(clk_PSRAM),
    .CE(n36_6) 
);
defparam rd_ptr_1_s0.INIT=1'b0;
  DFFE wr_ptr_7_s0 (
    .Q(wr_ptr[7]),
    .D(n9_1),
    .CLK(clk_PSRAM),
    .CE(fifo_wr) 
);
defparam wr_ptr_7_s0.INIT=1'b0;
  DFFS empty_s1 (
    .Q(fifo_empty),
    .D(n172_3),
    .CLK(clk_PSRAM),
    .SET(GND) 
);
defparam empty_s1.INIT=1'b1;
  DFFE count_7_s1 (
    .Q(count[7]),
    .D(n153_2),
    .CLK(clk_PSRAM),
    .CE(count_7_10) 
);
defparam count_7_s1.INIT=1'b0;
  DFFE count_6_s1 (
    .Q(count[6]),
    .D(n154_2),
    .CLK(clk_PSRAM),
    .CE(count_7_10) 
);
defparam count_6_s1.INIT=1'b0;
  DFFE count_5_s1 (
    .Q(count[5]),
    .D(n155_2),
    .CLK(clk_PSRAM),
    .CE(count_7_10) 
);
defparam count_5_s1.INIT=1'b0;
  DFFE count_4_s1 (
    .Q(count[4]),
    .D(n156_2),
    .CLK(clk_PSRAM),
    .CE(count_7_10) 
);
defparam count_4_s1.INIT=1'b0;
  DFFE count_3_s1 (
    .Q(count[3]),
    .D(n157_2),
    .CLK(clk_PSRAM),
    .CE(count_7_10) 
);
defparam count_3_s1.INIT=1'b0;
  DFFE count_2_s1 (
    .Q(count[2]),
    .D(n158_2),
    .CLK(clk_PSRAM),
    .CE(count_7_10) 
);
defparam count_2_s1.INIT=1'b0;
  DFFE count_1_s1 (
    .Q(count[1]),
    .D(n159_2),
    .CLK(clk_PSRAM),
    .CE(count_7_10) 
);
defparam count_1_s1.INIT=1'b0;
  DFFE count_0_s1 (
    .Q(count[0]),
    .D(n160_2),
    .CLK(clk_PSRAM),
    .CE(count_7_10) 
);
defparam count_0_s1.INIT=1'b0;
  DFFR debug_s1 (
    .Q(debug_d),
    .D(count[7]),
    .CLK(clk_PSRAM),
    .RESET(debug_5) 
);
  DFF rd_ptr_0_s3 (
    .Q(rd_ptr[0]),
    .D(n57_12),
    .CLK(clk_PSRAM) 
);
defparam rd_ptr_0_s3.INIT=1'b0;
  SDPB fifo_mem_fifo_mem_0_0_s (
    .DO({DO[31:12],fifo_out[11:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,adc_data_Z[11:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,GND,wr_ptr[7:0],GND,GND,VCC,VCC}),
    .ADB({GND,GND,rd_ptr[7:0],GND,GND,GND,GND}),
    .CLKA(clk_PSRAM),
    .CLKB(clk_PSRAM),
    .CEA(fifo_wr),
    .CEB(n36_6),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam fifo_mem_fifo_mem_0_0_s.BIT_WIDTH_0=16;
defparam fifo_mem_fifo_mem_0_0_s.BIT_WIDTH_1=16;
defparam fifo_mem_fifo_mem_0_0_s.READ_MODE=1'b0;
defparam fifo_mem_fifo_mem_0_0_s.RESET_MODE="SYNC";
defparam fifo_mem_fifo_mem_0_0_s.BLK_SEL_0=3'b000;
defparam fifo_mem_fifo_mem_0_0_s.BLK_SEL_1=3'b000;
  ALU n160_1_s (
    .SUM(n160_2),
    .COUT(n160_1_1),
    .I0(count[0]),
    .I1(VCC),
    .I3(n104_5),
    .CIN(n104_1_4) 
);
defparam n160_1_s.ALU_MODE=2;
  ALU n159_1_s (
    .SUM(n159_2),
    .COUT(n159_1_1),
    .I0(count[1]),
    .I1(GND),
    .I3(n104_5),
    .CIN(n160_1_1) 
);
defparam n159_1_s.ALU_MODE=2;
  ALU n158_1_s (
    .SUM(n158_2),
    .COUT(n158_1_1),
    .I0(count[2]),
    .I1(GND),
    .I3(n104_5),
    .CIN(n159_1_1) 
);
defparam n158_1_s.ALU_MODE=2;
  ALU n157_1_s (
    .SUM(n157_2),
    .COUT(n157_1_1),
    .I0(count[3]),
    .I1(GND),
    .I3(n104_5),
    .CIN(n158_1_1) 
);
defparam n157_1_s.ALU_MODE=2;
  ALU n156_1_s (
    .SUM(n156_2),
    .COUT(n156_1_1),
    .I0(count[4]),
    .I1(GND),
    .I3(n104_5),
    .CIN(n157_1_1) 
);
defparam n156_1_s.ALU_MODE=2;
  ALU n155_1_s (
    .SUM(n155_2),
    .COUT(n155_1_1),
    .I0(count[5]),
    .I1(GND),
    .I3(n104_5),
    .CIN(n156_1_1) 
);
defparam n155_1_s.ALU_MODE=2;
  ALU n154_1_s (
    .SUM(n154_2),
    .COUT(n154_1_1),
    .I0(count[6]),
    .I1(GND),
    .I3(n104_5),
    .CIN(n155_1_1) 
);
defparam n154_1_s.ALU_MODE=2;
  ALU n153_1_s (
    .SUM(n153_2),
    .COUT(n153_1_0_COUT),
    .I0(count[7]),
    .I1(GND),
    .I3(n104_5),
    .CIN(n154_1_1) 
);
defparam n153_1_s.ALU_MODE=2;
  ALU n15_s (
    .SUM(n15_1),
    .COUT(n15_2),
    .I0(wr_ptr[1]),
    .I1(wr_ptr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n15_s.ALU_MODE=0;
  ALU n14_s (
    .SUM(n14_1),
    .COUT(n14_2),
    .I0(wr_ptr[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n15_2) 
);
defparam n14_s.ALU_MODE=0;
  ALU n13_s (
    .SUM(n13_1),
    .COUT(n13_2),
    .I0(wr_ptr[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n14_2) 
);
defparam n13_s.ALU_MODE=0;
  ALU n12_s (
    .SUM(n12_1),
    .COUT(n12_2),
    .I0(wr_ptr[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n13_2) 
);
defparam n12_s.ALU_MODE=0;
  ALU n11_s (
    .SUM(n11_1),
    .COUT(n11_2),
    .I0(wr_ptr[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n12_2) 
);
defparam n11_s.ALU_MODE=0;
  ALU n10_s (
    .SUM(n10_1),
    .COUT(n10_2),
    .I0(wr_ptr[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n11_2) 
);
defparam n10_s.ALU_MODE=0;
  ALU n9_s (
    .SUM(n9_1),
    .COUT(n9_0_COUT),
    .I0(wr_ptr[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n10_2) 
);
defparam n9_s.ALU_MODE=0;
  ALU n56_s (
    .SUM(n56_1),
    .COUT(n56_2),
    .I0(rd_ptr[1]),
    .I1(rd_ptr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n56_s.ALU_MODE=0;
  ALU n55_s (
    .SUM(n55_1),
    .COUT(n55_2),
    .I0(rd_ptr[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n56_2) 
);
defparam n55_s.ALU_MODE=0;
  ALU n54_s (
    .SUM(n54_1),
    .COUT(n54_2),
    .I0(rd_ptr[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n55_2) 
);
defparam n54_s.ALU_MODE=0;
  ALU n53_s (
    .SUM(n53_1),
    .COUT(n53_2),
    .I0(rd_ptr[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n54_2) 
);
defparam n53_s.ALU_MODE=0;
  ALU n52_s (
    .SUM(n52_1),
    .COUT(n52_2),
    .I0(rd_ptr[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n53_2) 
);
defparam n52_s.ALU_MODE=0;
  ALU n51_s (
    .SUM(n51_1),
    .COUT(n51_2),
    .I0(rd_ptr[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n52_2) 
);
defparam n51_s.ALU_MODE=0;
  ALU n50_s (
    .SUM(n50_1),
    .COUT(n50_0_COUT),
    .I0(rd_ptr[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n51_2) 
);
defparam n50_s.ALU_MODE=0;
  INV n16_s2 (
    .O(n16_6),
    .I(wr_ptr[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* fifo_adc */
module sync (
  clk_PSRAM,
  buttonA_d,
  button_sync
)
;
input clk_PSRAM;
input buttonA_d;
output button_sync;
wire [1:0] sync_buffer;
wire VCC;
wire GND;
  DFF sync_buffer_1_s0 (
    .Q(sync_buffer[1]),
    .D(sync_buffer[0]),
    .CLK(clk_PSRAM) 
);
  DFF sync_buffer_0_s0 (
    .Q(sync_buffer[0]),
    .D(buttonA_d),
    .CLK(clk_PSRAM) 
);
  DFF sync_buffer_2_s0 (
    .Q(button_sync),
    .D(sync_buffer[1]),
    .CLK(clk_PSRAM) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sync */
module debouncer (
  clk_PSRAM,
  button_sync,
  button_deb
)
;
input clk_PSRAM;
input button_sync;
output button_deb;
wire n5_3;
wire n6_3;
wire n5_4;
wire n6_4;
wire [6:0] shift;
wire VCC;
wire GND;
  LUT4 n5_s0 (
    .F(n5_3),
    .I0(shift[0]),
    .I1(shift[1]),
    .I2(shift[2]),
    .I3(n5_4) 
);
defparam n5_s0.INIT=16'h0100;
  LUT4 n6_s0 (
    .F(n6_3),
    .I0(n6_4),
    .I1(shift[0]),
    .I2(shift[1]),
    .I3(shift[2]) 
);
defparam n6_s0.INIT=16'h8000;
  LUT4 n5_s1 (
    .F(n5_4),
    .I0(shift[3]),
    .I1(shift[4]),
    .I2(shift[5]),
    .I3(shift[6]) 
);
defparam n5_s1.INIT=16'h0001;
  LUT4 n6_s1 (
    .F(n6_4),
    .I0(shift[3]),
    .I1(shift[4]),
    .I2(shift[5]),
    .I3(shift[6]) 
);
defparam n6_s1.INIT=16'h8000;
  DFF shift_5_s0 (
    .Q(shift[5]),
    .D(shift[4]),
    .CLK(clk_PSRAM) 
);
  DFF shift_4_s0 (
    .Q(shift[4]),
    .D(shift[3]),
    .CLK(clk_PSRAM) 
);
  DFF shift_3_s0 (
    .Q(shift[3]),
    .D(shift[2]),
    .CLK(clk_PSRAM) 
);
  DFF shift_2_s0 (
    .Q(shift[2]),
    .D(shift[1]),
    .CLK(clk_PSRAM) 
);
  DFF shift_1_s0 (
    .Q(shift[1]),
    .D(shift[0]),
    .CLK(clk_PSRAM) 
);
  DFF shift_0_s0 (
    .Q(shift[0]),
    .D(button_sync),
    .CLK(clk_PSRAM) 
);
  DFFRE OUT_s0 (
    .Q(button_deb),
    .D(VCC),
    .CLK(clk_PSRAM),
    .CE(n6_3),
    .RESET(n5_3) 
);
  DFF shift_6_s0 (
    .Q(shift[6]),
    .D(shift[5]),
    .CLK(clk_PSRAM) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* debouncer */
module once (
  clk_PSRAM,
  button_deb,
  buttonA_debounced
)
;
input clk_PSRAM;
input button_deb;
output buttonA_debounced;
wire [3:0] resync;
wire VCC;
wire GND;
  DFF resync_2_s0 (
    .Q(resync[2]),
    .D(resync[1]),
    .CLK(clk_PSRAM) 
);
  DFF resync_1_s0 (
    .Q(resync[1]),
    .D(resync[0]),
    .CLK(clk_PSRAM) 
);
  DFF resync_0_s0 (
    .Q(resync[0]),
    .D(button_deb),
    .CLK(clk_PSRAM) 
);
  DFFR button_once_s0 (
    .Q(buttonA_debounced),
    .D(resync[3]),
    .CLK(clk_PSRAM),
    .RESET(resync[2]) 
);
  DFF resync_3_s0 (
    .Q(resync[3]),
    .D(resync[2]),
    .CLK(clk_PSRAM) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* once */
module sync_debouncer (
  clk_PSRAM,
  buttonA_d,
  buttonA_debounced
)
;
input clk_PSRAM;
input buttonA_d;
output buttonA_debounced;
wire button_sync;
wire button_deb;
wire VCC;
wire GND;
  sync sync_button (
    .clk_PSRAM(clk_PSRAM),
    .buttonA_d(buttonA_d),
    .button_sync(button_sync)
);
  debouncer deb_button (
    .clk_PSRAM(clk_PSRAM),
    .button_sync(button_sync),
    .button_deb(button_deb)
);
  once sync_button_debounced (
    .clk_PSRAM(clk_PSRAM),
    .button_deb(button_deb),
    .buttonA_debounced(buttonA_debounced)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* sync_debouncer */
module TOP (
  sys_clk,
  uart_rx,
  buttonA,
  clk_ADC,
  adc_out,
  adc_OTR,
  mem_sio,
  mem_ce,
  mem_clk_enabled,
  uart_tx,
  fifo_full,
  debug,
  led_rgb
)
;
input sys_clk;
input uart_rx;
input buttonA;
output clk_ADC;
input [11:0] adc_out;
input adc_OTR;
inout [3:0] mem_sio;
output mem_ce;
output mem_clk_enabled;
output uart_tx;
output fifo_full;
output debug;
output [2:0] led_rgb;
wire sys_clk_d;
wire uart_rx_d;
wire buttonA_d;
wire adc_enable;
wire n838_3;
wire n1050_4;
wire n985_4;
wire uart_start_6;
wire process_1_12;
wire led_rgb_0_10;
wire address_PP_22_8;
wire en_write_PP_8;
wire en_read_PP_8;
wire n284_11;
wire n290_11;
wire n1078_21;
wire n1082_19;
wire n1083_22;
wire n1084_22;
wire n1122_15;
wire n1120_16;
wire n1118_15;
wire n320_10;
wire n330_10;
wire n332_10;
wire n338_10;
wire n262_14;
wire n264_13;
wire n266_13;
wire n268_13;
wire n270_13;
wire n272_13;
wire n274_13;
wire n276_13;
wire n278_13;
wire n280_13;
wire n282_13;
wire n286_13;
wire n288_13;
wire n292_13;
wire n294_13;
wire n296_13;
wire n298_13;
wire n300_13;
wire n302_13;
wire n304_13;
wire n1364_15;
wire n1366_14;
wire n1368_14;
wire n1370_14;
wire n1372_14;
wire n1374_14;
wire n1376_14;
wire n1378_14;
wire n1380_14;
wire n1382_14;
wire n1384_14;
wire n1386_14;
wire n1388_14;
wire n1390_14;
wire n1392_14;
wire n1394_14;
wire n1396_14;
wire n1398_14;
wire n1400_14;
wire n1402_14;
wire n1404_14;
wire n1406_14;
wire n982_5;
wire read_0_6;
wire i_21_8;
wire buttons_pressed_1_8;
wire i_pivot_21_8;
wire stop_acquisition_8;
wire bypass_8;
wire burst_mode_8;
wire rst_PP_8;
wire n661_5;
wire n660_5;
wire n659_5;
wire n658_5;
wire n657_5;
wire n656_5;
wire n655_5;
wire n654_5;
wire n653_5;
wire n652_5;
wire n651_5;
wire n650_5;
wire n649_5;
wire n648_5;
wire n647_5;
wire n646_5;
wire n645_5;
wire n644_5;
wire n643_5;
wire n642_5;
wire n641_5;
wire n639_5;
wire n638_5;
wire n637_5;
wire n636_5;
wire n635_5;
wire n634_5;
wire n633_5;
wire n632_5;
wire n631_5;
wire n630_5;
wire n629_5;
wire n628_5;
wire n627_5;
wire n626_5;
wire n625_5;
wire n624_5;
wire n623_5;
wire n622_5;
wire n621_5;
wire n620_5;
wire n619_5;
wire n664_5;
wire n663_5;
wire n662_5;
wire n665_5;
wire n470_5;
wire n469_5;
wire n468_5;
wire n467_5;
wire n466_5;
wire n465_5;
wire n464_5;
wire n463_5;
wire n462_5;
wire n461_5;
wire n460_5;
wire n459_5;
wire n458_5;
wire n457_5;
wire n456_5;
wire n455_5;
wire n454_5;
wire n453_5;
wire n452_5;
wire n451_5;
wire n450_5;
wire n449_5;
wire n396_6;
wire n395_5;
wire n819_5;
wire n818_5;
wire n817_5;
wire n816_5;
wire n815_5;
wire n814_5;
wire n813_5;
wire n812_5;
wire n811_5;
wire n810_5;
wire n809_5;
wire n808_5;
wire n807_5;
wire n806_5;
wire n804_5;
wire n803_5;
wire n802_5;
wire n801_5;
wire n800_5;
wire n799_5;
wire n798_5;
wire n791_5;
wire n790_5;
wire n789_5;
wire n788_5;
wire n787_5;
wire n786_5;
wire n785_5;
wire n784_5;
wire n783_5;
wire n782_5;
wire n781_5;
wire n779_5;
wire n778_5;
wire n777_5;
wire n776_5;
wire n1116_18;
wire n1114_18;
wire n1112_18;
wire n1110_18;
wire n1108_18;
wire n1106_18;
wire n1104_18;
wire n1102_18;
wire n1100_18;
wire n1098_18;
wire n1096_18;
wire n1094_18;
wire n1092_18;
wire n1090_18;
wire n1088_18;
wire n1086_18;
wire n256_4;
wire n1069_6;
wire n1049_5;
wire uart_start_7;
wire uart_start_8;
wire n1645_10;
wire address_PP_22_10;
wire en_write_PP_9;
wire en_write_PP_10;
wire en_write_PP_11;
wire en_read_PP_9;
wire n284_12;
wire n290_12;
wire n1078_22;
wire n1078_23;
wire n1082_20;
wire n1083_23;
wire n1083_24;
wire n1084_23;
wire n1084_24;
wire n1120_17;
wire n1120_18;
wire n1364_16;
wire n1366_15;
wire n1370_15;
wire n1372_15;
wire n1374_15;
wire n1374_16;
wire n1376_15;
wire n1378_15;
wire n1380_15;
wire n1380_16;
wire n1382_15;
wire n1382_16;
wire n1384_15;
wire n1386_15;
wire n1386_16;
wire n1390_15;
wire n1390_16;
wire n1392_15;
wire n1394_15;
wire n1396_15;
wire n1398_15;
wire n1400_15;
wire n1402_15;
wire n1404_15;
wire i_21_9;
wire i_pivot_21_9;
wire n664_6;
wire n662_6;
wire n662_7;
wire n662_8;
wire n816_6;
wire n815_6;
wire n813_6;
wire n810_6;
wire n809_6;
wire n808_6;
wire n807_6;
wire n806_6;
wire n805_6;
wire n804_6;
wire n803_6;
wire n802_6;
wire n791_6;
wire n790_6;
wire n788_6;
wire n787_6;
wire n785_6;
wire n784_6;
wire n782_6;
wire n780_6;
wire n778_6;
wire n777_6;
wire n1116_19;
wire n1114_19;
wire n1112_19;
wire n1110_19;
wire n1108_19;
wire n1106_19;
wire n1104_19;
wire n1102_19;
wire n1100_19;
wire n1098_19;
wire n1096_19;
wire n1094_19;
wire n1092_19;
wire n1090_19;
wire n1088_19;
wire n1086_19;
wire en_write_PP_13;
wire en_write_PP_14;
wire en_write_PP_15;
wire en_write_PP_16;
wire en_write_PP_17;
wire en_write_PP_18;
wire en_write_PP_19;
wire en_write_PP_20;
wire en_write_PP_21;
wire en_write_PP_22;
wire en_write_PP_23;
wire n1078_24;
wire n1078_25;
wire n1084_25;
wire n1120_19;
wire n1120_20;
wire n1120_21;
wire n1120_22;
wire n1364_17;
wire n1364_18;
wire n1366_16;
wire n1378_16;
wire n1380_17;
wire n1394_16;
wire n662_9;
wire n662_10;
wire n662_11;
wire n662_12;
wire n807_7;
wire n806_7;
wire n804_7;
wire n801_7;
wire n799_7;
wire n784_7;
wire n780_7;
wire en_write_PP_24;
wire en_write_PP_25;
wire en_write_PP_26;
wire en_write_PP_27;
wire en_write_PP_28;
wire en_write_PP_30;
wire en_write_PP_31;
wire en_write_PP_32;
wire en_write_PP_33;
wire en_write_PP_34;
wire en_write_PP_35;
wire en_write_PP_36;
wire en_write_PP_37;
wire n1078_26;
wire n1378_17;
wire en_write_PP_38;
wire en_write_PP_39;
wire en_write_PP_40;
wire en_write_PP_41;
wire n799_9;
wire n805_8;
wire n1409_16;
wire n780_9;
wire n801_9;
wire en_write_PP_43;
wire address_PP_22_12;
wire n1049_7;
wire n1388_17;
wire n1368_17;
wire com_start_9;
wire n1122_18;
wire n1069_8;
wire n812_8;
wire n340_14;
wire n336_14;
wire n334_14;
wire n328_14;
wire n326_14;
wire n324_14;
wire n322_14;
wire n318_14;
wire n256_6;
wire n1409_18;
wire n1650_15;
wire n1071_10;
wire n1651_14;
wire n1651_16;
wire n618_8;
wire n640_7;
wire n262_20;
wire n255_15;
wire n1071_14;
wire n255_17;
wire en_write_PP_45;
wire n1411_14;
wire n2331_5;
wire d_com_start;
wire start_acquisition;
wire d_flag_acq;
wire next_step;
wire n1632_3;
wire n1633_3;
wire n1634_3;
wire n1635_3;
wire n1636_3;
wire n1637_3;
wire n1638_3;
wire n1639_3;
wire n1640_3;
wire n1641_3;
wire n1642_3;
wire n1643_3;
wire com_start;
wire i_pivot_valid;
wire stop_acquisition;
wire condition1_reg;
wire condition2_reg;
wire condition3_reg;
wire bypass;
wire burst_mode;
wire en_write_PP;
wire en_read_PP;
wire rst_PP;
wire write_clk_PP;
wire read_clk_PP;
wire d_first_pong;
wire send_uart;
wire uart_start;
wire quad_start_mcu;
wire n1628_5;
wire n1629_5;
wire n1646_5;
wire n610_45_SUM;
wire n610_48;
wire n610_46_SUM;
wire n610_50;
wire n610_47_SUM;
wire n610_52;
wire n610_48_SUM;
wire n610_54;
wire n610_49_SUM;
wire n610_56;
wire n610_50_SUM;
wire n610_58;
wire n610_51_SUM;
wire n610_60;
wire n610_52_SUM;
wire n610_62;
wire n610_53_SUM;
wire n610_64;
wire n610_54_SUM;
wire n610_66;
wire n610_55_SUM;
wire n610_68;
wire n610_56_SUM;
wire n610_70;
wire n610_57_SUM;
wire n610_72;
wire n610_58_SUM;
wire n610_74;
wire n610_59_SUM;
wire n610_76;
wire n610_60_SUM;
wire n610_78;
wire n610_61_SUM;
wire n610_80;
wire n610_62_SUM;
wire n610_82;
wire n610_63_SUM;
wire n610_84;
wire n610_64_SUM;
wire n610_86;
wire n610_65_SUM;
wire n610_88;
wire n611_45_SUM;
wire n611_48;
wire n611_46_SUM;
wire n611_50;
wire n611_47_SUM;
wire n611_52;
wire n611_48_SUM;
wire n611_54;
wire n611_49_SUM;
wire n611_56;
wire n611_50_SUM;
wire n611_58;
wire n611_51_SUM;
wire n611_60;
wire n611_52_SUM;
wire n611_62;
wire n611_53_SUM;
wire n611_64;
wire n611_54_SUM;
wire n611_66;
wire n611_55_SUM;
wire n611_68;
wire n611_56_SUM;
wire n611_70;
wire n611_57_SUM;
wire n611_72;
wire n611_58_SUM;
wire n611_74;
wire n611_59_SUM;
wire n611_76;
wire n611_60_SUM;
wire n611_78;
wire n611_61_SUM;
wire n611_80;
wire n611_62_SUM;
wire n611_82;
wire n611_63_SUM;
wire n611_84;
wire n611_64_SUM;
wire n611_86;
wire n611_65_SUM;
wire n611_88;
wire n611_66_SUM;
wire n611_90;
wire n613_45_SUM;
wire n613_48;
wire n613_46_SUM;
wire n613_50;
wire n613_47_SUM;
wire n613_52;
wire n613_48_SUM;
wire n613_54;
wire n613_49_SUM;
wire n613_56;
wire n613_50_SUM;
wire n613_58;
wire n613_51_SUM;
wire n613_60;
wire n613_52_SUM;
wire n613_62;
wire n613_53_SUM;
wire n613_64;
wire n613_54_SUM;
wire n613_66;
wire n613_55_SUM;
wire n613_68;
wire n613_56_SUM;
wire n613_70;
wire n613_57_SUM;
wire n613_72;
wire n613_58_SUM;
wire n613_74;
wire n613_59_SUM;
wire n613_76;
wire n613_60_SUM;
wire n613_78;
wire n613_61_SUM;
wire n613_80;
wire n613_62_SUM;
wire n613_82;
wire n613_63_SUM;
wire n613_84;
wire n613_64_SUM;
wire n613_86;
wire n613_65_SUM;
wire n613_88;
wire n613_66_SUM;
wire n613_90;
wire i_minus_i_pivot_0_3;
wire i_minus_i_pivot_1_3;
wire i_minus_i_pivot_2_3;
wire i_minus_i_pivot_3_3;
wire i_minus_i_pivot_4_3;
wire i_minus_i_pivot_5_3;
wire i_minus_i_pivot_6_3;
wire i_minus_i_pivot_7_3;
wire i_minus_i_pivot_8_3;
wire i_minus_i_pivot_9_3;
wire i_minus_i_pivot_10_3;
wire i_minus_i_pivot_11_3;
wire i_minus_i_pivot_12_3;
wire i_minus_i_pivot_13_3;
wire i_minus_i_pivot_14_3;
wire i_minus_i_pivot_15_3;
wire i_minus_i_pivot_16_3;
wire i_minus_i_pivot_17_3;
wire i_minus_i_pivot_18_3;
wire i_minus_i_pivot_19_3;
wire i_minus_i_pivot_20_3;
wire n448_2;
wire n448_3;
wire n447_2;
wire n447_3;
wire n446_2;
wire n446_3;
wire n445_2;
wire n445_3;
wire n444_2;
wire n444_3;
wire n443_2;
wire n443_3;
wire n442_2;
wire n442_3;
wire n441_2;
wire n441_3;
wire n440_2;
wire n440_3;
wire n439_2;
wire n439_3;
wire n438_2;
wire n438_3;
wire n437_2;
wire n437_3;
wire n436_2;
wire n436_3;
wire n435_2;
wire n435_3;
wire n434_2;
wire n434_3;
wire n433_2;
wire n433_3;
wire n432_2;
wire n432_3;
wire n431_2;
wire n431_3;
wire n430_2;
wire n430_3;
wire n429_2;
wire n429_3;
wire n428_2;
wire n428_3;
wire n427_2;
wire n427_0_COUT;
wire n607_2;
wire n607_3;
wire n606_2;
wire n606_3;
wire n605_2;
wire n605_3;
wire n604_2;
wire n604_3;
wire n603_2;
wire n603_3;
wire n602_2;
wire n602_3;
wire n601_2;
wire n601_3;
wire n600_2;
wire n600_3;
wire n599_2;
wire n599_3;
wire n598_2;
wire n598_3;
wire n597_2;
wire n597_3;
wire n596_2;
wire n596_3;
wire n595_2;
wire n595_3;
wire n594_2;
wire n594_3;
wire n593_2;
wire n593_3;
wire n592_2;
wire n592_3;
wire n591_2;
wire n591_3;
wire n590_2;
wire n590_3;
wire n589_2;
wire n589_3;
wire n588_2;
wire n588_3;
wire n587_2;
wire n587_3;
wire n245_5;
wire start_acquisition_7;
wire next_step_7;
wire n243_5;
wire quad_start_mcu_7;
wire clk_PSRAM;
wire clk_ADC_d;
wire qpi_on_Z;
wire mem_clk_enabled_d;
wire fifo_rd_Z;
wire prev_ended;
wire ended;
wire mem_ce_d;
wire n28_6;
wire n27_6;
wire n26_6;
wire mem_sio_0_12;
wire n29_8;
wire endcommand_4;
wire flag_debug_Z;
wire flag_acq_Z;
wire UART_finished;
wire uart_tx_d;
wire stop_PP_Z;
wire read_cmp_Z;
wire read_PP_0_4;
wire read_PP_1_3;
wire read_PP_2_3;
wire read_PP_3_3;
wire read_PP_4_3;
wire read_PP_5_3;
wire read_PP_6_3;
wire read_PP_7_3;
wire read_PP_8_3;
wire read_PP_9_3;
wire read_PP_10_3;
wire read_PP_11_3;
wire read_PP_12_3;
wire read_PP_13_3;
wire read_PP_14_3;
wire read_PP_15_3;
wire read_PP_0_12;
wire n128_3;
wire n129_3;
wire n130_3;
wire n131_3;
wire n132_3;
wire n133_3;
wire n134_3;
wire n135_3;
wire n136_3;
wire n137_3;
wire n138_3;
wire n139_3;
wire n140_3;
wire n141_3;
wire n142_3;
wire n143_3;
wire n521_4;
wire read_pointer_7_10;
wire read_pointer_7_11;
wire fifo_wr;
wire fifo_empty;
wire debug_d;
wire buttonA_debounced;
wire [11:0] adc_out_d;
wire [3:0] mem_sio_in;
wire [15:0] data_in;
wire [2:0] process;
wire [15:0] read;
wire [21:0] i;
wire [22:7] address_acq;
wire [1:0] buttons_pressed;
wire [21:0] i_pivot;
wire [21:0] i_minus_i_pivot_reg;
wire [21:0] samples_after_adjusted;
wire [22:1] address_PP;
wire [2:0] led_rgb_d;
wire [1:0] read_write;
wire [22:1] address;
wire [20:0] i_minus_i_pivot;
wire [15:0] data_out_Z;
wire [21:0] samples_after_Z;
wire [21:0] samples_before_Z;
wire [11:0] adc_data_Z;
wire [11:0] fifo_out;
wire VCC;
wire GND;
  IBUF sys_clk_ibuf (
    .O(sys_clk_d),
    .I(sys_clk) 
);
  IBUF uart_rx_ibuf (
    .O(uart_rx_d),
    .I(uart_rx) 
);
  IBUF buttonA_ibuf (
    .O(buttonA_d),
    .I(buttonA) 
);
  IBUF adc_out_0_ibuf (
    .O(adc_out_d[0]),
    .I(adc_out[0]) 
);
  IBUF adc_out_1_ibuf (
    .O(adc_out_d[1]),
    .I(adc_out[1]) 
);
  IBUF adc_out_2_ibuf (
    .O(adc_out_d[2]),
    .I(adc_out[2]) 
);
  IBUF adc_out_3_ibuf (
    .O(adc_out_d[3]),
    .I(adc_out[3]) 
);
  IBUF adc_out_4_ibuf (
    .O(adc_out_d[4]),
    .I(adc_out[4]) 
);
  IBUF adc_out_5_ibuf (
    .O(adc_out_d[5]),
    .I(adc_out[5]) 
);
  IBUF adc_out_6_ibuf (
    .O(adc_out_d[6]),
    .I(adc_out[6]) 
);
  IBUF adc_out_7_ibuf (
    .O(adc_out_d[7]),
    .I(adc_out[7]) 
);
  IBUF adc_out_8_ibuf (
    .O(adc_out_d[8]),
    .I(adc_out[8]) 
);
  IBUF adc_out_9_ibuf (
    .O(adc_out_d[9]),
    .I(adc_out[9]) 
);
  IBUF adc_out_10_ibuf (
    .O(adc_out_d[10]),
    .I(adc_out[10]) 
);
  IBUF adc_out_11_ibuf (
    .O(adc_out_d[11]),
    .I(adc_out[11]) 
);
  IOBUF mem_sio_0_iobuf (
    .O(mem_sio_in[0]),
    .IO(mem_sio[0]),
    .I(n29_8),
    .OEN(mem_sio_0_12) 
);
  IOBUF mem_sio_1_iobuf (
    .O(mem_sio_in[1]),
    .IO(mem_sio[1]),
    .I(n28_6),
    .OEN(mem_sio_0_12) 
);
  IOBUF mem_sio_2_iobuf (
    .O(mem_sio_in[2]),
    .IO(mem_sio[2]),
    .I(n27_6),
    .OEN(mem_sio_0_12) 
);
  IOBUF mem_sio_3_iobuf (
    .O(mem_sio_in[3]),
    .IO(mem_sio[3]),
    .I(n26_6),
    .OEN(mem_sio_0_12) 
);
  OBUF clk_ADC_obuf (
    .O(clk_ADC),
    .I(clk_ADC_d) 
);
  OBUF mem_ce_obuf (
    .O(mem_ce),
    .I(mem_ce_d) 
);
  OBUF mem_clk_enabled_obuf (
    .O(mem_clk_enabled),
    .I(mem_clk_enabled_d) 
);
  OBUF uart_tx_obuf (
    .O(uart_tx),
    .I(uart_tx_d) 
);
  OBUF fifo_full_obuf (
    .O(fifo_full),
    .I(GND) 
);
  OBUF debug_obuf (
    .O(debug),
    .I(debug_d) 
);
  OBUF led_rgb_0_obuf (
    .O(led_rgb[0]),
    .I(led_rgb_d[0]) 
);
  OBUF led_rgb_1_obuf (
    .O(led_rgb[1]),
    .I(led_rgb_d[1]) 
);
  OBUF led_rgb_2_obuf (
    .O(led_rgb[2]),
    .I(led_rgb_d[2]) 
);
  LUT2 adc_enable_s1 (
    .F(adc_enable),
    .I0(stop_acquisition),
    .I1(n1071_14) 
);
defparam adc_enable_s1.INIT=4'h4;
  LUT2 n838_s0 (
    .F(n838_3),
    .I0(com_start),
    .I1(next_step) 
);
defparam n838_s0.INIT=4'h8;
  LUT2 data_in_15_s1 (
    .F(data_in[15]),
    .I0(n1646_5),
    .I1(n1628_5) 
);
defparam data_in_15_s1.INIT=4'h8;
  LUT2 data_in_14_s1 (
    .F(data_in[14]),
    .I0(n1646_5),
    .I1(n1629_5) 
);
defparam data_in_14_s1.INIT=4'h8;
  LUT2 data_in_11_s1 (
    .F(data_in[11]),
    .I0(n1646_5),
    .I1(n1632_3) 
);
defparam data_in_11_s1.INIT=4'h8;
  LUT2 data_in_10_s1 (
    .F(data_in[10]),
    .I0(n1646_5),
    .I1(n1633_3) 
);
defparam data_in_10_s1.INIT=4'h8;
  LUT2 data_in_9_s1 (
    .F(data_in[9]),
    .I0(n1646_5),
    .I1(n1634_3) 
);
defparam data_in_9_s1.INIT=4'h8;
  LUT2 data_in_8_s1 (
    .F(data_in[8]),
    .I0(n1646_5),
    .I1(n1635_3) 
);
defparam data_in_8_s1.INIT=4'h8;
  LUT2 data_in_7_s1 (
    .F(data_in[7]),
    .I0(n1646_5),
    .I1(n1636_3) 
);
defparam data_in_7_s1.INIT=4'h8;
  LUT2 data_in_6_s1 (
    .F(data_in[6]),
    .I0(n1646_5),
    .I1(n1637_3) 
);
defparam data_in_6_s1.INIT=4'h8;
  LUT2 data_in_5_s1 (
    .F(data_in[5]),
    .I0(n1646_5),
    .I1(n1638_3) 
);
defparam data_in_5_s1.INIT=4'h8;
  LUT2 data_in_4_s1 (
    .F(data_in[4]),
    .I0(n1646_5),
    .I1(n1639_3) 
);
defparam data_in_4_s1.INIT=4'h8;
  LUT2 data_in_3_s1 (
    .F(data_in[3]),
    .I0(n1646_5),
    .I1(n1640_3) 
);
defparam data_in_3_s1.INIT=4'h8;
  LUT2 data_in_2_s1 (
    .F(data_in[2]),
    .I0(n1646_5),
    .I1(n1641_3) 
);
defparam data_in_2_s1.INIT=4'h8;
  LUT2 data_in_1_s1 (
    .F(data_in[1]),
    .I0(n1646_5),
    .I1(n1642_3) 
);
defparam data_in_1_s1.INIT=4'h8;
  LUT2 data_in_0_s1 (
    .F(data_in[0]),
    .I0(n1646_5),
    .I1(n1643_3) 
);
defparam data_in_0_s1.INIT=4'h8;
  LUT3 n1050_s1 (
    .F(n1050_4),
    .I0(stop_PP_Z),
    .I1(rst_PP),
    .I2(n2331_5) 
);
defparam n1050_s1.INIT=8'hE0;
  LUT4 n985_s1 (
    .F(n985_4),
    .I0(rst_PP),
    .I1(stop_PP_Z),
    .I2(send_uart),
    .I3(n2331_5) 
);
defparam n985_s1.INIT=16'h1000;
  LUT4 uart_start_s2 (
    .F(uart_start_6),
    .I0(rst_PP),
    .I1(uart_start_7),
    .I2(n2331_5),
    .I3(uart_start_8) 
);
defparam uart_start_s2.INIT=16'h4000;
  LUT3 process_3_s9 (
    .F(process_1_12),
    .I0(process[2]),
    .I1(process[0]),
    .I2(qpi_on_Z) 
);
defparam process_3_s9.INIT=8'h70;
  LUT3 led_rgb_0_s7 (
    .F(led_rgb_0_10),
    .I0(process[2]),
    .I1(process[1]),
    .I2(process_1_12) 
);
defparam led_rgb_0_s7.INIT=8'hE0;
  LUT3 address_PP_22_s4 (
    .F(address_PP_22_8),
    .I0(address_PP_22_12),
    .I1(address_PP_22_10),
    .I2(qpi_on_Z) 
);
defparam address_PP_22_s4.INIT=8'hE0;
  LUT4 en_write_PP_s4 (
    .F(en_write_PP_8),
    .I0(en_write_PP_9),
    .I1(en_write_PP_10),
    .I2(en_write_PP_11),
    .I3(en_write_PP_45) 
);
defparam en_write_PP_s4.INIT=16'hFF80;
  LUT3 en_read_PP_s4 (
    .F(en_read_PP_8),
    .I0(en_read_PP_9),
    .I1(process[1]),
    .I2(rst_PP_8) 
);
defparam en_read_PP_s4.INIT=8'hB0;
  LUT4 n284_s7 (
    .F(n284_11),
    .I0(n284_12),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n284_s7.INIT=16'h220F;
  LUT4 n290_s7 (
    .F(n290_11),
    .I0(n290_12),
    .I1(process[0]),
    .I2(process[1]),
    .I3(process[2]) 
);
defparam n290_s7.INIT=16'h220F;
  LUT3 n1078_s17 (
    .F(n1078_21),
    .I0(process[1]),
    .I1(n1078_22),
    .I2(n1078_23) 
);
defparam n1078_s17.INIT=8'hF1;
  LUT3 n1082_s15 (
    .F(n1082_19),
    .I0(n1069_8),
    .I1(start_acquisition),
    .I2(n1082_20) 
);
defparam n1082_s15.INIT=8'hF8;
  LUT4 n1083_s18 (
    .F(n1083_22),
    .I0(n1083_23),
    .I1(n1083_24),
    .I2(process[0]),
    .I3(process[2]) 
);
defparam n1083_s18.INIT=16'h0B33;
  LUT4 n1084_s18 (
    .F(n1084_22),
    .I0(process[1]),
    .I1(process[2]),
    .I2(n1084_23),
    .I3(n1084_24) 
);
defparam n1084_s18.INIT=16'h01FF;
  LUT4 n1122_s11 (
    .F(n1122_15),
    .I0(n1409_16),
    .I1(n1082_20),
    .I2(led_rgb_d[0]),
    .I3(n1122_18) 
);
defparam n1122_s11.INIT=16'hFF40;
  LUT4 n1120_s12 (
    .F(n1120_16),
    .I0(process[0]),
    .I1(n1120_17),
    .I2(n1069_6),
    .I3(n1120_18) 
);
defparam n1120_s12.INIT=16'hFF10;
  LUT4 n1118_s11 (
    .F(n1118_15),
    .I0(led_rgb_d[2]),
    .I1(n1409_16),
    .I2(n1645_10),
    .I3(n1084_24) 
);
defparam n1118_s11.INIT=16'hE0FF;
  LUT2 n320_s6 (
    .F(n320_10),
    .I0(fifo_out[10]),
    .I1(n1071_14) 
);
defparam n320_s6.INIT=4'h8;
  LUT2 n330_s6 (
    .F(n330_10),
    .I0(fifo_out[5]),
    .I1(n1071_14) 
);
defparam n330_s6.INIT=4'h8;
  LUT2 n332_s6 (
    .F(n332_10),
    .I0(fifo_out[4]),
    .I1(n1071_14) 
);
defparam n332_s6.INIT=4'h8;
  LUT2 n338_s6 (
    .F(n338_10),
    .I0(fifo_out[1]),
    .I1(n1071_14) 
);
defparam n338_s6.INIT=4'h8;
  LUT4 n262_s8 (
    .F(n262_14),
    .I0(address_acq[22]),
    .I1(address_PP[22]),
    .I2(process[1]),
    .I3(n1645_10) 
);
defparam n262_s8.INIT=16'hCA00;
  LUT4 n264_s8 (
    .F(n264_13),
    .I0(address_acq[21]),
    .I1(address_PP[21]),
    .I2(process[1]),
    .I3(n1645_10) 
);
defparam n264_s8.INIT=16'hCA00;
  LUT4 n266_s8 (
    .F(n266_13),
    .I0(address_acq[20]),
    .I1(address_PP[20]),
    .I2(process[1]),
    .I3(n1645_10) 
);
defparam n266_s8.INIT=16'hCA00;
  LUT4 n268_s8 (
    .F(n268_13),
    .I0(address_acq[19]),
    .I1(address_PP[19]),
    .I2(process[1]),
    .I3(n1645_10) 
);
defparam n268_s8.INIT=16'hCA00;
  LUT4 n270_s8 (
    .F(n270_13),
    .I0(address_acq[18]),
    .I1(address_PP[18]),
    .I2(process[1]),
    .I3(n1645_10) 
);
defparam n270_s8.INIT=16'hCA00;
  LUT4 n272_s8 (
    .F(n272_13),
    .I0(address_acq[17]),
    .I1(address_PP[17]),
    .I2(process[1]),
    .I3(n1645_10) 
);
defparam n272_s8.INIT=16'hCA00;
  LUT4 n274_s8 (
    .F(n274_13),
    .I0(address_acq[16]),
    .I1(address_PP[16]),
    .I2(process[1]),
    .I3(n1645_10) 
);
defparam n274_s8.INIT=16'hCA00;
  LUT4 n276_s8 (
    .F(n276_13),
    .I0(address_acq[15]),
    .I1(address_PP[15]),
    .I2(process[1]),
    .I3(n1645_10) 
);
defparam n276_s8.INIT=16'hCA00;
  LUT4 n278_s8 (
    .F(n278_13),
    .I0(address_acq[14]),
    .I1(address_PP[14]),
    .I2(process[1]),
    .I3(n1645_10) 
);
defparam n278_s8.INIT=16'hCA00;
  LUT4 n280_s8 (
    .F(n280_13),
    .I0(address_acq[13]),
    .I1(address_PP[13]),
    .I2(process[1]),
    .I3(n1645_10) 
);
defparam n280_s8.INIT=16'hCA00;
  LUT4 n282_s8 (
    .F(n282_13),
    .I0(address_acq[12]),
    .I1(address_PP[12]),
    .I2(process[1]),
    .I3(n1645_10) 
);
defparam n282_s8.INIT=16'hCA00;
  LUT4 n286_s8 (
    .F(n286_13),
    .I0(address_acq[10]),
    .I1(address_PP[10]),
    .I2(process[1]),
    .I3(n1645_10) 
);
defparam n286_s8.INIT=16'hCA00;
  LUT4 n288_s8 (
    .F(n288_13),
    .I0(address_acq[9]),
    .I1(address_PP[9]),
    .I2(process[1]),
    .I3(n1645_10) 
);
defparam n288_s8.INIT=16'hCA00;
  LUT4 n292_s8 (
    .F(n292_13),
    .I0(address_acq[7]),
    .I1(address_PP[7]),
    .I2(process[1]),
    .I3(n1645_10) 
);
defparam n292_s8.INIT=16'hCA00;
  LUT4 n294_s8 (
    .F(n294_13),
    .I0(i[5]),
    .I1(address_PP[6]),
    .I2(process[1]),
    .I3(n1645_10) 
);
defparam n294_s8.INIT=16'hCA00;
  LUT4 n296_s8 (
    .F(n296_13),
    .I0(i[4]),
    .I1(address_PP[5]),
    .I2(process[1]),
    .I3(n1645_10) 
);
defparam n296_s8.INIT=16'hCA00;
  LUT4 n298_s8 (
    .F(n298_13),
    .I0(i[3]),
    .I1(address_PP[4]),
    .I2(process[1]),
    .I3(n1645_10) 
);
defparam n298_s8.INIT=16'hCA00;
  LUT4 n300_s8 (
    .F(n300_13),
    .I0(i[2]),
    .I1(address_PP[3]),
    .I2(process[1]),
    .I3(n1645_10) 
);
defparam n300_s8.INIT=16'hCA00;
  LUT4 n302_s8 (
    .F(n302_13),
    .I0(i[1]),
    .I1(address_PP[2]),
    .I2(process[1]),
    .I3(n1645_10) 
);
defparam n302_s8.INIT=16'hCA00;
  LUT4 n304_s8 (
    .F(n304_13),
    .I0(i[0]),
    .I1(address_PP[1]),
    .I2(process[1]),
    .I3(n1645_10) 
);
defparam n304_s8.INIT=16'hCA00;
  LUT4 n1364_s10 (
    .F(n1364_15),
    .I0(address_PP_22_10),
    .I1(n427_2),
    .I2(n1364_16),
    .I3(address_PP_22_12) 
);
defparam n1364_s10.INIT=16'hF888;
  LUT4 n1366_s9 (
    .F(n1366_14),
    .I0(address_PP_22_10),
    .I1(n428_2),
    .I2(n1366_15),
    .I3(address_PP_22_12) 
);
defparam n1366_s9.INIT=16'hF888;
  LUT4 n1368_s9 (
    .F(n1368_14),
    .I0(address_PP_22_10),
    .I1(n429_2),
    .I2(n1368_17),
    .I3(address_PP_22_12) 
);
defparam n1368_s9.INIT=16'hF888;
  LUT4 n1370_s9 (
    .F(n1370_14),
    .I0(address_PP_22_10),
    .I1(n430_2),
    .I2(n1370_15),
    .I3(address_PP_22_12) 
);
defparam n1370_s9.INIT=16'hF888;
  LUT4 n1372_s9 (
    .F(n1372_14),
    .I0(address_PP_22_10),
    .I1(n431_2),
    .I2(n1372_15),
    .I3(address_PP_22_12) 
);
defparam n1372_s9.INIT=16'hF888;
  LUT4 n1374_s9 (
    .F(n1374_14),
    .I0(n1374_15),
    .I1(address_PP[17]),
    .I2(n1374_16),
    .I3(address_PP_22_12) 
);
defparam n1374_s9.INIT=16'hBEAA;
  LUT4 n1376_s9 (
    .F(n1376_14),
    .I0(address_PP_22_10),
    .I1(n433_2),
    .I2(n1376_15),
    .I3(address_PP_22_12) 
);
defparam n1376_s9.INIT=16'hF888;
  LUT4 n1378_s9 (
    .F(n1378_14),
    .I0(address_PP_22_10),
    .I1(n434_2),
    .I2(n1378_15),
    .I3(address_PP_22_12) 
);
defparam n1378_s9.INIT=16'hF888;
  LUT4 n1380_s9 (
    .F(n1380_14),
    .I0(n1380_15),
    .I1(address_PP[14]),
    .I2(n1380_16),
    .I3(address_PP_22_12) 
);
defparam n1380_s9.INIT=16'hBEAA;
  LUT4 n1382_s9 (
    .F(n1382_14),
    .I0(n1380_16),
    .I1(n1382_15),
    .I2(address_PP_22_12),
    .I3(n1382_16) 
);
defparam n1382_s9.INIT=16'hFF10;
  LUT4 n1384_s9 (
    .F(n1384_14),
    .I0(address_PP_22_10),
    .I1(n437_2),
    .I2(n1384_15),
    .I3(address_PP_22_12) 
);
defparam n1384_s9.INIT=16'h8F88;
  LUT4 n1386_s9 (
    .F(n1386_14),
    .I0(n1386_15),
    .I1(address_PP[11]),
    .I2(n1386_16),
    .I3(address_PP_22_12) 
);
defparam n1386_s9.INIT=16'hBEAA;
  LUT4 n1388_s9 (
    .F(n1388_14),
    .I0(address_PP_22_10),
    .I1(n439_2),
    .I2(n1388_17),
    .I3(address_PP_22_12) 
);
defparam n1388_s9.INIT=16'h8F88;
  LUT4 n1390_s9 (
    .F(n1390_14),
    .I0(n1390_15),
    .I1(address_PP[9]),
    .I2(n1390_16),
    .I3(address_PP_22_12) 
);
defparam n1390_s9.INIT=16'hBEAA;
  LUT4 n1392_s9 (
    .F(n1392_14),
    .I0(address_PP_22_10),
    .I1(n441_2),
    .I2(n1392_15),
    .I3(address_PP_22_12) 
);
defparam n1392_s9.INIT=16'h8F88;
  LUT4 n1394_s9 (
    .F(n1394_14),
    .I0(address_PP_22_10),
    .I1(n442_2),
    .I2(n1394_15),
    .I3(address_PP_22_12) 
);
defparam n1394_s9.INIT=16'h8F88;
  LUT4 n1396_s9 (
    .F(n1396_14),
    .I0(address_PP_22_10),
    .I1(n443_2),
    .I2(n1396_15),
    .I3(address_PP_22_12) 
);
defparam n1396_s9.INIT=16'h8F88;
  LUT4 n1398_s9 (
    .F(n1398_14),
    .I0(address_PP_22_10),
    .I1(n444_2),
    .I2(n1398_15),
    .I3(address_PP_22_12) 
);
defparam n1398_s9.INIT=16'h8F88;
  LUT4 n1400_s9 (
    .F(n1400_14),
    .I0(address_PP_22_10),
    .I1(n445_2),
    .I2(n1400_15),
    .I3(address_PP_22_12) 
);
defparam n1400_s9.INIT=16'h8F88;
  LUT4 n1402_s9 (
    .F(n1402_14),
    .I0(address_PP_22_10),
    .I1(n446_2),
    .I2(n1402_15),
    .I3(address_PP_22_12) 
);
defparam n1402_s9.INIT=16'h8F88;
  LUT4 n1404_s9 (
    .F(n1404_14),
    .I0(address_PP_22_10),
    .I1(n447_2),
    .I2(n1404_15),
    .I3(address_PP_22_12) 
);
defparam n1404_s9.INIT=16'h8F88;
  LUT4 n1406_s9 (
    .F(n1406_14),
    .I0(address_PP_22_10),
    .I1(n448_2),
    .I2(address_PP[1]),
    .I3(address_PP_22_12) 
);
defparam n1406_s9.INIT=16'h8F88;
  LUT3 n982_s1 (
    .F(n982_5),
    .I0(uart_start_8),
    .I1(d_first_pong),
    .I2(en_read_PP) 
);
defparam n982_s1.INIT=8'hB0;
  LUT4 read_15_s3 (
    .F(read_0_6),
    .I0(n256_4),
    .I1(next_step),
    .I2(n1651_16),
    .I3(qpi_on_Z) 
);
defparam read_15_s3.INIT=16'h8F00;
  LUT4 i_21_s4 (
    .F(i_21_8),
    .I0(stop_acquisition),
    .I1(fifo_rd_Z),
    .I2(n1071_14),
    .I3(i_21_9) 
);
defparam i_21_s4.INIT=16'h4F00;
  LUT4 buttons_pressed_1_s4 (
    .F(buttons_pressed_1_8),
    .I0(flag_debug_Z),
    .I1(buttonA_debounced),
    .I2(n1071_14),
    .I3(i_21_9) 
);
defparam buttons_pressed_1_s4.INIT=16'hEF00;
  LUT3 i_pivot_21_s4 (
    .F(i_pivot_21_8),
    .I0(i_pivot_21_9),
    .I1(n1071_14),
    .I2(i_21_9) 
);
defparam i_pivot_21_s4.INIT=8'hB0;
  LUT3 stop_acquisition_s4 (
    .F(stop_acquisition_8),
    .I0(n1071_14),
    .I1(i_pivot_valid),
    .I2(i_21_9) 
);
defparam stop_acquisition_s4.INIT=8'hD0;
  LUT3 bypass_s4 (
    .F(bypass_8),
    .I0(address_PP_22_12),
    .I1(n1069_8),
    .I2(qpi_on_Z) 
);
defparam bypass_s4.INIT=8'hE0;
  LUT4 burst_mode_s4 (
    .F(burst_mode_8),
    .I0(start_acquisition),
    .I1(n1069_8),
    .I2(n1651_16),
    .I3(qpi_on_Z) 
);
defparam burst_mode_s4.INIT=16'h8F00;
  LUT4 rst_PP_s4 (
    .F(rst_PP_8),
    .I0(n1083_23),
    .I1(process[1]),
    .I2(n1645_10),
    .I3(qpi_on_Z) 
);
defparam rst_PP_s4.INIT=16'hE000;
  LUT2 n661_s1 (
    .F(n661_5),
    .I0(n607_2),
    .I1(n1071_14) 
);
defparam n661_s1.INIT=4'h8;
  LUT2 n660_s1 (
    .F(n660_5),
    .I0(n606_2),
    .I1(n1071_14) 
);
defparam n660_s1.INIT=4'h8;
  LUT2 n659_s1 (
    .F(n659_5),
    .I0(n605_2),
    .I1(n1071_14) 
);
defparam n659_s1.INIT=4'h8;
  LUT2 n658_s1 (
    .F(n658_5),
    .I0(n604_2),
    .I1(n1071_14) 
);
defparam n658_s1.INIT=4'h8;
  LUT2 n657_s1 (
    .F(n657_5),
    .I0(n603_2),
    .I1(n1071_14) 
);
defparam n657_s1.INIT=4'h8;
  LUT2 n656_s1 (
    .F(n656_5),
    .I0(n602_2),
    .I1(n1071_14) 
);
defparam n656_s1.INIT=4'h8;
  LUT2 n655_s1 (
    .F(n655_5),
    .I0(n601_2),
    .I1(n1071_14) 
);
defparam n655_s1.INIT=4'h8;
  LUT2 n654_s1 (
    .F(n654_5),
    .I0(n600_2),
    .I1(n1071_14) 
);
defparam n654_s1.INIT=4'h8;
  LUT2 n653_s1 (
    .F(n653_5),
    .I0(n599_2),
    .I1(n1071_14) 
);
defparam n653_s1.INIT=4'h8;
  LUT2 n652_s1 (
    .F(n652_5),
    .I0(n598_2),
    .I1(n1071_14) 
);
defparam n652_s1.INIT=4'h8;
  LUT2 n651_s1 (
    .F(n651_5),
    .I0(n597_2),
    .I1(n1071_14) 
);
defparam n651_s1.INIT=4'h8;
  LUT2 n650_s1 (
    .F(n650_5),
    .I0(n596_2),
    .I1(n1071_14) 
);
defparam n650_s1.INIT=4'h8;
  LUT2 n649_s1 (
    .F(n649_5),
    .I0(n595_2),
    .I1(n1071_14) 
);
defparam n649_s1.INIT=4'h8;
  LUT2 n648_s1 (
    .F(n648_5),
    .I0(n594_2),
    .I1(n1071_14) 
);
defparam n648_s1.INIT=4'h8;
  LUT2 n647_s1 (
    .F(n647_5),
    .I0(n593_2),
    .I1(n1071_14) 
);
defparam n647_s1.INIT=4'h8;
  LUT2 n646_s1 (
    .F(n646_5),
    .I0(n592_2),
    .I1(n1071_14) 
);
defparam n646_s1.INIT=4'h8;
  LUT2 n645_s1 (
    .F(n645_5),
    .I0(n591_2),
    .I1(n1071_14) 
);
defparam n645_s1.INIT=4'h8;
  LUT2 n644_s1 (
    .F(n644_5),
    .I0(n590_2),
    .I1(n1071_14) 
);
defparam n644_s1.INIT=4'h8;
  LUT2 n643_s1 (
    .F(n643_5),
    .I0(n589_2),
    .I1(n1071_14) 
);
defparam n643_s1.INIT=4'h8;
  LUT2 n642_s1 (
    .F(n642_5),
    .I0(n588_2),
    .I1(n1071_14) 
);
defparam n642_s1.INIT=4'h8;
  LUT2 n641_s1 (
    .F(n641_5),
    .I0(n587_2),
    .I1(n1071_14) 
);
defparam n641_s1.INIT=4'h8;
  LUT2 n639_s1 (
    .F(n639_5),
    .I0(i_minus_i_pivot[0]),
    .I1(n1071_14) 
);
defparam n639_s1.INIT=4'h8;
  LUT2 n638_s1 (
    .F(n638_5),
    .I0(i_minus_i_pivot[1]),
    .I1(n1071_14) 
);
defparam n638_s1.INIT=4'h8;
  LUT2 n637_s1 (
    .F(n637_5),
    .I0(i_minus_i_pivot[2]),
    .I1(n1071_14) 
);
defparam n637_s1.INIT=4'h8;
  LUT2 n636_s1 (
    .F(n636_5),
    .I0(i_minus_i_pivot[3]),
    .I1(n1071_14) 
);
defparam n636_s1.INIT=4'h8;
  LUT2 n635_s1 (
    .F(n635_5),
    .I0(i_minus_i_pivot[4]),
    .I1(n1071_14) 
);
defparam n635_s1.INIT=4'h8;
  LUT2 n634_s1 (
    .F(n634_5),
    .I0(i_minus_i_pivot[5]),
    .I1(n1071_14) 
);
defparam n634_s1.INIT=4'h8;
  LUT2 n633_s1 (
    .F(n633_5),
    .I0(i_minus_i_pivot[6]),
    .I1(n1071_14) 
);
defparam n633_s1.INIT=4'h8;
  LUT2 n632_s1 (
    .F(n632_5),
    .I0(i_minus_i_pivot[7]),
    .I1(n1071_14) 
);
defparam n632_s1.INIT=4'h8;
  LUT2 n631_s1 (
    .F(n631_5),
    .I0(i_minus_i_pivot[8]),
    .I1(n1071_14) 
);
defparam n631_s1.INIT=4'h8;
  LUT2 n630_s1 (
    .F(n630_5),
    .I0(i_minus_i_pivot[9]),
    .I1(n1071_14) 
);
defparam n630_s1.INIT=4'h8;
  LUT2 n629_s1 (
    .F(n629_5),
    .I0(i_minus_i_pivot[10]),
    .I1(n1071_14) 
);
defparam n629_s1.INIT=4'h8;
  LUT2 n628_s1 (
    .F(n628_5),
    .I0(i_minus_i_pivot[11]),
    .I1(n1071_14) 
);
defparam n628_s1.INIT=4'h8;
  LUT2 n627_s1 (
    .F(n627_5),
    .I0(i_minus_i_pivot[12]),
    .I1(n1071_14) 
);
defparam n627_s1.INIT=4'h8;
  LUT2 n626_s1 (
    .F(n626_5),
    .I0(i_minus_i_pivot[13]),
    .I1(n1071_14) 
);
defparam n626_s1.INIT=4'h8;
  LUT2 n625_s1 (
    .F(n625_5),
    .I0(i_minus_i_pivot[14]),
    .I1(n1071_14) 
);
defparam n625_s1.INIT=4'h8;
  LUT2 n624_s1 (
    .F(n624_5),
    .I0(i_minus_i_pivot[15]),
    .I1(n1071_14) 
);
defparam n624_s1.INIT=4'h8;
  LUT2 n623_s1 (
    .F(n623_5),
    .I0(i_minus_i_pivot[16]),
    .I1(n1071_14) 
);
defparam n623_s1.INIT=4'h8;
  LUT2 n622_s1 (
    .F(n622_5),
    .I0(i_minus_i_pivot[17]),
    .I1(n1071_14) 
);
defparam n622_s1.INIT=4'h8;
  LUT2 n621_s1 (
    .F(n621_5),
    .I0(i_minus_i_pivot[18]),
    .I1(n1071_14) 
);
defparam n621_s1.INIT=4'h8;
  LUT2 n620_s1 (
    .F(n620_5),
    .I0(i_minus_i_pivot[19]),
    .I1(n1071_14) 
);
defparam n620_s1.INIT=4'h8;
  LUT2 n619_s1 (
    .F(n619_5),
    .I0(i_minus_i_pivot[20]),
    .I1(n1071_14) 
);
defparam n619_s1.INIT=4'h8;
  LUT3 n664_s1 (
    .F(n664_5),
    .I0(n613_90),
    .I1(n1071_14),
    .I2(n664_6) 
);
defparam n664_s1.INIT=8'h08;
  LUT3 n663_s1 (
    .F(n663_5),
    .I0(n664_6),
    .I1(n1071_14),
    .I2(n611_90) 
);
defparam n663_s1.INIT=8'h80;
  LUT4 n662_s1 (
    .F(n662_5),
    .I0(n662_6),
    .I1(n1071_14),
    .I2(n662_7),
    .I3(n662_8) 
);
defparam n662_s1.INIT=16'h8000;
  LUT4 n665_s1 (
    .F(n665_5),
    .I0(condition2_reg),
    .I1(condition3_reg),
    .I2(condition1_reg),
    .I3(n1071_14) 
);
defparam n665_s1.INIT=16'hFE00;
  LUT2 n470_s1 (
    .F(n470_5),
    .I0(i[0]),
    .I1(n1071_14) 
);
defparam n470_s1.INIT=4'h8;
  LUT2 n469_s1 (
    .F(n469_5),
    .I0(i[1]),
    .I1(n1071_14) 
);
defparam n469_s1.INIT=4'h8;
  LUT2 n468_s1 (
    .F(n468_5),
    .I0(i[2]),
    .I1(n1071_14) 
);
defparam n468_s1.INIT=4'h8;
  LUT2 n467_s1 (
    .F(n467_5),
    .I0(i[3]),
    .I1(n1071_14) 
);
defparam n467_s1.INIT=4'h8;
  LUT2 n466_s1 (
    .F(n466_5),
    .I0(i[4]),
    .I1(n1071_14) 
);
defparam n466_s1.INIT=4'h8;
  LUT2 n465_s1 (
    .F(n465_5),
    .I0(i[5]),
    .I1(n1071_14) 
);
defparam n465_s1.INIT=4'h8;
  LUT2 n464_s1 (
    .F(n464_5),
    .I0(i[6]),
    .I1(n1071_14) 
);
defparam n464_s1.INIT=4'h8;
  LUT2 n463_s1 (
    .F(n463_5),
    .I0(i[7]),
    .I1(n1071_14) 
);
defparam n463_s1.INIT=4'h8;
  LUT2 n462_s1 (
    .F(n462_5),
    .I0(i[8]),
    .I1(n1071_14) 
);
defparam n462_s1.INIT=4'h8;
  LUT2 n461_s1 (
    .F(n461_5),
    .I0(i[9]),
    .I1(n1071_14) 
);
defparam n461_s1.INIT=4'h8;
  LUT2 n460_s1 (
    .F(n460_5),
    .I0(i[10]),
    .I1(n1071_14) 
);
defparam n460_s1.INIT=4'h8;
  LUT2 n459_s1 (
    .F(n459_5),
    .I0(i[11]),
    .I1(n1071_14) 
);
defparam n459_s1.INIT=4'h8;
  LUT2 n458_s1 (
    .F(n458_5),
    .I0(i[12]),
    .I1(n1071_14) 
);
defparam n458_s1.INIT=4'h8;
  LUT2 n457_s1 (
    .F(n457_5),
    .I0(i[13]),
    .I1(n1071_14) 
);
defparam n457_s1.INIT=4'h8;
  LUT2 n456_s1 (
    .F(n456_5),
    .I0(i[14]),
    .I1(n1071_14) 
);
defparam n456_s1.INIT=4'h8;
  LUT2 n455_s1 (
    .F(n455_5),
    .I0(i[15]),
    .I1(n1071_14) 
);
defparam n455_s1.INIT=4'h8;
  LUT2 n454_s1 (
    .F(n454_5),
    .I0(i[16]),
    .I1(n1071_14) 
);
defparam n454_s1.INIT=4'h8;
  LUT2 n453_s1 (
    .F(n453_5),
    .I0(i[17]),
    .I1(n1071_14) 
);
defparam n453_s1.INIT=4'h8;
  LUT2 n452_s1 (
    .F(n452_5),
    .I0(i[18]),
    .I1(n1071_14) 
);
defparam n452_s1.INIT=4'h8;
  LUT2 n451_s1 (
    .F(n451_5),
    .I0(i[19]),
    .I1(n1071_14) 
);
defparam n451_s1.INIT=4'h8;
  LUT2 n450_s1 (
    .F(n450_5),
    .I0(i[20]),
    .I1(n1071_14) 
);
defparam n450_s1.INIT=4'h8;
  LUT2 n449_s1 (
    .F(n449_5),
    .I0(i[21]),
    .I1(n1071_14) 
);
defparam n449_s1.INIT=4'h8;
  LUT2 n396_s2 (
    .F(n396_6),
    .I0(buttons_pressed[0]),
    .I1(n1071_14) 
);
defparam n396_s2.INIT=4'h4;
  LUT3 n395_s1 (
    .F(n395_5),
    .I0(buttons_pressed[0]),
    .I1(buttons_pressed[1]),
    .I2(n1071_14) 
);
defparam n395_s1.INIT=8'h60;
  LUT2 n819_s1 (
    .F(n819_5),
    .I0(i[0]),
    .I1(n1071_14) 
);
defparam n819_s1.INIT=4'h4;
  LUT3 n818_s1 (
    .F(n818_5),
    .I0(i[1]),
    .I1(i[0]),
    .I2(n1071_14) 
);
defparam n818_s1.INIT=8'h60;
  LUT4 n817_s1 (
    .F(n817_5),
    .I0(i[1]),
    .I1(i[0]),
    .I2(i[2]),
    .I3(n1071_14) 
);
defparam n817_s1.INIT=16'h7800;
  LUT3 n816_s1 (
    .F(n816_5),
    .I0(n816_6),
    .I1(i[3]),
    .I2(n1071_14) 
);
defparam n816_s1.INIT=8'h60;
  LUT3 n815_s1 (
    .F(n815_5),
    .I0(i[4]),
    .I1(n815_6),
    .I2(n1071_14) 
);
defparam n815_s1.INIT=8'h60;
  LUT4 n814_s1 (
    .F(n814_5),
    .I0(i[4]),
    .I1(n815_6),
    .I2(i[5]),
    .I3(n1071_14) 
);
defparam n814_s1.INIT=16'h7800;
  LUT4 n813_s1 (
    .F(n813_5),
    .I0(n813_6),
    .I1(n815_6),
    .I2(address_acq[7]),
    .I3(n1071_14) 
);
defparam n813_s1.INIT=16'h7800;
  LUT3 n812_s1 (
    .F(n812_5),
    .I0(address_acq[8]),
    .I1(n812_8),
    .I2(n1071_14) 
);
defparam n812_s1.INIT=8'h60;
  LUT4 n811_s1 (
    .F(n811_5),
    .I0(address_acq[8]),
    .I1(n812_8),
    .I2(address_acq[9]),
    .I3(n1071_14) 
);
defparam n811_s1.INIT=16'h7800;
  LUT4 n810_s1 (
    .F(n810_5),
    .I0(address_acq[9]),
    .I1(n810_6),
    .I2(address_acq[10]),
    .I3(n1071_14) 
);
defparam n810_s1.INIT=16'h7800;
  LUT3 n809_s1 (
    .F(n809_5),
    .I0(n809_6),
    .I1(address_acq[11]),
    .I2(n1071_14) 
);
defparam n809_s1.INIT=8'h60;
  LUT4 n808_s1 (
    .F(n808_5),
    .I0(n808_6),
    .I1(n812_8),
    .I2(address_acq[12]),
    .I3(n1071_14) 
);
defparam n808_s1.INIT=16'h7800;
  LUT3 n807_s1 (
    .F(n807_5),
    .I0(address_acq[13]),
    .I1(n807_6),
    .I2(n1071_14) 
);
defparam n807_s1.INIT=8'h60;
  LUT3 n806_s1 (
    .F(n806_5),
    .I0(address_acq[14]),
    .I1(n806_6),
    .I2(n1071_14) 
);
defparam n806_s1.INIT=8'h60;
  LUT3 n804_s1 (
    .F(n804_5),
    .I0(address_acq[16]),
    .I1(n804_6),
    .I2(n1071_14) 
);
defparam n804_s1.INIT=8'h60;
  LUT4 n803_s1 (
    .F(n803_5),
    .I0(n806_6),
    .I1(n803_6),
    .I2(address_acq[17]),
    .I3(n1071_14) 
);
defparam n803_s1.INIT=16'h7800;
  LUT3 n802_s1 (
    .F(n802_5),
    .I0(n802_6),
    .I1(address_acq[18]),
    .I2(n1071_14) 
);
defparam n802_s1.INIT=8'h60;
  LUT3 n801_s1 (
    .F(n801_5),
    .I0(address_acq[19]),
    .I1(n801_9),
    .I2(n1071_14) 
);
defparam n801_s1.INIT=8'h60;
  LUT4 n800_s1 (
    .F(n800_5),
    .I0(address_acq[19]),
    .I1(n801_9),
    .I2(address_acq[20]),
    .I3(n1071_14) 
);
defparam n800_s1.INIT=16'h7800;
  LUT3 n799_s1 (
    .F(n799_5),
    .I0(address_acq[21]),
    .I1(n799_9),
    .I2(n1071_14) 
);
defparam n799_s1.INIT=8'h60;
  LUT4 n798_s1 (
    .F(n798_5),
    .I0(address_acq[21]),
    .I1(n799_9),
    .I2(address_acq[22]),
    .I3(n1071_14) 
);
defparam n798_s1.INIT=16'h7800;
  LUT3 n791_s1 (
    .F(n791_5),
    .I0(n791_6),
    .I1(i[6]),
    .I2(n1071_14) 
);
defparam n791_s1.INIT=8'h60;
  LUT3 n790_s1 (
    .F(n790_5),
    .I0(i[7]),
    .I1(n790_6),
    .I2(n1071_14) 
);
defparam n790_s1.INIT=8'h60;
  LUT4 n789_s1 (
    .F(n789_5),
    .I0(i[7]),
    .I1(n790_6),
    .I2(i[8]),
    .I3(n1071_14) 
);
defparam n789_s1.INIT=16'h7800;
  LUT3 n788_s1 (
    .F(n788_5),
    .I0(n788_6),
    .I1(i[9]),
    .I2(n1071_14) 
);
defparam n788_s1.INIT=8'h60;
  LUT3 n787_s1 (
    .F(n787_5),
    .I0(i[10]),
    .I1(n787_6),
    .I2(n1071_14) 
);
defparam n787_s1.INIT=8'h60;
  LUT4 n786_s1 (
    .F(n786_5),
    .I0(i[10]),
    .I1(n787_6),
    .I2(i[11]),
    .I3(n1071_14) 
);
defparam n786_s1.INIT=16'h7800;
  LUT3 n785_s1 (
    .F(n785_5),
    .I0(n785_6),
    .I1(i[12]),
    .I2(n1071_14) 
);
defparam n785_s1.INIT=8'h60;
  LUT3 n784_s1 (
    .F(n784_5),
    .I0(i[13]),
    .I1(n784_6),
    .I2(n1071_14) 
);
defparam n784_s1.INIT=8'h60;
  LUT4 n783_s1 (
    .F(n783_5),
    .I0(i[13]),
    .I1(n784_6),
    .I2(i[14]),
    .I3(n1071_14) 
);
defparam n783_s1.INIT=16'h7800;
  LUT3 n782_s1 (
    .F(n782_5),
    .I0(i[15]),
    .I1(n782_6),
    .I2(n1071_14) 
);
defparam n782_s1.INIT=8'h60;
  LUT4 n781_s1 (
    .F(n781_5),
    .I0(i[15]),
    .I1(n782_6),
    .I2(i[16]),
    .I3(n1071_14) 
);
defparam n781_s1.INIT=16'h7800;
  LUT4 n779_s1 (
    .F(n779_5),
    .I0(i[17]),
    .I1(n780_6),
    .I2(i[18]),
    .I3(n1071_14) 
);
defparam n779_s1.INIT=16'h7800;
  LUT4 n778_s1 (
    .F(n778_5),
    .I0(n780_6),
    .I1(n778_6),
    .I2(i[19]),
    .I3(n1071_14) 
);
defparam n778_s1.INIT=16'h7800;
  LUT3 n777_s1 (
    .F(n777_5),
    .I0(i[20]),
    .I1(n777_6),
    .I2(n1071_14) 
);
defparam n777_s1.INIT=8'h60;
  LUT4 n776_s1 (
    .F(n776_5),
    .I0(i[20]),
    .I1(n777_6),
    .I2(i[21]),
    .I3(n1071_14) 
);
defparam n776_s1.INIT=16'h7800;
  LUT4 n1116_s12 (
    .F(n1116_18),
    .I0(n256_4),
    .I1(data_out_Z[0]),
    .I2(n1651_16),
    .I3(n1116_19) 
);
defparam n1116_s12.INIT=16'h888F;
  LUT4 n1114_s12 (
    .F(n1114_18),
    .I0(n256_4),
    .I1(data_out_Z[1]),
    .I2(n1651_16),
    .I3(n1114_19) 
);
defparam n1114_s12.INIT=16'h888F;
  LUT4 n1112_s12 (
    .F(n1112_18),
    .I0(n256_4),
    .I1(data_out_Z[2]),
    .I2(n1651_16),
    .I3(n1112_19) 
);
defparam n1112_s12.INIT=16'h888F;
  LUT4 n1110_s12 (
    .F(n1110_18),
    .I0(n256_4),
    .I1(data_out_Z[3]),
    .I2(n1651_16),
    .I3(n1110_19) 
);
defparam n1110_s12.INIT=16'h888F;
  LUT4 n1108_s12 (
    .F(n1108_18),
    .I0(n256_4),
    .I1(data_out_Z[4]),
    .I2(n1651_16),
    .I3(n1108_19) 
);
defparam n1108_s12.INIT=16'h888F;
  LUT4 n1106_s12 (
    .F(n1106_18),
    .I0(n256_4),
    .I1(data_out_Z[5]),
    .I2(n1651_16),
    .I3(n1106_19) 
);
defparam n1106_s12.INIT=16'h888F;
  LUT4 n1104_s12 (
    .F(n1104_18),
    .I0(n256_4),
    .I1(data_out_Z[6]),
    .I2(n1651_16),
    .I3(n1104_19) 
);
defparam n1104_s12.INIT=16'h888F;
  LUT4 n1102_s12 (
    .F(n1102_18),
    .I0(n256_4),
    .I1(data_out_Z[7]),
    .I2(n1651_16),
    .I3(n1102_19) 
);
defparam n1102_s12.INIT=16'h888F;
  LUT4 n1100_s12 (
    .F(n1100_18),
    .I0(n256_4),
    .I1(data_out_Z[8]),
    .I2(n1651_16),
    .I3(n1100_19) 
);
defparam n1100_s12.INIT=16'h888F;
  LUT4 n1098_s12 (
    .F(n1098_18),
    .I0(n256_4),
    .I1(data_out_Z[9]),
    .I2(n1651_16),
    .I3(n1098_19) 
);
defparam n1098_s12.INIT=16'h888F;
  LUT4 n1096_s12 (
    .F(n1096_18),
    .I0(n256_4),
    .I1(data_out_Z[10]),
    .I2(n1651_16),
    .I3(n1096_19) 
);
defparam n1096_s12.INIT=16'h888F;
  LUT4 n1094_s12 (
    .F(n1094_18),
    .I0(n256_4),
    .I1(data_out_Z[11]),
    .I2(n1651_16),
    .I3(n1094_19) 
);
defparam n1094_s12.INIT=16'h888F;
  LUT4 n1092_s12 (
    .F(n1092_18),
    .I0(n256_4),
    .I1(data_out_Z[12]),
    .I2(n1651_16),
    .I3(n1092_19) 
);
defparam n1092_s12.INIT=16'h888F;
  LUT4 n1090_s12 (
    .F(n1090_18),
    .I0(n256_4),
    .I1(data_out_Z[13]),
    .I2(n1651_16),
    .I3(n1090_19) 
);
defparam n1090_s12.INIT=16'h888F;
  LUT4 n1088_s12 (
    .F(n1088_18),
    .I0(n256_4),
    .I1(data_out_Z[14]),
    .I2(n1651_16),
    .I3(n1088_19) 
);
defparam n1088_s12.INIT=16'h888F;
  LUT4 n1086_s12 (
    .F(n1086_18),
    .I0(n256_4),
    .I1(data_out_Z[15]),
    .I2(n1651_16),
    .I3(n1086_19) 
);
defparam n1086_s12.INIT=16'h888F;
  LUT3 n256_s1 (
    .F(n256_4),
    .I0(process[1]),
    .I1(process[2]),
    .I2(process[0]) 
);
defparam n256_s1.INIT=8'h10;
  LUT2 n1069_s3 (
    .F(n1069_6),
    .I0(process[2]),
    .I1(process[1]) 
);
defparam n1069_s3.INIT=4'h4;
  LUT3 n1049_s2 (
    .F(n1049_5),
    .I0(rst_PP),
    .I1(stop_PP_Z),
    .I2(en_write_PP) 
);
defparam n1049_s2.INIT=8'h10;
  LUT2 uart_start_s3 (
    .F(uart_start_7),
    .I0(stop_PP_Z),
    .I1(en_read_PP) 
);
defparam uart_start_s3.INIT=4'h4;
  LUT3 uart_start_s4 (
    .F(uart_start_8),
    .I0(n521_4),
    .I1(uart_start),
    .I2(UART_finished) 
);
defparam uart_start_s4.INIT=8'h40;
  LUT2 n1645_s6 (
    .F(n1645_10),
    .I0(process[0]),
    .I1(process[2]) 
);
defparam n1645_s6.INIT=4'h4;
  LUT2 address_PP_22_s6 (
    .F(address_PP_22_10),
    .I0(n1071_14),
    .I1(i_pivot_21_9) 
);
defparam address_PP_22_s6.INIT=4'h8;
  LUT4 en_write_PP_s5 (
    .F(en_write_PP_9),
    .I0(en_write_PP_13),
    .I1(en_write_PP_14),
    .I2(en_write_PP_15),
    .I3(en_write_PP_16) 
);
defparam en_write_PP_s5.INIT=16'h0800;
  LUT4 en_write_PP_s6 (
    .F(en_write_PP_10),
    .I0(en_write_PP_17),
    .I1(n805_6),
    .I2(en_write_PP_18),
    .I3(en_write_PP_19) 
);
defparam en_write_PP_s6.INIT=16'h1400;
  LUT4 en_write_PP_s7 (
    .F(en_write_PP_11),
    .I0(en_write_PP_20),
    .I1(en_write_PP_21),
    .I2(en_write_PP_22),
    .I3(en_write_PP_23) 
);
defparam en_write_PP_s7.INIT=16'h0010;
  LUT4 en_read_PP_s5 (
    .F(en_read_PP_9),
    .I0(rst_PP),
    .I1(stop_PP_Z),
    .I2(en_read_PP),
    .I3(read_pointer_7_10) 
);
defparam en_read_PP_s5.INIT=16'h0001;
  LUT3 n284_s8 (
    .F(n284_12),
    .I0(address_acq[11]),
    .I1(address_PP[11]),
    .I2(process[1]) 
);
defparam n284_s8.INIT=8'hCA;
  LUT3 n290_s8 (
    .F(n290_12),
    .I0(address_acq[8]),
    .I1(address_PP[8]),
    .I2(process[1]) 
);
defparam n290_s8.INIT=8'hCA;
  LUT4 n1078_s18 (
    .F(n1078_22),
    .I0(process[0]),
    .I1(n1078_24),
    .I2(next_step),
    .I3(process[2]) 
);
defparam n1078_s18.INIT=16'hEEF0;
  LUT4 n1078_s19 (
    .F(n1078_23),
    .I0(next_step),
    .I1(com_start),
    .I2(n1078_25),
    .I3(n1651_16) 
);
defparam n1078_s19.INIT=16'h004F;
  LUT4 n1082_s16 (
    .F(n1082_20),
    .I0(rst_PP),
    .I1(stop_PP_Z),
    .I2(process[1]),
    .I3(n1645_10) 
);
defparam n1082_s16.INIT=16'hBF00;
  LUT3 n1083_s19 (
    .F(n1083_23),
    .I0(stop_acquisition),
    .I1(com_start),
    .I2(next_step) 
);
defparam n1083_s19.INIT=8'h80;
  LUT4 n1083_s20 (
    .F(n1083_24),
    .I0(next_step),
    .I1(start_acquisition),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n1083_s20.INIT=16'hC05F;
  LUT2 n1084_s19 (
    .F(n1084_23),
    .I0(process[0]),
    .I1(next_step) 
);
defparam n1084_s19.INIT=4'h9;
  LUT4 n1084_s20 (
    .F(n1084_24),
    .I0(rst_PP),
    .I1(n1651_16),
    .I2(stop_PP_Z),
    .I3(n1084_25) 
);
defparam n1084_s20.INIT=16'h00EF;
  LUT4 n1120_s13 (
    .F(n1120_17),
    .I0(n1120_19),
    .I1(n1120_20),
    .I2(n1120_21),
    .I3(n1120_22) 
);
defparam n1120_s13.INIT=16'h8000;
  LUT3 n1120_s14 (
    .F(n1120_18),
    .I0(n1409_16),
    .I1(led_rgb_d[1]),
    .I2(n1082_20) 
);
defparam n1120_s14.INIT=8'hE0;
  LUT4 n1364_s11 (
    .F(n1364_16),
    .I0(n1364_17),
    .I1(n1380_16),
    .I2(n1364_18),
    .I3(address_PP[22]) 
);
defparam n1364_s11.INIT=16'h7F80;
  LUT4 n1366_s10 (
    .F(n1366_15),
    .I0(address_PP[20]),
    .I1(n1390_16),
    .I2(n1366_16),
    .I3(address_PP[21]) 
);
defparam n1366_s10.INIT=16'h7F80;
  LUT4 n1370_s10 (
    .F(n1370_15),
    .I0(address_PP[18]),
    .I1(n1364_17),
    .I2(n1380_16),
    .I3(address_PP[19]) 
);
defparam n1370_s10.INIT=16'h7F80;
  LUT3 n1372_s10 (
    .F(n1372_15),
    .I0(n1364_17),
    .I1(n1380_16),
    .I2(address_PP[18]) 
);
defparam n1372_s10.INIT=8'h78;
  LUT2 n1374_s10 (
    .F(n1374_15),
    .I0(n432_2),
    .I1(address_PP_22_10) 
);
defparam n1374_s10.INIT=4'h8;
  LUT4 n1374_s11 (
    .F(n1374_16),
    .I0(address_PP[14]),
    .I1(address_PP[15]),
    .I2(address_PP[16]),
    .I3(n1380_16) 
);
defparam n1374_s11.INIT=16'h8000;
  LUT4 n1376_s10 (
    .F(n1376_15),
    .I0(address_PP[14]),
    .I1(address_PP[15]),
    .I2(n1380_16),
    .I3(address_PP[16]) 
);
defparam n1376_s10.INIT=16'h7F80;
  LUT4 n1378_s10 (
    .F(n1378_15),
    .I0(address_PP[14]),
    .I1(n1378_16),
    .I2(n1390_16),
    .I3(address_PP[15]) 
);
defparam n1378_s10.INIT=16'h7F80;
  LUT2 n1380_s10 (
    .F(n1380_15),
    .I0(n435_2),
    .I1(address_PP_22_10) 
);
defparam n1380_s10.INIT=4'h8;
  LUT3 n1380_s11 (
    .F(n1380_16),
    .I0(address_PP[8]),
    .I1(n1380_17),
    .I2(n1378_16) 
);
defparam n1380_s11.INIT=8'h80;
  LUT4 n1382_s10 (
    .F(n1382_15),
    .I0(address_PP[12]),
    .I1(address_PP[11]),
    .I2(n1386_16),
    .I3(address_PP[13]) 
);
defparam n1382_s10.INIT=16'h007F;
  LUT2 n1382_s11 (
    .F(n1382_16),
    .I0(n436_2),
    .I1(address_PP_22_10) 
);
defparam n1382_s11.INIT=4'h8;
  LUT3 n1384_s10 (
    .F(n1384_15),
    .I0(address_PP[11]),
    .I1(n1386_16),
    .I2(address_PP[12]) 
);
defparam n1384_s10.INIT=8'h87;
  LUT2 n1386_s10 (
    .F(n1386_15),
    .I0(n438_2),
    .I1(address_PP_22_10) 
);
defparam n1386_s10.INIT=4'h8;
  LUT4 n1386_s11 (
    .F(n1386_16),
    .I0(address_PP[8]),
    .I1(address_PP[9]),
    .I2(address_PP[10]),
    .I3(n1380_17) 
);
defparam n1386_s11.INIT=16'h8000;
  LUT2 n1390_s10 (
    .F(n1390_15),
    .I0(n440_2),
    .I1(address_PP_22_10) 
);
defparam n1390_s10.INIT=4'h8;
  LUT2 n1390_s11 (
    .F(n1390_16),
    .I0(address_PP[8]),
    .I1(n1380_17) 
);
defparam n1390_s11.INIT=4'h8;
  LUT2 n1392_s10 (
    .F(n1392_15),
    .I0(address_PP[8]),
    .I1(n1380_17) 
);
defparam n1392_s10.INIT=4'h9;
  LUT4 n1394_s10 (
    .F(n1394_15),
    .I0(address_PP[5]),
    .I1(address_PP[6]),
    .I2(n1394_16),
    .I3(address_PP[7]) 
);
defparam n1394_s10.INIT=16'h807F;
  LUT3 n1396_s10 (
    .F(n1396_15),
    .I0(address_PP[5]),
    .I1(n1394_16),
    .I2(address_PP[6]) 
);
defparam n1396_s10.INIT=8'h87;
  LUT2 n1398_s10 (
    .F(n1398_15),
    .I0(address_PP[5]),
    .I1(n1394_16) 
);
defparam n1398_s10.INIT=4'h9;
  LUT4 n1400_s10 (
    .F(n1400_15),
    .I0(address_PP[2]),
    .I1(address_PP[3]),
    .I2(address_PP[1]),
    .I3(address_PP[4]) 
);
defparam n1400_s10.INIT=16'h807F;
  LUT3 n1402_s10 (
    .F(n1402_15),
    .I0(address_PP[2]),
    .I1(address_PP[1]),
    .I2(address_PP[3]) 
);
defparam n1402_s10.INIT=8'h87;
  LUT2 n1404_s10 (
    .F(n1404_15),
    .I0(address_PP[2]),
    .I1(address_PP[1]) 
);
defparam n1404_s10.INIT=4'h9;
  LUT3 i_21_s5 (
    .F(i_21_9),
    .I0(n1069_8),
    .I1(n1071_14),
    .I2(qpi_on_Z) 
);
defparam i_21_s5.INIT=8'hE0;
  LUT4 i_pivot_21_s5 (
    .F(i_pivot_21_9),
    .I0(i_pivot_valid),
    .I1(com_start),
    .I2(buttons_pressed[1]),
    .I3(buttons_pressed[0]) 
);
defparam i_pivot_21_s5.INIT=16'h0100;
  LUT3 n664_s2 (
    .F(n664_6),
    .I0(n610_88),
    .I1(i[21]),
    .I2(i_pivot[21]) 
);
defparam n664_s2.INIT=8'h8E;
  LUT4 n662_s2 (
    .F(n662_6),
    .I0(samples_after_Z[0]),
    .I1(samples_after_Z[1]),
    .I2(samples_after_Z[18]),
    .I3(samples_after_Z[19]) 
);
defparam n662_s2.INIT=16'h0001;
  LUT4 n662_s3 (
    .F(n662_7),
    .I0(samples_after_Z[10]),
    .I1(n662_9),
    .I2(n662_10),
    .I3(n662_11) 
);
defparam n662_s3.INIT=16'h4000;
  LUT4 n662_s4 (
    .F(n662_8),
    .I0(samples_after_Z[14]),
    .I1(samples_after_Z[15]),
    .I2(samples_after_Z[16]),
    .I3(n662_12) 
);
defparam n662_s4.INIT=16'h0100;
  LUT3 n816_s2 (
    .F(n816_6),
    .I0(i[2]),
    .I1(i[1]),
    .I2(i[0]) 
);
defparam n816_s2.INIT=8'h80;
  LUT4 n815_s2 (
    .F(n815_6),
    .I0(i[3]),
    .I1(i[2]),
    .I2(i[1]),
    .I3(i[0]) 
);
defparam n815_s2.INIT=16'h8000;
  LUT2 n813_s2 (
    .F(n813_6),
    .I0(i[5]),
    .I1(i[4]) 
);
defparam n813_s2.INIT=4'h8;
  LUT4 n810_s2 (
    .F(n810_6),
    .I0(address_acq[8]),
    .I1(address_acq[7]),
    .I2(n813_6),
    .I3(n815_6) 
);
defparam n810_s2.INIT=16'h8000;
  LUT3 n809_s2 (
    .F(n809_6),
    .I0(address_acq[10]),
    .I1(address_acq[9]),
    .I2(n810_6) 
);
defparam n809_s2.INIT=8'h80;
  LUT4 n808_s2 (
    .F(n808_6),
    .I0(address_acq[11]),
    .I1(address_acq[10]),
    .I2(address_acq[9]),
    .I3(address_acq[8]) 
);
defparam n808_s2.INIT=16'h8000;
  LUT4 n807_s2 (
    .F(n807_6),
    .I0(n807_7),
    .I1(n808_6),
    .I2(n813_6),
    .I3(n815_6) 
);
defparam n807_s2.INIT=16'h8000;
  LUT4 n806_s2 (
    .F(n806_6),
    .I0(n806_7),
    .I1(n808_6),
    .I2(n813_6),
    .I3(n815_6) 
);
defparam n806_s2.INIT=16'h8000;
  LUT2 n805_s2 (
    .F(n805_6),
    .I0(address_acq[14]),
    .I1(n806_6) 
);
defparam n805_s2.INIT=4'h8;
  LUT3 n804_s2 (
    .F(n804_6),
    .I0(n808_6),
    .I1(n804_7),
    .I2(n810_6) 
);
defparam n804_s2.INIT=8'h80;
  LUT3 n803_s2 (
    .F(n803_6),
    .I0(address_acq[16]),
    .I1(address_acq[15]),
    .I2(address_acq[14]) 
);
defparam n803_s2.INIT=8'h80;
  LUT3 n802_s2 (
    .F(n802_6),
    .I0(address_acq[17]),
    .I1(n806_6),
    .I2(n803_6) 
);
defparam n802_s2.INIT=8'h80;
  LUT3 n791_s2 (
    .F(n791_6),
    .I0(i[4]),
    .I1(i[5]),
    .I2(n815_6) 
);
defparam n791_s2.INIT=8'h80;
  LUT4 n790_s2 (
    .F(n790_6),
    .I0(i[4]),
    .I1(i[5]),
    .I2(i[6]),
    .I3(n815_6) 
);
defparam n790_s2.INIT=16'h8000;
  LUT3 n788_s2 (
    .F(n788_6),
    .I0(i[7]),
    .I1(i[8]),
    .I2(n790_6) 
);
defparam n788_s2.INIT=8'h80;
  LUT4 n787_s2 (
    .F(n787_6),
    .I0(i[7]),
    .I1(i[8]),
    .I2(i[9]),
    .I3(n790_6) 
);
defparam n787_s2.INIT=16'h8000;
  LUT3 n785_s2 (
    .F(n785_6),
    .I0(i[10]),
    .I1(i[11]),
    .I2(n787_6) 
);
defparam n785_s2.INIT=8'h80;
  LUT4 n784_s2 (
    .F(n784_6),
    .I0(n784_7),
    .I1(i[7]),
    .I2(i[8]),
    .I3(n790_6) 
);
defparam n784_s2.INIT=16'h8000;
  LUT3 n782_s2 (
    .F(n782_6),
    .I0(i[13]),
    .I1(i[14]),
    .I2(n784_6) 
);
defparam n782_s2.INIT=8'h80;
  LUT2 n780_s2 (
    .F(n780_6),
    .I0(n784_6),
    .I1(n780_7) 
);
defparam n780_s2.INIT=4'h8;
  LUT2 n778_s2 (
    .F(n778_6),
    .I0(i[17]),
    .I1(i[18]) 
);
defparam n778_s2.INIT=4'h8;
  LUT4 n777_s2 (
    .F(n777_6),
    .I0(i[19]),
    .I1(n784_6),
    .I2(n780_7),
    .I3(n778_6) 
);
defparam n777_s2.INIT=16'h8000;
  LUT3 n1116_s13 (
    .F(n1116_19),
    .I0(n143_3),
    .I1(read_PP_0_4),
    .I2(read_PP_0_12) 
);
defparam n1116_s13.INIT=8'h53;
  LUT3 n1114_s13 (
    .F(n1114_19),
    .I0(read_PP_1_3),
    .I1(n142_3),
    .I2(read_PP_0_12) 
);
defparam n1114_s13.INIT=8'h35;
  LUT3 n1112_s13 (
    .F(n1112_19),
    .I0(read_PP_2_3),
    .I1(n141_3),
    .I2(read_PP_0_12) 
);
defparam n1112_s13.INIT=8'h35;
  LUT3 n1110_s13 (
    .F(n1110_19),
    .I0(read_PP_3_3),
    .I1(n140_3),
    .I2(read_PP_0_12) 
);
defparam n1110_s13.INIT=8'h35;
  LUT3 n1108_s13 (
    .F(n1108_19),
    .I0(read_PP_4_3),
    .I1(n139_3),
    .I2(read_PP_0_12) 
);
defparam n1108_s13.INIT=8'h35;
  LUT3 n1106_s13 (
    .F(n1106_19),
    .I0(read_PP_5_3),
    .I1(n138_3),
    .I2(read_PP_0_12) 
);
defparam n1106_s13.INIT=8'h35;
  LUT3 n1104_s13 (
    .F(n1104_19),
    .I0(read_PP_6_3),
    .I1(n137_3),
    .I2(read_PP_0_12) 
);
defparam n1104_s13.INIT=8'h35;
  LUT3 n1102_s13 (
    .F(n1102_19),
    .I0(read_PP_7_3),
    .I1(n136_3),
    .I2(read_PP_0_12) 
);
defparam n1102_s13.INIT=8'h35;
  LUT3 n1100_s13 (
    .F(n1100_19),
    .I0(read_PP_8_3),
    .I1(n135_3),
    .I2(read_PP_0_12) 
);
defparam n1100_s13.INIT=8'h35;
  LUT3 n1098_s13 (
    .F(n1098_19),
    .I0(read_PP_9_3),
    .I1(n134_3),
    .I2(read_PP_0_12) 
);
defparam n1098_s13.INIT=8'h35;
  LUT3 n1096_s13 (
    .F(n1096_19),
    .I0(read_PP_10_3),
    .I1(n133_3),
    .I2(read_PP_0_12) 
);
defparam n1096_s13.INIT=8'h35;
  LUT3 n1094_s13 (
    .F(n1094_19),
    .I0(read_PP_11_3),
    .I1(n132_3),
    .I2(read_PP_0_12) 
);
defparam n1094_s13.INIT=8'h35;
  LUT3 n1092_s13 (
    .F(n1092_19),
    .I0(read_PP_12_3),
    .I1(n131_3),
    .I2(read_PP_0_12) 
);
defparam n1092_s13.INIT=8'h35;
  LUT3 n1090_s13 (
    .F(n1090_19),
    .I0(read_PP_13_3),
    .I1(n130_3),
    .I2(read_PP_0_12) 
);
defparam n1090_s13.INIT=8'h35;
  LUT3 n1088_s13 (
    .F(n1088_19),
    .I0(read_PP_14_3),
    .I1(n129_3),
    .I2(read_PP_0_12) 
);
defparam n1088_s13.INIT=8'h35;
  LUT3 n1086_s13 (
    .F(n1086_19),
    .I0(read_PP_15_3),
    .I1(n128_3),
    .I2(read_PP_0_12) 
);
defparam n1086_s13.INIT=8'h35;
  LUT3 en_write_PP_s9 (
    .F(en_write_PP_13),
    .I0(address_PP[9]),
    .I1(address_acq[9]),
    .I2(n810_6) 
);
defparam en_write_PP_s9.INIT=8'h69;
  LUT4 en_write_PP_s10 (
    .F(en_write_PP_14),
    .I0(n808_6),
    .I1(n812_8),
    .I2(address_PP[12]),
    .I3(address_acq[12]) 
);
defparam en_write_PP_s10.INIT=16'h7887;
  LUT3 en_write_PP_s11 (
    .F(en_write_PP_15),
    .I0(address_PP[8]),
    .I1(address_acq[8]),
    .I2(n812_8) 
);
defparam en_write_PP_s11.INIT=8'h96;
  LUT4 en_write_PP_s12 (
    .F(en_write_PP_16),
    .I0(address_PP[14]),
    .I1(address_acq[14]),
    .I2(n806_6),
    .I3(en_write_PP_24) 
);
defparam en_write_PP_s12.INIT=16'h6900;
  LUT4 en_write_PP_s13 (
    .F(en_write_PP_17),
    .I0(address_acq[9]),
    .I1(n810_6),
    .I2(en_write_PP_25),
    .I3(en_write_PP_26) 
);
defparam en_write_PP_s13.INIT=16'hF87F;
  LUT2 en_write_PP_s14 (
    .F(en_write_PP_18),
    .I0(address_PP[15]),
    .I1(address_acq[15]) 
);
defparam en_write_PP_s14.INIT=4'h9;
  LUT4 en_write_PP_s15 (
    .F(en_write_PP_19),
    .I0(en_write_PP_27),
    .I1(rst_PP_8),
    .I2(en_write_PP_28),
    .I3(en_write_PP_43) 
);
defparam en_write_PP_s15.INIT=16'h4000;
  LUT4 en_write_PP_s16 (
    .F(en_write_PP_20),
    .I0(en_write_PP_30),
    .I1(en_write_PP_31),
    .I2(n806_6),
    .I3(n801_7) 
);
defparam en_write_PP_s16.INIT=16'hA333;
  LUT4 en_write_PP_s17 (
    .F(en_write_PP_21),
    .I0(en_write_PP_32),
    .I1(en_write_PP_33),
    .I2(n806_6),
    .I3(n803_6) 
);
defparam en_write_PP_s17.INIT=16'hA333;
  LUT4 en_write_PP_s18 (
    .F(en_write_PP_22),
    .I0(n804_6),
    .I1(en_write_PP_34),
    .I2(en_write_PP_35),
    .I3(n807_6) 
);
defparam en_write_PP_s18.INIT=16'h0660;
  LUT4 en_write_PP_s19 (
    .F(en_write_PP_23),
    .I0(en_write_PP_36),
    .I1(en_write_PP_37),
    .I2(n806_6),
    .I3(n799_7) 
);
defparam en_write_PP_s19.INIT=16'hA333;
  LUT4 n1078_s20 (
    .F(n1078_24),
    .I0(next_step),
    .I1(com_start),
    .I2(n1078_26),
    .I3(stop_acquisition) 
);
defparam n1078_s20.INIT=16'hBB0F;
  LUT4 n1078_s21 (
    .F(n1078_25),
    .I0(write_clk_PP),
    .I1(read_pointer_7_11),
    .I2(com_start),
    .I3(n1049_5) 
);
defparam n1078_s21.INIT=16'hFE0F;
  LUT4 n1084_s21 (
    .F(n1084_25),
    .I0(n1120_17),
    .I1(start_acquisition),
    .I2(process[0]),
    .I3(n1069_6) 
);
defparam n1084_s21.INIT=16'h3A00;
  LUT4 n1120_s15 (
    .F(n1120_19),
    .I0(read[10]),
    .I1(read[9]),
    .I2(read[8]),
    .I3(read[11]) 
);
defparam n1120_s15.INIT=16'h4000;
  LUT4 n1120_s16 (
    .F(n1120_20),
    .I0(read[1]),
    .I1(read[0]),
    .I2(read[2]),
    .I3(read[3]) 
);
defparam n1120_s16.INIT=16'h4000;
  LUT4 n1120_s17 (
    .F(n1120_21),
    .I0(read[12]),
    .I1(read[14]),
    .I2(read[13]),
    .I3(read[15]) 
);
defparam n1120_s17.INIT=16'h1000;
  LUT4 n1120_s18 (
    .F(n1120_22),
    .I0(read[4]),
    .I1(read[5]),
    .I2(read[6]),
    .I3(read[7]) 
);
defparam n1120_s18.INIT=16'h1000;
  LUT4 n1364_s12 (
    .F(n1364_17),
    .I0(address_PP[14]),
    .I1(address_PP[15]),
    .I2(address_PP[16]),
    .I3(address_PP[17]) 
);
defparam n1364_s12.INIT=16'h8000;
  LUT4 n1364_s13 (
    .F(n1364_18),
    .I0(address_PP[18]),
    .I1(address_PP[19]),
    .I2(address_PP[20]),
    .I3(address_PP[21]) 
);
defparam n1364_s13.INIT=16'h8000;
  LUT4 n1366_s11 (
    .F(n1366_16),
    .I0(address_PP[18]),
    .I1(address_PP[19]),
    .I2(n1364_17),
    .I3(n1378_16) 
);
defparam n1366_s11.INIT=16'h8000;
  LUT4 n1378_s11 (
    .F(n1378_16),
    .I0(n1378_17),
    .I1(address_PP[9]),
    .I2(address_PP[10]),
    .I3(address_PP[11]) 
);
defparam n1378_s11.INIT=16'h8000;
  LUT4 n1380_s12 (
    .F(n1380_17),
    .I0(address_PP[5]),
    .I1(address_PP[6]),
    .I2(address_PP[7]),
    .I3(n1394_16) 
);
defparam n1380_s12.INIT=16'h8000;
  LUT4 n1394_s11 (
    .F(n1394_16),
    .I0(address_PP[2]),
    .I1(address_PP[3]),
    .I2(address_PP[4]),
    .I3(address_PP[1]) 
);
defparam n1394_s11.INIT=16'h8000;
  LUT3 n662_s5 (
    .F(n662_9),
    .I0(samples_after_Z[11]),
    .I1(samples_after_Z[12]),
    .I2(samples_after_Z[13]) 
);
defparam n662_s5.INIT=8'h01;
  LUT4 n662_s6 (
    .F(n662_10),
    .I0(samples_after_Z[2]),
    .I1(samples_after_Z[3]),
    .I2(samples_after_Z[4]),
    .I3(samples_after_Z[5]) 
);
defparam n662_s6.INIT=16'h0001;
  LUT4 n662_s7 (
    .F(n662_11),
    .I0(samples_after_Z[6]),
    .I1(samples_after_Z[7]),
    .I2(samples_after_Z[8]),
    .I3(samples_after_Z[9]) 
);
defparam n662_s7.INIT=16'h0001;
  LUT3 n662_s8 (
    .F(n662_12),
    .I0(samples_after_Z[17]),
    .I1(samples_after_Z[20]),
    .I2(samples_after_Z[21]) 
);
defparam n662_s8.INIT=8'h01;
  LUT2 n807_s3 (
    .F(n807_7),
    .I0(address_acq[12]),
    .I1(address_acq[7]) 
);
defparam n807_s3.INIT=4'h8;
  LUT3 n806_s3 (
    .F(n806_7),
    .I0(address_acq[13]),
    .I1(address_acq[12]),
    .I2(address_acq[7]) 
);
defparam n806_s3.INIT=8'h80;
  LUT4 n804_s3 (
    .F(n804_7),
    .I0(address_acq[15]),
    .I1(address_acq[14]),
    .I2(address_acq[13]),
    .I3(address_acq[12]) 
);
defparam n804_s3.INIT=16'h8000;
  LUT3 n801_s3 (
    .F(n801_7),
    .I0(address_acq[18]),
    .I1(address_acq[17]),
    .I2(n803_6) 
);
defparam n801_s3.INIT=8'h80;
  LUT3 n799_s3 (
    .F(n799_7),
    .I0(address_acq[20]),
    .I1(address_acq[19]),
    .I2(n801_7) 
);
defparam n799_s3.INIT=8'h80;
  LUT4 n784_s3 (
    .F(n784_7),
    .I0(i[9]),
    .I1(i[10]),
    .I2(i[11]),
    .I3(i[12]) 
);
defparam n784_s3.INIT=16'h8000;
  LUT4 n780_s3 (
    .F(n780_7),
    .I0(i[13]),
    .I1(i[14]),
    .I2(i[15]),
    .I3(i[16]) 
);
defparam n780_s3.INIT=16'h8000;
  LUT4 en_write_PP_s20 (
    .F(en_write_PP_24),
    .I0(n813_6),
    .I1(n815_6),
    .I2(en_write_PP_38),
    .I3(en_write_PP_39) 
);
defparam en_write_PP_s20.INIT=16'h7080;
  LUT4 en_write_PP_s21 (
    .F(en_write_PP_25),
    .I0(address_acq[10]),
    .I1(en_write_PP_26),
    .I2(address_PP[11]),
    .I3(address_acq[11]) 
);
defparam en_write_PP_s21.INIT=16'h1EE1;
  LUT2 en_write_PP_s22 (
    .F(en_write_PP_26),
    .I0(address_PP[10]),
    .I1(address_acq[10]) 
);
defparam en_write_PP_s22.INIT=4'h9;
  LUT4 en_write_PP_s23 (
    .F(en_write_PP_27),
    .I0(en_write_PP_40),
    .I1(i[4]),
    .I2(n815_6),
    .I3(address_PP[5]) 
);
defparam en_write_PP_s23.INIT=16'hD7BD;
  LUT4 en_write_PP_s24 (
    .F(en_write_PP_28),
    .I0(en_write_PP_41),
    .I1(address_PP[4]),
    .I2(i[3]),
    .I3(n816_6) 
);
defparam en_write_PP_s24.INIT=16'h1441;
  LUT4 en_write_PP_s26 (
    .F(en_write_PP_30),
    .I0(address_PP[19]),
    .I1(address_PP[20]),
    .I2(address_acq[20]),
    .I3(address_acq[19]) 
);
defparam en_write_PP_s26.INIT=16'hEB7D;
  LUT4 en_write_PP_s27 (
    .F(en_write_PP_31),
    .I0(address_PP[19]),
    .I1(address_acq[19]),
    .I2(address_acq[20]),
    .I3(address_PP[20]) 
);
defparam en_write_PP_s27.INIT=16'h9009;
  LUT4 en_write_PP_s28 (
    .F(en_write_PP_32),
    .I0(address_PP[17]),
    .I1(address_PP[18]),
    .I2(address_acq[18]),
    .I3(address_acq[17]) 
);
defparam en_write_PP_s28.INIT=16'hEB7D;
  LUT4 en_write_PP_s29 (
    .F(en_write_PP_33),
    .I0(address_PP[17]),
    .I1(address_acq[17]),
    .I2(address_acq[18]),
    .I3(address_PP[18]) 
);
defparam en_write_PP_s29.INIT=16'h9009;
  LUT2 en_write_PP_s30 (
    .F(en_write_PP_34),
    .I0(address_PP[16]),
    .I1(address_acq[16]) 
);
defparam en_write_PP_s30.INIT=4'h9;
  LUT2 en_write_PP_s31 (
    .F(en_write_PP_35),
    .I0(address_PP[13]),
    .I1(address_acq[13]) 
);
defparam en_write_PP_s31.INIT=4'h9;
  LUT4 en_write_PP_s32 (
    .F(en_write_PP_36),
    .I0(address_PP[21]),
    .I1(address_PP[22]),
    .I2(address_acq[22]),
    .I3(address_acq[21]) 
);
defparam en_write_PP_s32.INIT=16'hEB7D;
  LUT4 en_write_PP_s33 (
    .F(en_write_PP_37),
    .I0(address_PP[21]),
    .I1(address_acq[21]),
    .I2(address_acq[22]),
    .I3(address_PP[22]) 
);
defparam en_write_PP_s33.INIT=16'h9009;
  LUT4 n1078_s22 (
    .F(n1078_26),
    .I0(prev_ended),
    .I1(ended),
    .I2(fifo_empty),
    .I3(com_start) 
);
defparam n1078_s22.INIT=16'hBB0F;
  LUT2 n1378_s12 (
    .F(n1378_17),
    .I0(address_PP[12]),
    .I1(address_PP[13]) 
);
defparam n1378_s12.INIT=4'h8;
  LUT4 en_write_PP_s34 (
    .F(en_write_PP_38),
    .I0(i[1]),
    .I1(i[0]),
    .I2(address_PP[3]),
    .I3(i[2]) 
);
defparam en_write_PP_s34.INIT=16'h7887;
  LUT2 en_write_PP_s35 (
    .F(en_write_PP_39),
    .I0(address_PP[7]),
    .I1(address_acq[7]) 
);
defparam en_write_PP_s35.INIT=4'h9;
  LUT2 en_write_PP_s36 (
    .F(en_write_PP_40),
    .I0(address_PP[6]),
    .I1(i[5]) 
);
defparam en_write_PP_s36.INIT=4'h9;
  LUT4 en_write_PP_s37 (
    .F(en_write_PP_41),
    .I0(address_PP[2]),
    .I1(i[1]),
    .I2(i[0]),
    .I3(address_PP[1]) 
);
defparam en_write_PP_s37.INIT=16'hF69F;
  LUT4 n799_s4 (
    .F(n799_9),
    .I0(n806_6),
    .I1(address_acq[20]),
    .I2(address_acq[19]),
    .I3(n801_7) 
);
defparam n799_s4.INIT=16'h8000;
  LUT4 n805_s3 (
    .F(n805_8),
    .I0(address_acq[15]),
    .I1(address_acq[14]),
    .I2(n806_6),
    .I3(n1071_14) 
);
defparam n805_s3.INIT=16'h6A00;
  LUT4 n1409_s11 (
    .F(n1409_16),
    .I0(process[1]),
    .I1(stop_acquisition),
    .I2(com_start),
    .I3(next_step) 
);
defparam n1409_s11.INIT=16'h4000;
  LUT4 n780_s4 (
    .F(n780_9),
    .I0(i[17]),
    .I1(n784_6),
    .I2(n780_7),
    .I3(n1071_14) 
);
defparam n780_s4.INIT=16'h6A00;
  LUT4 n801_s4 (
    .F(n801_9),
    .I0(n806_6),
    .I1(address_acq[18]),
    .I2(address_acq[17]),
    .I3(n803_6) 
);
defparam n801_s4.INIT=16'h8000;
  LUT4 en_write_PP_s38 (
    .F(en_write_PP_43),
    .I0(bypass),
    .I1(com_start),
    .I2(next_step),
    .I3(n1049_5) 
);
defparam en_write_PP_s38.INIT=16'h4000;
  LUT4 address_PP_22_s7 (
    .F(address_PP_22_12),
    .I0(n1651_16),
    .I1(com_start),
    .I2(next_step),
    .I3(n1049_5) 
);
defparam address_PP_22_s7.INIT=16'h4000;
  LUT4 n1049_s3 (
    .F(n1049_7),
    .I0(rst_PP),
    .I1(stop_PP_Z),
    .I2(en_write_PP),
    .I3(n2331_5) 
);
defparam n1049_s3.INIT=16'hEF00;
  LUT4 n1388_s11 (
    .F(n1388_17),
    .I0(address_PP[9]),
    .I1(address_PP[8]),
    .I2(n1380_17),
    .I3(address_PP[10]) 
);
defparam n1388_s11.INIT=16'h807F;
  LUT4 n1368_s11 (
    .F(n1368_17),
    .I0(address_PP[8]),
    .I1(n1380_17),
    .I2(n1366_16),
    .I3(address_PP[20]) 
);
defparam n1368_s11.INIT=16'h7F80;
  LUT4 com_start_s4 (
    .F(com_start_9),
    .I0(n1069_6),
    .I1(process[2]),
    .I2(process[0]),
    .I3(qpi_on_Z) 
);
defparam com_start_s4.INIT=16'h1500;
  LUT4 n1122_s13 (
    .F(n1122_18),
    .I0(start_acquisition),
    .I1(process[0]),
    .I2(process[2]),
    .I3(process[1]) 
);
defparam n1122_s13.INIT=16'h0700;
  LUT3 n1069_s4 (
    .F(n1069_8),
    .I0(process[0]),
    .I1(process[2]),
    .I2(process[1]) 
);
defparam n1069_s4.INIT=8'h20;
  LUT4 n812_s3 (
    .F(n812_8),
    .I0(address_acq[7]),
    .I1(i[5]),
    .I2(i[4]),
    .I3(n815_6) 
);
defparam n812_s3.INIT=16'h8000;
  LUT4 n340_s8 (
    .F(n340_14),
    .I0(fifo_out[0]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n340_s8.INIT=16'h000B;
  LUT4 n336_s8 (
    .F(n336_14),
    .I0(fifo_out[2]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n336_s8.INIT=16'h000B;
  LUT4 n334_s8 (
    .F(n334_14),
    .I0(fifo_out[3]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n334_s8.INIT=16'h000B;
  LUT4 n328_s8 (
    .F(n328_14),
    .I0(fifo_out[6]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n328_s8.INIT=16'h000B;
  LUT4 n326_s8 (
    .F(n326_14),
    .I0(fifo_out[7]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n326_s8.INIT=16'h000B;
  LUT4 n324_s8 (
    .F(n324_14),
    .I0(fifo_out[8]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n324_s8.INIT=16'h000B;
  LUT4 n322_s8 (
    .F(n322_14),
    .I0(fifo_out[9]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n322_s8.INIT=16'h000B;
  LUT4 n318_s8 (
    .F(n318_14),
    .I0(fifo_out[11]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(process[1]) 
);
defparam n318_s8.INIT=16'h000B;
  LUT4 n256_s2 (
    .F(n256_6),
    .I0(process[1]),
    .I1(process[2]),
    .I2(process[0]),
    .I3(n1651_16) 
);
defparam n256_s2.INIT=16'h10FF;
  LUT3 n1409_s12 (
    .F(n1409_18),
    .I0(process[0]),
    .I1(process[2]),
    .I2(n1409_16) 
);
defparam n1409_s12.INIT=8'h40;
  LUT3 n1650_s7 (
    .F(n1650_15),
    .I0(process[0]),
    .I1(process[1]),
    .I2(process[2]) 
);
defparam n1650_s7.INIT=8'h51;
  LUT4 n1071_s4 (
    .F(n1071_10),
    .I0(process[0]),
    .I1(process[1]),
    .I2(process[2]),
    .I3(n1629_5) 
);
defparam n1071_s4.INIT=16'hBE10;
  LUT3 n1651_s8 (
    .F(n1651_14),
    .I0(n1651_16),
    .I1(n1650_15),
    .I2(n1646_5) 
);
defparam n1651_s8.INIT=8'hA8;
  LUT3 n1651_s9 (
    .F(n1651_16),
    .I0(process[0]),
    .I1(process[1]),
    .I2(process[2]) 
);
defparam n1651_s9.INIT=8'hBF;
  LUT4 n618_s2 (
    .F(n618_8),
    .I0(i[21]),
    .I1(i_pivot[21]),
    .I2(i_minus_i_pivot_20_3),
    .I3(n1071_14) 
);
defparam n618_s2.INIT=16'h6900;
  LUT4 n640_s2 (
    .F(n640_7),
    .I0(i_pivot[21]),
    .I1(n1071_14),
    .I2(samples_after_Z[21]),
    .I3(n587_3) 
);
defparam n640_s2.INIT=16'h8448;
  LUT3 n262_s11 (
    .F(n262_20),
    .I0(process[0]),
    .I1(process[1]),
    .I2(n256_6) 
);
defparam n262_s11.INIT=8'hF1;
  LUT4 n255_s6 (
    .F(n255_15),
    .I0(process[0]),
    .I1(process[1]),
    .I2(read_write[0]),
    .I3(n256_6) 
);
defparam n255_s6.INIT=16'h11F1;
  LUT3 n1071_s6 (
    .F(n1071_14),
    .I0(process[0]),
    .I1(process[1]),
    .I2(process[2]) 
);
defparam n1071_s6.INIT=8'h10;
  LUT4 n255_s7 (
    .F(n255_17),
    .I0(process[0]),
    .I1(process[1]),
    .I2(n1651_16),
    .I3(n1628_5) 
);
defparam n255_s7.INIT=16'hF010;
  LUT4 en_write_PP_s39 (
    .F(en_write_PP_45),
    .I0(process[0]),
    .I1(process[1]),
    .I2(process[2]),
    .I3(rst_PP_8) 
);
defparam en_write_PP_s39.INIT=16'hBF00;
  LUT4 n1411_s9 (
    .F(n1411_14),
    .I0(process[0]),
    .I1(process[1]),
    .I2(process[2]),
    .I3(en_read_PP_9) 
);
defparam n1411_s9.INIT=16'h4000;
  LUT4 n2331_s1 (
    .F(n2331_5),
    .I0(process[0]),
    .I1(process[1]),
    .I2(process[2]),
    .I3(qpi_on_Z) 
);
defparam n2331_s1.INIT=16'h4000;
  DFF d_com_start_s0 (
    .Q(d_com_start),
    .D(com_start),
    .CLK(clk_PSRAM) 
);
defparam d_com_start_s0.INIT=1'b0;
  DFFR start_acquisition_s0 (
    .Q(start_acquisition),
    .D(n245_5),
    .CLK(clk_PSRAM),
    .RESET(start_acquisition_7) 
);
defparam start_acquisition_s0.INIT=1'b0;
  DFF d_flag_acq_s0 (
    .Q(d_flag_acq),
    .D(flag_acq_Z),
    .CLK(clk_PSRAM) 
);
  DFFR next_step_s0 (
    .Q(next_step),
    .D(endcommand_4),
    .CLK(clk_PSRAM),
    .RESET(next_step_7) 
);
defparam next_step_s0.INIT=1'b0;
  DFFE n1632_s0 (
    .Q(n1632_3),
    .D(n318_14),
    .CLK(clk_PSRAM),
    .CE(n1650_15) 
);
  DFFE n1633_s0 (
    .Q(n1633_3),
    .D(n320_10),
    .CLK(clk_PSRAM),
    .CE(n1650_15) 
);
  DFFE n1634_s0 (
    .Q(n1634_3),
    .D(n322_14),
    .CLK(clk_PSRAM),
    .CE(n1650_15) 
);
  DFFE n1635_s0 (
    .Q(n1635_3),
    .D(n324_14),
    .CLK(clk_PSRAM),
    .CE(n1650_15) 
);
  DFFE n1636_s0 (
    .Q(n1636_3),
    .D(n326_14),
    .CLK(clk_PSRAM),
    .CE(n1650_15) 
);
  DFFE n1637_s0 (
    .Q(n1637_3),
    .D(n328_14),
    .CLK(clk_PSRAM),
    .CE(n1650_15) 
);
  DFFE n1638_s0 (
    .Q(n1638_3),
    .D(n330_10),
    .CLK(clk_PSRAM),
    .CE(n1650_15) 
);
  DFFE n1639_s0 (
    .Q(n1639_3),
    .D(n332_10),
    .CLK(clk_PSRAM),
    .CE(n1650_15) 
);
  DFFE n1640_s0 (
    .Q(n1640_3),
    .D(n334_14),
    .CLK(clk_PSRAM),
    .CE(n1650_15) 
);
  DFFE n1641_s0 (
    .Q(n1641_3),
    .D(n336_14),
    .CLK(clk_PSRAM),
    .CE(n1650_15) 
);
  DFFE n1642_s0 (
    .Q(n1642_3),
    .D(n338_10),
    .CLK(clk_PSRAM),
    .CE(n1650_15) 
);
  DFFE n1643_s0 (
    .Q(n1643_3),
    .D(n340_14),
    .CLK(clk_PSRAM),
    .CE(n1650_15) 
);
  DFFE com_start_s0 (
    .Q(com_start),
    .D(n1078_21),
    .CLK(clk_PSRAM),
    .CE(com_start_9) 
);
defparam com_start_s0.INIT=1'b0;
  DFFE process_2_s0 (
    .Q(process[2]),
    .D(n1082_19),
    .CLK(clk_PSRAM),
    .CE(process_1_12) 
);
defparam process_2_s0.INIT=1'b0;
  DFFE process_1_s0 (
    .Q(process[1]),
    .D(n1083_22),
    .CLK(clk_PSRAM),
    .CE(process_1_12) 
);
defparam process_1_s0.INIT=1'b0;
  DFFE process_0_s0 (
    .Q(process[0]),
    .D(n1084_22),
    .CLK(clk_PSRAM),
    .CE(process_1_12) 
);
defparam process_0_s0.INIT=1'b0;
  DFFE read_15_s0 (
    .Q(read[15]),
    .D(n1086_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_15_s0.INIT=1'b0;
  DFFE read_14_s0 (
    .Q(read[14]),
    .D(n1088_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_14_s0.INIT=1'b0;
  DFFE read_13_s0 (
    .Q(read[13]),
    .D(n1090_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_13_s0.INIT=1'b0;
  DFFE read_12_s0 (
    .Q(read[12]),
    .D(n1092_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_12_s0.INIT=1'b0;
  DFFE read_11_s0 (
    .Q(read[11]),
    .D(n1094_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_11_s0.INIT=1'b0;
  DFFE read_10_s0 (
    .Q(read[10]),
    .D(n1096_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_10_s0.INIT=1'b0;
  DFFE read_9_s0 (
    .Q(read[9]),
    .D(n1098_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_9_s0.INIT=1'b0;
  DFFE read_8_s0 (
    .Q(read[8]),
    .D(n1100_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_8_s0.INIT=1'b0;
  DFFE read_7_s0 (
    .Q(read[7]),
    .D(n1102_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_7_s0.INIT=1'b0;
  DFFE read_6_s0 (
    .Q(read[6]),
    .D(n1104_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_6_s0.INIT=1'b0;
  DFFE read_5_s0 (
    .Q(read[5]),
    .D(n1106_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_5_s0.INIT=1'b0;
  DFFE read_4_s0 (
    .Q(read[4]),
    .D(n1108_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_4_s0.INIT=1'b0;
  DFFE read_3_s0 (
    .Q(read[3]),
    .D(n1110_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_3_s0.INIT=1'b0;
  DFFE read_2_s0 (
    .Q(read[2]),
    .D(n1112_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_2_s0.INIT=1'b0;
  DFFE read_1_s0 (
    .Q(read[1]),
    .D(n1114_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_1_s0.INIT=1'b0;
  DFFE read_0_s0 (
    .Q(read[0]),
    .D(n1116_18),
    .CLK(clk_PSRAM),
    .CE(read_0_6) 
);
defparam read_0_s0.INIT=1'b0;
  DFFE i_21_s0 (
    .Q(i[21]),
    .D(n776_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE i_20_s0 (
    .Q(i[20]),
    .D(n777_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE i_19_s0 (
    .Q(i[19]),
    .D(n778_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE i_18_s0 (
    .Q(i[18]),
    .D(n779_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE i_17_s0 (
    .Q(i[17]),
    .D(n780_9),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE i_16_s0 (
    .Q(i[16]),
    .D(n781_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE i_15_s0 (
    .Q(i[15]),
    .D(n782_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE i_14_s0 (
    .Q(i[14]),
    .D(n783_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE i_13_s0 (
    .Q(i[13]),
    .D(n784_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE i_12_s0 (
    .Q(i[12]),
    .D(n785_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE i_11_s0 (
    .Q(i[11]),
    .D(n786_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE i_10_s0 (
    .Q(i[10]),
    .D(n787_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE i_9_s0 (
    .Q(i[9]),
    .D(n788_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE i_8_s0 (
    .Q(i[8]),
    .D(n789_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE i_7_s0 (
    .Q(i[7]),
    .D(n790_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE i_6_s0 (
    .Q(i[6]),
    .D(n791_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE i_5_s0 (
    .Q(i[5]),
    .D(n814_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE i_4_s0 (
    .Q(i[4]),
    .D(n815_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE i_3_s0 (
    .Q(i[3]),
    .D(n816_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE i_2_s0 (
    .Q(i[2]),
    .D(n817_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE i_1_s0 (
    .Q(i[1]),
    .D(n818_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE i_0_s0 (
    .Q(i[0]),
    .D(n819_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
  DFFE address_acq_22_s0 (
    .Q(address_acq[22]),
    .D(n798_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
defparam address_acq_22_s0.INIT=1'b0;
  DFFE address_acq_21_s0 (
    .Q(address_acq[21]),
    .D(n799_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
defparam address_acq_21_s0.INIT=1'b0;
  DFFE address_acq_20_s0 (
    .Q(address_acq[20]),
    .D(n800_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
defparam address_acq_20_s0.INIT=1'b0;
  DFFE address_acq_19_s0 (
    .Q(address_acq[19]),
    .D(n801_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
defparam address_acq_19_s0.INIT=1'b0;
  DFFE address_acq_18_s0 (
    .Q(address_acq[18]),
    .D(n802_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
defparam address_acq_18_s0.INIT=1'b0;
  DFFE address_acq_17_s0 (
    .Q(address_acq[17]),
    .D(n803_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
defparam address_acq_17_s0.INIT=1'b0;
  DFFE address_acq_16_s0 (
    .Q(address_acq[16]),
    .D(n804_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
defparam address_acq_16_s0.INIT=1'b0;
  DFFE address_acq_15_s0 (
    .Q(address_acq[15]),
    .D(n805_8),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
defparam address_acq_15_s0.INIT=1'b0;
  DFFE address_acq_14_s0 (
    .Q(address_acq[14]),
    .D(n806_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
defparam address_acq_14_s0.INIT=1'b0;
  DFFE address_acq_13_s0 (
    .Q(address_acq[13]),
    .D(n807_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
defparam address_acq_13_s0.INIT=1'b0;
  DFFE address_acq_12_s0 (
    .Q(address_acq[12]),
    .D(n808_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
defparam address_acq_12_s0.INIT=1'b0;
  DFFE address_acq_11_s0 (
    .Q(address_acq[11]),
    .D(n809_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
defparam address_acq_11_s0.INIT=1'b0;
  DFFE address_acq_10_s0 (
    .Q(address_acq[10]),
    .D(n810_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
defparam address_acq_10_s0.INIT=1'b0;
  DFFE address_acq_9_s0 (
    .Q(address_acq[9]),
    .D(n811_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
defparam address_acq_9_s0.INIT=1'b0;
  DFFE address_acq_8_s0 (
    .Q(address_acq[8]),
    .D(n812_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
defparam address_acq_8_s0.INIT=1'b0;
  DFFE address_acq_7_s0 (
    .Q(address_acq[7]),
    .D(n813_5),
    .CLK(clk_PSRAM),
    .CE(i_21_8) 
);
defparam address_acq_7_s0.INIT=1'b0;
  DFFE buttons_pressed_1_s0 (
    .Q(buttons_pressed[1]),
    .D(n395_5),
    .CLK(clk_PSRAM),
    .CE(buttons_pressed_1_8) 
);
defparam buttons_pressed_1_s0.INIT=1'b0;
  DFFE buttons_pressed_0_s0 (
    .Q(buttons_pressed[0]),
    .D(n396_6),
    .CLK(clk_PSRAM),
    .CE(buttons_pressed_1_8) 
);
defparam buttons_pressed_0_s0.INIT=1'b0;
  DFFE i_pivot_21_s0 (
    .Q(i_pivot[21]),
    .D(n449_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_21_s0.INIT=1'b0;
  DFFE i_pivot_20_s0 (
    .Q(i_pivot[20]),
    .D(n450_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_20_s0.INIT=1'b0;
  DFFE i_pivot_19_s0 (
    .Q(i_pivot[19]),
    .D(n451_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_19_s0.INIT=1'b0;
  DFFE i_pivot_18_s0 (
    .Q(i_pivot[18]),
    .D(n452_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_18_s0.INIT=1'b0;
  DFFE i_pivot_17_s0 (
    .Q(i_pivot[17]),
    .D(n453_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_17_s0.INIT=1'b0;
  DFFE i_pivot_16_s0 (
    .Q(i_pivot[16]),
    .D(n454_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_16_s0.INIT=1'b0;
  DFFE i_pivot_15_s0 (
    .Q(i_pivot[15]),
    .D(n455_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_15_s0.INIT=1'b0;
  DFFE i_pivot_14_s0 (
    .Q(i_pivot[14]),
    .D(n456_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_14_s0.INIT=1'b0;
  DFFE i_pivot_13_s0 (
    .Q(i_pivot[13]),
    .D(n457_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_13_s0.INIT=1'b0;
  DFFE i_pivot_12_s0 (
    .Q(i_pivot[12]),
    .D(n458_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_12_s0.INIT=1'b0;
  DFFE i_pivot_11_s0 (
    .Q(i_pivot[11]),
    .D(n459_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_11_s0.INIT=1'b0;
  DFFE i_pivot_10_s0 (
    .Q(i_pivot[10]),
    .D(n460_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_10_s0.INIT=1'b0;
  DFFE i_pivot_9_s0 (
    .Q(i_pivot[9]),
    .D(n461_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_9_s0.INIT=1'b0;
  DFFE i_pivot_8_s0 (
    .Q(i_pivot[8]),
    .D(n462_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_8_s0.INIT=1'b0;
  DFFE i_pivot_7_s0 (
    .Q(i_pivot[7]),
    .D(n463_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_7_s0.INIT=1'b0;
  DFFE i_pivot_6_s0 (
    .Q(i_pivot[6]),
    .D(n464_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_6_s0.INIT=1'b0;
  DFFE i_pivot_5_s0 (
    .Q(i_pivot[5]),
    .D(n465_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_5_s0.INIT=1'b0;
  DFFE i_pivot_4_s0 (
    .Q(i_pivot[4]),
    .D(n466_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_4_s0.INIT=1'b0;
  DFFE i_pivot_3_s0 (
    .Q(i_pivot[3]),
    .D(n467_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_3_s0.INIT=1'b0;
  DFFE i_pivot_2_s0 (
    .Q(i_pivot[2]),
    .D(n468_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_2_s0.INIT=1'b0;
  DFFE i_pivot_1_s0 (
    .Q(i_pivot[1]),
    .D(n469_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_1_s0.INIT=1'b0;
  DFFE i_pivot_0_s0 (
    .Q(i_pivot[0]),
    .D(n470_5),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_0_s0.INIT=1'b0;
  DFFE i_pivot_valid_s0 (
    .Q(i_pivot_valid),
    .D(n1071_14),
    .CLK(clk_PSRAM),
    .CE(i_pivot_21_8) 
);
defparam i_pivot_valid_s0.INIT=1'b0;
  DFFE stop_acquisition_s0 (
    .Q(stop_acquisition),
    .D(n665_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam stop_acquisition_s0.INIT=1'b0;
  DFFE condition1_reg_s0 (
    .Q(condition1_reg),
    .D(n662_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
  DFFE condition2_reg_s0 (
    .Q(condition2_reg),
    .D(n663_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
  DFFE condition3_reg_s0 (
    .Q(condition3_reg),
    .D(n664_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
  DFFE i_minus_i_pivot_reg_21_s0 (
    .Q(i_minus_i_pivot_reg[21]),
    .D(n618_8),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_21_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_20_s0 (
    .Q(i_minus_i_pivot_reg[20]),
    .D(n619_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_20_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_19_s0 (
    .Q(i_minus_i_pivot_reg[19]),
    .D(n620_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_19_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_18_s0 (
    .Q(i_minus_i_pivot_reg[18]),
    .D(n621_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_18_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_17_s0 (
    .Q(i_minus_i_pivot_reg[17]),
    .D(n622_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_17_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_16_s0 (
    .Q(i_minus_i_pivot_reg[16]),
    .D(n623_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_16_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_15_s0 (
    .Q(i_minus_i_pivot_reg[15]),
    .D(n624_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_15_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_14_s0 (
    .Q(i_minus_i_pivot_reg[14]),
    .D(n625_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_14_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_13_s0 (
    .Q(i_minus_i_pivot_reg[13]),
    .D(n626_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_13_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_12_s0 (
    .Q(i_minus_i_pivot_reg[12]),
    .D(n627_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_12_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_11_s0 (
    .Q(i_minus_i_pivot_reg[11]),
    .D(n628_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_11_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_10_s0 (
    .Q(i_minus_i_pivot_reg[10]),
    .D(n629_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_10_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_9_s0 (
    .Q(i_minus_i_pivot_reg[9]),
    .D(n630_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_9_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_8_s0 (
    .Q(i_minus_i_pivot_reg[8]),
    .D(n631_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_8_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_7_s0 (
    .Q(i_minus_i_pivot_reg[7]),
    .D(n632_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_7_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_6_s0 (
    .Q(i_minus_i_pivot_reg[6]),
    .D(n633_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_6_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_5_s0 (
    .Q(i_minus_i_pivot_reg[5]),
    .D(n634_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_5_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_4_s0 (
    .Q(i_minus_i_pivot_reg[4]),
    .D(n635_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_4_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_3_s0 (
    .Q(i_minus_i_pivot_reg[3]),
    .D(n636_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_3_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_2_s0 (
    .Q(i_minus_i_pivot_reg[2]),
    .D(n637_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_2_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_1_s0 (
    .Q(i_minus_i_pivot_reg[1]),
    .D(n638_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_1_s0.INIT=1'b0;
  DFFE i_minus_i_pivot_reg_0_s0 (
    .Q(i_minus_i_pivot_reg[0]),
    .D(n639_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam i_minus_i_pivot_reg_0_s0.INIT=1'b0;
  DFFE samples_after_adjusted_21_s0 (
    .Q(samples_after_adjusted[21]),
    .D(n640_7),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_21_s0.INIT=1'b0;
  DFFE samples_after_adjusted_20_s0 (
    .Q(samples_after_adjusted[20]),
    .D(n641_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_20_s0.INIT=1'b0;
  DFFE samples_after_adjusted_19_s0 (
    .Q(samples_after_adjusted[19]),
    .D(n642_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_19_s0.INIT=1'b0;
  DFFE samples_after_adjusted_18_s0 (
    .Q(samples_after_adjusted[18]),
    .D(n643_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_18_s0.INIT=1'b0;
  DFFE samples_after_adjusted_17_s0 (
    .Q(samples_after_adjusted[17]),
    .D(n644_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_17_s0.INIT=1'b0;
  DFFE samples_after_adjusted_16_s0 (
    .Q(samples_after_adjusted[16]),
    .D(n645_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_16_s0.INIT=1'b0;
  DFFE samples_after_adjusted_15_s0 (
    .Q(samples_after_adjusted[15]),
    .D(n646_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_15_s0.INIT=1'b0;
  DFFE samples_after_adjusted_14_s0 (
    .Q(samples_after_adjusted[14]),
    .D(n647_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_14_s0.INIT=1'b0;
  DFFE samples_after_adjusted_13_s0 (
    .Q(samples_after_adjusted[13]),
    .D(n648_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_13_s0.INIT=1'b0;
  DFFE samples_after_adjusted_12_s0 (
    .Q(samples_after_adjusted[12]),
    .D(n649_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_12_s0.INIT=1'b0;
  DFFE samples_after_adjusted_11_s0 (
    .Q(samples_after_adjusted[11]),
    .D(n650_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_11_s0.INIT=1'b0;
  DFFE samples_after_adjusted_10_s0 (
    .Q(samples_after_adjusted[10]),
    .D(n651_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_10_s0.INIT=1'b0;
  DFFE samples_after_adjusted_9_s0 (
    .Q(samples_after_adjusted[9]),
    .D(n652_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_9_s0.INIT=1'b0;
  DFFE samples_after_adjusted_8_s0 (
    .Q(samples_after_adjusted[8]),
    .D(n653_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_8_s0.INIT=1'b0;
  DFFE samples_after_adjusted_7_s0 (
    .Q(samples_after_adjusted[7]),
    .D(n654_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_7_s0.INIT=1'b0;
  DFFE samples_after_adjusted_6_s0 (
    .Q(samples_after_adjusted[6]),
    .D(n655_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_6_s0.INIT=1'b0;
  DFFE samples_after_adjusted_5_s0 (
    .Q(samples_after_adjusted[5]),
    .D(n656_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_5_s0.INIT=1'b0;
  DFFE samples_after_adjusted_4_s0 (
    .Q(samples_after_adjusted[4]),
    .D(n657_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_4_s0.INIT=1'b0;
  DFFE samples_after_adjusted_3_s0 (
    .Q(samples_after_adjusted[3]),
    .D(n658_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_3_s0.INIT=1'b0;
  DFFE samples_after_adjusted_2_s0 (
    .Q(samples_after_adjusted[2]),
    .D(n659_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_2_s0.INIT=1'b0;
  DFFE samples_after_adjusted_1_s0 (
    .Q(samples_after_adjusted[1]),
    .D(n660_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_1_s0.INIT=1'b0;
  DFFE samples_after_adjusted_0_s0 (
    .Q(samples_after_adjusted[0]),
    .D(n661_5),
    .CLK(clk_PSRAM),
    .CE(stop_acquisition_8) 
);
defparam samples_after_adjusted_0_s0.INIT=1'b0;
  DFFE bypass_s0 (
    .Q(bypass),
    .D(n1069_8),
    .CLK(clk_PSRAM),
    .CE(bypass_8) 
);
defparam bypass_s0.INIT=1'b0;
  DFFE burst_mode_s0 (
    .Q(burst_mode),
    .D(n1069_8),
    .CLK(clk_PSRAM),
    .CE(burst_mode_8) 
);
defparam burst_mode_s0.INIT=1'b0;
  DFFE address_PP_22_s0 (
    .Q(address_PP[22]),
    .D(n1364_15),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_21_s0 (
    .Q(address_PP[21]),
    .D(n1366_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_20_s0 (
    .Q(address_PP[20]),
    .D(n1368_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_19_s0 (
    .Q(address_PP[19]),
    .D(n1370_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_18_s0 (
    .Q(address_PP[18]),
    .D(n1372_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_17_s0 (
    .Q(address_PP[17]),
    .D(n1374_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_16_s0 (
    .Q(address_PP[16]),
    .D(n1376_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_15_s0 (
    .Q(address_PP[15]),
    .D(n1378_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_14_s0 (
    .Q(address_PP[14]),
    .D(n1380_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_13_s0 (
    .Q(address_PP[13]),
    .D(n1382_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_12_s0 (
    .Q(address_PP[12]),
    .D(n1384_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_11_s0 (
    .Q(address_PP[11]),
    .D(n1386_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_10_s0 (
    .Q(address_PP[10]),
    .D(n1388_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_9_s0 (
    .Q(address_PP[9]),
    .D(n1390_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_8_s0 (
    .Q(address_PP[8]),
    .D(n1392_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_7_s0 (
    .Q(address_PP[7]),
    .D(n1394_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_6_s0 (
    .Q(address_PP[6]),
    .D(n1396_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_5_s0 (
    .Q(address_PP[5]),
    .D(n1398_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_4_s0 (
    .Q(address_PP[4]),
    .D(n1400_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_3_s0 (
    .Q(address_PP[3]),
    .D(n1402_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_2_s0 (
    .Q(address_PP[2]),
    .D(n1404_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE address_PP_1_s0 (
    .Q(address_PP[1]),
    .D(n1406_14),
    .CLK(clk_PSRAM),
    .CE(address_PP_22_8) 
);
  DFFE en_write_PP_s0 (
    .Q(en_write_PP),
    .D(n1409_18),
    .CLK(clk_PSRAM),
    .CE(en_write_PP_8) 
);
  DFFE en_read_PP_s0 (
    .Q(en_read_PP),
    .D(n1411_14),
    .CLK(clk_PSRAM),
    .CE(en_read_PP_8) 
);
  DFFE rst_PP_s0 (
    .Q(rst_PP),
    .D(n1071_14),
    .CLK(clk_PSRAM),
    .CE(rst_PP_8) 
);
  DFFRE write_clk_PP_s0 (
    .Q(write_clk_PP),
    .D(n838_3),
    .CLK(clk_PSRAM),
    .CE(n2331_5),
    .RESET(n1049_7) 
);
  DFFRE read_clk_PP_s0 (
    .Q(read_clk_PP),
    .D(n982_5),
    .CLK(clk_PSRAM),
    .CE(n2331_5),
    .RESET(n1050_4) 
);
  DFFE d_first_pong_s0 (
    .Q(d_first_pong),
    .D(en_read_PP),
    .CLK(clk_PSRAM),
    .CE(n2331_5) 
);
  DFFRE send_uart_s0 (
    .Q(send_uart),
    .D(read_cmp_Z),
    .CLK(clk_PSRAM),
    .CE(n2331_5),
    .RESET(n1050_4) 
);
defparam send_uart_s0.INIT=1'b0;
  DFFSE uart_start_s0 (
    .Q(uart_start),
    .D(GND),
    .CLK(clk_PSRAM),
    .CE(uart_start_6),
    .SET(n985_4) 
);
  DFFR quad_start_mcu_s0 (
    .Q(quad_start_mcu),
    .D(n243_5),
    .CLK(clk_PSRAM),
    .RESET(quad_start_mcu_7) 
);
defparam quad_start_mcu_s0.INIT=1'b0;
  DFFSE led_rgb_0_s2 (
    .Q(led_rgb_d[0]),
    .D(n1122_15),
    .CLK(clk_PSRAM),
    .CE(led_rgb_0_10),
    .SET(GND) 
);
defparam led_rgb_0_s2.INIT=1'b1;
  DFFSE led_rgb_1_s2 (
    .Q(led_rgb_d[1]),
    .D(n1120_16),
    .CLK(clk_PSRAM),
    .CE(led_rgb_0_10),
    .SET(GND) 
);
defparam led_rgb_1_s2.INIT=1'b1;
  DFFSE led_rgb_2_s3 (
    .Q(led_rgb_d[2]),
    .D(n1118_15),
    .CLK(clk_PSRAM),
    .CE(led_rgb_0_10),
    .SET(GND) 
);
defparam led_rgb_2_s3.INIT=1'b1;
  DFFE read_write_1_s1 (
    .Q(read_write[1]),
    .D(n256_6),
    .CLK(clk_PSRAM),
    .CE(n262_20) 
);
defparam read_write_1_s1.INIT=1'b0;
  DFFE address_22_s1 (
    .Q(address[22]),
    .D(n262_14),
    .CLK(clk_PSRAM),
    .CE(n262_20) 
);
defparam address_22_s1.INIT=1'b0;
  DFFE address_21_s1 (
    .Q(address[21]),
    .D(n264_13),
    .CLK(clk_PSRAM),
    .CE(n262_20) 
);
defparam address_21_s1.INIT=1'b0;
  DFFE address_20_s1 (
    .Q(address[20]),
    .D(n266_13),
    .CLK(clk_PSRAM),
    .CE(n262_20) 
);
defparam address_20_s1.INIT=1'b0;
  DFFE address_19_s1 (
    .Q(address[19]),
    .D(n268_13),
    .CLK(clk_PSRAM),
    .CE(n262_20) 
);
defparam address_19_s1.INIT=1'b0;
  DFFE address_18_s1 (
    .Q(address[18]),
    .D(n270_13),
    .CLK(clk_PSRAM),
    .CE(n262_20) 
);
defparam address_18_s1.INIT=1'b0;
  DFFE address_17_s1 (
    .Q(address[17]),
    .D(n272_13),
    .CLK(clk_PSRAM),
    .CE(n262_20) 
);
defparam address_17_s1.INIT=1'b0;
  DFFE address_16_s1 (
    .Q(address[16]),
    .D(n274_13),
    .CLK(clk_PSRAM),
    .CE(n262_20) 
);
defparam address_16_s1.INIT=1'b0;
  DFFE address_15_s1 (
    .Q(address[15]),
    .D(n276_13),
    .CLK(clk_PSRAM),
    .CE(n262_20) 
);
defparam address_15_s1.INIT=1'b0;
  DFFE address_14_s1 (
    .Q(address[14]),
    .D(n278_13),
    .CLK(clk_PSRAM),
    .CE(n262_20) 
);
defparam address_14_s1.INIT=1'b0;
  DFFE address_13_s1 (
    .Q(address[13]),
    .D(n280_13),
    .CLK(clk_PSRAM),
    .CE(n262_20) 
);
defparam address_13_s1.INIT=1'b0;
  DFFE address_12_s1 (
    .Q(address[12]),
    .D(n282_13),
    .CLK(clk_PSRAM),
    .CE(n262_20) 
);
defparam address_12_s1.INIT=1'b0;
  DFFE address_11_s1 (
    .Q(address[11]),
    .D(n284_11),
    .CLK(clk_PSRAM),
    .CE(n262_20) 
);
defparam address_11_s1.INIT=1'b0;
  DFFE address_10_s1 (
    .Q(address[10]),
    .D(n286_13),
    .CLK(clk_PSRAM),
    .CE(n262_20) 
);
defparam address_10_s1.INIT=1'b0;
  DFFE address_9_s1 (
    .Q(address[9]),
    .D(n288_13),
    .CLK(clk_PSRAM),
    .CE(n262_20) 
);
defparam address_9_s1.INIT=1'b0;
  DFFE address_8_s1 (
    .Q(address[8]),
    .D(n290_11),
    .CLK(clk_PSRAM),
    .CE(n262_20) 
);
defparam address_8_s1.INIT=1'b0;
  DFFE address_7_s1 (
    .Q(address[7]),
    .D(n292_13),
    .CLK(clk_PSRAM),
    .CE(n262_20) 
);
defparam address_7_s1.INIT=1'b0;
  DFFE address_6_s1 (
    .Q(address[6]),
    .D(n294_13),
    .CLK(clk_PSRAM),
    .CE(n262_20) 
);
defparam address_6_s1.INIT=1'b0;
  DFFE address_5_s1 (
    .Q(address[5]),
    .D(n296_13),
    .CLK(clk_PSRAM),
    .CE(n262_20) 
);
defparam address_5_s1.INIT=1'b0;
  DFFE address_4_s1 (
    .Q(address[4]),
    .D(n298_13),
    .CLK(clk_PSRAM),
    .CE(n262_20) 
);
defparam address_4_s1.INIT=1'b0;
  DFFE address_3_s1 (
    .Q(address[3]),
    .D(n300_13),
    .CLK(clk_PSRAM),
    .CE(n262_20) 
);
defparam address_3_s1.INIT=1'b0;
  DFFE address_2_s1 (
    .Q(address[2]),
    .D(n302_13),
    .CLK(clk_PSRAM),
    .CE(n262_20) 
);
defparam address_2_s1.INIT=1'b0;
  DFFE address_1_s1 (
    .Q(address[1]),
    .D(n304_13),
    .CLK(clk_PSRAM),
    .CE(n262_20) 
);
defparam address_1_s1.INIT=1'b0;
  DFF n1628_s1 (
    .Q(n1628_5),
    .D(n255_17),
    .CLK(clk_PSRAM) 
);
defparam n1628_s1.INIT=1'b0;
  DFF n1629_s1 (
    .Q(n1629_5),
    .D(n1071_10),
    .CLK(clk_PSRAM) 
);
defparam n1629_s1.INIT=1'b0;
  DFF n1646_s1 (
    .Q(n1646_5),
    .D(n1651_14),
    .CLK(clk_PSRAM) 
);
defparam n1646_s1.INIT=1'b0;
  DFF read_write_0_s2 (
    .Q(read_write[0]),
    .D(n255_15),
    .CLK(clk_PSRAM) 
);
defparam read_write_0_s2.INIT=1'b0;
  ALU n610_s44 (
    .SUM(n610_45_SUM),
    .COUT(n610_48),
    .I0(VCC),
    .I1(i_pivot[0]),
    .I3(GND),
    .CIN(i[0]) 
);
defparam n610_s44.ALU_MODE=1;
  ALU n610_s45 (
    .SUM(n610_46_SUM),
    .COUT(n610_50),
    .I0(i[1]),
    .I1(i_pivot[1]),
    .I3(GND),
    .CIN(n610_48) 
);
defparam n610_s45.ALU_MODE=1;
  ALU n610_s46 (
    .SUM(n610_47_SUM),
    .COUT(n610_52),
    .I0(i[2]),
    .I1(i_pivot[2]),
    .I3(GND),
    .CIN(n610_50) 
);
defparam n610_s46.ALU_MODE=1;
  ALU n610_s47 (
    .SUM(n610_48_SUM),
    .COUT(n610_54),
    .I0(i[3]),
    .I1(i_pivot[3]),
    .I3(GND),
    .CIN(n610_52) 
);
defparam n610_s47.ALU_MODE=1;
  ALU n610_s48 (
    .SUM(n610_49_SUM),
    .COUT(n610_56),
    .I0(i[4]),
    .I1(i_pivot[4]),
    .I3(GND),
    .CIN(n610_54) 
);
defparam n610_s48.ALU_MODE=1;
  ALU n610_s49 (
    .SUM(n610_50_SUM),
    .COUT(n610_58),
    .I0(i[5]),
    .I1(i_pivot[5]),
    .I3(GND),
    .CIN(n610_56) 
);
defparam n610_s49.ALU_MODE=1;
  ALU n610_s50 (
    .SUM(n610_51_SUM),
    .COUT(n610_60),
    .I0(i[6]),
    .I1(i_pivot[6]),
    .I3(GND),
    .CIN(n610_58) 
);
defparam n610_s50.ALU_MODE=1;
  ALU n610_s51 (
    .SUM(n610_52_SUM),
    .COUT(n610_62),
    .I0(i[7]),
    .I1(i_pivot[7]),
    .I3(GND),
    .CIN(n610_60) 
);
defparam n610_s51.ALU_MODE=1;
  ALU n610_s52 (
    .SUM(n610_53_SUM),
    .COUT(n610_64),
    .I0(i[8]),
    .I1(i_pivot[8]),
    .I3(GND),
    .CIN(n610_62) 
);
defparam n610_s52.ALU_MODE=1;
  ALU n610_s53 (
    .SUM(n610_54_SUM),
    .COUT(n610_66),
    .I0(i[9]),
    .I1(i_pivot[9]),
    .I3(GND),
    .CIN(n610_64) 
);
defparam n610_s53.ALU_MODE=1;
  ALU n610_s54 (
    .SUM(n610_55_SUM),
    .COUT(n610_68),
    .I0(i[10]),
    .I1(i_pivot[10]),
    .I3(GND),
    .CIN(n610_66) 
);
defparam n610_s54.ALU_MODE=1;
  ALU n610_s55 (
    .SUM(n610_56_SUM),
    .COUT(n610_70),
    .I0(i[11]),
    .I1(i_pivot[11]),
    .I3(GND),
    .CIN(n610_68) 
);
defparam n610_s55.ALU_MODE=1;
  ALU n610_s56 (
    .SUM(n610_57_SUM),
    .COUT(n610_72),
    .I0(i[12]),
    .I1(i_pivot[12]),
    .I3(GND),
    .CIN(n610_70) 
);
defparam n610_s56.ALU_MODE=1;
  ALU n610_s57 (
    .SUM(n610_58_SUM),
    .COUT(n610_74),
    .I0(i[13]),
    .I1(i_pivot[13]),
    .I3(GND),
    .CIN(n610_72) 
);
defparam n610_s57.ALU_MODE=1;
  ALU n610_s58 (
    .SUM(n610_59_SUM),
    .COUT(n610_76),
    .I0(i[14]),
    .I1(i_pivot[14]),
    .I3(GND),
    .CIN(n610_74) 
);
defparam n610_s58.ALU_MODE=1;
  ALU n610_s59 (
    .SUM(n610_60_SUM),
    .COUT(n610_78),
    .I0(i[15]),
    .I1(i_pivot[15]),
    .I3(GND),
    .CIN(n610_76) 
);
defparam n610_s59.ALU_MODE=1;
  ALU n610_s60 (
    .SUM(n610_61_SUM),
    .COUT(n610_80),
    .I0(i[16]),
    .I1(i_pivot[16]),
    .I3(GND),
    .CIN(n610_78) 
);
defparam n610_s60.ALU_MODE=1;
  ALU n610_s61 (
    .SUM(n610_62_SUM),
    .COUT(n610_82),
    .I0(i[17]),
    .I1(i_pivot[17]),
    .I3(GND),
    .CIN(n610_80) 
);
defparam n610_s61.ALU_MODE=1;
  ALU n610_s62 (
    .SUM(n610_63_SUM),
    .COUT(n610_84),
    .I0(i[18]),
    .I1(i_pivot[18]),
    .I3(GND),
    .CIN(n610_82) 
);
defparam n610_s62.ALU_MODE=1;
  ALU n610_s63 (
    .SUM(n610_64_SUM),
    .COUT(n610_86),
    .I0(i[19]),
    .I1(i_pivot[19]),
    .I3(GND),
    .CIN(n610_84) 
);
defparam n610_s63.ALU_MODE=1;
  ALU n610_s64 (
    .SUM(n610_65_SUM),
    .COUT(n610_88),
    .I0(i[20]),
    .I1(i_pivot[20]),
    .I3(GND),
    .CIN(n610_86) 
);
defparam n610_s64.ALU_MODE=1;
  ALU n611_s44 (
    .SUM(n611_45_SUM),
    .COUT(n611_48),
    .I0(VCC),
    .I1(samples_after_Z[0]),
    .I3(GND),
    .CIN(i_minus_i_pivot_reg[0]) 
);
defparam n611_s44.ALU_MODE=1;
  ALU n611_s45 (
    .SUM(n611_46_SUM),
    .COUT(n611_50),
    .I0(i_minus_i_pivot_reg[1]),
    .I1(samples_after_Z[1]),
    .I3(GND),
    .CIN(n611_48) 
);
defparam n611_s45.ALU_MODE=1;
  ALU n611_s46 (
    .SUM(n611_47_SUM),
    .COUT(n611_52),
    .I0(i_minus_i_pivot_reg[2]),
    .I1(samples_after_Z[2]),
    .I3(GND),
    .CIN(n611_50) 
);
defparam n611_s46.ALU_MODE=1;
  ALU n611_s47 (
    .SUM(n611_48_SUM),
    .COUT(n611_54),
    .I0(i_minus_i_pivot_reg[3]),
    .I1(samples_after_Z[3]),
    .I3(GND),
    .CIN(n611_52) 
);
defparam n611_s47.ALU_MODE=1;
  ALU n611_s48 (
    .SUM(n611_49_SUM),
    .COUT(n611_56),
    .I0(i_minus_i_pivot_reg[4]),
    .I1(samples_after_Z[4]),
    .I3(GND),
    .CIN(n611_54) 
);
defparam n611_s48.ALU_MODE=1;
  ALU n611_s49 (
    .SUM(n611_50_SUM),
    .COUT(n611_58),
    .I0(i_minus_i_pivot_reg[5]),
    .I1(samples_after_Z[5]),
    .I3(GND),
    .CIN(n611_56) 
);
defparam n611_s49.ALU_MODE=1;
  ALU n611_s50 (
    .SUM(n611_51_SUM),
    .COUT(n611_60),
    .I0(i_minus_i_pivot_reg[6]),
    .I1(samples_after_Z[6]),
    .I3(GND),
    .CIN(n611_58) 
);
defparam n611_s50.ALU_MODE=1;
  ALU n611_s51 (
    .SUM(n611_52_SUM),
    .COUT(n611_62),
    .I0(i_minus_i_pivot_reg[7]),
    .I1(samples_after_Z[7]),
    .I3(GND),
    .CIN(n611_60) 
);
defparam n611_s51.ALU_MODE=1;
  ALU n611_s52 (
    .SUM(n611_53_SUM),
    .COUT(n611_64),
    .I0(i_minus_i_pivot_reg[8]),
    .I1(samples_after_Z[8]),
    .I3(GND),
    .CIN(n611_62) 
);
defparam n611_s52.ALU_MODE=1;
  ALU n611_s53 (
    .SUM(n611_54_SUM),
    .COUT(n611_66),
    .I0(i_minus_i_pivot_reg[9]),
    .I1(samples_after_Z[9]),
    .I3(GND),
    .CIN(n611_64) 
);
defparam n611_s53.ALU_MODE=1;
  ALU n611_s54 (
    .SUM(n611_55_SUM),
    .COUT(n611_68),
    .I0(i_minus_i_pivot_reg[10]),
    .I1(samples_after_Z[10]),
    .I3(GND),
    .CIN(n611_66) 
);
defparam n611_s54.ALU_MODE=1;
  ALU n611_s55 (
    .SUM(n611_56_SUM),
    .COUT(n611_70),
    .I0(i_minus_i_pivot_reg[11]),
    .I1(samples_after_Z[11]),
    .I3(GND),
    .CIN(n611_68) 
);
defparam n611_s55.ALU_MODE=1;
  ALU n611_s56 (
    .SUM(n611_57_SUM),
    .COUT(n611_72),
    .I0(i_minus_i_pivot_reg[12]),
    .I1(samples_after_Z[12]),
    .I3(GND),
    .CIN(n611_70) 
);
defparam n611_s56.ALU_MODE=1;
  ALU n611_s57 (
    .SUM(n611_58_SUM),
    .COUT(n611_74),
    .I0(i_minus_i_pivot_reg[13]),
    .I1(samples_after_Z[13]),
    .I3(GND),
    .CIN(n611_72) 
);
defparam n611_s57.ALU_MODE=1;
  ALU n611_s58 (
    .SUM(n611_59_SUM),
    .COUT(n611_76),
    .I0(i_minus_i_pivot_reg[14]),
    .I1(samples_after_Z[14]),
    .I3(GND),
    .CIN(n611_74) 
);
defparam n611_s58.ALU_MODE=1;
  ALU n611_s59 (
    .SUM(n611_60_SUM),
    .COUT(n611_78),
    .I0(i_minus_i_pivot_reg[15]),
    .I1(samples_after_Z[15]),
    .I3(GND),
    .CIN(n611_76) 
);
defparam n611_s59.ALU_MODE=1;
  ALU n611_s60 (
    .SUM(n611_61_SUM),
    .COUT(n611_80),
    .I0(i_minus_i_pivot_reg[16]),
    .I1(samples_after_Z[16]),
    .I3(GND),
    .CIN(n611_78) 
);
defparam n611_s60.ALU_MODE=1;
  ALU n611_s61 (
    .SUM(n611_62_SUM),
    .COUT(n611_82),
    .I0(i_minus_i_pivot_reg[17]),
    .I1(samples_after_Z[17]),
    .I3(GND),
    .CIN(n611_80) 
);
defparam n611_s61.ALU_MODE=1;
  ALU n611_s62 (
    .SUM(n611_63_SUM),
    .COUT(n611_84),
    .I0(i_minus_i_pivot_reg[18]),
    .I1(samples_after_Z[18]),
    .I3(GND),
    .CIN(n611_82) 
);
defparam n611_s62.ALU_MODE=1;
  ALU n611_s63 (
    .SUM(n611_64_SUM),
    .COUT(n611_86),
    .I0(i_minus_i_pivot_reg[19]),
    .I1(samples_after_Z[19]),
    .I3(GND),
    .CIN(n611_84) 
);
defparam n611_s63.ALU_MODE=1;
  ALU n611_s64 (
    .SUM(n611_65_SUM),
    .COUT(n611_88),
    .I0(i_minus_i_pivot_reg[20]),
    .I1(samples_after_Z[20]),
    .I3(GND),
    .CIN(n611_86) 
);
defparam n611_s64.ALU_MODE=1;
  ALU n611_s65 (
    .SUM(n611_66_SUM),
    .COUT(n611_90),
    .I0(i_minus_i_pivot_reg[21]),
    .I1(samples_after_Z[21]),
    .I3(GND),
    .CIN(n611_88) 
);
defparam n611_s65.ALU_MODE=1;
  ALU n613_s44 (
    .SUM(n613_45_SUM),
    .COUT(n613_48),
    .I0(VCC),
    .I1(samples_after_adjusted[0]),
    .I3(GND),
    .CIN(i[0]) 
);
defparam n613_s44.ALU_MODE=1;
  ALU n613_s45 (
    .SUM(n613_46_SUM),
    .COUT(n613_50),
    .I0(i[1]),
    .I1(samples_after_adjusted[1]),
    .I3(GND),
    .CIN(n613_48) 
);
defparam n613_s45.ALU_MODE=1;
  ALU n613_s46 (
    .SUM(n613_47_SUM),
    .COUT(n613_52),
    .I0(i[2]),
    .I1(samples_after_adjusted[2]),
    .I3(GND),
    .CIN(n613_50) 
);
defparam n613_s46.ALU_MODE=1;
  ALU n613_s47 (
    .SUM(n613_48_SUM),
    .COUT(n613_54),
    .I0(i[3]),
    .I1(samples_after_adjusted[3]),
    .I3(GND),
    .CIN(n613_52) 
);
defparam n613_s47.ALU_MODE=1;
  ALU n613_s48 (
    .SUM(n613_49_SUM),
    .COUT(n613_56),
    .I0(i[4]),
    .I1(samples_after_adjusted[4]),
    .I3(GND),
    .CIN(n613_54) 
);
defparam n613_s48.ALU_MODE=1;
  ALU n613_s49 (
    .SUM(n613_50_SUM),
    .COUT(n613_58),
    .I0(i[5]),
    .I1(samples_after_adjusted[5]),
    .I3(GND),
    .CIN(n613_56) 
);
defparam n613_s49.ALU_MODE=1;
  ALU n613_s50 (
    .SUM(n613_51_SUM),
    .COUT(n613_60),
    .I0(i[6]),
    .I1(samples_after_adjusted[6]),
    .I3(GND),
    .CIN(n613_58) 
);
defparam n613_s50.ALU_MODE=1;
  ALU n613_s51 (
    .SUM(n613_52_SUM),
    .COUT(n613_62),
    .I0(i[7]),
    .I1(samples_after_adjusted[7]),
    .I3(GND),
    .CIN(n613_60) 
);
defparam n613_s51.ALU_MODE=1;
  ALU n613_s52 (
    .SUM(n613_53_SUM),
    .COUT(n613_64),
    .I0(i[8]),
    .I1(samples_after_adjusted[8]),
    .I3(GND),
    .CIN(n613_62) 
);
defparam n613_s52.ALU_MODE=1;
  ALU n613_s53 (
    .SUM(n613_54_SUM),
    .COUT(n613_66),
    .I0(i[9]),
    .I1(samples_after_adjusted[9]),
    .I3(GND),
    .CIN(n613_64) 
);
defparam n613_s53.ALU_MODE=1;
  ALU n613_s54 (
    .SUM(n613_55_SUM),
    .COUT(n613_68),
    .I0(i[10]),
    .I1(samples_after_adjusted[10]),
    .I3(GND),
    .CIN(n613_66) 
);
defparam n613_s54.ALU_MODE=1;
  ALU n613_s55 (
    .SUM(n613_56_SUM),
    .COUT(n613_70),
    .I0(i[11]),
    .I1(samples_after_adjusted[11]),
    .I3(GND),
    .CIN(n613_68) 
);
defparam n613_s55.ALU_MODE=1;
  ALU n613_s56 (
    .SUM(n613_57_SUM),
    .COUT(n613_72),
    .I0(i[12]),
    .I1(samples_after_adjusted[12]),
    .I3(GND),
    .CIN(n613_70) 
);
defparam n613_s56.ALU_MODE=1;
  ALU n613_s57 (
    .SUM(n613_58_SUM),
    .COUT(n613_74),
    .I0(i[13]),
    .I1(samples_after_adjusted[13]),
    .I3(GND),
    .CIN(n613_72) 
);
defparam n613_s57.ALU_MODE=1;
  ALU n613_s58 (
    .SUM(n613_59_SUM),
    .COUT(n613_76),
    .I0(i[14]),
    .I1(samples_after_adjusted[14]),
    .I3(GND),
    .CIN(n613_74) 
);
defparam n613_s58.ALU_MODE=1;
  ALU n613_s59 (
    .SUM(n613_60_SUM),
    .COUT(n613_78),
    .I0(i[15]),
    .I1(samples_after_adjusted[15]),
    .I3(GND),
    .CIN(n613_76) 
);
defparam n613_s59.ALU_MODE=1;
  ALU n613_s60 (
    .SUM(n613_61_SUM),
    .COUT(n613_80),
    .I0(i[16]),
    .I1(samples_after_adjusted[16]),
    .I3(GND),
    .CIN(n613_78) 
);
defparam n613_s60.ALU_MODE=1;
  ALU n613_s61 (
    .SUM(n613_62_SUM),
    .COUT(n613_82),
    .I0(i[17]),
    .I1(samples_after_adjusted[17]),
    .I3(GND),
    .CIN(n613_80) 
);
defparam n613_s61.ALU_MODE=1;
  ALU n613_s62 (
    .SUM(n613_63_SUM),
    .COUT(n613_84),
    .I0(i[18]),
    .I1(samples_after_adjusted[18]),
    .I3(GND),
    .CIN(n613_82) 
);
defparam n613_s62.ALU_MODE=1;
  ALU n613_s63 (
    .SUM(n613_64_SUM),
    .COUT(n613_86),
    .I0(i[19]),
    .I1(samples_after_adjusted[19]),
    .I3(GND),
    .CIN(n613_84) 
);
defparam n613_s63.ALU_MODE=1;
  ALU n613_s64 (
    .SUM(n613_65_SUM),
    .COUT(n613_88),
    .I0(i[20]),
    .I1(samples_after_adjusted[20]),
    .I3(GND),
    .CIN(n613_86) 
);
defparam n613_s64.ALU_MODE=1;
  ALU n613_s65 (
    .SUM(n613_66_SUM),
    .COUT(n613_90),
    .I0(i[21]),
    .I1(samples_after_adjusted[21]),
    .I3(GND),
    .CIN(n613_88) 
);
defparam n613_s65.ALU_MODE=1;
  ALU i_minus_i_pivot_0_s (
    .SUM(i_minus_i_pivot[0]),
    .COUT(i_minus_i_pivot_0_3),
    .I0(i[0]),
    .I1(i_pivot[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam i_minus_i_pivot_0_s.ALU_MODE=1;
  ALU i_minus_i_pivot_1_s (
    .SUM(i_minus_i_pivot[1]),
    .COUT(i_minus_i_pivot_1_3),
    .I0(i[1]),
    .I1(i_pivot[1]),
    .I3(GND),
    .CIN(i_minus_i_pivot_0_3) 
);
defparam i_minus_i_pivot_1_s.ALU_MODE=1;
  ALU i_minus_i_pivot_2_s (
    .SUM(i_minus_i_pivot[2]),
    .COUT(i_minus_i_pivot_2_3),
    .I0(i[2]),
    .I1(i_pivot[2]),
    .I3(GND),
    .CIN(i_minus_i_pivot_1_3) 
);
defparam i_minus_i_pivot_2_s.ALU_MODE=1;
  ALU i_minus_i_pivot_3_s (
    .SUM(i_minus_i_pivot[3]),
    .COUT(i_minus_i_pivot_3_3),
    .I0(i[3]),
    .I1(i_pivot[3]),
    .I3(GND),
    .CIN(i_minus_i_pivot_2_3) 
);
defparam i_minus_i_pivot_3_s.ALU_MODE=1;
  ALU i_minus_i_pivot_4_s (
    .SUM(i_minus_i_pivot[4]),
    .COUT(i_minus_i_pivot_4_3),
    .I0(i[4]),
    .I1(i_pivot[4]),
    .I3(GND),
    .CIN(i_minus_i_pivot_3_3) 
);
defparam i_minus_i_pivot_4_s.ALU_MODE=1;
  ALU i_minus_i_pivot_5_s (
    .SUM(i_minus_i_pivot[5]),
    .COUT(i_minus_i_pivot_5_3),
    .I0(i[5]),
    .I1(i_pivot[5]),
    .I3(GND),
    .CIN(i_minus_i_pivot_4_3) 
);
defparam i_minus_i_pivot_5_s.ALU_MODE=1;
  ALU i_minus_i_pivot_6_s (
    .SUM(i_minus_i_pivot[6]),
    .COUT(i_minus_i_pivot_6_3),
    .I0(i[6]),
    .I1(i_pivot[6]),
    .I3(GND),
    .CIN(i_minus_i_pivot_5_3) 
);
defparam i_minus_i_pivot_6_s.ALU_MODE=1;
  ALU i_minus_i_pivot_7_s (
    .SUM(i_minus_i_pivot[7]),
    .COUT(i_minus_i_pivot_7_3),
    .I0(i[7]),
    .I1(i_pivot[7]),
    .I3(GND),
    .CIN(i_minus_i_pivot_6_3) 
);
defparam i_minus_i_pivot_7_s.ALU_MODE=1;
  ALU i_minus_i_pivot_8_s (
    .SUM(i_minus_i_pivot[8]),
    .COUT(i_minus_i_pivot_8_3),
    .I0(i[8]),
    .I1(i_pivot[8]),
    .I3(GND),
    .CIN(i_minus_i_pivot_7_3) 
);
defparam i_minus_i_pivot_8_s.ALU_MODE=1;
  ALU i_minus_i_pivot_9_s (
    .SUM(i_minus_i_pivot[9]),
    .COUT(i_minus_i_pivot_9_3),
    .I0(i[9]),
    .I1(i_pivot[9]),
    .I3(GND),
    .CIN(i_minus_i_pivot_8_3) 
);
defparam i_minus_i_pivot_9_s.ALU_MODE=1;
  ALU i_minus_i_pivot_10_s (
    .SUM(i_minus_i_pivot[10]),
    .COUT(i_minus_i_pivot_10_3),
    .I0(i[10]),
    .I1(i_pivot[10]),
    .I3(GND),
    .CIN(i_minus_i_pivot_9_3) 
);
defparam i_minus_i_pivot_10_s.ALU_MODE=1;
  ALU i_minus_i_pivot_11_s (
    .SUM(i_minus_i_pivot[11]),
    .COUT(i_minus_i_pivot_11_3),
    .I0(i[11]),
    .I1(i_pivot[11]),
    .I3(GND),
    .CIN(i_minus_i_pivot_10_3) 
);
defparam i_minus_i_pivot_11_s.ALU_MODE=1;
  ALU i_minus_i_pivot_12_s (
    .SUM(i_minus_i_pivot[12]),
    .COUT(i_minus_i_pivot_12_3),
    .I0(i[12]),
    .I1(i_pivot[12]),
    .I3(GND),
    .CIN(i_minus_i_pivot_11_3) 
);
defparam i_minus_i_pivot_12_s.ALU_MODE=1;
  ALU i_minus_i_pivot_13_s (
    .SUM(i_minus_i_pivot[13]),
    .COUT(i_minus_i_pivot_13_3),
    .I0(i[13]),
    .I1(i_pivot[13]),
    .I3(GND),
    .CIN(i_minus_i_pivot_12_3) 
);
defparam i_minus_i_pivot_13_s.ALU_MODE=1;
  ALU i_minus_i_pivot_14_s (
    .SUM(i_minus_i_pivot[14]),
    .COUT(i_minus_i_pivot_14_3),
    .I0(i[14]),
    .I1(i_pivot[14]),
    .I3(GND),
    .CIN(i_minus_i_pivot_13_3) 
);
defparam i_minus_i_pivot_14_s.ALU_MODE=1;
  ALU i_minus_i_pivot_15_s (
    .SUM(i_minus_i_pivot[15]),
    .COUT(i_minus_i_pivot_15_3),
    .I0(i[15]),
    .I1(i_pivot[15]),
    .I3(GND),
    .CIN(i_minus_i_pivot_14_3) 
);
defparam i_minus_i_pivot_15_s.ALU_MODE=1;
  ALU i_minus_i_pivot_16_s (
    .SUM(i_minus_i_pivot[16]),
    .COUT(i_minus_i_pivot_16_3),
    .I0(i[16]),
    .I1(i_pivot[16]),
    .I3(GND),
    .CIN(i_minus_i_pivot_15_3) 
);
defparam i_minus_i_pivot_16_s.ALU_MODE=1;
  ALU i_minus_i_pivot_17_s (
    .SUM(i_minus_i_pivot[17]),
    .COUT(i_minus_i_pivot_17_3),
    .I0(i[17]),
    .I1(i_pivot[17]),
    .I3(GND),
    .CIN(i_minus_i_pivot_16_3) 
);
defparam i_minus_i_pivot_17_s.ALU_MODE=1;
  ALU i_minus_i_pivot_18_s (
    .SUM(i_minus_i_pivot[18]),
    .COUT(i_minus_i_pivot_18_3),
    .I0(i[18]),
    .I1(i_pivot[18]),
    .I3(GND),
    .CIN(i_minus_i_pivot_17_3) 
);
defparam i_minus_i_pivot_18_s.ALU_MODE=1;
  ALU i_minus_i_pivot_19_s (
    .SUM(i_minus_i_pivot[19]),
    .COUT(i_minus_i_pivot_19_3),
    .I0(i[19]),
    .I1(i_pivot[19]),
    .I3(GND),
    .CIN(i_minus_i_pivot_18_3) 
);
defparam i_minus_i_pivot_19_s.ALU_MODE=1;
  ALU i_minus_i_pivot_20_s (
    .SUM(i_minus_i_pivot[20]),
    .COUT(i_minus_i_pivot_20_3),
    .I0(i[20]),
    .I1(i_pivot[20]),
    .I3(GND),
    .CIN(i_minus_i_pivot_19_3) 
);
defparam i_minus_i_pivot_20_s.ALU_MODE=1;
  ALU n448_s (
    .SUM(n448_2),
    .COUT(n448_3),
    .I0(i[0]),
    .I1(samples_before_Z[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n448_s.ALU_MODE=1;
  ALU n447_s (
    .SUM(n447_2),
    .COUT(n447_3),
    .I0(i[1]),
    .I1(samples_before_Z[1]),
    .I3(GND),
    .CIN(n448_3) 
);
defparam n447_s.ALU_MODE=1;
  ALU n446_s (
    .SUM(n446_2),
    .COUT(n446_3),
    .I0(i[2]),
    .I1(samples_before_Z[2]),
    .I3(GND),
    .CIN(n447_3) 
);
defparam n446_s.ALU_MODE=1;
  ALU n445_s (
    .SUM(n445_2),
    .COUT(n445_3),
    .I0(i[3]),
    .I1(samples_before_Z[3]),
    .I3(GND),
    .CIN(n446_3) 
);
defparam n445_s.ALU_MODE=1;
  ALU n444_s (
    .SUM(n444_2),
    .COUT(n444_3),
    .I0(i[4]),
    .I1(samples_before_Z[4]),
    .I3(GND),
    .CIN(n445_3) 
);
defparam n444_s.ALU_MODE=1;
  ALU n443_s (
    .SUM(n443_2),
    .COUT(n443_3),
    .I0(i[5]),
    .I1(samples_before_Z[5]),
    .I3(GND),
    .CIN(n444_3) 
);
defparam n443_s.ALU_MODE=1;
  ALU n442_s (
    .SUM(n442_2),
    .COUT(n442_3),
    .I0(i[6]),
    .I1(samples_before_Z[6]),
    .I3(GND),
    .CIN(n443_3) 
);
defparam n442_s.ALU_MODE=1;
  ALU n441_s (
    .SUM(n441_2),
    .COUT(n441_3),
    .I0(i[7]),
    .I1(samples_before_Z[7]),
    .I3(GND),
    .CIN(n442_3) 
);
defparam n441_s.ALU_MODE=1;
  ALU n440_s (
    .SUM(n440_2),
    .COUT(n440_3),
    .I0(i[8]),
    .I1(samples_before_Z[8]),
    .I3(GND),
    .CIN(n441_3) 
);
defparam n440_s.ALU_MODE=1;
  ALU n439_s (
    .SUM(n439_2),
    .COUT(n439_3),
    .I0(i[9]),
    .I1(samples_before_Z[9]),
    .I3(GND),
    .CIN(n440_3) 
);
defparam n439_s.ALU_MODE=1;
  ALU n438_s (
    .SUM(n438_2),
    .COUT(n438_3),
    .I0(i[10]),
    .I1(samples_before_Z[10]),
    .I3(GND),
    .CIN(n439_3) 
);
defparam n438_s.ALU_MODE=1;
  ALU n437_s (
    .SUM(n437_2),
    .COUT(n437_3),
    .I0(i[11]),
    .I1(samples_before_Z[11]),
    .I3(GND),
    .CIN(n438_3) 
);
defparam n437_s.ALU_MODE=1;
  ALU n436_s (
    .SUM(n436_2),
    .COUT(n436_3),
    .I0(i[12]),
    .I1(samples_before_Z[12]),
    .I3(GND),
    .CIN(n437_3) 
);
defparam n436_s.ALU_MODE=1;
  ALU n435_s (
    .SUM(n435_2),
    .COUT(n435_3),
    .I0(i[13]),
    .I1(samples_before_Z[13]),
    .I3(GND),
    .CIN(n436_3) 
);
defparam n435_s.ALU_MODE=1;
  ALU n434_s (
    .SUM(n434_2),
    .COUT(n434_3),
    .I0(i[14]),
    .I1(samples_before_Z[14]),
    .I3(GND),
    .CIN(n435_3) 
);
defparam n434_s.ALU_MODE=1;
  ALU n433_s (
    .SUM(n433_2),
    .COUT(n433_3),
    .I0(i[15]),
    .I1(samples_before_Z[15]),
    .I3(GND),
    .CIN(n434_3) 
);
defparam n433_s.ALU_MODE=1;
  ALU n432_s (
    .SUM(n432_2),
    .COUT(n432_3),
    .I0(i[16]),
    .I1(samples_before_Z[16]),
    .I3(GND),
    .CIN(n433_3) 
);
defparam n432_s.ALU_MODE=1;
  ALU n431_s (
    .SUM(n431_2),
    .COUT(n431_3),
    .I0(i[17]),
    .I1(samples_before_Z[17]),
    .I3(GND),
    .CIN(n432_3) 
);
defparam n431_s.ALU_MODE=1;
  ALU n430_s (
    .SUM(n430_2),
    .COUT(n430_3),
    .I0(i[18]),
    .I1(samples_before_Z[18]),
    .I3(GND),
    .CIN(n431_3) 
);
defparam n430_s.ALU_MODE=1;
  ALU n429_s (
    .SUM(n429_2),
    .COUT(n429_3),
    .I0(i[19]),
    .I1(samples_before_Z[19]),
    .I3(GND),
    .CIN(n430_3) 
);
defparam n429_s.ALU_MODE=1;
  ALU n428_s (
    .SUM(n428_2),
    .COUT(n428_3),
    .I0(i[20]),
    .I1(samples_before_Z[20]),
    .I3(GND),
    .CIN(n429_3) 
);
defparam n428_s.ALU_MODE=1;
  ALU n427_s (
    .SUM(n427_2),
    .COUT(n427_0_COUT),
    .I0(i[21]),
    .I1(samples_before_Z[21]),
    .I3(GND),
    .CIN(n428_3) 
);
defparam n427_s.ALU_MODE=1;
  ALU n607_s (
    .SUM(n607_2),
    .COUT(n607_3),
    .I0(samples_after_Z[0]),
    .I1(i_pivot[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n607_s.ALU_MODE=0;
  ALU n606_s (
    .SUM(n606_2),
    .COUT(n606_3),
    .I0(samples_after_Z[1]),
    .I1(i_pivot[1]),
    .I3(GND),
    .CIN(n607_3) 
);
defparam n606_s.ALU_MODE=0;
  ALU n605_s (
    .SUM(n605_2),
    .COUT(n605_3),
    .I0(samples_after_Z[2]),
    .I1(i_pivot[2]),
    .I3(GND),
    .CIN(n606_3) 
);
defparam n605_s.ALU_MODE=0;
  ALU n604_s (
    .SUM(n604_2),
    .COUT(n604_3),
    .I0(samples_after_Z[3]),
    .I1(i_pivot[3]),
    .I3(GND),
    .CIN(n605_3) 
);
defparam n604_s.ALU_MODE=0;
  ALU n603_s (
    .SUM(n603_2),
    .COUT(n603_3),
    .I0(samples_after_Z[4]),
    .I1(i_pivot[4]),
    .I3(GND),
    .CIN(n604_3) 
);
defparam n603_s.ALU_MODE=0;
  ALU n602_s (
    .SUM(n602_2),
    .COUT(n602_3),
    .I0(samples_after_Z[5]),
    .I1(i_pivot[5]),
    .I3(GND),
    .CIN(n603_3) 
);
defparam n602_s.ALU_MODE=0;
  ALU n601_s (
    .SUM(n601_2),
    .COUT(n601_3),
    .I0(samples_after_Z[6]),
    .I1(i_pivot[6]),
    .I3(GND),
    .CIN(n602_3) 
);
defparam n601_s.ALU_MODE=0;
  ALU n600_s (
    .SUM(n600_2),
    .COUT(n600_3),
    .I0(samples_after_Z[7]),
    .I1(i_pivot[7]),
    .I3(GND),
    .CIN(n601_3) 
);
defparam n600_s.ALU_MODE=0;
  ALU n599_s (
    .SUM(n599_2),
    .COUT(n599_3),
    .I0(samples_after_Z[8]),
    .I1(i_pivot[8]),
    .I3(GND),
    .CIN(n600_3) 
);
defparam n599_s.ALU_MODE=0;
  ALU n598_s (
    .SUM(n598_2),
    .COUT(n598_3),
    .I0(samples_after_Z[9]),
    .I1(i_pivot[9]),
    .I3(GND),
    .CIN(n599_3) 
);
defparam n598_s.ALU_MODE=0;
  ALU n597_s (
    .SUM(n597_2),
    .COUT(n597_3),
    .I0(samples_after_Z[10]),
    .I1(i_pivot[10]),
    .I3(GND),
    .CIN(n598_3) 
);
defparam n597_s.ALU_MODE=0;
  ALU n596_s (
    .SUM(n596_2),
    .COUT(n596_3),
    .I0(samples_after_Z[11]),
    .I1(i_pivot[11]),
    .I3(GND),
    .CIN(n597_3) 
);
defparam n596_s.ALU_MODE=0;
  ALU n595_s (
    .SUM(n595_2),
    .COUT(n595_3),
    .I0(samples_after_Z[12]),
    .I1(i_pivot[12]),
    .I3(GND),
    .CIN(n596_3) 
);
defparam n595_s.ALU_MODE=0;
  ALU n594_s (
    .SUM(n594_2),
    .COUT(n594_3),
    .I0(samples_after_Z[13]),
    .I1(i_pivot[13]),
    .I3(GND),
    .CIN(n595_3) 
);
defparam n594_s.ALU_MODE=0;
  ALU n593_s (
    .SUM(n593_2),
    .COUT(n593_3),
    .I0(samples_after_Z[14]),
    .I1(i_pivot[14]),
    .I3(GND),
    .CIN(n594_3) 
);
defparam n593_s.ALU_MODE=0;
  ALU n592_s (
    .SUM(n592_2),
    .COUT(n592_3),
    .I0(samples_after_Z[15]),
    .I1(i_pivot[15]),
    .I3(GND),
    .CIN(n593_3) 
);
defparam n592_s.ALU_MODE=0;
  ALU n591_s (
    .SUM(n591_2),
    .COUT(n591_3),
    .I0(samples_after_Z[16]),
    .I1(i_pivot[16]),
    .I3(GND),
    .CIN(n592_3) 
);
defparam n591_s.ALU_MODE=0;
  ALU n590_s (
    .SUM(n590_2),
    .COUT(n590_3),
    .I0(samples_after_Z[17]),
    .I1(i_pivot[17]),
    .I3(GND),
    .CIN(n591_3) 
);
defparam n590_s.ALU_MODE=0;
  ALU n589_s (
    .SUM(n589_2),
    .COUT(n589_3),
    .I0(samples_after_Z[18]),
    .I1(i_pivot[18]),
    .I3(GND),
    .CIN(n590_3) 
);
defparam n589_s.ALU_MODE=0;
  ALU n588_s (
    .SUM(n588_2),
    .COUT(n588_3),
    .I0(samples_after_Z[19]),
    .I1(i_pivot[19]),
    .I3(GND),
    .CIN(n589_3) 
);
defparam n588_s.ALU_MODE=0;
  ALU n587_s (
    .SUM(n587_2),
    .COUT(n587_3),
    .I0(samples_after_Z[20]),
    .I1(i_pivot[20]),
    .I3(GND),
    .CIN(n588_3) 
);
defparam n587_s.ALU_MODE=0;
  INV n245_s2 (
    .O(n245_5),
    .I(d_flag_acq) 
);
  INV start_acquisition_s3 (
    .O(start_acquisition_7),
    .I(flag_acq_Z) 
);
  INV next_step_s3 (
    .O(next_step_7),
    .I(ended) 
);
  INV n243_s2 (
    .O(n243_5),
    .I(d_com_start) 
);
  INV quad_start_mcu_s3 (
    .O(quad_start_mcu_7),
    .I(com_start) 
);
  gowin_rpll clk2 (
    .sys_clk_d(sys_clk_d),
    .clk_PSRAM(clk_PSRAM),
    .clk_ADC_d(clk_ADC_d)
);
  psram initialize (
    .clk_PSRAM(clk_PSRAM),
    .quad_start_mcu(quad_start_mcu),
    .burst_mode(burst_mode),
    .fifo_empty(fifo_empty),
    .address(address[22:1]),
    .data_in_0(data_in[0]),
    .data_in_1(data_in[1]),
    .data_in_2(data_in[2]),
    .data_in_3(data_in[3]),
    .data_in_4(data_in[4]),
    .data_in_5(data_in[5]),
    .data_in_6(data_in[6]),
    .data_in_7(data_in[7]),
    .data_in_8(data_in[8]),
    .data_in_9(data_in[9]),
    .data_in_10(data_in[10]),
    .data_in_11(data_in[11]),
    .data_in_14(data_in[14]),
    .data_in_15(data_in[15]),
    .mem_sio_in(mem_sio_in[3:0]),
    .read_write(read_write[1:0]),
    .qpi_on_Z(qpi_on_Z),
    .mem_clk_enabled_d(mem_clk_enabled_d),
    .fifo_rd_Z(fifo_rd_Z),
    .prev_ended(prev_ended),
    .ended(ended),
    .mem_ce_d(mem_ce_d),
    .n28_6(n28_6),
    .n27_6(n27_6),
    .n26_6(n26_6),
    .mem_sio_0_12(mem_sio_0_12),
    .n29_8(n29_8),
    .endcommand_4(endcommand_4),
    .data_out_Z(data_out_Z[15:0])
);
  uart UART1 (
    .uart_rx_d(uart_rx_d),
    .clk_PSRAM(clk_PSRAM),
    .send_uart(send_uart),
    .read(read[15:0]),
    .flag_debug_Z(flag_debug_Z),
    .flag_acq_Z(flag_acq_Z),
    .UART_finished(UART_finished),
    .uart_tx_d(uart_tx_d),
    .samples_after_Z(samples_after_Z[21:0]),
    .samples_before_Z(samples_before_Z[21:0])
);
  ping_pong_buffer PP_post_process (
    .write_clk_PP(write_clk_PP),
    .clk_PSRAM(clk_PSRAM),
    .rst_PP(rst_PP),
    .read_clk_PP(read_clk_PP),
    .en_read_PP(en_read_PP),
    .en_write_PP(en_write_PP),
    .data_out_Z(data_out_Z[15:0]),
    .stop_PP_Z(stop_PP_Z),
    .read_cmp_Z(read_cmp_Z),
    .read_PP_0_4(read_PP_0_4),
    .read_PP_1_3(read_PP_1_3),
    .read_PP_2_3(read_PP_2_3),
    .read_PP_3_3(read_PP_3_3),
    .read_PP_4_3(read_PP_4_3),
    .read_PP_5_3(read_PP_5_3),
    .read_PP_6_3(read_PP_6_3),
    .read_PP_7_3(read_PP_7_3),
    .read_PP_8_3(read_PP_8_3),
    .read_PP_9_3(read_PP_9_3),
    .read_PP_10_3(read_PP_10_3),
    .read_PP_11_3(read_PP_11_3),
    .read_PP_12_3(read_PP_12_3),
    .read_PP_13_3(read_PP_13_3),
    .read_PP_14_3(read_PP_14_3),
    .read_PP_15_3(read_PP_15_3),
    .read_PP_0_12(read_PP_0_12),
    .n128_3(n128_3),
    .n129_3(n129_3),
    .n130_3(n130_3),
    .n131_3(n131_3),
    .n132_3(n132_3),
    .n133_3(n133_3),
    .n134_3(n134_3),
    .n135_3(n135_3),
    .n136_3(n136_3),
    .n137_3(n137_3),
    .n138_3(n138_3),
    .n139_3(n139_3),
    .n140_3(n140_3),
    .n141_3(n141_3),
    .n142_3(n142_3),
    .n143_3(n143_3),
    .n521_4(n521_4),
    .read_pointer_7_10(read_pointer_7_10),
    .read_pointer_7_11(read_pointer_7_11)
);
  adc_module ADC_submodule (
    .clk_PSRAM(clk_PSRAM),
    .clk_ADC_d(clk_ADC_d),
    .adc_enable(adc_enable),
    .adc_out_d(adc_out_d[11:0]),
    .fifo_wr(fifo_wr),
    .adc_data_Z(adc_data_Z[11:0])
);
  fifo_adc fifo_inst (
    .clk_PSRAM(clk_PSRAM),
    .fifo_wr(fifo_wr),
    .fifo_rd_Z(fifo_rd_Z),
    .adc_data_Z(adc_data_Z[11:0]),
    .fifo_empty(fifo_empty),
    .debug_d(debug_d),
    .fifo_out(fifo_out[11:0])
);
  sync_debouncer debuttonA (
    .clk_PSRAM(clk_PSRAM),
    .buttonA_d(buttonA_d),
    .buttonA_debounced(buttonA_debounced)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* TOP */
