Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Oct 26 10:23:35 2023
| Host         : ECE419-GV259R3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Lab04_top_control_sets_placed.rpt
| Design       : Lab04_top
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    27 |
|    Minimum number of control sets                        |    27 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   108 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    27 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              67 |           35 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             129 |           40 |
| Yes          | No                    | No                     |              33 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              79 |           24 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+-----------------------------------------------+-----------------------------------+------------------+----------------+--------------+
|        Clock Signal       |                 Enable Signal                 |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------+-----------------------------------------------+-----------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG            | rst_IBUF                                      | U_TSCTL/Inst_TWICtl/int_Rst0      |                1 |              1 |         1.00 |
|  U_sevseg/U_CT/q_reg[2]_1 |                                               |                                   |                1 |              1 |         1.00 |
|  U_pisplaySwitch/sw1_0    |                                               |                                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG            | U_clock/min_pulse/enb_m1                      | U_clock/U_min1/q[3]_i_1__2_n_0    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG            | U_clock/min_pulse/E[0]                        | U_clock/U_min0/q[3]_i_1__1_n_0    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG            | U_startSwitch/E[0]                            | U_pisplaySwitch/q[3]_i_1_n_0      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG            | U_sevseg/U_ENB/E[0]                           | U_sevseg/U_CT/q[3]_i_1__4_n_0     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG            | U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0 |                                   |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG            | U_TSCTL/retryCnt[3]_i_2_n_0                   | U_TSCTL/retryCnt[3]_i_1_n_0       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG            | U_clock/U_sec0/enb_s1                         | U_clock/U_sec1/q[3]_i_1__3_n_0    |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG            | U_clock/U_per/E[0]                            | U_clock/U_sec0/q[3]_i_1__0_n_0    |                1 |              4 |         4.00 |
|  U_pisplaySwitch/sw1_3[0] |                                               |                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG            |                                               | U_TSCTL/Inst_TWICtl/busFreeCnt0_1 |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG            | U_TSCTL/Inst_TWICtl/ERR_O_reg_0               |                                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG            | U_TSCTL/Inst_TWICtl/dataByte[7]_i_1_n_0       |                                   |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG            | U_TSCTL/Inst_TWICtl/sclCnt[7]_i_2_n_0         | U_TSCTL/Inst_TWICtl/sclCnt0_0     |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG            |                                               | rst_IBUF                          |                8 |             13 |         1.62 |
|  clk_IBUF_BUFG            | U_TSCTL/Inst_TWICtl/E[0]                      |                                   |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG            |                                               | U_sevseg/U_ENB/q[0]_i_1__4_n_0    |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG            |                                               | U_TSCTL/clear                     |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG            |                                               | U_TSCTL/Inst_TWICtl/timeOutCnt0   |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG            | U_clock/hr/sel                                | U_clock/hr/pb_edge                |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG            | U_clock/min/count[0]_i_2__0_n_0               | U_clock/min/pb_edge               |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG            |                                               |                                   |               16 |             26 |         1.62 |
|  clk_IBUF_BUFG            |                                               | U_startSwitch/q[0]_i_1__5_n_0     |                7 |             27 |         3.86 |
|  clk_IBUF_BUFG            |                                               | U_clock/U_per/q[0]_i_1_n_0        |                7 |             27 |         3.86 |
|  d0_disp__0_BUFG          |                                               |                                   |               16 |             35 |         2.19 |
+---------------------------+-----------------------------------------------+-----------------------------------+------------------+----------------+--------------+


