comp REG {
  in {
    write_en;
    write_data;
  }
  out {
    data;
  }
  trigger {
    clk;
    reset;
  }
  impl {
    sync(clk) store = new multiplex {
      adr = reset;
      val = [ `0, new multiplex {
        adr = write_en;
        val = [write_data, ^store];
      }.out ];
    }.out;
    data = ^store;
  }
}
