// Seed: 315920652
module module_0 (
    input wire id_0,
    input supply1 id_1,
    output tri1 id_2,
    input wire id_3,
    input uwire id_4,
    output tri0 id_5,
    input supply1 id_6,
    input wor id_7,
    input tri1 id_8,
    output tri1 id_9,
    output wor id_10,
    output wor id_11,
    input uwire id_12,
    output tri1 id_13,
    output supply1 id_14,
    input wor id_15,
    output wor id_16,
    input supply0 id_17,
    input wire id_18,
    output wor id_19,
    output tri0 id_20,
    input tri1 id_21,
    input tri id_22,
    input wor id_23,
    input tri1 id_24,
    input tri0 id_25,
    output uwire id_26,
    input tri1 id_27,
    input wand id_28
);
endmodule
module module_1 #(
    parameter id_2 = 32'd17,
    parameter id_3 = 32'd92,
    parameter id_5 = 32'd52
) (
    input tri0 id_0,
    input tri id_1,
    input wor _id_2,
    input supply1 _id_3,
    input uwire id_4,
    input tri _id_5,
    output wand id_6,
    output tri0 id_7
);
  logic [id_2 : id_2  +  id_3] id_9;
  ;
  assign id_9 = id_9;
  wire [1 'h0 : id_5] id_10;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_7,
      id_0,
      id_4,
      id_7,
      id_1,
      id_1,
      id_0,
      id_7,
      id_6,
      id_6,
      id_0,
      id_6,
      id_6,
      id_1,
      id_7,
      id_4,
      id_4,
      id_7,
      id_7,
      id_4,
      id_4,
      id_0,
      id_1,
      id_4,
      id_7,
      id_0,
      id_1
  );
  assign modCall_1.id_19 = 0;
endmodule
