<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>CIRCT: lib/Translation/ExportVerilog/ExportVerilogFIRRTL.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="https://cdn.jsdelivr.net/npm/mathjax@2/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CIRCT
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_7f353c803d2533bde7ea0b3afc1dd4a4.html">Translation</a></li><li class="navelem"><a class="el" href="dir_ef348e6ce8c3b2e63a404ca1b8b0d573.html">ExportVerilog</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">ExportVerilogFIRRTL.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="Translation_2ExportVerilog_8h_source.html">circt/Translation/ExportVerilog.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="FIRRTLVisitors_8h_source.html">circt/Dialect/FIRRTL/FIRRTLVisitors.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="LLVM_8h_source.html">circt/Support/LLVM.h</a>&quot;</code><br />
<code>#include &quot;mlir/IR/BuiltinOps.h&quot;</code><br />
<code>#include &quot;mlir/Translation.h&quot;</code><br />
<code>#include &quot;llvm/ADT/STLExtras.h&quot;</code><br />
<code>#include &quot;llvm/ADT/StringSet.h&quot;</code><br />
<code>#include &quot;llvm/ADT/TypeSwitch.h&quot;</code><br />
<code>#include &quot;llvm/Support/raw_ostream.h&quot;</code><br />
<code>#include &quot;ReservedWords.def&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for ExportVerilogFIRRTL.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="ExportVerilogFIRRTL_8cpp__incl.png" border="0" usemap="#lib_2Translation_2ExportVerilog_2ExportVerilogFIRRTL_8cpp" alt=""/></div>
<map name="lib_2Translation_2ExportVerilog_2ExportVerilogFIRRTL_8cpp" id="lib_2Translation_2ExportVerilog_2ExportVerilogFIRRTL_8cpp">
<area shape="rect" id="node2" href="Translation_2ExportVerilog_8h.html" title="circt/Translation/Export\lVerilog.h" alt="" coords="691,95,861,136"/>
<area shape="rect" id="node3" href="FIRRTLVisitors_8h.html" title="circt/Dialect/FIRRTL\l/FIRRTLVisitors.h" alt="" coords="885,95,1032,136"/>
<area shape="rect" id="node18" href="LLVM_8h.html" title="circt/Support/LLVM.h" alt="" coords="1107,102,1261,129"/>
<area shape="rect" id="node4" href="FIRRTLOps_8h.html" title="circt/Dialect/FIRRTL\l/FIRRTLOps.h" alt="" coords="777,184,924,225"/>
<area shape="rect" id="node5" href="FIRRTLDialect_8h.html" title="circt/Dialect/FIRRTL\l/FIRRTLDialect.h" alt="" coords="207,363,353,404"/>
<area shape="rect" id="node9" href="FIRRTLTypes_8h.html" title="circt/Dialect/FIRRTL\l/FIRRTLTypes.h" alt="" coords="317,273,464,315"/>
</map>
</div>
</div>
<p><a href="ExportVerilogFIRRTL_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:acaa5fad3c539ab348e0ec68d05b0b4fe"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ExportVerilogFIRRTL_8cpp.html#acaa5fad3c539ab348e0ec68d05b0b4fe">VerilogPrecedence</a> <tr class="memdesc:acaa5fad3c539ab348e0ec68d05b0b4fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">This enum keeps track of the precedence level of various binary operators, where a lower number binds tighter.  <a href="ExportVerilogFIRRTL_8cpp.html#acaa5fad3c539ab348e0ec68d05b0b4fe">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:acaa5fad3c539ab348e0ec68d05b0b4fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f2406d37ac55298d7190ec91b68aabe"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ExportVerilogFIRRTL_8cpp.html#a9f2406d37ac55298d7190ec91b68aabe">SubExprSignedness</a> <tr class="memdesc:a9f2406d37ac55298d7190ec91b68aabe"><td class="mdescLeft">&#160;</td><td class="mdescRight">This enum keeps track of whether the emitted subexpression is signed or unsigned as seen from the Verilog language perspective.  <a href="ExportVerilogFIRRTL_8cpp.html#a9f2406d37ac55298d7190ec91b68aabe">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:a9f2406d37ac55298d7190ec91b68aabe"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a76acba80a9e6fc1852f363188c37c158"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ExportVerilogFIRRTL_8cpp.html#a76acba80a9e6fc1852f363188c37c158">isVerilogExpression</a> (Operation *op)</td></tr>
<tr class="separator:a76acba80a9e6fc1852f363188c37c158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cc0eabb7846239f0bff664e15ac9ff3"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ExportVerilogFIRRTL_8cpp.html#a9cc0eabb7846239f0bff664e15ac9ff3">getBitWidthOrSentinel</a> (Type type)</td></tr>
<tr class="memdesc:a9cc0eabb7846239f0bff664e15ac9ff3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the width of the specified FIRRTL type in bits or -1 if it isn't supported.  <a href="#a9cc0eabb7846239f0bff664e15ac9ff3">More...</a><br /></td></tr>
<tr class="separator:a9cc0eabb7846239f0bff664e15ac9ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25116d68bbf103e6cd35b0d6d961db15"><td class="memTemplParams" colspan="2">template&lt;typename T  = FIRRTLType&gt; </td></tr>
<tr class="memitem:a25116d68bbf103e6cd35b0d6d961db15"><td class="memTemplItemLeft" align="right" valign="top">static T&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="ExportVerilogFIRRTL_8cpp.html#a25116d68bbf103e6cd35b0d6d961db15">getTypeOf</a> (Value v)</td></tr>
<tr class="memdesc:a25116d68bbf103e6cd35b0d6d961db15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the type of the specified value, force casting to the subtype.  <a href="#a25116d68bbf103e6cd35b0d6d961db15">More...</a><br /></td></tr>
<tr class="separator:a25116d68bbf103e6cd35b0d6d961db15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61d4b155a2cf1e4a4823f9f6ce1baf29"><td class="memItemLeft" align="right" valign="top">static unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ExportVerilogFIRRTL_8cpp.html#a61d4b155a2cf1e4a4823f9f6ce1baf29">getPrintedIntWidth</a> (unsigned value)</td></tr>
<tr class="memdesc:a61d4b155a2cf1e4a4823f9f6ce1baf29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given an integer value, return the number of characters it will take to print its base-10 value.  <a href="#a61d4b155a2cf1e4a4823f9f6ce1baf29">More...</a><br /></td></tr>
<tr class="separator:a61d4b155a2cf1e4a4823f9f6ce1baf29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a859a655d256813c425a8183c4b3a0685"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ExportVerilogFIRRTL_8cpp.html#a859a655d256813c425a8183c4b3a0685">isNoopCast</a> (Operation *op)</td></tr>
<tr class="memdesc:a859a655d256813c425a8183c4b3a0685"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this is a noop cast that will emit with no syntax.  <a href="#a859a655d256813c425a8183c4b3a0685">More...</a><br /></td></tr>
<tr class="separator:a859a655d256813c425a8183c4b3a0685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc05499ab9cd887fc345498d10fc6a1a"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ExportVerilogFIRRTL_8cpp.html#acc05499ab9cd887fc345498d10fc6a1a">flattenBundleTypes</a> (Type type, StringRef suffixSoFar, bool isFlipped, SmallVectorImpl&lt; FlatBundleFieldEntry &gt; &amp;results)</td></tr>
<tr class="memdesc:acc05499ab9cd887fc345498d10fc6a1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert a nested bundle of fields into a flat list of fields.  <a href="#acc05499ab9cd887fc345498d10fc6a1a">More...</a><br /></td></tr>
<tr class="separator:acc05499ab9cd887fc345498d10fc6a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3e9bf9c315f440b385ee418b0918580"><td class="memItemLeft" align="right" valign="top">static const StringSet &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ExportVerilogFIRRTL_8cpp.html#ae3e9bf9c315f440b385ee418b0918580">getReservedWords</a> ()</td></tr>
<tr class="memdesc:ae3e9bf9c315f440b385ee418b0918580"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a StringSet that contains all of the reserved names (e.g.  <a href="#ae3e9bf9c315f440b385ee418b0918580">More...</a><br /></td></tr>
<tr class="separator:ae3e9bf9c315f440b385ee418b0918580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e97baea10137a0262599973f57db1dc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="ExportVerilogFIRRTL_8cpp.html#a9f2406d37ac55298d7190ec91b68aabe">SubExprSignedness</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ExportVerilogFIRRTL_8cpp.html#a9e97baea10137a0262599973f57db1dc">getSignednessOf</a> (Type type)</td></tr>
<tr class="memdesc:a9e97baea10137a0262599973f57db1dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the verilog signedness of the specified type.  <a href="#a9e97baea10137a0262599973f57db1dc">More...</a><br /></td></tr>
<tr class="separator:a9e97baea10137a0262599973f57db1dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa78dc6857592c7088f308d0975f31eb3"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ExportVerilogFIRRTL_8cpp.html#aa78dc6857592c7088f308d0975f31eb3">collectCatValues</a> (Value operand, SmallVectorImpl&lt; Value &gt; &amp;catValues, ExprEmitter &amp;emitter)</td></tr>
<tr class="separator:aa78dc6857592c7088f308d0975f31eb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46b7dc1d092fd335f4246ed44c905f7e"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ExportVerilogFIRRTL_8cpp.html#a46b7dc1d092fd335f4246ed44c905f7e">isOkToBitSelectFrom</a> (Value v)</td></tr>
<tr class="memdesc:a46b7dc1d092fd335f4246ed44c905f7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Most expressions are invalid to bit-select from in Verilog, but some things are ok.  <a href="#a46b7dc1d092fd335f4246ed44c905f7e">More...</a><br /></td></tr>
<tr class="separator:a46b7dc1d092fd335f4246ed44c905f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6d8ee2ac8c4cdf6c836b079e1b3868b"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ExportVerilogFIRRTL_8cpp.html#aa6d8ee2ac8c4cdf6c836b079e1b3868b">isExpressionUnableToInline</a> (Operation *op)</td></tr>
<tr class="memdesc:aa6d8ee2ac8c4cdf6c836b079e1b3868b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if we are unable to ever inline the specified operation.  <a href="#aa6d8ee2ac8c4cdf6c836b079e1b3868b">More...</a><br /></td></tr>
<tr class="separator:aa6d8ee2ac8c4cdf6c836b079e1b3868b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04e738ee714875147d0bf1f7b322f828"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ExportVerilogFIRRTL_8cpp.html#a04e738ee714875147d0bf1f7b322f828">isExpressionAlwaysInline</a> (Operation *op)</td></tr>
<tr class="memdesc:a04e738ee714875147d0bf1f7b322f828"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true for operations that are always inlined.  <a href="#a04e738ee714875147d0bf1f7b322f828">More...</a><br /></td></tr>
<tr class="separator:a04e738ee714875147d0bf1f7b322f828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9d758cd78d746aeb2ede57ae8b91f4c"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ExportVerilogFIRRTL_8cpp.html#ab9d758cd78d746aeb2ede57ae8b91f4c">isExpressionEmittedInline</a> (Operation *op)</td></tr>
<tr class="memdesc:ab9d758cd78d746aeb2ede57ae8b91f4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this expression should be emitted inline into any statement that uses it.  <a href="#ab9d758cd78d746aeb2ede57ae8b91f4c">More...</a><br /></td></tr>
<tr class="separator:ab9d758cd78d746aeb2ede57ae8b91f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace4bb0bc4dfc8bd5ab71b53d218fb68c"><td class="memTemplParams" colspan="2">template&lt;typename Compare &gt; </td></tr>
<tr class="memitem:ace4bb0bc4dfc8bd5ab71b53d218fb68c"><td class="memTemplItemLeft" align="right" valign="top">static void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="ExportVerilogFIRRTL_8cpp.html#ace4bb0bc4dfc8bd5ab71b53d218fb68c">splitByPredicate</a> (ModuleEmitter &amp;emitter, ArrayRef&lt; ModuleEmitter::ConditionalStatement &gt; fullList, std::function&lt; void(ArrayRef&lt; ModuleEmitter::ConditionalStatement &gt; elements, ModuleEmitter &amp;emitter)&gt; visitFn, const Compare &amp;elementFn)</td></tr>
<tr class="memdesc:ace4bb0bc4dfc8bd5ab71b53d218fb68c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Split the ArrayRef (which is known to be sorted) into chunks where the specified elementFn matches.  <a href="#ace4bb0bc4dfc8bd5ab71b53d218fb68c">More...</a><br /></td></tr>
<tr class="separator:ace4bb0bc4dfc8bd5ab71b53d218fb68c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac41e4f47ba136fffc582ac5288cd30b1"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ExportVerilogFIRRTL_8cpp.html#ac41e4f47ba136fffc582ac5288cd30b1">emitActionByCond</a> (ArrayRef&lt; ModuleEmitter::ConditionalStatement &gt; elements, ModuleEmitter &amp;emitter)</td></tr>
<tr class="memdesc:ac41e4f47ba136fffc582ac5288cd30b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit a group of actions, with a fixed condition.  <a href="#ac41e4f47ba136fffc582ac5288cd30b1">More...</a><br /></td></tr>
<tr class="separator:ac41e4f47ba136fffc582ac5288cd30b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a13d3e2f5557f606b716ca55fc14176"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ExportVerilogFIRRTL_8cpp.html#a6a13d3e2f5557f606b716ca55fc14176">emitCondActionByPPCond</a> (ArrayRef&lt; ModuleEmitter::ConditionalStatement &gt; elements, ModuleEmitter &amp;emitter)</td></tr>
<tr class="memdesc:a6a13d3e2f5557f606b716ca55fc14176"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit a group of actions, guarded by conditions, with a fixed mode.  <a href="#a6a13d3e2f5557f606b716ca55fc14176">More...</a><br /></td></tr>
<tr class="separator:a6a13d3e2f5557f606b716ca55fc14176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfcba9f6e8800be83576747e600de4ca"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ExportVerilogFIRRTL_8cpp.html#adfcba9f6e8800be83576747e600de4ca">emitPosEdgeByClock</a> (ArrayRef&lt; ModuleEmitter::ConditionalStatement &gt; elements, ModuleEmitter &amp;emitter)</td></tr>
<tr class="memdesc:adfcba9f6e8800be83576747e600de4ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit a group of "always @(posedge)" conditional statements with a matching clock declaration.  <a href="#adfcba9f6e8800be83576747e600de4ca">More...</a><br /></td></tr>
<tr class="separator:adfcba9f6e8800be83576747e600de4ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a1da0355a572d0b88111e5f4b88484f"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ExportVerilogFIRRTL_8cpp.html#a6a1da0355a572d0b88111e5f4b88484f">emitConditionStmtKind</a> (ArrayRef&lt; ModuleEmitter::ConditionalStatement &gt; elements, ModuleEmitter &amp;emitter)</td></tr>
<tr class="memdesc:a6a1da0355a572d0b88111e5f4b88484f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Emit a block of conditional statements that have the same ConditionStmtKind.  <a href="#a6a1da0355a572d0b88111e5f4b88484f">More...</a><br /></td></tr>
<tr class="separator:a6a1da0355a572d0b88111e5f4b88484f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a566704df569fb624e0ff50cca5c162aa"><td class="memItemLeft" align="right" valign="top">static constexpr bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ExportVerilogFIRRTL_8cpp.html#a566704df569fb624e0ff50cca5c162aa">emitInlineWireDecls</a> = true</td></tr>
<tr class="memdesc:a566704df569fb624e0ff50cca5c162aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Should we emit wire decls in a block at the top of a module, or inline?  <a href="#a566704df569fb624e0ff50cca5c162aa">More...</a><br /></td></tr>
<tr class="separator:a566704df569fb624e0ff50cca5c162aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1309a243efc9f34374e2635036c3ae8c"><td class="memItemLeft" align="right" valign="top">static constexpr size_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ExportVerilogFIRRTL_8cpp.html#a1309a243efc9f34374e2635036c3ae8c">preferredSourceWidth</a> = 120</td></tr>
<tr class="memdesc:a1309a243efc9f34374e2635036c3ae8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is the preferred source width for the generated Verilog.  <a href="#a1309a243efc9f34374e2635036c3ae8c">More...</a><br /></td></tr>
<tr class="separator:a1309a243efc9f34374e2635036c3ae8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec094bfc32128becf361a607962d267b"><td class="memItemLeft" align="right" valign="top">static llvm::ManagedStatic&lt; StringSet&lt;&gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="ExportVerilogFIRRTL_8cpp.html#aec094bfc32128becf361a607962d267b">reservedWordCache</a></td></tr>
<tr class="memdesc:aec094bfc32128becf361a607962d267b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is a set accessed through <a class="el" href="ExportVerilogFIRRTL_8cpp.html#ae3e9bf9c315f440b385ee418b0918580" title="Return a StringSet that contains all of the reserved names (e.g. ">getReservedWords()</a> that contains all of the Verilog names and other identifiers we need to avoid because of name conflicts.  <a href="#aec094bfc32128becf361a607962d267b">More...</a><br /></td></tr>
<tr class="separator:aec094bfc32128becf361a607962d267b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="a9f2406d37ac55298d7190ec91b68aabe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f2406d37ac55298d7190ec91b68aabe">&#9670;&nbsp;</a></span>SubExprSignedness</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="ExportVerilogFIRRTL_8cpp.html#a9f2406d37ac55298d7190ec91b68aabe">SubExprSignedness</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This enum keeps track of whether the emitted subexpression is signed or unsigned as seen from the Verilog language perspective. </p>

<p class="definition">Definition at line <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l00636">636</a> of file <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html">ExportVerilogFIRRTL.cpp</a>.</p>

</div>
</div>
<a id="acaa5fad3c539ab348e0ec68d05b0b4fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acaa5fad3c539ab348e0ec68d05b0b4fe">&#9670;&nbsp;</a></span>VerilogPrecedence</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="Translation_2ExportVerilog_2ExportVerilog_8cpp.html#acaa5fad3c539ab348e0ec68d05b0b4fe">VerilogPrecedence</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This enum keeps track of the precedence level of various binary operators, where a lower number binds tighter. </p>

<p class="definition">Definition at line <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l00165">165</a> of file <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html">ExportVerilogFIRRTL.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="aa78dc6857592c7088f308d0975f31eb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa78dc6857592c7088f308d0975f31eb3">&#9670;&nbsp;</a></span>collectCatValues()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void collectCatValues </td>
          <td>(</td>
          <td class="paramtype">Value&#160;</td>
          <td class="paramname"><em>operand</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">SmallVectorImpl&lt; Value &gt; &amp;&#160;</td>
          <td class="paramname"><em>catValues</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ExprEmitter &amp;&#160;</td>
          <td class="paramname"><em>emitter</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l01030">1030</a> of file <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html">ExportVerilogFIRRTL.cpp</a>.</p>

<p class="reference">References <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l00029">emitInlineWireDecls</a>, <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l00136">flattenBundleTypes()</a>, <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l00052">getBitWidthOrSentinel()</a>, and <a class="el" href="FIRRTLTypes_8cpp_source.html#l00400">circt::firrtl::IntType::getWidth()</a>.</p>

</div>
</div>
<a id="ac41e4f47ba136fffc582ac5288cd30b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac41e4f47ba136fffc582ac5288cd30b1">&#9670;&nbsp;</a></span>emitActionByCond()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void emitActionByCond </td>
          <td>(</td>
          <td class="paramtype">ArrayRef&lt; ModuleEmitter::ConditionalStatement &gt;&#160;</td>
          <td class="paramname"><em>elements</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ModuleEmitter &amp;&#160;</td>
          <td class="paramname"><em>emitter</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit a group of actions, with a fixed condition. </p>

<p class="definition">Definition at line <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l01994">1994</a> of file <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html">ExportVerilogFIRRTL.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l02041">emitCondActionByPPCond()</a>.</p>

</div>
</div>
<a id="a6a13d3e2f5557f606b716ca55fc14176"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a13d3e2f5557f606b716ca55fc14176">&#9670;&nbsp;</a></span>emitCondActionByPPCond()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void emitCondActionByPPCond </td>
          <td>(</td>
          <td class="paramtype">ArrayRef&lt; ModuleEmitter::ConditionalStatement &gt;&#160;</td>
          <td class="paramname"><em>elements</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ModuleEmitter &amp;&#160;</td>
          <td class="paramname"><em>emitter</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit a group of actions, guarded by conditions, with a fixed mode. </p>

<p class="definition">Definition at line <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l02041">2041</a> of file <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html">ExportVerilogFIRRTL.cpp</a>.</p>

<p class="reference">References <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l01994">emitActionByCond()</a>, and <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l01969">splitByPredicate()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l02086">emitConditionStmtKind()</a>, and <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l02072">emitPosEdgeByClock()</a>.</p>

</div>
</div>
<a id="a6a1da0355a572d0b88111e5f4b88484f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a1da0355a572d0b88111e5f4b88484f">&#9670;&nbsp;</a></span>emitConditionStmtKind()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void emitConditionStmtKind </td>
          <td>(</td>
          <td class="paramtype">ArrayRef&lt; ModuleEmitter::ConditionalStatement &gt;&#160;</td>
          <td class="paramname"><em>elements</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ModuleEmitter &amp;&#160;</td>
          <td class="paramname"><em>emitter</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit a block of conditional statements that have the same ConditionStmtKind. </p>

<p class="definition">Definition at line <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l02086">2086</a> of file <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html">ExportVerilogFIRRTL.cpp</a>.</p>

<p class="reference">References <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l02041">emitCondActionByPPCond()</a>, <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l02072">emitPosEdgeByClock()</a>, <a class="el" href="namespacecirct.html#a5f8a85f650f5344543405bf31136b188">circt::exportFIRRTLToVerilog()</a>, <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l00052">getBitWidthOrSentinel()</a>, <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l00087">getPrintedIntWidth()</a>, <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l00032">preferredSourceWidth</a>, and <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l01969">splitByPredicate()</a>.</p>

</div>
</div>
<a id="adfcba9f6e8800be83576747e600de4ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfcba9f6e8800be83576747e600de4ca">&#9670;&nbsp;</a></span>emitPosEdgeByClock()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void emitPosEdgeByClock </td>
          <td>(</td>
          <td class="paramtype">ArrayRef&lt; ModuleEmitter::ConditionalStatement &gt;&#160;</td>
          <td class="paramname"><em>elements</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ModuleEmitter &amp;&#160;</td>
          <td class="paramname"><em>emitter</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Emit a group of "always @(posedge)" conditional statements with a matching clock declaration. </p>

<p class="definition">Definition at line <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l02072">2072</a> of file <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html">ExportVerilogFIRRTL.cpp</a>.</p>

<p class="reference">References <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l02041">emitCondActionByPPCond()</a>, and <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l01969">splitByPredicate()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l02086">emitConditionStmtKind()</a>.</p>

</div>
</div>
<a id="acc05499ab9cd887fc345498d10fc6a1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc05499ab9cd887fc345498d10fc6a1a">&#9670;&nbsp;</a></span>flattenBundleTypes()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void flattenBundleTypes </td>
          <td>(</td>
          <td class="paramtype">Type&#160;</td>
          <td class="paramname"><em>type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">StringRef&#160;</td>
          <td class="paramname"><em>suffixSoFar</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isFlipped</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">SmallVectorImpl&lt; FlatBundleFieldEntry &gt; &amp;&#160;</td>
          <td class="paramname"><em>results</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Convert a nested bundle of fields into a flat list of fields. </p>
<p>This is used when working with instances and mems to flatten them. </p>

<p class="definition">Definition at line <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l00136">136</a> of file <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html">ExportVerilogFIRRTL.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l01030">collectCatValues()</a>, and <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l01746">isExpressionEmittedInline()</a>.</p>

</div>
</div>
<a id="a9cc0eabb7846239f0bff664e15ac9ff3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cc0eabb7846239f0bff664e15ac9ff3">&#9670;&nbsp;</a></span>getBitWidthOrSentinel()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int getBitWidthOrSentinel </td>
          <td>(</td>
          <td class="paramtype">Type&#160;</td>
          <td class="paramname"><em>type</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the width of the specified FIRRTL type in bits or -1 if it isn't supported. </p>

<p class="definition">Definition at line <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l00052">52</a> of file <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html">ExportVerilogFIRRTL.cpp</a>.</p>

<p class="reference">References <a class="el" href="FIRRTLTypes_8cpp_source.html#l00563">circt::firrtl::FlipType::getElementType()</a>, <a class="el" href="FIRRTLTypes_8h_source.html#l00137">circt::firrtl::WidthQualifiedType&lt; ConcreteType, ParentType &gt;::getWidthOrSentinel()</a>, and <a class="el" href="FIRRTLTypes_8h_source.html#l00164">circt::firrtl::IntType::getWidthOrSentinel()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l01030">collectCatValues()</a>, <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l02086">emitConditionStmtKind()</a>, <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l00187">getReservedWords()</a>, and <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l01746">isExpressionEmittedInline()</a>.</p>

</div>
</div>
<a id="a61d4b155a2cf1e4a4823f9f6ce1baf29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61d4b155a2cf1e4a4823f9f6ce1baf29">&#9670;&nbsp;</a></span>getPrintedIntWidth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static unsigned getPrintedIntWidth </td>
          <td>(</td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>value</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Given an integer value, return the number of characters it will take to print its base-10 value. </p>

<p class="definition">Definition at line <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l00087">87</a> of file <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html">ExportVerilogFIRRTL.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l02086">emitConditionStmtKind()</a>, <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l00187">getReservedWords()</a>, and <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l01746">isExpressionEmittedInline()</a>.</p>

</div>
</div>
<a id="ae3e9bf9c315f440b385ee418b0918580"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3e9bf9c315f440b385ee418b0918580">&#9670;&nbsp;</a></span>getReservedWords()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static const StringSet&amp; getReservedWords </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return a StringSet that contains all of the reserved names (e.g. </p>
<p>Verilog keywords) that we need to avoid for fear of name conflicts. </p>

<p class="definition">Definition at line <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l00187">187</a> of file <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html">ExportVerilogFIRRTL.cpp</a>.</p>

<p class="reference">References <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l00052">getBitWidthOrSentinel()</a>, <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l00087">getPrintedIntWidth()</a>, <a class="el" href="FIRLexer_8cpp_source.html#l00027">isalpha</a>, <a class="el" href="FIRLexer_8cpp_source.html#l00026">isdigit</a>, and <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l00037">reservedWordCache</a>.</p>

</div>
</div>
<a id="a9e97baea10137a0262599973f57db1dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e97baea10137a0262599973f57db1dc">&#9670;&nbsp;</a></span>getSignednessOf()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="ExportVerilogFIRRTL_8cpp.html#a9f2406d37ac55298d7190ec91b68aabe">SubExprSignedness</a> getSignednessOf </td>
          <td>(</td>
          <td class="paramtype">Type&#160;</td>
          <td class="paramname"><em>type</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the verilog signedness of the specified type. </p>

<p class="definition">Definition at line <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l00653">653</a> of file <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html">ExportVerilogFIRRTL.cpp</a>.</p>

<p class="reference">References <a class="el" href="FIRRTLTypes_8cpp_source.html#l00563">circt::firrtl::FlipType::getElementType()</a>, <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l00102">isNoopCast()</a>, and <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l00043">isVerilogExpression()</a>.</p>

</div>
</div>
<a id="a25116d68bbf103e6cd35b0d6d961db15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25116d68bbf103e6cd35b0d6d961db15">&#9670;&nbsp;</a></span>getTypeOf()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename T  = FIRRTLType&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static T getTypeOf </td>
          <td>(</td>
          <td class="paramtype">Value&#160;</td>
          <td class="paramname"><em>v</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the type of the specified value, force casting to the subtype. </p>

<p class="definition">Definition at line <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l00081">81</a> of file <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html">ExportVerilogFIRRTL.cpp</a>.</p>

</div>
</div>
<a id="a04e738ee714875147d0bf1f7b322f828"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04e738ee714875147d0bf1f7b322f828">&#9670;&nbsp;</a></span>isExpressionAlwaysInline()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isExpressionAlwaysInline </td>
          <td>(</td>
          <td class="paramtype">Operation *&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true for operations that are always inlined. </p>

<p class="definition">Definition at line <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l01731">1731</a> of file <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html">ExportVerilogFIRRTL.cpp</a>.</p>

<p class="reference">References <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l00102">isNoopCast()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l01746">isExpressionEmittedInline()</a>.</p>

</div>
</div>
<a id="ab9d758cd78d746aeb2ede57ae8b91f4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9d758cd78d746aeb2ede57ae8b91f4c">&#9670;&nbsp;</a></span>isExpressionEmittedInline()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isExpressionEmittedInline </td>
          <td>(</td>
          <td class="paramtype">Operation *&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if this expression should be emitted inline into any statement that uses it. </p>

<p class="definition">Definition at line <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l01746">1746</a> of file <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html">ExportVerilogFIRRTL.cpp</a>.</p>

<p class="reference">References <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l00029">emitInlineWireDecls</a>, <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l00136">flattenBundleTypes()</a>, <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l00052">getBitWidthOrSentinel()</a>, <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l00087">getPrintedIntWidth()</a>, <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l01731">isExpressionAlwaysInline()</a>, <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l01706">isExpressionUnableToInline()</a>, <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l00043">isVerilogExpression()</a>, and <a class="el" href="Schema_8cpp_source.html#l00235">size()</a>.</p>

</div>
</div>
<a id="aa6d8ee2ac8c4cdf6c836b079e1b3868b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6d8ee2ac8c4cdf6c836b079e1b3868b">&#9670;&nbsp;</a></span>isExpressionUnableToInline()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isExpressionUnableToInline </td>
          <td>(</td>
          <td class="paramtype">Operation *&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if we are unable to ever inline the specified operation. </p>
<p>This happens because not all Verilog expressions are composable, notably you can only use bit selects like x[4:6] on simple expressions. </p>

<p class="definition">Definition at line <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l01706">1706</a> of file <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html">ExportVerilogFIRRTL.cpp</a>.</p>

<p class="reference">References <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l01684">isOkToBitSelectFrom()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l01746">isExpressionEmittedInline()</a>.</p>

</div>
</div>
<a id="a859a655d256813c425a8183c4b3a0685"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a859a655d256813c425a8183c4b3a0685">&#9670;&nbsp;</a></span>isNoopCast()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isNoopCast </td>
          <td>(</td>
          <td class="paramtype">Operation *&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if this is a noop cast that will emit with no syntax. </p>

<p class="definition">Definition at line <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l00102">102</a> of file <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html">ExportVerilogFIRRTL.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l00653">getSignednessOf()</a>, and <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l01731">isExpressionAlwaysInline()</a>.</p>

</div>
</div>
<a id="a46b7dc1d092fd335f4246ed44c905f7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46b7dc1d092fd335f4246ed44c905f7e">&#9670;&nbsp;</a></span>isOkToBitSelectFrom()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isOkToBitSelectFrom </td>
          <td>(</td>
          <td class="paramtype">Value&#160;</td>
          <td class="paramname"><em>v</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Most expressions are invalid to bit-select from in Verilog, but some things are ok. </p>
<p>Return true if it is ok to inline bitselect from the result of this expression. It is conservatively correct to return false. </p>

<p class="definition">Definition at line <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l01684">1684</a> of file <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html">ExportVerilogFIRRTL.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l01706">isExpressionUnableToInline()</a>.</p>

</div>
</div>
<a id="a76acba80a9e6fc1852f363188c37c158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76acba80a9e6fc1852f363188c37c158">&#9670;&nbsp;</a></span>isVerilogExpression()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isVerilogExpression </td>
          <td>(</td>
          <td class="paramtype">Operation *&#160;</td>
          <td class="paramname"><em>op</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l00043">43</a> of file <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html">ExportVerilogFIRRTL.cpp</a>.</p>

<p class="reference">References <a class="el" href="FIRRTLOps_8cpp_source.html#l00819">circt::firrtl::isExpression()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l00653">getSignednessOf()</a>, and <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l01746">isExpressionEmittedInline()</a>.</p>

</div>
</div>
<a id="ace4bb0bc4dfc8bd5ab71b53d218fb68c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace4bb0bc4dfc8bd5ab71b53d218fb68c">&#9670;&nbsp;</a></span>splitByPredicate()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename Compare &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void splitByPredicate </td>
          <td>(</td>
          <td class="paramtype">ModuleEmitter &amp;&#160;</td>
          <td class="paramname"><em>emitter</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">ArrayRef&lt; ModuleEmitter::ConditionalStatement &gt;&#160;</td>
          <td class="paramname"><em>fullList</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::function&lt; void(ArrayRef&lt; ModuleEmitter::ConditionalStatement &gt; elements, ModuleEmitter &amp;emitter)&gt;&#160;</td>
          <td class="paramname"><em>visitFn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const Compare &amp;&#160;</td>
          <td class="paramname"><em>elementFn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Split the ArrayRef (which is known to be sorted) into chunks where the specified elementFn matches. </p>
<p>The visitFn is invoked for every element. </p>

<p class="definition">Definition at line <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l01969">1969</a> of file <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html">ExportVerilogFIRRTL.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l02041">emitCondActionByPPCond()</a>, <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l02086">emitConditionStmtKind()</a>, and <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l02072">emitPosEdgeByClock()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a566704df569fb624e0ff50cca5c162aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a566704df569fb624e0ff50cca5c162aa">&#9670;&nbsp;</a></span>emitInlineWireDecls</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr bool emitInlineWireDecls = true</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Should we emit wire decls in a block at the top of a module, or inline? </p>

<p class="definition">Definition at line <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l00029">29</a> of file <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html">ExportVerilogFIRRTL.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l01030">collectCatValues()</a>, and <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l01746">isExpressionEmittedInline()</a>.</p>

</div>
</div>
<a id="a1309a243efc9f34374e2635036c3ae8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1309a243efc9f34374e2635036c3ae8c">&#9670;&nbsp;</a></span>preferredSourceWidth</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr size_t preferredSourceWidth = 120</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This is the preferred source width for the generated Verilog. </p>

<p class="definition">Definition at line <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l00032">32</a> of file <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html">ExportVerilogFIRRTL.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l02086">emitConditionStmtKind()</a>.</p>

</div>
</div>
<a id="aec094bfc32128becf361a607962d267b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec094bfc32128becf361a607962d267b">&#9670;&nbsp;</a></span>reservedWordCache</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::ManagedStatic&lt;StringSet&lt;&gt; &gt; reservedWordCache</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This is a set accessed through <a class="el" href="ExportVerilogFIRRTL_8cpp.html#ae3e9bf9c315f440b385ee418b0918580" title="Return a StringSet that contains all of the reserved names (e.g. ">getReservedWords()</a> that contains all of the Verilog names and other identifiers we need to avoid because of name conflicts. </p>

<p class="definition">Definition at line <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l00037">37</a> of file <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html">ExportVerilogFIRRTL.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="ExportVerilogFIRRTL_8cpp_source.html#l00187">getReservedWords()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Feb 5 2021 00:22:40 for CIRCT by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
