

================================================================
== Vivado HLS Report for 'ddr_to_axis_reader_SD'
================================================================
* Date:           Mon Sep 25 18:28:03 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        DDR_TO_AXIS_READER_AXILITE_SD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  42.00|     41.00|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+------+------+----------+-----------+-----------+-------------+----------+
        |                                |   Latency   | Iteration|  Initiation Interval  |     Trip    |          |
        |            Loop Name           |  min |  max |  Latency |  achieved |   target  |    Count    | Pipelined|
        +--------------------------------+------+------+----------+-----------+-----------+-------------+----------+
        |- Loop 1                        |     ?|     ?|         ?|          -|          -| 0 ~ 1048575 |    no    |
        | + memcpy.buffer.base_ddr_addr  |   513|   513|         3|          1|          1|          512|    yes   |
        | + Loop 1.2                     |     ?|     ?|         2|          1|          1|            ?|    yes   |
        | + Loop 1.3                     |  2048|  2048|         2|          1|          1|         2048|    yes   |
        +--------------------------------+------+------+----------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      4|       0|   2846|
|FIFO             |        -|      -|       -|      -|
|Instance         |        4|      -|     744|   1018|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    291|
|Register         |        -|      -|     464|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        8|      4|    1208|   4155|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|      1|       1|      7|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------------------+-------------------------------------------+---------+-------+-----+-----+
    |                   Instance                  |                   Module                  | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------------------+-------------------------------------------+---------+-------+-----+-----+
    |ddr_to_axis_reader_SD_AXILiteS_s_axi_U       |ddr_to_axis_reader_SD_AXILiteS_s_axi       |        0|      0|  178|  252|
    |ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U  |ddr_to_axis_reader_SD_base_ddr_addr_m_axi  |        4|      0|  566|  766|
    +---------------------------------------------+-------------------------------------------+---------+-------+-----+-----+
    |Total                                        |                                           |        4|      0|  744| 1018|
    +---------------------------------------------+-------------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------+------------------------------+---------+---+----+------+-----+------+-------------+
    |  Memory  |            Module            | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------------------------+---------+---+----+------+-----+------+-------------+
    |buffer_U  |ddr_to_axis_reader_SD_buffer  |        4|  0|   0|   512|   64|     1|        32768|
    +----------+------------------------------+---------+---+----+------+-----+------+-------------+
    |Total     |                              |        4|  0|   0|   512|   64|     1|        32768|
    +----------+------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------+----------+-------+---+-----+------------+------------+
    |               Variable Name               | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------------------+----------+-------+---+-----+------------+------------+
    |tmp_s_fu_595_p2                            |     *    |      4|  0|    2|          32|          32|
    |gepindex_fu_819_p2                         |     +    |      0|  0|   15|           4|          15|
    |i_1_fu_660_p2                              |     +    |      0|  0|   20|          20|           1|
    |indvar_next_fu_706_p2                      |     +    |      0|  0|   10|          10|           1|
    |j_2_fu_1101_p2                             |     +    |      0|  0|   13|           2|          13|
    |j_3_fu_772_p2                              |     +    |      0|  0|   13|           2|          13|
    |j_4_fu_846_p2                              |     +    |      0|  0|   13|          13|           1|
    |mem_index_gep_fu_797_p2                    |     +    |      0|  0|   14|           3|          14|
    |offset_1_fu_1335_p2                        |     +    |      0|  0|   32|          32|          10|
    |offset_fu_615_p2                           |     +    |      0|  0|   32|          32|          32|
    |tmp_20_fu_735_p2                           |     +    |      0|  0|   32|           1|          32|
    |tmp_4_fu_681_p2                            |     +    |      0|  0|   32|          32|           1|
    |tmp_22_fu_1134_p2                          |     -    |      0|  0|    7|           7|           7|
    |tmp_24_fu_1146_p2                          |     -    |      0|  0|    7|           7|           7|
    |tmp_28_fu_1176_p2                          |     -    |      0|  0|    7|           6|           7|
    |tmp_39_fu_1256_p2                          |     -    |      0|  0|    7|           7|           7|
    |tmp_41_fu_1268_p2                          |     -    |      0|  0|    7|           7|           7|
    |tmp_45_fu_1298_p2                          |     -    |      0|  0|    7|           6|           7|
    |tmp_58_fu_985_p2                           |     -    |      0|  0|    7|           7|           7|
    |tmp_60_fu_997_p2                           |     -    |      0|  0|    7|           7|           7|
    |tmp_64_fu_1027_p2                          |     -    |      0|  0|    7|           6|           7|
    |tmp_76_fu_879_p2                           |     -    |      0|  0|    7|           7|           7|
    |tmp_78_fu_891_p2                           |     -    |      0|  0|    7|           7|           7|
    |tmp_82_fu_921_p2                           |     -    |      0|  0|    7|           6|           7|
    |ap_sig_150                                 |    and   |      0|  0|    1|           1|           1|
    |ap_sig_163                                 |    and   |      0|  0|    1|           1|           1|
    |ap_sig_300                                 |    and   |      0|  0|    1|           1|           1|
    |ap_sig_374                                 |    and   |      0|  0|    1|           1|           1|
    |ap_sig_570                                 |    and   |      0|  0|    1|           1|           1|
    |tmp_33_fu_1202_p2                          |    and   |      0|  0|   87|          64|          64|
    |tmp_50_fu_1324_p2                          |    and   |      0|  0|   87|          64|          64|
    |tmp_69_fu_1053_p2                          |    and   |      0|  0|   87|          64|          64|
    |tmp_87_fu_947_p2                           |    and   |      0|  0|   87|          64|          64|
    |addrCmp1_fu_813_p2                         |   icmp   |      0|  0|    5|          14|          10|
    |addrCmp_fu_807_p2                          |   icmp   |      0|  0|    4|          10|           4|
    |exitcond1_fu_655_p2                        |   icmp   |      0|  0|    7|          20|          20|
    |exitcond_fu_700_p2                         |   icmp   |      0|  0|    4|          10|          11|
    |tmp_15_fu_1120_p2                          |   icmp   |      0|  0|    3|           6|           6|
    |tmp_18_fu_729_p2                           |   icmp   |      0|  0|   11|          32|           1|
    |tmp_35_fu_1232_p2                          |   icmp   |      0|  0|    3|           6|           6|
    |tmp_3_fu_677_p2                            |   icmp   |      0|  0|   11|          32|          32|
    |tmp_54_fu_971_p2                           |   icmp   |      0|  0|    3|           6|           6|
    |tmp_72_fu_865_p2                           |   icmp   |      0|  0|    3|           6|           6|
    |tmp_31_fu_1190_p2                          |   lshr   |      0|  0|  193|          64|          64|
    |tmp_32_fu_1196_p2                          |   lshr   |      0|  0|  193|           2|          64|
    |tmp_48_fu_1312_p2                          |   lshr   |      0|  0|  193|          64|          64|
    |tmp_49_fu_1318_p2                          |   lshr   |      0|  0|  193|           2|          64|
    |tmp_67_fu_1041_p2                          |   lshr   |      0|  0|  193|          64|          64|
    |tmp_68_fu_1047_p2                          |   lshr   |      0|  0|  193|           2|          64|
    |tmp_85_fu_935_p2                           |   lshr   |      0|  0|  193|          64|          64|
    |tmp_86_fu_941_p2                           |   lshr   |      0|  0|  193|           2|          64|
    |end_pos1_fu_1226_p2                        |    or    |      0|  0|    8|           6|           3|
    |end_pos2_fu_965_p2                         |    or    |      0|  0|    8|           6|           3|
    |end_pos3_fu_859_p2                         |    or    |      0|  0|    8|           6|           3|
    |end_pos_fu_1114_p2                         |    or    |      0|  0|    8|           6|           3|
    |p_BASE_ADDRESS_flag_fu_565_p2              |    or    |      0|  0|    1|           1|           1|
    |p_FRAME_BUFFER_DIM_flag_fu_527_p2          |    or    |      0|  0|    1|           1|           1|
    |p_FRAME_BUFFER_NUMBER_flag_fu_547_p2       |    or    |      0|  0|    1|           1|           1|
    |p_FRAME_OFFSET_flag_fu_541_p2              |    or    |      0|  0|    1|           1|           1|
    |tmp_14_fu_1213_p2                          |    or    |      0|  0|    5|           3|           1|
    |frame_buffer_dim_FRAME_BUFFER_s_fu_533_p3  |  select  |      0|  0|   32|           1|          32|
    |frame_buffer_offset_FRAME_OFFS_fu_579_p3   |  select  |      0|  0|   32|           1|          32|
    |gepindex1_fu_825_p3                        |  select  |      0|  0|   15|           1|          15|
    |gepindex2_fu_833_p3                        |  select  |      0|  0|   15|           1|          15|
    |storemerge_fu_686_p3                       |  select  |      0|  0|   32|           1|           1|
    |tmp_1_FRAME_BUFFER_NUMBER_loc_fu_553_p3    |  select  |      0|  0|    8|           1|           8|
    |tmp_25_fu_1152_p3                          |  select  |      0|  0|    7|           1|           7|
    |tmp_26_fu_1160_p3                          |  select  |      0|  0|   64|           1|          64|
    |tmp_27_fu_1168_p3                          |  select  |      0|  0|    7|           1|           7|
    |tmp_42_fu_1274_p3                          |  select  |      0|  0|    7|           1|           7|
    |tmp_43_fu_1282_p3                          |  select  |      0|  0|   64|           1|          64|
    |tmp_44_fu_1290_p3                          |  select  |      0|  0|    7|           1|           7|
    |tmp_61_fu_1003_p3                          |  select  |      0|  0|    7|           1|           7|
    |tmp_62_fu_1011_p3                          |  select  |      0|  0|   64|           1|          64|
    |tmp_63_fu_1019_p3                          |  select  |      0|  0|    7|           1|           7|
    |tmp_79_fu_897_p3                           |  select  |      0|  0|    7|           1|           7|
    |tmp_7_BASE_ADDRESS_loc_fu_587_p3           |  select  |      0|  0|   32|           1|          32|
    |tmp_7_base_address_fu_571_p3               |  select  |      0|  0|   32|           1|          32|
    |tmp_80_fu_905_p3                           |  select  |      0|  0|   64|           1|          64|
    |tmp_81_fu_913_p3                           |  select  |      0|  0|    7|           1|           7|
    |tmp_23_fu_1140_p2                          |    xor   |      0|  0|    8|           7|           6|
    |tmp_40_fu_1262_p2                          |    xor   |      0|  0|    8|           7|           6|
    |tmp_59_fu_991_p2                           |    xor   |      0|  0|    8|           7|           6|
    |tmp_77_fu_885_p2                           |    xor   |      0|  0|    8|           7|           6|
    +-------------------------------------------+----------+-------+---+-----+------------+------------+
    |Total                                      |          |      4|  0| 2846|        1009|        1644|
    +-------------------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |BASE_ADDRESS_flag_phi_fu_356_p4              |   1|          3|    1|          3|
    |BASE_ADDRESS_loc_phi_fu_367_p4               |  32|          3|   32|         96|
    |FRAME_BUFFER_DIM_flag_phi_fu_293_p4          |   1|          3|    1|          3|
    |FRAME_BUFFER_DIM_loc_phi_fu_304_p4           |  32|          3|   32|         96|
    |FRAME_BUFFER_NUMBER_flag_phi_fu_335_p4       |   1|          3|    1|          3|
    |FRAME_BUFFER_NUMBER_loc_phi_fu_346_p4        |   8|          3|    8|         24|
    |FRAME_OFFSET_flag_phi_fu_314_p4              |   1|          3|    1|          3|
    |FRAME_OFFSET_loc_phi_fu_325_p4               |  32|          3|   32|         96|
    |ap_NS_fsm                                    |   6|         14|    1|         14|
    |ap_reg_ppiten_pp0_it2                        |   1|          2|    1|          2|
    |ap_sig_ioackin_base_ddr_addr_ARREADY         |   1|          2|    1|          2|
    |ap_sig_ioackin_outStream_channel_1_V_TREADY  |   1|          2|    1|          2|
    |ap_sig_ioackin_outstream_channel_2_V_TREADY  |   1|          2|    1|          2|
    |base_ddr_addr_blk_n_AR                       |   1|          2|    1|          2|
    |base_ddr_addr_blk_n_R                        |   1|          2|    1|          2|
    |buffer_address0                              |   9|          4|    9|         36|
    |buffer_address1                              |   9|          3|    9|         27|
    |i_reg_384                                    |  20|          2|   20|         40|
    |indvar_phi_fu_399_p4                         |  10|          2|   10|         20|
    |indvar_reg_395                               |  10|          2|   10|         20|
    |j1_reg_428                                   |  13|          2|   13|         26|
    |j_1_phi_fu_421_p4                            |  13|          3|   13|         39|
    |j_reg_407                                    |  13|          2|   13|         26|
    |luma_chroma_switch                           |  32|          2|   32|         64|
    |offset1_reg_374                              |  32|          2|   32|         64|
    |outStream_channel_1_V_TDATA                  |   8|          4|    8|         32|
    |outStream_channel_1_V_TDATA_blk_n            |   1|          2|    1|          2|
    |outstream_channel_2_V_TDATA_blk_n            |   1|          2|    1|          2|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 291|         82|  286|        748|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |BASE_ADDRESS_r                               |  32|   0|   32|          0|
    |FRAME_BUFFER_DIM_r                           |  32|   0|   32|          0|
    |FRAME_BUFFER_NUMBER_r                        |   8|   0|    8|          0|
    |FRAME_OFFSET                                 |  32|   0|   32|          0|
    |ap_CS_fsm                                    |  13|   0|   13|          0|
    |ap_reg_ioackin_base_ddr_addr_ARREADY         |   1|   0|    1|          0|
    |ap_reg_ioackin_outStream_channel_1_V_TREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_outstream_channel_2_V_TREADY  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it0                        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it1                        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it0                        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it1                        |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond_reg_1404_pp0_iter1     |   1|   0|    1|          0|
    |ap_reg_ppstg_indvar_reg_395_pp0_iter1        |  10|   0|   10|          0|
    |base_ddr_addr_addr_read_reg_1413             |  64|   0|   64|          0|
    |exitcond_reg_1404                            |   1|   0|    1|          0|
    |guard_variable_for_ddr_to_axis               |   1|   0|    1|          0|
    |guard_variable_for_ddr_to_axis_1             |   1|   0|    1|          0|
    |guard_variable_for_ddr_to_axis_2             |   1|   0|    1|          0|
    |guard_variable_for_ddr_to_axis_3             |   1|   0|    1|          0|
    |i_1_reg_1393                                 |  20|   0|   20|          0|
    |i_reg_384                                    |  20|   0|   20|          0|
    |indvar_next_reg_1408                         |  10|   0|   10|          0|
    |indvar_reg_395                               |  10|   0|   10|          0|
    |inner_index                                  |  32|   0|   32|          0|
    |inner_index_load_reg_1345                    |  32|   0|   32|          0|
    |j1_reg_428                                   |  13|   0|   13|          0|
    |j_reg_407                                    |  13|   0|   13|          0|
    |luma_chroma_switch                           |  32|   0|   32|          0|
    |offset1_reg_374                              |  32|   0|   32|          0|
    |stereo_enabler_read_reg_1341                 |   1|   0|    1|          0|
    |tmp_10_reg_1418                              |   1|   0|    1|          0|
    |tmp_11_reg_1455                              |   3|   0|    3|          0|
    |tmp_13_reg_1466                              |   2|   0|    2|          0|
    |tmp_18_reg_1422                              |   1|   0|    1|          0|
    |tmp_1_FRAME_BUFFER_NUMBER_loc_s_reg_1372     |   8|   0|   32|         24|
    |tmp_52_reg_1436                              |   3|   0|    3|          0|
    |tmp_5_reg_1385                               |  20|   0|   20|          0|
    |tmp_71_reg_1426                              |   3|   0|    3|          0|
    |tmp_reg_1451                                 |   1|   0|    1|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 464|   0|  488|         24|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+------------------------------+-----+-----+------------+-----------------------+--------------+
|s_axi_AXILiteS_AWVALID        |  in |    1|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_AWREADY        | out |    1|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_AWADDR         |  in |    6|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_WVALID         |  in |    1|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_WREADY         | out |    1|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_WDATA          |  in |   32|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_WSTRB          |  in |    4|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARVALID        |  in |    1|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARREADY        | out |    1|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARADDR         |  in |    6|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_RVALID         | out |    1|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_RREADY         |  in |    1|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_RDATA          | out |   32|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_RRESP          | out |    2|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_BVALID         | out |    1|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_BREADY         |  in |    1|    s_axi   |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_BRESP          | out |    2|    s_axi   |        AXILiteS       |    scalar    |
|ap_clk                        |  in |    1| ap_ctrl_hs | ddr_to_axis_reader_SD | return value |
|ap_rst_n                      |  in |    1| ap_ctrl_hs | ddr_to_axis_reader_SD | return value |
|interrupt                     | out |    1| ap_ctrl_hs | ddr_to_axis_reader_SD | return value |
|outStream_channel_1_V_TDATA   | out |    8|    axis    | outStream_channel_1_V |    pointer   |
|outStream_channel_1_V_TVALID  | out |    1|    axis    | outStream_channel_1_V |    pointer   |
|outStream_channel_1_V_TREADY  |  in |    1|    axis    | outStream_channel_1_V |    pointer   |
|outstream_channel_2_V_TDATA   | out |    8|    axis    | outstream_channel_2_V |    pointer   |
|outstream_channel_2_V_TVALID  | out |    1|    axis    | outstream_channel_2_V |    pointer   |
|outstream_channel_2_V_TREADY  |  in |    1|    axis    | outstream_channel_2_V |    pointer   |
|m_axi_base_ddr_addr_AWVALID   | out |    1|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_AWREADY   |  in |    1|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_AWADDR    | out |   32|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_AWID      | out |    1|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_AWLEN     | out |    8|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_AWSIZE    | out |    3|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_AWBURST   | out |    2|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_AWLOCK    | out |    2|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_AWCACHE   | out |    4|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_AWPROT    | out |    3|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_AWQOS     | out |    4|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_AWREGION  | out |    4|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_AWUSER    | out |    1|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_WVALID    | out |    1|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_WREADY    |  in |    1|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_WDATA     | out |   64|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_WSTRB     | out |    8|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_WLAST     | out |    1|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_WID       | out |    1|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_WUSER     | out |    1|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_ARVALID   | out |    1|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_ARREADY   |  in |    1|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_ARADDR    | out |   32|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_ARID      | out |    1|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_ARLEN     | out |    8|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_ARSIZE    | out |    3|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_ARBURST   | out |    2|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_ARLOCK    | out |    2|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_ARCACHE   | out |    4|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_ARPROT    | out |    3|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_ARQOS     | out |    4|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_ARREGION  | out |    4|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_ARUSER    | out |    1|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_RVALID    |  in |    1|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_RREADY    | out |    1|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_RDATA     |  in |   64|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_RLAST     |  in |    1|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_RID       |  in |    1|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_RUSER     |  in |    1|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_RRESP     |  in |    2|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_BVALID    |  in |    1|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_BREADY    | out |    1|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_BRESP     |  in |    2|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_BID       |  in |    1|    m_axi   |     base_ddr_addr     |    pointer   |
|m_axi_base_ddr_addr_BUSER     |  in |    1|    m_axi   |     base_ddr_addr     |    pointer   |
+------------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 17
* Pipeline: 3
  Pipeline-0: II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1: II = 1, D = 2, States = { 13 14 }
  Pipeline-2: II = 1, D = 2, States = { 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	12  / (exitcond)
	10  / (!exitcond)
10 --> 
	11  / true
11 --> 
	9  / true
12 --> 
	13  / (!stereo_enabler_read)
	15  / (stereo_enabler_read)
13 --> 
	17  / (tmp_10)
	14  / (!tmp_10)
14 --> 
	13  / true
15 --> 
	17  / (tmp)
	16  / (!tmp)
16 --> 
	15  / true
17 --> 
	2  / true
* FSM state operations: 

 <State 1>: 19.76ns
ST_1: stg_18 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8* %outStream_channel_1_V), !map !7

ST_1: stg_19 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i8* %outstream_channel_2_V), !map !11

ST_1: stg_20 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i64* %base_ddr_addr), !map !15

ST_1: stg_21 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %base_address), !map !21

ST_1: stg_22 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %frame_buffer_dim), !map !27

ST_1: stg_23 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 %frame_buffer_offset), !map !31

ST_1: stg_24 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i8 %frame_buffer_number), !map !35

ST_1: stg_25 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i1 %update_intr), !map !39

ST_1: stg_26 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i1 %stereo_enabler), !map !43

ST_1: stg_27 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecTopModule([22 x i8]* @ddr_to_axis_reader_SD_str) nounwind

ST_1: stereo_enabler_read [1/1] 1.00ns
:10  %stereo_enabler_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %stereo_enabler)

ST_1: update_intr_read [1/1] 1.00ns
:11  %update_intr_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %update_intr)

ST_1: frame_buffer_number_read [1/1] 1.00ns
:12  %frame_buffer_number_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %frame_buffer_number)

ST_1: frame_buffer_offset_read [1/1] 1.00ns
:13  %frame_buffer_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %frame_buffer_offset)

ST_1: frame_buffer_dim_read [1/1] 1.00ns
:14  %frame_buffer_dim_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %frame_buffer_dim)

ST_1: base_address_read [1/1] 1.00ns
:15  %base_address_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %base_address)

ST_1: buffer [1/1] 2.71ns
:16  %buffer = alloca [512 x i64], align 16

ST_1: stg_35 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_36 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecInterface(i32 %base_address, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_37 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecInterface(i1 %update_intr, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_38 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecInterface(i8 %frame_buffer_number, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_39 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecInterface(i32 %frame_buffer_offset, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_40 [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecInterface(i32 %frame_buffer_dim, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_41 [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecInterface(i1 %stereo_enabler, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_42 [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecInterface(i8* %outStream_channel_1_V, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_43 [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecInterface(i8* %outstream_channel_2_V, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_44 [1/1] 0.00ns
:26  call void (...)* @_ssdm_op_SpecInterface(i64* %base_ddr_addr, [6 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 128, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1) nounwind

ST_1: stg_45 [1/1] 0.00ns
:27  call void (...)* @_ssdm_op_SpecMemCore([512 x i64]* %buffer, [1 x i8]* @p_str1, [12 x i8]* @p_str4, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: inner_index_load [1/1] 0.00ns
:28  %inner_index_load = load i32* @inner_index, align 4

ST_1: stg_47 [1/1] 0.00ns
:29  call void (...)* @_ssdm_op_SpecReset(i32* @inner_index, i32 1, [1 x i8]* @p_str1) nounwind

ST_1: stg_48 [1/1] 0.00ns
:30  call void (...)* @_ssdm_op_SpecReset(i32* @luma_chroma_switch, i32 1, [1 x i8]* @p_str1) nounwind

ST_1: guard_variable_for_ddr_to_axis [1/1] 0.00ns
:31  %guard_variable_for_ddr_to_axis = load i1* @guard_variable_for_ddr_to_axis_2, align 1

ST_1: FRAME_BUFFER_DIM_load [1/1] 0.00ns
:32  %FRAME_BUFFER_DIM_load = load i32* @FRAME_BUFFER_DIM_r, align 4

ST_1: stg_51 [1/1] 1.57ns
:33  br i1 %guard_variable_for_ddr_to_axis, label %._crit_edge, label %codeRepl1

ST_1: stg_52 [1/1] 0.00ns
codeRepl1:0  store i1 true, i1* @guard_variable_for_ddr_to_axis_2, align 1

ST_1: stg_53 [1/1] 1.57ns
codeRepl1:1  br label %._crit_edge

ST_1: FRAME_BUFFER_DIM_flag [1/1] 0.00ns
._crit_edge:0  %FRAME_BUFFER_DIM_flag = phi i1 [ true, %codeRepl1 ], [ false, %0 ]

ST_1: FRAME_BUFFER_DIM_loc [1/1] 0.00ns
._crit_edge:1  %FRAME_BUFFER_DIM_loc = phi i32 [ %frame_buffer_dim_read, %codeRepl1 ], [ %FRAME_BUFFER_DIM_load, %0 ]

ST_1: stg_56 [1/1] 0.00ns
._crit_edge:2  call void (...)* @_ssdm_op_SpecReset(i32* @FRAME_BUFFER_DIM_r, i32 1, [1 x i8]* @p_str1) nounwind

ST_1: guard_variable_for_ddr_to_axis_1 [1/1] 0.00ns
._crit_edge:3  %guard_variable_for_ddr_to_axis_1 = load i1* @guard_variable_for_ddr_to_axis, align 1

ST_1: FRAME_OFFSET_load [1/1] 0.00ns
._crit_edge:4  %FRAME_OFFSET_load = load i32* @FRAME_OFFSET, align 4

ST_1: stg_59 [1/1] 1.57ns
._crit_edge:5  br i1 %guard_variable_for_ddr_to_axis_1, label %._crit_edge14, label %codeRepl

ST_1: stg_60 [1/1] 0.00ns
codeRepl:0  store i1 true, i1* @guard_variable_for_ddr_to_axis, align 1

ST_1: stg_61 [1/1] 1.57ns
codeRepl:1  br label %._crit_edge14

ST_1: FRAME_OFFSET_flag [1/1] 0.00ns
._crit_edge14:0  %FRAME_OFFSET_flag = phi i1 [ true, %codeRepl ], [ false, %._crit_edge ]

ST_1: FRAME_OFFSET_loc [1/1] 0.00ns
._crit_edge14:1  %FRAME_OFFSET_loc = phi i32 [ %frame_buffer_offset_read, %codeRepl ], [ %FRAME_OFFSET_load, %._crit_edge ]

ST_1: stg_64 [1/1] 0.00ns
._crit_edge14:2  call void (...)* @_ssdm_op_SpecReset(i32* @FRAME_OFFSET, i32 1, [1 x i8]* @p_str1) nounwind

ST_1: guard_variable_for_ddr_to_axis_2 [1/1] 0.00ns
._crit_edge14:3  %guard_variable_for_ddr_to_axis_2 = load i1* @guard_variable_for_ddr_to_axis_1, align 1

ST_1: FRAME_BUFFER_NUMBER_load [1/1] 0.00ns
._crit_edge14:4  %FRAME_BUFFER_NUMBER_load = load i8* @FRAME_BUFFER_NUMBER_r, align 1

ST_1: stg_67 [1/1] 1.57ns
._crit_edge14:5  br i1 %guard_variable_for_ddr_to_axis_2, label %._crit_edge15, label %codeRepl2

ST_1: stg_68 [1/1] 0.00ns
codeRepl2:0  store i1 true, i1* @guard_variable_for_ddr_to_axis_1, align 1

ST_1: stg_69 [1/1] 1.57ns
codeRepl2:1  br label %._crit_edge15

ST_1: FRAME_BUFFER_NUMBER_flag [1/1] 0.00ns
._crit_edge15:0  %FRAME_BUFFER_NUMBER_flag = phi i1 [ true, %codeRepl2 ], [ false, %._crit_edge14 ]

ST_1: FRAME_BUFFER_NUMBER_loc [1/1] 0.00ns
._crit_edge15:1  %FRAME_BUFFER_NUMBER_loc = phi i8 [ %frame_buffer_number_read, %codeRepl2 ], [ %FRAME_BUFFER_NUMBER_load, %._crit_edge14 ]

ST_1: stg_72 [1/1] 0.00ns
._crit_edge15:2  call void (...)* @_ssdm_op_SpecReset(i8* @FRAME_BUFFER_NUMBER_r, i32 1, [1 x i8]* @p_str1) nounwind

ST_1: guard_variable_for_ddr_to_axis_3 [1/1] 0.00ns
._crit_edge15:3  %guard_variable_for_ddr_to_axis_3 = load i1* @guard_variable_for_ddr_to_axis_3, align 1

ST_1: BASE_ADDRESS_load [1/1] 0.00ns
._crit_edge15:4  %BASE_ADDRESS_load = load i32* @BASE_ADDRESS_r, align 4

ST_1: stg_75 [1/1] 1.57ns
._crit_edge15:5  br i1 %guard_variable_for_ddr_to_axis_3, label %._crit_edge16, label %codeRepl3

ST_1: stg_76 [1/1] 0.00ns
codeRepl3:0  store i1 true, i1* @guard_variable_for_ddr_to_axis_3, align 1

ST_1: stg_77 [1/1] 1.57ns
codeRepl3:1  br label %._crit_edge16

ST_1: BASE_ADDRESS_flag [1/1] 0.00ns (grouped into LUT with out node p_BASE_ADDRESS_flag)
._crit_edge16:0  %BASE_ADDRESS_flag = phi i1 [ true, %codeRepl3 ], [ false, %._crit_edge15 ]

ST_1: BASE_ADDRESS_loc [1/1] 0.00ns (grouped into LUT with out node offset)
._crit_edge16:1  %BASE_ADDRESS_loc = phi i32 [ %base_address_read, %codeRepl3 ], [ %BASE_ADDRESS_load, %._crit_edge15 ]

ST_1: stg_80 [1/1] 0.00ns
._crit_edge16:2  call void (...)* @_ssdm_op_SpecReset(i32* @BASE_ADDRESS_r, i32 1, [1 x i8]* @p_str1) nounwind

ST_1: tmp_7 [1/1] 0.00ns
._crit_edge16:3  %tmp_7 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %base_address_read, i32 3, i32 31)

ST_1: tmp_8 [1/1] 0.00ns
._crit_edge16:4  %tmp_8 = zext i29 %tmp_7 to i32

ST_1: p_FRAME_BUFFER_DIM_flag [1/1] 1.37ns
._crit_edge16:5  %p_FRAME_BUFFER_DIM_flag = or i1 %FRAME_BUFFER_DIM_flag, %update_intr_read

ST_1: frame_buffer_dim_FRAME_BUFFER_s [1/1] 1.37ns
._crit_edge16:6  %frame_buffer_dim_FRAME_BUFFER_s = select i1 %update_intr_read, i32 %frame_buffer_dim_read, i32 %FRAME_BUFFER_DIM_loc

ST_1: p_FRAME_OFFSET_flag [1/1] 1.37ns
._crit_edge16:7  %p_FRAME_OFFSET_flag = or i1 %FRAME_OFFSET_flag, %update_intr_read

ST_1: p_FRAME_BUFFER_NUMBER_flag [1/1] 1.37ns
._crit_edge16:8  %p_FRAME_BUFFER_NUMBER_flag = or i1 %FRAME_BUFFER_NUMBER_flag, %update_intr_read

ST_1: tmp_1_FRAME_BUFFER_NUMBER_loc [1/1] 1.37ns
._crit_edge16:9  %tmp_1_FRAME_BUFFER_NUMBER_loc = select i1 %update_intr_read, i8 %frame_buffer_number_read, i8 %FRAME_BUFFER_NUMBER_loc

ST_1: tmp_1_FRAME_BUFFER_NUMBER_loc_s [1/1] 0.00ns
._crit_edge16:10  %tmp_1_FRAME_BUFFER_NUMBER_loc_s = zext i8 %tmp_1_FRAME_BUFFER_NUMBER_loc to i32

ST_1: p_BASE_ADDRESS_flag [1/1] 1.37ns (out node of the LUT)
._crit_edge16:11  %p_BASE_ADDRESS_flag = or i1 %BASE_ADDRESS_flag, %update_intr_read

ST_1: tmp_7_base_address [1/1] 1.37ns
._crit_edge16:12  %tmp_7_base_address = select i1 %update_intr_read, i32 %tmp_8, i32 %base_address_read

ST_1: frame_buffer_offset_FRAME_OFFS [1/1] 0.00ns (grouped into LUT with out node tmp_s)
._crit_edge16:13  %frame_buffer_offset_FRAME_OFFS = select i1 %update_intr_read, i32 %frame_buffer_offset_read, i32 %FRAME_OFFSET_loc

ST_1: tmp_7_BASE_ADDRESS_loc [1/1] 0.00ns (grouped into LUT with out node offset)
._crit_edge16:14  %tmp_7_BASE_ADDRESS_loc = select i1 %update_intr_read, i32 %tmp_8, i32 %BASE_ADDRESS_loc

ST_1: tmp_s [1/1] 13.18ns (out node of the LUT)
._crit_edge16:15  %tmp_s = mul i32 %inner_index_load, %frame_buffer_offset_FRAME_OFFS

ST_1: tmp_2 [1/1] 0.00ns (grouped into LUT with out node offset)
._crit_edge16:16  %tmp_2 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %tmp_s, i32 3, i32 31)

ST_1: tmp_9 [1/1] 0.00ns (grouped into LUT with out node offset)
._crit_edge16:17  %tmp_9 = zext i29 %tmp_2 to i32

ST_1: offset [1/1] 2.44ns (out node of the LUT)
._crit_edge16:18  %offset = add i32 %tmp_9, %tmp_7_BASE_ADDRESS_loc

ST_1: stg_97 [1/1] 0.00ns
._crit_edge16:19  br i1 %p_BASE_ADDRESS_flag, label %mergeST21, label %._crit_edge17.new22

ST_1: stg_98 [1/1] 0.00ns
mergeST21:0  store i32 %tmp_7_base_address, i32* @BASE_ADDRESS_r, align 4

ST_1: stg_99 [1/1] 0.00ns
mergeST21:1  br label %._crit_edge17.new22

ST_1: stg_100 [1/1] 0.00ns
._crit_edge17.new22:0  br i1 %p_FRAME_BUFFER_NUMBER_flag, label %mergeST19, label %._crit_edge17.new20

ST_1: stg_101 [1/1] 0.00ns
mergeST19:0  store i8 %frame_buffer_number_read, i8* @FRAME_BUFFER_NUMBER_r, align 1

ST_1: stg_102 [1/1] 0.00ns
mergeST19:1  br label %._crit_edge17.new20

ST_1: stg_103 [1/1] 0.00ns
._crit_edge17.new20:0  br i1 %p_FRAME_OFFSET_flag, label %mergeST17, label %._crit_edge17.new18

ST_1: stg_104 [1/1] 0.00ns
mergeST17:0  store i32 %frame_buffer_offset_read, i32* @FRAME_OFFSET, align 4

ST_1: stg_105 [1/1] 0.00ns
mergeST17:1  br label %._crit_edge17.new18

ST_1: stg_106 [1/1] 0.00ns
._crit_edge17.new18:0  br i1 %p_FRAME_BUFFER_DIM_flag, label %mergeST, label %._crit_edge17.new

ST_1: stg_107 [1/1] 0.00ns
mergeST:0  store i32 %frame_buffer_dim_read, i32* @FRAME_BUFFER_DIM_r, align 4

ST_1: stg_108 [1/1] 0.00ns
mergeST:1  br label %._crit_edge17.new

ST_1: tmp_5 [1/1] 0.00ns
._crit_edge17.new:0  %tmp_5 = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %frame_buffer_dim_FRAME_BUFFER_s, i32 12, i32 31)

ST_1: stg_110 [1/1] 1.57ns
._crit_edge17.new:1  br label %1


 <State 2>: 41.00ns
ST_2: offset1 [1/1] 0.00ns
:0  %offset1 = phi i32 [ %offset, %._crit_edge17.new ], [ %offset_1, %.loopexit ]

ST_2: i [1/1] 0.00ns
:1  %i = phi i20 [ 0, %._crit_edge17.new ], [ %i_1, %.loopexit ]

ST_2: exitcond1 [1/1] 2.34ns
:2  %exitcond1 = icmp eq i20 %i, %tmp_5

ST_2: i_1 [1/1] 2.08ns
:3  %i_1 = add i20 %i, 1

ST_2: stg_115 [1/1] 0.00ns
:4  br i1 %exitcond1, label %._crit_edge18, label %2

ST_2: tmp_1 [1/1] 0.00ns
:1  %tmp_1 = sext i32 %offset1 to i64

ST_2: base_ddr_addr_addr [1/1] 0.00ns
:2  %base_ddr_addr_addr = getelementptr inbounds i64* %base_ddr_addr, i64 %tmp_1

ST_2: base_ddr_addr_addr_1_rd_req [7/7] 41.00ns
:3  %base_ddr_addr_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)

ST_2: tmp_3 [1/1] 2.52ns
._crit_edge18:0  %tmp_3 = icmp eq i32 %inner_index_load, %tmp_1_FRAME_BUFFER_NUMBER_loc_s

ST_2: tmp_4 [1/1] 2.44ns
._crit_edge18:1  %tmp_4 = add nsw i32 %inner_index_load, 1

ST_2: storemerge [1/1] 1.37ns
._crit_edge18:2  %storemerge = select i1 %tmp_3, i32 0, i32 %tmp_4

ST_2: stg_122 [1/1] 0.00ns
._crit_edge18:3  store i32 %storemerge, i32* @inner_index, align 4

ST_2: stg_123 [1/1] 0.00ns
._crit_edge18:4  ret void


 <State 3>: 41.00ns
ST_3: base_ddr_addr_addr_1_rd_req [6/7] 41.00ns
:3  %base_ddr_addr_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)


 <State 4>: 41.00ns
ST_4: base_ddr_addr_addr_1_rd_req [5/7] 41.00ns
:3  %base_ddr_addr_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)


 <State 5>: 41.00ns
ST_5: base_ddr_addr_addr_1_rd_req [4/7] 41.00ns
:3  %base_ddr_addr_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)


 <State 6>: 41.00ns
ST_6: base_ddr_addr_addr_1_rd_req [3/7] 41.00ns
:3  %base_ddr_addr_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)


 <State 7>: 41.00ns
ST_7: base_ddr_addr_addr_1_rd_req [2/7] 41.00ns
:3  %base_ddr_addr_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)


 <State 8>: 41.00ns
ST_8: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1048575, i64 0)

ST_8: base_ddr_addr_addr_1_rd_req [1/7] 41.00ns
:3  %base_ddr_addr_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %base_ddr_addr_addr, i32 512)

ST_8: stg_131 [1/1] 1.57ns
:4  br label %burst.rd.header


 <State 9>: 2.07ns
ST_9: indvar [1/1] 0.00ns
burst.rd.header:0  %indvar = phi i10 [ 0, %2 ], [ %indvar_next, %burst.rd.body ]

ST_9: exitcond [1/1] 2.07ns
burst.rd.header:1  %exitcond = icmp eq i10 %indvar, -512

ST_9: indvar_next [1/1] 1.84ns
burst.rd.header:2  %indvar_next = add i10 %indvar, 1

ST_9: stg_135 [1/1] 0.00ns
burst.rd.header:3  br i1 %exitcond, label %burst.rd.end, label %burst.rd.body


 <State 10>: 41.00ns
ST_10: base_ddr_addr_addr_read [1/1] 41.00ns
burst.rd.body:4  %base_ddr_addr_addr_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %base_ddr_addr_addr)


 <State 11>: 2.71ns
ST_11: empty_9 [1/1] 0.00ns
burst.rd.body:0  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

ST_11: burstread_rbegin [1/1] 0.00ns
burst.rd.body:1  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

ST_11: stg_139 [1/1] 0.00ns
burst.rd.body:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7)

ST_11: empty_10 [1/1] 0.00ns
burst.rd.body:3  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopName([28 x i8]* @memcpy_OC_buffer_OC_base_ddr_a) nounwind

ST_11: tmp_6 [1/1] 0.00ns
burst.rd.body:5  %tmp_6 = zext i10 %indvar to i64

ST_11: buffer_addr [1/1] 0.00ns
burst.rd.body:6  %buffer_addr = getelementptr [512 x i64]* %buffer, i64 0, i64 %tmp_6

ST_11: stg_143 [1/1] 2.71ns
burst.rd.body:7  store i64 %base_ddr_addr_addr_read, i64* %buffer_addr, align 8

ST_11: burstread_rend [1/1] 0.00ns
burst.rd.body:8  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin) nounwind

ST_11: stg_145 [1/1] 0.00ns
burst.rd.body:9  br label %burst.rd.header


 <State 12>: 1.57ns
ST_12: stg_146 [1/1] 1.57ns
burst.rd.end:0  br i1 %stereo_enabler_read, label %.preheader, label %.preheader9


 <State 13>: 9.99ns
ST_13: j [1/1] 0.00ns
.preheader9:0  %j = phi i13 [ %j_4, %6 ], [ 0, %burst.rd.end ]

ST_13: tmp_10 [1/1] 0.00ns
.preheader9:1  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %j, i32 12)

ST_13: stg_149 [1/1] 0.00ns
.preheader9:2  br i1 %tmp_10, label %.loopexit, label %3

ST_13: tmp_16 [1/1] 0.00ns
:0  %tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

ST_13: stg_151 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_13: luma_chroma_switch_load [1/1] 0.00ns
:2  %luma_chroma_switch_load = load i32* @luma_chroma_switch, align 4

ST_13: tmp_18 [1/1] 2.52ns
:3  %tmp_18 = icmp eq i32 %luma_chroma_switch_load, 1

ST_13: stg_154 [1/1] 0.00ns
:4  br i1 %tmp_18, label %4, label %5

ST_13: tmp_20 [1/1] 2.44ns
:0  %tmp_20 = add nsw i32 1, %luma_chroma_switch_load

ST_13: stg_156 [1/1] 1.57ns
:1  store i32 %tmp_20, i32* @luma_chroma_switch, align 4

ST_13: tmp_71 [1/1] 0.00ns
:2  %tmp_71 = trunc i13 %j to i3

ST_13: gepindex62_cast [1/1] 0.00ns
:3  %gepindex62_cast = call i9 @_ssdm_op_PartSelect.i9.i13.i32.i32(i13 %j, i32 3, i32 11)

ST_13: gepindex264_cast [1/1] 0.00ns
:4  %gepindex264_cast = zext i9 %gepindex62_cast to i64

ST_13: buffer_addr_3 [1/1] 0.00ns
:5  %buffer_addr_3 = getelementptr [512 x i64]* %buffer, i64 0, i64 %gepindex264_cast

ST_13: buffer_load_3 [2/2] 2.71ns
:6  %buffer_load_3 = load i64* %buffer_addr_3, align 8

ST_13: stg_162 [1/1] 1.57ns
:27  br label %6

ST_13: stg_163 [1/1] 1.57ns
:0  store i32 0, i32* @luma_chroma_switch, align 4

ST_13: j_3 [1/1] 1.96ns
:1  %j_3 = add i13 -1, %j

ST_13: tmp_52 [1/1] 0.00ns
:2  %tmp_52 = trunc i13 %j_3 to i3

ST_13: tmp_53 [1/1] 0.00ns
:3  %tmp_53 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %j_3, i32 3, i32 12)

ST_13: adjSize [1/1] 0.00ns
:4  %adjSize = sext i10 %tmp_53 to i14

ST_13: mem_index_gep [1/1] 1.84ns
:5  %mem_index_gep = add i14 4, %adjSize

ST_13: adjSize55_cast [1/1] 0.00ns
:6  %adjSize55_cast = zext i14 %mem_index_gep to i15

ST_13: addrCmp [1/1] 2.07ns
:7  %addrCmp = icmp ult i10 %tmp_53, -4

ST_13: addrCmp1 [1/1] 2.11ns
:8  %addrCmp1 = icmp ult i14 %mem_index_gep, 516

ST_13: gepindex [1/1] 1.84ns
:9  %gepindex = add i15 -4, %adjSize55_cast

ST_13: gepindex1 [1/1] 0.00ns (grouped into LUT with out node gepindex2)
:10  %gepindex1 = select i1 %addrCmp, i15 %gepindex, i15 511

ST_13: gepindex2 [1/1] 1.37ns (out node of the LUT)
:11  %gepindex2 = select i1 %addrCmp1, i15 %gepindex1, i15 511

ST_13: gepindex2_cast [1/1] 0.00ns
:12  %gepindex2_cast = sext i15 %gepindex2 to i64

ST_13: buffer_addr_2 [1/1] 0.00ns
:13  %buffer_addr_2 = getelementptr [512 x i64]* %buffer, i64 0, i64 %gepindex2_cast

ST_13: buffer_load_2 [2/2] 2.71ns
:14  %buffer_load_2 = load i64* %buffer_addr_2, align 8

ST_13: stg_178 [1/1] 1.57ns
:35  br label %6

ST_13: j_1 [1/1] 0.00ns (grouped into LUT with out node j_4)
:0  %j_1 = phi i13 [ %j_3, %4 ], [ %j, %5 ]

ST_13: empty_11 [1/1] 0.00ns
:1  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_16)

ST_13: j_4 [1/1] 1.96ns (out node of the LUT)
:2  %j_4 = add i13 %j_1, 1

ST_13: stg_182 [1/1] 0.00ns
:3  br label %.preheader9


 <State 14>: 7.65ns
ST_14: buffer_load_3 [1/2] 2.71ns
:6  %buffer_load_3 = load i64* %buffer_addr_3, align 8

ST_14: start_pos3 [1/1] 0.00ns
:7  %start_pos3 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_71, i3 0)

ST_14: end_pos3 [1/1] 0.00ns
:8  %end_pos3 = or i6 %start_pos3, 7

ST_14: tmp_72 [1/1] 1.94ns
:9  %tmp_72 = icmp ugt i6 %start_pos3, %end_pos3

ST_14: tmp_73 [1/1] 0.00ns
:10  %tmp_73 = zext i6 %start_pos3 to i7

ST_14: tmp_74 [1/1] 0.00ns
:11  %tmp_74 = zext i6 %end_pos3 to i7

ST_14: tmp_75 [1/1] 0.00ns (grouped into LUT with out node tmp_85)
:12  %tmp_75 = call i64 @llvm.part.select.i64(i64 %buffer_load_3, i32 63, i32 0)

ST_14: tmp_76 [1/1] 1.72ns
:13  %tmp_76 = sub i7 %tmp_73, %tmp_74

ST_14: tmp_77 [1/1] 0.00ns (grouped into LUT with out node tmp_85)
:14  %tmp_77 = xor i7 %tmp_73, 63

ST_14: tmp_78 [1/1] 1.72ns
:15  %tmp_78 = sub i7 %tmp_74, %tmp_73

ST_14: tmp_79 [1/1] 0.00ns (grouped into LUT with out node tmp_82)
:16  %tmp_79 = select i1 %tmp_72, i7 %tmp_76, i7 %tmp_78

ST_14: tmp_80 [1/1] 0.00ns (grouped into LUT with out node tmp_85)
:17  %tmp_80 = select i1 %tmp_72, i64 %tmp_75, i64 %buffer_load_3

ST_14: tmp_81 [1/1] 0.00ns (grouped into LUT with out node tmp_85)
:18  %tmp_81 = select i1 %tmp_72, i7 %tmp_77, i7 %tmp_73

ST_14: tmp_82 [1/1] 1.72ns (out node of the LUT)
:19  %tmp_82 = sub i7 63, %tmp_79

ST_14: tmp_83 [1/1] 0.00ns (grouped into LUT with out node tmp_85)
:20  %tmp_83 = zext i7 %tmp_81 to i64

ST_14: tmp_84 [1/1] 0.00ns (grouped into LUT with out node tmp_87)
:21  %tmp_84 = zext i7 %tmp_82 to i64

ST_14: tmp_85 [1/1] 3.57ns (out node of the LUT)
:22  %tmp_85 = lshr i64 %tmp_80, %tmp_83

ST_14: tmp_86 [1/1] 0.00ns (grouped into LUT with out node tmp_87)
:23  %tmp_86 = lshr i64 -1, %tmp_84

ST_14: tmp_87 [1/1] 1.37ns (out node of the LUT)
:24  %tmp_87 = and i64 %tmp_85, %tmp_86

ST_14: tmp_88 [1/1] 0.00ns
:25  %tmp_88 = trunc i64 %tmp_87 to i8

ST_14: stg_203 [1/1] 0.00ns
:26  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %outStream_channel_1_V, i8 %tmp_88)

ST_14: buffer_load_2 [1/2] 2.71ns
:14  %buffer_load_2 = load i64* %buffer_addr_2, align 8

ST_14: start_pos [1/1] 0.00ns
:15  %start_pos = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_52, i3 0)

ST_14: end_pos2 [1/1] 0.00ns
:16  %end_pos2 = or i6 %start_pos, 7

ST_14: tmp_54 [1/1] 1.94ns
:17  %tmp_54 = icmp ugt i6 %start_pos, %end_pos2

ST_14: tmp_55 [1/1] 0.00ns
:18  %tmp_55 = zext i6 %start_pos to i7

ST_14: tmp_56 [1/1] 0.00ns
:19  %tmp_56 = zext i6 %end_pos2 to i7

ST_14: tmp_57 [1/1] 0.00ns (grouped into LUT with out node tmp_67)
:20  %tmp_57 = call i64 @llvm.part.select.i64(i64 %buffer_load_2, i32 63, i32 0)

ST_14: tmp_58 [1/1] 1.72ns
:21  %tmp_58 = sub i7 %tmp_55, %tmp_56

ST_14: tmp_59 [1/1] 0.00ns (grouped into LUT with out node tmp_67)
:22  %tmp_59 = xor i7 %tmp_55, 63

ST_14: tmp_60 [1/1] 1.72ns
:23  %tmp_60 = sub i7 %tmp_56, %tmp_55

ST_14: tmp_61 [1/1] 0.00ns (grouped into LUT with out node tmp_64)
:24  %tmp_61 = select i1 %tmp_54, i7 %tmp_58, i7 %tmp_60

ST_14: tmp_62 [1/1] 0.00ns (grouped into LUT with out node tmp_67)
:25  %tmp_62 = select i1 %tmp_54, i64 %tmp_57, i64 %buffer_load_2

ST_14: tmp_63 [1/1] 0.00ns (grouped into LUT with out node tmp_67)
:26  %tmp_63 = select i1 %tmp_54, i7 %tmp_59, i7 %tmp_55

ST_14: tmp_64 [1/1] 1.72ns (out node of the LUT)
:27  %tmp_64 = sub i7 63, %tmp_61

ST_14: tmp_65 [1/1] 0.00ns (grouped into LUT with out node tmp_67)
:28  %tmp_65 = zext i7 %tmp_63 to i64

ST_14: tmp_66 [1/1] 0.00ns (grouped into LUT with out node tmp_69)
:29  %tmp_66 = zext i7 %tmp_64 to i64

ST_14: tmp_67 [1/1] 3.57ns (out node of the LUT)
:30  %tmp_67 = lshr i64 %tmp_62, %tmp_65

ST_14: tmp_68 [1/1] 0.00ns (grouped into LUT with out node tmp_69)
:31  %tmp_68 = lshr i64 -1, %tmp_66

ST_14: tmp_69 [1/1] 1.37ns (out node of the LUT)
:32  %tmp_69 = and i64 %tmp_67, %tmp_68

ST_14: tmp_70 [1/1] 0.00ns
:33  %tmp_70 = trunc i64 %tmp_69 to i8

ST_14: stg_224 [1/1] 0.00ns
:34  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %outStream_channel_1_V, i8 %tmp_70)


 <State 15>: 2.71ns
ST_15: j1 [1/1] 0.00ns
.preheader:0  %j1 = phi i13 [ %j_2, %7 ], [ 0, %burst.rd.end ]

ST_15: tmp [1/1] 0.00ns
.preheader:1  %tmp = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %j1, i32 12)

ST_15: stg_227 [1/1] 0.00ns
.preheader:2  br i1 %tmp, label %.loopexit, label %7

ST_15: tmp_11 [1/1] 0.00ns
:0  %tmp_11 = trunc i13 %j1 to i3

ST_15: gepindex74_cast [1/1] 0.00ns
:4  %gepindex74_cast = call i9 @_ssdm_op_PartSelect.i9.i13.i32.i32(i13 %j1, i32 3, i32 11)

ST_15: gepindex276_cast [1/1] 0.00ns
:5  %gepindex276_cast = zext i9 %gepindex74_cast to i64

ST_15: buffer_addr_1 [1/1] 0.00ns
:6  %buffer_addr_1 = getelementptr [512 x i64]* %buffer, i64 0, i64 %gepindex276_cast

ST_15: buffer_load [2/2] 2.71ns
:7  %buffer_load = load i64* %buffer_addr_1, align 8

ST_15: tmp_13 [1/1] 0.00ns
:8  %tmp_13 = call i2 @_ssdm_op_PartSelect.i2.i13.i32.i32(i13 %j1, i32 1, i32 2)

ST_15: buffer_load_1 [2/2] 2.71ns
:30  %buffer_load_1 = load i64* %buffer_addr_1, align 8

ST_15: j_2 [1/1] 1.96ns
:52  %j_2 = add i13 2, %j1


 <State 16>: 7.65ns
ST_16: empty_12 [1/1] 0.00ns
:1  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048)

ST_16: tmp_12 [1/1] 0.00ns
:2  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

ST_16: stg_238 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_16: buffer_load [1/2] 2.71ns
:7  %buffer_load = load i64* %buffer_addr_1, align 8

ST_16: start_pos1 [1/1] 0.00ns
:9  %start_pos1 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_13, i4 0)

ST_16: end_pos [1/1] 0.00ns
:10  %end_pos = or i6 %start_pos1, 7

ST_16: tmp_15 [1/1] 1.94ns
:11  %tmp_15 = icmp ugt i6 %start_pos1, %end_pos

ST_16: tmp_17 [1/1] 0.00ns
:12  %tmp_17 = zext i6 %start_pos1 to i7

ST_16: tmp_19 [1/1] 0.00ns
:13  %tmp_19 = zext i6 %end_pos to i7

ST_16: tmp_21 [1/1] 0.00ns (grouped into LUT with out node tmp_31)
:14  %tmp_21 = call i64 @llvm.part.select.i64(i64 %buffer_load, i32 63, i32 0)

ST_16: tmp_22 [1/1] 1.72ns
:15  %tmp_22 = sub i7 %tmp_17, %tmp_19

ST_16: tmp_23 [1/1] 0.00ns (grouped into LUT with out node tmp_31)
:16  %tmp_23 = xor i7 %tmp_17, 63

ST_16: tmp_24 [1/1] 1.72ns
:17  %tmp_24 = sub i7 %tmp_19, %tmp_17

ST_16: tmp_25 [1/1] 0.00ns (grouped into LUT with out node tmp_28)
:18  %tmp_25 = select i1 %tmp_15, i7 %tmp_22, i7 %tmp_24

ST_16: tmp_26 [1/1] 0.00ns (grouped into LUT with out node tmp_31)
:19  %tmp_26 = select i1 %tmp_15, i64 %tmp_21, i64 %buffer_load

ST_16: tmp_27 [1/1] 0.00ns (grouped into LUT with out node tmp_31)
:20  %tmp_27 = select i1 %tmp_15, i7 %tmp_23, i7 %tmp_17

ST_16: tmp_28 [1/1] 1.72ns (out node of the LUT)
:21  %tmp_28 = sub i7 63, %tmp_25

ST_16: tmp_29 [1/1] 0.00ns (grouped into LUT with out node tmp_31)
:22  %tmp_29 = zext i7 %tmp_27 to i64

ST_16: tmp_30 [1/1] 0.00ns (grouped into LUT with out node tmp_33)
:23  %tmp_30 = zext i7 %tmp_28 to i64

ST_16: tmp_31 [1/1] 3.57ns (out node of the LUT)
:24  %tmp_31 = lshr i64 %tmp_26, %tmp_29

ST_16: tmp_32 [1/1] 0.00ns (grouped into LUT with out node tmp_33)
:25  %tmp_32 = lshr i64 -1, %tmp_30

ST_16: tmp_33 [1/1] 1.37ns (out node of the LUT)
:26  %tmp_33 = and i64 %tmp_31, %tmp_32

ST_16: tmp_34 [1/1] 0.00ns
:27  %tmp_34 = trunc i64 %tmp_33 to i8

ST_16: stg_259 [1/1] 0.00ns
:28  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %outStream_channel_1_V, i8 %tmp_34)

ST_16: tmp_14 [1/1] 0.00ns
:29  %tmp_14 = or i3 %tmp_11, 1

ST_16: buffer_load_1 [1/2] 2.71ns
:30  %buffer_load_1 = load i64* %buffer_addr_1, align 8

ST_16: start_pos2 [1/1] 0.00ns
:31  %start_pos2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_14, i3 0)

ST_16: end_pos1 [1/1] 0.00ns
:32  %end_pos1 = or i6 %start_pos2, 7

ST_16: tmp_35 [1/1] 1.94ns
:33  %tmp_35 = icmp ugt i6 %start_pos2, %end_pos1

ST_16: tmp_36 [1/1] 0.00ns
:34  %tmp_36 = zext i6 %start_pos2 to i7

ST_16: tmp_37 [1/1] 0.00ns
:35  %tmp_37 = zext i6 %end_pos1 to i7

ST_16: tmp_38 [1/1] 0.00ns (grouped into LUT with out node tmp_48)
:36  %tmp_38 = call i64 @llvm.part.select.i64(i64 %buffer_load_1, i32 63, i32 0)

ST_16: tmp_39 [1/1] 1.72ns
:37  %tmp_39 = sub i7 %tmp_36, %tmp_37

ST_16: tmp_40 [1/1] 0.00ns (grouped into LUT with out node tmp_48)
:38  %tmp_40 = xor i7 %tmp_36, 63

ST_16: tmp_41 [1/1] 1.72ns
:39  %tmp_41 = sub i7 %tmp_37, %tmp_36

ST_16: tmp_42 [1/1] 0.00ns (grouped into LUT with out node tmp_45)
:40  %tmp_42 = select i1 %tmp_35, i7 %tmp_39, i7 %tmp_41

ST_16: tmp_43 [1/1] 0.00ns (grouped into LUT with out node tmp_48)
:41  %tmp_43 = select i1 %tmp_35, i64 %tmp_38, i64 %buffer_load_1

ST_16: tmp_44 [1/1] 0.00ns (grouped into LUT with out node tmp_48)
:42  %tmp_44 = select i1 %tmp_35, i7 %tmp_40, i7 %tmp_36

ST_16: tmp_45 [1/1] 1.72ns (out node of the LUT)
:43  %tmp_45 = sub i7 63, %tmp_42

ST_16: tmp_46 [1/1] 0.00ns (grouped into LUT with out node tmp_48)
:44  %tmp_46 = zext i7 %tmp_44 to i64

ST_16: tmp_47 [1/1] 0.00ns (grouped into LUT with out node tmp_50)
:45  %tmp_47 = zext i7 %tmp_45 to i64

ST_16: tmp_48 [1/1] 3.57ns (out node of the LUT)
:46  %tmp_48 = lshr i64 %tmp_43, %tmp_46

ST_16: tmp_49 [1/1] 0.00ns (grouped into LUT with out node tmp_50)
:47  %tmp_49 = lshr i64 -1, %tmp_47

ST_16: tmp_50 [1/1] 1.37ns (out node of the LUT)
:48  %tmp_50 = and i64 %tmp_48, %tmp_49

ST_16: tmp_51 [1/1] 0.00ns
:49  %tmp_51 = trunc i64 %tmp_50 to i8

ST_16: stg_281 [1/1] 0.00ns
:50  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %outstream_channel_2_V, i8 %tmp_51)

ST_16: empty_13 [1/1] 0.00ns
:51  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_12)

ST_16: stg_283 [1/1] 0.00ns
:53  br label %.preheader


 <State 17>: 2.44ns
ST_17: offset_1 [1/1] 2.44ns
.loopexit:0  %offset_1 = add i32 %offset1, 512

ST_17: stg_285 [1/1] 0.00ns
.loopexit:1  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ outStream_channel_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outstream_channel_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ base_ddr_addr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ base_address]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_buffer_dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_buffer_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_buffer_number]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ update_intr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stereo_enabler]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inner_index]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ guard_variable_for_ddr_to_axis_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ FRAME_BUFFER_DIM_r]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ guard_variable_for_ddr_to_axis]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ FRAME_OFFSET]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ guard_variable_for_ddr_to_axis_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ FRAME_BUFFER_NUMBER_r]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ guard_variable_for_ddr_to_axis_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ BASE_ADDRESS_r]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ luma_chroma_switch]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_18                           (specbitsmap      ) [ 000000000000000000]
stg_19                           (specbitsmap      ) [ 000000000000000000]
stg_20                           (specbitsmap      ) [ 000000000000000000]
stg_21                           (specbitsmap      ) [ 000000000000000000]
stg_22                           (specbitsmap      ) [ 000000000000000000]
stg_23                           (specbitsmap      ) [ 000000000000000000]
stg_24                           (specbitsmap      ) [ 000000000000000000]
stg_25                           (specbitsmap      ) [ 000000000000000000]
stg_26                           (specbitsmap      ) [ 000000000000000000]
stg_27                           (spectopmodule    ) [ 000000000000000000]
stereo_enabler_read              (read             ) [ 001111111111111111]
update_intr_read                 (read             ) [ 000000000000000000]
frame_buffer_number_read         (read             ) [ 000000000000000000]
frame_buffer_offset_read         (read             ) [ 000000000000000000]
frame_buffer_dim_read            (read             ) [ 000000000000000000]
base_address_read                (read             ) [ 000000000000000000]
buffer                           (alloca           ) [ 001111111111111111]
stg_35                           (specinterface    ) [ 000000000000000000]
stg_36                           (specinterface    ) [ 000000000000000000]
stg_37                           (specinterface    ) [ 000000000000000000]
stg_38                           (specinterface    ) [ 000000000000000000]
stg_39                           (specinterface    ) [ 000000000000000000]
stg_40                           (specinterface    ) [ 000000000000000000]
stg_41                           (specinterface    ) [ 000000000000000000]
stg_42                           (specinterface    ) [ 000000000000000000]
stg_43                           (specinterface    ) [ 000000000000000000]
stg_44                           (specinterface    ) [ 000000000000000000]
stg_45                           (specmemcore      ) [ 000000000000000000]
inner_index_load                 (load             ) [ 001111111111111111]
stg_47                           (specreset        ) [ 000000000000000000]
stg_48                           (specreset        ) [ 000000000000000000]
guard_variable_for_ddr_to_axis   (load             ) [ 010000000000000000]
FRAME_BUFFER_DIM_load            (load             ) [ 000000000000000000]
stg_51                           (br               ) [ 000000000000000000]
stg_52                           (store            ) [ 000000000000000000]
stg_53                           (br               ) [ 000000000000000000]
FRAME_BUFFER_DIM_flag            (phi              ) [ 000000000000000000]
FRAME_BUFFER_DIM_loc             (phi              ) [ 000000000000000000]
stg_56                           (specreset        ) [ 000000000000000000]
guard_variable_for_ddr_to_axis_1 (load             ) [ 010000000000000000]
FRAME_OFFSET_load                (load             ) [ 000000000000000000]
stg_59                           (br               ) [ 000000000000000000]
stg_60                           (store            ) [ 000000000000000000]
stg_61                           (br               ) [ 000000000000000000]
FRAME_OFFSET_flag                (phi              ) [ 000000000000000000]
FRAME_OFFSET_loc                 (phi              ) [ 000000000000000000]
stg_64                           (specreset        ) [ 000000000000000000]
guard_variable_for_ddr_to_axis_2 (load             ) [ 010000000000000000]
FRAME_BUFFER_NUMBER_load         (load             ) [ 000000000000000000]
stg_67                           (br               ) [ 000000000000000000]
stg_68                           (store            ) [ 000000000000000000]
stg_69                           (br               ) [ 000000000000000000]
FRAME_BUFFER_NUMBER_flag         (phi              ) [ 000000000000000000]
FRAME_BUFFER_NUMBER_loc          (phi              ) [ 000000000000000000]
stg_72                           (specreset        ) [ 000000000000000000]
guard_variable_for_ddr_to_axis_3 (load             ) [ 010000000000000000]
BASE_ADDRESS_load                (load             ) [ 000000000000000000]
stg_75                           (br               ) [ 000000000000000000]
stg_76                           (store            ) [ 000000000000000000]
stg_77                           (br               ) [ 000000000000000000]
BASE_ADDRESS_flag                (phi              ) [ 000000000000000000]
BASE_ADDRESS_loc                 (phi              ) [ 000000000000000000]
stg_80                           (specreset        ) [ 000000000000000000]
tmp_7                            (partselect       ) [ 000000000000000000]
tmp_8                            (zext             ) [ 000000000000000000]
p_FRAME_BUFFER_DIM_flag          (or               ) [ 010000000000000000]
frame_buffer_dim_FRAME_BUFFER_s  (select           ) [ 000000000000000000]
p_FRAME_OFFSET_flag              (or               ) [ 010000000000000000]
p_FRAME_BUFFER_NUMBER_flag       (or               ) [ 010000000000000000]
tmp_1_FRAME_BUFFER_NUMBER_loc    (select           ) [ 000000000000000000]
tmp_1_FRAME_BUFFER_NUMBER_loc_s  (zext             ) [ 001111111111111111]
p_BASE_ADDRESS_flag              (or               ) [ 010000000000000000]
tmp_7_base_address               (select           ) [ 000000000000000000]
frame_buffer_offset_FRAME_OFFS   (select           ) [ 000000000000000000]
tmp_7_BASE_ADDRESS_loc           (select           ) [ 000000000000000000]
tmp_s                            (mul              ) [ 000000000000000000]
tmp_2                            (partselect       ) [ 000000000000000000]
tmp_9                            (zext             ) [ 000000000000000000]
offset                           (add              ) [ 011111111111111111]
stg_97                           (br               ) [ 000000000000000000]
stg_98                           (store            ) [ 000000000000000000]
stg_99                           (br               ) [ 000000000000000000]
stg_100                          (br               ) [ 000000000000000000]
stg_101                          (store            ) [ 000000000000000000]
stg_102                          (br               ) [ 000000000000000000]
stg_103                          (br               ) [ 000000000000000000]
stg_104                          (store            ) [ 000000000000000000]
stg_105                          (br               ) [ 000000000000000000]
stg_106                          (br               ) [ 000000000000000000]
stg_107                          (store            ) [ 000000000000000000]
stg_108                          (br               ) [ 000000000000000000]
tmp_5                            (partselect       ) [ 001111111111111111]
stg_110                          (br               ) [ 011111111111111111]
offset1                          (phi              ) [ 001111111111111111]
i                                (phi              ) [ 001000000000000000]
exitcond1                        (icmp             ) [ 001111111111111111]
i_1                              (add              ) [ 011111111111111111]
stg_115                          (br               ) [ 000000000000000000]
tmp_1                            (sext             ) [ 000000000000000000]
base_ddr_addr_addr               (getelementptr    ) [ 000111111111000000]
tmp_3                            (icmp             ) [ 000000000000000000]
tmp_4                            (add              ) [ 000000000000000000]
storemerge                       (select           ) [ 000000000000000000]
stg_122                          (store            ) [ 000000000000000000]
stg_123                          (ret              ) [ 000000000000000000]
empty                            (speclooptripcount) [ 000000000000000000]
base_ddr_addr_addr_1_rd_req      (readreq          ) [ 000000000000000000]
stg_131                          (br               ) [ 001111111111111111]
indvar                           (phi              ) [ 000000000111000000]
exitcond                         (icmp             ) [ 001111111111111111]
indvar_next                      (add              ) [ 001111111111111111]
stg_135                          (br               ) [ 000000000000000000]
base_ddr_addr_addr_read          (read             ) [ 000000000101000000]
empty_9                          (speclooptripcount) [ 000000000000000000]
burstread_rbegin                 (specregionbegin  ) [ 000000000000000000]
stg_139                          (specpipeline     ) [ 000000000000000000]
empty_10                         (specloopname     ) [ 000000000000000000]
tmp_6                            (zext             ) [ 000000000000000000]
buffer_addr                      (getelementptr    ) [ 000000000000000000]
stg_143                          (store            ) [ 000000000000000000]
burstread_rend                   (specregionend    ) [ 000000000000000000]
stg_145                          (br               ) [ 001111111111111111]
stg_146                          (br               ) [ 001111111111111111]
j                                (phi              ) [ 000000000000011000]
tmp_10                           (bitselect        ) [ 001111111111111111]
stg_149                          (br               ) [ 000000000000000000]
tmp_16                           (specregionbegin  ) [ 000000000000000000]
stg_151                          (specpipeline     ) [ 000000000000000000]
luma_chroma_switch_load          (load             ) [ 000000000000000000]
tmp_18                           (icmp             ) [ 001111111111111111]
stg_154                          (br               ) [ 000000000000000000]
tmp_20                           (add              ) [ 000000000000000000]
stg_156                          (store            ) [ 000000000000000000]
tmp_71                           (trunc            ) [ 000000000000011000]
gepindex62_cast                  (partselect       ) [ 000000000000000000]
gepindex264_cast                 (zext             ) [ 000000000000000000]
buffer_addr_3                    (getelementptr    ) [ 000000000000011000]
stg_162                          (br               ) [ 000000000000000000]
stg_163                          (store            ) [ 000000000000000000]
j_3                              (add              ) [ 000000000000000000]
tmp_52                           (trunc            ) [ 000000000000011000]
tmp_53                           (partselect       ) [ 000000000000000000]
adjSize                          (sext             ) [ 000000000000000000]
mem_index_gep                    (add              ) [ 000000000000000000]
adjSize55_cast                   (zext             ) [ 000000000000000000]
addrCmp                          (icmp             ) [ 000000000000000000]
addrCmp1                         (icmp             ) [ 000000000000000000]
gepindex                         (add              ) [ 000000000000000000]
gepindex1                        (select           ) [ 000000000000000000]
gepindex2                        (select           ) [ 000000000000000000]
gepindex2_cast                   (sext             ) [ 000000000000000000]
buffer_addr_2                    (getelementptr    ) [ 000000000000011000]
stg_178                          (br               ) [ 000000000000000000]
j_1                              (phi              ) [ 000000000000000000]
empty_11                         (specregionend    ) [ 000000000000000000]
j_4                              (add              ) [ 001111111111111111]
stg_182                          (br               ) [ 001111111111111111]
buffer_load_3                    (load             ) [ 000000000000000000]
start_pos3                       (bitconcatenate   ) [ 000000000000000000]
end_pos3                         (or               ) [ 000000000000000000]
tmp_72                           (icmp             ) [ 000000000000000000]
tmp_73                           (zext             ) [ 000000000000000000]
tmp_74                           (zext             ) [ 000000000000000000]
tmp_75                           (partselect       ) [ 000000000000000000]
tmp_76                           (sub              ) [ 000000000000000000]
tmp_77                           (xor              ) [ 000000000000000000]
tmp_78                           (sub              ) [ 000000000000000000]
tmp_79                           (select           ) [ 000000000000000000]
tmp_80                           (select           ) [ 000000000000000000]
tmp_81                           (select           ) [ 000000000000000000]
tmp_82                           (sub              ) [ 000000000000000000]
tmp_83                           (zext             ) [ 000000000000000000]
tmp_84                           (zext             ) [ 000000000000000000]
tmp_85                           (lshr             ) [ 000000000000000000]
tmp_86                           (lshr             ) [ 000000000000000000]
tmp_87                           (and              ) [ 000000000000000000]
tmp_88                           (trunc            ) [ 000000000000000000]
stg_203                          (write            ) [ 000000000000000000]
buffer_load_2                    (load             ) [ 000000000000000000]
start_pos                        (bitconcatenate   ) [ 000000000000000000]
end_pos2                         (or               ) [ 000000000000000000]
tmp_54                           (icmp             ) [ 000000000000000000]
tmp_55                           (zext             ) [ 000000000000000000]
tmp_56                           (zext             ) [ 000000000000000000]
tmp_57                           (partselect       ) [ 000000000000000000]
tmp_58                           (sub              ) [ 000000000000000000]
tmp_59                           (xor              ) [ 000000000000000000]
tmp_60                           (sub              ) [ 000000000000000000]
tmp_61                           (select           ) [ 000000000000000000]
tmp_62                           (select           ) [ 000000000000000000]
tmp_63                           (select           ) [ 000000000000000000]
tmp_64                           (sub              ) [ 000000000000000000]
tmp_65                           (zext             ) [ 000000000000000000]
tmp_66                           (zext             ) [ 000000000000000000]
tmp_67                           (lshr             ) [ 000000000000000000]
tmp_68                           (lshr             ) [ 000000000000000000]
tmp_69                           (and              ) [ 000000000000000000]
tmp_70                           (trunc            ) [ 000000000000000000]
stg_224                          (write            ) [ 000000000000000000]
j1                               (phi              ) [ 000000000000000100]
tmp                              (bitselect        ) [ 001111111111111111]
stg_227                          (br               ) [ 000000000000000000]
tmp_11                           (trunc            ) [ 000000000000000110]
gepindex74_cast                  (partselect       ) [ 000000000000000000]
gepindex276_cast                 (zext             ) [ 000000000000000000]
buffer_addr_1                    (getelementptr    ) [ 000000000000000110]
tmp_13                           (partselect       ) [ 000000000000000110]
j_2                              (add              ) [ 001111111111111111]
empty_12                         (speclooptripcount) [ 000000000000000000]
tmp_12                           (specregionbegin  ) [ 000000000000000000]
stg_238                          (specpipeline     ) [ 000000000000000000]
buffer_load                      (load             ) [ 000000000000000000]
start_pos1                       (bitconcatenate   ) [ 000000000000000000]
end_pos                          (or               ) [ 000000000000000000]
tmp_15                           (icmp             ) [ 000000000000000000]
tmp_17                           (zext             ) [ 000000000000000000]
tmp_19                           (zext             ) [ 000000000000000000]
tmp_21                           (partselect       ) [ 000000000000000000]
tmp_22                           (sub              ) [ 000000000000000000]
tmp_23                           (xor              ) [ 000000000000000000]
tmp_24                           (sub              ) [ 000000000000000000]
tmp_25                           (select           ) [ 000000000000000000]
tmp_26                           (select           ) [ 000000000000000000]
tmp_27                           (select           ) [ 000000000000000000]
tmp_28                           (sub              ) [ 000000000000000000]
tmp_29                           (zext             ) [ 000000000000000000]
tmp_30                           (zext             ) [ 000000000000000000]
tmp_31                           (lshr             ) [ 000000000000000000]
tmp_32                           (lshr             ) [ 000000000000000000]
tmp_33                           (and              ) [ 000000000000000000]
tmp_34                           (trunc            ) [ 000000000000000000]
stg_259                          (write            ) [ 000000000000000000]
tmp_14                           (or               ) [ 000000000000000000]
buffer_load_1                    (load             ) [ 000000000000000000]
start_pos2                       (bitconcatenate   ) [ 000000000000000000]
end_pos1                         (or               ) [ 000000000000000000]
tmp_35                           (icmp             ) [ 000000000000000000]
tmp_36                           (zext             ) [ 000000000000000000]
tmp_37                           (zext             ) [ 000000000000000000]
tmp_38                           (partselect       ) [ 000000000000000000]
tmp_39                           (sub              ) [ 000000000000000000]
tmp_40                           (xor              ) [ 000000000000000000]
tmp_41                           (sub              ) [ 000000000000000000]
tmp_42                           (select           ) [ 000000000000000000]
tmp_43                           (select           ) [ 000000000000000000]
tmp_44                           (select           ) [ 000000000000000000]
tmp_45                           (sub              ) [ 000000000000000000]
tmp_46                           (zext             ) [ 000000000000000000]
tmp_47                           (zext             ) [ 000000000000000000]
tmp_48                           (lshr             ) [ 000000000000000000]
tmp_49                           (lshr             ) [ 000000000000000000]
tmp_50                           (and              ) [ 000000000000000000]
tmp_51                           (trunc            ) [ 000000000000000000]
stg_281                          (write            ) [ 000000000000000000]
empty_13                         (specregionend    ) [ 000000000000000000]
stg_283                          (br               ) [ 001111111111111111]
offset_1                         (add              ) [ 011111111111111111]
stg_285                          (br               ) [ 011111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="outStream_channel_1_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_channel_1_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="outstream_channel_2_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outstream_channel_2_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="base_ddr_addr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_ddr_addr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="base_address">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_address"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="frame_buffer_dim">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_dim"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="frame_buffer_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_offset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="frame_buffer_number">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_buffer_number"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="update_intr">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update_intr"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="stereo_enabler">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stereo_enabler"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="inner_index">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inner_index"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="guard_variable_for_ddr_to_axis_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="guard_variable_for_ddr_to_axis_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="FRAME_BUFFER_DIM_r">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FRAME_BUFFER_DIM_r"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="guard_variable_for_ddr_to_axis">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="guard_variable_for_ddr_to_axis"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="FRAME_OFFSET">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FRAME_OFFSET"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="guard_variable_for_ddr_to_axis_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="guard_variable_for_ddr_to_axis_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="FRAME_BUFFER_NUMBER_r">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FRAME_BUFFER_NUMBER_r"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="guard_variable_for_ddr_to_axis_3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="guard_variable_for_ddr_to_axis_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="BASE_ADDRESS_r">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="BASE_ADDRESS_r"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="luma_chroma_switch">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="luma_chroma_switch"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr_to_axis_reader_SD_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i64P"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstread_OC_region_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_buffer_OC_base_ddr_a"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i64"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1004" name="buffer_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="stereo_enabler_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stereo_enabler_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="update_intr_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="update_intr_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="frame_buffer_number_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_buffer_number_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="frame_buffer_offset_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_buffer_offset_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="frame_buffer_dim_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_buffer_dim_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="base_address_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="base_address_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_readreq_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="64" slack="0"/>
<pin id="231" dir="0" index="2" bw="11" slack="0"/>
<pin id="232" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="base_ddr_addr_addr_1_rd_req/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="base_ddr_addr_addr_read_read_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="64" slack="0"/>
<pin id="237" dir="0" index="1" bw="64" slack="8"/>
<pin id="238" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="base_ddr_addr_addr_read/10 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_write_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="0" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="0"/>
<pin id="243" dir="0" index="2" bw="8" slack="0"/>
<pin id="244" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_203/14 stg_224/14 stg_259/16 "/>
</bind>
</comp>

<comp id="247" class="1004" name="stg_281_write_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="0" slack="0"/>
<pin id="249" dir="0" index="1" bw="8" slack="0"/>
<pin id="250" dir="0" index="2" bw="8" slack="0"/>
<pin id="251" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_281/16 "/>
</bind>
</comp>

<comp id="254" class="1004" name="buffer_addr_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="10" slack="0"/>
<pin id="258" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr/11 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_access_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="9" slack="0"/>
<pin id="262" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="264" dir="0" index="3" bw="9" slack="0"/>
<pin id="265" dir="0" index="4" bw="64" slack="1"/>
<pin id="263" dir="1" index="2" bw="64" slack="0"/>
<pin id="266" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_143/11 buffer_load_3/13 buffer_load_2/13 buffer_load/15 buffer_load_1/15 "/>
</bind>
</comp>

<comp id="268" class="1004" name="buffer_addr_3_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="9" slack="0"/>
<pin id="272" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_3/13 "/>
</bind>
</comp>

<comp id="275" class="1004" name="buffer_addr_2_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="15" slack="0"/>
<pin id="279" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_2/13 "/>
</bind>
</comp>

<comp id="282" class="1004" name="buffer_addr_1_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="9" slack="0"/>
<pin id="286" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_1/15 "/>
</bind>
</comp>

<comp id="290" class="1005" name="FRAME_BUFFER_DIM_flag_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="292" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="FRAME_BUFFER_DIM_flag (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="FRAME_BUFFER_DIM_flag_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="1" slack="0"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="FRAME_BUFFER_DIM_flag/1 "/>
</bind>
</comp>

<comp id="301" class="1005" name="FRAME_BUFFER_DIM_loc_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="303" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="FRAME_BUFFER_DIM_loc (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="FRAME_BUFFER_DIM_loc_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="32" slack="0"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="FRAME_BUFFER_DIM_loc/1 "/>
</bind>
</comp>

<comp id="311" class="1005" name="FRAME_OFFSET_flag_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="313" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="FRAME_OFFSET_flag (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="FRAME_OFFSET_flag_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="1" slack="0"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="FRAME_OFFSET_flag/1 "/>
</bind>
</comp>

<comp id="322" class="1005" name="FRAME_OFFSET_loc_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="324" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="FRAME_OFFSET_loc (phireg) "/>
</bind>
</comp>

<comp id="325" class="1004" name="FRAME_OFFSET_loc_phi_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="32" slack="0"/>
<pin id="329" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="FRAME_OFFSET_loc/1 "/>
</bind>
</comp>

<comp id="332" class="1005" name="FRAME_BUFFER_NUMBER_flag_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="334" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="FRAME_BUFFER_NUMBER_flag (phireg) "/>
</bind>
</comp>

<comp id="335" class="1004" name="FRAME_BUFFER_NUMBER_flag_phi_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="2" bw="1" slack="0"/>
<pin id="339" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="FRAME_BUFFER_NUMBER_flag/1 "/>
</bind>
</comp>

<comp id="343" class="1005" name="FRAME_BUFFER_NUMBER_loc_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="345" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="FRAME_BUFFER_NUMBER_loc (phireg) "/>
</bind>
</comp>

<comp id="346" class="1004" name="FRAME_BUFFER_NUMBER_loc_phi_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="0"/>
<pin id="348" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="8" slack="0"/>
<pin id="350" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="FRAME_BUFFER_NUMBER_loc/1 "/>
</bind>
</comp>

<comp id="353" class="1005" name="BASE_ADDRESS_flag_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="355" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="BASE_ADDRESS_flag (phireg) "/>
</bind>
</comp>

<comp id="356" class="1004" name="BASE_ADDRESS_flag_phi_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="2" bw="1" slack="0"/>
<pin id="360" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="BASE_ADDRESS_flag/1 "/>
</bind>
</comp>

<comp id="364" class="1005" name="BASE_ADDRESS_loc_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="366" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="BASE_ADDRESS_loc (phireg) "/>
</bind>
</comp>

<comp id="367" class="1004" name="BASE_ADDRESS_loc_phi_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="370" dir="0" index="2" bw="32" slack="0"/>
<pin id="371" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="372" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="BASE_ADDRESS_loc/1 "/>
</bind>
</comp>

<comp id="374" class="1005" name="offset1_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="10"/>
<pin id="376" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="offset1 (phireg) "/>
</bind>
</comp>

<comp id="377" class="1004" name="offset1_phi_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="1"/>
<pin id="379" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="380" dir="0" index="2" bw="32" slack="1"/>
<pin id="381" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="offset1/2 "/>
</bind>
</comp>

<comp id="384" class="1005" name="i_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="20" slack="1"/>
<pin id="386" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="388" class="1004" name="i_phi_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="1"/>
<pin id="390" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="20" slack="0"/>
<pin id="392" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="395" class="1005" name="indvar_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="10" slack="1"/>
<pin id="397" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="399" class="1004" name="indvar_phi_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="1"/>
<pin id="401" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="402" dir="0" index="2" bw="10" slack="0"/>
<pin id="403" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="404" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/9 "/>
</bind>
</comp>

<comp id="407" class="1005" name="j_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="13" slack="1"/>
<pin id="409" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="411" class="1004" name="j_phi_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="13" slack="0"/>
<pin id="413" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="414" dir="0" index="2" bw="1" slack="1"/>
<pin id="415" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="416" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/13 "/>
</bind>
</comp>

<comp id="418" class="1005" name="j_1_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="420" dir="1" index="1" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="421" class="1004" name="j_1_phi_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="13" slack="0"/>
<pin id="423" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="424" dir="0" index="2" bw="13" slack="0"/>
<pin id="425" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="426" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/13 "/>
</bind>
</comp>

<comp id="428" class="1005" name="j1_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="13" slack="1"/>
<pin id="430" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="j1 (phireg) "/>
</bind>
</comp>

<comp id="432" class="1004" name="j1_phi_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="13" slack="0"/>
<pin id="434" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="435" dir="0" index="2" bw="1" slack="1"/>
<pin id="436" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="437" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j1/15 "/>
</bind>
</comp>

<comp id="439" class="1004" name="grp_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="64" slack="0"/>
<pin id="441" dir="0" index="1" bw="64" slack="0"/>
<pin id="442" dir="0" index="2" bw="7" slack="0"/>
<pin id="443" dir="0" index="3" bw="1" slack="0"/>
<pin id="444" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_75/14 tmp_57/14 tmp_21/16 "/>
</bind>
</comp>

<comp id="449" class="1004" name="inner_index_load_load_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inner_index_load/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="guard_variable_for_ddr_to_axis_load_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="guard_variable_for_ddr_to_axis/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="FRAME_BUFFER_DIM_load_load_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="0"/>
<pin id="459" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FRAME_BUFFER_DIM_load/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="stg_52_store_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_52/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="guard_variable_for_ddr_to_axis_1_load_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="guard_variable_for_ddr_to_axis_1/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="FRAME_OFFSET_load_load_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FRAME_OFFSET_load/1 "/>
</bind>
</comp>

<comp id="477" class="1004" name="stg_60_store_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_60/1 "/>
</bind>
</comp>

<comp id="483" class="1004" name="guard_variable_for_ddr_to_axis_2_load_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="guard_variable_for_ddr_to_axis_2/1 "/>
</bind>
</comp>

<comp id="487" class="1004" name="FRAME_BUFFER_NUMBER_load_load_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="0"/>
<pin id="489" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FRAME_BUFFER_NUMBER_load/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="stg_68_store_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_68/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="guard_variable_for_ddr_to_axis_3_load_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="guard_variable_for_ddr_to_axis_3/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="BASE_ADDRESS_load_load_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="0"/>
<pin id="504" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="BASE_ADDRESS_load/1 "/>
</bind>
</comp>

<comp id="507" class="1004" name="stg_76_store_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_76/1 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_7_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="29" slack="0"/>
<pin id="515" dir="0" index="1" bw="32" slack="0"/>
<pin id="516" dir="0" index="2" bw="3" slack="0"/>
<pin id="517" dir="0" index="3" bw="6" slack="0"/>
<pin id="518" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_8_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="29" slack="0"/>
<pin id="525" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="527" class="1004" name="p_FRAME_BUFFER_DIM_flag_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_FRAME_BUFFER_DIM_flag/1 "/>
</bind>
</comp>

<comp id="533" class="1004" name="frame_buffer_dim_FRAME_BUFFER_s_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="32" slack="0"/>
<pin id="536" dir="0" index="2" bw="32" slack="0"/>
<pin id="537" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="frame_buffer_dim_FRAME_BUFFER_s/1 "/>
</bind>
</comp>

<comp id="541" class="1004" name="p_FRAME_OFFSET_flag_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_FRAME_OFFSET_flag/1 "/>
</bind>
</comp>

<comp id="547" class="1004" name="p_FRAME_BUFFER_NUMBER_flag_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_FRAME_BUFFER_NUMBER_flag/1 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_1_FRAME_BUFFER_NUMBER_loc_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="8" slack="0"/>
<pin id="556" dir="0" index="2" bw="8" slack="0"/>
<pin id="557" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_1_FRAME_BUFFER_NUMBER_loc/1 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_1_FRAME_BUFFER_NUMBER_loc_s_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="8" slack="0"/>
<pin id="563" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_FRAME_BUFFER_NUMBER_loc_s/1 "/>
</bind>
</comp>

<comp id="565" class="1004" name="p_BASE_ADDRESS_flag_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_BASE_ADDRESS_flag/1 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_7_base_address_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="32" slack="0"/>
<pin id="574" dir="0" index="2" bw="32" slack="0"/>
<pin id="575" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_7_base_address/1 "/>
</bind>
</comp>

<comp id="579" class="1004" name="frame_buffer_offset_FRAME_OFFS_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="32" slack="0"/>
<pin id="582" dir="0" index="2" bw="32" slack="0"/>
<pin id="583" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="frame_buffer_offset_FRAME_OFFS/1 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_7_BASE_ADDRESS_loc_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="32" slack="0"/>
<pin id="590" dir="0" index="2" bw="32" slack="0"/>
<pin id="591" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_7_BASE_ADDRESS_loc/1 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_s_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="0"/>
<pin id="597" dir="0" index="1" bw="32" slack="0"/>
<pin id="598" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp_2_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="29" slack="0"/>
<pin id="603" dir="0" index="1" bw="32" slack="0"/>
<pin id="604" dir="0" index="2" bw="3" slack="0"/>
<pin id="605" dir="0" index="3" bw="6" slack="0"/>
<pin id="606" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_9_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="29" slack="0"/>
<pin id="613" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="615" class="1004" name="offset_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="29" slack="0"/>
<pin id="617" dir="0" index="1" bw="32" slack="0"/>
<pin id="618" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="offset/1 "/>
</bind>
</comp>

<comp id="621" class="1004" name="stg_98_store_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="0"/>
<pin id="623" dir="0" index="1" bw="32" slack="0"/>
<pin id="624" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_98/1 "/>
</bind>
</comp>

<comp id="627" class="1004" name="stg_101_store_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="0"/>
<pin id="629" dir="0" index="1" bw="8" slack="0"/>
<pin id="630" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_101/1 "/>
</bind>
</comp>

<comp id="633" class="1004" name="stg_104_store_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="0"/>
<pin id="635" dir="0" index="1" bw="32" slack="0"/>
<pin id="636" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_104/1 "/>
</bind>
</comp>

<comp id="639" class="1004" name="stg_107_store_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="0"/>
<pin id="641" dir="0" index="1" bw="32" slack="0"/>
<pin id="642" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_107/1 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_5_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="20" slack="0"/>
<pin id="647" dir="0" index="1" bw="32" slack="0"/>
<pin id="648" dir="0" index="2" bw="5" slack="0"/>
<pin id="649" dir="0" index="3" bw="6" slack="0"/>
<pin id="650" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="655" class="1004" name="exitcond1_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="20" slack="0"/>
<pin id="657" dir="0" index="1" bw="20" slack="1"/>
<pin id="658" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="660" class="1004" name="i_1_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="20" slack="0"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_1_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="0"/>
<pin id="668" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="670" class="1004" name="base_ddr_addr_addr_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="0"/>
<pin id="672" dir="0" index="1" bw="32" slack="0"/>
<pin id="673" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="base_ddr_addr_addr/2 "/>
</bind>
</comp>

<comp id="677" class="1004" name="tmp_3_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="1"/>
<pin id="679" dir="0" index="1" bw="32" slack="1"/>
<pin id="680" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_4_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="1"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="686" class="1004" name="storemerge_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="32" slack="0"/>
<pin id="689" dir="0" index="2" bw="32" slack="0"/>
<pin id="690" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge/2 "/>
</bind>
</comp>

<comp id="694" class="1004" name="stg_122_store_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="0"/>
<pin id="696" dir="0" index="1" bw="32" slack="0"/>
<pin id="697" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_122/2 "/>
</bind>
</comp>

<comp id="700" class="1004" name="exitcond_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="10" slack="0"/>
<pin id="702" dir="0" index="1" bw="10" slack="0"/>
<pin id="703" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/9 "/>
</bind>
</comp>

<comp id="706" class="1004" name="indvar_next_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="10" slack="0"/>
<pin id="708" dir="0" index="1" bw="1" slack="0"/>
<pin id="709" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next/9 "/>
</bind>
</comp>

<comp id="712" class="1004" name="tmp_6_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="10" slack="2"/>
<pin id="714" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/11 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_10_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="0" index="1" bw="13" slack="0"/>
<pin id="720" dir="0" index="2" bw="5" slack="0"/>
<pin id="721" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/13 "/>
</bind>
</comp>

<comp id="725" class="1004" name="luma_chroma_switch_load_load_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="0"/>
<pin id="727" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="luma_chroma_switch_load/13 "/>
</bind>
</comp>

<comp id="729" class="1004" name="tmp_18_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="0"/>
<pin id="731" dir="0" index="1" bw="32" slack="0"/>
<pin id="732" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18/13 "/>
</bind>
</comp>

<comp id="735" class="1004" name="tmp_20_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="0"/>
<pin id="737" dir="0" index="1" bw="32" slack="0"/>
<pin id="738" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/13 "/>
</bind>
</comp>

<comp id="741" class="1004" name="stg_156_store_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="0"/>
<pin id="743" dir="0" index="1" bw="32" slack="0"/>
<pin id="744" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_156/13 "/>
</bind>
</comp>

<comp id="747" class="1004" name="tmp_71_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="13" slack="0"/>
<pin id="749" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_71/13 "/>
</bind>
</comp>

<comp id="751" class="1004" name="gepindex62_cast_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="9" slack="0"/>
<pin id="753" dir="0" index="1" bw="13" slack="0"/>
<pin id="754" dir="0" index="2" bw="3" slack="0"/>
<pin id="755" dir="0" index="3" bw="5" slack="0"/>
<pin id="756" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="gepindex62_cast/13 "/>
</bind>
</comp>

<comp id="761" class="1004" name="gepindex264_cast_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="9" slack="0"/>
<pin id="763" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="gepindex264_cast/13 "/>
</bind>
</comp>

<comp id="766" class="1004" name="stg_163_store_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="0"/>
<pin id="768" dir="0" index="1" bw="32" slack="0"/>
<pin id="769" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_163/13 "/>
</bind>
</comp>

<comp id="772" class="1004" name="j_3_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="0"/>
<pin id="774" dir="0" index="1" bw="13" slack="0"/>
<pin id="775" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/13 "/>
</bind>
</comp>

<comp id="779" class="1004" name="tmp_52_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="13" slack="0"/>
<pin id="781" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_52/13 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_53_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="10" slack="0"/>
<pin id="785" dir="0" index="1" bw="13" slack="0"/>
<pin id="786" dir="0" index="2" bw="3" slack="0"/>
<pin id="787" dir="0" index="3" bw="5" slack="0"/>
<pin id="788" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_53/13 "/>
</bind>
</comp>

<comp id="793" class="1004" name="adjSize_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="10" slack="0"/>
<pin id="795" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="adjSize/13 "/>
</bind>
</comp>

<comp id="797" class="1004" name="mem_index_gep_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="4" slack="0"/>
<pin id="799" dir="0" index="1" bw="10" slack="0"/>
<pin id="800" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mem_index_gep/13 "/>
</bind>
</comp>

<comp id="803" class="1004" name="adjSize55_cast_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="11" slack="0"/>
<pin id="805" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="adjSize55_cast/13 "/>
</bind>
</comp>

<comp id="807" class="1004" name="addrCmp_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="10" slack="0"/>
<pin id="809" dir="0" index="1" bw="10" slack="0"/>
<pin id="810" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addrCmp/13 "/>
</bind>
</comp>

<comp id="813" class="1004" name="addrCmp1_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="11" slack="0"/>
<pin id="815" dir="0" index="1" bw="11" slack="0"/>
<pin id="816" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addrCmp1/13 "/>
</bind>
</comp>

<comp id="819" class="1004" name="gepindex_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="3" slack="0"/>
<pin id="821" dir="0" index="1" bw="11" slack="0"/>
<pin id="822" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="gepindex/13 "/>
</bind>
</comp>

<comp id="825" class="1004" name="gepindex1_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="0"/>
<pin id="827" dir="0" index="1" bw="15" slack="0"/>
<pin id="828" dir="0" index="2" bw="15" slack="0"/>
<pin id="829" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="gepindex1/13 "/>
</bind>
</comp>

<comp id="833" class="1004" name="gepindex2_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="0"/>
<pin id="835" dir="0" index="1" bw="15" slack="0"/>
<pin id="836" dir="0" index="2" bw="15" slack="0"/>
<pin id="837" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="gepindex2/13 "/>
</bind>
</comp>

<comp id="841" class="1004" name="gepindex2_cast_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="15" slack="0"/>
<pin id="843" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="gepindex2_cast/13 "/>
</bind>
</comp>

<comp id="846" class="1004" name="j_4_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="13" slack="0"/>
<pin id="848" dir="0" index="1" bw="1" slack="0"/>
<pin id="849" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/13 "/>
</bind>
</comp>

<comp id="852" class="1004" name="start_pos3_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="6" slack="0"/>
<pin id="854" dir="0" index="1" bw="3" slack="1"/>
<pin id="855" dir="0" index="2" bw="1" slack="0"/>
<pin id="856" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="start_pos3/14 "/>
</bind>
</comp>

<comp id="859" class="1004" name="end_pos3_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="6" slack="0"/>
<pin id="861" dir="0" index="1" bw="6" slack="0"/>
<pin id="862" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="end_pos3/14 "/>
</bind>
</comp>

<comp id="865" class="1004" name="tmp_72_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="6" slack="0"/>
<pin id="867" dir="0" index="1" bw="6" slack="0"/>
<pin id="868" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_72/14 "/>
</bind>
</comp>

<comp id="871" class="1004" name="tmp_73_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="6" slack="0"/>
<pin id="873" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_73/14 "/>
</bind>
</comp>

<comp id="875" class="1004" name="tmp_74_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="6" slack="0"/>
<pin id="877" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_74/14 "/>
</bind>
</comp>

<comp id="879" class="1004" name="tmp_76_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="6" slack="0"/>
<pin id="881" dir="0" index="1" bw="6" slack="0"/>
<pin id="882" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_76/14 "/>
</bind>
</comp>

<comp id="885" class="1004" name="tmp_77_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="7" slack="0"/>
<pin id="887" dir="0" index="1" bw="7" slack="0"/>
<pin id="888" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_77/14 "/>
</bind>
</comp>

<comp id="891" class="1004" name="tmp_78_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="6" slack="0"/>
<pin id="893" dir="0" index="1" bw="6" slack="0"/>
<pin id="894" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_78/14 "/>
</bind>
</comp>

<comp id="897" class="1004" name="tmp_79_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="1" slack="0"/>
<pin id="899" dir="0" index="1" bw="7" slack="0"/>
<pin id="900" dir="0" index="2" bw="7" slack="0"/>
<pin id="901" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_79/14 "/>
</bind>
</comp>

<comp id="905" class="1004" name="tmp_80_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="1" slack="0"/>
<pin id="907" dir="0" index="1" bw="64" slack="0"/>
<pin id="908" dir="0" index="2" bw="64" slack="0"/>
<pin id="909" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_80/14 "/>
</bind>
</comp>

<comp id="913" class="1004" name="tmp_81_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="1" slack="0"/>
<pin id="915" dir="0" index="1" bw="7" slack="0"/>
<pin id="916" dir="0" index="2" bw="7" slack="0"/>
<pin id="917" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_81/14 "/>
</bind>
</comp>

<comp id="921" class="1004" name="tmp_82_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="7" slack="0"/>
<pin id="923" dir="0" index="1" bw="7" slack="0"/>
<pin id="924" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_82/14 "/>
</bind>
</comp>

<comp id="927" class="1004" name="tmp_83_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="7" slack="0"/>
<pin id="929" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_83/14 "/>
</bind>
</comp>

<comp id="931" class="1004" name="tmp_84_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="7" slack="0"/>
<pin id="933" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_84/14 "/>
</bind>
</comp>

<comp id="935" class="1004" name="tmp_85_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="64" slack="0"/>
<pin id="937" dir="0" index="1" bw="7" slack="0"/>
<pin id="938" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_85/14 "/>
</bind>
</comp>

<comp id="941" class="1004" name="tmp_86_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="1" slack="0"/>
<pin id="943" dir="0" index="1" bw="7" slack="0"/>
<pin id="944" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_86/14 "/>
</bind>
</comp>

<comp id="947" class="1004" name="tmp_87_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="64" slack="0"/>
<pin id="949" dir="0" index="1" bw="64" slack="0"/>
<pin id="950" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_87/14 "/>
</bind>
</comp>

<comp id="953" class="1004" name="tmp_88_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="64" slack="0"/>
<pin id="955" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_88/14 "/>
</bind>
</comp>

<comp id="958" class="1004" name="start_pos_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="6" slack="0"/>
<pin id="960" dir="0" index="1" bw="3" slack="1"/>
<pin id="961" dir="0" index="2" bw="1" slack="0"/>
<pin id="962" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="start_pos/14 "/>
</bind>
</comp>

<comp id="965" class="1004" name="end_pos2_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="6" slack="0"/>
<pin id="967" dir="0" index="1" bw="6" slack="0"/>
<pin id="968" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="end_pos2/14 "/>
</bind>
</comp>

<comp id="971" class="1004" name="tmp_54_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="6" slack="0"/>
<pin id="973" dir="0" index="1" bw="6" slack="0"/>
<pin id="974" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_54/14 "/>
</bind>
</comp>

<comp id="977" class="1004" name="tmp_55_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="6" slack="0"/>
<pin id="979" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_55/14 "/>
</bind>
</comp>

<comp id="981" class="1004" name="tmp_56_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="6" slack="0"/>
<pin id="983" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_56/14 "/>
</bind>
</comp>

<comp id="985" class="1004" name="tmp_58_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="6" slack="0"/>
<pin id="987" dir="0" index="1" bw="6" slack="0"/>
<pin id="988" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_58/14 "/>
</bind>
</comp>

<comp id="991" class="1004" name="tmp_59_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="7" slack="0"/>
<pin id="993" dir="0" index="1" bw="7" slack="0"/>
<pin id="994" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_59/14 "/>
</bind>
</comp>

<comp id="997" class="1004" name="tmp_60_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="6" slack="0"/>
<pin id="999" dir="0" index="1" bw="6" slack="0"/>
<pin id="1000" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_60/14 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="tmp_61_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="1" slack="0"/>
<pin id="1005" dir="0" index="1" bw="7" slack="0"/>
<pin id="1006" dir="0" index="2" bw="7" slack="0"/>
<pin id="1007" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_61/14 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="tmp_62_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="1" slack="0"/>
<pin id="1013" dir="0" index="1" bw="64" slack="0"/>
<pin id="1014" dir="0" index="2" bw="64" slack="0"/>
<pin id="1015" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_62/14 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="tmp_63_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="1" slack="0"/>
<pin id="1021" dir="0" index="1" bw="7" slack="0"/>
<pin id="1022" dir="0" index="2" bw="7" slack="0"/>
<pin id="1023" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_63/14 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="tmp_64_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="7" slack="0"/>
<pin id="1029" dir="0" index="1" bw="7" slack="0"/>
<pin id="1030" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_64/14 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="tmp_65_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="7" slack="0"/>
<pin id="1035" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_65/14 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="tmp_66_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="7" slack="0"/>
<pin id="1039" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_66/14 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="tmp_67_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="64" slack="0"/>
<pin id="1043" dir="0" index="1" bw="7" slack="0"/>
<pin id="1044" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_67/14 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="tmp_68_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="1" slack="0"/>
<pin id="1049" dir="0" index="1" bw="7" slack="0"/>
<pin id="1050" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_68/14 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="tmp_69_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="64" slack="0"/>
<pin id="1055" dir="0" index="1" bw="64" slack="0"/>
<pin id="1056" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_69/14 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="tmp_70_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="64" slack="0"/>
<pin id="1061" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_70/14 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="tmp_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="1" slack="0"/>
<pin id="1066" dir="0" index="1" bw="13" slack="0"/>
<pin id="1067" dir="0" index="2" bw="5" slack="0"/>
<pin id="1068" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/15 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="tmp_11_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="13" slack="0"/>
<pin id="1074" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/15 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="gepindex74_cast_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="9" slack="0"/>
<pin id="1078" dir="0" index="1" bw="13" slack="0"/>
<pin id="1079" dir="0" index="2" bw="3" slack="0"/>
<pin id="1080" dir="0" index="3" bw="5" slack="0"/>
<pin id="1081" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="gepindex74_cast/15 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="gepindex276_cast_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="9" slack="0"/>
<pin id="1088" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="gepindex276_cast/15 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="tmp_13_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="2" slack="0"/>
<pin id="1093" dir="0" index="1" bw="13" slack="0"/>
<pin id="1094" dir="0" index="2" bw="1" slack="0"/>
<pin id="1095" dir="0" index="3" bw="3" slack="0"/>
<pin id="1096" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/15 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="j_2_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="3" slack="0"/>
<pin id="1103" dir="0" index="1" bw="13" slack="0"/>
<pin id="1104" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/15 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="start_pos1_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="6" slack="0"/>
<pin id="1109" dir="0" index="1" bw="2" slack="1"/>
<pin id="1110" dir="0" index="2" bw="1" slack="0"/>
<pin id="1111" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="start_pos1/16 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="end_pos_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="6" slack="0"/>
<pin id="1116" dir="0" index="1" bw="6" slack="0"/>
<pin id="1117" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="end_pos/16 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="tmp_15_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="6" slack="0"/>
<pin id="1122" dir="0" index="1" bw="6" slack="0"/>
<pin id="1123" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_15/16 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="tmp_17_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="6" slack="0"/>
<pin id="1128" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17/16 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="tmp_19_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="6" slack="0"/>
<pin id="1132" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19/16 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="tmp_22_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="6" slack="0"/>
<pin id="1136" dir="0" index="1" bw="6" slack="0"/>
<pin id="1137" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_22/16 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="tmp_23_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="7" slack="0"/>
<pin id="1142" dir="0" index="1" bw="7" slack="0"/>
<pin id="1143" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_23/16 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="tmp_24_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="6" slack="0"/>
<pin id="1148" dir="0" index="1" bw="6" slack="0"/>
<pin id="1149" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_24/16 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="tmp_25_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="1" slack="0"/>
<pin id="1154" dir="0" index="1" bw="7" slack="0"/>
<pin id="1155" dir="0" index="2" bw="7" slack="0"/>
<pin id="1156" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_25/16 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="tmp_26_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="1" slack="0"/>
<pin id="1162" dir="0" index="1" bw="64" slack="0"/>
<pin id="1163" dir="0" index="2" bw="64" slack="0"/>
<pin id="1164" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_26/16 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="tmp_27_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="1" slack="0"/>
<pin id="1170" dir="0" index="1" bw="7" slack="0"/>
<pin id="1171" dir="0" index="2" bw="7" slack="0"/>
<pin id="1172" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_27/16 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="tmp_28_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="7" slack="0"/>
<pin id="1178" dir="0" index="1" bw="7" slack="0"/>
<pin id="1179" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_28/16 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="tmp_29_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="7" slack="0"/>
<pin id="1184" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29/16 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="tmp_30_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="7" slack="0"/>
<pin id="1188" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30/16 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="tmp_31_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="64" slack="0"/>
<pin id="1192" dir="0" index="1" bw="7" slack="0"/>
<pin id="1193" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_31/16 "/>
</bind>
</comp>

<comp id="1196" class="1004" name="tmp_32_fu_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="1" slack="0"/>
<pin id="1198" dir="0" index="1" bw="7" slack="0"/>
<pin id="1199" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_32/16 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="tmp_33_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="64" slack="0"/>
<pin id="1204" dir="0" index="1" bw="64" slack="0"/>
<pin id="1205" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_33/16 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="tmp_34_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="64" slack="0"/>
<pin id="1210" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_34/16 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="tmp_14_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="3" slack="1"/>
<pin id="1215" dir="0" index="1" bw="3" slack="0"/>
<pin id="1216" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_14/16 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="start_pos2_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="6" slack="0"/>
<pin id="1220" dir="0" index="1" bw="3" slack="0"/>
<pin id="1221" dir="0" index="2" bw="1" slack="0"/>
<pin id="1222" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="start_pos2/16 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="end_pos1_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="6" slack="0"/>
<pin id="1228" dir="0" index="1" bw="6" slack="0"/>
<pin id="1229" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="end_pos1/16 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="tmp_35_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="6" slack="0"/>
<pin id="1234" dir="0" index="1" bw="6" slack="0"/>
<pin id="1235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_35/16 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="tmp_36_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="6" slack="0"/>
<pin id="1240" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_36/16 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="tmp_37_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="6" slack="0"/>
<pin id="1244" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_37/16 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="tmp_38_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="64" slack="0"/>
<pin id="1248" dir="0" index="1" bw="64" slack="0"/>
<pin id="1249" dir="0" index="2" bw="7" slack="0"/>
<pin id="1250" dir="0" index="3" bw="1" slack="0"/>
<pin id="1251" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_38/16 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="tmp_39_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="6" slack="0"/>
<pin id="1258" dir="0" index="1" bw="6" slack="0"/>
<pin id="1259" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_39/16 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="tmp_40_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="7" slack="0"/>
<pin id="1264" dir="0" index="1" bw="7" slack="0"/>
<pin id="1265" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_40/16 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="tmp_41_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="6" slack="0"/>
<pin id="1270" dir="0" index="1" bw="6" slack="0"/>
<pin id="1271" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_41/16 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="tmp_42_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="1" slack="0"/>
<pin id="1276" dir="0" index="1" bw="7" slack="0"/>
<pin id="1277" dir="0" index="2" bw="7" slack="0"/>
<pin id="1278" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_42/16 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="tmp_43_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="1" slack="0"/>
<pin id="1284" dir="0" index="1" bw="64" slack="0"/>
<pin id="1285" dir="0" index="2" bw="64" slack="0"/>
<pin id="1286" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_43/16 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="tmp_44_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="1" slack="0"/>
<pin id="1292" dir="0" index="1" bw="7" slack="0"/>
<pin id="1293" dir="0" index="2" bw="7" slack="0"/>
<pin id="1294" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_44/16 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="tmp_45_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="7" slack="0"/>
<pin id="1300" dir="0" index="1" bw="7" slack="0"/>
<pin id="1301" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_45/16 "/>
</bind>
</comp>

<comp id="1304" class="1004" name="tmp_46_fu_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="7" slack="0"/>
<pin id="1306" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_46/16 "/>
</bind>
</comp>

<comp id="1308" class="1004" name="tmp_47_fu_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="7" slack="0"/>
<pin id="1310" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_47/16 "/>
</bind>
</comp>

<comp id="1312" class="1004" name="tmp_48_fu_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="64" slack="0"/>
<pin id="1314" dir="0" index="1" bw="7" slack="0"/>
<pin id="1315" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_48/16 "/>
</bind>
</comp>

<comp id="1318" class="1004" name="tmp_49_fu_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="1" slack="0"/>
<pin id="1320" dir="0" index="1" bw="7" slack="0"/>
<pin id="1321" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_49/16 "/>
</bind>
</comp>

<comp id="1324" class="1004" name="tmp_50_fu_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="64" slack="0"/>
<pin id="1326" dir="0" index="1" bw="64" slack="0"/>
<pin id="1327" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_50/16 "/>
</bind>
</comp>

<comp id="1330" class="1004" name="tmp_51_fu_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="64" slack="0"/>
<pin id="1332" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_51/16 "/>
</bind>
</comp>

<comp id="1335" class="1004" name="offset_1_fu_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="32" slack="10"/>
<pin id="1337" dir="0" index="1" bw="11" slack="0"/>
<pin id="1338" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="offset_1/17 "/>
</bind>
</comp>

<comp id="1341" class="1005" name="stereo_enabler_read_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="1" slack="9"/>
<pin id="1343" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="stereo_enabler_read "/>
</bind>
</comp>

<comp id="1345" class="1005" name="inner_index_load_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="32" slack="1"/>
<pin id="1347" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inner_index_load "/>
</bind>
</comp>

<comp id="1372" class="1005" name="tmp_1_FRAME_BUFFER_NUMBER_loc_s_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="32" slack="1"/>
<pin id="1374" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_FRAME_BUFFER_NUMBER_loc_s "/>
</bind>
</comp>

<comp id="1380" class="1005" name="offset_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="32" slack="1"/>
<pin id="1382" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="offset "/>
</bind>
</comp>

<comp id="1385" class="1005" name="tmp_5_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="20" slack="1"/>
<pin id="1387" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1393" class="1005" name="i_1_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="20" slack="0"/>
<pin id="1395" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1398" class="1005" name="base_ddr_addr_addr_reg_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="64" slack="1"/>
<pin id="1400" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="base_ddr_addr_addr "/>
</bind>
</comp>

<comp id="1404" class="1005" name="exitcond_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="1" slack="1"/>
<pin id="1406" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="1408" class="1005" name="indvar_next_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="10" slack="0"/>
<pin id="1410" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next "/>
</bind>
</comp>

<comp id="1413" class="1005" name="base_ddr_addr_addr_read_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="64" slack="1"/>
<pin id="1415" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="base_ddr_addr_addr_read "/>
</bind>
</comp>

<comp id="1418" class="1005" name="tmp_10_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="1" slack="1"/>
<pin id="1420" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1422" class="1005" name="tmp_18_reg_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="1" slack="1"/>
<pin id="1424" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="1426" class="1005" name="tmp_71_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="3" slack="1"/>
<pin id="1428" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_71 "/>
</bind>
</comp>

<comp id="1431" class="1005" name="buffer_addr_3_reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="9" slack="1"/>
<pin id="1433" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_3 "/>
</bind>
</comp>

<comp id="1436" class="1005" name="tmp_52_reg_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="3" slack="1"/>
<pin id="1438" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_52 "/>
</bind>
</comp>

<comp id="1441" class="1005" name="buffer_addr_2_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="9" slack="1"/>
<pin id="1443" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_2 "/>
</bind>
</comp>

<comp id="1446" class="1005" name="j_4_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="13" slack="0"/>
<pin id="1448" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="1451" class="1005" name="tmp_reg_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="1" slack="1"/>
<pin id="1453" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1455" class="1005" name="tmp_11_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="3" slack="1"/>
<pin id="1457" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1460" class="1005" name="buffer_addr_1_reg_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="9" slack="1"/>
<pin id="1462" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr_1 "/>
</bind>
</comp>

<comp id="1466" class="1005" name="tmp_13_reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="2" slack="1"/>
<pin id="1468" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1471" class="1005" name="j_2_reg_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="13" slack="0"/>
<pin id="1473" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="1476" class="1005" name="offset_1_reg_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="32" slack="1"/>
<pin id="1478" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="offset_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="191"><net_src comp="50" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="44" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="16" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="44" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="14" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="46" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="12" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="48" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="10" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="48" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="8" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="48" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="6" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="96" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="98" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="239"><net_src comp="112" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="170" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="0" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="170" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="2" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="102" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="267"><net_src comp="254" pin="3"/><net_sink comp="260" pin=3"/></net>

<net id="273"><net_src comp="102" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="274"><net_src comp="268" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="280"><net_src comp="102" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="281"><net_src comp="275" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="287"><net_src comp="102" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="288"><net_src comp="282" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="289"><net_src comp="282" pin="3"/><net_sink comp="260" pin=3"/></net>

<net id="299"><net_src comp="78" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="80" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="310"><net_src comp="216" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="320"><net_src comp="78" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="80" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="331"><net_src comp="210" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="341"><net_src comp="78" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="80" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="352"><net_src comp="204" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="362"><net_src comp="78" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="80" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="373"><net_src comp="222" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="383"><net_src comp="377" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="387"><net_src comp="92" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="384" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="398"><net_src comp="106" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="405"><net_src comp="395" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="399" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="410"><net_src comp="130" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="417"><net_src comp="407" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="427"><net_src comp="411" pin="4"/><net_sink comp="421" pin=2"/></net>

<net id="431"><net_src comp="130" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="438"><net_src comp="428" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="445"><net_src comp="162" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="260" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="447"><net_src comp="164" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="448"><net_src comp="54" pin="0"/><net_sink comp="439" pin=3"/></net>

<net id="452"><net_src comp="18" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="20" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="22" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="466"><net_src comp="78" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="20" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="471"><net_src comp="24" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="26" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="481"><net_src comp="78" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="24" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="486"><net_src comp="28" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="30" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="496"><net_src comp="78" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="28" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="501"><net_src comp="32" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="34" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="511"><net_src comp="78" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="32" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="519"><net_src comp="82" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="520"><net_src comp="222" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="521"><net_src comp="84" pin="0"/><net_sink comp="513" pin=2"/></net>

<net id="522"><net_src comp="86" pin="0"/><net_sink comp="513" pin=3"/></net>

<net id="526"><net_src comp="513" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="293" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="198" pin="2"/><net_sink comp="527" pin=1"/></net>

<net id="538"><net_src comp="198" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="216" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="540"><net_src comp="304" pin="4"/><net_sink comp="533" pin=2"/></net>

<net id="545"><net_src comp="314" pin="4"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="198" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="335" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="198" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="558"><net_src comp="198" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="204" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="346" pin="4"/><net_sink comp="553" pin=2"/></net>

<net id="564"><net_src comp="553" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="569"><net_src comp="356" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="198" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="576"><net_src comp="198" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="523" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="578"><net_src comp="222" pin="2"/><net_sink comp="571" pin=2"/></net>

<net id="584"><net_src comp="198" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="585"><net_src comp="210" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="586"><net_src comp="325" pin="4"/><net_sink comp="579" pin=2"/></net>

<net id="592"><net_src comp="198" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="523" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="594"><net_src comp="367" pin="4"/><net_sink comp="587" pin=2"/></net>

<net id="599"><net_src comp="449" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="579" pin="3"/><net_sink comp="595" pin=1"/></net>

<net id="607"><net_src comp="82" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="608"><net_src comp="595" pin="2"/><net_sink comp="601" pin=1"/></net>

<net id="609"><net_src comp="84" pin="0"/><net_sink comp="601" pin=2"/></net>

<net id="610"><net_src comp="86" pin="0"/><net_sink comp="601" pin=3"/></net>

<net id="614"><net_src comp="601" pin="4"/><net_sink comp="611" pin=0"/></net>

<net id="619"><net_src comp="611" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="587" pin="3"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="571" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="34" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="204" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="30" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="637"><net_src comp="210" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="26" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="643"><net_src comp="216" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="22" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="651"><net_src comp="88" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="652"><net_src comp="533" pin="3"/><net_sink comp="645" pin=1"/></net>

<net id="653"><net_src comp="90" pin="0"/><net_sink comp="645" pin=2"/></net>

<net id="654"><net_src comp="86" pin="0"/><net_sink comp="645" pin=3"/></net>

<net id="659"><net_src comp="388" pin="4"/><net_sink comp="655" pin=0"/></net>

<net id="664"><net_src comp="388" pin="4"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="94" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="669"><net_src comp="377" pin="4"/><net_sink comp="666" pin=0"/></net>

<net id="674"><net_src comp="4" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="666" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="676"><net_src comp="670" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="685"><net_src comp="76" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="677" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="692"><net_src comp="54" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="693"><net_src comp="681" pin="2"/><net_sink comp="686" pin=2"/></net>

<net id="698"><net_src comp="686" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="18" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="704"><net_src comp="399" pin="4"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="108" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="710"><net_src comp="399" pin="4"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="110" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="715"><net_src comp="395" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="722"><net_src comp="132" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="723"><net_src comp="411" pin="4"/><net_sink comp="717" pin=1"/></net>

<net id="724"><net_src comp="90" pin="0"/><net_sink comp="717" pin=2"/></net>

<net id="728"><net_src comp="36" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="733"><net_src comp="725" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="76" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="739"><net_src comp="76" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="725" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="745"><net_src comp="735" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="36" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="750"><net_src comp="411" pin="4"/><net_sink comp="747" pin=0"/></net>

<net id="757"><net_src comp="136" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="758"><net_src comp="411" pin="4"/><net_sink comp="751" pin=1"/></net>

<net id="759"><net_src comp="84" pin="0"/><net_sink comp="751" pin=2"/></net>

<net id="760"><net_src comp="138" pin="0"/><net_sink comp="751" pin=3"/></net>

<net id="764"><net_src comp="751" pin="4"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="770"><net_src comp="54" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="36" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="776"><net_src comp="140" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="411" pin="4"/><net_sink comp="772" pin=1"/></net>

<net id="778"><net_src comp="772" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="782"><net_src comp="772" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="789"><net_src comp="142" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="790"><net_src comp="772" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="791"><net_src comp="84" pin="0"/><net_sink comp="783" pin=2"/></net>

<net id="792"><net_src comp="90" pin="0"/><net_sink comp="783" pin=3"/></net>

<net id="796"><net_src comp="783" pin="4"/><net_sink comp="793" pin=0"/></net>

<net id="801"><net_src comp="144" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="793" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="806"><net_src comp="797" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="811"><net_src comp="783" pin="4"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="146" pin="0"/><net_sink comp="807" pin=1"/></net>

<net id="817"><net_src comp="797" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="148" pin="0"/><net_sink comp="813" pin=1"/></net>

<net id="823"><net_src comp="150" pin="0"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="803" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="830"><net_src comp="807" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="831"><net_src comp="819" pin="2"/><net_sink comp="825" pin=1"/></net>

<net id="832"><net_src comp="152" pin="0"/><net_sink comp="825" pin=2"/></net>

<net id="838"><net_src comp="813" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="839"><net_src comp="825" pin="3"/><net_sink comp="833" pin=1"/></net>

<net id="840"><net_src comp="152" pin="0"/><net_sink comp="833" pin=2"/></net>

<net id="844"><net_src comp="833" pin="3"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="850"><net_src comp="421" pin="4"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="154" pin="0"/><net_sink comp="846" pin=1"/></net>

<net id="857"><net_src comp="156" pin="0"/><net_sink comp="852" pin=0"/></net>

<net id="858"><net_src comp="158" pin="0"/><net_sink comp="852" pin=2"/></net>

<net id="863"><net_src comp="852" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="864"><net_src comp="160" pin="0"/><net_sink comp="859" pin=1"/></net>

<net id="869"><net_src comp="852" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="870"><net_src comp="859" pin="2"/><net_sink comp="865" pin=1"/></net>

<net id="874"><net_src comp="852" pin="3"/><net_sink comp="871" pin=0"/></net>

<net id="878"><net_src comp="859" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="883"><net_src comp="871" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="875" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="889"><net_src comp="871" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="890"><net_src comp="166" pin="0"/><net_sink comp="885" pin=1"/></net>

<net id="895"><net_src comp="875" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="896"><net_src comp="871" pin="1"/><net_sink comp="891" pin=1"/></net>

<net id="902"><net_src comp="865" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="903"><net_src comp="879" pin="2"/><net_sink comp="897" pin=1"/></net>

<net id="904"><net_src comp="891" pin="2"/><net_sink comp="897" pin=2"/></net>

<net id="910"><net_src comp="865" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="911"><net_src comp="439" pin="4"/><net_sink comp="905" pin=1"/></net>

<net id="912"><net_src comp="260" pin="2"/><net_sink comp="905" pin=2"/></net>

<net id="918"><net_src comp="865" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="919"><net_src comp="885" pin="2"/><net_sink comp="913" pin=1"/></net>

<net id="920"><net_src comp="871" pin="1"/><net_sink comp="913" pin=2"/></net>

<net id="925"><net_src comp="166" pin="0"/><net_sink comp="921" pin=0"/></net>

<net id="926"><net_src comp="897" pin="3"/><net_sink comp="921" pin=1"/></net>

<net id="930"><net_src comp="913" pin="3"/><net_sink comp="927" pin=0"/></net>

<net id="934"><net_src comp="921" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="939"><net_src comp="905" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="927" pin="1"/><net_sink comp="935" pin=1"/></net>

<net id="945"><net_src comp="168" pin="0"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="931" pin="1"/><net_sink comp="941" pin=1"/></net>

<net id="951"><net_src comp="935" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="952"><net_src comp="941" pin="2"/><net_sink comp="947" pin=1"/></net>

<net id="956"><net_src comp="947" pin="2"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="963"><net_src comp="156" pin="0"/><net_sink comp="958" pin=0"/></net>

<net id="964"><net_src comp="158" pin="0"/><net_sink comp="958" pin=2"/></net>

<net id="969"><net_src comp="958" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="970"><net_src comp="160" pin="0"/><net_sink comp="965" pin=1"/></net>

<net id="975"><net_src comp="958" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="976"><net_src comp="965" pin="2"/><net_sink comp="971" pin=1"/></net>

<net id="980"><net_src comp="958" pin="3"/><net_sink comp="977" pin=0"/></net>

<net id="984"><net_src comp="965" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="989"><net_src comp="977" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="990"><net_src comp="981" pin="1"/><net_sink comp="985" pin=1"/></net>

<net id="995"><net_src comp="977" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="996"><net_src comp="166" pin="0"/><net_sink comp="991" pin=1"/></net>

<net id="1001"><net_src comp="981" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1002"><net_src comp="977" pin="1"/><net_sink comp="997" pin=1"/></net>

<net id="1008"><net_src comp="971" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1009"><net_src comp="985" pin="2"/><net_sink comp="1003" pin=1"/></net>

<net id="1010"><net_src comp="997" pin="2"/><net_sink comp="1003" pin=2"/></net>

<net id="1016"><net_src comp="971" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1017"><net_src comp="439" pin="4"/><net_sink comp="1011" pin=1"/></net>

<net id="1018"><net_src comp="260" pin="2"/><net_sink comp="1011" pin=2"/></net>

<net id="1024"><net_src comp="971" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1025"><net_src comp="991" pin="2"/><net_sink comp="1019" pin=1"/></net>

<net id="1026"><net_src comp="977" pin="1"/><net_sink comp="1019" pin=2"/></net>

<net id="1031"><net_src comp="166" pin="0"/><net_sink comp="1027" pin=0"/></net>

<net id="1032"><net_src comp="1003" pin="3"/><net_sink comp="1027" pin=1"/></net>

<net id="1036"><net_src comp="1019" pin="3"/><net_sink comp="1033" pin=0"/></net>

<net id="1040"><net_src comp="1027" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1045"><net_src comp="1011" pin="3"/><net_sink comp="1041" pin=0"/></net>

<net id="1046"><net_src comp="1033" pin="1"/><net_sink comp="1041" pin=1"/></net>

<net id="1051"><net_src comp="168" pin="0"/><net_sink comp="1047" pin=0"/></net>

<net id="1052"><net_src comp="1037" pin="1"/><net_sink comp="1047" pin=1"/></net>

<net id="1057"><net_src comp="1041" pin="2"/><net_sink comp="1053" pin=0"/></net>

<net id="1058"><net_src comp="1047" pin="2"/><net_sink comp="1053" pin=1"/></net>

<net id="1062"><net_src comp="1053" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="1069"><net_src comp="132" pin="0"/><net_sink comp="1064" pin=0"/></net>

<net id="1070"><net_src comp="432" pin="4"/><net_sink comp="1064" pin=1"/></net>

<net id="1071"><net_src comp="90" pin="0"/><net_sink comp="1064" pin=2"/></net>

<net id="1075"><net_src comp="432" pin="4"/><net_sink comp="1072" pin=0"/></net>

<net id="1082"><net_src comp="136" pin="0"/><net_sink comp="1076" pin=0"/></net>

<net id="1083"><net_src comp="432" pin="4"/><net_sink comp="1076" pin=1"/></net>

<net id="1084"><net_src comp="84" pin="0"/><net_sink comp="1076" pin=2"/></net>

<net id="1085"><net_src comp="138" pin="0"/><net_sink comp="1076" pin=3"/></net>

<net id="1089"><net_src comp="1076" pin="4"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="1097"><net_src comp="172" pin="0"/><net_sink comp="1091" pin=0"/></net>

<net id="1098"><net_src comp="432" pin="4"/><net_sink comp="1091" pin=1"/></net>

<net id="1099"><net_src comp="76" pin="0"/><net_sink comp="1091" pin=2"/></net>

<net id="1100"><net_src comp="174" pin="0"/><net_sink comp="1091" pin=3"/></net>

<net id="1105"><net_src comp="176" pin="0"/><net_sink comp="1101" pin=0"/></net>

<net id="1106"><net_src comp="432" pin="4"/><net_sink comp="1101" pin=1"/></net>

<net id="1112"><net_src comp="182" pin="0"/><net_sink comp="1107" pin=0"/></net>

<net id="1113"><net_src comp="184" pin="0"/><net_sink comp="1107" pin=2"/></net>

<net id="1118"><net_src comp="1107" pin="3"/><net_sink comp="1114" pin=0"/></net>

<net id="1119"><net_src comp="160" pin="0"/><net_sink comp="1114" pin=1"/></net>

<net id="1124"><net_src comp="1107" pin="3"/><net_sink comp="1120" pin=0"/></net>

<net id="1125"><net_src comp="1114" pin="2"/><net_sink comp="1120" pin=1"/></net>

<net id="1129"><net_src comp="1107" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1133"><net_src comp="1114" pin="2"/><net_sink comp="1130" pin=0"/></net>

<net id="1138"><net_src comp="1126" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="1139"><net_src comp="1130" pin="1"/><net_sink comp="1134" pin=1"/></net>

<net id="1144"><net_src comp="1126" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1145"><net_src comp="166" pin="0"/><net_sink comp="1140" pin=1"/></net>

<net id="1150"><net_src comp="1130" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="1151"><net_src comp="1126" pin="1"/><net_sink comp="1146" pin=1"/></net>

<net id="1157"><net_src comp="1120" pin="2"/><net_sink comp="1152" pin=0"/></net>

<net id="1158"><net_src comp="1134" pin="2"/><net_sink comp="1152" pin=1"/></net>

<net id="1159"><net_src comp="1146" pin="2"/><net_sink comp="1152" pin=2"/></net>

<net id="1165"><net_src comp="1120" pin="2"/><net_sink comp="1160" pin=0"/></net>

<net id="1166"><net_src comp="439" pin="4"/><net_sink comp="1160" pin=1"/></net>

<net id="1167"><net_src comp="260" pin="2"/><net_sink comp="1160" pin=2"/></net>

<net id="1173"><net_src comp="1120" pin="2"/><net_sink comp="1168" pin=0"/></net>

<net id="1174"><net_src comp="1140" pin="2"/><net_sink comp="1168" pin=1"/></net>

<net id="1175"><net_src comp="1126" pin="1"/><net_sink comp="1168" pin=2"/></net>

<net id="1180"><net_src comp="166" pin="0"/><net_sink comp="1176" pin=0"/></net>

<net id="1181"><net_src comp="1152" pin="3"/><net_sink comp="1176" pin=1"/></net>

<net id="1185"><net_src comp="1168" pin="3"/><net_sink comp="1182" pin=0"/></net>

<net id="1189"><net_src comp="1176" pin="2"/><net_sink comp="1186" pin=0"/></net>

<net id="1194"><net_src comp="1160" pin="3"/><net_sink comp="1190" pin=0"/></net>

<net id="1195"><net_src comp="1182" pin="1"/><net_sink comp="1190" pin=1"/></net>

<net id="1200"><net_src comp="168" pin="0"/><net_sink comp="1196" pin=0"/></net>

<net id="1201"><net_src comp="1186" pin="1"/><net_sink comp="1196" pin=1"/></net>

<net id="1206"><net_src comp="1190" pin="2"/><net_sink comp="1202" pin=0"/></net>

<net id="1207"><net_src comp="1196" pin="2"/><net_sink comp="1202" pin=1"/></net>

<net id="1211"><net_src comp="1202" pin="2"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="1217"><net_src comp="186" pin="0"/><net_sink comp="1213" pin=1"/></net>

<net id="1223"><net_src comp="156" pin="0"/><net_sink comp="1218" pin=0"/></net>

<net id="1224"><net_src comp="1213" pin="2"/><net_sink comp="1218" pin=1"/></net>

<net id="1225"><net_src comp="158" pin="0"/><net_sink comp="1218" pin=2"/></net>

<net id="1230"><net_src comp="1218" pin="3"/><net_sink comp="1226" pin=0"/></net>

<net id="1231"><net_src comp="160" pin="0"/><net_sink comp="1226" pin=1"/></net>

<net id="1236"><net_src comp="1218" pin="3"/><net_sink comp="1232" pin=0"/></net>

<net id="1237"><net_src comp="1226" pin="2"/><net_sink comp="1232" pin=1"/></net>

<net id="1241"><net_src comp="1218" pin="3"/><net_sink comp="1238" pin=0"/></net>

<net id="1245"><net_src comp="1226" pin="2"/><net_sink comp="1242" pin=0"/></net>

<net id="1252"><net_src comp="162" pin="0"/><net_sink comp="1246" pin=0"/></net>

<net id="1253"><net_src comp="260" pin="5"/><net_sink comp="1246" pin=1"/></net>

<net id="1254"><net_src comp="164" pin="0"/><net_sink comp="1246" pin=2"/></net>

<net id="1255"><net_src comp="54" pin="0"/><net_sink comp="1246" pin=3"/></net>

<net id="1260"><net_src comp="1238" pin="1"/><net_sink comp="1256" pin=0"/></net>

<net id="1261"><net_src comp="1242" pin="1"/><net_sink comp="1256" pin=1"/></net>

<net id="1266"><net_src comp="1238" pin="1"/><net_sink comp="1262" pin=0"/></net>

<net id="1267"><net_src comp="166" pin="0"/><net_sink comp="1262" pin=1"/></net>

<net id="1272"><net_src comp="1242" pin="1"/><net_sink comp="1268" pin=0"/></net>

<net id="1273"><net_src comp="1238" pin="1"/><net_sink comp="1268" pin=1"/></net>

<net id="1279"><net_src comp="1232" pin="2"/><net_sink comp="1274" pin=0"/></net>

<net id="1280"><net_src comp="1256" pin="2"/><net_sink comp="1274" pin=1"/></net>

<net id="1281"><net_src comp="1268" pin="2"/><net_sink comp="1274" pin=2"/></net>

<net id="1287"><net_src comp="1232" pin="2"/><net_sink comp="1282" pin=0"/></net>

<net id="1288"><net_src comp="1246" pin="4"/><net_sink comp="1282" pin=1"/></net>

<net id="1289"><net_src comp="260" pin="5"/><net_sink comp="1282" pin=2"/></net>

<net id="1295"><net_src comp="1232" pin="2"/><net_sink comp="1290" pin=0"/></net>

<net id="1296"><net_src comp="1262" pin="2"/><net_sink comp="1290" pin=1"/></net>

<net id="1297"><net_src comp="1238" pin="1"/><net_sink comp="1290" pin=2"/></net>

<net id="1302"><net_src comp="166" pin="0"/><net_sink comp="1298" pin=0"/></net>

<net id="1303"><net_src comp="1274" pin="3"/><net_sink comp="1298" pin=1"/></net>

<net id="1307"><net_src comp="1290" pin="3"/><net_sink comp="1304" pin=0"/></net>

<net id="1311"><net_src comp="1298" pin="2"/><net_sink comp="1308" pin=0"/></net>

<net id="1316"><net_src comp="1282" pin="3"/><net_sink comp="1312" pin=0"/></net>

<net id="1317"><net_src comp="1304" pin="1"/><net_sink comp="1312" pin=1"/></net>

<net id="1322"><net_src comp="168" pin="0"/><net_sink comp="1318" pin=0"/></net>

<net id="1323"><net_src comp="1308" pin="1"/><net_sink comp="1318" pin=1"/></net>

<net id="1328"><net_src comp="1312" pin="2"/><net_sink comp="1324" pin=0"/></net>

<net id="1329"><net_src comp="1318" pin="2"/><net_sink comp="1324" pin=1"/></net>

<net id="1333"><net_src comp="1324" pin="2"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="1339"><net_src comp="374" pin="1"/><net_sink comp="1335" pin=0"/></net>

<net id="1340"><net_src comp="98" pin="0"/><net_sink comp="1335" pin=1"/></net>

<net id="1344"><net_src comp="192" pin="2"/><net_sink comp="1341" pin=0"/></net>

<net id="1348"><net_src comp="449" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="1350"><net_src comp="1345" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="1375"><net_src comp="561" pin="1"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="1383"><net_src comp="615" pin="2"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="1388"><net_src comp="645" pin="4"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="1396"><net_src comp="660" pin="2"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="1401"><net_src comp="670" pin="2"/><net_sink comp="1398" pin=0"/></net>

<net id="1402"><net_src comp="1398" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="1403"><net_src comp="1398" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="1407"><net_src comp="700" pin="2"/><net_sink comp="1404" pin=0"/></net>

<net id="1411"><net_src comp="706" pin="2"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="1416"><net_src comp="235" pin="2"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="260" pin=4"/></net>

<net id="1421"><net_src comp="717" pin="3"/><net_sink comp="1418" pin=0"/></net>

<net id="1425"><net_src comp="729" pin="2"/><net_sink comp="1422" pin=0"/></net>

<net id="1429"><net_src comp="747" pin="1"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="852" pin=1"/></net>

<net id="1434"><net_src comp="268" pin="3"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="1439"><net_src comp="779" pin="1"/><net_sink comp="1436" pin=0"/></net>

<net id="1440"><net_src comp="1436" pin="1"/><net_sink comp="958" pin=1"/></net>

<net id="1444"><net_src comp="275" pin="3"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="1449"><net_src comp="846" pin="2"/><net_sink comp="1446" pin=0"/></net>

<net id="1450"><net_src comp="1446" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="1454"><net_src comp="1064" pin="3"/><net_sink comp="1451" pin=0"/></net>

<net id="1458"><net_src comp="1072" pin="1"/><net_sink comp="1455" pin=0"/></net>

<net id="1459"><net_src comp="1455" pin="1"/><net_sink comp="1213" pin=0"/></net>

<net id="1463"><net_src comp="282" pin="3"/><net_sink comp="1460" pin=0"/></net>

<net id="1464"><net_src comp="1460" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="1465"><net_src comp="1460" pin="1"/><net_sink comp="260" pin=3"/></net>

<net id="1469"><net_src comp="1091" pin="4"/><net_sink comp="1466" pin=0"/></net>

<net id="1470"><net_src comp="1466" pin="1"/><net_sink comp="1107" pin=1"/></net>

<net id="1474"><net_src comp="1101" pin="2"/><net_sink comp="1471" pin=0"/></net>

<net id="1475"><net_src comp="1471" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="1479"><net_src comp="1335" pin="2"/><net_sink comp="1476" pin=0"/></net>

<net id="1480"><net_src comp="1476" pin="1"/><net_sink comp="377" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream_channel_1_V | {14 16 }
	Port: outstream_channel_2_V | {16 }
	Port: inner_index | {2 }
	Port: guard_variable_for_ddr_to_axis_2 | {1 }
	Port: FRAME_BUFFER_DIM_r | {1 }
	Port: guard_variable_for_ddr_to_axis | {1 }
	Port: FRAME_OFFSET | {1 }
	Port: guard_variable_for_ddr_to_axis_1 | {1 }
	Port: FRAME_BUFFER_NUMBER_r | {1 }
	Port: guard_variable_for_ddr_to_axis_3 | {1 }
	Port: BASE_ADDRESS_r | {1 }
	Port: luma_chroma_switch | {13 }
 - Input state : 
	Port: ddr_to_axis_reader_SD : base_ddr_addr | {2 3 4 5 6 7 8 10 }
	Port: ddr_to_axis_reader_SD : base_address | {1 }
	Port: ddr_to_axis_reader_SD : frame_buffer_dim | {1 }
	Port: ddr_to_axis_reader_SD : frame_buffer_offset | {1 }
	Port: ddr_to_axis_reader_SD : frame_buffer_number | {1 }
	Port: ddr_to_axis_reader_SD : update_intr | {1 }
	Port: ddr_to_axis_reader_SD : stereo_enabler | {1 }
	Port: ddr_to_axis_reader_SD : inner_index | {1 }
	Port: ddr_to_axis_reader_SD : guard_variable_for_ddr_to_axis_2 | {1 }
	Port: ddr_to_axis_reader_SD : FRAME_BUFFER_DIM_r | {1 }
	Port: ddr_to_axis_reader_SD : guard_variable_for_ddr_to_axis | {1 }
	Port: ddr_to_axis_reader_SD : FRAME_OFFSET | {1 }
	Port: ddr_to_axis_reader_SD : guard_variable_for_ddr_to_axis_1 | {1 }
	Port: ddr_to_axis_reader_SD : FRAME_BUFFER_NUMBER_r | {1 }
	Port: ddr_to_axis_reader_SD : guard_variable_for_ddr_to_axis_3 | {1 }
	Port: ddr_to_axis_reader_SD : BASE_ADDRESS_r | {1 }
	Port: ddr_to_axis_reader_SD : luma_chroma_switch | {13 }
  - Chain level:
	State 1
		stg_45 : 1
		stg_51 : 1
		FRAME_BUFFER_DIM_flag : 2
		FRAME_BUFFER_DIM_loc : 2
		stg_59 : 1
		FRAME_OFFSET_flag : 2
		FRAME_OFFSET_loc : 2
		stg_67 : 1
		FRAME_BUFFER_NUMBER_flag : 2
		FRAME_BUFFER_NUMBER_loc : 2
		stg_75 : 1
		BASE_ADDRESS_flag : 2
		BASE_ADDRESS_loc : 2
		tmp_8 : 1
		p_FRAME_BUFFER_DIM_flag : 3
		frame_buffer_dim_FRAME_BUFFER_s : 3
		p_FRAME_OFFSET_flag : 3
		p_FRAME_BUFFER_NUMBER_flag : 3
		tmp_1_FRAME_BUFFER_NUMBER_loc : 3
		tmp_1_FRAME_BUFFER_NUMBER_loc_s : 4
		p_BASE_ADDRESS_flag : 3
		tmp_7_base_address : 2
		frame_buffer_offset_FRAME_OFFS : 3
		tmp_7_BASE_ADDRESS_loc : 3
		tmp_s : 4
		tmp_2 : 5
		tmp_9 : 6
		offset : 7
		stg_97 : 3
		stg_98 : 3
		stg_100 : 3
		stg_103 : 3
		stg_106 : 3
		tmp_5 : 4
	State 2
		exitcond1 : 1
		i_1 : 1
		stg_115 : 2
		tmp_1 : 1
		base_ddr_addr_addr : 2
		base_ddr_addr_addr_1_rd_req : 3
		storemerge : 1
		stg_122 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		exitcond : 1
		indvar_next : 1
		stg_135 : 2
	State 10
	State 11
		buffer_addr : 1
		stg_143 : 2
		burstread_rend : 1
	State 12
	State 13
		tmp_10 : 1
		stg_149 : 2
		tmp_18 : 1
		stg_154 : 2
		tmp_20 : 1
		stg_156 : 2
		tmp_71 : 1
		gepindex62_cast : 1
		gepindex264_cast : 2
		buffer_addr_3 : 3
		buffer_load_3 : 4
		j_3 : 1
		tmp_52 : 2
		tmp_53 : 2
		adjSize : 3
		mem_index_gep : 4
		adjSize55_cast : 5
		addrCmp : 3
		addrCmp1 : 5
		gepindex : 6
		gepindex1 : 7
		gepindex2 : 8
		gepindex2_cast : 9
		buffer_addr_2 : 10
		buffer_load_2 : 11
		j_1 : 2
		empty_11 : 1
		j_4 : 3
	State 14
		end_pos3 : 1
		tmp_72 : 1
		tmp_73 : 1
		tmp_74 : 1
		tmp_75 : 1
		tmp_76 : 2
		tmp_77 : 2
		tmp_78 : 2
		tmp_79 : 3
		tmp_80 : 2
		tmp_81 : 2
		tmp_82 : 4
		tmp_83 : 3
		tmp_84 : 5
		tmp_85 : 4
		tmp_86 : 6
		tmp_87 : 7
		tmp_88 : 7
		stg_203 : 8
		end_pos2 : 1
		tmp_54 : 1
		tmp_55 : 1
		tmp_56 : 1
		tmp_57 : 1
		tmp_58 : 2
		tmp_59 : 2
		tmp_60 : 2
		tmp_61 : 3
		tmp_62 : 2
		tmp_63 : 2
		tmp_64 : 4
		tmp_65 : 3
		tmp_66 : 5
		tmp_67 : 4
		tmp_68 : 6
		tmp_69 : 7
		tmp_70 : 7
		stg_224 : 8
	State 15
		tmp : 1
		stg_227 : 2
		tmp_11 : 1
		gepindex74_cast : 1
		gepindex276_cast : 2
		buffer_addr_1 : 3
		buffer_load : 4
		tmp_13 : 1
		buffer_load_1 : 4
		j_2 : 1
	State 16
		end_pos : 1
		tmp_15 : 1
		tmp_17 : 1
		tmp_19 : 1
		tmp_21 : 1
		tmp_22 : 2
		tmp_23 : 2
		tmp_24 : 2
		tmp_25 : 3
		tmp_26 : 2
		tmp_27 : 2
		tmp_28 : 4
		tmp_29 : 3
		tmp_30 : 5
		tmp_31 : 4
		tmp_32 : 6
		tmp_33 : 7
		tmp_34 : 7
		stg_259 : 8
		end_pos1 : 1
		tmp_35 : 1
		tmp_36 : 1
		tmp_37 : 1
		tmp_38 : 1
		tmp_39 : 2
		tmp_40 : 2
		tmp_41 : 2
		tmp_42 : 3
		tmp_43 : 2
		tmp_44 : 2
		tmp_45 : 4
		tmp_46 : 3
		tmp_47 : 5
		tmp_48 : 4
		tmp_49 : 6
		tmp_50 : 7
		tmp_51 : 7
		stg_281 : 8
		empty_13 : 1
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit            |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|
|          |              tmp_85_fu_935             |    0    |    0    |   193   |
|          |              tmp_86_fu_941             |    0    |    0    |    10   |
|          |             tmp_67_fu_1041             |    0    |    0    |   193   |
|   lshr   |             tmp_68_fu_1047             |    0    |    0    |    10   |
|          |             tmp_31_fu_1190             |    0    |    0    |   193   |
|          |             tmp_32_fu_1196             |    0    |    0    |    10   |
|          |             tmp_48_fu_1312             |    0    |    0    |   193   |
|          |             tmp_49_fu_1318             |    0    |    0    |    10   |
|----------|----------------------------------------|---------|---------|---------|
|          | frame_buffer_dim_FRAME_BUFFER_s_fu_533 |    0    |    0    |    32   |
|          |  tmp_1_FRAME_BUFFER_NUMBER_loc_fu_553  |    0    |    0    |    8    |
|          |        tmp_7_base_address_fu_571       |    0    |    0    |    32   |
|          |  frame_buffer_offset_FRAME_OFFS_fu_579 |    0    |    0    |    32   |
|          |      tmp_7_BASE_ADDRESS_loc_fu_587     |    0    |    0    |    32   |
|          |            storemerge_fu_686           |    0    |    0    |    32   |
|          |            gepindex1_fu_825            |    0    |    0    |    15   |
|          |            gepindex2_fu_833            |    0    |    0    |    15   |
|          |              tmp_79_fu_897             |    0    |    0    |    7    |
|  select  |              tmp_80_fu_905             |    0    |    0    |    64   |
|          |              tmp_81_fu_913             |    0    |    0    |    7    |
|          |             tmp_61_fu_1003             |    0    |    0    |    7    |
|          |             tmp_62_fu_1011             |    0    |    0    |    64   |
|          |             tmp_63_fu_1019             |    0    |    0    |    7    |
|          |             tmp_25_fu_1152             |    0    |    0    |    7    |
|          |             tmp_26_fu_1160             |    0    |    0    |    64   |
|          |             tmp_27_fu_1168             |    0    |    0    |    7    |
|          |             tmp_42_fu_1274             |    0    |    0    |    7    |
|          |             tmp_43_fu_1282             |    0    |    0    |    64   |
|          |             tmp_44_fu_1290             |    0    |    0    |    7    |
|----------|----------------------------------------|---------|---------|---------|
|          |              tmp_87_fu_947             |    0    |    0    |    87   |
|    and   |             tmp_69_fu_1053             |    0    |    0    |    87   |
|          |             tmp_33_fu_1202             |    0    |    0    |    87   |
|          |             tmp_50_fu_1324             |    0    |    0    |    87   |
|----------|----------------------------------------|---------|---------|---------|
|          |              offset_fu_615             |    0    |    0    |    32   |
|          |               i_1_fu_660               |    0    |    0    |    20   |
|          |              tmp_4_fu_681              |    0    |    0    |    32   |
|          |           indvar_next_fu_706           |    0    |    0    |    10   |
|          |              tmp_20_fu_735             |    0    |    0    |    32   |
|    add   |               j_3_fu_772               |    0    |    0    |    13   |
|          |          mem_index_gep_fu_797          |    0    |    0    |    10   |
|          |             gepindex_fu_819            |    0    |    0    |    11   |
|          |               j_4_fu_846               |    0    |    0    |    13   |
|          |               j_2_fu_1101              |    0    |    0    |    13   |
|          |            offset_1_fu_1335            |    0    |    0    |    32   |
|----------|----------------------------------------|---------|---------|---------|
|          |              tmp_76_fu_879             |    0    |    0    |    6    |
|          |              tmp_78_fu_891             |    0    |    0    |    6    |
|          |              tmp_82_fu_921             |    0    |    0    |    7    |
|          |              tmp_58_fu_985             |    0    |    0    |    6    |
|          |              tmp_60_fu_997             |    0    |    0    |    6    |
|    sub   |             tmp_64_fu_1027             |    0    |    0    |    7    |
|          |             tmp_22_fu_1134             |    0    |    0    |    6    |
|          |             tmp_24_fu_1146             |    0    |    0    |    6    |
|          |             tmp_28_fu_1176             |    0    |    0    |    7    |
|          |             tmp_39_fu_1256             |    0    |    0    |    6    |
|          |             tmp_41_fu_1268             |    0    |    0    |    6    |
|          |             tmp_45_fu_1298             |    0    |    0    |    7    |
|----------|----------------------------------------|---------|---------|---------|
|          |            exitcond1_fu_655            |    0    |    0    |    7    |
|          |              tmp_3_fu_677              |    0    |    0    |    11   |
|          |             exitcond_fu_700            |    0    |    0    |    4    |
|          |              tmp_18_fu_729             |    0    |    0    |    11   |
|   icmp   |             addrCmp_fu_807             |    0    |    0    |    4    |
|          |             addrCmp1_fu_813            |    0    |    0    |    4    |
|          |              tmp_72_fu_865             |    0    |    0    |    3    |
|          |              tmp_54_fu_971             |    0    |    0    |    3    |
|          |             tmp_15_fu_1120             |    0    |    0    |    3    |
|          |             tmp_35_fu_1232             |    0    |    0    |    3    |
|----------|----------------------------------------|---------|---------|---------|
|          |              tmp_77_fu_885             |    0    |    0    |    8    |
|    xor   |              tmp_59_fu_991             |    0    |    0    |    8    |
|          |             tmp_23_fu_1140             |    0    |    0    |    8    |
|          |             tmp_40_fu_1262             |    0    |    0    |    8    |
|----------|----------------------------------------|---------|---------|---------|
|    mul   |              tmp_s_fu_595              |    4    |    0    |    2    |
|----------|----------------------------------------|---------|---------|---------|
|          |     p_FRAME_BUFFER_DIM_flag_fu_527     |    0    |    0    |    1    |
|          |       p_FRAME_OFFSET_flag_fu_541       |    0    |    0    |    1    |
|          |    p_FRAME_BUFFER_NUMBER_flag_fu_547   |    0    |    0    |    1    |
|          |       p_BASE_ADDRESS_flag_fu_565       |    0    |    0    |    1    |
|    or    |             end_pos3_fu_859            |    0    |    0    |    0    |
|          |             end_pos2_fu_965            |    0    |    0    |    0    |
|          |             end_pos_fu_1114            |    0    |    0    |    0    |
|          |             tmp_14_fu_1213             |    0    |    0    |    0    |
|          |            end_pos1_fu_1226            |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |     stereo_enabler_read_read_fu_192    |    0    |    0    |    0    |
|          |      update_intr_read_read_fu_198      |    0    |    0    |    0    |
|          |  frame_buffer_number_read_read_fu_204  |    0    |    0    |    0    |
|   read   |  frame_buffer_offset_read_read_fu_210  |    0    |    0    |    0    |
|          |    frame_buffer_dim_read_read_fu_216   |    0    |    0    |    0    |
|          |      base_address_read_read_fu_222     |    0    |    0    |    0    |
|          |   base_ddr_addr_addr_read_read_fu_235  |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|  readreq |           grp_readreq_fu_228           |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   write  |            grp_write_fu_240            |    0    |    0    |    0    |
|          |          stg_281_write_fu_247          |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |               grp_fu_439               |    0    |    0    |    0    |
|          |              tmp_7_fu_513              |    0    |    0    |    0    |
|          |              tmp_2_fu_601              |    0    |    0    |    0    |
|          |              tmp_5_fu_645              |    0    |    0    |    0    |
|partselect|         gepindex62_cast_fu_751         |    0    |    0    |    0    |
|          |              tmp_53_fu_783             |    0    |    0    |    0    |
|          |         gepindex74_cast_fu_1076        |    0    |    0    |    0    |
|          |             tmp_13_fu_1091             |    0    |    0    |    0    |
|          |             tmp_38_fu_1246             |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |              tmp_8_fu_523              |    0    |    0    |    0    |
|          | tmp_1_FRAME_BUFFER_NUMBER_loc_s_fu_561 |    0    |    0    |    0    |
|          |              tmp_9_fu_611              |    0    |    0    |    0    |
|          |              tmp_6_fu_712              |    0    |    0    |    0    |
|          |         gepindex264_cast_fu_761        |    0    |    0    |    0    |
|          |          adjSize55_cast_fu_803         |    0    |    0    |    0    |
|          |              tmp_73_fu_871             |    0    |    0    |    0    |
|          |              tmp_74_fu_875             |    0    |    0    |    0    |
|          |              tmp_83_fu_927             |    0    |    0    |    0    |
|          |              tmp_84_fu_931             |    0    |    0    |    0    |
|          |              tmp_55_fu_977             |    0    |    0    |    0    |
|   zext   |              tmp_56_fu_981             |    0    |    0    |    0    |
|          |             tmp_65_fu_1033             |    0    |    0    |    0    |
|          |             tmp_66_fu_1037             |    0    |    0    |    0    |
|          |        gepindex276_cast_fu_1086        |    0    |    0    |    0    |
|          |             tmp_17_fu_1126             |    0    |    0    |    0    |
|          |             tmp_19_fu_1130             |    0    |    0    |    0    |
|          |             tmp_29_fu_1182             |    0    |    0    |    0    |
|          |             tmp_30_fu_1186             |    0    |    0    |    0    |
|          |             tmp_36_fu_1238             |    0    |    0    |    0    |
|          |             tmp_37_fu_1242             |    0    |    0    |    0    |
|          |             tmp_46_fu_1304             |    0    |    0    |    0    |
|          |             tmp_47_fu_1308             |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |              tmp_1_fu_666              |    0    |    0    |    0    |
|   sext   |             adjSize_fu_793             |    0    |    0    |    0    |
|          |          gepindex2_cast_fu_841         |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
| bitselect|              tmp_10_fu_717             |    0    |    0    |    0    |
|          |               tmp_fu_1064              |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |              tmp_71_fu_747             |    0    |    0    |    0    |
|          |              tmp_52_fu_779             |    0    |    0    |    0    |
|          |              tmp_88_fu_953             |    0    |    0    |    0    |
|   trunc  |             tmp_70_fu_1059             |    0    |    0    |    0    |
|          |             tmp_11_fu_1072             |    0    |    0    |    0    |
|          |             tmp_34_fu_1208             |    0    |    0    |    0    |
|          |             tmp_51_fu_1330             |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|          |            start_pos3_fu_852           |    0    |    0    |    0    |
|bitconcatenate|            start_pos_fu_958            |    0    |    0    |    0    |
|          |           start_pos1_fu_1107           |    0    |    0    |    0    |
|          |           start_pos2_fu_1218           |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|
|   Total  |                                        |    4    |    0    |   2055  |
|----------|----------------------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|buffer|    4   |    0   |    0   |
+------+--------+--------+--------+
| Total|    4   |    0   |    0   |
+------+--------+--------+--------+

* Register list:
+----------------------------------------+--------+
|                                        |   FF   |
+----------------------------------------+--------+
|        BASE_ADDRESS_flag_reg_353       |    1   |
|        BASE_ADDRESS_loc_reg_364        |   32   |
|      FRAME_BUFFER_DIM_flag_reg_290     |    1   |
|      FRAME_BUFFER_DIM_loc_reg_301      |   32   |
|    FRAME_BUFFER_NUMBER_flag_reg_332    |    1   |
|     FRAME_BUFFER_NUMBER_loc_reg_343    |    8   |
|        FRAME_OFFSET_flag_reg_311       |    1   |
|        FRAME_OFFSET_loc_reg_322        |   32   |
|    base_ddr_addr_addr_read_reg_1413    |   64   |
|       base_ddr_addr_addr_reg_1398      |   64   |
|         buffer_addr_1_reg_1460         |    9   |
|         buffer_addr_2_reg_1441         |    9   |
|         buffer_addr_3_reg_1431         |    9   |
|            exitcond_reg_1404           |    1   |
|              i_1_reg_1393              |   20   |
|                i_reg_384               |   20   |
|          indvar_next_reg_1408          |   10   |
|             indvar_reg_395             |   10   |
|        inner_index_load_reg_1345       |   32   |
|               j1_reg_428               |   13   |
|               j_1_reg_418              |   13   |
|              j_2_reg_1471              |   13   |
|              j_4_reg_1446              |   13   |
|                j_reg_407               |   13   |
|             offset1_reg_374            |   32   |
|            offset_1_reg_1476           |   32   |
|             offset_reg_1380            |   32   |
|      stereo_enabler_read_reg_1341      |    1   |
|             tmp_10_reg_1418            |    1   |
|             tmp_11_reg_1455            |    3   |
|             tmp_13_reg_1466            |    2   |
|             tmp_18_reg_1422            |    1   |
|tmp_1_FRAME_BUFFER_NUMBER_loc_s_reg_1372|   32   |
|             tmp_52_reg_1436            |    3   |
|             tmp_5_reg_1385             |   20   |
|             tmp_71_reg_1426            |    3   |
|              tmp_reg_1451              |    1   |
+----------------------------------------+--------+
|                  Total                 |   584  |
+----------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_228 |  p1  |   2  |  64  |   128  ||    64   |
|  grp_write_fu_240  |  p2  |   3  |   8  |   24   ||    8    |
|  grp_access_fu_260 |  p0  |   6  |   9  |   54   ||    9    |
|  grp_access_fu_260 |  p3  |   3  |   9  |   27   ||    9    |
|   indvar_reg_395   |  p0  |   2  |  10  |   20   ||    10   |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   253  ||  8.223  ||   100   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    -   |    0   |  2055  |
|   Memory  |    4   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    8   |    -   |   100  |
|  Register |    -   |    -   |    -   |   584  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |    4   |    8   |   584  |  2155  |
+-----------+--------+--------+--------+--------+--------+
