Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.3 (lin32) Build 329390 Wed Oct 16 18:28:36 MDT 2013
| Date         : Wed Feb 11 21:11:43 2015
| Host         : agilehw-laptop running 32-bit Ubuntu 10.04.4 LTS
| Command      : report_clock_utilization -file agileHWBlock_clock_utilization_placed.rpt
| Design       : agileHWBlock
| Device       : xc7z020
------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y0

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+------------+
| Type  | Used | Available | Num Locked |
+-------+------+-----------+------------+
| BUFG  |    1 |        32 |          0 |
| BUFH  |    0 |        72 |          0 |
| BUFIO |    0 |        16 |          0 |
| MMCM  |    1 |         4 |          0 |
| BUFR  |    0 |        16 |          0 |
| BUFMR |    0 |         8 |          0 |
+-------+------+-----------+------------+


2. Details of Global Clocks
---------------------------

+-------+--------------------------------+----------------------------------------------+--------------+--------+---------------+-----------+
|       |                                |                                              |   Num Loads  |        |               |           |
+-------+--------------------------------+----------------------------------------------+------+-------+--------+---------------+-----------+
| Index | BUFG Cell                      | Net Name                                     | BELs | Sites | Locked | MaxDelay (ns) | Skew (ns) |
+-------+--------------------------------+----------------------------------------------+------+-------+--------+---------------+-----------+
|     1 | s1/my_qpram/clk2/inst/clkf_buf | s1/my_qpram/clk2/inst/clkfbout_buf_clk_wiz_0 |    1 |     1 |     no |         1.834 |     0.092 |
+-------+--------------------------------+----------------------------------------------+------+-------+--------+---------------+-----------+


+-------+-------------------------------------+------------------------------------------+--------------+--------+---------------+-----------+
|       |                                     |                                          |   Num Loads  |        |               |           |
+-------+-------------------------------------+------------------------------------------+------+-------+--------+---------------+-----------+
| Index | MMCM Cell                           | Net Name                                 | BELs | Sites | Locked | MaxDelay (ns) | Skew (ns) |
+-------+-------------------------------------+------------------------------------------+------+-------+--------+---------------+-----------+
|     1 | s1/my_qpram/clk2/inst/mmcm_adv_inst | s1/my_qpram/clk2/inst/clk_out1_clk_wiz_0 |    0 |     0 |     no |         0.000 |     0.000 |
|     2 | s1/my_qpram/clk2/inst/mmcm_adv_inst | s1/my_qpram/clk2/inst/clkfbout_clk_wiz_0 |    1 |     1 |     no |         1.855 |     0.093 |
+-------+-------------------------------------+------------------------------------------+------+-------+--------+---------------+-----------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20000 |    0 |  4000 |    0 |   120 |    0 |    30 |    0 |    60 |
| X1Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 25600 |    0 |  3400 |    0 |   120 |    0 |    30 |    0 |    40 |
| X0Y1              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  9600 |    0 |  1600 |    0 |    40 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  3400 |    0 |   120 |    0 |    30 |    0 |    40 |
| X0Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  9600 |    0 |  1600 |    0 |    36 |    0 |     9 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  3400 |    0 |   108 |    0 |    27 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites


8. Net wise resources used in clock region X0Y0
-----------------------------------------------

+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+----------------------------------------------+
| Source Type | Locked | MMCM Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | PLLs |                               Clock Net Name |
+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+----------------------------------------------+
| BUFG        |   no   |         1 |         0 |       0 |       0 |   0 |     0 |        0 |    0 | s1/my_qpram/clk2/inst/clkfbout_buf_clk_wiz_0 |
+-------------+--------+-----------+-----------+---------+---------+-----+-------+----------+------+----------------------------------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells s1/my_qpram/clk2/inst/clkf_buf]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives
set_property LOC MMCME2_ADV_X0Y0 [get_cells s1/my_qpram/clk2/inst/mmcm_adv_inst]

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X0Y28 [get_ports clk]
