files = [
  "ghrd_5astfd5k3_pkg.vhd",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/ghrd_5astfd5k3.vhd",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/interrupt_latency_counter.v",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/irq_detector.v",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/state_machine_counter.v",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_button_pio.v",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_dipsw_pio.v",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_f2sdram_only_master.v",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/altera_avalon_sc_fifo.v",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/altera_reset_controller.v",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/altera_reset_synchronizer.v",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/altera_avalon_st_jtag_interface.v",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/altera_jtag_streaming.v",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/altera_jtag_sld_node.v",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/altera_jtag_dc_streaming.v",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/altera_avalon_st_clock_crosser.v",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/altera_avalon_st_bytes_to_packets.v",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/altera_std_synchronizer_nocut.v",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/altera_avalon_st_pipeline_base.v",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/altera_avalon_st_idle_remover.v",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/altera_avalon_st_idle_inserter.v",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/altera_avalon_packets_to_master.v",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_f2sdram_only_master_b2p_adapter.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_f2sdram_only_master_p2b_adapter.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_f2sdram_only_master_timing_adt.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_jtag_uart.v",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_led_pio.v",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/altera_avalon_mm_bridge.v",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_onchip_memory2_0.v",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_mm_interconnect_0.v",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/altera_merlin_master_translator.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/altera_merlin_slave_translator.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/altera_merlin_master_agent.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/altera_merlin_slave_agent.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/altera_merlin_burst_uncompressor.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/altera_merlin_axi_master_ni.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/altera_merlin_address_alignment.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_mm_interconnect_0_router.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_mm_interconnect_0_router_002.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_mm_interconnect_0_router_003.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_mm_interconnect_0_router_004.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_mm_interconnect_0_router_005.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/altera_merlin_traffic_limiter.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/altera_merlin_burst_adapter_new.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_mm_interconnect_0_cmd_demux.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_mm_interconnect_0_cmd_mux_001.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_mm_interconnect_0_cmd_demux_002.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_mm_interconnect_0_cmd_demux_003.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_mm_interconnect_0_rsp_demux_001.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/altera_merlin_arbitrator.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/altera_merlin_burst_adapter.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_mm_interconnect_0_cmd_mux.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_mm_interconnect_0_rsp_demux.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_mm_interconnect_0_rsp_mux.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_mm_interconnect_0_rsp_mux_002.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_mm_interconnect_0_rsp_mux_003.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/altera_merlin_width_adapter.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_mm_interconnect_0_avalon_st_adapter_001.v",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_mm_interconnect_1.v",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_mm_interconnect_2.v",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_mm_interconnect_3.v",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_irq_mapper.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_irq_mapper_001.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_irq_mapper_002.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_mm_interconnect_0_avalon_st_adapter_001.v",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_mm_interconnect_1_router.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_mm_interconnect_1_router_002.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_mm_interconnect_1_cmd_demux.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_mm_interconnect_1_cmd_mux.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_mm_interconnect_1_rsp_demux.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/altera_merlin_axi_slave_ni.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_mm_interconnect_2_router.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_mm_interconnect_2_router_001.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_mm_interconnect_2_cmd_demux.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_mm_interconnect_2_cmd_mux.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_mm_interconnect_0_avalon_st_adapter.v",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_mm_interconnect_1_rsp_mux.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_mm_interconnect_2_rsp_demux.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_mm_interconnect_2_rsp_mux.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_mm_interconnect_3_router.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_mm_interconnect_3_router_001.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_mm_interconnect_3_cmd_demux.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_mm_interconnect_3_cmd_mux.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_mm_interconnect_3_cmd_demux.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_mm_interconnect_3_rsp_mux.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_mm_interconnect_3_avalon_st_adapter.v",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/ghrd_5astfd5k3.vhd",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/ghrd_5astfd5k3_rst_controller_001.vhd",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/hps_sdram_p0_generic_ddio.v",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/altdq_dqs2_acv_arriav_connect_to_hard_phy.sv",
  "altera_wrapper_pcr.v",
  "av_soc_devkit_ghrd/ip/debounce/debounce.v",
  "altera_wrapper_pdr.v",
  "altera_wrapper_pcr.v",
  "altera_wrapper_pwr.v",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/hps_sdram_p0_altdqdqs.v",
  "av_soc_devkit_ghrd/ip/edge_detect/altera_edge_detector.v",
  "av_soc_devkit_ghrd/ip/altsource_probe/hps_reset.v",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/ghrd_5astfd5k3_rst_controller.vhd",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_hps_0.v",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_hps_0_fpga_interfaces.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_sysid_qsys.v",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_hps_0_hps_io.v",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/ghrd_5astfd5k3_hps_0_hps_io_border.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/hps_sdram.v",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/hps_sdram_pll.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/hps_sdram_p0.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_arriav.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/altera_mem_if_oct_arriav.sv",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/altera_mem_if_dll_arriav.sv",
  "altera_wrapper_debounce.v",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/hps_sdram_p0_acv_ldc.v",
  "av_soc_devkit_ghrd/ghrd_5astfd5k3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v"
]
