{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II " "Info: Running Quartus II Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 02 07:53:37 2009 " "Info: Processing started: Sun Aug 02 07:53:37 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus " "Info: Command: quartus_drc --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WDRC_NO_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains 73 " "Critical Warning: (High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. Found 73 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " cdc_sync:cdc_jrdy\|sigb\[0\] " "Critical Warning: Node  \"cdc_sync:cdc_jrdy\|sigb\[0\]\"" {  } { { "../common/cdc_sync.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/cdc_sync.v" 28 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { cdc_sync:cdc_jrdy|sigb[0] {cdc_sync:cdc_jack|q1[0] } IF_clk {cdc_sync:cdc_jrdy|sigb[0] } C5 {cdc_sync:cdc_jack|q1[0] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { cdc_sync:cdc_jrdy|sigb[0] cdc_sync:cdc_jack|q1[0] IF_clk cdc_sync:cdc_jrdy|sigb[0] C5 cdc_sync:cdc_jack|q1[0] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "cdc_sync:cdc_jrdy\|sigb\[0\]" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " clk_lrclk_gen:clrgen\|LRCLK " "Critical Warning: Node  \"clk_lrclk_gen:clrgen\|LRCLK\"" {  } { { "../common/clk_lrclk_gen.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/clk_lrclk_gen.v" 20 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { clk_lrclk_gen:clrgen|LRCLK {cdc_sync:cdc_clr|q1[0] } IF_clk {cdc_sync:cdc_clr|q1[0] } C5 {clk_lrclk_gen:clrgen|LRCLK } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { clk_lrclk_gen:clrgen|LRCLK cdc_sync:cdc_clr|q1[0] IF_clk cdc_sync:cdc_clr|q1[0] C5 clk_lrclk_gen:clrgen|LRCLK } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_lrclk_gen:clrgen\|LRCLK" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " I2S_xmit:J_LRAudio\|xmit_rdy " "Critical Warning: Node  \"I2S_xmit:J_LRAudio\|xmit_rdy\"" {  } { { "../common/I2S_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_xmit.v" 29 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { I2S_xmit:J_LRAudio|xmit_rdy {cdc_sync:cdc_jrdy|q1[0] } IF_clk {cdc_sync:cdc_jrdy|q1[0] } C5 {I2S_xmit:J_LRAudio|xmit_rdy } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { I2S_xmit:J_LRAudio|xmit_rdy cdc_sync:cdc_jrdy|q1[0] IF_clk cdc_sync:cdc_jrdy|q1[0] C5 I2S_xmit:J_LRAudio|xmit_rdy } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2S_xmit:J_LRAudio\|xmit_rdy" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " cdc_mcp:dfs\|b_data_ack " "Critical Warning: Node  \"cdc_mcp:dfs\|b_data_ack\"" {  } { { "../common/cdc_mcp.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/cdc_mcp.v" 10 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { cdc_mcp:dfs|b_data_ack {cdc_mcp:dfs|cdc_sync:ack|q1[0] } IF_clk {cdc_mcp:dfs|cdc_sync:ack|q1[0] } C5 {cdc_mcp:dfs|b_data_ack } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { cdc_mcp:dfs|b_data_ack cdc_mcp:dfs|cdc_sync:ack|q1[0] IF_clk cdc_mcp:dfs|cdc_sync:ack|q1[0] C5 cdc_mcp:dfs|b_data_ack } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "cdc_mcp:dfs\|b_data_ack" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " cdc_mcp:dfs\|a_rdy " "Critical Warning: Node  \"cdc_mcp:dfs\|a_rdy\"" {  } { { "../common/cdc_mcp.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/cdc_mcp.v" 12 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { cdc_mcp:dfs|a_rdy {cdc_mcp:dfs|cdc_sync:rdy|q1[0] } IF_clk {cdc_mcp:dfs|a_rdy } C5 {cdc_mcp:dfs|cdc_sync:rdy|q1[0] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { cdc_mcp:dfs|a_rdy cdc_mcp:dfs|cdc_sync:rdy|q1[0] IF_clk cdc_mcp:dfs|a_rdy C5 cdc_mcp:dfs|cdc_sync:rdy|q1[0] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "cdc_mcp:dfs\|a_rdy" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IF_DFS1 " "Critical Warning: Node  \"IF_DFS1\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 395 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_DFS1 {cdc_mcp:dfs|b_data[1] } IF_clk {IF_DFS1 } C5 {cdc_mcp:dfs|b_data[1] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_DFS1 cdc_mcp:dfs|b_data[1] IF_clk IF_DFS1 C5 cdc_mcp:dfs|b_data[1] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_DFS1" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IF_DFS0 " "Critical Warning: Node  \"IF_DFS0\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 394 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_DFS0 {cdc_mcp:dfs|b_data[0] } IF_clk {IF_DFS0 } C5 {cdc_mcp:dfs|b_data[0] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_DFS0 cdc_mcp:dfs|b_data[0] IF_clk IF_DFS0 C5 cdc_mcp:dfs|b_data[0] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_DFS0" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IF_Left_Data\[15\] " "Critical Warning: Node  \"IF_Left_Data\[15\]\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 997 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_Left_Data[15] {cdc_mcp:lra|b_data[31] } IF_clk {IF_Left_Data[15] } C5 {cdc_mcp:lra|b_data[31] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_Left_Data[15] cdc_mcp:lra|b_data[31] IF_clk IF_Left_Data[15] C5 cdc_mcp:lra|b_data[31] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_Left_Data\[15\]" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " cdc_mcp:iqp\|pulsegen:pls\|p1 " "Critical Warning: Node  \"cdc_mcp:iqp\|pulsegen:pls\|p1\"" {  } { { "../common/pulsegen.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/pulsegen.v" 12 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { cdc_mcp:iqp|pulsegen:pls|p1 {cdc_mcp:lra|cdc_sync:ack|q1[0] } IF_clk {cdc_mcp:lra|cdc_sync:ack|q1[0] } C5 {cdc_mcp:iqp|pulsegen:pls|p1 } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { cdc_mcp:iqp|pulsegen:pls|p1 cdc_mcp:lra|cdc_sync:ack|q1[0] IF_clk cdc_mcp:lra|cdc_sync:ack|q1[0] C5 cdc_mcp:iqp|pulsegen:pls|p1 } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "cdc_mcp:iqp\|pulsegen:pls\|p1" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IF_Right_Data\[15\] " "Critical Warning: Node  \"IF_Right_Data\[15\]\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 997 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_Right_Data[15] {cdc_mcp:lra|b_data[15] } IF_clk {IF_Right_Data[15] } C5 {cdc_mcp:lra|b_data[15] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_Right_Data[15] cdc_mcp:lra|b_data[15] IF_clk IF_Right_Data[15] C5 cdc_mcp:lra|b_data[15] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_Right_Data\[15\]" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IF_Left_Data\[14\] " "Critical Warning: Node  \"IF_Left_Data\[14\]\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 997 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_Left_Data[14] {cdc_mcp:lra|b_data[30] } IF_clk {IF_Left_Data[14] } C5 {cdc_mcp:lra|b_data[30] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_Left_Data[14] cdc_mcp:lra|b_data[30] IF_clk IF_Left_Data[14] C5 cdc_mcp:lra|b_data[30] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_Left_Data\[14\]" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IF_Right_Data\[14\] " "Critical Warning: Node  \"IF_Right_Data\[14\]\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 997 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_Right_Data[14] {cdc_mcp:lra|b_data[14] } IF_clk {IF_Right_Data[14] } C5 {cdc_mcp:lra|b_data[14] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_Right_Data[14] cdc_mcp:lra|b_data[14] IF_clk IF_Right_Data[14] C5 cdc_mcp:lra|b_data[14] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_Right_Data\[14\]" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IF_Left_Data\[13\] " "Critical Warning: Node  \"IF_Left_Data\[13\]\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 997 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_Left_Data[13] {cdc_mcp:lra|b_data[29] } IF_clk {IF_Left_Data[13] } C5 {cdc_mcp:lra|b_data[29] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_Left_Data[13] cdc_mcp:lra|b_data[29] IF_clk IF_Left_Data[13] C5 cdc_mcp:lra|b_data[29] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_Left_Data\[13\]" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " cdc_mcp:lra\|a_rdy " "Critical Warning: Node  \"cdc_mcp:lra\|a_rdy\"" {  } { { "../common/cdc_mcp.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/cdc_mcp.v" 12 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { cdc_mcp:lra|a_rdy {cdc_mcp:lra|cdc_sync:rdy|q1[0] } IF_clk {cdc_mcp:lra|a_rdy } C5 {cdc_mcp:lra|cdc_sync:rdy|q1[0] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { cdc_mcp:lra|a_rdy cdc_mcp:lra|cdc_sync:rdy|q1[0] IF_clk cdc_mcp:lra|a_rdy C5 cdc_mcp:lra|cdc_sync:rdy|q1[0] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "cdc_mcp:lra\|a_rdy" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IF_Right_Data\[13\] " "Critical Warning: Node  \"IF_Right_Data\[13\]\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 997 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_Right_Data[13] {cdc_mcp:lra|b_data[13] } IF_clk {IF_Right_Data[13] } C5 {cdc_mcp:lra|b_data[13] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_Right_Data[13] cdc_mcp:lra|b_data[13] IF_clk IF_Right_Data[13] C5 cdc_mcp:lra|b_data[13] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_Right_Data\[13\]" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IF_Left_Data\[12\] " "Critical Warning: Node  \"IF_Left_Data\[12\]\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 997 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_Left_Data[12] {cdc_mcp:lra|b_data[28] } IF_clk {IF_Left_Data[12] } C5 {cdc_mcp:lra|b_data[28] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_Left_Data[12] cdc_mcp:lra|b_data[28] IF_clk IF_Left_Data[12] C5 cdc_mcp:lra|b_data[28] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_Left_Data\[12\]" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IF_Right_Data\[12\] " "Critical Warning: Node  \"IF_Right_Data\[12\]\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 997 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_Right_Data[12] {cdc_mcp:lra|b_data[12] } IF_clk {IF_Right_Data[12] } C5 {cdc_mcp:lra|b_data[12] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_Right_Data[12] cdc_mcp:lra|b_data[12] IF_clk IF_Right_Data[12] C5 cdc_mcp:lra|b_data[12] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_Right_Data\[12\]" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IF_Left_Data\[11\] " "Critical Warning: Node  \"IF_Left_Data\[11\]\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 997 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_Left_Data[11] {cdc_mcp:lra|b_data[27] } IF_clk {IF_Left_Data[11] } C5 {cdc_mcp:lra|b_data[27] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_Left_Data[11] cdc_mcp:lra|b_data[27] IF_clk IF_Left_Data[11] C5 cdc_mcp:lra|b_data[27] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_Left_Data\[11\]" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IF_Right_Data\[11\] " "Critical Warning: Node  \"IF_Right_Data\[11\]\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 997 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_Right_Data[11] {cdc_mcp:lra|b_data[11] } IF_clk {IF_Right_Data[11] } C5 {cdc_mcp:lra|b_data[11] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_Right_Data[11] cdc_mcp:lra|b_data[11] IF_clk IF_Right_Data[11] C5 cdc_mcp:lra|b_data[11] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_Right_Data\[11\]" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IF_Left_Data\[10\] " "Critical Warning: Node  \"IF_Left_Data\[10\]\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 997 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_Left_Data[10] {cdc_mcp:lra|b_data[26] } IF_clk {IF_Left_Data[10] } C5 {cdc_mcp:lra|b_data[26] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_Left_Data[10] cdc_mcp:lra|b_data[26] IF_clk IF_Left_Data[10] C5 cdc_mcp:lra|b_data[26] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_Left_Data\[10\]" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IF_Right_Data\[10\] " "Critical Warning: Node  \"IF_Right_Data\[10\]\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 997 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_Right_Data[10] {cdc_mcp:lra|b_data[10] } IF_clk {IF_Right_Data[10] } C5 {cdc_mcp:lra|b_data[10] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_Right_Data[10] cdc_mcp:lra|b_data[10] IF_clk IF_Right_Data[10] C5 cdc_mcp:lra|b_data[10] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_Right_Data\[10\]" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IF_Left_Data\[9\] " "Critical Warning: Node  \"IF_Left_Data\[9\]\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 997 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_Left_Data[9] {cdc_mcp:lra|b_data[25] } IF_clk {IF_Left_Data[9] } C5 {cdc_mcp:lra|b_data[25] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_Left_Data[9] cdc_mcp:lra|b_data[25] IF_clk IF_Left_Data[9] C5 cdc_mcp:lra|b_data[25] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_Left_Data\[9\]" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IF_Right_Data\[9\] " "Critical Warning: Node  \"IF_Right_Data\[9\]\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 997 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_Right_Data[9] {cdc_mcp:lra|b_data[9] } IF_clk {IF_Right_Data[9] } C5 {cdc_mcp:lra|b_data[9] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_Right_Data[9] cdc_mcp:lra|b_data[9] IF_clk IF_Right_Data[9] C5 cdc_mcp:lra|b_data[9] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_Right_Data\[9\]" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IF_Left_Data\[8\] " "Critical Warning: Node  \"IF_Left_Data\[8\]\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 997 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_Left_Data[8] {cdc_mcp:lra|b_data[24] } IF_clk {IF_Left_Data[8] } C5 {cdc_mcp:lra|b_data[24] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_Left_Data[8] cdc_mcp:lra|b_data[24] IF_clk IF_Left_Data[8] C5 cdc_mcp:lra|b_data[24] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_Left_Data\[8\]" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IF_Right_Data\[8\] " "Critical Warning: Node  \"IF_Right_Data\[8\]\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 997 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_Right_Data[8] {cdc_mcp:lra|b_data[8] } IF_clk {IF_Right_Data[8] } C5 {cdc_mcp:lra|b_data[8] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_Right_Data[8] cdc_mcp:lra|b_data[8] IF_clk IF_Right_Data[8] C5 cdc_mcp:lra|b_data[8] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_Right_Data\[8\]" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IF_Left_Data\[7\] " "Critical Warning: Node  \"IF_Left_Data\[7\]\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 997 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_Left_Data[7] {cdc_mcp:lra|b_data[23] } IF_clk {IF_Left_Data[7] } C5 {cdc_mcp:lra|b_data[23] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_Left_Data[7] cdc_mcp:lra|b_data[23] IF_clk IF_Left_Data[7] C5 cdc_mcp:lra|b_data[23] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_Left_Data\[7\]" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IF_Right_Data\[7\] " "Critical Warning: Node  \"IF_Right_Data\[7\]\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 997 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_Right_Data[7] {cdc_mcp:lra|b_data[7] } IF_clk {IF_Right_Data[7] } C5 {cdc_mcp:lra|b_data[7] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_Right_Data[7] cdc_mcp:lra|b_data[7] IF_clk IF_Right_Data[7] C5 cdc_mcp:lra|b_data[7] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_Right_Data\[7\]" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IF_Left_Data\[6\] " "Critical Warning: Node  \"IF_Left_Data\[6\]\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 997 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_Left_Data[6] {cdc_mcp:lra|b_data[22] } IF_clk {IF_Left_Data[6] } C5 {cdc_mcp:lra|b_data[22] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_Left_Data[6] cdc_mcp:lra|b_data[22] IF_clk IF_Left_Data[6] C5 cdc_mcp:lra|b_data[22] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_Left_Data\[6\]" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IF_Right_Data\[6\] " "Critical Warning: Node  \"IF_Right_Data\[6\]\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 997 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_Right_Data[6] {cdc_mcp:lra|b_data[6] } IF_clk {IF_Right_Data[6] } C5 {cdc_mcp:lra|b_data[6] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_Right_Data[6] cdc_mcp:lra|b_data[6] IF_clk IF_Right_Data[6] C5 cdc_mcp:lra|b_data[6] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_Right_Data\[6\]" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " IF_Left_Data\[5\] " "Critical Warning: Node  \"IF_Left_Data\[5\]\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 997 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_Left_Data[5] {cdc_mcp:lra|b_data[21] } IF_clk {IF_Left_Data[5] } C5 {cdc_mcp:lra|b_data[21] } } {    } {    } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_Left_Data[5] cdc_mcp:lra|b_data[21] IF_clk IF_Left_Data[5] C5 cdc_mcp:lra|b_data[21] } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_Left_Data\[5\]" } } } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 0 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "" 0 -1}  } {  } 1 0 "(High) %1!s!. Found %2!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "" 0 -1}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only input clock ports 3 " "Warning: (Medium) Rule C104: Clock signal source should drive only input clock ports. Found 3 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " clk_lrclk_gen:clrgen\|BCLK " "Warning: Node  \"clk_lrclk_gen:clrgen\|BCLK\"" {  } { { "../common/clk_lrclk_gen.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/clk_lrclk_gen.v" 17 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { clk_lrclk_gen:clrgen|BCLK {I2S_xmit:J_IQPWM|last_data[0] I2S_xmit:J_IQPWM|last_data[16] I2S_xmit:J_IQPWM|data[0] I2S_xmit:J_IQPWM|last_data[1] I2S_xmit:J_IQPWM|last_data[17] I2S_xmit:J_IQPWM|last_data[2] I2S_xmit:J_IQPWM|data[1] I2S_xmit:J_IQPWM|last_data[18] I2S_xmit:J_IQPWM|last_data[3] I2S_xmit:J_IQPWM|data[2] I2S_rcv:J_MIC|bc0 } } {  } {  } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { clk_lrclk_gen:clrgen|BCLK I2S_xmit:J_IQPWM|last_data[0] I2S_xmit:J_IQPWM|last_data[16] I2S_xmit:J_IQPWM|data[0] I2S_xmit:J_IQPWM|last_data[1] I2S_xmit:J_IQPWM|last_data[17] I2S_xmit:J_IQPWM|last_data[2] I2S_xmit:J_IQPWM|data[1] I2S_xmit:J_IQPWM|last_data[18] I2S_xmit:J_IQPWM|last_data[3] I2S_xmit:J_IQPWM|data[2] I2S_rcv:J_MIC|bc0 } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_lrclk_gen:clrgen\|BCLK" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WDRC_NODES_WARNING" " IF_clk " "Warning: Node  \"IF_clk\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 226 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_clk {clkmult3:cm3|altpll:altpll_component|_clk0 cmult_rst NWire_xmit:CCxmit|id[60] NWire_xmit:CCxmit|id[59] NWire_xmit:CCxmit|id[58] NWire_xmit:CCxmit|id[57] NWire_xmit:CCxmit|id[56] NWire_xmit:CCxmit|id[55] IF_frequency[31] NWire_xmit:CCxmit|id[54] C48_clk~1 } } {  } {  } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_clk clkmult3:cm3|altpll:altpll_component|_clk0 cmult_rst NWire_xmit:CCxmit|id[60] NWire_xmit:CCxmit|id[59] NWire_xmit:CCxmit|id[58] NWire_xmit:CCxmit|id[57] NWire_xmit:CCxmit|id[56] NWire_xmit:CCxmit|id[55] IF_frequency[31] NWire_xmit:CCxmit|id[54] C48_clk~1 } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_clk" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WDRC_NODES_WARNING" " C5 " "Warning: Node  \"C5\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 252 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { C5 {cdc_mcp:iqp|b_data[0] cdc_mcp:iqp|b_data[16] cdc_mcp:iqp|b_data[1] cdc_mcp:iqp|b_data[17] cdc_mcp:iqp|b_data[2] cdc_mcp:iqp|b_data[18] cdc_mcp:iqp|b_data[3] cdc_mcp:iqp|b_data[19] cdc_mcp:iqp|b_data[4] cdc_mcp:iqp|b_data[20] I2S_rcv:J_IQ|bc0 } } {  } {  } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { C5 cdc_mcp:iqp|b_data[0] cdc_mcp:iqp|b_data[16] cdc_mcp:iqp|b_data[1] cdc_mcp:iqp|b_data[17] cdc_mcp:iqp|b_data[2] cdc_mcp:iqp|b_data[18] cdc_mcp:iqp|b_data[3] cdc_mcp:iqp|b_data[19] cdc_mcp:iqp|b_data[4] cdc_mcp:iqp|b_data[20] I2S_rcv:J_IQ|bc0 } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "C5" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "" 0 -1}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 38 " "Info: (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 38 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " IF_clk~clkctrl " "Info: Node  \"IF_clk~clkctrl\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 226 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_clk~clkctrl {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_clk~clkctrl } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_clk~clkctrl" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " IF_rst " "Info: Node  \"IF_rst\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 327 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_rst {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_rst } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_rst" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " clkmult3:cm3\|altpll:altpll_component\|_locked " "Info: Node  \"clkmult3:cm3\|altpll:altpll_component\|_locked\"" {  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 926 3 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { clkmult3:cm3|altpll:altpll_component|_locked {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { clkmult3:cm3|altpll:altpll_component|_locked } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkmult3:cm3\|altpll:altpll_component\|_locked" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ~GND " "Info: Node  \"~GND\"" {  } { { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { ~GND {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { ~GND } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "~GND" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " comb~1 " "Info: Node  \"comb~1\"" {  } { { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { comb~1 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { comb~1 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "comb~1" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|valid_wreq " "Info: Node  \"Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|valid_wreq\"" {  } { { "db/a_dpfifo_2l31.tdf" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/db/a_dpfifo_2l31.tdf" 71 2 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|valid_wreq {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|valid_wreq } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|valid_wreq" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " IF_SYNC_state~11 " "Info: Node  \"IF_SYNC_state~11\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 681 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_SYNC_state~11 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_SYNC_state~11 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_SYNC_state~11" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " IF_SYNC_state~13 " "Info: Node  \"IF_SYNC_state~13\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 681 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_SYNC_state~13 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_SYNC_state~13 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_SYNC_state~13" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|valid_rreq " "Info: Node  \"Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|valid_rreq\"" {  } { { "db/a_dpfifo_2l31.tdf" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/db/a_dpfifo_2l31.tdf" 70 2 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|valid_rreq {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|valid_rreq } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|valid_rreq" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " IF_conf\[1\] " "Info: Node  \"IF_conf\[1\]\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 895 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_conf[1] {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_conf[1] } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_conf\[1\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Tx_fifo_ctrl:TXFC\|AD_state.AD_SEND_MJ1~1 " "Info: Node  \"Tx_fifo_ctrl:TXFC\|AD_state.AD_SEND_MJ1~1\"" {  } { { "Tx_fifo_ctrl.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Tx_fifo_ctrl.v" 66 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ1~1 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ1~1 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Tx_fifo_ctrl:TXFC\|AD_state.AD_SEND_MJ1~1" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Tx_fifo_ctrl:TXFC\|AD_state.AD_SEND_MJ3~1 " "Info: Node  \"Tx_fifo_ctrl:TXFC\|AD_state.AD_SEND_MJ3~1\"" {  } { { "Tx_fifo_ctrl.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Tx_fifo_ctrl.v" 66 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ3~1 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ3~1 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Tx_fifo_ctrl:TXFC\|AD_state.AD_SEND_MJ3~1" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Tx_fifo_ctrl:TXFC\|AD_state.AD_SEND_MJ2~1 " "Info: Node  \"Tx_fifo_ctrl:TXFC\|AD_state.AD_SEND_MJ2~1\"" {  } { { "Tx_fifo_ctrl.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Tx_fifo_ctrl.v" 66 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ2~1 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ2~1 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Tx_fifo_ctrl:TXFC\|AD_state.AD_SEND_MJ2~1" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " async_usb:usb1\|SLEN " "Info: Node  \"async_usb:usb1\|SLEN\"" {  } { { "async_usb.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/async_usb.v" 74 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { async_usb:usb1|SLEN {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { async_usb:usb1|SLEN } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "async_usb:usb1\|SLEN" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl " "Info: Node  \"clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " NWire_rcv:M_IQ\|rcv_flag " "Info: Node  \"NWire_rcv:M_IQ\|rcv_flag\"" {  } { { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 85 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { NWire_rcv:M_IQ|rcv_flag {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { NWire_rcv:M_IQ|rcv_flag } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWire_rcv:M_IQ\|rcv_flag" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " C5~clkctrl " "Info: Node  \"C5~clkctrl\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 252 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { C5~clkctrl {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { C5~clkctrl } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "C5~clkctrl" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " C12_cgen_rst " "Info: Node  \"C12_cgen_rst\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 392 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { C12_cgen_rst {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { C12_cgen_rst } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "C12_cgen_rst" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " clk_lrclk_gen:clrgen\|BCLK~clkctrl " "Info: Node  \"clk_lrclk_gen:clrgen\|BCLK~clkctrl\"" {  } { { "../common/clk_lrclk_gen.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/clk_lrclk_gen.v" 17 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { clk_lrclk_gen:clrgen|BCLK~clkctrl {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { clk_lrclk_gen:clrgen|BCLK~clkctrl } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_lrclk_gen:clrgen\|BCLK~clkctrl" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " C12_rst " "Info: Node  \"C12_rst\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 371 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { C12_rst {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { C12_rst } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "C12_rst" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " I2S_xmit:J_LRAudio\|TLV_state.TLV_IDLE~1 " "Info: Node  \"I2S_xmit:J_LRAudio\|TLV_state.TLV_IDLE~1\"" {  } { { "../common/I2S_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_xmit.v" 35 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { I2S_xmit:J_LRAudio|TLV_state.TLV_IDLE~1 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { I2S_xmit:J_LRAudio|TLV_state.TLV_IDLE~1 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2S_xmit:J_LRAudio\|TLV_state.TLV_IDLE~1" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " NWire_xmit:M_LRAudio\|NW_state.NW_WAIT~1 " "Info: Node  \"NWire_xmit:M_LRAudio\|NW_state.NW_WAIT~1\"" {  } { { "../common/NWire_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_xmit.v" 88 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { NWire_xmit:M_LRAudio|NW_state.NW_WAIT~1 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { NWire_xmit:M_LRAudio|NW_state.NW_WAIT~1 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWire_xmit:M_LRAudio\|NW_state.NW_WAIT~1" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " NWire_xmit:P_IQPWM\|NW_state.NW_WAIT~1 " "Info: Node  \"NWire_xmit:P_IQPWM\|NW_state.NW_WAIT~1\"" {  } { { "../common/NWire_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_xmit.v" 88 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { NWire_xmit:P_IQPWM|NW_state.NW_WAIT~1 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { NWire_xmit:P_IQPWM|NW_state.NW_WAIT~1 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWire_xmit:P_IQPWM\|NW_state.NW_WAIT~1" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " NWire_rcv:M_IQ\|rdata~97 " "Info: Node  \"NWire_rcv:M_IQ\|rdata~97\"" {  } { { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 77 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { NWire_rcv:M_IQ|rdata~97 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { NWire_rcv:M_IQ|rdata~97 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWire_rcv:M_IQ\|rdata~97" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " NWire_rcv:P_MIC\|DB_LEN~113 " "Info: Node  \"NWire_rcv:P_MIC\|DB_LEN~113\"" {  } { { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 84 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { NWire_rcv:P_MIC|DB_LEN~113 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { NWire_rcv:P_MIC|DB_LEN~113 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWire_rcv:P_MIC\|DB_LEN~113" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " NWire_rcv:M_IQ\|DB_LEN~113 " "Info: Node  \"NWire_rcv:M_IQ\|DB_LEN~113\"" {  } { { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 84 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { NWire_rcv:M_IQ|DB_LEN~113 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { NWire_rcv:M_IQ|DB_LEN~113 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWire_rcv:M_IQ\|DB_LEN~113" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " NWire_rcv:SPD\|DB_LEN~97 " "Info: Node  \"NWire_rcv:SPD\|DB_LEN~97\"" {  } { { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 84 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { NWire_rcv:SPD|DB_LEN~97 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { NWire_rcv:SPD|DB_LEN~97 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWire_rcv:SPD\|DB_LEN~97" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " NWire_rcv:p_ser\|DB_LEN~145 " "Info: Node  \"NWire_rcv:p_ser\|DB_LEN~145\"" {  } { { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 84 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { NWire_rcv:p_ser|DB_LEN~145 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { NWire_rcv:p_ser|DB_LEN~145 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWire_rcv:p_ser\|DB_LEN~145" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " NWire_rcv:m_ser\|DB_LEN~145 " "Info: Node  \"NWire_rcv:m_ser\|DB_LEN~145\"" {  } { { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 84 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { NWire_rcv:m_ser|DB_LEN~145 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { NWire_rcv:m_ser|DB_LEN~145 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWire_rcv:m_ser\|DB_LEN~145" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " cdc_mcp:lra\|b_data~65 " "Info: Node  \"cdc_mcp:lra\|b_data~65\"" {  } { { "../common/cdc_mcp.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/cdc_mcp.v" 9 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { cdc_mcp:lra|b_data~65 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { cdc_mcp:lra|b_data~65 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "cdc_mcp:lra\|b_data~65" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 0 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "" 0 -1}  } {  } 0 0 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0 -1}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "Info: (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " IF_clk~clkctrl " "Info: Node  \"IF_clk~clkctrl\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 226 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_clk~clkctrl {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_clk~clkctrl } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_clk~clkctrl" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl " "Info: Node  \"clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " IF_rst " "Info: Node  \"IF_rst\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 327 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_rst {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_rst } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_rst" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " clkmult3:cm3\|altpll:altpll_component\|_locked " "Info: Node  \"clkmult3:cm3\|altpll:altpll_component\|_locked\"" {  } { { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 926 3 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { clkmult3:cm3|altpll:altpll_component|_locked {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { clkmult3:cm3|altpll:altpll_component|_locked } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkmult3:cm3\|altpll:altpll_component\|_locked" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " C12_rst " "Info: Node  \"C12_rst\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 371 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { C12_rst {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { C12_rst } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "C12_rst" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " C5~clkctrl " "Info: Node  \"C5~clkctrl\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 252 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { C5~clkctrl {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { C5~clkctrl } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "C5~clkctrl" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " clk_lrclk_gen:clrgen\|BCLK~clkctrl " "Info: Node  \"clk_lrclk_gen:clrgen\|BCLK~clkctrl\"" {  } { { "../common/clk_lrclk_gen.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/clk_lrclk_gen.v" 17 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { clk_lrclk_gen:clrgen|BCLK~clkctrl {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { clk_lrclk_gen:clrgen|BCLK~clkctrl } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_lrclk_gen:clrgen\|BCLK~clkctrl" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ~GND " "Info: Node  \"~GND\"" {  } { { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { ~GND {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { ~GND } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "~GND" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " NWire_rcv:p_ser\|DB_LEN~145 " "Info: Node  \"NWire_rcv:p_ser\|DB_LEN~145\"" {  } { { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 84 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { NWire_rcv:p_ser|DB_LEN~145 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { NWire_rcv:p_ser|DB_LEN~145 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWire_rcv:p_ser\|DB_LEN~145" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " NWire_rcv:m_ser\|DB_LEN~145 " "Info: Node  \"NWire_rcv:m_ser\|DB_LEN~145\"" {  } { { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 84 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { NWire_rcv:m_ser|DB_LEN~145 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { NWire_rcv:m_ser|DB_LEN~145 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWire_rcv:m_ser\|DB_LEN~145" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " NWire_xmit:CCxmit\|NW_state.NW_WAIT~1 " "Info: Node  \"NWire_xmit:CCxmit\|NW_state.NW_WAIT~1\"" {  } { { "../common/NWire_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_xmit.v" 88 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { NWire_xmit:CCxmit|NW_state.NW_WAIT~1 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { NWire_xmit:CCxmit|NW_state.NW_WAIT~1 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWire_xmit:CCxmit\|NW_state.NW_WAIT~1" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " cdc_mcp:lra\|b_data~65 " "Info: Node  \"cdc_mcp:lra\|b_data~65\"" {  } { { "../common/cdc_mcp.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/cdc_mcp.v" 9 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { cdc_mcp:lra|b_data~65 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { cdc_mcp:lra|b_data~65 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "cdc_mcp:lra\|b_data~65" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " NWire_xmit:CCxmit\|id~124 " "Info: Node  \"NWire_xmit:CCxmit\|id~124\"" {  } { { "../common/NWire_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_xmit.v" 98 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { NWire_xmit:CCxmit|id~124 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { NWire_xmit:CCxmit|id~124 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWire_xmit:CCxmit\|id~124" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " NWire_rcv:P_MIC\|DB_LEN~113 " "Info: Node  \"NWire_rcv:P_MIC\|DB_LEN~113\"" {  } { { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 84 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { NWire_rcv:P_MIC|DB_LEN~113 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { NWire_rcv:P_MIC|DB_LEN~113 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWire_rcv:P_MIC\|DB_LEN~113" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " NWire_rcv:M_IQ\|DB_LEN~113 " "Info: Node  \"NWire_rcv:M_IQ\|DB_LEN~113\"" {  } { { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 84 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { NWire_rcv:M_IQ|DB_LEN~113 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { NWire_rcv:M_IQ|DB_LEN~113 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWire_rcv:M_IQ\|DB_LEN~113" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|valid_wreq " "Info: Node  \"Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|valid_wreq\"" {  } { { "db/a_dpfifo_2l31.tdf" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/db/a_dpfifo_2l31.tdf" 71 2 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|valid_wreq {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|valid_wreq } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Tx_fifo:TXF\|scfifo:scfifo_component\|scfifo_ft31:auto_generated\|a_dpfifo_2l31:dpfifo\|valid_wreq" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " comb~1 " "Info: Node  \"comb~1\"" {  } { { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { comb~1 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { comb~1 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "comb~1" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " NWire_rcv:M_IQ\|rcv_flag " "Info: Node  \"NWire_rcv:M_IQ\|rcv_flag\"" {  } { { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 85 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { NWire_rcv:M_IQ|rcv_flag {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { NWire_rcv:M_IQ|rcv_flag } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWire_rcv:M_IQ\|rcv_flag" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " NWire_rcv:SPD\|DB_LEN~97 " "Info: Node  \"NWire_rcv:SPD\|DB_LEN~97\"" {  } { { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 84 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { NWire_rcv:SPD|DB_LEN~97 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { NWire_rcv:SPD|DB_LEN~97 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWire_rcv:SPD\|DB_LEN~97" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " NWire_rcv:M_IQ\|rdata~97 " "Info: Node  \"NWire_rcv:M_IQ\|rdata~97\"" {  } { { "../common/NWire_rcv.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_rcv.v" 77 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { NWire_rcv:M_IQ|rdata~97 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { NWire_rcv:M_IQ|rdata~97 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWire_rcv:M_IQ\|rdata~97" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " NWire_xmit:M_LRAudio\|NW_state.NW_WAIT~1 " "Info: Node  \"NWire_xmit:M_LRAudio\|NW_state.NW_WAIT~1\"" {  } { { "../common/NWire_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_xmit.v" 88 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { NWire_xmit:M_LRAudio|NW_state.NW_WAIT~1 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { NWire_xmit:M_LRAudio|NW_state.NW_WAIT~1 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWire_xmit:M_LRAudio\|NW_state.NW_WAIT~1" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " SPI_SCK~clkctrl " "Info: Node  \"SPI_SCK~clkctrl\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 274 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { SPI_SCK~clkctrl {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { SPI_SCK~clkctrl } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPI_SCK~clkctrl" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " NWire_xmit:P_IQPWM\|NW_state.NW_WAIT~1 " "Info: Node  \"NWire_xmit:P_IQPWM\|NW_state.NW_WAIT~1\"" {  } { { "../common/NWire_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/NWire_xmit.v" 88 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { NWire_xmit:P_IQPWM|NW_state.NW_WAIT~1 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { NWire_xmit:P_IQPWM|NW_state.NW_WAIT~1 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWire_xmit:P_IQPWM\|NW_state.NW_WAIT~1" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " IF_SYNC_state~11 " "Info: Node  \"IF_SYNC_state~11\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 681 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_SYNC_state~11 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_SYNC_state~11 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_SYNC_state~11" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Tx_fifo_ctrl:TXFC\|AD_state.AD_SEND_MJ1~1 " "Info: Node  \"Tx_fifo_ctrl:TXFC\|AD_state.AD_SEND_MJ1~1\"" {  } { { "Tx_fifo_ctrl.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Tx_fifo_ctrl.v" 66 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ1~1 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ1~1 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Tx_fifo_ctrl:TXFC\|AD_state.AD_SEND_MJ1~1" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " IF_SYNC_state~13 " "Info: Node  \"IF_SYNC_state~13\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 681 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_SYNC_state~13 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_SYNC_state~13 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_SYNC_state~13" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " I2S_xmit:J_LRAudio\|TLV_state.TLV_IDLE~1 " "Info: Node  \"I2S_xmit:J_LRAudio\|TLV_state.TLV_IDLE~1\"" {  } { { "../common/I2S_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_xmit.v" 35 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { I2S_xmit:J_LRAudio|TLV_state.TLV_IDLE~1 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { I2S_xmit:J_LRAudio|TLV_state.TLV_IDLE~1 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2S_xmit:J_LRAudio\|TLV_state.TLV_IDLE~1" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " IF_conf\[1\] " "Info: Node  \"IF_conf\[1\]\"" {  } { { "Ozy_Janus.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Ozy_Janus.v" 895 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { IF_conf[1] {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { IF_conf[1] } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IF_conf\[1\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " Tx_fifo_ctrl:TXFC\|AD_state.AD_SEND_MJ2~1 " "Info: Node  \"Tx_fifo_ctrl:TXFC\|AD_state.AD_SEND_MJ2~1\"" {  } { { "Tx_fifo_ctrl.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/OzyJanus/Tx_fifo_ctrl.v" 66 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ2~1 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { Tx_fifo_ctrl:TXFC|AD_state.AD_SEND_MJ2~1 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Tx_fifo_ctrl:TXFC\|AD_state.AD_SEND_MJ2~1" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " I2S_xmit:J_IQPWM\|TLV_state.TLV_IDLE~1 " "Info: Node  \"I2S_xmit:J_IQPWM\|TLV_state.TLV_IDLE~1\"" {  } { { "../common/I2S_xmit.v" "" { Text "C:/Documents and Settings/Kirk/Desktop/openhpsdr/HPSDR Verilog/common/I2S_xmit.v" 35 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { I2S_xmit:J_IQPWM|TLV_state.TLV_IDLE~1 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { I2S_xmit:J_IQPWM|TLV_state.TLV_IDLE~1 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2S_xmit:J_IQPWM\|TLV_state.TLV_IDLE~1" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 0 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "" 0 -1}  } {  } 0 0 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0 -1}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "88 76 " "Info: Design Assistant information: finished post-fitting analysis of current design -- generated 88 information messages and 76 warning messages" {  } {  } 2 0 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 35 s Quartus II " "Info: Quartus II Design Assistant was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "145 " "Info: Peak virtual memory: 145 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 02 07:53:44 2009 " "Info: Processing ended: Sun Aug 02 07:53:44 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
