static void F_1 ( void * V_1 , T_1 V_2 )\r\n{\r\nstruct V_3 * V_3 = V_1 ;\r\nT_1 V_4 = V_5 ;\r\nif ( ! V_3 -> V_6 )\r\nV_4 |= V_7 ;\r\nif ( V_2 & V_8 )\r\nV_4 |= V_9 ;\r\nif ( V_2 & V_10 )\r\nV_4 |= V_11 ;\r\nif ( V_2 & V_12 )\r\nV_4 |= V_13 ;\r\nF_2 ( & V_3 -> V_14 ) ;\r\nF_3 ( V_4 , V_3 -> V_15 ) ;\r\nF_4 ( & V_3 -> V_14 ) ;\r\n}\r\nstatic inline void F_5 ( struct V_3 * V_3 )\r\n{\r\nF_2 ( & V_3 -> V_14 ) ;\r\nF_6 ( 0x00 , V_3 -> V_15 ) ;\r\nF_4 ( & V_3 -> V_14 ) ;\r\n}\r\nstatic inline void F_7 ( struct V_3 * V_3 )\r\n{\r\nF_2 ( & V_3 -> V_14 ) ;\r\nF_6 ( 0x08 , V_3 -> V_15 ) ;\r\nF_4 ( & V_3 -> V_14 ) ;\r\n}\r\nstatic inline int F_8 ( struct V_3 * V_3 )\r\n{\r\nint V_16 ;\r\nint V_17 ;\r\nF_2 ( & V_3 -> V_14 ) ;\r\nV_16 = V_3 -> V_6 ? 0x00 : 0x08 ;\r\nF_6 ( V_16 , V_3 -> V_15 ) ;\r\nF_6 ( V_16 | 0x10 , V_3 -> V_15 ) ;\r\nF_9 ( 143 ) ;\r\nV_17 = ( int ) F_10 ( V_3 -> V_15 + 1 ) ;\r\nF_6 ( V_16 , V_3 -> V_15 ) ;\r\nF_4 ( & V_3 -> V_14 ) ;\r\nreturn ( V_17 & 2 ) ? 0 : 0xFFFF ;\r\n}\r\nstatic int F_11 ( struct V_18 * V_18 , void * V_19 ,\r\nstruct V_20 * V_21 )\r\n{\r\nF_12 ( V_21 -> V_22 , L_1 , sizeof( V_21 -> V_22 ) ) ;\r\nF_12 ( V_21 -> V_23 , L_2 , sizeof( V_21 -> V_23 ) ) ;\r\nF_12 ( V_21 -> V_24 , L_3 , sizeof( V_21 -> V_24 ) ) ;\r\nV_21 -> V_25 = V_26 | V_27 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_13 ( struct V_18 * V_18 , void * V_19 ,\r\nstruct V_28 * V_21 )\r\n{\r\nstruct V_3 * V_3 = F_14 ( V_18 ) ;\r\nif ( V_21 -> V_29 > 0 )\r\nreturn - V_30 ;\r\nF_12 ( V_21 -> V_31 , L_4 , sizeof( V_21 -> V_31 ) ) ;\r\nV_21 -> type = V_32 ;\r\nV_21 -> V_33 = V_34 ;\r\nV_21 -> V_35 = V_36 ;\r\nV_21 -> V_37 = V_38 | V_39 ;\r\nV_21 -> V_40 = V_41 | V_42 ;\r\nV_21 -> V_43 = V_44 ;\r\nV_21 -> signal = F_8 ( V_3 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_15 ( struct V_18 * V_18 , void * V_19 ,\r\nstruct V_28 * V_21 )\r\n{\r\nreturn V_21 -> V_29 ? - V_30 : 0 ;\r\n}\r\nstatic int F_16 ( struct V_18 * V_18 , void * V_19 ,\r\nstruct V_45 * V_46 )\r\n{\r\nstruct V_3 * V_3 = F_14 ( V_18 ) ;\r\nif ( V_46 -> V_47 != 0 || V_46 -> type != V_32 )\r\nreturn - V_30 ;\r\nif ( V_46 -> V_48 < V_34 ||\r\nV_46 -> V_48 > V_36 )\r\nreturn - V_30 ;\r\nF_17 ( ( V_46 -> V_48 / 800 ) * 800 , V_3 , F_1 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_18 ( struct V_18 * V_18 , void * V_19 ,\r\nstruct V_45 * V_46 )\r\n{\r\nstruct V_3 * V_3 = F_14 ( V_18 ) ;\r\nif ( V_46 -> V_47 != 0 )\r\nreturn - V_30 ;\r\nV_46 -> type = V_32 ;\r\nV_46 -> V_48 = V_3 -> V_49 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_19 ( struct V_18 * V_18 , void * V_19 ,\r\nstruct V_50 * V_51 )\r\n{\r\nswitch ( V_51 -> V_52 ) {\r\ncase V_53 :\r\nreturn F_20 ( V_51 , 0 , 1 , 1 , 1 ) ;\r\n}\r\nreturn - V_30 ;\r\n}\r\nstatic int F_21 ( struct V_18 * V_18 , void * V_19 ,\r\nstruct V_54 * V_55 )\r\n{\r\nstruct V_3 * V_3 = F_14 ( V_18 ) ;\r\nswitch ( V_55 -> V_52 ) {\r\ncase V_53 :\r\nV_55 -> V_56 = V_3 -> V_6 ;\r\nreturn 0 ;\r\n}\r\nreturn - V_30 ;\r\n}\r\nstatic int F_22 ( struct V_18 * V_18 , void * V_19 ,\r\nstruct V_54 * V_55 )\r\n{\r\nstruct V_3 * V_3 = F_14 ( V_18 ) ;\r\nswitch ( V_55 -> V_52 ) {\r\ncase V_53 :\r\nif ( V_55 -> V_56 )\r\nF_5 ( V_3 ) ;\r\nelse\r\nF_7 ( V_3 ) ;\r\nV_3 -> V_6 = V_55 -> V_56 ;\r\nreturn 0 ;\r\n}\r\nreturn - V_30 ;\r\n}\r\nstatic int F_23 ( struct V_18 * V_57 , void * V_19 , unsigned int * V_58 )\r\n{\r\n* V_58 = 0 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_24 ( struct V_18 * V_57 , void * V_19 , unsigned int V_58 )\r\n{\r\nreturn V_58 ? - V_30 : 0 ;\r\n}\r\nstatic int F_25 ( struct V_18 * V_18 , void * V_19 ,\r\nstruct V_59 * V_60 )\r\n{\r\nV_60 -> V_29 = 0 ;\r\nF_12 ( V_60 -> V_31 , L_5 , sizeof( V_60 -> V_31 ) ) ;\r\nV_60 -> V_40 = V_61 ;\r\nreturn 0 ;\r\n}\r\nstatic int F_26 ( struct V_18 * V_18 , void * V_19 ,\r\nconst struct V_59 * V_60 )\r\n{\r\nreturn V_60 -> V_29 ? - V_30 : 0 ;\r\n}\r\nstatic int T_2 F_27 ( void )\r\n{\r\nint V_58 = 0 ;\r\nwhile ( V_62 [ V_58 ] . V_63 != 0 && V_64 == NULL ) {\r\nV_64 = F_28 ( NULL , V_62 [ V_58 ] . V_65 ,\r\nV_62 [ V_58 ] . V_66 , NULL ) ;\r\nV_58 ++ ;\r\n}\r\nif ( ! V_64 )\r\nreturn - V_67 ;\r\nif ( F_29 ( V_64 ) < 0 )\r\nreturn - V_68 ;\r\nif ( F_30 ( V_64 ) < 0 ) {\r\nF_31 ( V_69 L_6 ) ;\r\nF_32 ( V_64 ) ;\r\nreturn - V_70 ;\r\n}\r\nif ( ! F_33 ( V_64 , 0 ) ) {\r\nF_32 ( V_64 ) ;\r\nreturn - V_67 ;\r\n}\r\nV_58 = F_34 ( V_64 , 0 ) ;\r\nF_31 ( V_71 L_7 , V_58 ) ;\r\nreturn V_58 ;\r\n}\r\nstatic int T_2 F_35 ( void )\r\n{\r\nstruct V_3 * V_3 = & V_72 ;\r\nstruct V_73 * V_74 = & V_3 -> V_74 ;\r\nint V_17 , V_58 ;\r\nint V_75 [] = { 0 , 0x284 , 0x384 } ;\r\nif ( V_15 < 0 ) {\r\nfor ( V_58 = 0 ; V_58 < F_36 ( V_75 ) ; V_58 ++ ) {\r\nV_15 = V_75 [ V_58 ] ;\r\nif ( V_15 == 0 ) {\r\nV_15 = F_27 () ;\r\nif ( V_15 < 0 )\r\ncontinue;\r\nV_76 = 1 ;\r\n}\r\nif ( ! F_37 ( V_15 , 2 , L_1 ) ) {\r\nif ( V_76 )\r\nF_32 ( V_64 ) ;\r\nV_15 = - 1 ;\r\ncontinue;\r\n}\r\nif ( V_76 ||\r\n( ( F_10 ( V_15 ) & 0xf9 ) == 0xf9 && ( F_10 ( V_15 ) & 0x4 ) == 0 ) )\r\nbreak;\r\nF_38 ( V_15 , 2 ) ;\r\nV_15 = - 1 ;\r\n}\r\n} else {\r\nif ( ! F_37 ( V_15 , 2 , L_1 ) ) {\r\nF_31 ( V_69 L_8 , V_15 ) ;\r\nreturn - V_77 ;\r\n}\r\nif ( F_10 ( V_15 ) == 0xff ) {\r\nF_31 ( V_69 L_9 , V_15 ) ;\r\nF_38 ( V_15 , 2 ) ;\r\nreturn - V_67 ;\r\n}\r\n}\r\nif ( V_15 < 0 ) {\r\nF_31 ( V_69 L_10 ) ;\r\nreturn - V_67 ;\r\n}\r\nF_12 ( V_74 -> V_31 , L_11 , sizeof( V_74 -> V_31 ) ) ;\r\nV_3 -> V_15 = V_15 ;\r\nV_17 = F_39 ( NULL , V_74 ) ;\r\nif ( V_17 < 0 ) {\r\nF_38 ( V_3 -> V_15 , 2 ) ;\r\nif ( V_76 )\r\nF_32 ( V_64 ) ;\r\nF_40 ( V_74 , L_12 ) ;\r\nreturn V_17 ;\r\n}\r\nF_12 ( V_3 -> V_78 . V_31 , V_74 -> V_31 , sizeof( V_3 -> V_78 . V_31 ) ) ;\r\nV_3 -> V_78 . V_74 = V_74 ;\r\nV_3 -> V_78 . V_79 = & V_80 ;\r\nV_3 -> V_78 . V_81 = & V_82 ;\r\nV_3 -> V_78 . V_83 = V_84 ;\r\nF_41 ( & V_3 -> V_78 , V_3 ) ;\r\nF_42 ( & V_3 -> V_14 ) ;\r\nF_5 ( V_3 ) ;\r\nif ( F_43 ( & V_3 -> V_78 , V_85 , V_86 ) < 0 ) {\r\nF_44 ( V_74 ) ;\r\nF_38 ( V_3 -> V_15 , 2 ) ;\r\nif ( V_76 )\r\nF_32 ( V_64 ) ;\r\nreturn - V_30 ;\r\n}\r\nF_45 ( V_74 , L_13 , V_3 -> V_15 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void T_3 F_46 ( void )\r\n{\r\nstruct V_3 * V_3 = & V_72 ;\r\nF_47 ( & V_3 -> V_78 ) ;\r\nF_44 ( & V_3 -> V_74 ) ;\r\nF_38 ( V_3 -> V_15 , 2 ) ;\r\nif ( V_64 && V_76 )\r\nF_32 ( V_64 ) ;\r\n}
