###############################################################
#  Generated by:      Cadence Innovus 18.10-p002_1
#  OS:                Linux x86_64(Host ID ensc-esil-03)
#  Generated on:      Sat Apr 17 14:40:53 2021
#  Design:            core_adapter
#  Command:           report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/04-place.setup.rpt
###############################################################
Path 1: VIOLATED Setup Check with Pin my_fpu_double/i_fpu_mul/product_6_reg[48]/
CK 
Endpoint:   my_fpu_double/i_fpu_mul/product_6_reg[48]/D (v) checked with  
leading edge of 'CLK'
Beginpoint: resetn                                      (^) triggered by  
leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: core_adapter_av
Other End Arrival Time          0.000
- Setup                         0.287
+ Phase Shift                  16.000
= Required Time                15.713
- Arrival Time                 55.094
= Slack Time                  -39.381
     Clock Rise Edge                      0.000
     + Input Delay                        0.800
     = Beginpoint Arrival Time            0.800
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew  |              Net              |    Arc     |   Load   |  Delay | Arrival | 
     |                                           |              |           |        |                               | Annotation |          |        |  Time   | 
     |-------------------------------------------+--------------+-----------+--------+-------------------------------+------------+----------+--------+---------| 
     |                                           | resetn ^     |           |  0.002 | resetn                        |       SPEF |  104.024 |        |   0.800 | 
     | my_fpu_double/FE_DBTC0_resetn             |              | INV_X1    |  0.035 | resetn                        |       SPEF |  104.024 |  0.026 |   0.826 | 
     | my_fpu_double/FE_DBTC0_resetn             | A ^ -> ZN v  | INV_X1    |  0.084 | my_fpu_double/FE_DBTN0_resetn |            |   38.210 |  0.117 |   0.943 | 
     | my_fpu_double/i_fpu_mul/U3515             |              | NOR2_X1   |  0.084 | my_fpu_double/FE_DBTN0_resetn |       SPEF |   38.210 |  0.002 |   0.945 | 
     | my_fpu_double/i_fpu_mul/U3515             | A2 v -> ZN ^ | NOR2_X1   | 42.660 | my_fpu_double/i_fpu_mul/n62   |            | 3061.965 | 47.234 |  48.179 | 
     | my_fpu_double/i_fpu_mul/U3512             |              | NOR2_X1   |  0.000 | my_fpu_double/i_fpu_mul/n62   |       SPEF | 3061.965 |  0.000 |  48.179 | 
     | my_fpu_double/i_fpu_mul/U3512             | A2 ^ -> ZN v | NOR2_X1   |  4.098 | my_fpu_double/i_fpu_mul/n292  |            | 2309.141 |  4.731 |  52.910 | 
     | my_fpu_double/i_fpu_mul/U201              |              | NAND2_X1  |  0.000 | my_fpu_double/i_fpu_mul/n292  |       SPEF | 2309.141 |  0.000 |  52.910 | 
     | my_fpu_double/i_fpu_mul/U201              | A2 v -> ZN ^ | NAND2_X1  |  1.701 | my_fpu_double/i_fpu_mul/n59   |            |  205.729 |  1.763 |  54.673 | 
     | my_fpu_double/i_fpu_mul/U152              |              | OAI222_X1 |  1.701 | my_fpu_double/i_fpu_mul/n59   |       SPEF |  205.729 |  0.035 |  54.708 | 
     | my_fpu_double/i_fpu_mul/U152              | B1 ^ -> ZN v | OAI222_X1 |  0.300 | my_fpu_double/i_fpu_mul/n2356 |            |    1.547 |  0.386 |  55.094 | 
     | my_fpu_double/i_fpu_mul/product_6_reg[48] |              | DFF_X1    |  0.300 | my_fpu_double/i_fpu_mul/n2356 |       SPEF |    1.547 |  0.000 |  55.094 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin my_fpu_double/i_fpu_mul/product_6_reg[42]/
CK 
Endpoint:   my_fpu_double/i_fpu_mul/product_6_reg[42]/D (v) checked with  
leading edge of 'CLK'
Beginpoint: resetn                                      (^) triggered by  
leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: core_adapter_av
Other End Arrival Time          0.000
- Setup                         0.286
+ Phase Shift                  16.000
= Required Time                15.714
- Arrival Time                 55.092
= Slack Time                  -39.378
     Clock Rise Edge                      0.000
     + Input Delay                        0.800
     = Beginpoint Arrival Time            0.800
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew  |              Net              |    Arc     |   Load   |  Delay | Arrival | 
     |                                           |              |           |        |                               | Annotation |          |        |  Time   | 
     |-------------------------------------------+--------------+-----------+--------+-------------------------------+------------+----------+--------+---------| 
     |                                           | resetn ^     |           |  0.002 | resetn                        |       SPEF |  104.024 |        |   0.800 | 
     | my_fpu_double/FE_DBTC0_resetn             |              | INV_X1    |  0.035 | resetn                        |       SPEF |  104.024 |  0.026 |   0.826 | 
     | my_fpu_double/FE_DBTC0_resetn             | A ^ -> ZN v  | INV_X1    |  0.084 | my_fpu_double/FE_DBTN0_resetn |            |   38.210 |  0.117 |   0.943 | 
     | my_fpu_double/i_fpu_mul/U3515             |              | NOR2_X1   |  0.084 | my_fpu_double/FE_DBTN0_resetn |       SPEF |   38.210 |  0.002 |   0.945 | 
     | my_fpu_double/i_fpu_mul/U3515             | A2 v -> ZN ^ | NOR2_X1   | 42.660 | my_fpu_double/i_fpu_mul/n62   |            | 3061.965 | 47.234 |  48.179 | 
     | my_fpu_double/i_fpu_mul/U3512             |              | NOR2_X1   |  0.000 | my_fpu_double/i_fpu_mul/n62   |       SPEF | 3061.965 |  0.000 |  48.179 | 
     | my_fpu_double/i_fpu_mul/U3512             | A2 ^ -> ZN v | NOR2_X1   |  4.098 | my_fpu_double/i_fpu_mul/n292  |            | 2309.141 |  4.731 |  52.910 | 
     | my_fpu_double/i_fpu_mul/U201              |              | NAND2_X1  |  0.000 | my_fpu_double/i_fpu_mul/n292  |       SPEF | 2309.141 |  0.000 |  52.910 | 
     | my_fpu_double/i_fpu_mul/U201              | A2 v -> ZN ^ | NAND2_X1  |  1.701 | my_fpu_double/i_fpu_mul/n59   |            |  205.729 |  1.763 |  54.673 | 
     | my_fpu_double/i_fpu_mul/U158              |              | OAI222_X1 |  1.701 | my_fpu_double/i_fpu_mul/n59   |       SPEF |  205.729 |  0.035 |  54.708 | 
     | my_fpu_double/i_fpu_mul/U158              | B1 ^ -> ZN v | OAI222_X1 |  0.299 | my_fpu_double/i_fpu_mul/n2362 |            |    1.489 |  0.383 |  55.091 | 
     | my_fpu_double/i_fpu_mul/product_6_reg[42] |              | DFF_X1    |  0.299 | my_fpu_double/i_fpu_mul/n2362 |       SPEF |    1.489 |  0.000 |  55.092 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin my_fpu_double/i_fpu_mul/product_6_reg[43]/
CK 
Endpoint:   my_fpu_double/i_fpu_mul/product_6_reg[43]/D (v) checked with  
leading edge of 'CLK'
Beginpoint: resetn                                      (^) triggered by  
leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: core_adapter_av
Other End Arrival Time          0.000
- Setup                         0.286
+ Phase Shift                  16.000
= Required Time                15.714
- Arrival Time                 55.092
= Slack Time                  -39.378
     Clock Rise Edge                      0.000
     + Input Delay                        0.800
     = Beginpoint Arrival Time            0.800
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew  |              Net              |    Arc     |   Load   |  Delay | Arrival | 
     |                                           |              |           |        |                               | Annotation |          |        |  Time   | 
     |-------------------------------------------+--------------+-----------+--------+-------------------------------+------------+----------+--------+---------| 
     |                                           | resetn ^     |           |  0.002 | resetn                        |       SPEF |  104.024 |        |   0.800 | 
     | my_fpu_double/FE_DBTC0_resetn             |              | INV_X1    |  0.035 | resetn                        |       SPEF |  104.024 |  0.026 |   0.826 | 
     | my_fpu_double/FE_DBTC0_resetn             | A ^ -> ZN v  | INV_X1    |  0.084 | my_fpu_double/FE_DBTN0_resetn |            |   38.210 |  0.117 |   0.943 | 
     | my_fpu_double/i_fpu_mul/U3515             |              | NOR2_X1   |  0.084 | my_fpu_double/FE_DBTN0_resetn |       SPEF |   38.210 |  0.002 |   0.945 | 
     | my_fpu_double/i_fpu_mul/U3515             | A2 v -> ZN ^ | NOR2_X1   | 42.660 | my_fpu_double/i_fpu_mul/n62   |            | 3061.965 | 47.234 |  48.179 | 
     | my_fpu_double/i_fpu_mul/U3512             |              | NOR2_X1   |  0.000 | my_fpu_double/i_fpu_mul/n62   |       SPEF | 3061.965 |  0.000 |  48.179 | 
     | my_fpu_double/i_fpu_mul/U3512             | A2 ^ -> ZN v | NOR2_X1   |  4.098 | my_fpu_double/i_fpu_mul/n292  |            | 2309.141 |  4.731 |  52.910 | 
     | my_fpu_double/i_fpu_mul/U201              |              | NAND2_X1  |  0.000 | my_fpu_double/i_fpu_mul/n292  |       SPEF | 2309.141 |  0.000 |  52.910 | 
     | my_fpu_double/i_fpu_mul/U201              | A2 v -> ZN ^ | NAND2_X1  |  1.701 | my_fpu_double/i_fpu_mul/n59   |            |  205.729 |  1.763 |  54.673 | 
     | my_fpu_double/i_fpu_mul/U157              |              | OAI222_X1 |  1.701 | my_fpu_double/i_fpu_mul/n59   |       SPEF |  205.729 |  0.035 |  54.708 | 
     | my_fpu_double/i_fpu_mul/U157              | B1 ^ -> ZN v | OAI222_X1 |  0.298 | my_fpu_double/i_fpu_mul/n2361 |            |    1.487 |  0.383 |  55.091 | 
     | my_fpu_double/i_fpu_mul/product_6_reg[43] |              | DFF_X1    |  0.298 | my_fpu_double/i_fpu_mul/n2361 |       SPEF |    1.487 |  0.000 |  55.092 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin my_fpu_double/i_fpu_mul/product_6_reg[41]/
CK 
Endpoint:   my_fpu_double/i_fpu_mul/product_6_reg[41]/D (v) checked with  
leading edge of 'CLK'
Beginpoint: resetn                                      (^) triggered by  
leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: core_adapter_av
Other End Arrival Time          0.000
- Setup                         0.286
+ Phase Shift                  16.000
= Required Time                15.714
- Arrival Time                 55.091
= Slack Time                  -39.377
     Clock Rise Edge                      0.000
     + Input Delay                        0.800
     = Beginpoint Arrival Time            0.800
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew  |              Net              |    Arc     |   Load   |  Delay | Arrival | 
     |                                           |              |           |        |                               | Annotation |          |        |  Time   | 
     |-------------------------------------------+--------------+-----------+--------+-------------------------------+------------+----------+--------+---------| 
     |                                           | resetn ^     |           |  0.002 | resetn                        |       SPEF |  104.024 |        |   0.800 | 
     | my_fpu_double/FE_DBTC0_resetn             |              | INV_X1    |  0.035 | resetn                        |       SPEF |  104.024 |  0.026 |   0.826 | 
     | my_fpu_double/FE_DBTC0_resetn             | A ^ -> ZN v  | INV_X1    |  0.084 | my_fpu_double/FE_DBTN0_resetn |            |   38.210 |  0.117 |   0.943 | 
     | my_fpu_double/i_fpu_mul/U3515             |              | NOR2_X1   |  0.084 | my_fpu_double/FE_DBTN0_resetn |       SPEF |   38.210 |  0.002 |   0.945 | 
     | my_fpu_double/i_fpu_mul/U3515             | A2 v -> ZN ^ | NOR2_X1   | 42.660 | my_fpu_double/i_fpu_mul/n62   |            | 3061.965 | 47.234 |  48.179 | 
     | my_fpu_double/i_fpu_mul/U3512             |              | NOR2_X1   |  0.000 | my_fpu_double/i_fpu_mul/n62   |       SPEF | 3061.965 |  0.000 |  48.179 | 
     | my_fpu_double/i_fpu_mul/U3512             | A2 ^ -> ZN v | NOR2_X1   |  4.098 | my_fpu_double/i_fpu_mul/n292  |            | 2309.141 |  4.731 |  52.910 | 
     | my_fpu_double/i_fpu_mul/U201              |              | NAND2_X1  |  0.000 | my_fpu_double/i_fpu_mul/n292  |       SPEF | 2309.141 |  0.000 |  52.910 | 
     | my_fpu_double/i_fpu_mul/U201              | A2 v -> ZN ^ | NAND2_X1  |  1.701 | my_fpu_double/i_fpu_mul/n59   |            |  205.729 |  1.763 |  54.673 | 
     | my_fpu_double/i_fpu_mul/U159              |              | OAI222_X1 |  1.701 | my_fpu_double/i_fpu_mul/n59   |       SPEF |  205.729 |  0.035 |  54.708 | 
     | my_fpu_double/i_fpu_mul/U159              | B1 ^ -> ZN v | OAI222_X1 |  0.298 | my_fpu_double/i_fpu_mul/n2363 |            |    1.477 |  0.383 |  55.091 | 
     | my_fpu_double/i_fpu_mul/product_6_reg[41] |              | DFF_X1    |  0.298 | my_fpu_double/i_fpu_mul/n2363 |       SPEF |    1.477 |  0.000 |  55.091 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin my_fpu_double/i_fpu_mul/product_6_reg[12]/
CK 
Endpoint:   my_fpu_double/i_fpu_mul/product_6_reg[12]/D (v) checked with  
leading edge of 'CLK'
Beginpoint: resetn                                      (^) triggered by  
leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: core_adapter_av
Other End Arrival Time          0.000
- Setup                         0.286
+ Phase Shift                  16.000
= Required Time                15.714
- Arrival Time                 55.091
= Slack Time                  -39.377
     Clock Rise Edge                      0.000
     + Input Delay                        0.800
     = Beginpoint Arrival Time            0.800
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew  |              Net              |    Arc     |   Load   |  Delay | Arrival | 
     |                                           |              |           |        |                               | Annotation |          |        |  Time   | 
     |-------------------------------------------+--------------+-----------+--------+-------------------------------+------------+----------+--------+---------| 
     |                                           | resetn ^     |           |  0.002 | resetn                        |       SPEF |  104.024 |        |   0.800 | 
     | my_fpu_double/FE_DBTC0_resetn             |              | INV_X1    |  0.035 | resetn                        |       SPEF |  104.024 |  0.026 |   0.826 | 
     | my_fpu_double/FE_DBTC0_resetn             | A ^ -> ZN v  | INV_X1    |  0.084 | my_fpu_double/FE_DBTN0_resetn |            |   38.210 |  0.117 |   0.943 | 
     | my_fpu_double/i_fpu_mul/U3515             |              | NOR2_X1   |  0.084 | my_fpu_double/FE_DBTN0_resetn |       SPEF |   38.210 |  0.002 |   0.945 | 
     | my_fpu_double/i_fpu_mul/U3515             | A2 v -> ZN ^ | NOR2_X1   | 42.660 | my_fpu_double/i_fpu_mul/n62   |            | 3061.965 | 47.234 |  48.179 | 
     | my_fpu_double/i_fpu_mul/U3512             |              | NOR2_X1   |  0.000 | my_fpu_double/i_fpu_mul/n62   |       SPEF | 3061.965 |  0.000 |  48.179 | 
     | my_fpu_double/i_fpu_mul/U3512             | A2 ^ -> ZN v | NOR2_X1   |  4.098 | my_fpu_double/i_fpu_mul/n292  |            | 2309.141 |  4.731 |  52.910 | 
     | my_fpu_double/i_fpu_mul/U201              |              | NAND2_X1  |  0.000 | my_fpu_double/i_fpu_mul/n292  |       SPEF | 2309.141 |  0.000 |  52.910 | 
     | my_fpu_double/i_fpu_mul/U201              | A2 v -> ZN ^ | NAND2_X1  |  1.701 | my_fpu_double/i_fpu_mul/n59   |            |  205.729 |  1.763 |  54.673 | 
     | my_fpu_double/i_fpu_mul/U188              |              | OAI222_X1 |  1.701 | my_fpu_double/i_fpu_mul/n59   |       SPEF |  205.729 |  0.034 |  54.708 | 
     | my_fpu_double/i_fpu_mul/U188              | B1 ^ -> ZN v | OAI222_X1 |  0.298 | my_fpu_double/i_fpu_mul/n2392 |            |    1.485 |  0.383 |  55.091 | 
     | my_fpu_double/i_fpu_mul/product_6_reg[12] |              | DFF_X1    |  0.298 | my_fpu_double/i_fpu_mul/n2392 |       SPEF |    1.485 |  0.000 |  55.091 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin my_fpu_double/i_fpu_mul/product_6_reg[46]/
CK 
Endpoint:   my_fpu_double/i_fpu_mul/product_6_reg[46]/D (v) checked with  
leading edge of 'CLK'
Beginpoint: resetn                                      (^) triggered by  
leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: core_adapter_av
Other End Arrival Time          0.000
- Setup                         0.286
+ Phase Shift                  16.000
= Required Time                15.714
- Arrival Time                 55.091
= Slack Time                  -39.377
     Clock Rise Edge                      0.000
     + Input Delay                        0.800
     = Beginpoint Arrival Time            0.800
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew  |              Net              |    Arc     |   Load   |  Delay | Arrival | 
     |                                           |              |           |        |                               | Annotation |          |        |  Time   | 
     |-------------------------------------------+--------------+-----------+--------+-------------------------------+------------+----------+--------+---------| 
     |                                           | resetn ^     |           |  0.002 | resetn                        |       SPEF |  104.024 |        |   0.800 | 
     | my_fpu_double/FE_DBTC0_resetn             |              | INV_X1    |  0.035 | resetn                        |       SPEF |  104.024 |  0.026 |   0.826 | 
     | my_fpu_double/FE_DBTC0_resetn             | A ^ -> ZN v  | INV_X1    |  0.084 | my_fpu_double/FE_DBTN0_resetn |            |   38.210 |  0.117 |   0.943 | 
     | my_fpu_double/i_fpu_mul/U3515             |              | NOR2_X1   |  0.084 | my_fpu_double/FE_DBTN0_resetn |       SPEF |   38.210 |  0.002 |   0.945 | 
     | my_fpu_double/i_fpu_mul/U3515             | A2 v -> ZN ^ | NOR2_X1   | 42.660 | my_fpu_double/i_fpu_mul/n62   |            | 3061.965 | 47.234 |  48.179 | 
     | my_fpu_double/i_fpu_mul/U3512             |              | NOR2_X1   |  0.000 | my_fpu_double/i_fpu_mul/n62   |       SPEF | 3061.965 |  0.000 |  48.179 | 
     | my_fpu_double/i_fpu_mul/U3512             | A2 ^ -> ZN v | NOR2_X1   |  4.098 | my_fpu_double/i_fpu_mul/n292  |            | 2309.141 |  4.731 |  52.910 | 
     | my_fpu_double/i_fpu_mul/U201              |              | NAND2_X1  |  0.000 | my_fpu_double/i_fpu_mul/n292  |       SPEF | 2309.141 |  0.000 |  52.910 | 
     | my_fpu_double/i_fpu_mul/U201              | A2 v -> ZN ^ | NAND2_X1  |  1.701 | my_fpu_double/i_fpu_mul/n59   |            |  205.729 |  1.763 |  54.673 | 
     | my_fpu_double/i_fpu_mul/U154              |              | OAI222_X1 |  1.701 | my_fpu_double/i_fpu_mul/n59   |       SPEF |  205.729 |  0.035 |  54.708 | 
     | my_fpu_double/i_fpu_mul/U154              | B1 ^ -> ZN v | OAI222_X1 |  0.298 | my_fpu_double/i_fpu_mul/n2358 |            |    1.471 |  0.383 |  55.091 | 
     | my_fpu_double/i_fpu_mul/product_6_reg[46] |              | DFF_X1    |  0.298 | my_fpu_double/i_fpu_mul/n2358 |       SPEF |    1.471 |  0.000 |  55.091 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin my_fpu_double/i_fpu_mul/product_6_reg[40]/
CK 
Endpoint:   my_fpu_double/i_fpu_mul/product_6_reg[40]/D (v) checked with  
leading edge of 'CLK'
Beginpoint: resetn                                      (^) triggered by  
leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: core_adapter_av
Other End Arrival Time          0.000
- Setup                         0.286
+ Phase Shift                  16.000
= Required Time                15.714
- Arrival Time                 55.090
= Slack Time                  -39.375
     Clock Rise Edge                      0.000
     + Input Delay                        0.800
     = Beginpoint Arrival Time            0.800
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew  |              Net              |    Arc     |   Load   |  Delay | Arrival | 
     |                                           |              |           |        |                               | Annotation |          |        |  Time   | 
     |-------------------------------------------+--------------+-----------+--------+-------------------------------+------------+----------+--------+---------| 
     |                                           | resetn ^     |           |  0.002 | resetn                        |       SPEF |  104.024 |        |   0.800 | 
     | my_fpu_double/FE_DBTC0_resetn             |              | INV_X1    |  0.035 | resetn                        |       SPEF |  104.024 |  0.026 |   0.826 | 
     | my_fpu_double/FE_DBTC0_resetn             | A ^ -> ZN v  | INV_X1    |  0.084 | my_fpu_double/FE_DBTN0_resetn |            |   38.210 |  0.117 |   0.943 | 
     | my_fpu_double/i_fpu_mul/U3515             |              | NOR2_X1   |  0.084 | my_fpu_double/FE_DBTN0_resetn |       SPEF |   38.210 |  0.002 |   0.945 | 
     | my_fpu_double/i_fpu_mul/U3515             | A2 v -> ZN ^ | NOR2_X1   | 42.660 | my_fpu_double/i_fpu_mul/n62   |            | 3061.965 | 47.234 |  48.179 | 
     | my_fpu_double/i_fpu_mul/U3512             |              | NOR2_X1   |  0.000 | my_fpu_double/i_fpu_mul/n62   |       SPEF | 3061.965 |  0.000 |  48.179 | 
     | my_fpu_double/i_fpu_mul/U3512             | A2 ^ -> ZN v | NOR2_X1   |  4.098 | my_fpu_double/i_fpu_mul/n292  |            | 2309.141 |  4.731 |  52.910 | 
     | my_fpu_double/i_fpu_mul/U201              |              | NAND2_X1  |  0.000 | my_fpu_double/i_fpu_mul/n292  |       SPEF | 2309.141 |  0.000 |  52.910 | 
     | my_fpu_double/i_fpu_mul/U201              | A2 v -> ZN ^ | NAND2_X1  |  1.701 | my_fpu_double/i_fpu_mul/n59   |            |  205.729 |  1.763 |  54.673 | 
     | my_fpu_double/i_fpu_mul/U160              |              | OAI222_X1 |  1.701 | my_fpu_double/i_fpu_mul/n59   |       SPEF |  205.729 |  0.034 |  54.707 | 
     | my_fpu_double/i_fpu_mul/U160              | B1 ^ -> ZN v | OAI222_X1 |  0.298 | my_fpu_double/i_fpu_mul/n2364 |            |    1.472 |  0.383 |  55.090 | 
     | my_fpu_double/i_fpu_mul/product_6_reg[40] |              | DFF_X1    |  0.298 | my_fpu_double/i_fpu_mul/n2364 |       SPEF |    1.472 |  0.000 |  55.090 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin my_fpu_double/i_fpu_mul/product_6_reg[50]/
CK 
Endpoint:   my_fpu_double/i_fpu_mul/product_6_reg[50]/D (v) checked with  
leading edge of 'CLK'
Beginpoint: resetn                                      (^) triggered by  
leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: core_adapter_av
Other End Arrival Time          0.000
- Setup                         0.286
+ Phase Shift                  16.000
= Required Time                15.714
- Arrival Time                 55.088
= Slack Time                  -39.374
     Clock Rise Edge                      0.000
     + Input Delay                        0.800
     = Beginpoint Arrival Time            0.800
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew  |              Net              |    Arc     |   Load   |  Delay | Arrival | 
     |                                           |              |           |        |                               | Annotation |          |        |  Time   | 
     |-------------------------------------------+--------------+-----------+--------+-------------------------------+------------+----------+--------+---------| 
     |                                           | resetn ^     |           |  0.002 | resetn                        |       SPEF |  104.024 |        |   0.800 | 
     | my_fpu_double/FE_DBTC0_resetn             |              | INV_X1    |  0.035 | resetn                        |       SPEF |  104.024 |  0.026 |   0.826 | 
     | my_fpu_double/FE_DBTC0_resetn             | A ^ -> ZN v  | INV_X1    |  0.084 | my_fpu_double/FE_DBTN0_resetn |            |   38.210 |  0.117 |   0.943 | 
     | my_fpu_double/i_fpu_mul/U3515             |              | NOR2_X1   |  0.084 | my_fpu_double/FE_DBTN0_resetn |       SPEF |   38.210 |  0.002 |   0.945 | 
     | my_fpu_double/i_fpu_mul/U3515             | A2 v -> ZN ^ | NOR2_X1   | 42.660 | my_fpu_double/i_fpu_mul/n62   |            | 3061.965 | 47.234 |  48.179 | 
     | my_fpu_double/i_fpu_mul/U3512             |              | NOR2_X1   |  0.000 | my_fpu_double/i_fpu_mul/n62   |       SPEF | 3061.965 |  0.000 |  48.179 | 
     | my_fpu_double/i_fpu_mul/U3512             | A2 ^ -> ZN v | NOR2_X1   |  4.098 | my_fpu_double/i_fpu_mul/n292  |            | 2309.141 |  4.731 |  52.910 | 
     | my_fpu_double/i_fpu_mul/U201              |              | NAND2_X1  |  0.000 | my_fpu_double/i_fpu_mul/n292  |       SPEF | 2309.141 |  0.000 |  52.910 | 
     | my_fpu_double/i_fpu_mul/U201              | A2 v -> ZN ^ | NAND2_X1  |  1.701 | my_fpu_double/i_fpu_mul/n59   |            |  205.729 |  1.763 |  54.673 | 
     | my_fpu_double/i_fpu_mul/U150              |              | OAI222_X1 |  1.701 | my_fpu_double/i_fpu_mul/n59   |       SPEF |  205.729 |  0.030 |  54.704 | 
     | my_fpu_double/i_fpu_mul/U150              | B1 ^ -> ZN v | OAI222_X1 |  0.299 | my_fpu_double/i_fpu_mul/n2354 |            |    1.510 |  0.384 |  55.088 | 
     | my_fpu_double/i_fpu_mul/product_6_reg[50] |              | DFF_X1    |  0.299 | my_fpu_double/i_fpu_mul/n2354 |       SPEF |    1.510 |  0.000 |  55.088 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin my_fpu_double/i_fpu_mul/product_6_reg[14]/
CK 
Endpoint:   my_fpu_double/i_fpu_mul/product_6_reg[14]/D (v) checked with  
leading edge of 'CLK'
Beginpoint: resetn                                      (^) triggered by  
leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: core_adapter_av
Other End Arrival Time          0.000
- Setup                         0.286
+ Phase Shift                  16.000
= Required Time                15.714
- Arrival Time                 55.089
= Slack Time                  -39.374
     Clock Rise Edge                      0.000
     + Input Delay                        0.800
     = Beginpoint Arrival Time            0.800
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew  |              Net              |    Arc     |   Load   |  Delay | Arrival | 
     |                                           |              |           |        |                               | Annotation |          |        |  Time   | 
     |-------------------------------------------+--------------+-----------+--------+-------------------------------+------------+----------+--------+---------| 
     |                                           | resetn ^     |           |  0.002 | resetn                        |       SPEF |  104.024 |        |   0.800 | 
     | my_fpu_double/FE_DBTC0_resetn             |              | INV_X1    |  0.035 | resetn                        |       SPEF |  104.024 |  0.026 |   0.826 | 
     | my_fpu_double/FE_DBTC0_resetn             | A ^ -> ZN v  | INV_X1    |  0.084 | my_fpu_double/FE_DBTN0_resetn |            |   38.210 |  0.117 |   0.943 | 
     | my_fpu_double/i_fpu_mul/U3515             |              | NOR2_X1   |  0.084 | my_fpu_double/FE_DBTN0_resetn |       SPEF |   38.210 |  0.002 |   0.945 | 
     | my_fpu_double/i_fpu_mul/U3515             | A2 v -> ZN ^ | NOR2_X1   | 42.660 | my_fpu_double/i_fpu_mul/n62   |            | 3061.965 | 47.234 |  48.179 | 
     | my_fpu_double/i_fpu_mul/U3512             |              | NOR2_X1   |  0.000 | my_fpu_double/i_fpu_mul/n62   |       SPEF | 3061.965 |  0.000 |  48.179 | 
     | my_fpu_double/i_fpu_mul/U3512             | A2 ^ -> ZN v | NOR2_X1   |  4.098 | my_fpu_double/i_fpu_mul/n292  |            | 2309.141 |  4.731 |  52.910 | 
     | my_fpu_double/i_fpu_mul/U201              |              | NAND2_X1  |  0.000 | my_fpu_double/i_fpu_mul/n292  |       SPEF | 2309.141 |  0.000 |  52.910 | 
     | my_fpu_double/i_fpu_mul/U201              | A2 v -> ZN ^ | NAND2_X1  |  1.701 | my_fpu_double/i_fpu_mul/n59   |            |  205.729 |  1.763 |  54.673 | 
     | my_fpu_double/i_fpu_mul/U186              |              | OAI222_X1 |  1.701 | my_fpu_double/i_fpu_mul/n59   |       SPEF |  205.729 |  0.034 |  54.708 | 
     | my_fpu_double/i_fpu_mul/U186              | B1 ^ -> ZN v | OAI222_X1 |  0.297 | my_fpu_double/i_fpu_mul/n2390 |            |    1.432 |  0.381 |  55.089 | 
     | my_fpu_double/i_fpu_mul/product_6_reg[14] |              | DFF_X1    |  0.297 | my_fpu_double/i_fpu_mul/n2390 |       SPEF |    1.432 |  0.000 |  55.089 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin my_fpu_double/i_fpu_mul/product_6_
reg[18]/CK 
Endpoint:   my_fpu_double/i_fpu_mul/product_6_reg[18]/D (v) checked with  
leading edge of 'CLK'
Beginpoint: resetn                                      (^) triggered by  
leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: core_adapter_av
Other End Arrival Time          0.000
- Setup                         0.286
+ Phase Shift                  16.000
= Required Time                15.714
- Arrival Time                 55.087
= Slack Time                  -39.373
     Clock Rise Edge                      0.000
     + Input Delay                        0.800
     = Beginpoint Arrival Time            0.800
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |   Cell    |  Slew  |              Net              |    Arc     |   Load   |  Delay | Arrival | 
     |                                           |              |           |        |                               | Annotation |          |        |  Time   | 
     |-------------------------------------------+--------------+-----------+--------+-------------------------------+------------+----------+--------+---------| 
     |                                           | resetn ^     |           |  0.002 | resetn                        |       SPEF |  104.024 |        |   0.800 | 
     | my_fpu_double/FE_DBTC0_resetn             |              | INV_X1    |  0.035 | resetn                        |       SPEF |  104.024 |  0.026 |   0.826 | 
     | my_fpu_double/FE_DBTC0_resetn             | A ^ -> ZN v  | INV_X1    |  0.084 | my_fpu_double/FE_DBTN0_resetn |            |   38.210 |  0.117 |   0.943 | 
     | my_fpu_double/i_fpu_mul/U3515             |              | NOR2_X1   |  0.084 | my_fpu_double/FE_DBTN0_resetn |       SPEF |   38.210 |  0.002 |   0.945 | 
     | my_fpu_double/i_fpu_mul/U3515             | A2 v -> ZN ^ | NOR2_X1   | 42.660 | my_fpu_double/i_fpu_mul/n62   |            | 3061.965 | 47.234 |  48.179 | 
     | my_fpu_double/i_fpu_mul/U3512             |              | NOR2_X1   |  0.000 | my_fpu_double/i_fpu_mul/n62   |       SPEF | 3061.965 |  0.000 |  48.179 | 
     | my_fpu_double/i_fpu_mul/U3512             | A2 ^ -> ZN v | NOR2_X1   |  4.098 | my_fpu_double/i_fpu_mul/n292  |            | 2309.141 |  4.731 |  52.910 | 
     | my_fpu_double/i_fpu_mul/U201              |              | NAND2_X1  |  0.000 | my_fpu_double/i_fpu_mul/n292  |       SPEF | 2309.141 |  0.000 |  52.910 | 
     | my_fpu_double/i_fpu_mul/U201              | A2 v -> ZN ^ | NAND2_X1  |  1.701 | my_fpu_double/i_fpu_mul/n59   |            |  205.729 |  1.763 |  54.673 | 
     | my_fpu_double/i_fpu_mul/U182              |              | OAI222_X1 |  1.701 | my_fpu_double/i_fpu_mul/n59   |       SPEF |  205.729 |  0.031 |  54.704 | 
     | my_fpu_double/i_fpu_mul/U182              | B1 ^ -> ZN v | OAI222_X1 |  0.298 | my_fpu_double/i_fpu_mul/n2386 |            |    1.468 |  0.383 |  55.087 | 
     | my_fpu_double/i_fpu_mul/product_6_reg[18] |              | DFF_X1    |  0.298 | my_fpu_double/i_fpu_mul/n2386 |       SPEF |    1.468 |  0.000 |  55.087 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 

