Restore Archived Project report for lab4
Sun Feb 28 16:25:32 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Restore Archived Project Summary
  3. Restore Archived Project Messages
  4. Files Restored
  5. Files Not Restored



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; Restore Archived Project Summary                                        ;
+---------------------------------+---------------------------------------+
; Restore Archived Project Status ; Successful - Sun Feb 28 16:25:32 2016 ;
; Revision Name                   ; lab4                                  ;
; Top-level Entity Name           ; lab4                                  ;
; Family                          ; Cyclone V                             ;
+---------------------------------+---------------------------------------+


+-----------------------------------+
; Restore Archived Project Messages ;
+-----------------------------------+
Info: Successfully restored 'C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4 p1 linux/lab4_tmp_archive.qar' into the 'C:/Users/Justin/Documents/EEC 181 - Senior Design/lab4181/lab4_hps' directory
Info: Generated report 'lab4.restore.rpt'


+-------------------------------------------------------------------------------------------------+
; Files Restored                                                                                  ;
+-------------------------------------------------------------------------------------------------+
; File Name                                                                                       ;
+-------------------------------------------------------------------------------------------------+
; qar_info.json                                                                                   ;
; QSYS_lab4.qsys                                                                                  ;
; QSYS_lab4.sopcinfo                                                                              ;
; QSYS_lab4/QSYS_lab4.cmp                                                                         ;
; QSYS_lab4/synthesis/QSYS_lab4.debuginfo                                                         ;
; QSYS_lab4/synthesis/QSYS_lab4.qip                                                               ;
; QSYS_lab4/synthesis/QSYS_lab4.regmap                                                            ;
; QSYS_lab4/synthesis/QSYS_lab4.v                                                                 ;
; QSYS_lab4/synthesis/QSYS_lab4_hps_0_hps.svd                                                     ;
; QSYS_lab4/synthesis/submodules/QSYS_lab4_hps_0.v                                                ;
; QSYS_lab4/synthesis/submodules/QSYS_lab4_hps_0_fpga_interfaces.sv                               ;
; QSYS_lab4/synthesis/submodules/QSYS_lab4_hps_0_hps_io.v                                         ;
; QSYS_lab4/synthesis/submodules/QSYS_lab4_hps_0_hps_io_border.sdc                                ;
; QSYS_lab4/synthesis/submodules/QSYS_lab4_hps_0_hps_io_border.sv                                 ;
; QSYS_lab4/synthesis/submodules/QSYS_lab4_irq_mapper.sv                                          ;
; QSYS_lab4/synthesis/submodules/QSYS_lab4_irq_mapper_001.sv                                      ;
; QSYS_lab4/synthesis/submodules/QSYS_lab4_jtag_uart_0.v                                          ;
; QSYS_lab4/synthesis/submodules/QSYS_lab4_leds.v                                                 ;
; QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0.v                                    ;
; QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_cmd_demux.sv                         ;
; QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_cmd_mux.sv                           ;
; QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_router.sv                            ;
; QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_router_001.sv                        ;
; QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_rsp_demux.sv                         ;
; QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_0_rsp_mux.sv                           ;
; QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1.v                                    ;
; QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_avalon_st_adapter.v                  ;
; QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv ;
; QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_cmd_demux.sv                         ;
; QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_cmd_mux.sv                           ;
; QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_router.sv                            ;
; QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_router_002.sv                        ;
; QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_rsp_demux.sv                         ;
; QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_rsp_demux_001.sv                     ;
; QSYS_lab4/synthesis/submodules/QSYS_lab4_mm_interconnect_1_rsp_mux.sv                           ;
; QSYS_lab4/synthesis/submodules/QSYS_lab4_pll_0.qip                                              ;
; QSYS_lab4/synthesis/submodules/QSYS_lab4_pll_0.v                                                ;
; QSYS_lab4/synthesis/submodules/QSYS_lab4_pll_1.qip                                              ;
; QSYS_lab4/synthesis/submodules/QSYS_lab4_pll_1.v                                                ;
; QSYS_lab4/synthesis/submodules/QSYS_lab4_switches.v                                             ;
; QSYS_lab4/synthesis/submodules/QSYS_lab4_sysid_qsys_0.v                                         ;
; QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid.sv                                          ;
; QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v                            ;
; QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid_control.v                                   ;
; QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv                               ;
; QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v                              ;
; QSYS_lab4/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v                              ;
; QSYS_lab4/synthesis/submodules/alt_vipitc131_common_fifo.v                                      ;
; QSYS_lab4/synthesis/submodules/alt_vipitc131_common_frame_counter.v                             ;
; QSYS_lab4/synthesis/submodules/alt_vipitc131_common_generic_count.v                             ;
; QSYS_lab4/synthesis/submodules/alt_vipitc131_common_sample_counter.v                            ;
; QSYS_lab4/synthesis/submodules/alt_vipitc131_common_sync.v                                      ;
; QSYS_lab4/synthesis/submodules/alt_vipitc131_common_sync_generation.v                           ;
; QSYS_lab4/synthesis/submodules/alt_vipitc131_common_to_binary.v                                 ;
; QSYS_lab4/synthesis/submodules/alt_vipitc131_common_trigger_sync.v                              ;
; QSYS_lab4/synthesis/submodules/alt_vipitc131_cvo.sdc                                            ;
; QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd          ;
; QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v                          ;
; QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v                           ;
; QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd                   ;
; QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd                            ;
; QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd                      ;
; QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd                              ;
; QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd                           ;
; QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_package.vhd                                 ;
; QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd                   ;
; QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd                                ;
; QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd                  ;
; QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_stream_output.v                             ;
; QSYS_lab4/synthesis/submodules/alt_vipvfr131_common_unpack_data.v                               ;
; QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc.v                                              ;
; QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc_core.v                                         ;
; QSYS_lab4/synthesis/submodules/alt_vipvfr131_prc_read_master.v                                  ;
; QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr.sdc                                            ;
; QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr.v                                              ;
; QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v                       ;
; QSYS_lab4/synthesis/submodules/alt_vipvfr131_vfr_controller.v                                   ;
; QSYS_lab4/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                   ;
; QSYS_lab4/synthesis/submodules/altera_avalon_sc_fifo.v                                          ;
; QSYS_lab4/synthesis/submodules/altera_avalon_st_clock_crosser.v                                 ;
; QSYS_lab4/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                       ;
; QSYS_lab4/synthesis/submodules/altera_avalon_st_pipeline_base.v                                 ;
; QSYS_lab4/synthesis/submodules/altera_avalon_st_pipeline_stage.sv                               ;
; QSYS_lab4/synthesis/submodules/altera_default_burst_converter.sv                                ;
; QSYS_lab4/synthesis/submodules/altera_incr_burst_converter.sv                                   ;
; QSYS_lab4/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                    ;
; QSYS_lab4/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv             ;
; QSYS_lab4/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                               ;
; QSYS_lab4/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                    ;
; QSYS_lab4/synthesis/submodules/altera_merlin_address_alignment.sv                               ;
; QSYS_lab4/synthesis/submodules/altera_merlin_arbitrator.sv                                      ;
; QSYS_lab4/synthesis/submodules/altera_merlin_axi_master_ni.sv                                   ;
; QSYS_lab4/synthesis/submodules/altera_merlin_axi_slave_ni.sv                                    ;
; QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter.sv                                   ;
; QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                              ;
; QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_new.sv                               ;
; QSYS_lab4/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                            ;
; QSYS_lab4/synthesis/submodules/altera_merlin_burst_uncompressor.sv                              ;
; QSYS_lab4/synthesis/submodules/altera_merlin_master_agent.sv                                    ;
; QSYS_lab4/synthesis/submodules/altera_merlin_master_translator.sv                               ;
; QSYS_lab4/synthesis/submodules/altera_merlin_reorder_memory.sv                                  ;
; QSYS_lab4/synthesis/submodules/altera_merlin_slave_agent.sv                                     ;
; QSYS_lab4/synthesis/submodules/altera_merlin_slave_translator.sv                                ;
; QSYS_lab4/synthesis/submodules/altera_merlin_traffic_limiter.sv                                 ;
; QSYS_lab4/synthesis/submodules/altera_reset_controller.sdc                                      ;
; QSYS_lab4/synthesis/submodules/altera_reset_controller.v                                        ;
; QSYS_lab4/synthesis/submodules/altera_reset_synchronizer.v                                      ;
; QSYS_lab4/synthesis/submodules/altera_wrap_burst_converter.sv                                   ;
; QSYS_lab4/synthesis/submodules/credit_producer.v                                                ;
; QSYS_lab4/synthesis/submodules/hps.pre.xml                                                      ;
; QSYS_lab4/synthesis/submodules/hps_AC_ROM.hex                                                   ;
; QSYS_lab4/synthesis/submodules/hps_inst_ROM.hex                                                 ;
; QSYS_lab4/synthesis/submodules/hps_sdram.v                                                      ;
; QSYS_lab4/synthesis/submodules/hps_sdram_p0.ppf                                                 ;
; QSYS_lab4/synthesis/submodules/hps_sdram_p0.sdc                                                 ;
; QSYS_lab4/synthesis/submodules/hps_sdram_p0.sv                                                  ;
; QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                            ;
; QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                  ;
; QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                   ;
; QSYS_lab4/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                           ;
; QSYS_lab4/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                          ;
; QSYS_lab4/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                              ;
; QSYS_lab4/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                      ;
; QSYS_lab4/synthesis/submodules/hps_sdram_p0_iss_probe.v                                         ;
; QSYS_lab4/synthesis/submodules/hps_sdram_p0_parameters.tcl                                      ;
; QSYS_lab4/synthesis/submodules/hps_sdram_p0_phy_csr.sv                                          ;
; QSYS_lab4/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl                                 ;
; QSYS_lab4/synthesis/submodules/hps_sdram_p0_pin_map.tcl                                         ;
; QSYS_lab4/synthesis/submodules/hps_sdram_p0_report_timing.tcl                                   ;
; QSYS_lab4/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl                              ;
; QSYS_lab4/synthesis/submodules/hps_sdram_p0_reset.v                                             ;
; QSYS_lab4/synthesis/submodules/hps_sdram_p0_reset_sync.v                                        ;
; QSYS_lab4/synthesis/submodules/hps_sdram_p0_timing.tcl                                          ;
; QSYS_lab4/synthesis/submodules/hps_sdram_pll.sv                                                 ;
; QSYS_lab4/synthesis/submodules/sequencer/alt_types.pre.h                                        ;
; QSYS_lab4/synthesis/submodules/sequencer/emif.pre.xml                                           ;
; QSYS_lab4/synthesis/submodules/sequencer/sdram_io.pre.h                                         ;
; QSYS_lab4/synthesis/submodules/sequencer/sequencer.pre.c                                        ;
; QSYS_lab4/synthesis/submodules/sequencer/sequencer.pre.h                                        ;
; QSYS_lab4/synthesis/submodules/sequencer/sequencer_auto.pre.h                                   ;
; QSYS_lab4/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c                           ;
; QSYS_lab4/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c                         ;
; QSYS_lab4/synthesis/submodules/sequencer/sequencer_defines.pre.h                                ;
; QSYS_lab4/synthesis/submodules/sequencer/system.pre.h                                           ;
; QSYS_lab4/synthesis/submodules/sequencer/tclrpt.pre.c                                           ;
; QSYS_lab4/synthesis/submodules/sequencer/tclrpt.pre.h                                           ;
; lab4.qpf                                                                                        ;
; lab4.qsf                                                                                        ;
; lab4.v                                                                                          ;
; assignment_defaults.qdf                                                                         ;
+-------------------------------------------------------------------------------------------------+


+--------------------+
; Files Not Restored ;
+--------------------+
; File Name          ;
+--------------------+


