<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › video › nvidia › nv_type.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>nv_type.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __NV_TYPE_H__</span>
<span class="cp">#define __NV_TYPE_H__</span>

<span class="cp">#include &lt;linux/fb.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/i2c.h&gt;</span>
<span class="cp">#include &lt;linux/i2c-algo-bit.h&gt;</span>
<span class="cp">#include &lt;video/vga.h&gt;</span>

<span class="cp">#define NV_ARCH_04  0x04</span>
<span class="cp">#define NV_ARCH_10  0x10</span>
<span class="cp">#define NV_ARCH_20  0x20</span>
<span class="cp">#define NV_ARCH_30  0x30</span>
<span class="cp">#define NV_ARCH_40  0x40</span>

<span class="cp">#define BITMASK(t,b) (((unsigned)(1U &lt;&lt; (((t)-(b)+1)))-1)  &lt;&lt; (b))</span>
<span class="cp">#define MASKEXPAND(mask) BITMASK(1?mask,0?mask)</span>
<span class="cp">#define SetBF(mask,value) ((value) &lt;&lt; (0?mask))</span>
<span class="cp">#define GetBF(var,mask) (((unsigned)((var) &amp; MASKEXPAND(mask))) &gt;&gt; (0?mask) )</span>
<span class="cp">#define SetBitField(value,from,to) SetBF(to, GetBF(value,from))</span>
<span class="cp">#define SetBit(n) (1&lt;&lt;(n))</span>
<span class="cp">#define Set8Bits(value) ((value)&amp;0xff)</span>

<span class="cp">#define V_DBLSCAN  1</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="n">bitsPerPixel</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">depth</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">displayWidth</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">weight</span><span class="p">;</span>
<span class="p">}</span> <span class="n">NVFBLayout</span><span class="p">;</span>

<span class="cp">#define NUM_SEQ_REGS		0x05</span>
<span class="cp">#define NUM_CRT_REGS		0x41</span>
<span class="cp">#define NUM_GRC_REGS		0x09</span>
<span class="cp">#define NUM_ATC_REGS		0x15</span>

<span class="k">struct</span> <span class="n">nvidia_par</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">nvidia_i2c_chan</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">nvidia_par</span> <span class="o">*</span><span class="n">par</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ddc_base</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="n">adapter</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">i2c_algo_bit_data</span> <span class="n">algo</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">_riva_hw_state</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">attr</span><span class="p">[</span><span class="n">NUM_ATC_REGS</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">crtc</span><span class="p">[</span><span class="n">NUM_CRT_REGS</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">gra</span><span class="p">[</span><span class="n">NUM_GRC_REGS</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">seq</span><span class="p">[</span><span class="n">NUM_SEQ_REGS</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">misc_output</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">bpp</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">width</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">height</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">interlace</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">repaint0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">repaint1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">screen</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">scale</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dither</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">extra</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">fifo</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pixel</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">horiz</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">arbitration0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">arbitration1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pll</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pllB</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">vpll</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">vpll2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">vpllB</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">vpll2B</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pllsel</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">general</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">crtcOwner</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">head</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">head2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">config</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cursorConfig</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cursor0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cursor1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">cursor2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">timingH</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">timingV</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">displayV</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">crtcSync</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">control</span><span class="p">;</span>
<span class="p">}</span> <span class="n">RIVA_HW_STATE</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">riva_regs</span> <span class="p">{</span>
	<span class="n">RIVA_HW_STATE</span> <span class="n">ext</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nvidia_par</span> <span class="p">{</span>
	<span class="n">RIVA_HW_STATE</span> <span class="n">SavedReg</span><span class="p">;</span>
	<span class="n">RIVA_HW_STATE</span> <span class="n">ModeReg</span><span class="p">;</span>
	<span class="n">RIVA_HW_STATE</span> <span class="n">initial_state</span><span class="p">;</span>
	<span class="n">RIVA_HW_STATE</span> <span class="o">*</span><span class="n">CurrentState</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">vgastate</span> <span class="n">vgastate</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">pseudo_palette</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pci_dev</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">Architecture</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">CursorStart</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">Chipset</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">FbAddress</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">FbStart</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">FbMapSize</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">FbUsableSize</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ScratchBufferSize</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ScratchBufferStart</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">FpScale</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">MinVClockFreqKHz</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">MaxVClockFreqKHz</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">CrystalFreqKHz</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">RamAmountKBytes</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">IOBase</span><span class="p">;</span>
	<span class="n">NVFBLayout</span> <span class="n">CurrentLayout</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">cursor_reset</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">lockup</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">videoKey</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">FlatPanel</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">FPDither</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">Television</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">CRTCnumber</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">alphaCursor</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">twoHeads</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">twoStagePLL</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">fpScaler</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">fpWidth</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">fpHeight</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">PanelTweak</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">paneltweak</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">LVDS</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">pm_state</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">reverse_i2c</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">crtcSync_read</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">fpSyncs</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dmaPut</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dmaCurrent</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dmaFree</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dmaMax</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">dmaBase</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">currentRop</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">WaitVSyncPossible</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">BlendingPossible</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">paletteEnabled</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">forceCRTC</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">open_count</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">DDCBase</span><span class="p">;</span>
<span class="cp">#ifdef CONFIG_MTRR</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">vram</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">vram_valid</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">mtrr</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="k">struct</span> <span class="n">nvidia_i2c_chan</span> <span class="n">chan</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>

	<span class="k">volatile</span> <span class="n">u32</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">REGS</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="n">u32</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">PCRTC0</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="n">u32</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">PCRTC</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="n">u32</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">PRAMDAC0</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="n">u32</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">PFB</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="n">u32</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">PFIFO</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="n">u32</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">PGRAPH</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="n">u32</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">PEXTDEV</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="n">u32</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">PTIMER</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="n">u32</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">PMC</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="n">u32</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">PRAMIN</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="n">u32</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">FIFO</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="n">u32</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">CURSOR</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="n">u8</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">PCIO0</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="n">u8</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">PCIO</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="n">u8</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">PVIO</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="n">u8</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">PDIO0</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="n">u8</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">PDIO</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="n">u32</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">PRAMDAC</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#endif				</span><span class="cm">/* __NV_TYPE_H__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
