Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Mar 28 13:28:15 2025
| Host         : donaufeld running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file GateKeeper_BD_wrapper_timing_summary_routed.rpt -pb GateKeeper_BD_wrapper_timing_summary_routed.pb -rpx GateKeeper_BD_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : GateKeeper_BD_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                        Violations  
---------  --------  -------------------------------------------------  ----------  
TIMING-16  Warning   Large setup violation                              69          
TIMING-18  Warning   Missing input or output delay                      14          
XDCC-2     Warning   Scoped Non-Timing constraint/property overwritten  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.569     -148.654                    141                 1657        0.033        0.000                      0                 1657        0.345        0.000                       0                   852  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                   ------------         ----------      --------------
GCLK                                    {0.000 5.000}        10.000          100.000         
  clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {0.000 1.250}        2.500           400.000         
  clkfbout_GateKeeper_BD_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         
clk_fpga_0                              {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GCLK                                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_100MHz_GateKeeper_BD_clk_wiz_0_0        4.978        0.000                      0                  238        0.109        0.000                      0                  238        4.500        0.000                       0                   127  
  clk_400MHz_GateKeeper_BD_clk_wiz_0_0       -1.918      -59.709                     61                  174        0.117        0.000                      0                  174        0.345        0.000                       0                    80  
  clkfbout_GateKeeper_BD_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
clk_fpga_0                                    3.072        0.000                      0                 1245        0.033        0.000                      0                 1245        4.020        0.000                       0                   641  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                            To Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                            --------                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100MHz_GateKeeper_BD_clk_wiz_0_0  clk_400MHz_GateKeeper_BD_clk_wiz_0_0       -2.569     -143.229                    134                  150        0.089        0.000                      0                  150  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                            From Clock                            To Clock                            
----------                            ----------                            --------                            
(none)                                                                                                            
(none)                                clk_100MHz_GateKeeper_BD_clk_wiz_0_0                                        
(none)                                clk_400MHz_GateKeeper_BD_clk_wiz_0_0                                        
(none)                                clkfbout_GateKeeper_BD_clk_wiz_0_0                                          
(none)                                                                      clk_100MHz_GateKeeper_BD_clk_wiz_0_0  
(none)                                                                      clk_400MHz_GateKeeper_BD_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GCLK
  To Clock:  GCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  To Clock:  clk_100MHz_GateKeeper_BD_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.978ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.978ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/window_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.543ns  (logic 0.856ns (18.841%)  route 3.687ns (81.159%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.786    -0.826    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X103Y59        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y59        FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/Q
                         net (fo=1, routed)           0.656     0.287    GateKeeper_BD_i/control_parametros_0/inst/ctrl[12]
    SLICE_X103Y59        LUT4 (Prop_lut4_I0_O)        0.124     0.411 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_4/O
                         net (fo=5, routed)           0.710     1.120    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_4_n_0
    SLICE_X104Y58        LUT6 (Prop_lut6_I1_O)        0.124     1.244 r  GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_2/O
                         net (fo=4, routed)           0.967     2.211    GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_2_n_0
    SLICE_X105Y56        LUT5 (Prop_lut5_I4_O)        0.152     2.363 r  GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_1/O
                         net (fo=16, routed)          1.355     3.718    GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_1_n_0
    SLICE_X109Y50        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.687     8.613    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y50        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[0]/C
                         clock pessimism              0.576     9.189    
                         clock uncertainty           -0.081     9.109    
    SLICE_X109Y50        FDRE (Setup_fdre_C_CE)      -0.413     8.696    GateKeeper_BD_i/control_parametros_0/inst/window_reg[0]
  -------------------------------------------------------------------
                         required time                          8.696    
                         arrival time                          -3.718    
  -------------------------------------------------------------------
                         slack                                  4.978    

Slack (MET) :             4.982ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/window_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 0.856ns (18.708%)  route 3.719ns (81.292%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.786    -0.826    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X103Y59        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y59        FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/Q
                         net (fo=1, routed)           0.656     0.287    GateKeeper_BD_i/control_parametros_0/inst/ctrl[12]
    SLICE_X103Y59        LUT4 (Prop_lut4_I0_O)        0.124     0.411 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_4/O
                         net (fo=5, routed)           0.710     1.120    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_4_n_0
    SLICE_X104Y58        LUT6 (Prop_lut6_I1_O)        0.124     1.244 r  GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_2/O
                         net (fo=4, routed)           0.967     2.211    GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_2_n_0
    SLICE_X105Y56        LUT5 (Prop_lut5_I4_O)        0.152     2.363 r  GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_1/O
                         net (fo=16, routed)          1.387     3.750    GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_1_n_0
    SLICE_X108Y52        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.687     8.613    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X108Y52        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[3]/C
                         clock pessimism              0.576     9.189    
                         clock uncertainty           -0.081     9.109    
    SLICE_X108Y52        FDRE (Setup_fdre_C_CE)      -0.377     8.732    GateKeeper_BD_i/control_parametros_0/inst/window_reg[3]
  -------------------------------------------------------------------
                         required time                          8.732    
                         arrival time                          -3.750    
  -------------------------------------------------------------------
                         slack                                  4.982    

Slack (MET) :             5.036ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 0.828ns (17.889%)  route 3.801ns (82.111%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 8.627 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.786    -0.826    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X103Y59        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y59        FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/Q
                         net (fo=1, routed)           0.656     0.287    GateKeeper_BD_i/control_parametros_0/inst/ctrl[12]
    SLICE_X103Y59        LUT4 (Prop_lut4_I0_O)        0.124     0.411 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_4/O
                         net (fo=5, routed)           0.710     1.120    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_4_n_0
    SLICE_X104Y58        LUT6 (Prop_lut6_I1_O)        0.124     1.244 r  GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_2/O
                         net (fo=4, routed)           0.967     2.211    GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_2_n_0
    SLICE_X105Y56        LUT5 (Prop_lut5_I4_O)        0.124     2.335 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width[7]_i_1/O
                         net (fo=13, routed)          1.468     3.803    GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width[7]_i_1_n_0
    SLICE_X112Y48        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.700     8.627    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X112Y48        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[3]/C
                         clock pessimism              0.462     9.089    
                         clock uncertainty           -0.081     9.008    
    SLICE_X112Y48        FDRE (Setup_fdre_C_CE)      -0.169     8.839    GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[3]
  -------------------------------------------------------------------
                         required time                          8.839    
                         arrival time                          -3.803    
  -------------------------------------------------------------------
                         slack                                  5.036    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/window_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 0.856ns (19.387%)  route 3.559ns (80.613%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.786    -0.826    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X103Y59        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y59        FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/Q
                         net (fo=1, routed)           0.656     0.287    GateKeeper_BD_i/control_parametros_0/inst/ctrl[12]
    SLICE_X103Y59        LUT4 (Prop_lut4_I0_O)        0.124     0.411 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_4/O
                         net (fo=5, routed)           0.710     1.120    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_4_n_0
    SLICE_X104Y58        LUT6 (Prop_lut6_I1_O)        0.124     1.244 r  GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_2/O
                         net (fo=4, routed)           0.967     2.211    GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_2_n_0
    SLICE_X105Y56        LUT5 (Prop_lut5_I4_O)        0.152     2.363 r  GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_1/O
                         net (fo=16, routed)          1.227     3.590    GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_1_n_0
    SLICE_X107Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.686     8.612    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[8]/C
                         clock pessimism              0.576     9.188    
                         clock uncertainty           -0.081     9.108    
    SLICE_X107Y53        FDRE (Setup_fdre_C_CE)      -0.413     8.695    GateKeeper_BD_i/control_parametros_0/inst/window_reg[8]
  -------------------------------------------------------------------
                         required time                          8.695    
                         arrival time                          -3.590    
  -------------------------------------------------------------------
                         slack                                  5.105    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/window_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 0.856ns (19.387%)  route 3.559ns (80.613%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.786    -0.826    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X103Y59        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y59        FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/Q
                         net (fo=1, routed)           0.656     0.287    GateKeeper_BD_i/control_parametros_0/inst/ctrl[12]
    SLICE_X103Y59        LUT4 (Prop_lut4_I0_O)        0.124     0.411 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_4/O
                         net (fo=5, routed)           0.710     1.120    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_4_n_0
    SLICE_X104Y58        LUT6 (Prop_lut6_I1_O)        0.124     1.244 r  GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_2/O
                         net (fo=4, routed)           0.967     2.211    GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_2_n_0
    SLICE_X105Y56        LUT5 (Prop_lut5_I4_O)        0.152     2.363 r  GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_1/O
                         net (fo=16, routed)          1.227     3.590    GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_1_n_0
    SLICE_X107Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.686     8.612    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[9]/C
                         clock pessimism              0.576     9.188    
                         clock uncertainty           -0.081     9.108    
    SLICE_X107Y53        FDRE (Setup_fdre_C_CE)      -0.413     8.695    GateKeeper_BD_i/control_parametros_0/inst/window_reg[9]
  -------------------------------------------------------------------
                         required time                          8.695    
                         arrival time                          -3.590    
  -------------------------------------------------------------------
                         slack                                  5.105    

Slack (MET) :             5.156ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 0.828ns (18.513%)  route 3.645ns (81.487%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 8.627 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.786    -0.826    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X103Y59        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y59        FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/Q
                         net (fo=1, routed)           0.656     0.287    GateKeeper_BD_i/control_parametros_0/inst/ctrl[12]
    SLICE_X103Y59        LUT4 (Prop_lut4_I0_O)        0.124     0.411 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_4/O
                         net (fo=5, routed)           0.710     1.120    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_4_n_0
    SLICE_X104Y58        LUT6 (Prop_lut6_I1_O)        0.124     1.244 r  GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_2/O
                         net (fo=4, routed)           0.967     2.211    GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_2_n_0
    SLICE_X105Y56        LUT5 (Prop_lut5_I4_O)        0.124     2.335 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width[7]_i_1/O
                         net (fo=13, routed)          1.312     3.647    GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width[7]_i_1_n_0
    SLICE_X110Y49        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.700     8.627    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X110Y49        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[0]/C
                         clock pessimism              0.462     9.089    
                         clock uncertainty           -0.081     9.008    
    SLICE_X110Y49        FDRE (Setup_fdre_C_CE)      -0.205     8.803    GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[0]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -3.647    
  -------------------------------------------------------------------
                         slack                                  5.156    

Slack (MET) :             5.156ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 0.828ns (18.513%)  route 3.645ns (81.487%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 8.627 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.786    -0.826    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X103Y59        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y59        FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/Q
                         net (fo=1, routed)           0.656     0.287    GateKeeper_BD_i/control_parametros_0/inst/ctrl[12]
    SLICE_X103Y59        LUT4 (Prop_lut4_I0_O)        0.124     0.411 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_4/O
                         net (fo=5, routed)           0.710     1.120    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_4_n_0
    SLICE_X104Y58        LUT6 (Prop_lut6_I1_O)        0.124     1.244 r  GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_2/O
                         net (fo=4, routed)           0.967     2.211    GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_2_n_0
    SLICE_X105Y56        LUT5 (Prop_lut5_I4_O)        0.124     2.335 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width[7]_i_1/O
                         net (fo=13, routed)          1.312     3.647    GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width[7]_i_1_n_0
    SLICE_X110Y49        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.700     8.627    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X110Y49        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[1]/C
                         clock pessimism              0.462     9.089    
                         clock uncertainty           -0.081     9.008    
    SLICE_X110Y49        FDRE (Setup_fdre_C_CE)      -0.205     8.803    GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[1]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -3.647    
  -------------------------------------------------------------------
                         slack                                  5.156    

Slack (MET) :             5.156ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 0.828ns (18.513%)  route 3.645ns (81.487%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 8.627 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.786    -0.826    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X103Y59        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y59        FDRE (Prop_fdre_C_Q)         0.456    -0.370 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/Q
                         net (fo=1, routed)           0.656     0.287    GateKeeper_BD_i/control_parametros_0/inst/ctrl[12]
    SLICE_X103Y59        LUT4 (Prop_lut4_I0_O)        0.124     0.411 f  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_4/O
                         net (fo=5, routed)           0.710     1.120    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_4_n_0
    SLICE_X104Y58        LUT6 (Prop_lut6_I1_O)        0.124     1.244 r  GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_2/O
                         net (fo=4, routed)           0.967     2.211    GateKeeper_BD_i/control_parametros_0/inst/window[15]_i_2_n_0
    SLICE_X105Y56        LUT5 (Prop_lut5_I4_O)        0.124     2.335 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width[7]_i_1/O
                         net (fo=13, routed)          1.312     3.647    GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width[7]_i_1_n_0
    SLICE_X110Y49        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.700     8.627    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X110Y49        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[5]/C
                         clock pessimism              0.462     9.089    
                         clock uncertainty           -0.081     9.008    
    SLICE_X110Y49        FDRE (Setup_fdre_C_CE)      -0.205     8.803    GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[5]
  -------------------------------------------------------------------
                         required time                          8.803    
                         arrival time                          -3.647    
  -------------------------------------------------------------------
                         slack                                  5.156    

Slack (MET) :             5.188ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 1.118ns (26.374%)  route 3.121ns (73.626%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 8.536 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.787    -0.825    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X104Y58        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y58        FDRE (Prop_fdre_C_Q)         0.518    -0.307 r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[14]/Q
                         net (fo=5, routed)           0.744     0.437    GateKeeper_BD_i/control_parametros_0/inst/ctrl[14]
    SLICE_X104Y58        LUT3 (Prop_lut3_I1_O)        0.148     0.585 r  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_5/O
                         net (fo=1, routed)           0.735     1.320    GateKeeper_BD_i/control_parametros_0/inst/o1/ctrl_reg[8]_1
    SLICE_X104Y57        LUT6 (Prop_lut6_I2_O)        0.328     1.648 r  GateKeeper_BD_i/control_parametros_0/inst/o1/ctrl[7]_i_1/O
                         net (fo=17, routed)          0.848     2.496    GateKeeper_BD_i/control_parametros_0/inst/o1/ctrl_reg[4]_0
    SLICE_X103Y57        LUT6 (Prop_lut6_I0_O)        0.124     2.620 r  GateKeeper_BD_i/control_parametros_0/inst/o1/ctrl[15]_i_1/O
                         net (fo=8, routed)           0.795     3.414    GateKeeper_BD_i/control_parametros_0/inst/o1_n_0
    SLICE_X103Y59        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.610     8.536    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X103Y59        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[11]/C
                         clock pessimism              0.576     9.112    
                         clock uncertainty           -0.081     9.032    
    SLICE_X103Y59        FDRE (Setup_fdre_C_R)       -0.429     8.603    GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[11]
  -------------------------------------------------------------------
                         required time                          8.603    
                         arrival time                          -3.414    
  -------------------------------------------------------------------
                         slack                                  5.188    

Slack (MET) :             5.188ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@10.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 1.118ns (26.374%)  route 3.121ns (73.626%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 8.536 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.787    -0.825    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X104Y58        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y58        FDRE (Prop_fdre_C_Q)         0.518    -0.307 r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[14]/Q
                         net (fo=5, routed)           0.744     0.437    GateKeeper_BD_i/control_parametros_0/inst/ctrl[14]
    SLICE_X104Y58        LUT3 (Prop_lut3_I1_O)        0.148     0.585 r  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_5/O
                         net (fo=1, routed)           0.735     1.320    GateKeeper_BD_i/control_parametros_0/inst/o1/ctrl_reg[8]_1
    SLICE_X104Y57        LUT6 (Prop_lut6_I2_O)        0.328     1.648 r  GateKeeper_BD_i/control_parametros_0/inst/o1/ctrl[7]_i_1/O
                         net (fo=17, routed)          0.848     2.496    GateKeeper_BD_i/control_parametros_0/inst/o1/ctrl_reg[4]_0
    SLICE_X103Y57        LUT6 (Prop_lut6_I0_O)        0.124     2.620 r  GateKeeper_BD_i/control_parametros_0/inst/o1/ctrl[15]_i_1/O
                         net (fo=8, routed)           0.795     3.414    GateKeeper_BD_i/control_parametros_0/inst/o1_n_0
    SLICE_X103Y59        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.610     8.536    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X103Y59        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]/C
                         clock pessimism              0.576     9.112    
                         clock uncertainty           -0.081     9.032    
    SLICE_X103Y59        FDRE (Setup_fdre_C_R)       -0.429     8.603    GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[12]
  -------------------------------------------------------------------
                         required time                          8.603    
                         arrival time                          -3.414    
  -------------------------------------------------------------------
                         slack                                  5.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/orden_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.609    -0.570    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X105Y57        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/orden_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y57        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  GateKeeper_BD_i/control_parametros_0/inst/orden_reg[4]/Q
                         net (fo=1, routed)           0.056    -0.372    GateKeeper_BD_i/control_parametros_0/inst/orden[4]
    SLICE_X104Y57        LUT5 (Prop_lut5_I0_O)        0.045    -0.327 r  GateKeeper_BD_i/control_parametros_0/inst/ctrl[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    GateKeeper_BD_i/control_parametros_0/inst/ctrl[4]_i_1_n_0
    SLICE_X104Y57        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.880    -0.805    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X104Y57        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[4]/C
                         clock pessimism              0.248    -0.557    
    SLICE_X104Y57        FDRE (Hold_fdre_C_D)         0.120    -0.437    GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[4]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.808%)  route 0.332ns (70.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.637    -0.542    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X106Y54        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y54        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  GateKeeper_BD_i/control_parametros_0/inst/d1_reg[1]/Q
                         net (fo=2, routed)           0.332    -0.069    GateKeeper_BD_i/control_parametros_0/inst/p_1_in[1]
    SLICE_X110Y49        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.912    -0.773    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X110Y49        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[1]/C
                         clock pessimism              0.507    -0.266    
    SLICE_X110Y49        FDRE (Hold_fdre_C_D)         0.072    -0.194    GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[1]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/orden_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.609    -0.570    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X103Y58        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/orden_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y58        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  GateKeeper_BD_i/control_parametros_0/inst/orden_reg[11]/Q
                         net (fo=1, routed)           0.110    -0.319    GateKeeper_BD_i/control_parametros_0/inst/orden[11]
    SLICE_X103Y59        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.879    -0.806    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X103Y59        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[11]/C
                         clock pessimism              0.252    -0.554    
    SLICE_X103Y59        FDRE (Hold_fdre_C_D)         0.070    -0.484    GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[11]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/tick_generator_0/inst/tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/o1/monitor_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.544%)  route 0.127ns (47.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.610    -0.569    GateKeeper_BD_i/tick_generator_0/inst/clk
    SLICE_X99Y55         FDRE                                         r  GateKeeper_BD_i/tick_generator_0/inst/tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  GateKeeper_BD_i/tick_generator_0/inst/tick_reg/Q
                         net (fo=2, routed)           0.127    -0.300    GateKeeper_BD_i/UART_Rx_0/inst/o1/tick
    SLICE_X99Y57         FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/o1/monitor_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.879    -0.806    GateKeeper_BD_i/UART_Rx_0/inst/o1/clk
    SLICE_X99Y57         FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/o1/monitor_reg[0]/C
                         clock pessimism              0.252    -0.554    
    SLICE_X99Y57         FDRE (Hold_fdre_C_D)         0.075    -0.479    GateKeeper_BD_i/UART_Rx_0/inst/o1/monitor_reg[0]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/orden_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.895%)  route 0.108ns (34.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.609    -0.570    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X102Y57        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/orden_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y57        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  GateKeeper_BD_i/control_parametros_0/inst/orden_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.297    GateKeeper_BD_i/control_parametros_0/inst/orden[7]
    SLICE_X102Y58        LUT5 (Prop_lut5_I0_O)        0.045    -0.252 r  GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.252    GateKeeper_BD_i/control_parametros_0/inst/ctrl[7]_i_2_n_0
    SLICE_X102Y58        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.879    -0.806    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X102Y58        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[7]/C
                         clock pessimism              0.252    -0.554    
    SLICE_X102Y58        FDRE (Hold_fdre_C_D)         0.121    -0.433    GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[7]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[4]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.141ns (25.676%)  route 0.408ns (74.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.610    -0.569    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X105Y54        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y54        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  GateKeeper_BD_i/control_parametros_0/inst/d1_reg[4]/Q
                         net (fo=5, routed)           0.408    -0.019    GateKeeper_BD_i/control_parametros_0/inst/p_1_in[4]
    SLICE_X108Y49        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[4]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.911    -0.774    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X108Y49        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[4]_replica/C
                         clock pessimism              0.507    -0.267    
    SLICE_X108Y49        FDRE (Hold_fdre_C_D)         0.063    -0.204    GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[4]_replica
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/UART_Rx_0/inst/o1/monitor_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/o1/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.609    -0.570    GateKeeper_BD_i/UART_Rx_0/inst/o1/clk
    SLICE_X99Y57         FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/o1/monitor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y57         FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/monitor_reg[0]/Q
                         net (fo=2, routed)           0.069    -0.373    GateKeeper_BD_i/UART_Rx_0/inst/o1/monitor[0]
    SLICE_X99Y57         LUT2 (Prop_lut2_I0_O)        0.099    -0.274 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/trigger_i_1/O
                         net (fo=1, routed)           0.000    -0.274    GateKeeper_BD_i/UART_Rx_0/inst/o1/trigger_i_1_n_0
    SLICE_X99Y57         FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/o1/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.879    -0.806    GateKeeper_BD_i/UART_Rx_0/inst/o1/clk
    SLICE_X99Y57         FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/o1/trigger_reg/C
                         clock pessimism              0.236    -0.570    
    SLICE_X99Y57         FDRE (Hold_fdre_C_D)         0.091    -0.479    GateKeeper_BD_i/UART_Rx_0/inst/o1/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/o1/monitor_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/o1/trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.609    -0.570    GateKeeper_BD_i/control_parametros_0/inst/o1/clk
    SLICE_X99Y58         FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/o1/monitor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y58         FDRE (Prop_fdre_C_Q)         0.128    -0.442 r  GateKeeper_BD_i/control_parametros_0/inst/o1/monitor_reg[0]/Q
                         net (fo=2, routed)           0.069    -0.373    GateKeeper_BD_i/control_parametros_0/inst/o1/monitor[0]
    SLICE_X99Y58         LUT2 (Prop_lut2_I0_O)        0.099    -0.274 r  GateKeeper_BD_i/control_parametros_0/inst/o1/trigger_i_1/O
                         net (fo=1, routed)           0.000    -0.274    GateKeeper_BD_i/control_parametros_0/inst/o1/trigger_i_1_n_0
    SLICE_X99Y58         FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/o1/trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.879    -0.806    GateKeeper_BD_i/control_parametros_0/inst/o1/clk
    SLICE_X99Y58         FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/o1/trigger_reg/C
                         clock pessimism              0.236    -0.570    
    SLICE_X99Y58         FDRE (Hold_fdre_C_D)         0.091    -0.479    GateKeeper_BD_i/control_parametros_0/inst/o1/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/orden_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.667%)  route 0.161ns (53.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.609    -0.570    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X103Y58        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/orden_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y58        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  GateKeeper_BD_i/control_parametros_0/inst/orden_reg[10]/Q
                         net (fo=1, routed)           0.161    -0.267    GateKeeper_BD_i/control_parametros_0/inst/orden[10]
    SLICE_X104Y58        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.880    -0.805    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X104Y58        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[10]/C
                         clock pessimism              0.272    -0.533    
    SLICE_X104Y58        FDRE (Hold_fdre_C_D)         0.059    -0.474    GateKeeper_BD_i/control_parametros_0/inst/ctrl_reg[10]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.212ns (64.749%)  route 0.115ns (35.251%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.606    -0.573    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X100Y63        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[0]/Q
                         net (fo=5, routed)           0.115    -0.293    GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg_n_0_[0]
    SLICE_X101Y63        LUT5 (Prop_lut5_I1_O)        0.048    -0.245 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    GateKeeper_BD_i/UART_Rx_0/inst/p_0_in__0[2]
    SLICE_X101Y63        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.875    -0.810    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X101Y63        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[2]/C
                         clock pessimism              0.250    -0.560    
    SLICE_X101Y63        FDRE (Hold_fdre_C_D)         0.107    -0.453    GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[2]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_GateKeeper_BD_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X98Y62     GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X98Y62     GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X98Y62     GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X98Y62     GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X98Y62     GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X98Y62     GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X100Y60    GateKeeper_BD_i/UART_Rx_0/inst/bufferRxInt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X101Y60    GateKeeper_BD_i/UART_Rx_0/inst/bufferRxInt_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X98Y62     GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X98Y62     GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X98Y62     GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X98Y62     GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X98Y62     GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X98Y62     GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X98Y62     GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X98Y62     GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X98Y62     GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X98Y62     GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X98Y62     GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X98Y62     GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X98Y62     GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X98Y62     GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X98Y62     GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X98Y62     GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X98Y62     GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X98Y62     GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X98Y62     GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X98Y62     GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  To Clock:  clk_400MHz_GateKeeper_BD_clk_wiz_0_0

Setup :           61  Failing Endpoints,  Worst Slack       -1.918ns,  Total Violation      -59.709ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.918ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 1.789ns (47.651%)  route 1.965ns (52.349%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 1.127 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.869    -0.743    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X113Y51        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y51        FDRE (Prop_fdre_C_Q)         0.419    -0.324 r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[3]/Q
                         net (fo=6, routed)           0.969     0.646    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[3]
    SLICE_X111Y49        LUT6 (Prop_lut6_I5_O)        0.299     0.945 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.945    GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg1_carry_i_7_n_0
    SLICE_X111Y49        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.495 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg1_carry/CO[3]
                         net (fo=1, routed)           0.001     1.495    GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg1
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.717 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg1_carry__0/O[0]
                         net (fo=3, routed)           0.305     2.023    GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg1_carry__0_n_7
    SLICE_X113Y50        LUT3 (Prop_lut3_I1_O)        0.299     2.322 r  GateKeeper_BD_i/GateKeeper_0/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.690     3.012    GateKeeper_BD_i/GateKeeper_0/inst/c2[7]_i_1_n_0
    SLICE_X111Y48        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.700     1.127    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X111Y48        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[1]/C
                         clock pessimism              0.462     1.589    
                         clock uncertainty           -0.066     1.523    
    SLICE_X111Y48        FDRE (Setup_fdre_C_R)       -0.429     1.094    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[1]
  -------------------------------------------------------------------
                         required time                          1.094    
                         arrival time                          -3.012    
  -------------------------------------------------------------------
                         slack                                 -1.918    

Slack (VIOLATED) :        -1.918ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 1.789ns (47.651%)  route 1.965ns (52.349%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 1.127 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.869    -0.743    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X113Y51        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y51        FDRE (Prop_fdre_C_Q)         0.419    -0.324 r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[3]/Q
                         net (fo=6, routed)           0.969     0.646    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[3]
    SLICE_X111Y49        LUT6 (Prop_lut6_I5_O)        0.299     0.945 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.945    GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg1_carry_i_7_n_0
    SLICE_X111Y49        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.495 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg1_carry/CO[3]
                         net (fo=1, routed)           0.001     1.495    GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg1
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.717 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg1_carry__0/O[0]
                         net (fo=3, routed)           0.305     2.023    GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg1_carry__0_n_7
    SLICE_X113Y50        LUT3 (Prop_lut3_I1_O)        0.299     2.322 r  GateKeeper_BD_i/GateKeeper_0/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.690     3.012    GateKeeper_BD_i/GateKeeper_0/inst/c2[7]_i_1_n_0
    SLICE_X111Y48        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.700     1.127    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X111Y48        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]/C
                         clock pessimism              0.462     1.589    
                         clock uncertainty           -0.066     1.523    
    SLICE_X111Y48        FDRE (Setup_fdre_C_R)       -0.429     1.094    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]
  -------------------------------------------------------------------
                         required time                          1.094    
                         arrival time                          -3.012    
  -------------------------------------------------------------------
                         slack                                 -1.918    

Slack (VIOLATED) :        -1.895ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 1.789ns (49.212%)  route 1.846ns (50.788%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 1.126 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.869    -0.743    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X113Y51        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y51        FDRE (Prop_fdre_C_Q)         0.419    -0.324 r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[3]/Q
                         net (fo=6, routed)           0.969     0.646    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[3]
    SLICE_X111Y49        LUT6 (Prop_lut6_I5_O)        0.299     0.945 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.945    GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg1_carry_i_7_n_0
    SLICE_X111Y49        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.495 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg1_carry/CO[3]
                         net (fo=1, routed)           0.001     1.495    GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg1
    SLICE_X111Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.717 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg1_carry__0/O[0]
                         net (fo=3, routed)           0.305     2.023    GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg1_carry__0_n_7
    SLICE_X113Y50        LUT3 (Prop_lut3_I1_O)        0.299     2.322 r  GateKeeper_BD_i/GateKeeper_0/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.571     2.893    GateKeeper_BD_i/GateKeeper_0/inst/c2[7]_i_1_n_0
    SLICE_X112Y45        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.699     1.126    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X112Y45        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[4]/C
                         clock pessimism              0.462     1.588    
                         clock uncertainty           -0.066     1.522    
    SLICE_X112Y45        FDRE (Setup_fdre_C_R)       -0.524     0.998    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.998    
                         arrival time                          -2.893    
  -------------------------------------------------------------------
                         slack                                 -1.895    

Slack (VIOLATED) :        -1.885ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 1.746ns (45.142%)  route 2.122ns (54.858%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 1.116 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.869    -0.743    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X111Y51        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDRE (Prop_fdre_C_Q)         0.419    -0.324 f  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]/Q
                         net (fo=7, routed)           0.995     0.671    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]
    SLICE_X113Y50        LUT6 (Prop_lut6_I0_O)        0.299     0.970 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1_carry_i_3/O
                         net (fo=1, routed)           0.323     1.293    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1_carry_i_3_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.800 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.800    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1
    SLICE_X110Y51        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.022 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1_carry__0/O[0]
                         net (fo=3, routed)           0.461     2.483    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1_carry__0_n_7
    SLICE_X113Y51        LUT3 (Prop_lut3_I1_O)        0.299     2.782 r  GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.343     3.125    GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_1_n_0
    SLICE_X110Y51        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.690     1.116    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X110Y51        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[7]/C
                         clock pessimism              0.619     1.735    
                         clock uncertainty           -0.066     1.670    
    SLICE_X110Y51        FDRE (Setup_fdre_C_R)       -0.429     1.241    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.241    
                         arrival time                          -3.125    
  -------------------------------------------------------------------
                         slack                                 -1.885    

Slack (VIOLATED) :        -1.858ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 1.746ns (45.193%)  route 2.117ns (54.807%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 1.116 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.869    -0.743    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X111Y51        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDRE (Prop_fdre_C_Q)         0.419    -0.324 f  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]/Q
                         net (fo=7, routed)           0.995     0.671    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]
    SLICE_X113Y50        LUT6 (Prop_lut6_I0_O)        0.299     0.970 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1_carry_i_3/O
                         net (fo=1, routed)           0.323     1.293    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1_carry_i_3_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.800 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.800    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1
    SLICE_X110Y51        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.022 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1_carry__0/O[0]
                         net (fo=3, routed)           0.461     2.483    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1_carry__0_n_7
    SLICE_X113Y51        LUT3 (Prop_lut3_I1_O)        0.299     2.782 r  GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.339     3.121    GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_1_n_0
    SLICE_X111Y51        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.690     1.116    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X111Y51        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[0]/C
                         clock pessimism              0.641     1.757    
                         clock uncertainty           -0.066     1.692    
    SLICE_X111Y51        FDRE (Setup_fdre_C_R)       -0.429     1.263    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[0]
  -------------------------------------------------------------------
                         required time                          1.263    
                         arrival time                          -3.121    
  -------------------------------------------------------------------
                         slack                                 -1.858    

Slack (VIOLATED) :        -1.858ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 1.746ns (45.193%)  route 2.117ns (54.807%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 1.116 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.869    -0.743    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X111Y51        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDRE (Prop_fdre_C_Q)         0.419    -0.324 f  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]/Q
                         net (fo=7, routed)           0.995     0.671    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]
    SLICE_X113Y50        LUT6 (Prop_lut6_I0_O)        0.299     0.970 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1_carry_i_3/O
                         net (fo=1, routed)           0.323     1.293    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1_carry_i_3_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.800 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.800    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1
    SLICE_X110Y51        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.022 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1_carry__0/O[0]
                         net (fo=3, routed)           0.461     2.483    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1_carry__0_n_7
    SLICE_X113Y51        LUT3 (Prop_lut3_I1_O)        0.299     2.782 r  GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.339     3.121    GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_1_n_0
    SLICE_X111Y51        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.690     1.116    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X111Y51        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[1]/C
                         clock pessimism              0.641     1.757    
                         clock uncertainty           -0.066     1.692    
    SLICE_X111Y51        FDRE (Setup_fdre_C_R)       -0.429     1.263    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[1]
  -------------------------------------------------------------------
                         required time                          1.263    
                         arrival time                          -3.121    
  -------------------------------------------------------------------
                         slack                                 -1.858    

Slack (VIOLATED) :        -1.858ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 1.746ns (45.193%)  route 2.117ns (54.807%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 1.116 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.869    -0.743    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X111Y51        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDRE (Prop_fdre_C_Q)         0.419    -0.324 f  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]/Q
                         net (fo=7, routed)           0.995     0.671    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]
    SLICE_X113Y50        LUT6 (Prop_lut6_I0_O)        0.299     0.970 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1_carry_i_3/O
                         net (fo=1, routed)           0.323     1.293    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1_carry_i_3_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.800 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.800    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1
    SLICE_X110Y51        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.022 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1_carry__0/O[0]
                         net (fo=3, routed)           0.461     2.483    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1_carry__0_n_7
    SLICE_X113Y51        LUT3 (Prop_lut3_I1_O)        0.299     2.782 r  GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.339     3.121    GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_1_n_0
    SLICE_X111Y51        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.690     1.116    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X111Y51        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]/C
                         clock pessimism              0.641     1.757    
                         clock uncertainty           -0.066     1.692    
    SLICE_X111Y51        FDRE (Setup_fdre_C_R)       -0.429     1.263    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]
  -------------------------------------------------------------------
                         required time                          1.263    
                         arrival time                          -3.121    
  -------------------------------------------------------------------
                         slack                                 -1.858    

Slack (VIOLATED) :        -1.858ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 1.746ns (45.193%)  route 2.117ns (54.807%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 1.116 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.869    -0.743    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X111Y51        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDRE (Prop_fdre_C_Q)         0.419    -0.324 f  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]/Q
                         net (fo=7, routed)           0.995     0.671    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]
    SLICE_X113Y50        LUT6 (Prop_lut6_I0_O)        0.299     0.970 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1_carry_i_3/O
                         net (fo=1, routed)           0.323     1.293    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1_carry_i_3_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.800 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.800    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1
    SLICE_X110Y51        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.022 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1_carry__0/O[0]
                         net (fo=3, routed)           0.461     2.483    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1_carry__0_n_7
    SLICE_X113Y51        LUT3 (Prop_lut3_I1_O)        0.299     2.782 r  GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.339     3.121    GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_1_n_0
    SLICE_X111Y51        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.690     1.116    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X111Y51        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[3]/C
                         clock pessimism              0.641     1.757    
                         clock uncertainty           -0.066     1.692    
    SLICE_X111Y51        FDRE (Setup_fdre_C_R)       -0.429     1.263    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[3]
  -------------------------------------------------------------------
                         required time                          1.263    
                         arrival time                          -3.121    
  -------------------------------------------------------------------
                         slack                                 -1.858    

Slack (VIOLATED) :        -1.858ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 1.746ns (45.193%)  route 2.117ns (54.807%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 1.116 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.869    -0.743    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X111Y51        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDRE (Prop_fdre_C_Q)         0.419    -0.324 f  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]/Q
                         net (fo=7, routed)           0.995     0.671    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]
    SLICE_X113Y50        LUT6 (Prop_lut6_I0_O)        0.299     0.970 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1_carry_i_3/O
                         net (fo=1, routed)           0.323     1.293    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1_carry_i_3_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.800 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.800    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1
    SLICE_X110Y51        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.022 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1_carry__0/O[0]
                         net (fo=3, routed)           0.461     2.483    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1_carry__0_n_7
    SLICE_X113Y51        LUT3 (Prop_lut3_I1_O)        0.299     2.782 r  GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.339     3.121    GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_1_n_0
    SLICE_X111Y51        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.690     1.116    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X111Y51        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[4]/C
                         clock pessimism              0.641     1.757    
                         clock uncertainty           -0.066     1.692    
    SLICE_X111Y51        FDRE (Setup_fdre_C_R)       -0.429     1.263    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[4]
  -------------------------------------------------------------------
                         required time                          1.263    
                         arrival time                          -3.121    
  -------------------------------------------------------------------
                         slack                                 -1.858    

Slack (VIOLATED) :        -1.858ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 1.746ns (45.193%)  route 2.117ns (54.807%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 1.116 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.869    -0.743    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X111Y51        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDRE (Prop_fdre_C_Q)         0.419    -0.324 f  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]/Q
                         net (fo=7, routed)           0.995     0.671    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[2]
    SLICE_X113Y50        LUT6 (Prop_lut6_I0_O)        0.299     0.970 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1_carry_i_3/O
                         net (fo=1, routed)           0.323     1.293    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1_carry_i_3_n_0
    SLICE_X110Y50        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.800 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.800    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1
    SLICE_X110Y51        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.022 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1_carry__0/O[0]
                         net (fo=3, routed)           0.461     2.483    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1_carry__0_n_7
    SLICE_X113Y51        LUT3 (Prop_lut3_I1_O)        0.299     2.782 r  GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.339     3.121    GateKeeper_BD_i/GateKeeper_1/inst/c2[7]_i_1_n_0
    SLICE_X111Y51        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.690     1.116    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X111Y51        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[5]/C
                         clock pessimism              0.641     1.757    
                         clock uncertainty           -0.066     1.692    
    SLICE_X111Y51        FDRE (Setup_fdre_C_R)       -0.429     1.263    GateKeeper_BD_i/GateKeeper_1/inst/c2_reg[5]
  -------------------------------------------------------------------
                         required time                          1.263    
                         arrival time                          -3.121    
  -------------------------------------------------------------------
                         slack                                 -1.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_1/inst/c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.210%)  route 0.150ns (28.790%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.641    -0.538    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X112Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[3]/Q
                         net (fo=3, routed)           0.149    -0.224    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[3]
    SLICE_X112Y49        LUT3 (Prop_lut3_I2_O)        0.045    -0.179 r  GateKeeper_BD_i/GateKeeper_1/inst/c[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.179    GateKeeper_BD_i/GateKeeper_1/inst/c[0]_i_4_n_0
    SLICE_X112Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.070 r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.070    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[0]_i_2_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.017 r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.017    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[4]_i_1_n_7
    SLICE_X112Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.774    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X112Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[4]/C
                         clock pessimism              0.507    -0.267    
    SLICE_X112Y50        FDRE (Hold_fdre_C_D)         0.134    -0.133    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[4]
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_1/inst/c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.384ns (71.911%)  route 0.150ns (28.089%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.641    -0.538    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X112Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[3]/Q
                         net (fo=3, routed)           0.149    -0.224    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[3]
    SLICE_X112Y49        LUT3 (Prop_lut3_I2_O)        0.045    -0.179 r  GateKeeper_BD_i/GateKeeper_1/inst/c[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.179    GateKeeper_BD_i/GateKeeper_1/inst/c[0]_i_4_n_0
    SLICE_X112Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.070 r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.070    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[0]_i_2_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.004 r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.004    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[4]_i_1_n_5
    SLICE_X112Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.774    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X112Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[6]/C
                         clock pessimism              0.507    -0.267    
    SLICE_X112Y50        FDRE (Hold_fdre_C_D)         0.134    -0.133    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[6]
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_1/inst/c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.407ns (73.071%)  route 0.150ns (26.929%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.641    -0.538    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X112Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[3]/Q
                         net (fo=3, routed)           0.149    -0.224    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[3]
    SLICE_X112Y49        LUT3 (Prop_lut3_I2_O)        0.045    -0.179 r  GateKeeper_BD_i/GateKeeper_1/inst/c[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.179    GateKeeper_BD_i/GateKeeper_1/inst/c[0]_i_4_n_0
    SLICE_X112Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.070 r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.070    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[0]_i_2_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.019 r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.019    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[4]_i_1_n_6
    SLICE_X112Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.774    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X112Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[5]/C
                         clock pessimism              0.507    -0.267    
    SLICE_X112Y50        FDRE (Hold_fdre_C_D)         0.134    -0.133    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[5]
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_1/inst/c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.409ns (73.167%)  route 0.150ns (26.833%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.641    -0.538    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X112Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[3]/Q
                         net (fo=3, routed)           0.149    -0.224    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[3]
    SLICE_X112Y49        LUT3 (Prop_lut3_I2_O)        0.045    -0.179 r  GateKeeper_BD_i/GateKeeper_1/inst/c[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.179    GateKeeper_BD_i/GateKeeper_1/inst/c[0]_i_4_n_0
    SLICE_X112Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.070 r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.070    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[0]_i_2_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.021 r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.021    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[4]_i_1_n_4
    SLICE_X112Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.774    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X112Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[7]/C
                         clock pessimism              0.507    -0.267    
    SLICE_X112Y50        FDRE (Hold_fdre_C_D)         0.134    -0.133    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[7]
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.355ns (67.130%)  route 0.174ns (32.870%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.640    -0.539    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X106Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[3]/Q
                         net (fo=3, routed)           0.173    -0.225    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[3]
    SLICE_X106Y49        LUT3 (Prop_lut3_I2_O)        0.045    -0.180 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.180    GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.065 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.064    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.010 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.010    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1_n_7
    SLICE_X106Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.908    -0.777    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X106Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]/C
                         clock pessimism              0.507    -0.270    
    SLICE_X106Y50        FDRE (Hold_fdre_C_D)         0.105    -0.165    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_1/inst/c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.411ns (73.263%)  route 0.150ns (26.737%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.641    -0.538    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X112Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[3]/Q
                         net (fo=3, routed)           0.149    -0.224    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[3]
    SLICE_X112Y49        LUT3 (Prop_lut3_I2_O)        0.045    -0.179 r  GateKeeper_BD_i/GateKeeper_1/inst/c[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.179    GateKeeper_BD_i/GateKeeper_1/inst/c[0]_i_4_n_0
    SLICE_X112Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.070 r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.070    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[0]_i_2_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.030 r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.030    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[4]_i_1_n_0
    SLICE_X112Y51        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.023 r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.023    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[8]_i_1_n_7
    SLICE_X112Y51        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.774    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X112Y51        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[8]/C
                         clock pessimism              0.507    -0.267    
    SLICE_X112Y51        FDRE (Hold_fdre_C_D)         0.134    -0.133    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[8]
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.366ns (67.800%)  route 0.174ns (32.200%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.640    -0.539    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X106Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[3]/Q
                         net (fo=3, routed)           0.173    -0.225    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[3]
    SLICE_X106Y49        LUT3 (Prop_lut3_I2_O)        0.045    -0.180 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.180    GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.065 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.064    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.001 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.001    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1_n_5
    SLICE_X106Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.908    -0.777    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X106Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[6]/C
                         clock pessimism              0.507    -0.270    
    SLICE_X106Y50        FDRE (Hold_fdre_C_D)         0.105    -0.165    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[6]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                           0.001    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_1/inst/c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.424ns (73.868%)  route 0.150ns (26.132%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.641    -0.538    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X112Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDRE (Prop_fdre_C_Q)         0.164    -0.374 r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[3]/Q
                         net (fo=3, routed)           0.149    -0.224    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[3]
    SLICE_X112Y49        LUT3 (Prop_lut3_I2_O)        0.045    -0.179 r  GateKeeper_BD_i/GateKeeper_1/inst/c[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.179    GateKeeper_BD_i/GateKeeper_1/inst/c[0]_i_4_n_0
    SLICE_X112Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.070 r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.070    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[0]_i_2_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.030 r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.030    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[4]_i_1_n_0
    SLICE_X112Y51        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.036 r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.036    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[8]_i_1_n_5
    SLICE_X112Y51        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.774    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X112Y51        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[10]/C
                         clock pessimism              0.507    -0.267    
    SLICE_X112Y51        FDRE (Hold_fdre_C_D)         0.134    -0.133    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[10]
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.209ns (73.982%)  route 0.074ns (26.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.638    -0.541    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X112Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54        FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[1]/Q
                         net (fo=8, routed)           0.074    -0.303    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[1]
    SLICE_X113Y54        LUT6 (Prop_lut6_I1_O)        0.045    -0.258 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    GateKeeper_BD_i/GateKeeper_2/inst/p_0_in[5]
    SLICE_X113Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.910    -0.775    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X113Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[5]/C
                         clock pessimism              0.247    -0.528    
    SLICE_X113Y54        FDRE (Hold_fdre_C_D)         0.092    -0.436    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.391ns (69.225%)  route 0.174ns (30.775%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.640    -0.539    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X106Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[3]/Q
                         net (fo=3, routed)           0.173    -0.225    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[3]
    SLICE_X106Y49        LUT3 (Prop_lut3_I2_O)        0.045    -0.180 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.180    GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_4_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.065 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.064    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.026 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.026    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1_n_6
    SLICE_X106Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.908    -0.777    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X106Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[5]/C
                         clock pessimism              0.507    -0.270    
    SLICE_X106Y50        FDRE (Hold_fdre_C_D)         0.105    -0.165    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[5]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_400MHz_GateKeeper_BD_clk_wiz_0_0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1    GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.500       1.251      MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X113Y51    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X111Y48    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X111Y48    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X113Y51    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X112Y45    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X113Y51    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X113Y51    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X113Y51    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.500       210.860    MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X113Y51    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X113Y51    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X111Y48    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X111Y48    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X111Y48    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X111Y48    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X113Y51    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X113Y51    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X112Y45    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X112Y45    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X113Y51    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X113Y51    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X111Y48    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X111Y48    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X111Y48    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X111Y48    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X113Y51    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X113Y51    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X112Y45    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X112Y45    GateKeeper_BD_i/GateKeeper_0/inst/c2_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_GateKeeper_BD_clk_wiz_0_0
  To Clock:  clkfbout_GateKeeper_BD_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_GateKeeper_BD_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    GateKeeper_BD_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.072ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.072ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.787ns  (logic 2.513ns (37.025%)  route 4.274ns (62.975%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.696     2.990    GateKeeper_BD_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X28Y88         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419     3.409 r  GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           1.044     4.453    GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X34Y88         LUT6 (Prop_lut6_I0_O)        0.299     4.752 r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.673     5.425    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X36Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.549 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.645     6.194    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X37Y91         LUT3 (Prop_lut3_I2_O)        0.150     6.344 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.140     7.484    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y91         LUT4 (Prop_lut4_I3_O)        0.326     7.810 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.810    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.360 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.360    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.673 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.772     9.445    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X27Y92         LUT3 (Prop_lut3_I0_O)        0.332     9.777 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.777    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X27Y92         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.520    12.699    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y92         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X27Y92         FDRE (Setup_fdre_C_D)        0.075    12.849    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.849    
                         arrival time                          -9.777    
  -------------------------------------------------------------------
                         slack                                  3.072    

Slack (MET) :             3.116ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 2.601ns (38.599%)  route 4.138ns (61.401%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.696     2.990    GateKeeper_BD_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X28Y88         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419     3.409 r  GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           1.044     4.453    GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X34Y88         LUT6 (Prop_lut6_I0_O)        0.299     4.752 r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.673     5.425    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X36Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.549 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.645     6.194    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X37Y91         LUT3 (Prop_lut3_I2_O)        0.150     6.344 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.140     7.484    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y91         LUT4 (Prop_lut4_I3_O)        0.326     7.810 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.810    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.360 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.360    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.474 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.474    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.787 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.636     9.423    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X31Y93         LUT3 (Prop_lut3_I0_O)        0.306     9.729 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     9.729    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X31Y93         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.525    12.704    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y93         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X31Y93         FDRE (Setup_fdre_C_D)        0.031    12.845    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.845    
                         arrival time                          -9.729    
  -------------------------------------------------------------------
                         slack                                  3.116    

Slack (MET) :             3.239ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.660ns  (logic 2.614ns (39.250%)  route 4.046ns (60.750%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.696     2.990    GateKeeper_BD_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X28Y88         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419     3.409 r  GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           1.044     4.453    GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X34Y88         LUT6 (Prop_lut6_I0_O)        0.299     4.752 r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.673     5.425    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X36Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.549 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.645     6.194    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X37Y91         LUT3 (Prop_lut3_I2_O)        0.150     6.344 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.140     7.484    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y91         LUT4 (Prop_lut4_I3_O)        0.326     7.810 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.810    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.360 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.360    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.474 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.474    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.808 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.544     9.352    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X31Y93         LUT3 (Prop_lut3_I0_O)        0.298     9.650 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.650    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X31Y93         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.525    12.704    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y93         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X31Y93         FDRE (Setup_fdre_C_D)        0.075    12.889    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.889    
                         arrival time                          -9.650    
  -------------------------------------------------------------------
                         slack                                  3.239    

Slack (MET) :             3.248ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.567ns  (logic 2.505ns (38.144%)  route 4.062ns (61.856%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.696     2.990    GateKeeper_BD_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X28Y88         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419     3.409 r  GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           1.044     4.453    GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X34Y88         LUT6 (Prop_lut6_I0_O)        0.299     4.752 r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.673     5.425    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X36Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.549 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.645     6.194    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X37Y91         LUT3 (Prop_lut3_I2_O)        0.150     6.344 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.140     7.484    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y91         LUT4 (Prop_lut4_I3_O)        0.326     7.810 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.810    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.360 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.360    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.694 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.560     9.254    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X27Y92         LUT3 (Prop_lut3_I0_O)        0.303     9.557 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     9.557    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X27Y92         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.520    12.699    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y92         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X27Y92         FDRE (Setup_fdre_C_D)        0.031    12.805    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.805    
                         arrival time                          -9.557    
  -------------------------------------------------------------------
                         slack                                  3.248    

Slack (MET) :             3.273ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.580ns  (logic 2.523ns (38.345%)  route 4.057ns (61.655%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.696     2.990    GateKeeper_BD_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X28Y88         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419     3.409 r  GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           1.044     4.453    GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X34Y88         LUT6 (Prop_lut6_I0_O)        0.299     4.752 r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.673     5.425    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X36Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.549 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.645     6.194    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X37Y91         LUT3 (Prop_lut3_I2_O)        0.150     6.344 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.140     7.484    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y91         LUT4 (Prop_lut4_I3_O)        0.326     7.810 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.810    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.360 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.360    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.474 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.474    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.713 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.555     9.268    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X31Y93         LUT3 (Prop_lut3_I0_O)        0.302     9.570 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     9.570    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X31Y93         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.525    12.704    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y93         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X31Y93         FDRE (Setup_fdre_C_D)        0.029    12.843    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                          -9.570    
  -------------------------------------------------------------------
                         slack                                  3.273    

Slack (MET) :             3.295ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.564ns  (logic 2.290ns (34.886%)  route 4.274ns (65.114%))
  Logic Levels:           6  (CARRY4=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.696     2.990    GateKeeper_BD_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X28Y88         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419     3.409 r  GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           1.044     4.453    GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X34Y88         LUT6 (Prop_lut6_I0_O)        0.299     4.752 r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.673     5.425    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X36Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.549 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.645     6.194    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X37Y91         LUT3 (Prop_lut3_I2_O)        0.150     6.344 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.140     7.484    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y91         LUT4 (Prop_lut4_I3_O)        0.326     7.810 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.810    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.450 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.772     9.222    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X27Y91         LUT3 (Prop_lut3_I0_O)        0.332     9.554 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     9.554    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X27Y91         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.520    12.699    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y91         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X27Y91         FDRE (Setup_fdre_C_D)        0.075    12.849    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.849    
                         arrival time                          -9.554    
  -------------------------------------------------------------------
                         slack                                  3.295    

Slack (MET) :             3.297ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.602ns  (logic 2.529ns (38.308%)  route 4.073ns (61.692%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.696     2.990    GateKeeper_BD_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X28Y88         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419     3.409 r  GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           1.044     4.453    GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X34Y88         LUT6 (Prop_lut6_I0_O)        0.299     4.752 r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.673     5.425    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X36Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.549 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.645     6.194    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X37Y91         LUT3 (Prop_lut3_I2_O)        0.150     6.344 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.140     7.484    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y91         LUT4 (Prop_lut4_I3_O)        0.326     7.810 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.810    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.360 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.360    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.474 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.474    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.696 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.571     9.267    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X31Y93         LUT3 (Prop_lut3_I0_O)        0.325     9.592 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.592    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X31Y93         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.525    12.704    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y93         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X31Y93         FDRE (Setup_fdre_C_D)        0.075    12.889    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.889    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                  3.297    

Slack (MET) :             3.305ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.508ns  (logic 2.389ns (36.708%)  route 4.119ns (63.292%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.696     2.990    GateKeeper_BD_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X28Y88         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419     3.409 r  GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           1.044     4.453    GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X34Y88         LUT6 (Prop_lut6_I0_O)        0.299     4.752 r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.673     5.425    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X36Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.549 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.645     6.194    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X37Y91         LUT3 (Prop_lut3_I2_O)        0.150     6.344 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.140     7.484    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y91         LUT4 (Prop_lut4_I3_O)        0.326     7.810 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.810    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.360 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.360    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.582 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.617     9.199    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X27Y92         LUT3 (Prop_lut3_I0_O)        0.299     9.498 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     9.498    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X27Y92         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.520    12.699    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y92         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X27Y92         FDRE (Setup_fdre_C_D)        0.029    12.803    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.803    
                         arrival time                          -9.498    
  -------------------------------------------------------------------
                         slack                                  3.305    

Slack (MET) :             3.336ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.523ns  (logic 2.435ns (37.330%)  route 4.088ns (62.670%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.696     2.990    GateKeeper_BD_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X28Y88         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419     3.409 r  GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           1.044     4.453    GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X34Y88         LUT6 (Prop_lut6_I0_O)        0.299     4.752 r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.673     5.425    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X36Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.549 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.645     6.194    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X37Y91         LUT3 (Prop_lut3_I2_O)        0.150     6.344 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.140     7.484    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y91         LUT4 (Prop_lut4_I3_O)        0.326     7.810 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.810    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.360 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.360    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.599 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.586     9.185    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X27Y92         LUT3 (Prop_lut3_I0_O)        0.328     9.513 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     9.513    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X27Y92         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.520    12.699    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y92         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X27Y92         FDRE (Setup_fdre_C_D)        0.075    12.849    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.849    
                         arrival time                          -9.513    
  -------------------------------------------------------------------
                         slack                                  3.336    

Slack (MET) :             3.695ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.120ns  (logic 2.200ns (35.948%)  route 3.920ns (64.052%))
  Logic Levels:           6  (CARRY4=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.696     2.990    GateKeeper_BD_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X28Y88         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.419     3.409 r  GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           1.044     4.453    GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X34Y88         LUT6 (Prop_lut6_I0_O)        0.299     4.752 r  GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          0.673     5.425    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X36Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.549 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.645     6.194    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X37Y91         LUT3 (Prop_lut3_I2_O)        0.150     6.344 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.140     7.484    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y91         LUT4 (Prop_lut4_I3_O)        0.326     7.810 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.810    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.390 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.418     8.808    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]
    SLICE_X27Y91         LUT3 (Prop_lut3_I0_O)        0.302     9.110 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1/O
                         net (fo=1, routed)           0.000     9.110    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[2]
    SLICE_X27Y91         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.520    12.699    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y91         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X27Y91         FDRE (Setup_fdre_C_D)        0.031    12.805    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.805    
                         arrival time                          -9.110    
  -------------------------------------------------------------------
                         slack                                  3.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.066%)  route 0.146ns (50.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.656     0.992    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/Q
                         net (fo=1, routed)           0.146     1.279    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[27]
    SLICE_X27Y99         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.844     1.210    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.071     1.246    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.462%)  route 0.162ns (53.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.659     0.995    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/Q
                         net (fo=1, routed)           0.162     1.298    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[21]
    SLICE_X31Y99         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.845     1.211    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.076     1.252    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.425%)  route 0.144ns (43.575%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.659     0.995    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X31Y100        FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[35]/Q
                         net (fo=1, routed)           0.144     1.280    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[35]
    SLICE_X31Y98         LUT3 (Prop_lut3_I2_O)        0.045     1.325 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[35]_i_1/O
                         net (fo=1, routed)           0.000     1.325    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[35]
    SLICE_X31Y98         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.845     1.211    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X31Y98         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y98         FDRE (Hold_fdre_C_D)         0.091     1.267    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.106%)  route 0.176ns (57.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.656     0.992    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/Q
                         net (fo=1, routed)           0.176     1.296    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[28]
    SLICE_X27Y99         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.844     1.210    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.022     1.197    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.298%)  route 0.177ns (55.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.575     0.911    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y91         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.177     1.229    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X26Y92         SRLC32E                                      r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.842     1.208    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y92         SRLC32E                                      r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.127    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.575     0.911    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y92         FDRE                                         r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.115     1.167    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[10]
    SLICE_X26Y92         SRLC32E                                      r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.842     1.208    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y92         SRLC32E                                      r  GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.061    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.566     0.902    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X27Y81         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056     1.098    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2[4]
    SLICE_X27Y81         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.834     1.200    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X27Y81         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.298     0.902    
    SLICE_X27Y81         FDRE (Hold_fdre_C_D)         0.076     0.978    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.566     0.902    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X27Y81         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056     1.098    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2[1]
    SLICE_X27Y81         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.834     1.200    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X27Y81         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.298     0.902    
    SLICE_X27Y81         FDRE (Hold_fdre_C_D)         0.075     0.977    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.556     0.892    GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X37Y96         FDRE                                         r  GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.088    GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X37Y96         FDRE                                         r  GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.824     1.190    GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X37Y96         FDRE                                         r  GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.298     0.892    
    SLICE_X37Y96         FDRE (Hold_fdre_C_D)         0.075     0.967    GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.558     0.894    GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X35Y95         FDRE                                         r  GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.090    GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/Q
    SLICE_X35Y95         FDRE                                         r  GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.825     1.191    GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X35Y95         FDRE                                         r  GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.297     0.894    
    SLICE_X35Y95         FDRE (Hold_fdre_C_D)         0.075     0.969    GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y87    GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y87    GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[27]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y87    GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y87    GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y88    GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y88    GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y88    GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_rdack_i_D1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y88    GateKeeper_BD_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X33Y88    GateKeeper_BD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y93    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y93    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y93    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y93    GateKeeper_BD_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  To Clock:  clk_400MHz_GateKeeper_BD_clk_wiz_0_0

Setup :          134  Failing Endpoints,  Worst Slack       -2.569ns,  Total Violation     -143.229ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.569ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 2.537ns (55.248%)  route 2.055ns (44.752%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 1.112 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.867    -0.745    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y52        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.289 f  GateKeeper_BD_i/control_parametros_0/inst/window_reg[1]/Q
                         net (fo=7, routed)           0.668     0.380    GateKeeper_BD_i/GateKeeper_2/inst/window[1]
    SLICE_X107Y52        LUT1 (Prop_lut1_I0_O)        0.124     0.504 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1__3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.504    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1__3_carry_i_4_n_0
    SLICE_X107Y52        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.036 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1__3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.036    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1__3_carry_n_0
    SLICE_X107Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.150 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.150    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1__3_carry__0_n_0
    SLICE_X107Y54        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.484 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1__3_carry__1/O[1]
                         net (fo=2, routed)           0.614     2.098    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1__3_carry__1_n_6
    SLICE_X106Y54        LUT4 (Prop_lut4_I1_O)        0.303     2.401 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.401    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg0_carry__0_i_7_n_0
    SLICE_X106Y54        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.951 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg0_carry__0/CO[3]
                         net (fo=2, routed)           0.773     3.723    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg0
    SLICE_X108Y54        LUT5 (Prop_lut5_I1_O)        0.124     3.847 r  GateKeeper_BD_i/GateKeeper_2/inst/state_i_1/O
                         net (fo=1, routed)           0.000     3.847    GateKeeper_BD_i/GateKeeper_2/inst/state_i_1_n_0
    SLICE_X108Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.686     1.112    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/state_reg/C
                         clock pessimism              0.288     1.400    
                         clock uncertainty           -0.201     1.200    
    SLICE_X108Y54        FDRE (Setup_fdre_C_D)        0.079     1.279    GateKeeper_BD_i/GateKeeper_2/inst/state_reg
  -------------------------------------------------------------------
                         required time                          1.279    
                         arrival time                          -3.847    
  -------------------------------------------------------------------
                         slack                                 -2.569    

Slack (VIOLATED) :        -2.561ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 2.513ns (55.409%)  route 2.022ns (44.591%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 1.113 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.867    -0.745    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y52        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.289 f  GateKeeper_BD_i/control_parametros_0/inst/window_reg[1]/Q
                         net (fo=7, routed)           0.774     0.486    GateKeeper_BD_i/GateKeeper_1/inst/window[1]
    SLICE_X108Y50        LUT1 (Prop_lut1_I0_O)        0.124     0.610 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1__3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.610    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1__3_carry_i_4_n_0
    SLICE_X108Y50        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.123 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1__3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.123    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1__3_carry_n_0
    SLICE_X108Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.240 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.240    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1__3_carry__0_n_0
    SLICE_X108Y52        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.563 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1__3_carry__1/O[1]
                         net (fo=2, routed)           0.643     2.206    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1__3_carry__1_n_6
    SLICE_X109Y51        LUT4 (Prop_lut4_I1_O)        0.306     2.512 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.512    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg0_carry__0_i_7_n_0
    SLICE_X109Y51        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.062 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg0_carry__0/CO[3]
                         net (fo=2, routed)           0.605     3.667    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg0
    SLICE_X107Y51        LUT6 (Prop_lut6_I1_O)        0.124     3.791 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg_i_1/O
                         net (fo=1, routed)           0.000     3.791    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg_i_1_n_0
    SLICE_X107Y51        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.687     1.113    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X107Y51        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg_reg/C
                         clock pessimism              0.288     1.401    
                         clock uncertainty           -0.201     1.201    
    SLICE_X107Y51        FDRE (Setup_fdre_C_D)        0.029     1.230    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg_reg
  -------------------------------------------------------------------
                         required time                          1.230    
                         arrival time                          -3.791    
  -------------------------------------------------------------------
                         slack                                 -2.561    

Slack (VIOLATED) :        -2.556ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 2.513ns (55.445%)  route 2.019ns (44.554%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 1.113 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.867    -0.745    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y52        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.289 f  GateKeeper_BD_i/control_parametros_0/inst/window_reg[1]/Q
                         net (fo=7, routed)           0.774     0.486    GateKeeper_BD_i/GateKeeper_1/inst/window[1]
    SLICE_X108Y50        LUT1 (Prop_lut1_I0_O)        0.124     0.610 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1__3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.610    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1__3_carry_i_4_n_0
    SLICE_X108Y50        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.123 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1__3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.123    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1__3_carry_n_0
    SLICE_X108Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.240 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.240    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1__3_carry__0_n_0
    SLICE_X108Y52        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.563 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1__3_carry__1/O[1]
                         net (fo=2, routed)           0.643     2.206    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg1__3_carry__1_n_6
    SLICE_X109Y51        LUT4 (Prop_lut4_I1_O)        0.306     2.512 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.512    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg0_carry__0_i_7_n_0
    SLICE_X109Y51        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.062 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg0_carry__0/CO[3]
                         net (fo=2, routed)           0.602     3.664    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg0
    SLICE_X107Y51        LUT5 (Prop_lut5_I1_O)        0.124     3.788 r  GateKeeper_BD_i/GateKeeper_1/inst/state_i_1/O
                         net (fo=1, routed)           0.000     3.788    GateKeeper_BD_i/GateKeeper_1/inst/state_i_1_n_0
    SLICE_X107Y51        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.687     1.113    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X107Y51        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/state_reg/C
                         clock pessimism              0.288     1.401    
                         clock uncertainty           -0.201     1.201    
    SLICE_X107Y51        FDRE (Setup_fdre_C_D)        0.031     1.232    GateKeeper_BD_i/GateKeeper_1/inst/state_reg
  -------------------------------------------------------------------
                         required time                          1.232    
                         arrival time                          -3.788    
  -------------------------------------------------------------------
                         slack                                 -2.556    

Slack (VIOLATED) :        -2.541ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 2.537ns (55.563%)  route 2.029ns (44.437%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 1.112 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.867    -0.745    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y52        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.289 f  GateKeeper_BD_i/control_parametros_0/inst/window_reg[1]/Q
                         net (fo=7, routed)           0.668     0.380    GateKeeper_BD_i/GateKeeper_2/inst/window[1]
    SLICE_X107Y52        LUT1 (Prop_lut1_I0_O)        0.124     0.504 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1__3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.504    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1__3_carry_i_4_n_0
    SLICE_X107Y52        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.036 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1__3_carry/CO[3]
                         net (fo=1, routed)           0.000     1.036    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1__3_carry_n_0
    SLICE_X107Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.150 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.150    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1__3_carry__0_n_0
    SLICE_X107Y54        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.484 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1__3_carry__1/O[1]
                         net (fo=2, routed)           0.614     2.098    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1__3_carry__1_n_6
    SLICE_X106Y54        LUT4 (Prop_lut4_I1_O)        0.303     2.401 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.401    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg0_carry__0_i_7_n_0
    SLICE_X106Y54        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.951 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg0_carry__0/CO[3]
                         net (fo=2, routed)           0.747     3.697    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg0
    SLICE_X108Y54        LUT6 (Prop_lut6_I1_O)        0.124     3.821 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg_i_1/O
                         net (fo=1, routed)           0.000     3.821    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg_i_1_n_0
    SLICE_X108Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.686     1.112    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg_reg/C
                         clock pessimism              0.288     1.400    
                         clock uncertainty           -0.201     1.200    
    SLICE_X108Y54        FDRE (Setup_fdre_C_D)        0.081     1.281    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg_reg
  -------------------------------------------------------------------
                         required time                          1.281    
                         arrival time                          -3.821    
  -------------------------------------------------------------------
                         slack                                 -2.541    

Slack (VIOLATED) :        -2.490ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 2.555ns (57.209%)  route 1.911ns (42.791%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 1.114 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.866    -0.746    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y53        FDRE (Prop_fdre_C_Q)         0.456    -0.290 f  GateKeeper_BD_i/control_parametros_0/inst/window_reg[2]/Q
                         net (fo=7, routed)           0.443     0.153    GateKeeper_BD_i/GateKeeper_0/inst/window[2]
    SLICE_X109Y52        LUT1 (Prop_lut1_I0_O)        0.124     0.277 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg1__3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.277    GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg1__3_carry_i_3_n_0
    SLICE_X109Y52        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.827 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg1__3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.827    GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg1__3_carry_n_0
    SLICE_X109Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.941 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg1__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.941    GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg1__3_carry__0_n_0
    SLICE_X109Y54        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.275 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg1__3_carry__1/O[1]
                         net (fo=2, routed)           0.865     2.140    GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg1__3_carry__1_n_6
    SLICE_X111Y57        LUT4 (Prop_lut4_I1_O)        0.303     2.443 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.443    GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg0_carry__0_i_7_n_0
    SLICE_X111Y57        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.993 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg0_carry__0/CO[3]
                         net (fo=2, routed)           0.604     3.597    GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg0
    SLICE_X113Y57        LUT6 (Prop_lut6_I1_O)        0.124     3.721 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg_i_1/O
                         net (fo=1, routed)           0.000     3.721    GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg_i_1_n_0
    SLICE_X113Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.688     1.114    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X113Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg_reg/C
                         clock pessimism              0.288     1.402    
                         clock uncertainty           -0.201     1.202    
    SLICE_X113Y57        FDRE (Setup_fdre_C_D)        0.029     1.231    GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg_reg
  -------------------------------------------------------------------
                         required time                          1.231    
                         arrival time                          -3.721    
  -------------------------------------------------------------------
                         slack                                 -2.490    

Slack (VIOLATED) :        -2.485ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 2.555ns (57.247%)  route 1.908ns (42.753%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 1.114 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.866    -0.746    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y53        FDRE (Prop_fdre_C_Q)         0.456    -0.290 f  GateKeeper_BD_i/control_parametros_0/inst/window_reg[2]/Q
                         net (fo=7, routed)           0.443     0.153    GateKeeper_BD_i/GateKeeper_0/inst/window[2]
    SLICE_X109Y52        LUT1 (Prop_lut1_I0_O)        0.124     0.277 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg1__3_carry_i_3/O
                         net (fo=1, routed)           0.000     0.277    GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg1__3_carry_i_3_n_0
    SLICE_X109Y52        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.827 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg1__3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.827    GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg1__3_carry_n_0
    SLICE_X109Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.941 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg1__3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.941    GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg1__3_carry__0_n_0
    SLICE_X109Y54        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.275 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg1__3_carry__1/O[1]
                         net (fo=2, routed)           0.865     2.140    GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg1__3_carry__1_n_6
    SLICE_X111Y57        LUT4 (Prop_lut4_I1_O)        0.303     2.443 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.443    GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg0_carry__0_i_7_n_0
    SLICE_X111Y57        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.993 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg0_carry__0/CO[3]
                         net (fo=2, routed)           0.601     3.594    GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg0
    SLICE_X113Y57        LUT5 (Prop_lut5_I1_O)        0.124     3.718 r  GateKeeper_BD_i/GateKeeper_0/inst/state_i_1/O
                         net (fo=1, routed)           0.000     3.718    GateKeeper_BD_i/GateKeeper_0/inst/state_i_1_n_0
    SLICE_X113Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.688     1.114    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X113Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/state_reg/C
                         clock pessimism              0.288     1.402    
                         clock uncertainty           -0.201     1.202    
    SLICE_X113Y57        FDRE (Setup_fdre_C_D)        0.031     1.233    GateKeeper_BD_i/GateKeeper_0/inst/state_reg
  -------------------------------------------------------------------
                         required time                          1.233    
                         arrival time                          -3.718    
  -------------------------------------------------------------------
                         slack                                 -2.485    

Slack (VIOLATED) :        -2.365ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 1.626ns (43.067%)  route 2.150ns (56.933%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 1.115 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.880    -0.732    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X110Y49        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[1]/Q
                         net (fo=21, routed)          0.745     0.469    GateKeeper_BD_i/GateKeeper_2/inst/pulseShaper_width[1]
    SLICE_X110Y49        LUT6 (Prop_lut6_I3_O)        0.124     0.593 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_9/O
                         net (fo=2, routed)           0.755     1.349    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_9_n_0
    SLICE_X111Y52        LUT5 (Prop_lut5_I2_O)        0.124     1.473 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.473    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_5_n_0
    SLICE_X111Y52        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.874 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.874    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1
    SLICE_X111Y53        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.096 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry__0/O[0]
                         net (fo=3, routed)           0.312     2.407    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry__0_n_7
    SLICE_X111Y54        LUT3 (Prop_lut3_I1_O)        0.299     2.706 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.338     3.044    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1_n_0
    SLICE_X112Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.689     1.115    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X112Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[1]/C
                         clock pessimism              0.288     1.403    
                         clock uncertainty           -0.201     1.203    
    SLICE_X112Y54        FDRE (Setup_fdre_C_R)       -0.524     0.679    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                          -3.044    
  -------------------------------------------------------------------
                         slack                                 -2.365    

Slack (VIOLATED) :        -2.365ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 1.626ns (43.067%)  route 2.150ns (56.933%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 1.115 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.880    -0.732    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X110Y49        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[1]/Q
                         net (fo=21, routed)          0.745     0.469    GateKeeper_BD_i/GateKeeper_2/inst/pulseShaper_width[1]
    SLICE_X110Y49        LUT6 (Prop_lut6_I3_O)        0.124     0.593 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_9/O
                         net (fo=2, routed)           0.755     1.349    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_9_n_0
    SLICE_X111Y52        LUT5 (Prop_lut5_I2_O)        0.124     1.473 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.473    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_5_n_0
    SLICE_X111Y52        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.874 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.874    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1
    SLICE_X111Y53        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.096 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry__0/O[0]
                         net (fo=3, routed)           0.312     2.407    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry__0_n_7
    SLICE_X111Y54        LUT3 (Prop_lut3_I1_O)        0.299     2.706 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.338     3.044    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1_n_0
    SLICE_X112Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.689     1.115    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X112Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/C
                         clock pessimism              0.288     1.403    
                         clock uncertainty           -0.201     1.203    
    SLICE_X112Y54        FDRE (Setup_fdre_C_R)       -0.524     0.679    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                          -3.044    
  -------------------------------------------------------------------
                         slack                                 -2.365    

Slack (VIOLATED) :        -2.365ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 1.626ns (43.067%)  route 2.150ns (56.933%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 1.115 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.880    -0.732    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X110Y49        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[1]/Q
                         net (fo=21, routed)          0.745     0.469    GateKeeper_BD_i/GateKeeper_2/inst/pulseShaper_width[1]
    SLICE_X110Y49        LUT6 (Prop_lut6_I3_O)        0.124     0.593 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_9/O
                         net (fo=2, routed)           0.755     1.349    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_9_n_0
    SLICE_X111Y52        LUT5 (Prop_lut5_I2_O)        0.124     1.473 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.473    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_5_n_0
    SLICE_X111Y52        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.874 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.874    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1
    SLICE_X111Y53        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.096 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry__0/O[0]
                         net (fo=3, routed)           0.312     2.407    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry__0_n_7
    SLICE_X111Y54        LUT3 (Prop_lut3_I1_O)        0.299     2.706 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.338     3.044    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1_n_0
    SLICE_X112Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.689     1.115    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X112Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[3]/C
                         clock pessimism              0.288     1.403    
                         clock uncertainty           -0.201     1.203    
    SLICE_X112Y54        FDRE (Setup_fdre_C_R)       -0.524     0.679    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                          -3.044    
  -------------------------------------------------------------------
                         slack                                 -2.365    

Slack (VIOLATED) :        -2.365ns  (required time - arrival time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@2.500ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.776ns  (logic 1.626ns (43.067%)  route 2.150ns (56.933%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns = ( 1.115 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.880    -0.732    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X110Y49        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y49        FDRE (Prop_fdre_C_Q)         0.456    -0.276 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[1]/Q
                         net (fo=21, routed)          0.745     0.469    GateKeeper_BD_i/GateKeeper_2/inst/pulseShaper_width[1]
    SLICE_X110Y49        LUT6 (Prop_lut6_I3_O)        0.124     0.593 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_9/O
                         net (fo=2, routed)           0.755     1.349    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_9_n_0
    SLICE_X111Y52        LUT5 (Prop_lut5_I2_O)        0.124     1.473 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.473    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry_i_5_n_0
    SLICE_X111Y52        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.874 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.874    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1
    SLICE_X111Y53        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.096 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry__0/O[0]
                         net (fo=3, routed)           0.312     2.407    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg1_carry__0_n_7
    SLICE_X111Y54        LUT3 (Prop_lut3_I1_O)        0.299     2.706 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1/O
                         net (fo=8, routed)           0.338     3.044    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_1_n_0
    SLICE_X112Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.689     1.115    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X112Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[4]/C
                         clock pessimism              0.288     1.403    
                         clock uncertainty           -0.201     1.203    
    SLICE_X112Y54        FDRE (Setup_fdre_C_R)       -0.524     0.679    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.679    
                         arrival time                          -3.044    
  -------------------------------------------------------------------
                         slack                                 -2.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.252ns (35.300%)  route 0.462ns (64.700%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.641    -0.538    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X111Y49        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/Q
                         net (fo=11, routed)          0.462     0.065    GateKeeper_BD_i/GateKeeper_0/inst/pulseShaper_width[2]
    SLICE_X110Y52        LUT3 (Prop_lut3_I0_O)        0.045     0.110 r  GateKeeper_BD_i/GateKeeper_0/inst/c[0]_i_5/O
                         net (fo=1, routed)           0.000     0.110    GateKeeper_BD_i/GateKeeper_0/inst/c[0]_i_5_n_0
    SLICE_X110Y52        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.176 r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.176    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]_i_2_n_5
    SLICE_X110Y52        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.774    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X110Y52        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[2]/C
                         clock pessimism              0.556    -0.218    
                         clock uncertainty            0.201    -0.018    
    SLICE_X110Y52        FDRE (Hold_fdre_C_D)         0.105     0.087    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.285ns (38.158%)  route 0.462ns (61.842%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.641    -0.538    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X111Y49        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width_reg[2]/Q
                         net (fo=11, routed)          0.462     0.065    GateKeeper_BD_i/GateKeeper_0/inst/pulseShaper_width[2]
    SLICE_X110Y52        LUT3 (Prop_lut3_I0_O)        0.045     0.110 r  GateKeeper_BD_i/GateKeeper_0/inst/c[0]_i_5/O
                         net (fo=1, routed)           0.000     0.110    GateKeeper_BD_i/GateKeeper_0/inst/c[0]_i_5_n_0
    SLICE_X110Y52        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.209 r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.209    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]_i_2_n_4
    SLICE_X110Y52        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.774    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X110Y52        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[3]/C
                         clock pessimism              0.556    -0.218    
                         clock uncertainty            0.201    -0.018    
    SLICE_X110Y52        FDRE (Hold_fdre_C_D)         0.105     0.087    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.061%)  route 0.477ns (71.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.610    -0.569    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X105Y56        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/Q
                         net (fo=16, routed)          0.302    -0.126    GateKeeper_BD_i/GateKeeper_2/inst/enable
    SLICE_X112Y56        LUT2 (Prop_lut2_I1_O)        0.045    -0.081 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_2/O
                         net (fo=8, routed)           0.175     0.094    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_2_n_0
    SLICE_X112Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.910    -0.775    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X112Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[1]/C
                         clock pessimism              0.556    -0.219    
                         clock uncertainty            0.201    -0.019    
    SLICE_X112Y54        FDRE (Hold_fdre_C_CE)       -0.016    -0.035    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.061%)  route 0.477ns (71.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.610    -0.569    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X105Y56        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/Q
                         net (fo=16, routed)          0.302    -0.126    GateKeeper_BD_i/GateKeeper_2/inst/enable
    SLICE_X112Y56        LUT2 (Prop_lut2_I1_O)        0.045    -0.081 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_2/O
                         net (fo=8, routed)           0.175     0.094    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_2_n_0
    SLICE_X112Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.910    -0.775    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X112Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]/C
                         clock pessimism              0.556    -0.219    
                         clock uncertainty            0.201    -0.019    
    SLICE_X112Y54        FDRE (Hold_fdre_C_CE)       -0.016    -0.035    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.061%)  route 0.477ns (71.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.610    -0.569    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X105Y56        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/Q
                         net (fo=16, routed)          0.302    -0.126    GateKeeper_BD_i/GateKeeper_2/inst/enable
    SLICE_X112Y56        LUT2 (Prop_lut2_I1_O)        0.045    -0.081 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_2/O
                         net (fo=8, routed)           0.175     0.094    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_2_n_0
    SLICE_X112Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.910    -0.775    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X112Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[3]/C
                         clock pessimism              0.556    -0.219    
                         clock uncertainty            0.201    -0.019    
    SLICE_X112Y54        FDRE (Hold_fdre_C_CE)       -0.016    -0.035    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.061%)  route 0.477ns (71.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.610    -0.569    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X105Y56        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/Q
                         net (fo=16, routed)          0.302    -0.126    GateKeeper_BD_i/GateKeeper_2/inst/enable
    SLICE_X112Y56        LUT2 (Prop_lut2_I1_O)        0.045    -0.081 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_2/O
                         net (fo=8, routed)           0.175     0.094    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_2_n_0
    SLICE_X112Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.910    -0.775    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X112Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[4]/C
                         clock pessimism              0.556    -0.219    
                         clock uncertainty            0.201    -0.019    
    SLICE_X112Y54        FDRE (Hold_fdre_C_CE)       -0.016    -0.035    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.061%)  route 0.477ns (71.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.610    -0.569    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X105Y56        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/Q
                         net (fo=16, routed)          0.302    -0.126    GateKeeper_BD_i/GateKeeper_2/inst/enable
    SLICE_X112Y56        LUT2 (Prop_lut2_I1_O)        0.045    -0.081 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_2/O
                         net (fo=8, routed)           0.175     0.094    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_2_n_0
    SLICE_X113Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.910    -0.775    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X113Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]/C
                         clock pessimism              0.556    -0.219    
                         clock uncertainty            0.201    -0.019    
    SLICE_X113Y54        FDRE (Hold_fdre_C_CE)       -0.039    -0.058    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.061%)  route 0.477ns (71.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.610    -0.569    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X105Y56        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/Q
                         net (fo=16, routed)          0.302    -0.126    GateKeeper_BD_i/GateKeeper_2/inst/enable
    SLICE_X112Y56        LUT2 (Prop_lut2_I1_O)        0.045    -0.081 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_2/O
                         net (fo=8, routed)           0.175     0.094    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_2_n_0
    SLICE_X113Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.910    -0.775    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X113Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[5]/C
                         clock pessimism              0.556    -0.219    
                         clock uncertainty            0.201    -0.019    
    SLICE_X113Y54        FDRE (Hold_fdre_C_CE)       -0.039    -0.058    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.061%)  route 0.477ns (71.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.610    -0.569    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X105Y56        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/Q
                         net (fo=16, routed)          0.302    -0.126    GateKeeper_BD_i/GateKeeper_2/inst/enable
    SLICE_X112Y56        LUT2 (Prop_lut2_I1_O)        0.045    -0.081 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_2/O
                         net (fo=8, routed)           0.175     0.094    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_2_n_0
    SLICE_X113Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.910    -0.775    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X113Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[6]/C
                         clock pessimism              0.556    -0.219    
                         clock uncertainty            0.201    -0.019    
    SLICE_X113Y54        FDRE (Hold_fdre_C_CE)       -0.039    -0.058    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns - clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.061%)  route 0.477ns (71.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.610    -0.569    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X105Y56        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  GateKeeper_BD_i/control_parametros_0/inst/enableGateKeeper_reg/Q
                         net (fo=16, routed)          0.302    -0.126    GateKeeper_BD_i/GateKeeper_2/inst/enable
    SLICE_X112Y56        LUT2 (Prop_lut2_I1_O)        0.045    -0.081 r  GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_2/O
                         net (fo=8, routed)           0.175     0.094    GateKeeper_BD_i/GateKeeper_2/inst/c2[7]_i_2_n_0
    SLICE_X113Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.910    -0.775    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X113Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[7]/C
                         clock pessimism              0.556    -0.219    
                         clock uncertainty            0.201    -0.019    
    SLICE_X113Y54        FDRE (Hold_fdre_C_CE)       -0.039    -0.058    GateKeeper_BD_i/GateKeeper_2/inst/c2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.152    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btns_5bits_tri_i[0]
                            (input port)
  Destination:            GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.351ns  (logic 0.933ns (17.436%)  route 4.418ns (82.564%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btns_5bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.933     0.933 r  btns_5bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           4.418     5.351    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X30Y86         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.520     2.699    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X30Y86         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[1]
                            (input port)
  Destination:            GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.307ns  (logic 0.958ns (18.047%)  route 4.350ns (81.953%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  btns_5bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  btns_5bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           4.350     5.307    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X27Y81         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.511     2.690    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X27Y81         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[4]
                            (input port)
  Destination:            GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.284ns  (logic 0.955ns (18.063%)  route 4.330ns (81.937%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btns_5bits_tri_i[4] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[4]
    T18                  IBUF (Prop_ibuf_I_O)         0.955     0.955 r  btns_5bits_tri_i_IBUF[4]_inst/O
                         net (fo=1, routed)           4.330     5.284    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X27Y81         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.511     2.690    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X27Y81         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[3]
                            (input port)
  Destination:            GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.276ns  (logic 0.944ns (17.901%)  route 4.331ns (82.099%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  btns_5bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[3]
    R18                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  btns_5bits_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           4.331     5.276    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X28Y86         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.520     2.699    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X28Y86         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[2]
                            (input port)
  Destination:            GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.098ns  (logic 0.976ns (19.139%)  route 4.122ns (80.861%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  btns_5bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[2]
    N15                  IBUF (Prop_ibuf_I_O)         0.976     0.976 r  btns_5bits_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           4.122     5.098    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X30Y85         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.520     2.699    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X30Y85         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.578ns  (logic 0.124ns (7.858%)  route 1.454ns (92.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.454     1.454    GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X35Y95         LUT1 (Prop_lut1_I0_O)        0.124     1.578 r  GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.578    GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X35Y95         FDRE                                         r  GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         1.480     2.659    GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X35Y95         FDRE                                         r  GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.045ns (7.282%)  route 0.573ns (92.718%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.573     0.573    GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X35Y95         LUT1 (Prop_lut1_I0_O)        0.045     0.618 r  GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.618    GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X35Y95         FDRE                                         r  GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.825     1.191    GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X35Y95         FDRE                                         r  GateKeeper_BD_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[2]
                            (input port)
  Destination:            GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.155ns  (logic 0.204ns (9.489%)  route 1.950ns (90.511%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  btns_5bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[2]
    N15                  IBUF (Prop_ibuf_I_O)         0.204     0.204 r  btns_5bits_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           1.950     2.155    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X30Y85         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.839     1.205    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X30Y85         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[3]
                            (input port)
  Destination:            GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.216ns  (logic 0.173ns (7.828%)  route 2.042ns (92.172%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  btns_5bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[3]
    R18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  btns_5bits_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           2.042     2.216    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X28Y86         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.839     1.205    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X28Y86         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[4]
                            (input port)
  Destination:            GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.243ns  (logic 0.183ns (8.179%)  route 2.060ns (91.821%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btns_5bits_tri_i[4] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[4]
    T18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  btns_5bits_tri_i_IBUF[4]_inst/O
                         net (fo=1, routed)           2.060     2.243    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X27Y81         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.834     1.200    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X27Y81         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[0]
                            (input port)
  Destination:            GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.244ns  (logic 0.162ns (7.230%)  route 2.081ns (92.770%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btns_5bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[0]
    P16                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  btns_5bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           2.081     2.244    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X30Y86         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.839     1.205    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X30Y86         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_5bits_tri_i[1]
                            (input port)
  Destination:            GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.258ns  (logic 0.187ns (8.269%)  route 2.072ns (91.731%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  btns_5bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    btns_5bits_tri_i[1]
    R16                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  btns_5bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           2.072     2.258    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X27Y81         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  GateKeeper_BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    GateKeeper_BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  GateKeeper_BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=641, routed)         0.834     1.200    GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X27Y81         FDRE                                         r  GateKeeper_BD_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.347ns  (logic 4.598ns (40.521%)  route 6.749ns (59.479%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  SW_IBUF[0]_inst/O
                         net (fo=6, routed)           3.421     4.392    GateKeeper_BD_i/control_parametros_0/inst/SW[0]
    SLICE_X112Y48        LUT2 (Prop_lut2_I0_O)        0.124     4.516 r  GateKeeper_BD_i/control_parametros_0/inst/LED[7]_INST_0/O
                         net (fo=1, routed)           3.328     7.845    LED_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         3.502    11.347 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.347    LED[7]
    U14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            det_out_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.276ns  (logic 3.712ns (32.915%)  route 7.565ns (67.086%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=20, routed)          3.430     4.391    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X110Y58        LUT2 (Prop_lut2_I1_O)        0.124     4.515 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_INST_0/O
                         net (fo=1, routed)           4.135     8.650    det_out_2_OBUF
    A18                  OBUF (Prop_obuf_I_O)         2.626    11.276 r  det_out_2_OBUF_inst/O
                         net (fo=0)                   0.000    11.276    det_out_2
    A18                                                               r  det_out_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.135ns  (logic 4.860ns (47.953%)  route 5.275ns (52.047%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  SW_IBUF[0]_inst/O
                         net (fo=6, routed)           3.608     4.580    GateKeeper_BD_i/control_parametros_0/inst/SW[0]
    SLICE_X112Y48        LUT2 (Prop_lut2_I0_O)        0.152     4.732 r  GateKeeper_BD_i/control_parametros_0/inst/LED[6]_INST_0/O
                         net (fo=1, routed)           1.667     6.399    LED_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         3.736    10.135 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.135    LED[6]
    U19                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.948ns  (logic 4.627ns (46.508%)  route 5.322ns (53.492%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  SW_IBUF[0]_inst/O
                         net (fo=6, routed)           3.608     4.580    GateKeeper_BD_i/control_parametros_0/inst/SW[0]
    SLICE_X112Y48        LUT2 (Prop_lut2_I0_O)        0.124     4.704 r  GateKeeper_BD_i/control_parametros_0/inst/LED[5]_INST_0/O
                         net (fo=1, routed)           1.713     6.417    LED_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         3.531     9.948 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.948    LED[5]
    W22                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.391ns  (logic 4.822ns (51.342%)  route 4.569ns (48.658%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  SW_IBUF[0]_inst/O
                         net (fo=6, routed)           2.892     3.864    GateKeeper_BD_i/control_parametros_0/inst/SW[0]
    SLICE_X112Y48        LUT2 (Prop_lut2_I0_O)        0.116     3.980 r  GateKeeper_BD_i/control_parametros_0/inst/LED[3]_INST_0/O
                         net (fo=1, routed)           1.678     5.657    LED_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         3.734     9.391 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.391    LED[3]
    U21                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.237ns  (logic 4.633ns (50.153%)  route 4.604ns (49.847%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  SW_IBUF[0]_inst/O
                         net (fo=6, routed)           2.892     3.864    GateKeeper_BD_i/control_parametros_0/inst/SW[0]
    SLICE_X112Y48        LUT2 (Prop_lut2_I0_O)        0.124     3.988 r  GateKeeper_BD_i/control_parametros_0/inst/LED[4]_INST_0/O
                         net (fo=1, routed)           1.713     5.700    LED_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         3.537     9.237 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.237    LED[4]
    V22                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.621ns  (logic 4.503ns (52.232%)  route 4.118ns (47.768%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  SW_IBUF[0]_inst/O
                         net (fo=6, routed)           4.118     5.090    LED_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         3.531     8.621 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.621    LED[2]
    U22                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 det_in_0
                            (input port)
  Destination:            det_out_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.578ns  (logic 3.660ns (48.296%)  route 3.918ns (51.704%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  det_in_0 (IN)
                         net (fo=0)                   0.000     0.000    det_in_0
    M19                  IBUF (Prop_ibuf_I_O)         0.921     0.921 r  det_in_0_IBUF_inst/O
                         net (fo=20, routed)          1.712     2.633    GateKeeper_BD_i/GateKeeper_0/inst/det_in
    SLICE_X110Y58        LUT2 (Prop_lut2_I1_O)        0.124     2.757 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_INST_0/O
                         net (fo=1, routed)           2.206     4.963    det_out_0_OBUF
    N19                  OBUF (Prop_obuf_I_O)         2.614     7.578 r  det_out_0_OBUF_inst/O
                         net (fo=0)                   0.000     7.578    det_out_0
    N19                                                               r  det_out_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 det_in_1
                            (input port)
  Destination:            det_out_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.394ns  (logic 3.642ns (49.258%)  route 3.752ns (50.742%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  det_in_1 (IN)
                         net (fo=0)                   0.000     0.000    det_in_1
    M20                  IBUF (Prop_ibuf_I_O)         0.927     0.927 r  det_in_1_IBUF_inst/O
                         net (fo=20, routed)          1.674     2.601    GateKeeper_BD_i/GateKeeper_1/inst/det_in
    SLICE_X113Y58        LUT2 (Prop_lut2_I1_O)        0.124     2.725 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_INST_0/O
                         net (fo=1, routed)           2.078     4.803    det_out_1_OBUF
    N20                  OBUF (Prop_obuf_I_O)         2.591     7.394 r  det_out_1_OBUF_inst/O
                         net (fo=0)                   0.000     7.394    det_out_1
    N20                                                               r  det_out_1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 det_in_1
                            (input port)
  Destination:            det_out_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.479ns  (logic 1.310ns (52.837%)  route 1.169ns (47.163%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  det_in_1 (IN)
                         net (fo=0)                   0.000     0.000    det_in_1
    M20                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  det_in_1_IBUF_inst/O
                         net (fo=20, routed)          0.663     0.819    GateKeeper_BD_i/GateKeeper_1/inst/det_in
    SLICE_X113Y58        LUT2 (Prop_lut2_I1_O)        0.045     0.864 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_INST_0/O
                         net (fo=1, routed)           0.506     1.370    det_out_1_OBUF
    N20                  OBUF (Prop_obuf_I_O)         1.109     2.479 r  det_out_1_OBUF_inst/O
                         net (fo=0)                   0.000     2.479    det_out_1
    N20                                                               r  det_out_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 det_in_0
                            (input port)
  Destination:            det_out_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.592ns  (logic 1.327ns (51.195%)  route 1.265ns (48.805%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  det_in_0 (IN)
                         net (fo=0)                   0.000     0.000    det_in_0
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 r  det_in_0_IBUF_inst/O
                         net (fo=20, routed)          0.695     0.845    GateKeeper_BD_i/GateKeeper_0/inst/det_in
    SLICE_X110Y58        LUT2 (Prop_lut2_I1_O)        0.045     0.890 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_INST_0/O
                         net (fo=1, routed)           0.570     1.461    det_out_0_OBUF
    N19                  OBUF (Prop_obuf_I_O)         1.131     2.592 r  det_out_0_OBUF_inst/O
                         net (fo=0)                   0.000     2.592    det_out_0
    N19                                                               r  det_out_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.706ns  (logic 1.433ns (52.947%)  route 1.273ns (47.053%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  SW_IBUF[0]_inst/O
                         net (fo=6, routed)           1.273     1.474    LED_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         1.232     2.706 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.706    LED[2]
    U22                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.040ns  (logic 1.483ns (48.798%)  route 1.556ns (51.202%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  SW_IBUF[0]_inst/O
                         net (fo=6, routed)           1.202     1.402    GateKeeper_BD_i/control_parametros_0/inst/SW[0]
    SLICE_X112Y48        LUT2 (Prop_lut2_I0_O)        0.045     1.447 r  GateKeeper_BD_i/control_parametros_0/inst/LED[4]_INST_0/O
                         net (fo=1, routed)           0.355     1.802    LED_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         1.238     3.040 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.040    LED[4]
    V22                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.075ns  (logic 1.545ns (50.257%)  route 1.529ns (49.743%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  SW_IBUF[0]_inst/O
                         net (fo=6, routed)           1.202     1.402    GateKeeper_BD_i/control_parametros_0/inst/SW[0]
    SLICE_X112Y48        LUT2 (Prop_lut2_I0_O)        0.048     1.450 r  GateKeeper_BD_i/control_parametros_0/inst/LED[3]_INST_0/O
                         net (fo=1, routed)           0.328     1.778    LED_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         1.297     3.075 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.075    LED[3]
    U21                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.292ns  (logic 1.478ns (44.881%)  route 1.815ns (55.119%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  SW_IBUF[0]_inst/O
                         net (fo=6, routed)           1.458     1.659    GateKeeper_BD_i/control_parametros_0/inst/SW[0]
    SLICE_X112Y48        LUT2 (Prop_lut2_I0_O)        0.045     1.704 r  GateKeeper_BD_i/control_parametros_0/inst/LED[5]_INST_0/O
                         net (fo=1, routed)           0.356     2.060    LED_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         1.232     3.292 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.292    LED[5]
    W22                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.324ns  (logic 1.531ns (46.058%)  route 1.793ns (53.942%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  SW_IBUF[0]_inst/O
                         net (fo=6, routed)           1.458     1.659    GateKeeper_BD_i/control_parametros_0/inst/SW[0]
    SLICE_X112Y48        LUT2 (Prop_lut2_I0_O)        0.044     1.703 r  GateKeeper_BD_i/control_parametros_0/inst/LED[6]_INST_0/O
                         net (fo=1, routed)           0.335     2.038    LED_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         1.286     3.324 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.324    LED[6]
    U19                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.901ns  (logic 1.449ns (37.131%)  route 2.453ns (62.869%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.201     0.201 r  SW_IBUF[0]_inst/O
                         net (fo=6, routed)           1.398     1.598    GateKeeper_BD_i/control_parametros_0/inst/SW[0]
    SLICE_X112Y48        LUT2 (Prop_lut2_I0_O)        0.045     1.643 r  GateKeeper_BD_i/control_parametros_0/inst/LED[7]_INST_0/O
                         net (fo=1, routed)           1.055     2.698    LED_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         1.203     3.901 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.901    LED[7]
    U14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            det_out_2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.223ns  (logic 1.378ns (32.637%)  route 2.845ns (67.363%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  det_in_2_IBUF_inst/O
                         net (fo=20, routed)          1.421     1.611    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X110Y58        LUT2 (Prop_lut2_I1_O)        0.045     1.656 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_INST_0/O
                         net (fo=1, routed)           1.424     3.080    det_out_2_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.143     4.223 r  det_out_2_OBUF_inst/O
                         net (fo=0)                   0.000     4.223    det_out_2
    A18                                                               r  det_out_2 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100MHz_GateKeeper_BD_clk_wiz_0_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.317ns  (logic 4.082ns (49.078%)  route 4.235ns (50.922%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.867    -0.745    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y52        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.289 r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[4]/Q
                         net (fo=7, routed)           0.907     0.619    GateKeeper_BD_i/control_parametros_0/inst/window[4]
    SLICE_X112Y48        LUT2 (Prop_lut2_I1_O)        0.124     0.743 r  GateKeeper_BD_i/control_parametros_0/inst/LED[7]_INST_0/O
                         net (fo=1, routed)           3.328     4.071    LED_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         3.502     7.573 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.573    LED[7]
    U14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.401ns  (logic 4.406ns (59.535%)  route 2.995ns (40.465%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.867    -0.745    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X108Y52        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y52        FDRE (Prop_fdre_C_Q)         0.518    -0.227 r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[3]/Q
                         net (fo=7, routed)           1.328     1.101    GateKeeper_BD_i/control_parametros_0/inst/window[3]
    SLICE_X112Y48        LUT2 (Prop_lut2_I1_O)        0.152     1.253 r  GateKeeper_BD_i/control_parametros_0/inst/LED[6]_INST_0/O
                         net (fo=1, routed)           1.667     2.920    LED_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         3.736     6.657 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.657    LED[6]
    U19                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.113ns  (logic 4.117ns (57.878%)  route 2.996ns (42.122%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.867    -0.745    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y52        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y52        FDRE (Prop_fdre_C_Q)         0.456    -0.289 r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[1]/Q
                         net (fo=7, routed)           1.284     0.995    GateKeeper_BD_i/control_parametros_0/inst/window[1]
    SLICE_X112Y48        LUT2 (Prop_lut2_I1_O)        0.124     1.119 r  GateKeeper_BD_i/control_parametros_0/inst/LED[4]_INST_0/O
                         net (fo=1, routed)           1.713     2.832    LED_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         3.537     6.368 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.368    LED[4]
    V22                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.918ns  (logic 4.111ns (59.427%)  route 2.807ns (40.573%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.866    -0.746    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y53        FDRE (Prop_fdre_C_Q)         0.456    -0.290 r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[2]/Q
                         net (fo=7, routed)           1.093     0.804    GateKeeper_BD_i/control_parametros_0/inst/window[2]
    SLICE_X112Y48        LUT2 (Prop_lut2_I1_O)        0.124     0.928 r  GateKeeper_BD_i/control_parametros_0/inst/LED[5]_INST_0/O
                         net (fo=1, routed)           1.713     2.641    LED_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         3.531     6.172 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.172    LED[5]
    W22                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.879ns  (logic 4.338ns (63.060%)  route 2.541ns (36.940%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.867    -0.745    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y50        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y50        FDRE (Prop_fdre_C_Q)         0.456    -0.289 r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[0]/Q
                         net (fo=10, routed)          0.863     0.575    GateKeeper_BD_i/control_parametros_0/inst/window[0]
    SLICE_X112Y48        LUT2 (Prop_lut2_I1_O)        0.148     0.723 r  GateKeeper_BD_i/control_parametros_0/inst/LED[3]_INST_0/O
                         net (fo=1, routed)           1.678     2.400    LED_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         3.734     6.134 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.134    LED[3]
    U21                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.141ns  (logic 1.481ns (69.168%)  route 0.660ns (30.832%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.638    -0.541    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y50        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y50        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[0]/Q
                         net (fo=10, routed)          0.332    -0.067    GateKeeper_BD_i/control_parametros_0/inst/window[0]
    SLICE_X112Y48        LUT2 (Prop_lut2_I1_O)        0.043    -0.024 r  GateKeeper_BD_i/control_parametros_0/inst/LED[3]_INST_0/O
                         net (fo=1, routed)           0.328     0.303    LED_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         1.297     1.600 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.600    LED[3]
    U21                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.215ns  (logic 1.418ns (64.024%)  route 0.797ns (35.976%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.637    -0.542    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X109Y53        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y53        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[2]/Q
                         net (fo=7, routed)           0.440     0.040    GateKeeper_BD_i/control_parametros_0/inst/window[2]
    SLICE_X112Y48        LUT2 (Prop_lut2_I1_O)        0.045     0.085 r  GateKeeper_BD_i/control_parametros_0/inst/LED[5]_INST_0/O
                         net (fo=1, routed)           0.356     0.441    LED_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         1.232     1.673 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.673    LED[5]
    W22                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.245ns  (logic 1.424ns (63.421%)  route 0.821ns (36.579%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.638    -0.541    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y52        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y52        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[1]/Q
                         net (fo=7, routed)           0.467     0.067    GateKeeper_BD_i/control_parametros_0/inst/window[1]
    SLICE_X112Y48        LUT2 (Prop_lut2_I1_O)        0.045     0.112 r  GateKeeper_BD_i/control_parametros_0/inst/LED[4]_INST_0/O
                         net (fo=1, routed)           0.355     0.467    LED_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         1.238     1.704 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.704    LED[4]
    V22                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.338ns  (logic 1.495ns (63.953%)  route 0.843ns (36.047%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.638    -0.541    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X108Y52        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y52        FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[3]/Q
                         net (fo=7, routed)           0.508     0.132    GateKeeper_BD_i/control_parametros_0/inst/window[3]
    SLICE_X112Y48        LUT2 (Prop_lut2_I1_O)        0.045     0.177 r  GateKeeper_BD_i/control_parametros_0/inst/LED[6]_INST_0/O
                         net (fo=1, routed)           0.335     0.511    LED_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         1.286     1.798 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.798    LED[6]
    U19                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/control_parametros_0/inst/window_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.824ns  (logic 1.389ns (49.182%)  route 1.435ns (50.818%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.638    -0.541    GateKeeper_BD_i/control_parametros_0/inst/clk
    SLICE_X107Y52        FDRE                                         r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y52        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  GateKeeper_BD_i/control_parametros_0/inst/window_reg[4]/Q
                         net (fo=7, routed)           0.380    -0.019    GateKeeper_BD_i/control_parametros_0/inst/window[4]
    SLICE_X112Y48        LUT2 (Prop_lut2_I1_O)        0.045     0.026 r  GateKeeper_BD_i/control_parametros_0/inst/LED[7]_INST_0/O
                         net (fo=1, routed)           1.055     1.081    LED_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         1.203     2.284 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.284    LED[7]
    U14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_400MHz_GateKeeper_BD_clk_wiz_0_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            det_out_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.897ns  (logic 3.268ns (41.381%)  route 4.629ns (58.619%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.866    -0.746    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y54        FDRE (Prop_fdre_C_Q)         0.518    -0.228 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg_reg/Q
                         net (fo=2, routed)           0.494     0.267    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg
    SLICE_X110Y58        LUT2 (Prop_lut2_I0_O)        0.124     0.391 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_INST_0/O
                         net (fo=1, routed)           4.135     4.526    det_out_2_OBUF
    A18                  OBUF (Prop_obuf_I_O)         2.626     7.152 r  det_out_2_OBUF_inst/O
                         net (fo=0)                   0.000     7.152    det_out_2
    A18                                                               r  det_out_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            det_out_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.010ns  (logic 3.171ns (52.768%)  route 2.839ns (47.232%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.867    -0.745    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X107Y51        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y51        FDRE (Prop_fdre_C_Q)         0.456    -0.289 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg_reg/Q
                         net (fo=2, routed)           0.761     0.472    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg
    SLICE_X113Y58        LUT2 (Prop_lut2_I0_O)        0.124     0.596 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_INST_0/O
                         net (fo=1, routed)           2.078     2.674    det_out_1_OBUF
    N20                  OBUF (Prop_obuf_I_O)         2.591     5.266 r  det_out_1_OBUF_inst/O
                         net (fo=0)                   0.000     5.266    det_out_1
    N20                                                               r  det_out_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            det_out_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.835ns  (logic 3.194ns (54.744%)  route 2.641ns (45.256%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.867    -0.745    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X113Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDRE (Prop_fdre_C_Q)         0.456    -0.289 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg_reg/Q
                         net (fo=2, routed)           0.434     0.146    GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg
    SLICE_X110Y58        LUT2 (Prop_lut2_I0_O)        0.124     0.270 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_INST_0/O
                         net (fo=1, routed)           2.206     2.476    det_out_0_OBUF
    N19                  OBUF (Prop_obuf_I_O)         2.614     5.090 r  det_out_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.090    det_out_0
    N19                                                               r  det_out_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            det_out_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.039ns  (logic 1.317ns (64.605%)  route 0.722ns (35.395%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.637    -0.542    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X113Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y57        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg_reg/Q
                         net (fo=2, routed)           0.151    -0.249    GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg
    SLICE_X110Y58        LUT2 (Prop_lut2_I0_O)        0.045    -0.204 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_INST_0/O
                         net (fo=1, routed)           0.570     0.366    det_out_0_OBUF
    N19                  OBUF (Prop_obuf_I_O)         1.131     1.497 r  det_out_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.497    det_out_0
    N19                                                               r  det_out_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            det_out_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.079ns  (logic 1.295ns (62.262%)  route 0.785ns (37.738%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.638    -0.541    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X107Y51        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y51        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg_reg/Q
                         net (fo=2, routed)           0.279    -0.121    GateKeeper_BD_i/GateKeeper_1/inst/det_out_reg
    SLICE_X113Y58        LUT2 (Prop_lut2_I0_O)        0.045    -0.076 r  GateKeeper_BD_i/GateKeeper_1/inst/det_out_INST_0/O
                         net (fo=1, routed)           0.506     0.430    det_out_1_OBUF
    N20                  OBUF (Prop_obuf_I_O)         1.109     1.539 r  det_out_1_OBUF_inst/O
                         net (fo=0)                   0.000     1.539    det_out_1
    N20                                                               r  det_out_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            det_out_2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.967ns  (logic 1.352ns (45.560%)  route 1.615ns (54.440%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.637    -0.542    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X108Y54        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y54        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg_reg/Q
                         net (fo=2, routed)           0.191    -0.186    GateKeeper_BD_i/GateKeeper_2/inst/det_out_reg
    SLICE_X110Y58        LUT2 (Prop_lut2_I0_O)        0.045    -0.141 r  GateKeeper_BD_i/GateKeeper_2/inst/det_out_INST_0/O
                         net (fo=1, routed)           1.424     1.283    det_out_2_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.143     2.426 r  det_out_2_OBUF_inst/O
                         net (fo=0)                   0.000     2.426    det_out_2
    A18                                                               r  det_out_2 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_GateKeeper_BD_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_GateKeeper_BD_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.437ns  (logic 0.029ns (2.018%)  route 1.408ns (97.982%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_GateKeeper_BD_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  GCLK (IN)
                         net (fo=0)                   0.000     5.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     5.446 f  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.204     2.722 f  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.564     3.286    GateKeeper_BD_i/clk_wiz_0/inst/clkfbout_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.315 f  GateKeeper_BD_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.844     4.159    GateKeeper_BD_i/clk_wiz_0/inst/clkfbout_buf_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_GateKeeper_BD_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.349ns  (logic 0.091ns (2.717%)  route 3.258ns (97.283%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clkfbout_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    -1.506    GateKeeper_BD_i/clk_wiz_0/inst/clkfbout_buf_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100MHz_GateKeeper_BD_clk_wiz_0_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.138ns  (logic 1.766ns (24.739%)  route 5.372ns (75.261%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           4.588     6.106    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X98Y62         LUT4 (Prop_lut4_I2_O)        0.124     6.230 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.404     6.635    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I2_O)        0.124     6.759 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.379     7.138    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X98Y62         FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.607    -1.467    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X98Y62         FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.138ns  (logic 1.766ns (24.739%)  route 5.372ns (75.261%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           4.588     6.106    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X98Y62         LUT4 (Prop_lut4_I2_O)        0.124     6.230 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.404     6.635    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I2_O)        0.124     6.759 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.379     7.138    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X98Y62         FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.607    -1.467    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X98Y62         FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.138ns  (logic 1.766ns (24.739%)  route 5.372ns (75.261%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           4.588     6.106    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X98Y62         LUT4 (Prop_lut4_I2_O)        0.124     6.230 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.404     6.635    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I2_O)        0.124     6.759 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.379     7.138    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X98Y62         FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.607    -1.467    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X98Y62         FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.138ns  (logic 1.766ns (24.739%)  route 5.372ns (75.261%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           4.588     6.106    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X98Y62         LUT4 (Prop_lut4_I2_O)        0.124     6.230 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.404     6.635    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I2_O)        0.124     6.759 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.379     7.138    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X98Y62         FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.607    -1.467    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X98Y62         FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.138ns  (logic 1.766ns (24.739%)  route 5.372ns (75.261%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           4.588     6.106    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X98Y62         LUT4 (Prop_lut4_I2_O)        0.124     6.230 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.404     6.635    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I2_O)        0.124     6.759 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.379     7.138    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X98Y62         FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.607    -1.467    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X98Y62         FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.138ns  (logic 1.766ns (24.739%)  route 5.372ns (75.261%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           4.588     6.106    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X98Y62         LUT4 (Prop_lut4_I2_O)        0.124     6.230 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.404     6.635    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I2_O)        0.124     6.759 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.379     7.138    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X98Y62         FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.607    -1.467    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X98Y62         FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[5]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.992ns  (logic 1.766ns (25.256%)  route 5.226ns (74.744%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        -1.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           4.434     5.952    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X101Y63        LUT4 (Prop_lut4_I1_O)        0.124     6.076 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[4]_i_3/O
                         net (fo=1, routed)           0.263     6.339    GateKeeper_BD_i/UART_Rx_0/inst/muestreo[4]_i_3_n_0
    SLICE_X101Y63        LUT4 (Prop_lut4_I1_O)        0.124     6.463 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[4]_i_2/O
                         net (fo=1, routed)           0.529     6.992    GateKeeper_BD_i/UART_Rx_0/inst/p_0_in__0[4]
    SLICE_X101Y63        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.606    -1.468    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X101Y63        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[4]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.494ns  (logic 1.670ns (25.716%)  route 4.824ns (74.284%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           4.824     6.342    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X101Y63        LUT5 (Prop_lut5_I2_O)        0.152     6.494 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[2]_i_1/O
                         net (fo=1, routed)           0.000     6.494    GateKeeper_BD_i/UART_Rx_0/inst/p_0_in__0[2]
    SLICE_X101Y63        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.606    -1.468    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X101Y63        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[2]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.481ns  (logic 1.642ns (25.335%)  route 4.839ns (74.665%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           4.839     6.357    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X100Y63        LUT6 (Prop_lut6_I5_O)        0.124     6.481 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[0]_i_1/O
                         net (fo=1, routed)           0.000     6.481    GateKeeper_BD_i/UART_Rx_0/inst/p_0_in__0[0]
    SLICE_X100Y63        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.606    -1.468    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X100Y63        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[0]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.468ns  (logic 1.642ns (25.386%)  route 4.826ns (74.614%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           4.826     6.344    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X101Y63        LUT6 (Prop_lut6_I1_O)        0.124     6.468 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[3]_i_1/O
                         net (fo=1, routed)           0.000     6.468    GateKeeper_BD_i/UART_Rx_0/inst/p_0_in__0[3]
    SLICE_X101Y63        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         1.606    -1.468    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X101Y63        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.462ns  (logic 0.329ns (13.377%)  route 2.133ns (86.623%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.133     2.418    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X101Y63        LUT5 (Prop_lut5_I2_O)        0.044     2.462 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[2]_i_1/O
                         net (fo=1, routed)           0.000     2.462    GateKeeper_BD_i/UART_Rx_0/inst/p_0_in__0[2]
    SLICE_X101Y63        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.875    -0.810    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X101Y63        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[2]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.462ns  (logic 0.330ns (13.418%)  route 2.132ns (86.582%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.132     2.417    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X101Y63        LUT6 (Prop_lut6_I1_O)        0.045     2.462 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[3]_i_1/O
                         net (fo=1, routed)           0.000     2.462    GateKeeper_BD_i/UART_Rx_0/inst/p_0_in__0[3]
    SLICE_X101Y63        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.875    -0.810    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X101Y63        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[3]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.463ns  (logic 0.330ns (13.412%)  route 2.133ns (86.588%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.133     2.418    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X101Y63        LUT4 (Prop_lut4_I2_O)        0.045     2.463 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[1]_i_1/O
                         net (fo=1, routed)           0.000     2.463    GateKeeper_BD_i/UART_Rx_0/inst/p_0_in__0[1]
    SLICE_X101Y63        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.875    -0.810    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X101Y63        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[1]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.471ns  (logic 0.330ns (13.369%)  route 2.141ns (86.631%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.141     2.426    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X100Y63        LUT6 (Prop_lut6_I5_O)        0.045     2.471 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[0]_i_1/O
                         net (fo=1, routed)           0.000     2.471    GateKeeper_BD_i/UART_Rx_0/inst/p_0_in__0[0]
    SLICE_X100Y63        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.875    -0.810    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X100Y63        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[0]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.626ns  (logic 0.375ns (14.292%)  route 2.251ns (85.708%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        -0.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           1.996     2.281    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X101Y63        LUT4 (Prop_lut4_I1_O)        0.045     2.326 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[4]_i_3/O
                         net (fo=1, routed)           0.082     2.408    GateKeeper_BD_i/UART_Rx_0/inst/muestreo[4]_i_3_n_0
    SLICE_X101Y63        LUT4 (Prop_lut4_I1_O)        0.045     2.453 r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo[4]_i_2/O
                         net (fo=1, routed)           0.173     2.626    GateKeeper_BD_i/UART_Rx_0/inst/p_0_in__0[4]
    SLICE_X101Y63        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.875    -0.810    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X101Y63        FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/muestreo_reg[4]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.670ns  (logic 0.375ns (14.061%)  route 2.294ns (85.939%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.041     2.327    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X98Y62         LUT4 (Prop_lut4_I2_O)        0.045     2.372 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.136     2.508    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I2_O)        0.045     2.553 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.116     2.670    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X98Y62         FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.876    -0.809    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X98Y62         FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[0]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.670ns  (logic 0.375ns (14.061%)  route 2.294ns (85.939%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.041     2.327    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X98Y62         LUT4 (Prop_lut4_I2_O)        0.045     2.372 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.136     2.508    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I2_O)        0.045     2.553 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.116     2.670    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X98Y62         FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.876    -0.809    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X98Y62         FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[1]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.670ns  (logic 0.375ns (14.061%)  route 2.294ns (85.939%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.041     2.327    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X98Y62         LUT4 (Prop_lut4_I2_O)        0.045     2.372 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.136     2.508    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I2_O)        0.045     2.553 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.116     2.670    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X98Y62         FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.876    -0.809    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X98Y62         FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[2]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.670ns  (logic 0.375ns (14.061%)  route 2.294ns (85.939%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.041     2.327    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X98Y62         LUT4 (Prop_lut4_I2_O)        0.045     2.372 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.136     2.508    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I2_O)        0.045     2.553 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.116     2.670    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X98Y62         FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.876    -0.809    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X98Y62         FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[3]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.670ns  (logic 0.375ns (14.061%)  route 2.294ns (85.939%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.041     2.327    GateKeeper_BD_i/UART_Rx_0/inst/PinRx
    SLICE_X98Y62         LUT4 (Prop_lut4_I2_O)        0.045     2.372 r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.136     2.508    GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X99Y62         LUT6 (Prop_lut6_I2_O)        0.045     2.553 r  GateKeeper_BD_i/UART_Rx_0/inst/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.116     2.670    GateKeeper_BD_i/UART_Rx_0/inst/o1_n_2
    SLICE_X98Y62         FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_100MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=125, routed)         0.876    -0.809    GateKeeper_BD_i/UART_Rx_0/inst/clk
    SLICE_X98Y62         FDRE                                         r  GateKeeper_BD_i/UART_Rx_0/inst/FSM_onehot_ctrlRx_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_400MHz_GateKeeper_BD_clk_wiz_0_0

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.870ns  (logic 2.197ns (31.985%)  route 4.673ns (68.015%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=20, routed)          4.672     5.633    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X106Y49        LUT3 (Prop_lut3_I1_O)        0.124     5.757 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_6/O
                         net (fo=1, routed)           0.000     5.757    GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_6_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.307 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.308    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.422 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.422    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1_n_0
    SLICE_X106Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.536 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.536    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1_n_0
    SLICE_X106Y52        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.870 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.870    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]_i_1_n_6
    SLICE_X106Y52        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.687    -1.387    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X106Y52        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[13]/C

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.849ns  (logic 2.176ns (31.777%)  route 4.673ns (68.223%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=20, routed)          4.672     5.633    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X106Y49        LUT3 (Prop_lut3_I1_O)        0.124     5.757 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_6/O
                         net (fo=1, routed)           0.000     5.757    GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_6_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.307 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.308    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.422 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.422    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1_n_0
    SLICE_X106Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.536 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.536    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1_n_0
    SLICE_X106Y52        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.849 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.849    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]_i_1_n_4
    SLICE_X106Y52        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.687    -1.387    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X106Y52        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[15]/C

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.775ns  (logic 2.102ns (31.032%)  route 4.673ns (68.968%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=20, routed)          4.672     5.633    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X106Y49        LUT3 (Prop_lut3_I1_O)        0.124     5.757 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_6/O
                         net (fo=1, routed)           0.000     5.757    GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_6_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.307 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.308    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.422 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.422    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1_n_0
    SLICE_X106Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.536 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.536    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1_n_0
    SLICE_X106Y52        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.775 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.775    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]_i_1_n_5
    SLICE_X106Y52        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.687    -1.387    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X106Y52        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[14]/C

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.759ns  (logic 2.086ns (30.868%)  route 4.673ns (69.132%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=20, routed)          4.672     5.633    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X106Y49        LUT3 (Prop_lut3_I1_O)        0.124     5.757 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_6/O
                         net (fo=1, routed)           0.000     5.757    GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_6_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.307 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.308    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.422 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.422    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1_n_0
    SLICE_X106Y51        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.536 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.536    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1_n_0
    SLICE_X106Y52        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.759 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.759    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]_i_1_n_7
    SLICE_X106Y52        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.687    -1.387    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X106Y52        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]/C

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.756ns  (logic 2.083ns (30.838%)  route 4.673ns (69.162%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=20, routed)          4.672     5.633    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X106Y49        LUT3 (Prop_lut3_I1_O)        0.124     5.757 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_6/O
                         net (fo=1, routed)           0.000     5.757    GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_6_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.307 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.308    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.422 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.422    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1_n_0
    SLICE_X106Y51        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.756 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.756    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1_n_6
    SLICE_X106Y51        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.687    -1.387    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X106Y51        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[9]/C

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.735ns  (logic 2.062ns (30.622%)  route 4.673ns (69.378%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=20, routed)          4.672     5.633    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X106Y49        LUT3 (Prop_lut3_I1_O)        0.124     5.757 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_6/O
                         net (fo=1, routed)           0.000     5.757    GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_6_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.307 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.308    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.422 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.422    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1_n_0
    SLICE_X106Y51        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.735 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.735    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1_n_4
    SLICE_X106Y51        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.687    -1.387    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X106Y51        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[11]/C

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.661ns  (logic 1.988ns (29.851%)  route 4.673ns (70.149%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=20, routed)          4.672     5.633    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X106Y49        LUT3 (Prop_lut3_I1_O)        0.124     5.757 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_6/O
                         net (fo=1, routed)           0.000     5.757    GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_6_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.307 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.308    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.422 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.422    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1_n_0
    SLICE_X106Y51        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.661 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.661    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1_n_5
    SLICE_X106Y51        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.687    -1.387    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X106Y51        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/C

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.645ns  (logic 1.972ns (29.682%)  route 4.673ns (70.318%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=20, routed)          4.672     5.633    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X106Y49        LUT3 (Prop_lut3_I1_O)        0.124     5.757 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_6/O
                         net (fo=1, routed)           0.000     5.757    GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_6_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.307 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.308    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.422 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.422    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1_n_0
    SLICE_X106Y51        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.645 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.645    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]_i_1_n_7
    SLICE_X106Y51        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.687    -1.387    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X106Y51        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[8]/C

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.642ns  (logic 1.969ns (29.651%)  route 4.673ns (70.349%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=20, routed)          4.672     5.633    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X106Y49        LUT3 (Prop_lut3_I1_O)        0.124     5.757 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_6/O
                         net (fo=1, routed)           0.000     5.757    GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_6_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.307 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.308    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.642 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.642    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1_n_6
    SLICE_X106Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.687    -1.387    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X106Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[5]/C

Slack:                    inf
  Source:                 det_in_2
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_2/inst/c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.621ns  (logic 1.948ns (29.427%)  route 4.673ns (70.573%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in_2 (IN)
                         net (fo=0)                   0.000     0.000    det_in_2
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_2_IBUF_inst/O
                         net (fo=20, routed)          4.672     5.633    GateKeeper_BD_i/GateKeeper_2/inst/det_in
    SLICE_X106Y49        LUT3 (Prop_lut3_I1_O)        0.124     5.757 r  GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_6/O
                         net (fo=1, routed)           0.000     5.757    GateKeeper_BD_i/GateKeeper_2/inst/c[0]_i_6_n_0
    SLICE_X106Y49        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.307 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.308    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]_i_2_n_0
    SLICE_X106Y50        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.621 r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.621    GateKeeper_BD_i/GateKeeper_2/inst/c_reg[4]_i_1_n_4
    SLICE_X106Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          1.687    -1.387    GateKeeper_BD_i/GateKeeper_2/inst/clk
    SLICE_X106Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_2/inst/c_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 det_in_0
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.847ns  (logic 0.196ns (23.095%)  route 0.652ns (76.905%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  det_in_0 (IN)
                         net (fo=0)                   0.000     0.000    det_in_0
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 r  det_in_0_IBUF_inst/O
                         net (fo=20, routed)          0.652     0.802    GateKeeper_BD_i/GateKeeper_0/inst/det_in
    SLICE_X113Y57        LUT6 (Prop_lut6_I4_O)        0.045     0.847 r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg_i_1/O
                         net (fo=1, routed)           0.000     0.847    GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg_i_1_n_0
    SLICE_X113Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.909    -0.776    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X113Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/det_out_reg_reg/C

Slack:                    inf
  Source:                 det_in_0
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.196ns (21.024%)  route 0.735ns (78.976%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  det_in_0 (IN)
                         net (fo=0)                   0.000     0.000    det_in_0
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 r  det_in_0_IBUF_inst/O
                         net (fo=20, routed)          0.735     0.886    GateKeeper_BD_i/GateKeeper_0/inst/det_in
    SLICE_X113Y57        LUT5 (Prop_lut5_I2_O)        0.045     0.931 r  GateKeeper_BD_i/GateKeeper_0/inst/state_i_1/O
                         net (fo=1, routed)           0.000     0.931    GateKeeper_BD_i/GateKeeper_0/inst/state_i_1_n_0
    SLICE_X113Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.909    -0.776    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X113Y57        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/state_reg/C

Slack:                    inf
  Source:                 det_in_1
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.951ns  (logic 0.267ns (28.063%)  route 0.684ns (71.937%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  det_in_1 (IN)
                         net (fo=0)                   0.000     0.000    det_in_1
    M20                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  det_in_1_IBUF_inst/O
                         net (fo=20, routed)          0.684     0.840    GateKeeper_BD_i/GateKeeper_1/inst/det_in
    SLICE_X112Y50        LUT3 (Prop_lut3_I1_O)        0.045     0.885 r  GateKeeper_BD_i/GateKeeper_1/inst/c[4]_i_4/O
                         net (fo=1, routed)           0.000     0.885    GateKeeper_BD_i/GateKeeper_1/inst/c[4]_i_4_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.951 r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.951    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[4]_i_1_n_6
    SLICE_X112Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.774    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X112Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[5]/C

Slack:                    inf
  Source:                 det_in_0
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.007ns  (logic 0.261ns (25.894%)  route 0.746ns (74.106%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        -0.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  det_in_0 (IN)
                         net (fo=0)                   0.000     0.000    det_in_0
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 f  det_in_0_IBUF_inst/O
                         net (fo=20, routed)          0.746     0.897    GateKeeper_BD_i/GateKeeper_0/inst/det_in
    SLICE_X110Y55        LUT2 (Prop_lut2_I1_O)        0.045     0.942 r  GateKeeper_BD_i/GateKeeper_0/inst/c[12]_i_4/O
                         net (fo=1, routed)           0.000     0.942    GateKeeper_BD_i/GateKeeper_0/inst/c[12]_i_4_n_0
    SLICE_X110Y55        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.007 r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.007    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[12]_i_1_n_6
    SLICE_X110Y55        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.910    -0.775    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X110Y55        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[13]/C

Slack:                    inf
  Source:                 det_in_0
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.007ns  (logic 0.259ns (25.695%)  route 0.748ns (74.305%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        -0.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  det_in_0 (IN)
                         net (fo=0)                   0.000     0.000    det_in_0
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 f  det_in_0_IBUF_inst/O
                         net (fo=20, routed)          0.748     0.899    GateKeeper_BD_i/GateKeeper_0/inst/det_in
    SLICE_X110Y55        LUT2 (Prop_lut2_I1_O)        0.045     0.944 r  GateKeeper_BD_i/GateKeeper_0/inst/c[12]_i_2/O
                         net (fo=1, routed)           0.000     0.944    GateKeeper_BD_i/GateKeeper_0/inst/c[12]_i_2_n_0
    SLICE_X110Y55        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.007 r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.007    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[12]_i_1_n_4
    SLICE_X110Y55        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.910    -0.775    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X110Y55        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[15]/C

Slack:                    inf
  Source:                 det_in_0
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_0/inst/c_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.009ns  (logic 0.262ns (25.946%)  route 0.747ns (74.054%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        -0.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  det_in_0 (IN)
                         net (fo=0)                   0.000     0.000    det_in_0
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 f  det_in_0_IBUF_inst/O
                         net (fo=20, routed)          0.747     0.898    GateKeeper_BD_i/GateKeeper_0/inst/det_in
    SLICE_X110Y55        LUT2 (Prop_lut2_I1_O)        0.045     0.943 r  GateKeeper_BD_i/GateKeeper_0/inst/c[12]_i_3/O
                         net (fo=1, routed)           0.000     0.943    GateKeeper_BD_i/GateKeeper_0/inst/c[12]_i_3_n_0
    SLICE_X110Y55        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.009 r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.009    GateKeeper_BD_i/GateKeeper_0/inst/c_reg[12]_i_1_n_5
    SLICE_X110Y55        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.910    -0.775    GateKeeper_BD_i/GateKeeper_0/inst/clk
    SLICE_X110Y55        FDRE                                         r  GateKeeper_BD_i/GateKeeper_0/inst/c_reg[14]/C

Slack:                    inf
  Source:                 det_in_1
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.036ns  (logic 0.352ns (33.964%)  route 0.684ns (66.036%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  det_in_1 (IN)
                         net (fo=0)                   0.000     0.000    det_in_1
    M20                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  det_in_1_IBUF_inst/O
                         net (fo=20, routed)          0.684     0.840    GateKeeper_BD_i/GateKeeper_1/inst/det_in
    SLICE_X112Y50        LUT3 (Prop_lut3_I1_O)        0.045     0.885 r  GateKeeper_BD_i/GateKeeper_1/inst/c[4]_i_4/O
                         net (fo=1, routed)           0.000     0.885    GateKeeper_BD_i/GateKeeper_1/inst/c[4]_i_4_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.151     1.036 r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.036    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[4]_i_1_n_5
    SLICE_X112Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.774    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X112Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[6]/C

Slack:                    inf
  Source:                 det_in_1
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.041ns  (logic 0.271ns (26.021%)  route 0.770ns (73.979%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  det_in_1 (IN)
                         net (fo=0)                   0.000     0.000    det_in_1
    M20                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  det_in_1_IBUF_inst/O
                         net (fo=20, routed)          0.770     0.926    GateKeeper_BD_i/GateKeeper_1/inst/det_in
    SLICE_X112Y50        LUT3 (Prop_lut3_I1_O)        0.045     0.971 r  GateKeeper_BD_i/GateKeeper_1/inst/c[4]_i_5/O
                         net (fo=1, routed)           0.000     0.971    GateKeeper_BD_i/GateKeeper_1/inst/c[4]_i_5_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.041 r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.041    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[4]_i_1_n_7
    SLICE_X112Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.774    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X112Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[4]/C

Slack:                    inf
  Source:                 det_in_1
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.057ns  (logic 0.373ns (35.275%)  route 0.684ns (64.725%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  det_in_1 (IN)
                         net (fo=0)                   0.000     0.000    det_in_1
    M20                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  det_in_1_IBUF_inst/O
                         net (fo=20, routed)          0.684     0.840    GateKeeper_BD_i/GateKeeper_1/inst/det_in
    SLICE_X112Y50        LUT3 (Prop_lut3_I1_O)        0.045     0.885 r  GateKeeper_BD_i/GateKeeper_1/inst/c[4]_i_4/O
                         net (fo=1, routed)           0.000     0.885    GateKeeper_BD_i/GateKeeper_1/inst/c[4]_i_4_n_0
    SLICE_X112Y50        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.172     1.057 r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.057    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[4]_i_1_n_4
    SLICE_X112Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.774    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X112Y50        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[7]/C

Slack:                    inf
  Source:                 det_in_1
                            (input port)
  Destination:            GateKeeper_BD_i/GateKeeper_1/inst/c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.084ns  (logic 0.267ns (24.618%)  route 0.817ns (75.382%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        -0.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  det_in_1 (IN)
                         net (fo=0)                   0.000     0.000    det_in_1
    M20                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  det_in_1_IBUF_inst/O
                         net (fo=20, routed)          0.817     0.973    GateKeeper_BD_i/GateKeeper_1/inst/det_in
    SLICE_X112Y49        LUT3 (Prop_lut3_I1_O)        0.045     1.018 r  GateKeeper_BD_i/GateKeeper_1/inst/c[0]_i_6/O
                         net (fo=1, routed)           0.000     1.018    GateKeeper_BD_i/GateKeeper_1/inst/c[0]_i_6_n_0
    SLICE_X112Y49        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.084 r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.084    GateKeeper_BD_i/GateKeeper_1/inst/c_reg[0]_i_2_n_6
    SLICE_X112Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_GateKeeper_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  GateKeeper_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    GateKeeper_BD_i/clk_wiz_0/inst/clk_in1_GateKeeper_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  GateKeeper_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    GateKeeper_BD_i/clk_wiz_0/inst/clk_400MHz_GateKeeper_BD_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  GateKeeper_BD_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=78, routed)          0.912    -0.773    GateKeeper_BD_i/GateKeeper_1/inst/clk
    SLICE_X112Y49        FDRE                                         r  GateKeeper_BD_i/GateKeeper_1/inst/c_reg[1]/C





