Analysis & Synthesis report for Image0
Sat Nov 20 13:36:05 2021
Quartus Prime Version 15.1.2 Build 193 02/01/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for Memory:Memory|DualPortDualClock_ram:TxRAM|altsyncram:ram_rtl_0|altsyncram_uac1:auto_generated
 16. Source assignments for Memory:Memory|DualPortDualClock_ram:RxRAM|altsyncram:ram_rtl_0|altsyncram_qac1:auto_generated
 17. Parameter Settings for User Entity Instance: Top-level Entity: |Top
 18. Parameter Settings for User Entity Instance: Receiver:Receiver
 19. Parameter Settings for User Entity Instance: Receiver:Receiver|SingleRxUART:SingleRxUART
 20. Parameter Settings for User Entity Instance: Receiver:Receiver|RxUART_logic:RxUART_logic
 21. Parameter Settings for User Entity Instance: Receiver:Receiver|RxUART_timeout:RxUART_timeout
 22. Parameter Settings for User Entity Instance: Transmitter:Transmitter
 23. Parameter Settings for User Entity Instance: Transmitter:Transmitter|SingleTxUART:SingleTxUART
 24. Parameter Settings for User Entity Instance: Transmitter:Transmitter|TxUART_logic:TxUART_logic
 25. Parameter Settings for User Entity Instance: Memory:Memory
 26. Parameter Settings for User Entity Instance: Memory:Memory|DualPortDualClock_ram:RxRAM
 27. Parameter Settings for User Entity Instance: Memory:Memory|DualPortDualClock_ram:TxRAM
 28. Parameter Settings for User Entity Instance: MainControl:MainControl
 29. Parameter Settings for User Entity Instance: MainControl:MainControl|StateMachine:StateMachine
 30. Parameter Settings for User Entity Instance: MainControl:MainControl|ReadBytes:ReadBytes
 31. Parameter Settings for User Entity Instance: MainControl:MainControl|WriteBytes:WriteBytes
 32. Parameter Settings for Inferred Entity Instance: Memory:Memory|DualPortDualClock_ram:TxRAM|altsyncram:ram_rtl_0
 33. Parameter Settings for Inferred Entity Instance: Memory:Memory|DualPortDualClock_ram:RxRAM|altsyncram:ram_rtl_0
 34. altsyncram Parameter Settings by Entity Instance
 35. Port Connectivity Checks: "Transmitter:Transmitter|SingleTxUART:SingleTxUART"
 36. Port Connectivity Checks: "Receiver:Receiver|SingleRxUART:SingleRxUART"
 37. Port Connectivity Checks: "Receiver:Receiver"
 38. Post-Synthesis Netlist Statistics for Top Partition
 39. Elapsed Time Per Partition
 40. Analysis & Synthesis Messages
 41. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Nov 20 13:36:05 2021           ;
; Quartus Prime Version              ; 15.1.2 Build 193 02/01/2016 SJ Standard Edition ;
; Revision Name                      ; Image0                                          ;
; Top-level Entity Name              ; Top                                             ;
; Family                             ; MAX 10                                          ;
; Total logic elements               ; 459                                             ;
;     Total combinational functions  ; 372                                             ;
;     Dedicated logic registers      ; 275                                             ;
; Total registers                    ; 275                                             ;
; Total pins                         ; 8                                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 1,536                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
; UFM blocks                         ; 0                                               ;
; ADC blocks                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M08SAE144C8GES   ;                    ;
; Top-level entity name                                                      ; Top                ; Image0             ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                        ; All                ;                    ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                          ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+
; ../rtl/WriteBytes.sv             ; yes             ; User SystemVerilog HDL File  ; D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/WriteBytes.sv                   ;         ;
; ../rtl/TxUART_logic.sv           ; yes             ; User SystemVerilog HDL File  ; D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/TxUART_logic.sv                 ;         ;
; ../rtl/Transmitter.sv            ; yes             ; User SystemVerilog HDL File  ; D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/Transmitter.sv                  ;         ;
; ../rtl/Top.sv                    ; yes             ; User SystemVerilog HDL File  ; D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/Top.sv                          ;         ;
; ../rtl/StateMachine.sv           ; yes             ; User SystemVerilog HDL File  ; D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/StateMachine.sv                 ;         ;
; ../rtl/SingleTxUART.sv           ; yes             ; User SystemVerilog HDL File  ; D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/SingleTxUART.sv                 ;         ;
; ../rtl/SingleRxUART.sv           ; yes             ; User SystemVerilog HDL File  ; D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/SingleRxUART.sv                 ;         ;
; ../rtl/RxUART_timeout.sv         ; yes             ; User SystemVerilog HDL File  ; D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/RxUART_timeout.sv               ;         ;
; ../rtl/RxUART_logic.sv           ; yes             ; User SystemVerilog HDL File  ; D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/RxUART_logic.sv                 ;         ;
; ../rtl/Reset.sv                  ; yes             ; User SystemVerilog HDL File  ; D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/Reset.sv                        ;         ;
; ../rtl/Receiver.sv               ; yes             ; User SystemVerilog HDL File  ; D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/Receiver.sv                     ;         ;
; ../rtl/ReadBytes.sv              ; yes             ; User SystemVerilog HDL File  ; D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/ReadBytes.sv                    ;         ;
; ../rtl/Memory.sv                 ; yes             ; User SystemVerilog HDL File  ; D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/Memory.sv                       ;         ;
; ../rtl/MainControl.sv            ; yes             ; User SystemVerilog HDL File  ; D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/MainControl.sv                  ;         ;
; ../rtl/ImageControl.sv           ; yes             ; User SystemVerilog HDL File  ; D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/ImageControl.sv                 ;         ;
; ../rtl/DualPortDualClock_ram.sv  ; yes             ; User SystemVerilog HDL File  ; D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/DualPortDualClock_ram.sv        ;         ;
; inc_define.vh                    ; yes             ; Auto-Found Unspecified File  ; D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/quartus_img0/inc_define.vh          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf                         ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc                  ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_mux.inc                            ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/15.1/quartus/libraries/megafunctions/lpm_decode.inc                         ;         ;
; aglobal151.inc                   ; yes             ; Megafunction                 ; c:/altera/15.1/quartus/libraries/megafunctions/aglobal151.inc                         ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/15.1/quartus/libraries/megafunctions/a_rdenreg.inc                          ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/15.1/quartus/libraries/megafunctions/altrom.inc                             ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/15.1/quartus/libraries/megafunctions/altram.inc                             ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/15.1/quartus/libraries/megafunctions/altdpram.inc                           ;         ;
; db/altsyncram_uac1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/quartus_img0/db/altsyncram_uac1.tdf ;         ;
; db/altsyncram_qac1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/quartus_img0/db/altsyncram_qac1.tdf ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 459         ;
;                                             ;             ;
; Total combinational functions               ; 372         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 148         ;
;     -- 3 input functions                    ; 64          ;
;     -- <=2 input functions                  ; 160         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 246         ;
;     -- arithmetic mode                      ; 126         ;
;                                             ;             ;
; Total registers                             ; 275         ;
;     -- Dedicated logic registers            ; 275         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 8           ;
; Total memory bits                           ; 1536        ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; inclk~input ;
; Maximum fan-out                             ; 276         ;
; Total fan-out                               ; 2322        ;
; Average fan-out                             ; 3.47        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                    ;
+----------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------+--------------+
; |Top                                         ; 372 (2)           ; 275 (0)      ; 1536        ; 0          ; 0            ; 0       ; 0         ; 8    ; 0            ; 0          ; |Top                                                                                               ; work         ;
;    |ImageControl:ImageControl|               ; 50 (50)           ; 39 (39)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|ImageControl:ImageControl                                                                     ; work         ;
;    |MainControl:MainControl|                 ; 87 (0)            ; 72 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|MainControl:MainControl                                                                       ; work         ;
;       |ReadBytes:ReadBytes|                  ; 18 (18)           ; 22 (22)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|MainControl:MainControl|ReadBytes:ReadBytes                                                   ; work         ;
;       |StateMachine:StateMachine|            ; 44 (44)           ; 27 (27)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|MainControl:MainControl|StateMachine:StateMachine                                             ; work         ;
;       |WriteBytes:WriteBytes|                ; 25 (25)           ; 23 (23)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|MainControl:MainControl|WriteBytes:WriteBytes                                                 ; work         ;
;    |Memory:Memory|                           ; 0 (0)             ; 0 (0)        ; 1536        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|Memory:Memory                                                                                 ; work         ;
;       |DualPortDualClock_ram:RxRAM|          ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|Memory:Memory|DualPortDualClock_ram:RxRAM                                                     ; work         ;
;          |altsyncram:ram_rtl_0|              ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|Memory:Memory|DualPortDualClock_ram:RxRAM|altsyncram:ram_rtl_0                                ; work         ;
;             |altsyncram_qac1:auto_generated| ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|Memory:Memory|DualPortDualClock_ram:RxRAM|altsyncram:ram_rtl_0|altsyncram_qac1:auto_generated ; work         ;
;       |DualPortDualClock_ram:TxRAM|          ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|Memory:Memory|DualPortDualClock_ram:TxRAM                                                     ; work         ;
;          |altsyncram:ram_rtl_0|              ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|Memory:Memory|DualPortDualClock_ram:TxRAM|altsyncram:ram_rtl_0                                ; work         ;
;             |altsyncram_uac1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|Memory:Memory|DualPortDualClock_ram:TxRAM|altsyncram:ram_rtl_0|altsyncram_uac1:auto_generated ; work         ;
;    |Receiver:Receiver|                       ; 120 (0)           ; 93 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|Receiver:Receiver                                                                             ; work         ;
;       |RxUART_logic:RxUART_logic|            ; 65 (65)           ; 36 (36)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|Receiver:Receiver|RxUART_logic:RxUART_logic                                                   ; work         ;
;       |RxUART_timeout:RxUART_timeout|        ; 29 (29)           ; 22 (22)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|Receiver:Receiver|RxUART_timeout:RxUART_timeout                                               ; work         ;
;       |SingleRxUART:SingleRxUART|            ; 26 (26)           ; 35 (35)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|Receiver:Receiver|SingleRxUART:SingleRxUART                                                   ; work         ;
;    |Reset:Reset|                             ; 8 (8)             ; 5 (5)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|Reset:Reset                                                                                   ; work         ;
;    |Transmitter:Transmitter|                 ; 105 (0)           ; 66 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|Transmitter:Transmitter                                                                       ; work         ;
;       |SingleTxUART:SingleTxUART|            ; 29 (29)           ; 24 (24)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|Transmitter:Transmitter|SingleTxUART:SingleTxUART                                             ; work         ;
;       |TxUART_logic:TxUART_logic|            ; 76 (76)           ; 42 (42)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Top|Transmitter:Transmitter|TxUART_logic:TxUART_logic                                             ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Memory:Memory|DualPortDualClock_ram:RxRAM|altsyncram:ram_rtl_0|altsyncram_qac1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512  ; None ;
; Memory:Memory|DualPortDualClock_ram:TxRAM|altsyncram:ram_rtl_0|altsyncram_uac1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 4            ; 256          ; 4            ; 1024 ; None ;
+----------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                 ;
+-----------------------------------------------------------------------+----------------------------------------------------------------------------+
; Register name                                                         ; Reason for Removal                                                         ;
+-----------------------------------------------------------------------+----------------------------------------------------------------------------+
; ImageControl:ImageControl|din_reg[40]                                 ; Stuck at GND due to stuck port data_in                                     ;
; MainControl:MainControl|StateMachine:StateMachine|state[4..31]        ; Stuck at GND due to stuck port data_in                                     ;
; MainControl:MainControl|StateMachine:StateMachine|start_rd_addr[0..7] ; Stuck at GND due to stuck port data_in                                     ;
; MainControl:MainControl|StateMachine:StateMachine|start_wr_addr[0..7] ; Stuck at GND due to stuck port data_in                                     ;
; MainControl:MainControl|StateMachine:StateMachine|wr_word[4..31]      ; Stuck at GND due to stuck port data_in                                     ;
; MainControl:MainControl|StateMachine:StateMachine|len_tx[1..7]        ; Stuck at GND due to stuck port data_in                                     ;
; Transmitter:Transmitter|SingleTxUART:SingleTxUART|data_buf[9,10]      ; Stuck at GND due to stuck port data_in                                     ;
; ImageControl:ImageControl|din_reg[14..39]                             ; Stuck at GND due to stuck port data_in                                     ;
; MainControl:MainControl|WriteBytes:WriteBytes|word_buf[24..30]        ; Merged with MainControl:MainControl|WriteBytes:WriteBytes|word_buf[31]     ;
; Transmitter:Transmitter|TxUART_logic:TxUART_logic|tx_start            ; Merged with Transmitter:Transmitter|TxUART_logic:TxUART_logic|delay_reg[2] ;
; Receiver:Receiver|RxUART_logic:RxUART_logic|shift[0]                  ; Merged with Receiver:Receiver|RxUART_timeout:RxUART_timeout|rx_done_buf[0] ;
; Receiver:Receiver|RxUART_timeout:RxUART_timeout|rx_done_buf[1]        ; Merged with Receiver:Receiver|RxUART_logic:RxUART_logic|shift[1]           ;
; MainControl:MainControl|WriteBytes:WriteBytes|word_buf[16..22]        ; Merged with MainControl:MainControl|WriteBytes:WriteBytes|word_buf[23]     ;
; MainControl:MainControl|WriteBytes:WriteBytes|word_buf[8..14]         ; Merged with MainControl:MainControl|WriteBytes:WriteBytes|word_buf[15]     ;
; MainControl:MainControl|WriteBytes:WriteBytes|word_buf[4..6]          ; Merged with MainControl:MainControl|WriteBytes:WriteBytes|word_buf[7]      ;
; MainControl:MainControl|WriteBytes:WriteBytes|wr_data[5..7]           ; Merged with MainControl:MainControl|WriteBytes:WriteBytes|wr_data[4]       ;
; Receiver:Receiver|RxUART_timeout:RxUART_timeout|rx_done_buf[2]        ; Merged with Receiver:Receiver|RxUART_logic:RxUART_logic|wr_clock           ;
; MainControl:MainControl|WriteBytes:WriteBytes|word_buf[7,15,23,31]    ; Stuck at GND due to stuck port data_in                                     ;
; MainControl:MainControl|WriteBytes:WriteBytes|wr_data[4]              ; Stuck at GND due to stuck port data_in                                     ;
; Memory:Memory|DualPortDualClock_ram:TxRAM|rd_data[4..7]               ; Stuck at GND due to stuck port data_in                                     ;
; Total Number of Removed Registers = 148                               ;                                                                            ;
+-----------------------------------------------------------------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                               ;
+---------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------+
; Register name                                                 ; Reason for Removal        ; Registers Removed due to This Register                                        ;
+---------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------+
; ImageControl:ImageControl|din_reg[40]                         ; Stuck at GND              ; ImageControl:ImageControl|din_reg[39], ImageControl:ImageControl|din_reg[38], ;
;                                                               ; due to stuck port data_in ; ImageControl:ImageControl|din_reg[37], ImageControl:ImageControl|din_reg[36], ;
;                                                               ;                           ; ImageControl:ImageControl|din_reg[35], ImageControl:ImageControl|din_reg[34], ;
;                                                               ;                           ; ImageControl:ImageControl|din_reg[33], ImageControl:ImageControl|din_reg[32], ;
;                                                               ;                           ; ImageControl:ImageControl|din_reg[31], ImageControl:ImageControl|din_reg[30], ;
;                                                               ;                           ; ImageControl:ImageControl|din_reg[29], ImageControl:ImageControl|din_reg[28], ;
;                                                               ;                           ; ImageControl:ImageControl|din_reg[27], ImageControl:ImageControl|din_reg[26], ;
;                                                               ;                           ; ImageControl:ImageControl|din_reg[25], ImageControl:ImageControl|din_reg[24], ;
;                                                               ;                           ; ImageControl:ImageControl|din_reg[23], ImageControl:ImageControl|din_reg[22], ;
;                                                               ;                           ; ImageControl:ImageControl|din_reg[21], ImageControl:ImageControl|din_reg[20], ;
;                                                               ;                           ; ImageControl:ImageControl|din_reg[19], ImageControl:ImageControl|din_reg[18], ;
;                                                               ;                           ; ImageControl:ImageControl|din_reg[17], ImageControl:ImageControl|din_reg[16], ;
;                                                               ;                           ; ImageControl:ImageControl|din_reg[15], ImageControl:ImageControl|din_reg[14]  ;
; MainControl:MainControl|StateMachine:StateMachine|wr_word[7]  ; Stuck at GND              ; MainControl:MainControl|WriteBytes:WriteBytes|word_buf[7],                    ;
;                                                               ; due to stuck port data_in ; MainControl:MainControl|WriteBytes:WriteBytes|wr_data[4],                     ;
;                                                               ;                           ; Memory:Memory|DualPortDualClock_ram:TxRAM|rd_data[4],                         ;
;                                                               ;                           ; Memory:Memory|DualPortDualClock_ram:TxRAM|rd_data[5],                         ;
;                                                               ;                           ; Memory:Memory|DualPortDualClock_ram:TxRAM|rd_data[6],                         ;
;                                                               ;                           ; Memory:Memory|DualPortDualClock_ram:TxRAM|rd_data[7]                          ;
; MainControl:MainControl|StateMachine:StateMachine|wr_word[31] ; Stuck at GND              ; MainControl:MainControl|WriteBytes:WriteBytes|word_buf[31]                    ;
;                                                               ; due to stuck port data_in ;                                                                               ;
; MainControl:MainControl|StateMachine:StateMachine|wr_word[23] ; Stuck at GND              ; MainControl:MainControl|WriteBytes:WriteBytes|word_buf[23]                    ;
;                                                               ; due to stuck port data_in ;                                                                               ;
; MainControl:MainControl|StateMachine:StateMachine|wr_word[15] ; Stuck at GND              ; MainControl:MainControl|WriteBytes:WriteBytes|word_buf[15]                    ;
;                                                               ; due to stuck port data_in ;                                                                               ;
+---------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 275   ;
; Number of registers using Synchronous Clear  ; 47    ;
; Number of registers using Synchronous Load   ; 66    ;
; Number of registers using Asynchronous Clear ; 270   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 149   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------+
; Inverted Register Statistics                                            ;
+---------------------------------------------------------------+---------+
; Inverted Register                                             ; Fan out ;
+---------------------------------------------------------------+---------+
; ImageControl:ImageControl|cnt_getimg[3]                       ; 4       ;
; ImageControl:ImageControl|cnt_getimg[4]                       ; 5       ;
; ImageControl:ImageControl|cnt_getimg[5]                       ; 5       ;
; ImageControl:ImageControl|cnt_getimg[2]                       ; 5       ;
; ImageControl:ImageControl|cnt_getimg[1]                       ; 4       ;
; ImageControl:ImageControl|cnt_getimg[0]                       ; 5       ;
; ImageControl:ImageControl|cnt_setimg[5]                       ; 5       ;
; ImageControl:ImageControl|cnt_setimg[4]                       ; 5       ;
; ImageControl:ImageControl|cnt_setimg[3]                       ; 4       ;
; ImageControl:ImageControl|cnt_setimg[0]                       ; 3       ;
; ImageControl:ImageControl|cnt_setimg[1]                       ; 4       ;
; ImageControl:ImageControl|cnt_setimg[2]                       ; 4       ;
; ImageControl:ImageControl|cnt_setimg[6]                       ; 5       ;
; ImageControl:ImageControl|cnt_setimg[7]                       ; 5       ;
; ImageControl:ImageControl|cnt_getimg[6]                       ; 3       ;
; ImageControl:ImageControl|cnt_getimg[7]                       ; 3       ;
; Transmitter:Transmitter|TxUART_logic:TxUART_logic|cnt_byte[0] ; 13      ;
; Transmitter:Transmitter|TxUART_logic:TxUART_logic|cnt_byte[6] ; 3       ;
; Transmitter:Transmitter|TxUART_logic:TxUART_logic|cnt_byte[7] ; 3       ;
; Transmitter:Transmitter|TxUART_logic:TxUART_logic|cnt_byte[3] ; 3       ;
; Transmitter:Transmitter|TxUART_logic:TxUART_logic|cnt_byte[2] ; 3       ;
; Transmitter:Transmitter|TxUART_logic:TxUART_logic|cnt_byte[4] ; 3       ;
; Transmitter:Transmitter|TxUART_logic:TxUART_logic|cnt_byte[5] ; 3       ;
; Transmitter:Transmitter|TxUART_logic:TxUART_logic|cnt_byte[1] ; 6       ;
; Transmitter:Transmitter|TxUART_logic:TxUART_logic|cnt_byte[8] ; 5       ;
; Receiver:Receiver|RxUART_logic:RxUART_logic|cnt_byte[0]       ; 7       ;
; Receiver:Receiver|RxUART_logic:RxUART_logic|cnt_byte[1]       ; 7       ;
; Receiver:Receiver|RxUART_logic:RxUART_logic|cnt_byte[2]       ; 5       ;
; Receiver:Receiver|RxUART_logic:RxUART_logic|cnt_byte[3]       ; 5       ;
; Receiver:Receiver|RxUART_logic:RxUART_logic|cnt_byte[4]       ; 5       ;
; Receiver:Receiver|RxUART_logic:RxUART_logic|cnt_byte[5]       ; 5       ;
; Receiver:Receiver|RxUART_logic:RxUART_logic|cnt_byte[6]       ; 5       ;
; Receiver:Receiver|RxUART_logic:RxUART_logic|cnt_byte[7]       ; 5       ;
; Receiver:Receiver|RxUART_logic:RxUART_logic|cnt_byte[8]       ; 4       ;
; Receiver:Receiver|RxUART_timeout:RxUART_timeout|cnt_byte[4]   ; 2       ;
; Receiver:Receiver|RxUART_timeout:RxUART_timeout|cnt_byte[1]   ; 2       ;
; Receiver:Receiver|RxUART_timeout:RxUART_timeout|cnt_byte[2]   ; 2       ;
; Receiver:Receiver|RxUART_timeout:RxUART_timeout|cnt_byte[0]   ; 2       ;
; Receiver:Receiver|RxUART_timeout:RxUART_timeout|cnt_byte[3]   ; 2       ;
; Receiver:Receiver|RxUART_timeout:RxUART_timeout|len_bit[0]    ; 2       ;
; Receiver:Receiver|RxUART_timeout:RxUART_timeout|len_bit[1]    ; 2       ;
; Receiver:Receiver|RxUART_timeout:RxUART_timeout|len_bit[2]    ; 2       ;
; Receiver:Receiver|RxUART_timeout:RxUART_timeout|len_bit[3]    ; 2       ;
; Receiver:Receiver|RxUART_timeout:RxUART_timeout|len_bit[8]    ; 2       ;
; Receiver:Receiver|RxUART_timeout:RxUART_timeout|len_bit[4]    ; 2       ;
; Receiver:Receiver|RxUART_timeout:RxUART_timeout|len_bit[5]    ; 2       ;
; Receiver:Receiver|RxUART_timeout:RxUART_timeout|len_bit[7]    ; 2       ;
; Receiver:Receiver|RxUART_timeout:RxUART_timeout|len_bit[6]    ; 2       ;
; Transmitter:Transmitter|SingleTxUART:SingleTxUART|txd         ; 1       ;
; MainControl:MainControl|ReadBytes:ReadBytes|cnt[2]            ; 4       ;
; MainControl:MainControl|ReadBytes:ReadBytes|cnt[1]            ; 3       ;
; MainControl:MainControl|ReadBytes:ReadBytes|cnt[3]            ; 7       ;
; MainControl:MainControl|WriteBytes:WriteBytes|cnt[2]          ; 6       ;
; MainControl:MainControl|WriteBytes:WriteBytes|cnt[1]          ; 5       ;
; MainControl:MainControl|WriteBytes:WriteBytes|cnt[3]          ; 8       ;
; Transmitter:Transmitter|TxUART_logic:TxUART_logic|cnt_bit[3]  ; 3       ;
; Transmitter:Transmitter|TxUART_logic:TxUART_logic|cnt_bit[1]  ; 4       ;
; Transmitter:Transmitter|TxUART_logic:TxUART_logic|cnt_bit[0]  ; 5       ;
; Transmitter:Transmitter|TxUART_logic:TxUART_logic|cnt_bit[2]  ; 4       ;
; MainControl:MainControl|ReadBytes:ReadBytes|cnt[0]            ; 6       ;
; Receiver:Receiver|RxUART_timeout:RxUART_timeout|timeout       ; 2       ;
; MainControl:MainControl|WriteBytes:WriteBytes|cnt[0]          ; 8       ;
; Receiver:Receiver|SingleRxUART:SingleRxUART|sync_reg[2]       ; 2       ;
; Receiver:Receiver|RxUART_timeout:RxUART_timeout|len_byte[2]   ; 4       ;
; Receiver:Receiver|RxUART_timeout:RxUART_timeout|len_byte[1]   ; 4       ;
; Receiver:Receiver|RxUART_timeout:RxUART_timeout|len_byte[3]   ; 3       ;
; Receiver:Receiver|RxUART_timeout:RxUART_timeout|len_byte[0]   ; 5       ;
; Receiver:Receiver|SingleRxUART:SingleRxUART|sync_reg[1]       ; 1       ;
; Receiver:Receiver|SingleRxUART:SingleRxUART|sync_reg[0]       ; 1       ;
; Total number of inverted registers = 69                       ;         ;
+---------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                         ;
+---------------------------------------------------------+-----------------------------------------------------+------+
; Register Name                                           ; Megafunction                                        ; Type ;
+---------------------------------------------------------+-----------------------------------------------------+------+
; Memory:Memory|DualPortDualClock_ram:TxRAM|rd_data[0..3] ; Memory:Memory|DualPortDualClock_ram:TxRAM|ram_rtl_0 ; RAM  ;
; Memory:Memory|DualPortDualClock_ram:RxRAM|rd_data[0,1]  ; Memory:Memory|DualPortDualClock_ram:RxRAM|ram_rtl_0 ; RAM  ;
+---------------------------------------------------------+-----------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Top|Transmitter:Transmitter|SingleTxUART:SingleTxUART|len_bit[2]  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Top|Transmitter:Transmitter|SingleTxUART:SingleTxUART|cnt_bit[0]  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Top|Receiver:Receiver|SingleRxUART:SingleRxUART|len_bit[2]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Top|MainControl:MainControl|ReadBytes:ReadBytes|rd_addr[4]        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Top|MainControl:MainControl|WriteBytes:WriteBytes|word_buf[0]     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Top|MainControl:MainControl|WriteBytes:WriteBytes|wr_addr[0]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Top|Transmitter:Transmitter|TxUART_logic:TxUART_logic|sum_calc[0] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Top|Receiver:Receiver|RxUART_logic:RxUART_logic|crc_calc[7]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Top|Receiver:Receiver|SingleRxUART:SingleRxUART|cnt_bit[2]        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Top|Transmitter:Transmitter|TxUART_logic:TxUART_logic|tx_data[6]  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Top|Transmitter:Transmitter|TxUART_logic:TxUART_logic|tx_data[1]  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Top|Transmitter:Transmitter|TxUART_logic:TxUART_logic|cnt_bit[0]  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Top|Receiver:Receiver|RxUART_timeout:RxUART_timeout|len_byte[1]   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Top|Receiver:Receiver|RxUART_timeout:RxUART_timeout|cnt_byte[4]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Top|ImageControl:ImageControl|cnt_setimg[3]                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Top|ImageControl:ImageControl|cnt_getimg[7]                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Top|MainControl:MainControl|ReadBytes:ReadBytes|cnt[1]            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Top|MainControl:MainControl|WriteBytes:WriteBytes|cnt[2]          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:Memory|DualPortDualClock_ram:TxRAM|altsyncram:ram_rtl_0|altsyncram_uac1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:Memory|DualPortDualClock_ram:RxRAM|altsyncram:ram_rtl_0|altsyncram_qac1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Top ;
+----------------+----------+-----------------------------------------+
; Parameter Name ; Value    ; Type                                    ;
+----------------+----------+-----------------------------------------+
; CLOCK          ; 50000000 ; Signed Integer                          ;
; BAUD           ; 115200   ; Signed Integer                          ;
; PARITY         ; NO       ; String                                  ;
; FIRST_BIT      ; LSB      ; String                                  ;
; NUMBER         ; 256      ; Signed Integer                          ;
; RX_TIMEOUT     ; 10       ; Signed Integer                          ;
; TX_PAUSE       ; 0        ; Signed Integer                          ;
+----------------+----------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Receiver:Receiver ;
+----------------+----------+------------------------------------+
; Parameter Name ; Value    ; Type                               ;
+----------------+----------+------------------------------------+
; CLOCK          ; 50000000 ; Signed Integer                     ;
; BAUD           ; 115200   ; Signed Integer                     ;
; PARITY         ; NO       ; String                             ;
; FIRST_BIT      ; LSB      ; String                             ;
; NUMBER         ; 256      ; Signed Integer                     ;
; TIMEOUT        ; 10       ; Signed Integer                     ;
+----------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Receiver:Receiver|SingleRxUART:SingleRxUART ;
+----------------+----------+--------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                         ;
+----------------+----------+--------------------------------------------------------------+
; CLOCK          ; 50000000 ; Signed Integer                                               ;
; BAUD           ; 115200   ; Signed Integer                                               ;
; PARITY         ; NO       ; String                                                       ;
; FIRST_BIT      ; LSB      ; String                                                       ;
+----------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Receiver:Receiver|RxUART_logic:RxUART_logic ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; NUMBER         ; 256   ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Receiver:Receiver|RxUART_timeout:RxUART_timeout ;
+----------------+----------+------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                             ;
+----------------+----------+------------------------------------------------------------------+
; CLOCK          ; 50000000 ; Signed Integer                                                   ;
; BAUD           ; 115200   ; Signed Integer                                                   ;
; PARITY         ; NO       ; String                                                           ;
; TIMEOUT        ; 10       ; Signed Integer                                                   ;
+----------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Transmitter:Transmitter ;
+----------------+----------+------------------------------------------+
; Parameter Name ; Value    ; Type                                     ;
+----------------+----------+------------------------------------------+
; CLOCK          ; 50000000 ; Signed Integer                           ;
; BAUD           ; 115200   ; Signed Integer                           ;
; PARITY         ; NO       ; String                                   ;
; FIRST_BIT      ; LSB      ; String                                   ;
; NUMBER         ; 256      ; Signed Integer                           ;
; PAUSE          ; 0        ; Signed Integer                           ;
+----------------+----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Transmitter:Transmitter|SingleTxUART:SingleTxUART ;
+----------------+----------+--------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                               ;
+----------------+----------+--------------------------------------------------------------------+
; CLOCK          ; 50000000 ; Signed Integer                                                     ;
; BAUD           ; 115200   ; Signed Integer                                                     ;
; PARITY         ; NO       ; String                                                             ;
; FIRST_BIT      ; LSB      ; String                                                             ;
+----------------+----------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Transmitter:Transmitter|TxUART_logic:TxUART_logic ;
+----------------+----------+--------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                               ;
+----------------+----------+--------------------------------------------------------------------+
; CLOCK          ; 50000000 ; Signed Integer                                                     ;
; BAUD           ; 115200   ; Signed Integer                                                     ;
; PARITY         ; NO       ; String                                                             ;
; NUMBER         ; 256      ; Signed Integer                                                     ;
; PAUSE          ; 0        ; Signed Integer                                                     ;
+----------------+----------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:Memory ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; NUMBER         ; 256   ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:Memory|DualPortDualClock_ram:RxRAM ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                ;
; ADDR_WIDTH     ; 8     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:Memory|DualPortDualClock_ram:TxRAM ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                ;
; ADDR_WIDTH     ; 8     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainControl:MainControl ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; NUMBER         ; 256   ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainControl:MainControl|StateMachine:StateMachine ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; NUMBER         ; 256   ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainControl:MainControl|ReadBytes:ReadBytes ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; NUMBER         ; 256   ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainControl:MainControl|WriteBytes:WriteBytes ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; NUMBER         ; 256   ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Memory:Memory|DualPortDualClock_ram:TxRAM|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 4                    ; Untyped                                             ;
; WIDTHAD_A                          ; 8                    ; Untyped                                             ;
; NUMWORDS_A                         ; 256                  ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 4                    ; Untyped                                             ;
; WIDTHAD_B                          ; 8                    ; Untyped                                             ;
; NUMWORDS_B                         ; 256                  ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_uac1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Memory:Memory|DualPortDualClock_ram:RxRAM|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 2                    ; Untyped                                             ;
; WIDTHAD_A                          ; 8                    ; Untyped                                             ;
; NUMWORDS_A                         ; 256                  ; Untyped                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 2                    ; Untyped                                             ;
; WIDTHAD_B                          ; 8                    ; Untyped                                             ;
; NUMWORDS_B                         ; 256                  ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_qac1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                           ;
+-------------------------------------------+----------------------------------------------------------------+
; Name                                      ; Value                                                          ;
+-------------------------------------------+----------------------------------------------------------------+
; Number of entity instances                ; 2                                                              ;
; Entity Instance                           ; Memory:Memory|DualPortDualClock_ram:TxRAM|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                      ;
;     -- WIDTH_A                            ; 4                                                              ;
;     -- NUMWORDS_A                         ; 256                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 4                                                              ;
;     -- NUMWORDS_B                         ; 256                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
; Entity Instance                           ; Memory:Memory|DualPortDualClock_ram:RxRAM|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                      ;
;     -- WIDTH_A                            ; 2                                                              ;
;     -- NUMWORDS_A                         ; 256                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 2                                                              ;
;     -- NUMWORDS_B                         ; 256                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
+-------------------------------------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "Transmitter:Transmitter|SingleTxUART:SingleTxUART" ;
+------+--------+----------+----------------------------------------------------+
; Port ; Type   ; Severity ; Details                                            ;
+------+--------+----------+----------------------------------------------------+
; busy ; Output ; Info     ; Explicitly unconnected                             ;
+------+--------+----------+----------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "Receiver:Receiver|SingleRxUART:SingleRxUART" ;
+------------+--------+----------+----------------------------------------+
; Port       ; Type   ; Severity ; Details                                ;
+------------+--------+----------+----------------------------------------+
; parity_err ; Output ; Info     ; Explicitly unconnected                 ;
+------------+--------+----------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Receiver:Receiver"                                                                                              ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; single_done ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 8                           ;
; cycloneiii_ff         ; 275                         ;
;     CLR               ; 68                          ;
;     CLR SCLR          ; 28                          ;
;     CLR SLD           ; 29                          ;
;     ENA               ; 4                           ;
;     ENA CLR           ; 89                          ;
;     ENA CLR SCLR      ; 19                          ;
;     ENA CLR SLD       ; 37                          ;
;     plain             ; 1                           ;
; cycloneiii_lcell_comb ; 374                         ;
;     arith             ; 126                         ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 96                          ;
;         3 data inputs ; 26                          ;
;     normal            ; 248                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 20                          ;
;         2 data inputs ; 39                          ;
;         3 data inputs ; 38                          ;
;         4 data inputs ; 148                         ;
; cycloneiii_ram_block  ; 6                           ;
; fiftyfivenm_rublock   ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 2.69                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.2 Build 193 02/01/2016 SJ Standard Edition
    Info: Processing started: Sat Nov 20 13:35:51 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Image0 -c Image0
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /sources/altera/max10/simpleswitchimageuart_v12/rtl/onchipflash/synthesis/submodules/rtl/altera_onchip_flash_block.v
    Info (12023): Found entity 1: altera_onchip_flash_block File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/OnChipFlash/synthesis/submodules/rtl/altera_onchip_flash_block.v Line: 38
Info (12021): Found 7 design units, including 7 entities, in source file /sources/altera/max10/simpleswitchimageuart_v12/rtl/onchipflash/synthesis/submodules/altera_onchip_flash_util.v
    Info (12023): Found entity 1: altera_onchip_flash_address_range_check File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/OnChipFlash/synthesis/submodules/altera_onchip_flash_util.v Line: 38
    Info (12023): Found entity 2: altera_onchip_flash_address_write_protection_check File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/OnChipFlash/synthesis/submodules/altera_onchip_flash_util.v Line: 55
    Info (12023): Found entity 3: altera_onchip_flash_s_address_write_protection_check File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/OnChipFlash/synthesis/submodules/altera_onchip_flash_util.v Line: 109
    Info (12023): Found entity 4: altera_onchip_flash_a_address_write_protection_check File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/OnChipFlash/synthesis/submodules/altera_onchip_flash_util.v Line: 147
    Info (12023): Found entity 5: altera_onchip_flash_convert_address File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/OnChipFlash/synthesis/submodules/altera_onchip_flash_util.v Line: 197
    Info (12023): Found entity 6: altera_onchip_flash_convert_sector File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/OnChipFlash/synthesis/submodules/altera_onchip_flash_util.v Line: 217
    Info (12023): Found entity 7: altera_onchip_flash_counter File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/OnChipFlash/synthesis/submodules/altera_onchip_flash_util.v Line: 242
Info (12021): Found 1 design units, including 1 entities, in source file /sources/altera/max10/simpleswitchimageuart_v12/rtl/onchipflash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v
    Info (12023): Found entity 1: altera_onchip_flash_avmm_data_controller File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/OnChipFlash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /sources/altera/max10/simpleswitchimageuart_v12/rtl/onchipflash/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v
    Info (12023): Found entity 1: altera_onchip_flash_avmm_csr_controller File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/OnChipFlash/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /sources/altera/max10/simpleswitchimageuart_v12/rtl/onchipflash/synthesis/submodules/altera_onchip_flash.v
    Info (12023): Found entity 1: altera_onchip_flash File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/OnChipFlash/synthesis/submodules/altera_onchip_flash.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /sources/altera/max10/simpleswitchimageuart_v12/rtl/onchipflash/synthesis/onchipflash.v
    Info (12023): Found entity 1: OnChipFlash File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/OnChipFlash/synthesis/OnChipFlash.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /sources/altera/max10/simpleswitchimageuart_v12/rtl/flashcontrol.sv
    Info (12023): Found entity 1: FlashControl File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/FlashControl.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /sources/altera/max10/simpleswitchimageuart_v12/rtl/datainterface.sv
    Info (12023): Found entity 1: DataInterface File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/DataInterface.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /sources/altera/max10/simpleswitchimageuart_v12/rtl/controlinterface.sv
    Info (12023): Found entity 1: ControlInterface File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/ControlInterface.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /sources/altera/max10/simpleswitchimageuart_v12/rtl/writebytes.sv
    Info (12023): Found entity 1: WriteBytes File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/WriteBytes.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /sources/altera/max10/simpleswitchimageuart_v12/rtl/txuart_logic.sv
    Info (12023): Found entity 1: TxUART_logic File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/TxUART_logic.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /sources/altera/max10/simpleswitchimageuart_v12/rtl/transmitter.sv
    Info (12023): Found entity 1: Transmitter File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/Transmitter.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /sources/altera/max10/simpleswitchimageuart_v12/rtl/top.sv
    Info (12023): Found entity 1: Top File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/Top.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /sources/altera/max10/simpleswitchimageuart_v12/rtl/statemachine.sv
    Info (12023): Found entity 1: StateMachine File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/StateMachine.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /sources/altera/max10/simpleswitchimageuart_v12/rtl/singletxuart.sv
    Info (12023): Found entity 1: SingleTxUART File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/SingleTxUART.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /sources/altera/max10/simpleswitchimageuart_v12/rtl/singlerxuart.sv
    Info (12023): Found entity 1: SingleRxUART File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/SingleRxUART.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /sources/altera/max10/simpleswitchimageuart_v12/rtl/rxuart_timeout.sv
    Info (12023): Found entity 1: RxUART_timeout File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/RxUART_timeout.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /sources/altera/max10/simpleswitchimageuart_v12/rtl/rxuart_logic.sv
    Info (12023): Found entity 1: RxUART_logic File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/RxUART_logic.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /sources/altera/max10/simpleswitchimageuart_v12/rtl/reset.sv
    Info (12023): Found entity 1: Reset File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/Reset.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /sources/altera/max10/simpleswitchimageuart_v12/rtl/receiver.sv
    Info (12023): Found entity 1: Receiver File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/Receiver.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /sources/altera/max10/simpleswitchimageuart_v12/rtl/readbytes.sv
    Info (12023): Found entity 1: ReadBytes File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/ReadBytes.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /sources/altera/max10/simpleswitchimageuart_v12/rtl/memory.sv
    Info (12023): Found entity 1: Memory File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/Memory.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /sources/altera/max10/simpleswitchimageuart_v12/rtl/maincontrol.sv
    Info (12023): Found entity 1: MainControl File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/MainControl.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /sources/altera/max10/simpleswitchimageuart_v12/rtl/imagecontrol.sv
    Info (12023): Found entity 1: ImageControl File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/ImageControl.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /sources/altera/max10/simpleswitchimageuart_v12/rtl/dualportdualclock_ram.sv
    Info (12023): Found entity 1: DualPortDualClock_ram File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/DualPortDualClock_ram.sv Line: 2
Info (12127): Elaborating entity "Top" for the top level hierarchy
Info (12128): Elaborating entity "Reset" for hierarchy "Reset:Reset" File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/Top.sv Line: 37
Info (12128): Elaborating entity "Receiver" for hierarchy "Receiver:Receiver" File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/Top.sv Line: 65
Info (12128): Elaborating entity "SingleRxUART" for hierarchy "Receiver:Receiver|SingleRxUART:SingleRxUART" File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/Receiver.sv Line: 47
Info (12128): Elaborating entity "RxUART_logic" for hierarchy "Receiver:Receiver|RxUART_logic:RxUART_logic" File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/Receiver.sv Line: 65
Warning (10230): Verilog HDL assignment warning at RxUART_logic.sv(55): truncated value with size 32 to match size of target (8) File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/RxUART_logic.sv Line: 55
Info (12128): Elaborating entity "RxUART_timeout" for hierarchy "Receiver:Receiver|RxUART_timeout:RxUART_timeout" File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/Receiver.sv Line: 78
Info (12128): Elaborating entity "Transmitter" for hierarchy "Transmitter:Transmitter" File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/Top.sv Line: 91
Info (12128): Elaborating entity "SingleTxUART" for hierarchy "Transmitter:Transmitter|SingleTxUART:SingleTxUART" File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/Transmitter.sv Line: 40
Warning (10230): Verilog HDL assignment warning at SingleTxUART.sv(76): truncated value with size 32 to match size of target (4) File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/SingleTxUART.sv Line: 76
Info (12128): Elaborating entity "TxUART_logic" for hierarchy "Transmitter:Transmitter|TxUART_logic:TxUART_logic" File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/Transmitter.sv Line: 58
Warning (10230): Verilog HDL assignment warning at TxUART_logic.sv(54): truncated value with size 32 to match size of target (9) File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/TxUART_logic.sv Line: 54
Warning (10230): Verilog HDL assignment warning at TxUART_logic.sv(75): truncated value with size 32 to match size of target (8) File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/TxUART_logic.sv Line: 75
Warning (10230): Verilog HDL assignment warning at TxUART_logic.sv(101): truncated value with size 32 to match size of target (4) File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/TxUART_logic.sv Line: 101
Info (12128): Elaborating entity "Memory" for hierarchy "Memory:Memory" File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/Top.sv Line: 121
Info (12128): Elaborating entity "DualPortDualClock_ram" for hierarchy "Memory:Memory|DualPortDualClock_ram:RxRAM" File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/Memory.sv Line: 34
Info (12128): Elaborating entity "MainControl" for hierarchy "MainControl:MainControl" File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/Top.sv Line: 175
Info (12128): Elaborating entity "StateMachine" for hierarchy "MainControl:MainControl|StateMachine:StateMachine" File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/MainControl.sv Line: 94
Info (12128): Elaborating entity "ReadBytes" for hierarchy "MainControl:MainControl|ReadBytes:ReadBytes" File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/MainControl.sv Line: 105
Info (12128): Elaborating entity "WriteBytes" for hierarchy "MainControl:MainControl|WriteBytes:WriteBytes" File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/MainControl.sv Line: 117
Info (12128): Elaborating entity "ImageControl" for hierarchy "ImageControl:ImageControl" File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/Top.sv Line: 196
Warning (10034): Output port "RU_nRSTIMER" at ImageControl.sv(18) has no driver File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/ImageControl.sv Line: 18
Warning (276027): Inferred dual-clock RAM node "Memory:Memory|DualPortDualClock_ram:TxRAM|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "Memory:Memory|DualPortDualClock_ram:RxRAM|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Memory:Memory|DualPortDualClock_ram:TxRAM|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 4
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Memory:Memory|DualPortDualClock_ram:RxRAM|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 2
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "Memory:Memory|DualPortDualClock_ram:TxRAM|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "Memory:Memory|DualPortDualClock_ram:TxRAM|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "4"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uac1.tdf
    Info (12023): Found entity 1: altsyncram_uac1 File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/quartus_img0/db/altsyncram_uac1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Memory:Memory|DualPortDualClock_ram:RxRAM|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "Memory:Memory|DualPortDualClock_ram:RxRAM|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "2"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qac1.tdf
    Info (12023): Found entity 1: altsyncram_qac1 File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/quartus_img0/db/altsyncram_qac1.tdf Line: 28
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/SingleTxUART.sv Line: 11
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "led[0]" is stuck at GND File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/Top.sv Line: 17
    Warning (13410): Pin "led[1]" is stuck at VCC File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/Top.sv Line: 17
    Warning (13410): Pin "led[2]" is stuck at VCC File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/Top.sv Line: 17
    Warning (13410): Pin "led[3]" is stuck at GND File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/Top.sv Line: 17
    Warning (13410): Pin "led[4]" is stuck at VCC File: D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/rtl/Top.sv Line: 17
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/quartus_img0/output_files/Image0.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 480 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 6 output pins
    Info (21061): Implemented 465 logic cells
    Info (21064): Implemented 6 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 4981 megabytes
    Info: Processing ended: Sat Nov 20 13:36:05 2021
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Sources/Altera/Max10/SimpleSwitchImageUart_v12/quartus_img0/output_files/Image0.map.smsg.


