// Seed: 120417976
module module_0 (
    output supply1 id_0,
    input uwire id_1,
    output tri1 id_2,
    output tri1 id_3,
    output tri1 id_4
);
  tri id_6, id_7 = 1;
endmodule
module module_1 (
    output wire id_0,
    output wire id_1,
    input tri0 id_2
    , id_13,
    output wand id_3,
    input tri0 id_4,
    output supply0 id_5,
    input tri1 id_6,
    input wor id_7,
    output tri1 id_8
    , id_14,
    input uwire id_9,
    output tri0 id_10,
    input tri1 id_11
);
  wire id_15;
  module_0(
      id_8, id_11, id_3, id_3, id_1
  );
endmodule
