Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Sep 23 10:37:38 2025
| Host         : sensnuc6 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file litex_m2sdr_m2_pcie_x1_timing.rpt
| Design       : litex_m2sdr_m2_pcie_x1
| Device       : 7a200t-sbg484
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (2)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (20)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (2)
---------------------------------
 There are 2 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There is 1 pin that is not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.147       -0.291                      2                28847        0.005        0.000                      0                28847       -0.031       -0.031                       1                  9720  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
clk100                       {0.000 5.000}        10.000          100.000         
  basesoc_crg_clkout0        {0.000 4.000}        8.000           125.000         
  basesoc_crg_clkout1        {0.000 50.000}       100.000         10.000          
  crg_pll_fb                 {0.000 5.000}        10.000          100.000         
dna_clk                      {0.000 8.000}        16.000          62.500          
icap_clk                     {0.000 64.000}       128.000         7.812           
jtag_clk                     {0.000 25.000}       50.000          20.000          
pcie_x1_m2_clk_p             {0.000 5.000}        10.000          100.000         
rfic_clk                     {0.000 2.034}        4.069           245.761         
si5351_clk0                  {0.000 13.021}       26.041          38.401          
si5351_clk1                  {0.000 5.000}        10.000          100.000         
txoutclk_x0y0                {0.000 5.000}        10.000          100.000         
  basesoc_s7pciephy_clkout0  {0.000 4.000}        8.000           125.000         
  basesoc_s7pciephy_clkout1  {0.000 2.000}        4.000           250.000         
  basesoc_s7pciephy_clkout2  {0.000 4.000}        8.000           125.000         
  basesoc_s7pciephy_clkout3  {0.000 4.000}        8.000           125.000         
  s7pciephy_mmcm_fb          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                             7.863        0.000                      0                    7        0.819        0.000                      0                    7        3.000        0.000                       0                    10  
  basesoc_crg_clkout0              0.333        0.000                      0                22942        0.058        0.000                      0                22942        2.950        0.000                       0                  7065  
  basesoc_crg_clkout1                                                                                                                                                         60.000        0.000                       0                     3  
  crg_pll_fb                                                                                                                                                                   8.751        0.000                       0                     2  
dna_clk                            9.872        0.000                      0                  127        0.343        0.000                      0                  127        6.000        0.000                       0                    64  
icap_clk                         120.372        0.000                      0                  109        0.215        0.000                      0                  109       63.500        0.000                       0                    40  
jtag_clk                           0.826        0.000                      0                  118        0.308        0.000                      0                  118       23.950        0.000                       0                    65  
pcie_x1_m2_clk_p                                                                                                                                                               8.485        0.000                       0                     2  
rfic_clk                           0.316        0.000                      0                 1277        0.093        0.000                      0                 1277        0.984        0.000                       0                   539  
si5351_clk0                        0.080        0.000                      0                  322        0.708        0.000                      0                  322       12.520        0.000                       0                   133  
si5351_clk1                       -0.147       -0.147                      1                  976        0.935        0.000                      0                  976        4.500        0.000                       0                   748  
txoutclk_x0y0                                                                                                                                                                  3.000        0.000                       0                     3  
  basesoc_s7pciephy_clkout0        1.730        0.000                      0                  821        0.060        0.000                      0                  821       -0.031       -0.031                       1                   397  
  basesoc_s7pciephy_clkout1       -0.144       -0.144                      1                  682        0.060        0.000                      0                  682       -0.031       -0.031                       1                   336  
  basesoc_s7pciephy_clkout2        4.964        0.000                      0                  466        0.005        0.000                      0                  466        0.033        0.000                       0                    19  
  basesoc_s7pciephy_clkout3        1.413        0.000                      0                 1679        0.075        0.000                      0                 1679        3.500        0.000                       0                   625  
  s7pciephy_mmcm_fb                                                                                                                                                            8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 ----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**          basesoc_s7pciephy_clkout3  basesoc_s7pciephy_clkout3        6.467        0.000                      0                    2        0.593        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        7.863ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.819ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.863ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 0.393ns (20.499%)  route 1.524ns (79.501%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.031ns = ( 17.031 - 10.000 ) 
    Source Clock Delay      (SCD):    7.857ns
    Clock Pessimism Removal (CPR):    0.669ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           2.837     7.857    basesoc_crg_clkin
    SLICE_X80Y121        FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y121        FDCE (Prop_fdce_C_Q)         0.393     8.250 r  FDCE/Q
                         net (fo=1, routed)           1.524     9.774    crg_reset0
    SLICE_X80Y120        FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    C18                                               0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252    11.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    13.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    13.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    14.628    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.078    14.706 r  clk100_inst/O
                         net (fo=9, routed)           2.326    17.031    basesoc_crg_clkin
    SLICE_X80Y120        FDCE                                         r  FDCE_1/C
                         clock pessimism              0.669    17.701    
                         clock uncertainty           -0.035    17.665    
    SLICE_X80Y120        FDCE (Setup_fdce_C_D)       -0.028    17.637    FDCE_1
  -------------------------------------------------------------------
                         required time                         17.637    
                         arrival time                          -9.774    
  -------------------------------------------------------------------
                         slack                                  7.863    

Slack (MET) :             8.125ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 0.361ns (20.914%)  route 1.365ns (79.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.031ns = ( 17.031 - 10.000 ) 
    Source Clock Delay      (SCD):    7.757ns
    Clock Pessimism Removal (CPR):    0.725ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           2.737     7.757    basesoc_crg_clkin
    SLICE_X80Y120        FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y120        FDCE (Prop_fdce_C_Q)         0.361     8.118 r  FDCE_5/Q
                         net (fo=1, routed)           1.365     9.483    crg_reset5
    SLICE_X80Y120        FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    C18                                               0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252    11.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    13.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    13.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    14.628    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.078    14.706 r  clk100_inst/O
                         net (fo=9, routed)           2.326    17.031    basesoc_crg_clkin
    SLICE_X80Y120        FDCE                                         r  FDCE_6/C
                         clock pessimism              0.725    17.757    
                         clock uncertainty           -0.035    17.721    
    SLICE_X80Y120        FDCE (Setup_fdce_C_D)       -0.114    17.607    FDCE_6
  -------------------------------------------------------------------
                         required time                         17.607    
                         arrival time                          -9.483    
  -------------------------------------------------------------------
                         slack                                  8.125    

Slack (MET) :             8.153ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.787ns  (logic 0.393ns (21.991%)  route 1.394ns (78.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.031ns = ( 17.031 - 10.000 ) 
    Source Clock Delay      (SCD):    7.757ns
    Clock Pessimism Removal (CPR):    0.725ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           2.737     7.757    basesoc_crg_clkin
    SLICE_X80Y120        FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y120        FDCE (Prop_fdce_C_Q)         0.393     8.150 r  FDCE_1/Q
                         net (fo=1, routed)           1.394     9.544    crg_reset1
    SLICE_X80Y120        FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    C18                                               0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252    11.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    13.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    13.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    14.628    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.078    14.706 r  clk100_inst/O
                         net (fo=9, routed)           2.326    17.031    basesoc_crg_clkin
    SLICE_X80Y120        FDCE                                         r  FDCE_2/C
                         clock pessimism              0.725    17.757    
                         clock uncertainty           -0.035    17.721    
    SLICE_X80Y120        FDCE (Setup_fdce_C_D)       -0.025    17.696    FDCE_2
  -------------------------------------------------------------------
                         required time                         17.696    
                         arrival time                          -9.544    
  -------------------------------------------------------------------
                         slack                                  8.153    

Slack (MET) :             8.221ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.736ns  (logic 0.393ns (22.632%)  route 1.343ns (77.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.031ns = ( 17.031 - 10.000 ) 
    Source Clock Delay      (SCD):    7.757ns
    Clock Pessimism Removal (CPR):    0.725ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           2.737     7.757    basesoc_crg_clkin
    SLICE_X80Y120        FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y120        FDCE (Prop_fdce_C_Q)         0.393     8.150 r  FDCE_3/Q
                         net (fo=1, routed)           1.343     9.493    crg_reset3
    SLICE_X80Y120        FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    C18                                               0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252    11.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    13.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    13.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    14.628    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.078    14.706 r  clk100_inst/O
                         net (fo=9, routed)           2.326    17.031    basesoc_crg_clkin
    SLICE_X80Y120        FDCE                                         r  FDCE_4/C
                         clock pessimism              0.725    17.757    
                         clock uncertainty           -0.035    17.721    
    SLICE_X80Y120        FDCE (Setup_fdce_C_D)       -0.007    17.714    FDCE_4
  -------------------------------------------------------------------
                         required time                         17.714    
                         arrival time                          -9.493    
  -------------------------------------------------------------------
                         slack                                  8.221    

Slack (MET) :             8.246ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.393ns (22.884%)  route 1.324ns (77.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.031ns = ( 17.031 - 10.000 ) 
    Source Clock Delay      (SCD):    7.757ns
    Clock Pessimism Removal (CPR):    0.725ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           2.737     7.757    basesoc_crg_clkin
    SLICE_X80Y120        FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y120        FDCE (Prop_fdce_C_Q)         0.393     8.150 r  FDCE_4/Q
                         net (fo=1, routed)           1.324     9.474    crg_reset4
    SLICE_X80Y120        FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    C18                                               0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252    11.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    13.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    13.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    14.628    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.078    14.706 r  clk100_inst/O
                         net (fo=9, routed)           2.326    17.031    basesoc_crg_clkin
    SLICE_X80Y120        FDCE                                         r  FDCE_5/C
                         clock pessimism              0.725    17.757    
                         clock uncertainty           -0.035    17.721    
    SLICE_X80Y120        FDCE (Setup_fdce_C_D)       -0.001    17.720    FDCE_5
  -------------------------------------------------------------------
                         required time                         17.720    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  8.246    

Slack (MET) :             8.275ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.662ns  (logic 0.393ns (23.640%)  route 1.269ns (76.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.031ns = ( 17.031 - 10.000 ) 
    Source Clock Delay      (SCD):    7.757ns
    Clock Pessimism Removal (CPR):    0.725ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           2.737     7.757    basesoc_crg_clkin
    SLICE_X80Y120        FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y120        FDCE (Prop_fdce_C_Q)         0.393     8.150 r  FDCE_2/Q
                         net (fo=1, routed)           1.269     9.419    crg_reset2
    SLICE_X80Y120        FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    C18                                               0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252    11.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    13.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    13.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    14.628    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.078    14.706 r  clk100_inst/O
                         net (fo=9, routed)           2.326    17.031    basesoc_crg_clkin
    SLICE_X80Y120        FDCE                                         r  FDCE_3/C
                         clock pessimism              0.725    17.757    
                         clock uncertainty           -0.035    17.721    
    SLICE_X80Y120        FDCE (Setup_fdce_C_D)       -0.027    17.694    FDCE_3
  -------------------------------------------------------------------
                         required time                         17.694    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                  8.275    

Slack (MET) :             8.304ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.361ns (23.183%)  route 1.196ns (76.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.031ns = ( 17.031 - 10.000 ) 
    Source Clock Delay      (SCD):    7.757ns
    Clock Pessimism Removal (CPR):    0.725ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           2.737     7.757    basesoc_crg_clkin
    SLICE_X80Y120        FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y120        FDCE (Prop_fdce_C_Q)         0.361     8.118 r  FDCE_6/Q
                         net (fo=1, routed)           1.196     9.314    crg_reset6
    SLICE_X80Y120        FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    C18                                               0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252    11.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    13.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    13.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    14.628    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.078    14.706 r  clk100_inst/O
                         net (fo=9, routed)           2.326    17.031    basesoc_crg_clkin
    SLICE_X80Y120        FDCE                                         r  FDCE_7/C
                         clock pessimism              0.725    17.757    
                         clock uncertainty           -0.035    17.721    
    SLICE_X80Y120        FDCE (Setup_fdce_C_D)       -0.103    17.618    FDCE_7
  -------------------------------------------------------------------
                         required time                         17.618    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                  8.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.819ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.148ns (17.849%)  route 0.681ns (82.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.288ns
    Source Clock Delay      (SCD):    3.477ns
    Clock Pessimism Removal (CPR):    0.811ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.679     1.880    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.045     1.925 r  clk100_inst/O
                         net (fo=9, routed)           1.553     3.477    basesoc_crg_clkin
    SLICE_X80Y120        FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y120        FDCE (Prop_fdce_C_Q)         0.148     3.625 r  FDCE_6/Q
                         net (fo=1, routed)           0.681     4.307    crg_reset6
    SLICE_X80Y120        FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.961     2.431    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.056     2.487 r  clk100_inst/O
                         net (fo=9, routed)           1.801     4.288    basesoc_crg_clkin
    SLICE_X80Y120        FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.811     3.477    
    SLICE_X80Y120        FDCE (Hold_fdce_C_D)         0.010     3.487    FDCE_7
  -------------------------------------------------------------------
                         required time                         -3.487    
                         arrival time                           4.307    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.164ns (18.072%)  route 0.743ns (81.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.288ns
    Source Clock Delay      (SCD):    3.477ns
    Clock Pessimism Removal (CPR):    0.811ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.679     1.880    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.045     1.925 r  clk100_inst/O
                         net (fo=9, routed)           1.553     3.477    basesoc_crg_clkin
    SLICE_X80Y120        FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y120        FDCE (Prop_fdce_C_Q)         0.164     3.641 r  FDCE_2/Q
                         net (fo=1, routed)           0.743     4.385    crg_reset2
    SLICE_X80Y120        FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.961     2.431    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.056     2.487 r  clk100_inst/O
                         net (fo=9, routed)           1.801     4.288    basesoc_crg_clkin
    SLICE_X80Y120        FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.811     3.477    
    SLICE_X80Y120        FDCE (Hold_fdce_C_D)         0.076     3.553    FDCE_3
  -------------------------------------------------------------------
                         required time                         -3.553    
                         arrival time                           4.385    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.842ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.164ns (18.112%)  route 0.741ns (81.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.288ns
    Source Clock Delay      (SCD):    3.477ns
    Clock Pessimism Removal (CPR):    0.811ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.679     1.880    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.045     1.925 r  clk100_inst/O
                         net (fo=9, routed)           1.553     3.477    basesoc_crg_clkin
    SLICE_X80Y120        FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y120        FDCE (Prop_fdce_C_Q)         0.164     3.641 r  FDCE_3/Q
                         net (fo=1, routed)           0.741     4.383    crg_reset3
    SLICE_X80Y120        FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.961     2.431    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.056     2.487 r  clk100_inst/O
                         net (fo=9, routed)           1.801     4.288    basesoc_crg_clkin
    SLICE_X80Y120        FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.811     3.477    
    SLICE_X80Y120        FDCE (Hold_fdce_C_D)         0.063     3.540    FDCE_4
  -------------------------------------------------------------------
                         required time                         -3.540    
                         arrival time                           4.383    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.164ns (17.761%)  route 0.759ns (82.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.288ns
    Source Clock Delay      (SCD):    3.477ns
    Clock Pessimism Removal (CPR):    0.811ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.679     1.880    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.045     1.925 r  clk100_inst/O
                         net (fo=9, routed)           1.553     3.477    basesoc_crg_clkin
    SLICE_X80Y120        FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y120        FDCE (Prop_fdce_C_Q)         0.164     3.641 r  FDCE_4/Q
                         net (fo=1, routed)           0.759     4.401    crg_reset4
    SLICE_X80Y120        FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.961     2.431    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.056     2.487 r  clk100_inst/O
                         net (fo=9, routed)           1.801     4.288    basesoc_crg_clkin
    SLICE_X80Y120        FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.811     3.477    
    SLICE_X80Y120        FDCE (Hold_fdce_C_D)         0.060     3.537    FDCE_5
  -------------------------------------------------------------------
                         required time                         -3.537    
                         arrival time                           4.401    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.164ns (16.924%)  route 0.805ns (83.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.288ns
    Source Clock Delay      (SCD):    3.477ns
    Clock Pessimism Removal (CPR):    0.811ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.679     1.880    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.045     1.925 r  clk100_inst/O
                         net (fo=9, routed)           1.553     3.477    basesoc_crg_clkin
    SLICE_X80Y120        FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y120        FDCE (Prop_fdce_C_Q)         0.164     3.641 r  FDCE_1/Q
                         net (fo=1, routed)           0.805     4.446    crg_reset1
    SLICE_X80Y120        FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.961     2.431    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.056     2.487 r  clk100_inst/O
                         net (fo=9, routed)           1.801     4.288    basesoc_crg_clkin
    SLICE_X80Y120        FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.811     3.477    
    SLICE_X80Y120        FDCE (Hold_fdce_C_D)         0.076     3.553    FDCE_2
  -------------------------------------------------------------------
                         required time                         -3.553    
                         arrival time                           4.446    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.164ns (17.296%)  route 0.784ns (82.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.288ns
    Source Clock Delay      (SCD):    3.532ns
    Clock Pessimism Removal (CPR):    0.779ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.679     1.880    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.045     1.925 r  clk100_inst/O
                         net (fo=9, routed)           1.607     3.532    basesoc_crg_clkin
    SLICE_X80Y121        FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y121        FDCE (Prop_fdce_C_Q)         0.164     3.696 r  FDCE/Q
                         net (fo=1, routed)           0.784     4.480    crg_reset0
    SLICE_X80Y120        FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.961     2.431    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.056     2.487 r  clk100_inst/O
                         net (fo=9, routed)           1.801     4.288    basesoc_crg_clkin
    SLICE_X80Y120        FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.779     3.509    
    SLICE_X80Y120        FDCE (Hold_fdce_C_D)         0.075     3.584    FDCE_1
  -------------------------------------------------------------------
                         required time                         -3.584    
                         arrival time                           4.480    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.935ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.148ns (15.828%)  route 0.787ns (84.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.288ns
    Source Clock Delay      (SCD):    3.477ns
    Clock Pessimism Removal (CPR):    0.811ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.679     1.880    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.045     1.925 r  clk100_inst/O
                         net (fo=9, routed)           1.553     3.477    basesoc_crg_clkin
    SLICE_X80Y120        FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y120        FDCE (Prop_fdce_C_Q)         0.148     3.625 r  FDCE_5/Q
                         net (fo=1, routed)           0.787     4.412    crg_reset5
    SLICE_X80Y120        FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.961     2.431    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.056     2.487 r  clk100_inst/O
                         net (fo=9, routed)           1.801     4.288    basesoc_crg_clkin
    SLICE_X80Y120        FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.811     3.477    
    SLICE_X80Y120        FDCE (Hold_fdce_C_D)         0.000     3.477    FDCE_6
  -------------------------------------------------------------------
                         required time                         -3.477    
                         arrival time                           4.412    
  -------------------------------------------------------------------
                         slack                                  0.935    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            1.592         10.000      8.408      BUFGCTRL_X0Y30  clk100_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y4  PLLE2_ADV/CLKIN1
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X80Y121   FDCE/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X80Y120   FDCE_1/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X80Y120   FDCE_2/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X80Y120   FDCE_3/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X80Y120   FDCE_4/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X80Y120   FDCE_5/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X80Y120   FDCE_6/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X80Y120   FDCE_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y4  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y4  PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y4  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X80Y121   FDCE/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X80Y121   FDCE/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X80Y120   FDCE_1/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X80Y120   FDCE_1/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X80Y120   FDCE_2/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X80Y120   FDCE_2/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X80Y120   FDCE_3/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X80Y120   FDCE_3/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y4  PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y4  PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X80Y121   FDCE/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X80Y121   FDCE/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X80Y120   FDCE_1/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X80Y120   FDCE_1/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X80Y120   FDCE_2/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X80Y120   FDCE_2/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X80Y120   FDCE_3/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X80Y120   FDCE_3/C



---------------------------------------------------------------------------------------------------
From Clock:  basesoc_crg_clkout0
  To Clock:  basesoc_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_ad9361_ad9361spimaster_miso_shift_reg_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.057ns  (logic 0.361ns (5.116%)  route 6.696ns (94.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.080ns = ( 17.080 - 8.000 ) 
    Source Clock Delay      (SCD):    9.774ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           1.505     6.525    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.594 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.450    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.526 r  BUFG/O
                         net (fo=7063, routed)        1.248     9.774    sys_clk
    SLICE_X48Y181        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y181        FDPE (Prop_fdpe_C_Q)         0.361    10.135 r  FDPE_1/Q
                         net (fo=2170, routed)        6.696    16.830    basesoc_ad9361_rx_cdc_cd_rst
    SLICE_X120Y130       FDRE                                         r  basesoc_ad9361_ad9361spimaster_miso_shift_reg_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    12.628    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.078    12.706 r  clk100_inst/O
                         net (fo=9, routed)           1.286    13.991    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    14.056 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.824    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.896 r  BUFG/O
                         net (fo=7063, routed)        1.184    17.080    sys_clk
    SLICE_X120Y130       FDRE                                         r  basesoc_ad9361_ad9361spimaster_miso_shift_reg_reg[17]/C
                         clock pessimism              0.630    17.710    
                         clock uncertainty           -0.071    17.639    
    SLICE_X120Y130       FDRE (Setup_fdre_C_R)       -0.475    17.164    basesoc_ad9361_ad9361spimaster_miso_shift_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         17.164    
                         arrival time                         -16.830    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_ad9361_ad9361spimaster_miso_shift_reg_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.057ns  (logic 0.361ns (5.116%)  route 6.696ns (94.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.080ns = ( 17.080 - 8.000 ) 
    Source Clock Delay      (SCD):    9.774ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           1.505     6.525    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.594 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.450    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.526 r  BUFG/O
                         net (fo=7063, routed)        1.248     9.774    sys_clk
    SLICE_X48Y181        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y181        FDPE (Prop_fdpe_C_Q)         0.361    10.135 r  FDPE_1/Q
                         net (fo=2170, routed)        6.696    16.830    basesoc_ad9361_rx_cdc_cd_rst
    SLICE_X120Y130       FDRE                                         r  basesoc_ad9361_ad9361spimaster_miso_shift_reg_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    12.628    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.078    12.706 r  clk100_inst/O
                         net (fo=9, routed)           1.286    13.991    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    14.056 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.824    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.896 r  BUFG/O
                         net (fo=7063, routed)        1.184    17.080    sys_clk
    SLICE_X120Y130       FDRE                                         r  basesoc_ad9361_ad9361spimaster_miso_shift_reg_reg[18]/C
                         clock pessimism              0.630    17.710    
                         clock uncertainty           -0.071    17.639    
    SLICE_X120Y130       FDRE (Setup_fdre_C_R)       -0.475    17.164    basesoc_ad9361_ad9361spimaster_miso_shift_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         17.164    
                         arrival time                         -16.830    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_ad9361_ad9361spimaster_miso_shift_reg_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.057ns  (logic 0.361ns (5.116%)  route 6.696ns (94.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.080ns = ( 17.080 - 8.000 ) 
    Source Clock Delay      (SCD):    9.774ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           1.505     6.525    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.594 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.450    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.526 r  BUFG/O
                         net (fo=7063, routed)        1.248     9.774    sys_clk
    SLICE_X48Y181        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y181        FDPE (Prop_fdpe_C_Q)         0.361    10.135 r  FDPE_1/Q
                         net (fo=2170, routed)        6.696    16.830    basesoc_ad9361_rx_cdc_cd_rst
    SLICE_X120Y130       FDRE                                         r  basesoc_ad9361_ad9361spimaster_miso_shift_reg_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    12.628    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.078    12.706 r  clk100_inst/O
                         net (fo=9, routed)           1.286    13.991    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    14.056 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.824    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.896 r  BUFG/O
                         net (fo=7063, routed)        1.184    17.080    sys_clk
    SLICE_X120Y130       FDRE                                         r  basesoc_ad9361_ad9361spimaster_miso_shift_reg_reg[19]/C
                         clock pessimism              0.630    17.710    
                         clock uncertainty           -0.071    17.639    
    SLICE_X120Y130       FDRE (Setup_fdre_C_R)       -0.475    17.164    basesoc_ad9361_ad9361spimaster_miso_shift_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         17.164    
                         arrival time                         -16.830    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_ad9361_ad9361spimaster_miso_shift_reg_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.057ns  (logic 0.361ns (5.116%)  route 6.696ns (94.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.080ns = ( 17.080 - 8.000 ) 
    Source Clock Delay      (SCD):    9.774ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           1.505     6.525    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.594 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.450    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.526 r  BUFG/O
                         net (fo=7063, routed)        1.248     9.774    sys_clk
    SLICE_X48Y181        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y181        FDPE (Prop_fdpe_C_Q)         0.361    10.135 r  FDPE_1/Q
                         net (fo=2170, routed)        6.696    16.830    basesoc_ad9361_rx_cdc_cd_rst
    SLICE_X120Y130       FDRE                                         r  basesoc_ad9361_ad9361spimaster_miso_shift_reg_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    12.628    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.078    12.706 r  clk100_inst/O
                         net (fo=9, routed)           1.286    13.991    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    14.056 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.824    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.896 r  BUFG/O
                         net (fo=7063, routed)        1.184    17.080    sys_clk
    SLICE_X120Y130       FDRE                                         r  basesoc_ad9361_ad9361spimaster_miso_shift_reg_reg[20]/C
                         clock pessimism              0.630    17.710    
                         clock uncertainty           -0.071    17.639    
    SLICE_X120Y130       FDRE (Setup_fdre_C_R)       -0.475    17.164    basesoc_ad9361_ad9361spimaster_miso_shift_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         17.164    
                         arrival time                         -16.830    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_ad9361_ad9361spimaster_miso_shift_reg_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.057ns  (logic 0.361ns (5.116%)  route 6.696ns (94.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.080ns = ( 17.080 - 8.000 ) 
    Source Clock Delay      (SCD):    9.774ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           1.505     6.525    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.594 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.450    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.526 r  BUFG/O
                         net (fo=7063, routed)        1.248     9.774    sys_clk
    SLICE_X48Y181        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y181        FDPE (Prop_fdpe_C_Q)         0.361    10.135 r  FDPE_1/Q
                         net (fo=2170, routed)        6.696    16.830    basesoc_ad9361_rx_cdc_cd_rst
    SLICE_X120Y130       FDRE                                         r  basesoc_ad9361_ad9361spimaster_miso_shift_reg_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    12.628    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.078    12.706 r  clk100_inst/O
                         net (fo=9, routed)           1.286    13.991    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    14.056 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.824    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.896 r  BUFG/O
                         net (fo=7063, routed)        1.184    17.080    sys_clk
    SLICE_X120Y130       FDRE                                         r  basesoc_ad9361_ad9361spimaster_miso_shift_reg_reg[21]/C
                         clock pessimism              0.630    17.710    
                         clock uncertainty           -0.071    17.639    
    SLICE_X120Y130       FDRE (Setup_fdre_C_R)       -0.475    17.164    basesoc_ad9361_ad9361spimaster_miso_shift_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         17.164    
                         arrival time                         -16.830    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_ad9361_ad9361spimaster_miso_shift_reg_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.057ns  (logic 0.361ns (5.116%)  route 6.696ns (94.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.080ns = ( 17.080 - 8.000 ) 
    Source Clock Delay      (SCD):    9.774ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           1.505     6.525    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.594 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.450    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.526 r  BUFG/O
                         net (fo=7063, routed)        1.248     9.774    sys_clk
    SLICE_X48Y181        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y181        FDPE (Prop_fdpe_C_Q)         0.361    10.135 r  FDPE_1/Q
                         net (fo=2170, routed)        6.696    16.830    basesoc_ad9361_rx_cdc_cd_rst
    SLICE_X120Y130       FDRE                                         r  basesoc_ad9361_ad9361spimaster_miso_shift_reg_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    12.628    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.078    12.706 r  clk100_inst/O
                         net (fo=9, routed)           1.286    13.991    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    14.056 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.824    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.896 r  BUFG/O
                         net (fo=7063, routed)        1.184    17.080    sys_clk
    SLICE_X120Y130       FDRE                                         r  basesoc_ad9361_ad9361spimaster_miso_shift_reg_reg[22]/C
                         clock pessimism              0.630    17.710    
                         clock uncertainty           -0.071    17.639    
    SLICE_X120Y130       FDRE (Setup_fdre_C_R)       -0.475    17.164    basesoc_ad9361_ad9361spimaster_miso_shift_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         17.164    
                         arrival time                         -16.830    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_ad9361_ad9361spimaster_miso_shift_reg_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.057ns  (logic 0.361ns (5.116%)  route 6.696ns (94.884%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.080ns = ( 17.080 - 8.000 ) 
    Source Clock Delay      (SCD):    9.774ns
    Clock Pessimism Removal (CPR):    0.630ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           1.505     6.525    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.594 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.450    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.526 r  BUFG/O
                         net (fo=7063, routed)        1.248     9.774    sys_clk
    SLICE_X48Y181        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y181        FDPE (Prop_fdpe_C_Q)         0.361    10.135 r  FDPE_1/Q
                         net (fo=2170, routed)        6.696    16.830    basesoc_ad9361_rx_cdc_cd_rst
    SLICE_X120Y130       FDRE                                         r  basesoc_ad9361_ad9361spimaster_miso_shift_reg_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    12.628    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.078    12.706 r  clk100_inst/O
                         net (fo=9, routed)           1.286    13.991    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    14.056 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.824    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.896 r  BUFG/O
                         net (fo=7063, routed)        1.184    17.080    sys_clk
    SLICE_X120Y130       FDRE                                         r  basesoc_ad9361_ad9361spimaster_miso_shift_reg_reg[23]/C
                         clock pessimism              0.630    17.710    
                         clock uncertainty           -0.071    17.639    
    SLICE_X120Y130       FDRE (Setup_fdre_C_R)       -0.475    17.164    basesoc_ad9361_ad9361spimaster_miso_shift_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         17.164    
                         arrival time                         -16.830    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.495ns  (required time - arrival time)
  Source:                 basesoc_basesoc_buffering_syncfifo1_level0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_14_dat1_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.250ns  (logic 2.696ns (37.185%)  route 4.554ns (62.815%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT4=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.129ns = ( 17.129 - 8.000 ) 
    Source Clock Delay      (SCD):    9.799ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           1.505     6.525    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.594 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.450    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.526 r  BUFG/O
                         net (fo=7063, routed)        1.273     9.799    sys_clk
    SLICE_X105Y125       FDRE                                         r  basesoc_basesoc_buffering_syncfifo1_level0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y125       FDRE (Prop_fdre_C_Q)         0.341    10.140 r  basesoc_basesoc_buffering_syncfifo1_level0_reg[2]/Q
                         net (fo=5, routed)           0.382    10.522    basesoc_basesoc_buffering_syncfifo1_level0_reg[2]
    SLICE_X106Y125       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.920 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.920    basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1_n_0
    SLICE_X106Y126       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.248    11.168 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1/O[3]
                         net (fo=6, routed)           0.554    11.722    basesoc_basesoc_buffering_syncfifo1_level1[7]
    SLICE_X104Y126       LUT4 (Prop_lut4_I0_O)        0.234    11.956 r  storage_12_reg_0_i_65/O
                         net (fo=1, routed)           0.000    11.956    storage_12_reg_0_i_65_n_0
    SLICE_X104Y126       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    12.240 r  storage_12_reg_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    12.240    storage_12_reg_0_i_52_n_0
    SLICE_X104Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.332 r  storage_12_reg_0_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.332    storage_12_reg_0_i_46_n_0
    SLICE_X104Y128       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    12.506 r  storage_12_reg_0_i_44/CO[2]
                         net (fo=2, routed)           0.445    12.952    basesoc_basesoc_buffering_syncfifo1_sink_valid1
    SLICE_X106Y124       LUT6 (Prop_lut6_I2_O)        0.223    13.175 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_4/O
                         net (fo=1, routed)           0.300    13.474    basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_4_n_0
    SLICE_X109Y124       LUT6 (Prop_lut6_I5_O)        0.097    13.571 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_1/O
                         net (fo=72, routed)          0.833    14.404    basesoc_ad9361_rx_buffer_sink_sink_ready
    SLICE_X131Y125       LUT4 (Prop_lut4_I3_O)        0.105    14.509 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2/O
                         net (fo=9, routed)           0.463    14.972    basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2_n_0
    SLICE_X134Y125       LUT3 (Prop_lut3_I1_O)        0.257    15.229 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[1]_i_1/O
                         net (fo=67, routed)          1.173    16.402    storage_14_reg_0_3_48_53/ADDRA1
    SLICE_X140Y128       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.243    16.645 r  storage_14_reg_0_3_48_53/RAMA/O
                         net (fo=1, routed)           0.404    17.049    storage_14_dat10[48]
    SLICE_X141Y128       FDRE                                         r  storage_14_dat1_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    12.628    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.078    12.706 r  clk100_inst/O
                         net (fo=9, routed)           1.286    13.991    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    14.056 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.824    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.896 r  BUFG/O
                         net (fo=7063, routed)        1.233    17.129    sys_clk
    SLICE_X141Y128       FDRE                                         r  storage_14_dat1_reg[48]/C
                         clock pessimism              0.691    17.820    
                         clock uncertainty           -0.071    17.748    
    SLICE_X141Y128       FDRE (Setup_fdre_C_D)       -0.204    17.544    storage_14_dat1_reg[48]
  -------------------------------------------------------------------
                         required time                         17.544    
                         arrival time                         -17.049    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 basesoc_basesoc_buffering_syncfifo1_level0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_14_dat1_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.261ns  (logic 2.694ns (37.104%)  route 4.567ns (62.896%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT4=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.129ns = ( 17.129 - 8.000 ) 
    Source Clock Delay      (SCD):    9.799ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           1.505     6.525    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.594 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.450    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.526 r  BUFG/O
                         net (fo=7063, routed)        1.273     9.799    sys_clk
    SLICE_X105Y125       FDRE                                         r  basesoc_basesoc_buffering_syncfifo1_level0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y125       FDRE (Prop_fdre_C_Q)         0.341    10.140 r  basesoc_basesoc_buffering_syncfifo1_level0_reg[2]/Q
                         net (fo=5, routed)           0.382    10.522    basesoc_basesoc_buffering_syncfifo1_level0_reg[2]
    SLICE_X106Y125       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.920 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.920    basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1_n_0
    SLICE_X106Y126       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.248    11.168 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1/O[3]
                         net (fo=6, routed)           0.554    11.722    basesoc_basesoc_buffering_syncfifo1_level1[7]
    SLICE_X104Y126       LUT4 (Prop_lut4_I0_O)        0.234    11.956 r  storage_12_reg_0_i_65/O
                         net (fo=1, routed)           0.000    11.956    storage_12_reg_0_i_65_n_0
    SLICE_X104Y126       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    12.240 r  storage_12_reg_0_i_52/CO[3]
                         net (fo=1, routed)           0.000    12.240    storage_12_reg_0_i_52_n_0
    SLICE_X104Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.332 r  storage_12_reg_0_i_46/CO[3]
                         net (fo=1, routed)           0.000    12.332    storage_12_reg_0_i_46_n_0
    SLICE_X104Y128       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    12.506 r  storage_12_reg_0_i_44/CO[2]
                         net (fo=2, routed)           0.445    12.952    basesoc_basesoc_buffering_syncfifo1_sink_valid1
    SLICE_X106Y124       LUT6 (Prop_lut6_I2_O)        0.223    13.175 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_4/O
                         net (fo=1, routed)           0.300    13.474    basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_4_n_0
    SLICE_X109Y124       LUT6 (Prop_lut6_I5_O)        0.097    13.571 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_1/O
                         net (fo=72, routed)          0.833    14.404    basesoc_ad9361_rx_buffer_sink_sink_ready
    SLICE_X131Y125       LUT4 (Prop_lut4_I3_O)        0.105    14.509 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2/O
                         net (fo=9, routed)           0.463    14.972    basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2_n_0
    SLICE_X134Y125       LUT3 (Prop_lut3_I1_O)        0.257    15.229 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[1]_i_1/O
                         net (fo=67, routed)          1.170    16.399    storage_14_reg_0_3_48_53/ADDRB1
    SLICE_X140Y128       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.241    16.640 r  storage_14_reg_0_3_48_53/RAMB/O
                         net (fo=1, routed)           0.419    17.059    storage_14_dat10[50]
    SLICE_X141Y128       FDRE                                         r  storage_14_dat1_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    12.628    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.078    12.706 r  clk100_inst/O
                         net (fo=9, routed)           1.286    13.991    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    14.056 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.824    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.896 r  BUFG/O
                         net (fo=7063, routed)        1.233    17.129    sys_clk
    SLICE_X141Y128       FDRE                                         r  storage_14_dat1_reg[50]/C
                         clock pessimism              0.691    17.820    
                         clock uncertainty           -0.071    17.748    
    SLICE_X141Y128       FDRE (Setup_fdre_C_D)       -0.187    17.561    storage_14_dat1_reg[50]
  -------------------------------------------------------------------
                         required time                         17.561    
                         arrival time                         -17.059    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 FSM_onehot_grant_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_icap_data_storage_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.099ns  (logic 1.506ns (21.215%)  route 5.593ns (78.785%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.065ns = ( 17.065 - 8.000 ) 
    Source Clock Delay      (SCD):    9.772ns
    Clock Pessimism Removal (CPR):    0.691ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           1.505     6.525    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.594 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.450    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.526 r  BUFG/O
                         net (fo=7063, routed)        1.246     9.772    sys_clk
    SLICE_X81Y131        FDRE                                         r  FSM_onehot_grant_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y131        FDRE (Prop_fdre_C_Q)         0.341    10.113 f  FSM_onehot_grant_reg[1]/Q
                         net (fo=96, routed)          0.943    11.055    grant_reg[1]
    SLICE_X87Y133        LUT2 (Prop_lut2_I1_O)        0.097    11.152 r  slave_sel_r_i_7/O
                         net (fo=1, routed)           0.530    11.683    slave_sel_r_i_7_n_0
    SLICE_X89Y133        LUT6 (Prop_lut6_I5_O)        0.247    11.930 f  slave_sel_r_i_1/O
                         net (fo=14, routed)          0.738    12.668    slave_sel
    SLICE_X83Y131        LUT4 (Prop_lut4_I1_O)        0.097    12.765 f  basesoc_basesoc_reader_table_value_storage[57]_i_10/O
                         net (fo=90, routed)          0.540    13.304    basesoc_basesoc_reader_table_value_storage[57]_i_10_n_0
    SLICE_X83Y129        LUT2 (Prop_lut2_I1_O)        0.111    13.415 r  basesoc_basesoc_reader_table_value_storage[57]_i_5/O
                         net (fo=105, routed)         0.518    13.933    basesoc_basesoc_reader_table_value_storage[57]_i_5_n_0
    SLICE_X82Y128        LUT3 (Prop_lut3_I2_O)        0.261    14.194 f  basesoc_tx_frame_cycles_storage[31]_i_2/O
                         net (fo=148, routed)         1.252    15.447    basesoc_tx_frame_cycles_storage[31]_i_2_n_0
    SLICE_X47Y129        LUT4 (Prop_lut4_I0_O)        0.239    15.686 r  basesoc_icap_data_storage[31]_i_3/O
                         net (fo=33, routed)          0.601    16.286    basesoc_icap_data_storage[31]_i_3_n_0
    SLICE_X47Y129        LUT4 (Prop_lut4_I3_O)        0.113    16.399 r  basesoc_icap_data_storage[31]_i_1/O
                         net (fo=32, routed)          0.471    16.870    basesoc_icap_data_storage[31]_i_1_n_0
    SLICE_X48Y130        FDRE                                         r  basesoc_icap_data_storage_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    12.628    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.078    12.706 r  clk100_inst/O
                         net (fo=9, routed)           1.286    13.991    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    14.056 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.824    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.896 r  BUFG/O
                         net (fo=7063, routed)        1.169    17.065    sys_clk
    SLICE_X48Y130        FDRE                                         r  basesoc_icap_data_storage_reg[11]/C
                         clock pessimism              0.691    17.756    
                         clock uncertainty           -0.071    17.684    
    SLICE_X48Y130        FDRE (Setup_fdre_C_CE)      -0.269    17.415    basesoc_icap_data_storage_reg[11]
  -------------------------------------------------------------------
                         required time                         17.415    
                         arrival time                         -16.870    
  -------------------------------------------------------------------
                         slack                                  0.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 basesoc_basesoc_mmap_sink_payload_req_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_source_payload_header_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.733%)  route 0.239ns (56.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.305ns
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.770ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.679     1.880    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.045     1.925 r  clk100_inst/O
                         net (fo=9, routed)           0.871     2.795    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.845 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.651    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.677 r  BUFG/O
                         net (fo=7063, routed)        0.583     4.260    sys_clk
    SLICE_X53Y150        FDRE                                         r  basesoc_basesoc_mmap_sink_payload_req_id_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y150        FDRE (Prop_fdre_C_Q)         0.141     4.401 r  basesoc_basesoc_mmap_sink_payload_req_id_reg[1]/Q
                         net (fo=1, routed)           0.239     4.640    p_2_in[9]
    SLICE_X53Y148        LUT5 (Prop_lut5_I0_O)        0.045     4.685 r  basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_source_payload_header[73]_i_1/O
                         net (fo=1, routed)           0.000     4.685    basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_source_payload_header[73]_i_1_n_0
    SLICE_X53Y148        FDRE                                         r  basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_source_payload_header_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.961     2.431    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.056     2.487 r  clk100_inst/O
                         net (fo=9, routed)           1.002     3.489    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.542 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.418    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.447 r  BUFG/O
                         net (fo=7063, routed)        0.859     5.305    sys_clk
    SLICE_X53Y148        FDRE                                         r  basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_source_payload_header_reg[73]/C
                         clock pessimism             -0.770     4.536    
    SLICE_X53Y148        FDRE (Hold_fdre_C_D)         0.091     4.627    basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_source_payload_header_reg[73]
  -------------------------------------------------------------------
                         required time                         -4.627    
                         arrival time                           4.685    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 basesoc_basesoc_msi_enable_storage_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            csr_bankarray_interface13_bank_bus_dat_r_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.950%)  route 0.257ns (58.050%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.268ns
    Source Clock Delay      (SCD):    4.231ns
    Clock Pessimism Removal (CPR):    0.775ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.679     1.880    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.045     1.925 r  clk100_inst/O
                         net (fo=9, routed)           0.871     2.795    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.845 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.651    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.677 r  BUFG/O
                         net (fo=7063, routed)        0.554     4.231    sys_clk
    SLICE_X83Y125        FDRE                                         r  basesoc_basesoc_msi_enable_storage_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y125        FDRE (Prop_fdre_C_Q)         0.141     4.372 r  basesoc_basesoc_msi_enable_storage_reg[30]/Q
                         net (fo=1, routed)           0.257     4.629    basesoc_basesoc_msi_enable_storage[30]
    SLICE_X84Y125        LUT5 (Prop_lut5_I3_O)        0.045     4.674 r  csr_bankarray_interface13_bank_bus_dat_r[30]_i_1/O
                         net (fo=1, routed)           0.000     4.674    csr_bankarray_interface13_bank_bus_dat_r[30]_i_1_n_0
    SLICE_X84Y125        FDRE                                         r  csr_bankarray_interface13_bank_bus_dat_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.961     2.431    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.056     2.487 r  clk100_inst/O
                         net (fo=9, routed)           1.002     3.489    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.542 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.418    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.447 r  BUFG/O
                         net (fo=7063, routed)        0.822     5.268    sys_clk
    SLICE_X84Y125        FDRE                                         r  csr_bankarray_interface13_bank_bus_dat_r_reg[30]/C
                         clock pessimism             -0.775     4.494    
    SLICE_X84Y125        FDRE (Hold_fdre_C_D)         0.120     4.614    csr_bankarray_interface13_bank_bus_dat_r_reg[30]
  -------------------------------------------------------------------
                         required time                         -4.614    
                         arrival time                           4.674    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 litepcieendpoint_syncfifo1_produce_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_18_reg_1/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.164ns (29.170%)  route 0.398ns (70.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.341ns
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.770ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.679     1.880    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.045     1.925 r  clk100_inst/O
                         net (fo=9, routed)           0.871     2.795    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.845 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.651    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.677 r  BUFG/O
                         net (fo=7063, routed)        0.583     4.260    sys_clk
    SLICE_X44Y150        FDRE                                         r  litepcieendpoint_syncfifo1_produce_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y150        FDRE (Prop_fdre_C_Q)         0.164     4.424 r  litepcieendpoint_syncfifo1_produce_reg[6]/Q
                         net (fo=4, routed)           0.398     4.822    litepcieendpoint_syncfifo1_produce_reg[6]
    RAMB36_X2Y29         RAMB36E1                                     r  storage_18_reg_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.961     2.431    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.056     2.487 r  clk100_inst/O
                         net (fo=9, routed)           1.002     3.489    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.542 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.418    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.447 r  BUFG/O
                         net (fo=7063, routed)        0.895     5.341    sys_clk
    RAMB36_X2Y29         RAMB36E1                                     r  storage_18_reg_1/CLKBWRCLK
                         clock pessimism             -0.770     4.571    
    RAMB36_X2Y29         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     4.754    storage_18_reg_1
  -------------------------------------------------------------------
                         required time                         -4.754    
                         arrival time                           4.822    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 basesoc_basesoc_reader_data_fifo_produce_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.758%)  route 0.161ns (53.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.326ns
    Source Clock Delay      (SCD):    4.253ns
    Clock Pessimism Removal (CPR):    1.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.679     1.880    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.045     1.925 r  clk100_inst/O
                         net (fo=9, routed)           0.871     2.795    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.845 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.651    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.677 r  BUFG/O
                         net (fo=7063, routed)        0.576     4.253    sys_clk
    SLICE_X43Y123        FDRE                                         r  basesoc_basesoc_reader_data_fifo_produce_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y123        FDRE (Prop_fdre_C_Q)         0.141     4.394 r  basesoc_basesoc_reader_data_fifo_produce_reg[10]/Q
                         net (fo=5, routed)           0.161     4.554    basesoc_basesoc_reader_data_fifo_produce_reg[10]
    RAMB36_X2Y24         RAMB36E1                                     r  storage_10_reg_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.961     2.431    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.056     2.487 r  clk100_inst/O
                         net (fo=9, routed)           1.002     3.489    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.542 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.418    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.447 r  BUFG/O
                         net (fo=7063, routed)        0.880     5.326    sys_clk
    RAMB36_X2Y24         RAMB36E1                                     r  storage_10_reg_1/CLKARDCLK
                         clock pessimism             -1.025     4.301    
    RAMB36_X2Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     4.484    storage_10_reg_1
  -------------------------------------------------------------------
                         required time                         -4.484    
                         arrival time                           4.554    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 basesoc_basesoc_writer_table_table_produce_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_7_reg_64_127_66_68/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.809%)  route 0.148ns (51.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.285ns
    Source Clock Delay      (SCD):    4.245ns
    Clock Pessimism Removal (CPR):    1.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.679     1.880    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.045     1.925 r  clk100_inst/O
                         net (fo=9, routed)           0.871     2.795    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.845 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.651    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.677 r  BUFG/O
                         net (fo=7063, routed)        0.568     4.245    sys_clk
    SLICE_X79Y144        FDRE                                         r  basesoc_basesoc_writer_table_table_produce_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y144        FDRE (Prop_fdre_C_Q)         0.141     4.386 r  basesoc_basesoc_writer_table_table_produce_reg[4]/Q
                         net (fo=623, routed)         0.148     4.533    storage_7_reg_64_127_66_68/ADDRD4
    SLICE_X80Y144        RAMD64E                                      r  storage_7_reg_64_127_66_68/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.961     2.431    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.056     2.487 r  clk100_inst/O
                         net (fo=9, routed)           1.002     3.489    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.542 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.418    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.447 r  BUFG/O
                         net (fo=7063, routed)        0.839     5.285    storage_7_reg_64_127_66_68/WCLK
    SLICE_X80Y144        RAMD64E                                      r  storage_7_reg_64_127_66_68/RAMA/CLK
                         clock pessimism             -1.025     4.261    
    SLICE_X80Y144        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     4.461    storage_7_reg_64_127_66_68/RAMA
  -------------------------------------------------------------------
                         required time                         -4.461    
                         arrival time                           4.533    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 basesoc_basesoc_writer_table_table_produce_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_7_reg_64_127_66_68/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.809%)  route 0.148ns (51.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.285ns
    Source Clock Delay      (SCD):    4.245ns
    Clock Pessimism Removal (CPR):    1.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.679     1.880    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.045     1.925 r  clk100_inst/O
                         net (fo=9, routed)           0.871     2.795    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.845 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.651    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.677 r  BUFG/O
                         net (fo=7063, routed)        0.568     4.245    sys_clk
    SLICE_X79Y144        FDRE                                         r  basesoc_basesoc_writer_table_table_produce_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y144        FDRE (Prop_fdre_C_Q)         0.141     4.386 r  basesoc_basesoc_writer_table_table_produce_reg[4]/Q
                         net (fo=623, routed)         0.148     4.533    storage_7_reg_64_127_66_68/ADDRD4
    SLICE_X80Y144        RAMD64E                                      r  storage_7_reg_64_127_66_68/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.961     2.431    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.056     2.487 r  clk100_inst/O
                         net (fo=9, routed)           1.002     3.489    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.542 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.418    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.447 r  BUFG/O
                         net (fo=7063, routed)        0.839     5.285    storage_7_reg_64_127_66_68/WCLK
    SLICE_X80Y144        RAMD64E                                      r  storage_7_reg_64_127_66_68/RAMB/CLK
                         clock pessimism             -1.025     4.261    
    SLICE_X80Y144        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     4.461    storage_7_reg_64_127_66_68/RAMB
  -------------------------------------------------------------------
                         required time                         -4.461    
                         arrival time                           4.533    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 basesoc_basesoc_writer_table_table_produce_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_7_reg_64_127_66_68/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.809%)  route 0.148ns (51.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.285ns
    Source Clock Delay      (SCD):    4.245ns
    Clock Pessimism Removal (CPR):    1.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.679     1.880    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.045     1.925 r  clk100_inst/O
                         net (fo=9, routed)           0.871     2.795    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.845 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.651    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.677 r  BUFG/O
                         net (fo=7063, routed)        0.568     4.245    sys_clk
    SLICE_X79Y144        FDRE                                         r  basesoc_basesoc_writer_table_table_produce_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y144        FDRE (Prop_fdre_C_Q)         0.141     4.386 r  basesoc_basesoc_writer_table_table_produce_reg[4]/Q
                         net (fo=623, routed)         0.148     4.533    storage_7_reg_64_127_66_68/ADDRD4
    SLICE_X80Y144        RAMD64E                                      r  storage_7_reg_64_127_66_68/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.961     2.431    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.056     2.487 r  clk100_inst/O
                         net (fo=9, routed)           1.002     3.489    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.542 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.418    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.447 r  BUFG/O
                         net (fo=7063, routed)        0.839     5.285    storage_7_reg_64_127_66_68/WCLK
    SLICE_X80Y144        RAMD64E                                      r  storage_7_reg_64_127_66_68/RAMC/CLK
                         clock pessimism             -1.025     4.261    
    SLICE_X80Y144        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     4.461    storage_7_reg_64_127_66_68/RAMC
  -------------------------------------------------------------------
                         required time                         -4.461    
                         arrival time                           4.533    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 basesoc_basesoc_writer_table_table_produce_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_7_reg_64_127_66_68/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.809%)  route 0.148ns (51.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.285ns
    Source Clock Delay      (SCD):    4.245ns
    Clock Pessimism Removal (CPR):    1.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.679     1.880    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.045     1.925 r  clk100_inst/O
                         net (fo=9, routed)           0.871     2.795    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.845 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.651    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.677 r  BUFG/O
                         net (fo=7063, routed)        0.568     4.245    sys_clk
    SLICE_X79Y144        FDRE                                         r  basesoc_basesoc_writer_table_table_produce_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y144        FDRE (Prop_fdre_C_Q)         0.141     4.386 r  basesoc_basesoc_writer_table_table_produce_reg[4]/Q
                         net (fo=623, routed)         0.148     4.533    storage_7_reg_64_127_66_68/ADDRD4
    SLICE_X80Y144        RAMD64E                                      r  storage_7_reg_64_127_66_68/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.961     2.431    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.056     2.487 r  clk100_inst/O
                         net (fo=9, routed)           1.002     3.489    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.542 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.418    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.447 r  BUFG/O
                         net (fo=7063, routed)        0.839     5.285    storage_7_reg_64_127_66_68/WCLK
    SLICE_X80Y144        RAMD64E                                      r  storage_7_reg_64_127_66_68/RAMD/CLK
                         clock pessimism             -1.025     4.261    
    SLICE_X80Y144        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     4.461    storage_7_reg_64_127_66_68/RAMD
  -------------------------------------------------------------------
                         required time                         -4.461    
                         arrival time                           4.533    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 basesoc_basesoc_reader_table_table_produce_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_9_reg_128_191_69_71/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (49.029%)  route 0.147ns (50.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.298ns
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    1.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.679     1.880    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.045     1.925 r  clk100_inst/O
                         net (fo=9, routed)           0.871     2.795    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.845 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.651    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.677 r  BUFG/O
                         net (fo=7063, routed)        0.584     4.261    sys_clk
    SLICE_X50Y135        FDRE                                         r  basesoc_basesoc_reader_table_table_produce_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDRE (Prop_fdre_C_Q)         0.141     4.402 r  basesoc_basesoc_reader_table_table_produce_reg[4]/Q
                         net (fo=623, routed)         0.147     4.548    storage_9_reg_128_191_69_71/ADDRD4
    SLICE_X52Y134        RAMD64E                                      r  storage_9_reg_128_191_69_71/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.961     2.431    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.056     2.487 r  clk100_inst/O
                         net (fo=9, routed)           1.002     3.489    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.542 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.418    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.447 r  BUFG/O
                         net (fo=7063, routed)        0.852     5.298    storage_9_reg_128_191_69_71/WCLK
    SLICE_X52Y134        RAMD64E                                      r  storage_9_reg_128_191_69_71/RAMA/CLK
                         clock pessimism             -1.024     4.275    
    SLICE_X52Y134        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     4.475    storage_9_reg_128_191_69_71/RAMA
  -------------------------------------------------------------------
                         required time                         -4.475    
                         arrival time                           4.548    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 basesoc_basesoc_reader_table_table_produce_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_9_reg_128_191_69_71/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (49.029%)  route 0.147ns (50.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.298ns
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    1.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.679     1.880    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.045     1.925 r  clk100_inst/O
                         net (fo=9, routed)           0.871     2.795    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.845 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.651    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.677 r  BUFG/O
                         net (fo=7063, routed)        0.584     4.261    sys_clk
    SLICE_X50Y135        FDRE                                         r  basesoc_basesoc_reader_table_table_produce_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDRE (Prop_fdre_C_Q)         0.141     4.402 r  basesoc_basesoc_reader_table_table_produce_reg[4]/Q
                         net (fo=623, routed)         0.147     4.548    storage_9_reg_128_191_69_71/ADDRD4
    SLICE_X52Y134        RAMD64E                                      r  storage_9_reg_128_191_69_71/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.961     2.431    clk100_IBUF_BUFG
    SLICE_X12Y194        LUT1 (Prop_lut1_I0_O)        0.056     2.487 r  clk100_inst/O
                         net (fo=9, routed)           1.002     3.489    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.542 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.418    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.447 r  BUFG/O
                         net (fo=7063, routed)        0.852     5.298    storage_9_reg_128_191_69_71/WCLK
    SLICE_X52Y134        RAMD64E                                      r  storage_9_reg_128_191_69_71/RAMB/CLK
                         clock pessimism             -1.024     4.275    
    SLICE_X52Y134        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     4.475    storage_9_reg_128_191_69_71/RAMB
  -------------------------------------------------------------------
                         required time                         -4.475    
                         arrival time                           4.548    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         basesoc_crg_clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         8.000       4.000      XADC_X0Y0       XADC/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X2Y23    storage_10_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X2Y24    storage_10_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X2Y25    storage_10_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X2Y22    storage_10_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X3Y24    storage_11_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X3Y23    storage_11_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X5Y24    storage_12_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X5Y25    storage_12_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X3Y32    storage_17_reg_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y4  PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X144Y121  storage_13_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X144Y121  storage_13_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X144Y121  storage_13_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X144Y121  storage_13_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X144Y121  storage_13_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X144Y121  storage_13_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X144Y121  storage_13_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X144Y121  storage_13_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X144Y121  storage_13_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X144Y121  storage_13_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X144Y121  storage_13_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X144Y121  storage_13_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X144Y121  storage_13_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X144Y121  storage_13_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X144Y121  storage_13_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X144Y121  storage_13_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X144Y121  storage_13_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X144Y121  storage_13_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X144Y121  storage_13_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X144Y121  storage_13_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  basesoc_crg_clkout1
  To Clock:  basesoc_crg_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       60.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         basesoc_crg_clkout1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { PLLE2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFGCTRL/I1        n/a            1.592         100.000     98.408     BUFGCTRL_X0Y28  BUFGMUX/I1
Min Period  n/a     BUFG/I             n/a            1.592         100.000     98.408     BUFGCTRL_X0Y29  BUFG_1/I
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y4  PLLE2_ADV/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y4  PLLE2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  crg_pll_fb
  To Clock:  crg_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y4  PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y4  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y4  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y4  PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dna_clk
  To Clock:  dna_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.872ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.343ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.872ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            DNA_PORT/READ
                            (rising edge-triggered cell DNA_PORT clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.540ns (27.256%)  route 1.441ns (72.744%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.461ns = ( 16.461 - 16.000 ) 
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X36Y125        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.870     0.870    dna_clk
    SLICE_X45Y135        FDRE                                         r  basesoc_dna_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y135        FDRE (Prop_fdre_C_Q)         0.443     1.313 f  basesoc_dna_count_reg[1]/Q
                         net (fo=7, routed)           0.624     1.937    basesoc_dna_count_reg[1]
    SLICE_X44Y135        LUT6 (Prop_lut6_I4_O)        0.097     2.034 r  DNA_PORT_i_1/O
                         net (fo=1, routed)           0.817     2.851    READ0
    DNA_PORT_X0Y0        DNA_PORT                                     r  DNA_PORT/READ
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X36Y125        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.461    16.461    dna_clk
    DNA_PORT_X0Y0        DNA_PORT                                     r  DNA_PORT/CLK
                         clock pessimism              0.000    16.461    
                         clock uncertainty           -0.071    16.390    
    DNA_PORT_X0Y0        DNA_PORT (Setup_dna_port_CLK_READ)
                                                     -3.667    12.723    DNA_PORT
  -------------------------------------------------------------------
                         required time                         12.723    
                         arrival time                          -2.851    
  -------------------------------------------------------------------
                         slack                                  9.872    

Slack (MET) :             12.603ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 0.630ns (17.329%)  route 3.006ns (82.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.248ns = ( 17.248 - 16.000 ) 
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X36Y125        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.870     0.870    dna_clk
    SLICE_X45Y135        FDRE                                         r  basesoc_dna_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y135        FDRE (Prop_fdre_C_Q)         0.415     1.285 f  basesoc_dna_count_reg[2]/Q
                         net (fo=6, routed)           0.766     2.051    basesoc_dna_count_reg[2]
    SLICE_X44Y135        LUT5 (Prop_lut5_I1_O)        0.215     2.266 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          2.239     4.506    basesoc_dna_status[56]_i_1_n_0
    SLICE_X79Y120        FDRE                                         r  basesoc_dna_status_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X36Y125        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.248    17.248    dna_clk
    SLICE_X79Y120        FDRE                                         r  basesoc_dna_status_reg[50]/C
                         clock pessimism              0.000    17.248    
                         clock uncertainty           -0.071    17.177    
    SLICE_X79Y120        FDRE (Setup_fdre_C_CE)      -0.068    17.109    basesoc_dna_status_reg[50]
  -------------------------------------------------------------------
                         required time                         17.109    
                         arrival time                          -4.506    
  -------------------------------------------------------------------
                         slack                                 12.603    

Slack (MET) :             12.603ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[51]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 0.630ns (17.329%)  route 3.006ns (82.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.248ns = ( 17.248 - 16.000 ) 
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X36Y125        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.870     0.870    dna_clk
    SLICE_X45Y135        FDRE                                         r  basesoc_dna_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y135        FDRE (Prop_fdre_C_Q)         0.415     1.285 f  basesoc_dna_count_reg[2]/Q
                         net (fo=6, routed)           0.766     2.051    basesoc_dna_count_reg[2]
    SLICE_X44Y135        LUT5 (Prop_lut5_I1_O)        0.215     2.266 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          2.239     4.506    basesoc_dna_status[56]_i_1_n_0
    SLICE_X79Y120        FDRE                                         r  basesoc_dna_status_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X36Y125        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.248    17.248    dna_clk
    SLICE_X79Y120        FDRE                                         r  basesoc_dna_status_reg[51]/C
                         clock pessimism              0.000    17.248    
                         clock uncertainty           -0.071    17.177    
    SLICE_X79Y120        FDRE (Setup_fdre_C_CE)      -0.068    17.109    basesoc_dna_status_reg[51]
  -------------------------------------------------------------------
                         required time                         17.109    
                         arrival time                          -4.506    
  -------------------------------------------------------------------
                         slack                                 12.603    

Slack (MET) :             12.603ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 0.630ns (17.329%)  route 3.006ns (82.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.248ns = ( 17.248 - 16.000 ) 
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X36Y125        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.870     0.870    dna_clk
    SLICE_X45Y135        FDRE                                         r  basesoc_dna_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y135        FDRE (Prop_fdre_C_Q)         0.415     1.285 f  basesoc_dna_count_reg[2]/Q
                         net (fo=6, routed)           0.766     2.051    basesoc_dna_count_reg[2]
    SLICE_X44Y135        LUT5 (Prop_lut5_I1_O)        0.215     2.266 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          2.239     4.506    basesoc_dna_status[56]_i_1_n_0
    SLICE_X79Y120        FDRE                                         r  basesoc_dna_status_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X36Y125        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.248    17.248    dna_clk
    SLICE_X79Y120        FDRE                                         r  basesoc_dna_status_reg[52]/C
                         clock pessimism              0.000    17.248    
                         clock uncertainty           -0.071    17.177    
    SLICE_X79Y120        FDRE (Setup_fdre_C_CE)      -0.068    17.109    basesoc_dna_status_reg[52]
  -------------------------------------------------------------------
                         required time                         17.109    
                         arrival time                          -4.506    
  -------------------------------------------------------------------
                         slack                                 12.603    

Slack (MET) :             12.603ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[53]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 0.630ns (17.329%)  route 3.006ns (82.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.248ns = ( 17.248 - 16.000 ) 
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X36Y125        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.870     0.870    dna_clk
    SLICE_X45Y135        FDRE                                         r  basesoc_dna_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y135        FDRE (Prop_fdre_C_Q)         0.415     1.285 f  basesoc_dna_count_reg[2]/Q
                         net (fo=6, routed)           0.766     2.051    basesoc_dna_count_reg[2]
    SLICE_X44Y135        LUT5 (Prop_lut5_I1_O)        0.215     2.266 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          2.239     4.506    basesoc_dna_status[56]_i_1_n_0
    SLICE_X79Y120        FDRE                                         r  basesoc_dna_status_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X36Y125        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.248    17.248    dna_clk
    SLICE_X79Y120        FDRE                                         r  basesoc_dna_status_reg[53]/C
                         clock pessimism              0.000    17.248    
                         clock uncertainty           -0.071    17.177    
    SLICE_X79Y120        FDRE (Setup_fdre_C_CE)      -0.068    17.109    basesoc_dna_status_reg[53]
  -------------------------------------------------------------------
                         required time                         17.109    
                         arrival time                          -4.506    
  -------------------------------------------------------------------
                         slack                                 12.603    

Slack (MET) :             12.603ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 0.630ns (17.329%)  route 3.006ns (82.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.248ns = ( 17.248 - 16.000 ) 
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X36Y125        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.870     0.870    dna_clk
    SLICE_X45Y135        FDRE                                         r  basesoc_dna_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y135        FDRE (Prop_fdre_C_Q)         0.415     1.285 f  basesoc_dna_count_reg[2]/Q
                         net (fo=6, routed)           0.766     2.051    basesoc_dna_count_reg[2]
    SLICE_X44Y135        LUT5 (Prop_lut5_I1_O)        0.215     2.266 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          2.239     4.506    basesoc_dna_status[56]_i_1_n_0
    SLICE_X79Y120        FDRE                                         r  basesoc_dna_status_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X36Y125        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.248    17.248    dna_clk
    SLICE_X79Y120        FDRE                                         r  basesoc_dna_status_reg[54]/C
                         clock pessimism              0.000    17.248    
                         clock uncertainty           -0.071    17.177    
    SLICE_X79Y120        FDRE (Setup_fdre_C_CE)      -0.068    17.109    basesoc_dna_status_reg[54]
  -------------------------------------------------------------------
                         required time                         17.109    
                         arrival time                          -4.506    
  -------------------------------------------------------------------
                         slack                                 12.603    

Slack (MET) :             12.603ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 0.630ns (17.329%)  route 3.006ns (82.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.248ns = ( 17.248 - 16.000 ) 
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X36Y125        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.870     0.870    dna_clk
    SLICE_X45Y135        FDRE                                         r  basesoc_dna_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y135        FDRE (Prop_fdre_C_Q)         0.415     1.285 f  basesoc_dna_count_reg[2]/Q
                         net (fo=6, routed)           0.766     2.051    basesoc_dna_count_reg[2]
    SLICE_X44Y135        LUT5 (Prop_lut5_I1_O)        0.215     2.266 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          2.239     4.506    basesoc_dna_status[56]_i_1_n_0
    SLICE_X79Y120        FDRE                                         r  basesoc_dna_status_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X36Y125        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.248    17.248    dna_clk
    SLICE_X79Y120        FDRE                                         r  basesoc_dna_status_reg[55]/C
                         clock pessimism              0.000    17.248    
                         clock uncertainty           -0.071    17.177    
    SLICE_X79Y120        FDRE (Setup_fdre_C_CE)      -0.068    17.109    basesoc_dna_status_reg[55]
  -------------------------------------------------------------------
                         required time                         17.109    
                         arrival time                          -4.506    
  -------------------------------------------------------------------
                         slack                                 12.603    

Slack (MET) :             12.603ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 0.630ns (17.329%)  route 3.006ns (82.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.248ns = ( 17.248 - 16.000 ) 
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X36Y125        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.870     0.870    dna_clk
    SLICE_X45Y135        FDRE                                         r  basesoc_dna_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y135        FDRE (Prop_fdre_C_Q)         0.415     1.285 f  basesoc_dna_count_reg[2]/Q
                         net (fo=6, routed)           0.766     2.051    basesoc_dna_count_reg[2]
    SLICE_X44Y135        LUT5 (Prop_lut5_I1_O)        0.215     2.266 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          2.239     4.506    basesoc_dna_status[56]_i_1_n_0
    SLICE_X79Y120        FDRE                                         r  basesoc_dna_status_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X36Y125        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.248    17.248    dna_clk
    SLICE_X79Y120        FDRE                                         r  basesoc_dna_status_reg[56]/C
                         clock pessimism              0.000    17.248    
                         clock uncertainty           -0.071    17.177    
    SLICE_X79Y120        FDRE (Setup_fdre_C_CE)      -0.068    17.109    basesoc_dna_status_reg[56]
  -------------------------------------------------------------------
                         required time                         17.109    
                         arrival time                          -4.506    
  -------------------------------------------------------------------
                         slack                                 12.603    

Slack (MET) :             12.692ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 0.630ns (17.794%)  route 2.910ns (82.206%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 17.241 - 16.000 ) 
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X36Y125        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.870     0.870    dna_clk
    SLICE_X45Y135        FDRE                                         r  basesoc_dna_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y135        FDRE (Prop_fdre_C_Q)         0.415     1.285 f  basesoc_dna_count_reg[2]/Q
                         net (fo=6, routed)           0.766     2.051    basesoc_dna_count_reg[2]
    SLICE_X44Y135        LUT5 (Prop_lut5_I1_O)        0.215     2.266 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          2.144     4.410    basesoc_dna_status[56]_i_1_n_0
    SLICE_X78Y121        FDRE                                         r  basesoc_dna_status_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X36Y125        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.241    17.241    dna_clk
    SLICE_X78Y121        FDRE                                         r  basesoc_dna_status_reg[16]/C
                         clock pessimism              0.000    17.241    
                         clock uncertainty           -0.071    17.170    
    SLICE_X78Y121        FDRE (Setup_fdre_C_CE)      -0.068    17.102    basesoc_dna_status_reg[16]
  -------------------------------------------------------------------
                         required time                         17.102    
                         arrival time                          -4.410    
  -------------------------------------------------------------------
                         slack                                 12.692    

Slack (MET) :             12.692ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        3.540ns  (logic 0.630ns (17.794%)  route 2.910ns (82.206%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 17.241 - 16.000 ) 
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X36Y125        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.870     0.870    dna_clk
    SLICE_X45Y135        FDRE                                         r  basesoc_dna_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y135        FDRE (Prop_fdre_C_Q)         0.415     1.285 f  basesoc_dna_count_reg[2]/Q
                         net (fo=6, routed)           0.766     2.051    basesoc_dna_count_reg[2]
    SLICE_X44Y135        LUT5 (Prop_lut5_I1_O)        0.215     2.266 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          2.144     4.410    basesoc_dna_status[56]_i_1_n_0
    SLICE_X78Y121        FDRE                                         r  basesoc_dna_status_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X36Y125        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.241    17.241    dna_clk
    SLICE_X78Y121        FDRE                                         r  basesoc_dna_status_reg[17]/C
                         clock pessimism              0.000    17.241    
                         clock uncertainty           -0.071    17.170    
    SLICE_X78Y121        FDRE (Setup_fdre_C_CE)      -0.068    17.102    basesoc_dna_status_reg[17]
  -------------------------------------------------------------------
                         required time                         17.102    
                         arrival time                          -4.410    
  -------------------------------------------------------------------
                         slack                                 12.692    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 basesoc_dna_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.239ns (44.084%)  route 0.303ns (55.916%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.575ns
    Source Clock Delay      (SCD):    0.509ns
    Clock Pessimism Removal (CPR):    0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X36Y125        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.509     0.509    dna_clk
    SLICE_X45Y135        FDRE                                         r  basesoc_dna_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y135        FDRE (Prop_fdre_C_Q)         0.194     0.703 r  basesoc_dna_count_reg[3]/Q
                         net (fo=5, routed)           0.303     1.006    basesoc_dna_count_reg[3]
    SLICE_X44Y135        LUT6 (Prop_lut6_I0_O)        0.045     1.051 r  basesoc_dna_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.051    p_0_in__15[5]
    SLICE_X44Y135        FDRE                                         r  basesoc_dna_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X36Y125        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.575     0.575    dna_clk
    SLICE_X44Y135        FDRE                                         r  basesoc_dna_count_reg[5]/C
                         clock pessimism             -0.053     0.522    
    SLICE_X44Y135        FDRE (Hold_fdre_C_D)         0.186     0.708    basesoc_dna_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 basesoc_dna_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.201ns (23.245%)  route 0.664ns (76.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.509ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X36Y125        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.509     0.509    dna_clk
    SLICE_X44Y135        FDRE                                         r  basesoc_dna_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y135        FDRE (Prop_fdre_C_Q)         0.201     0.710 r  basesoc_dna_status_reg[0]/Q
                         net (fo=2, routed)           0.664     1.374    basesoc_dna_status[0]
    SLICE_X76Y127        FDRE                                         r  basesoc_dna_status_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X36Y125        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.937     0.937    dna_clk
    SLICE_X76Y127        FDRE                                         r  basesoc_dna_status_reg[1]/C
                         clock pessimism              0.000     0.937    
    SLICE_X76Y127        FDRE (Hold_fdre_C_D)         0.088     1.025    basesoc_dna_status_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 basesoc_dna_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.281ns (48.490%)  route 0.299ns (51.510%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.575ns
    Source Clock Delay      (SCD):    0.509ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X36Y125        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.509     0.509    dna_clk
    SLICE_X45Y135        FDRE                                         r  basesoc_dna_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y135        FDRE (Prop_fdre_C_Q)         0.181     0.690 r  basesoc_dna_count_reg[2]/Q
                         net (fo=6, routed)           0.299     0.988    basesoc_dna_count_reg[2]
    SLICE_X45Y135        LUT3 (Prop_lut3_I2_O)        0.100     1.088 r  basesoc_dna_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.088    p_0_in__15[2]
    SLICE_X45Y135        FDRE                                         r  basesoc_dna_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X36Y125        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.575     0.575    dna_clk
    SLICE_X45Y135        FDRE                                         r  basesoc_dna_count_reg[2]/C
                         clock pessimism             -0.066     0.509    
    SLICE_X45Y135        FDRE (Hold_fdre_C_D)         0.173     0.682    basesoc_dna_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 basesoc_dna_status_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.194ns (33.880%)  route 0.379ns (66.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    0.872ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X36Y125        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.872     0.872    dna_clk
    SLICE_X79Y120        FDRE                                         r  basesoc_dna_status_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y120        FDRE (Prop_fdre_C_Q)         0.194     1.066 r  basesoc_dna_status_reg[53]/Q
                         net (fo=2, routed)           0.379     1.444    basesoc_dna_status[53]
    SLICE_X79Y120        FDRE                                         r  basesoc_dna_status_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X36Y125        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.979     0.979    dna_clk
    SLICE_X79Y120        FDRE                                         r  basesoc_dna_status_reg[54]/C
                         clock pessimism             -0.107     0.872    
    SLICE_X79Y120        FDRE (Hold_fdre_C_D)         0.141     1.013    basesoc_dna_status_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 basesoc_dna_status_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.181ns (24.995%)  route 0.543ns (75.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.024ns
    Source Clock Delay      (SCD):    0.767ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X36Y125        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.767     0.767    dna_clk
    SLICE_X77Y129        FDRE                                         r  basesoc_dna_status_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y129        FDRE (Prop_fdre_C_Q)         0.181     0.948 r  basesoc_dna_status_reg[7]/Q
                         net (fo=2, routed)           0.543     1.491    basesoc_dna_status[7]
    SLICE_X78Y130        FDRE                                         r  basesoc_dna_status_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X36Y125        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.024     1.024    dna_clk
    SLICE_X78Y130        FDRE                                         r  basesoc_dna_status_reg[8]/C
                         clock pessimism             -0.056     0.968    
    SLICE_X78Y130        FDRE (Hold_fdre_C_D)         0.088     1.056    basesoc_dna_status_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 basesoc_dna_status_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.194ns (35.040%)  route 0.360ns (64.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    0.872ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X36Y125        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.872     0.872    dna_clk
    SLICE_X79Y120        FDRE                                         r  basesoc_dna_status_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y120        FDRE (Prop_fdre_C_Q)         0.194     1.066 r  basesoc_dna_status_reg[51]/Q
                         net (fo=2, routed)           0.360     1.425    basesoc_dna_status[51]
    SLICE_X79Y120        FDRE                                         r  basesoc_dna_status_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X36Y125        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.979     0.979    dna_clk
    SLICE_X79Y120        FDRE                                         r  basesoc_dna_status_reg[52]/C
                         clock pessimism             -0.107     0.872    
    SLICE_X79Y120        FDRE (Hold_fdre_C_D)         0.113     0.985    basesoc_dna_status_reg[52]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 basesoc_dna_status_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.194ns (34.909%)  route 0.362ns (65.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    0.872ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X36Y125        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.872     0.872    dna_clk
    SLICE_X79Y120        FDRE                                         r  basesoc_dna_status_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y120        FDRE (Prop_fdre_C_Q)         0.194     1.066 r  basesoc_dna_status_reg[50]/Q
                         net (fo=2, routed)           0.362     1.427    basesoc_dna_status[50]
    SLICE_X79Y120        FDRE                                         r  basesoc_dna_status_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X36Y125        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.979     0.979    dna_clk
    SLICE_X79Y120        FDRE                                         r  basesoc_dna_status_reg[51]/C
                         clock pessimism             -0.107     0.872    
    SLICE_X79Y120        FDRE (Hold_fdre_C_D)         0.113     0.985    basesoc_dna_status_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 basesoc_dna_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.239ns (39.321%)  route 0.369ns (60.679%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.575ns
    Source Clock Delay      (SCD):    0.509ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X36Y125        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.509     0.509    dna_clk
    SLICE_X45Y135        FDRE                                         r  basesoc_dna_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y135        FDRE (Prop_fdre_C_Q)         0.194     0.703 r  basesoc_dna_count_reg[1]/Q
                         net (fo=7, routed)           0.369     1.072    basesoc_dna_count_reg[1]
    SLICE_X45Y135        LUT2 (Prop_lut2_I1_O)        0.045     1.117 r  basesoc_dna_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.117    p_0_in__15[1]
    SLICE_X45Y135        FDRE                                         r  basesoc_dna_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X36Y125        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.575     0.575    dna_clk
    SLICE_X45Y135        FDRE                                         r  basesoc_dna_count_reg[1]/C
                         clock pessimism             -0.066     0.509    
    SLICE_X45Y135        FDRE (Hold_fdre_C_D)         0.157     0.666    basesoc_dna_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 basesoc_dna_status_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.194ns (32.750%)  route 0.398ns (67.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    0.872ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X36Y125        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.872     0.872    dna_clk
    SLICE_X78Y120        FDRE                                         r  basesoc_dna_status_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y120        FDRE (Prop_fdre_C_Q)         0.194     1.066 r  basesoc_dna_status_reg[23]/Q
                         net (fo=2, routed)           0.398     1.464    basesoc_dna_status[23]
    SLICE_X78Y120        FDRE                                         r  basesoc_dna_status_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X36Y125        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.979     0.979    dna_clk
    SLICE_X78Y120        FDRE                                         r  basesoc_dna_status_reg[24]/C
                         clock pessimism             -0.107     0.872    
    SLICE_X78Y120        FDRE (Hold_fdre_C_D)         0.132     1.004    basesoc_dna_status_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 basesoc_dna_status_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.194ns (29.644%)  route 0.460ns (70.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.987ns
    Source Clock Delay      (SCD):    0.872ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X36Y125        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.872     0.872    dna_clk
    SLICE_X78Y120        FDRE                                         r  basesoc_dna_status_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y120        FDRE (Prop_fdre_C_Q)         0.194     1.066 r  basesoc_dna_status_reg[24]/Q
                         net (fo=2, routed)           0.460     1.526    basesoc_dna_status[24]
    SLICE_X78Y121        FDRE                                         r  basesoc_dna_status_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X36Y125        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.987     0.987    dna_clk
    SLICE_X78Y121        FDRE                                         r  basesoc_dna_status_reg[25]/C
                         clock pessimism             -0.070     0.917    
    SLICE_X78Y121        FDRE (Hold_fdre_C_D)         0.144     1.061    basesoc_dna_status_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.465    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dna_clk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { dna_clk_reg/Q }

Check Type        Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DNA_PORT/CLK  n/a            10.000        16.000      6.000      DNA_PORT_X0Y0  DNA_PORT/CLK
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X45Y135  basesoc_dna_count_reg[0]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X45Y135  basesoc_dna_count_reg[1]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X45Y135  basesoc_dna_count_reg[2]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X45Y135  basesoc_dna_count_reg[3]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X45Y135  basesoc_dna_count_reg[4]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X44Y135  basesoc_dna_count_reg[5]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X44Y135  basesoc_dna_status_reg[0]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X78Y130  basesoc_dna_status_reg[10]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X78Y130  basesoc_dna_status_reg[11]/C
Low Pulse Width   Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X45Y135  basesoc_dna_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X45Y135  basesoc_dna_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X45Y135  basesoc_dna_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X45Y135  basesoc_dna_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X45Y135  basesoc_dna_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X45Y135  basesoc_dna_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X45Y135  basesoc_dna_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X45Y135  basesoc_dna_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X45Y135  basesoc_dna_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X45Y135  basesoc_dna_count_reg[4]/C
High Pulse Width  Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X45Y135  basesoc_dna_count_reg[0]/C
High Pulse Width  Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X45Y135  basesoc_dna_count_reg[0]/C
High Pulse Width  Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X45Y135  basesoc_dna_count_reg[1]/C
High Pulse Width  Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X45Y135  basesoc_dna_count_reg[1]/C
High Pulse Width  Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X45Y135  basesoc_dna_count_reg[2]/C
High Pulse Width  Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X45Y135  basesoc_dna_count_reg[2]/C
High Pulse Width  Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X45Y135  basesoc_dna_count_reg[3]/C
High Pulse Width  Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X45Y135  basesoc_dna_count_reg[3]/C
High Pulse Width  Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X45Y135  basesoc_dna_count_reg[4]/C
High Pulse Width  Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X45Y135  basesoc_dna_count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  icap_clk
  To Clock:  icap_clk

Setup :            0  Failing Endpoints,  Worst Slack      120.372ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       63.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             120.372ns  (required time - arrival time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/RDWRB
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 0.733ns (22.642%)  route 2.504ns (77.358%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.481ns = ( 128.481 - 128.000 ) 
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y132        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.515     0.515    icap_clk
    SLICE_X40Y127        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y127        FDRE (Prop_fdre_C_Q)         0.393     0.908 r  FSM_sequential_icap_resetinserter_state_reg[0]/Q
                         net (fo=80, routed)          1.169     2.078    icap_resetinserter_state[0]
    SLICE_X41Y128        LUT2 (Prop_lut2_I0_O)        0.101     2.179 r  ICAPE2_i_36/O
                         net (fo=2, routed)           0.858     3.036    ICAPE2_i_36_n_0
    SLICE_X41Y127        LUT6 (Prop_lut6_I1_O)        0.239     3.275 r  ICAPE2_i_2/O
                         net (fo=1, routed)           0.477     3.753    basesoc_icap_rdwrb
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/RDWRB
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X36Y132        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.481   128.481    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000   128.481    
                         clock uncertainty           -0.071   128.410    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_RDWRB)
                                                     -4.285   124.125    ICAPE2
  -------------------------------------------------------------------
                         required time                        124.125    
                         arrival time                          -3.753    
  -------------------------------------------------------------------
                         slack                                120.372    

Slack (MET) :             121.229ns  (required time - arrival time)
  Source:                 basesoc_icap_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[9]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 0.927ns (21.792%)  route 3.327ns (78.208%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.481ns = ( 128.481 - 128.000 ) 
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y132        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.600     0.600    icap_clk
    SLICE_X40Y128        FDRE                                         r  basesoc_icap_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y128        FDRE (Prop_fdre_C_Q)         0.393     0.993 f  basesoc_icap_count_reg[3]/Q
                         net (fo=12, routed)          0.739     1.732    basesoc_icap_count[3]
    SLICE_X38Y128        LUT2 (Prop_lut2_I0_O)        0.097     1.829 r  ICAPE2_i_35/O
                         net (fo=3, routed)           0.326     2.155    ICAPE2_i_35_n_0
    SLICE_X38Y128        LUT6 (Prop_lut6_I5_O)        0.239     2.394 f  ICAPE2_i_38/O
                         net (fo=18, routed)          0.899     3.294    ICAPE2_i_38_n_0
    SLICE_X47Y128        LUT6 (Prop_lut6_I1_O)        0.097     3.391 f  ICAPE2_i_48/O
                         net (fo=1, routed)           0.914     4.304    ICAPE2_i_48_n_0
    SLICE_X39Y128        LUT5 (Prop_lut5_I0_O)        0.101     4.405 r  ICAPE2_i_25/O
                         net (fo=1, routed)           0.449     4.854    basesoc_icap__i[14]
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[9]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X36Y132        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.481   128.481    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000   128.481    
                         clock uncertainty           -0.071   128.410    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[9])
                                                     -2.326   126.084    ICAPE2
  -------------------------------------------------------------------
                         required time                        126.084    
                         arrival time                          -4.854    
  -------------------------------------------------------------------
                         slack                                121.229    

Slack (MET) :             121.589ns  (required time - arrival time)
  Source:                 basesoc_icap_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[23]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 0.923ns (22.868%)  route 3.113ns (77.132%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.481ns = ( 128.481 - 128.000 ) 
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y132        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.600     0.600    icap_clk
    SLICE_X40Y128        FDRE                                         r  basesoc_icap_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y128        FDRE (Prop_fdre_C_Q)         0.393     0.993 f  basesoc_icap_count_reg[3]/Q
                         net (fo=12, routed)          0.739     1.732    basesoc_icap_count[3]
    SLICE_X38Y128        LUT2 (Prop_lut2_I0_O)        0.097     1.829 r  ICAPE2_i_35/O
                         net (fo=3, routed)           0.326     2.155    ICAPE2_i_35_n_0
    SLICE_X38Y128        LUT6 (Prop_lut6_I5_O)        0.239     2.394 f  ICAPE2_i_38/O
                         net (fo=18, routed)          0.834     3.228    ICAPE2_i_38_n_0
    SLICE_X47Y129        LUT6 (Prop_lut6_I1_O)        0.097     3.325 f  ICAPE2_i_45/O
                         net (fo=1, routed)           0.556     3.881    ICAPE2_i_45_n_0
    SLICE_X42Y130        LUT5 (Prop_lut5_I0_O)        0.097     3.978 r  ICAPE2_i_11/O
                         net (fo=1, routed)           0.659     4.637    basesoc_icap__i[16]
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[23]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X36Y132        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.481   128.481    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000   128.481    
                         clock uncertainty           -0.071   128.410    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[23])
                                                     -2.184   126.226    ICAPE2
  -------------------------------------------------------------------
                         required time                        126.226    
                         arrival time                          -4.637    
  -------------------------------------------------------------------
                         slack                                121.589    

Slack (MET) :             121.908ns  (required time - arrival time)
  Source:                 basesoc_icap_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[28]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.754ns (20.281%)  route 2.964ns (79.719%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.481ns = ( 128.481 - 128.000 ) 
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y132        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.600     0.600    icap_clk
    SLICE_X40Y128        FDRE                                         r  basesoc_icap_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y128        FDRE (Prop_fdre_C_Q)         0.361     0.961 f  basesoc_icap_count_reg[1]/Q
                         net (fo=14, routed)          0.977     1.938    basesoc_icap_count[1]
    SLICE_X41Y127        LUT4 (Prop_lut4_I1_O)        0.199     2.137 f  ICAPE2_i_50/O
                         net (fo=4, routed)           0.724     2.861    ICAPE2_i_50_n_0
    SLICE_X47Y129        LUT4 (Prop_lut4_I0_O)        0.097     2.958 f  ICAPE2_i_41/O
                         net (fo=1, routed)           0.602     3.560    ICAPE2_i_41_n_0
    SLICE_X46Y130        LUT5 (Prop_lut5_I4_O)        0.097     3.657 r  ICAPE2_i_6/O
                         net (fo=1, routed)           0.661     4.318    basesoc_icap__i[27]
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[28]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X36Y132        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.481   128.481    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000   128.481    
                         clock uncertainty           -0.071   128.410    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[28])
                                                     -2.184   126.226    ICAPE2
  -------------------------------------------------------------------
                         required time                        126.226    
                         arrival time                          -4.318    
  -------------------------------------------------------------------
                         slack                                121.908    

Slack (MET) :             122.159ns  (required time - arrival time)
  Source:                 basesoc_icap_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[8]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 0.923ns (26.629%)  route 2.543ns (73.371%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.481ns = ( 128.481 - 128.000 ) 
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y132        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.600     0.600    icap_clk
    SLICE_X40Y128        FDRE                                         r  basesoc_icap_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y128        FDRE (Prop_fdre_C_Q)         0.393     0.993 f  basesoc_icap_count_reg[3]/Q
                         net (fo=12, routed)          0.739     1.732    basesoc_icap_count[3]
    SLICE_X38Y128        LUT2 (Prop_lut2_I0_O)        0.097     1.829 r  ICAPE2_i_35/O
                         net (fo=3, routed)           0.326     2.155    ICAPE2_i_35_n_0
    SLICE_X38Y128        LUT6 (Prop_lut6_I5_O)        0.239     2.394 f  ICAPE2_i_38/O
                         net (fo=18, routed)          0.535     2.930    ICAPE2_i_38_n_0
    SLICE_X45Y129        LUT2 (Prop_lut2_I0_O)        0.097     3.027 f  ICAPE2_i_49/O
                         net (fo=1, routed)           0.297     3.323    ICAPE2_i_49_n_0
    SLICE_X45Y129        LUT6 (Prop_lut6_I0_O)        0.097     3.420 r  ICAPE2_i_26/O
                         net (fo=1, routed)           0.646     4.066    basesoc_icap__i[15]
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[8]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X36Y132        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.481   128.481    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000   128.481    
                         clock uncertainty           -0.071   128.410    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[8])
                                                     -2.184   126.226    ICAPE2
  -------------------------------------------------------------------
                         required time                        126.226    
                         arrival time                          -4.066    
  -------------------------------------------------------------------
                         slack                                122.159    

Slack (MET) :             122.347ns  (required time - arrival time)
  Source:                 basesoc_icap_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[11]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 0.826ns (25.199%)  route 2.452ns (74.801%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.481ns = ( 128.481 - 128.000 ) 
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y132        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.600     0.600    icap_clk
    SLICE_X40Y128        FDRE                                         r  basesoc_icap_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y128        FDRE (Prop_fdre_C_Q)         0.393     0.993 f  basesoc_icap_count_reg[3]/Q
                         net (fo=12, routed)          0.739     1.732    basesoc_icap_count[3]
    SLICE_X38Y128        LUT2 (Prop_lut2_I0_O)        0.097     1.829 r  ICAPE2_i_35/O
                         net (fo=3, routed)           0.326     2.155    ICAPE2_i_35_n_0
    SLICE_X38Y128        LUT6 (Prop_lut6_I5_O)        0.239     2.394 f  ICAPE2_i_38/O
                         net (fo=18, routed)          0.642     3.037    ICAPE2_i_38_n_0
    SLICE_X41Y129        LUT6 (Prop_lut6_I2_O)        0.097     3.134 r  ICAPE2_i_23/O
                         net (fo=1, routed)           0.745     3.878    basesoc_icap__i[12]
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[11]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X36Y132        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.481   128.481    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000   128.481    
                         clock uncertainty           -0.071   128.410    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[11])
                                                     -2.184   126.226    ICAPE2
  -------------------------------------------------------------------
                         required time                        126.226    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                122.347    

Slack (MET) :             122.476ns  (required time - arrival time)
  Source:                 basesoc_icap_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[13]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 0.826ns (26.225%)  route 2.324ns (73.775%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.481ns = ( 128.481 - 128.000 ) 
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y132        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.600     0.600    icap_clk
    SLICE_X40Y128        FDRE                                         r  basesoc_icap_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y128        FDRE (Prop_fdre_C_Q)         0.393     0.993 f  basesoc_icap_count_reg[3]/Q
                         net (fo=12, routed)          0.739     1.732    basesoc_icap_count[3]
    SLICE_X38Y128        LUT2 (Prop_lut2_I0_O)        0.097     1.829 r  ICAPE2_i_35/O
                         net (fo=3, routed)           0.326     2.155    ICAPE2_i_35_n_0
    SLICE_X38Y128        LUT6 (Prop_lut6_I5_O)        0.239     2.394 f  ICAPE2_i_38/O
                         net (fo=18, routed)          0.746     3.140    ICAPE2_i_38_n_0
    SLICE_X42Y130        LUT6 (Prop_lut6_I2_O)        0.097     3.237 r  ICAPE2_i_21/O
                         net (fo=1, routed)           0.513     3.750    basesoc_icap__i[10]
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[13]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X36Y132        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.481   128.481    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000   128.481    
                         clock uncertainty           -0.071   128.410    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[13])
                                                     -2.184   126.226    ICAPE2
  -------------------------------------------------------------------
                         required time                        126.226    
                         arrival time                          -3.750    
  -------------------------------------------------------------------
                         slack                                122.476    

Slack (MET) :             122.615ns  (required time - arrival time)
  Source:                 basesoc_icap_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[20]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        3.010ns  (logic 0.826ns (27.440%)  route 2.184ns (72.560%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.481ns = ( 128.481 - 128.000 ) 
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y132        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.600     0.600    icap_clk
    SLICE_X40Y128        FDRE                                         r  basesoc_icap_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y128        FDRE (Prop_fdre_C_Q)         0.393     0.993 f  basesoc_icap_count_reg[3]/Q
                         net (fo=12, routed)          0.739     1.732    basesoc_icap_count[3]
    SLICE_X38Y128        LUT2 (Prop_lut2_I0_O)        0.097     1.829 r  ICAPE2_i_35/O
                         net (fo=3, routed)           0.326     2.155    ICAPE2_i_35_n_0
    SLICE_X38Y128        LUT6 (Prop_lut6_I5_O)        0.239     2.394 f  ICAPE2_i_38/O
                         net (fo=18, routed)          0.641     3.036    ICAPE2_i_38_n_0
    SLICE_X40Y129        LUT6 (Prop_lut6_I2_O)        0.097     3.133 r  ICAPE2_i_14/O
                         net (fo=1, routed)           0.478     3.611    basesoc_icap__i[19]
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[20]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X36Y132        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.481   128.481    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000   128.481    
                         clock uncertainty           -0.071   128.410    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[20])
                                                     -2.184   126.226    ICAPE2
  -------------------------------------------------------------------
                         required time                        126.226    
                         arrival time                          -3.611    
  -------------------------------------------------------------------
                         slack                                122.615    

Slack (MET) :             122.619ns  (required time - arrival time)
  Source:                 basesoc_icap_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[19]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.826ns (27.472%)  route 2.181ns (72.528%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.481ns = ( 128.481 - 128.000 ) 
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y132        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.600     0.600    icap_clk
    SLICE_X40Y128        FDRE                                         r  basesoc_icap_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y128        FDRE (Prop_fdre_C_Q)         0.393     0.993 f  basesoc_icap_count_reg[3]/Q
                         net (fo=12, routed)          0.739     1.732    basesoc_icap_count[3]
    SLICE_X38Y128        LUT2 (Prop_lut2_I0_O)        0.097     1.829 r  ICAPE2_i_35/O
                         net (fo=3, routed)           0.326     2.155    ICAPE2_i_35_n_0
    SLICE_X38Y128        LUT6 (Prop_lut6_I5_O)        0.239     2.394 f  ICAPE2_i_38/O
                         net (fo=18, routed)          0.638     3.033    ICAPE2_i_38_n_0
    SLICE_X40Y129        LUT6 (Prop_lut6_I2_O)        0.097     3.130 r  ICAPE2_i_15/O
                         net (fo=1, routed)           0.477     3.607    basesoc_icap__i[20]
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[19]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X36Y132        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.481   128.481    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000   128.481    
                         clock uncertainty           -0.071   128.410    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[19])
                                                     -2.184   126.226    ICAPE2
  -------------------------------------------------------------------
                         required time                        126.226    
                         arrival time                          -3.607    
  -------------------------------------------------------------------
                         slack                                122.619    

Slack (MET) :             122.624ns  (required time - arrival time)
  Source:                 basesoc_icap_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[30]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.826ns (27.523%)  route 2.175ns (72.477%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.481ns = ( 128.481 - 128.000 ) 
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y132        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.600     0.600    icap_clk
    SLICE_X40Y128        FDRE                                         r  basesoc_icap_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y128        FDRE (Prop_fdre_C_Q)         0.393     0.993 f  basesoc_icap_count_reg[3]/Q
                         net (fo=12, routed)          0.739     1.732    basesoc_icap_count[3]
    SLICE_X38Y128        LUT2 (Prop_lut2_I0_O)        0.097     1.829 r  ICAPE2_i_35/O
                         net (fo=3, routed)           0.326     2.155    ICAPE2_i_35_n_0
    SLICE_X38Y128        LUT6 (Prop_lut6_I5_O)        0.239     2.394 f  ICAPE2_i_38/O
                         net (fo=18, routed)          0.646     3.041    ICAPE2_i_38_n_0
    SLICE_X40Y129        LUT6 (Prop_lut6_I2_O)        0.097     3.138 r  ICAPE2_i_4/O
                         net (fo=1, routed)           0.464     3.601    basesoc_icap__i[25]
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[30]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X36Y132        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.481   128.481    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000   128.481    
                         clock uncertainty           -0.071   128.410    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[30])
                                                     -2.184   126.226    ICAPE2
  -------------------------------------------------------------------
                         required time                        126.226    
                         arrival time                          -3.601    
  -------------------------------------------------------------------
                         slack                                122.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.207ns (43.275%)  route 0.271ns (56.725%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.403ns
    Source Clock Delay      (SCD):    0.271ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y132        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.271     0.271    icap_clk
    SLICE_X40Y127        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y127        FDRE (Prop_fdre_C_Q)         0.164     0.435 r  FSM_sequential_icap_resetinserter_state_reg[0]/Q
                         net (fo=80, routed)          0.271     0.707    icap_resetinserter_state[0]
    SLICE_X40Y128        LUT5 (Prop_lut5_I2_O)        0.043     0.750 r  basesoc_icap_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.750    basesoc_icap_count_icap_next_value0[1]
    SLICE_X40Y128        FDRE                                         r  basesoc_icap_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y132        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.403     0.403    icap_clk
    SLICE_X40Y128        FDRE                                         r  basesoc_icap_count_reg[1]/C
                         clock pessimism              0.000     0.403    
    SLICE_X40Y128        FDRE (Hold_fdre_C_D)         0.131     0.534    basesoc_icap_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.534    
                         arrival time                           0.750    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            FSM_sequential_icap_resetinserter_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.070%)  route 0.139ns (39.930%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.314ns
    Source Clock Delay      (SCD):    0.271ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y132        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.271     0.271    icap_clk
    SLICE_X40Y127        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y127        FDRE (Prop_fdre_C_Q)         0.164     0.435 r  FSM_sequential_icap_resetinserter_state_reg[2]/Q
                         net (fo=83, routed)          0.139     0.574    icap_resetinserter_state[2]
    SLICE_X40Y127        LUT6 (Prop_lut6_I2_O)        0.045     0.619 r  FSM_sequential_icap_resetinserter_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.619    FSM_sequential_icap_resetinserter_state[2]_i_1_n_0
    SLICE_X40Y127        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y132        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.314     0.314    icap_clk
    SLICE_X40Y127        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[2]/C
                         clock pessimism             -0.043     0.271    
    SLICE_X40Y127        FDRE (Hold_fdre_C_D)         0.121     0.392    FSM_sequential_icap_resetinserter_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.392    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.209ns (43.511%)  route 0.271ns (56.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.403ns
    Source Clock Delay      (SCD):    0.271ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y132        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.271     0.271    icap_clk
    SLICE_X40Y127        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y127        FDRE (Prop_fdre_C_Q)         0.164     0.435 r  FSM_sequential_icap_resetinserter_state_reg[0]/Q
                         net (fo=80, routed)          0.271     0.707    icap_resetinserter_state[0]
    SLICE_X40Y128        LUT6 (Prop_lut6_I5_O)        0.045     0.752 r  basesoc_icap_count[3]_i_3/O
                         net (fo=1, routed)           0.000     0.752    basesoc_icap_count_icap_next_value0[3]
    SLICE_X40Y128        FDRE                                         r  basesoc_icap_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y132        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.403     0.403    icap_clk
    SLICE_X40Y128        FDRE                                         r  basesoc_icap_count_reg[3]/C
                         clock pessimism              0.000     0.403    
    SLICE_X40Y128        FDRE (Hold_fdre_C_D)         0.121     0.524    basesoc_icap_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.209ns (43.511%)  route 0.271ns (56.489%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.403ns
    Source Clock Delay      (SCD):    0.271ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y132        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.271     0.271    icap_clk
    SLICE_X40Y127        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y127        FDRE (Prop_fdre_C_Q)         0.164     0.435 r  FSM_sequential_icap_resetinserter_state_reg[0]/Q
                         net (fo=80, routed)          0.271     0.707    icap_resetinserter_state[0]
    SLICE_X40Y128        LUT4 (Prop_lut4_I1_O)        0.045     0.752 r  basesoc_icap_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.752    basesoc_icap_count[0]_i_1_n_0
    SLICE_X40Y128        FDRE                                         r  basesoc_icap_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y132        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.403     0.403    icap_clk
    SLICE_X40Y128        FDRE                                         r  basesoc_icap_count_reg[0]/C
                         clock pessimism              0.000     0.403    
    SLICE_X40Y128        FDRE (Hold_fdre_C_D)         0.120     0.523    basesoc_icap_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            FSM_sequential_icap_resetinserter_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.727%)  route 0.141ns (40.273%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.314ns
    Source Clock Delay      (SCD):    0.271ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y132        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.271     0.271    icap_clk
    SLICE_X40Y127        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y127        FDRE (Prop_fdre_C_Q)         0.164     0.435 f  FSM_sequential_icap_resetinserter_state_reg[2]/Q
                         net (fo=83, routed)          0.141     0.576    icap_resetinserter_state[2]
    SLICE_X40Y127        LUT6 (Prop_lut6_I2_O)        0.045     0.621 r  FSM_sequential_icap_resetinserter_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.621    FSM_sequential_icap_resetinserter_state[1]_i_1_n_0
    SLICE_X40Y127        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y132        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.314     0.314    icap_clk
    SLICE_X40Y127        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[1]/C
                         clock pessimism             -0.043     0.271    
    SLICE_X40Y127        FDRE (Hold_fdre_C_D)         0.120     0.391    FSM_sequential_icap_resetinserter_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.391    
                         arrival time                           0.621    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            FSM_sequential_icap_resetinserter_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.935%)  route 0.171ns (45.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.314ns
    Source Clock Delay      (SCD):    0.271ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y132        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.271     0.271    icap_clk
    SLICE_X40Y127        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y127        FDRE (Prop_fdre_C_Q)         0.164     0.435 r  FSM_sequential_icap_resetinserter_state_reg[0]/Q
                         net (fo=80, routed)          0.171     0.607    icap_resetinserter_state[0]
    SLICE_X40Y127        LUT6 (Prop_lut6_I0_O)        0.045     0.652 r  FSM_sequential_icap_resetinserter_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.652    FSM_sequential_icap_resetinserter_state[0]_i_1_n_0
    SLICE_X40Y127        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y132        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.314     0.314    icap_clk
    SLICE_X40Y127        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[0]/C
                         clock pessimism             -0.043     0.271    
    SLICE_X40Y127        FDRE (Hold_fdre_C_D)         0.121     0.392    FSM_sequential_icap_resetinserter_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.392    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 basesoc_icap_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.209ns (45.309%)  route 0.252ns (54.691%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.403ns
    Source Clock Delay      (SCD):    0.349ns
    Clock Pessimism Removal (CPR):    0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y132        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.349     0.349    icap_clk
    SLICE_X40Y128        FDRE                                         r  basesoc_icap_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y128        FDRE (Prop_fdre_C_Q)         0.164     0.513 r  basesoc_icap_count_reg[2]/Q
                         net (fo=12, routed)          0.252     0.766    basesoc_icap_count[2]
    SLICE_X40Y128        LUT6 (Prop_lut6_I1_O)        0.045     0.811 r  basesoc_icap_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.811    basesoc_icap_count_icap_next_value0[2]
    SLICE_X40Y128        FDRE                                         r  basesoc_icap_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y132        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.403     0.403    icap_clk
    SLICE_X40Y128        FDRE                                         r  basesoc_icap_count_reg[2]/C
                         clock pessimism             -0.054     0.349    
    SLICE_X40Y128        FDRE (Hold_fdre_C_D)         0.121     0.470    basesoc_icap_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.470    
                         arrival time                           0.811    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.209ns (38.288%)  route 0.337ns (61.712%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.403ns
    Source Clock Delay      (SCD):    0.271ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y132        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.271     0.271    icap_clk
    SLICE_X40Y127        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y127        FDRE (Prop_fdre_C_Q)         0.164     0.435 r  FSM_sequential_icap_resetinserter_state_reg[0]/Q
                         net (fo=80, routed)          0.226     0.661    icap_resetinserter_state[0]
    SLICE_X40Y128        LUT5 (Prop_lut5_I0_O)        0.045     0.706 r  basesoc_icap_count[3]_i_2/O
                         net (fo=4, routed)           0.111     0.817    basesoc_icap_count_icap_next_value_ce0
    SLICE_X40Y128        FDRE                                         r  basesoc_icap_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y132        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.403     0.403    icap_clk
    SLICE_X40Y128        FDRE                                         r  basesoc_icap_count_reg[0]/C
                         clock pessimism              0.000     0.403    
    SLICE_X40Y128        FDRE (Hold_fdre_C_CE)       -0.016     0.387    basesoc_icap_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.387    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.209ns (38.288%)  route 0.337ns (61.712%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.403ns
    Source Clock Delay      (SCD):    0.271ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y132        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.271     0.271    icap_clk
    SLICE_X40Y127        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y127        FDRE (Prop_fdre_C_Q)         0.164     0.435 r  FSM_sequential_icap_resetinserter_state_reg[0]/Q
                         net (fo=80, routed)          0.226     0.661    icap_resetinserter_state[0]
    SLICE_X40Y128        LUT5 (Prop_lut5_I0_O)        0.045     0.706 r  basesoc_icap_count[3]_i_2/O
                         net (fo=4, routed)           0.111     0.817    basesoc_icap_count_icap_next_value_ce0
    SLICE_X40Y128        FDRE                                         r  basesoc_icap_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y132        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.403     0.403    icap_clk
    SLICE_X40Y128        FDRE                                         r  basesoc_icap_count_reg[1]/C
                         clock pessimism              0.000     0.403    
    SLICE_X40Y128        FDRE (Hold_fdre_C_CE)       -0.016     0.387    basesoc_icap_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.387    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.209ns (38.288%)  route 0.337ns (61.712%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.403ns
    Source Clock Delay      (SCD):    0.271ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y132        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.271     0.271    icap_clk
    SLICE_X40Y127        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y127        FDRE (Prop_fdre_C_Q)         0.164     0.435 r  FSM_sequential_icap_resetinserter_state_reg[0]/Q
                         net (fo=80, routed)          0.226     0.661    icap_resetinserter_state[0]
    SLICE_X40Y128        LUT5 (Prop_lut5_I0_O)        0.045     0.706 r  basesoc_icap_count[3]_i_2/O
                         net (fo=4, routed)           0.111     0.817    basesoc_icap_count_icap_next_value_ce0
    SLICE_X40Y128        FDRE                                         r  basesoc_icap_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X36Y132        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.403     0.403    icap_clk
    SLICE_X40Y128        FDRE                                         r  basesoc_icap_count_reg[2]/C
                         clock pessimism              0.000     0.403    
    SLICE_X40Y128        FDRE (Hold_fdre_C_CE)       -0.016     0.387    basesoc_icap_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.387    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.430    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         icap_clk
Waveform(ns):       { 0.000 64.000 }
Period(ns):         128.000
Sources:            { icap_clk_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     ICAPE2/CLK  n/a            10.000        128.000     118.000    ICAP_X0Y1      ICAPE2/CLK
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X40Y127  FSM_sequential_icap_resetinserter_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X40Y127  FSM_sequential_icap_resetinserter_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X40Y127  FSM_sequential_icap_resetinserter_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X40Y128  basesoc_icap_count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X40Y128  basesoc_icap_count_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X40Y128  basesoc_icap_count_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X40Y128  basesoc_icap_count_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X37Y128  basesoc_icap_read_data_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X36Y130  basesoc_icap_read_data_reg[10]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X40Y127  FSM_sequential_icap_resetinserter_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X40Y127  FSM_sequential_icap_resetinserter_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X40Y127  FSM_sequential_icap_resetinserter_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X40Y127  FSM_sequential_icap_resetinserter_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X40Y127  FSM_sequential_icap_resetinserter_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X40Y127  FSM_sequential_icap_resetinserter_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X40Y128  basesoc_icap_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X40Y128  basesoc_icap_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X40Y128  basesoc_icap_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X40Y128  basesoc_icap_count_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X40Y127  FSM_sequential_icap_resetinserter_state_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X40Y127  FSM_sequential_icap_resetinserter_state_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X40Y127  FSM_sequential_icap_resetinserter_state_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X40Y127  FSM_sequential_icap_resetinserter_state_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X40Y127  FSM_sequential_icap_resetinserter_state_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X40Y127  FSM_sequential_icap_resetinserter_state_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X40Y128  basesoc_icap_count_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X40Y128  basesoc_icap_count_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X40Y128  basesoc_icap_count_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X40Y128  basesoc_icap_count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  jtag_clk
  To Clock:  jtag_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 FDPE_12/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FDPE_13/D
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.112ns  (logic 0.341ns (30.653%)  route 0.771ns (69.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.959     0.959    jtag_clk
    SLICE_X45Y126        FDPE                                         r  FDPE_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y126        FDPE (Prop_fdpe_C_Q)         0.341     1.300 r  FDPE_12/Q
                         net (fo=1, routed)           0.771     2.072    impl_xilinxasyncresetsynchronizerimpl6_rst_meta
    SLICE_X45Y126        FDPE                                         r  FDPE_13/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BSCAN_X0Y0           BSCANE2                      0.000     2.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.835     2.835    jtag_clk
    SLICE_X45Y126        FDPE                                         r  FDPE_13/C
                         clock pessimism              0.124     2.959    
                         clock uncertainty           -0.035     2.924    
    SLICE_X45Y126        FDPE (Setup_fdpe_C_D)       -0.026     2.898    FDPE_13
  -------------------------------------------------------------------
                         required time                          2.898    
                         arrival time                          -2.072    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.100ns  (logic 0.341ns (31.001%)  route 0.759ns (68.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.630ns
    Source Clock Delay      (SCD):    0.737ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.737     0.737    jtag_clk
    SLICE_X37Y130        FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y130        FDPE (Prop_fdpe_C_Q)         0.341     1.078 r  FDPE_6/Q
                         net (fo=1, routed)           0.759     1.837    impl_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X37Y130        FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BSCAN_X0Y0           BSCANE2                      0.000     2.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.630     2.630    jtag_clk
    SLICE_X37Y130        FDPE                                         r  FDPE_7/C
                         clock pessimism              0.107     2.737    
                         clock uncertainty           -0.035     2.702    
    SLICE_X37Y130        FDPE (Setup_fdpe_C_D)       -0.026     2.676    FDPE_7
  -------------------------------------------------------------------
                         required time                          2.676    
                         arrival time                          -1.837    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.936ns  (required time - arrival time)
  Source:                 FDPE_10/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.003ns  (logic 0.341ns (34.010%)  route 0.662ns (65.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.688ns
    Source Clock Delay      (SCD):    0.812ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.812     0.812    jtag_clk
    SLICE_X37Y131        FDPE                                         r  FDPE_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y131        FDPE (Prop_fdpe_C_Q)         0.341     1.153 r  FDPE_10/Q
                         net (fo=1, routed)           0.662     1.814    impl_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X37Y131        FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BSCAN_X0Y0           BSCANE2                      0.000     2.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.688     2.688    jtag_clk
    SLICE_X37Y131        FDPE                                         r  FDPE_11/C
                         clock pessimism              0.124     2.812    
                         clock uncertainty           -0.035     2.776    
    SLICE_X37Y131        FDPE (Setup_fdpe_C_D)       -0.026     2.750    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.750    
                         arrival time                          -1.814    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             45.881ns  (required time - arrival time)
  Source:                 basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_clk rise@50.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 0.795ns (19.706%)  route 3.239ns (80.294%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.959ns = ( 50.959 - 50.000 ) 
    Source Clock Delay      (SCD):    1.103ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.103     1.103    jtag_clk
    SLICE_X49Y126        FDRE                                         r  basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y126        FDRE (Prop_fdre_C_Q)         0.341     1.444 r  basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.848     2.292    basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q[1]
    SLICE_X47Y125        LUT6 (Prop_lut6_I3_O)        0.097     2.389 r  storage_3_reg_0_3_0_5_i_10/O
                         net (fo=2, routed)           0.779     3.168    basesoc_basesoc_jtagbone_phy_rx_cdc_sink_sink_ready
    SLICE_X44Y129        LUT4 (Prop_lut4_I0_O)        0.104     3.272 r  storage_3_reg_0_3_0_5_i_1/O
                         net (fo=17, routed)          1.037     4.309    basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_wrport_we__0
    SLICE_X48Y126        LUT4 (Prop_lut4_I2_O)        0.253     4.562 r  basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q[1]_i_1/O
                         net (fo=1, routed)           0.575     5.137    basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q_next[1]
    SLICE_X49Y126        FDRE                                         r  basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     50.000    50.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    50.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.959    50.959    jtag_clk
    SLICE_X49Y126        FDRE                                         r  basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q_reg[1]/C
                         clock pessimism              0.144    51.103    
                         clock uncertainty           -0.035    51.067    
    SLICE_X49Y126        FDRE (Setup_fdre_C_D)       -0.049    51.018    basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q_reg[1]
  -------------------------------------------------------------------
                         required time                         51.018    
                         arrival time                          -5.137    
  -------------------------------------------------------------------
                         slack                                 45.881    

Slack (MET) :             45.898ns  (required time - arrival time)
  Source:                 basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q_binary_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_clk rise@50.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.798ns (20.565%)  route 3.082ns (79.435%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.959ns = ( 50.959 - 50.000 ) 
    Source Clock Delay      (SCD):    1.103ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          1.103     1.103    jtag_clk
    SLICE_X49Y126        FDRE                                         r  basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y126        FDRE (Prop_fdre_C_Q)         0.341     1.444 r  basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           0.848     2.292    basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q[1]
    SLICE_X47Y125        LUT6 (Prop_lut6_I3_O)        0.097     2.389 r  storage_3_reg_0_3_0_5_i_10/O
                         net (fo=2, routed)           0.779     3.168    basesoc_basesoc_jtagbone_phy_rx_cdc_sink_sink_ready
    SLICE_X44Y129        LUT4 (Prop_lut4_I0_O)        0.104     3.272 r  storage_3_reg_0_3_0_5_i_1/O
                         net (fo=17, routed)          1.037     4.309    basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_wrport_we__0
    SLICE_X48Y126        LUT4 (Prop_lut4_I0_O)        0.256     4.565 r  basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q_binary[2]_i_1/O
                         net (fo=2, routed)           0.418     4.983    basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q_next_binary[2]
    SLICE_X49Y126        FDRE                                         r  basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q_binary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     50.000    50.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    50.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.959    50.959    jtag_clk
    SLICE_X49Y126        FDRE                                         r  basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q_binary_reg[2]/C
                         clock pessimism              0.144    51.103    
                         clock uncertainty           -0.035    51.067    
    SLICE_X49Y126        FDRE (Setup_fdre_C_D)       -0.186    50.881    basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q_binary_reg[2]
  -------------------------------------------------------------------
                         required time                         50.881    
                         arrival time                          -4.983    
  -------------------------------------------------------------------
                         slack                                 45.898    

Slack (MET) :             46.006ns  (required time - arrival time)
  Source:                 FSM_onehot_jtagphy_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            storage_2_dat1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_clk rise@50.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 0.635ns (16.460%)  route 3.223ns (83.540%))
  Logic Levels:           3  (LUT2=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.883ns = ( 50.883 - 50.000 ) 
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.835     0.835    jtag_clk
    SLICE_X38Y130        FDRE                                         r  FSM_onehot_jtagphy_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y130        FDRE (Prop_fdre_C_Q)         0.341     1.176 r  FSM_onehot_jtagphy_state_reg[1]/Q
                         net (fo=20, routed)          1.165     2.340    FSM_onehot_jtagphy_state_reg_n_0_[1]
    SLICE_X38Y129        LUT2 (Prop_lut2_I0_O)        0.097     2.437 r  storage_2_reg_0_3_0_5_i_10/O
                         net (fo=1, routed)           0.507     2.944    storage_2_reg_0_3_0_5_i_10_n_0
    SLICE_X38Y131        LUT6 (Prop_lut6_I1_O)        0.097     3.041 r  storage_2_reg_0_3_0_5_i_8/O
                         net (fo=10, routed)          1.095     4.137    storage_2_reg_0_3_6_7__0/DPRA1
    SLICE_X44Y131        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.100     4.237 r  storage_2_reg_0_3_6_7__0/DP/O
                         net (fo=1, routed)           0.456     4.692    storage_2_dat10[7]
    SLICE_X45Y130        FDRE                                         r  storage_2_dat1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     50.000    50.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    50.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.883    50.883    jtag_clk
    SLICE_X45Y130        FDRE                                         r  storage_2_dat1_reg[7]/C
                         clock pessimism              0.023    50.906    
                         clock uncertainty           -0.035    50.870    
    SLICE_X45Y130        FDRE (Setup_fdre_C_D)       -0.172    50.698    storage_2_dat1_reg[7]
  -------------------------------------------------------------------
                         required time                         50.698    
                         arrival time                          -4.692    
  -------------------------------------------------------------------
                         slack                                 46.006    

Slack (MET) :             46.014ns  (required time - arrival time)
  Source:                 FSM_onehot_jtagphy_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            storage_2_dat1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_clk rise@50.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 0.635ns (16.506%)  route 3.212ns (83.494%))
  Logic Levels:           3  (LUT2=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.860ns = ( 50.860 - 50.000 ) 
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.835     0.835    jtag_clk
    SLICE_X38Y130        FDRE                                         r  FSM_onehot_jtagphy_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y130        FDRE (Prop_fdre_C_Q)         0.341     1.176 r  FSM_onehot_jtagphy_state_reg[1]/Q
                         net (fo=20, routed)          1.165     2.340    FSM_onehot_jtagphy_state_reg_n_0_[1]
    SLICE_X38Y129        LUT2 (Prop_lut2_I0_O)        0.097     2.437 r  storage_2_reg_0_3_0_5_i_10/O
                         net (fo=1, routed)           0.507     2.944    storage_2_reg_0_3_0_5_i_10_n_0
    SLICE_X38Y131        LUT6 (Prop_lut6_I1_O)        0.097     3.041 r  storage_2_reg_0_3_0_5_i_8/O
                         net (fo=10, routed)          1.192     4.233    storage_2_reg_0_3_0_5/ADDRA1
    SLICE_X44Y130        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.100     4.333 r  storage_2_reg_0_3_0_5/RAMA/O
                         net (fo=1, routed)           0.349     4.682    storage_2_dat10[0]
    SLICE_X45Y129        FDRE                                         r  storage_2_dat1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     50.000    50.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    50.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.860    50.860    jtag_clk
    SLICE_X45Y129        FDRE                                         r  storage_2_dat1_reg[0]/C
                         clock pessimism              0.047    50.907    
                         clock uncertainty           -0.035    50.872    
    SLICE_X45Y129        FDRE (Setup_fdre_C_D)       -0.176    50.696    storage_2_dat1_reg[0]
  -------------------------------------------------------------------
                         required time                         50.696    
                         arrival time                          -4.682    
  -------------------------------------------------------------------
                         slack                                 46.014    

Slack (MET) :             46.049ns  (required time - arrival time)
  Source:                 FSM_onehot_jtagphy_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            storage_2_dat1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_clk rise@50.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        3.796ns  (logic 0.635ns (16.728%)  route 3.161ns (83.272%))
  Logic Levels:           3  (LUT2=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.883ns = ( 50.883 - 50.000 ) 
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.835     0.835    jtag_clk
    SLICE_X38Y130        FDRE                                         r  FSM_onehot_jtagphy_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y130        FDRE (Prop_fdre_C_Q)         0.341     1.176 r  FSM_onehot_jtagphy_state_reg[1]/Q
                         net (fo=20, routed)          1.165     2.340    FSM_onehot_jtagphy_state_reg_n_0_[1]
    SLICE_X38Y129        LUT2 (Prop_lut2_I0_O)        0.097     2.437 r  storage_2_reg_0_3_0_5_i_10/O
                         net (fo=1, routed)           0.507     2.944    storage_2_reg_0_3_0_5_i_10_n_0
    SLICE_X38Y131        LUT6 (Prop_lut6_I1_O)        0.097     3.041 r  storage_2_reg_0_3_0_5_i_8/O
                         net (fo=10, routed)          1.069     4.110    storage_2_reg_0_3_0_5/ADDRC1
    SLICE_X44Y130        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.100     4.210 r  storage_2_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.421     4.631    storage_2_dat10[4]
    SLICE_X45Y130        FDRE                                         r  storage_2_dat1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     50.000    50.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    50.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.883    50.883    jtag_clk
    SLICE_X45Y130        FDRE                                         r  storage_2_dat1_reg[4]/C
                         clock pessimism              0.023    50.906    
                         clock uncertainty           -0.035    50.870    
    SLICE_X45Y130        FDRE (Setup_fdre_C_D)       -0.191    50.679    storage_2_dat1_reg[4]
  -------------------------------------------------------------------
                         required time                         50.679    
                         arrival time                          -4.631    
  -------------------------------------------------------------------
                         slack                                 46.049    

Slack (MET) :             46.071ns  (required time - arrival time)
  Source:                 FSM_onehot_jtagphy_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            storage_2_dat1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_clk rise@50.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 0.633ns (16.602%)  route 3.180ns (83.398%))
  Logic Levels:           3  (LUT2=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.860ns = ( 50.860 - 50.000 ) 
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.835     0.835    jtag_clk
    SLICE_X38Y130        FDRE                                         r  FSM_onehot_jtagphy_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y130        FDRE (Prop_fdre_C_Q)         0.341     1.176 r  FSM_onehot_jtagphy_state_reg[1]/Q
                         net (fo=20, routed)          1.165     2.340    FSM_onehot_jtagphy_state_reg_n_0_[1]
    SLICE_X38Y129        LUT2 (Prop_lut2_I0_O)        0.097     2.437 r  storage_2_reg_0_3_0_5_i_10/O
                         net (fo=1, routed)           0.507     2.944    storage_2_reg_0_3_0_5_i_10_n_0
    SLICE_X38Y131        LUT6 (Prop_lut6_I1_O)        0.097     3.041 r  storage_2_reg_0_3_0_5_i_8/O
                         net (fo=10, routed)          1.189     4.230    storage_2_reg_0_3_0_5/ADDRB1
    SLICE_X44Y130        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.098     4.328 r  storage_2_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.320     4.647    storage_2_dat10[2]
    SLICE_X44Y129        FDRE                                         r  storage_2_dat1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     50.000    50.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    50.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.860    50.860    jtag_clk
    SLICE_X44Y129        FDRE                                         r  storage_2_dat1_reg[2]/C
                         clock pessimism              0.047    50.907    
                         clock uncertainty           -0.035    50.872    
    SLICE_X44Y129        FDRE (Setup_fdre_C_D)       -0.154    50.718    storage_2_dat1_reg[2]
  -------------------------------------------------------------------
                         required time                         50.718    
                         arrival time                          -4.647    
  -------------------------------------------------------------------
                         slack                                 46.071    

Slack (MET) :             46.307ns  (required time - arrival time)
  Source:                 FSM_onehot_jtagphy_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            storage_2_dat1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_clk rise@50.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 0.632ns (17.038%)  route 3.077ns (82.962%))
  Logic Levels:           3  (LUT2=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.860ns = ( 50.860 - 50.000 ) 
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.047ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.835     0.835    jtag_clk
    SLICE_X38Y130        FDRE                                         r  FSM_onehot_jtagphy_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y130        FDRE (Prop_fdre_C_Q)         0.341     1.176 r  FSM_onehot_jtagphy_state_reg[1]/Q
                         net (fo=20, routed)          1.165     2.340    FSM_onehot_jtagphy_state_reg_n_0_[1]
    SLICE_X38Y129        LUT2 (Prop_lut2_I0_O)        0.097     2.437 r  storage_2_reg_0_3_0_5_i_10/O
                         net (fo=1, routed)           0.507     2.944    storage_2_reg_0_3_0_5_i_10_n_0
    SLICE_X38Y131        LUT6 (Prop_lut6_I1_O)        0.097     3.041 r  storage_2_reg_0_3_0_5_i_8/O
                         net (fo=10, routed)          1.189     4.230    storage_2_reg_0_3_0_5/ADDRB1
    SLICE_X44Y130        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.097     4.327 r  storage_2_reg_0_3_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.217     4.544    storage_2_dat10[3]
    SLICE_X44Y129        FDRE                                         r  storage_2_dat1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     50.000    50.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    50.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.860    50.860    jtag_clk
    SLICE_X44Y129        FDRE                                         r  storage_2_dat1_reg[3]/C
                         clock pessimism              0.047    50.907    
                         clock uncertainty           -0.035    50.872    
    SLICE_X44Y129        FDRE (Setup_fdre_C_D)       -0.021    50.851    storage_2_dat1_reg[3]
  -------------------------------------------------------------------
                         required time                         50.851    
                         arrival time                          -4.544    
  -------------------------------------------------------------------
                         slack                                 46.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 storage_2_dat1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.185ns (35.325%)  route 0.339ns (64.675%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.675ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.577     0.577    jtag_clk
    SLICE_X45Y130        FDRE                                         r  storage_2_dat1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y130        FDRE (Prop_fdre_C_Q)         0.141     0.718 r  storage_2_dat1_reg[7]/Q
                         net (fo=1, routed)           0.339     1.056    storage_2_dat1[7]
    SLICE_X42Y129        LUT4 (Prop_lut4_I2_O)        0.044     1.100 r  basesoc_basesoc_jtagbone_phy_data[7]_i_1/O
                         net (fo=1, routed)           0.000     1.100    basesoc_basesoc_jtagbone_phy_data_jtagphy_next_value1[7]
    SLICE_X42Y129        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.675     0.675    jtag_clk
    SLICE_X42Y129        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[7]/C
                         clock pessimism             -0.013     0.662    
    SLICE_X42Y129        FDRE (Hold_fdre_C_D)         0.131     0.793    basesoc_basesoc_jtagbone_phy_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 basesoc_basesoc_jtagbone_phy_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FSM_onehot_jtagphy_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.272ns (54.934%)  route 0.223ns (45.066%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.549ns
    Source Clock Delay      (SCD):    0.454ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.454     0.454    jtag_clk
    SLICE_X41Y129        FDRE                                         r  basesoc_basesoc_jtagbone_phy_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y129        FDRE (Prop_fdre_C_Q)         0.128     0.582 r  basesoc_basesoc_jtagbone_phy_count_reg[2]/Q
                         net (fo=2, routed)           0.061     0.643    basesoc_basesoc_jtagbone_phy_count__0[2]
    SLICE_X41Y129        LUT6 (Prop_lut6_I1_O)        0.099     0.742 r  FSM_onehot_jtagphy_state[2]_i_2/O
                         net (fo=2, routed)           0.162     0.905    FSM_onehot_jtagphy_state[2]_i_2_n_0
    SLICE_X38Y130        LUT6 (Prop_lut6_I1_O)        0.045     0.950 r  FSM_onehot_jtagphy_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.950    FSM_onehot_jtagphy_state[1]_i_1_n_0
    SLICE_X38Y130        FDRE                                         r  FSM_onehot_jtagphy_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.549     0.549    jtag_clk
    SLICE_X38Y130        FDRE                                         r  FSM_onehot_jtagphy_state_reg[1]/C
                         clock pessimism             -0.013     0.536    
    SLICE_X38Y130        FDRE (Hold_fdre_C_D)         0.092     0.628    FSM_onehot_jtagphy_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.628    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 basesoc_basesoc_jtagbone_phy_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FSM_onehot_jtagphy_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.272ns (55.011%)  route 0.222ns (44.989%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.549ns
    Source Clock Delay      (SCD):    0.454ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.454     0.454    jtag_clk
    SLICE_X41Y129        FDRE                                         r  basesoc_basesoc_jtagbone_phy_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y129        FDRE (Prop_fdre_C_Q)         0.128     0.582 r  basesoc_basesoc_jtagbone_phy_count_reg[2]/Q
                         net (fo=2, routed)           0.061     0.643    basesoc_basesoc_jtagbone_phy_count__0[2]
    SLICE_X41Y129        LUT6 (Prop_lut6_I1_O)        0.099     0.742 r  FSM_onehot_jtagphy_state[2]_i_2/O
                         net (fo=2, routed)           0.162     0.904    FSM_onehot_jtagphy_state[2]_i_2_n_0
    SLICE_X38Y130        LUT6 (Prop_lut6_I1_O)        0.045     0.949 r  FSM_onehot_jtagphy_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.949    FSM_onehot_jtagphy_state[2]_i_1_n_0
    SLICE_X38Y130        FDRE                                         r  FSM_onehot_jtagphy_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.549     0.549    jtag_clk
    SLICE_X38Y130        FDRE                                         r  FSM_onehot_jtagphy_state_reg[2]/C
                         clock pessimism             -0.013     0.536    
    SLICE_X38Y130        FDRE (Hold_fdre_C_D)         0.091     0.627    FSM_onehot_jtagphy_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.635%)  route 0.179ns (58.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.531ns
    Source Clock Delay      (SCD):    0.440ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.440     0.440    jtag_clk
    SLICE_X37Y131        FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y131        FDPE (Prop_fdpe_C_Q)         0.128     0.568 r  FDPE_11/Q
                         net (fo=6, routed)           0.179     0.747    to1380_rst
    SLICE_X39Y131        FDRE                                         r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.531     0.531    jtag_clk
    SLICE_X39Y131        FDRE                                         r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary_reg[0]/C
                         clock pessimism             -0.036     0.495    
    SLICE_X39Y131        FDRE (Hold_fdre_C_R)        -0.072     0.423    basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.423    
                         arrival time                           0.747    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.635%)  route 0.179ns (58.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.531ns
    Source Clock Delay      (SCD):    0.440ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.440     0.440    jtag_clk
    SLICE_X37Y131        FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y131        FDPE (Prop_fdpe_C_Q)         0.128     0.568 r  FDPE_11/Q
                         net (fo=6, routed)           0.179     0.747    to1380_rst
    SLICE_X39Y131        FDRE                                         r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.531     0.531    jtag_clk
    SLICE_X39Y131        FDRE                                         r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[0]/C
                         clock pessimism             -0.036     0.495    
    SLICE_X39Y131        FDRE (Hold_fdre_C_R)        -0.072     0.423    basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.423    
                         arrival time                           0.747    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.199%)  route 0.183ns (58.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.531ns
    Source Clock Delay      (SCD):    0.440ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.440     0.440    jtag_clk
    SLICE_X37Y131        FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y131        FDPE (Prop_fdpe_C_Q)         0.128     0.568 r  FDPE_11/Q
                         net (fo=6, routed)           0.183     0.750    to1380_rst
    SLICE_X38Y131        FDRE                                         r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.531     0.531    jtag_clk
    SLICE_X38Y131        FDRE                                         r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary_reg[1]/C
                         clock pessimism             -0.036     0.495    
    SLICE_X38Y131        FDRE (Hold_fdre_C_R)        -0.072     0.423    basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.423    
                         arrival time                           0.750    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.199%)  route 0.183ns (58.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.531ns
    Source Clock Delay      (SCD):    0.440ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.440     0.440    jtag_clk
    SLICE_X37Y131        FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y131        FDPE (Prop_fdpe_C_Q)         0.128     0.568 r  FDPE_11/Q
                         net (fo=6, routed)           0.183     0.750    to1380_rst
    SLICE_X38Y131        FDRE                                         r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.531     0.531    jtag_clk
    SLICE_X38Y131        FDRE                                         r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary_reg[2]/C
                         clock pessimism             -0.036     0.495    
    SLICE_X38Y131        FDRE (Hold_fdre_C_R)        -0.072     0.423    basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.423    
                         arrival time                           0.750    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.199%)  route 0.183ns (58.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.531ns
    Source Clock Delay      (SCD):    0.440ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.440     0.440    jtag_clk
    SLICE_X37Y131        FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y131        FDPE (Prop_fdpe_C_Q)         0.128     0.568 r  FDPE_11/Q
                         net (fo=6, routed)           0.183     0.750    to1380_rst
    SLICE_X38Y131        FDRE                                         r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.531     0.531    jtag_clk
    SLICE_X38Y131        FDRE                                         r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[1]/C
                         clock pessimism             -0.036     0.495    
    SLICE_X38Y131        FDRE (Hold_fdre_C_R)        -0.072     0.423    basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.423    
                         arrival time                           0.750    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.199%)  route 0.183ns (58.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.531ns
    Source Clock Delay      (SCD):    0.440ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.440     0.440    jtag_clk
    SLICE_X37Y131        FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y131        FDPE (Prop_fdpe_C_Q)         0.128     0.568 r  FDPE_11/Q
                         net (fo=6, routed)           0.183     0.750    to1380_rst
    SLICE_X38Y131        FDRE                                         r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.531     0.531    jtag_clk
    SLICE_X38Y131        FDRE                                         r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[2]/C
                         clock pessimism             -0.036     0.495    
    SLICE_X38Y131        FDRE (Hold_fdre_C_R)        -0.072     0.423    basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.423    
                         arrival time                           0.750    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 storage_2_dat1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.947%)  route 0.280ns (60.053%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.620ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.577     0.577    jtag_clk
    SLICE_X45Y130        FDRE                                         r  storage_2_dat1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y130        FDRE (Prop_fdre_C_Q)         0.141     0.718 r  storage_2_dat1_reg[5]/Q
                         net (fo=1, routed)           0.280     0.997    storage_2_dat1[5]
    SLICE_X43Y130        LUT4 (Prop_lut4_I2_O)        0.045     1.042 r  basesoc_basesoc_jtagbone_phy_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.042    basesoc_basesoc_jtagbone_phy_data_jtagphy_next_value1[5]
    SLICE_X43Y130        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.620     0.620    jtag_clk
    SLICE_X43Y130        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[5]/C
                         clock pessimism             -0.013     0.607    
    SLICE_X43Y130        FDRE (Hold_fdre_C_D)         0.092     0.699    basesoc_basesoc_jtagbone_phy_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           1.042    
  -------------------------------------------------------------------
                         slack                                  0.343    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         jtag_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { BSCANE2/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDPE/C      n/a            1.000         50.000      49.000     SLICE_X37Y131  FDPE_10/C
Min Period        n/a     FDPE/C      n/a            1.000         50.000      49.000     SLICE_X37Y131  FDPE_11/C
Min Period        n/a     FDPE/C      n/a            1.000         50.000      49.000     SLICE_X45Y126  FDPE_12/C
Min Period        n/a     FDPE/C      n/a            1.000         50.000      49.000     SLICE_X45Y126  FDPE_13/C
Min Period        n/a     FDPE/C      n/a            1.000         50.000      49.000     SLICE_X37Y130  FDPE_6/C
Min Period        n/a     FDPE/C      n/a            1.000         50.000      49.000     SLICE_X37Y130  FDPE_7/C
Min Period        n/a     FDRE/C      n/a            1.000         50.000      49.000     SLICE_X38Y130  FSM_onehot_jtagphy_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         50.000      49.000     SLICE_X38Y130  FSM_onehot_jtagphy_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         50.000      49.000     SLICE_X42Y129  basesoc_basesoc_jtagbone_phy_count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         50.000      49.000     SLICE_X41Y129  basesoc_basesoc_jtagbone_phy_count_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X48Y128  storage_3_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X48Y128  storage_3_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X48Y128  storage_3_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X48Y128  storage_3_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X48Y128  storage_3_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X48Y128  storage_3_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X48Y128  storage_3_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X48Y128  storage_3_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X48Y128  storage_3_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X48Y128  storage_3_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X48Y128  storage_3_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X48Y128  storage_3_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X48Y128  storage_3_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X48Y128  storage_3_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X48Y128  storage_3_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X48Y128  storage_3_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X48Y128  storage_3_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X48Y128  storage_3_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X48Y128  storage_3_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X48Y128  storage_3_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pcie_x1_m2_clk_p
  To Clock:  pcie_x1_m2_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pcie_x1_m2_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pcie_x1_m2_clk_p }

Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period  n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.515         10.000      8.485      GTPE2_COMMON_X0Y1  GTPE2_COMMON/GTREFCLK0
Min Period  n/a     IBUFDS_GTE2/I           n/a            1.219         10.000      8.781      IBUFDS_GTE2_X0Y2   IBUFDS_GTE2/I



---------------------------------------------------------------------------------------------------
From Clock:  rfic_clk
  To Clock:  rfic_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.316ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.984ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ib_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker1_count_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.966ns (29.137%)  route 2.349ns (70.863%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.244ns = ( 5.313 - 4.069 ) 
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=539, routed)         1.333     1.333    rfic_clk
    SLICE_X148Y127       FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ib_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y127       FDRE (Prop_fdre_C_Q)         0.393     1.726 r  basesoc_ad9361_ad9361phy_source_payload_ib_reg[1]/Q
                         net (fo=2, routed)           0.871     2.597    basesoc_ad9361_ad9361phy_source_payload_ib[1]
    SLICE_X144Y127       LUT6 (Prop_lut6_I5_O)        0.097     2.694 r  basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_6/O
                         net (fo=1, routed)           0.000     2.694    basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_6_n_0
    SLICE_X144Y127       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     3.073 r  basesoc_ad9361rfic_ad9361prbschecker1_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.624     3.697    basesoc_ad9361rfic_ad9361prbschecker1_error0
    SLICE_X145Y127       LUT2 (Prop_lut2_I1_O)        0.097     3.794 r  basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_1/O
                         net (fo=27, routed)          0.854     4.648    basesoc_ad9361rfic_ad9361prbschecker1_error
    SLICE_X144Y142       FDSE                                         r  basesoc_ad9361rfic_ad9361prbschecker1_count_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=539, routed)         1.244     5.313    rfic_clk
    SLICE_X144Y142       FDSE                                         r  basesoc_ad9361rfic_ad9361prbschecker1_count_reg[10]/C
                         clock pessimism              0.060     5.372    
                         clock uncertainty           -0.035     5.337    
    SLICE_X144Y142       FDSE (Setup_fdse_C_S)       -0.373     4.964    basesoc_ad9361rfic_ad9361prbschecker1_count_reg[10]
  -------------------------------------------------------------------
                         required time                          4.964    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ib_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker1_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.966ns (29.137%)  route 2.349ns (70.863%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.244ns = ( 5.313 - 4.069 ) 
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=539, routed)         1.333     1.333    rfic_clk
    SLICE_X148Y127       FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ib_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y127       FDRE (Prop_fdre_C_Q)         0.393     1.726 r  basesoc_ad9361_ad9361phy_source_payload_ib_reg[1]/Q
                         net (fo=2, routed)           0.871     2.597    basesoc_ad9361_ad9361phy_source_payload_ib[1]
    SLICE_X144Y127       LUT6 (Prop_lut6_I5_O)        0.097     2.694 r  basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_6/O
                         net (fo=1, routed)           0.000     2.694    basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_6_n_0
    SLICE_X144Y127       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     3.073 r  basesoc_ad9361rfic_ad9361prbschecker1_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.624     3.697    basesoc_ad9361rfic_ad9361prbschecker1_error0
    SLICE_X145Y127       LUT2 (Prop_lut2_I1_O)        0.097     3.794 r  basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_1/O
                         net (fo=27, routed)          0.854     4.648    basesoc_ad9361rfic_ad9361prbschecker1_error
    SLICE_X144Y142       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker1_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=539, routed)         1.244     5.313    rfic_clk
    SLICE_X144Y142       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker1_count_reg[6]/C
                         clock pessimism              0.060     5.372    
                         clock uncertainty           -0.035     5.337    
    SLICE_X144Y142       FDRE (Setup_fdre_C_R)       -0.373     4.964    basesoc_ad9361rfic_ad9361prbschecker1_count_reg[6]
  -------------------------------------------------------------------
                         required time                          4.964    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ib_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker1_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.966ns (29.137%)  route 2.349ns (70.863%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.244ns = ( 5.313 - 4.069 ) 
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=539, routed)         1.333     1.333    rfic_clk
    SLICE_X148Y127       FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ib_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y127       FDRE (Prop_fdre_C_Q)         0.393     1.726 r  basesoc_ad9361_ad9361phy_source_payload_ib_reg[1]/Q
                         net (fo=2, routed)           0.871     2.597    basesoc_ad9361_ad9361phy_source_payload_ib[1]
    SLICE_X144Y127       LUT6 (Prop_lut6_I5_O)        0.097     2.694 r  basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_6/O
                         net (fo=1, routed)           0.000     2.694    basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_6_n_0
    SLICE_X144Y127       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     3.073 r  basesoc_ad9361rfic_ad9361prbschecker1_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.624     3.697    basesoc_ad9361rfic_ad9361prbschecker1_error0
    SLICE_X145Y127       LUT2 (Prop_lut2_I1_O)        0.097     3.794 r  basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_1/O
                         net (fo=27, routed)          0.854     4.648    basesoc_ad9361rfic_ad9361prbschecker1_error
    SLICE_X144Y142       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker1_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=539, routed)         1.244     5.313    rfic_clk
    SLICE_X144Y142       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker1_count_reg[7]/C
                         clock pessimism              0.060     5.372    
                         clock uncertainty           -0.035     5.337    
    SLICE_X144Y142       FDRE (Setup_fdre_C_R)       -0.373     4.964    basesoc_ad9361rfic_ad9361prbschecker1_count_reg[7]
  -------------------------------------------------------------------
                         required time                          4.964    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ib_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker1_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.966ns (29.137%)  route 2.349ns (70.863%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.244ns = ( 5.313 - 4.069 ) 
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=539, routed)         1.333     1.333    rfic_clk
    SLICE_X148Y127       FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ib_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y127       FDRE (Prop_fdre_C_Q)         0.393     1.726 r  basesoc_ad9361_ad9361phy_source_payload_ib_reg[1]/Q
                         net (fo=2, routed)           0.871     2.597    basesoc_ad9361_ad9361phy_source_payload_ib[1]
    SLICE_X144Y127       LUT6 (Prop_lut6_I5_O)        0.097     2.694 r  basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_6/O
                         net (fo=1, routed)           0.000     2.694    basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_6_n_0
    SLICE_X144Y127       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     3.073 r  basesoc_ad9361rfic_ad9361prbschecker1_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.624     3.697    basesoc_ad9361rfic_ad9361prbschecker1_error0
    SLICE_X145Y127       LUT2 (Prop_lut2_I1_O)        0.097     3.794 r  basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_1/O
                         net (fo=27, routed)          0.854     4.648    basesoc_ad9361rfic_ad9361prbschecker1_error
    SLICE_X144Y142       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker1_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=539, routed)         1.244     5.313    rfic_clk
    SLICE_X144Y142       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker1_count_reg[8]/C
                         clock pessimism              0.060     5.372    
                         clock uncertainty           -0.035     5.337    
    SLICE_X144Y142       FDRE (Setup_fdre_C_R)       -0.373     4.964    basesoc_ad9361rfic_ad9361prbschecker1_count_reg[8]
  -------------------------------------------------------------------
                         required time                          4.964    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ib_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker1_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.966ns (29.137%)  route 2.349ns (70.863%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.244ns = ( 5.313 - 4.069 ) 
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=539, routed)         1.333     1.333    rfic_clk
    SLICE_X148Y127       FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ib_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y127       FDRE (Prop_fdre_C_Q)         0.393     1.726 r  basesoc_ad9361_ad9361phy_source_payload_ib_reg[1]/Q
                         net (fo=2, routed)           0.871     2.597    basesoc_ad9361_ad9361phy_source_payload_ib[1]
    SLICE_X144Y127       LUT6 (Prop_lut6_I5_O)        0.097     2.694 r  basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_6/O
                         net (fo=1, routed)           0.000     2.694    basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_6_n_0
    SLICE_X144Y127       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     3.073 r  basesoc_ad9361rfic_ad9361prbschecker1_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.624     3.697    basesoc_ad9361rfic_ad9361prbschecker1_error0
    SLICE_X145Y127       LUT2 (Prop_lut2_I1_O)        0.097     3.794 r  basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_1/O
                         net (fo=27, routed)          0.854     4.648    basesoc_ad9361rfic_ad9361prbschecker1_error
    SLICE_X144Y142       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker1_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=539, routed)         1.244     5.313    rfic_clk
    SLICE_X144Y142       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker1_count_reg[9]/C
                         clock pessimism              0.060     5.372    
                         clock uncertainty           -0.035     5.337    
    SLICE_X144Y142       FDRE (Setup_fdre_C_R)       -0.373     4.964    basesoc_ad9361rfic_ad9361prbschecker1_count_reg[9]
  -------------------------------------------------------------------
                         required time                          4.964    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.350ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ia_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker0_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.129ns  (logic 0.980ns (31.324%)  route 2.149ns (68.676%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.237ns = ( 5.306 - 4.069 ) 
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=539, routed)         1.331     1.331    rfic_clk
    SLICE_X148Y126       FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y126       FDRE (Prop_fdre_C_Q)         0.393     1.724 r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[1]/Q
                         net (fo=2, routed)           0.846     2.569    basesoc_ad9361_ad9361phy_source_payload_ia_reg_n_0_[1]
    SLICE_X142Y126       LUT6 (Prop_lut6_I2_O)        0.097     2.666 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_6/O
                         net (fo=1, routed)           0.000     2.666    basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_6_n_0
    SLICE_X142Y126       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     3.045 r  basesoc_ad9361rfic_ad9361prbschecker0_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.741     3.786    basesoc_ad9361rfic_ad9361prbschecker0_error0
    SLICE_X141Y126       LUT2 (Prop_lut2_I1_O)        0.111     3.897 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_1/O
                         net (fo=27, routed)          0.562     4.459    basesoc_ad9361rfic_ad9361prbschecker0_error
    SLICE_X140Y134       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=539, routed)         1.237     5.306    rfic_clk
    SLICE_X140Y134       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_count_reg[0]/C
                         clock pessimism              0.060     5.365    
                         clock uncertainty           -0.035     5.330    
    SLICE_X140Y134       FDRE (Setup_fdre_C_R)       -0.521     4.809    basesoc_ad9361rfic_ad9361prbschecker0_count_reg[0]
  -------------------------------------------------------------------
                         required time                          4.809    
                         arrival time                          -4.459    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ib_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker1_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.966ns (29.137%)  route 2.349ns (70.863%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.244ns = ( 5.313 - 4.069 ) 
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=539, routed)         1.333     1.333    rfic_clk
    SLICE_X148Y127       FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ib_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y127       FDRE (Prop_fdre_C_Q)         0.393     1.726 r  basesoc_ad9361_ad9361phy_source_payload_ib_reg[1]/Q
                         net (fo=2, routed)           0.871     2.597    basesoc_ad9361_ad9361phy_source_payload_ib[1]
    SLICE_X144Y127       LUT6 (Prop_lut6_I5_O)        0.097     2.694 r  basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_6/O
                         net (fo=1, routed)           0.000     2.694    basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_6_n_0
    SLICE_X144Y127       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     3.073 r  basesoc_ad9361rfic_ad9361prbschecker1_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.624     3.697    basesoc_ad9361rfic_ad9361prbschecker1_error0
    SLICE_X145Y127       LUT2 (Prop_lut2_I1_O)        0.097     3.794 r  basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_1/O
                         net (fo=27, routed)          0.854     4.648    basesoc_ad9361rfic_ad9361prbschecker1_error
    SLICE_X145Y142       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker1_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=539, routed)         1.244     5.313    rfic_clk
    SLICE_X145Y142       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker1_count_reg[1]/C
                         clock pessimism              0.060     5.372    
                         clock uncertainty           -0.035     5.337    
    SLICE_X145Y142       FDRE (Setup_fdre_C_R)       -0.314     5.023    basesoc_ad9361rfic_ad9361prbschecker1_count_reg[1]
  -------------------------------------------------------------------
                         required time                          5.023    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ib_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker1_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.966ns (29.137%)  route 2.349ns (70.863%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.244ns = ( 5.313 - 4.069 ) 
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=539, routed)         1.333     1.333    rfic_clk
    SLICE_X148Y127       FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ib_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y127       FDRE (Prop_fdre_C_Q)         0.393     1.726 r  basesoc_ad9361_ad9361phy_source_payload_ib_reg[1]/Q
                         net (fo=2, routed)           0.871     2.597    basesoc_ad9361_ad9361phy_source_payload_ib[1]
    SLICE_X144Y127       LUT6 (Prop_lut6_I5_O)        0.097     2.694 r  basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_6/O
                         net (fo=1, routed)           0.000     2.694    basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_6_n_0
    SLICE_X144Y127       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     3.073 r  basesoc_ad9361rfic_ad9361prbschecker1_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.624     3.697    basesoc_ad9361rfic_ad9361prbschecker1_error0
    SLICE_X145Y127       LUT2 (Prop_lut2_I1_O)        0.097     3.794 r  basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_1/O
                         net (fo=27, routed)          0.854     4.648    basesoc_ad9361rfic_ad9361prbschecker1_error
    SLICE_X145Y142       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker1_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=539, routed)         1.244     5.313    rfic_clk
    SLICE_X145Y142       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker1_count_reg[2]/C
                         clock pessimism              0.060     5.372    
                         clock uncertainty           -0.035     5.337    
    SLICE_X145Y142       FDRE (Setup_fdre_C_R)       -0.314     5.023    basesoc_ad9361rfic_ad9361prbschecker1_count_reg[2]
  -------------------------------------------------------------------
                         required time                          5.023    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ib_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker1_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.966ns (29.137%)  route 2.349ns (70.863%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.244ns = ( 5.313 - 4.069 ) 
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=539, routed)         1.333     1.333    rfic_clk
    SLICE_X148Y127       FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ib_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y127       FDRE (Prop_fdre_C_Q)         0.393     1.726 r  basesoc_ad9361_ad9361phy_source_payload_ib_reg[1]/Q
                         net (fo=2, routed)           0.871     2.597    basesoc_ad9361_ad9361phy_source_payload_ib[1]
    SLICE_X144Y127       LUT6 (Prop_lut6_I5_O)        0.097     2.694 r  basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_6/O
                         net (fo=1, routed)           0.000     2.694    basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_6_n_0
    SLICE_X144Y127       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     3.073 r  basesoc_ad9361rfic_ad9361prbschecker1_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.624     3.697    basesoc_ad9361rfic_ad9361prbschecker1_error0
    SLICE_X145Y127       LUT2 (Prop_lut2_I1_O)        0.097     3.794 r  basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_1/O
                         net (fo=27, routed)          0.854     4.648    basesoc_ad9361rfic_ad9361prbschecker1_error
    SLICE_X145Y142       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker1_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=539, routed)         1.244     5.313    rfic_clk
    SLICE_X145Y142       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker1_count_reg[3]/C
                         clock pessimism              0.060     5.372    
                         clock uncertainty           -0.035     5.337    
    SLICE_X145Y142       FDRE (Setup_fdre_C_R)       -0.314     5.023    basesoc_ad9361rfic_ad9361prbschecker1_count_reg[3]
  -------------------------------------------------------------------
                         required time                          5.023    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ib_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker1_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.966ns (29.137%)  route 2.349ns (70.863%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.244ns = ( 5.313 - 4.069 ) 
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=539, routed)         1.333     1.333    rfic_clk
    SLICE_X148Y127       FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ib_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y127       FDRE (Prop_fdre_C_Q)         0.393     1.726 r  basesoc_ad9361_ad9361phy_source_payload_ib_reg[1]/Q
                         net (fo=2, routed)           0.871     2.597    basesoc_ad9361_ad9361phy_source_payload_ib[1]
    SLICE_X144Y127       LUT6 (Prop_lut6_I5_O)        0.097     2.694 r  basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_6/O
                         net (fo=1, routed)           0.000     2.694    basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_6_n_0
    SLICE_X144Y127       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     3.073 r  basesoc_ad9361rfic_ad9361prbschecker1_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.624     3.697    basesoc_ad9361rfic_ad9361prbschecker1_error0
    SLICE_X145Y127       LUT2 (Prop_lut2_I1_O)        0.097     3.794 r  basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_1/O
                         net (fo=27, routed)          0.854     4.648    basesoc_ad9361rfic_ad9361prbschecker1_error
    SLICE_X145Y142       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker1_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=539, routed)         1.244     5.313    rfic_clk
    SLICE_X145Y142       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker1_count_reg[4]/C
                         clock pessimism              0.060     5.372    
                         clock uncertainty           -0.035     5.337    
    SLICE_X145Y142       FDRE (Setup_fdre_C_R)       -0.314     5.023    basesoc_ad9361rfic_ad9361prbschecker1_count_reg[4]
  -------------------------------------------------------------------
                         required time                          5.023    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                  0.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement3_counter_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_clkmeasurement3_counter_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.373ns (75.296%)  route 0.122ns (24.704%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=539, routed)         0.587     0.587    rfic_clk
    SLICE_X102Y149       FDRE                                         r  basesoc_clkmeasurement3_counter_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y149       FDRE (Prop_fdre_C_Q)         0.164     0.751 r  basesoc_clkmeasurement3_counter_reg[58]/Q
                         net (fo=2, routed)           0.122     0.872    basesoc_clkmeasurement3_counter_reg[58]
    SLICE_X102Y149       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.028 r  basesoc_clkmeasurement3_counter_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.029    basesoc_clkmeasurement3_counter_reg[56]_i_1_n_0
    SLICE_X102Y150       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.082 r  basesoc_clkmeasurement3_counter_reg[60]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.082    basesoc_clkmeasurement3_counter_reg[60]_i_1_n_7
    SLICE_X102Y150       FDRE                                         r  basesoc_clkmeasurement3_counter_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=539, routed)         0.854     0.854    rfic_clk
    SLICE_X102Y150       FDRE                                         r  basesoc_clkmeasurement3_counter_reg[60]/C
                         clock pessimism              0.000     0.854    
    SLICE_X102Y150       FDRE (Hold_fdre_C_D)         0.134     0.988    basesoc_clkmeasurement3_counter_reg[60]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            storage_14_reg_0_3_6_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.668%)  route 0.278ns (66.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=539, routed)         0.606     0.606    rfic_clk
    SLICE_X141Y126       FDRE                                         r  basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y126       FDRE (Prop_fdre_C_Q)         0.141     0.747 r  basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[1]/Q
                         net (fo=92, routed)          0.278     1.024    storage_14_reg_0_3_6_11/ADDRD1
    SLICE_X140Y126       RAMD32                                       r  storage_14_reg_0_3_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=539, routed)         0.875     0.875    storage_14_reg_0_3_6_11/WCLK
    SLICE_X140Y126       RAMD32                                       r  storage_14_reg_0_3_6_11/RAMA/CLK
                         clock pessimism             -0.256     0.619    
    SLICE_X140Y126       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.928    storage_14_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            storage_14_reg_0_3_6_11/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.668%)  route 0.278ns (66.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=539, routed)         0.606     0.606    rfic_clk
    SLICE_X141Y126       FDRE                                         r  basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y126       FDRE (Prop_fdre_C_Q)         0.141     0.747 r  basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[1]/Q
                         net (fo=92, routed)          0.278     1.024    storage_14_reg_0_3_6_11/ADDRD1
    SLICE_X140Y126       RAMD32                                       r  storage_14_reg_0_3_6_11/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=539, routed)         0.875     0.875    storage_14_reg_0_3_6_11/WCLK
    SLICE_X140Y126       RAMD32                                       r  storage_14_reg_0_3_6_11/RAMA_D1/CLK
                         clock pessimism             -0.256     0.619    
    SLICE_X140Y126       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.928    storage_14_reg_0_3_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            storage_14_reg_0_3_6_11/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.668%)  route 0.278ns (66.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=539, routed)         0.606     0.606    rfic_clk
    SLICE_X141Y126       FDRE                                         r  basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y126       FDRE (Prop_fdre_C_Q)         0.141     0.747 r  basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[1]/Q
                         net (fo=92, routed)          0.278     1.024    storage_14_reg_0_3_6_11/ADDRD1
    SLICE_X140Y126       RAMD32                                       r  storage_14_reg_0_3_6_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=539, routed)         0.875     0.875    storage_14_reg_0_3_6_11/WCLK
    SLICE_X140Y126       RAMD32                                       r  storage_14_reg_0_3_6_11/RAMB/CLK
                         clock pessimism             -0.256     0.619    
    SLICE_X140Y126       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.928    storage_14_reg_0_3_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            storage_14_reg_0_3_6_11/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.668%)  route 0.278ns (66.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=539, routed)         0.606     0.606    rfic_clk
    SLICE_X141Y126       FDRE                                         r  basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y126       FDRE (Prop_fdre_C_Q)         0.141     0.747 r  basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[1]/Q
                         net (fo=92, routed)          0.278     1.024    storage_14_reg_0_3_6_11/ADDRD1
    SLICE_X140Y126       RAMD32                                       r  storage_14_reg_0_3_6_11/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=539, routed)         0.875     0.875    storage_14_reg_0_3_6_11/WCLK
    SLICE_X140Y126       RAMD32                                       r  storage_14_reg_0_3_6_11/RAMB_D1/CLK
                         clock pessimism             -0.256     0.619    
    SLICE_X140Y126       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.928    storage_14_reg_0_3_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            storage_14_reg_0_3_6_11/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.668%)  route 0.278ns (66.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=539, routed)         0.606     0.606    rfic_clk
    SLICE_X141Y126       FDRE                                         r  basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y126       FDRE (Prop_fdre_C_Q)         0.141     0.747 r  basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[1]/Q
                         net (fo=92, routed)          0.278     1.024    storage_14_reg_0_3_6_11/ADDRD1
    SLICE_X140Y126       RAMD32                                       r  storage_14_reg_0_3_6_11/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=539, routed)         0.875     0.875    storage_14_reg_0_3_6_11/WCLK
    SLICE_X140Y126       RAMD32                                       r  storage_14_reg_0_3_6_11/RAMC/CLK
                         clock pessimism             -0.256     0.619    
    SLICE_X140Y126       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.928    storage_14_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            storage_14_reg_0_3_6_11/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.668%)  route 0.278ns (66.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=539, routed)         0.606     0.606    rfic_clk
    SLICE_X141Y126       FDRE                                         r  basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y126       FDRE (Prop_fdre_C_Q)         0.141     0.747 r  basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[1]/Q
                         net (fo=92, routed)          0.278     1.024    storage_14_reg_0_3_6_11/ADDRD1
    SLICE_X140Y126       RAMD32                                       r  storage_14_reg_0_3_6_11/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=539, routed)         0.875     0.875    storage_14_reg_0_3_6_11/WCLK
    SLICE_X140Y126       RAMD32                                       r  storage_14_reg_0_3_6_11/RAMC_D1/CLK
                         clock pessimism             -0.256     0.619    
    SLICE_X140Y126       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.928    storage_14_reg_0_3_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            storage_14_reg_0_3_6_11/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.668%)  route 0.278ns (66.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=539, routed)         0.606     0.606    rfic_clk
    SLICE_X141Y126       FDRE                                         r  basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y126       FDRE (Prop_fdre_C_Q)         0.141     0.747 r  basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[1]/Q
                         net (fo=92, routed)          0.278     1.024    storage_14_reg_0_3_6_11/ADDRD1
    SLICE_X140Y126       RAMS32                                       r  storage_14_reg_0_3_6_11/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=539, routed)         0.875     0.875    storage_14_reg_0_3_6_11/WCLK
    SLICE_X140Y126       RAMS32                                       r  storage_14_reg_0_3_6_11/RAMD/CLK
                         clock pessimism             -0.256     0.619    
    SLICE_X140Y126       RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.928    storage_14_reg_0_3_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            storage_14_reg_0_3_6_11/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.668%)  route 0.278ns (66.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=539, routed)         0.606     0.606    rfic_clk
    SLICE_X141Y126       FDRE                                         r  basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y126       FDRE (Prop_fdre_C_Q)         0.141     0.747 r  basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[1]/Q
                         net (fo=92, routed)          0.278     1.024    storage_14_reg_0_3_6_11/ADDRD1
    SLICE_X140Y126       RAMS32                                       r  storage_14_reg_0_3_6_11/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=539, routed)         0.875     0.875    storage_14_reg_0_3_6_11/WCLK
    SLICE_X140Y126       RAMS32                                       r  storage_14_reg_0_3_6_11/RAMD_D1/CLK
                         clock pessimism             -0.256     0.619    
    SLICE_X140Y126       RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.928    storage_14_reg_0_3_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            storage_14_reg_0_3_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.095%)  route 0.285ns (66.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=539, routed)         0.606     0.606    rfic_clk
    SLICE_X141Y126       FDRE                                         r  basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y126       FDRE (Prop_fdre_C_Q)         0.141     0.747 r  basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary_reg[0]/Q
                         net (fo=93, routed)          0.285     1.032    storage_14_reg_0_3_6_11/ADDRD0
    SLICE_X140Y126       RAMD32                                       r  storage_14_reg_0_3_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=539, routed)         0.875     0.875    storage_14_reg_0_3_6_11/WCLK
    SLICE_X140Y126       RAMD32                                       r  storage_14_reg_0_3_6_11/RAMA/CLK
                         clock pessimism             -0.256     0.619    
    SLICE_X140Y126       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.929    storage_14_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rfic_clk
Waveform(ns):       { 0.000 2.034 }
Period(ns):         4.069
Sources:            { BUFG_8/O }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDDR/C      n/a            1.263         4.069       2.806      ILOGIC_X1Y110   IDDR/C
Min Period        n/a     IDDR/C      n/a            1.263         4.069       2.806      ILOGIC_X1Y118   IDDR_1/C
Min Period        n/a     IDDR/C      n/a            1.263         4.069       2.806      ILOGIC_X1Y120   IDDR_2/C
Min Period        n/a     IDDR/C      n/a            1.263         4.069       2.806      ILOGIC_X1Y114   IDDR_3/C
Min Period        n/a     IDDR/C      n/a            1.263         4.069       2.806      ILOGIC_X1Y112   IDDR_4/C
Min Period        n/a     IDDR/C      n/a            1.263         4.069       2.806      ILOGIC_X1Y102   IDDR_5/C
Min Period        n/a     IDDR/C      n/a            1.263         4.069       2.806      ILOGIC_X1Y108   IDDR_6/C
Min Period        n/a     ODDR/C      n/a            1.263         4.069       2.806      OLOGIC_X1Y122   ODDR/C
Min Period        n/a     ODDR/C      n/a            1.263         4.069       2.806      OLOGIC_X1Y106   ODDR_1/C
Min Period        n/a     ODDR/C      n/a            1.263         4.069       2.806      OLOGIC_X1Y138   ODDR_2/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X140Y127  storage_14_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         2.035       0.985      SLICE_X140Y127  storage_14_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X140Y127  storage_14_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         2.035       0.985      SLICE_X140Y127  storage_14_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X140Y127  storage_14_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         2.035       0.985      SLICE_X140Y127  storage_14_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X140Y127  storage_14_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         2.035       0.985      SLICE_X140Y127  storage_14_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X140Y127  storage_14_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         2.035       0.985      SLICE_X140Y127  storage_14_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         2.035       0.985      SLICE_X140Y127  storage_14_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X140Y127  storage_14_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         2.035       0.985      SLICE_X140Y127  storage_14_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X140Y127  storage_14_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         2.035       0.985      SLICE_X140Y127  storage_14_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X140Y127  storage_14_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         2.035       0.985      SLICE_X140Y127  storage_14_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X140Y127  storage_14_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         2.035       0.985      SLICE_X140Y127  storage_14_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X140Y127  storage_14_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  si5351_clk0
  To Clock:  si5351_clk0

Setup :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.708ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 FDPE_50/C
                            (rising edge-triggered cell FDPE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            FDPE_51/D
                            (rising edge-triggered cell FDPE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.884ns  (logic 0.393ns (20.863%)  route 1.491ns (79.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.524ns
    Source Clock Delay      (SCD):    4.006ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.716     4.006    clk2_counter_clk
    SLICE_X98Y152        FDPE                                         r  FDPE_50/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y152        FDPE (Prop_fdpe_C_Q)         0.393     4.399 r  FDPE_50/Q
                         net (fo=1, routed)           1.491     5.889    impl_xilinxasyncresetsynchronizerimpl25_rst_meta
    SLICE_X98Y152        FDPE                                         r  FDPE_51/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    J19                                               0.000     2.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     2.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223     3.223 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.301     5.524    clk2_counter_clk
    SLICE_X98Y152        FDPE                                         r  FDPE_51/C
                         clock pessimism              0.482     6.006    
                         clock uncertainty           -0.035     5.970    
    SLICE_X98Y152        FDPE (Setup_fdpe_C_D)       -0.001     5.969    FDPE_51
  -------------------------------------------------------------------
                         required time                          5.969    
                         arrival time                          -5.889    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             20.646ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl45_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        4.676ns  (logic 0.560ns (11.977%)  route 4.116ns (88.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.596ns = ( 29.637 - 26.041 ) 
    Source Clock Delay      (SCD):    4.492ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         3.202     4.492    clk2_counter_clk
    SLICE_X96Y138        FDRE                                         r  impl_xilinxmultiregimpl45_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y138        FDRE (Prop_fdre_C_Q)         0.361     4.853 r  impl_xilinxmultiregimpl45_regs1_reg/Q
                         net (fo=2, routed)           2.080     6.932    impl_xilinxmultiregimpl45_regs1
    SLICE_X96Y138        LUT2 (Prop_lut2_I1_O)        0.199     7.131 r  basesoc_clkmeasurement2_latch_value[63]_i_1/O
                         net (fo=64, routed)          2.036     9.167    basesoc_clkmeasurement2_o
    SLICE_X98Y136        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.373    29.637    clk2_counter_clk
    SLICE_X98Y136        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[0]/C
                         clock pessimism              0.331    29.968    
                         clock uncertainty           -0.035    29.933    
    SLICE_X98Y136        FDRE (Setup_fdre_C_CE)      -0.119    29.814    basesoc_clkmeasurement2_latch_value_reg[0]
  -------------------------------------------------------------------
                         required time                         29.814    
                         arrival time                          -9.167    
  -------------------------------------------------------------------
                         slack                                 20.646    

Slack (MET) :             20.646ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl45_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        4.676ns  (logic 0.560ns (11.977%)  route 4.116ns (88.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.596ns = ( 29.637 - 26.041 ) 
    Source Clock Delay      (SCD):    4.492ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         3.202     4.492    clk2_counter_clk
    SLICE_X96Y138        FDRE                                         r  impl_xilinxmultiregimpl45_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y138        FDRE (Prop_fdre_C_Q)         0.361     4.853 r  impl_xilinxmultiregimpl45_regs1_reg/Q
                         net (fo=2, routed)           2.080     6.932    impl_xilinxmultiregimpl45_regs1
    SLICE_X96Y138        LUT2 (Prop_lut2_I1_O)        0.199     7.131 r  basesoc_clkmeasurement2_latch_value[63]_i_1/O
                         net (fo=64, routed)          2.036     9.167    basesoc_clkmeasurement2_o
    SLICE_X98Y136        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.373    29.637    clk2_counter_clk
    SLICE_X98Y136        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[1]/C
                         clock pessimism              0.331    29.968    
                         clock uncertainty           -0.035    29.933    
    SLICE_X98Y136        FDRE (Setup_fdre_C_CE)      -0.119    29.814    basesoc_clkmeasurement2_latch_value_reg[1]
  -------------------------------------------------------------------
                         required time                         29.814    
                         arrival time                          -9.167    
  -------------------------------------------------------------------
                         slack                                 20.646    

Slack (MET) :             20.646ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl45_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        4.676ns  (logic 0.560ns (11.977%)  route 4.116ns (88.023%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.596ns = ( 29.637 - 26.041 ) 
    Source Clock Delay      (SCD):    4.492ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         3.202     4.492    clk2_counter_clk
    SLICE_X96Y138        FDRE                                         r  impl_xilinxmultiregimpl45_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y138        FDRE (Prop_fdre_C_Q)         0.361     4.853 r  impl_xilinxmultiregimpl45_regs1_reg/Q
                         net (fo=2, routed)           2.080     6.932    impl_xilinxmultiregimpl45_regs1
    SLICE_X96Y138        LUT2 (Prop_lut2_I1_O)        0.199     7.131 r  basesoc_clkmeasurement2_latch_value[63]_i_1/O
                         net (fo=64, routed)          2.036     9.167    basesoc_clkmeasurement2_o
    SLICE_X98Y136        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.373    29.637    clk2_counter_clk
    SLICE_X98Y136        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[3]/C
                         clock pessimism              0.331    29.968    
                         clock uncertainty           -0.035    29.933    
    SLICE_X98Y136        FDRE (Setup_fdre_C_CE)      -0.119    29.814    basesoc_clkmeasurement2_latch_value_reg[3]
  -------------------------------------------------------------------
                         required time                         29.814    
                         arrival time                          -9.167    
  -------------------------------------------------------------------
                         slack                                 20.646    

Slack (MET) :             20.655ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl45_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 0.560ns (12.241%)  route 4.015ns (87.759%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.504ns = ( 29.545 - 26.041 ) 
    Source Clock Delay      (SCD):    4.492ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         3.202     4.492    clk2_counter_clk
    SLICE_X96Y138        FDRE                                         r  impl_xilinxmultiregimpl45_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y138        FDRE (Prop_fdre_C_Q)         0.361     4.853 r  impl_xilinxmultiregimpl45_regs1_reg/Q
                         net (fo=2, routed)           2.080     6.932    impl_xilinxmultiregimpl45_regs1
    SLICE_X96Y138        LUT2 (Prop_lut2_I1_O)        0.199     7.131 r  basesoc_clkmeasurement2_latch_value[63]_i_1/O
                         net (fo=64, routed)          1.935     9.066    basesoc_clkmeasurement2_o
    SLICE_X98Y137        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.281    29.545    clk2_counter_clk
    SLICE_X98Y137        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[10]/C
                         clock pessimism              0.331    29.876    
                         clock uncertainty           -0.035    29.841    
    SLICE_X98Y137        FDRE (Setup_fdre_C_CE)      -0.119    29.722    basesoc_clkmeasurement2_latch_value_reg[10]
  -------------------------------------------------------------------
                         required time                         29.722    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                 20.655    

Slack (MET) :             20.655ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl45_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 0.560ns (12.241%)  route 4.015ns (87.759%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.504ns = ( 29.545 - 26.041 ) 
    Source Clock Delay      (SCD):    4.492ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         3.202     4.492    clk2_counter_clk
    SLICE_X96Y138        FDRE                                         r  impl_xilinxmultiregimpl45_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y138        FDRE (Prop_fdre_C_Q)         0.361     4.853 r  impl_xilinxmultiregimpl45_regs1_reg/Q
                         net (fo=2, routed)           2.080     6.932    impl_xilinxmultiregimpl45_regs1
    SLICE_X96Y138        LUT2 (Prop_lut2_I1_O)        0.199     7.131 r  basesoc_clkmeasurement2_latch_value[63]_i_1/O
                         net (fo=64, routed)          1.935     9.066    basesoc_clkmeasurement2_o
    SLICE_X98Y137        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.281    29.545    clk2_counter_clk
    SLICE_X98Y137        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[11]/C
                         clock pessimism              0.331    29.876    
                         clock uncertainty           -0.035    29.841    
    SLICE_X98Y137        FDRE (Setup_fdre_C_CE)      -0.119    29.722    basesoc_clkmeasurement2_latch_value_reg[11]
  -------------------------------------------------------------------
                         required time                         29.722    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                 20.655    

Slack (MET) :             20.655ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl45_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 0.560ns (12.241%)  route 4.015ns (87.759%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.504ns = ( 29.545 - 26.041 ) 
    Source Clock Delay      (SCD):    4.492ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         3.202     4.492    clk2_counter_clk
    SLICE_X96Y138        FDRE                                         r  impl_xilinxmultiregimpl45_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y138        FDRE (Prop_fdre_C_Q)         0.361     4.853 r  impl_xilinxmultiregimpl45_regs1_reg/Q
                         net (fo=2, routed)           2.080     6.932    impl_xilinxmultiregimpl45_regs1
    SLICE_X96Y138        LUT2 (Prop_lut2_I1_O)        0.199     7.131 r  basesoc_clkmeasurement2_latch_value[63]_i_1/O
                         net (fo=64, routed)          1.935     9.066    basesoc_clkmeasurement2_o
    SLICE_X98Y137        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.281    29.545    clk2_counter_clk
    SLICE_X98Y137        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[4]/C
                         clock pessimism              0.331    29.876    
                         clock uncertainty           -0.035    29.841    
    SLICE_X98Y137        FDRE (Setup_fdre_C_CE)      -0.119    29.722    basesoc_clkmeasurement2_latch_value_reg[4]
  -------------------------------------------------------------------
                         required time                         29.722    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                 20.655    

Slack (MET) :             20.655ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl45_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 0.560ns (12.241%)  route 4.015ns (87.759%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.504ns = ( 29.545 - 26.041 ) 
    Source Clock Delay      (SCD):    4.492ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         3.202     4.492    clk2_counter_clk
    SLICE_X96Y138        FDRE                                         r  impl_xilinxmultiregimpl45_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y138        FDRE (Prop_fdre_C_Q)         0.361     4.853 r  impl_xilinxmultiregimpl45_regs1_reg/Q
                         net (fo=2, routed)           2.080     6.932    impl_xilinxmultiregimpl45_regs1
    SLICE_X96Y138        LUT2 (Prop_lut2_I1_O)        0.199     7.131 r  basesoc_clkmeasurement2_latch_value[63]_i_1/O
                         net (fo=64, routed)          1.935     9.066    basesoc_clkmeasurement2_o
    SLICE_X98Y137        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.281    29.545    clk2_counter_clk
    SLICE_X98Y137        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[6]/C
                         clock pessimism              0.331    29.876    
                         clock uncertainty           -0.035    29.841    
    SLICE_X98Y137        FDRE (Setup_fdre_C_CE)      -0.119    29.722    basesoc_clkmeasurement2_latch_value_reg[6]
  -------------------------------------------------------------------
                         required time                         29.722    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                 20.655    

Slack (MET) :             20.655ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl45_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 0.560ns (12.241%)  route 4.015ns (87.759%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.504ns = ( 29.545 - 26.041 ) 
    Source Clock Delay      (SCD):    4.492ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         3.202     4.492    clk2_counter_clk
    SLICE_X96Y138        FDRE                                         r  impl_xilinxmultiregimpl45_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y138        FDRE (Prop_fdre_C_Q)         0.361     4.853 r  impl_xilinxmultiregimpl45_regs1_reg/Q
                         net (fo=2, routed)           2.080     6.932    impl_xilinxmultiregimpl45_regs1
    SLICE_X96Y138        LUT2 (Prop_lut2_I1_O)        0.199     7.131 r  basesoc_clkmeasurement2_latch_value[63]_i_1/O
                         net (fo=64, routed)          1.935     9.066    basesoc_clkmeasurement2_o
    SLICE_X98Y137        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.281    29.545    clk2_counter_clk
    SLICE_X98Y137        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[7]/C
                         clock pessimism              0.331    29.876    
                         clock uncertainty           -0.035    29.841    
    SLICE_X98Y137        FDRE (Setup_fdre_C_CE)      -0.119    29.722    basesoc_clkmeasurement2_latch_value_reg[7]
  -------------------------------------------------------------------
                         required time                         29.722    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                 20.655    

Slack (MET) :             20.655ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl45_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 0.560ns (12.241%)  route 4.015ns (87.759%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.504ns = ( 29.545 - 26.041 ) 
    Source Clock Delay      (SCD):    4.492ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         3.202     4.492    clk2_counter_clk
    SLICE_X96Y138        FDRE                                         r  impl_xilinxmultiregimpl45_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y138        FDRE (Prop_fdre_C_Q)         0.361     4.853 r  impl_xilinxmultiregimpl45_regs1_reg/Q
                         net (fo=2, routed)           2.080     6.932    impl_xilinxmultiregimpl45_regs1
    SLICE_X96Y138        LUT2 (Prop_lut2_I1_O)        0.199     7.131 r  basesoc_clkmeasurement2_latch_value[63]_i_1/O
                         net (fo=64, routed)          1.935     9.066    basesoc_clkmeasurement2_o
    SLICE_X98Y137        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.281    29.545    clk2_counter_clk
    SLICE_X98Y137        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[8]/C
                         clock pessimism              0.331    29.876    
                         clock uncertainty           -0.035    29.841    
    SLICE_X98Y137        FDRE (Setup_fdre_C_CE)      -0.119    29.722    basesoc_clkmeasurement2_latch_value_reg[8]
  -------------------------------------------------------------------
                         required time                         29.722    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                 20.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement2_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        1.320ns  (logic 0.392ns (29.707%)  route 0.928ns (70.293%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.586ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.520     1.730    clk2_counter_clk
    SLICE_X97Y136        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y136        FDRE (Prop_fdre_C_Q)         0.141     1.871 f  basesoc_clkmeasurement2_counter_reg[0]/Q
                         net (fo=2, routed)           0.928     2.799    basesoc_clkmeasurement2_counter_reg[0]
    SLICE_X97Y136        LUT1 (Prop_lut1_I0_O)        0.045     2.844 r  basesoc_clkmeasurement2_counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.844    basesoc_clkmeasurement2_counter[0]_i_2_n_0
    SLICE_X97Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.996 r  basesoc_clkmeasurement2_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.996    basesoc_clkmeasurement2_counter_reg[0]_i_1_n_0
    SLICE_X97Y137        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.050 r  basesoc_clkmeasurement2_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.050    basesoc_clkmeasurement2_counter_reg[4]_i_1_n_7
    SLICE_X97Y137        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.189     2.586    clk2_counter_clk
    SLICE_X97Y137        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[4]/C
                         clock pessimism             -0.349     2.237    
    SLICE_X97Y137        FDRE (Hold_fdre_C_D)         0.105     2.342    basesoc_clkmeasurement2_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.342    
                         arrival time                           3.050    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement2_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        1.331ns  (logic 0.403ns (30.288%)  route 0.928ns (69.712%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.586ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.520     1.730    clk2_counter_clk
    SLICE_X97Y136        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y136        FDRE (Prop_fdre_C_Q)         0.141     1.871 f  basesoc_clkmeasurement2_counter_reg[0]/Q
                         net (fo=2, routed)           0.928     2.799    basesoc_clkmeasurement2_counter_reg[0]
    SLICE_X97Y136        LUT1 (Prop_lut1_I0_O)        0.045     2.844 r  basesoc_clkmeasurement2_counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.844    basesoc_clkmeasurement2_counter[0]_i_2_n_0
    SLICE_X97Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.996 r  basesoc_clkmeasurement2_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.996    basesoc_clkmeasurement2_counter_reg[0]_i_1_n_0
    SLICE_X97Y137        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     3.061 r  basesoc_clkmeasurement2_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.061    basesoc_clkmeasurement2_counter_reg[4]_i_1_n_5
    SLICE_X97Y137        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.189     2.586    clk2_counter_clk
    SLICE_X97Y137        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[6]/C
                         clock pessimism             -0.349     2.237    
    SLICE_X97Y137        FDRE (Hold_fdre_C_D)         0.105     2.342    basesoc_clkmeasurement2_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.342    
                         arrival time                           3.061    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement2_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.428ns (31.573%)  route 0.928ns (68.427%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.586ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.520     1.730    clk2_counter_clk
    SLICE_X97Y136        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y136        FDRE (Prop_fdre_C_Q)         0.141     1.871 f  basesoc_clkmeasurement2_counter_reg[0]/Q
                         net (fo=2, routed)           0.928     2.799    basesoc_clkmeasurement2_counter_reg[0]
    SLICE_X97Y136        LUT1 (Prop_lut1_I0_O)        0.045     2.844 r  basesoc_clkmeasurement2_counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.844    basesoc_clkmeasurement2_counter[0]_i_2_n_0
    SLICE_X97Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.996 r  basesoc_clkmeasurement2_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.996    basesoc_clkmeasurement2_counter_reg[0]_i_1_n_0
    SLICE_X97Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     3.086 r  basesoc_clkmeasurement2_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.086    basesoc_clkmeasurement2_counter_reg[4]_i_1_n_6
    SLICE_X97Y137        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.189     2.586    clk2_counter_clk
    SLICE_X97Y137        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[5]/C
                         clock pessimism             -0.349     2.237    
    SLICE_X97Y137        FDRE (Hold_fdre_C_D)         0.105     2.342    basesoc_clkmeasurement2_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.342    
                         arrival time                           3.086    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement2_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.428ns (31.573%)  route 0.928ns (68.427%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.586ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.520     1.730    clk2_counter_clk
    SLICE_X97Y136        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y136        FDRE (Prop_fdre_C_Q)         0.141     1.871 f  basesoc_clkmeasurement2_counter_reg[0]/Q
                         net (fo=2, routed)           0.928     2.799    basesoc_clkmeasurement2_counter_reg[0]
    SLICE_X97Y136        LUT1 (Prop_lut1_I0_O)        0.045     2.844 r  basesoc_clkmeasurement2_counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.844    basesoc_clkmeasurement2_counter[0]_i_2_n_0
    SLICE_X97Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.996 r  basesoc_clkmeasurement2_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.996    basesoc_clkmeasurement2_counter_reg[0]_i_1_n_0
    SLICE_X97Y137        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     3.086 r  basesoc_clkmeasurement2_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.086    basesoc_clkmeasurement2_counter_reg[4]_i_1_n_4
    SLICE_X97Y137        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.189     2.586    clk2_counter_clk
    SLICE_X97Y137        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[7]/C
                         clock pessimism             -0.349     2.237    
    SLICE_X97Y137        FDRE (Hold_fdre_C_D)         0.105     2.342    basesoc_clkmeasurement2_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.342    
                         arrival time                           3.086    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement2_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.141ns (14.805%)  route 0.811ns (85.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.520     1.730    clk2_counter_clk
    SLICE_X97Y136        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y136        FDRE (Prop_fdre_C_Q)         0.141     1.871 r  basesoc_clkmeasurement2_counter_reg[3]/Q
                         net (fo=2, routed)           0.811     2.682    basesoc_clkmeasurement2_counter_reg[3]
    SLICE_X98Y136        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.832     2.230    clk2_counter_clk
    SLICE_X98Y136        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[3]/C
                         clock pessimism             -0.375     1.854    
    SLICE_X98Y136        FDRE (Hold_fdre_C_D)         0.063     1.917    basesoc_clkmeasurement2_latch_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.682    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement2_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        1.370ns  (logic 0.141ns (10.294%)  route 1.229ns (89.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.586ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.520     1.730    clk2_counter_clk
    SLICE_X97Y136        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y136        FDRE (Prop_fdre_C_Q)         0.141     1.871 r  basesoc_clkmeasurement2_counter_reg[2]/Q
                         net (fo=2, routed)           1.229     3.100    basesoc_clkmeasurement2_counter_reg[2]
    SLICE_X96Y137        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.189     2.586    clk2_counter_clk
    SLICE_X96Y137        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[2]/C
                         clock pessimism             -0.349     2.237    
    SLICE_X96Y137        FDRE (Hold_fdre_C_D)         0.059     2.296    basesoc_clkmeasurement2_latch_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           3.100    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement2_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.431ns (31.724%)  route 0.928ns (68.276%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.520     1.730    clk2_counter_clk
    SLICE_X97Y136        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y136        FDRE (Prop_fdre_C_Q)         0.141     1.871 f  basesoc_clkmeasurement2_counter_reg[0]/Q
                         net (fo=2, routed)           0.928     2.799    basesoc_clkmeasurement2_counter_reg[0]
    SLICE_X97Y136        LUT1 (Prop_lut1_I0_O)        0.045     2.844 r  basesoc_clkmeasurement2_counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.844    basesoc_clkmeasurement2_counter[0]_i_2_n_0
    SLICE_X97Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.996 r  basesoc_clkmeasurement2_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.996    basesoc_clkmeasurement2_counter_reg[0]_i_1_n_0
    SLICE_X97Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.035 r  basesoc_clkmeasurement2_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.035    basesoc_clkmeasurement2_counter_reg[4]_i_1_n_0
    SLICE_X97Y138        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.089 r  basesoc_clkmeasurement2_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.089    basesoc_clkmeasurement2_counter_reg[8]_i_1_n_7
    SLICE_X97Y138        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.127     2.524    clk2_counter_clk
    SLICE_X97Y138        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[8]/C
                         clock pessimism             -0.349     2.175    
    SLICE_X97Y138        FDRE (Hold_fdre_C_D)         0.105     2.280    basesoc_clkmeasurement2_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           3.089    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement2_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        1.370ns  (logic 0.442ns (32.273%)  route 0.928ns (67.727%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.520     1.730    clk2_counter_clk
    SLICE_X97Y136        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y136        FDRE (Prop_fdre_C_Q)         0.141     1.871 f  basesoc_clkmeasurement2_counter_reg[0]/Q
                         net (fo=2, routed)           0.928     2.799    basesoc_clkmeasurement2_counter_reg[0]
    SLICE_X97Y136        LUT1 (Prop_lut1_I0_O)        0.045     2.844 r  basesoc_clkmeasurement2_counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.844    basesoc_clkmeasurement2_counter[0]_i_2_n_0
    SLICE_X97Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.996 r  basesoc_clkmeasurement2_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.996    basesoc_clkmeasurement2_counter_reg[0]_i_1_n_0
    SLICE_X97Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.035 r  basesoc_clkmeasurement2_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.035    basesoc_clkmeasurement2_counter_reg[4]_i_1_n_0
    SLICE_X97Y138        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     3.100 r  basesoc_clkmeasurement2_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.100    basesoc_clkmeasurement2_counter_reg[8]_i_1_n_5
    SLICE_X97Y138        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.127     2.524    clk2_counter_clk
    SLICE_X97Y138        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[10]/C
                         clock pessimism             -0.349     2.175    
    SLICE_X97Y138        FDRE (Hold_fdre_C_D)         0.105     2.280    basesoc_clkmeasurement2_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           3.100    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement2_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        1.395ns  (logic 0.467ns (33.487%)  route 0.928ns (66.513%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.520     1.730    clk2_counter_clk
    SLICE_X97Y136        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y136        FDRE (Prop_fdre_C_Q)         0.141     1.871 f  basesoc_clkmeasurement2_counter_reg[0]/Q
                         net (fo=2, routed)           0.928     2.799    basesoc_clkmeasurement2_counter_reg[0]
    SLICE_X97Y136        LUT1 (Prop_lut1_I0_O)        0.045     2.844 r  basesoc_clkmeasurement2_counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.844    basesoc_clkmeasurement2_counter[0]_i_2_n_0
    SLICE_X97Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.996 r  basesoc_clkmeasurement2_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.996    basesoc_clkmeasurement2_counter_reg[0]_i_1_n_0
    SLICE_X97Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.035 r  basesoc_clkmeasurement2_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.035    basesoc_clkmeasurement2_counter_reg[4]_i_1_n_0
    SLICE_X97Y138        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     3.125 r  basesoc_clkmeasurement2_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.125    basesoc_clkmeasurement2_counter_reg[8]_i_1_n_4
    SLICE_X97Y138        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.127     2.524    clk2_counter_clk
    SLICE_X97Y138        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[11]/C
                         clock pessimism             -0.349     2.175    
    SLICE_X97Y138        FDRE (Hold_fdre_C_D)         0.105     2.280    basesoc_clkmeasurement2_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           3.125    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement2_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        1.395ns  (logic 0.467ns (33.487%)  route 0.928ns (66.513%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.520     1.730    clk2_counter_clk
    SLICE_X97Y136        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y136        FDRE (Prop_fdre_C_Q)         0.141     1.871 f  basesoc_clkmeasurement2_counter_reg[0]/Q
                         net (fo=2, routed)           0.928     2.799    basesoc_clkmeasurement2_counter_reg[0]
    SLICE_X97Y136        LUT1 (Prop_lut1_I0_O)        0.045     2.844 r  basesoc_clkmeasurement2_counter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.844    basesoc_clkmeasurement2_counter[0]_i_2_n_0
    SLICE_X97Y136        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.996 r  basesoc_clkmeasurement2_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.996    basesoc_clkmeasurement2_counter_reg[0]_i_1_n_0
    SLICE_X97Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.035 r  basesoc_clkmeasurement2_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.035    basesoc_clkmeasurement2_counter_reg[4]_i_1_n_0
    SLICE_X97Y138        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     3.125 r  basesoc_clkmeasurement2_counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.125    basesoc_clkmeasurement2_counter_reg[8]_i_1_n_6
    SLICE_X97Y138        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.127     2.524    clk2_counter_clk
    SLICE_X97Y138        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[9]/C
                         clock pessimism             -0.349     2.175    
    SLICE_X97Y138        FDRE (Hold_fdre_C_D)         0.105     2.280    basesoc_clkmeasurement2_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           3.125    
  -------------------------------------------------------------------
                         slack                                  0.845    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         si5351_clk0
Waveform(ns):       { 0.000 13.021 }
Period(ns):         26.041
Sources:            { si5351_clk0 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDPE/C   n/a            1.000         26.041      25.041     SLICE_X98Y152  FDPE_50/C
Min Period        n/a     FDPE/C   n/a            1.000         26.041      25.041     SLICE_X98Y152  FDPE_51/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X97Y136  basesoc_clkmeasurement2_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X97Y138  basesoc_clkmeasurement2_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X97Y138  basesoc_clkmeasurement2_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X97Y139  basesoc_clkmeasurement2_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X97Y139  basesoc_clkmeasurement2_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X97Y139  basesoc_clkmeasurement2_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X97Y139  basesoc_clkmeasurement2_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X97Y140  basesoc_clkmeasurement2_counter_reg[16]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         13.021      12.521     SLICE_X98Y152  FDPE_50/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         13.021      12.521     SLICE_X98Y152  FDPE_50/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         13.021      12.521     SLICE_X98Y152  FDPE_51/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         13.021      12.521     SLICE_X98Y152  FDPE_51/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X97Y136  basesoc_clkmeasurement2_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         13.020      12.520     SLICE_X97Y136  basesoc_clkmeasurement2_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X97Y138  basesoc_clkmeasurement2_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X97Y138  basesoc_clkmeasurement2_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X97Y138  basesoc_clkmeasurement2_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X97Y138  basesoc_clkmeasurement2_counter_reg[11]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         13.020      12.520     SLICE_X98Y152  FDPE_50/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         13.021      12.521     SLICE_X98Y152  FDPE_50/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         13.020      12.520     SLICE_X98Y152  FDPE_51/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         13.021      12.521     SLICE_X98Y152  FDPE_51/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X97Y136  basesoc_clkmeasurement2_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X97Y136  basesoc_clkmeasurement2_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X97Y138  basesoc_clkmeasurement2_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X97Y138  basesoc_clkmeasurement2_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X97Y138  basesoc_clkmeasurement2_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X97Y138  basesoc_clkmeasurement2_counter_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  si5351_clk1
  To Clock:  si5351_clk1

Setup :            1  Failing Endpoint ,  Worst Slack       -0.147ns,  Total Violation       -0.147ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.935ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.147ns  (required time - arrival time)
  Source:                 FDPE_54/C
                            (rising edge-triggered cell FDPE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDPE_55/D
                            (rising edge-triggered cell FDPE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        2.111ns  (logic 0.393ns (18.617%)  route 1.718ns (81.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.435ns
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.771     5.074    clk4_counter_clk
    SLICE_X94Y145        FDPE                                         r  FDPE_54/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y145        FDPE (Prop_fdpe_C_Q)         0.393     5.467 r  FDPE_54/Q
                         net (fo=1, routed)           1.718     7.185    impl_xilinxasyncresetsynchronizerimpl27_rst_meta
    SLICE_X94Y145        FDPE                                         r  FDPE_55/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E19                                               0.000     2.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     2.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237     3.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.199     6.435    clk4_counter_clk
    SLICE_X94Y145        FDPE                                         r  FDPE_55/C
                         clock pessimism              0.639     7.074    
                         clock uncertainty           -0.035     7.039    
    SLICE_X94Y145        FDPE (Setup_fdpe_C_D)       -0.001     7.038    FDPE_55
  -------------------------------------------------------------------
                         required time                          7.038    
                         arrival time                          -7.185    
  -------------------------------------------------------------------
                         slack                                 -0.147    

Slack (MET) :             1.481ns  (required time - arrival time)
  Source:                 basesoc_ppsgenerator_time_next_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_ppsgenerator_time_next_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        8.041ns  (logic 1.371ns (17.049%)  route 6.670ns (82.951%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         4.045     5.348    clk4_counter_clk
    SLICE_X110Y130       FDRE                                         r  basesoc_ppsgenerator_time_next_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y130       FDRE (Prop_fdre_C_Q)         0.341     5.689 r  basesoc_ppsgenerator_time_next_reg[14]/Q
                         net (fo=4, routed)           2.625     8.315    basesoc_ppsgenerator_time_next_reg_n_0_[14]
    SLICE_X112Y133       LUT4 (Prop_lut4_I2_O)        0.097     8.412 r  basesoc_ppsgenerator_time_next[63]_i_63/O
                         net (fo=1, routed)           0.000     8.412    basesoc_ppsgenerator_time_next[63]_i_63_n_0
    SLICE_X112Y133       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     8.696 r  basesoc_ppsgenerator_time_next_reg[63]_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.696    basesoc_ppsgenerator_time_next_reg[63]_i_49_n_0
    SLICE_X112Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.788 r  basesoc_ppsgenerator_time_next_reg[63]_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.788    basesoc_ppsgenerator_time_next_reg[63]_i_40_n_0
    SLICE_X112Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.880 r  basesoc_ppsgenerator_time_next_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.880    basesoc_ppsgenerator_time_next_reg[63]_i_31_n_0
    SLICE_X112Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.972 r  basesoc_ppsgenerator_time_next_reg[63]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.972    basesoc_ppsgenerator_time_next_reg[63]_i_22_n_0
    SLICE_X112Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.064 r  basesoc_ppsgenerator_time_next_reg[63]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.064    basesoc_ppsgenerator_time_next_reg[63]_i_13_n_0
    SLICE_X112Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.156 r  basesoc_ppsgenerator_time_next_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.156    basesoc_ppsgenerator_time_next_reg[63]_i_4_n_0
    SLICE_X112Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.248 r  basesoc_ppsgenerator_time_next_reg[63]_i_2/CO[3]
                         net (fo=46, routed)          1.867    11.115    basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value_ce0
    SLICE_X111Y133       LUT2 (Prop_lut2_I0_O)        0.097    11.212 r  basesoc_ppsgenerator_time_next[30]_i_2/O
                         net (fo=12, routed)          2.178    13.390    basesoc_ppsgenerator_time_next[30]_i_2_n_0
    SLICE_X111Y133       FDRE                                         r  basesoc_ppsgenerator_time_next_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.663    14.899    clk4_counter_clk
    SLICE_X111Y133       FDRE                                         r  basesoc_ppsgenerator_time_next_reg[21]/C
                         clock pessimism              0.157    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X111Y133       FDRE (Setup_fdre_C_CE)      -0.150    14.871    basesoc_ppsgenerator_time_next_reg[21]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -13.390    
  -------------------------------------------------------------------
                         slack                                  1.481    

Slack (MET) :             1.481ns  (required time - arrival time)
  Source:                 basesoc_ppsgenerator_time_next_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_ppsgenerator_time_next_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        8.041ns  (logic 1.371ns (17.049%)  route 6.670ns (82.951%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         4.045     5.348    clk4_counter_clk
    SLICE_X110Y130       FDRE                                         r  basesoc_ppsgenerator_time_next_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y130       FDRE (Prop_fdre_C_Q)         0.341     5.689 r  basesoc_ppsgenerator_time_next_reg[14]/Q
                         net (fo=4, routed)           2.625     8.315    basesoc_ppsgenerator_time_next_reg_n_0_[14]
    SLICE_X112Y133       LUT4 (Prop_lut4_I2_O)        0.097     8.412 r  basesoc_ppsgenerator_time_next[63]_i_63/O
                         net (fo=1, routed)           0.000     8.412    basesoc_ppsgenerator_time_next[63]_i_63_n_0
    SLICE_X112Y133       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     8.696 r  basesoc_ppsgenerator_time_next_reg[63]_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.696    basesoc_ppsgenerator_time_next_reg[63]_i_49_n_0
    SLICE_X112Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.788 r  basesoc_ppsgenerator_time_next_reg[63]_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.788    basesoc_ppsgenerator_time_next_reg[63]_i_40_n_0
    SLICE_X112Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.880 r  basesoc_ppsgenerator_time_next_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.880    basesoc_ppsgenerator_time_next_reg[63]_i_31_n_0
    SLICE_X112Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.972 r  basesoc_ppsgenerator_time_next_reg[63]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.972    basesoc_ppsgenerator_time_next_reg[63]_i_22_n_0
    SLICE_X112Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.064 r  basesoc_ppsgenerator_time_next_reg[63]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.064    basesoc_ppsgenerator_time_next_reg[63]_i_13_n_0
    SLICE_X112Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.156 r  basesoc_ppsgenerator_time_next_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.156    basesoc_ppsgenerator_time_next_reg[63]_i_4_n_0
    SLICE_X112Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.248 r  basesoc_ppsgenerator_time_next_reg[63]_i_2/CO[3]
                         net (fo=46, routed)          1.867    11.115    basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value_ce0
    SLICE_X111Y133       LUT2 (Prop_lut2_I0_O)        0.097    11.212 r  basesoc_ppsgenerator_time_next[30]_i_2/O
                         net (fo=12, routed)          2.178    13.390    basesoc_ppsgenerator_time_next[30]_i_2_n_0
    SLICE_X111Y133       FDRE                                         r  basesoc_ppsgenerator_time_next_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.663    14.899    clk4_counter_clk
    SLICE_X111Y133       FDRE                                         r  basesoc_ppsgenerator_time_next_reg[22]/C
                         clock pessimism              0.157    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X111Y133       FDRE (Setup_fdre_C_CE)      -0.150    14.871    basesoc_ppsgenerator_time_next_reg[22]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -13.390    
  -------------------------------------------------------------------
                         slack                                  1.481    

Slack (MET) :             1.481ns  (required time - arrival time)
  Source:                 basesoc_ppsgenerator_time_next_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_ppsgenerator_time_next_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        8.041ns  (logic 1.371ns (17.049%)  route 6.670ns (82.951%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         4.045     5.348    clk4_counter_clk
    SLICE_X110Y130       FDRE                                         r  basesoc_ppsgenerator_time_next_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y130       FDRE (Prop_fdre_C_Q)         0.341     5.689 r  basesoc_ppsgenerator_time_next_reg[14]/Q
                         net (fo=4, routed)           2.625     8.315    basesoc_ppsgenerator_time_next_reg_n_0_[14]
    SLICE_X112Y133       LUT4 (Prop_lut4_I2_O)        0.097     8.412 r  basesoc_ppsgenerator_time_next[63]_i_63/O
                         net (fo=1, routed)           0.000     8.412    basesoc_ppsgenerator_time_next[63]_i_63_n_0
    SLICE_X112Y133       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     8.696 r  basesoc_ppsgenerator_time_next_reg[63]_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.696    basesoc_ppsgenerator_time_next_reg[63]_i_49_n_0
    SLICE_X112Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.788 r  basesoc_ppsgenerator_time_next_reg[63]_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.788    basesoc_ppsgenerator_time_next_reg[63]_i_40_n_0
    SLICE_X112Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.880 r  basesoc_ppsgenerator_time_next_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.880    basesoc_ppsgenerator_time_next_reg[63]_i_31_n_0
    SLICE_X112Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.972 r  basesoc_ppsgenerator_time_next_reg[63]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.972    basesoc_ppsgenerator_time_next_reg[63]_i_22_n_0
    SLICE_X112Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.064 r  basesoc_ppsgenerator_time_next_reg[63]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.064    basesoc_ppsgenerator_time_next_reg[63]_i_13_n_0
    SLICE_X112Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.156 r  basesoc_ppsgenerator_time_next_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.156    basesoc_ppsgenerator_time_next_reg[63]_i_4_n_0
    SLICE_X112Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.248 r  basesoc_ppsgenerator_time_next_reg[63]_i_2/CO[3]
                         net (fo=46, routed)          1.867    11.115    basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value_ce0
    SLICE_X111Y133       LUT2 (Prop_lut2_I0_O)        0.097    11.212 r  basesoc_ppsgenerator_time_next[30]_i_2/O
                         net (fo=12, routed)          2.178    13.390    basesoc_ppsgenerator_time_next[30]_i_2_n_0
    SLICE_X111Y133       FDRE                                         r  basesoc_ppsgenerator_time_next_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.663    14.899    clk4_counter_clk
    SLICE_X111Y133       FDRE                                         r  basesoc_ppsgenerator_time_next_reg[24]/C
                         clock pessimism              0.157    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X111Y133       FDRE (Setup_fdre_C_CE)      -0.150    14.871    basesoc_ppsgenerator_time_next_reg[24]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -13.390    
  -------------------------------------------------------------------
                         slack                                  1.481    

Slack (MET) :             1.481ns  (required time - arrival time)
  Source:                 basesoc_ppsgenerator_time_next_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_ppsgenerator_time_next_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        8.041ns  (logic 1.371ns (17.049%)  route 6.670ns (82.951%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         4.045     5.348    clk4_counter_clk
    SLICE_X110Y130       FDRE                                         r  basesoc_ppsgenerator_time_next_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y130       FDRE (Prop_fdre_C_Q)         0.341     5.689 r  basesoc_ppsgenerator_time_next_reg[14]/Q
                         net (fo=4, routed)           2.625     8.315    basesoc_ppsgenerator_time_next_reg_n_0_[14]
    SLICE_X112Y133       LUT4 (Prop_lut4_I2_O)        0.097     8.412 r  basesoc_ppsgenerator_time_next[63]_i_63/O
                         net (fo=1, routed)           0.000     8.412    basesoc_ppsgenerator_time_next[63]_i_63_n_0
    SLICE_X112Y133       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     8.696 r  basesoc_ppsgenerator_time_next_reg[63]_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.696    basesoc_ppsgenerator_time_next_reg[63]_i_49_n_0
    SLICE_X112Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.788 r  basesoc_ppsgenerator_time_next_reg[63]_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.788    basesoc_ppsgenerator_time_next_reg[63]_i_40_n_0
    SLICE_X112Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.880 r  basesoc_ppsgenerator_time_next_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.880    basesoc_ppsgenerator_time_next_reg[63]_i_31_n_0
    SLICE_X112Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.972 r  basesoc_ppsgenerator_time_next_reg[63]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.972    basesoc_ppsgenerator_time_next_reg[63]_i_22_n_0
    SLICE_X112Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.064 r  basesoc_ppsgenerator_time_next_reg[63]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.064    basesoc_ppsgenerator_time_next_reg[63]_i_13_n_0
    SLICE_X112Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.156 r  basesoc_ppsgenerator_time_next_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.156    basesoc_ppsgenerator_time_next_reg[63]_i_4_n_0
    SLICE_X112Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.248 r  basesoc_ppsgenerator_time_next_reg[63]_i_2/CO[3]
                         net (fo=46, routed)          1.867    11.115    basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value_ce0
    SLICE_X111Y133       LUT2 (Prop_lut2_I0_O)        0.097    11.212 r  basesoc_ppsgenerator_time_next[30]_i_2/O
                         net (fo=12, routed)          2.178    13.390    basesoc_ppsgenerator_time_next[30]_i_2_n_0
    SLICE_X111Y133       FDRE                                         r  basesoc_ppsgenerator_time_next_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.663    14.899    clk4_counter_clk
    SLICE_X111Y133       FDRE                                         r  basesoc_ppsgenerator_time_next_reg[27]/C
                         clock pessimism              0.157    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X111Y133       FDRE (Setup_fdre_C_CE)      -0.150    14.871    basesoc_ppsgenerator_time_next_reg[27]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -13.390    
  -------------------------------------------------------------------
                         slack                                  1.481    

Slack (MET) :             1.481ns  (required time - arrival time)
  Source:                 basesoc_ppsgenerator_time_next_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_ppsgenerator_time_next_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        8.041ns  (logic 1.371ns (17.049%)  route 6.670ns (82.951%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         4.045     5.348    clk4_counter_clk
    SLICE_X110Y130       FDRE                                         r  basesoc_ppsgenerator_time_next_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y130       FDRE (Prop_fdre_C_Q)         0.341     5.689 r  basesoc_ppsgenerator_time_next_reg[14]/Q
                         net (fo=4, routed)           2.625     8.315    basesoc_ppsgenerator_time_next_reg_n_0_[14]
    SLICE_X112Y133       LUT4 (Prop_lut4_I2_O)        0.097     8.412 r  basesoc_ppsgenerator_time_next[63]_i_63/O
                         net (fo=1, routed)           0.000     8.412    basesoc_ppsgenerator_time_next[63]_i_63_n_0
    SLICE_X112Y133       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     8.696 r  basesoc_ppsgenerator_time_next_reg[63]_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.696    basesoc_ppsgenerator_time_next_reg[63]_i_49_n_0
    SLICE_X112Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.788 r  basesoc_ppsgenerator_time_next_reg[63]_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.788    basesoc_ppsgenerator_time_next_reg[63]_i_40_n_0
    SLICE_X112Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.880 r  basesoc_ppsgenerator_time_next_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.880    basesoc_ppsgenerator_time_next_reg[63]_i_31_n_0
    SLICE_X112Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.972 r  basesoc_ppsgenerator_time_next_reg[63]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.972    basesoc_ppsgenerator_time_next_reg[63]_i_22_n_0
    SLICE_X112Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.064 r  basesoc_ppsgenerator_time_next_reg[63]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.064    basesoc_ppsgenerator_time_next_reg[63]_i_13_n_0
    SLICE_X112Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.156 r  basesoc_ppsgenerator_time_next_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.156    basesoc_ppsgenerator_time_next_reg[63]_i_4_n_0
    SLICE_X112Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.248 r  basesoc_ppsgenerator_time_next_reg[63]_i_2/CO[3]
                         net (fo=46, routed)          1.867    11.115    basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value_ce0
    SLICE_X111Y133       LUT2 (Prop_lut2_I0_O)        0.097    11.212 r  basesoc_ppsgenerator_time_next[30]_i_2/O
                         net (fo=12, routed)          2.178    13.390    basesoc_ppsgenerator_time_next[30]_i_2_n_0
    SLICE_X111Y133       FDRE                                         r  basesoc_ppsgenerator_time_next_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.663    14.899    clk4_counter_clk
    SLICE_X111Y133       FDRE                                         r  basesoc_ppsgenerator_time_next_reg[28]/C
                         clock pessimism              0.157    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X111Y133       FDRE (Setup_fdre_C_CE)      -0.150    14.871    basesoc_ppsgenerator_time_next_reg[28]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -13.390    
  -------------------------------------------------------------------
                         slack                                  1.481    

Slack (MET) :             1.481ns  (required time - arrival time)
  Source:                 basesoc_ppsgenerator_time_next_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_ppsgenerator_time_next_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        8.041ns  (logic 1.371ns (17.049%)  route 6.670ns (82.951%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 14.899 - 10.000 ) 
    Source Clock Delay      (SCD):    5.348ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         4.045     5.348    clk4_counter_clk
    SLICE_X110Y130       FDRE                                         r  basesoc_ppsgenerator_time_next_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y130       FDRE (Prop_fdre_C_Q)         0.341     5.689 r  basesoc_ppsgenerator_time_next_reg[14]/Q
                         net (fo=4, routed)           2.625     8.315    basesoc_ppsgenerator_time_next_reg_n_0_[14]
    SLICE_X112Y133       LUT4 (Prop_lut4_I2_O)        0.097     8.412 r  basesoc_ppsgenerator_time_next[63]_i_63/O
                         net (fo=1, routed)           0.000     8.412    basesoc_ppsgenerator_time_next[63]_i_63_n_0
    SLICE_X112Y133       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     8.696 r  basesoc_ppsgenerator_time_next_reg[63]_i_49/CO[3]
                         net (fo=1, routed)           0.000     8.696    basesoc_ppsgenerator_time_next_reg[63]_i_49_n_0
    SLICE_X112Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.788 r  basesoc_ppsgenerator_time_next_reg[63]_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.788    basesoc_ppsgenerator_time_next_reg[63]_i_40_n_0
    SLICE_X112Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.880 r  basesoc_ppsgenerator_time_next_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.880    basesoc_ppsgenerator_time_next_reg[63]_i_31_n_0
    SLICE_X112Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.972 r  basesoc_ppsgenerator_time_next_reg[63]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.972    basesoc_ppsgenerator_time_next_reg[63]_i_22_n_0
    SLICE_X112Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.064 r  basesoc_ppsgenerator_time_next_reg[63]_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.064    basesoc_ppsgenerator_time_next_reg[63]_i_13_n_0
    SLICE_X112Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.156 r  basesoc_ppsgenerator_time_next_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.156    basesoc_ppsgenerator_time_next_reg[63]_i_4_n_0
    SLICE_X112Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.248 r  basesoc_ppsgenerator_time_next_reg[63]_i_2/CO[3]
                         net (fo=46, routed)          1.867    11.115    basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value_ce0
    SLICE_X111Y133       LUT2 (Prop_lut2_I0_O)        0.097    11.212 r  basesoc_ppsgenerator_time_next[30]_i_2/O
                         net (fo=12, routed)          2.178    13.390    basesoc_ppsgenerator_time_next[30]_i_2_n_0
    SLICE_X111Y133       FDRE                                         r  basesoc_ppsgenerator_time_next_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.663    14.899    clk4_counter_clk
    SLICE_X111Y133       FDRE                                         r  basesoc_ppsgenerator_time_next_reg[30]/C
                         clock pessimism              0.157    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X111Y133       FDRE (Setup_fdre_C_CE)      -0.150    14.871    basesoc_ppsgenerator_time_next_reg[30]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -13.390    
  -------------------------------------------------------------------
                         slack                                  1.481    

Slack (MET) :             1.572ns  (required time - arrival time)
  Source:                 basesoc_ppsgenerator_time_next_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_ppsgenerator_time_next_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        7.461ns  (logic 1.189ns (15.936%)  route 6.272ns (84.064%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.682ns = ( 14.682 - 10.000 ) 
    Source Clock Delay      (SCD):    5.619ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         4.316     5.619    clk4_counter_clk
    SLICE_X111Y133       FDRE                                         r  basesoc_ppsgenerator_time_next_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y133       FDRE (Prop_fdre_C_Q)         0.341     5.960 r  basesoc_ppsgenerator_time_next_reg[28]/Q
                         net (fo=4, routed)           2.345     8.306    basesoc_ppsgenerator_time_next_reg_n_0_[28]
    SLICE_X112Y135       LUT4 (Prop_lut4_I2_O)        0.097     8.403 r  basesoc_ppsgenerator_time_next[63]_i_46/O
                         net (fo=1, routed)           0.000     8.403    basesoc_ppsgenerator_time_next[63]_i_46_n_0
    SLICE_X112Y135       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     8.689 r  basesoc_ppsgenerator_time_next_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.689    basesoc_ppsgenerator_time_next_reg[63]_i_31_n_0
    SLICE_X112Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.781 r  basesoc_ppsgenerator_time_next_reg[63]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.781    basesoc_ppsgenerator_time_next_reg[63]_i_22_n_0
    SLICE_X112Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.873 r  basesoc_ppsgenerator_time_next_reg[63]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.873    basesoc_ppsgenerator_time_next_reg[63]_i_13_n_0
    SLICE_X112Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.965 r  basesoc_ppsgenerator_time_next_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.965    basesoc_ppsgenerator_time_next_reg[63]_i_4_n_0
    SLICE_X112Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.057 r  basesoc_ppsgenerator_time_next_reg[63]_i_2/CO[3]
                         net (fo=46, routed)          1.867    10.924    basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value_ce0
    SLICE_X111Y133       LUT2 (Prop_lut2_I0_O)        0.097    11.021 r  basesoc_ppsgenerator_time_next[30]_i_2/O
                         net (fo=12, routed)          2.060    13.081    basesoc_ppsgenerator_time_next[30]_i_2_n_0
    SLICE_X111Y130       FDRE                                         r  basesoc_ppsgenerator_time_next_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.445    14.682    clk4_counter_clk
    SLICE_X111Y130       FDRE                                         r  basesoc_ppsgenerator_time_next_reg[10]/C
                         clock pessimism              0.157    14.838    
                         clock uncertainty           -0.035    14.803    
    SLICE_X111Y130       FDRE (Setup_fdre_C_CE)      -0.150    14.653    basesoc_ppsgenerator_time_next_reg[10]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -13.081    
  -------------------------------------------------------------------
                         slack                                  1.572    

Slack (MET) :             1.572ns  (required time - arrival time)
  Source:                 basesoc_ppsgenerator_time_next_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_ppsgenerator_time_next_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        7.461ns  (logic 1.189ns (15.936%)  route 6.272ns (84.064%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.682ns = ( 14.682 - 10.000 ) 
    Source Clock Delay      (SCD):    5.619ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         4.316     5.619    clk4_counter_clk
    SLICE_X111Y133       FDRE                                         r  basesoc_ppsgenerator_time_next_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y133       FDRE (Prop_fdre_C_Q)         0.341     5.960 r  basesoc_ppsgenerator_time_next_reg[28]/Q
                         net (fo=4, routed)           2.345     8.306    basesoc_ppsgenerator_time_next_reg_n_0_[28]
    SLICE_X112Y135       LUT4 (Prop_lut4_I2_O)        0.097     8.403 r  basesoc_ppsgenerator_time_next[63]_i_46/O
                         net (fo=1, routed)           0.000     8.403    basesoc_ppsgenerator_time_next[63]_i_46_n_0
    SLICE_X112Y135       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     8.689 r  basesoc_ppsgenerator_time_next_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.689    basesoc_ppsgenerator_time_next_reg[63]_i_31_n_0
    SLICE_X112Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.781 r  basesoc_ppsgenerator_time_next_reg[63]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.781    basesoc_ppsgenerator_time_next_reg[63]_i_22_n_0
    SLICE_X112Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.873 r  basesoc_ppsgenerator_time_next_reg[63]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.873    basesoc_ppsgenerator_time_next_reg[63]_i_13_n_0
    SLICE_X112Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.965 r  basesoc_ppsgenerator_time_next_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.965    basesoc_ppsgenerator_time_next_reg[63]_i_4_n_0
    SLICE_X112Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.057 r  basesoc_ppsgenerator_time_next_reg[63]_i_2/CO[3]
                         net (fo=46, routed)          1.867    10.924    basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value_ce0
    SLICE_X111Y133       LUT2 (Prop_lut2_I0_O)        0.097    11.021 r  basesoc_ppsgenerator_time_next[30]_i_2/O
                         net (fo=12, routed)          2.060    13.081    basesoc_ppsgenerator_time_next[30]_i_2_n_0
    SLICE_X111Y130       FDRE                                         r  basesoc_ppsgenerator_time_next_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.445    14.682    clk4_counter_clk
    SLICE_X111Y130       FDRE                                         r  basesoc_ppsgenerator_time_next_reg[11]/C
                         clock pessimism              0.157    14.838    
                         clock uncertainty           -0.035    14.803    
    SLICE_X111Y130       FDRE (Setup_fdre_C_CE)      -0.150    14.653    basesoc_ppsgenerator_time_next_reg[11]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -13.081    
  -------------------------------------------------------------------
                         slack                                  1.572    

Slack (MET) :             1.572ns  (required time - arrival time)
  Source:                 basesoc_ppsgenerator_time_next_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_ppsgenerator_time_next_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        7.461ns  (logic 1.189ns (15.936%)  route 6.272ns (84.064%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.682ns = ( 14.682 - 10.000 ) 
    Source Clock Delay      (SCD):    5.619ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         4.316     5.619    clk4_counter_clk
    SLICE_X111Y133       FDRE                                         r  basesoc_ppsgenerator_time_next_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y133       FDRE (Prop_fdre_C_Q)         0.341     5.960 r  basesoc_ppsgenerator_time_next_reg[28]/Q
                         net (fo=4, routed)           2.345     8.306    basesoc_ppsgenerator_time_next_reg_n_0_[28]
    SLICE_X112Y135       LUT4 (Prop_lut4_I2_O)        0.097     8.403 r  basesoc_ppsgenerator_time_next[63]_i_46/O
                         net (fo=1, routed)           0.000     8.403    basesoc_ppsgenerator_time_next[63]_i_46_n_0
    SLICE_X112Y135       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     8.689 r  basesoc_ppsgenerator_time_next_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.689    basesoc_ppsgenerator_time_next_reg[63]_i_31_n_0
    SLICE_X112Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.781 r  basesoc_ppsgenerator_time_next_reg[63]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.781    basesoc_ppsgenerator_time_next_reg[63]_i_22_n_0
    SLICE_X112Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.873 r  basesoc_ppsgenerator_time_next_reg[63]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.873    basesoc_ppsgenerator_time_next_reg[63]_i_13_n_0
    SLICE_X112Y138       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.965 r  basesoc_ppsgenerator_time_next_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.965    basesoc_ppsgenerator_time_next_reg[63]_i_4_n_0
    SLICE_X112Y139       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.057 r  basesoc_ppsgenerator_time_next_reg[63]_i_2/CO[3]
                         net (fo=46, routed)          1.867    10.924    basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value_ce0
    SLICE_X111Y133       LUT2 (Prop_lut2_I0_O)        0.097    11.021 r  basesoc_ppsgenerator_time_next[30]_i_2/O
                         net (fo=12, routed)          2.060    13.081    basesoc_ppsgenerator_time_next[30]_i_2_n_0
    SLICE_X111Y130       FDRE                                         r  basesoc_ppsgenerator_time_next_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.445    14.682    clk4_counter_clk
    SLICE_X111Y130       FDRE                                         r  basesoc_ppsgenerator_time_next_reg[13]/C
                         clock pessimism              0.157    14.838    
                         clock uncertainty           -0.035    14.803    
    SLICE_X111Y130       FDRE (Setup_fdre_C_CE)      -0.150    14.653    basesoc_ppsgenerator_time_next_reg[13]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -13.081    
  -------------------------------------------------------------------
                         slack                                  1.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.935ns  (arrival time - required time)
  Source:                 basesoc_ppsgenerator_time_next_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_ppsgenerator_time_next_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.367ns (23.085%)  route 1.223ns (76.915%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    2.435ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.212     2.435    clk4_counter_clk
    SLICE_X110Y132       FDRE                                         r  basesoc_ppsgenerator_time_next_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y132       FDRE (Prop_fdre_C_Q)         0.141     2.576 r  basesoc_ppsgenerator_time_next_reg[20]/Q
                         net (fo=4, routed)           1.223     3.799    basesoc_ppsgenerator_time_next_reg_n_0_[20]
    SLICE_X110Y132       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     3.960 r  basesoc_ppsgenerator_time_next_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.960    basesoc_ppsgenerator_time_next_reg[23]_i_1_n_0
    SLICE_X110Y133       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     4.025 r  basesoc_ppsgenerator_time_next_reg[26]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.025    basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value[26]
    SLICE_X110Y133       FDRE                                         r  basesoc_ppsgenerator_time_next_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.821     3.232    clk4_counter_clk
    SLICE_X110Y133       FDRE                                         r  basesoc_ppsgenerator_time_next_reg[26]/C
                         clock pessimism             -0.247     2.985    
    SLICE_X110Y133       FDRE (Hold_fdre_C_D)         0.105     3.090    basesoc_ppsgenerator_time_next_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.090    
                         arrival time                           4.025    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 impl_xilinxmultiregimpl3_regs1_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_time_gen_time1_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.289ns (22.080%)  route 1.020ns (77.920%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.048ns
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.322     2.546    clk4_counter_clk
    SLICE_X109Y142       FDRE                                         r  impl_xilinxmultiregimpl3_regs1_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y142       FDRE (Prop_fdre_C_Q)         0.128     2.674 r  impl_xilinxmultiregimpl3_regs1_reg[47]/Q
                         net (fo=1, routed)           1.020     3.694    impl_xilinxmultiregimpl3_regs1[47]
    SLICE_X115Y143       LUT4 (Prop_lut4_I3_O)        0.098     3.792 r  basesoc_time_gen_time1[44]_i_2/O
                         net (fo=1, routed)           0.000     3.792    basesoc_time_gen_time1[44]_i_2_n_0
    SLICE_X115Y143       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     3.855 r  basesoc_time_gen_time1_reg[44]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.855    basesoc_time_gen_time1_reg[44]_i_1_n_4
    SLICE_X115Y143       FDRE                                         r  basesoc_time_gen_time1_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.637     3.048    clk4_counter_clk
    SLICE_X115Y143       FDRE                                         r  basesoc_time_gen_time1_reg[47]/C
                         clock pessimism             -0.247     2.802    
    SLICE_X115Y143       FDRE (Hold_fdre_C_D)         0.105     2.907    basesoc_time_gen_time1_reg[47]
  -------------------------------------------------------------------
                         required time                         -2.907    
                         arrival time                           3.855    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.960ns  (arrival time - required time)
  Source:                 basesoc_ppsgenerator_time_next_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_ppsgenerator_time_next_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.392ns (24.276%)  route 1.223ns (75.724%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    2.435ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.212     2.435    clk4_counter_clk
    SLICE_X110Y132       FDRE                                         r  basesoc_ppsgenerator_time_next_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y132       FDRE (Prop_fdre_C_Q)         0.141     2.576 r  basesoc_ppsgenerator_time_next_reg[20]/Q
                         net (fo=4, routed)           1.223     3.799    basesoc_ppsgenerator_time_next_reg_n_0_[20]
    SLICE_X110Y132       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     3.960 r  basesoc_ppsgenerator_time_next_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.960    basesoc_ppsgenerator_time_next_reg[23]_i_1_n_0
    SLICE_X110Y133       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     4.050 r  basesoc_ppsgenerator_time_next_reg[26]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.050    basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value[25]
    SLICE_X110Y133       FDRE                                         r  basesoc_ppsgenerator_time_next_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.821     3.232    clk4_counter_clk
    SLICE_X110Y133       FDRE                                         r  basesoc_ppsgenerator_time_next_reg[25]/C
                         clock pessimism             -0.247     2.985    
    SLICE_X110Y133       FDRE (Hold_fdre_C_D)         0.105     3.090    basesoc_ppsgenerator_time_next_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.090    
                         arrival time                           4.050    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 basesoc_time_gen_time1_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_time_gen_time0_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.308ns (21.630%)  route 1.116ns (78.370%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.087ns
    Source Clock Delay      (SCD):    2.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.280     2.504    clk4_counter_clk
    SLICE_X115Y143       FDRE                                         r  basesoc_time_gen_time1_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y143       FDRE (Prop_fdre_C_Q)         0.141     2.645 r  basesoc_time_gen_time1_reg[47]/Q
                         net (fo=3, routed)           1.116     3.761    basesoc_time_gen_time1_reg[47]
    SLICE_X114Y143       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     3.874 r  basesoc_time_gen_time0_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.874    basesoc_time_gen_time0_reg[47]_i_1_n_0
    SLICE_X114Y144       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.928 r  basesoc_time_gen_time0_reg[51]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.928    basesoc_time_gen_time0_reg[51]_i_1_n_7
    SLICE_X114Y144       FDRE                                         r  basesoc_time_gen_time0_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.676     3.087    clk4_counter_clk
    SLICE_X114Y144       FDRE                                         r  basesoc_time_gen_time0_reg[48]/C
                         clock pessimism             -0.247     2.840    
    SLICE_X114Y144       FDRE (Hold_fdre_C_D)         0.105     2.945    basesoc_time_gen_time0_reg[48]
  -------------------------------------------------------------------
                         required time                         -2.945    
                         arrival time                           3.928    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.994ns  (arrival time - required time)
  Source:                 basesoc_time_gen_time1_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_time_gen_time0_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.319ns (22.230%)  route 1.116ns (77.770%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.087ns
    Source Clock Delay      (SCD):    2.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.280     2.504    clk4_counter_clk
    SLICE_X115Y143       FDRE                                         r  basesoc_time_gen_time1_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y143       FDRE (Prop_fdre_C_Q)         0.141     2.645 r  basesoc_time_gen_time1_reg[47]/Q
                         net (fo=3, routed)           1.116     3.761    basesoc_time_gen_time1_reg[47]
    SLICE_X114Y143       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     3.874 r  basesoc_time_gen_time0_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.874    basesoc_time_gen_time0_reg[47]_i_1_n_0
    SLICE_X114Y144       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     3.939 r  basesoc_time_gen_time0_reg[51]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.939    basesoc_time_gen_time0_reg[51]_i_1_n_5
    SLICE_X114Y144       FDRE                                         r  basesoc_time_gen_time0_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.676     3.087    clk4_counter_clk
    SLICE_X114Y144       FDRE                                         r  basesoc_time_gen_time0_reg[50]/C
                         clock pessimism             -0.247     2.840    
    SLICE_X114Y144       FDRE (Hold_fdre_C_D)         0.105     2.945    basesoc_time_gen_time0_reg[50]
  -------------------------------------------------------------------
                         required time                         -2.945    
                         arrival time                           3.939    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             0.995ns  (arrival time - required time)
  Source:                 basesoc_time_gen_time0_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_time_sync_ibuffer_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.528ns  (logic 0.141ns (9.226%)  route 1.387ns (90.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.208ns
    Source Clock Delay      (SCD):    2.499ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.275     2.499    clk4_counter_clk
    SLICE_X114Y141       FDRE                                         r  basesoc_time_gen_time0_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y141       FDRE (Prop_fdre_C_Q)         0.141     2.640 r  basesoc_time_gen_time0_reg[39]/Q
                         net (fo=5, routed)           1.387     4.027    basesoc_time_gen_time0[39]
    SLICE_X109Y132       FDRE                                         r  basesoc_time_sync_ibuffer_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.797     3.208    clk4_counter_clk
    SLICE_X109Y132       FDRE                                         r  basesoc_time_sync_ibuffer_reg[39]/C
                         clock pessimism             -0.247     2.961    
    SLICE_X109Y132       FDRE (Hold_fdre_C_D)         0.071     3.032    basesoc_time_sync_ibuffer_reg[39]
  -------------------------------------------------------------------
                         required time                         -3.032    
                         arrival time                           4.027    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             1.000ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement4_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_clkmeasurement4_latch_value_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.164ns (10.995%)  route 1.328ns (89.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.073ns
    Source Clock Delay      (SCD):    2.382ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.158     2.382    clk4_counter_clk
    SLICE_X92Y134        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y134        FDRE (Prop_fdre_C_Q)         0.164     2.546 r  basesoc_clkmeasurement4_counter_reg[15]/Q
                         net (fo=2, routed)           1.328     3.873    basesoc_clkmeasurement4_counter_reg[15]
    SLICE_X93Y135        FDRE                                         r  basesoc_clkmeasurement4_latch_value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.662     3.073    clk4_counter_clk
    SLICE_X93Y135        FDRE                                         r  basesoc_clkmeasurement4_latch_value_reg[15]/C
                         clock pessimism             -0.247     2.826    
    SLICE_X93Y135        FDRE (Hold_fdre_C_D)         0.047     2.873    basesoc_clkmeasurement4_latch_value_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.873    
                         arrival time                           3.873    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.002ns  (arrival time - required time)
  Source:                 basesoc_time_gen_time0_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_time_gen_time_read_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.431ns  (logic 0.141ns (9.856%)  route 1.290ns (90.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.129ns
    Source Clock Delay      (SCD):    2.506ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.283     2.506    clk4_counter_clk
    SLICE_X114Y147       FDRE                                         r  basesoc_time_gen_time0_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y147       FDRE (Prop_fdre_C_Q)         0.141     2.647 r  basesoc_time_gen_time0_reg[60]/Q
                         net (fo=5, routed)           1.290     3.937    basesoc_time_gen_time0[60]
    SLICE_X108Y144       FDRE                                         r  basesoc_time_gen_time_read_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.718     3.129    clk4_counter_clk
    SLICE_X108Y144       FDRE                                         r  basesoc_time_gen_time_read_reg[60]/C
                         clock pessimism             -0.247     2.882    
    SLICE_X108Y144       FDRE (Hold_fdre_C_D)         0.052     2.934    basesoc_time_gen_time_read_reg[60]
  -------------------------------------------------------------------
                         required time                         -2.934    
                         arrival time                           3.937    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.005ns  (arrival time - required time)
  Source:                 basesoc_time_gen_time0_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_time_sync_ibuffer_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.141ns (10.296%)  route 1.228ns (89.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.040ns
    Source Clock Delay      (SCD):    2.499ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.276     2.499    clk4_counter_clk
    SLICE_X114Y140       FDRE                                         r  basesoc_time_gen_time0_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y140       FDRE (Prop_fdre_C_Q)         0.141     2.640 r  basesoc_time_gen_time0_reg[34]/Q
                         net (fo=5, routed)           1.228     3.868    basesoc_time_gen_time0[34]
    SLICE_X111Y128       FDRE                                         r  basesoc_time_sync_ibuffer_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.629     3.040    clk4_counter_clk
    SLICE_X111Y128       FDRE                                         r  basesoc_time_sync_ibuffer_reg[34]/C
                         clock pessimism             -0.247     2.793    
    SLICE_X111Y128       FDRE (Hold_fdre_C_D)         0.070     2.863    basesoc_time_sync_ibuffer_reg[34]
  -------------------------------------------------------------------
                         required time                         -2.863    
                         arrival time                           3.868    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 basesoc_time_gen_time0_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_time_sync_ibuffer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.141ns (9.748%)  route 1.305ns (90.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.132ns
    Source Clock Delay      (SCD):    2.517ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.294     2.517    clk4_counter_clk
    SLICE_X114Y139       FDRE                                         r  basesoc_time_gen_time0_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y139       FDRE (Prop_fdre_C_Q)         0.141     2.658 r  basesoc_time_gen_time0_reg[29]/Q
                         net (fo=5, routed)           1.305     3.964    basesoc_time_gen_time0[29]
    SLICE_X107Y133       FDRE                                         r  basesoc_time_sync_ibuffer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.721     3.132    clk4_counter_clk
    SLICE_X107Y133       FDRE                                         r  basesoc_time_sync_ibuffer_reg[29]/C
                         clock pessimism             -0.247     2.886    
    SLICE_X107Y133       FDRE (Hold_fdre_C_D)         0.070     2.956    basesoc_time_sync_ibuffer_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.956    
                         arrival time                           3.964    
  -------------------------------------------------------------------
                         slack                                  1.008    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         si5351_clk1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { si5351_clk1 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X94Y145  FDPE_54/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X94Y145  FDPE_55/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X92Y131  basesoc_clkmeasurement4_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X92Y133  basesoc_clkmeasurement4_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X92Y133  basesoc_clkmeasurement4_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X92Y134  basesoc_clkmeasurement4_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X92Y134  basesoc_clkmeasurement4_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X92Y134  basesoc_clkmeasurement4_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X92Y134  basesoc_clkmeasurement4_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X92Y135  basesoc_clkmeasurement4_counter_reg[16]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X94Y145  FDPE_54/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X94Y145  FDPE_54/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X94Y145  FDPE_55/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X94Y145  FDPE_55/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X92Y131  basesoc_clkmeasurement4_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X92Y131  basesoc_clkmeasurement4_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X92Y133  basesoc_clkmeasurement4_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X92Y133  basesoc_clkmeasurement4_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X92Y133  basesoc_clkmeasurement4_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X92Y133  basesoc_clkmeasurement4_counter_reg[11]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X94Y145  FDPE_54/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X94Y145  FDPE_54/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X94Y145  FDPE_55/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X94Y145  FDPE_55/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X92Y131  basesoc_clkmeasurement4_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X92Y131  basesoc_clkmeasurement4_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X92Y133  basesoc_clkmeasurement4_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X92Y133  basesoc_clkmeasurement4_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X92Y133  basesoc_clkmeasurement4_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X92Y133  basesoc_clkmeasurement4_counter_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_x0y0
  To Clock:  txoutclk_x0y0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_x0y0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            2.424         10.000      7.576      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.592         10.000      8.408      BUFGCTRL_X0Y31      BUFG_3/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1     MMCME2_ADV/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1     MMCME2_ADV/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1     MMCME2_ADV/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1     MMCME2_ADV/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1     MMCME2_ADV/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1     MMCME2_ADV/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  basesoc_s7pciephy_clkout0
  To Clock:  basesoc_s7pciephy_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack       -0.031ns,  Total Violation       -0.031ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.730ns  (required time - arrival time)
  Source:                 basesoc_s7pciephy_pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BUFGCTRL/S0
                            (falling edge-triggered cell BUFGCTRL clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout0 fall@4.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.341ns (45.526%)  route 0.408ns (54.474%))
  Logic Levels:           0  
  Clock Path Skew:        -1.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.374ns = ( 8.374 - 4.000 ) 
    Source Clock Delay      (SCD):    5.951ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          0.109     4.626    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.250     5.951    pclk_clk
    SLICE_X83Y146        FDRE                                         r  basesoc_s7pciephy_pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.341     6.292 f  basesoc_s7pciephy_pclk_sel_reg/Q
                         net (fo=2, routed)           0.408     6.700    basesoc_s7pciephy_pclk_sel
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  BUFGCTRL/S0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 fall edge)
                                                      4.000     4.000 f  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 f  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     6.623 f  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     8.271 f  BUFG_4/O
                         net (fo=62, routed)          0.103     8.374    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL                                     f  BUFGCTRL/I0
                         clock pessimism              0.245     8.620    
                         clock uncertainty           -0.071     8.549    
    BUFGCTRL_X0Y2        BUFGCTRL (Setup_bufgctrl_I0_S0)
                                                     -0.118     8.431    BUFGCTRL
  -------------------------------------------------------------------
                         required time                          8.431    
                         arrival time                          -6.700    
  -------------------------------------------------------------------
                         slack                                  1.730    

Slack (MET) :             1.890ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPDI[0]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        5.670ns  (logic 0.436ns (7.690%)  route 5.234ns (92.310%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.789ns = ( 13.789 - 8.000 ) 
    Source Clock Delay      (SCD):    5.954ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          1.437     5.954    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/pipe_dclk_in
    SLICE_X114Y244       FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y244       FDRE (Prop_fdre_C_Q)         0.341     6.295 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[0]/Q
                         net (fo=1, routed)           4.776    11.071    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg[0]
    SLICE_X51Y246        LUT4 (Prop_lut4_I0_O)        0.095    11.166 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/gtp_channel.gtpe2_channel_i_i_21/O
                         net (fo=1, routed)           0.458    11.624    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/DRPDI[0]
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                                r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          1.517    13.789    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_dclk_in
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                                r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
                         clock pessimism              0.259    14.047    
                         clock uncertainty           -0.071    13.976    
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL (Setup_gtpe2_channel_DRPCLK_DRPDI[0])
                                                     -0.462    13.514    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i
  -------------------------------------------------------------------
                         required time                         13.514    
                         arrival time                         -11.624    
  -------------------------------------------------------------------
                         slack                                  1.890    

Slack (MET) :             2.065ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        5.513ns  (logic 1.292ns (23.436%)  route 4.221ns (76.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.600ns = ( 13.600 - 8.000 ) 
    Source Clock Delay      (SCD):    6.143ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          1.626     6.143    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_dclk_in
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                                r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPDO[0])
                                                      1.292     7.435 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPDO[0]
                         net (fo=1, routed)           4.221    11.656    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/D[0]
    SLICE_X114Y244       FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          1.328    13.600    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/pipe_dclk_in
    SLICE_X114Y244       FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[0]/C
                         clock pessimism              0.259    13.859    
                         clock uncertainty           -0.071    13.787    
    SLICE_X114Y244       FDRE (Setup_fdre_C_D)       -0.067    13.720    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.720    
                         arrival time                         -11.656    
  -------------------------------------------------------------------
                         slack                                  2.065    

Slack (MET) :             3.288ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 0.393ns (9.216%)  route 3.871ns (90.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.600ns = ( 13.600 - 8.000 ) 
    Source Clock Delay      (SCD):    5.921ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          1.404     5.921    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_dclk_in
    SLICE_X48Y224        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y224        FDRE (Prop_fdre_C_Q)         0.393     6.314 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=58, routed)          3.871    10.185    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/SR[0]
    SLICE_X114Y244       FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          1.328    13.600    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/pipe_dclk_in
    SLICE_X114Y244       FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[0]/C
                         clock pessimism              0.259    13.859    
                         clock uncertainty           -0.071    13.787    
    SLICE_X114Y244       FDRE (Setup_fdre_C_R)       -0.314    13.473    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/di_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.473    
                         arrival time                         -10.185    
  -------------------------------------------------------------------
                         slack                                  3.288    

Slack (MET) :             3.288ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 0.393ns (9.216%)  route 3.871ns (90.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.600ns = ( 13.600 - 8.000 ) 
    Source Clock Delay      (SCD):    5.921ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          1.404     5.921    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_dclk_in
    SLICE_X48Y224        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y224        FDRE (Prop_fdre_C_Q)         0.393     6.314 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=58, routed)          3.871    10.185    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/SR[0]
    SLICE_X114Y244       FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          1.328    13.600    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/pipe_dclk_in
    SLICE_X114Y244       FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[0]/C
                         clock pessimism              0.259    13.859    
                         clock uncertainty           -0.071    13.787    
    SLICE_X114Y244       FDRE (Setup_fdre_C_R)       -0.314    13.473    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.473    
                         arrival time                         -10.185    
  -------------------------------------------------------------------
                         slack                                  3.288    

Slack (MET) :             3.288ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 0.393ns (9.216%)  route 3.871ns (90.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.600ns = ( 13.600 - 8.000 ) 
    Source Clock Delay      (SCD):    5.921ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          1.404     5.921    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_dclk_in
    SLICE_X48Y224        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y224        FDRE (Prop_fdre_C_Q)         0.393     6.314 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=58, routed)          3.871    10.185    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/SR[0]
    SLICE_X114Y244       FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          1.328    13.600    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/pipe_dclk_in
    SLICE_X114Y244       FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[0]/C
                         clock pessimism              0.259    13.859    
                         clock uncertainty           -0.071    13.787    
    SLICE_X114Y244       FDRE (Setup_fdre_C_R)       -0.314    13.473    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         13.473    
                         arrival time                         -10.185    
  -------------------------------------------------------------------
                         slack                                  3.288    

Slack (MET) :             4.616ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 0.438ns (12.830%)  route 2.976ns (87.170%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.826ns = ( 13.826 - 8.000 ) 
    Source Clock Delay      (SCD):    6.116ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          0.109     4.626    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.414     6.116    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X47Y233        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y233        FDRE (Prop_fdre_C_Q)         0.341     6.457 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.976     9.433    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X40Y245        LUT4 (Prop_lut4_I2_O)        0.097     9.530 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset[15]_i_2/O
                         net (fo=1, routed)           0.000     9.530    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset[15]_i_2_n_0
    SLICE_X40Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          0.103    12.374    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    12.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.379    13.826    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X40Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg[15]/C
                         clock pessimism              0.322    14.148    
                         clock uncertainty           -0.071    14.077    
    SLICE_X40Y245        FDRE (Setup_fdre_C_D)        0.069    14.146    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg[15]
  -------------------------------------------------------------------
                         required time                         14.146    
                         arrival time                          -9.530    
  -------------------------------------------------------------------
                         slack                                  4.616    

Slack (MET) :             4.658ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 0.341ns (11.407%)  route 2.648ns (88.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.826ns = ( 13.826 - 8.000 ) 
    Source Clock Delay      (SCD):    6.116ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          0.109     4.626    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.414     6.116    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X47Y233        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y233        FDRE (Prop_fdre_C_Q)         0.341     6.457 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.648     9.105    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X39Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          0.103    12.374    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    12.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.379    13.826    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X39Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]/C
                         clock pessimism              0.322    14.148    
                         clock uncertainty           -0.071    14.077    
    SLICE_X39Y245        FDRE (Setup_fdre_C_R)       -0.314    13.763    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         13.763    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                  4.658    

Slack (MET) :             4.658ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 0.341ns (11.407%)  route 2.648ns (88.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.826ns = ( 13.826 - 8.000 ) 
    Source Clock Delay      (SCD):    6.116ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          0.109     4.626    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.414     6.116    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X47Y233        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y233        FDRE (Prop_fdre_C_Q)         0.341     6.457 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.648     9.105    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X39Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          0.103    12.374    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    12.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.379    13.826    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X39Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[3]/C
                         clock pessimism              0.322    14.148    
                         clock uncertainty           -0.071    14.077    
    SLICE_X39Y245        FDRE (Setup_fdre_C_R)       -0.314    13.763    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         13.763    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                  4.658    

Slack (MET) :             4.658ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 0.341ns (11.407%)  route 2.648ns (88.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.826ns = ( 13.826 - 8.000 ) 
    Source Clock Delay      (SCD):    6.116ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          0.109     4.626    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.414     6.116    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X47Y233        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y233        FDRE (Prop_fdre_C_Q)         0.341     6.457 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.648     9.105    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X39Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          0.103    12.374    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    12.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.379    13.826    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X39Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]/C
                         clock pessimism              0.322    14.148    
                         clock uncertainty           -0.071    14.077    
    SLICE_X39Y245        FDRE (Setup_fdre_C_R)       -0.314    13.763    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         13.763    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                  4.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[10]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.141ns (22.330%)  route 0.490ns (77.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.660     2.688    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X43Y226        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y226        FDRE (Prop_fdre_C_Q)         0.141     2.829 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[10]/Q
                         net (fo=1, routed)           0.490     3.319    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/Q[10]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[10]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.033     2.381    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[10])
                                                      0.489     3.259    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.259    
                         arrival time                           3.319    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_valid_q_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0VALID
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.164ns (26.919%)  route 0.445ns (73.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.691ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.663     2.691    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X44Y220        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y220        FDRE (Prop_fdre_C_Q)         0.164     2.855 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_valid_q_reg/Q
                         net (fo=1, routed)           0.445     3.300    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_rx0_valid
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0VALID
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.033     2.381    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0VALID)
                                                      0.457     3.227    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.227    
                         arrival time                           3.300    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[7]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.164ns (24.997%)  route 0.492ns (75.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.660     2.688    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X42Y226        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y226        FDRE (Prop_fdre_C_Q)         0.164     2.852 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[7]/Q
                         net (fo=1, routed)           0.492     3.344    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/Q[7]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[7]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.033     2.381    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[7])
                                                      0.486     3.256    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.256    
                         arrival time                           3.344    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.141ns (21.640%)  route 0.511ns (78.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.660     2.688    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X45Y223        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y223        FDRE (Prop_fdre_C_Q)         0.141     2.829 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[0]/Q
                         net (fo=1, routed)           0.511     3.339    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/Q[0]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[0]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.033     2.381    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[0])
                                                      0.476     3.246    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.246    
                         arrival time                           3.339    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0CHARISK[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.164ns (24.861%)  route 0.496ns (75.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.662     2.690    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X44Y221        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y221        FDRE (Prop_fdre_C_Q)         0.164     2.854 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/Q
                         net (fo=1, routed)           0.496     3.349    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_6[0]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0CHARISK[0]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.033     2.381    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0CHARISK[0])
                                                      0.479     3.249    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.249    
                         arrival time                           3.349    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[2]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.141ns (21.719%)  route 0.508ns (78.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.691ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.663     2.691    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X47Y219        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y219        FDRE (Prop_fdre_C_Q)         0.141     2.832 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[2]/Q
                         net (fo=1, routed)           0.508     3.340    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_7[2]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[2]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.033     2.381    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0STATUS[2])
                                                      0.469     3.239    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.239    
                         arrival time                           3.340    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[1]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.141ns (21.685%)  route 0.509ns (78.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.691ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.663     2.691    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X47Y219        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y219        FDRE (Prop_fdre_C_Q)         0.141     2.832 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[1]/Q
                         net (fo=1, routed)           0.509     3.341    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_7[1]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[1]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.033     2.381    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0STATUS[1])
                                                      0.467     3.237    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.237    
                         arrival time                           3.341    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.141ns (21.481%)  route 0.515ns (78.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.691ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.663     2.691    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X47Y219        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y219        FDRE (Prop_fdre_C_Q)         0.141     2.832 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[0]/Q
                         net (fo=1, routed)           0.515     3.347    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_7[0]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[0]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.033     2.381    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0STATUS[0])
                                                      0.466     3.236    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.236    
                         arrival time                           3.347    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[11]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.141ns (20.608%)  route 0.543ns (79.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.660     2.688    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X43Y226        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y226        FDRE (Prop_fdre_C_Q)         0.141     2.829 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[11]/Q
                         net (fo=1, routed)           0.543     3.372    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/Q[11]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[11]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.033     2.381    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[11])
                                                      0.490     3.260    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.260    
                         arrival time                           3.372    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0CHARISK[1]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.148ns (23.591%)  route 0.479ns (76.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.691ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.663     2.691    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X46Y219        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y219        FDRE (Prop_fdre_C_Q)         0.148     2.839 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]/Q
                         net (fo=1, routed)           0.479     3.318    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_6[1]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0CHARISK[1]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.033     2.381    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0CHARISK[1])
                                                      0.434     3.204    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.204    
                         arrival time                           3.318    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         basesoc_s7pciephy_clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK     n/a               5.714         8.000       2.286      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
Min Period        n/a     PCIE_2_1/PIPECLK         n/a               4.000         8.000       4.000      PCIE_X0Y0           pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a               3.030         8.000       4.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a               3.030         8.000       4.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a               3.030         8.000       4.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a               3.030         8.000       4.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK2
Min Period        n/a     BUFGCTRL/I0              n/a               1.592         8.000       6.408      BUFGCTRL_X0Y2       BUFGCTRL/I0
Min Period        n/a     BUFG/I                   n/a               1.592         8.000       6.408      BUFGCTRL_X0Y1       BUFG_4/I
Min Period        n/a     MMCME2_ADV/CLKOUT0       n/a               1.249         8.000       6.751      MMCME2_ADV_X0Y1     MMCME2_ADV/CLKOUT0
Min Period        n/a     FDRE/C                   n/a               1.000         8.000       7.000      SLICE_X83Y146       basesoc_s7pciephy_pclk_sel_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a               213.360       8.000       205.360    MMCME2_ADV_X0Y1     MMCME2_ADV/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X48Y200       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X48Y200       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X48Y200       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X48Y200       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X48Y200       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X48Y200       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X48Y200       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X48Y200       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X48Y200       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X48Y200       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X48Y200       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X48Y200       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X48Y200       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X48Y200       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X48Y200       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X48Y200       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X48Y200       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X48Y200       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X48Y200       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X48Y200       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
Max Skew          Fast    PCIE_2_1/PIPECLK         PCIE_2_1/USERCLK  0.560         0.591       -0.031     PCIE_X0Y0           pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Max Skew          Slow    PCIE_2_1/PIPECLK         PCIE_2_1/USERCLK  0.640         0.566       0.074      PCIE_X0Y0           pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  basesoc_s7pciephy_clkout1
  To Clock:  basesoc_s7pciephy_clkout1

Setup :            1  Failing Endpoint ,  Worst Slack       -0.144ns,  Total Violation       -0.144ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack       -0.031ns,  Total Violation       -0.031ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.144ns  (required time - arrival time)
  Source:                 basesoc_s7pciephy_pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            BUFGCTRL/S1
                            (falling edge-triggered cell BUFGCTRL clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (basesoc_s7pciephy_clkout1 fall@2.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.341ns (54.178%)  route 0.288ns (45.822%))
  Logic Levels:           0  
  Clock Path Skew:        -1.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.374ns = ( 6.374 - 2.000 ) 
    Source Clock Delay      (SCD):    5.951ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.250     5.951    pclk_clk
    SLICE_X83Y146        FDRE                                         r  basesoc_s7pciephy_pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDRE (Prop_fdre_C_Q)         0.341     6.292 r  basesoc_s7pciephy_pclk_sel_reg/Q
                         net (fo=2, routed)           0.288     6.581    basesoc_s7pciephy_pclk_sel
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  BUFGCTRL/S1
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 fall edge)
                                                      2.000     2.000 f  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     2.000 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     3.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     3.144 f  BUFG_3/O
                         net (fo=1, routed)           1.414     4.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     4.623 f  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     6.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     6.271 f  BUFG_5/O
                         net (fo=1, routed)           0.103     6.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL                                     f  BUFGCTRL/I1
                         clock pessimism              0.245     6.620    
                         clock uncertainty           -0.065     6.555    
    BUFGCTRL_X0Y2        BUFGCTRL (Setup_bufgctrl_I1_S1)
                                                     -0.118     6.437    BUFGCTRL
  -------------------------------------------------------------------
                         required time                          6.437    
                         arrival time                          -6.581    
  -------------------------------------------------------------------
                         slack                                 -0.144    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 0.438ns (12.830%)  route 2.976ns (87.170%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.826ns = ( 9.826 - 4.000 ) 
    Source Clock Delay      (SCD):    6.116ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.414     6.116    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X47Y233        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y233        FDRE (Prop_fdre_C_Q)         0.341     6.457 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.976     9.433    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X40Y245        LUT4 (Prop_lut4_I2_O)        0.097     9.530 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset[15]_i_2/O
                         net (fo=1, routed)           0.000     9.530    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset[15]_i_2_n_0
    SLICE_X40Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.379     9.826    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X40Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg[15]/C
                         clock pessimism              0.322    10.148    
                         clock uncertainty           -0.065    10.083    
    SLICE_X40Y245        FDRE (Setup_fdre_C_D)        0.069    10.152    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg[15]
  -------------------------------------------------------------------
                         required time                         10.152    
                         arrival time                          -9.530    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.664ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 0.341ns (11.407%)  route 2.648ns (88.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.826ns = ( 9.826 - 4.000 ) 
    Source Clock Delay      (SCD):    6.116ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.414     6.116    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X47Y233        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y233        FDRE (Prop_fdre_C_Q)         0.341     6.457 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.648     9.105    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X39Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.379     9.826    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X39Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]/C
                         clock pessimism              0.322    10.148    
                         clock uncertainty           -0.065    10.083    
    SLICE_X39Y245        FDRE (Setup_fdre_C_R)       -0.314     9.769    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.769    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 0.341ns (11.407%)  route 2.648ns (88.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.826ns = ( 9.826 - 4.000 ) 
    Source Clock Delay      (SCD):    6.116ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.414     6.116    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X47Y233        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y233        FDRE (Prop_fdre_C_Q)         0.341     6.457 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.648     9.105    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X39Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.379     9.826    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X39Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[3]/C
                         clock pessimism              0.322    10.148    
                         clock uncertainty           -0.065    10.083    
    SLICE_X39Y245        FDRE (Setup_fdre_C_R)       -0.314     9.769    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.769    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 0.341ns (11.407%)  route 2.648ns (88.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.826ns = ( 9.826 - 4.000 ) 
    Source Clock Delay      (SCD):    6.116ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.414     6.116    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X47Y233        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y233        FDRE (Prop_fdre_C_Q)         0.341     6.457 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.648     9.105    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X39Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.379     9.826    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X39Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]/C
                         clock pessimism              0.322    10.148    
                         clock uncertainty           -0.065    10.083    
    SLICE_X39Y245        FDRE (Setup_fdre_C_R)       -0.314     9.769    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          9.769    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 0.341ns (11.407%)  route 2.648ns (88.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.826ns = ( 9.826 - 4.000 ) 
    Source Clock Delay      (SCD):    6.116ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.414     6.116    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X47Y233        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y233        FDRE (Prop_fdre_C_Q)         0.341     6.457 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.648     9.105    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X39Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.379     9.826    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X39Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[3]/C
                         clock pessimism              0.322    10.148    
                         clock uncertainty           -0.065    10.083    
    SLICE_X39Y245        FDRE (Setup_fdre_C_R)       -0.314     9.769    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          9.769    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 0.341ns (11.407%)  route 2.648ns (88.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.826ns = ( 9.826 - 4.000 ) 
    Source Clock Delay      (SCD):    6.116ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.414     6.116    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X47Y233        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y233        FDRE (Prop_fdre_C_Q)         0.341     6.457 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.648     9.105    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X39Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.379     9.826    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X39Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[0]/C
                         clock pessimism              0.322    10.148    
                         clock uncertainty           -0.065    10.083    
    SLICE_X39Y245        FDRE (Setup_fdre_C_R)       -0.314     9.769    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.769    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 0.341ns (11.407%)  route 2.648ns (88.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.826ns = ( 9.826 - 4.000 ) 
    Source Clock Delay      (SCD):    6.116ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.414     6.116    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X47Y233        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y233        FDRE (Prop_fdre_C_Q)         0.341     6.457 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.648     9.105    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X39Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.379     9.826    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X39Y245        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[0]/C
                         clock pessimism              0.322    10.148    
                         clock uncertainty           -0.065    10.083    
    SLICE_X39Y245        FDRE (Setup_fdre_C_R)       -0.314     9.769    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                          9.769    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.672ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.923ns  (logic 0.341ns (11.668%)  route 2.582ns (88.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.826ns = ( 9.826 - 4.000 ) 
    Source Clock Delay      (SCD):    6.116ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.414     6.116    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X47Y233        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y233        FDRE (Prop_fdre_C_Q)         0.341     6.457 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.582     9.039    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X40Y242        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.379     9.826    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X40Y242        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg1_reg[1]/C
                         clock pessimism              0.322    10.148    
                         clock uncertainty           -0.065    10.083    
    SLICE_X40Y242        FDRE (Setup_fdre_C_R)       -0.373     9.710    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.710    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.672ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.923ns  (logic 0.341ns (11.668%)  route 2.582ns (88.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.826ns = ( 9.826 - 4.000 ) 
    Source Clock Delay      (SCD):    6.116ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.414     6.116    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X47Y233        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y233        FDRE (Prop_fdre_C_Q)         0.341     6.457 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pllreset_reg/Q
                         net (fo=157, routed)         2.582     9.039    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/preset_done_reg
    SLICE_X40Y242        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.379     9.826    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X40Y242        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg2_reg[1]/C
                         clock pessimism              0.322    10.148    
                         clock uncertainty           -0.065    10.083    
    SLICE_X40Y242        FDRE (Setup_fdre_C_R)       -0.373     9.710    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_control_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          9.710    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                  0.672    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[10]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.141ns (22.330%)  route 0.490ns (77.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.660     2.688    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X43Y226        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y226        FDRE (Prop_fdre_C_Q)         0.141     2.829 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[10]/Q
                         net (fo=1, routed)           0.490     3.319    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/Q[10]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[10]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[10])
                                                      0.489     3.259    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.259    
                         arrival time                           3.319    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_valid_q_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0VALID
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.164ns (26.919%)  route 0.445ns (73.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.691ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.663     2.691    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X44Y220        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y220        FDRE (Prop_fdre_C_Q)         0.164     2.855 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_valid_q_reg/Q
                         net (fo=1, routed)           0.445     3.300    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_rx0_valid
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0VALID
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0VALID)
                                                      0.457     3.227    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.227    
                         arrival time                           3.300    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[7]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.164ns (24.997%)  route 0.492ns (75.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.660     2.688    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X42Y226        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y226        FDRE (Prop_fdre_C_Q)         0.164     2.852 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[7]/Q
                         net (fo=1, routed)           0.492     3.344    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/Q[7]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[7]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[7])
                                                      0.486     3.256    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.256    
                         arrival time                           3.344    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.141ns (21.640%)  route 0.511ns (78.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.660     2.688    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X45Y223        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y223        FDRE (Prop_fdre_C_Q)         0.141     2.829 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[0]/Q
                         net (fo=1, routed)           0.511     3.339    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/Q[0]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[0]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[0])
                                                      0.476     3.246    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.246    
                         arrival time                           3.339    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0CHARISK[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.164ns (24.861%)  route 0.496ns (75.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.662     2.690    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X44Y221        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y221        FDRE (Prop_fdre_C_Q)         0.164     2.854 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/Q
                         net (fo=1, routed)           0.496     3.349    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_6[0]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0CHARISK[0]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0CHARISK[0])
                                                      0.479     3.249    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.249    
                         arrival time                           3.349    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[2]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.141ns (21.719%)  route 0.508ns (78.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.691ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.663     2.691    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X47Y219        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y219        FDRE (Prop_fdre_C_Q)         0.141     2.832 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[2]/Q
                         net (fo=1, routed)           0.508     3.340    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_7[2]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[2]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0STATUS[2])
                                                      0.469     3.239    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.239    
                         arrival time                           3.340    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[1]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.141ns (21.685%)  route 0.509ns (78.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.691ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.663     2.691    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X47Y219        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y219        FDRE (Prop_fdre_C_Q)         0.141     2.832 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[1]/Q
                         net (fo=1, routed)           0.509     3.341    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_7[1]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[1]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0STATUS[1])
                                                      0.467     3.237    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.237    
                         arrival time                           3.341    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.141ns (21.481%)  route 0.515ns (78.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.691ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.663     2.691    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X47Y219        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y219        FDRE (Prop_fdre_C_Q)         0.141     2.832 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[0]/Q
                         net (fo=1, routed)           0.515     3.347    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_7[0]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[0]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0STATUS[0])
                                                      0.466     3.236    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.236    
                         arrival time                           3.347    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[11]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.141ns (20.608%)  route 0.543ns (79.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.660     2.688    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X43Y226        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y226        FDRE (Prop_fdre_C_Q)         0.141     2.829 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[11]/Q
                         net (fo=1, routed)           0.543     3.372    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/Q[11]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[11]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[11])
                                                      0.490     3.260    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.260    
                         arrival time                           3.372    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0CHARISK[1]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.148ns (23.591%)  route 0.479ns (76.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.691ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.663     2.691    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X46Y219        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y219        FDRE (Prop_fdre_C_Q)         0.148     2.839 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]/Q
                         net (fo=1, routed)           0.479     3.318    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_6[1]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0CHARISK[1]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0CHARISK[1])
                                                      0.434     3.204    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.204    
                         arrival time                           3.318    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         basesoc_s7pciephy_clkout1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { MMCME2_ADV/CLKOUT1 }

Check Type        Corner  Lib Pin                  Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     PCIE_2_1/PIPECLK         n/a               4.000         4.000       0.000      PCIE_X0Y0           pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a               3.030         4.000       0.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a               3.030         4.000       0.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a               3.030         4.000       0.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a               3.030         4.000       0.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK2
Min Period        n/a     BUFGCTRL/I1              n/a               1.592         4.000       2.408      BUFGCTRL_X0Y2       BUFGCTRL/I1
Min Period        n/a     BUFG/I                   n/a               1.592         4.000       2.408      BUFGCTRL_X0Y3       BUFG_5/I
Min Period        n/a     MMCME2_ADV/CLKOUT1       n/a               1.249         4.000       2.751      MMCME2_ADV_X0Y1     MMCME2_ADV/CLKOUT1
Min Period        n/a     FDRE/C                   n/a               1.000         4.000       3.000      SLICE_X83Y146       basesoc_s7pciephy_pclk_sel_reg/C
Min Period        n/a     FDRE/C                   n/a               1.000         4.000       3.000      SLICE_X82Y181       impl_xilinxmultiregimpl21_regs0_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1       n/a               213.360       4.000       209.360    MMCME2_ADV_X0Y1     MMCME2_ADV/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X48Y200       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X48Y200       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X48Y200       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X48Y200       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X48Y200       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X48Y200       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X48Y200       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X48Y200       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X48Y200       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X48Y200       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X48Y200       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X48Y200       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X48Y200       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X48Y200       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X48Y200       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X48Y200       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X48Y200       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X48Y200       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X48Y200       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X48Y200       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
Max Skew          Fast    PCIE_2_1/PIPECLK         PCIE_2_1/USERCLK  0.560         0.591       -0.031     PCIE_X0Y0           pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Max Skew          Slow    PCIE_2_1/PIPECLK         PCIE_2_1/USERCLK  0.640         0.566       0.074      PCIE_X0Y0           pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  basesoc_s7pciephy_clkout2
  To Clock:  basesoc_s7pciephy_clkout2

Setup :            0  Failing Endpoints,  Worst Slack        4.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.964ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.235ns  (logic 0.543ns (24.300%)  route 1.692ns (75.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.467ns = ( 13.467 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[9])
                                                      0.543     6.549 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[9]
                         net (fo=4, routed)           1.692     8.241    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/MIMTXWADDR[9]
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.195    13.467    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.251    13.718    
                         clock uncertainty           -0.071    13.647    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.442    13.205    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.205    
                         arrival time                          -8.241    
  -------------------------------------------------------------------
                         slack                                  4.964    

Slack (MET) :             4.983ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.545ns (24.657%)  route 1.665ns (75.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 13.462 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[0])
                                                      0.545     6.551 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[0]
                         net (fo=4, routed)           1.665     8.217    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/MIMTXRADDR[0]
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.190    13.462    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.251    13.713    
                         clock uncertainty           -0.071    13.642    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.442    13.200    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.200    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                  4.983    

Slack (MET) :             4.994ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 0.523ns (22.892%)  route 1.762ns (77.108%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.547ns = ( 13.547 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[2])
                                                      0.523     6.529 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[2]
                         net (fo=4, routed)           1.762     8.291    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/MIMTXWADDR[2]
    RAMB36_X1Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.275    13.547    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.251    13.798    
                         clock uncertainty           -0.071    13.727    
    RAMB36_X1Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.442    13.285    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.285    
                         arrival time                          -8.291    
  -------------------------------------------------------------------
                         slack                                  4.994    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.415ns  (logic 0.532ns (22.028%)  route 1.883ns (77.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.696ns = ( 13.696 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[5])
                                                      0.532     6.538 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[5]
                         net (fo=4, routed)           1.883     8.422    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/MIMTXWADDR[5]
    RAMB36_X1Y42         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.424    13.696    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y42         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.312    14.008    
                         clock uncertainty           -0.071    13.937    
    RAMB36_X1Y42         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.442    13.495    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.495    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                  5.073    

Slack (MET) :             5.089ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.549ns (26.089%)  route 1.555ns (73.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 13.462 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[10])
                                                      0.549     6.555 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[10]
                         net (fo=4, routed)           1.555     8.111    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/MIMTXRADDR[10]
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.190    13.462    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.251    13.713    
                         clock uncertainty           -0.071    13.642    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.442    13.200    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.200    
                         arrival time                          -8.111    
  -------------------------------------------------------------------
                         slack                                  5.089    

Slack (MET) :             5.099ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.548ns (22.932%)  route 1.842ns (77.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.696ns = ( 13.696 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[0])
                                                      0.548     6.554 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[0]
                         net (fo=4, routed)           1.842     8.396    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/MIMTXWADDR[0]
    RAMB36_X1Y42         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.424    13.696    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y42         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.312    14.008    
                         clock uncertainty           -0.071    13.937    
    RAMB36_X1Y42         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.442    13.495    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.495    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                  5.099    

Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.542ns (24.940%)  route 1.631ns (75.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.542ns = ( 13.542 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[6])
                                                      0.542     6.548 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[6]
                         net (fo=4, routed)           1.631     8.180    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/MIMTXRADDR[6]
    RAMB36_X1Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.270    13.542    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.251    13.793    
                         clock uncertainty           -0.071    13.722    
    RAMB36_X1Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.442    13.280    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.280    
                         arrival time                          -8.180    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.121ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.544ns (22.974%)  route 1.824ns (77.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.696ns = ( 13.696 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[4])
                                                      0.544     6.550 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[4]
                         net (fo=4, routed)           1.824     8.374    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/MIMTXWADDR[4]
    RAMB36_X1Y42         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.424    13.696    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y42         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.312    14.008    
                         clock uncertainty           -0.071    13.937    
    RAMB36_X1Y42         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.442    13.495    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.495    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                  5.121    

Slack (MET) :             5.121ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.556ns (23.559%)  route 1.804ns (76.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.689ns = ( 13.689 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXRADDR[3])
                                                      0.556     6.562 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXRADDR[3]
                         net (fo=4, routed)           1.804     8.366    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/MIMRXRADDR[3]
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.417    13.689    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.312    14.001    
                         clock uncertainty           -0.071    13.930    
    RAMB36_X1Y43         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442    13.488    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.488    
                         arrival time                          -8.366    
  -------------------------------------------------------------------
                         slack                                  5.121    

Slack (MET) :             5.173ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.552ns (23.914%)  route 1.756ns (76.086%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.689ns = ( 13.689 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXRADDR[1])
                                                      0.552     6.558 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXRADDR[1]
                         net (fo=4, routed)           1.756     8.315    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/MIMRXRADDR[1]
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.417    13.689    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.312    14.001    
                         clock uncertainty           -0.071    13.930    
    RAMB36_X1Y43         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.442    13.488    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.488    
                         arrival time                          -8.315    
  -------------------------------------------------------------------
                         slack                                  5.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.098ns (14.709%)  route 0.568ns (85.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.035ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[25])
                                                      0.098     5.752 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[25]
                         net (fo=1, routed)           0.568     6.320    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[7]
    RAMB36_X1Y44         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.518     6.035    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y44         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.723    
    RAMB36_X1Y44         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.593     6.316    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.316    
                         arrival time                           6.320    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.102ns (14.485%)  route 0.602ns (85.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.035ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[19])
                                                      0.102     5.756 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[19]
                         net (fo=1, routed)           0.602     6.358    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[1]
    RAMB36_X1Y44         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.518     6.035    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y44         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.723    
    RAMB36_X1Y44         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.593     6.316    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.316    
                         arrival time                           6.358    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.074ns (10.203%)  route 0.651ns (89.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.053ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[34])
                                                      0.074     5.728 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[34]
                         net (fo=1, routed)           0.651     6.379    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/wdata[16]
    RAMB36_X1Y40         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.536     6.053    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y40         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.741    
    RAMB36_X1Y40         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.593     6.334    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.334    
                         arrival time                           6.379    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.067ns (9.246%)  route 0.658ns (90.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.042ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[56])
                                                      0.067     5.721 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[56]
                         net (fo=1, routed)           0.658     6.379    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[2]
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.525     6.042    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.730    
    RAMB36_X1Y43         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.593     6.323    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.323    
                         arrival time                           6.379    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.060ns (8.245%)  route 0.668ns (91.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.042ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[58])
                                                      0.060     5.714 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[58]
                         net (fo=1, routed)           0.668     6.382    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[4]
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.525     6.042    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.730    
    RAMB36_X1Y43         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.593     6.323    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.323    
                         arrival time                           6.382    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.086ns (11.753%)  route 0.646ns (88.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.042ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[61])
                                                      0.086     5.740 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[61]
                         net (fo=1, routed)           0.646     6.386    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[7]
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.525     6.042    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.730    
    RAMB36_X1Y43         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.593     6.323    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.323    
                         arrival time                           6.386    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.081ns (11.063%)  route 0.651ns (88.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.042ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[67])
                                                      0.081     5.735 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[67]
                         net (fo=1, routed)           0.651     6.386    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[13]
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.525     6.042    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.730    
    RAMB36_X1Y43         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.593     6.323    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.323    
                         arrival time                           6.386    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.073ns (9.772%)  route 0.674ns (90.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.053ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[30])
                                                      0.073     5.727 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[30]
                         net (fo=1, routed)           0.674     6.401    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/wdata[12]
    RAMB36_X1Y40         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.536     6.053    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y40         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.741    
    RAMB36_X1Y40         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.593     6.334    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.334    
                         arrival time                           6.401    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.026ns (4.723%)  route 0.524ns (95.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.239ns
    Source Clock Delay      (SCD):    2.675ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_6/O
                         net (fo=17, routed)          0.703     2.675    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[5])
                                                      0.026     2.701 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[5]
                         net (fo=1, routed)           0.524     3.225    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/wdata[5]
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_6/O
                         net (fo=17, routed)          0.891     3.239    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.381     2.858    
    RAMB36_X2Y39         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     3.154    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -3.154    
                         arrival time                           3.225    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.019ns (3.433%)  route 0.534ns (96.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.239ns
    Source Clock Delay      (SCD):    2.675ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_6/O
                         net (fo=17, routed)          0.703     2.675    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[13])
                                                      0.019     2.694 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[13]
                         net (fo=1, routed)           0.534     3.228    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/wdata[13]
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_6/O
                         net (fo=17, routed)          0.891     3.239    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.381     2.858    
    RAMB36_X2Y39         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.296     3.154    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -3.154    
                         arrival time                           3.228    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         basesoc_s7pciephy_clkout2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin      Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     PCIE_2_1/USERCLK    n/a                4.000         8.000       4.000      PCIE_X0Y0        pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.962         8.000       6.038      RAMB36_X1Y45     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a                1.962         8.000       6.038      RAMB36_X1Y45     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.962         8.000       6.038      RAMB36_X1Y44     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a                1.962         8.000       6.038      RAMB36_X1Y44     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.962         8.000       6.038      RAMB36_X2Y45     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a                1.962         8.000       6.038      RAMB36_X2Y45     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.962         8.000       6.038      RAMB36_X1Y43     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a                1.962         8.000       6.038      RAMB36_X1Y43     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.962         8.000       6.038      RAMB36_X2Y39     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a                213.360       8.000       205.360    MMCME2_ADV_X0Y1  MMCME2_ADV/CLKOUT2
Max Skew    Fast    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.560         0.527       0.033      PCIE_X0Y0        pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew    Slow    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.640         0.381       0.259      PCIE_X0Y0        pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  basesoc_s7pciephy_clkout3
  To Clock:  basesoc_s7pciephy_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        1.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.413ns  (required time - arrival time)
  Source:                 FDPE_18/C
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_19/D
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.515ns  (logic 0.393ns (76.332%)  route 0.122ns (23.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.422ns
    Source Clock Delay      (SCD):    5.767ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.250     5.767    pcie_clk
    SLICE_X42Y169        FDPE                                         r  FDPE_18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y169        FDPE (Prop_fdpe_C_Q)         0.393     6.160 r  FDPE_18/Q
                         net (fo=1, routed)           0.122     6.282    impl_xilinxasyncresetsynchronizerimpl9_rst_meta
    SLICE_X42Y169        FDPE                                         r  FDPE_19/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     2.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     3.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     3.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     4.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576     6.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072     6.271 r  BUFG_7/O
                         net (fo=623, routed)         1.150     7.422    pcie_clk
    SLICE_X42Y169        FDPE                                         r  FDPE_19/C
                         clock pessimism              0.345     7.767    
                         clock uncertainty           -0.071     7.695    
    SLICE_X42Y169        FDPE (Setup_fdpe_C_D)       -0.001     7.694    FDPE_19
  -------------------------------------------------------------------
                         required time                          7.694    
                         arrival time                          -6.282    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.413ns  (required time - arrival time)
  Source:                 FDPE_48/C
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_49/D
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.515ns  (logic 0.393ns (76.332%)  route 0.122ns (23.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.427ns
    Source Clock Delay      (SCD):    5.774ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.257     5.774    pcie_clk
    SLICE_X92Y156        FDPE                                         r  FDPE_48/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y156        FDPE (Prop_fdpe_C_Q)         0.393     6.167 r  FDPE_48/Q
                         net (fo=1, routed)           0.122     6.289    impl_xilinxasyncresetsynchronizerimpl24_rst_meta
    SLICE_X92Y156        FDPE                                         r  FDPE_49/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     2.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     3.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     3.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     4.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576     6.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072     6.271 r  BUFG_7/O
                         net (fo=623, routed)         1.155     7.427    pcie_clk
    SLICE_X92Y156        FDPE                                         r  FDPE_49/C
                         clock pessimism              0.347     7.774    
                         clock uncertainty           -0.071     7.702    
    SLICE_X92Y156        FDPE (Setup_fdpe_C_D)       -0.001     7.701    FDPE_49
  -------------------------------------------------------------------
                         required time                          7.701    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.413ns  (required time - arrival time)
  Source:                 FDPE_20/C
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_21/D
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.515ns  (logic 0.393ns (76.332%)  route 0.122ns (23.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.420ns
    Source Clock Delay      (SCD):    5.763ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.246     5.763    pcie_clk
    SLICE_X44Y176        FDPE                                         r  FDPE_20/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y176        FDPE (Prop_fdpe_C_Q)         0.393     6.156 r  FDPE_20/Q
                         net (fo=1, routed)           0.122     6.278    impl_xilinxasyncresetsynchronizerimpl10_rst_meta
    SLICE_X44Y176        FDPE                                         r  FDPE_21/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     2.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     3.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     3.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     4.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576     6.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072     6.271 r  BUFG_7/O
                         net (fo=623, routed)         1.148     7.420    pcie_clk
    SLICE_X44Y176        FDPE                                         r  FDPE_21/C
                         clock pessimism              0.343     7.763    
                         clock uncertainty           -0.071     7.691    
    SLICE_X44Y176        FDPE (Setup_fdpe_C_D)       -0.001     7.690    FDPE_21
  -------------------------------------------------------------------
                         required time                          7.690    
                         arrival time                          -6.278    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.440ns  (required time - arrival time)
  Source:                 FDPE_26/C
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_27/D
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.463ns  (logic 0.341ns (73.673%)  route 0.122ns (26.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns
    Source Clock Delay      (SCD):    5.763ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.246     5.763    pcie_clk
    SLICE_X47Y177        FDPE                                         r  FDPE_26/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y177        FDPE (Prop_fdpe_C_Q)         0.341     6.104 r  FDPE_26/Q
                         net (fo=1, routed)           0.122     6.226    impl_xilinxasyncresetsynchronizerimpl13_rst_meta
    SLICE_X47Y177        FDPE                                         r  FDPE_27/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     2.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     3.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     3.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     4.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576     6.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072     6.271 r  BUFG_7/O
                         net (fo=623, routed)         1.147     7.419    pcie_clk
    SLICE_X47Y177        FDPE                                         r  FDPE_27/C
                         clock pessimism              0.344     7.763    
                         clock uncertainty           -0.071     7.691    
    SLICE_X47Y177        FDPE (Setup_fdpe_C_D)       -0.026     7.665    FDPE_27
  -------------------------------------------------------------------
                         required time                          7.665    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  1.440    

Slack (MET) :             2.090ns  (required time - arrival time)
  Source:                 storage_4_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_reg/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        5.949ns  (logic 2.630ns (44.208%)  route 3.319ns (55.792%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.586ns = ( 13.586 - 8.000 ) 
    Source Clock Delay      (SCD):    5.797ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.280     5.797    pcie_clk
    RAMB18_X2Y68         RAMB18E1                                     r  storage_4_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y68         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      1.846     7.643 f  storage_4_reg_1/DOADO[1]
                         net (fo=2, routed)           1.232     8.874    basesoc_s7pciephy_tx_datapath_pipe_ready_sink_last
    SLICE_X42Y189        LUT3 (Prop_lut3_I1_O)        0.100     8.974 f  pcie_s7_i_73/O
                         net (fo=9, routed)           1.304    10.279    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/s_axis_tx_tlast
    SLICE_X42Y207        LUT3 (Prop_lut3_I0_O)        0.251    10.530 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_3/O
                         net (fo=2, routed)           0.218    10.748    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_3_n_0
    SLICE_X42Y206        LUT6 (Prop_lut6_I5_O)        0.239    10.987 f  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_10/O
                         net (fo=1, routed)           0.197    11.184    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_10_n_0
    SLICE_X43Y206        LUT6 (Prop_lut6_I5_O)        0.097    11.281 f  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_5/O
                         net (fo=2, routed)           0.368    11.649    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_gap_trig
    SLICE_X42Y206        LUT5 (Prop_lut5_I3_O)        0.097    11.746 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_1/O
                         net (fo=1, routed)           0.000    11.746    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl0
    SLICE_X42Y206        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.314    13.586    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/pipe_userclk2_in
    SLICE_X42Y206        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_reg/C
                         clock pessimism              0.251    13.837    
                         clock uncertainty           -0.071    13.766    
    SLICE_X42Y206        FDRE (Setup_fdre_C_D)        0.070    13.836    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_reg
  -------------------------------------------------------------------
                         required time                         13.836    
                         arrival time                         -11.746    
  -------------------------------------------------------------------
                         slack                                  2.090    

Slack (MET) :             2.227ns  (required time - arrival time)
  Source:                 storage_4_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTCFGGNT
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        5.725ns  (logic 2.277ns (39.770%)  route 3.448ns (60.230%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.654ns = ( 13.654 - 8.000 ) 
    Source Clock Delay      (SCD):    5.797ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.280     5.797    pcie_clk
    RAMB18_X2Y68         RAMB18E1                                     r  storage_4_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y68         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      1.846     7.643 r  storage_4_reg_1/DOADO[1]
                         net (fo=2, routed)           1.232     8.874    basesoc_s7pciephy_tx_datapath_pipe_ready_sink_last
    SLICE_X42Y189        LUT3 (Prop_lut3_I1_O)        0.100     8.974 r  pcie_s7_i_73/O
                         net (fo=9, routed)           1.304    10.279    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/s_axis_tx_tlast
    SLICE_X42Y207        LUT5 (Prop_lut5_I3_O)        0.234    10.513 f  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/pcie_block_i_i_36/O
                         net (fo=3, routed)           0.414    10.927    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/pcie_block_i_i_36_n_0
    SLICE_X42Y206        LUT4 (Prop_lut4_I1_O)        0.097    11.024 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/pcie_block_i_i_30/O
                         net (fo=1, routed)           0.498    11.522    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/trn_tcfg_gnt
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTCFGGNT
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.383    13.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism              0.251    13.905    
                         clock uncertainty           -0.071    13.834    
    PCIE_X0Y0            PCIE_2_1 (Setup_pcie_2_1_USERCLK2_TRNTCFGGNT)
                                                     -0.085    13.749    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         13.749    
                         arrival time                         -11.522    
  -------------------------------------------------------------------
                         slack                                  2.227    

Slack (MET) :             2.232ns  (required time - arrival time)
  Source:                 storage_4_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_gap_thrtl_reg/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        5.810ns  (logic 2.630ns (45.268%)  route 3.180ns (54.732%))
  Logic Levels:           5  (LUT3=3 LUT6=2)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.586ns = ( 13.586 - 8.000 ) 
    Source Clock Delay      (SCD):    5.797ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.280     5.797    pcie_clk
    RAMB18_X2Y68         RAMB18E1                                     r  storage_4_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y68         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      1.846     7.643 r  storage_4_reg_1/DOADO[1]
                         net (fo=2, routed)           1.232     8.874    basesoc_s7pciephy_tx_datapath_pipe_ready_sink_last
    SLICE_X42Y189        LUT3 (Prop_lut3_I1_O)        0.100     8.974 r  pcie_s7_i_73/O
                         net (fo=9, routed)           1.304    10.279    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/s_axis_tx_tlast
    SLICE_X42Y207        LUT3 (Prop_lut3_I0_O)        0.251    10.530 f  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_3/O
                         net (fo=2, routed)           0.218    10.748    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_3_n_0
    SLICE_X42Y206        LUT6 (Prop_lut6_I5_O)        0.239    10.987 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_10/O
                         net (fo=1, routed)           0.197    11.184    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_10_n_0
    SLICE_X43Y206        LUT6 (Prop_lut6_I5_O)        0.097    11.281 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_5/O
                         net (fo=2, routed)           0.229    11.509    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_gap_trig
    SLICE_X42Y206        LUT3 (Prop_lut3_I0_O)        0.097    11.606 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_gap_thrtl_i_1/O
                         net (fo=1, routed)           0.000    11.606    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_gap_thrtl_i_1_n_0
    SLICE_X42Y206        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_gap_thrtl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.314    13.586    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/pipe_userclk2_in
    SLICE_X42Y206        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_gap_thrtl_reg/C
                         clock pessimism              0.251    13.837    
                         clock uncertainty           -0.071    13.766    
    SLICE_X42Y206        FDRE (Setup_fdre_C_D)        0.072    13.838    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_gap_thrtl_reg
  -------------------------------------------------------------------
                         required time                         13.838    
                         arrival time                         -11.606    
  -------------------------------------------------------------------
                         slack                                  2.232    

Slack (MET) :             2.610ns  (required time - arrival time)
  Source:                 storage_4_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/cfg_turnoff_ok_pending_reg/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        5.428ns  (logic 2.374ns (43.734%)  route 3.054ns (56.266%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.586ns = ( 13.586 - 8.000 ) 
    Source Clock Delay      (SCD):    5.797ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.280     5.797    pcie_clk
    RAMB18_X2Y68         RAMB18E1                                     r  storage_4_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y68         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      1.846     7.643 f  storage_4_reg_1/DOADO[1]
                         net (fo=2, routed)           1.232     8.874    basesoc_s7pciephy_tx_datapath_pipe_ready_sink_last
    SLICE_X42Y189        LUT3 (Prop_lut3_I1_O)        0.100     8.974 f  pcie_s7_i_73/O
                         net (fo=9, routed)           1.304    10.279    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/s_axis_tx_tlast
    SLICE_X42Y207        LUT5 (Prop_lut5_I3_O)        0.234    10.513 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/pcie_block_i_i_36/O
                         net (fo=3, routed)           0.221    10.734    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/pcie_block_i_i_36_n_0
    SLICE_X43Y207        LUT6 (Prop_lut6_I3_O)        0.097    10.831 f  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/pcie_block_i_i_26/O
                         net (fo=2, routed)           0.297    11.128    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/cfg_pm_turnoff_ok_n
    SLICE_X42Y207        LUT2 (Prop_lut2_I0_O)        0.097    11.225 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/cfg_turnoff_ok_pending_i_1/O
                         net (fo=1, routed)           0.000    11.225    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/cfg_turnoff_ok_pending_i_1_n_0
    SLICE_X42Y207        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/cfg_turnoff_ok_pending_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.314    13.586    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/pipe_userclk2_in
    SLICE_X42Y207        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/cfg_turnoff_ok_pending_reg/C
                         clock pessimism              0.251    13.837    
                         clock uncertainty           -0.071    13.766    
    SLICE_X42Y207        FDRE (Setup_fdre_C_D)        0.069    13.835    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/cfg_turnoff_ok_pending_reg
  -------------------------------------------------------------------
                         required time                         13.835    
                         arrival time                         -11.225    
  -------------------------------------------------------------------
                         slack                                  2.610    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 basesoc_s7pciephy_rx_datapath_pipe_ready_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tlast_reg/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 1.731ns (34.279%)  route 3.319ns (65.721%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.431ns = ( 13.431 - 8.000 ) 
    Source Clock Delay      (SCD):    5.763ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.246     5.763    pcie_clk
    SLICE_X42Y177        FDRE                                         r  basesoc_s7pciephy_rx_datapath_pipe_ready_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y177        FDRE (Prop_fdre_C_Q)         0.393     6.156 r  basesoc_s7pciephy_rx_datapath_pipe_ready_valid_reg/Q
                         net (fo=92, routed)          1.905     8.061    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/m_axis_rx_tready
    SLICE_X48Y195        LUT3 (Prop_lut3_I0_O)        0.097     8.158 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter_dec__0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.158    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter_dec__0_carry_i_4_n_0
    SLICE_X48Y195        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.560 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter_dec__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.560    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter_dec__0_carry_n_0
    SLICE_X48Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.652 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter_dec__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.652    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter_dec__0_carry__0_n_0
    SLICE_X48Y197        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     8.832 f  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter_dec__0_carry__1/O[2]
                         net (fo=1, routed)           0.347     9.179    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter[11]
    SLICE_X49Y197        LUT2 (Prop_lut2_I0_O)        0.231     9.410 f  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/reg_pkt_len_counter[11]_i_1/O
                         net (fo=2, routed)           0.592    10.001    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/sel0[11]
    SLICE_X49Y196        LUT6 (Prop_lut6_I0_O)        0.239    10.240 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/reg_tkeep[4]_i_2/O
                         net (fo=5, routed)           0.475    10.715    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/reg_tkeep[4]_i_7_0
    SLICE_X42Y195        LUT5 (Prop_lut5_I3_O)        0.097    10.812 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/reg_tlast_i_1/O
                         net (fo=1, routed)           0.000    10.812    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tlast_reg_0
    SLICE_X42Y195        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tlast_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.159    13.431    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X42Y195        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tlast_reg/C
                         clock pessimism              0.322    13.753    
                         clock uncertainty           -0.071    13.681    
    SLICE_X42Y195        FDRE (Setup_fdre_C_D)        0.070    13.751    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tlast_reg
  -------------------------------------------------------------------
                         required time                         13.751    
                         arrival time                         -10.812    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             2.946ns  (required time - arrival time)
  Source:                 basesoc_s7pciephy_rx_datapath_pipe_ready_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tkeep_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        5.043ns  (logic 1.731ns (34.327%)  route 3.312ns (65.673%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.431ns = ( 13.431 - 8.000 ) 
    Source Clock Delay      (SCD):    5.763ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.246     5.763    pcie_clk
    SLICE_X42Y177        FDRE                                         r  basesoc_s7pciephy_rx_datapath_pipe_ready_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y177        FDRE (Prop_fdre_C_Q)         0.393     6.156 r  basesoc_s7pciephy_rx_datapath_pipe_ready_valid_reg/Q
                         net (fo=92, routed)          1.905     8.061    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/m_axis_rx_tready
    SLICE_X48Y195        LUT3 (Prop_lut3_I0_O)        0.097     8.158 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter_dec__0_carry_i_4/O
                         net (fo=1, routed)           0.000     8.158    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter_dec__0_carry_i_4_n_0
    SLICE_X48Y195        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     8.560 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter_dec__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.560    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter_dec__0_carry_n_0
    SLICE_X48Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.652 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter_dec__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.652    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter_dec__0_carry__0_n_0
    SLICE_X48Y197        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     8.832 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter_dec__0_carry__1/O[2]
                         net (fo=1, routed)           0.347     9.179    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter[11]
    SLICE_X49Y197        LUT2 (Prop_lut2_I0_O)        0.231     9.410 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/reg_pkt_len_counter[11]_i_1/O
                         net (fo=2, routed)           0.592    10.001    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/sel0[11]
    SLICE_X49Y196        LUT6 (Prop_lut6_I0_O)        0.239    10.240 f  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/reg_tkeep[4]_i_2/O
                         net (fo=5, routed)           0.468    10.708    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rdst_rdy_reg_0
    SLICE_X42Y195        LUT6 (Prop_lut6_I0_O)        0.097    10.805 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tkeep[4]_i_1/O
                         net (fo=1, routed)           0.000    10.805    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tkeep[7]
    SLICE_X42Y195        FDSE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tkeep_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.159    13.431    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X42Y195        FDSE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tkeep_reg[4]/C
                         clock pessimism              0.322    13.753    
                         clock uncertainty           -0.071    13.681    
    SLICE_X42Y195        FDSE (Setup_fdse_C_D)        0.070    13.751    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tkeep_reg[4]
  -------------------------------------------------------------------
                         required time                         13.751    
                         arrival time                         -10.805    
  -------------------------------------------------------------------
                         slack                                  2.946    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[59]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.141ns (15.699%)  route 0.757ns (84.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.613     2.584    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X39Y191        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y191        FDRE (Prop_fdre_C_Q)         0.141     2.725 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[27]/Q
                         net (fo=1, routed)           0.757     3.482    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/trn_td[59]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[59]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.978     3.326    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.381     2.945    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[59])
                                                      0.462     3.407    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.407    
                         arrival time                           3.482    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[63]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.141ns (14.714%)  route 0.817ns (85.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    2.583ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.612     2.583    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X39Y189        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y189        FDRE (Prop_fdre_C_Q)         0.141     2.724 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[31]/Q
                         net (fo=1, routed)           0.817     3.541    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/trn_td[63]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[63]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.978     3.326    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.381     2.945    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[63])
                                                      0.517     3.462    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.462    
                         arrival time                           3.541    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tsrc_rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTSRCRDY
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.164ns (24.758%)  route 0.498ns (75.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    2.643ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.671     2.643    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X42Y208        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tsrc_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y208        FDRE (Prop_fdre_C_Q)         0.164     2.807 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tsrc_rdy_reg/Q
                         net (fo=2, routed)           0.498     3.305    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/trn_tsrc_rdy
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTSRCRDY
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.978     3.326    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.614     2.712    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTSRCRDY)
                                                      0.499     3.211    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.211    
                         arrival time                           3.305    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement1_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_clkmeasurement1_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.355ns (75.136%)  route 0.117ns (24.864%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.193ns
    Source Clock Delay      (SCD):    2.548ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.577     2.548    pcie_clk
    SLICE_X91Y149        FDRE                                         r  basesoc_clkmeasurement1_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y149        FDRE (Prop_fdre_C_Q)         0.141     2.689 r  basesoc_clkmeasurement1_counter_reg[22]/Q
                         net (fo=2, routed)           0.117     2.806    basesoc_clkmeasurement1_counter_reg[22]
    SLICE_X91Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.966 r  basesoc_clkmeasurement1_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.967    basesoc_clkmeasurement1_counter_reg[20]_i_1_n_0
    SLICE_X91Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.021 r  basesoc_clkmeasurement1_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.021    basesoc_clkmeasurement1_counter_reg[24]_i_1_n_7
    SLICE_X91Y150        FDRE                                         r  basesoc_clkmeasurement1_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.845     3.193    pcie_clk
    SLICE_X91Y150        FDRE                                         r  basesoc_clkmeasurement1_counter_reg[24]/C
                         clock pessimism             -0.376     2.817    
    SLICE_X91Y150        FDRE (Hold_fdre_C_D)         0.105     2.922    basesoc_clkmeasurement1_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.922    
                         arrival time                           3.021    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement1_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_clkmeasurement1_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.366ns (75.702%)  route 0.117ns (24.298%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.193ns
    Source Clock Delay      (SCD):    2.548ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.577     2.548    pcie_clk
    SLICE_X91Y149        FDRE                                         r  basesoc_clkmeasurement1_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y149        FDRE (Prop_fdre_C_Q)         0.141     2.689 r  basesoc_clkmeasurement1_counter_reg[22]/Q
                         net (fo=2, routed)           0.117     2.806    basesoc_clkmeasurement1_counter_reg[22]
    SLICE_X91Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.966 r  basesoc_clkmeasurement1_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.967    basesoc_clkmeasurement1_counter_reg[20]_i_1_n_0
    SLICE_X91Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     3.032 r  basesoc_clkmeasurement1_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.032    basesoc_clkmeasurement1_counter_reg[24]_i_1_n_5
    SLICE_X91Y150        FDRE                                         r  basesoc_clkmeasurement1_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.845     3.193    pcie_clk
    SLICE_X91Y150        FDRE                                         r  basesoc_clkmeasurement1_counter_reg[26]/C
                         clock pessimism             -0.376     2.817    
    SLICE_X91Y150        FDRE (Hold_fdre_C_D)         0.105     2.922    basesoc_clkmeasurement1_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.922    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[55]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.141ns (14.879%)  route 0.807ns (85.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.613     2.584    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X38Y191        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y191        FDRE (Prop_fdre_C_Q)         0.141     2.725 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[23]/Q
                         net (fo=1, routed)           0.807     3.532    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/trn_td[55]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[55]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.978     3.326    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.381     2.945    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[55])
                                                      0.475     3.420    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.420    
                         arrival time                           3.532    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement1_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_clkmeasurement1_latch_value_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.451%)  route 0.322ns (69.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.192ns
    Source Clock Delay      (SCD):    2.548ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.577     2.548    pcie_clk
    SLICE_X91Y149        FDRE                                         r  basesoc_clkmeasurement1_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y149        FDRE (Prop_fdre_C_Q)         0.141     2.689 r  basesoc_clkmeasurement1_counter_reg[23]/Q
                         net (fo=2, routed)           0.322     3.011    basesoc_clkmeasurement1_counter_reg[23]
    SLICE_X90Y156        FDRE                                         r  basesoc_clkmeasurement1_latch_value_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.844     3.192    pcie_clk
    SLICE_X90Y156        FDRE                                         r  basesoc_clkmeasurement1_latch_value_reg[23]/C
                         clock pessimism             -0.376     2.816    
    SLICE_X90Y156        FDRE (Hold_fdre_C_D)         0.075     2.891    basesoc_clkmeasurement1_latch_value_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.891    
                         arrival time                           3.011    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 FDPE_26/C
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_27/D
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.188ns
    Source Clock Delay      (SCD):    2.545ns
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.574     2.545    pcie_clk
    SLICE_X47Y177        FDPE                                         r  FDPE_26/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y177        FDPE (Prop_fdpe_C_Q)         0.141     2.686 r  FDPE_26/Q
                         net (fo=1, routed)           0.055     2.741    impl_xilinxasyncresetsynchronizerimpl13_rst_meta
    SLICE_X47Y177        FDPE                                         r  FDPE_27/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.840     3.188    pcie_clk
    SLICE_X47Y177        FDPE                                         r  FDPE_27/C
                         clock pessimism             -0.643     2.545    
    SLICE_X47Y177        FDPE (Hold_fdpe_C_D)         0.075     2.620    FDPE_27
  -------------------------------------------------------------------
                         required time                         -2.620    
                         arrival time                           2.741    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_payload_dat_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.190ns (70.630%)  route 0.079ns (29.370%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.613     2.584    pcie_clk
    SLICE_X41Y192        FDRE                                         r  basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_payload_dat_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y192        FDRE (Prop_fdre_C_Q)         0.141     2.725 r  basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_payload_dat_reg[9]/Q
                         net (fo=1, routed)           0.079     2.804    basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_payload_dat[9]
    SLICE_X40Y192        LUT3 (Prop_lut3_I0_O)        0.049     2.853 r  pcie_s7_i_55/O
                         net (fo=1, routed)           0.000     2.853    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/s_axis_tx_tdata[9]
    SLICE_X40Y192        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.885     3.232    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X40Y192        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[9]/C
                         clock pessimism             -0.635     2.597    
    SLICE_X40Y192        FDRE (Hold_fdre_C_D)         0.131     2.728    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.728    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement1_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_clkmeasurement1_latch_value_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.535%)  route 0.321ns (69.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.195ns
    Source Clock Delay      (SCD):    2.547ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.576     2.547    pcie_clk
    SLICE_X91Y146        FDRE                                         r  basesoc_clkmeasurement1_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y146        FDRE (Prop_fdre_C_Q)         0.141     2.688 r  basesoc_clkmeasurement1_counter_reg[9]/Q
                         net (fo=2, routed)           0.321     3.009    basesoc_clkmeasurement1_counter_reg[9]
    SLICE_X92Y153        FDRE                                         r  basesoc_clkmeasurement1_latch_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.847     3.195    pcie_clk
    SLICE_X92Y153        FDRE                                         r  basesoc_clkmeasurement1_latch_value_reg[9]/C
                         clock pessimism             -0.376     2.819    
    SLICE_X92Y153        FDRE (Hold_fdre_C_D)         0.064     2.883    basesoc_clkmeasurement1_latch_value_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.883    
                         arrival time                           3.009    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         basesoc_s7pciephy_clkout3
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_ADV/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PCIE_2_1/USERCLK2   n/a            4.000         8.000       4.000      PCIE_X0Y0        pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         8.000       6.038      RAMB36_X2Y33     storage_4_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         8.000       6.038      RAMB18_X2Y68     storage_4_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         8.000       6.038      RAMB36_X2Y35     storage_5_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         8.000       6.038      RAMB18_X2Y69     storage_5_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y5    BUFG_7/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  MMCME2_ADV/CLKOUT3
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X42Y169    FDPE_18/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X42Y169    FDPE_19/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X44Y176    FDPE_20/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  MMCME2_ADV/CLKOUT3
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X42Y169    FDPE_18/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X42Y169    FDPE_18/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X42Y169    FDPE_19/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X42Y169    FDPE_19/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X44Y176    FDPE_20/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X44Y176    FDPE_20/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X44Y176    FDPE_21/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X44Y176    FDPE_21/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X47Y177    FDPE_26/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X47Y177    FDPE_26/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X42Y169    FDPE_18/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X42Y169    FDPE_18/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X42Y169    FDPE_19/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X42Y169    FDPE_19/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X44Y176    FDPE_20/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X44Y176    FDPE_20/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X44Y176    FDPE_21/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X44Y176    FDPE_21/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X47Y177    FDPE_26/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X47Y177    FDPE_26/C



---------------------------------------------------------------------------------------------------
From Clock:  s7pciephy_mmcm_fb
  To Clock:  s7pciephy_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s7pciephy_mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  MMCME2_ADV/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  MMCME2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  basesoc_s7pciephy_clkout3
  To Clock:  basesoc_s7pciephy_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        6.467ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.593ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.467ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/user_reset_int_reg/PRE
                            (recovery check against rising-edge clock basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.490ns (41.481%)  route 0.691ns (58.519%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.587ns = ( 13.587 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.422     5.939    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X44Y209        FDRE                                         r  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y209        FDRE (Prop_fdre_C_Q)         0.393     6.332 f  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.362     6.694    pcie_s7/inst/inst/pl_received_hot_rst
    SLICE_X44Y209        LUT2 (Prop_lut2_I0_O)        0.097     6.791 f  pcie_s7/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.329     7.120    pcie_s7/inst/inst/sys_or_hot_rst
    SLICE_X44Y207        FDPE                                         f  pcie_s7/inst/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.315    13.587    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X44Y207        FDPE                                         r  pcie_s7/inst/inst/user_reset_int_reg/C
                         clock pessimism              0.328    13.915    
                         clock uncertainty           -0.071    13.844    
    SLICE_X44Y207        FDPE (Recov_fdpe_C_PRE)     -0.257    13.587    pcie_s7/inst/inst/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                         13.587    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                  6.467    

Slack (MET) :             6.497ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/user_reset_out_reg/PRE
                            (recovery check against rising-edge clock basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.490ns (41.481%)  route 0.691ns (58.519%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.587ns = ( 13.587 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.422     5.939    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X44Y209        FDRE                                         r  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y209        FDRE (Prop_fdre_C_Q)         0.393     6.332 f  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.362     6.694    pcie_s7/inst/inst/pl_received_hot_rst
    SLICE_X44Y209        LUT2 (Prop_lut2_I0_O)        0.097     6.791 f  pcie_s7/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.329     7.120    pcie_s7/inst/inst/sys_or_hot_rst
    SLICE_X44Y207        FDPE                                         f  pcie_s7/inst/inst/user_reset_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.315    13.587    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X44Y207        FDPE                                         r  pcie_s7/inst/inst/user_reset_out_reg/C
                         clock pessimism              0.328    13.915    
                         clock uncertainty           -0.071    13.844    
    SLICE_X44Y207        FDPE (Recov_fdpe_C_PRE)     -0.227    13.617    pcie_s7/inst/inst/user_reset_out_reg
  -------------------------------------------------------------------
                         required time                         13.617    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                  6.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/user_reset_int_reg/PRE
                            (removal check against rising-edge clock basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.209ns (38.829%)  route 0.329ns (61.171%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.294ns
    Source Clock Delay      (SCD):    2.643ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.671     2.643    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X44Y209        FDRE                                         r  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y209        FDRE (Prop_fdre_C_Q)         0.164     2.807 f  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.162     2.969    pcie_s7/inst/inst/pl_received_hot_rst
    SLICE_X44Y209        LUT2 (Prop_lut2_I0_O)        0.045     3.014 f  pcie_s7/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.167     3.181    pcie_s7/inst/inst/sys_or_hot_rst
    SLICE_X44Y207        FDPE                                         f  pcie_s7/inst/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.946     3.294    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X44Y207        FDPE                                         r  pcie_s7/inst/inst/user_reset_int_reg/C
                         clock pessimism             -0.635     2.659    
    SLICE_X44Y207        FDPE (Remov_fdpe_C_PRE)     -0.071     2.588    pcie_s7/inst/inst/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                         -2.588    
                         arrival time                           3.181    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/user_reset_out_reg/PRE
                            (removal check against rising-edge clock basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.209ns (38.829%)  route 0.329ns (61.171%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.294ns
    Source Clock Delay      (SCD):    2.643ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.671     2.643    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X44Y209        FDRE                                         r  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y209        FDRE (Prop_fdre_C_Q)         0.164     2.807 f  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.162     2.969    pcie_s7/inst/inst/pl_received_hot_rst
    SLICE_X44Y209        LUT2 (Prop_lut2_I0_O)        0.045     3.014 f  pcie_s7/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.167     3.181    pcie_s7/inst/inst/sys_or_hot_rst
    SLICE_X44Y207        FDPE                                         f  pcie_s7/inst/inst/user_reset_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.946     3.294    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X44Y207        FDPE                                         r  pcie_s7/inst/inst/user_reset_out_reg/C
                         clock pessimism             -0.635     2.659    
    SLICE_X44Y207        FDPE (Remov_fdpe_C_PRE)     -0.071     2.588    pcie_s7/inst/inst/user_reset_out_reg
  -------------------------------------------------------------------
                         required time                         -2.588    
                         arrival time                           3.181    
  -------------------------------------------------------------------
                         slack                                  0.593    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

--------------+--------------------------+-----------+-------+---------------+---------+---------------+---------+---------------------------+
Reference     | Input                    | IO Reg    | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal                  |
Clock         | Port                     | Type      | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                     |
--------------+--------------------------+-----------+-------+---------------+---------+---------------+---------+---------------------------+
clk100        | ad9361_rfic_stat[0]      | FDRE      | -     |    -1.859 (r) | FAST    |     6.897 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_rfic_stat[1]      | FDRE      | -     |    -1.779 (r) | FAST    |     6.766 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_rfic_stat[2]      | FDRE      | -     |    -1.741 (r) | FAST    |     6.767 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_rfic_stat[3]      | FDRE      | -     |    -2.268 (r) | FAST    |     7.382 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_rfic_stat[4]      | FDRE      | -     |    -2.245 (r) | FAST    |     7.442 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_rfic_stat[5]      | FDRE      | -     |    -2.106 (r) | FAST    |     7.207 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_rfic_stat[6]      | FDRE      | -     |    -1.512 (r) | FAST    |     6.554 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_rfic_stat[7]      | FDRE      | -     |    -2.163 (r) | FAST    |     7.300 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_spi_miso          | FDRE      | -     |    -1.918 (r) | FAST    |     7.050 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | flash_miso               | FDRE      | -     |    -1.381 (r) | FAST    |     5.857 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | si5351_i2c_scl           | IDDR (IO) | -     |    -3.681 (r) | FAST    |     8.780 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | si5351_i2c_scl           | IDDR (IO) | -     |    -3.681 (f) | FAST    |     8.780 (f) | SLOW    | basesoc_crg_clkout0       |
clk100        | si5351_i2c_sda           | IDDR (IO) | -     |    -3.680 (r) | FAST    |     8.777 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | si5351_i2c_sda           | IDDR (IO) | -     |    -3.680 (f) | FAST    |     8.777 (f) | SLOW    | basesoc_crg_clkout0       |
rfic_clk      | ad9361_rfic_rx_data_n[0] | IDDR (IO) | -     |    -0.193 (r) | FAST    |     0.773 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[0] | IDDR (IO) | -     |    -0.193 (f) | FAST    |     0.773 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[1] | IDDR (IO) | -     |    -0.179 (r) | FAST    |     0.758 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[1] | IDDR (IO) | -     |    -0.179 (f) | FAST    |     0.758 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[2] | IDDR (IO) | -     |    -0.183 (r) | FAST    |     0.764 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[2] | IDDR (IO) | -     |    -0.183 (f) | FAST    |     0.764 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[3] | IDDR (IO) | -     |    -0.164 (r) | FAST    |     0.747 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[3] | IDDR (IO) | -     |    -0.164 (f) | FAST    |     0.747 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[4] | IDDR (IO) | -     |    -0.183 (r) | FAST    |     0.768 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[4] | IDDR (IO) | -     |    -0.183 (f) | FAST    |     0.768 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[5] | IDDR (IO) | -     |    -0.159 (r) | FAST    |     0.744 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[5] | IDDR (IO) | -     |    -0.159 (f) | FAST    |     0.744 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[0] | IDDR (IO) | -     |    -0.193 (r) | FAST    |     0.773 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[0] | IDDR (IO) | -     |    -0.193 (f) | FAST    |     0.773 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[1] | IDDR (IO) | -     |    -0.179 (r) | FAST    |     0.758 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[1] | IDDR (IO) | -     |    -0.179 (f) | FAST    |     0.758 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[2] | IDDR (IO) | -     |    -0.183 (r) | FAST    |     0.764 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[2] | IDDR (IO) | -     |    -0.183 (f) | FAST    |     0.764 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[3] | IDDR (IO) | -     |    -0.164 (r) | FAST    |     0.747 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[3] | IDDR (IO) | -     |    -0.164 (f) | FAST    |     0.747 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[4] | IDDR (IO) | -     |    -0.183 (r) | FAST    |     0.768 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[4] | IDDR (IO) | -     |    -0.183 (f) | FAST    |     0.768 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[5] | IDDR (IO) | -     |    -0.159 (r) | FAST    |     0.744 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[5] | IDDR (IO) | -     |    -0.159 (f) | FAST    |     0.744 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_frame_n   | IDDR (IO) | -     |    -0.169 (r) | FAST    |     0.753 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_frame_n   | IDDR (IO) | -     |    -0.169 (f) | FAST    |     0.753 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_frame_p   | IDDR (IO) | -     |    -0.169 (r) | FAST    |     0.753 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_frame_p   | IDDR (IO) | -     |    -0.169 (f) | FAST    |     0.753 (f) | SLOW    |                           |
txoutclk_x0y0 | pcie_x1_m2_rst_n         | FDCE      | -     |    -0.126 (r) | FAST    |     2.356 (r) | SLOW    | basesoc_s7pciephy_clkout0 |
txoutclk_x0y0 | pcie_x1_m2_rst_n         | FDCE      | -     |    -0.133 (r) | FAST    |     2.356 (r) | SLOW    | basesoc_s7pciephy_clkout1 |
txoutclk_x0y0 | pcie_x1_m2_rst_n         | FDRE      | -     |     0.144 (r) | FAST    |     2.145 (r) | SLOW    | basesoc_s7pciephy_clkout3 |
--------------+--------------------------+-----------+-------+---------------+---------+---------------+---------+---------------------------+


Output Ports Clock-to-out

----------+--------------------------+-----------+-------+----------------+---------+----------------+---------+---------------------+
Reference | Output                   | IO Reg    | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal            |
Clock     | Port                     | Type      | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock               |
----------+--------------------------+-----------+-------+----------------+---------+----------------+---------+---------------------+
clk100    | ad9361_rfic_ctrl[0]      | FDRE      | -     |     15.428 (r) | SLOW    |      6.568 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_rfic_ctrl[1]      | FDRE      | -     |     15.337 (r) | SLOW    |      6.535 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_rfic_ctrl[2]      | FDRE      | -     |     15.783 (r) | SLOW    |      6.759 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_rfic_ctrl[3]      | FDRE      | -     |     15.740 (r) | SLOW    |      6.745 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_rfic_en_agc       | FDRE      | -     |     15.332 (r) | SLOW    |      6.518 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_rfic_enable       | FDRE      | -     |     15.351 (r) | SLOW    |      6.544 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_rfic_rst_n        | FDRE      | -     |     16.378 (r) | SLOW    |      7.098 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_rfic_txnrx        | FDRE      | -     |     16.264 (r) | SLOW    |      7.004 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_spi_clk           | FDRE      | -     |     15.685 (r) | SLOW    |      6.721 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_spi_cs_n          | FDRE      | -     |     17.441 (r) | SLOW    |      7.571 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_spi_mosi          | FDRE      | -     |     15.480 (r) | SLOW    |      6.591 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | flash_cs_n               | FDRE      | -     |     16.985 (r) | SLOW    |      7.322 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | flash_mosi               | FDRE      | -     |     17.441 (r) | SLOW    |      7.567 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | si5351_i2c_scl           | ODDR (IO) | -     |     13.782 (r) | SLOW    |      5.174 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | si5351_i2c_scl           | ODDR (IO) | -     |     13.782 (f) | SLOW    |      5.174 (f) | FAST    | basesoc_crg_clkout0 |
clk100    | si5351_i2c_sda           | ODDR (IO) | -     |     13.776 (r) | SLOW    |      5.171 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | si5351_i2c_sda           | ODDR (IO) | -     |     13.776 (f) | SLOW    |      5.171 (f) | FAST    | basesoc_crg_clkout0 |
clk100    | si5351_pwm               | FDRE      | -     |     16.488 (r) | SLOW    |      7.005 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | user_led                 | FDRE      | -     |     16.990 (r) | SLOW    |      7.195 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | si5351_ssen_clkin        | PLLE2_ADV | -     |     14.431 (r) | SLOW    |      5.602 (r) | FAST    | basesoc_crg_clkout1 |
clk100    | si5351_ssen_clkin        | PLLE2_ADV | -     |     14.431 (f) | SLOW    |      5.602 (f) | FAST    | basesoc_crg_clkout1 |
rfic_clk  | ad9361_rfic_tx_clk_n     | ODDR (IO) | -     |      3.168 (r) | SLOW    |      1.499 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_clk_n     | ODDR (IO) | -     |      3.168 (f) | SLOW    |      1.499 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_clk_p     | ODDR (IO) | -     |      3.167 (r) | SLOW    |      1.498 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_clk_p     | ODDR (IO) | -     |      3.167 (f) | SLOW    |      1.498 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[0] | ODDR (IO) | -     |      3.188 (r) | SLOW    |      1.515 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[0] | ODDR (IO) | -     |      3.188 (f) | SLOW    |      1.515 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[1] | ODDR (IO) | -     |      3.195 (r) | SLOW    |      1.526 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[1] | ODDR (IO) | -     |      3.195 (f) | SLOW    |      1.526 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[2] | ODDR (IO) | -     |      3.213 (r) | SLOW    |      1.543 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[2] | ODDR (IO) | -     |      3.213 (f) | SLOW    |      1.543 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[3] | ODDR (IO) | -     |      3.213 (r) | SLOW    |      1.541 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[3] | ODDR (IO) | -     |      3.213 (f) | SLOW    |      1.541 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[4] | ODDR (IO) | -     |      3.206 (r) | SLOW    |      1.532 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[4] | ODDR (IO) | -     |      3.206 (f) | SLOW    |      1.532 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[5] | ODDR (IO) | -     |      3.207 (r) | SLOW    |      1.537 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[5] | ODDR (IO) | -     |      3.207 (f) | SLOW    |      1.537 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[0] | ODDR (IO) | -     |      3.187 (r) | SLOW    |      1.514 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[0] | ODDR (IO) | -     |      3.187 (f) | SLOW    |      1.514 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[1] | ODDR (IO) | -     |      3.194 (r) | SLOW    |      1.525 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[1] | ODDR (IO) | -     |      3.194 (f) | SLOW    |      1.525 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[2] | ODDR (IO) | -     |      3.212 (r) | SLOW    |      1.542 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[2] | ODDR (IO) | -     |      3.212 (f) | SLOW    |      1.542 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[3] | ODDR (IO) | -     |      3.212 (r) | SLOW    |      1.540 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[3] | ODDR (IO) | -     |      3.212 (f) | SLOW    |      1.540 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[4] | ODDR (IO) | -     |      3.205 (r) | SLOW    |      1.531 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[4] | ODDR (IO) | -     |      3.205 (f) | SLOW    |      1.531 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[5] | ODDR (IO) | -     |      3.206 (r) | SLOW    |      1.536 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[5] | ODDR (IO) | -     |      3.206 (f) | SLOW    |      1.536 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_frame_n   | ODDR (IO) | -     |      3.206 (r) | SLOW    |      1.531 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_frame_n   | ODDR (IO) | -     |      3.206 (f) | SLOW    |      1.531 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_frame_p   | ODDR (IO) | -     |      3.205 (r) | SLOW    |      1.530 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_frame_p   | ODDR (IO) | -     |      3.205 (f) | SLOW    |      1.530 (f) | FAST    |                     |
----------+--------------------------+-----------+-------+----------------+---------+----------------+---------+---------------------+


Setup between Clocks

--------------+---------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source        | Destination   |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock         | Clock         | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------------+---------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100        | clk100        |         8.058 | SLOW    |               |         |               |         |               |         |
dna_clk       | clk100        |        -1.963 | FAST    |               |         |               |         |               |         |
icap_clk      | clk100        |        -1.018 | FAST    |               |         |               |         |               |         |
jtag_clk      | clk100        |        -1.954 | FAST    |               |         |               |         |               |         |
rfic_clk      | clk100        |        -1.041 | FAST    |               |         |               |         |               |         |
si5351_clk0   | clk100        |        -1.006 | FAST    |               |         |               |         |               |         |
si5351_clk1   | clk100        |         2.420 | FAST    |               |         |               |         |               |         |
txoutclk_x0y0 | clk100        |         2.159 | FAST    |               |         |               |         |               |         |
dna_clk       | dna_clk       |         6.128 | SLOW    |               |         |               |         |               |         |
clk100        | icap_clk      |        14.513 | SLOW    |               |         |               |         |               |         |
icap_clk      | icap_clk      |         7.628 | SLOW    |               |         |               |         |               |         |
clk100        | jtag_clk      |        16.173 | SLOW    |               |         |               |         |               |         |
jtag_clk      | jtag_clk      |         4.119 | SLOW    |               |         |               |         |               |         |
clk100        | rfic_clk      |        16.465 | SLOW    |               |         |               |         |               |         |
rfic_clk      | rfic_clk      |         3.753 | SLOW    |               |         |               |         |               |         |
clk100        | si5351_clk0   |        12.337 | SLOW    |               |         |               |         |               |         |
si5351_clk0   | si5351_clk0   |         5.395 | SLOW    |               |         |               |         |               |         |
clk100        | si5351_clk1   |        11.039 | SLOW    |               |         |               |         |               |         |
si5351_clk1   | si5351_clk1   |         8.519 | SLOW    |               |         |               |         |               |         |
clk100        | txoutclk_x0y0 |        10.770 | SLOW    |               |         |               |         |               |         |
txoutclk_x0y0 | txoutclk_x0y0 |         6.110 | SLOW    |         2.635 | SLOW    |               |         |               |         |
--------------+---------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: rfic_clk
Worst Case Data Window: 0.613 ns
Ideal Clock Offset to Actual Clock: 0.466 ns
-------------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                         |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source                   |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------------+------------+---------+------------+---------+-----------+-----------+---------------+
ad9361_rfic_rx_data_n[0] | -0.193 (r) | FAST    |  0.773 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[0] | -0.193 (f) | FAST    |  0.773 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[1] | -0.179 (r) | FAST    |  0.758 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[1] | -0.179 (f) | FAST    |  0.758 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[2] | -0.183 (r) | FAST    |  0.764 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[2] | -0.183 (f) | FAST    |  0.764 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[3] | -0.164 (r) | FAST    |  0.747 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[3] | -0.164 (f) | FAST    |  0.747 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[4] | -0.183 (r) | FAST    |  0.768 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[4] | -0.183 (f) | FAST    |  0.768 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[5] | -0.159 (r) | FAST    |  0.744 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[5] | -0.159 (f) | FAST    |  0.744 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[0] | -0.193 (r) | FAST    |  0.773 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[0] | -0.193 (f) | FAST    |  0.773 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[1] | -0.179 (r) | FAST    |  0.758 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[1] | -0.179 (f) | FAST    |  0.758 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[2] | -0.183 (r) | FAST    |  0.764 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[2] | -0.183 (f) | FAST    |  0.764 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[3] | -0.164 (r) | FAST    |  0.747 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[3] | -0.164 (f) | FAST    |  0.747 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[4] | -0.183 (r) | FAST    |  0.768 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[4] | -0.183 (f) | FAST    |  0.768 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[5] | -0.159 (r) | FAST    |  0.744 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[5] | -0.159 (f) | FAST    |  0.744 (f) | SLOW    |       inf |       inf |             - |
-------------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary       | -0.159 (r) | FAST    |  0.773 (r) | SLOW    |       inf |       inf |             - |
-------------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 5.930 ns
Ideal Clock Offset to Actual Clock: 4.477 ns
--------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                    |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source              |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
--------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ad9361_rfic_stat[0] |  -1.859 (r) | FAST    |   6.897 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_stat[1] |  -1.779 (r) | FAST    |   6.766 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_stat[2] |  -1.741 (r) | FAST    |   6.767 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_stat[3] |  -2.268 (r) | FAST    |   7.382 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_stat[4] |  -2.245 (r) | FAST    |   7.442 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_stat[5] |  -2.106 (r) | FAST    |   7.207 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_stat[6] |  -1.512 (r) | FAST    |   6.554 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_stat[7] |  -2.163 (r) | FAST    |   7.300 (r) | SLOW    |       inf |       inf |             - |
--------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary  |  -1.512 (r) | FAST    |   7.442 (r) | SLOW    |       inf |       inf |             - |
--------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.447 ns
--------------------+--------------+---------+-------------+---------+----------+
                    |      Max     | Process |     Min     | Process | Edge     |
Pad                 |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
--------------------+--------------+---------+-------------+---------+----------+
ad9361_rfic_ctrl[0] |   15.428 (r) | SLOW    |   6.568 (r) | FAST    |    0.091 |
ad9361_rfic_ctrl[1] |   15.337 (r) | SLOW    |   6.535 (r) | FAST    |    0.000 |
ad9361_rfic_ctrl[2] |   15.783 (r) | SLOW    |   6.759 (r) | FAST    |    0.447 |
ad9361_rfic_ctrl[3] |   15.740 (r) | SLOW    |   6.745 (r) | FAST    |    0.404 |
--------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary  |   15.783 (r) | SLOW    |   6.535 (r) | FAST    |    0.447 |
--------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: rfic_clk
Bus Skew: 0.029 ns
-------------------------+-------------+---------+-------------+---------+----------+
                         |     Max     | Process |     Min     | Process | Edge     |
Pad                      |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------------+-------------+---------+-------------+---------+----------+
ad9361_rfic_tx_data_n[0] |   3.188 (r) | SLOW    |   1.515 (r) | FAST    |    0.001 |
ad9361_rfic_tx_data_n[0] |   3.188 (f) | SLOW    |   1.515 (f) | FAST    |    0.001 |
ad9361_rfic_tx_data_n[1] |   3.195 (r) | SLOW    |   1.526 (r) | FAST    |    0.012 |
ad9361_rfic_tx_data_n[1] |   3.195 (f) | SLOW    |   1.526 (f) | FAST    |    0.012 |
ad9361_rfic_tx_data_n[2] |   3.213 (r) | SLOW    |   1.543 (r) | FAST    |    0.029 |
ad9361_rfic_tx_data_n[2] |   3.213 (f) | SLOW    |   1.543 (f) | FAST    |    0.029 |
ad9361_rfic_tx_data_n[3] |   3.213 (r) | SLOW    |   1.541 (r) | FAST    |    0.027 |
ad9361_rfic_tx_data_n[3] |   3.213 (f) | SLOW    |   1.541 (f) | FAST    |    0.027 |
ad9361_rfic_tx_data_n[4] |   3.206 (r) | SLOW    |   1.532 (r) | FAST    |    0.018 |
ad9361_rfic_tx_data_n[4] |   3.206 (f) | SLOW    |   1.532 (f) | FAST    |    0.018 |
ad9361_rfic_tx_data_n[5] |   3.207 (r) | SLOW    |   1.537 (r) | FAST    |    0.024 |
ad9361_rfic_tx_data_n[5] |   3.207 (f) | SLOW    |   1.537 (f) | FAST    |    0.024 |
ad9361_rfic_tx_data_p[0] |   3.187 (r) | SLOW    |   1.514 (r) | FAST    |    0.000 |
ad9361_rfic_tx_data_p[0] |   3.187 (f) | SLOW    |   1.514 (f) | FAST    |    0.000 |
ad9361_rfic_tx_data_p[1] |   3.194 (r) | SLOW    |   1.525 (r) | FAST    |    0.011 |
ad9361_rfic_tx_data_p[1] |   3.194 (f) | SLOW    |   1.525 (f) | FAST    |    0.011 |
ad9361_rfic_tx_data_p[2] |   3.212 (r) | SLOW    |   1.542 (r) | FAST    |    0.028 |
ad9361_rfic_tx_data_p[2] |   3.212 (f) | SLOW    |   1.542 (f) | FAST    |    0.028 |
ad9361_rfic_tx_data_p[3] |   3.212 (r) | SLOW    |   1.540 (r) | FAST    |    0.026 |
ad9361_rfic_tx_data_p[3] |   3.212 (f) | SLOW    |   1.540 (f) | FAST    |    0.026 |
ad9361_rfic_tx_data_p[4] |   3.205 (r) | SLOW    |   1.531 (r) | FAST    |    0.017 |
ad9361_rfic_tx_data_p[4] |   3.205 (f) | SLOW    |   1.531 (f) | FAST    |    0.017 |
ad9361_rfic_tx_data_p[5] |   3.206 (r) | SLOW    |   1.536 (r) | FAST    |    0.023 |
ad9361_rfic_tx_data_p[5] |   3.206 (f) | SLOW    |   1.536 (f) | FAST    |    0.023 |
-------------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary       |   3.213 (r) | SLOW    |   1.514 (r) | FAST    |    0.029 |
-------------------------+-------------+---------+-------------+---------+----------+




