{"sha": "4f81edad41caea4ddd269555f88790cec28cc9d9", "node_id": "C_kwDOANBUbNoAKDRmODFlZGFkNDFjYWVhNGRkZDI2OTU1NWY4ODc5MGNlYzI4Y2M5ZDk", "commit": {"author": {"name": "Li Xu", "email": "xuli1@eswincomputing.com", "date": "2023-04-05T01:12:26Z"}, "committer": {"name": "Jeff Law", "email": "jlaw@ventanamicro", "date": "2023-04-05T01:14:00Z"}, "message": "RISC-V: Fix typos\n\ngcc/ChangeLog:\n\n\t* config/riscv/riscv-vector-builtins.def: Fix typo.\n\t* config/riscv/riscv.cc (riscv_dwarf_poly_indeterminate_value): Ditto.\n\t* config/riscv/vector-iterators.md: Ditto.", "tree": {"sha": "cb8a2ea491bfb8e9ce846ee3935870d3af360a6e", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/cb8a2ea491bfb8e9ce846ee3935870d3af360a6e"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/4f81edad41caea4ddd269555f88790cec28cc9d9", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4f81edad41caea4ddd269555f88790cec28cc9d9", "html_url": "https://github.com/Rust-GCC/gccrs/commit/4f81edad41caea4ddd269555f88790cec28cc9d9", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4f81edad41caea4ddd269555f88790cec28cc9d9/comments", "author": null, "committer": null, "parents": [{"sha": "645b13625163a3f74643e9f6eaabdb8d2e5a1169", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/645b13625163a3f74643e9f6eaabdb8d2e5a1169", "html_url": "https://github.com/Rust-GCC/gccrs/commit/645b13625163a3f74643e9f6eaabdb8d2e5a1169"}], "stats": {"total": 11, "additions": 5, "deletions": 6}, "files": [{"sha": "563ad355342ee61b38501981555518ba17803d9b", "filename": "gcc/config/riscv/riscv-vector-builtins.def", "status": "modified", "additions": 1, "deletions": 2, "changes": 3, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4f81edad41caea4ddd269555f88790cec28cc9d9/gcc%2Fconfig%2Friscv%2Friscv-vector-builtins.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4f81edad41caea4ddd269555f88790cec28cc9d9/gcc%2Fconfig%2Friscv%2Friscv-vector-builtins.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Friscv%2Friscv-vector-builtins.def?ref=4f81edad41caea4ddd269555f88790cec28cc9d9", "patch": "@@ -65,8 +65,7 @@ along with GCC; see the file COPYING3.  If not see\n #define DEF_RVV_BASE_TYPE(NAME, TYPE)\n #endif\n \n-/* Use \"DEF_RVV_TYPE_INDEX\" macro to define RVV function types.\n-   The 'NAME' will be concatenated into intrinsic function name.  */\n+/* Use \"DEF_RVV_TYPE_INDEX\" macro to define RVV function types.  */\n #ifndef DEF_RVV_TYPE_INDEX\n #define DEF_RVV_TYPE_INDEX(VECTOR, MASK, SIGNED, UNSIGNED, EEW8_INDEX, EEW16_INDEX, \\\n \t\t      EEW32_INDEX, EEW64_INDEX, SHIFT, DOUBLE_TRUNC,           \\"}, {"sha": "5f542932d13ce69aae2fb088087cfc1e2533769e", "filename": "gcc/config/riscv/riscv.cc", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4f81edad41caea4ddd269555f88790cec28cc9d9/gcc%2Fconfig%2Friscv%2Friscv.cc", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4f81edad41caea4ddd269555f88790cec28cc9d9/gcc%2Fconfig%2Friscv%2Friscv.cc", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Friscv%2Friscv.cc?ref=4f81edad41caea4ddd269555f88790cec28cc9d9", "patch": "@@ -7048,8 +7048,8 @@ riscv_dwarf_poly_indeterminate_value (unsigned int i, unsigned int *factor,\n \t\t\t\t      int *offset)\n {\n   /* Polynomial invariant 1 == (VLENB / riscv_bytes_per_vector_chunk) - 1.\n-     1. TARGET_MIN_VLEN == 32, olynomial invariant 1 == (VLENB / 4) - 1.\n-     2. TARGET_MIN_VLEN > 32, olynomial invariant 1 == (VLENB / 8) - 1.\n+     1. TARGET_MIN_VLEN == 32, polynomial invariant 1 == (VLENB / 4) - 1.\n+     2. TARGET_MIN_VLEN > 32, polynomial invariant 1 == (VLENB / 8) - 1.\n   */\n   gcc_assert (i == 1);\n   *factor = riscv_bytes_per_vector_chunk;"}, {"sha": "194e9b8f57fdfec3121cbd84b31f87ab35f2844a", "filename": "gcc/config/riscv/vector-iterators.md", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/4f81edad41caea4ddd269555f88790cec28cc9d9/gcc%2Fconfig%2Friscv%2Fvector-iterators.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/4f81edad41caea4ddd269555f88790cec28cc9d9/gcc%2Fconfig%2Friscv%2Fvector-iterators.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Friscv%2Fvector-iterators.md?ref=4f81edad41caea4ddd269555f88790cec28cc9d9", "patch": "@@ -727,7 +727,7 @@\n   (VNx1QI \"vnx4hi\") (VNx2QI \"vnx4hi\") (VNx4QI \"vnx4hi\")\n   (VNx8QI \"vnx4hi\") (VNx16QI \"vnx4hi\") (VNx32QI \"vnx4hi\") (VNx64QI \"vnx4hi\")\n   (VNx1HI \"vnx2si\") (VNx2HI \"vnx2si\") (VNx4HI \"vnx2si\")\n-  (VNx8HI \"vnx2si\") (VNx16HI \"vnx2si\") (VNx32HI \"vnx2SI\")\n+  (VNx8HI \"vnx2si\") (VNx16HI \"vnx2si\") (VNx32HI \"vnx2si\")\n   (VNx1SI \"vnx2di\") (VNx2SI \"vnx2di\") (VNx4SI \"vnx2di\")\n   (VNx8SI \"vnx2di\") (VNx16SI \"vnx2di\")\n   (VNx1SF \"vnx1df\") (VNx2SF \"vnx1df\")\n@@ -738,7 +738,7 @@\n   (VNx1QI \"vnx2hi\") (VNx2QI \"vnx2hi\") (VNx4QI \"vnx2hi\")\n   (VNx8QI \"vnx2hi\") (VNx16QI \"vnx2hi\") (VNx32QI \"vnx2hi\")\n   (VNx1HI \"vnx1si\") (VNx2HI \"vnx1si\") (VNx4HI \"vnx1si\")\n-  (VNx8HI \"vnx1si\") (VNx16HI \"vnx1SI\")\n+  (VNx8HI \"vnx1si\") (VNx16HI \"vnx1si\")\n ])\n \n (define_mode_attr VDEMOTE ["}]}