

================================================================
== Vitis HLS Report for 'Self_attention'
================================================================
* Date:           Tue Sep  5 22:42:55 2023

* Version:        2019.2.1 (Build 2729669 on Thu Dec 05 05:13:00 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.929 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   183109|   183109| 0.610 ms | 0.610 ms |  183109|  183109|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_h_0_h                 |   183108|   183108|     15259|          -|          -|    12|    no    |
        | + l_mh_separate_i_s_l_j_s  |     2304|     2304|         3|          -|          -|   768|    no    |
        | + l_S_h_0_h.2              |       12|       12|         1|          -|          -|    12|    no    |
        | + l_exp_sum_i3_l_j2        |     3600|     3600|        25|          -|          -|   144|    no    |
        | + l_update_i4_l_j3         |     3024|     3024|        21|          -|          -|   144|    no    |
        | + l_mh_merge_i_m_l_j_m     |     2304|     2304|         3|          -|          -|   768|    no    |
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 57
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 6 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 7 8 
8 --> 9 33 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 8 
33 --> 34 54 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 33 
54 --> 55 
55 --> 56 2 
56 --> 57 
57 --> 55 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%inp_sumRow = alloca i64" [kernel.cpp:79]   --->   Operation 58 'alloca' 'inp_sumRow' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%Q_h_V = alloca i64" [kernel.cpp:144]   --->   Operation 59 'alloca' 'Q_h_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%K_h_V = alloca i64" [kernel.cpp:145]   --->   Operation 60 'alloca' 'K_h_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%V_h_V = alloca i64" [kernel.cpp:146]   --->   Operation 61 'alloca' 'V_h_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%v100 = alloca i64" [kernel.cpp:158]   --->   Operation 62 'alloca' 'v100' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%v101_V = alloca i64" [kernel.cpp:160]   --->   Operation 63 'alloca' 'v101_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%v102 = alloca i64"   --->   Operation 64 'alloca' 'v102' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_1 : Operation 65 [1/1] (0.60ns)   --->   "%br_ln143 = br void %.loopexit" [kernel.cpp:143]   --->   Operation 65 'br' 'br_ln143' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.65>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%h = phi i4, void, i4 %add_ln143, void %.loopexit.loopexit" [kernel.cpp:143]   --->   Operation 66 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln143 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [kernel.cpp:143]   --->   Operation 67 'specloopname' 'specloopname_ln143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.65ns)   --->   "%icmp_ln143 = icmp_eq  i4 %h, i4" [kernel.cpp:143]   --->   Operation 68 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 69 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.33ns)   --->   "%add_ln143 = add i4 %h, i4" [kernel.cpp:143]   --->   Operation 70 'add' 'add_ln143' <Predicate = true> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln143 = br i1 %icmp_ln143, void, void" [kernel.cpp:143]   --->   Operation 71 'br' 'br_ln143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %h, i6" [kernel.cpp:143]   --->   Operation 72 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln143)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.60ns)   --->   "%br_ln147 = br void %.preheader3" [kernel.cpp:147]   --->   Operation 73 'br' 'br_ln147' <Predicate = (!icmp_ln143)> <Delay = 0.60>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln172 = ret" [kernel.cpp:172]   --->   Operation 74 'ret' 'ret_ln172' <Predicate = (icmp_ln143)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.95>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10, void, i10 %add_ln147_1, void %.preheader3.preheader" [kernel.cpp:147]   --->   Operation 75 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%i_s = phi i4, void, i4 %select_ln147_1, void %.preheader3.preheader" [kernel.cpp:147]   --->   Operation 76 'phi' 'i_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%j_s = phi i7, void, i7 %add_ln148, void %.preheader3.preheader" [kernel.cpp:148]   --->   Operation 77 'phi' 'j_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.60ns)   --->   "%icmp_ln147 = icmp_eq  i10 %indvar_flatten, i10" [kernel.cpp:147]   --->   Operation 78 'icmp' 'icmp_ln147' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.54ns)   --->   "%add_ln147_1 = add i10 %indvar_flatten, i10" [kernel.cpp:147]   --->   Operation 79 'add' 'add_ln147_1' <Predicate = true> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln147 = br i1 %icmp_ln147, void %.preheader3.preheader, void" [kernel.cpp:147]   --->   Operation 80 'br' 'br_ln147' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.33ns)   --->   "%add_ln147 = add i4 %i_s, i4" [kernel.cpp:147]   --->   Operation 81 'add' 'add_ln147' <Predicate = (!icmp_ln147)> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.59ns)   --->   "%icmp_ln148 = icmp_eq  i7 %j_s, i7" [kernel.cpp:148]   --->   Operation 82 'icmp' 'icmp_ln148' <Predicate = (!icmp_ln147)> <Delay = 0.59> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.30ns)   --->   "%select_ln147 = select i1 %icmp_ln148, i7, i7 %j_s" [kernel.cpp:147]   --->   Operation 83 'select' 'select_ln147' <Predicate = (!icmp_ln147)> <Delay = 0.30> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.35ns)   --->   "%select_ln147_1 = select i1 %icmp_ln148, i4 %add_ln147, i4 %i_s" [kernel.cpp:147]   --->   Operation 84 'select' 'select_ln147_1' <Predicate = (!icmp_ln147)> <Delay = 0.35> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [2/2] (0.00ns)   --->   "%call_ln159 = call void @Attention_layer, i24 %Q_h_V, i24 %K_h_V, i32 %v100" [kernel.cpp:159]   --->   Operation 85 'call' 'call_ln159' <Predicate = (icmp_ln147)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.41>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln147_1, i10" [kernel.cpp:150]   --->   Operation 86 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_41 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln147_1, i8" [kernel.cpp:150]   --->   Operation 87 'bitconcatenate' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i12 %tmp_41" [kernel.cpp:150]   --->   Operation 88 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln150 = sub i14 %tmp_s, i14 %zext_ln150" [kernel.cpp:150]   --->   Operation 89 'sub' 'sub_ln150' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_42 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %select_ln147_1, i6"   --->   Operation 90 'bitconcatenate' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i7 %select_ln147"   --->   Operation 91 'zext' 'zext_ln158' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.54ns)   --->   "%add_ln158 = add i10 %zext_ln158, i10 %tmp_42"   --->   Operation 92 'add' 'add_ln158' <Predicate = true> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.54ns)   --->   "%add_ln150 = add i10 %tmp, i10 %zext_ln158" [kernel.cpp:150]   --->   Operation 93 'add' 'add_ln150' <Predicate = true> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln150_1 = zext i10 %add_ln150" [kernel.cpp:150]   --->   Operation 94 'zext' 'zext_ln150_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln150_1 = add i14 %zext_ln150_1, i14 %sub_ln150" [kernel.cpp:150]   --->   Operation 95 'add' 'add_ln150_1' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln150_2 = zext i14 %add_ln150_1" [kernel.cpp:150]   --->   Operation 96 'zext' 'zext_ln150_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%v87_V_addr = getelementptr i24 %v87_V, i64, i64 %zext_ln150_2" [kernel.cpp:150]   --->   Operation 97 'getelementptr' 'v87_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%v88_V_addr = getelementptr i24 %v88_V, i64, i64 %zext_ln150_2" [kernel.cpp:152]   --->   Operation 98 'getelementptr' 'v88_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%v89_V_addr = getelementptr i24 %v89_V, i64, i64 %zext_ln150_2" [kernel.cpp:154]   --->   Operation 99 'getelementptr' 'v89_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [2/2] (1.15ns)   --->   "%v87_V_load = load i14 %v87_V_addr" [kernel.cpp:150]   --->   Operation 100 'load' 'v87_V_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_4 : Operation 101 [2/2] (1.15ns)   --->   "%v88_V_load = load i14 %v88_V_addr" [kernel.cpp:152]   --->   Operation 101 'load' 'v88_V_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_4 : Operation 102 [2/2] (1.15ns)   --->   "%v89_V_load = load i14 %v89_V_addr" [kernel.cpp:154]   --->   Operation 102 'load' 'v89_V_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_4 : Operation 103 [1/1] (0.40ns)   --->   "%add_ln148 = add i7 %select_ln147, i7" [kernel.cpp:148]   --->   Operation 103 'add' 'add_ln148' <Predicate = true> <Delay = 0.40> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.31>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln147 = specloopname void @_ssdm_op_SpecLoopName, void @l_mh_separate_i_s_l_j_s_str" [kernel.cpp:147]   --->   Operation 104 'specloopname' 'specloopname_ln147' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%empty_1881 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 105 'speclooptripcount' 'empty_1881' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln158_1 = zext i10 %add_ln158"   --->   Operation 106 'zext' 'zext_ln158_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%Q_h_V_addr = getelementptr i24 %Q_h_V, i64, i64 %zext_ln158_1"   --->   Operation 107 'getelementptr' 'Q_h_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%K_h_V_addr = getelementptr i24 %K_h_V, i64, i64 %zext_ln158_1"   --->   Operation 108 'getelementptr' 'K_h_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%V_h_V_addr = getelementptr i24 %V_h_V, i64, i64 %zext_ln158_1"   --->   Operation 109 'getelementptr' 'V_h_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/2] (1.15ns)   --->   "%v87_V_load = load i14 %v87_V_addr" [kernel.cpp:150]   --->   Operation 110 'load' 'v87_V_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_5 : Operation 111 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %v87_V_load, i10 %Q_h_V_addr"   --->   Operation 111 'store' 'store_ln158' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_5 : Operation 112 [1/2] (1.15ns)   --->   "%v88_V_load = load i14 %v88_V_addr" [kernel.cpp:152]   --->   Operation 112 'load' 'v88_V_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_5 : Operation 113 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %v88_V_load, i10 %K_h_V_addr"   --->   Operation 113 'store' 'store_ln158' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_5 : Operation 114 [1/2] (1.15ns)   --->   "%v89_V_load = load i14 %v89_V_addr" [kernel.cpp:154]   --->   Operation 114 'load' 'v89_V_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_5 : Operation 115 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %v89_V_load, i10 %V_h_V_addr"   --->   Operation 115 'store' 'store_ln158' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln148 = br void %.preheader3" [kernel.cpp:148]   --->   Operation 116 'br' 'br_ln148' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.60>
ST_6 : Operation 117 [1/2] (0.00ns)   --->   "%call_ln159 = call void @Attention_layer, i24 %Q_h_V, i24 %K_h_V, i32 %v100" [kernel.cpp:159]   --->   Operation 117 'call' 'call_ln159' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 118 [1/1] (0.60ns)   --->   "%br_ln80 = br void" [kernel.cpp:80]   --->   Operation 118 'br' 'br_ln80' <Predicate = true> <Delay = 0.60>

State 7 <SV = 4> <Delay = 0.65>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%v52 = phi i4 %add_ln80, void %.split, i4, void" [kernel.cpp:80]   --->   Operation 119 'phi' 'v52' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.65ns)   --->   "%icmp_ln80 = icmp_eq  i4 %v52, i4" [kernel.cpp:80]   --->   Operation 120 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%empty_1882 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 121 'speclooptripcount' 'empty_1882' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.33ns)   --->   "%add_ln80 = add i4 %v52, i4" [kernel.cpp:80]   --->   Operation 122 'add' 'add_ln80' <Predicate = true> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %.split, void %.preheader2.preheader.preheader" [kernel.cpp:80]   --->   Operation 123 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%v52_cast = zext i4 %v52" [kernel.cpp:80]   --->   Operation 124 'zext' 'v52_cast' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%inp_sumRow_addr = getelementptr i32 %inp_sumRow, i64, i64 %v52_cast" [kernel.cpp:81]   --->   Operation 125 'getelementptr' 'inp_sumRow_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.59ns)   --->   "%store_ln81 = store i32, i4 %inp_sumRow_addr" [kernel.cpp:81]   --->   Operation 126 'store' 'store_ln81' <Predicate = (!icmp_ln80)> <Delay = 0.59> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 127 'br' 'br_ln0' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.60ns)   --->   "%br_ln83 = br void %.preheader2.preheader" [kernel.cpp:83]   --->   Operation 128 'br' 'br_ln83' <Predicate = (icmp_ln80)> <Delay = 0.60>

State 8 <SV = 5> <Delay = 1.00>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%indvar_flatten8 = phi i8 %add_ln83_1, void %.preheader2, i8, void %.preheader2.preheader.preheader" [kernel.cpp:83]   --->   Operation 129 'phi' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%i3 = phi i4 %select_ln83_1, void %.preheader2, i4, void %.preheader2.preheader.preheader" [kernel.cpp:83]   --->   Operation 130 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%j2 = phi i4 %add_ln84, void %.preheader2, i4, void %.preheader2.preheader.preheader" [kernel.cpp:84]   --->   Operation 131 'phi' 'j2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.58ns)   --->   "%icmp_ln83 = icmp_eq  i8 %indvar_flatten8, i8" [kernel.cpp:83]   --->   Operation 132 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/1] (0.48ns)   --->   "%add_ln83_1 = add i8 %indvar_flatten8, i8" [kernel.cpp:83]   --->   Operation 133 'add' 'add_ln83_1' <Predicate = true> <Delay = 0.48> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83, void %.preheader2, void %.preheader1.preheader.preheader" [kernel.cpp:83]   --->   Operation 134 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.33ns)   --->   "%add_ln83 = add i4 %i3, i4" [kernel.cpp:83]   --->   Operation 135 'add' 'add_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (0.65ns)   --->   "%icmp_ln84 = icmp_eq  i4 %j2, i4" [kernel.cpp:84]   --->   Operation 136 'icmp' 'icmp_ln84' <Predicate = (!icmp_ln83)> <Delay = 0.65> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.35ns)   --->   "%select_ln83 = select i1 %icmp_ln84, i4, i4 %j2" [kernel.cpp:83]   --->   Operation 137 'select' 'select_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.35> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 138 [1/1] (0.35ns)   --->   "%select_ln83_1 = select i1 %icmp_ln84, i4 %add_ln83, i4 %i3" [kernel.cpp:83]   --->   Operation 138 'select' 'select_ln83_1' <Predicate = (!icmp_ln83)> <Delay = 0.35> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 139 [1/1] (0.60ns)   --->   "%br_ln95 = br void %.preheader1.preheader" [kernel.cpp:95]   --->   Operation 139 'br' 'br_ln95' <Predicate = (icmp_ln83)> <Delay = 0.60>

State 9 <SV = 6> <Delay = 1.99>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_43 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln83_1, i4" [kernel.cpp:86]   --->   Operation 140 'bitconcatenate' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_44 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %select_ln83_1, i2" [kernel.cpp:86]   --->   Operation 141 'bitconcatenate' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i6 %tmp_44" [kernel.cpp:86]   --->   Operation 142 'zext' 'zext_ln86' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln86 = sub i8 %tmp_43, i8 %zext_ln86" [kernel.cpp:86]   --->   Operation 143 'sub' 'sub_ln86' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln86_1 = zext i4 %select_ln83" [kernel.cpp:86]   --->   Operation 144 'zext' 'zext_ln86_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln86 = add i8 %zext_ln86_1, i8 %sub_ln86" [kernel.cpp:86]   --->   Operation 145 'add' 'add_ln86' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln86_2 = zext i8 %add_ln86" [kernel.cpp:86]   --->   Operation 146 'zext' 'zext_ln86_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%v100_addr = getelementptr i32 %v100, i64, i64 %zext_ln86_2" [kernel.cpp:86]   --->   Operation 147 'getelementptr' 'v100_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 148 [2/2] (1.15ns)   --->   "%v55 = load i8 %v100_addr" [kernel.cpp:86]   --->   Operation 148 'load' 'v55' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_9 : Operation 149 [1/1] (0.33ns)   --->   "%add_ln84 = add i4 %select_ln83, i4" [kernel.cpp:84]   --->   Operation 149 'add' 'add_ln84' <Predicate = true> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 7> <Delay = 1.15>
ST_10 : Operation 150 [1/2] (1.15ns)   --->   "%v55 = load i8 %v100_addr" [kernel.cpp:86]   --->   Operation 150 'load' 'v55' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>

State 11 <SV = 8> <Delay = 2.34>
ST_11 : Operation 151 [14/14] (2.34ns)   --->   "%v56 = fexp i32 @llvm.exp.f32, i32 %v55" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:246]   --->   Operation 151 'fexp' 'v56' <Predicate = true> <Delay = 2.34> <Core = "FExp_fulldsp">   --->   Core 71 'FExp_fulldsp' <Latency = 13> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 9> <Delay = 2.34>
ST_12 : Operation 152 [13/14] (2.34ns)   --->   "%v56 = fexp i32 @llvm.exp.f32, i32 %v55" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:246]   --->   Operation 152 'fexp' 'v56' <Predicate = true> <Delay = 2.34> <Core = "FExp_fulldsp">   --->   Core 71 'FExp_fulldsp' <Latency = 13> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 10> <Delay = 2.34>
ST_13 : Operation 153 [12/14] (2.34ns)   --->   "%v56 = fexp i32 @llvm.exp.f32, i32 %v55" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:246]   --->   Operation 153 'fexp' 'v56' <Predicate = true> <Delay = 2.34> <Core = "FExp_fulldsp">   --->   Core 71 'FExp_fulldsp' <Latency = 13> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 11> <Delay = 2.34>
ST_14 : Operation 154 [11/14] (2.34ns)   --->   "%v56 = fexp i32 @llvm.exp.f32, i32 %v55" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:246]   --->   Operation 154 'fexp' 'v56' <Predicate = true> <Delay = 2.34> <Core = "FExp_fulldsp">   --->   Core 71 'FExp_fulldsp' <Latency = 13> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 12> <Delay = 2.34>
ST_15 : Operation 155 [10/14] (2.34ns)   --->   "%v56 = fexp i32 @llvm.exp.f32, i32 %v55" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:246]   --->   Operation 155 'fexp' 'v56' <Predicate = true> <Delay = 2.34> <Core = "FExp_fulldsp">   --->   Core 71 'FExp_fulldsp' <Latency = 13> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 13> <Delay = 2.34>
ST_16 : Operation 156 [9/14] (2.34ns)   --->   "%v56 = fexp i32 @llvm.exp.f32, i32 %v55" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:246]   --->   Operation 156 'fexp' 'v56' <Predicate = true> <Delay = 2.34> <Core = "FExp_fulldsp">   --->   Core 71 'FExp_fulldsp' <Latency = 13> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 14> <Delay = 2.34>
ST_17 : Operation 157 [8/14] (2.34ns)   --->   "%v56 = fexp i32 @llvm.exp.f32, i32 %v55" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:246]   --->   Operation 157 'fexp' 'v56' <Predicate = true> <Delay = 2.34> <Core = "FExp_fulldsp">   --->   Core 71 'FExp_fulldsp' <Latency = 13> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 15> <Delay = 2.34>
ST_18 : Operation 158 [7/14] (2.34ns)   --->   "%v56 = fexp i32 @llvm.exp.f32, i32 %v55" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:246]   --->   Operation 158 'fexp' 'v56' <Predicate = true> <Delay = 2.34> <Core = "FExp_fulldsp">   --->   Core 71 'FExp_fulldsp' <Latency = 13> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 16> <Delay = 2.34>
ST_19 : Operation 159 [6/14] (2.34ns)   --->   "%v56 = fexp i32 @llvm.exp.f32, i32 %v55" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:246]   --->   Operation 159 'fexp' 'v56' <Predicate = true> <Delay = 2.34> <Core = "FExp_fulldsp">   --->   Core 71 'FExp_fulldsp' <Latency = 13> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 17> <Delay = 2.34>
ST_20 : Operation 160 [5/14] (2.34ns)   --->   "%v56 = fexp i32 @llvm.exp.f32, i32 %v55" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:246]   --->   Operation 160 'fexp' 'v56' <Predicate = true> <Delay = 2.34> <Core = "FExp_fulldsp">   --->   Core 71 'FExp_fulldsp' <Latency = 13> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 18> <Delay = 2.34>
ST_21 : Operation 161 [4/14] (2.34ns)   --->   "%v56 = fexp i32 @llvm.exp.f32, i32 %v55" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:246]   --->   Operation 161 'fexp' 'v56' <Predicate = true> <Delay = 2.34> <Core = "FExp_fulldsp">   --->   Core 71 'FExp_fulldsp' <Latency = 13> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 19> <Delay = 2.34>
ST_22 : Operation 162 [3/14] (2.34ns)   --->   "%v56 = fexp i32 @llvm.exp.f32, i32 %v55" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:246]   --->   Operation 162 'fexp' 'v56' <Predicate = true> <Delay = 2.34> <Core = "FExp_fulldsp">   --->   Core 71 'FExp_fulldsp' <Latency = 13> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 20> <Delay = 2.34>
ST_23 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i4 %select_ln83_1" [kernel.cpp:83]   --->   Operation 163 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 164 [2/14] (2.34ns)   --->   "%v56 = fexp i32 @llvm.exp.f32, i32 %v55" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:246]   --->   Operation 164 'fexp' 'v56' <Predicate = true> <Delay = 2.34> <Core = "FExp_fulldsp">   --->   Core 71 'FExp_fulldsp' <Latency = 13> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 165 [1/1] (0.00ns)   --->   "%inp_sumRow_addr_1 = getelementptr i32 %inp_sumRow, i64, i64 %zext_ln83" [kernel.cpp:83]   --->   Operation 165 'getelementptr' 'inp_sumRow_addr_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 166 [2/2] (0.59ns)   --->   "%v58 = load i4 %inp_sumRow_addr_1" [kernel.cpp:90]   --->   Operation 166 'load' 'v58' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>

State 24 <SV = 21> <Delay = 2.34>
ST_24 : Operation 167 [1/14] (2.34ns)   --->   "%v56 = fexp i32 @llvm.exp.f32, i32 %v55" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:246]   --->   Operation 167 'fexp' 'v56' <Predicate = true> <Delay = 2.34> <Core = "FExp_fulldsp">   --->   Core 71 'FExp_fulldsp' <Latency = 13> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 168 [1/2] (0.59ns)   --->   "%v58 = load i4 %inp_sumRow_addr_1" [kernel.cpp:90]   --->   Operation 168 'load' 'v58' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>

State 25 <SV = 22> <Delay = 2.34>
ST_25 : Operation 169 [1/1] (1.15ns)   --->   "%store_ln88 = store i32 %v56, i8 %v100_addr, i32 %v55" [kernel.cpp:88]   --->   Operation 169 'store' 'store_ln88' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_25 : Operation 170 [7/7] (2.34ns)   --->   "%v59 = fadd i32 %v58, i32 %v56" [kernel.cpp:91]   --->   Operation 170 'fadd' 'v59' <Predicate = true> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 23> <Delay = 2.34>
ST_26 : Operation 171 [6/7] (2.34ns)   --->   "%v59 = fadd i32 %v58, i32 %v56" [kernel.cpp:91]   --->   Operation 171 'fadd' 'v59' <Predicate = true> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 24> <Delay = 2.34>
ST_27 : Operation 172 [5/7] (2.34ns)   --->   "%v59 = fadd i32 %v58, i32 %v56" [kernel.cpp:91]   --->   Operation 172 'fadd' 'v59' <Predicate = true> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 25> <Delay = 2.34>
ST_28 : Operation 173 [4/7] (2.34ns)   --->   "%v59 = fadd i32 %v58, i32 %v56" [kernel.cpp:91]   --->   Operation 173 'fadd' 'v59' <Predicate = true> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 26> <Delay = 2.34>
ST_29 : Operation 174 [3/7] (2.34ns)   --->   "%v59 = fadd i32 %v58, i32 %v56" [kernel.cpp:91]   --->   Operation 174 'fadd' 'v59' <Predicate = true> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 27> <Delay = 2.34>
ST_30 : Operation 175 [2/7] (2.34ns)   --->   "%v59 = fadd i32 %v58, i32 %v56" [kernel.cpp:91]   --->   Operation 175 'fadd' 'v59' <Predicate = true> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 28> <Delay = 2.34>
ST_31 : Operation 176 [1/7] (2.34ns)   --->   "%v59 = fadd i32 %v58, i32 %v56" [kernel.cpp:91]   --->   Operation 176 'fadd' 'v59' <Predicate = true> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 29> <Delay = 0.59>
ST_32 : Operation 177 [1/1] (0.00ns)   --->   "%specloopname_ln83 = specloopname void @_ssdm_op_SpecLoopName, void @l_exp_sum_i3_l_j2_str" [kernel.cpp:83]   --->   Operation 177 'specloopname' 'specloopname_ln83' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 178 [1/1] (0.00ns)   --->   "%empty_1883 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 178 'speclooptripcount' 'empty_1883' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 179 [1/1] (0.59ns)   --->   "%store_ln92 = store i32 %v59, i4 %inp_sumRow_addr_1, i32 %v58" [kernel.cpp:92]   --->   Operation 179 'store' 'store_ln92' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_32 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln84 = br void %.preheader2.preheader" [kernel.cpp:84]   --->   Operation 180 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>

State 33 <SV = 6> <Delay = 1.00>
ST_33 : Operation 181 [1/1] (0.00ns)   --->   "%indvar_flatten17 = phi i8 %add_ln95_1, void %.preheader1, i8, void %.preheader1.preheader.preheader" [kernel.cpp:95]   --->   Operation 181 'phi' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 182 [1/1] (0.00ns)   --->   "%i4 = phi i4 %select_ln95_2, void %.preheader1, i4, void %.preheader1.preheader.preheader" [kernel.cpp:95]   --->   Operation 182 'phi' 'i4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 183 [1/1] (0.00ns)   --->   "%j3 = phi i4 %add_ln96, void %.preheader1, i4, void %.preheader1.preheader.preheader" [kernel.cpp:96]   --->   Operation 183 'phi' 'j3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 184 [1/1] (0.58ns)   --->   "%icmp_ln95 = icmp_eq  i8 %indvar_flatten17, i8" [kernel.cpp:95]   --->   Operation 184 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 185 [1/1] (0.48ns)   --->   "%add_ln95_1 = add i8 %indvar_flatten17, i8" [kernel.cpp:95]   --->   Operation 185 'add' 'add_ln95_1' <Predicate = true> <Delay = 0.48> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95, void %.preheader1, void %Softmax_layer.exit" [kernel.cpp:95]   --->   Operation 186 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 187 [1/1] (0.33ns)   --->   "%add_ln95 = add i4, i4 %i4" [kernel.cpp:95]   --->   Operation 187 'add' 'add_ln95' <Predicate = (!icmp_ln95)> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 188 [1/1] (0.65ns)   --->   "%icmp_ln96 = icmp_eq  i4 %j3, i4" [kernel.cpp:96]   --->   Operation 188 'icmp' 'icmp_ln96' <Predicate = (!icmp_ln95)> <Delay = 0.65> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 189 [1/1] (0.35ns)   --->   "%select_ln95 = select i1 %icmp_ln96, i4, i4 %j3" [kernel.cpp:95]   --->   Operation 189 'select' 'select_ln95' <Predicate = (!icmp_ln95)> <Delay = 0.35> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 190 [1/1] (0.35ns)   --->   "%select_ln95_2 = select i1 %icmp_ln96, i4 %add_ln95, i4 %i4" [kernel.cpp:95]   --->   Operation 190 'select' 'select_ln95_2' <Predicate = (!icmp_ln95)> <Delay = 0.35> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 191 [2/2] (0.00ns)   --->   "%call_ln163 = call void @Context_layer, i24 %v101_V, i24 %V_h_V, i24 %v102" [kernel.cpp:163]   --->   Operation 191 'call' 'call_ln163' <Predicate = (icmp_ln95)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 7> <Delay = 1.99>
ST_34 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i4 %select_ln95_2" [kernel.cpp:95]   --->   Operation 192 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 193 [1/1] (0.00ns)   --->   "%p_shl4_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln95_2, i4" [kernel.cpp:98]   --->   Operation 193 'bitconcatenate' 'p_shl4_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %select_ln95_2, i2" [kernel.cpp:98]   --->   Operation 194 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i6 %tmp_17" [kernel.cpp:98]   --->   Operation 195 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 196 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln98 = sub i8 %p_shl4_cast, i8 %zext_ln98" [kernel.cpp:98]   --->   Operation 196 'sub' 'sub_ln98' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 197 [1/1] (0.00ns)   --->   "%inp_sumRow_addr_2 = getelementptr i32 %inp_sumRow, i64, i64 %zext_ln95" [kernel.cpp:95]   --->   Operation 197 'getelementptr' 'inp_sumRow_addr_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 198 [2/2] (0.59ns)   --->   "%inp_sumRow_load = load i4 %inp_sumRow_addr_2" [kernel.cpp:95]   --->   Operation 198 'load' 'inp_sumRow_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_34 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln98_1 = zext i4 %select_ln95" [kernel.cpp:98]   --->   Operation 199 'zext' 'zext_ln98_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 200 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln98 = add i8 %zext_ln98_1, i8 %sub_ln98" [kernel.cpp:98]   --->   Operation 200 'add' 'add_ln98' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln98_2 = zext i8 %add_ln98" [kernel.cpp:98]   --->   Operation 201 'zext' 'zext_ln98_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 202 [1/1] (0.00ns)   --->   "%v100_addr_1 = getelementptr i32 %v100, i64, i64 %zext_ln98_2" [kernel.cpp:98]   --->   Operation 202 'getelementptr' 'v100_addr_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 203 [2/2] (1.15ns)   --->   "%v62 = load i8 %v100_addr_1" [kernel.cpp:98]   --->   Operation 203 'load' 'v62' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_34 : Operation 204 [1/1] (0.33ns)   --->   "%add_ln96 = add i4, i4 %select_ln95" [kernel.cpp:96]   --->   Operation 204 'add' 'add_ln96' <Predicate = true> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 8> <Delay = 1.15>
ST_35 : Operation 205 [1/2] (0.59ns)   --->   "%inp_sumRow_load = load i4 %inp_sumRow_addr_2" [kernel.cpp:95]   --->   Operation 205 'load' 'inp_sumRow_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_35 : Operation 206 [1/2] (1.15ns)   --->   "%v62 = load i8 %v100_addr_1" [kernel.cpp:98]   --->   Operation 206 'load' 'v62' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>

State 36 <SV = 9> <Delay = 2.32>
ST_36 : Operation 207 [12/12] (2.32ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [kernel.cpp:100]   --->   Operation 207 'fdiv' 'v64' <Predicate = true> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 10> <Delay = 2.32>
ST_37 : Operation 208 [11/12] (2.32ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [kernel.cpp:100]   --->   Operation 208 'fdiv' 'v64' <Predicate = true> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 11> <Delay = 2.32>
ST_38 : Operation 209 [10/12] (2.32ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [kernel.cpp:100]   --->   Operation 209 'fdiv' 'v64' <Predicate = true> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 12> <Delay = 2.32>
ST_39 : Operation 210 [9/12] (2.32ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [kernel.cpp:100]   --->   Operation 210 'fdiv' 'v64' <Predicate = true> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 13> <Delay = 2.32>
ST_40 : Operation 211 [8/12] (2.32ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [kernel.cpp:100]   --->   Operation 211 'fdiv' 'v64' <Predicate = true> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 14> <Delay = 2.32>
ST_41 : Operation 212 [7/12] (2.32ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [kernel.cpp:100]   --->   Operation 212 'fdiv' 'v64' <Predicate = true> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 15> <Delay = 2.32>
ST_42 : Operation 213 [6/12] (2.32ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [kernel.cpp:100]   --->   Operation 213 'fdiv' 'v64' <Predicate = true> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 16> <Delay = 2.32>
ST_43 : Operation 214 [5/12] (2.32ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [kernel.cpp:100]   --->   Operation 214 'fdiv' 'v64' <Predicate = true> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 17> <Delay = 2.32>
ST_44 : Operation 215 [4/12] (2.32ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [kernel.cpp:100]   --->   Operation 215 'fdiv' 'v64' <Predicate = true> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 18> <Delay = 2.32>
ST_45 : Operation 216 [3/12] (2.32ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [kernel.cpp:100]   --->   Operation 216 'fdiv' 'v64' <Predicate = true> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 19> <Delay = 2.32>
ST_46 : Operation 217 [2/12] (2.32ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [kernel.cpp:100]   --->   Operation 217 'fdiv' 'v64' <Predicate = true> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 20> <Delay = 2.32>
ST_47 : Operation 218 [1/12] (2.32ns)   --->   "%v64 = fdiv i32 %v62, i32 %inp_sumRow_load" [kernel.cpp:100]   --->   Operation 218 'fdiv' 'v64' <Predicate = true> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 21> <Delay = 1.54>
ST_48 : Operation 219 [2/2] (1.54ns)   --->   "%d_assign = fpext i32 %v64"   --->   Operation 219 'fpext' 'd_assign' <Predicate = true> <Delay = 1.54> <Core = "Float2Double">   --->   Core 112 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 49 <SV = 22> <Delay = 1.54>
ST_49 : Operation 220 [1/2] (1.54ns)   --->   "%d_assign = fpext i32 %v64"   --->   Operation 220 'fpext' 'd_assign' <Predicate = true> <Delay = 1.54> <Core = "Float2Double">   --->   Core 112 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 221 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast i64 %d_assign"   --->   Operation 221 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln511 = trunc i64 %p_Val2_s"   --->   Operation 222 'trunc' 'trunc_ln511' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 223 [1/1] (0.00ns)   --->   "%p_Result_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %p_Val2_s, i32"   --->   Operation 223 'bitselect' 'p_Result_41' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 224 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %p_Val2_s, i32, i32"   --->   Operation 224 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln519 = trunc i64 %p_Val2_s"   --->   Operation 225 'trunc' 'trunc_ln519' <Predicate = true> <Delay = 0.00>

State 50 <SV = 23> <Delay = 1.15>
ST_50 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln409 = zext i11 %p_Result_s"   --->   Operation 226 'zext' 'zext_ln409' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 227 [1/1] (1.05ns)   --->   "%icmp_ln525 = icmp_eq  i63 %trunc_ln511, i63"   --->   Operation 227 'icmp' 'icmp_ln525' <Predicate = true> <Delay = 1.05> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 228 [1/1] (0.52ns)   --->   "%F2 = sub i12, i12 %zext_ln409"   --->   Operation 228 'sub' 'F2' <Predicate = true> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 229 [1/1] (0.62ns)   --->   "%icmp_ln535 = icmp_sgt  i12 %F2, i12"   --->   Operation 229 'icmp' 'icmp_ln535' <Predicate = true> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 230 [1/1] (0.52ns)   --->   "%add_ln535 = add i12, i12 %F2"   --->   Operation 230 'add' 'add_ln535' <Predicate = true> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 231 [1/1] (0.52ns)   --->   "%sub_ln535 = sub i12, i12 %F2"   --->   Operation 231 'sub' 'sub_ln535' <Predicate = true> <Delay = 0.52> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 232 [1/1] (0.62ns)   --->   "%icmp_ln536 = icmp_eq  i12 %F2, i12"   --->   Operation 232 'icmp' 'icmp_ln536' <Predicate = true> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 24> <Delay = 2.13>
ST_51 : Operation 233 [1/1] (0.00ns)   --->   "%p_Result_40 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1, i52 %trunc_ln519"   --->   Operation 233 'bitconcatenate' 'p_Result_40' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln523 = zext i53 %p_Result_40"   --->   Operation 234 'zext' 'zext_ln523' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 235 [1/1] (0.74ns)   --->   "%sub_ln409 = sub i54, i54 %zext_ln523"   --->   Operation 235 'sub' 'sub_ln409' <Predicate = (p_Result_41)> <Delay = 0.74> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 236 [1/1] (0.26ns)   --->   "%select_ln524 = select i1 %p_Result_41, i54 %sub_ln409, i54 %zext_ln523"   --->   Operation 236 'select' 'select_ln524' <Predicate = true> <Delay = 0.26> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 237 [1/1] (0.29ns)   --->   "%sh_amt = select i1 %icmp_ln535, i12 %add_ln535, i12 %sub_ln535"   --->   Operation 237 'select' 'sh_amt' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln537 = trunc i54 %select_ln524"   --->   Operation 238 'trunc' 'trunc_ln537' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 239 [1/1] (0.62ns)   --->   "%icmp_ln557 = icmp_ult  i12 %sh_amt, i12"   --->   Operation 239 'icmp' 'icmp_ln557' <Predicate = true> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_1)   --->   "%trunc_ln540 = trunc i12 %sh_amt"   --->   Operation 240 'trunc' 'trunc_ln540' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_1)   --->   "%zext_ln540 = zext i6 %trunc_ln540"   --->   Operation 241 'zext' 'zext_ln540' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_1)   --->   "%ashr_ln540 = ashr i54 %select_ln524, i54 %zext_ln540"   --->   Operation 242 'ashr' 'ashr_ln540' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_1)   --->   "%trunc_ln540_1 = trunc i54 %ashr_ln540"   --->   Operation 243 'trunc' 'trunc_ln540_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_1)   --->   "%bitcast_ln651 = bitcast i32 %v64"   --->   Operation 244 'bitcast' 'bitcast_ln651' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_1)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln651, i32"   --->   Operation 245 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_1)   --->   "%select_ln542 = select i1 %tmp_19, i24, i24"   --->   Operation 246 'select' 'select_ln542' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 247 [1/1] (0.12ns)   --->   "%or_ln536 = or i1 %icmp_ln525, i1 %icmp_ln536"   --->   Operation 247 'or' 'or_ln536' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node and_ln535)   --->   "%xor_ln536 = xor i1 %or_ln536, i1"   --->   Operation 248 'xor' 'xor_ln536' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 249 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln535 = and i1 %icmp_ln535, i1 %xor_ln536"   --->   Operation 249 'and' 'and_ln535' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 250 [1/1] (0.62ns)   --->   "%icmp_ln539 = icmp_ugt  i12 %sh_amt, i12"   --->   Operation 250 'icmp' 'icmp_ln539' <Predicate = true> <Delay = 0.62> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_1)   --->   "%and_ln539 = and i1 %and_ln535, i1 %icmp_ln539"   --->   Operation 251 'and' 'and_ln539' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node or_ln525)   --->   "%or_ln535 = or i1 %or_ln536, i1 %icmp_ln535"   --->   Operation 252 'or' 'or_ln535' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node or_ln525)   --->   "%xor_ln535 = xor i1 %or_ln535, i1"   --->   Operation 253 'xor' 'xor_ln535' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node or_ln525)   --->   "%and_ln557 = and i1 %icmp_ln557, i1 %xor_ln535"   --->   Operation 254 'and' 'and_ln557' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 255 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln525 = or i1 %icmp_ln525, i1 %and_ln557"   --->   Operation 255 'or' 'or_ln525' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 256 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln525_1 = select i1 %and_ln539, i24 %select_ln542, i24 %trunc_ln540_1"   --->   Operation 256 'select' 'select_ln525_1' <Predicate = true> <Delay = 1.12> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 52 <SV = 25> <Delay = 1.29>
ST_52 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_3)   --->   "%sext_ln535 = sext i12 %sh_amt"   --->   Operation 257 'sext' 'sext_ln535' <Predicate = (!icmp_ln525 & or_ln525)> <Delay = 0.00>
ST_52 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_3)   --->   "%sext_ln535cast = trunc i32 %sext_ln535"   --->   Operation 258 'trunc' 'sext_ln535cast' <Predicate = (!icmp_ln525 & or_ln525)> <Delay = 0.00>
ST_52 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_3)   --->   "%shl_ln558 = shl i24 %trunc_ln537, i24 %sext_ln535cast"   --->   Operation 259 'shl' 'shl_ln558' <Predicate = (!icmp_ln525 & or_ln525)> <Delay = 0.00> <Core = "Shift">   --->   Core 14 'Shift' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_2)   --->   "%xor_ln525 = xor i1 %icmp_ln525, i1"   --->   Operation 260 'xor' 'xor_ln525' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_2)   --->   "%and_ln536 = and i1 %icmp_ln536, i1 %xor_ln525"   --->   Operation 261 'and' 'and_ln536' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_3)   --->   "%select_ln525 = select i1 %icmp_ln525, i24, i24 %shl_ln558"   --->   Operation 262 'select' 'select_ln525' <Predicate = (or_ln525)> <Delay = 0.00> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 263 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln525_2 = select i1 %and_ln536, i24 %trunc_ln537, i24"   --->   Operation 263 'select' 'select_ln525_2' <Predicate = true> <Delay = 0.36> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 264 [1/1] (0.92ns) (out node of the LUT)   --->   "%select_ln525_3 = select i1 %or_ln525, i24 %select_ln525, i24 %select_ln525_1"   --->   Operation 264 'select' 'select_ln525_3' <Predicate = true> <Delay = 0.92> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node select_ln525_4)   --->   "%or_ln525_1 = or i1 %or_ln525, i1 %and_ln535"   --->   Operation 265 'or' 'or_ln525_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 266 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln525_4 = select i1 %or_ln525_1, i24 %select_ln525_3, i24 %select_ln525_2"   --->   Operation 266 'select' 'select_ln525_4' <Predicate = true> <Delay = 0.36> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 53 <SV = 26> <Delay = 1.15>
ST_53 : Operation 267 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @l_update_i4_l_j3_str" [kernel.cpp:95]   --->   Operation 267 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 268 [1/1] (0.00ns)   --->   "%empty_1884 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 268 'speclooptripcount' 'empty_1884' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 269 [1/1] (0.00ns)   --->   "%v101_V_addr = getelementptr i24 %v101_V, i64, i64 %zext_ln98_2"   --->   Operation 269 'getelementptr' 'v101_V_addr' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 270 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %select_ln525_4, i8 %v101_V_addr"   --->   Operation 270 'store' 'store_ln158' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_53 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln96 = br void %.preheader1.preheader" [kernel.cpp:96]   --->   Operation 271 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>

State 54 <SV = 7> <Delay = 0.60>
ST_54 : Operation 272 [1/2] (0.00ns)   --->   "%call_ln163 = call void @Context_layer, i24 %v101_V, i24 %V_h_V, i24 %v102" [kernel.cpp:163]   --->   Operation 272 'call' 'call_ln163' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 273 [1/1] (0.60ns)   --->   "%br_ln164 = br void %.preheader" [kernel.cpp:164]   --->   Operation 273 'br' 'br_ln164' <Predicate = true> <Delay = 0.60>

State 55 <SV = 8> <Delay = 0.95>
ST_55 : Operation 274 [1/1] (0.00ns)   --->   "%indvar_flatten24 = phi i10, void %Softmax_layer.exit, i10 %add_ln164_1, void %.preheader.preheader" [kernel.cpp:164]   --->   Operation 274 'phi' 'indvar_flatten24' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 275 [1/1] (0.00ns)   --->   "%i_m = phi i4, void %Softmax_layer.exit, i4 %select_ln164_1, void %.preheader.preheader" [kernel.cpp:164]   --->   Operation 275 'phi' 'i_m' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 276 [1/1] (0.00ns)   --->   "%j_m = phi i7, void %Softmax_layer.exit, i7 %add_ln165, void %.preheader.preheader" [kernel.cpp:165]   --->   Operation 276 'phi' 'j_m' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 277 [1/1] (0.60ns)   --->   "%icmp_ln164 = icmp_eq  i10 %indvar_flatten24, i10" [kernel.cpp:164]   --->   Operation 277 'icmp' 'icmp_ln164' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 278 [1/1] (0.54ns)   --->   "%add_ln164_1 = add i10 %indvar_flatten24, i10" [kernel.cpp:164]   --->   Operation 278 'add' 'add_ln164_1' <Predicate = true> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 279 [1/1] (0.00ns)   --->   "%br_ln164 = br i1 %icmp_ln164, void %.preheader.preheader, void %.loopexit.loopexit" [kernel.cpp:164]   --->   Operation 279 'br' 'br_ln164' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 280 [1/1] (0.33ns)   --->   "%add_ln164 = add i4 %i_m, i4" [kernel.cpp:164]   --->   Operation 280 'add' 'add_ln164' <Predicate = (!icmp_ln164)> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 281 [1/1] (0.59ns)   --->   "%icmp_ln165 = icmp_eq  i7 %j_m, i7" [kernel.cpp:165]   --->   Operation 281 'icmp' 'icmp_ln165' <Predicate = (!icmp_ln164)> <Delay = 0.59> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 282 [1/1] (0.30ns)   --->   "%select_ln164 = select i1 %icmp_ln165, i7, i7 %j_m" [kernel.cpp:164]   --->   Operation 282 'select' 'select_ln164' <Predicate = (!icmp_ln164)> <Delay = 0.30> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 283 [1/1] (0.35ns)   --->   "%select_ln164_1 = select i1 %icmp_ln165, i4 %add_ln164, i4 %i_m" [kernel.cpp:164]   --->   Operation 283 'select' 'select_ln164_1' <Predicate = (!icmp_ln164)> <Delay = 0.35> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 284 'br' 'br_ln0' <Predicate = (icmp_ln164)> <Delay = 0.00>

State 56 <SV = 9> <Delay = 1.70>
ST_56 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_47 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %select_ln164_1, i6" [kernel.cpp:167]   --->   Operation 285 'bitconcatenate' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln167 = zext i7 %select_ln164" [kernel.cpp:167]   --->   Operation 286 'zext' 'zext_ln167' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 287 [1/1] (0.54ns)   --->   "%add_ln167 = add i10 %zext_ln167, i10 %tmp_47" [kernel.cpp:167]   --->   Operation 287 'add' 'add_ln167' <Predicate = true> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln167_1 = zext i10 %add_ln167" [kernel.cpp:167]   --->   Operation 288 'zext' 'zext_ln167_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 289 [1/1] (0.00ns)   --->   "%v102_addr = getelementptr i24 %v102, i64, i64 %zext_ln167_1" [kernel.cpp:167]   --->   Operation 289 'getelementptr' 'v102_addr' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 290 [2/2] (1.15ns)   --->   "%v102_load = load i10 %v102_addr" [kernel.cpp:167]   --->   Operation 290 'load' 'v102_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_56 : Operation 291 [1/1] (0.54ns)   --->   "%add_ln168 = add i10 %tmp, i10 %zext_ln167" [kernel.cpp:168]   --->   Operation 291 'add' 'add_ln168' <Predicate = true> <Delay = 0.54> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 292 [1/1] (0.40ns)   --->   "%add_ln165 = add i7 %select_ln164, i7" [kernel.cpp:165]   --->   Operation 292 'add' 'add_ln165' <Predicate = true> <Delay = 0.40> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 10> <Delay = 2.31>
ST_57 : Operation 293 [1/1] (0.00ns)   --->   "%specloopname_ln164 = specloopname void @_ssdm_op_SpecLoopName, void @l_mh_merge_i_m_l_j_m_str" [kernel.cpp:164]   --->   Operation 293 'specloopname' 'specloopname_ln164' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 294 [1/1] (0.00ns)   --->   "%empty_1885 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 294 'speclooptripcount' 'empty_1885' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_45 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln164_1, i10"   --->   Operation 295 'bitconcatenate' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_46 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln164_1, i8"   --->   Operation 296 'bitconcatenate' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln158_2 = zext i12 %tmp_46"   --->   Operation 297 'zext' 'zext_ln158_2' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 298 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln158 = sub i14 %tmp_45, i14 %zext_ln158_2"   --->   Operation 298 'sub' 'sub_ln158' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 299 [1/2] (1.15ns)   --->   "%v102_load = load i10 %v102_addr" [kernel.cpp:167]   --->   Operation 299 'load' 'v102_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_57 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln158_3 = zext i10 %add_ln168"   --->   Operation 300 'zext' 'zext_ln158_3' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 301 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln158_1 = add i14 %zext_ln158_3, i14 %sub_ln158"   --->   Operation 301 'add' 'add_ln158_1' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 4 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln158_4 = zext i14 %add_ln158_1"   --->   Operation 302 'zext' 'zext_ln158_4' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 303 [1/1] (0.00ns)   --->   "%v90_V_addr = getelementptr i24 %v90_V, i64, i64 %zext_ln158_4"   --->   Operation 303 'getelementptr' 'v90_V_addr' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 304 [1/1] (1.15ns)   --->   "%store_ln158 = store i24 %v102_load, i14 %v90_V_addr"   --->   Operation 304 'store' 'store_ln158' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 9216> <RAM>
ST_57 : Operation 305 [1/1] (0.00ns)   --->   "%br_ln165 = br void %.preheader" [kernel.cpp:165]   --->   Operation 305 'br' 'br_ln165' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('h', kernel.cpp:143) with incoming values : ('add_ln143', kernel.cpp:143) [14]  (0.603 ns)

 <State 2>: 0.656ns
The critical path consists of the following:
	'phi' operation ('h', kernel.cpp:143) with incoming values : ('add_ln143', kernel.cpp:143) [14]  (0 ns)
	'icmp' operation ('icmp_ln143', kernel.cpp:143) [16]  (0.656 ns)

 <State 3>: 0.951ns
The critical path consists of the following:
	'phi' operation ('j_s', kernel.cpp:148) with incoming values : ('add_ln148', kernel.cpp:148) [26]  (0 ns)
	'icmp' operation ('icmp_ln148', kernel.cpp:148) [34]  (0.6 ns)
	'select' operation ('select_ln147_1', kernel.cpp:147) [36]  (0.351 ns)

 <State 4>: 2.42ns
The critical path consists of the following:
	'add' operation ('add_ln150', kernel.cpp:150) [48]  (0.543 ns)
	'add' operation ('add_ln150_1', kernel.cpp:150) [50]  (0.716 ns)
	'getelementptr' operation ('v87_V_addr', kernel.cpp:150) [52]  (0 ns)
	'load' operation ('v87_V_load', kernel.cpp:150) on array 'v87_V' [55]  (1.16 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'load' operation ('v87_V_load', kernel.cpp:150) on array 'v87_V' [55]  (1.16 ns)
	'store' operation ('store_ln158') of variable 'v87_V_load', kernel.cpp:150 on array 'Q_h.V', kernel.cpp:144 [56]  (1.16 ns)

 <State 6>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v52', kernel.cpp:80) with incoming values : ('add_ln80', kernel.cpp:80) [67]  (0.603 ns)

 <State 7>: 0.656ns
The critical path consists of the following:
	'phi' operation ('v52', kernel.cpp:80) with incoming values : ('add_ln80', kernel.cpp:80) [67]  (0 ns)
	'icmp' operation ('icmp_ln80', kernel.cpp:80) [68]  (0.656 ns)

 <State 8>: 1.01ns
The critical path consists of the following:
	'phi' operation ('j2', kernel.cpp:84) with incoming values : ('add_ln84', kernel.cpp:84) [82]  (0 ns)
	'icmp' operation ('icmp_ln84', kernel.cpp:84) [90]  (0.656 ns)
	'select' operation ('select_ln83', kernel.cpp:83) [91]  (0.351 ns)

 <State 9>: 2ns
The critical path consists of the following:
	'sub' operation ('sub_ln86', kernel.cpp:86) [97]  (0 ns)
	'add' operation ('add_ln86', kernel.cpp:86) [99]  (0.838 ns)
	'getelementptr' operation ('v100_addr', kernel.cpp:86) [101]  (0 ns)
	'load' operation ('v55', kernel.cpp:86) on array 'v100', kernel.cpp:158 [102]  (1.16 ns)

 <State 10>: 1.16ns
The critical path consists of the following:
	'load' operation ('v55', kernel.cpp:86) on array 'v100', kernel.cpp:158 [102]  (1.16 ns)

 <State 11>: 2.35ns
The critical path consists of the following:
	'fexp' operation ('v56', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:246) [103]  (2.35 ns)

 <State 12>: 2.35ns
The critical path consists of the following:
	'fexp' operation ('v56', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:246) [103]  (2.35 ns)

 <State 13>: 2.35ns
The critical path consists of the following:
	'fexp' operation ('v56', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:246) [103]  (2.35 ns)

 <State 14>: 2.35ns
The critical path consists of the following:
	'fexp' operation ('v56', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:246) [103]  (2.35 ns)

 <State 15>: 2.35ns
The critical path consists of the following:
	'fexp' operation ('v56', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:246) [103]  (2.35 ns)

 <State 16>: 2.35ns
The critical path consists of the following:
	'fexp' operation ('v56', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:246) [103]  (2.35 ns)

 <State 17>: 2.35ns
The critical path consists of the following:
	'fexp' operation ('v56', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:246) [103]  (2.35 ns)

 <State 18>: 2.35ns
The critical path consists of the following:
	'fexp' operation ('v56', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:246) [103]  (2.35 ns)

 <State 19>: 2.35ns
The critical path consists of the following:
	'fexp' operation ('v56', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:246) [103]  (2.35 ns)

 <State 20>: 2.35ns
The critical path consists of the following:
	'fexp' operation ('v56', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:246) [103]  (2.35 ns)

 <State 21>: 2.35ns
The critical path consists of the following:
	'fexp' operation ('v56', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:246) [103]  (2.35 ns)

 <State 22>: 2.35ns
The critical path consists of the following:
	'fexp' operation ('v56', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:246) [103]  (2.35 ns)

 <State 23>: 2.35ns
The critical path consists of the following:
	'fexp' operation ('v56', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:246) [103]  (2.35 ns)

 <State 24>: 2.35ns
The critical path consists of the following:
	'fexp' operation ('v56', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:246) [103]  (2.35 ns)

 <State 25>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('v59', kernel.cpp:91) [107]  (2.34 ns)

 <State 26>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('v59', kernel.cpp:91) [107]  (2.34 ns)

 <State 27>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('v59', kernel.cpp:91) [107]  (2.34 ns)

 <State 28>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('v59', kernel.cpp:91) [107]  (2.34 ns)

 <State 29>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('v59', kernel.cpp:91) [107]  (2.34 ns)

 <State 30>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('v59', kernel.cpp:91) [107]  (2.34 ns)

 <State 31>: 2.34ns
The critical path consists of the following:
	'fadd' operation ('v59', kernel.cpp:91) [107]  (2.34 ns)

 <State 32>: 0.594ns
The critical path consists of the following:
	'store' operation ('store_ln92', kernel.cpp:92) of variable 'v59', kernel.cpp:91 on array 'inp_sumRow', kernel.cpp:79 [108]  (0.594 ns)

 <State 33>: 1.01ns
The critical path consists of the following:
	'phi' operation ('j3', kernel.cpp:96) with incoming values : ('add_ln96', kernel.cpp:96) [116]  (0 ns)
	'icmp' operation ('icmp_ln96', kernel.cpp:96) [124]  (0.656 ns)
	'select' operation ('select_ln95', kernel.cpp:95) [125]  (0.351 ns)

 <State 34>: 2ns
The critical path consists of the following:
	'sub' operation ('sub_ln98', kernel.cpp:98) [131]  (0 ns)
	'add' operation ('add_ln98', kernel.cpp:98) [135]  (0.838 ns)
	'getelementptr' operation ('v100_addr_1', kernel.cpp:98) [137]  (0 ns)
	'load' operation ('v62', kernel.cpp:98) on array 'v100', kernel.cpp:158 [139]  (1.16 ns)

 <State 35>: 1.16ns
The critical path consists of the following:
	'load' operation ('v62', kernel.cpp:98) on array 'v100', kernel.cpp:158 [139]  (1.16 ns)

 <State 36>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('v64', kernel.cpp:100) [140]  (2.33 ns)

 <State 37>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('v64', kernel.cpp:100) [140]  (2.33 ns)

 <State 38>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('v64', kernel.cpp:100) [140]  (2.33 ns)

 <State 39>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('v64', kernel.cpp:100) [140]  (2.33 ns)

 <State 40>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('v64', kernel.cpp:100) [140]  (2.33 ns)

 <State 41>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('v64', kernel.cpp:100) [140]  (2.33 ns)

 <State 42>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('v64', kernel.cpp:100) [140]  (2.33 ns)

 <State 43>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('v64', kernel.cpp:100) [140]  (2.33 ns)

 <State 44>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('v64', kernel.cpp:100) [140]  (2.33 ns)

 <State 45>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('v64', kernel.cpp:100) [140]  (2.33 ns)

 <State 46>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('v64', kernel.cpp:100) [140]  (2.33 ns)

 <State 47>: 2.33ns
The critical path consists of the following:
	'fdiv' operation ('v64', kernel.cpp:100) [140]  (2.33 ns)

 <State 48>: 1.54ns
The critical path consists of the following:
	'fpext' operation ('d') [141]  (1.54 ns)

 <State 49>: 1.54ns
The critical path consists of the following:
	'fpext' operation ('d') [141]  (1.54 ns)

 <State 50>: 1.15ns
The critical path consists of the following:
	'sub' operation ('F2') [153]  (0.526 ns)
	'icmp' operation ('icmp_ln535') [154]  (0.629 ns)

 <State 51>: 2.14ns
The critical path consists of the following:
	'sub' operation ('sub_ln409') [150]  (0.75 ns)
	'select' operation ('select_ln524') [151]  (0.263 ns)
	'ashr' operation ('ashr_ln540') [164]  (0 ns)
	'select' operation ('select_ln525_1') [183]  (1.13 ns)

 <State 52>: 1.29ns
The critical path consists of the following:
	'shl' operation ('shl_ln558') [170]  (0 ns)
	'select' operation ('select_ln525') [181]  (0 ns)
	'select' operation ('select_ln525_3') [185]  (0.928 ns)
	'select' operation ('select_ln525_4') [187]  (0.362 ns)

 <State 53>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('v101_V_addr') [138]  (0 ns)
	'store' operation ('store_ln158') of variable 'select_ln525_4' on array 'v101.V', kernel.cpp:160 [188]  (1.16 ns)

 <State 54>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten24', kernel.cpp:164) with incoming values : ('add_ln164_1', kernel.cpp:164) [195]  (0.603 ns)

 <State 55>: 0.951ns
The critical path consists of the following:
	'phi' operation ('j_m', kernel.cpp:165) with incoming values : ('add_ln165', kernel.cpp:165) [197]  (0 ns)
	'icmp' operation ('icmp_ln165', kernel.cpp:165) [205]  (0.6 ns)
	'select' operation ('select_ln164_1', kernel.cpp:164) [207]  (0.351 ns)

 <State 56>: 1.7ns
The critical path consists of the following:
	'add' operation ('add_ln167', kernel.cpp:167) [214]  (0.543 ns)
	'getelementptr' operation ('v102_addr', kernel.cpp:167) [216]  (0 ns)
	'load' operation ('v102_load', kernel.cpp:167) on array 'v102' [217]  (1.16 ns)

 <State 57>: 2.32ns
The critical path consists of the following:
	'load' operation ('v102_load', kernel.cpp:167) on array 'v102' [217]  (1.16 ns)
	'store' operation ('store_ln158') of variable 'v102_load', kernel.cpp:167 on array 'v90_V' [223]  (1.16 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
