-------------------------------------
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
-------------------------------------
ENTITY Laboratorio_01 IS
	PORT (
		c1, c2, c3: IN STD_LOGIC;
		led1, led2, led3, led4, led5, led6, led7, led8: OUT STD_LOGIC);
END ENTITY;
------------------------------------
ARCHITECTURE Laboratorio_01 OF Laboratorio_01 IS
BEGIN	
	led1 <= c1 and c2 and c3;
	led2 <= not led1;
	led3 <= c1 or c2 or c3; 
	led4 <= not led3;
	led5 <= 
	led6 <=
	led7 <= n
	led8 <=
END ARCHITECTURE;