Tutorial_lab_c_addsub_0_1.vhd,vhdl,xil_defaultlib,../../../bd/Tutorial_lab/ip/Tutorial_lab_c_addsub_0_1/sim/Tutorial_lab_c_addsub_0_1.vhd,
Tutorial_lab.v,verilog,xil_defaultlib,../../../bd/Tutorial_lab/sim/Tutorial_lab.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
