#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu May  1 14:41:43 2025
# Process ID: 15384
# Current directory: C:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.runs/impl_1
# Command line: vivado.exe -log rasterizer_ee712_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source rasterizer_ee712_wrapper.tcl -notrace
# Log file: C:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.runs/impl_1/rasterizer_ee712_wrapper.vdi
# Journal file: C:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.runs/impl_1\vivado.jou
# Running On: aicaslab10, OS: Windows, CPU Frequency: 3192 MHz, CPU Physical cores: 6, Host memory: 16966 MB
#-----------------------------------------------------------
source rasterizer_ee712_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 574.582 ; gain = 183.129
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/root/Downloads/rasterizer_ee712_project/rast20t_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/root/Downloads/rasterizer_ee712_project/rast20_ip_v2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/root/Downloads/rasterizer_ee712_project/rast_ip_20'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/root/Downloads/rasterizer_ee712_project/rast_tile'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/root/Downloads/rasterizer_ee712_project/rast5'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/root/Downloads/rasterizer_ee712_project/rast_ip_v1'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/root/Downloads/rasterizer_ee712_project/pix_mem_ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/root/Downloads/rasterizer_ee712_project/vivado-library'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/root/Downloads/rasterizer_ee712_project/rast'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:rasterizer20:1.0'. The one found in IP location 'c:/Users/root/Downloads/rasterizer_ee712_project/rast20t_ip' will take precedence over the same IP in locations: 
   c:/Users/root/Downloads/rasterizer_ee712_project/rast20_ip_v2
   c:/Users/root/Downloads/rasterizer_ee712_project/rast_ip_20
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.cache/ip 
Command: link_design -top rasterizer_ee712_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_axi_gpio_0_0/rasterizer_ee712_axi_gpio_0_0.dcp' for cell 'rasterizer_ee712_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_clk_wiz_0_0/rasterizer_ee712_clk_wiz_0_0.dcp' for cell 'rasterizer_ee712_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_proc_sys_reset_0_0/rasterizer_ee712_proc_sys_reset_0_0.dcp' for cell 'rasterizer_ee712_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_proc_sys_reset_1_0/rasterizer_ee712_proc_sys_reset_1_0.dcp' for cell 'rasterizer_ee712_i/proc_sys_reset_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_processing_system7_0_0/rasterizer_ee712_processing_system7_0_0.dcp' for cell 'rasterizer_ee712_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_rasterizer20_1_0/rasterizer_ee712_rasterizer20_1_0.dcp' for cell 'rasterizer_ee712_i/rasterizer20_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_rgb2dvi_0_0/rasterizer_ee712_rgb2dvi_0_0.dcp' for cell 'rasterizer_ee712_i/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/rasterizer_ee712_smartconnect_0_0.dcp' for cell 'rasterizer_ee712_i/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_v_axi4s_vid_out_0_0/rasterizer_ee712_v_axi4s_vid_out_0_0.dcp' for cell 'rasterizer_ee712_i/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_v_tc_0_0/rasterizer_ee712_v_tc_0_0.dcp' for cell 'rasterizer_ee712_i/v_tc_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.575 . Memory (MB): peak = 1202.746 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8909 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'rasterizer_ee712_wrapper' is not ideal for floorplanning, since the cellview 'rasterizer_ee712_rasterizer20_1_0_rasterizer20' defined in file 'rasterizer_ee712_rasterizer20_1_0.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. rasterizer_ee712_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'rasterizer_ee712_i/clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_processing_system7_0_0/rasterizer_ee712_processing_system7_0_0.xdc] for cell 'rasterizer_ee712_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_processing_system7_0_0/rasterizer_ee712_processing_system7_0_0.xdc] for cell 'rasterizer_ee712_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_proc_sys_reset_0_0/rasterizer_ee712_proc_sys_reset_0_0_board.xdc] for cell 'rasterizer_ee712_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_proc_sys_reset_0_0/rasterizer_ee712_proc_sys_reset_0_0_board.xdc] for cell 'rasterizer_ee712_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_proc_sys_reset_0_0/rasterizer_ee712_proc_sys_reset_0_0.xdc] for cell 'rasterizer_ee712_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_proc_sys_reset_0_0/rasterizer_ee712_proc_sys_reset_0_0.xdc] for cell 'rasterizer_ee712_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_1/bd_d303_psr_aclk_0_board.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_1/bd_d303_psr_aclk_0_board.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_1/bd_d303_psr_aclk_0.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_1/bd_d303_psr_aclk_0.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_12/bd_d303_arni_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_12/bd_d303_arni_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_12/bd_d303_arni_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_12/bd_d303_arni_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_12/bd_d303_arni_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_12/bd_d303_arni_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_12/bd_d303_arni_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_12/bd_d303_arni_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_12/bd_d303_arni_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_12/bd_d303_arni_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_12/bd_d303_arni_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_12/bd_d303_arni_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_12/bd_d303_arni_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_12/bd_d303_arni_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_12/bd_d303_arni_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_12/bd_d303_arni_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_12/bd_d303_arni_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_12/bd_d303_arni_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_12/bd_d303_arni_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_12/bd_d303_arni_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_12/bd_d303_arni_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_12/bd_d303_arni_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_12/bd_d303_arni_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_12/bd_d303_arni_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_12/bd_d303_arni_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_12/bd_d303_arni_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_12/bd_d303_arni_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_12/bd_d303_arni_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_12/bd_d303_arni_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_12/bd_d303_arni_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_12/bd_d303_arni_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_12/bd_d303_arni_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_12/bd_d303_arni_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_12/bd_d303_arni_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_12/bd_d303_arni_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_12/bd_d303_arni_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_12/bd_d303_arni_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_12/bd_d303_arni_0_clocks.xdc:178]
Finished Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_12/bd_d303_arni_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst'
Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_13/bd_d303_rni_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_13/bd_d303_rni_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_13/bd_d303_rni_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_13/bd_d303_rni_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_13/bd_d303_rni_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_13/bd_d303_rni_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_13/bd_d303_rni_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_13/bd_d303_rni_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_13/bd_d303_rni_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_13/bd_d303_rni_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_13/bd_d303_rni_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_13/bd_d303_rni_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_13/bd_d303_rni_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_13/bd_d303_rni_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_13/bd_d303_rni_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_13/bd_d303_rni_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_13/bd_d303_rni_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_13/bd_d303_rni_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_13/bd_d303_rni_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_13/bd_d303_rni_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_13/bd_d303_rni_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_13/bd_d303_rni_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_13/bd_d303_rni_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_13/bd_d303_rni_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_13/bd_d303_rni_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_13/bd_d303_rni_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_13/bd_d303_rni_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_13/bd_d303_rni_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_13/bd_d303_rni_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_13/bd_d303_rni_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_13/bd_d303_rni_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_13/bd_d303_rni_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_13/bd_d303_rni_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_13/bd_d303_rni_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_13/bd_d303_rni_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_13/bd_d303_rni_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_13/bd_d303_rni_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_13/bd_d303_rni_0_clocks.xdc:178]
Finished Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_13/bd_d303_rni_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst'
Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_14/bd_d303_awni_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_14/bd_d303_awni_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_14/bd_d303_awni_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_14/bd_d303_awni_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_14/bd_d303_awni_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_14/bd_d303_awni_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_14/bd_d303_awni_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_14/bd_d303_awni_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_14/bd_d303_awni_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_14/bd_d303_awni_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_14/bd_d303_awni_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_14/bd_d303_awni_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_14/bd_d303_awni_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_14/bd_d303_awni_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_14/bd_d303_awni_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_14/bd_d303_awni_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_14/bd_d303_awni_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_14/bd_d303_awni_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_14/bd_d303_awni_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_14/bd_d303_awni_0_clocks.xdc:122]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_14/bd_d303_awni_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_14/bd_d303_awni_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_14/bd_d303_awni_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_14/bd_d303_awni_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_14/bd_d303_awni_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_14/bd_d303_awni_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_14/bd_d303_awni_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_14/bd_d303_awni_0_clocks.xdc:143]
INFO: [Common 17-14] Message 'Vivado_Tcl 4-921' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_14/bd_d303_awni_0_clocks.xdc:143]
Finished Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_14/bd_d303_awni_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst'
Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_15/bd_d303_wni_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst'
Finished Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_15/bd_d303_wni_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst'
Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_16/bd_d303_bni_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst'
Finished Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_16/bd_d303_bni_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst'
Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_21/bd_d303_sarn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_21/bd_d303_sarn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst'
Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_22/bd_d303_srn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_22/bd_d303_srn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst'
Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_23/bd_d303_sawn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst'
Finished Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_23/bd_d303_sawn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst'
Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_24/bd_d303_swn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_24/bd_d303_swn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst'
Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_25/bd_d303_sbn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_25/bd_d303_sbn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst'
Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_27/bd_d303_m00arn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst'
Finished Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_27/bd_d303_m00arn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst'
Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_28/bd_d303_m00rn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst'
Finished Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_28/bd_d303_m00rn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst'
Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_29/bd_d303_m00awn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst'
Finished Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_29/bd_d303_m00awn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst'
Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_30/bd_d303_m00wn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst'
Finished Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_30/bd_d303_m00wn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst'
Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_31/bd_d303_m00bn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst'
Finished Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_31/bd_d303_m00bn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst'
Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_34/bd_d303_m01arn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst'
Finished Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_34/bd_d303_m01arn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst'
Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_35/bd_d303_m01rn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst'
Finished Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_35/bd_d303_m01rn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst'
Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_36/bd_d303_m01awn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst'
Finished Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_36/bd_d303_m01awn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst'
Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_37/bd_d303_m01wn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst'
Finished Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_37/bd_d303_m01wn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst'
Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_38/bd_d303_m01bn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst'
Finished Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_38/bd_d303_m01bn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst'
Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_41/bd_d303_m02arn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst'
Finished Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_41/bd_d303_m02arn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst'
Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_42/bd_d303_m02rn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst'
Finished Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_42/bd_d303_m02rn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst'
Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_43/bd_d303_m02awn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst'
Finished Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_43/bd_d303_m02awn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst'
Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_44/bd_d303_m02wn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst'
Finished Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_44/bd_d303_m02wn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst'
Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_45/bd_d303_m02bn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst'
Finished Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_45/bd_d303_m02bn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst'
Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_48/bd_d303_m03arn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst'
Finished Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_48/bd_d303_m03arn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst'
Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_49/bd_d303_m03rn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst'
Finished Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_49/bd_d303_m03rn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst'
Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_50/bd_d303_m03awn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst'
Finished Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_50/bd_d303_m03awn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst'
Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_51/bd_d303_m03wn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst'
Finished Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_51/bd_d303_m03wn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst'
Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_52/bd_d303_m03bn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst'
Finished Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/bd_0/ip/ip_52/bd_d303_m03bn_0_clocks.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst'
Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/smartconnect.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/smartconnect.xdc:10]
Finished Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_smartconnect_0_0/smartconnect.xdc] for cell 'rasterizer_ee712_i/smartconnect_0/inst'
Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_axi_gpio_0_0/rasterizer_ee712_axi_gpio_0_0_board.xdc] for cell 'rasterizer_ee712_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_axi_gpio_0_0/rasterizer_ee712_axi_gpio_0_0_board.xdc] for cell 'rasterizer_ee712_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_axi_gpio_0_0/rasterizer_ee712_axi_gpio_0_0.xdc] for cell 'rasterizer_ee712_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_axi_gpio_0_0/rasterizer_ee712_axi_gpio_0_0.xdc] for cell 'rasterizer_ee712_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_clk_wiz_0_0/rasterizer_ee712_clk_wiz_0_0_board.xdc] for cell 'rasterizer_ee712_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_clk_wiz_0_0/rasterizer_ee712_clk_wiz_0_0_board.xdc] for cell 'rasterizer_ee712_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_clk_wiz_0_0/rasterizer_ee712_clk_wiz_0_0.xdc] for cell 'rasterizer_ee712_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_clk_wiz_0_0/rasterizer_ee712_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_clk_wiz_0_0/rasterizer_ee712_clk_wiz_0_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2057.840 ; gain = 681.805
Finished Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_clk_wiz_0_0/rasterizer_ee712_clk_wiz_0_0.xdc] for cell 'rasterizer_ee712_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_proc_sys_reset_1_0/rasterizer_ee712_proc_sys_reset_1_0_board.xdc] for cell 'rasterizer_ee712_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_proc_sys_reset_1_0/rasterizer_ee712_proc_sys_reset_1_0_board.xdc] for cell 'rasterizer_ee712_i/proc_sys_reset_1/U0'
Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_proc_sys_reset_1_0/rasterizer_ee712_proc_sys_reset_1_0.xdc] for cell 'rasterizer_ee712_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_proc_sys_reset_1_0/rasterizer_ee712_proc_sys_reset_1_0.xdc] for cell 'rasterizer_ee712_i/proc_sys_reset_1/U0'
Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'rasterizer_ee712_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'rasterizer_ee712_i/rgb2dvi_0/U0'
Parsing XDC File [C:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.srcs/constrs_1/new/rasterizer.xdc]
Finished Parsing XDC File [C:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.srcs/constrs_1/new/rasterizer.xdc]
Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_v_tc_0_0/rasterizer_ee712_v_tc_0_0_clocks.xdc] for cell 'rasterizer_ee712_i/v_tc_0/U0'
Finished Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_v_tc_0_0/rasterizer_ee712_v_tc_0_0_clocks.xdc] for cell 'rasterizer_ee712_i/v_tc_0/U0'
Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_v_axi4s_vid_out_0_0/rasterizer_ee712_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'rasterizer_ee712_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_v_axi4s_vid_out_0_0/rasterizer_ee712_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'rasterizer_ee712_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'rasterizer_ee712_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.gen/sources_1/bd/rasterizer_ee712/ip/rasterizer_ee712_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'rasterizer_ee712_i/rgb2dvi_0/U0'
INFO: [Project 1-1714] 77 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 1296 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2057.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

29 Infos, 111 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 2057.840 ; gain = 1422.590
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2057.840 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 162ce1a3b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2057.840 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 162ce1a3b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2425.004 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 162ce1a3b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 2425.004 ; gain = 0.000
Phase 1 Initialization | Checksum: 162ce1a3b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 2425.004 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 162ce1a3b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2530.344 ; gain = 105.340

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 162ce1a3b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2530.344 ; gain = 105.340
Phase 2 Timer Update And Timing Data Collection | Checksum: 162ce1a3b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2530.344 ; gain = 105.340

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 6 inverters resulting in an inversion of 39 pins
INFO: [Opt 31-138] Pushed 7 inverter(s) to 24 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 14352a75e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2530.344 ; gain = 105.340
Retarget | Checksum: 14352a75e
INFO: [Opt 31-389] Phase Retarget created 246 cells and removed 289 cells
INFO: [Opt 31-1021] In phase Retarget, 332 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Phase 4 Constant propagation | Checksum: 178174488

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2530.344 ; gain = 105.340
Constant propagation | Checksum: 178174488
INFO: [Opt 31-389] Phase Constant propagation created 2608 cells and removed 7312 cells
INFO: [Opt 31-1021] In phase Constant propagation, 504 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 202fb98d6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2530.344 ; gain = 105.340
Sweep | Checksum: 202fb98d6
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 1184 cells
INFO: [Opt 31-1021] In phase Sweep, 158 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst to drive 8 load(s) on clock net rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG
INFO: [Opt 31-194] Inserted BUFG rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst to drive 8 load(s) on clock net rasterizer_ee712_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 1531986f2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2530.344 ; gain = 105.340
BUFG optimization | Checksum: 1531986f2
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1531986f2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2530.344 ; gain = 105.340
Shift Register Optimization | Checksum: 1531986f2
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b844ff66

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2530.344 ; gain = 105.340
Post Processing Netlist | Checksum: 1b844ff66
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 145 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1a6e3226d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2530.344 ; gain = 105.340

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 2530.344 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1a6e3226d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2530.344 ; gain = 105.340
Phase 9 Finalization | Checksum: 1a6e3226d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2530.344 ; gain = 105.340
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             246  |             289  |                                            332  |
|  Constant propagation         |            2608  |            7312  |                                            504  |
|  Sweep                        |               1  |            1184  |                                            158  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            145  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1a6e3226d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2530.344 ; gain = 105.340
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2530.344 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 196b18df7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 2777.391 ; gain = 0.000
Ending Power Optimization Task | Checksum: 196b18df7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2777.391 ; gain = 247.047

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 196b18df7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2777.391 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2777.391 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1a7dee304

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2777.391 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 111 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 2777.391 ; gain = 719.551
INFO: [runtcl-4] Executing : report_drc -file rasterizer_ee712_wrapper_drc_opted.rpt -pb rasterizer_ee712_wrapper_drc_opted.pb -rpx rasterizer_ee712_wrapper_drc_opted.rpx
Command: report_drc -file rasterizer_ee712_wrapper_drc_opted.rpt -pb rasterizer_ee712_wrapper_drc_opted.pb -rpx rasterizer_ee712_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.runs/impl_1/rasterizer_ee712_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2777.391 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2777.391 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 2777.391 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2777.391 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2777.391 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.188 . Memory (MB): peak = 2777.391 ; gain = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.270 . Memory (MB): peak = 2777.391 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.runs/impl_1/rasterizer_ee712_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2777.391 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2777.391 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 126b9d171

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2777.391 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2777.391 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c5a453a1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2777.391 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 20ca8f530

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2890.969 ; gain = 113.578

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 20ca8f530

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2890.969 ; gain = 113.578
Phase 1 Placer Initialization | Checksum: 20ca8f530

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2890.969 ; gain = 113.578

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17536df87

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2890.969 ; gain = 113.578

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 19e799655

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 2890.969 ; gain = 113.578

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 19e799655

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 2890.969 ; gain = 113.578

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: af12099c

Time (s): cpu = 00:01:47 ; elapsed = 00:01:08 . Memory (MB): peak = 2890.969 ; gain = 113.578

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2449 LUTNM shape to break, 407 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 325, two critical 2124, total 1000, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1090 nets or LUTs. Breaked 1000 LUTs, combined 90 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2890.969 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |         1000  |             90  |                  1090  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         1000  |             90  |                  1090  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 120479844

Time (s): cpu = 00:01:53 ; elapsed = 00:01:12 . Memory (MB): peak = 2890.969 ; gain = 113.578
Phase 2.4 Global Placement Core | Checksum: 18334056f

Time (s): cpu = 00:01:55 ; elapsed = 00:01:13 . Memory (MB): peak = 2890.969 ; gain = 113.578
Phase 2 Global Placement | Checksum: 18334056f

Time (s): cpu = 00:01:55 ; elapsed = 00:01:13 . Memory (MB): peak = 2890.969 ; gain = 113.578

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: cad7baf5

Time (s): cpu = 00:02:00 ; elapsed = 00:01:16 . Memory (MB): peak = 2890.969 ; gain = 113.578

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ba6cee47

Time (s): cpu = 00:02:19 ; elapsed = 00:01:31 . Memory (MB): peak = 2890.969 ; gain = 113.578

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 151366804

Time (s): cpu = 00:02:20 ; elapsed = 00:01:32 . Memory (MB): peak = 2890.969 ; gain = 113.578

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f627615d

Time (s): cpu = 00:02:20 ; elapsed = 00:01:32 . Memory (MB): peak = 2890.969 ; gain = 113.578

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1cf8932b0

Time (s): cpu = 00:02:38 ; elapsed = 00:01:45 . Memory (MB): peak = 2890.969 ; gain = 113.578

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1e14f5d1d

Time (s): cpu = 00:02:52 ; elapsed = 00:01:59 . Memory (MB): peak = 2890.969 ; gain = 113.578

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 18c084cfb

Time (s): cpu = 00:02:54 ; elapsed = 00:02:01 . Memory (MB): peak = 2890.969 ; gain = 113.578

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 10c5715aa

Time (s): cpu = 00:02:54 ; elapsed = 00:02:02 . Memory (MB): peak = 2890.969 ; gain = 113.578

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 15192b0e8

Time (s): cpu = 00:03:15 ; elapsed = 00:02:15 . Memory (MB): peak = 2890.969 ; gain = 113.578
Phase 3 Detail Placement | Checksum: 15192b0e8

Time (s): cpu = 00:03:15 ; elapsed = 00:02:16 . Memory (MB): peak = 2890.969 ; gain = 113.578

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: effbd172

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-15.118 | TNS=-1495.142 |
Phase 1 Physical Synthesis Initialization | Checksum: 10c410f28

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3099.215 ; gain = 173.238
INFO: [Place 46-33] Processed net rasterizer_ee712_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 10c410f28

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3104.723 ; gain = 178.746
Phase 4.1.1.1 BUFG Insertion | Checksum: effbd172

Time (s): cpu = 00:03:45 ; elapsed = 00:02:35 . Memory (MB): peak = 3104.723 ; gain = 327.332

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-13.925. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: ce22e815

Time (s): cpu = 00:05:29 ; elapsed = 00:03:37 . Memory (MB): peak = 3717.527 ; gain = 940.137

Time (s): cpu = 00:05:29 ; elapsed = 00:03:37 . Memory (MB): peak = 3717.527 ; gain = 940.137
Phase 4.1 Post Commit Optimization | Checksum: ce22e815

Time (s): cpu = 00:05:29 ; elapsed = 00:03:38 . Memory (MB): peak = 3717.527 ; gain = 940.137

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ce22e815

Time (s): cpu = 00:05:30 ; elapsed = 00:03:38 . Memory (MB): peak = 3717.527 ; gain = 940.137

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                2x2|                2x2|
|___________|___________________|___________________|
|       West|                2x2|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: ce22e815

Time (s): cpu = 00:05:30 ; elapsed = 00:03:38 . Memory (MB): peak = 3717.527 ; gain = 940.137
Phase 4.3 Placer Reporting | Checksum: ce22e815

Time (s): cpu = 00:05:30 ; elapsed = 00:03:39 . Memory (MB): peak = 3717.527 ; gain = 940.137

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 3717.527 ; gain = 0.000

Time (s): cpu = 00:05:30 ; elapsed = 00:03:39 . Memory (MB): peak = 3717.527 ; gain = 940.137
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 9f110c59

Time (s): cpu = 00:05:31 ; elapsed = 00:03:39 . Memory (MB): peak = 3717.527 ; gain = 940.137
Ending Placer Task | Checksum: 5fa0da2c

Time (s): cpu = 00:05:31 ; elapsed = 00:03:39 . Memory (MB): peak = 3717.527 ; gain = 940.137
104 Infos, 111 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:34 ; elapsed = 00:03:41 . Memory (MB): peak = 3717.527 ; gain = 940.137
INFO: [runtcl-4] Executing : report_io -file rasterizer_ee712_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 3717.527 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file rasterizer_ee712_wrapper_utilization_placed.rpt -pb rasterizer_ee712_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file rasterizer_ee712_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 3717.527 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.150 . Memory (MB): peak = 3717.527 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3717.527 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3717.527 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 3717.527 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 3717.527 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 3717.527 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3717.527 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.runs/impl_1/rasterizer_ee712_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3717.527 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 3717.527 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 18.00s |  WALL: 9.63s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 3717.527 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.049 | TNS=-1495.113 |
Phase 1 Physical Synthesis Initialization | Checksum: b9c51786

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3717.527 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.049 | TNS=-1495.113 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: b9c51786

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3717.527 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.049 | TNS=-1495.113 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_1_n_0. Critical path length was reduced through logic transformation on cell rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.049 | TNS=-1495.113 |
INFO: [Physopt 32-710] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_1_n_0. Critical path length was reduced through logic transformation on cell rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.827 | TNS=-1494.891 |
INFO: [Physopt 32-710] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_1_n_0. Critical path length was reduced through logic transformation on cell rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.796 | TNS=-1494.860 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.711 | TNS=-1494.775 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_2_n_0. Critical path length was reduced through logic transformation on cell rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_2_comp_1.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.684 | TNS=-1494.748 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_43_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_43_n_0. Critical path length was reduced through logic transformation on cell rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_43_comp.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any13_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.656 | TNS=-1494.720 |
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_3_n_0.  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_3_comp
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.632 | TNS=-1494.696 |
INFO: [Physopt 32-710] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_2_n_0. Critical path length was reduced through logic transformation on cell rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_2_comp.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.612 | TNS=-1494.676 |
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_23_n_0.  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_23
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.592 | TNS=-1494.656 |
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_8_n_0.  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_8_comp
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.565 | TNS=-1494.629 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.518 | TNS=-1494.582 |
INFO: [Physopt 32-710] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_43_n_0. Critical path length was reduced through logic transformation on cell rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_43_comp_1.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any245_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.498 | TNS=-1494.562 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.469 | TNS=-1494.533 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any113_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any113_out. Critical path length was reduced through logic transformation on cell rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_28_comp.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any2135_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.449 | TNS=-1494.513 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any16_out.  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_12
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any16_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.423 | TNS=-1494.487 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.420 | TNS=-1494.484 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any3173_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_531_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.411 | TNS=-1494.475 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any16_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any16_out. Critical path length was reduced through logic transformation on cell rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_12_comp.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any275_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.408 | TNS=-1494.472 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any11_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any11_out. Critical path length was reduced through logic transformation on cell rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_260_comp.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any225_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.408 | TNS=-1494.472 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any323_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_3887_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.399 | TNS=-1494.463 |
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any115_out.  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_34
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any115_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.393 | TNS=-1494.457 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any115_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any115_out. Critical path length was reduced through logic transformation on cell rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_34_comp.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any2155_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.367 | TNS=-1494.431 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any3183_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_286_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_921_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_2153_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_47_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_290_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_927_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.361 | TNS=-1494.425 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_3887_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_6224_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_9149_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_2090_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_3870_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_6195_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_9117_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_13125_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_18819_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.357 | TNS=-1494.421 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any110_out.  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_65
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any110_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.348 | TNS=-1494.412 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_13129_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_18822_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.331 | TNS=-1494.395 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_295_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_935_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_2169_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_3986_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_2182_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_4003_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/PCIN__1[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_6364_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_9319_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_9315_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_9315_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_13474_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_19190_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_19186_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.323 | TNS=-1494.387 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_531_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_1416_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_1417_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_2909_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_520_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_1394_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_2868_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.319 | TNS=-1494.383 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_925_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.315 | TNS=-1494.379 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any114_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any114_out. Critical path length was reduced through logic transformation on cell rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_35_comp.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any2145_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.312 | TNS=-1494.376 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any3193_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_119_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.297 | TNS=-1494.361 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_925_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_2169_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_3988_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_2182_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_3985_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_6309_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/PCIN__1[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_6308_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_9242_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_13215_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_18909_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_18909_n_0. Critical path length was reduced through logic transformation on cell rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_18909_comp.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_18905_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.296 | TNS=-1494.360 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_2905_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_127_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_520_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_1398_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.294 | TNS=-1494.358 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_2904_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_127_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_524_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_1406_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_2890_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_2886_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_2887_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_4900_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/PCIN__3[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_4899_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_7487_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_10792_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_10788_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.293 | TNS=-1494.357 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_42_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.286 | TNS=-1494.350 |
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_4_n_0.  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_4
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.264 | TNS=-1494.328 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_3888_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_3880_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_3881_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_6214_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.262 | TNS=-1494.326 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_922_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_2157_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_290_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_923_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_2160_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.262 | TNS=-1494.326 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.262 | TNS=-1494.326 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_18911_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_18911_n_0. Critical path length was reduced through logic transformation on cell rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_18911_comp.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_18907_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.254 | TNS=-1494.318 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_18905_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_18963_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_26209_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_26209_n_0. Critical path length was reduced through logic transformation on cell rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_26209_comp.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_26205_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.253 | TNS=-1494.317 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_18822_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__8_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__7_i_7_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__7_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__7_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__7_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__7_i_51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__7_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[16]_7[0]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[16]_7[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.251 | TNS=-1494.315 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_521_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_1395_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_2871_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_1401_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_2869_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_4882_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/PCIN__4[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_5015_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_7625_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_7621_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-601] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_11030_n_0. Net driver rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_11030 was replaced.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_11030_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.251 | TNS=-1494.315 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 8 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_11030_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.248 | TNS=-1494.312 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_121_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.248 | TNS=-1494.312 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_19186_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.242 | TNS=-1494.306 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_1398_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_2874_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_4877_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_7426_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_4884_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_7423_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_10691_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/PCIN__3[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_7622_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_11037_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_11046_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_15825_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.240 | TNS=-1494.304 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_3890_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.236 | TNS=-1494.300 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any3153_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_1722_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_3327_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_5452_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_718_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_1705_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_3297_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_5420_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_8127_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_11779_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_8139_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_11777_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_16953_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/PCIN__7[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_11769_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_16938_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_23522_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_23518_n_0.  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_23518
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_23518_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.230 | TNS=-1494.294 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_291_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_924_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_930_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_2177_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/PCIN__2[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_3992_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_6337_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_6333_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_6333_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_9264_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_13375_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_13371_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.218 | TNS=-1494.282 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__7_i_50_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.217 | TNS=-1494.281 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_928_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.215 | TNS=-1494.279 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_6194_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_6191_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_9103_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_9108_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_13128_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__10_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__9_i_8_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__9_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__9_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__9_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__9_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__9_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[15]_10[0].  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[15][0]
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[15]_10[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.215 | TNS=-1494.279 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_6213_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any6172_out[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_3850_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_6167_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_6164_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_9074_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_13083_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.214 | TNS=-1494.278 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any333_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_424_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.213 | TNS=-1494.277 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any110_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any110_out. Critical path length was reduced through logic transformation on cell rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_65_comp.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any2115_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.211 | TNS=-1494.275 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_4879_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/PCIN__4[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_4878_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_7428_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_7625_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_11047_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_15280_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_21557_n_0.  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_21557
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_21557_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.206 | TNS=-1494.270 |
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_9_n_0.  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_9_comp_1
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.206 | TNS=-1494.270 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_11030_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_15801_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_15804_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_22124_n_0.  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_22124
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_22124_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.203 | TNS=-1494.267 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__7_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[16]_7[1].  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[16][1]
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[16]_7[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.201 | TNS=-1494.265 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_43_n_0.  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_43_comp_1
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_43_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.196 | TNS=-1494.260 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any3183_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_286_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_921_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_2153_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_47_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_925_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_2169_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_3988_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_2182_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_6309_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/PCIN__1[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_9242_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_18905_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_18964_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_26215_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.191 | TNS=-1494.255 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.189 | TNS=-1494.253 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_2152_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_47_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_293_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.178 | TNS=-1494.242 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_294_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.163 | TNS=-1494.227 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_6312_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/PCIN__1[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_13215_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_18890_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_18886_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_26145_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_33730_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.161 | TNS=-1494.225 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_295_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_935_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_3986_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_2182_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_4003_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/PCIN__1[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_6364_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_9318_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_9314_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_13458_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_19188_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_19184_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_26458_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_33944_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_40210_n_0.  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_40210
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_40210_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.148 | TNS=-1494.212 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_2157_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_290_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_2162_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.147 | TNS=-1494.211 |
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_11_n_0.  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_11
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.145 | TNS=-1494.209 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_26459_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_33952_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.145 | TNS=-1494.209 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any3198_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_87_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any4__2[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_1261_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.142 | TNS=-1494.206 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_6364_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_9319_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_9315_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_13474_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_19191_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_19187_n_0.  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_19187
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_19187_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.142 | TNS=-1494.206 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_928_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_2169_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_6303_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_3985_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_9216_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/PCIN__1[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_13197_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_26106_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_26102_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.137 | TNS=-1494.201 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.136 | TNS=-1494.200 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_18906_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_18963_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_33705_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_33799_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_44143_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.130 | TNS=-1494.194 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_26460_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_40181_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_40177_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.127 | TNS=-1494.191 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_23_n_0.  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_23
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_23_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.121 | TNS=-1494.185 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_34015_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.118 | TNS=-1494.182 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_927_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_924_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_3976_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_2164_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_6297_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.115 | TNS=-1494.179 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_18964_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_33716_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.114 | TNS=-1494.178 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_18963_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_26205_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_26499_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_40172_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.110 | TNS=-1494.174 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any113_out.  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_28_comp
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any113_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.108 | TNS=-1494.172 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any14_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any255_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any353_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_3668_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.105 | TNS=-1494.169 |
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any16_out.  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_12_comp
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any16_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.101 | TNS=-1494.165 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any3108_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_195_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_685_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_1668_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any6220_out[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_174_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_655_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_3188_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_3195_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_5297_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_7969_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_7965_n_0.  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_7965
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_7965_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.101 | TNS=-1494.165 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any110_out.  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_65_comp
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any110_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.100 | TNS=-1494.164 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_18903_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_18899_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.100 | TNS=-1494.164 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_26107_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_26103_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_26164_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_33755_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.096 | TNS=-1494.160 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_34029_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_34025_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.090 | TNS=-1494.154 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_291_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_930_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_2177_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/PCIN__2[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_3992_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_6337_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_6333_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_9264_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 30 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_13376_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.082 | TNS=-1494.146 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any3173_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_531_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_1416_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_2905_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_127_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_1398_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_2874_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_7424_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_4884_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_7434_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/PCIN__3[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_10718_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_15830_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_15826_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_21587_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_29470_n_0.  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_29470
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_29470_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.082 | TNS=-1494.146 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_26210_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_26206_n_0.  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_26206
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_26206_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.081 | TNS=-1494.145 |
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any10_out.  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_123
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any10_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.080 | TNS=-1494.144 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any113_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any3133_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_1529_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_3062_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_5114_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_608_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_3032_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.077 | TNS=-1494.141 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_13375_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_13371_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_18995_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_26361_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.076 | TNS=-1494.140 |
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_26360_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_33860_n_0.  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_33860
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_33860_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.075 | TNS=-1494.139 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_44139_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.071 | TNS=-1494.135 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_7426_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_4884_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_10691_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/PCIN__3[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_11055_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_15814_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_15810_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_26358_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_34030_n_0. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_18997_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_40077_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_44127_n_0.  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_44127
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_33943_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_40209_n_0.  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_40209
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_40172_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_44182_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_26510_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_5_n_0.  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_5_comp
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any15_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any265_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any363_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any0.  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_124
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any114_out.  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_35_comp
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_2904_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_127_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_524_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_521_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_2871_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_1401_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_4882_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/PCIN__4[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_7625_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_11031_n_0.  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_11031
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any112_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any2125_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any3123_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_1594_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_3159_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_5242_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_642_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_1601_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_3165_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_7876_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_7910_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_11446_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_22983_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_22979_n_0.  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_22979
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_1587_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any17_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any285_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any383_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_294_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_291_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_933_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_929_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_2175_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/PCIN__2[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_3990_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_6334_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_6330_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_9248_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_13305_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_13301_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_18984_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_4879_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/PCIN__4[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_7428_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_11047_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_15280_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_21561_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_21557_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_21660_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_36023_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_41437_n_0.  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_41437
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_26354_n_0.  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_26354
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any18_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any295_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any393_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_1406_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_4885_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_2887_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_4902_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/PCIN__3[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_7487_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_10793_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_10789_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_15504_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_21815_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_21811_n_0.  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_21811
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_2909_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_520_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any333_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_424_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any4__0[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_2873_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_2869_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_7421_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/PCIN__4[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_7621_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_11035_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_40242_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[113]_98[1].  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[113][1]
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_2480_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_4377_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_6795_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__23__0__0[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any388_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_11030_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_15801_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_22124_n_0.  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_22124
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any4__0[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_1261_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any6274_out[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_1212_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_2617_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_21745_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_21741_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_29201_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_36268_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_41515_n_0.  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_41515
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_15802_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any110_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any3118_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_1168_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_2538_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_388_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_1084_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_2404_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any5205_out[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_40243_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[113]_98[0].  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[113][0]
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_34025_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_26454_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any115_out.  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_34_comp
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_5113_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_608_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_28952_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_28948_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_29243_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_11052_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_11048_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_15280_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_22116_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_22112_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_28913_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_36413_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_41556_n_0.  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_41556
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_33968_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[112]_97[5].  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[112][5]
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_28949_n_0.  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_28949
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[109]_99[1].  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/triangle_mem_reg[109][1]
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_2538_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_3667_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_5932_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_8769_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__23__0[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_3674_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_5938_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_8780_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_12690_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_18172_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_25090_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_25086_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_32459_n_0.  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_32459
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any6178_out[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_26289_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.332 . Memory (MB): peak = 3717.527 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 595aa6d6

Time (s): cpu = 00:02:32 ; elapsed = 00:01:17 . Memory (MB): peak = 3717.527 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any3173_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_531_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_1416_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_2905_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_127_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_520_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_1398_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_2874_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_4877_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_7424_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_4884_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_7434_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/PCIN__3[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_10718_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_11055_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_15830_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_15830_n_0. Critical path length was reduced through logic transformation on cell rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_15830_comp.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any3183_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_286_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_921_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_2153_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_47_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_295_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_291_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_924_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_930_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_2177_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/PCIN__2[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_3992_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_6337_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_6333_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_6333_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_9264_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_13375_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_13371_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_18997_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_19037_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_26170_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any3198_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_87_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any4__2[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_460_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_1261_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any5271_out[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_439_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any112_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any2125_out. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any2125_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any3123_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_935_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_2169_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_3986_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_2182_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_4003_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/PCIN__1[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_6364_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_9318_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_9314_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_13458_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_13474_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_19188_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_19184_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_26458_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_26498_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_34015_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_290_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_925_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_2169_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_3988_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_2182_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_3985_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_6309_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/PCIN__1[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_6308_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_9242_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_13215_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_18905_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_18963_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_26205_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_26499_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_33798_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_40172_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_40172_n_0. Critical path length was reduced through logic transformation on cell rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_40172_comp.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_2904_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_127_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_524_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_1406_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_2874_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_4885_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_2887_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_4902_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/PCIN__3[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_7487_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_10793_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_10789_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_15504_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_15520_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_21814_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_21810_n_0.  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_21810
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_14_n_0. Critical path length was reduced through logic transformation on cell rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_14_comp.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any16_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any373_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 34 pins.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any15_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any15_out. Critical path length was reduced through logic transformation on cell rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_251_comp.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any6274_out[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_428_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_1212_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_2617_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_4540_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Common 17-14] Message 'Physopt 32-608' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-710] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_23_n_0. Critical path length was reduced through logic transformation on cell rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_23_comp.
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any17_out.  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_13
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any3183_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_286_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_921_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_2153_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_47_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_295_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_291_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_930_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_2177_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/PCIN__2[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_3992_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_6337_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_6333_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_9264_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_13375_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_13371_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_18996_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any3198_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_87_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any4__2[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_1261_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any6274_out[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_1212_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_2617_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_6980_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__8__2_n_105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__3__2_i_2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any110_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any3118_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_1168_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_2538_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_4457_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any6226_out[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_1153_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_2518_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_6845_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_6852_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_9968_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_14420_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_14416_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_20516_n_0.  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_20516
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any3173_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_531_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_1416_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_2905_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_127_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_1398_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_2874_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_7424_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_4884_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_7434_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/PCIN__3[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_10718_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_15832_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_15828_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_21587_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_29471_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_36052_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any3108_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_195_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_685_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_1672_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/inside_any5217_out[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_1632_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_3206_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_18997_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_935_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_3986_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_2182_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_4003_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/PCIN__1[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_6364_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_9318_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_9314_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_13458_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_19188_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_19184_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_26460_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_34031_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_34027_n_0.  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_34027
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_26458_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_34015_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_34011_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_26453_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_26368_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_33864_n_0.  Re-placed instance rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_33864
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_34029_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata[0]_i_34025_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net rasterizer_ee712_i/rasterizer20_1/inst/m_axis_tdata_reg[0]_i_26454_n_7. Optimizations did not improve timing on the net.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.281 . Memory (MB): peak = 3717.527 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 138d6a2f0

Time (s): cpu = 00:03:37 ; elapsed = 00:01:50 . Memory (MB): peak = 3717.527 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 3717.527 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-12.845 | TNS=-1493.909 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.204  |          1.204  |            2  |              0  |                   183  |           0  |           2  |  00:01:44  |
|  Total          |          1.204  |          1.204  |            2  |              0  |                   183  |           0  |           3  |  00:01:44  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 3717.527 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 154e72180

Time (s): cpu = 00:03:38 ; elapsed = 00:01:51 . Memory (MB): peak = 3717.527 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
1160 Infos, 111 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:03:56 ; elapsed = 00:02:01 . Memory (MB): peak = 3717.527 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 3717.527 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3717.527 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3717.527 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 3717.527 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 3717.527 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3717.527 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3717.527 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.runs/impl_1/rasterizer_ee712_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3717.527 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cfddb99d ConstDB: 0 ShapeSum: 305be924 RouteDB: 0
Post Restoration Checksum: NetGraph: f914046e | NumContArr: dd4d6625 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 35bb35fcd

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 3717.527 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 35bb35fcd

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 3717.527 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 35bb35fcd

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 3717.527 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2db7d922c

Time (s): cpu = 00:01:14 ; elapsed = 00:00:46 . Memory (MB): peak = 3717.527 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.791| TNS=-1161.177| WHS=-2.239 | THS=-149.388|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 2e981d382

Time (s): cpu = 00:01:35 ; elapsed = 00:00:58 . Memory (MB): peak = 3717.527 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.791| TNS=-1126.925| WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 2e579d77b

Time (s): cpu = 00:01:36 ; elapsed = 00:00:58 . Memory (MB): peak = 3717.527 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 66107
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 66107
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2ae0502c4

Time (s): cpu = 00:01:37 ; elapsed = 00:00:58 . Memory (MB): peak = 3717.527 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2ae0502c4

Time (s): cpu = 00:01:37 ; elapsed = 00:00:59 . Memory (MB): peak = 3717.527 ; gain = 0.000

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2cfe470cf

Time (s): cpu = 00:02:07 ; elapsed = 00:01:04 . Memory (MB): peak = 3717.527 ; gain = 0.000
Phase 3 Initial Routing | Checksum: 2cfe470cf

Time (s): cpu = 00:02:07 ; elapsed = 00:01:04 . Memory (MB): peak = 3717.527 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 24283
 Number of Nodes with overlaps = 8493
 Number of Nodes with overlaps = 3795
 Number of Nodes with overlaps = 1600
 Number of Nodes with overlaps = 599
 Number of Nodes with overlaps = 189
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-14.421| TNS=-18694.580| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 228d5eba7

Time (s): cpu = 00:08:07 ; elapsed = 00:03:02 . Memory (MB): peak = 3717.527 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 369
 Number of Nodes with overlaps = 522
 Number of Nodes with overlaps = 424
 Number of Nodes with overlaps = 267
 Number of Nodes with overlaps = 206
 Number of Nodes with overlaps = 116
 Number of Nodes with overlaps = 81
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-14.592| TNS=-18569.128| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2d4bf4b32

Time (s): cpu = 00:09:26 ; elapsed = 00:03:35 . Memory (MB): peak = 3717.527 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 2d4bf4b32

Time (s): cpu = 00:09:26 ; elapsed = 00:03:35 . Memory (MB): peak = 3717.527 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 288457c90

Time (s): cpu = 00:09:33 ; elapsed = 00:03:38 . Memory (MB): peak = 3717.527 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-14.306| TNS=-18601.399| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 223eae6a6

Time (s): cpu = 00:09:36 ; elapsed = 00:03:40 . Memory (MB): peak = 3717.527 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 223eae6a6

Time (s): cpu = 00:09:36 ; elapsed = 00:03:40 . Memory (MB): peak = 3717.527 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 223eae6a6

Time (s): cpu = 00:09:37 ; elapsed = 00:03:40 . Memory (MB): peak = 3717.527 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2ddee36e0

Time (s): cpu = 00:09:44 ; elapsed = 00:03:44 . Memory (MB): peak = 3717.527 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-14.299| TNS=-17004.049| WHS=-0.007 | THS=-0.007 |

Phase 6.1 Hold Fix Iter | Checksum: 2a86f5e2d

Time (s): cpu = 00:09:44 ; elapsed = 00:03:44 . Memory (MB): peak = 3717.527 ; gain = 0.000

Phase 6.2 Non Free Resource Hold Fix Iter
Phase 6.2 Non Free Resource Hold Fix Iter | Checksum: 22a0bfc0e

Time (s): cpu = 00:09:45 ; elapsed = 00:03:44 . Memory (MB): peak = 3717.527 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 22a0bfc0e

Time (s): cpu = 00:09:45 ; elapsed = 00:03:44 . Memory (MB): peak = 3717.527 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 22.0989 %
  Global Horizontal Routing Utilization  = 28.3471 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 92.7928%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X62Y125 -> INT_L_X62Y125
   INT_R_X23Y90 -> INT_R_X23Y90
South Dir 1x1 Area, Max Cong = 93.6937%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X62Y125 -> INT_L_X62Y125
   INT_L_X24Y93 -> INT_L_X24Y93
   INT_L_X18Y47 -> INT_L_X18Y47
   INT_L_X58Y40 -> INT_L_X58Y40
   INT_L_X18Y20 -> INT_L_X18Y20
East Dir 1x1 Area, Max Cong = 97.0588%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X52Y99 -> INT_L_X52Y99
   INT_L_X52Y97 -> INT_L_X52Y97
   INT_L_X58Y93 -> INT_L_X58Y93
   INT_L_X56Y89 -> INT_L_X56Y89
   INT_L_X58Y76 -> INT_L_X58Y76
West Dir 2x2 Area, Max Cong = 90.0735%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X18Y48 -> INT_R_X19Y49
   INT_L_X18Y46 -> INT_R_X19Y47

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.555556 Sparse Ratio: 1.4375

Phase 7 Route finalize | Checksum: 22a0bfc0e

Time (s): cpu = 00:09:45 ; elapsed = 00:03:44 . Memory (MB): peak = 3717.527 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 22a0bfc0e

Time (s): cpu = 00:09:46 ; elapsed = 00:03:44 . Memory (MB): peak = 3717.527 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c6797415

Time (s): cpu = 00:09:52 ; elapsed = 00:03:48 . Memory (MB): peak = 3717.527 ; gain = 0.000

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 2b6530ab0

Time (s): cpu = 00:10:00 ; elapsed = 00:03:52 . Memory (MB): peak = 3717.527 ; gain = 0.000
INFO: [Route 35-57] Estimated Timing Summary | WNS=-14.299| TNS=-17004.049| WHS=0.054  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 2b6530ab0

Time (s): cpu = 00:10:00 ; elapsed = 00:03:52 . Memory (MB): peak = 3717.527 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 11ba70efd

Time (s): cpu = 00:10:02 ; elapsed = 00:03:54 . Memory (MB): peak = 3717.527 ; gain = 0.000
Ending Routing Task | Checksum: 11ba70efd

Time (s): cpu = 00:10:03 ; elapsed = 00:03:55 . Memory (MB): peak = 3717.527 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
1179 Infos, 112 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:10:09 ; elapsed = 00:03:58 . Memory (MB): peak = 3717.527 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file rasterizer_ee712_wrapper_drc_routed.rpt -pb rasterizer_ee712_wrapper_drc_routed.pb -rpx rasterizer_ee712_wrapper_drc_routed.rpx
Command: report_drc -file rasterizer_ee712_wrapper_drc_routed.rpt -pb rasterizer_ee712_wrapper_drc_routed.pb -rpx rasterizer_ee712_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.runs/impl_1/rasterizer_ee712_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3717.527 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file rasterizer_ee712_wrapper_methodology_drc_routed.rpt -pb rasterizer_ee712_wrapper_methodology_drc_routed.pb -rpx rasterizer_ee712_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file rasterizer_ee712_wrapper_methodology_drc_routed.rpt -pb rasterizer_ee712_wrapper_methodology_drc_routed.pb -rpx rasterizer_ee712_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.runs/impl_1/rasterizer_ee712_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:45 ; elapsed = 00:00:24 . Memory (MB): peak = 4096.211 ; gain = 378.684
INFO: [runtcl-4] Executing : report_power -file rasterizer_ee712_wrapper_power_routed.rpt -pb rasterizer_ee712_wrapper_power_summary_routed.pb -rpx rasterizer_ee712_wrapper_power_routed.rpx
Command: report_power -file rasterizer_ee712_wrapper_power_routed.rpt -pb rasterizer_ee712_wrapper_power_summary_routed.pb -rpx rasterizer_ee712_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
1189 Infos, 113 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 4142.410 ; gain = 46.199
INFO: [runtcl-4] Executing : report_route_status -file rasterizer_ee712_wrapper_route_status.rpt -pb rasterizer_ee712_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file rasterizer_ee712_wrapper_timing_summary_routed.rpt -pb rasterizer_ee712_wrapper_timing_summary_routed.pb -rpx rasterizer_ee712_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file rasterizer_ee712_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file rasterizer_ee712_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file rasterizer_ee712_wrapper_bus_skew_routed.rpt -pb rasterizer_ee712_wrapper_bus_skew_routed.pb -rpx rasterizer_ee712_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 4178.320 ; gain = 16.496
Wrote PlaceDB: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 4182.566 ; gain = 19.613
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4182.566 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.728 . Memory (MB): peak = 4182.566 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.099 . Memory (MB): peak = 4182.566 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 4182.566 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 4182.566 ; gain = 19.613
INFO: [Common 17-1381] The checkpoint 'C:/Users/root/Downloads/rasterizer_ee712_project/rasterizer_ee712_project.runs/impl_1/rasterizer_ee712_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 4182.566 ; gain = 37.262
INFO: [Memdata 28-208] The XPM instance: <rasterizer_ee712_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <rasterizer_ee712_i/v_axi4s_vid_out_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force rasterizer_ee712_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any5 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any5/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any5 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any5/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any5__0 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any5__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any5__0 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any5__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any5__1 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any5__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any5__1 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any5__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any5__2 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any5__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any5__2 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any5__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__0 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__0 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__0__0 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__0__0 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__0__1 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__0__1 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__0__2 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__0__2 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__0__3 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__0__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__0__3 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__0__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__1 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__1 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__10 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__10 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__10__0 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__10__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__10__0 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__10__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__10__1 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__10__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__10__1 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__10__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__10__2 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__10__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__10__2 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__10__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__11 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__11 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__11__0 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__11__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__11__0 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__11__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__11__1 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__11__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__11__1 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__11__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__12 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__12/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__12 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__12/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__12__0 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__12__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__12__0 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__12__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__12__1 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__12__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__12__1 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__12__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__13 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__13/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__13 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__13/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__13__0 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__13__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__13__0 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__13__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__13__1 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__13__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__13__1 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__13__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__14 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__14/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__14 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__14/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__14__0 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__14__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__14__0 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__14__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__14__1 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__14__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__14__1 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__14__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__15 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__15/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__15 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__15/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__15__0 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__15__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__15__0 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__15__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__16 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__16/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__16 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__16/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__16__0 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__16__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__16__0 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__16__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__17 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__17/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__17 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__17/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__17__0 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__17__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__17__0 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__17__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__18 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__18/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__18 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__18/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__18__0 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__18__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__18__0 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__18__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__19 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__19/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__19 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__19/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__19__0 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__19__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__19__0 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__19__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__1__0 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__1__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__1__0 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__1__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__1__1 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__1__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__1__1 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__1__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__1__2 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__1__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__1__2 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__1__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__1__3 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__1__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__1__3 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__1__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__2 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__2 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__20 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__20/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__20 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__20/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__20__0 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__20__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__20__0 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__20__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__21 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__21/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__21 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__21/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__21__0 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__21__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__21__0 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__21__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__22 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__22/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__22 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__22/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__22__0 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__22__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__22__0 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__22__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__23 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__23/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__23 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__23/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__24 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__24/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__24 input rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__24/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any5 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any5__0 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any5__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any5__1 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any5__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any5__2 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any5__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__0 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__0__0 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__0__1 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__0__2 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__0__3 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__0__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__1 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__10 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__10__0 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__10__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__10__1 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__10__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__10__2 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__10__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__11 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__11/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__11__0 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__11__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__11__1 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__11__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__12 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__12/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__12__0 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__12__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__12__1 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__12__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__13 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__13/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__13__0 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__13__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__13__1 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__13__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__14 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__14/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__14__0 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__14__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__14__1 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__14__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__15 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__15/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__15__0 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__15__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__16 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__16/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__16__0 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__16__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__17 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__17/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__17__0 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__17__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__18 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__18/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__18__0 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__18__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__19 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__19/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__19__0 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__19__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__1__0 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__1__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__1__1 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__1__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__1__2 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__1__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__1__3 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__1__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__2 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__20 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__20/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__20__0 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__20__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__21 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__21/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__21__0 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__21__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__22 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__22/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__22__0 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__23 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__23/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__24 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__24/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__25 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__25/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__26 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__26/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__2__0 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__2__1 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__2__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__2__2 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__2__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__2__3 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__2__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__3 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__3__0 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__3__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__3__1 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__3__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__3__2 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__3__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__3__3 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__3__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__4 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__4__0 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__4__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__4__1 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__4__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__4__2 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__4__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__4__3 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__4__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__5 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__5__0 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__5__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__5__1 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__5__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__5__2 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__5__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__5__3 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__5__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__6 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__6__0 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__6__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__6__1 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__6__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__6__2 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__6__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__6__3 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__6__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__7 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__7__0 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__7__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__7__1 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__7__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__7__2 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__7__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__8 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__8__0 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__8__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__8__1 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__8__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__8__2 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__8__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__9 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__9/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__9__0 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__9__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__9__1 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__9__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__9__2 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__9__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any7 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__0 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__0__0 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__0__1 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__0__2 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__0__3 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__0__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__1 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__10 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__10__0 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__10__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__10__1 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__10__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__10__2 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__10__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__10__3 output rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__10__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
INFO: [Common 17-14] Message 'DRC DPOP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any5 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any5__0 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any5__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any5__1 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any5__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any5__2 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any5__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__0 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__0__0 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__0__1 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__0__2 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__0__3 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__0__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__1 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__10 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__10__0 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__10__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__10__1 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__10__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__10__2 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__10__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__11 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__11__0 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__11__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__11__1 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__11__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__12 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__12/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__12__0 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__12__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__12__1 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__12__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__13 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__13/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__13__0 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__13__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__13__1 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__13__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__14 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__14/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__14__0 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__14__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__14__1 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__14__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__15 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__15/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__15__0 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__15__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__16 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__16/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__16__0 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__16__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__17 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__17/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__17__0 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__17__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__18 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__18/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__18__0 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__18__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__19 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__19/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__19__0 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__19__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__1__0 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__1__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__1__1 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__1__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__1__2 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__1__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__1__3 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__1__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__2 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__20 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__20/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__20__0 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__20__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__21 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__21/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__21__0 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__21__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__22 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__22/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__22__0 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__23 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__23/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__24 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__24/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__25 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__25/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__26 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__26/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__2__0 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__2__1 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__2__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__2__2 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__2__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__2__3 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__2__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__3 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__3__0 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__3__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__3__1 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__3__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__3__2 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__3__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__3__3 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__3__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__4 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__4__0 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__4__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__4__1 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__4__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__4__2 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__4__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__4__3 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__4__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__5 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__5__0 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__5__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__5__1 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__5__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__5__2 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__5__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__5__3 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__5__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__6 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__6__0 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__6__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__6__1 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__6__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__6__2 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__6__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__6__3 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__6__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__7 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__7__0 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__7__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__7__1 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__7__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__7__2 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__7__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__8 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__8__0 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__8__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__8__1 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__8__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__8__2 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__8__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__9 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__9/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__9__0 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__9__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__9__1 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__9__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__9__2 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any6__9__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any7 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__0 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__0__0 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__0__1 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__0__2 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__0__3 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__0__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__1 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__10 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__10__0 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__10__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__10__1 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__10__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__10__2 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__10__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__10__3 multiplier stage rasterizer_ee712_i/rasterizer20_1/inst/inside_any7__10__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Common 17-14] Message 'DRC DPOP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are rasterizer_ee712_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/mi_handler_m_sc_areset_pipe, rasterizer_ee712_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/mi_handler_m_sc_areset_pipe, rasterizer_ee712_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset_pipe, rasterizer_ee712_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset_pipe, rasterizer_ee712_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/mi_handler_m_sc_areset_pipe, rasterizer_ee712_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/mi_handler_m_sc_areset_pipe, rasterizer_ee712_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/mi_handler_m_sc_areset_pipe, rasterizer_ee712_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/mi_handler_m_sc_areset_pipe, rasterizer_ee712_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/mi_handler_m_sc_areset_pipe, rasterizer_ee712_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset_pipe, rasterizer_ee712_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/mi_handler_m_sc_areset_pipe, rasterizer_ee712_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset_pipe, rasterizer_ee712_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/mi_handler_m_sc_areset_pipe, rasterizer_ee712_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/mi_handler_m_sc_areset_pipe, rasterizer_ee712_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/mi_handler_m_sc_areset_pipe... and (the first 15 of 25 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 881 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./rasterizer_ee712_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 301 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 4536.980 ; gain = 354.414
INFO: [Common 17-206] Exiting Vivado at Thu May  1 14:54:57 2025...
