<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2241" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2241{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_2241{left:645px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t3_2241{left:784px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t4_2241{left:830px;bottom:68px;letter-spacing:0.12px;}
#t5_2241{left:70px;bottom:1083px;letter-spacing:0.17px;}
#t6_2241{left:360px;bottom:886px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_2241{left:70px;bottom:797px;letter-spacing:0.13px;}
#t8_2241{left:70px;bottom:773px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t9_2241{left:70px;bottom:756px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ta_2241{left:70px;bottom:739px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tb_2241{left:70px;bottom:723px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tc_2241{left:70px;bottom:698px;letter-spacing:-0.15px;word-spacing:-0.8px;}
#td_2241{left:615px;bottom:705px;}
#te_2241{left:629px;bottom:698px;letter-spacing:-0.14px;word-spacing:-0.81px;}
#tf_2241{left:70px;bottom:681px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tg_2241{left:70px;bottom:664px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#th_2241{left:475px;bottom:671px;}
#ti_2241{left:490px;bottom:664px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tj_2241{left:70px;bottom:648px;letter-spacing:-0.2px;word-spacing:-0.42px;}
#tk_2241{left:70px;bottom:623px;letter-spacing:-0.15px;word-spacing:-0.54px;}
#tl_2241{left:383px;bottom:630px;}
#tm_2241{left:398px;bottom:623px;letter-spacing:-0.16px;word-spacing:-0.54px;}
#tn_2241{left:70px;bottom:606px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#to_2241{left:70px;bottom:590px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#tp_2241{left:70px;bottom:563px;}
#tq_2241{left:96px;bottom:567px;letter-spacing:-0.16px;word-spacing:-1.26px;}
#tr_2241{left:634px;bottom:567px;letter-spacing:-0.13px;word-spacing:-1.28px;}
#ts_2241{left:96px;bottom:550px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#tt_2241{left:96px;bottom:533px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#tu_2241{left:70px;bottom:507px;}
#tv_2241{left:96px;bottom:510px;letter-spacing:-0.13px;word-spacing:-0.53px;}
#tw_2241{left:156px;bottom:510px;}
#tx_2241{left:160px;bottom:510px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#ty_2241{left:501px;bottom:510px;}
#tz_2241{left:505px;bottom:510px;}
#t10_2241{left:509px;bottom:517px;}
#t11_2241{left:70px;bottom:484px;}
#t12_2241{left:96px;bottom:487px;letter-spacing:-0.13px;word-spacing:-0.53px;}
#t13_2241{left:156px;bottom:487px;}
#t14_2241{left:160px;bottom:487px;letter-spacing:-0.13px;word-spacing:-0.39px;}
#t15_2241{left:252px;bottom:487px;}
#t16_2241{left:260px;bottom:487px;letter-spacing:-0.21px;word-spacing:-0.4px;}
#t17_2241{left:96px;bottom:470px;letter-spacing:-0.15px;}
#t18_2241{left:177px;bottom:470px;}
#t19_2241{left:181px;bottom:470px;}
#t1a_2241{left:70px;bottom:444px;}
#t1b_2241{left:96px;bottom:448px;letter-spacing:-0.13px;word-spacing:-0.53px;}
#t1c_2241{left:156px;bottom:448px;}
#t1d_2241{left:160px;bottom:448px;letter-spacing:-0.26px;word-spacing:-0.24px;}
#t1e_2241{left:315px;bottom:448px;}
#t1f_2241{left:319px;bottom:448px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#t1g_2241{left:586px;bottom:448px;}
#t1h_2241{left:594px;bottom:448px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#t1i_2241{left:70px;bottom:421px;}
#t1j_2241{left:96px;bottom:425px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1k_2241{left:96px;bottom:408px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1l_2241{left:96px;bottom:391px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1m_2241{left:70px;bottom:365px;}
#t1n_2241{left:96px;bottom:368px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1o_2241{left:96px;bottom:351px;letter-spacing:-0.23px;word-spacing:-0.4px;}
#t1p_2241{left:70px;bottom:325px;}
#t1q_2241{left:96px;bottom:328px;letter-spacing:-0.15px;word-spacing:-0.96px;}
#t1r_2241{left:96px;bottom:312px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t1s_2241{left:217px;bottom:312px;}
#t1t_2241{left:225px;bottom:312px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1u_2241{left:337px;bottom:312px;}
#t1v_2241{left:340px;bottom:312px;letter-spacing:-0.27px;word-spacing:-0.21px;}
#t1w_2241{left:496px;bottom:312px;}
#t1x_2241{left:500px;bottom:312px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1y_2241{left:96px;bottom:295px;}
#t1z_2241{left:105px;bottom:295px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t20_2241{left:217px;bottom:295px;}
#t21_2241{left:221px;bottom:295px;letter-spacing:-0.08px;word-spacing:-0.32px;}
#t22_2241{left:70px;bottom:270px;letter-spacing:-0.14px;word-spacing:-0.95px;}
#t23_2241{left:70px;bottom:254px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t24_2241{left:70px;bottom:229px;letter-spacing:-0.17px;word-spacing:-0.49px;}
#t25_2241{left:572px;bottom:236px;}
#t26_2241{left:588px;bottom:229px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t27_2241{left:70px;bottom:212px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t28_2241{left:70px;bottom:195px;letter-spacing:-0.22px;}
#t29_2241{left:75px;bottom:1065px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t2a_2241{left:75px;bottom:1050px;letter-spacing:-0.12px;}
#t2b_2241{left:329px;bottom:1065px;letter-spacing:-0.11px;}
#t2c_2241{left:329px;bottom:1050px;letter-spacing:-0.09px;}
#t2d_2241{left:375px;bottom:1065px;letter-spacing:-0.12px;word-spacing:-0.13px;}
#t2e_2241{left:375px;bottom:1050px;letter-spacing:-0.12px;}
#t2f_2241{left:375px;bottom:1034px;letter-spacing:-0.15px;}
#t2g_2241{left:447px;bottom:1065px;letter-spacing:-0.12px;}
#t2h_2241{left:447px;bottom:1050px;letter-spacing:-0.12px;}
#t2i_2241{left:447px;bottom:1034px;letter-spacing:-0.12px;}
#t2j_2241{left:518px;bottom:1065px;letter-spacing:-0.13px;}
#t2k_2241{left:75px;bottom:1011px;letter-spacing:-0.13px;}
#t2l_2241{left:75px;bottom:990px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t2m_2241{left:329px;bottom:1011px;}
#t2n_2241{left:375px;bottom:1011px;letter-spacing:-0.11px;}
#t2o_2241{left:447px;bottom:1011px;letter-spacing:-0.14px;}
#t2p_2241{left:518px;bottom:1011px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2q_2241{left:518px;bottom:995px;letter-spacing:-0.15px;}
#t2r_2241{left:75px;bottom:967px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2s_2241{left:75px;bottom:946px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t2t_2241{left:329px;bottom:967px;}
#t2u_2241{left:375px;bottom:967px;letter-spacing:-0.12px;}
#t2v_2241{left:447px;bottom:967px;letter-spacing:-0.15px;}
#t2w_2241{left:518px;bottom:967px;letter-spacing:-0.12px;}
#t2x_2241{left:518px;bottom:950px;letter-spacing:-0.15px;}
#t2y_2241{left:87px;bottom:865px;letter-spacing:-0.14px;}
#t2z_2241{left:198px;bottom:865px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t30_2241{left:373px;bottom:865px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t31_2241{left:549px;bottom:865px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t32_2241{left:728px;bottom:865px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#t33_2241{left:100px;bottom:840px;}
#t34_2241{left:189px;bottom:840px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t35_2241{left:394px;bottom:840px;letter-spacing:-0.17px;}
#t36_2241{left:570px;bottom:840px;letter-spacing:-0.15px;}
#t37_2241{left:749px;bottom:840px;letter-spacing:-0.12px;}
#t38_2241{left:70px;bottom:133px;letter-spacing:-0.16px;}
#t39_2241{left:92px;bottom:133px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3a_2241{left:92px;bottom:116px;letter-spacing:-0.12px;}

.s1_2241{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_2241{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_2241{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_2241{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_2241{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_2241{font-size:11px;font-family:Verdana_5k9;color:#000;}
.s7_2241{font-size:21px;font-family:TimesNewRoman_5ke;color:#000;}
.s8_2241{font-size:14px;font-family:Verdana-Italic_5ki;color:#000;}
.s9_2241{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.sa_2241{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2241" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_5ke;
	src: url("fonts/TimesNewRoman_5ke.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_5ki;
	src: url("fonts/Verdana-Italic_5ki.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2241Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2241" style="-webkit-user-select: none;"><object width="935" height="1210" data="2241/2241.svg" type="image/svg+xml" id="pdf2241" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2241" class="t s1_2241">XRSTOR—Restore Processor Extended States </span>
<span id="t2_2241" class="t s2_2241">INSTRUCTION SET REFERENCE, W-Z </span>
<span id="t3_2241" class="t s1_2241">Vol. 2D </span><span id="t4_2241" class="t s1_2241">6-45 </span>
<span id="t5_2241" class="t s3_2241">XRSTOR—Restore Processor Extended States </span>
<span id="t6_2241" class="t s4_2241">Instruction Operand Encoding </span>
<span id="t7_2241" class="t s4_2241">Description </span>
<span id="t8_2241" class="t s5_2241">Performs a full or partial restore of processor state components from the XSAVE area located at the memory </span>
<span id="t9_2241" class="t s5_2241">address specified by the source operand. The implicit EDX:EAX register pair specifies a 64-bit instruction mask. </span>
<span id="ta_2241" class="t s5_2241">The specific state components restored correspond to the bits set in the requested-feature bitmap (RFBM), which </span>
<span id="tb_2241" class="t s5_2241">is the logical-AND of EDX:EAX and XCR0. </span>
<span id="tc_2241" class="t s5_2241">The format of the XSAVE area is detailed in Section 13.4, “XSAVE Area,” of Intel </span>
<span id="td_2241" class="t s6_2241">® </span>
<span id="te_2241" class="t s5_2241">64 and IA-32 Architectures Soft- </span>
<span id="tf_2241" class="t s5_2241">ware Developer’s Manual, Volume 1. Like FXRSTOR and FXSAVE, the memory format used for x87 state depends </span>
<span id="tg_2241" class="t s5_2241">on a REX.W prefix; see Section 13.5.1, “x87 State” of Intel </span>
<span id="th_2241" class="t s6_2241">® </span>
<span id="ti_2241" class="t s5_2241">64 and IA-32 Architectures Software Developer’s </span>
<span id="tj_2241" class="t s5_2241">Manual, Volume 1. </span>
<span id="tk_2241" class="t s5_2241">Section 13.8, “Operation of XRSTOR,” of Intel </span>
<span id="tl_2241" class="t s6_2241">® </span>
<span id="tm_2241" class="t s5_2241">64 and IA-32 Architectures Software Developer’s Manual, Volume </span>
<span id="tn_2241" class="t s5_2241">1 provides a detailed description of the operation of the XRSTOR instruction. The following items provide a high- </span>
<span id="to_2241" class="t s5_2241">level outline: </span>
<span id="tp_2241" class="t s7_2241">• </span><span id="tq_2241" class="t s5_2241">Execution of XRSTOR may take one of two forms: standard and compacted. Bit </span><span id="tr_2241" class="t s5_2241">63 of the XCOMP_BV field in the </span>
<span id="ts_2241" class="t s5_2241">XSAVE header determines which form is used: value 0 specifies the standard form, while value 1 specifies the </span>
<span id="tt_2241" class="t s5_2241">compacted form. </span>
<span id="tu_2241" class="t s7_2241">• </span><span id="tv_2241" class="t s5_2241">If RFBM[</span><span id="tw_2241" class="t s8_2241">i</span><span id="tx_2241" class="t s5_2241">] = 0, XRSTOR does not update state component </span><span id="ty_2241" class="t s8_2241">i</span><span id="tz_2241" class="t s5_2241">. </span>
<span id="t10_2241" class="t s6_2241">1 </span>
<span id="t11_2241" class="t s7_2241">• </span><span id="t12_2241" class="t s5_2241">If RFBM[</span><span id="t13_2241" class="t s8_2241">i</span><span id="t14_2241" class="t s5_2241">] = 1 and bit </span><span id="t15_2241" class="t s8_2241">i </span><span id="t16_2241" class="t s5_2241">is clear in the XSTATE_BV field in the XSAVE header, XRSTOR initializes state </span>
<span id="t17_2241" class="t s5_2241">component </span><span id="t18_2241" class="t s8_2241">i</span><span id="t19_2241" class="t s5_2241">. </span>
<span id="t1a_2241" class="t s7_2241">• </span><span id="t1b_2241" class="t s5_2241">If RFBM[</span><span id="t1c_2241" class="t s8_2241">i</span><span id="t1d_2241" class="t s5_2241">] = 1 and XSTATE_BV[</span><span id="t1e_2241" class="t s8_2241">i</span><span id="t1f_2241" class="t s5_2241">] = 1, XRSTOR loads state component </span><span id="t1g_2241" class="t s8_2241">i </span><span id="t1h_2241" class="t s5_2241">from the XSAVE area. </span>
<span id="t1i_2241" class="t s7_2241">• </span><span id="t1j_2241" class="t s5_2241">The standard form of XRSTOR treats MXCSR (which is part of state component 1 — SSE) differently from the </span>
<span id="t1k_2241" class="t s5_2241">XMM registers. If either form attempts to load MXCSR with an illegal value, a general-protection exception </span>
<span id="t1l_2241" class="t s5_2241">(#GP) occurs. </span>
<span id="t1m_2241" class="t s7_2241">• </span><span id="t1n_2241" class="t s5_2241">XRSTOR loads the internal value XRSTOR_INFO, which may be used to optimize a subsequent execution of </span>
<span id="t1o_2241" class="t s5_2241">XSAVEOPT or XSAVES. </span>
<span id="t1p_2241" class="t s7_2241">• </span><span id="t1q_2241" class="t s5_2241">Immediately following an execution of XRSTOR, the processor tracks as in-use (not in initial configuration) any </span>
<span id="t1r_2241" class="t s5_2241">state component </span><span id="t1s_2241" class="t s8_2241">i </span><span id="t1t_2241" class="t s5_2241">for which RFBM[</span><span id="t1u_2241" class="t s8_2241">i</span><span id="t1v_2241" class="t s5_2241">] = 1 and XSTATE_BV[</span><span id="t1w_2241" class="t s8_2241">i</span><span id="t1x_2241" class="t s5_2241">] = 1; it tracks as modified any state component </span>
<span id="t1y_2241" class="t s8_2241">i </span><span id="t1z_2241" class="t s5_2241">for which RFBM[</span><span id="t20_2241" class="t s8_2241">i</span><span id="t21_2241" class="t s5_2241">] = 0. </span>
<span id="t22_2241" class="t s5_2241">Use of a source operand not aligned to 64-byte boundary (for 64-bit and 32-bit modes) results in a general-protec- </span>
<span id="t23_2241" class="t s5_2241">tion (#GP) exception. In 64-bit mode, the upper 32 bits of RDX and RAX are ignored. </span>
<span id="t24_2241" class="t s5_2241">See Section 13.6, “Processor Tracking of XSAVE-Managed State,” of Intel </span>
<span id="t25_2241" class="t s6_2241">® </span>
<span id="t26_2241" class="t s5_2241">64 and IA-32 Architectures Software </span>
<span id="t27_2241" class="t s5_2241">Developer’s Manual, Volume 1 for discussion of the bitmaps XINUSE and XMODIFIED and of the quantity </span>
<span id="t28_2241" class="t s5_2241">XRSTOR_INFO. </span>
<span id="t29_2241" class="t s9_2241">Opcode / </span>
<span id="t2a_2241" class="t s9_2241">Instruction </span>
<span id="t2b_2241" class="t s9_2241">Op/ </span>
<span id="t2c_2241" class="t s9_2241">En </span>
<span id="t2d_2241" class="t s9_2241">64/32 bit </span>
<span id="t2e_2241" class="t s9_2241">Mode </span>
<span id="t2f_2241" class="t s9_2241">Support </span>
<span id="t2g_2241" class="t s9_2241">CPUID </span>
<span id="t2h_2241" class="t s9_2241">Feature </span>
<span id="t2i_2241" class="t s9_2241">Flag </span>
<span id="t2j_2241" class="t s9_2241">Description </span>
<span id="t2k_2241" class="t sa_2241">NP 0F AE /5 </span>
<span id="t2l_2241" class="t sa_2241">XRSTOR mem </span>
<span id="t2m_2241" class="t sa_2241">M </span><span id="t2n_2241" class="t sa_2241">V/V </span><span id="t2o_2241" class="t sa_2241">XSAVE </span><span id="t2p_2241" class="t sa_2241">Restore state components specified by EDX:EAX from </span>
<span id="t2q_2241" class="t sa_2241">mem. </span>
<span id="t2r_2241" class="t sa_2241">NP REX.W + 0F AE /5 </span>
<span id="t2s_2241" class="t sa_2241">XRSTOR64 mem </span>
<span id="t2t_2241" class="t sa_2241">M </span><span id="t2u_2241" class="t sa_2241">V/N.E. </span><span id="t2v_2241" class="t sa_2241">XSAVE </span><span id="t2w_2241" class="t sa_2241">Restore state components specified by EDX:EAX from </span>
<span id="t2x_2241" class="t sa_2241">mem. </span>
<span id="t2y_2241" class="t s9_2241">Op/En </span><span id="t2z_2241" class="t s9_2241">Operand 1 </span><span id="t30_2241" class="t s9_2241">Operand 2 </span><span id="t31_2241" class="t s9_2241">Operand 3 </span><span id="t32_2241" class="t s9_2241">Operand 4 </span>
<span id="t33_2241" class="t sa_2241">M </span><span id="t34_2241" class="t sa_2241">ModRM:r/m (r) </span><span id="t35_2241" class="t sa_2241">N/A </span><span id="t36_2241" class="t sa_2241">N/A </span><span id="t37_2241" class="t sa_2241">N/A </span>
<span id="t38_2241" class="t sa_2241">1. </span><span id="t39_2241" class="t sa_2241">There is an exception if RFBM[1] = 0 and RFBM[2] = 1. In this case, the standard form of XRSTOR will load MXCSR from memory, </span>
<span id="t3a_2241" class="t sa_2241">even though MXCSR is part of state component 1 — SSE. The compacted form of XRSTOR does not make this exception. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
