
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.60000000000000000000;
2.60000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_32_32_16_1";
mvm_32_32_16_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_32_32_16_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_32_32_16_1' with
	the parameters "32,32,16,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k32_p32_b16_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k32_p32_b16_g1' with
	the parameters "6,32". (HDL-193)

Inferred memory devices in process
	in routine increaser_b6_TOP32 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k32_p32_b16_g1' with
	the parameters "1,32,16,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b16_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b16_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b16_g1' with
	the parameters "16,32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b16_g1' with
	the parameters "32,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col32_b16_g1' with
	the parameters "16,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b16_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE32' with
	the parameters "16,32,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b16_SIZE32_LOGSIZE5/105 |   32   |   16    |      5       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE32' with
	the parameters "5,31". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP31 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "32,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  32   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1213 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b16_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b32_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b32_SIZE1_0'
  Processing 'increaser_b5_TOP31_0'
  Processing 'memory_b16_SIZE32_LOGSIZE5_0'
  Processing 'seqMemory_b16_SIZE32_0'
  Processing 'singlepath_n_row1_n_col32_b16_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b6_TOP32'
  Processing 'multipath_k32_p32_b16_g1'
  Processing 'mvm_32_32_16_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b16_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP31_1_DW01_inc_0'
  Processing 'increaser_b5_TOP31_2_DW01_inc_0'
  Processing 'mac_b16_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP31_3_DW01_inc_0'
  Processing 'increaser_b5_TOP31_4_DW01_inc_0'
  Processing 'mac_b16_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP31_5_DW01_inc_0'
  Processing 'increaser_b5_TOP31_6_DW01_inc_0'
  Processing 'mac_b16_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP31_7_DW01_inc_0'
  Processing 'increaser_b5_TOP31_8_DW01_inc_0'
  Processing 'mac_b16_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP31_9_DW01_inc_0'
  Processing 'increaser_b5_TOP31_10_DW01_inc_0'
  Processing 'mac_b16_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP31_11_DW01_inc_0'
  Processing 'increaser_b5_TOP31_12_DW01_inc_0'
  Processing 'mac_b16_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP31_13_DW01_inc_0'
  Processing 'increaser_b5_TOP31_14_DW01_inc_0'
  Processing 'mac_b16_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP31_15_DW01_inc_0'
  Processing 'increaser_b5_TOP31_16_DW01_inc_0'
  Processing 'mac_b16_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP31_17_DW01_inc_0'
  Processing 'increaser_b5_TOP31_18_DW01_inc_0'
  Processing 'mac_b16_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP31_19_DW01_inc_0'
  Processing 'increaser_b5_TOP31_20_DW01_inc_0'
  Processing 'mac_b16_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP31_21_DW01_inc_0'
  Processing 'increaser_b5_TOP31_22_DW01_inc_0'
  Processing 'mac_b16_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP31_23_DW01_inc_0'
  Processing 'increaser_b5_TOP31_24_DW01_inc_0'
  Processing 'mac_b16_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP31_25_DW01_inc_0'
  Processing 'increaser_b5_TOP31_26_DW01_inc_0'
  Processing 'mac_b16_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP31_27_DW01_inc_0'
  Processing 'increaser_b5_TOP31_28_DW01_inc_0'
  Processing 'mac_b16_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP31_29_DW01_inc_0'
  Processing 'increaser_b5_TOP31_30_DW01_inc_0'
  Processing 'mac_b16_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP31_31_DW01_inc_0'
  Processing 'increaser_b5_TOP31_32_DW01_inc_0'
  Processing 'mac_b16_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP31_33_DW01_inc_0'
  Processing 'increaser_b5_TOP31_34_DW01_inc_0'
  Processing 'mac_b16_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP31_35_DW01_inc_0'
  Processing 'increaser_b5_TOP31_36_DW01_inc_0'
  Processing 'mac_b16_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP31_37_DW01_inc_0'
  Processing 'increaser_b5_TOP31_38_DW01_inc_0'
  Processing 'mac_b16_g1_20_DW01_add_0'
  Processing 'increaser_b5_TOP31_39_DW01_inc_0'
  Processing 'increaser_b5_TOP31_40_DW01_inc_0'
  Processing 'mac_b16_g1_21_DW01_add_0'
  Processing 'increaser_b5_TOP31_41_DW01_inc_0'
  Processing 'increaser_b5_TOP31_42_DW01_inc_0'
  Processing 'mac_b16_g1_22_DW01_add_0'
  Processing 'increaser_b5_TOP31_43_DW01_inc_0'
  Processing 'increaser_b5_TOP31_44_DW01_inc_0'
  Processing 'mac_b16_g1_23_DW01_add_0'
  Processing 'increaser_b5_TOP31_45_DW01_inc_0'
  Processing 'increaser_b5_TOP31_46_DW01_inc_0'
  Processing 'mac_b16_g1_24_DW01_add_0'
  Processing 'increaser_b5_TOP31_47_DW01_inc_0'
  Processing 'increaser_b5_TOP31_48_DW01_inc_0'
  Processing 'mac_b16_g1_25_DW01_add_0'
  Processing 'increaser_b5_TOP31_49_DW01_inc_0'
  Processing 'increaser_b5_TOP31_50_DW01_inc_0'
  Processing 'mac_b16_g1_26_DW01_add_0'
  Processing 'increaser_b5_TOP31_51_DW01_inc_0'
  Processing 'increaser_b5_TOP31_52_DW01_inc_0'
  Processing 'mac_b16_g1_27_DW01_add_0'
  Processing 'increaser_b5_TOP31_53_DW01_inc_0'
  Processing 'increaser_b5_TOP31_54_DW01_inc_0'
  Processing 'mac_b16_g1_28_DW01_add_0'
  Processing 'increaser_b5_TOP31_55_DW01_inc_0'
  Processing 'increaser_b5_TOP31_56_DW01_inc_0'
  Processing 'mac_b16_g1_29_DW01_add_0'
  Processing 'increaser_b5_TOP31_57_DW01_inc_0'
  Processing 'increaser_b5_TOP31_58_DW01_inc_0'
  Processing 'mac_b16_g1_30_DW01_add_0'
  Processing 'increaser_b5_TOP31_59_DW01_inc_0'
  Processing 'increaser_b5_TOP31_60_DW01_inc_0'
  Processing 'mac_b16_g1_31_DW01_add_0'
  Processing 'increaser_b5_TOP31_61_DW01_inc_0'
  Processing 'increaser_b5_TOP31_62_DW01_inc_0'
  Processing 'mac_b16_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP31_63_DW01_inc_0'
  Processing 'increaser_b5_TOP31_0_DW01_inc_0'
  Processing 'increaser_b6_TOP32_DW01_inc_0'
  Mapping 'mac_b16_g1_1_DW_mult_tc_0'
  Mapping 'mac_b16_g1_2_DW_mult_tc_0'
  Mapping 'mac_b16_g1_3_DW_mult_tc_0'
  Mapping 'mac_b16_g1_4_DW_mult_tc_0'
  Mapping 'mac_b16_g1_5_DW_mult_tc_0'
  Mapping 'mac_b16_g1_6_DW_mult_tc_0'
  Mapping 'mac_b16_g1_7_DW_mult_tc_0'
  Mapping 'mac_b16_g1_8_DW_mult_tc_0'
  Mapping 'mac_b16_g1_9_DW_mult_tc_0'
  Mapping 'mac_b16_g1_10_DW_mult_tc_0'
  Mapping 'mac_b16_g1_11_DW_mult_tc_0'
  Mapping 'mac_b16_g1_12_DW_mult_tc_0'
  Mapping 'mac_b16_g1_13_DW_mult_tc_0'
  Mapping 'mac_b16_g1_14_DW_mult_tc_0'
  Mapping 'mac_b16_g1_15_DW_mult_tc_0'
  Mapping 'mac_b16_g1_16_DW_mult_tc_0'
  Mapping 'mac_b16_g1_17_DW_mult_tc_0'
  Mapping 'mac_b16_g1_18_DW_mult_tc_0'
  Mapping 'mac_b16_g1_19_DW_mult_tc_0'
  Mapping 'mac_b16_g1_20_DW_mult_tc_0'
  Mapping 'mac_b16_g1_21_DW_mult_tc_0'
  Mapping 'mac_b16_g1_22_DW_mult_tc_0'
  Mapping 'mac_b16_g1_23_DW_mult_tc_0'
  Mapping 'mac_b16_g1_24_DW_mult_tc_0'
  Mapping 'mac_b16_g1_25_DW_mult_tc_0'
  Mapping 'mac_b16_g1_26_DW_mult_tc_0'
  Mapping 'mac_b16_g1_27_DW_mult_tc_0'
  Mapping 'mac_b16_g1_28_DW_mult_tc_0'
  Mapping 'mac_b16_g1_29_DW_mult_tc_0'
  Mapping 'mac_b16_g1_30_DW_mult_tc_0'
  Mapping 'mac_b16_g1_31_DW_mult_tc_0'
  Mapping 'mac_b16_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:11  382191.7      0.91     327.9   84997.7                          
    0:01:11  382191.7      0.91     327.9   84997.7                          
    0:01:12  382793.4      0.91     327.9   84578.2                          
    0:01:12  383387.1      0.91     327.9   84158.8                          
    0:01:12  383980.8      0.91     327.9   83739.3                          
    0:01:13  384574.5      0.91     327.9   83319.8                          
    0:01:13  385168.3      0.91     327.9   82900.3                          
    0:01:14  385762.0      0.91     327.9   82480.8                          
    0:01:14  386355.7      0.91     327.9   82061.3                          
    0:01:15  386949.4      0.91     327.9   81641.8                          
    0:01:16  387685.2      0.91     326.0   63519.3                          
    0:01:17  388433.7      0.91     323.8   44586.2                          
    0:01:18  389182.7      0.91     321.6   25540.2                          
    0:01:19  389910.2      0.91     319.7    7141.9                          
    0:01:50  394637.9      0.56     191.8       0.0                          
    0:01:51  394612.3      0.56     191.8       0.0                          
    0:01:51  394612.3      0.56     191.8       0.0                          
    0:01:52  394612.9      0.56     191.8       0.0                          
    0:01:53  394612.9      0.56     191.8       0.0                          
    0:02:21  346896.4      0.59     178.4       0.0                          
    0:02:24  346848.6      0.57     172.2       0.0                          
    0:02:28  346870.1      0.56     170.3       0.0                          
    0:02:39  346881.0      0.55     168.7       0.0                          
    0:02:41  346889.3      0.54     168.3       0.0                          
    0:02:42  346905.2      0.54     167.5       0.0                          
    0:02:44  346923.6      0.52     166.5       0.0                          
    0:02:46  346945.4      0.52     166.0       0.0                          
    0:02:48  346950.7      0.51     165.9       0.0                          
    0:02:49  346964.8      0.51     165.4       0.0                          
    0:02:50  346969.9      0.51     164.9       0.0                          
    0:02:51  346976.0      0.51     164.6       0.0                          
    0:02:52  346982.6      0.51     164.1       0.0                          
    0:02:53  347000.2      0.51     163.5       0.0                          
    0:02:54  347003.9      0.51     163.3       0.0                          
    0:02:55  347013.5      0.51     162.5       0.0                          
    0:02:56  347017.7      0.51     161.9       0.0                          
    0:02:57  347028.6      0.51     160.7       0.0                          
    0:02:58  347040.9      0.51     159.1       0.0                          
    0:02:59  347040.6      0.51     159.1       0.0                          
    0:02:59  347040.6      0.51     159.1       0.0                          
    0:02:59  347040.6      0.51     159.1       0.0                          
    0:02:59  347040.6      0.51     159.1       0.0                          
    0:02:59  347040.6      0.51     159.1       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:59  347040.6      0.51     159.1       0.0                          
    0:03:00  347076.0      0.50     157.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:00  347122.3      0.50     154.1       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:00  347167.8      0.50     151.1       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:00  347214.1      0.50     148.3       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:00  347259.5      0.50     145.2       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:00  347288.8      0.49     143.5       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:00  347327.9      0.49     142.1       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:00  347343.1      0.48     141.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:03:00  347368.6      0.48     140.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:00  347385.9      0.48     140.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:01  347418.3      0.47     139.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:01  347441.5      0.47     138.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:01  347454.8      0.47     138.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:01  347471.0      0.46     137.5       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:01  347492.0      0.46     137.0       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:01  347520.7      0.46     135.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:01  347557.7      0.46     133.7       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:01  347599.8      0.46     131.5       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:01  347636.7      0.46     129.8       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:01  347664.4      0.46     128.6       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:01  347689.9      0.45     127.9       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:02  347715.5      0.45     127.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:02  347733.5      0.45     126.8       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:02  347741.5      0.45     126.4       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:02  347763.6      0.45     125.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:02  347786.5      0.44     125.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:02  347798.5      0.44     125.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:02  347817.1      0.44     124.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:02  347836.0      0.44     124.3       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:02  347855.1      0.44     124.0       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:03:02  347878.3      0.44     123.2       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:03  347888.6      0.43     122.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:03  347889.2      0.43     122.8       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:03  347899.0      0.43     122.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:03  347912.3      0.43     122.1       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:03:03  347925.9      0.43     122.0       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:03:03  347931.7      0.43     121.8       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:03  347956.5      0.42     121.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:03  347956.5      0.42     121.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:03:03  347973.5      0.42     121.0       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:03  347983.9      0.42     120.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:03  347991.3      0.42     120.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:03:03  348004.6      0.42     120.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:03  348025.9      0.42     119.5       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:04  348047.2      0.42     118.9       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:04  348068.4      0.42     118.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:04  348076.2      0.42     118.2       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:04  348099.8      0.41     117.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:04  348117.9      0.41     117.4       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:04  348135.7      0.41     117.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:04  348156.0      0.41     116.8       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:04  348167.4      0.41     116.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:04  348177.8      0.41     116.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:04  348219.0      0.41     115.4      48.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:04  348244.3      0.41     114.5      72.7 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:04  348249.9      0.41     114.3      72.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:05  348258.1      0.40     114.1      72.7 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:05  348262.1      0.40     114.0      72.7 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:05  348265.0      0.40     114.0      72.7 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:05  348306.8      0.40     112.4      72.7 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:05  348329.4      0.40     111.6      72.7 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:05  348344.6      0.40     111.4      72.7 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:05  348366.9      0.39     111.1      72.7 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:03:05  348373.5      0.39     110.9      72.7 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:05  348386.6      0.39     110.5      72.7 path/path/path/genblk1.add_in_reg[30]/D
    0:03:05  348401.2      0.39     110.2      72.7 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:03:05  348418.0      0.39     110.1      72.7 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:05  348431.3      0.39     109.8      72.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:05  348441.4      0.38     109.7      72.7 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:05  348462.4      0.38     108.9      72.7 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:06  348482.3      0.38     108.3      72.7 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:06  348506.3      0.38     107.5      72.7 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:06  348510.5      0.38     107.4      72.7 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:06  348523.8      0.38     107.1      72.7 path/path/path/genblk1.add_in_reg[30]/D
    0:03:06  348531.5      0.38     106.9      72.7 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:06  348547.8      0.38     106.7      72.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:06  348573.8      0.37     106.5     121.1 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:06  348618.8      0.37     105.6     193.7 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:06  348664.3      0.37     104.4     242.2 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:06  348693.3      0.37     103.8     266.4 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:06  348704.2      0.37     103.4     266.4 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:06  348715.9      0.37     103.2     266.4 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:03:06  348718.8      0.37     103.1     266.4 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:06  348744.3      0.37     101.9     266.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:07  348750.2      0.37     101.8     266.4 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:07  348759.5      0.37     101.6     266.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:07  348767.2      0.37     101.3     266.4 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:07  348824.7      0.37      98.8     266.4 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:07  348843.3      0.37      98.2     266.4 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:07  348852.9      0.36      98.0     266.4 path/path/path/genblk1.add_in_reg[30]/D
    0:03:07  348864.0      0.36      97.9     266.4 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:07  348880.3      0.36      97.5     266.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:07  348894.4      0.36      97.1     266.4 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:07  348909.5      0.36      96.8     266.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:07  348918.8      0.36      96.6     266.4 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:08  348930.5      0.36      96.4     266.4 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:08  348936.9      0.36      96.2     266.4 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:08  348947.8      0.36      96.1     266.4 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:08  348968.6      0.36      95.8     266.4 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:08  348985.6      0.36      95.4     266.4 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:08  349000.5      0.36      95.2     266.4 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:08  349025.5      0.36      94.8     266.4 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:08  349036.4      0.35      94.6     266.4 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:08  349051.8      0.35      94.3     266.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:08  349064.3      0.35      94.0     266.4 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:08  349090.4      0.35      93.0     266.4 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:08  349098.4      0.35      92.9     266.4 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:09  349122.1      0.35      92.6     266.4 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:09  349122.1      0.35      92.6     266.4 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:09  349127.9      0.35      92.4     266.4 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:09  349158.8      0.35      91.9     314.8 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:09  349176.1      0.35      91.6     339.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:09  349193.4      0.34      91.1     339.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:09  349201.1      0.34      90.9     339.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:09  349219.2      0.34      90.3     339.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:09  349229.8      0.34      90.1     339.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:09  349266.8      0.34      88.8     339.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:09  349270.8      0.34      88.7     339.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:09  349285.4      0.34      88.5     339.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:09  349297.6      0.34      88.0     339.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:09  349304.3      0.34      87.9     339.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:09  349316.0      0.34      87.7     339.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:10  349343.1      0.34      87.4     339.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:10  349352.2      0.34      87.3     339.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:10  349356.4      0.33      87.2     339.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:10  349369.4      0.33      86.9     339.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:10  349376.9      0.33      86.9     339.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:10  349377.7      0.33      86.8     339.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:10  349379.0      0.33      86.8     339.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:10  349383.5      0.33      86.7     339.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:10  349397.1      0.33      86.6     339.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:10  349410.1      0.33      86.4     339.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:10  349432.0      0.33      85.8     339.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:11  349444.2      0.33      85.7     339.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:11  349450.3      0.33      85.5     339.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:11  349480.6      0.33      85.1     363.3 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:11  349490.2      0.33      85.0     363.3 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:11  349511.8      0.33      84.4     363.3 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:11  349529.0      0.33      84.2     363.3 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:11  349538.1      0.33      84.0     363.3 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:11  349558.8      0.32      83.8     363.3 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:11  349583.3      0.32      83.2     363.3 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:11  349594.5      0.32      83.0     363.3 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:11  349610.2      0.32      82.8     363.3 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:11  349622.7      0.32      82.5     363.3 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:11  349642.9      0.32      82.0     363.3 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:11  349663.6      0.32      81.3     363.3 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:12  349671.9      0.32      81.2     363.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:12  349687.3      0.31      80.8     363.3 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:12  349712.6      0.31      80.2     387.5 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:12  349724.6      0.31      80.1     387.5 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:03:12  349737.9      0.31      79.7     387.5 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:12  349752.2      0.31      79.3     387.5 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:12  349765.5      0.31      78.9     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:12  349766.1      0.31      78.9     387.5 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:12  349776.2      0.31      78.7     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:03:12  349776.7      0.31      78.7     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:03:12  349776.7      0.31      78.7     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:12  349787.9      0.31      78.5     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:12  349787.9      0.31      78.5     387.5 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:12  349805.7      0.31      78.2     387.5 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:12  349826.4      0.31      77.6     387.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:12  349857.6      0.31      76.7     387.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:13  349870.9      0.31      76.5     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:13  349871.4      0.31      76.5     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:03:13  349871.9      0.31      76.4     387.5 path/path/path/genblk1.add_in_reg[30]/D
    0:03:13  349881.5      0.31      76.3     387.5 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:13  349894.0      0.31      75.9     387.5 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:13  349911.6      0.31      75.7     387.5 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:13  349925.7      0.31      75.5     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:13  349946.4      0.30      75.3     387.5 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:13  349962.9      0.30      74.7     387.5 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:13  349991.1      0.30      74.2     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:13  350005.7      0.30      73.8     387.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:13  350009.7      0.30      73.7     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:13  350020.1      0.30      73.4     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:13  350035.0      0.30      73.0     387.5 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:14  350050.4      0.30      72.8     387.5 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:14  350075.7      0.30      72.1     387.5 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:14  350086.3      0.30      72.0     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:14  350107.3      0.30      71.6     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:14  350119.0      0.30      71.4     387.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:14  350125.2      0.30      71.2     387.5 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:14  350142.4      0.29      71.0     387.5 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:14  350147.0      0.29      70.8     387.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:14  350157.9      0.29      70.7     387.5 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:14  350165.6      0.29      70.6     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:14  350180.2      0.29      70.1     387.5 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:14  350181.0      0.29      70.0     387.5 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:14  350181.0      0.29      70.0     387.5 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:15  350208.4      0.29      69.4     387.5 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:15  350224.6      0.29      68.9     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:15  350226.0      0.29      68.9     387.5 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:15  350228.4      0.29      68.8     387.5 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:15  350235.0      0.29      68.7     387.5 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:15  350243.5      0.28      68.4     387.5 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:15  350243.5      0.28      68.3     387.5 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:15  350246.5      0.28      68.3     387.5 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:15  350249.1      0.28      68.3     387.5 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:15  350263.5      0.28      68.0     387.5 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:15  350270.1      0.28      67.8     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:15  350280.0      0.28      67.7     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:16  350289.0      0.28      67.5     387.5 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:16  350297.5      0.27      67.3     387.5 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:16  350304.4      0.27      67.1     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:16  350315.1      0.27      66.8     387.5 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:16  350322.0      0.27      66.6     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:16  350331.6      0.27      66.5     387.5 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:16  350345.4      0.27      66.2     387.5 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:16  350356.8      0.27      66.0     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:16  350369.9      0.27      65.7     387.5 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:16  350378.9      0.27      65.4     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:16  350381.6      0.27      65.3     387.5 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:16  350388.5      0.27      65.2     387.5 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:16  350402.1      0.26      65.0     387.5 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:16  350417.5      0.26      64.7     387.5 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:17  350430.0      0.26      64.4     387.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:17  350442.2      0.26      64.2     387.5 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:17  350453.9      0.26      64.0     387.5 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:17  350464.0      0.26      63.8     387.5 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:17  350469.9      0.26      63.6     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:17  350480.5      0.26      63.5     387.5 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:17  350490.4      0.26      63.3     387.5 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:03:17  350498.9      0.26      63.0     387.5 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:17  350513.5      0.26      62.7     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:17  350520.7      0.26      62.5     387.5 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:17  350531.1      0.25      62.3     387.5 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:17  350541.7      0.25      62.2     387.5 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:17  350548.9      0.25      61.9     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:17  350559.8      0.25      61.7     387.5 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:18  350568.6      0.25      61.6     387.5 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:18  350585.3      0.25      61.3     387.5 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:18  350597.6      0.25      61.0     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:18  350611.1      0.25      60.8     387.5 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:18  350616.2      0.25      60.7     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:18  350625.5      0.25      60.5     387.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:18  350633.5      0.25      60.3     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:18  350639.3      0.25      60.1     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:18  350651.8      0.25      59.8     387.5 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:18  350661.7      0.25      59.5     387.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:18  350673.9      0.25      59.2     387.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:18  350680.6      0.25      59.0     387.5 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:18  350690.9      0.24      58.7     387.5 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:18  350701.0      0.24      58.5     387.5 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:19  350712.2      0.24      58.2     387.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:19  350724.7      0.24      57.9     387.5 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:19  350731.6      0.24      57.7     387.5 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:19  350740.7      0.24      57.6     387.5 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:19  350752.4      0.24      57.4     387.5 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:19  350757.4      0.24      57.4     387.5 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:03:19  350762.0      0.24      57.3     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:19  350769.1      0.24      57.2     387.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:19  350782.7      0.24      56.8     387.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:19  350792.3      0.24      56.6     387.5 path/path/path/genblk1.add_in_reg[31]/D
    0:03:19  350801.3      0.24      56.5     387.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:19  350813.6      0.24      56.2     387.5 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:19  350822.1      0.24      56.0     387.5 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:19  350835.4      0.24      55.8     387.5 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:19  350838.3      0.23      55.6     387.5 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:19  350843.9      0.23      55.5     387.5 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:20  350851.9      0.23      55.4     387.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:20  350865.7      0.23      55.2     387.5 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:20  350873.9      0.23      55.0     387.5 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:20  350881.9      0.23      54.8     387.5 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:20  350888.3      0.23      54.7     387.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:20  350896.6      0.23      54.6     387.5 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:20  350909.3      0.23      54.4     387.5 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:20  350920.5      0.23      54.2     387.5 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:20  350925.8      0.23      54.1     387.5 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:20  350932.5      0.23      54.0     387.5 path/path/path/genblk1.add_in_reg[31]/D
    0:03:20  350938.6      0.23      53.9     387.5 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:20  350951.1      0.23      53.6     387.5 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:20  350962.3      0.23      53.3     387.5 path/path/path/genblk1.add_in_reg[31]/D
    0:03:20  350967.6      0.23      53.3     387.5 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:20  350975.3      0.23      53.2     387.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:20  350988.1      0.23      53.0     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:21  350994.4      0.23      52.9     387.5 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:21  351004.3      0.22      52.8     387.5 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:21  351011.7      0.22      52.7     387.5 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:21  351020.8      0.22      52.4     387.5 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:21  351028.2      0.22      52.2     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:21  351034.9      0.22      52.2     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:21  351045.0      0.22      51.9     387.5 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:21  351054.0      0.22      51.8     387.5 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:21  351069.5      0.22      51.5     387.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:21  351080.6      0.22      51.3     387.5 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:21  351090.2      0.22      51.0     387.5 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:21  351093.7      0.22      50.9     387.5 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:21  351104.6      0.22      50.8     387.5 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:03:21  351106.4      0.22      50.7     387.5 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:21  351117.3      0.22      50.5     387.5 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:21  351121.6      0.22      50.4     387.5 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:22  351128.2      0.22      50.2     387.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:22  351134.9      0.22      50.0     387.5 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:22  351146.9      0.22      49.9     387.5 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:22  351151.4      0.22      49.8     387.5 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:22  351158.0      0.22      49.6     387.5 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:22  351166.0      0.21      49.4     387.5 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:03:22  351172.4      0.21      49.4     387.5 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:22  351178.5      0.21      49.3     387.5 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:22  351188.9      0.21      49.2     387.5 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:22  351191.3      0.21      49.1     387.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:22  351198.2      0.21      48.9     387.5 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:22  351206.4      0.21      48.7     387.5 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:22  351213.6      0.21      48.5     387.5 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:22  351219.7      0.21      48.5     387.5 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:22  351233.3      0.21      48.3     387.5 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:23  351241.0      0.21      48.2     387.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:23  351247.4      0.21      48.1     387.5 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:23  351257.0      0.21      47.8     387.5 path/path/path/genblk1.add_in_reg[31]/D
    0:03:23  351270.8      0.21      47.6     387.5 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:23  351270.8      0.21      47.6     387.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:23  351281.2      0.21      47.5     387.5 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:23  351300.3      0.21      47.3     411.7 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:23  351305.7      0.21      47.1     411.7 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:23  351311.8      0.21      47.0     411.7 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:23  351322.2      0.21      46.8     411.7 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:03:23  351326.7      0.21      46.8     411.7 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:23  351333.6      0.20      46.6     411.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:23  351344.0      0.20      46.5     411.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:23  351355.7      0.20      46.4     411.7 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:23  351361.0      0.20      46.3     411.7 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:23  351371.6      0.20      46.3     411.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:24  351374.3      0.20      46.4     411.7 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:24  351380.4      0.20      46.3     411.7 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:24  351386.5      0.20      46.1     411.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:24  351388.9      0.20      46.0     411.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:24  351397.2      0.20      45.8     411.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:24  351400.6      0.20      45.7     411.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:24  351403.6      0.20      45.7     411.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:24  351408.3      0.20      45.6     411.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:24  351419.5      0.20      45.5     411.7 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:24  351423.8      0.20      45.4     411.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:24  351428.0      0.20      45.2     411.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:24  351431.5      0.20      45.1     411.7 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:24  351437.1      0.20      45.0     411.7 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:24  351439.7      0.20      45.0     411.7 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:25  351438.7      0.20      44.5     411.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:25  351440.5      0.20      44.4     411.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:25  351441.1      0.20      44.4     411.7                          
    0:03:28  351372.4      0.20      44.4     411.7                          
    0:03:28  351372.4      0.20      44.4     411.7                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:28  351372.4      0.20      44.4     411.7                          
    0:03:28  351366.6      0.20      44.1       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:28  351392.4      0.20      43.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:28  351409.1      0.20      43.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:28  351435.7      0.20      42.5       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:28  351463.4      0.19      41.8       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:28  351463.4      0.19      41.8       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:28  351474.3      0.19      41.5       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:28  351484.9      0.19      41.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:03:29  351485.5      0.19      41.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:29  351508.4      0.19      41.0       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:29  351531.0      0.19      40.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:29  351538.9      0.19      40.5       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:29  351569.3      0.19      40.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:29  351571.1      0.19      40.0       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:29  351578.6      0.19      39.7       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:29  351614.8      0.19      39.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:29  351614.8      0.19      39.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:29  351619.5      0.19      38.9       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:29  351624.1      0.19      38.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:29  351638.2      0.19      38.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:29  351637.9      0.19      38.5       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:30  351649.6      0.19      38.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:30  351660.5      0.19      38.1       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:30  351660.2      0.19      38.1       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:30  351673.5      0.19      37.9       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:30  351683.9      0.19      37.7       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:30  351688.7      0.19      37.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:30  351689.0      0.19      37.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:30  351697.7      0.19      37.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:30  351726.2      0.19      36.5       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:30  351729.9      0.19      36.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:30  351740.8      0.19      35.9       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:30  351740.8      0.19      35.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:30  351748.0      0.19      35.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:30  351765.6      0.19      35.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:30  351768.8      0.19      35.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:31  351774.4      0.19      35.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:31  351775.2      0.19      35.2       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:31  351784.2      0.19      35.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:31  351789.8      0.19      35.0       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:03:31  351800.2      0.19      34.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:31  351801.0      0.19      34.8       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:31  351803.3      0.19      34.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:31  351821.7      0.19      34.4       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:31  351832.6      0.19      34.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:31  351839.0      0.19      34.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:31  351839.0      0.19      34.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:32  351848.0      0.19      34.2       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:32  351853.1      0.19      34.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:32  351855.5      0.19      34.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:32  351862.9      0.18      33.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:32  351872.8      0.18      33.8       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:32  351872.5      0.18      33.8       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:03:32  351879.2      0.18      33.7       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:32  351880.2      0.18      33.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:32  351880.0      0.18      33.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:32  351886.9      0.18      33.4       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:32  351890.1      0.18      33.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:32  351905.2      0.18      33.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:32  351906.0      0.18      33.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:33  351910.0      0.18      33.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:33  351914.3      0.18      33.0       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:33  351926.2      0.18      32.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:33  351928.4      0.18      32.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:33  351928.4      0.18      32.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:33  351939.3      0.18      32.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:33  351941.4      0.18      32.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:33  351954.2      0.18      32.3       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:03:33  351955.8      0.17      32.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:33  351962.2      0.17      32.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:33  351977.6      0.17      31.9       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:34  351981.6      0.17      31.8       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:34  351981.6      0.17      31.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:34  351982.6      0.17      31.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:34  351988.2      0.17      31.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:34  352012.4      0.17      31.7       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:34  352016.7      0.17      31.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:34  352020.4      0.17      31.5       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:34  352027.9      0.17      31.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:34  352027.9      0.17      31.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:34  352050.7      0.17      31.0       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:34  352052.1      0.17      31.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:03:34  352064.0      0.17      30.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:34  352064.0      0.17      30.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:35  352064.6      0.17      30.9       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:35  352068.3      0.17      30.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:35  352074.7      0.17      30.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:35  352075.2      0.17      30.7       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:35  352075.2      0.17      30.7       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:35  352079.5      0.17      30.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:35  352079.7      0.17      30.6       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:35  352081.9      0.17      30.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:35  352093.8      0.17      30.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:35  352102.9      0.16      30.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:35  352103.1      0.16      30.4       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:35  352113.2      0.16      30.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  352120.2      0.16      30.1       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:35  352120.2      0.16      30.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:35  352120.7      0.16      30.1       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352126.8      0.16      30.0       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:03:36  352127.3      0.16      30.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:36  352127.3      0.16      30.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:36  352139.3      0.16      29.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352140.1      0.16      29.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352149.1      0.16      29.4       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:36  352157.1      0.16      29.4       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352169.1      0.16      29.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:36  352175.2      0.16      29.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:03:36  352182.9      0.16      29.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:36  352183.7      0.16      29.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352210.6      0.16      28.7       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352210.6      0.16      28.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:36  352219.9      0.16      28.5       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:03:37  352220.2      0.16      28.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:37  352230.8      0.16      28.4       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:37  352234.8      0.16      28.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:37  352254.0      0.16      28.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:37  352272.8      0.16      27.9       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:03:37  352277.9      0.16      27.8       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:37  352284.0      0.16      27.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:37  352294.9      0.16      27.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:37  352305.3      0.16      27.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:37  352317.8      0.15      27.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:37  352327.9      0.15      27.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:37  352338.3      0.15      27.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:37  352353.4      0.15      26.8       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:38  352359.6      0.15      26.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:38  352367.5      0.15      26.6       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:38  352384.3      0.15      26.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:03:38  352395.2      0.15      26.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:38  352395.2      0.15      26.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:38  352400.8      0.15      26.2       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:38  352404.0      0.15      26.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:38  352410.9      0.15      26.0       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:38  352424.5      0.15      25.8       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:38  352433.8      0.15      25.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:38  352448.1      0.15      25.5       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:38  352454.3      0.15      25.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:03:38  352455.0      0.15      25.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:39  352455.3      0.15      25.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:39  352458.8      0.15      25.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:39  352459.6      0.15      25.3       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:39  352464.4      0.15      25.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:03:39  352477.4      0.15      25.1       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:03:39  352477.4      0.15      25.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:39  352479.5      0.15      25.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:39  352490.7      0.15      24.9       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:39  352502.4      0.14      24.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:39  352518.1      0.14      24.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:39  352518.1      0.14      24.5       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:39  352524.7      0.14      24.3       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:39  352532.2      0.14      24.2       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:40  352551.3      0.14      23.9       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:40  352563.6      0.14      23.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:40  352570.5      0.14      23.6       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:03:40  352576.9      0.14      23.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:40  352576.9      0.14      23.5       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:40  352591.0      0.14      23.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:40  352616.5      0.14      23.0       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:40  352617.0      0.14      23.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:40  352624.2      0.14      22.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:03:40  352635.4      0.14      22.8       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:40  352635.4      0.14      22.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:40  352642.8      0.14      22.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:40  352651.4      0.14      22.6       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:40  352666.3      0.14      22.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:03:41  352675.0      0.14      22.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:41  352687.3      0.14      22.2       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:03:41  352689.4      0.14      22.1       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:41  352692.1      0.13      22.1       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:41  352692.1      0.13      22.1       0.0                          
    0:03:42  352692.1      0.13      22.1       0.0                          
    0:03:50  351804.1      0.13      22.0       0.0                          
    0:03:53  351730.7      0.14      22.1       0.0                          
    0:03:57  351684.4      0.14      22.1       0.0                          
    0:03:57  351682.9      0.14      22.1       0.0                          
    0:03:58  351681.3      0.14      22.1       0.0                          
    0:03:58  351681.3      0.14      22.1       0.0                          
    0:03:59  351681.3      0.14      22.1       0.0                          
    0:04:00  351596.4      0.14      22.5       0.0                          
    0:04:00  351594.3      0.14      22.5       0.0                          
    0:04:00  351594.3      0.14      22.5       0.0                          
    0:04:00  351594.3      0.14      22.5       0.0                          
    0:04:00  351594.3      0.14      22.5       0.0                          
    0:04:00  351594.3      0.14      22.5       0.0                          
    0:04:00  351594.3      0.14      22.5       0.0                          
    0:04:01  351596.1      0.14      22.4       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:04:01  351602.8      0.14      22.4       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:04:01  351605.2      0.13      22.3       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:04:01  351621.7      0.13      22.1       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:01  351637.6      0.13      22.0       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:01  351648.5      0.13      21.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:01  351649.1      0.13      21.8       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:04:01  351664.8      0.13      21.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:01  351670.9      0.13      21.5       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:04:02  351671.7      0.13      21.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:02  351676.2      0.13      21.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:02  351680.2      0.13      21.4       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:04:02  351688.4      0.13      21.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:02  351703.3      0.13      21.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:02  351704.4      0.13      21.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:04:02  351707.1      0.13      21.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:04:02  351707.6      0.13      21.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:02  351710.2      0.13      20.9       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:02  351717.2      0.13      20.8       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:04:02  351724.1      0.13      20.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:04:02  351726.2      0.13      20.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:04:02  351737.9      0.13      20.6       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:02  351741.4      0.13      20.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:03  351748.6      0.13      20.5       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:04:03  351764.8      0.13      20.3       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:03  351770.9      0.13      20.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:03  351775.7      0.13      20.2       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:03  351782.6      0.13      20.1       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:03  351795.1      0.12      20.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:04:03  351798.8      0.12      20.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:04:03  351804.4      0.12      20.0       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:03  351813.5      0.12      19.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:03  351816.4      0.12      19.8       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:03  351816.9      0.12      19.8       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:04:03  351816.9      0.12      19.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:03  351834.2      0.12      19.7       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:03  351834.2      0.12      19.7       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:04  351835.3      0.12      19.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:04:04  351858.7      0.12      19.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:04  351859.5      0.12      19.3       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:04:04  351860.8      0.12      19.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:04  351875.2      0.12      19.0       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:04:04  351877.6      0.12      18.9       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:04:04  351888.2      0.12      18.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:04  351890.1      0.12      18.8       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:04  351891.1      0.12      18.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:04  351893.8      0.12      18.7       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:04:04  351903.1      0.12      18.6       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:05  351903.4      0.12      18.6       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:05  351914.8      0.12      18.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:05  351914.8      0.12      18.4       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:04:05  351925.2      0.12      18.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:05  351941.1      0.12      18.1       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:05  351941.1      0.12      18.1       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:05  351941.1      0.11      18.1       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:04:05  351943.5      0.11      18.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:05  351958.7      0.11      17.9       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:05  351970.4      0.11      17.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:05  351977.3      0.11      17.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:04:05  351984.0      0.11      17.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:06  351984.0      0.11      17.5       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:04:06  351984.5      0.11      17.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:04:06  351984.5      0.11      17.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:04:06  351984.5      0.11      17.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:06  351988.5      0.11      17.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:06  352011.1      0.11      17.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:06  352016.7      0.11      17.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:06  352037.2      0.11      16.9       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:06  352037.2      0.11      16.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:04:06  352042.2      0.11      16.9       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:04:06  352045.1      0.11      16.8       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:07  352063.5      0.11      16.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:07  352075.7      0.11      16.5       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:04:07  352076.8      0.11      16.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:07  352076.8      0.11      16.4       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:04:07  352101.5      0.11      16.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:07  352102.6      0.11      16.2       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:07  352102.6      0.11      16.2       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:04:07  352112.4      0.11      16.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:07  352114.6      0.11      16.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:07  352126.8      0.11      15.9       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:07  352128.1      0.11      15.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:04:07  352131.6      0.11      15.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:08  352144.4      0.11      15.6       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:08  352155.8      0.11      15.5       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:04:08  352157.4      0.11      15.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:08  352166.4      0.11      15.4       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:08  352166.4      0.11      15.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:08  352168.8      0.11      15.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:04:08  352171.8      0.11      15.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:04:08  352174.4      0.11      15.3       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:08  352175.2      0.11      15.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:08  352178.7      0.11      15.3       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:09  352182.1      0.11      15.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:09  352189.6      0.11      15.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:09  352190.9      0.11      15.1       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:09  352196.5      0.11      15.0       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:09  352210.1      0.11      14.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:09  352219.6      0.11      14.9       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:09  352222.8      0.10      14.8       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:09  352223.4      0.10      14.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:09  352224.4      0.10      14.8       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:09  352231.6      0.10      14.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:04:09  352235.3      0.10      14.6       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:09  352242.5      0.10      14.6       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:04:10  352247.8      0.10      14.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:04:10  352248.4      0.10      14.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:10  352248.4      0.10      14.5       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:10  352249.2      0.10      14.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:10  352252.1      0.10      14.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:10  352251.8      0.10      14.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:10  352280.6      0.10      14.1       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:10  352280.6      0.10      14.1       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:10  352282.1      0.10      14.1       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:04:10  352285.3      0.10      14.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:10  352285.3      0.10      14.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:10  352295.4      0.10      13.9       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:10  352297.0      0.10      13.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:04:10  352298.9      0.10      13.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:10  352300.0      0.10      13.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:04:11  352305.6      0.10      13.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:11  352306.1      0.10      13.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:04:11  352306.4      0.10      13.8       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:11  352316.2      0.10      13.6       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:11  352333.5      0.10      13.4       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:11  352333.5      0.10      13.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:11  352338.0      0.10      13.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:11  352341.7      0.10      13.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:11  352354.8      0.10      13.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:11  352355.8      0.10      13.2       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:12  352367.3      0.10      13.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:04:12  352376.0      0.10      13.0       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:12  352384.8      0.10      12.9       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:12  352394.4      0.09      12.8       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:04:12  352399.2      0.09      12.7       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:12  352400.0      0.09      12.7       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:04:12  352400.8      0.09      12.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:12  352406.6      0.09      12.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:12  352407.2      0.09      12.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:12  352410.6      0.09      12.6       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:13  352410.6      0.09      12.6       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:13  352415.1      0.09      12.6       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:13  352420.7      0.09      12.5       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:13  352428.7      0.09      12.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:13  352429.0      0.09      12.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:13  352429.0      0.09      12.4       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:13  352429.0      0.09      12.4       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:04:13  352437.0      0.09      12.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:13  352443.1      0.09      12.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:13  352444.9      0.09      12.3       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:04:13  352445.2      0.09      12.3       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:13  352446.8      0.09      12.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:04:14  352446.8      0.09      12.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:14  352462.2      0.09      12.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:14  352463.0      0.09      12.1       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:04:14  352476.1      0.09      12.0       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:14  352480.3      0.09      11.9       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:14  352493.1      0.09      11.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:14  352502.7      0.09      11.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:04:14  352502.7      0.09      11.7       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:14  352503.5      0.09      11.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:14  352504.0      0.09      11.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:14  352504.5      0.09      11.7       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:14  352513.8      0.09      11.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:04:15  352513.8      0.09      11.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:15  352513.8      0.09      11.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:15  352513.8      0.09      11.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:15  352514.1      0.09      11.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:15  352513.8      0.09      11.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:15  352515.7      0.09      11.5       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:15  352515.7      0.09      11.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:15  352515.7      0.09      11.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:15  352516.8      0.09      11.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:15  352521.0      0.09      11.5       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:04:15  352522.9      0.09      11.5       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:15  352523.9      0.09      11.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:16  352525.8      0.09      11.5       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:04:16  352525.0      0.09      11.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:04:16  352525.0      0.09      11.4       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:16  352525.3      0.09      11.4       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:16  352531.4      0.09      11.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:04:16  352532.2      0.09      11.3       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:16  352533.0      0.09      11.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:16  352533.0      0.09      11.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:16  352533.0      0.09      11.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:17  352535.4      0.09      11.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:17  352535.4      0.09      11.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:17  352546.6      0.09      11.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:04:17  352551.6      0.08      11.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:17  352568.4      0.08      11.0       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:17  352578.2      0.08      10.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:17  352583.3      0.08      10.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:04:17  352583.3      0.08      10.8       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:17  352583.8      0.08      10.8       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:04:17  352584.6      0.08      10.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:17  352584.6      0.08      10.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:17  352585.9      0.08      10.8       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:17  352586.2      0.08      10.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:04:17  352596.6      0.08      10.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:18  352596.6      0.08      10.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:18  352597.1      0.08      10.7       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:18  352602.9      0.08      10.6       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:18  352612.8      0.08      10.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:18  352614.6      0.08      10.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:18  352615.2      0.08      10.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:18  352615.2      0.08      10.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:18  352616.2      0.08      10.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:18  352616.2      0.08      10.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:04:18  352619.7      0.08      10.4       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:18  352624.0      0.08      10.4       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:18  352626.6      0.08      10.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:19  352628.5      0.08      10.4       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:04:19  352611.5      0.08      10.4       0.0                          
    0:04:20  352512.8      0.08      10.4       0.0                          
    0:04:25  352442.5      0.08      10.4       0.0                          
    0:04:31  352353.2      0.08      10.4       0.0                          
    0:04:31  352243.0      0.08      10.4       0.0                          
    0:04:32  352131.3      0.08      10.4       0.0                          
    0:04:32  352021.2      0.08      10.4       0.0                          
    0:04:33  351909.5      0.08      10.4       0.0                          
    0:04:33  351797.8      0.08      10.4       0.0                          
    0:04:34  351687.6      0.08      10.4       0.0                          
    0:04:34  351575.9      0.08      10.4       0.0                          
    0:04:35  351465.8      0.08      10.4       0.0                          
    0:04:35  351354.1      0.08      10.4       0.0                          
    0:04:36  351244.0      0.08      10.4       0.0                          
    0:04:36  351132.2      0.08      10.4       0.0                          
    0:04:37  351021.3      0.08      10.4       0.0                          
    0:04:37  350910.4      0.08      10.4       0.0                          
    0:04:38  350799.5      0.08      10.4       0.0                          
    0:04:38  350688.5      0.08      10.4       0.0                          
    0:04:39  350659.5      0.08      10.4       0.0                          
    0:04:39  350607.4      0.08      10.3       0.0                          
    0:04:39  350557.1      0.08      10.3       0.0                          
    0:04:40  350527.9      0.08      10.3       0.0                          
    0:04:40  350475.5      0.08      10.2       0.0                          
    0:04:41  350426.0      0.08      10.2       0.0                          
    0:04:41  350374.7      0.08      10.2       0.0                          
    0:04:41  350319.9      0.08      10.3       0.0                          
    0:04:42  350264.0      0.08      10.2       0.0                          
    0:04:42  350224.9      0.08      10.2       0.0                          
    0:04:42  350185.0      0.08      10.2       0.0                          
    0:04:43  350136.9      0.08      10.2       0.0                          
    0:04:43  350085.3      0.08      10.2       0.0                          
    0:04:44  350029.4      0.08      10.3       0.0                          
    0:04:44  349978.9      0.08      10.3       0.0                          
    0:04:44  349929.1      0.08      10.3       0.0                          
    0:04:45  349878.3      0.08      10.3       0.0                          
    0:04:45  349804.9      0.08      10.3       0.0                          
    0:04:46  349710.7      0.08      10.3       0.0                          
    0:04:47  349637.3      0.08      10.3       0.0                          
    0:04:47  349543.1      0.08      10.3       0.0                          
    0:04:48  349469.7      0.08      10.3       0.0                          
    0:04:48  349375.6      0.08      10.3       0.0                          
    0:04:49  349302.2      0.08      10.3       0.0                          
    0:04:50  349208.0      0.08      10.3       0.0                          
    0:04:50  349134.6      0.08      10.3       0.0                          
    0:04:51  349050.2      0.08      10.3       0.0                          
    0:04:51  349021.0      0.08      10.3       0.0                          
    0:04:52  348991.7      0.08      10.3       0.0                          
    0:04:53  348980.6      0.08      10.3       0.0                          
    0:04:53  348976.8      0.08      10.3       0.0                          
    0:04:57  348975.0      0.08      10.3       0.0                          
    0:04:58  348973.9      0.08      10.3       0.0                          
    0:04:58  348967.0      0.08      10.3       0.0                          
    0:04:58  348966.5      0.08      10.3       0.0                          
    0:04:59  348964.9      0.08      10.3       0.0                          
    0:04:59  348959.3      0.08      10.3       0.0                          
    0:05:02  348958.7      0.08      10.3       0.0                          
    0:05:02  348956.9      0.08      10.3       0.0                          
    0:05:02  348951.0      0.08      10.3       0.0                          
    0:05:04  348950.2      0.08      10.3       0.0                          
    0:05:04  348911.9      0.09      10.6       0.0                          
    0:05:04  348911.4      0.09      10.6       0.0                          
    0:05:05  348911.4      0.09      10.6       0.0                          
    0:05:05  348911.4      0.09      10.6       0.0                          
    0:05:05  348911.4      0.09      10.6       0.0                          
    0:05:05  348911.4      0.09      10.6       0.0                          
    0:05:05  348911.4      0.09      10.6       0.0                          
    0:05:05  348918.6      0.08      10.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:05:05  348919.1      0.08      10.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:05  348918.6      0.08      10.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:05:06  348921.5      0.08      10.4       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:05:06  348922.0      0.08      10.4       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:05:06  348927.1      0.08      10.3       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:06  348927.4      0.08      10.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:05:06  348928.2      0.08      10.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:05:06  348927.9      0.08      10.3       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:05:07  348930.0      0.08      10.3       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:05:07  348930.5      0.08      10.3       0.0                          
    0:05:07  348938.8      0.08      10.2       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:05:07  348939.3      0.08      10.2       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:07  348940.7      0.08      10.2       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:05:07  348951.3      0.08      10.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:05:07  348952.4      0.08      10.1       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:07  348953.2      0.08      10.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:05:07  348953.4      0.08      10.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:05:08  348959.8      0.08      10.0       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:05:08  348972.3      0.08       9.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:08  348973.1      0.08       9.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:08  348973.9      0.08       9.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:05:08  348980.6      0.08       9.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:05:08  348980.0      0.08       9.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:05:08  348980.0      0.08       9.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:05:08  348992.5      0.08       9.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:08  348996.5      0.08       9.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:05:08  348996.5      0.08       9.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:05:08  349002.4      0.08       9.5       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:05:09  349007.2      0.07       9.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:05:09  349008.5      0.07       9.5       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:09  349012.2      0.07       9.5       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:05:09  349020.2      0.07       9.4       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:09  349037.7      0.07       9.3       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:09  349037.7      0.07       9.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:05:09  349043.6      0.07       9.2       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:09  349044.1      0.07       9.2       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:09  349050.2      0.07       9.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:09  349061.7      0.07       9.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:09  349062.2      0.07       9.0       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:09  349062.2      0.07       8.9       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:10  349072.3      0.07       8.9       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:10  349074.2      0.07       8.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:05:10  349074.7      0.07       8.8       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:05:10  349074.7      0.07       8.8       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:10  349075.5      0.07       8.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:05:10  349084.6      0.07       8.7       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:05:10  349084.6      0.07       8.7       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:05:10  349085.1      0.07       8.7       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:05:10  349085.1      0.07       8.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:05:10  349085.9      0.07       8.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:05:10  349089.1      0.07       8.7       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:05:11  349089.1      0.07       8.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:05:11  349100.3      0.07       8.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:05:11  349112.5      0.07       8.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:11  349113.6      0.07       8.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:05:11  349116.0      0.07       8.4       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:05:11  349123.1      0.07       8.4       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:05:11  349136.4      0.07       8.3       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:05:11  349136.7      0.07       8.3       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:05:12  349138.3      0.07       8.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:05:12  349150.5      0.07       8.2       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:12  349165.7      0.07       8.0       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:05:12  349172.6      0.07       8.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:05:12  349184.3      0.07       8.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:05:12  349197.1      0.07       7.9       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:05:12  349210.6      0.07       7.8       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:05:12  349223.4      0.07       7.6       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:12  349233.3      0.06       7.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:05:12  349245.2      0.06       7.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:05:12  349256.1      0.06       7.4       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:05:12  349266.0      0.06       7.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:05:12  349269.7      0.06       7.3       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:05:13  349278.7      0.06       7.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:05:13  349287.8      0.06       7.2       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:13  349300.8      0.06       7.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:05:13  349314.1      0.06       6.9       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:05:13  349320.2      0.06       6.9       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:05:13  349328.8      0.06       6.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:05:13  349334.1      0.06       6.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:05:13  349338.3      0.06       6.7       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:05:13  349347.4      0.06       6.6       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:05:13  349357.2      0.05       6.5       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:05:13  349365.2      0.05       6.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:05:13  349372.9      0.05       6.4       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:05:13  349381.7      0.05       6.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:05:13  349388.3      0.05       6.2       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:05:13  349397.9      0.05       6.1       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:05:13  349400.8      0.05       6.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:05:14  349401.9      0.05       6.1       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:05:14  349410.4      0.05       6.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:14  349414.9      0.05       6.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:05:14  349420.5      0.05       5.9       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:05:14  349425.8      0.05       5.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:05:14  349434.6      0.05       5.8       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:05:14  349442.6      0.05       5.7       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:05:14  349452.2      0.05       5.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:05:14  349459.4      0.05       5.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:05:14  349469.2      0.05       5.4       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:05:14  349478.8      0.05       5.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:05:14  349488.6      0.05       5.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:05:14  349496.9      0.05       5.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:05:14  349508.0      0.05       5.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:05:15  349519.7      0.04       5.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:15  349529.3      0.04       4.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:05:15  349536.2      0.04       4.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[31]/D
    0:05:15  349542.1      0.04       4.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:15  349548.2      0.04       4.7       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:05:15  349557.8      0.04       4.7       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:05:15  349564.7      0.04       4.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:15  349570.5      0.04       4.6       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:05:15  349577.5      0.04       4.5       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:05:15  349591.0      0.04       4.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:15  349601.1      0.04       4.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:15  349608.1      0.04       4.2       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:05:15  349616.6      0.04       4.1       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:15  349624.5      0.04       4.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:05:15  349633.3      0.04       4.0       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:05:16  349640.2      0.04       3.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:16  349649.0      0.04       3.9       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:05:16  349653.3      0.04       3.8       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:05:16  349663.6      0.04       3.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:05:16  349671.6      0.04       3.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:05:16  349677.7      0.04       3.6       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:05:16  349687.1      0.03       3.5       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:05:16  349694.8      0.03       3.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:05:16  349700.1      0.03       3.5       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:05:16  349704.3      0.03       3.4       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:16  349715.2      0.03       3.4       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:16  349722.2      0.03       3.4       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:05:16  349726.2      0.03       3.3       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:05:16  349730.7      0.03       3.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:05:16  349735.7      0.03       3.3       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:05:16  349744.0      0.03       3.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:05:17  349753.3      0.03       3.2       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:17  349764.5      0.03       3.1       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:17  349771.9      0.03       3.0       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:05:17  349778.6      0.03       3.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:05:17  349782.8      0.03       3.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:05:17  349789.7      0.03       3.0       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:05:17  349795.8      0.03       2.9       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:05:17  349801.7      0.03       2.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:05:17  349809.7      0.03       2.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:05:17  349817.4      0.03       2.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:05:17  349823.8      0.03       2.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:05:17  349829.4      0.03       2.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:05:17  349835.7      0.03       2.7       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:05:17  349841.6      0.03       2.7       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:05:17  349851.7      0.03       2.6       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:17  349856.8      0.03       2.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:05:18  349860.0      0.03       2.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:05:18  349864.7      0.03       2.5       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:05:18  349871.1      0.03       2.5       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:18  349878.3      0.03       2.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:05:18  349885.2      0.03       2.4       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:05:18  349894.0      0.03       2.3       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[31]/D
    0:05:18  349894.0      0.03       2.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:05:18  349912.6      0.02       2.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:05:18  349916.6      0.02       2.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:05:18  349924.9      0.02       2.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:18  349933.4      0.02       2.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:05:18  349935.5      0.02       2.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:05:18  349937.6      0.02       2.1       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:05:18  349939.0      0.02       2.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:05:18  349943.2      0.02       2.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:05:19  349946.7      0.02       2.0       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:05:19  349951.5      0.02       2.0       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[31]/D
    0:05:19  349953.9      0.02       2.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:05:19  349957.0      0.02       2.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:05:19  349960.5      0.02       2.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:05:19  349966.1      0.02       1.9       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:05:19  349968.7      0.02       1.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:05:19  349974.6      0.02       1.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:05:19  349975.7      0.02       1.9       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:05:19  349981.0      0.02       1.9       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:21  349984.2      0.02       1.8       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_32_32_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/path/reset': 1603 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 40713 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_32_32_16_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 03:10:53 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_32_32_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           54
Number of nets:                            54
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:             161317.030941
Buf/Inv area:                     6996.065940
Noncombinational area:          188667.143413
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                349984.174354
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_32_32_16_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 03:11:07 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_32_32_16_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  81.1108 mW   (89%)
  Net Switching Power  =   9.9064 mW   (11%)
                         ---------
Total Dynamic Power    =  91.0172 mW  (100%)

Cell Leakage Power     =   7.2016 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       7.6944e+04        1.0516e+03        3.2092e+06        8.1208e+04  (  82.68%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  4.1629e+03        8.8545e+03        3.9924e+06        1.7010e+04  (  17.32%)
--------------------------------------------------------------------------------------------------
Total          8.1107e+04 uW     9.9061e+03 uW     7.2016e+06 nW     9.8217e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_32_32_16_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 03:11:08 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[7].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[7].path/path/genblk1.add_in_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_32_32_16_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[7].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[2]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[7].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[2]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[7].path/Mat_a_Mem/Mem/U664/ZN (TINV_X1)
                                                          0.15       0.23 f
  path/genblk1[7].path/Mat_a_Mem/Mem/data_out[2] (memory_b16_SIZE32_LOGSIZE5_50)
                                                          0.00       0.23 f
  path/genblk1[7].path/Mat_a_Mem/data_out[2] (seqMemory_b16_SIZE32_50)
                                                          0.00       0.23 f
  path/genblk1[7].path/path/in0[2] (mac_b16_g1_25)        0.00       0.23 f
  path/genblk1[7].path/path/mult_21/a[2] (mac_b16_g1_25_DW_mult_tc_0)
                                                          0.00       0.23 f
  path/genblk1[7].path/path/mult_21/U638/ZN (XNOR2_X1)
                                                          0.07       0.30 f
  path/genblk1[7].path/path/mult_21/U584/ZN (OR2_X2)      0.07       0.37 f
  path/genblk1[7].path/path/mult_21/U882/ZN (OAI22_X1)
                                                          0.06       0.43 r
  path/genblk1[7].path/path/mult_21/U187/S (HA_X1)        0.05       0.48 f
  path/genblk1[7].path/path/mult_21/U685/ZN (NAND2_X1)
                                                          0.04       0.52 r
  path/genblk1[7].path/path/mult_21/U686/ZN (NAND3_X1)
                                                          0.04       0.56 f
  path/genblk1[7].path/path/mult_21/U633/ZN (NAND2_X1)
                                                          0.04       0.60 r
  path/genblk1[7].path/path/mult_21/U576/ZN (NAND3_X1)
                                                          0.04       0.64 f
  path/genblk1[7].path/path/mult_21/U662/ZN (NAND2_X1)
                                                          0.04       0.67 r
  path/genblk1[7].path/path/mult_21/U665/ZN (NAND3_X1)
                                                          0.04       0.71 f
  path/genblk1[7].path/path/mult_21/U803/ZN (NAND2_X1)
                                                          0.03       0.74 r
  path/genblk1[7].path/path/mult_21/U659/ZN (NAND3_X1)
                                                          0.05       0.79 f
  path/genblk1[7].path/path/mult_21/U547/ZN (NAND2_X1)
                                                          0.04       0.83 r
  path/genblk1[7].path/path/mult_21/U787/ZN (NAND3_X1)
                                                          0.03       0.86 f
  path/genblk1[7].path/path/mult_21/U736/ZN (NAND2_X1)
                                                          0.03       0.89 r
  path/genblk1[7].path/path/mult_21/U715/ZN (NAND3_X1)
                                                          0.04       0.93 f
  path/genblk1[7].path/path/mult_21/U741/ZN (NAND2_X1)
                                                          0.04       0.96 r
  path/genblk1[7].path/path/mult_21/U647/ZN (NAND3_X1)
                                                          0.04       1.00 f
  path/genblk1[7].path/path/mult_21/U691/ZN (NAND2_X1)
                                                          0.03       1.03 r
  path/genblk1[7].path/path/mult_21/U694/ZN (NAND3_X1)
                                                          0.03       1.06 f
  path/genblk1[7].path/path/mult_21/U71/CO (FA_X1)        0.10       1.16 f
  path/genblk1[7].path/path/mult_21/U705/ZN (NAND2_X1)
                                                          0.04       1.20 r
  path/genblk1[7].path/path/mult_21/U609/ZN (NAND3_X1)
                                                          0.04       1.24 f
  path/genblk1[7].path/path/mult_21/U625/ZN (NAND2_X1)
                                                          0.03       1.27 r
  path/genblk1[7].path/path/mult_21/U606/ZN (NAND3_X1)
                                                          0.04       1.31 f
  path/genblk1[7].path/path/mult_21/U826/ZN (NAND2_X1)
                                                          0.04       1.35 r
  path/genblk1[7].path/path/mult_21/U714/ZN (NAND3_X1)
                                                          0.04       1.38 f
  path/genblk1[7].path/path/mult_21/U819/ZN (NAND2_X1)
                                                          0.03       1.42 r
  path/genblk1[7].path/path/mult_21/U822/ZN (NAND3_X1)
                                                          0.03       1.45 f
  path/genblk1[7].path/path/mult_21/U66/CO (FA_X1)        0.10       1.54 f
  path/genblk1[7].path/path/mult_21/U699/ZN (NAND2_X1)
                                                          0.04       1.59 r
  path/genblk1[7].path/path/mult_21/U701/ZN (NAND3_X1)
                                                          0.04       1.62 f
  path/genblk1[7].path/path/mult_21/U620/ZN (NAND2_X1)
                                                          0.03       1.66 r
  path/genblk1[7].path/path/mult_21/U622/ZN (NAND3_X1)
                                                          0.04       1.70 f
  path/genblk1[7].path/path/mult_21/U711/ZN (NAND2_X1)
                                                          0.04       1.73 r
  path/genblk1[7].path/path/mult_21/U713/ZN (NAND3_X1)
                                                          0.04       1.77 f
  path/genblk1[7].path/path/mult_21/U723/ZN (NAND2_X1)
                                                          0.04       1.80 r
  path/genblk1[7].path/path/mult_21/U616/ZN (NAND3_X1)
                                                          0.04       1.84 f
  path/genblk1[7].path/path/mult_21/U729/ZN (NAND2_X1)
                                                          0.04       1.88 r
  path/genblk1[7].path/path/mult_21/U643/ZN (NAND3_X1)
                                                          0.04       1.92 f
  path/genblk1[7].path/path/mult_21/U546/ZN (NAND2_X1)
                                                          0.04       1.96 r
  path/genblk1[7].path/path/mult_21/U566/ZN (NAND3_X1)
                                                          0.03       1.99 f
  path/genblk1[7].path/path/mult_21/U602/ZN (NAND2_X1)
                                                          0.03       2.02 r
  path/genblk1[7].path/path/mult_21/U563/ZN (NAND3_X1)
                                                          0.04       2.06 f
  path/genblk1[7].path/path/mult_21/U794/ZN (NAND2_X1)
                                                          0.04       2.10 r
  path/genblk1[7].path/path/mult_21/U795/ZN (NAND3_X1)
                                                          0.04       2.13 f
  path/genblk1[7].path/path/mult_21/U798/ZN (NAND2_X1)
                                                          0.04       2.17 r
  path/genblk1[7].path/path/mult_21/U799/ZN (NAND3_X1)
                                                          0.04       2.21 f
  path/genblk1[7].path/path/mult_21/U807/ZN (NAND2_X1)
                                                          0.04       2.24 r
  path/genblk1[7].path/path/mult_21/U597/ZN (NAND3_X1)
                                                          0.04       2.28 f
  path/genblk1[7].path/path/mult_21/U810/ZN (NAND2_X1)
                                                          0.04       2.32 r
  path/genblk1[7].path/path/mult_21/U717/ZN (NAND3_X1)
                                                          0.04       2.35 f
  path/genblk1[7].path/path/mult_21/U815/ZN (NAND2_X1)
                                                          0.04       2.39 r
  path/genblk1[7].path/path/mult_21/U817/ZN (NAND3_X1)
                                                          0.04       2.43 f
  path/genblk1[7].path/path/mult_21/U835/ZN (NAND2_X1)
                                                          0.04       2.47 r
  path/genblk1[7].path/path/mult_21/U836/ZN (NAND3_X1)
                                                          0.04       2.51 f
  path/genblk1[7].path/path/mult_21/U838/ZN (NAND2_X1)
                                                          0.03       2.53 r
  path/genblk1[7].path/path/mult_21/U759/ZN (AND3_X1)     0.05       2.58 r
  path/genblk1[7].path/path/mult_21/product[31] (mac_b16_g1_25_DW_mult_tc_0)
                                                          0.00       2.58 r
  path/genblk1[7].path/path/genblk1.add_in_reg[31]/D (DFF_X2)
                                                          0.01       2.59 r
  data arrival time                                                  2.59

  clock clk (rise edge)                                   2.60       2.60
  clock network delay (ideal)                             0.00       2.60
  path/genblk1[7].path/path/genblk1.add_in_reg[31]/CK (DFF_X2)
                                                          0.00       2.60 r
  library setup time                                     -0.03       2.57
  data required time                                                 2.57
  --------------------------------------------------------------------------
  data required time                                                 2.57
  data arrival time                                                 -2.59
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 31 nets to module multipath_k32_p32_b16_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
