Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2.2 (win64) Build 3118627 Tue Feb  9 05:14:06 MST 2021
| Date         : Mon Mar 20 03:20:20 2023
| Host         : LAPTOP-RE0QDMBU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file single_cycle_core_timing_summary_routed.rpt -pb single_cycle_core_timing_summary_routed.pb -rpx single_cycle_core_timing_summary_routed.rpx -warn_on_violation
| Design       : single_cycle_core
| Device       : 7a100t-ftg256
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (11)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (11)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (11)
-------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: reset (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (11)
-------------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.900        0.000                      0                  613        0.187        0.000                      0                  613        5.500        0.000                       0                   355  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 6.000}      12.000          83.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.900        0.000                      0                  613        0.187        0.000                      0                  613        5.500        0.000                       0                   355  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.900ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 reg_file/mem_process.var_regfile_reg[5][4]/C
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            IF_ID_instruction/output_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@12.000ns - clk fall@6.000ns)
  Data Path Delay:        4.580ns  (logic 1.606ns (35.068%)  route 2.974ns (64.932%))
  Logic Levels:           7  (CARRY4=2 LUT6=5)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.385ns = ( 15.385 - 12.000 ) 
    Source Clock Delay      (SCD):    3.774ns = ( 9.774 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        6.000     6.000 f  
    N13                                               0.000     6.000 f  clk (IN)
                         net (fo=0)                   0.000     6.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.862     6.862 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     8.379    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     8.455 f  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.320     9.774    reg_file/CLK
    SLICE_X0Y55          FDCE                                         r  reg_file/mem_process.var_regfile_reg[5][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.319    10.093 r  reg_file/mem_process.var_regfile_reg[5][4]/Q
                         net (fo=1, routed)           0.566    10.659    reg_file/mem_process.var_regfile_reg[5]_4[4]
    SLICE_X1Y55          LUT6 (Prop_lut6_I0_O)        0.215    10.874 r  reg_file/output[4]_i_3__0/O
                         net (fo=1, routed)           0.677    11.552    reg_file/output[4]_i_3__0_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.097    11.649 r  reg_file/output[4]_i_2/O
                         net (fo=1, routed)           0.306    11.955    IF_ID_instruction/id_read_data_B[4]
    SLICE_X6Y60          LUT6 (Prop_lut6_I0_O)        0.097    12.052 r  IF_ID_instruction/output[4]_i_1__0/O
                         net (fo=2, routed)           0.595    12.647    IF_ID_instruction/output_reg[1]_0[4]
    SLICE_X7Y61          LUT6 (Prop_lut6_I1_O)        0.097    12.744 r  IF_ID_instruction/output[15]_i_8/O
                         net (fo=1, routed)           0.000    12.744    IF_ID_instruction/output[15]_i_8_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.156 r  IF_ID_instruction/output_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.156    IF_ID_instruction/output_reg[15]_i_3_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    13.276 r  IF_ID_instruction/output_reg[15]_i_2__0/CO[1]
                         net (fo=2, routed)           0.457    13.733    IF_ID_instruction/neqOp
    SLICE_X8Y67          LUT6 (Prop_lut6_I4_O)        0.249    13.982 r  IF_ID_instruction/output[15]_i_1/O
                         net (fo=11, routed)          0.371    14.354    IF_ID_instruction/output[15]_i_1_n_0
    SLICE_X8Y67          FDRE                                         r  IF_ID_instruction/output_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
    N13                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.730    12.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    14.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.237 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.148    15.385    IF_ID_instruction/CLK
    SLICE_X8Y67          FDRE                                         r  IF_ID_instruction/output_reg[0]/C
                         clock pessimism              0.277    15.662    
                         clock uncertainty           -0.035    15.627    
    SLICE_X8Y67          FDRE (Setup_fdre_C_R)       -0.373    15.254    IF_ID_instruction/output_reg[0]
  -------------------------------------------------------------------
                         required time                         15.254    
                         arrival time                         -14.354    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 reg_file/mem_process.var_regfile_reg[5][4]/C
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            IF_ID_instruction/output_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@12.000ns - clk fall@6.000ns)
  Data Path Delay:        4.580ns  (logic 1.606ns (35.068%)  route 2.974ns (64.932%))
  Logic Levels:           7  (CARRY4=2 LUT6=5)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.385ns = ( 15.385 - 12.000 ) 
    Source Clock Delay      (SCD):    3.774ns = ( 9.774 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        6.000     6.000 f  
    N13                                               0.000     6.000 f  clk (IN)
                         net (fo=0)                   0.000     6.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.862     6.862 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     8.379    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     8.455 f  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.320     9.774    reg_file/CLK
    SLICE_X0Y55          FDCE                                         r  reg_file/mem_process.var_regfile_reg[5][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.319    10.093 r  reg_file/mem_process.var_regfile_reg[5][4]/Q
                         net (fo=1, routed)           0.566    10.659    reg_file/mem_process.var_regfile_reg[5]_4[4]
    SLICE_X1Y55          LUT6 (Prop_lut6_I0_O)        0.215    10.874 r  reg_file/output[4]_i_3__0/O
                         net (fo=1, routed)           0.677    11.552    reg_file/output[4]_i_3__0_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.097    11.649 r  reg_file/output[4]_i_2/O
                         net (fo=1, routed)           0.306    11.955    IF_ID_instruction/id_read_data_B[4]
    SLICE_X6Y60          LUT6 (Prop_lut6_I0_O)        0.097    12.052 r  IF_ID_instruction/output[4]_i_1__0/O
                         net (fo=2, routed)           0.595    12.647    IF_ID_instruction/output_reg[1]_0[4]
    SLICE_X7Y61          LUT6 (Prop_lut6_I1_O)        0.097    12.744 r  IF_ID_instruction/output[15]_i_8/O
                         net (fo=1, routed)           0.000    12.744    IF_ID_instruction/output[15]_i_8_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.156 r  IF_ID_instruction/output_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.156    IF_ID_instruction/output_reg[15]_i_3_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    13.276 r  IF_ID_instruction/output_reg[15]_i_2__0/CO[1]
                         net (fo=2, routed)           0.457    13.733    IF_ID_instruction/neqOp
    SLICE_X8Y67          LUT6 (Prop_lut6_I4_O)        0.249    13.982 r  IF_ID_instruction/output[15]_i_1/O
                         net (fo=11, routed)          0.371    14.354    IF_ID_instruction/output[15]_i_1_n_0
    SLICE_X8Y67          FDRE                                         r  IF_ID_instruction/output_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
    N13                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.730    12.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    14.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.237 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.148    15.385    IF_ID_instruction/CLK
    SLICE_X8Y67          FDRE                                         r  IF_ID_instruction/output_reg[10]/C
                         clock pessimism              0.277    15.662    
                         clock uncertainty           -0.035    15.627    
    SLICE_X8Y67          FDRE (Setup_fdre_C_R)       -0.373    15.254    IF_ID_instruction/output_reg[10]
  -------------------------------------------------------------------
                         required time                         15.254    
                         arrival time                         -14.354    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 reg_file/mem_process.var_regfile_reg[5][4]/C
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            IF_ID_instruction/output_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@12.000ns - clk fall@6.000ns)
  Data Path Delay:        4.580ns  (logic 1.606ns (35.068%)  route 2.974ns (64.932%))
  Logic Levels:           7  (CARRY4=2 LUT6=5)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.385ns = ( 15.385 - 12.000 ) 
    Source Clock Delay      (SCD):    3.774ns = ( 9.774 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        6.000     6.000 f  
    N13                                               0.000     6.000 f  clk (IN)
                         net (fo=0)                   0.000     6.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.862     6.862 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     8.379    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     8.455 f  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.320     9.774    reg_file/CLK
    SLICE_X0Y55          FDCE                                         r  reg_file/mem_process.var_regfile_reg[5][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.319    10.093 r  reg_file/mem_process.var_regfile_reg[5][4]/Q
                         net (fo=1, routed)           0.566    10.659    reg_file/mem_process.var_regfile_reg[5]_4[4]
    SLICE_X1Y55          LUT6 (Prop_lut6_I0_O)        0.215    10.874 r  reg_file/output[4]_i_3__0/O
                         net (fo=1, routed)           0.677    11.552    reg_file/output[4]_i_3__0_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.097    11.649 r  reg_file/output[4]_i_2/O
                         net (fo=1, routed)           0.306    11.955    IF_ID_instruction/id_read_data_B[4]
    SLICE_X6Y60          LUT6 (Prop_lut6_I0_O)        0.097    12.052 r  IF_ID_instruction/output[4]_i_1__0/O
                         net (fo=2, routed)           0.595    12.647    IF_ID_instruction/output_reg[1]_0[4]
    SLICE_X7Y61          LUT6 (Prop_lut6_I1_O)        0.097    12.744 r  IF_ID_instruction/output[15]_i_8/O
                         net (fo=1, routed)           0.000    12.744    IF_ID_instruction/output[15]_i_8_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.156 r  IF_ID_instruction/output_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.156    IF_ID_instruction/output_reg[15]_i_3_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    13.276 r  IF_ID_instruction/output_reg[15]_i_2__0/CO[1]
                         net (fo=2, routed)           0.457    13.733    IF_ID_instruction/neqOp
    SLICE_X8Y67          LUT6 (Prop_lut6_I4_O)        0.249    13.982 r  IF_ID_instruction/output[15]_i_1/O
                         net (fo=11, routed)          0.371    14.354    IF_ID_instruction/output[15]_i_1_n_0
    SLICE_X8Y67          FDRE                                         r  IF_ID_instruction/output_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
    N13                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.730    12.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    14.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.237 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.148    15.385    IF_ID_instruction/CLK
    SLICE_X8Y67          FDRE                                         r  IF_ID_instruction/output_reg[12]/C
                         clock pessimism              0.277    15.662    
                         clock uncertainty           -0.035    15.627    
    SLICE_X8Y67          FDRE (Setup_fdre_C_R)       -0.373    15.254    IF_ID_instruction/output_reg[12]
  -------------------------------------------------------------------
                         required time                         15.254    
                         arrival time                         -14.354    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 reg_file/mem_process.var_regfile_reg[5][4]/C
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            IF_ID_instruction/output_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@12.000ns - clk fall@6.000ns)
  Data Path Delay:        4.580ns  (logic 1.606ns (35.068%)  route 2.974ns (64.932%))
  Logic Levels:           7  (CARRY4=2 LUT6=5)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.385ns = ( 15.385 - 12.000 ) 
    Source Clock Delay      (SCD):    3.774ns = ( 9.774 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        6.000     6.000 f  
    N13                                               0.000     6.000 f  clk (IN)
                         net (fo=0)                   0.000     6.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.862     6.862 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     8.379    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     8.455 f  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.320     9.774    reg_file/CLK
    SLICE_X0Y55          FDCE                                         r  reg_file/mem_process.var_regfile_reg[5][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.319    10.093 r  reg_file/mem_process.var_regfile_reg[5][4]/Q
                         net (fo=1, routed)           0.566    10.659    reg_file/mem_process.var_regfile_reg[5]_4[4]
    SLICE_X1Y55          LUT6 (Prop_lut6_I0_O)        0.215    10.874 r  reg_file/output[4]_i_3__0/O
                         net (fo=1, routed)           0.677    11.552    reg_file/output[4]_i_3__0_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.097    11.649 r  reg_file/output[4]_i_2/O
                         net (fo=1, routed)           0.306    11.955    IF_ID_instruction/id_read_data_B[4]
    SLICE_X6Y60          LUT6 (Prop_lut6_I0_O)        0.097    12.052 r  IF_ID_instruction/output[4]_i_1__0/O
                         net (fo=2, routed)           0.595    12.647    IF_ID_instruction/output_reg[1]_0[4]
    SLICE_X7Y61          LUT6 (Prop_lut6_I1_O)        0.097    12.744 r  IF_ID_instruction/output[15]_i_8/O
                         net (fo=1, routed)           0.000    12.744    IF_ID_instruction/output[15]_i_8_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.156 r  IF_ID_instruction/output_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.156    IF_ID_instruction/output_reg[15]_i_3_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    13.276 r  IF_ID_instruction/output_reg[15]_i_2__0/CO[1]
                         net (fo=2, routed)           0.457    13.733    IF_ID_instruction/neqOp
    SLICE_X8Y67          LUT6 (Prop_lut6_I4_O)        0.249    13.982 r  IF_ID_instruction/output[15]_i_1/O
                         net (fo=11, routed)          0.371    14.354    IF_ID_instruction/output[15]_i_1_n_0
    SLICE_X8Y67          FDRE                                         r  IF_ID_instruction/output_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
    N13                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.730    12.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    14.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.237 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.148    15.385    IF_ID_instruction/CLK
    SLICE_X8Y67          FDRE                                         r  IF_ID_instruction/output_reg[13]/C
                         clock pessimism              0.277    15.662    
                         clock uncertainty           -0.035    15.627    
    SLICE_X8Y67          FDRE (Setup_fdre_C_R)       -0.373    15.254    IF_ID_instruction/output_reg[13]
  -------------------------------------------------------------------
                         required time                         15.254    
                         arrival time                         -14.354    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 reg_file/mem_process.var_regfile_reg[5][4]/C
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            IF_ID_instruction/output_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@12.000ns - clk fall@6.000ns)
  Data Path Delay:        4.580ns  (logic 1.606ns (35.068%)  route 2.974ns (64.932%))
  Logic Levels:           7  (CARRY4=2 LUT6=5)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.385ns = ( 15.385 - 12.000 ) 
    Source Clock Delay      (SCD):    3.774ns = ( 9.774 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        6.000     6.000 f  
    N13                                               0.000     6.000 f  clk (IN)
                         net (fo=0)                   0.000     6.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.862     6.862 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     8.379    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     8.455 f  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.320     9.774    reg_file/CLK
    SLICE_X0Y55          FDCE                                         r  reg_file/mem_process.var_regfile_reg[5][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.319    10.093 r  reg_file/mem_process.var_regfile_reg[5][4]/Q
                         net (fo=1, routed)           0.566    10.659    reg_file/mem_process.var_regfile_reg[5]_4[4]
    SLICE_X1Y55          LUT6 (Prop_lut6_I0_O)        0.215    10.874 r  reg_file/output[4]_i_3__0/O
                         net (fo=1, routed)           0.677    11.552    reg_file/output[4]_i_3__0_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.097    11.649 r  reg_file/output[4]_i_2/O
                         net (fo=1, routed)           0.306    11.955    IF_ID_instruction/id_read_data_B[4]
    SLICE_X6Y60          LUT6 (Prop_lut6_I0_O)        0.097    12.052 r  IF_ID_instruction/output[4]_i_1__0/O
                         net (fo=2, routed)           0.595    12.647    IF_ID_instruction/output_reg[1]_0[4]
    SLICE_X7Y61          LUT6 (Prop_lut6_I1_O)        0.097    12.744 r  IF_ID_instruction/output[15]_i_8/O
                         net (fo=1, routed)           0.000    12.744    IF_ID_instruction/output[15]_i_8_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.156 r  IF_ID_instruction/output_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.156    IF_ID_instruction/output_reg[15]_i_3_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    13.276 r  IF_ID_instruction/output_reg[15]_i_2__0/CO[1]
                         net (fo=2, routed)           0.457    13.733    IF_ID_instruction/neqOp
    SLICE_X8Y67          LUT6 (Prop_lut6_I4_O)        0.249    13.982 r  IF_ID_instruction/output[15]_i_1/O
                         net (fo=11, routed)          0.371    14.354    IF_ID_instruction/output[15]_i_1_n_0
    SLICE_X8Y67          FDRE                                         r  IF_ID_instruction/output_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
    N13                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.730    12.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    14.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.237 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.148    15.385    IF_ID_instruction/CLK
    SLICE_X8Y67          FDRE                                         r  IF_ID_instruction/output_reg[15]/C
                         clock pessimism              0.277    15.662    
                         clock uncertainty           -0.035    15.627    
    SLICE_X8Y67          FDRE (Setup_fdre_C_R)       -0.373    15.254    IF_ID_instruction/output_reg[15]
  -------------------------------------------------------------------
                         required time                         15.254    
                         arrival time                         -14.354    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 reg_file/mem_process.var_regfile_reg[5][4]/C
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            IF_ID_instruction/output_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@12.000ns - clk fall@6.000ns)
  Data Path Delay:        4.580ns  (logic 1.606ns (35.068%)  route 2.974ns (64.932%))
  Logic Levels:           7  (CARRY4=2 LUT6=5)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.385ns = ( 15.385 - 12.000 ) 
    Source Clock Delay      (SCD):    3.774ns = ( 9.774 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        6.000     6.000 f  
    N13                                               0.000     6.000 f  clk (IN)
                         net (fo=0)                   0.000     6.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.862     6.862 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     8.379    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     8.455 f  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.320     9.774    reg_file/CLK
    SLICE_X0Y55          FDCE                                         r  reg_file/mem_process.var_regfile_reg[5][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.319    10.093 r  reg_file/mem_process.var_regfile_reg[5][4]/Q
                         net (fo=1, routed)           0.566    10.659    reg_file/mem_process.var_regfile_reg[5]_4[4]
    SLICE_X1Y55          LUT6 (Prop_lut6_I0_O)        0.215    10.874 r  reg_file/output[4]_i_3__0/O
                         net (fo=1, routed)           0.677    11.552    reg_file/output[4]_i_3__0_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.097    11.649 r  reg_file/output[4]_i_2/O
                         net (fo=1, routed)           0.306    11.955    IF_ID_instruction/id_read_data_B[4]
    SLICE_X6Y60          LUT6 (Prop_lut6_I0_O)        0.097    12.052 r  IF_ID_instruction/output[4]_i_1__0/O
                         net (fo=2, routed)           0.595    12.647    IF_ID_instruction/output_reg[1]_0[4]
    SLICE_X7Y61          LUT6 (Prop_lut6_I1_O)        0.097    12.744 r  IF_ID_instruction/output[15]_i_8/O
                         net (fo=1, routed)           0.000    12.744    IF_ID_instruction/output[15]_i_8_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.156 r  IF_ID_instruction/output_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.156    IF_ID_instruction/output_reg[15]_i_3_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    13.276 r  IF_ID_instruction/output_reg[15]_i_2__0/CO[1]
                         net (fo=2, routed)           0.457    13.733    IF_ID_instruction/neqOp
    SLICE_X8Y67          LUT6 (Prop_lut6_I4_O)        0.249    13.982 r  IF_ID_instruction/output[15]_i_1/O
                         net (fo=11, routed)          0.371    14.354    IF_ID_instruction/output[15]_i_1_n_0
    SLICE_X8Y67          FDRE                                         r  IF_ID_instruction/output_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
    N13                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.730    12.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    14.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.237 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.148    15.385    IF_ID_instruction/CLK
    SLICE_X8Y67          FDRE                                         r  IF_ID_instruction/output_reg[2]/C
                         clock pessimism              0.277    15.662    
                         clock uncertainty           -0.035    15.627    
    SLICE_X8Y67          FDRE (Setup_fdre_C_R)       -0.373    15.254    IF_ID_instruction/output_reg[2]
  -------------------------------------------------------------------
                         required time                         15.254    
                         arrival time                         -14.354    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 reg_file/mem_process.var_regfile_reg[5][4]/C
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            IF_ID_instruction/output_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@12.000ns - clk fall@6.000ns)
  Data Path Delay:        4.580ns  (logic 1.606ns (35.068%)  route 2.974ns (64.932%))
  Logic Levels:           7  (CARRY4=2 LUT6=5)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.385ns = ( 15.385 - 12.000 ) 
    Source Clock Delay      (SCD):    3.774ns = ( 9.774 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        6.000     6.000 f  
    N13                                               0.000     6.000 f  clk (IN)
                         net (fo=0)                   0.000     6.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.862     6.862 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     8.379    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     8.455 f  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.320     9.774    reg_file/CLK
    SLICE_X0Y55          FDCE                                         r  reg_file/mem_process.var_regfile_reg[5][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.319    10.093 r  reg_file/mem_process.var_regfile_reg[5][4]/Q
                         net (fo=1, routed)           0.566    10.659    reg_file/mem_process.var_regfile_reg[5]_4[4]
    SLICE_X1Y55          LUT6 (Prop_lut6_I0_O)        0.215    10.874 r  reg_file/output[4]_i_3__0/O
                         net (fo=1, routed)           0.677    11.552    reg_file/output[4]_i_3__0_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.097    11.649 r  reg_file/output[4]_i_2/O
                         net (fo=1, routed)           0.306    11.955    IF_ID_instruction/id_read_data_B[4]
    SLICE_X6Y60          LUT6 (Prop_lut6_I0_O)        0.097    12.052 r  IF_ID_instruction/output[4]_i_1__0/O
                         net (fo=2, routed)           0.595    12.647    IF_ID_instruction/output_reg[1]_0[4]
    SLICE_X7Y61          LUT6 (Prop_lut6_I1_O)        0.097    12.744 r  IF_ID_instruction/output[15]_i_8/O
                         net (fo=1, routed)           0.000    12.744    IF_ID_instruction/output[15]_i_8_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.156 r  IF_ID_instruction/output_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.156    IF_ID_instruction/output_reg[15]_i_3_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    13.276 r  IF_ID_instruction/output_reg[15]_i_2__0/CO[1]
                         net (fo=2, routed)           0.457    13.733    IF_ID_instruction/neqOp
    SLICE_X8Y67          LUT6 (Prop_lut6_I4_O)        0.249    13.982 r  IF_ID_instruction/output[15]_i_1/O
                         net (fo=11, routed)          0.371    14.354    IF_ID_instruction/output[15]_i_1_n_0
    SLICE_X8Y67          FDRE                                         r  IF_ID_instruction/output_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
    N13                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.730    12.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    14.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.237 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.148    15.385    IF_ID_instruction/CLK
    SLICE_X8Y67          FDRE                                         r  IF_ID_instruction/output_reg[4]/C
                         clock pessimism              0.277    15.662    
                         clock uncertainty           -0.035    15.627    
    SLICE_X8Y67          FDRE (Setup_fdre_C_R)       -0.373    15.254    IF_ID_instruction/output_reg[4]
  -------------------------------------------------------------------
                         required time                         15.254    
                         arrival time                         -14.354    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 reg_file/mem_process.var_regfile_reg[5][4]/C
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            IF_ID_instruction/output_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@12.000ns - clk fall@6.000ns)
  Data Path Delay:        4.580ns  (logic 1.606ns (35.068%)  route 2.974ns (64.932%))
  Logic Levels:           7  (CARRY4=2 LUT6=5)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.385ns = ( 15.385 - 12.000 ) 
    Source Clock Delay      (SCD):    3.774ns = ( 9.774 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        6.000     6.000 f  
    N13                                               0.000     6.000 f  clk (IN)
                         net (fo=0)                   0.000     6.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.862     6.862 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     8.379    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     8.455 f  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.320     9.774    reg_file/CLK
    SLICE_X0Y55          FDCE                                         r  reg_file/mem_process.var_regfile_reg[5][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.319    10.093 r  reg_file/mem_process.var_regfile_reg[5][4]/Q
                         net (fo=1, routed)           0.566    10.659    reg_file/mem_process.var_regfile_reg[5]_4[4]
    SLICE_X1Y55          LUT6 (Prop_lut6_I0_O)        0.215    10.874 r  reg_file/output[4]_i_3__0/O
                         net (fo=1, routed)           0.677    11.552    reg_file/output[4]_i_3__0_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.097    11.649 r  reg_file/output[4]_i_2/O
                         net (fo=1, routed)           0.306    11.955    IF_ID_instruction/id_read_data_B[4]
    SLICE_X6Y60          LUT6 (Prop_lut6_I0_O)        0.097    12.052 r  IF_ID_instruction/output[4]_i_1__0/O
                         net (fo=2, routed)           0.595    12.647    IF_ID_instruction/output_reg[1]_0[4]
    SLICE_X7Y61          LUT6 (Prop_lut6_I1_O)        0.097    12.744 r  IF_ID_instruction/output[15]_i_8/O
                         net (fo=1, routed)           0.000    12.744    IF_ID_instruction/output[15]_i_8_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.156 r  IF_ID_instruction/output_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.156    IF_ID_instruction/output_reg[15]_i_3_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    13.276 r  IF_ID_instruction/output_reg[15]_i_2__0/CO[1]
                         net (fo=2, routed)           0.457    13.733    IF_ID_instruction/neqOp
    SLICE_X8Y67          LUT6 (Prop_lut6_I4_O)        0.249    13.982 r  IF_ID_instruction/output[15]_i_1/O
                         net (fo=11, routed)          0.371    14.354    IF_ID_instruction/output[15]_i_1_n_0
    SLICE_X9Y67          FDRE                                         r  IF_ID_instruction/output_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
    N13                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.730    12.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    14.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.237 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.148    15.385    IF_ID_instruction/CLK
    SLICE_X9Y67          FDRE                                         r  IF_ID_instruction/output_reg[1]/C
                         clock pessimism              0.277    15.662    
                         clock uncertainty           -0.035    15.627    
    SLICE_X9Y67          FDRE (Setup_fdre_C_R)       -0.314    15.313    IF_ID_instruction/output_reg[1]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                         -14.354    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 reg_file/mem_process.var_regfile_reg[5][4]/C
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            IF_ID_instruction/output_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@12.000ns - clk fall@6.000ns)
  Data Path Delay:        4.580ns  (logic 1.606ns (35.068%)  route 2.974ns (64.932%))
  Logic Levels:           7  (CARRY4=2 LUT6=5)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.385ns = ( 15.385 - 12.000 ) 
    Source Clock Delay      (SCD):    3.774ns = ( 9.774 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        6.000     6.000 f  
    N13                                               0.000     6.000 f  clk (IN)
                         net (fo=0)                   0.000     6.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.862     6.862 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     8.379    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     8.455 f  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.320     9.774    reg_file/CLK
    SLICE_X0Y55          FDCE                                         r  reg_file/mem_process.var_regfile_reg[5][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.319    10.093 r  reg_file/mem_process.var_regfile_reg[5][4]/Q
                         net (fo=1, routed)           0.566    10.659    reg_file/mem_process.var_regfile_reg[5]_4[4]
    SLICE_X1Y55          LUT6 (Prop_lut6_I0_O)        0.215    10.874 r  reg_file/output[4]_i_3__0/O
                         net (fo=1, routed)           0.677    11.552    reg_file/output[4]_i_3__0_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.097    11.649 r  reg_file/output[4]_i_2/O
                         net (fo=1, routed)           0.306    11.955    IF_ID_instruction/id_read_data_B[4]
    SLICE_X6Y60          LUT6 (Prop_lut6_I0_O)        0.097    12.052 r  IF_ID_instruction/output[4]_i_1__0/O
                         net (fo=2, routed)           0.595    12.647    IF_ID_instruction/output_reg[1]_0[4]
    SLICE_X7Y61          LUT6 (Prop_lut6_I1_O)        0.097    12.744 r  IF_ID_instruction/output[15]_i_8/O
                         net (fo=1, routed)           0.000    12.744    IF_ID_instruction/output[15]_i_8_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.156 r  IF_ID_instruction/output_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.156    IF_ID_instruction/output_reg[15]_i_3_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    13.276 r  IF_ID_instruction/output_reg[15]_i_2__0/CO[1]
                         net (fo=2, routed)           0.457    13.733    IF_ID_instruction/neqOp
    SLICE_X8Y67          LUT6 (Prop_lut6_I4_O)        0.249    13.982 r  IF_ID_instruction/output[15]_i_1/O
                         net (fo=11, routed)          0.371    14.354    IF_ID_instruction/output[15]_i_1_n_0
    SLICE_X9Y67          FDRE                                         r  IF_ID_instruction/output_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
    N13                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.730    12.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    14.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.237 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.148    15.385    IF_ID_instruction/CLK
    SLICE_X9Y67          FDRE                                         r  IF_ID_instruction/output_reg[5]/C
                         clock pessimism              0.277    15.662    
                         clock uncertainty           -0.035    15.627    
    SLICE_X9Y67          FDRE (Setup_fdre_C_R)       -0.314    15.313    IF_ID_instruction/output_reg[5]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                         -14.354    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 reg_file/mem_process.var_regfile_reg[5][4]/C
                            (falling edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            IF_ID_instruction/output_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@12.000ns - clk fall@6.000ns)
  Data Path Delay:        4.580ns  (logic 1.606ns (35.068%)  route 2.974ns (64.932%))
  Logic Levels:           7  (CARRY4=2 LUT6=5)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.385ns = ( 15.385 - 12.000 ) 
    Source Clock Delay      (SCD):    3.774ns = ( 9.774 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk fall edge)        6.000     6.000 f  
    N13                                               0.000     6.000 f  clk (IN)
                         net (fo=0)                   0.000     6.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.862     6.862 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.517     8.379    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     8.455 f  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.320     9.774    reg_file/CLK
    SLICE_X0Y55          FDCE                                         r  reg_file/mem_process.var_regfile_reg[5][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.319    10.093 r  reg_file/mem_process.var_regfile_reg[5][4]/Q
                         net (fo=1, routed)           0.566    10.659    reg_file/mem_process.var_regfile_reg[5]_4[4]
    SLICE_X1Y55          LUT6 (Prop_lut6_I0_O)        0.215    10.874 r  reg_file/output[4]_i_3__0/O
                         net (fo=1, routed)           0.677    11.552    reg_file/output[4]_i_3__0_n_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I0_O)        0.097    11.649 r  reg_file/output[4]_i_2/O
                         net (fo=1, routed)           0.306    11.955    IF_ID_instruction/id_read_data_B[4]
    SLICE_X6Y60          LUT6 (Prop_lut6_I0_O)        0.097    12.052 r  IF_ID_instruction/output[4]_i_1__0/O
                         net (fo=2, routed)           0.595    12.647    IF_ID_instruction/output_reg[1]_0[4]
    SLICE_X7Y61          LUT6 (Prop_lut6_I1_O)        0.097    12.744 r  IF_ID_instruction/output[15]_i_8/O
                         net (fo=1, routed)           0.000    12.744    IF_ID_instruction/output[15]_i_8_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.156 r  IF_ID_instruction/output_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.156    IF_ID_instruction/output_reg[15]_i_3_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    13.276 r  IF_ID_instruction/output_reg[15]_i_2__0/CO[1]
                         net (fo=2, routed)           0.457    13.733    IF_ID_instruction/neqOp
    SLICE_X8Y67          LUT6 (Prop_lut6_I4_O)        0.249    13.982 r  IF_ID_instruction/output[15]_i_1/O
                         net (fo=11, routed)          0.371    14.354    IF_ID_instruction/output[15]_i_1_n_0
    SLICE_X9Y67          FDRE                                         r  IF_ID_instruction/output_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.000    12.000 r  
    N13                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.730    12.730 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.435    14.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    14.237 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         1.148    15.385    IF_ID_instruction/CLK
    SLICE_X9Y67          FDRE                                         r  IF_ID_instruction/output_reg[8]/C
                         clock pessimism              0.277    15.662    
                         clock uncertainty           -0.035    15.627    
    SLICE_X9Y67          FDRE (Setup_fdre_C_R)       -0.314    15.313    IF_ID_instruction/output_reg[8]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                         -14.354    
  -------------------------------------------------------------------
                         slack                                  0.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 ID_EX_write_register_1/output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            EX_MEM_write_register_1/output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.644%)  route 0.122ns (46.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.569     1.476    ID_EX_write_register_1/CLK
    SLICE_X9Y65          FDRE                                         r  ID_EX_write_register_1/output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  ID_EX_write_register_1/output_reg[1]/Q
                         net (fo=3, routed)           0.122     1.738    EX_MEM_write_register_1/output_reg[3]_1[1]
    SLICE_X8Y65          FDRE                                         r  EX_MEM_write_register_1/output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.838     1.991    EX_MEM_write_register_1/CLK
    SLICE_X8Y65          FDRE                                         r  EX_MEM_write_register_1/output_reg[1]/C
                         clock pessimism             -0.503     1.489    
    SLICE_X8Y65          FDRE (Hold_fdre_C_D)         0.063     1.552    EX_MEM_write_register_1/output_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 IF_ID_instruction/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ID_EX_register_imm/output_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.200%)  route 0.123ns (42.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.567     1.474    IF_ID_instruction/CLK
    SLICE_X8Y67          FDRE                                         r  IF_ID_instruction/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  IF_ID_instruction/output_reg[0]/Q
                         net (fo=6, routed)           0.123     1.760    ID_EX_register_imm/output_reg[3]_0[0]
    SLICE_X9Y66          FDRE                                         r  ID_EX_register_imm/output_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.837     1.990    ID_EX_register_imm/CLK
    SLICE_X9Y66          FDRE                                         r  ID_EX_register_imm/output_reg[0]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X9Y66          FDRE (Hold_fdre_C_D)         0.075     1.564    ID_EX_register_imm/output_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 pc/addr_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            pc/addr_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.058%)  route 0.158ns (45.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.568     1.475    pc/CLK
    SLICE_X11Y66         FDCE                                         r  pc/addr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  pc/addr_out_reg[0]/Q
                         net (fo=17, routed)          0.158     1.774    IF_ID_instruction/addr_out_reg[1]_0[0]
    SLICE_X10Y66         LUT6 (Prop_lut6_I1_O)        0.045     1.819 r  IF_ID_instruction/addr_out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.819    pc/addr_out_reg[3]_0[1]
    SLICE_X10Y66         FDCE                                         r  pc/addr_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.837     1.990    pc/CLK
    SLICE_X10Y66         FDCE                                         r  pc/addr_out_reg[1]/C
                         clock pessimism             -0.503     1.488    
    SLICE_X10Y66         FDCE (Hold_fdce_C_D)         0.121     1.609    pc/addr_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 EX_MEM_result/output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            MEM_WB_alu_result/output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.850%)  route 0.130ns (44.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.571     1.478    EX_MEM_result/CLK
    SLICE_X10Y60         FDRE                                         r  EX_MEM_result/output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  EX_MEM_result/output_reg[1]/Q
                         net (fo=7, routed)           0.130     1.771    MEM_WB_alu_result/D[1]
    SLICE_X11Y58         FDRE                                         r  MEM_WB_alu_result/output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.843     1.996    MEM_WB_alu_result/CLK
    SLICE_X11Y58         FDRE                                         r  MEM_WB_alu_result/output_reg[1]/C
                         clock pessimism             -0.502     1.495    
    SLICE_X11Y58         FDRE (Hold_fdre_C_D)         0.066     1.561    MEM_WB_alu_result/output_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 EX_MEM_result/output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            MEM_WB_alu_result/output_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.822%)  route 0.141ns (46.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.570     1.477    EX_MEM_result/CLK
    SLICE_X10Y62         FDRE                                         r  EX_MEM_result/output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  EX_MEM_result/output_reg[8]/Q
                         net (fo=5, routed)           0.141     1.781    MEM_WB_alu_result/D[8]
    SLICE_X8Y62          FDRE                                         r  MEM_WB_alu_result/output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.840     1.993    MEM_WB_alu_result/CLK
    SLICE_X8Y62          FDRE                                         r  MEM_WB_alu_result/output_reg[8]/C
                         clock pessimism             -0.481     1.513    
    SLICE_X8Y62          FDRE (Hold_fdre_C_D)         0.052     1.565    MEM_WB_alu_result/output_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 EX_MEM_result/output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            MEM_WB_alu_result/output_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.300%)  route 0.144ns (46.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.571     1.478    EX_MEM_result/CLK
    SLICE_X10Y60         FDRE                                         r  EX_MEM_result/output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y60         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  EX_MEM_result/output_reg[0]/Q
                         net (fo=6, routed)           0.144     1.785    MEM_WB_alu_result/D[0]
    SLICE_X11Y58         FDRE                                         r  MEM_WB_alu_result/output_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.843     1.996    MEM_WB_alu_result/CLK
    SLICE_X11Y58         FDRE                                         r  MEM_WB_alu_result/output_reg[0]/C
                         clock pessimism             -0.502     1.495    
    SLICE_X11Y58         FDRE (Hold_fdre_C_D)         0.070     1.565    MEM_WB_alu_result/output_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 pc/addr_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            IF_ID_no_branch_pc/output_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.129%)  route 0.140ns (42.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.568     1.475    pc/CLK
    SLICE_X11Y66         FDCE                                         r  pc/addr_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDCE (Prop_fdce_C_Q)         0.141     1.616 f  pc/addr_out_reg[0]/Q
                         net (fo=17, routed)          0.140     1.755    pc/Q[0]
    SLICE_X11Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.800 r  pc/output[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.800    IF_ID_no_branch_pc/output_reg[3]_0[0]
    SLICE_X11Y67         FDRE                                         r  IF_ID_no_branch_pc/output_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.836     1.989    IF_ID_no_branch_pc/CLK
    SLICE_X11Y67         FDRE                                         r  IF_ID_no_branch_pc/output_reg[0]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X11Y67         FDRE (Hold_fdre_C_D)         0.091     1.579    IF_ID_no_branch_pc/output_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 IF_ID_no_branch_pc/output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            pc/addr_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.227ns (67.197%)  route 0.111ns (32.803%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.567     1.474    IF_ID_no_branch_pc/CLK
    SLICE_X11Y67         FDRE                                         r  IF_ID_no_branch_pc/output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y67         FDRE (Prop_fdre_C_Q)         0.128     1.602 r  IF_ID_no_branch_pc/output_reg[2]/Q
                         net (fo=2, routed)           0.111     1.712    IF_ID_no_branch_pc/output_reg_n_0_[2]
    SLICE_X11Y66         LUT5 (Prop_lut5_I4_O)        0.099     1.811 r  IF_ID_no_branch_pc/addr_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.811    pc/addr_out_reg[3]_0[2]
    SLICE_X11Y66         FDCE                                         r  pc/addr_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.837     1.990    pc/CLK
    SLICE_X11Y66         FDCE                                         r  pc/addr_out_reg[2]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X11Y66         FDCE (Hold_fdce_C_D)         0.091     1.580    pc/addr_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ID_EX_write_register_1/output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            EX_MEM_write_register_1/output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.080%)  route 0.186ns (56.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.568     1.475    ID_EX_write_register_1/CLK
    SLICE_X9Y66          FDRE                                         r  ID_EX_write_register_1/output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  ID_EX_write_register_1/output_reg[3]/Q
                         net (fo=3, routed)           0.186     1.802    EX_MEM_write_register_1/output_reg[3]_1[3]
    SLICE_X9Y65          FDRE                                         r  EX_MEM_write_register_1/output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.838     1.991    EX_MEM_write_register_1/CLK
    SLICE_X9Y65          FDRE                                         r  EX_MEM_write_register_1/output_reg[3]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X9Y65          FDRE (Hold_fdre_C_D)         0.075     1.565    EX_MEM_write_register_1/output_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 IF_ID_instruction/output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ID_EX_register_imm/output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.848%)  route 0.196ns (58.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.881    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.567     1.474    IF_ID_instruction/CLK
    SLICE_X9Y67          FDRE                                         r  IF_ID_instruction/output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  IF_ID_instruction/output_reg[1]/Q
                         net (fo=5, routed)           0.196     1.810    ID_EX_register_imm/output_reg[3]_0[1]
    SLICE_X9Y65          FDRE                                         r  ID_EX_register_imm/output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N13                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.154 r  clk_IBUF_BUFG_inst/O
                         net (fo=354, routed)         0.838     1.991    ID_EX_register_imm/CLK
    SLICE_X9Y65          FDRE                                         r  ID_EX_register_imm/output_reg[1]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X9Y65          FDRE (Hold_fdre_C_D)         0.072     1.562    ID_EX_register_imm/output_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         12.000      10.408     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X8Y65    EX_MEM_control_register/output_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X8Y65    EX_MEM_control_register/output_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X8Y66    EX_MEM_write_register_1/output_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X8Y65    EX_MEM_write_register_1/output_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X8Y66    EX_MEM_write_register_1/output_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X9Y65    EX_MEM_write_register_1/output_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X9Y58    ID_EX_register_2/output_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X8Y61    ID_EX_register_2/output_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X8Y60    ID_EX_register_2/output_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X5Y61    reg_file/mem_process.var_regfile_reg[12][10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X4Y60    reg_file/mem_process.var_regfile_reg[12][11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X5Y61    reg_file/mem_process.var_regfile_reg[12][12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X2Y62    reg_file/mem_process.var_regfile_reg[12][13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X5Y60    reg_file/mem_process.var_regfile_reg[13][9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X6Y61    reg_file/mem_process.var_regfile_reg[14][10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X6Y61    reg_file/mem_process.var_regfile_reg[14][11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X6Y60    reg_file/mem_process.var_regfile_reg[14][4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X6Y60    reg_file/mem_process.var_regfile_reg[14][9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X5Y62    reg_file/mem_process.var_regfile_reg[1][13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X8Y61    ID_EX_register_2/output_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X8Y60    ID_EX_register_2/output_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X8Y62    ID_EX_register_2/output_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X10Y60   EX_MEM_result/output_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X10Y62   EX_MEM_result/output_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X10Y62   EX_MEM_result/output_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X9Y61    ID_EX_register_1/output_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X8Y61    ID_EX_register_1/output_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X11Y61   ID_EX_register_1/output_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X11Y61   ID_EX_register_1/output_reg[1]/C



