
Assignment04.IoT303x.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001364  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080014f8  080014f8  00020024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080014f8  080014f8  00020024  2**0
                  CONTENTS
  4 .ARM          00000000  080014f8  080014f8  00020024  2**0
                  CONTENTS
  5 .preinit_array 00000000  080014f8  080014f8  00020024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080014f8  080014f8  000114f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080014fc  080014fc  000114fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000024  20000000  08001500  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b0  20000024  08001524  00020024  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001d4  08001524  000201d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020054  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000718f  00000000  00000000  00020097  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000014f3  00000000  00000000  00027226  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000990  00000000  00000000  00028720  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000718  00000000  00000000  000290b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000e323  00000000  00000000  000297c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000072bf  00000000  00000000  00037aeb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0004b04a  00000000  00000000  0003edaa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000029d0  00000000  00000000  00089df4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004d  00000000  00000000  0008c7c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000024 	.word	0x20000024
 80001b0:	00000000 	.word	0x00000000
 80001b4:	080014e0 	.word	0x080014e0

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000028 	.word	0x20000028
 80001d0:	080014e0 	.word	0x080014e0

080001d4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80001d8:	4b16      	ldr	r3, [pc, #88]	; (8000234 <SystemInit+0x60>)
 80001da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80001de:	4a15      	ldr	r2, [pc, #84]	; (8000234 <SystemInit+0x60>)
 80001e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80001e4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80001e8:	4b13      	ldr	r3, [pc, #76]	; (8000238 <SystemInit+0x64>)
 80001ea:	681b      	ldr	r3, [r3, #0]
 80001ec:	4a12      	ldr	r2, [pc, #72]	; (8000238 <SystemInit+0x64>)
 80001ee:	f043 0301 	orr.w	r3, r3, #1
 80001f2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80001f4:	4b10      	ldr	r3, [pc, #64]	; (8000238 <SystemInit+0x64>)
 80001f6:	2200      	movs	r2, #0
 80001f8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80001fa:	4b0f      	ldr	r3, [pc, #60]	; (8000238 <SystemInit+0x64>)
 80001fc:	681b      	ldr	r3, [r3, #0]
 80001fe:	4a0e      	ldr	r2, [pc, #56]	; (8000238 <SystemInit+0x64>)
 8000200:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000204:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000208:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800020a:	4b0b      	ldr	r3, [pc, #44]	; (8000238 <SystemInit+0x64>)
 800020c:	4a0b      	ldr	r2, [pc, #44]	; (800023c <SystemInit+0x68>)
 800020e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000210:	4b09      	ldr	r3, [pc, #36]	; (8000238 <SystemInit+0x64>)
 8000212:	681b      	ldr	r3, [r3, #0]
 8000214:	4a08      	ldr	r2, [pc, #32]	; (8000238 <SystemInit+0x64>)
 8000216:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800021a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800021c:	4b06      	ldr	r3, [pc, #24]	; (8000238 <SystemInit+0x64>)
 800021e:	2200      	movs	r2, #0
 8000220:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8000222:	f000 f88f 	bl	8000344 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <SystemInit+0x60>)
 8000228:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800022c:	609a      	str	r2, [r3, #8]
#endif
}
 800022e:	bf00      	nop
 8000230:	bd80      	pop	{r7, pc}
 8000232:	bf00      	nop
 8000234:	e000ed00 	.word	0xe000ed00
 8000238:	40023800 	.word	0x40023800
 800023c:	24003010 	.word	0x24003010

08000240 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000240:	b480      	push	{r7}
 8000242:	b087      	sub	sp, #28
 8000244:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000246:	2300      	movs	r3, #0
 8000248:	613b      	str	r3, [r7, #16]
 800024a:	2300      	movs	r3, #0
 800024c:	617b      	str	r3, [r7, #20]
 800024e:	2302      	movs	r3, #2
 8000250:	60fb      	str	r3, [r7, #12]
 8000252:	2300      	movs	r3, #0
 8000254:	60bb      	str	r3, [r7, #8]
 8000256:	2302      	movs	r3, #2
 8000258:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800025a:	4b35      	ldr	r3, [pc, #212]	; (8000330 <SystemCoreClockUpdate+0xf0>)
 800025c:	689b      	ldr	r3, [r3, #8]
 800025e:	f003 030c 	and.w	r3, r3, #12
 8000262:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8000264:	693b      	ldr	r3, [r7, #16]
 8000266:	2b08      	cmp	r3, #8
 8000268:	d011      	beq.n	800028e <SystemCoreClockUpdate+0x4e>
 800026a:	693b      	ldr	r3, [r7, #16]
 800026c:	2b08      	cmp	r3, #8
 800026e:	d844      	bhi.n	80002fa <SystemCoreClockUpdate+0xba>
 8000270:	693b      	ldr	r3, [r7, #16]
 8000272:	2b00      	cmp	r3, #0
 8000274:	d003      	beq.n	800027e <SystemCoreClockUpdate+0x3e>
 8000276:	693b      	ldr	r3, [r7, #16]
 8000278:	2b04      	cmp	r3, #4
 800027a:	d004      	beq.n	8000286 <SystemCoreClockUpdate+0x46>
 800027c:	e03d      	b.n	80002fa <SystemCoreClockUpdate+0xba>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 800027e:	4b2d      	ldr	r3, [pc, #180]	; (8000334 <SystemCoreClockUpdate+0xf4>)
 8000280:	4a2d      	ldr	r2, [pc, #180]	; (8000338 <SystemCoreClockUpdate+0xf8>)
 8000282:	601a      	str	r2, [r3, #0]
      break;
 8000284:	e03d      	b.n	8000302 <SystemCoreClockUpdate+0xc2>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8000286:	4b2b      	ldr	r3, [pc, #172]	; (8000334 <SystemCoreClockUpdate+0xf4>)
 8000288:	4a2c      	ldr	r2, [pc, #176]	; (800033c <SystemCoreClockUpdate+0xfc>)
 800028a:	601a      	str	r2, [r3, #0]
      break;
 800028c:	e039      	b.n	8000302 <SystemCoreClockUpdate+0xc2>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800028e:	4b28      	ldr	r3, [pc, #160]	; (8000330 <SystemCoreClockUpdate+0xf0>)
 8000290:	685b      	ldr	r3, [r3, #4]
 8000292:	0d9b      	lsrs	r3, r3, #22
 8000294:	f003 0301 	and.w	r3, r3, #1
 8000298:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800029a:	4b25      	ldr	r3, [pc, #148]	; (8000330 <SystemCoreClockUpdate+0xf0>)
 800029c:	685b      	ldr	r3, [r3, #4]
 800029e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80002a2:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 80002a4:	68bb      	ldr	r3, [r7, #8]
 80002a6:	2b00      	cmp	r3, #0
 80002a8:	d00c      	beq.n	80002c4 <SystemCoreClockUpdate+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80002aa:	4a24      	ldr	r2, [pc, #144]	; (800033c <SystemCoreClockUpdate+0xfc>)
 80002ac:	687b      	ldr	r3, [r7, #4]
 80002ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80002b2:	4a1f      	ldr	r2, [pc, #124]	; (8000330 <SystemCoreClockUpdate+0xf0>)
 80002b4:	6852      	ldr	r2, [r2, #4]
 80002b6:	0992      	lsrs	r2, r2, #6
 80002b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80002bc:	fb02 f303 	mul.w	r3, r2, r3
 80002c0:	617b      	str	r3, [r7, #20]
 80002c2:	e00b      	b.n	80002dc <SystemCoreClockUpdate+0x9c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80002c4:	4a1c      	ldr	r2, [pc, #112]	; (8000338 <SystemCoreClockUpdate+0xf8>)
 80002c6:	687b      	ldr	r3, [r7, #4]
 80002c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80002cc:	4a18      	ldr	r2, [pc, #96]	; (8000330 <SystemCoreClockUpdate+0xf0>)
 80002ce:	6852      	ldr	r2, [r2, #4]
 80002d0:	0992      	lsrs	r2, r2, #6
 80002d2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80002d6:	fb02 f303 	mul.w	r3, r2, r3
 80002da:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80002dc:	4b14      	ldr	r3, [pc, #80]	; (8000330 <SystemCoreClockUpdate+0xf0>)
 80002de:	685b      	ldr	r3, [r3, #4]
 80002e0:	0c1b      	lsrs	r3, r3, #16
 80002e2:	f003 0303 	and.w	r3, r3, #3
 80002e6:	3301      	adds	r3, #1
 80002e8:	005b      	lsls	r3, r3, #1
 80002ea:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 80002ec:	697a      	ldr	r2, [r7, #20]
 80002ee:	68fb      	ldr	r3, [r7, #12]
 80002f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80002f4:	4a0f      	ldr	r2, [pc, #60]	; (8000334 <SystemCoreClockUpdate+0xf4>)
 80002f6:	6013      	str	r3, [r2, #0]
      break;
 80002f8:	e003      	b.n	8000302 <SystemCoreClockUpdate+0xc2>
    default:
      SystemCoreClock = HSI_VALUE;
 80002fa:	4b0e      	ldr	r3, [pc, #56]	; (8000334 <SystemCoreClockUpdate+0xf4>)
 80002fc:	4a0e      	ldr	r2, [pc, #56]	; (8000338 <SystemCoreClockUpdate+0xf8>)
 80002fe:	601a      	str	r2, [r3, #0]
      break;
 8000300:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8000302:	4b0b      	ldr	r3, [pc, #44]	; (8000330 <SystemCoreClockUpdate+0xf0>)
 8000304:	689b      	ldr	r3, [r3, #8]
 8000306:	091b      	lsrs	r3, r3, #4
 8000308:	f003 030f 	and.w	r3, r3, #15
 800030c:	4a0c      	ldr	r2, [pc, #48]	; (8000340 <SystemCoreClockUpdate+0x100>)
 800030e:	5cd3      	ldrb	r3, [r2, r3]
 8000310:	b2db      	uxtb	r3, r3
 8000312:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8000314:	4b07      	ldr	r3, [pc, #28]	; (8000334 <SystemCoreClockUpdate+0xf4>)
 8000316:	681a      	ldr	r2, [r3, #0]
 8000318:	693b      	ldr	r3, [r7, #16]
 800031a:	fa22 f303 	lsr.w	r3, r2, r3
 800031e:	4a05      	ldr	r2, [pc, #20]	; (8000334 <SystemCoreClockUpdate+0xf4>)
 8000320:	6013      	str	r3, [r2, #0]
}
 8000322:	bf00      	nop
 8000324:	371c      	adds	r7, #28
 8000326:	46bd      	mov	sp, r7
 8000328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800032c:	4770      	bx	lr
 800032e:	bf00      	nop
 8000330:	40023800 	.word	0x40023800
 8000334:	20000000 	.word	0x20000000
 8000338:	00f42400 	.word	0x00f42400
 800033c:	017d7840 	.word	0x017d7840
 8000340:	20000004 	.word	0x20000004

08000344 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000344:	b480      	push	{r7}
 8000346:	af00      	add	r7, sp, #0
/******************************************************************************/

  /* At this stage the HSI is already enabled and used as System clock source */

    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000348:	4b23      	ldr	r3, [pc, #140]	; (80003d8 <SetSysClock+0x94>)
 800034a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800034c:	4a22      	ldr	r2, [pc, #136]	; (80003d8 <SetSysClock+0x94>)
 800034e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000352:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8000354:	4b21      	ldr	r3, [pc, #132]	; (80003dc <SetSysClock+0x98>)
 8000356:	681b      	ldr	r3, [r3, #0]
 8000358:	4a20      	ldr	r2, [pc, #128]	; (80003dc <SetSysClock+0x98>)
 800035a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800035e:	6013      	str	r3, [r2, #0]

  /* HCLK = SYSCLK / 1*/
  RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8000360:	4b1d      	ldr	r3, [pc, #116]	; (80003d8 <SetSysClock+0x94>)
 8000362:	4a1d      	ldr	r2, [pc, #116]	; (80003d8 <SetSysClock+0x94>)
 8000364:	689b      	ldr	r3, [r3, #8]
 8000366:	6093      	str	r3, [r2, #8]

  /* PCLK2 = HCLK / 1*/
  RCC->CFGR |= RCC_CFGR_PPRE2_DIV1;
 8000368:	4b1b      	ldr	r3, [pc, #108]	; (80003d8 <SetSysClock+0x94>)
 800036a:	4a1b      	ldr	r2, [pc, #108]	; (80003d8 <SetSysClock+0x94>)
 800036c:	689b      	ldr	r3, [r3, #8]
 800036e:	6093      	str	r3, [r2, #8]
    
  /* PCLK1 = HCLK / 1*/
  RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
 8000370:	4b19      	ldr	r3, [pc, #100]	; (80003d8 <SetSysClock+0x94>)
 8000372:	689b      	ldr	r3, [r3, #8]
 8000374:	4a18      	ldr	r2, [pc, #96]	; (80003d8 <SetSysClock+0x94>)
 8000376:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800037a:	6093      	str	r3, [r2, #8]

  /* Configure the main PLL */
  RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 800037c:	4b16      	ldr	r3, [pc, #88]	; (80003d8 <SetSysClock+0x94>)
 800037e:	4a18      	ldr	r2, [pc, #96]	; (80003e0 <SetSysClock+0x9c>)
 8000380:	605a      	str	r2, [r3, #4]
                 (RCC_PLLCFGR_PLLSRC_HSI) | (PLL_Q << 24);

  /* Enable the main PLL */
  RCC->CR |= RCC_CR_PLLON;
 8000382:	4b15      	ldr	r3, [pc, #84]	; (80003d8 <SetSysClock+0x94>)
 8000384:	681b      	ldr	r3, [r3, #0]
 8000386:	4a14      	ldr	r2, [pc, #80]	; (80003d8 <SetSysClock+0x94>)
 8000388:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800038c:	6013      	str	r3, [r2, #0]

  /* Wait till the main PLL is ready */
  while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800038e:	bf00      	nop
 8000390:	4b11      	ldr	r3, [pc, #68]	; (80003d8 <SetSysClock+0x94>)
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000398:	2b00      	cmp	r3, #0
 800039a:	d0f9      	beq.n	8000390 <SetSysClock+0x4c>
  {
  }
   
  /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
  FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_2WS;
 800039c:	4b11      	ldr	r3, [pc, #68]	; (80003e4 <SetSysClock+0xa0>)
 800039e:	f240 6202 	movw	r2, #1538	; 0x602
 80003a2:	601a      	str	r2, [r3, #0]

  /* Select the main PLL as system clock source */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80003a4:	4b0c      	ldr	r3, [pc, #48]	; (80003d8 <SetSysClock+0x94>)
 80003a6:	689b      	ldr	r3, [r3, #8]
 80003a8:	4a0b      	ldr	r2, [pc, #44]	; (80003d8 <SetSysClock+0x94>)
 80003aa:	f023 0303 	bic.w	r3, r3, #3
 80003ae:	6093      	str	r3, [r2, #8]
  RCC->CFGR |= RCC_CFGR_SW_PLL;
 80003b0:	4b09      	ldr	r3, [pc, #36]	; (80003d8 <SetSysClock+0x94>)
 80003b2:	689b      	ldr	r3, [r3, #8]
 80003b4:	4a08      	ldr	r2, [pc, #32]	; (80003d8 <SetSysClock+0x94>)
 80003b6:	f043 0302 	orr.w	r3, r3, #2
 80003ba:	6093      	str	r3, [r2, #8]

  /* Wait till the main PLL is used as system clock source */
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80003bc:	bf00      	nop
 80003be:	4b06      	ldr	r3, [pc, #24]	; (80003d8 <SetSysClock+0x94>)
 80003c0:	689b      	ldr	r3, [r3, #8]
 80003c2:	f003 030c 	and.w	r3, r3, #12
 80003c6:	2b08      	cmp	r3, #8
 80003c8:	d1f9      	bne.n	80003be <SetSysClock+0x7a>
}
 80003ca:	bf00      	nop
 80003cc:	bf00      	nop
 80003ce:	46bd      	mov	sp, r7
 80003d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d4:	4770      	bx	lr
 80003d6:	bf00      	nop
 80003d8:	40023800 	.word	0x40023800
 80003dc:	40007000 	.word	0x40007000
 80003e0:	08015410 	.word	0x08015410
 80003e4:	40023c00 	.word	0x40023c00

080003e8 <ADC_DeInit>:
  *         values.
  * @param  None
  * @retval None
  */
void ADC_DeInit(void)
{
 80003e8:	b580      	push	{r7, lr}
 80003ea:	af00      	add	r7, sp, #0
  /* Enable all ADCs reset state */
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC, ENABLE);
 80003ec:	2101      	movs	r1, #1
 80003ee:	f44f 7080 	mov.w	r0, #256	; 0x100
 80003f2:	f000 fbdf 	bl	8000bb4 <RCC_APB2PeriphResetCmd>

  /* Release all ADCs from reset state */
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC, DISABLE);
 80003f6:	2100      	movs	r1, #0
 80003f8:	f44f 7080 	mov.w	r0, #256	; 0x100
 80003fc:	f000 fbda 	bl	8000bb4 <RCC_APB2PeriphResetCmd>
}
 8000400:	bf00      	nop
 8000402:	bd80      	pop	{r7, pc}

08000404 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8000404:	b480      	push	{r7}
 8000406:	b085      	sub	sp, #20
 8000408:	af00      	add	r7, sp, #0
 800040a:	6078      	str	r0, [r7, #4]
 800040c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 800040e:	2300      	movs	r3, #0
 8000410:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 8000412:	2300      	movs	r3, #0
 8000414:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign));
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));

  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	685b      	ldr	r3, [r3, #4]
 800041a:	60fb      	str	r3, [r7, #12]

  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 800041c:	68fb      	ldr	r3, [r7, #12]
 800041e:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8000422:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000426:	60fb      	str	r3, [r7, #12]

  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8000428:	683b      	ldr	r3, [r7, #0]
 800042a:	791b      	ldrb	r3, [r3, #4]
 800042c:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 800042e:	683b      	ldr	r3, [r7, #0]
 8000430:	681b      	ldr	r3, [r3, #0]
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8000432:	4313      	orrs	r3, r2
 8000434:	68fa      	ldr	r2, [r7, #12]
 8000436:	4313      	orrs	r3, r2
 8000438:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 800043a:	687b      	ldr	r3, [r7, #4]
 800043c:	68fa      	ldr	r2, [r7, #12]
 800043e:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8000440:	687b      	ldr	r3, [r7, #4]
 8000442:	689b      	ldr	r3, [r3, #8]
 8000444:	60fb      	str	r3, [r7, #12]

  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 8000446:	68fa      	ldr	r2, [r7, #12]
 8000448:	4b18      	ldr	r3, [pc, #96]	; (80004ac <ADC_Init+0xa8>)
 800044a:	4013      	ands	r3, r2
 800044c:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 800044e:	683b      	ldr	r3, [r7, #0]
 8000450:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv |
 8000452:	683b      	ldr	r3, [r7, #0]
 8000454:	68db      	ldr	r3, [r3, #12]
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000456:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 8000458:	683b      	ldr	r3, [r7, #0]
 800045a:	689b      	ldr	r3, [r3, #8]
                        ADC_InitStruct->ADC_ExternalTrigConv |
 800045c:	431a      	orrs	r2, r3
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 800045e:	683b      	ldr	r3, [r7, #0]
 8000460:	795b      	ldrb	r3, [r3, #5]
 8000462:	005b      	lsls	r3, r3, #1
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000464:	4313      	orrs	r3, r2
 8000466:	68fa      	ldr	r2, [r7, #12]
 8000468:	4313      	orrs	r3, r2
 800046a:	60fb      	str	r3, [r7, #12]

  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	68fa      	ldr	r2, [r7, #12]
 8000470:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000476:	60fb      	str	r3, [r7, #12]

  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 8000478:	68fb      	ldr	r3, [r7, #12]
 800047a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800047e:	60fb      	str	r3, [r7, #12]

  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8000480:	683b      	ldr	r3, [r7, #0]
 8000482:	7d1b      	ldrb	r3, [r3, #20]
 8000484:	3b01      	subs	r3, #1
 8000486:	b2da      	uxtb	r2, r3
 8000488:	7afb      	ldrb	r3, [r7, #11]
 800048a:	4313      	orrs	r3, r2
 800048c:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 800048e:	7afb      	ldrb	r3, [r7, #11]
 8000490:	051b      	lsls	r3, r3, #20
 8000492:	68fa      	ldr	r2, [r7, #12]
 8000494:	4313      	orrs	r3, r2
 8000496:	60fb      	str	r3, [r7, #12]

  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	68fa      	ldr	r2, [r7, #12]
 800049c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800049e:	bf00      	nop
 80004a0:	3714      	adds	r7, #20
 80004a2:	46bd      	mov	sp, r7
 80004a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a8:	4770      	bx	lr
 80004aa:	bf00      	nop
 80004ac:	c0fff7fd 	.word	0xc0fff7fd

080004b0 <ADC_CommonInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 80004b0:	b480      	push	{r7}
 80004b2:	b085      	sub	sp, #20
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0;
 80004b8:	2300      	movs	r3, #0
 80004ba:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 80004bc:	4b0e      	ldr	r3, [pc, #56]	; (80004f8 <ADC_CommonInit+0x48>)
 80004be:	685b      	ldr	r3, [r3, #4]
 80004c0:	60fb      	str	r3, [r7, #12]

  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 80004c2:	68fa      	ldr	r2, [r7, #12]
 80004c4:	4b0d      	ldr	r3, [pc, #52]	; (80004fc <ADC_CommonInit+0x4c>)
 80004c6:	4013      	ands	r3, r2
 80004c8:	60fb      	str	r3, [r7, #12]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode |
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	681a      	ldr	r2, [r3, #0]
                        ADC_CommonInitStruct->ADC_Prescaler |
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	685b      	ldr	r3, [r3, #4]
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode |
 80004d2:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_DMAAccessMode |
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	689b      	ldr	r3, [r3, #8]
                        ADC_CommonInitStruct->ADC_Prescaler |
 80004d8:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	68db      	ldr	r3, [r3, #12]
                        ADC_CommonInitStruct->ADC_DMAAccessMode |
 80004de:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode |
 80004e0:	68fa      	ldr	r2, [r7, #12]
 80004e2:	4313      	orrs	r3, r2
 80004e4:	60fb      	str	r3, [r7, #12]

  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 80004e6:	4a04      	ldr	r2, [pc, #16]	; (80004f8 <ADC_CommonInit+0x48>)
 80004e8:	68fb      	ldr	r3, [r7, #12]
 80004ea:	6053      	str	r3, [r2, #4]
}
 80004ec:	bf00      	nop
 80004ee:	3714      	adds	r7, #20
 80004f0:	46bd      	mov	sp, r7
 80004f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f6:	4770      	bx	lr
 80004f8:	40012300 	.word	0x40012300
 80004fc:	fffc30e0 	.word	0xfffc30e0

08000500 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000500:	b480      	push	{r7}
 8000502:	b083      	sub	sp, #12
 8000504:	af00      	add	r7, sp, #0
 8000506:	6078      	str	r0, [r7, #4]
 8000508:	460b      	mov	r3, r1
 800050a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800050c:	78fb      	ldrb	r3, [r7, #3]
 800050e:	2b00      	cmp	r3, #0
 8000510:	d006      	beq.n	8000520 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	689b      	ldr	r3, [r3, #8]
 8000516:	f043 0201 	orr.w	r2, r3, #1
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 800051e:	e005      	b.n	800052c <ADC_Cmd+0x2c>
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	689b      	ldr	r3, [r3, #8]
 8000524:	f023 0201 	bic.w	r2, r3, #1
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	609a      	str	r2, [r3, #8]
}
 800052c:	bf00      	nop
 800052e:	370c      	adds	r7, #12
 8000530:	46bd      	mov	sp, r7
 8000532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000536:	4770      	bx	lr

08000538 <ADC_RegularChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8000538:	b480      	push	{r7}
 800053a:	b085      	sub	sp, #20
 800053c:	af00      	add	r7, sp, #0
 800053e:	6078      	str	r0, [r7, #4]
 8000540:	4608      	mov	r0, r1
 8000542:	4611      	mov	r1, r2
 8000544:	461a      	mov	r2, r3
 8000546:	4603      	mov	r3, r0
 8000548:	70fb      	strb	r3, [r7, #3]
 800054a:	460b      	mov	r3, r1
 800054c:	70bb      	strb	r3, [r7, #2]
 800054e:	4613      	mov	r3, r2
 8000550:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8000552:	2300      	movs	r3, #0
 8000554:	60fb      	str	r3, [r7, #12]
 8000556:	2300      	movs	r3, #0
 8000558:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 800055a:	78fb      	ldrb	r3, [r7, #3]
 800055c:	2b09      	cmp	r3, #9
 800055e:	d923      	bls.n	80005a8 <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	68db      	ldr	r3, [r3, #12]
 8000564:	60fb      	str	r3, [r7, #12]

    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 8000566:	78fb      	ldrb	r3, [r7, #3]
 8000568:	f1a3 020a 	sub.w	r2, r3, #10
 800056c:	4613      	mov	r3, r2
 800056e:	005b      	lsls	r3, r3, #1
 8000570:	4413      	add	r3, r2
 8000572:	2207      	movs	r2, #7
 8000574:	fa02 f303 	lsl.w	r3, r2, r3
 8000578:	60bb      	str	r3, [r7, #8]

    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 800057a:	68bb      	ldr	r3, [r7, #8]
 800057c:	43db      	mvns	r3, r3
 800057e:	68fa      	ldr	r2, [r7, #12]
 8000580:	4013      	ands	r3, r2
 8000582:	60fb      	str	r3, [r7, #12]

    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8000584:	7879      	ldrb	r1, [r7, #1]
 8000586:	78fb      	ldrb	r3, [r7, #3]
 8000588:	f1a3 020a 	sub.w	r2, r3, #10
 800058c:	4613      	mov	r3, r2
 800058e:	005b      	lsls	r3, r3, #1
 8000590:	4413      	add	r3, r2
 8000592:	fa01 f303 	lsl.w	r3, r1, r3
 8000596:	60bb      	str	r3, [r7, #8]

    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000598:	68fa      	ldr	r2, [r7, #12]
 800059a:	68bb      	ldr	r3, [r7, #8]
 800059c:	4313      	orrs	r3, r2
 800059e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	68fa      	ldr	r2, [r7, #12]
 80005a4:	60da      	str	r2, [r3, #12]
 80005a6:	e01e      	b.n	80005e6 <ADC_RegularChannelConfig+0xae>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	691b      	ldr	r3, [r3, #16]
 80005ac:	60fb      	str	r3, [r7, #12]

    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 80005ae:	78fa      	ldrb	r2, [r7, #3]
 80005b0:	4613      	mov	r3, r2
 80005b2:	005b      	lsls	r3, r3, #1
 80005b4:	4413      	add	r3, r2
 80005b6:	2207      	movs	r2, #7
 80005b8:	fa02 f303 	lsl.w	r3, r2, r3
 80005bc:	60bb      	str	r3, [r7, #8]

    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 80005be:	68bb      	ldr	r3, [r7, #8]
 80005c0:	43db      	mvns	r3, r3
 80005c2:	68fa      	ldr	r2, [r7, #12]
 80005c4:	4013      	ands	r3, r2
 80005c6:	60fb      	str	r3, [r7, #12]

    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 80005c8:	7879      	ldrb	r1, [r7, #1]
 80005ca:	78fa      	ldrb	r2, [r7, #3]
 80005cc:	4613      	mov	r3, r2
 80005ce:	005b      	lsls	r3, r3, #1
 80005d0:	4413      	add	r3, r2
 80005d2:	fa01 f303 	lsl.w	r3, r1, r3
 80005d6:	60bb      	str	r3, [r7, #8]

    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 80005d8:	68fa      	ldr	r2, [r7, #12]
 80005da:	68bb      	ldr	r3, [r7, #8]
 80005dc:	4313      	orrs	r3, r2
 80005de:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	68fa      	ldr	r2, [r7, #12]
 80005e4:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 80005e6:	78bb      	ldrb	r3, [r7, #2]
 80005e8:	2b06      	cmp	r3, #6
 80005ea:	d821      	bhi.n	8000630 <ADC_RegularChannelConfig+0xf8>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80005f0:	60fb      	str	r3, [r7, #12]

    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 80005f2:	78bb      	ldrb	r3, [r7, #2]
 80005f4:	1e5a      	subs	r2, r3, #1
 80005f6:	4613      	mov	r3, r2
 80005f8:	009b      	lsls	r3, r3, #2
 80005fa:	4413      	add	r3, r2
 80005fc:	221f      	movs	r2, #31
 80005fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000602:	60bb      	str	r3, [r7, #8]

    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000604:	68bb      	ldr	r3, [r7, #8]
 8000606:	43db      	mvns	r3, r3
 8000608:	68fa      	ldr	r2, [r7, #12]
 800060a:	4013      	ands	r3, r2
 800060c:	60fb      	str	r3, [r7, #12]

    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 800060e:	78f9      	ldrb	r1, [r7, #3]
 8000610:	78bb      	ldrb	r3, [r7, #2]
 8000612:	1e5a      	subs	r2, r3, #1
 8000614:	4613      	mov	r3, r2
 8000616:	009b      	lsls	r3, r3, #2
 8000618:	4413      	add	r3, r2
 800061a:	fa01 f303 	lsl.w	r3, r1, r3
 800061e:	60bb      	str	r3, [r7, #8]

    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000620:	68fa      	ldr	r2, [r7, #12]
 8000622:	68bb      	ldr	r3, [r7, #8]
 8000624:	4313      	orrs	r3, r2
 8000626:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	68fa      	ldr	r2, [r7, #12]
 800062c:	635a      	str	r2, [r3, #52]	; 0x34
    tmpreg1 |= tmpreg2;

    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 800062e:	e047      	b.n	80006c0 <ADC_RegularChannelConfig+0x188>
  else if (Rank < 13)
 8000630:	78bb      	ldrb	r3, [r7, #2]
 8000632:	2b0c      	cmp	r3, #12
 8000634:	d821      	bhi.n	800067a <ADC_RegularChannelConfig+0x142>
    tmpreg1 = ADCx->SQR2;
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800063a:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 800063c:	78bb      	ldrb	r3, [r7, #2]
 800063e:	1fda      	subs	r2, r3, #7
 8000640:	4613      	mov	r3, r2
 8000642:	009b      	lsls	r3, r3, #2
 8000644:	4413      	add	r3, r2
 8000646:	221f      	movs	r2, #31
 8000648:	fa02 f303 	lsl.w	r3, r2, r3
 800064c:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 800064e:	68bb      	ldr	r3, [r7, #8]
 8000650:	43db      	mvns	r3, r3
 8000652:	68fa      	ldr	r2, [r7, #12]
 8000654:	4013      	ands	r3, r2
 8000656:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 8000658:	78f9      	ldrb	r1, [r7, #3]
 800065a:	78bb      	ldrb	r3, [r7, #2]
 800065c:	1fda      	subs	r2, r3, #7
 800065e:	4613      	mov	r3, r2
 8000660:	009b      	lsls	r3, r3, #2
 8000662:	4413      	add	r3, r2
 8000664:	fa01 f303 	lsl.w	r3, r1, r3
 8000668:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 800066a:	68fa      	ldr	r2, [r7, #12]
 800066c:	68bb      	ldr	r3, [r7, #8]
 800066e:	4313      	orrs	r3, r2
 8000670:	60fb      	str	r3, [r7, #12]
    ADCx->SQR2 = tmpreg1;
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	68fa      	ldr	r2, [r7, #12]
 8000676:	631a      	str	r2, [r3, #48]	; 0x30
}
 8000678:	e022      	b.n	80006c0 <ADC_RegularChannelConfig+0x188>
    tmpreg1 = ADCx->SQR1;
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800067e:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 8000680:	78bb      	ldrb	r3, [r7, #2]
 8000682:	f1a3 020d 	sub.w	r2, r3, #13
 8000686:	4613      	mov	r3, r2
 8000688:	009b      	lsls	r3, r3, #2
 800068a:	4413      	add	r3, r2
 800068c:	221f      	movs	r2, #31
 800068e:	fa02 f303 	lsl.w	r3, r2, r3
 8000692:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 8000694:	68bb      	ldr	r3, [r7, #8]
 8000696:	43db      	mvns	r3, r3
 8000698:	68fa      	ldr	r2, [r7, #12]
 800069a:	4013      	ands	r3, r2
 800069c:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 800069e:	78f9      	ldrb	r1, [r7, #3]
 80006a0:	78bb      	ldrb	r3, [r7, #2]
 80006a2:	f1a3 020d 	sub.w	r2, r3, #13
 80006a6:	4613      	mov	r3, r2
 80006a8:	009b      	lsls	r3, r3, #2
 80006aa:	4413      	add	r3, r2
 80006ac:	fa01 f303 	lsl.w	r3, r1, r3
 80006b0:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 80006b2:	68fa      	ldr	r2, [r7, #12]
 80006b4:	68bb      	ldr	r3, [r7, #8]
 80006b6:	4313      	orrs	r3, r2
 80006b8:	60fb      	str	r3, [r7, #12]
    ADCx->SQR1 = tmpreg1;
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	68fa      	ldr	r2, [r7, #12]
 80006be:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80006c0:	bf00      	nop
 80006c2:	3714      	adds	r7, #20
 80006c4:	46bd      	mov	sp, r7
 80006c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ca:	4770      	bx	lr

080006cc <ADC_SoftwareStartConv>:
  * @brief  Enables the selected ADC software start conversion of the regular channels.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_SoftwareStartConv(ADC_TypeDef* ADCx)
{
 80006cc:	b480      	push	{r7}
 80006ce:	b083      	sub	sp, #12
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Enable the selected ADC conversion for regular group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	689b      	ldr	r3, [r3, #8]
 80006d8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	609a      	str	r2, [r3, #8]
}
 80006e0:	bf00      	nop
 80006e2:	370c      	adds	r7, #12
 80006e4:	46bd      	mov	sp, r7
 80006e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ea:	4770      	bx	lr

080006ec <ADC_EOCOnEachRegularChannelCmd>:
  * @param  NewState: new state of the selected ADC EOC flag rising
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_EOCOnEachRegularChannelCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 80006ec:	b480      	push	{r7}
 80006ee:	b083      	sub	sp, #12
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
 80006f4:	460b      	mov	r3, r1
 80006f6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80006f8:	78fb      	ldrb	r3, [r7, #3]
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d006      	beq.n	800070c <ADC_EOCOnEachRegularChannelCmd+0x20>
  {
    /* Enable the selected ADC EOC rising on each regular channel conversion */
    ADCx->CR2 |= (uint32_t)ADC_CR2_EOCS;
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	689b      	ldr	r3, [r3, #8]
 8000702:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC EOC rising on each regular channel conversion */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_EOCS);
  }
}
 800070a:	e005      	b.n	8000718 <ADC_EOCOnEachRegularChannelCmd+0x2c>
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_EOCS);
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	689b      	ldr	r3, [r3, #8]
 8000710:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	609a      	str	r2, [r3, #8]
}
 8000718:	bf00      	nop
 800071a:	370c      	adds	r7, #12
 800071c:	46bd      	mov	sp, r7
 800071e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000722:	4770      	bx	lr

08000724 <ADC_ContinuousModeCmd>:
  * @param  NewState: new state of the selected ADC continuous conversion mode
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_ContinuousModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000724:	b480      	push	{r7}
 8000726:	b083      	sub	sp, #12
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]
 800072c:	460b      	mov	r3, r1
 800072e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000730:	78fb      	ldrb	r3, [r7, #3]
 8000732:	2b00      	cmp	r3, #0
 8000734:	d006      	beq.n	8000744 <ADC_ContinuousModeCmd+0x20>
  {
    /* Enable the selected ADC continuous conversion mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_CONT;
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	689b      	ldr	r3, [r3, #8]
 800073a:	f043 0202 	orr.w	r2, r3, #2
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC continuous conversion mode */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_CONT);
  }
}
 8000742:	e005      	b.n	8000750 <ADC_ContinuousModeCmd+0x2c>
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_CONT);
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	689b      	ldr	r3, [r3, #8]
 8000748:	f023 0202 	bic.w	r2, r3, #2
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	609a      	str	r2, [r3, #8]
}
 8000750:	bf00      	nop
 8000752:	370c      	adds	r7, #12
 8000754:	46bd      	mov	sp, r7
 8000756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075a:	4770      	bx	lr

0800075c <ADC_DiscModeChannelCountConfig>:
  * @param  Number: specifies the discontinuous mode regular channel count value.
  *          This number must be between 1 and 8.
  * @retval None
  */
void ADC_DiscModeChannelCountConfig(ADC_TypeDef* ADCx, uint8_t Number)
{
 800075c:	b480      	push	{r7}
 800075e:	b085      	sub	sp, #20
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
 8000764:	460b      	mov	r3, r1
 8000766:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg1 = 0;
 8000768:	2300      	movs	r3, #0
 800076a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg2 = 0;
 800076c:	2300      	movs	r3, #0
 800076e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));

  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	685b      	ldr	r3, [r3, #4]
 8000774:	60fb      	str	r3, [r7, #12]

  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_RESET;
 8000776:	68fb      	ldr	r3, [r7, #12]
 8000778:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800077c:	60fb      	str	r3, [r7, #12]

  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
 800077e:	78fb      	ldrb	r3, [r7, #3]
 8000780:	3b01      	subs	r3, #1
 8000782:	60bb      	str	r3, [r7, #8]
  tmpreg1 |= tmpreg2 << 13;
 8000784:	68bb      	ldr	r3, [r7, #8]
 8000786:	035b      	lsls	r3, r3, #13
 8000788:	68fa      	ldr	r2, [r7, #12]
 800078a:	4313      	orrs	r3, r2
 800078c:	60fb      	str	r3, [r7, #12]

  /* Store the new register value */
  ADCx->CR1 = tmpreg1;
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	68fa      	ldr	r2, [r7, #12]
 8000792:	605a      	str	r2, [r3, #4]
}
 8000794:	bf00      	nop
 8000796:	3714      	adds	r7, #20
 8000798:	46bd      	mov	sp, r7
 800079a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079e:	4770      	bx	lr

080007a0 <ADC_DiscModeCmd>:
  *         regular group channel.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 80007a0:	b480      	push	{r7}
 80007a2:	b083      	sub	sp, #12
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
 80007a8:	460b      	mov	r3, r1
 80007aa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80007ac:	78fb      	ldrb	r3, [r7, #3]
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d006      	beq.n	80007c0 <ADC_DiscModeCmd+0x20>
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	685b      	ldr	r3, [r3, #4]
 80007b6:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	605a      	str	r2, [r3, #4]
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    ADCx->CR1 &= (uint32_t)(~ADC_CR1_DISCEN);
  }
}
 80007be:	e005      	b.n	80007cc <ADC_DiscModeCmd+0x2c>
    ADCx->CR1 &= (uint32_t)(~ADC_CR1_DISCEN);
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	685b      	ldr	r3, [r3, #4]
 80007c4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	605a      	str	r2, [r3, #4]
}
 80007cc:	bf00      	nop
 80007ce:	370c      	adds	r7, #12
 80007d0:	46bd      	mov	sp, r7
 80007d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d6:	4770      	bx	lr

080007d8 <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
 80007d8:	b480      	push	{r7}
 80007da:	b083      	sub	sp, #12
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007e4:	b29b      	uxth	r3, r3
}
 80007e6:	4618      	mov	r0, r3
 80007e8:	370c      	adds	r7, #12
 80007ea:	46bd      	mov	sp, r7
 80007ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f0:	4770      	bx	lr

080007f2 <ADC_GetFlagStatus>:
  *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
  *            @arg ADC_FLAG_OVR: Overrun flag
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 80007f2:	b480      	push	{r7}
 80007f4:	b085      	sub	sp, #20
 80007f6:	af00      	add	r7, sp, #0
 80007f8:	6078      	str	r0, [r7, #4]
 80007fa:	460b      	mov	r3, r1
 80007fc:	70fb      	strb	r3, [r7, #3]
  FlagStatus bitstatus = RESET;
 80007fe:	2300      	movs	r3, #0
 8000800:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	681a      	ldr	r2, [r3, #0]
 8000806:	78fb      	ldrb	r3, [r7, #3]
 8000808:	4013      	ands	r3, r2
 800080a:	2b00      	cmp	r3, #0
 800080c:	d002      	beq.n	8000814 <ADC_GetFlagStatus+0x22>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 800080e:	2301      	movs	r3, #1
 8000810:	73fb      	strb	r3, [r7, #15]
 8000812:	e001      	b.n	8000818 <ADC_GetFlagStatus+0x26>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 8000814:	2300      	movs	r3, #0
 8000816:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 8000818:	7bfb      	ldrb	r3, [r7, #15]
}
 800081a:	4618      	mov	r0, r3
 800081c:	3714      	adds	r7, #20
 800081e:	46bd      	mov	sp, r7
 8000820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000824:	4770      	bx	lr

08000826 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000826:	b480      	push	{r7}
 8000828:	b087      	sub	sp, #28
 800082a:	af00      	add	r7, sp, #0
 800082c:	6078      	str	r0, [r7, #4]
 800082e:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000830:	2300      	movs	r3, #0
 8000832:	617b      	str	r3, [r7, #20]
 8000834:	2300      	movs	r3, #0
 8000836:	613b      	str	r3, [r7, #16]
 8000838:	2300      	movs	r3, #0
 800083a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800083c:	2300      	movs	r3, #0
 800083e:	617b      	str	r3, [r7, #20]
 8000840:	e076      	b.n	8000930 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000842:	2201      	movs	r2, #1
 8000844:	697b      	ldr	r3, [r7, #20]
 8000846:	fa02 f303 	lsl.w	r3, r2, r3
 800084a:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800084c:	683b      	ldr	r3, [r7, #0]
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	693a      	ldr	r2, [r7, #16]
 8000852:	4013      	ands	r3, r2
 8000854:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000856:	68fa      	ldr	r2, [r7, #12]
 8000858:	693b      	ldr	r3, [r7, #16]
 800085a:	429a      	cmp	r2, r3
 800085c:	d165      	bne.n	800092a <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	681a      	ldr	r2, [r3, #0]
 8000862:	697b      	ldr	r3, [r7, #20]
 8000864:	005b      	lsls	r3, r3, #1
 8000866:	2103      	movs	r1, #3
 8000868:	fa01 f303 	lsl.w	r3, r1, r3
 800086c:	43db      	mvns	r3, r3
 800086e:	401a      	ands	r2, r3
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	681a      	ldr	r2, [r3, #0]
 8000878:	683b      	ldr	r3, [r7, #0]
 800087a:	791b      	ldrb	r3, [r3, #4]
 800087c:	4619      	mov	r1, r3
 800087e:	697b      	ldr	r3, [r7, #20]
 8000880:	005b      	lsls	r3, r3, #1
 8000882:	fa01 f303 	lsl.w	r3, r1, r3
 8000886:	431a      	orrs	r2, r3
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800088c:	683b      	ldr	r3, [r7, #0]
 800088e:	791b      	ldrb	r3, [r3, #4]
 8000890:	2b01      	cmp	r3, #1
 8000892:	d003      	beq.n	800089c <GPIO_Init+0x76>
 8000894:	683b      	ldr	r3, [r7, #0]
 8000896:	791b      	ldrb	r3, [r3, #4]
 8000898:	2b02      	cmp	r3, #2
 800089a:	d12e      	bne.n	80008fa <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	689a      	ldr	r2, [r3, #8]
 80008a0:	697b      	ldr	r3, [r7, #20]
 80008a2:	005b      	lsls	r3, r3, #1
 80008a4:	2103      	movs	r1, #3
 80008a6:	fa01 f303 	lsl.w	r3, r1, r3
 80008aa:	43db      	mvns	r3, r3
 80008ac:	401a      	ands	r2, r3
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	689a      	ldr	r2, [r3, #8]
 80008b6:	683b      	ldr	r3, [r7, #0]
 80008b8:	795b      	ldrb	r3, [r3, #5]
 80008ba:	4619      	mov	r1, r3
 80008bc:	697b      	ldr	r3, [r7, #20]
 80008be:	005b      	lsls	r3, r3, #1
 80008c0:	fa01 f303 	lsl.w	r3, r1, r3
 80008c4:	431a      	orrs	r2, r3
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	685a      	ldr	r2, [r3, #4]
 80008ce:	697b      	ldr	r3, [r7, #20]
 80008d0:	b29b      	uxth	r3, r3
 80008d2:	4619      	mov	r1, r3
 80008d4:	2301      	movs	r3, #1
 80008d6:	408b      	lsls	r3, r1
 80008d8:	43db      	mvns	r3, r3
 80008da:	401a      	ands	r2, r3
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	685b      	ldr	r3, [r3, #4]
 80008e4:	683a      	ldr	r2, [r7, #0]
 80008e6:	7992      	ldrb	r2, [r2, #6]
 80008e8:	4611      	mov	r1, r2
 80008ea:	697a      	ldr	r2, [r7, #20]
 80008ec:	b292      	uxth	r2, r2
 80008ee:	fa01 f202 	lsl.w	r2, r1, r2
 80008f2:	b292      	uxth	r2, r2
 80008f4:	431a      	orrs	r2, r3
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	68da      	ldr	r2, [r3, #12]
 80008fe:	697b      	ldr	r3, [r7, #20]
 8000900:	b29b      	uxth	r3, r3
 8000902:	005b      	lsls	r3, r3, #1
 8000904:	2103      	movs	r1, #3
 8000906:	fa01 f303 	lsl.w	r3, r1, r3
 800090a:	43db      	mvns	r3, r3
 800090c:	401a      	ands	r2, r3
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	68da      	ldr	r2, [r3, #12]
 8000916:	683b      	ldr	r3, [r7, #0]
 8000918:	79db      	ldrb	r3, [r3, #7]
 800091a:	4619      	mov	r1, r3
 800091c:	697b      	ldr	r3, [r7, #20]
 800091e:	005b      	lsls	r3, r3, #1
 8000920:	fa01 f303 	lsl.w	r3, r1, r3
 8000924:	431a      	orrs	r2, r3
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800092a:	697b      	ldr	r3, [r7, #20]
 800092c:	3301      	adds	r3, #1
 800092e:	617b      	str	r3, [r7, #20]
 8000930:	697b      	ldr	r3, [r7, #20]
 8000932:	2b0f      	cmp	r3, #15
 8000934:	d985      	bls.n	8000842 <GPIO_Init+0x1c>
    }
  }
}
 8000936:	bf00      	nop
 8000938:	bf00      	nop
 800093a:	371c      	adds	r7, #28
 800093c:	46bd      	mov	sp, r7
 800093e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000942:	4770      	bx	lr

08000944 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_LTDC: Connect LTDC pins to AF14 for STM32F429xx/439xx devices.
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000944:	b480      	push	{r7}
 8000946:	b085      	sub	sp, #20
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
 800094c:	460b      	mov	r3, r1
 800094e:	807b      	strh	r3, [r7, #2]
 8000950:	4613      	mov	r3, r2
 8000952:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000954:	2300      	movs	r3, #0
 8000956:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8000958:	2300      	movs	r3, #0
 800095a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));

  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 800095c:	787a      	ldrb	r2, [r7, #1]
 800095e:	887b      	ldrh	r3, [r7, #2]
 8000960:	f003 0307 	and.w	r3, r3, #7
 8000964:	009b      	lsls	r3, r3, #2
 8000966:	fa02 f303 	lsl.w	r3, r2, r3
 800096a:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 800096c:	887b      	ldrh	r3, [r7, #2]
 800096e:	08db      	lsrs	r3, r3, #3
 8000970:	b29b      	uxth	r3, r3
 8000972:	461a      	mov	r2, r3
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	3208      	adds	r2, #8
 8000978:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800097c:	887b      	ldrh	r3, [r7, #2]
 800097e:	f003 0307 	and.w	r3, r3, #7
 8000982:	009b      	lsls	r3, r3, #2
 8000984:	210f      	movs	r1, #15
 8000986:	fa01 f303 	lsl.w	r3, r1, r3
 800098a:	43db      	mvns	r3, r3
 800098c:	8879      	ldrh	r1, [r7, #2]
 800098e:	08c9      	lsrs	r1, r1, #3
 8000990:	b289      	uxth	r1, r1
 8000992:	4608      	mov	r0, r1
 8000994:	ea02 0103 	and.w	r1, r2, r3
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	f100 0208 	add.w	r2, r0, #8
 800099e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 80009a2:	887b      	ldrh	r3, [r7, #2]
 80009a4:	08db      	lsrs	r3, r3, #3
 80009a6:	b29b      	uxth	r3, r3
 80009a8:	461a      	mov	r2, r3
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	3208      	adds	r2, #8
 80009ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80009b2:	68fa      	ldr	r2, [r7, #12]
 80009b4:	4313      	orrs	r3, r2
 80009b6:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 80009b8:	887b      	ldrh	r3, [r7, #2]
 80009ba:	08db      	lsrs	r3, r3, #3
 80009bc:	b29b      	uxth	r3, r3
 80009be:	461a      	mov	r2, r3
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	3208      	adds	r2, #8
 80009c4:	68b9      	ldr	r1, [r7, #8]
 80009c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80009ca:	bf00      	nop
 80009cc:	3714      	adds	r7, #20
 80009ce:	46bd      	mov	sp, r7
 80009d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d4:	4770      	bx	lr
	...

080009d8 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80009d8:	b480      	push	{r7}
 80009da:	b089      	sub	sp, #36	; 0x24
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80009e0:	2300      	movs	r3, #0
 80009e2:	61bb      	str	r3, [r7, #24]
 80009e4:	2300      	movs	r3, #0
 80009e6:	617b      	str	r3, [r7, #20]
 80009e8:	2300      	movs	r3, #0
 80009ea:	61fb      	str	r3, [r7, #28]
 80009ec:	2302      	movs	r3, #2
 80009ee:	613b      	str	r3, [r7, #16]
 80009f0:	2300      	movs	r3, #0
 80009f2:	60fb      	str	r3, [r7, #12]
 80009f4:	2302      	movs	r3, #2
 80009f6:	60bb      	str	r3, [r7, #8]
#if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)
  uint32_t pllr = 2;
#endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80009f8:	4b4a      	ldr	r3, [pc, #296]	; (8000b24 <RCC_GetClocksFreq+0x14c>)
 80009fa:	689b      	ldr	r3, [r3, #8]
 80009fc:	f003 030c 	and.w	r3, r3, #12
 8000a00:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 8000a02:	69bb      	ldr	r3, [r7, #24]
 8000a04:	2b08      	cmp	r3, #8
 8000a06:	d011      	beq.n	8000a2c <RCC_GetClocksFreq+0x54>
 8000a08:	69bb      	ldr	r3, [r7, #24]
 8000a0a:	2b08      	cmp	r3, #8
 8000a0c:	d844      	bhi.n	8000a98 <RCC_GetClocksFreq+0xc0>
 8000a0e:	69bb      	ldr	r3, [r7, #24]
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d003      	beq.n	8000a1c <RCC_GetClocksFreq+0x44>
 8000a14:	69bb      	ldr	r3, [r7, #24]
 8000a16:	2b04      	cmp	r3, #4
 8000a18:	d004      	beq.n	8000a24 <RCC_GetClocksFreq+0x4c>
 8000a1a:	e03d      	b.n	8000a98 <RCC_GetClocksFreq+0xc0>
  {
  case 0x00:  /* HSI used as system clock source */
    RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	4a42      	ldr	r2, [pc, #264]	; (8000b28 <RCC_GetClocksFreq+0x150>)
 8000a20:	601a      	str	r2, [r3, #0]
    break;
 8000a22:	e03d      	b.n	8000aa0 <RCC_GetClocksFreq+0xc8>
  case 0x04:  /* HSE used as system clock  source */
    RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	4a41      	ldr	r2, [pc, #260]	; (8000b2c <RCC_GetClocksFreq+0x154>)
 8000a28:	601a      	str	r2, [r3, #0]
    break;
 8000a2a:	e039      	b.n	8000aa0 <RCC_GetClocksFreq+0xc8>
  case 0x08:  /* PLL P used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLP
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000a2c:	4b3d      	ldr	r3, [pc, #244]	; (8000b24 <RCC_GetClocksFreq+0x14c>)
 8000a2e:	685b      	ldr	r3, [r3, #4]
 8000a30:	0d9b      	lsrs	r3, r3, #22
 8000a32:	f003 0301 	and.w	r3, r3, #1
 8000a36:	60fb      	str	r3, [r7, #12]
    pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000a38:	4b3a      	ldr	r3, [pc, #232]	; (8000b24 <RCC_GetClocksFreq+0x14c>)
 8000a3a:	685b      	ldr	r3, [r3, #4]
 8000a3c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000a40:	60bb      	str	r3, [r7, #8]

    if (pllsource != 0)
 8000a42:	68fb      	ldr	r3, [r7, #12]
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d00c      	beq.n	8000a62 <RCC_GetClocksFreq+0x8a>
    {
      /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000a48:	4a38      	ldr	r2, [pc, #224]	; (8000b2c <RCC_GetClocksFreq+0x154>)
 8000a4a:	68bb      	ldr	r3, [r7, #8]
 8000a4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a50:	4a34      	ldr	r2, [pc, #208]	; (8000b24 <RCC_GetClocksFreq+0x14c>)
 8000a52:	6852      	ldr	r2, [r2, #4]
 8000a54:	0992      	lsrs	r2, r2, #6
 8000a56:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000a5a:	fb02 f303 	mul.w	r3, r2, r3
 8000a5e:	61fb      	str	r3, [r7, #28]
 8000a60:	e00b      	b.n	8000a7a <RCC_GetClocksFreq+0xa2>
    }
    else
    {
      /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000a62:	4a31      	ldr	r2, [pc, #196]	; (8000b28 <RCC_GetClocksFreq+0x150>)
 8000a64:	68bb      	ldr	r3, [r7, #8]
 8000a66:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a6a:	4a2e      	ldr	r2, [pc, #184]	; (8000b24 <RCC_GetClocksFreq+0x14c>)
 8000a6c:	6852      	ldr	r2, [r2, #4]
 8000a6e:	0992      	lsrs	r2, r2, #6
 8000a70:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000a74:	fb02 f303 	mul.w	r3, r2, r3
 8000a78:	61fb      	str	r3, [r7, #28]
    }

    pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000a7a:	4b2a      	ldr	r3, [pc, #168]	; (8000b24 <RCC_GetClocksFreq+0x14c>)
 8000a7c:	685b      	ldr	r3, [r3, #4]
 8000a7e:	0c1b      	lsrs	r3, r3, #16
 8000a80:	f003 0303 	and.w	r3, r3, #3
 8000a84:	3301      	adds	r3, #1
 8000a86:	005b      	lsls	r3, r3, #1
 8000a88:	613b      	str	r3, [r7, #16]
    RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8000a8a:	69fa      	ldr	r2, [r7, #28]
 8000a8c:	693b      	ldr	r3, [r7, #16]
 8000a8e:	fbb2 f2f3 	udiv	r2, r2, r3
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	601a      	str	r2, [r3, #0]
    break;
 8000a96:	e003      	b.n	8000aa0 <RCC_GetClocksFreq+0xc8>
    RCC_Clocks->SYSCLK_Frequency = pllvco/pllr;
    break;
#endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */

  default:
    RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	4a23      	ldr	r2, [pc, #140]	; (8000b28 <RCC_GetClocksFreq+0x150>)
 8000a9c:	601a      	str	r2, [r3, #0]
    break;
 8000a9e:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000aa0:	4b20      	ldr	r3, [pc, #128]	; (8000b24 <RCC_GetClocksFreq+0x14c>)
 8000aa2:	689b      	ldr	r3, [r3, #8]
 8000aa4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000aa8:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 8000aaa:	69bb      	ldr	r3, [r7, #24]
 8000aac:	091b      	lsrs	r3, r3, #4
 8000aae:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000ab0:	4a1f      	ldr	r2, [pc, #124]	; (8000b30 <RCC_GetClocksFreq+0x158>)
 8000ab2:	69bb      	ldr	r3, [r7, #24]
 8000ab4:	4413      	add	r3, r2
 8000ab6:	781b      	ldrb	r3, [r3, #0]
 8000ab8:	b2db      	uxtb	r3, r3
 8000aba:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	681a      	ldr	r2, [r3, #0]
 8000ac0:	697b      	ldr	r3, [r7, #20]
 8000ac2:	40da      	lsrs	r2, r3
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8000ac8:	4b16      	ldr	r3, [pc, #88]	; (8000b24 <RCC_GetClocksFreq+0x14c>)
 8000aca:	689b      	ldr	r3, [r3, #8]
 8000acc:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8000ad0:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 8000ad2:	69bb      	ldr	r3, [r7, #24]
 8000ad4:	0a9b      	lsrs	r3, r3, #10
 8000ad6:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000ad8:	4a15      	ldr	r2, [pc, #84]	; (8000b30 <RCC_GetClocksFreq+0x158>)
 8000ada:	69bb      	ldr	r3, [r7, #24]
 8000adc:	4413      	add	r3, r2
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	b2db      	uxtb	r3, r3
 8000ae2:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	685a      	ldr	r2, [r3, #4]
 8000ae8:	697b      	ldr	r3, [r7, #20]
 8000aea:	40da      	lsrs	r2, r3
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8000af0:	4b0c      	ldr	r3, [pc, #48]	; (8000b24 <RCC_GetClocksFreq+0x14c>)
 8000af2:	689b      	ldr	r3, [r3, #8]
 8000af4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000af8:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 8000afa:	69bb      	ldr	r3, [r7, #24]
 8000afc:	0b5b      	lsrs	r3, r3, #13
 8000afe:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000b00:	4a0b      	ldr	r2, [pc, #44]	; (8000b30 <RCC_GetClocksFreq+0x158>)
 8000b02:	69bb      	ldr	r3, [r7, #24]
 8000b04:	4413      	add	r3, r2
 8000b06:	781b      	ldrb	r3, [r3, #0]
 8000b08:	b2db      	uxtb	r3, r3
 8000b0a:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	685a      	ldr	r2, [r3, #4]
 8000b10:	697b      	ldr	r3, [r7, #20]
 8000b12:	40da      	lsrs	r2, r3
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	60da      	str	r2, [r3, #12]
}
 8000b18:	bf00      	nop
 8000b1a:	3724      	adds	r7, #36	; 0x24
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b22:	4770      	bx	lr
 8000b24:	40023800 	.word	0x40023800
 8000b28:	00f42400 	.word	0x00f42400
 8000b2c:	017d7840 	.word	0x017d7840
 8000b30:	20000014 	.word	0x20000014

08000b34 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000b34:	b480      	push	{r7}
 8000b36:	b083      	sub	sp, #12
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
 8000b3c:	460b      	mov	r3, r1
 8000b3e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000b40:	78fb      	ldrb	r3, [r7, #3]
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d006      	beq.n	8000b54 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8000b46:	4b0a      	ldr	r3, [pc, #40]	; (8000b70 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000b48:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000b4a:	4909      	ldr	r1, [pc, #36]	; (8000b70 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	4313      	orrs	r3, r2
 8000b50:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000b52:	e006      	b.n	8000b62 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000b54:	4b06      	ldr	r3, [pc, #24]	; (8000b70 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000b56:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	43db      	mvns	r3, r3
 8000b5c:	4904      	ldr	r1, [pc, #16]	; (8000b70 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000b5e:	4013      	ands	r3, r2
 8000b60:	630b      	str	r3, [r1, #48]	; 0x30
}
 8000b62:	bf00      	nop
 8000b64:	370c      	adds	r7, #12
 8000b66:	46bd      	mov	sp, r7
 8000b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6c:	4770      	bx	lr
 8000b6e:	bf00      	nop
 8000b70:	40023800 	.word	0x40023800

08000b74 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000b74:	b480      	push	{r7}
 8000b76:	b083      	sub	sp, #12
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
 8000b7c:	460b      	mov	r3, r1
 8000b7e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000b80:	78fb      	ldrb	r3, [r7, #3]
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d006      	beq.n	8000b94 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000b86:	4b0a      	ldr	r3, [pc, #40]	; (8000bb0 <RCC_APB2PeriphClockCmd+0x3c>)
 8000b88:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000b8a:	4909      	ldr	r1, [pc, #36]	; (8000bb0 <RCC_APB2PeriphClockCmd+0x3c>)
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	4313      	orrs	r3, r2
 8000b90:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000b92:	e006      	b.n	8000ba2 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000b94:	4b06      	ldr	r3, [pc, #24]	; (8000bb0 <RCC_APB2PeriphClockCmd+0x3c>)
 8000b96:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	43db      	mvns	r3, r3
 8000b9c:	4904      	ldr	r1, [pc, #16]	; (8000bb0 <RCC_APB2PeriphClockCmd+0x3c>)
 8000b9e:	4013      	ands	r3, r2
 8000ba0:	644b      	str	r3, [r1, #68]	; 0x44
}
 8000ba2:	bf00      	nop
 8000ba4:	370c      	adds	r7, #12
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop
 8000bb0:	40023800 	.word	0x40023800

08000bb4 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	b083      	sub	sp, #12
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
 8000bbc:	460b      	mov	r3, r1
 8000bbe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000bc0:	78fb      	ldrb	r3, [r7, #3]
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d006      	beq.n	8000bd4 <RCC_APB2PeriphResetCmd+0x20>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8000bc6:	4b0a      	ldr	r3, [pc, #40]	; (8000bf0 <RCC_APB2PeriphResetCmd+0x3c>)
 8000bc8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000bca:	4909      	ldr	r1, [pc, #36]	; (8000bf0 <RCC_APB2PeriphResetCmd+0x3c>)
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	4313      	orrs	r3, r2
 8000bd0:	624b      	str	r3, [r1, #36]	; 0x24
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
  }
}
 8000bd2:	e006      	b.n	8000be2 <RCC_APB2PeriphResetCmd+0x2e>
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8000bd4:	4b06      	ldr	r3, [pc, #24]	; (8000bf0 <RCC_APB2PeriphResetCmd+0x3c>)
 8000bd6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	43db      	mvns	r3, r3
 8000bdc:	4904      	ldr	r1, [pc, #16]	; (8000bf0 <RCC_APB2PeriphResetCmd+0x3c>)
 8000bde:	4013      	ands	r3, r2
 8000be0:	624b      	str	r3, [r1, #36]	; 0x24
}
 8000be2:	bf00      	nop
 8000be4:	370c      	adds	r7, #12
 8000be6:	46bd      	mov	sp, r7
 8000be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop
 8000bf0:	40023800 	.word	0x40023800

08000bf4 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	b085      	sub	sp, #20
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
 8000bfc:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	881b      	ldrh	r3, [r3, #0]
 8000c06:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	4a29      	ldr	r2, [pc, #164]	; (8000cb0 <TIM_TimeBaseInit+0xbc>)
 8000c0c:	4293      	cmp	r3, r2
 8000c0e:	d013      	beq.n	8000c38 <TIM_TimeBaseInit+0x44>
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	4a28      	ldr	r2, [pc, #160]	; (8000cb4 <TIM_TimeBaseInit+0xc0>)
 8000c14:	4293      	cmp	r3, r2
 8000c16:	d00f      	beq.n	8000c38 <TIM_TimeBaseInit+0x44>
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000c1e:	d00b      	beq.n	8000c38 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	4a25      	ldr	r2, [pc, #148]	; (8000cb8 <TIM_TimeBaseInit+0xc4>)
 8000c24:	4293      	cmp	r3, r2
 8000c26:	d007      	beq.n	8000c38 <TIM_TimeBaseInit+0x44>
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	4a24      	ldr	r2, [pc, #144]	; (8000cbc <TIM_TimeBaseInit+0xc8>)
 8000c2c:	4293      	cmp	r3, r2
 8000c2e:	d003      	beq.n	8000c38 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5))
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	4a23      	ldr	r2, [pc, #140]	; (8000cc0 <TIM_TimeBaseInit+0xcc>)
 8000c34:	4293      	cmp	r3, r2
 8000c36:	d108      	bne.n	8000c4a <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8000c38:	89fb      	ldrh	r3, [r7, #14]
 8000c3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000c3e:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8000c40:	683b      	ldr	r3, [r7, #0]
 8000c42:	885a      	ldrh	r2, [r3, #2]
 8000c44:	89fb      	ldrh	r3, [r7, #14]
 8000c46:	4313      	orrs	r3, r2
 8000c48:	81fb      	strh	r3, [r7, #14]
  }

  if((TIMx != TIM6) && (TIMx != TIM7))
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	4a1d      	ldr	r2, [pc, #116]	; (8000cc4 <TIM_TimeBaseInit+0xd0>)
 8000c4e:	4293      	cmp	r3, r2
 8000c50:	d00c      	beq.n	8000c6c <TIM_TimeBaseInit+0x78>
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	4a1c      	ldr	r2, [pc, #112]	; (8000cc8 <TIM_TimeBaseInit+0xd4>)
 8000c56:	4293      	cmp	r3, r2
 8000c58:	d008      	beq.n	8000c6c <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8000c5a:	89fb      	ldrh	r3, [r7, #14]
 8000c5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000c60:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8000c62:	683b      	ldr	r3, [r7, #0]
 8000c64:	891a      	ldrh	r2, [r3, #8]
 8000c66:	89fb      	ldrh	r3, [r7, #14]
 8000c68:	4313      	orrs	r3, r2
 8000c6a:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	89fa      	ldrh	r2, [r7, #14]
 8000c70:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8000c72:	683b      	ldr	r3, [r7, #0]
 8000c74:	685a      	ldr	r2, [r3, #4]
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8000c7a:	683b      	ldr	r3, [r7, #0]
 8000c7c:	881a      	ldrh	r2, [r3, #0]
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	851a      	strh	r2, [r3, #40]	; 0x28

  if ((TIMx == TIM1) || (TIMx == TIM8))
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	4a0a      	ldr	r2, [pc, #40]	; (8000cb0 <TIM_TimeBaseInit+0xbc>)
 8000c86:	4293      	cmp	r3, r2
 8000c88:	d003      	beq.n	8000c92 <TIM_TimeBaseInit+0x9e>
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	4a09      	ldr	r2, [pc, #36]	; (8000cb4 <TIM_TimeBaseInit+0xc0>)
 8000c8e:	4293      	cmp	r3, r2
 8000c90:	d104      	bne.n	8000c9c <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8000c92:	683b      	ldr	r3, [r7, #0]
 8000c94:	7a9b      	ldrb	r3, [r3, #10]
 8000c96:	b29a      	uxth	r2, r3
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	2201      	movs	r2, #1
 8000ca0:	829a      	strh	r2, [r3, #20]
}
 8000ca2:	bf00      	nop
 8000ca4:	3714      	adds	r7, #20
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cac:	4770      	bx	lr
 8000cae:	bf00      	nop
 8000cb0:	40010000 	.word	0x40010000
 8000cb4:	40010400 	.word	0x40010400
 8000cb8:	40000400 	.word	0x40000400
 8000cbc:	40000800 	.word	0x40000800
 8000cc0:	40000c00 	.word	0x40000c00
 8000cc4:	40001000 	.word	0x40001000
 8000cc8:	40001400 	.word	0x40001400

08000ccc <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	b083      	sub	sp, #12
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
 8000cd4:	460b      	mov	r3, r1
 8000cd6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000cd8:	78fb      	ldrb	r3, [r7, #3]
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d008      	beq.n	8000cf0 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	881b      	ldrh	r3, [r3, #0]
 8000ce2:	b29b      	uxth	r3, r3
 8000ce4:	f043 0301 	orr.w	r3, r3, #1
 8000ce8:	b29a      	uxth	r2, r3
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 8000cee:	e007      	b.n	8000d00 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	881b      	ldrh	r3, [r3, #0]
 8000cf4:	b29b      	uxth	r3, r3
 8000cf6:	f023 0301 	bic.w	r3, r3, #1
 8000cfa:	b29a      	uxth	r2, r3
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	801a      	strh	r2, [r3, #0]
}
 8000d00:	bf00      	nop
 8000d02:	370c      	adds	r7, #12
 8000d04:	46bd      	mov	sp, r7
 8000d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0a:	4770      	bx	lr

08000d0c <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	b085      	sub	sp, #20
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
 8000d14:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 8000d16:	2300      	movs	r3, #0
 8000d18:	81bb      	strh	r3, [r7, #12]
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	817b      	strh	r3, [r7, #10]
 8000d1e:	2300      	movs	r3, #0
 8000d20:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	8c1b      	ldrh	r3, [r3, #32]
 8000d26:	b29b      	uxth	r3, r3
 8000d28:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000d2c:	b29a      	uxth	r2, r3
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	841a      	strh	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	8c1b      	ldrh	r3, [r3, #32]
 8000d36:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	889b      	ldrh	r3, [r3, #4]
 8000d3c:	81fb      	strh	r3, [r7, #14]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	8b9b      	ldrh	r3, [r3, #28]
 8000d42:	81bb      	strh	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
 8000d44:	89bb      	ldrh	r3, [r7, #12]
 8000d46:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8000d4a:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 8000d4c:	89bb      	ldrh	r3, [r7, #12]
 8000d4e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000d52:	81bb      	strh	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8000d54:	683b      	ldr	r3, [r7, #0]
 8000d56:	881b      	ldrh	r3, [r3, #0]
 8000d58:	021b      	lsls	r3, r3, #8
 8000d5a:	b29a      	uxth	r2, r3
 8000d5c:	89bb      	ldrh	r3, [r7, #12]
 8000d5e:	4313      	orrs	r3, r2
 8000d60:	81bb      	strh	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 8000d62:	897b      	ldrh	r3, [r7, #10]
 8000d64:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000d68:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8000d6a:	683b      	ldr	r3, [r7, #0]
 8000d6c:	899b      	ldrh	r3, [r3, #12]
 8000d6e:	031b      	lsls	r3, r3, #12
 8000d70:	b29a      	uxth	r2, r3
 8000d72:	897b      	ldrh	r3, [r7, #10]
 8000d74:	4313      	orrs	r3, r2
 8000d76:	817b      	strh	r3, [r7, #10]

  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8000d78:	683b      	ldr	r3, [r7, #0]
 8000d7a:	885b      	ldrh	r3, [r3, #2]
 8000d7c:	031b      	lsls	r3, r3, #12
 8000d7e:	b29a      	uxth	r2, r3
 8000d80:	897b      	ldrh	r3, [r7, #10]
 8000d82:	4313      	orrs	r3, r2
 8000d84:	817b      	strh	r3, [r7, #10]

  if((TIMx == TIM1) || (TIMx == TIM8))
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	4a12      	ldr	r2, [pc, #72]	; (8000dd4 <TIM_OC4Init+0xc8>)
 8000d8a:	4293      	cmp	r3, r2
 8000d8c:	d003      	beq.n	8000d96 <TIM_OC4Init+0x8a>
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	4a11      	ldr	r2, [pc, #68]	; (8000dd8 <TIM_OC4Init+0xcc>)
 8000d92:	4293      	cmp	r3, r2
 8000d94:	d10a      	bne.n	8000dac <TIM_OC4Init+0xa0>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 8000d96:	89fb      	ldrh	r3, [r7, #14]
 8000d98:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000d9c:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8000d9e:	683b      	ldr	r3, [r7, #0]
 8000da0:	8a1b      	ldrh	r3, [r3, #16]
 8000da2:	019b      	lsls	r3, r3, #6
 8000da4:	b29a      	uxth	r2, r3
 8000da6:	89fb      	ldrh	r3, [r7, #14]
 8000da8:	4313      	orrs	r3, r2
 8000daa:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	89fa      	ldrh	r2, [r7, #14]
 8000db0:	809a      	strh	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	89ba      	ldrh	r2, [r7, #12]
 8000db6:	839a      	strh	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8000db8:	683b      	ldr	r3, [r7, #0]
 8000dba:	689a      	ldr	r2, [r3, #8]
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	897a      	ldrh	r2, [r7, #10]
 8000dc4:	841a      	strh	r2, [r3, #32]
}
 8000dc6:	bf00      	nop
 8000dc8:	3714      	adds	r7, #20
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd0:	4770      	bx	lr
 8000dd2:	bf00      	nop
 8000dd4:	40010000 	.word	0x40010000
 8000dd8:	40010400 	.word	0x40010400

08000ddc <TIM_SetCompare4>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare4: specifies the Capture Compare4 register new value.
  * @retval None
  */
void TIM_SetCompare4(TIM_TypeDef* TIMx, uint32_t Compare4)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	b083      	sub	sp, #12
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
 8000de4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	683a      	ldr	r2, [r7, #0]
 8000dea:	641a      	str	r2, [r3, #64]	; 0x40
}
 8000dec:	bf00      	nop
 8000dee:	370c      	adds	r7, #12
 8000df0:	46bd      	mov	sp, r7
 8000df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df6:	4770      	bx	lr

08000df8 <TIM_CtrlPWMOutputs>:
  * @param  NewState: new state of the TIM peripheral Main Outputs.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	b083      	sub	sp, #12
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
 8000e00:	460b      	mov	r3, r1
 8000e02:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000e04:	78fb      	ldrb	r3, [r7, #3]
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d00c      	beq.n	8000e24 <TIM_CtrlPWMOutputs+0x2c>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000e10:	b29b      	uxth	r3, r3
 8000e12:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8000e16:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8000e1a:	b29a      	uxth	r2, r3
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
  }
}
 8000e22:	e009      	b.n	8000e38 <TIM_CtrlPWMOutputs+0x40>
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000e2a:	b29b      	uxth	r3, r3
 8000e2c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000e30:	b29a      	uxth	r2, r3
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
}
 8000e38:	bf00      	nop
 8000e3a:	370c      	adds	r7, #12
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e42:	4770      	bx	lr

08000e44 <USART_ReceiveData>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8000e44:	b480      	push	{r7}
 8000e46:	b083      	sub	sp, #12
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	889b      	ldrh	r3, [r3, #4]
 8000e50:	b29b      	uxth	r3, r3
 8000e52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000e56:	b29b      	uxth	r3, r3
}
 8000e58:	4618      	mov	r0, r3
 8000e5a:	370c      	adds	r7, #12
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e62:	4770      	bx	lr

08000e64 <USART_GetITStatus>:
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8000e64:	b480      	push	{r7}
 8000e66:	b087      	sub	sp, #28
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
 8000e6c:	460b      	mov	r3, r1
 8000e6e:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8000e70:	2300      	movs	r3, #0
 8000e72:	60fb      	str	r3, [r7, #12]
 8000e74:	2300      	movs	r3, #0
 8000e76:	617b      	str	r3, [r7, #20]
 8000e78:	2300      	movs	r3, #0
 8000e7a:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000e80:	887b      	ldrh	r3, [r7, #2]
 8000e82:	b2db      	uxtb	r3, r3
 8000e84:	095b      	lsrs	r3, r3, #5
 8000e86:	b2db      	uxtb	r3, r3
 8000e88:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8000e8a:	887b      	ldrh	r3, [r7, #2]
 8000e8c:	f003 031f 	and.w	r3, r3, #31
 8000e90:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8000e92:	2201      	movs	r2, #1
 8000e94:	697b      	ldr	r3, [r7, #20]
 8000e96:	fa02 f303 	lsl.w	r3, r2, r3
 8000e9a:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8000e9c:	68bb      	ldr	r3, [r7, #8]
 8000e9e:	2b01      	cmp	r3, #1
 8000ea0:	d107      	bne.n	8000eb2 <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	899b      	ldrh	r3, [r3, #12]
 8000ea6:	b29b      	uxth	r3, r3
 8000ea8:	461a      	mov	r2, r3
 8000eaa:	697b      	ldr	r3, [r7, #20]
 8000eac:	4013      	ands	r3, r2
 8000eae:	617b      	str	r3, [r7, #20]
 8000eb0:	e011      	b.n	8000ed6 <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8000eb2:	68bb      	ldr	r3, [r7, #8]
 8000eb4:	2b02      	cmp	r3, #2
 8000eb6:	d107      	bne.n	8000ec8 <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	8a1b      	ldrh	r3, [r3, #16]
 8000ebc:	b29b      	uxth	r3, r3
 8000ebe:	461a      	mov	r2, r3
 8000ec0:	697b      	ldr	r3, [r7, #20]
 8000ec2:	4013      	ands	r3, r2
 8000ec4:	617b      	str	r3, [r7, #20]
 8000ec6:	e006      	b.n	8000ed6 <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	8a9b      	ldrh	r3, [r3, #20]
 8000ecc:	b29b      	uxth	r3, r3
 8000ece:	461a      	mov	r2, r3
 8000ed0:	697b      	ldr	r3, [r7, #20]
 8000ed2:	4013      	ands	r3, r2
 8000ed4:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8000ed6:	887b      	ldrh	r3, [r7, #2]
 8000ed8:	0a1b      	lsrs	r3, r3, #8
 8000eda:	b29b      	uxth	r3, r3
 8000edc:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8000ede:	2201      	movs	r2, #1
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee6:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	881b      	ldrh	r3, [r3, #0]
 8000eec:	b29b      	uxth	r3, r3
 8000eee:	461a      	mov	r2, r3
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	4013      	ands	r3, r2
 8000ef4:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8000ef6:	697b      	ldr	r3, [r7, #20]
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d005      	beq.n	8000f08 <USART_GetITStatus+0xa4>
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d002      	beq.n	8000f08 <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 8000f02:	2301      	movs	r3, #1
 8000f04:	74fb      	strb	r3, [r7, #19]
 8000f06:	e001      	b.n	8000f0c <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8000f0c:	7cfb      	ldrb	r3, [r7, #19]
}
 8000f0e:	4618      	mov	r0, r3
 8000f10:	371c      	adds	r7, #28
 8000f12:	46bd      	mov	sp, r7
 8000f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f18:	4770      	bx	lr

08000f1a <USART_ClearITPendingBit>:
  *          (USART_SendData()).
  *  
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8000f1a:	b480      	push	{r7}
 8000f1c:	b085      	sub	sp, #20
 8000f1e:	af00      	add	r7, sp, #0
 8000f20:	6078      	str	r0, [r7, #4]
 8000f22:	460b      	mov	r3, r1
 8000f24:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 8000f26:	2300      	movs	r3, #0
 8000f28:	81fb      	strh	r3, [r7, #14]
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  bitpos = USART_IT >> 0x08;
 8000f2e:	887b      	ldrh	r3, [r7, #2]
 8000f30:	0a1b      	lsrs	r3, r3, #8
 8000f32:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 8000f34:	89fb      	ldrh	r3, [r7, #14]
 8000f36:	2201      	movs	r2, #1
 8000f38:	fa02 f303 	lsl.w	r3, r2, r3
 8000f3c:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 8000f3e:	89bb      	ldrh	r3, [r7, #12]
 8000f40:	43db      	mvns	r3, r3
 8000f42:	b29a      	uxth	r2, r3
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	801a      	strh	r2, [r3, #0]
}
 8000f48:	bf00      	nop
 8000f4a:	3714      	adds	r7, #20
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f52:	4770      	bx	lr

08000f54 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f54:	b480      	push	{r7}
 8000f56:	b083      	sub	sp, #12
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	6039      	str	r1, [r7, #0]
 8000f5e:	71fb      	strb	r3, [r7, #7]
  if((int32_t)IRQn < 0) {
 8000f60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	da0b      	bge.n	8000f80 <NVIC_SetPriority+0x2c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8 - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	b2da      	uxtb	r2, r3
 8000f6c:	490c      	ldr	r1, [pc, #48]	; (8000fa0 <NVIC_SetPriority+0x4c>)
 8000f6e:	79fb      	ldrb	r3, [r7, #7]
 8000f70:	f003 030f 	and.w	r3, r3, #15
 8000f74:	3b04      	subs	r3, #4
 8000f76:	0112      	lsls	r2, r2, #4
 8000f78:	b2d2      	uxtb	r2, r2
 8000f7a:	440b      	add	r3, r1
 8000f7c:	761a      	strb	r2, [r3, #24]
  }
  else {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8 - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f7e:	e009      	b.n	8000f94 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8 - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	b2da      	uxtb	r2, r3
 8000f84:	4907      	ldr	r1, [pc, #28]	; (8000fa4 <NVIC_SetPriority+0x50>)
 8000f86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f8a:	0112      	lsls	r2, r2, #4
 8000f8c:	b2d2      	uxtb	r2, r2
 8000f8e:	440b      	add	r3, r1
 8000f90:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000f94:	bf00      	nop
 8000f96:	370c      	adds	r7, #12
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9e:	4770      	bx	lr
 8000fa0:	e000ed00 	.word	0xe000ed00
 8000fa4:	e000e100 	.word	0xe000e100

08000fa8 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b082      	sub	sp, #8
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) { return (1UL); }    /* Reload value impossible */
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	3b01      	subs	r3, #1
 8000fb4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000fb8:	d301      	bcc.n	8000fbe <SysTick_Config+0x16>
 8000fba:	2301      	movs	r3, #1
 8000fbc:	e00f      	b.n	8000fde <SysTick_Config+0x36>

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fbe:	4a0a      	ldr	r2, [pc, #40]	; (8000fe8 <SysTick_Config+0x40>)
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	3b01      	subs	r3, #1
 8000fc4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fc6:	210f      	movs	r1, #15
 8000fc8:	f04f 30ff 	mov.w	r0, #4294967295
 8000fcc:	f7ff ffc2 	bl	8000f54 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fd0:	4b05      	ldr	r3, [pc, #20]	; (8000fe8 <SysTick_Config+0x40>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fd6:	4b04      	ldr	r3, [pc, #16]	; (8000fe8 <SysTick_Config+0x40>)
 8000fd8:	2207      	movs	r2, #7
 8000fda:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fdc:	2300      	movs	r3, #0
}
 8000fde:	4618      	mov	r0, r3
 8000fe0:	3708      	adds	r7, #8
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	bf00      	nop
 8000fe8:	e000e010 	.word	0xe000e010

08000fec <TimerInit>:
 * @brief  None
 * @param  None
 * @retval None
 */
void
TimerInit(void) {
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b084      	sub	sp, #16
 8000ff0:	af00      	add	r7, sp, #0
    RCC_ClocksTypeDef RCC_Clocks;

    RCC_GetClocksFreq(&RCC_Clocks);
 8000ff2:	463b      	mov	r3, r7
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	f7ff fcef 	bl	80009d8 <RCC_GetClocksFreq>
    SysTick_Config(RCC_Clocks.SYSCLK_Frequency/1000);
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	4a0a      	ldr	r2, [pc, #40]	; (8001028 <TimerInit+0x3c>)
 8000ffe:	fba2 2303 	umull	r2, r3, r2, r3
 8001002:	099b      	lsrs	r3, r3, #6
 8001004:	4618      	mov	r0, r3
 8001006:	f7ff ffcf 	bl	8000fa8 <SysTick_Config>
    NVIC_SetPriority(SysTick_IRQn, 1);
 800100a:	2101      	movs	r1, #1
 800100c:	f04f 30ff 	mov.w	r0, #4294967295
 8001010:	f7ff ffa0 	bl	8000f54 <NVIC_SetPriority>
    memsetl((uint8_t *)g_pTimerHandle, 0, sizeof(g_pTimerHandle));
 8001014:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8001018:	2100      	movs	r1, #0
 800101a:	4804      	ldr	r0, [pc, #16]	; (800102c <TimerInit+0x40>)
 800101c:	f000 f8af 	bl	800117e <memsetl>
    DBG_TIMER_SEND_STR("$ TimerInit\n");
}
 8001020:	bf00      	nop
 8001022:	3710      	adds	r7, #16
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}
 8001028:	10624dd3 	.word	0x10624dd3
 800102c:	20000040 	.word	0x20000040

08001030 <GetMilSecTick>:
 * @brief  None
 * @param  None
 * @retval None
 */
uint32_t
GetMilSecTick(void) {
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0
    return g_wMilSecTickTimer;
 8001034:	4b03      	ldr	r3, [pc, #12]	; (8001044 <GetMilSecTick+0x14>)
 8001036:	681b      	ldr	r3, [r3, #0]
}
 8001038:	4618      	mov	r0, r3
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr
 8001042:	bf00      	nop
 8001044:	200001c0 	.word	0x200001c0

08001048 <SysTick_Handler>:
 * @brief  None
 * @param  None
 * @retval None
 */
void
SysTick_Handler(void) {
 8001048:	b480      	push	{r7}
 800104a:	af00      	add	r7, sp, #0
    g_wMilSecTickTimer++;
 800104c:	4b04      	ldr	r3, [pc, #16]	; (8001060 <SysTick_Handler+0x18>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	3301      	adds	r3, #1
 8001052:	4a03      	ldr	r2, [pc, #12]	; (8001060 <SysTick_Handler+0x18>)
 8001054:	6013      	str	r3, [r2, #0]
}
 8001056:	bf00      	nop
 8001058:	46bd      	mov	sp, r7
 800105a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105e:	4770      	bx	lr
 8001060:	200001c0 	.word	0x200001c0

08001064 <USART2_IRQHandler>:
 *   This parameter can be one of the following values:
 *   UART1_IDX, UART2_IDX
 * @retval None
 */
void
USART2_IRQHandler(void) {
 8001064:	b580      	push	{r7, lr}
 8001066:	b082      	sub	sp, #8
 8001068:	af00      	add	r7, sp, #0
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800106a:	b672      	cpsid	i
}
 800106c:	bf00      	nop
	__disable_irq();
    if (USART_GetITStatus(USART2, USART_IT_RXNE) == SET) {
 800106e:	f240 5125 	movw	r1, #1317	; 0x525
 8001072:	480f      	ldr	r0, [pc, #60]	; (80010b0 <USART2_IRQHandler+0x4c>)
 8001074:	f7ff fef6 	bl	8000e64 <USART_GetITStatus>
 8001078:	4603      	mov	r3, r0
 800107a:	2b01      	cmp	r3, #1
 800107c:	d112      	bne.n	80010a4 <USART2_IRQHandler+0x40>
        buffqueue_p pUartBuffQueueRx = (buffqueue_p) g_pUartQueueRx[0];
 800107e:	4b0d      	ldr	r3, [pc, #52]	; (80010b4 <USART2_IRQHandler+0x50>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	607b      	str	r3, [r7, #4]
        uint8_t byReceiverData = USART_ReceiveData(USART2);
 8001084:	480a      	ldr	r0, [pc, #40]	; (80010b0 <USART2_IRQHandler+0x4c>)
 8001086:	f7ff fedd 	bl	8000e44 <USART_ReceiveData>
 800108a:	4603      	mov	r3, r0
 800108c:	b2db      	uxtb	r3, r3
 800108e:	70fb      	strb	r3, [r7, #3]
        if (bufEnDat(pUartBuffQueueRx, &byReceiverData) == ERR_BUF_FULL) {}
 8001090:	1cfb      	adds	r3, r7, #3
 8001092:	4619      	mov	r1, r3
 8001094:	6878      	ldr	r0, [r7, #4]
 8001096:	f000 f822 	bl	80010de <bufEnDat>
        USART_ClearITPendingBit(USART2, USART_IT_RXNE);
 800109a:	f240 5125 	movw	r1, #1317	; 0x525
 800109e:	4804      	ldr	r0, [pc, #16]	; (80010b0 <USART2_IRQHandler+0x4c>)
 80010a0:	f7ff ff3b 	bl	8000f1a <USART_ClearITPendingBit>
  __ASM volatile ("cpsie i" : : : "memory");
 80010a4:	b662      	cpsie	i
}
 80010a6:	bf00      	nop
    }
    __enable_irq();
}
 80010a8:	bf00      	nop
 80010aa:	3708      	adds	r7, #8
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	40004400 	.word	0x40004400
 80010b4:	200001c4 	.word	0x200001c4

080010b8 <bufIsFull>:
 * @return 1 if full; 0 otherwise
 */
uint8_t
bufIsFull(
    buffqueue_p pQueue
) {
 80010b8:	b480      	push	{r7}
 80010ba:	b083      	sub	sp, #12
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
    return (pQueue->wCountEle >= pQueue->wSize);
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	885a      	ldrh	r2, [r3, #2]
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	881b      	ldrh	r3, [r3, #0]
 80010c8:	429a      	cmp	r2, r3
 80010ca:	bf2c      	ite	cs
 80010cc:	2301      	movcs	r3, #1
 80010ce:	2300      	movcc	r3, #0
 80010d0:	b2db      	uxtb	r3, r3
}
 80010d2:	4618      	mov	r0, r3
 80010d4:	370c      	adds	r7, #12
 80010d6:	46bd      	mov	sp, r7
 80010d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010dc:	4770      	bx	lr

080010de <bufEnDat>:
 */
uint8_t
bufEnDat(
    buffqueue_p pQueue,
	uint8_t *pReceiverData
) {
 80010de:	b580      	push	{r7, lr}
 80010e0:	b084      	sub	sp, #16
 80010e2:	af00      	add	r7, sp, #0
 80010e4:	6078      	str	r0, [r7, #4]
 80010e6:	6039      	str	r1, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80010e8:	b672      	cpsid	i
}
 80010ea:	bf00      	nop
	__disable_irq();
    
    /* Place data in buffer */
    for (uint8_t i = 0; i < pQueue->byItemSize; i++) {
 80010ec:	2300      	movs	r3, #0
 80010ee:	73fb      	strb	r3, [r7, #15]
 80010f0:	e021      	b.n	8001136 <bufEnDat+0x58>
        pQueue->pData[pQueue->wHeadIndex] = pReceiverData[i];
 80010f2:	7bfb      	ldrb	r3, [r7, #15]
 80010f4:	683a      	ldr	r2, [r7, #0]
 80010f6:	441a      	add	r2, r3
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	68db      	ldr	r3, [r3, #12]
 80010fc:	6879      	ldr	r1, [r7, #4]
 80010fe:	88c9      	ldrh	r1, [r1, #6]
 8001100:	440b      	add	r3, r1
 8001102:	7812      	ldrb	r2, [r2, #0]
 8001104:	701a      	strb	r2, [r3, #0]
        pQueue->wHeadIndex = ((pQueue->wHeadIndex + 1)  & (pQueue->wSize - 1));
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	88db      	ldrh	r3, [r3, #6]
 800110a:	3301      	adds	r3, #1
 800110c:	b29b      	uxth	r3, r3
 800110e:	b21a      	sxth	r2, r3
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	881b      	ldrh	r3, [r3, #0]
 8001114:	3b01      	subs	r3, #1
 8001116:	b29b      	uxth	r3, r3
 8001118:	b21b      	sxth	r3, r3
 800111a:	4013      	ands	r3, r2
 800111c:	b21b      	sxth	r3, r3
 800111e:	b29a      	uxth	r2, r3
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	80da      	strh	r2, [r3, #6]
        pQueue->wCountEle++;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	885b      	ldrh	r3, [r3, #2]
 8001128:	3301      	adds	r3, #1
 800112a:	b29a      	uxth	r2, r3
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	805a      	strh	r2, [r3, #2]
    for (uint8_t i = 0; i < pQueue->byItemSize; i++) {
 8001130:	7bfb      	ldrb	r3, [r7, #15]
 8001132:	3301      	adds	r3, #1
 8001134:	73fb      	strb	r3, [r7, #15]
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	791b      	ldrb	r3, [r3, #4]
 800113a:	7bfa      	ldrb	r2, [r7, #15]
 800113c:	429a      	cmp	r2, r3
 800113e:	d3d8      	bcc.n	80010f2 <bufEnDat+0x14>
    }
    
    if (bufIsFull(pQueue)) {
 8001140:	6878      	ldr	r0, [r7, #4]
 8001142:	f7ff ffb9 	bl	80010b8 <bufIsFull>
 8001146:	4603      	mov	r3, r0
 8001148:	2b00      	cmp	r3, #0
 800114a:	d011      	beq.n	8001170 <bufEnDat+0x92>
        /* Is going to overwrite the oldest byte */
        /* Increase tail index */
        pQueue->wTailIndex = (pQueue->wTailIndex + pQueue->byItemSize) & (pQueue->wSize - 1);
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	891a      	ldrh	r2, [r3, #8]
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	791b      	ldrb	r3, [r3, #4]
 8001154:	b29b      	uxth	r3, r3
 8001156:	4413      	add	r3, r2
 8001158:	b29b      	uxth	r3, r3
 800115a:	b21a      	sxth	r2, r3
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	881b      	ldrh	r3, [r3, #0]
 8001160:	3b01      	subs	r3, #1
 8001162:	b29b      	uxth	r3, r3
 8001164:	b21b      	sxth	r3, r3
 8001166:	4013      	ands	r3, r2
 8001168:	b21b      	sxth	r3, r3
 800116a:	b29a      	uxth	r2, r3
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	811a      	strh	r2, [r3, #8]
  __ASM volatile ("cpsie i" : : : "memory");
 8001170:	b662      	cpsie	i
}
 8001172:	bf00      	nop
    }
    
    __enable_irq();
    return ERR_OK;
 8001174:	2300      	movs	r3, #0
}
 8001176:	4618      	mov	r0, r3
 8001178:	3710      	adds	r7, #16
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}

0800117e <memsetl>:
void
memsetl(
	uint8_t *dst,
	uint8_t value,
	uint16_t size
) {
 800117e:	b480      	push	{r7}
 8001180:	b083      	sub	sp, #12
 8001182:	af00      	add	r7, sp, #0
 8001184:	6078      	str	r0, [r7, #4]
 8001186:	460b      	mov	r3, r1
 8001188:	70fb      	strb	r3, [r7, #3]
 800118a:	4613      	mov	r3, r2
 800118c:	803b      	strh	r3, [r7, #0]
    while (size--) {
 800118e:	e004      	b.n	800119a <memsetl+0x1c>
        *dst++ = value;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	1c5a      	adds	r2, r3, #1
 8001194:	607a      	str	r2, [r7, #4]
 8001196:	78fa      	ldrb	r2, [r7, #3]
 8001198:	701a      	strb	r2, [r3, #0]
    while (size--) {
 800119a:	883b      	ldrh	r3, [r7, #0]
 800119c:	1e5a      	subs	r2, r3, #1
 800119e:	803a      	strh	r2, [r7, #0]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d1f5      	bne.n	8001190 <memsetl+0x12>
    }    
}
 80011a4:	bf00      	nop
 80011a6:	bf00      	nop
 80011a8:	370c      	adds	r7, #12
 80011aa:	46bd      	mov	sp, r7
 80011ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b0:	4770      	bx	lr

080011b2 <Calculate_time>:
uint16_t  	Kalman_light;

/******************************************************************************/
/*                     EXPORTED TYPES and DEFINITIONS                         */
/******************************************************************************/
uint32_t Calculate_time(uint32_t TimeInit, uint32_t TimeCurrent){
 80011b2:	b480      	push	{r7}
 80011b4:	b085      	sub	sp, #20
 80011b6:	af00      	add	r7, sp, #0
 80011b8:	6078      	str	r0, [r7, #4]
 80011ba:	6039      	str	r1, [r7, #0]
	uint32_t TimeTotal;
	if (TimeInit >= TimeCurrent){
 80011bc:	687a      	ldr	r2, [r7, #4]
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	429a      	cmp	r2, r3
 80011c2:	d304      	bcc.n	80011ce <Calculate_time+0x1c>
		TimeTotal = TimeCurrent - TimeInit;
 80011c4:	683a      	ldr	r2, [r7, #0]
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	1ad3      	subs	r3, r2, r3
 80011ca:	60fb      	str	r3, [r7, #12]
 80011cc:	e004      	b.n	80011d8 <Calculate_time+0x26>
	}else {
		TimeTotal = 0xFFFFFFFFU + TimeCurrent - TimeInit;
 80011ce:	683a      	ldr	r2, [r7, #0]
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	1ad3      	subs	r3, r2, r3
 80011d4:	3b01      	subs	r3, #1
 80011d6:	60fb      	str	r3, [r7, #12]
	}
	return TimeTotal;
 80011d8:	68fb      	ldr	r3, [r7, #12]
}
 80011da:	4618      	mov	r0, r3
 80011dc:	3714      	adds	r7, #20
 80011de:	46bd      	mov	sp, r7
 80011e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e4:	4770      	bx	lr
	...

080011e8 <main>:
/******************************************************************************/
/*                            EXPORTED FUNCTIONS                              */
/******************************************************************************/
uint16_t Time_now = 0;
int main(void)
{
 80011e8:	b598      	push	{r3, r4, r7, lr}
 80011ea:	af00      	add	r7, sp, #0
	SystemCoreClockUpdate();
 80011ec:	f7ff f828 	bl	8000240 <SystemCoreClockUpdate>
	TimerInit();
 80011f0:	f7ff fefc 	bl	8000fec <TimerInit>
	TimPWM_Init();
 80011f4:	f000 f834 	bl	8001260 <TimPWM_Init>
	ADC_LightInit();
 80011f8:	f000 f882 	bl	8001300 <ADC_LightInit>
	while (1){
		if (Calculate_time(Time_now, GetMilSecTick()) >100){
 80011fc:	4b15      	ldr	r3, [pc, #84]	; (8001254 <main+0x6c>)
 80011fe:	881b      	ldrh	r3, [r3, #0]
 8001200:	461c      	mov	r4, r3
 8001202:	f7ff ff15 	bl	8001030 <GetMilSecTick>
 8001206:	4603      	mov	r3, r0
 8001208:	4619      	mov	r1, r3
 800120a:	4620      	mov	r0, r4
 800120c:	f7ff ffd1 	bl	80011b2 <Calculate_time>
 8001210:	4603      	mov	r3, r0
 8001212:	2b64      	cmp	r3, #100	; 0x64
 8001214:	d9f2      	bls.n	80011fc <main+0x14>
		ADC_Val =  ADC_GetValue();
 8001216:	f000 f8d1 	bl	80013bc <ADC_GetValue>
 800121a:	4603      	mov	r3, r0
 800121c:	461a      	mov	r2, r3
 800121e:	4b0e      	ldr	r3, [pc, #56]	; (8001258 <main+0x70>)
 8001220:	801a      	strh	r2, [r3, #0]
		Led_ControlPWM(ADC_Val*100/4095);
 8001222:	4b0d      	ldr	r3, [pc, #52]	; (8001258 <main+0x70>)
 8001224:	881b      	ldrh	r3, [r3, #0]
 8001226:	461a      	mov	r2, r3
 8001228:	2364      	movs	r3, #100	; 0x64
 800122a:	fb02 f303 	mul.w	r3, r2, r3
 800122e:	4a0b      	ldr	r2, [pc, #44]	; (800125c <main+0x74>)
 8001230:	fb82 1203 	smull	r1, r2, r2, r3
 8001234:	441a      	add	r2, r3
 8001236:	12d2      	asrs	r2, r2, #11
 8001238:	17db      	asrs	r3, r3, #31
 800123a:	1ad3      	subs	r3, r2, r3
 800123c:	b2db      	uxtb	r3, r3
 800123e:	4618      	mov	r0, r3
 8001240:	f000 f8d8 	bl	80013f4 <Led_ControlPWM>
		Time_now = GetMilSecTick();
 8001244:	f7ff fef4 	bl	8001030 <GetMilSecTick>
 8001248:	4603      	mov	r3, r0
 800124a:	b29a      	uxth	r2, r3
 800124c:	4b01      	ldr	r3, [pc, #4]	; (8001254 <main+0x6c>)
 800124e:	801a      	strh	r2, [r3, #0]
		if (Calculate_time(Time_now, GetMilSecTick()) >100){
 8001250:	e7d4      	b.n	80011fc <main+0x14>
 8001252:	bf00      	nop
 8001254:	200001ce 	.word	0x200001ce
 8001258:	200001cc 	.word	0x200001cc
 800125c:	80080081 	.word	0x80080081

08001260 <TimPWM_Init>:
		}
   }
}
/******************************************************************************/
void TimPWM_Init(void){
 8001260:	b580      	push	{r7, lr}
 8001262:	b08a      	sub	sp, #40	; 0x28
 8001264:	af00      	add	r7, sp, #0
	TIM_TimeBaseInitTypeDef TIM_Initstructe;
	GPIO_InitTypeDef		GPIO_Initstructe;
	TIM_OCInitTypeDef		Tim_OCInittructure;

	//Cau hinh chan GPIO
	RCC_AHB1PeriphClockCmd(LED_GPIO_RCC, ENABLE);
 8001266:	2101      	movs	r1, #1
 8001268:	2001      	movs	r0, #1
 800126a:	f7ff fc63 	bl	8000b34 <RCC_AHB1PeriphClockCmd>

	GPIO_Initstructe.GPIO_Mode = GPIO_Mode_AF;
 800126e:	2302      	movs	r3, #2
 8001270:	763b      	strb	r3, [r7, #24]
	GPIO_Initstructe.GPIO_OType = GPIO_OType_PP;
 8001272:	2300      	movs	r3, #0
 8001274:	76bb      	strb	r3, [r7, #26]
	GPIO_Initstructe.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001276:	2300      	movs	r3, #0
 8001278:	76fb      	strb	r3, [r7, #27]
	GPIO_Initstructe.GPIO_Speed = GPIO_Speed_50MHz;
 800127a:	2302      	movs	r3, #2
 800127c:	767b      	strb	r3, [r7, #25]

	GPIO_PinAFConfig(GPIOA, GPIO_PinSource11, GPIO_AF_TIM1);
 800127e:	2201      	movs	r2, #1
 8001280:	210b      	movs	r1, #11
 8001282:	481d      	ldr	r0, [pc, #116]	; (80012f8 <TimPWM_Init+0x98>)
 8001284:	f7ff fb5e 	bl	8000944 <GPIO_PinAFConfig>

	GPIO_Initstructe.GPIO_Pin = GPIO_Pin_11;
 8001288:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800128c:	617b      	str	r3, [r7, #20]
	GPIO_Init(GPIOA, &GPIO_Initstructe);
 800128e:	f107 0314 	add.w	r3, r7, #20
 8001292:	4619      	mov	r1, r3
 8001294:	4818      	ldr	r0, [pc, #96]	; (80012f8 <TimPWM_Init+0x98>)
 8001296:	f7ff fac6 	bl	8000826 <GPIO_Init>

	//Cau hinh Timer basic
	RCC_APB2PeriphClockCmd(TIM_RCC, ENABLE);
 800129a:	2101      	movs	r1, #1
 800129c:	2001      	movs	r0, #1
 800129e:	f7ff fc69 	bl	8000b74 <RCC_APB2PeriphClockCmd>

	TIM_Initstructe.TIM_CounterMode = TIM_CounterMode_Up;
 80012a2:	2300      	movs	r3, #0
 80012a4:	83fb      	strh	r3, [r7, #30]
	TIM_Initstructe.TIM_ClockDivision = 0;
 80012a6:	2300      	movs	r3, #0
 80012a8:	84bb      	strh	r3, [r7, #36]	; 0x24
	TIM_Initstructe.TIM_RepetitionCounter = 0;
 80012aa:	2300      	movs	r3, #0
 80012ac:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	TIM_Initstructe.TIM_Prescaler = TIM_PRESCALE;
 80012b0:	2300      	movs	r3, #0
 80012b2:	83bb      	strh	r3, [r7, #28]
	TIM_Initstructe.TIM_Period = TIM_PERIOD;
 80012b4:	f242 03cf 	movw	r3, #8399	; 0x20cf
 80012b8:	623b      	str	r3, [r7, #32]

	TIM_TimeBaseInit(TIM_INSTANCE, &TIM_Initstructe);
 80012ba:	f107 031c 	add.w	r3, r7, #28
 80012be:	4619      	mov	r1, r3
 80012c0:	480e      	ldr	r0, [pc, #56]	; (80012fc <TimPWM_Init+0x9c>)
 80012c2:	f7ff fc97 	bl	8000bf4 <TIM_TimeBaseInit>

	//Cau hinh PWM
	Tim_OCInittructure.TIM_OCMode = TIM_OCMode_PWM1;
 80012c6:	2360      	movs	r3, #96	; 0x60
 80012c8:	803b      	strh	r3, [r7, #0]
	Tim_OCInittructure.TIM_OutputState = TIM_OutputState_Enable;
 80012ca:	2301      	movs	r3, #1
 80012cc:	807b      	strh	r3, [r7, #2]
	Tim_OCInittructure.TIM_Pulse = 0;
 80012ce:	2300      	movs	r3, #0
 80012d0:	60bb      	str	r3, [r7, #8]
	Tim_OCInittructure.TIM_OCPolarity = TIM_OCPolarity_High;
 80012d2:	2300      	movs	r3, #0
 80012d4:	81bb      	strh	r3, [r7, #12]

	TIM_OC4Init(TIM_INSTANCE, &Tim_OCInittructure);
 80012d6:	463b      	mov	r3, r7
 80012d8:	4619      	mov	r1, r3
 80012da:	4808      	ldr	r0, [pc, #32]	; (80012fc <TimPWM_Init+0x9c>)
 80012dc:	f7ff fd16 	bl	8000d0c <TIM_OC4Init>

	TIM_Cmd(TIM_INSTANCE, ENABLE);
 80012e0:	2101      	movs	r1, #1
 80012e2:	4806      	ldr	r0, [pc, #24]	; (80012fc <TimPWM_Init+0x9c>)
 80012e4:	f7ff fcf2 	bl	8000ccc <TIM_Cmd>

	TIM_CtrlPWMOutputs(TIM_INSTANCE, ENABLE);
 80012e8:	2101      	movs	r1, #1
 80012ea:	4804      	ldr	r0, [pc, #16]	; (80012fc <TimPWM_Init+0x9c>)
 80012ec:	f7ff fd84 	bl	8000df8 <TIM_CtrlPWMOutputs>
}
 80012f0:	bf00      	nop
 80012f2:	3728      	adds	r7, #40	; 0x28
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	40020000 	.word	0x40020000
 80012fc:	40010000 	.word	0x40010000

08001300 <ADC_LightInit>:

void ADC_LightInit(){
 8001300:	b580      	push	{r7, lr}
 8001302:	b08c      	sub	sp, #48	; 0x30
 8001304:	af00      	add	r7, sp, #0
	ADC_InitTypeDef 		ADC_Initstructure;
	ADC_CommonInitTypeDef	ADC_CommonInitstructure;
	GPIO_InitTypeDef		GPIO_Initstructure;

	//Cap xung clock
	RCC_APB2PeriphClockCmd(ADC_RCC, ENABLE);
 8001306:	2101      	movs	r1, #1
 8001308:	f44f 7080 	mov.w	r0, #256	; 0x100
 800130c:	f7ff fc32 	bl	8000b74 <RCC_APB2PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8001310:	2101      	movs	r1, #1
 8001312:	2004      	movs	r0, #4
 8001314:	f7ff fc0e 	bl	8000b34 <RCC_AHB1PeriphClockCmd>

	//Khoi tao chan GPIO
	GPIO_Initstructure.GPIO_Mode = GPIO_Mode_AN;
 8001318:	2303      	movs	r3, #3
 800131a:	713b      	strb	r3, [r7, #4]
	GPIO_Initstructure.GPIO_Pin = ADC_GPIO_PIN;
 800131c:	2320      	movs	r3, #32
 800131e:	603b      	str	r3, [r7, #0]
	GPIO_Initstructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001320:	2300      	movs	r3, #0
 8001322:	71fb      	strb	r3, [r7, #7]

	GPIO_Init(GPIOC, &GPIO_Initstructure);
 8001324:	463b      	mov	r3, r7
 8001326:	4619      	mov	r1, r3
 8001328:	4822      	ldr	r0, [pc, #136]	; (80013b4 <ADC_LightInit+0xb4>)
 800132a:	f7ff fa7c 	bl	8000826 <GPIO_Init>

	ADC_DeInit();
 800132e:	f7ff f85b 	bl	80003e8 <ADC_DeInit>

	//Khoi tao ADC common
	ADC_CommonInitstructure.ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
 8001332:	2300      	movs	r3, #0
 8001334:	613b      	str	r3, [r7, #16]
	ADC_CommonInitstructure.ADC_Mode = ADC_Mode_Independent;
 8001336:	2300      	movs	r3, #0
 8001338:	60bb      	str	r3, [r7, #8]
	ADC_CommonInitstructure.ADC_Prescaler = ADC_Prescaler_Div2;
 800133a:	2300      	movs	r3, #0
 800133c:	60fb      	str	r3, [r7, #12]
	ADC_CommonInitstructure.ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
 800133e:	2300      	movs	r3, #0
 8001340:	617b      	str	r3, [r7, #20]

	ADC_CommonInit(&ADC_CommonInitstructure);
 8001342:	f107 0308 	add.w	r3, r7, #8
 8001346:	4618      	mov	r0, r3
 8001348:	f7ff f8b2 	bl	80004b0 <ADC_CommonInit>

	//Khoi tao ADC1
	ADC_Initstructure.ADC_ContinuousConvMode = ENABLE;
 800134c:	2301      	movs	r3, #1
 800134e:	777b      	strb	r3, [r7, #29]
	ADC_Initstructure.ADC_DataAlign = ADC_DataAlign_Right;
 8001350:	2300      	movs	r3, #0
 8001352:	62bb      	str	r3, [r7, #40]	; 0x28
	ADC_Initstructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 8001354:	2300      	movs	r3, #0
 8001356:	627b      	str	r3, [r7, #36]	; 0x24
	ADC_Initstructure.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 8001358:	2300      	movs	r3, #0
 800135a:	623b      	str	r3, [r7, #32]
	ADC_Initstructure.ADC_NbrOfConversion = 1;
 800135c:	2301      	movs	r3, #1
 800135e:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	ADC_Initstructure.ADC_Resolution = ADC_Resolution_12b;
 8001362:	2300      	movs	r3, #0
 8001364:	61bb      	str	r3, [r7, #24]
	ADC_Initstructure.ADC_ScanConvMode = DISABLE;
 8001366:	2300      	movs	r3, #0
 8001368:	773b      	strb	r3, [r7, #28]

	ADC_Init(ADC_INSTANCE, &ADC_Initstructure);
 800136a:	f107 0318 	add.w	r3, r7, #24
 800136e:	4619      	mov	r1, r3
 8001370:	4811      	ldr	r0, [pc, #68]	; (80013b8 <ADC_LightInit+0xb8>)
 8001372:	f7ff f847 	bl	8000404 <ADC_Init>

	//Polling
	ADC_EOCOnEachRegularChannelCmd(ADC_INSTANCE, ENABLE);
 8001376:	2101      	movs	r1, #1
 8001378:	480f      	ldr	r0, [pc, #60]	; (80013b8 <ADC_LightInit+0xb8>)
 800137a:	f7ff f9b7 	bl	80006ec <ADC_EOCOnEachRegularChannelCmd>
	ADC_ContinuousModeCmd(ADC_INSTANCE, DISABLE);
 800137e:	2100      	movs	r1, #0
 8001380:	480d      	ldr	r0, [pc, #52]	; (80013b8 <ADC_LightInit+0xb8>)
 8001382:	f7ff f9cf 	bl	8000724 <ADC_ContinuousModeCmd>
	ADC_DiscModeChannelCountConfig(ADC_INSTANCE, 1);
 8001386:	2101      	movs	r1, #1
 8001388:	480b      	ldr	r0, [pc, #44]	; (80013b8 <ADC_LightInit+0xb8>)
 800138a:	f7ff f9e7 	bl	800075c <ADC_DiscModeChannelCountConfig>
	ADC_DiscModeCmd(ADC_INSTANCE, ENABLE);
 800138e:	2101      	movs	r1, #1
 8001390:	4809      	ldr	r0, [pc, #36]	; (80013b8 <ADC_LightInit+0xb8>)
 8001392:	f7ff fa05 	bl	80007a0 <ADC_DiscModeCmd>

	ADC_RegularChannelConfig(ADC_INSTANCE, ADC_CHANNEL, 1, ADC_SampleTime_15Cycles);
 8001396:	2301      	movs	r3, #1
 8001398:	2201      	movs	r2, #1
 800139a:	210f      	movs	r1, #15
 800139c:	4806      	ldr	r0, [pc, #24]	; (80013b8 <ADC_LightInit+0xb8>)
 800139e:	f7ff f8cb 	bl	8000538 <ADC_RegularChannelConfig>

	ADC_Cmd(ADC_INSTANCE, ENABLE);
 80013a2:	2101      	movs	r1, #1
 80013a4:	4804      	ldr	r0, [pc, #16]	; (80013b8 <ADC_LightInit+0xb8>)
 80013a6:	f7ff f8ab 	bl	8000500 <ADC_Cmd>
}
 80013aa:	bf00      	nop
 80013ac:	3730      	adds	r7, #48	; 0x30
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	40020800 	.word	0x40020800
 80013b8:	40012000 	.word	0x40012000

080013bc <ADC_GetValue>:

uint16_t ADC_GetValue(void){
 80013bc:	b580      	push	{r7, lr}
 80013be:	b082      	sub	sp, #8
 80013c0:	af00      	add	r7, sp, #0
	uint16_t ADC_Value = 0;
 80013c2:	2300      	movs	r3, #0
 80013c4:	80fb      	strh	r3, [r7, #6]

	ADC_SoftwareStartConv(ADC_INSTANCE);
 80013c6:	480a      	ldr	r0, [pc, #40]	; (80013f0 <ADC_GetValue+0x34>)
 80013c8:	f7ff f980 	bl	80006cc <ADC_SoftwareStartConv>

	while (ADC_GetFlagStatus(ADC_INSTANCE, ADC_FLAG_EOC) == RESET);
 80013cc:	bf00      	nop
 80013ce:	2102      	movs	r1, #2
 80013d0:	4807      	ldr	r0, [pc, #28]	; (80013f0 <ADC_GetValue+0x34>)
 80013d2:	f7ff fa0e 	bl	80007f2 <ADC_GetFlagStatus>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d0f8      	beq.n	80013ce <ADC_GetValue+0x12>

	ADC_Value = ADC_GetConversionValue(ADC_INSTANCE);
 80013dc:	4804      	ldr	r0, [pc, #16]	; (80013f0 <ADC_GetValue+0x34>)
 80013de:	f7ff f9fb 	bl	80007d8 <ADC_GetConversionValue>
 80013e2:	4603      	mov	r3, r0
 80013e4:	80fb      	strh	r3, [r7, #6]


	return ADC_Value;
 80013e6:	88fb      	ldrh	r3, [r7, #6]
}
 80013e8:	4618      	mov	r0, r3
 80013ea:	3708      	adds	r7, #8
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	40012000 	.word	0x40012000

080013f4 <Led_ControlPWM>:

static void Led_ControlPWM(uint8_t dutyCycle){
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b082      	sub	sp, #8
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	4603      	mov	r3, r0
 80013fc:	71fb      	strb	r3, [r7, #7]
	static uint32_t pulse_length = 0;
	if (dutyCycle >= 100) return;
 80013fe:	79fb      	ldrb	r3, [r7, #7]
 8001400:	2b63      	cmp	r3, #99	; 0x63
 8001402:	d814      	bhi.n	800142e <Led_ControlPWM+0x3a>
	pulse_length = ((TIM_PERIOD *dutyCycle)/100);
 8001404:	79fb      	ldrb	r3, [r7, #7]
 8001406:	f242 02cf 	movw	r2, #8399	; 0x20cf
 800140a:	fb02 f303 	mul.w	r3, r2, r3
 800140e:	4a0a      	ldr	r2, [pc, #40]	; (8001438 <Led_ControlPWM+0x44>)
 8001410:	fb82 1203 	smull	r1, r2, r2, r3
 8001414:	1152      	asrs	r2, r2, #5
 8001416:	17db      	asrs	r3, r3, #31
 8001418:	1ad3      	subs	r3, r2, r3
 800141a:	461a      	mov	r2, r3
 800141c:	4b07      	ldr	r3, [pc, #28]	; (800143c <Led_ControlPWM+0x48>)
 800141e:	601a      	str	r2, [r3, #0]

	TIM_SetCompare4(TIM_INSTANCE, pulse_length);
 8001420:	4b06      	ldr	r3, [pc, #24]	; (800143c <Led_ControlPWM+0x48>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	4619      	mov	r1, r3
 8001426:	4806      	ldr	r0, [pc, #24]	; (8001440 <Led_ControlPWM+0x4c>)
 8001428:	f7ff fcd8 	bl	8000ddc <TIM_SetCompare4>
 800142c:	e000      	b.n	8001430 <Led_ControlPWM+0x3c>
	if (dutyCycle >= 100) return;
 800142e:	bf00      	nop
}
 8001430:	3708      	adds	r7, #8
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	51eb851f 	.word	0x51eb851f
 800143c:	200001d0 	.word	0x200001d0
 8001440:	40010000 	.word	0x40010000

08001444 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001444:	480d      	ldr	r0, [pc, #52]	; (800147c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001446:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001448:	f7fe fec4 	bl	80001d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800144c:	480c      	ldr	r0, [pc, #48]	; (8001480 <LoopForever+0x6>)
  ldr r1, =_edata
 800144e:	490d      	ldr	r1, [pc, #52]	; (8001484 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001450:	4a0d      	ldr	r2, [pc, #52]	; (8001488 <LoopForever+0xe>)
  movs r3, #0
 8001452:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001454:	e002      	b.n	800145c <LoopCopyDataInit>

08001456 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001456:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001458:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800145a:	3304      	adds	r3, #4

0800145c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800145c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800145e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001460:	d3f9      	bcc.n	8001456 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001462:	4a0a      	ldr	r2, [pc, #40]	; (800148c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001464:	4c0a      	ldr	r4, [pc, #40]	; (8001490 <LoopForever+0x16>)
  movs r3, #0
 8001466:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001468:	e001      	b.n	800146e <LoopFillZerobss>

0800146a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800146a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800146c:	3204      	adds	r2, #4

0800146e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800146e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001470:	d3fb      	bcc.n	800146a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001472:	f000 f811 	bl	8001498 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001476:	f7ff feb7 	bl	80011e8 <main>

0800147a <LoopForever>:

LoopForever:
  b LoopForever
 800147a:	e7fe      	b.n	800147a <LoopForever>
  ldr   r0, =_estack
 800147c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001480:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001484:	20000024 	.word	0x20000024
  ldr r2, =_sidata
 8001488:	08001500 	.word	0x08001500
  ldr r2, =_sbss
 800148c:	20000024 	.word	0x20000024
  ldr r4, =_ebss
 8001490:	200001d4 	.word	0x200001d4

08001494 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001494:	e7fe      	b.n	8001494 <ADC_IRQHandler>
	...

08001498 <__libc_init_array>:
 8001498:	b570      	push	{r4, r5, r6, lr}
 800149a:	4d0d      	ldr	r5, [pc, #52]	; (80014d0 <__libc_init_array+0x38>)
 800149c:	4c0d      	ldr	r4, [pc, #52]	; (80014d4 <__libc_init_array+0x3c>)
 800149e:	1b64      	subs	r4, r4, r5
 80014a0:	10a4      	asrs	r4, r4, #2
 80014a2:	2600      	movs	r6, #0
 80014a4:	42a6      	cmp	r6, r4
 80014a6:	d109      	bne.n	80014bc <__libc_init_array+0x24>
 80014a8:	4d0b      	ldr	r5, [pc, #44]	; (80014d8 <__libc_init_array+0x40>)
 80014aa:	4c0c      	ldr	r4, [pc, #48]	; (80014dc <__libc_init_array+0x44>)
 80014ac:	f000 f818 	bl	80014e0 <_init>
 80014b0:	1b64      	subs	r4, r4, r5
 80014b2:	10a4      	asrs	r4, r4, #2
 80014b4:	2600      	movs	r6, #0
 80014b6:	42a6      	cmp	r6, r4
 80014b8:	d105      	bne.n	80014c6 <__libc_init_array+0x2e>
 80014ba:	bd70      	pop	{r4, r5, r6, pc}
 80014bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80014c0:	4798      	blx	r3
 80014c2:	3601      	adds	r6, #1
 80014c4:	e7ee      	b.n	80014a4 <__libc_init_array+0xc>
 80014c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80014ca:	4798      	blx	r3
 80014cc:	3601      	adds	r6, #1
 80014ce:	e7f2      	b.n	80014b6 <__libc_init_array+0x1e>
 80014d0:	080014f8 	.word	0x080014f8
 80014d4:	080014f8 	.word	0x080014f8
 80014d8:	080014f8 	.word	0x080014f8
 80014dc:	080014fc 	.word	0x080014fc

080014e0 <_init>:
 80014e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80014e2:	bf00      	nop
 80014e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80014e6:	bc08      	pop	{r3}
 80014e8:	469e      	mov	lr, r3
 80014ea:	4770      	bx	lr

080014ec <_fini>:
 80014ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80014ee:	bf00      	nop
 80014f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80014f2:	bc08      	pop	{r3}
 80014f4:	469e      	mov	lr, r3
 80014f6:	4770      	bx	lr
