
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _525_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.08    0.03    6.03 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.08    0.00    6.03 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.16    0.28    6.31 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00                           net33 (net)
                  0.16    0.00    6.31 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.37    0.56    6.87 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.37    0.00    6.87 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.32    0.56    7.43 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.04                           _251_ (net)
                  0.32    0.00    7.43 v _449_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.28    0.27    7.70 ^ _449_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _019_ (net)
                  0.28    0.00    7.70 ^ _525_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.70   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.18    0.08   30.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00   30.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.36   30.44 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00   30.44 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.12    0.30   30.74 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.02                           clknet_2_2__leaf_wb_clk_i (net)
                  0.12    0.00   30.74 ^ _525_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.49   clock uncertainty
                          0.00   30.49   clock reconvergence pessimism
                          0.34   30.83   library recovery time
                                 30.83   data required time
-----------------------------------------------------------------------------
                                 30.83   data required time
                                 -7.70   data arrival time
-----------------------------------------------------------------------------
                                 23.13   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _510_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.08    0.03    6.03 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.08    0.00    6.03 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.16    0.28    6.31 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00                           net33 (net)
                  0.16    0.00    6.31 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.37    0.56    6.87 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.37    0.00    6.87 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.32    0.55    7.43 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.04                           _250_ (net)
                  0.32    0.00    7.43 v _433_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.28    0.27    7.70 ^ _433_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _004_ (net)
                  0.28    0.00    7.70 ^ _510_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.70   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.18    0.08   30.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00   30.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.36   30.44 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00   30.44 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.12    0.30   30.74 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.02                           clknet_2_2__leaf_wb_clk_i (net)
                  0.12    0.00   30.74 ^ _510_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.49   clock uncertainty
                          0.00   30.49   clock reconvergence pessimism
                          0.34   30.83   library recovery time
                                 30.83   data required time
-----------------------------------------------------------------------------
                                 30.83   data required time
                                 -7.70   data arrival time
-----------------------------------------------------------------------------
                                 23.13   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _515_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.08    0.03    6.03 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.08    0.00    6.03 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.16    0.28    6.31 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00                           net33 (net)
                  0.16    0.00    6.31 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.37    0.56    6.87 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.37    0.00    6.87 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.32    0.55    7.43 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.04                           _250_ (net)
                  0.32    0.00    7.43 v _438_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.28    0.27    7.70 ^ _438_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _009_ (net)
                  0.28    0.00    7.70 ^ _515_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.70   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.18    0.08   30.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00   30.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.36   30.44 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00   30.44 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.12    0.30   30.74 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.02                           clknet_2_2__leaf_wb_clk_i (net)
                  0.12    0.00   30.74 ^ _515_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.49   clock uncertainty
                          0.00   30.49   clock reconvergence pessimism
                          0.34   30.83   library recovery time
                                 30.83   data required time
-----------------------------------------------------------------------------
                                 30.83   data required time
                                 -7.70   data arrival time
-----------------------------------------------------------------------------
                                 23.13   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _532_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.08    0.03    6.03 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.08    0.00    6.03 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.16    0.28    6.31 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00                           net33 (net)
                  0.16    0.00    6.31 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.37    0.56    6.87 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.37    0.00    6.87 v _450_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.32    0.55    7.43 v _450_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.04                           _252_ (net)
                  0.32    0.00    7.43 v _457_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.28    0.27    7.70 ^ _457_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _026_ (net)
                  0.28    0.00    7.70 ^ _532_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.70   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.18    0.08   30.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00   30.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.36   30.44 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00   30.44 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.12    0.30   30.74 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.02                           clknet_2_2__leaf_wb_clk_i (net)
                  0.12    0.00   30.74 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.49   clock uncertainty
                          0.00   30.49   clock reconvergence pessimism
                          0.34   30.83   library recovery time
                                 30.83   data required time
-----------------------------------------------------------------------------
                                 30.83   data required time
                                 -7.70   data arrival time
-----------------------------------------------------------------------------
                                 23.14   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _517_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          6.00    6.00 v input external delay
                  0.08    0.03    6.03 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.08    0.00    6.03 v input33/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.16    0.28    6.31 v input33/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.00                           net33 (net)
                  0.16    0.00    6.31 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.37    0.56    6.87 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.37    0.00    6.87 v _439_/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                  0.32    0.56    7.43 v _439_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
    10    0.04                           _251_ (net)
                  0.32    0.00    7.43 v _441_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.28    0.27    7.70 ^ _441_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.01                           _011_ (net)
                  0.28    0.00    7.70 ^ _517_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.70   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock source latency
                  0.18    0.08   30.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00   30.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.36   30.44 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00   30.44 ^ clkbuf_2_2__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.12    0.30   30.74 ^ clkbuf_2_2__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.02                           clknet_2_2__leaf_wb_clk_i (net)
                  0.12    0.00   30.74 ^ _517_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                         -0.25   30.49   clock uncertainty
                          0.00   30.49   clock reconvergence pessimism
                          0.34   30.83   library recovery time
                                 30.83   data required time
-----------------------------------------------------------------------------
                                 30.83   data required time
                                 -7.70   data arrival time
-----------------------------------------------------------------------------
                                 23.14   slack (MET)


Startpoint: _507_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[6] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.18    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00    0.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.40    0.48 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00    0.48 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.13    0.34    0.83 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.03                           clknet_2_1__leaf_wb_clk_i (net)
                  0.13    0.00    0.83 ^ _507_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.95    1.82    2.65 ^ _507_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.04                           net65 (net)
                  0.95    0.00    2.65 ^ output65/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.49    0.75    3.40 ^ output65/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[6] (net)
                  0.49    0.00    3.40 ^ io_out[6] (out)
                                  3.40   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -3.40   data arrival time
-----------------------------------------------------------------------------
                                 20.35   slack (MET)


Startpoint: _509_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[8] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.18    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00    0.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.40    0.48 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00    0.48 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.13    0.35    0.83 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03                           clknet_2_3__leaf_wb_clk_i (net)
                  0.13    0.00    0.83 ^ _509_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.90    1.79    2.62 ^ _509_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.04                           net67 (net)
                  0.90    0.00    2.62 ^ output67/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.49    0.74    3.36 ^ output67/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[8] (net)
                  0.49    0.00    3.36 ^ io_out[8] (out)
                                  3.36   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -3.36   data arrival time
-----------------------------------------------------------------------------
                                 20.39   slack (MET)


Startpoint: _518_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[17] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.18    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00    0.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.40    0.48 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00    0.48 ^ clkbuf_2_3__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.13    0.35    0.83 ^ clkbuf_2_3__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03                           clknet_2_3__leaf_wb_clk_i (net)
                  0.13    0.00    0.83 ^ _518_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.88    1.78    2.61 ^ _518_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03                           net45 (net)
                  0.88    0.00    2.61 ^ output45/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.48    0.74    3.35 ^ output45/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[17] (net)
                  0.48    0.00    3.35 ^ io_out[17] (out)
                                  3.35   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -3.35   data arrival time
-----------------------------------------------------------------------------
                                 20.40   slack (MET)


Startpoint: _513_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[12] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.18    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00    0.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.40    0.48 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00    0.48 ^ clkbuf_2_1__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.13    0.34    0.83 ^ clkbuf_2_1__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     8    0.03                           clknet_2_1__leaf_wb_clk_i (net)
                  0.13    0.00    0.83 ^ _513_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.88    1.78    2.61 ^ _513_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.03                           net40 (net)
                  0.88    0.00    2.61 ^ output40/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.49    0.74    3.35 ^ output40/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[12] (net)
                  0.49    0.00    3.35 ^ io_out[12] (out)
                                  3.35   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -3.35   data arrival time
-----------------------------------------------------------------------------
                                 20.40   slack (MET)


Startpoint: _508_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: io_out[7] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.18    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.18    0.00    0.08 ^ clkbuf_0_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.21    0.40    0.48 ^ clkbuf_0_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.09                           clknet_0_wb_clk_i (net)
                  0.21    0.00    0.48 ^ clkbuf_2_0__f_wb_clk_i/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                  0.13    0.35    0.83 ^ clkbuf_2_0__f_wb_clk_i/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     9    0.03                           clknet_2_0__leaf_wb_clk_i (net)
                  0.13    0.00    0.83 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  0.86    1.76    2.59 ^ _508_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.03                           net66 (net)
                  0.86    0.00    2.60 ^ output66/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  0.48    0.74    3.33 ^ output66/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     1    0.07                           io_out[7] (net)
                  0.48    0.00    3.33 ^ io_out[7] (out)
                                  3.33   data arrival time

                         30.00   30.00   clock wb_clk_i (rise edge)
                          0.00   30.00   clock network delay (propagated)
                         -0.25   29.75   clock uncertainty
                          0.00   29.75   clock reconvergence pessimism
                         -6.00   23.75   output external delay
                                 23.75   data required time
-----------------------------------------------------------------------------
                                 23.75   data required time
                                 -3.33   data arrival time
-----------------------------------------------------------------------------
                                 20.42   slack (MET)


