<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2025.1 (64-bit)                                     -->
<!--                                                                              -->
<!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.                        -->
<!-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xcku060_0" gui_info="dashboard1=hw_ila_1[xcku060_0/hw_ila_1/Capture Setup=ILA_CAPTURE_1;xcku060_0/hw_ila_1/Waveform=ILA_WAVE_1;xcku060_0/hw_ila_1/Status=ILA_STATUS_1;xcku060_0/hw_ila_1/Settings=ILA_SETTINGS_1;xcku060_0/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xcku060_0" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="$_project_name_.runs/impl_1/bd_ref_design_wrapper.ltx"/>
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/bd_ref_design_wrapper.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/bd_ref_design_wrapper.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="bd_ref_design_i/system_ila_0/inst/ila_lib" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq12&apos;hXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq12&apos;hXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[11:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq12&apos;hXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample0[11]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample0[10]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample0[9]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample0[8]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample0[7]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample0[6]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample0[5]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample0[4]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample0[3]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample0[2]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample0[1]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq12&apos;hXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq12&apos;hXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="SIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[11:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq12&apos;hXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Analog"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample1[11]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample1[10]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample1[9]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample1[8]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample1[7]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample1[6]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample1[5]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample1[4]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample1[3]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample1[2]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample1[1]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq12&apos;hXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq12&apos;hXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe7[11:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq12&apos;hXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample2[11]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample2[10]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample2[9]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample2[8]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample2[7]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample2[6]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample2[5]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample2[4]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample2[3]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample2[2]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample2[1]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample2[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq12&apos;hXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq12&apos;hXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[11:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq12&apos;hXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample3[11]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample3[10]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample3[9]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample3[8]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample3[7]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample3[6]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample3[5]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample3[4]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample3[3]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample3[2]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample3[1]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample3[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq12&apos;hXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq12&apos;hXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[11:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq12&apos;hXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample4[11]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample4[10]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample4[9]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample4[8]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample4[7]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample4[6]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample4[5]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample4[4]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample4[3]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample4[2]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample4[1]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample4[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq12&apos;hXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq12&apos;hXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[11:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq12&apos;hXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample5[11]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample5[10]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample5[9]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample5[8]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample5[7]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample5[6]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample5[5]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample5[4]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample5[3]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample5[2]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample5[1]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample5[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq12&apos;hXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq12&apos;hXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[11:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq12&apos;hXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample6[11]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample6[10]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample6[9]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample6[8]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample6[7]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample6[6]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample6[5]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample6[4]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample6[3]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample6[2]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample6[1]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample6[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq12&apos;hXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq12&apos;hXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[11:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq12&apos;hXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample7[11]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample7[10]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample7[9]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample7[8]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample7[7]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample7[6]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample7[5]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample7[4]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample7[3]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample7[2]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample7[1]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_sample7[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe9[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_strobe[7]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_strobe[6]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_strobe[5]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_strobe[4]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_strobe[3]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_strobe[2]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_strobe[1]"/>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_strobe[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe8[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="bd_ref_design_i/system_ila_0/inst/SLOT_0_ADC_BUS_valid"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
