{
  "Top": "TinyYOLOHW",
  "RtlTop": "TinyYOLOHW",
  "RtlPrefix": "",
  "RtlSubPrefix": "TinyYOLOHW_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck26",
    "Package": "-sfvc784",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "img_width": {
      "index": "0",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "img_width",
          "usage": "data",
          "direction": "in"
        }]
    },
    "in_channels": {
      "index": "1",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "in_channels",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out_channels": {
      "index": "2",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_channels",
          "usage": "data",
          "direction": "in"
        }]
    },
    "quant_M": {
      "index": "3",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "quant_M",
          "usage": "data",
          "direction": "in"
        }]
    },
    "quant_n": {
      "index": "4",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "quant_n",
          "usage": "data",
          "direction": "in"
        }]
    },
    "isMaxpool": {
      "index": "5",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "isMaxpool",
          "usage": "data",
          "direction": "in"
        }]
    },
    "is_1x1": {
      "index": "6",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "is_1x1",
          "usage": "data",
          "direction": "in"
        }]
    },
    "stride": {
      "index": "7",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "stride",
          "usage": "data",
          "direction": "in"
        }]
    },
    "axi_in": {
      "index": "8",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<512>, 0, 0, 0, '8', false>, 0>&",
      "srcSize": "1024",
      "hwRefs": [{
          "type": "interface",
          "interface": "axi_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "axi_out": {
      "index": "9",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<512>, 0, 0, 0, '8', false>, 0>&",
      "srcSize": "1024",
      "hwRefs": [{
          "type": "interface",
          "interface": "axi_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_interface -default_interface=kernel",
      "config_rtl -register_reset_num=3"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "TinyYOLOHW"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "0",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "TinyYOLOHW",
    "Version": "1.0",
    "DisplayName": "Tinyyolohw",
    "Revision": "2114470911",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_TinyYOLOHW_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/TinyYOLOHW_cmodel.cpp"],
    "Vhdl": [
      "impl\/vhdl\/TinyYOLOHW_control_s_axi.vhd",
      "impl\/vhdl\/TinyYOLOHW_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/TinyYOLOHW_regslice_both.vhd",
      "impl\/vhdl\/TinyYOLOHW.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/TinyYOLOHW_control_s_axi.v",
      "impl\/verilog\/TinyYOLOHW_flow_control_loop_pipe.v",
      "impl\/verilog\/TinyYOLOHW_regslice_both.v",
      "impl\/verilog\/TinyYOLOHW.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/TinyYOLOHW_v1_0\/data\/TinyYOLOHW.mdd",
      "impl\/misc\/drivers\/TinyYOLOHW_v1_0\/data\/TinyYOLOHW.tcl",
      "impl\/misc\/drivers\/TinyYOLOHW_v1_0\/data\/TinyYOLOHW.yaml",
      "impl\/misc\/drivers\/TinyYOLOHW_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/TinyYOLOHW_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/TinyYOLOHW_v1_0\/src\/xtinyyolohw.c",
      "impl\/misc\/drivers\/TinyYOLOHW_v1_0\/src\/xtinyyolohw.h",
      "impl\/misc\/drivers\/TinyYOLOHW_v1_0\/src\/xtinyyolohw_hw.h",
      "impl\/misc\/drivers\/TinyYOLOHW_v1_0\/src\/xtinyyolohw_linux.c",
      "impl\/misc\/drivers\/TinyYOLOHW_v1_0\/src\/xtinyyolohw_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "..\/kernel.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/TinyYOLOHW.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "img_width",
          "access": "W",
          "description": "Data signal of img_width",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "img_width",
              "access": "W",
              "description": "Bit 31 to 0 of img_width"
            }]
        },
        {
          "offset": "0x18",
          "name": "in_channels",
          "access": "W",
          "description": "Data signal of in_channels",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_channels",
              "access": "W",
              "description": "Bit 31 to 0 of in_channels"
            }]
        },
        {
          "offset": "0x20",
          "name": "out_channels",
          "access": "W",
          "description": "Data signal of out_channels",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_channels",
              "access": "W",
              "description": "Bit 31 to 0 of out_channels"
            }]
        },
        {
          "offset": "0x28",
          "name": "quant_M",
          "access": "W",
          "description": "Data signal of quant_M",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "quant_M",
              "access": "W",
              "description": "Bit 31 to 0 of quant_M"
            }]
        },
        {
          "offset": "0x30",
          "name": "quant_n",
          "access": "W",
          "description": "Data signal of quant_n",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "quant_n",
              "access": "W",
              "description": "Bit 31 to 0 of quant_n"
            }]
        },
        {
          "offset": "0x38",
          "name": "isMaxpool",
          "access": "W",
          "description": "Data signal of isMaxpool",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "isMaxpool",
              "access": "W",
              "description": "Bit 0 to 0 of isMaxpool"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x40",
          "name": "is_1x1",
          "access": "W",
          "description": "Data signal of is_1x1",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "is_1x1",
              "access": "W",
              "description": "Bit 0 to 0 of is_1x1"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x48",
          "name": "stride",
          "access": "W",
          "description": "Data signal of stride",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "stride",
              "access": "W",
              "description": "Bit 31 to 0 of stride"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "img_width"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "in_channels"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "out_channels"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "quant_M"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "quant_n"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "56",
          "argName": "isMaxpool"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "is_1x1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "72",
          "argName": "stride"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:axi_in:axi_out",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "axi_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "512",
      "portPrefix": "axi_in_",
      "ports": [
        "axi_in_TDATA",
        "axi_in_TKEEP",
        "axi_in_TLAST",
        "axi_in_TREADY",
        "axi_in_TSTRB",
        "axi_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "axi_in"
        }]
    },
    "axi_out": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "512",
      "portPrefix": "axi_out_",
      "ports": [
        "axi_out_TDATA",
        "axi_out_TKEEP",
        "axi_out_TLAST",
        "axi_out_TREADY",
        "axi_out_TSTRB",
        "axi_out_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "axi_out"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "axi_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "axi_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "axi_in_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "axi_out_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "axi_out_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "axi_out_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "axi_in_TDATA": {
      "dir": "in",
      "width": "512"
    },
    "axi_in_TKEEP": {
      "dir": "in",
      "width": "64"
    },
    "axi_in_TSTRB": {
      "dir": "in",
      "width": "64"
    },
    "axi_out_TDATA": {
      "dir": "out",
      "width": "512"
    },
    "axi_out_TKEEP": {
      "dir": "out",
      "width": "64"
    },
    "axi_out_TSTRB": {
      "dir": "out",
      "width": "64"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "TinyYOLOHW",
      "BindInstances": "add_ln82_fu_177_p2 add_ln82_1_fu_191_p2 add_ln82_2_fu_205_p2 add_ln82_3_fu_219_p2 add_ln82_4_fu_233_p2 add_ln82_5_fu_247_p2 add_ln82_6_fu_261_p2 add_ln82_7_fu_275_p2 add_ln82_8_fu_289_p2 add_ln82_9_fu_303_p2 add_ln82_10_fu_317_p2 add_ln82_11_fu_331_p2 add_ln82_12_fu_345_p2 add_ln82_13_fu_359_p2 add_ln82_14_fu_373_p2 add_ln82_15_fu_387_p2 control_s_axi_U"
    },
    "Info": {"TinyYOLOHW": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"TinyYOLOHW": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.918"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_96_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "FF": "285",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "1096",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-02-07 23:51:36 IST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1"
  }
}
