Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Sep  7 17:11:45 2020
| Host              : Shears running 64-bit unknown
| Command           : report_timing_summary -file ./rundir/post_route_timing_summary.rpt
| Design            : top
| Device            : xczu9eg-ffvb1156
| Speed File        : -3  ADVANCE 1.09 03-31-2017
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 1285 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4099 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.197        0.000                      0               565515        0.010        0.000                      0               565515        0.558        0.000                       0                329871  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.666}        3.333           300.030         
clk2x  {0.000 0.833}        1.666           600.240         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.253        0.000                      0               177419        0.010        0.000                      0               177419        1.171        0.000                       0                228495  
clk2x               0.398        0.000                      0               314368        0.010        0.000                      0               314368        0.558        0.000                       0                101376  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk2x         clk                 0.197        0.000                      0                65536        0.010        0.000                      0                65536  
clk           clk2x               0.216        0.000                      0                24576        0.010        0.000                      0                24576  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 fsm/dff_loadingWeights/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            array/pe_24_1/dff_e/q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        2.704ns  (logic 0.073ns (2.700%)  route 2.631ns (97.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.158ns = ( 5.491 - 3.333 ) 
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.560ns (routing 1.204ns, distribution 1.356ns)
  Clock Net Delay (Destination): 2.158ns (routing 1.109ns, distribution 1.049ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=228494, unset)       2.560     2.560    fsm/dff_loadingWeights/clk
    SLICE_X62Y244        FDRE                                         r  fsm/dff_loadingWeights/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y244        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.073     2.633 r  fsm/dff_loadingWeights/q_reg[0]/Q
                         net (fo=6023, routed)        2.631     5.264    array/pe_24_1/dff_e/loadingWeights_bufg_place
    SLICE_X52Y34         FDRE                                         r  array/pe_24_1/dff_e/q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=228494, unset)       2.158     5.491    array/pe_24_1/dff_e/clk
    SLICE_X52Y34         FDRE                                         r  array/pe_24_1/dff_e/q_reg[6]/C
                         clock pessimism              0.095     5.586    
                         clock uncertainty           -0.035     5.551    
    SLICE_X52Y34         FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.033     5.518    array/pe_24_1/dff_e/q_reg[6]
  -------------------------------------------------------------------
                         required time                          5.518    
                         arrival time                          -5.264    
  -------------------------------------------------------------------
                         slack                                  0.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 array/pe_27_0/dff_a/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            array/pe_27_1/dff_a/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.056ns (41.176%)  route 0.080ns (58.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      2.149ns (routing 1.109ns, distribution 1.040ns)
  Clock Net Delay (Destination): 2.417ns (routing 1.204ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=228494, unset)       2.149     2.149    array/pe_27_0/dff_a/clk
    SLICE_X48Y36         FDRE                                         r  array/pe_27_0/dff_a/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.056     2.205 r  array/pe_27_0/dff_a/q_reg[2]/Q
                         net (fo=2, routed)           0.080     2.285    array/pe_27_1/dff_a/D[2]
    SLICE_X48Y35         FDRE                                         r  array/pe_27_1/dff_a/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=228494, unset)       2.417     2.417    array/pe_27_1/dff_a/clk
    SLICE_X48Y35         FDRE                                         r  array/pe_27_1/dff_a/q_reg[2]/C
                         clock pessimism             -0.189     2.228    
    SLICE_X48Y35         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.275    array/pe_27_1/dff_a/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.392         3.333       1.941      RAMB18_X11Y34  mem_abcd_0/memory_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.495         1.666       1.171      RAMB18_X11Y34  mem_abcd_0/memory_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.495         1.666       1.171      RAMB18_X11Y34  mem_abcd_0/memory_reg/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk2x
  To Clock:  clk2x

Setup :            0  Failing Endpoints,  Worst Slack        0.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.558ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 array/pe_6_14/int8_quad_mac/mul/dff_be0/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_6_14/int8_quad_mac/mul/dff_be1/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.666ns  (clk2x rise@1.666ns - clk2x rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.072ns (6.957%)  route 0.963ns (93.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.311ns = ( 3.977 - 1.666 ) 
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.636ns (routing 1.215ns, distribution 1.421ns)
  Clock Net Delay (Destination): 2.311ns (routing 1.120ns, distribution 1.191ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.636     2.636    array/pe_6_14/int8_quad_mac/mul/dff_be0/clk2x
    SLICE_X77Y240        FDRE                                         r  array/pe_6_14/int8_quad_mac/mul/dff_be0/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y240        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.072     2.708 r  array/pe_6_14/int8_quad_mac/mul/dff_be0/q_reg[1]/Q
                         net (fo=2, routed)           0.963     3.671    array/pe_6_14/int8_quad_mac/mul/dff_be1/D[1]
    SLICE_X77Y237        FDRE                                         r  array/pe_6_14/int8_quad_mac/mul/dff_be1/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      1.666     1.666 r  
                                                      0.000     1.666 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.311     3.977    array/pe_6_14/int8_quad_mac/mul/dff_be1/clk2x
    SLICE_X77Y237        FDRE                                         r  array/pe_6_14/int8_quad_mac/mul/dff_be1/q_reg[1]/C
                         clock pessimism              0.095     4.072    
                         clock uncertainty           -0.035     4.037    
    SLICE_X77Y237        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.033     4.070    array/pe_6_14/int8_quad_mac/mul/dff_be1/q_reg[1]
  -------------------------------------------------------------------
                         required time                          4.070    
                         arrival time                          -3.671    
  -------------------------------------------------------------------
                         slack                                  0.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 array/pe_26_28/int8_quad_mac/mul/dff_ae0/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_26_28/int8_quad_mac/mul/dff_ae1/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk2x rise@0.000ns - clk2x rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.056ns (41.791%)  route 0.078ns (58.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Net Delay (Source):      2.267ns (routing 1.120ns, distribution 1.147ns)
  Clock Net Delay (Destination): 2.545ns (routing 1.215ns, distribution 1.330ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.267     2.267    array/pe_26_28/int8_quad_mac/mul/dff_ae0/clk2x
    SLICE_X18Y383        FDRE                                         r  array/pe_26_28/int8_quad_mac/mul/dff_ae0/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y383        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.056     2.323 r  array/pe_26_28/int8_quad_mac/mul/dff_ae0/q_reg[2]/Q
                         net (fo=2, routed)           0.078     2.401    array/pe_26_28/int8_quad_mac/mul/dff_ae1/D[2]
    SLICE_X18Y382        FDRE                                         r  array/pe_26_28/int8_quad_mac/mul/dff_ae1/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.545     2.545    array/pe_26_28/int8_quad_mac/mul/dff_ae1/clk2x
    SLICE_X18Y382        FDRE                                         r  array/pe_26_28/int8_quad_mac/mul/dff_ae1/q_reg[2]/C
                         clock pessimism             -0.201     2.344    
    SLICE_X18Y382        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.391    array/pe_26_28/int8_quad_mac/mul/dff_ae1/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk2x
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.666
Sources:            { clk2x }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.550         1.666       1.116      SLICE_X92Y70  array/pe_0_0/int8_quad_mac/mul/dff_ae0/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         0.833       0.558      SLICE_X93Y74  array/pe_0_0/int8_quad_mac/mul/dff_ae0/q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         0.833       0.558      SLICE_X92Y70  array/pe_0_0/int8_quad_mac/mul/dff_ae0/q_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk2x
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 array/pe_6_18/int8_quad_mac/mul/dff_ae1/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_6_18/int8_quad_mac/mul/dff_mul_ae/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk rise@3.333ns - clk2x rise@1.666ns)
  Data Path Delay:        1.177ns  (logic 0.073ns (6.202%)  route 1.104ns (93.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.315ns = ( 5.648 - 3.333 ) 
    Source Clock Delay      (SCD):    2.605ns = ( 4.271 - 1.666 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.605ns (routing 1.215ns, distribution 1.390ns)
  Clock Net Delay (Destination): 2.315ns (routing 1.109ns, distribution 1.206ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      1.666     1.666 r  
                                                      0.000     1.666 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.605     4.271    array/pe_6_18/int8_quad_mac/mul/dff_ae1/clk2x
    SLICE_X78Y269        FDRE                                         r  array/pe_6_18/int8_quad_mac/mul/dff_ae1/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y269        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.073     4.344 r  array/pe_6_18/int8_quad_mac/mul/dff_ae1/q_reg[11]/Q
                         net (fo=1, routed)           1.104     5.448    array/pe_6_18/int8_quad_mac/mul/dff_mul_ae/D[11]
    SLICE_X78Y269        FDRE                                         r  array/pe_6_18/int8_quad_mac/mul/dff_mul_ae/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=228494, unset)       2.315     5.648    array/pe_6_18/int8_quad_mac/mul/dff_mul_ae/clk
    SLICE_X78Y269        FDRE                                         r  array/pe_6_18/int8_quad_mac/mul/dff_mul_ae/q_reg[11]/C
                         clock pessimism              0.000     5.648    
                         clock uncertainty           -0.035     5.613    
    SLICE_X78Y269        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.033     5.646    array/pe_6_18/int8_quad_mac/mul/dff_mul_ae/q_reg[11]
  -------------------------------------------------------------------
                         required time                          5.646    
                         arrival time                          -5.448    
  -------------------------------------------------------------------
                         slack                                  0.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 array/pe_15_0/int8_quad_mac/mul/dff_ae0/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Destination:            array/pe_15_0/int8_quad_mac/mul/dff_mul_ce/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk2x rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.055ns (15.759%)  route 0.294ns (84.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.577ns
    Source Clock Delay      (SCD):    2.320ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.320ns (routing 1.120ns, distribution 1.200ns)
  Clock Net Delay (Destination): 2.577ns (routing 1.204ns, distribution 1.373ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.320     2.320    array/pe_15_0/int8_quad_mac/mul/dff_ae0/clk2x
    SLICE_X85Y25         FDRE                                         r  array/pe_15_0/int8_quad_mac/mul/dff_ae0/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y25         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.055     2.375 r  array/pe_15_0/int8_quad_mac/mul/dff_ae0/q_reg[5]/Q
                         net (fo=2, routed)           0.294     2.669    array/pe_15_0/int8_quad_mac/mul/dff_mul_ce/D[5]
    SLICE_X82Y23         FDRE                                         r  array/pe_15_0/int8_quad_mac/mul/dff_mul_ce/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=228494, unset)       2.577     2.577    array/pe_15_0/int8_quad_mac/mul/dff_mul_ce/clk
    SLICE_X82Y23         FDRE                                         r  array/pe_15_0/int8_quad_mac/mul/dff_mul_ce/q_reg[5]/C
                         clock pessimism              0.000     2.577    
                         clock uncertainty            0.035     2.613    
    SLICE_X82Y23         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.659    array/pe_15_0/int8_quad_mac/mul/dff_mul_ce/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.659    
                         arrival time                           2.669    
  -------------------------------------------------------------------
                         slack                                  0.010    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk2x

Setup :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 array/pe_7_10/dff_d/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            array/pe_7_10/int8_quad_mac/mul/dff_dsp_in1/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.666ns  (clk2x rise@1.666ns - clk rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.117ns (9.932%)  route 1.061ns (90.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.301ns = ( 3.967 - 1.666 ) 
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.569ns (routing 1.204ns, distribution 1.365ns)
  Clock Net Delay (Destination): 2.301ns (routing 1.120ns, distribution 1.181ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=228494, unset)       2.569     2.569    array/pe_7_10/dff_d/clk
    SLICE_X77Y205        FDRE                                         r  array/pe_7_10/dff_d/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y205        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.071     2.640 r  array/pe_7_10/dff_d/q_reg[5]/Q
                         net (fo=2, routed)           0.994     3.634    array/pe_7_10/int8_quad_mac/mul/q_reg[7]_4[5]
    SLICE_X77Y206        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.046     3.680 r  array/pe_7_10/int8_quad_mac/mul/q[5]_i_1__0/O
                         net (fo=1, routed)           0.067     3.747    array/pe_7_10/int8_quad_mac/mul/dff_dsp_in1/D[5]
    SLICE_X77Y206        FDRE                                         r  array/pe_7_10/int8_quad_mac/mul/dff_dsp_in1/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      1.666     1.666 r  
                                                      0.000     1.666 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.301     3.967    array/pe_7_10/int8_quad_mac/mul/dff_dsp_in1/clk2x
    SLICE_X77Y206        FDRE                                         r  array/pe_7_10/int8_quad_mac/mul/dff_dsp_in1/q_reg[5]/C
                         clock pessimism              0.000     3.967    
                         clock uncertainty           -0.035     3.932    
    SLICE_X77Y206        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.032     3.964    array/pe_7_10/int8_quad_mac/mul/dff_dsp_in1/q_reg[5]
  -------------------------------------------------------------------
                         required time                          3.964    
                         arrival time                          -3.747    
  -------------------------------------------------------------------
                         slack                                  0.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 array/pe_11_4/dff_d/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.666ns period=3.333ns})
  Destination:            array/pe_11_4/int8_quad_mac/mul/dff_dsp_in1/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@0.833ns period=1.666ns})
  Path Group:             clk2x
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk2x rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.089ns (22.938%)  route 0.299ns (77.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.535ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.239ns (routing 1.109ns, distribution 1.130ns)
  Clock Net Delay (Destination): 2.535ns (routing 1.215ns, distribution 1.320ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=228494, unset)       2.239     2.239    array/pe_11_4/dff_d/clk
    SLICE_X74Y103        FDRE                                         r  array/pe_11_4/dff_d/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y103        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.057     2.296 r  array/pe_11_4/dff_d/q_reg[2]/Q
                         net (fo=2, routed)           0.264     2.560    array/pe_11_4/int8_quad_mac/mul/q_reg[7]_5[2]
    SLICE_X73Y116        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.032     2.592 r  array/pe_11_4/int8_quad_mac/mul/q[2]_i_1__1086/O
                         net (fo=1, routed)           0.035     2.627    array/pe_11_4/int8_quad_mac/mul/dff_dsp_in1/D[2]
    SLICE_X73Y116        FDRE                                         r  array/pe_11_4/int8_quad_mac/mul/dff_dsp_in1/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
    X1Y3 (CLOCK_ROOT)    net (fo=105471, unset)       2.535     2.535    array/pe_11_4/int8_quad_mac/mul/dff_dsp_in1/clk2x
    SLICE_X73Y116        FDRE                                         r  array/pe_11_4/int8_quad_mac/mul/dff_dsp_in1/q_reg[2]/C
                         clock pessimism              0.000     2.535    
                         clock uncertainty            0.035     2.571    
    SLICE_X73Y116        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.617    array/pe_11_4/int8_quad_mac/mul/dff_dsp_in1/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.617    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  0.010    





