#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_000002c0f3b4c240 .scope module, "cpu" "cpu" 2 8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
v000002c0f3bb8f10_0 .net "ALUIN", 7 0, v000002c0f3bb5450_0;  1 drivers
v000002c0f3bb8650_0 .net "ALUOP", 2 0, v000002c0f3bb5130_0;  1 drivers
v000002c0f3bb85b0_0 .net "ALURESULT", 7 0, v000002c0f3b5ae80_0;  1 drivers
o000002c0f3b5ebc8 .functor BUFZ 1, C4<z>; HiZ drive
v000002c0f3bb9190_0 .net "CLK", 0 0, o000002c0f3b5ebc8;  0 drivers
v000002c0f3bb8830_0 .net "COMPOUT", 7 0, L_000002c0f3bb9910;  1 drivers
v000002c0f3bb9550_0 .net "COMPSELECT", 0 0, v000002c0f3bb63f0_0;  1 drivers
v000002c0f3bb9c30_0 .net "IMMEDIATESELECT", 0 0, v000002c0f3bb6490_0;  1 drivers
o000002c0f3b5f138 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002c0f3bb8d30_0 .net "INSTRUCTION", 31 0, o000002c0f3b5f138;  0 drivers
v000002c0f3bb86f0_0 .net "MUX1", 7 0, v000002c0f3bb6b70_0;  1 drivers
v000002c0f3bb8150_0 .net "PC", 31 0, v000002c0f3bb6c10_0;  1 drivers
v000002c0f3bb99b0_0 .net "REGOUT1", 7 0, L_000002c0f3b5bd10;  1 drivers
v000002c0f3bb9d70_0 .net "REGOUT2", 7 0, L_000002c0f3b5bfb0;  1 drivers
o000002c0f3b5ec28 .functor BUFZ 1, C4<z>; HiZ drive
v000002c0f3bb88d0_0 .net "RESET", 0 0, o000002c0f3b5ec28;  0 drivers
v000002c0f3bb9690_0 .net "WRITEENABLE", 0 0, v000002c0f3bb62b0_0;  1 drivers
L_000002c0f3bb9870 .part o000002c0f3b5f138, 24, 8;
L_000002c0f3bb8790 .part o000002c0f3b5f138, 16, 3;
L_000002c0f3bb8c90 .part o000002c0f3b5f138, 8, 3;
L_000002c0f3bb8970 .part o000002c0f3b5f138, 0, 3;
L_000002c0f3bb9cd0 .part o000002c0f3b5f138, 0, 8;
S_000002c0f3b4c3d0 .scope module, "Alu" "alu" 2 28, 3 21 0, S_000002c0f3b4c240;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
v000002c0f3bb6990_0 .net "DATA1", 7 0, L_000002c0f3b5bd10;  alias, 1 drivers
v000002c0f3bb68f0_0 .net "DATA2", 7 0, v000002c0f3bb5450_0;  alias, 1 drivers
v000002c0f3bb6a30_0 .net "RESULT", 7 0, v000002c0f3b5ae80_0;  alias, 1 drivers
v000002c0f3bb6710_0 .net "SELECT", 0 2, v000002c0f3bb5130_0;  alias, 1 drivers
v000002c0f3bb6210_0 .net "add_result", 7 0, L_000002c0f3bb9af0;  1 drivers
v000002c0f3bb6ad0_0 .net "and_result", 7 0, L_000002c0f3b5c2c0;  1 drivers
v000002c0f3bb6350_0 .net "forward_result", 7 0, L_000002c0f3b5b990;  1 drivers
v000002c0f3bb6530_0 .net "or_result", 7 0, L_000002c0f3b5c870;  1 drivers
S_000002c0f3b45bb0 .scope module, "alu_add" "ALU_ADD" 3 39, 3 72 0, S_000002c0f3b4c3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000002c0f3b5b560_0 .net "DATA1", 7 0, L_000002c0f3b5bd10;  alias, 1 drivers
v000002c0f3b5ad40_0 .net "DATA2", 7 0, v000002c0f3bb5450_0;  alias, 1 drivers
v000002c0f3b5af20_0 .net "RESULT", 7 0, L_000002c0f3bb9af0;  alias, 1 drivers
L_000002c0f3bb9af0 .delay 8 (2,2,2) L_000002c0f3bb9af0/d;
L_000002c0f3bb9af0/d .arith/sum 8, L_000002c0f3b5bd10, v000002c0f3bb5450_0;
S_000002c0f3b45d40 .scope module, "alu_and" "ALU_AND" 3 40, 3 90 0, S_000002c0f3b4c3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_000002c0f3b5c2c0/d .functor AND 8, L_000002c0f3b5bd10, v000002c0f3bb5450_0, C4<11111111>, C4<11111111>;
L_000002c0f3b5c2c0 .delay 8 (1,1,1) L_000002c0f3b5c2c0/d;
v000002c0f3b5a980_0 .net "DATA1", 7 0, L_000002c0f3b5bd10;  alias, 1 drivers
v000002c0f3b5b600_0 .net "DATA2", 7 0, v000002c0f3bb5450_0;  alias, 1 drivers
v000002c0f3b5b6a0_0 .net "RESULT", 7 0, L_000002c0f3b5c2c0;  alias, 1 drivers
S_000002c0f3b436c0 .scope module, "alu_forward" "ALU_FORWARD" 3 38, 3 55 0, S_000002c0f3b4c3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_000002c0f3b5b990/d .functor BUFZ 8, v000002c0f3bb5450_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002c0f3b5b990 .delay 8 (1,1,1) L_000002c0f3b5b990/d;
v000002c0f3b5aa20_0 .net "DATA2", 7 0, v000002c0f3bb5450_0;  alias, 1 drivers
v000002c0f3b5b060_0 .net "RESULT", 7 0, L_000002c0f3b5b990;  alias, 1 drivers
S_000002c0f3b43850 .scope module, "alu_or" "ALU_OR" 3 41, 3 108 0, S_000002c0f3b4c3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_000002c0f3b5c870/d .functor OR 8, L_000002c0f3b5bd10, v000002c0f3bb5450_0, C4<00000000>, C4<00000000>;
L_000002c0f3b5c870 .delay 8 (1,1,1) L_000002c0f3b5c870/d;
v000002c0f3b5b740_0 .net "DATA1", 7 0, L_000002c0f3b5bd10;  alias, 1 drivers
v000002c0f3b5afc0_0 .net "DATA2", 7 0, v000002c0f3bb5450_0;  alias, 1 drivers
v000002c0f3b5ade0_0 .net "RESULT", 7 0, L_000002c0f3b5c870;  alias, 1 drivers
S_000002c0f3b4cf80 .scope module, "mux" "MUX" 3 46, 3 127 0, S_000002c0f3b4c3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "forward_result";
    .port_info 1 /INPUT 8 "add_result";
    .port_info 2 /INPUT 8 "and_result";
    .port_info 3 /INPUT 8 "or_result";
    .port_info 4 /OUTPUT 8 "RESULT";
    .port_info 5 /INPUT 3 "SELECT";
v000002c0f3b5ae80_0 .var "RESULT", 7 0;
v000002c0f3b5b1a0_0 .net "SELECT", 2 0, v000002c0f3bb5130_0;  alias, 1 drivers
v000002c0f3b5b7e0_0 .net "add_result", 7 0, L_000002c0f3bb9af0;  alias, 1 drivers
v000002c0f3b5ab60_0 .net "and_result", 7 0, L_000002c0f3b5c2c0;  alias, 1 drivers
v000002c0f3b5ac00_0 .net "forward_result", 7 0, L_000002c0f3b5b990;  alias, 1 drivers
v000002c0f3bb53b0_0 .net "or_result", 7 0, L_000002c0f3b5c870;  alias, 1 drivers
E_000002c0f3b57c90/0 .event anyedge, v000002c0f3b5b1a0_0, v000002c0f3b5ade0_0, v000002c0f3b5b6a0_0, v000002c0f3b5af20_0;
E_000002c0f3b57c90/1 .event anyedge, v000002c0f3b5b060_0;
E_000002c0f3b57c90 .event/or E_000002c0f3b57c90/0, E_000002c0f3b57c90/1;
S_000002c0f3b4d110 .scope module, "Control_Unit" "control_unit" 2 21, 4 1 0, S_000002c0f3b4c240;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE";
    .port_info 1 /OUTPUT 1 "WRITEENABLE";
    .port_info 2 /OUTPUT 1 "COMP_SELECT";
    .port_info 3 /OUTPUT 1 "IMMEDIATE_SELECT";
    .port_info 4 /OUTPUT 3 "ALUOP";
v000002c0f3bb5130_0 .var "ALUOP", 2 0;
v000002c0f3bb63f0_0 .var "COMP_SELECT", 0 0;
v000002c0f3bb6490_0 .var "IMMEDIATE_SELECT", 0 0;
v000002c0f3bb5090_0 .net "OPCODE", 7 0, L_000002c0f3bb9870;  1 drivers
v000002c0f3bb62b0_0 .var "WRITEENABLE", 0 0;
E_000002c0f3b57b90 .event anyedge, v000002c0f3bb5090_0;
S_000002c0f3b4fb70 .scope module, "Mux1" "mux" 2 25, 5 11 0, S_000002c0f3b4c240;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v000002c0f3bb56d0_0 .net "DATA1", 7 0, L_000002c0f3b5bfb0;  alias, 1 drivers
v000002c0f3bb54f0_0 .net "DATA2", 7 0, L_000002c0f3bb9910;  alias, 1 drivers
v000002c0f3bb6b70_0 .var "OUTPUT", 7 0;
v000002c0f3bb6170_0 .net "SELECT", 0 0, v000002c0f3bb63f0_0;  alias, 1 drivers
E_000002c0f3b57cd0 .event anyedge, v000002c0f3bb63f0_0;
S_000002c0f3b4fd00 .scope module, "Mux2" "mux" 2 26, 5 11 0, S_000002c0f3b4c240;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v000002c0f3bb65d0_0 .net "DATA1", 7 0, v000002c0f3bb6b70_0;  alias, 1 drivers
v000002c0f3bb5e50_0 .net "DATA2", 7 0, L_000002c0f3bb9cd0;  1 drivers
v000002c0f3bb5450_0 .var "OUTPUT", 7 0;
v000002c0f3bb5630_0 .net "SELECT", 0 0, v000002c0f3bb6490_0;  alias, 1 drivers
E_000002c0f3b57bd0 .event anyedge, v000002c0f3bb6490_0;
S_000002c0f3b3b120 .scope module, "Pc" "pc" 2 20, 6 1 0, S_000002c0f3b4c240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RESET";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 32 "PC";
v000002c0f3bb5770_0 .net "CLK", 0 0, o000002c0f3b5ebc8;  alias, 0 drivers
v000002c0f3bb6c10_0 .var "PC", 31 0;
v000002c0f3bb5270_0 .var "PC_NEXT", 31 0;
v000002c0f3bb6d50_0 .net "RESET", 0 0, o000002c0f3b5ec28;  alias, 0 drivers
v000002c0f3bb59f0_0 .net "adder_out", 31 0, L_000002c0f3bb8dd0;  1 drivers
E_000002c0f3b57ed0 .event posedge, v000002c0f3bb5770_0;
E_000002c0f3b57850 .event anyedge, v000002c0f3bb6df0_0;
S_000002c0f3b3b2b0 .scope module, "pc_adder" "pc_add" 6 9, 6 23 0, S_000002c0f3b3b120;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "adder_out";
v000002c0f3bb5950_0 .net "PC", 31 0, v000002c0f3bb6c10_0;  alias, 1 drivers
L_000002c0f3bf0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002c0f3bb6cb0_0 .net/2u *"_ivl_0", 31 0, L_000002c0f3bf0088;  1 drivers
v000002c0f3bb6df0_0 .net "adder_out", 31 0, L_000002c0f3bb8dd0;  alias, 1 drivers
L_000002c0f3bb8dd0 .delay 32 (1,1,1) L_000002c0f3bb8dd0/d;
L_000002c0f3bb8dd0/d .arith/sum 32, v000002c0f3bb6c10_0, L_000002c0f3bf0088;
S_000002c0f3b38fa0 .scope module, "Reg_File" "reg_file" 2 22, 7 20 0, S_000002c0f3b4c240;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_000002c0f3b5bd10/d .functor BUFZ 8, L_000002c0f3bb8290, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002c0f3b5bd10 .delay 8 (2,2,2) L_000002c0f3b5bd10/d;
L_000002c0f3b5bfb0/d .functor BUFZ 8, L_000002c0f3bb81f0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002c0f3b5bfb0 .delay 8 (2,2,2) L_000002c0f3b5bfb0/d;
v000002c0f3bb5810_0 .net "CLK", 0 0, o000002c0f3b5ebc8;  alias, 0 drivers
v000002c0f3bb5db0_0 .net "IN", 7 0, v000002c0f3b5ae80_0;  alias, 1 drivers
v000002c0f3bb60d0_0 .net "INADDRESS", 2 0, L_000002c0f3bb8790;  1 drivers
v000002c0f3bb6850_0 .net "OUT1", 7 0, L_000002c0f3b5bd10;  alias, 1 drivers
v000002c0f3bb6670_0 .net "OUT1ADDRESS", 2 0, L_000002c0f3bb8c90;  1 drivers
v000002c0f3bb5a90_0 .net "OUT2", 7 0, L_000002c0f3b5bfb0;  alias, 1 drivers
v000002c0f3bb5b30_0 .net "OUT2ADDRESS", 2 0, L_000002c0f3bb8970;  1 drivers
v000002c0f3bb6f30_0 .net "RESET", 0 0, o000002c0f3b5ec28;  alias, 0 drivers
v000002c0f3bb5ef0_0 .net "WRITE", 0 0, v000002c0f3bb62b0_0;  alias, 1 drivers
v000002c0f3bb5c70_0 .net *"_ivl_0", 7 0, L_000002c0f3bb8290;  1 drivers
v000002c0f3bb51d0_0 .net *"_ivl_10", 4 0, L_000002c0f3bb9370;  1 drivers
L_000002c0f3bf0118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002c0f3bb58b0_0 .net *"_ivl_13", 1 0, L_000002c0f3bf0118;  1 drivers
v000002c0f3bb5f90_0 .net *"_ivl_2", 4 0, L_000002c0f3bb95f0;  1 drivers
L_000002c0f3bf00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002c0f3bb5310_0 .net *"_ivl_5", 1 0, L_000002c0f3bf00d0;  1 drivers
v000002c0f3bb5590_0 .net *"_ivl_8", 7 0, L_000002c0f3bb81f0;  1 drivers
v000002c0f3bb5bd0 .array "registers", 0 7, 7 0;
L_000002c0f3bb8290 .array/port v000002c0f3bb5bd0, L_000002c0f3bb95f0;
L_000002c0f3bb95f0 .concat [ 3 2 0 0], L_000002c0f3bb8c90, L_000002c0f3bf00d0;
L_000002c0f3bb81f0 .array/port v000002c0f3bb5bd0, L_000002c0f3bb9370;
L_000002c0f3bb9370 .concat [ 3 2 0 0], L_000002c0f3bb8970, L_000002c0f3bf0118;
S_000002c0f3b39130 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 7 61, 7 61 0, S_000002c0f3b38fa0;
 .timescale 0 0;
v000002c0f3bb6e90_0 .var/i "i", 31 0;
S_000002c0f39ece70 .scope module, "Two_Comp" "two_comp" 2 23, 5 1 0, S_000002c0f3b4c240;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA";
    .port_info 1 /OUTPUT 8 "OUT";
L_000002c0f3b5c560 .functor NOT 8, L_000002c0f3b5bfb0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002c0f3bb5d10_0 .net "DATA", 7 0, L_000002c0f3b5bfb0;  alias, 1 drivers
v000002c0f3bb6030_0 .net "OUT", 7 0, L_000002c0f3bb9910;  alias, 1 drivers
v000002c0f3bb9730_0 .net *"_ivl_0", 7 0, L_000002c0f3b5c560;  1 drivers
L_000002c0f3bf0160 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000002c0f3bb97d0_0 .net/2u *"_ivl_2", 7 0, L_000002c0f3bf0160;  1 drivers
L_000002c0f3bb9910 .delay 8 (1,1,1) L_000002c0f3bb9910/d;
L_000002c0f3bb9910/d .arith/sum 8, L_000002c0f3b5c560, L_000002c0f3bf0160;
    .scope S_000002c0f3b3b120;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c0f3bb6c10_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_000002c0f3b3b120;
T_1 ;
    %wait E_000002c0f3b57850;
    %load/vec4 v000002c0f3bb59f0_0;
    %store/vec4 v000002c0f3bb5270_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002c0f3b3b120;
T_2 ;
    %wait E_000002c0f3b57ed0;
    %delay 1, 0;
    %load/vec4 v000002c0f3bb5270_0;
    %store/vec4 v000002c0f3bb6c10_0, 0, 32;
    %jmp T_2;
    .thread T_2;
    .scope S_000002c0f3b4d110;
T_3 ;
    %wait E_000002c0f3b57b90;
    %delay 1, 0;
    %load/vec4 v000002c0f3bb5090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c0f3bb62b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c0f3bb63f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c0f3bb6490_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002c0f3bb5130_0, 0, 3;
    %jmp T_3.6;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c0f3bb62b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c0f3bb63f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c0f3bb6490_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002c0f3bb5130_0, 0, 3;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c0f3bb62b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c0f3bb63f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c0f3bb6490_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002c0f3bb5130_0, 0, 3;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c0f3bb62b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c0f3bb63f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c0f3bb6490_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002c0f3bb5130_0, 0, 3;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c0f3bb62b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c0f3bb63f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c0f3bb6490_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002c0f3bb5130_0, 0, 3;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c0f3bb62b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c0f3bb63f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c0f3bb6490_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002c0f3bb5130_0, 0, 3;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002c0f3b38fa0;
T_4 ;
    %wait E_000002c0f3b57ed0;
    %load/vec4 v000002c0f3bb5ef0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000002c0f3bb6f30_0;
    %inv;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %delay 1, 0;
    %load/vec4 v000002c0f3bb5db0_0;
    %load/vec4 v000002c0f3bb60d0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000002c0f3bb5bd0, 4, 0;
T_4.0 ;
    %load/vec4 v000002c0f3bb6f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.3, 8;
    %delay 1, 0;
    %fork t_1, S_000002c0f3b39130;
    %jmp t_0;
    .scope S_000002c0f3b39130;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c0f3bb6e90_0, 0, 32;
T_4.5 ;
    %load/vec4 v000002c0f3bb6e90_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.6, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000002c0f3bb6e90_0;
    %store/vec4a v000002c0f3bb5bd0, 4, 0;
    %load/vec4 v000002c0f3bb6e90_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c0f3bb6e90_0, 0, 32;
    %jmp T_4.5;
T_4.6 ;
    %end;
    .scope S_000002c0f3b38fa0;
t_0 %join;
T_4.3 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002c0f3b4fb70;
T_5 ;
    %wait E_000002c0f3b57cd0;
    %load/vec4 v000002c0f3bb6170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000002c0f3bb54f0_0;
    %store/vec4 v000002c0f3bb6b70_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002c0f3bb56d0_0;
    %store/vec4 v000002c0f3bb6b70_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002c0f3b4fd00;
T_6 ;
    %wait E_000002c0f3b57bd0;
    %load/vec4 v000002c0f3bb5630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000002c0f3bb5e50_0;
    %store/vec4 v000002c0f3bb5450_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002c0f3bb65d0_0;
    %store/vec4 v000002c0f3bb5450_0, 0, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002c0f3b4cf80;
T_7 ;
    %wait E_000002c0f3b57c90;
    %load/vec4 v000002c0f3b5b1a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002c0f3b5ae80_0, 0, 8;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v000002c0f3b5ac00_0;
    %store/vec4 v000002c0f3b5ae80_0, 0, 8;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v000002c0f3b5b7e0_0;
    %store/vec4 v000002c0f3b5ae80_0, 0, 8;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v000002c0f3b5ab60_0;
    %store/vec4 v000002c0f3b5ae80_0, 0, 8;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v000002c0f3bb53b0_0;
    %store/vec4 v000002c0f3b5ae80_0, 0, 8;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "cpu.v";
    "./alu.v";
    "./control_unit.v";
    "./modules.v";
    "./pc.v";
    "./reg_file.v";
