{
	"route__net": 81,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 13,
	"route__wirelength__iter:1": 1119,
	"route__drc_errors__iter:2": 4,
	"route__wirelength__iter:2": 1126,
	"route__drc_errors__iter:3": 1,
	"route__wirelength__iter:3": 1122,
	"route__drc_errors__iter:4": 0,
	"route__wirelength__iter:4": 1123,
	"route__drc_errors": 0,
	"route__wirelength": 1123,
	"route__vias": 385,
	"route__vias__singlecut": 385,
	"route__vias__multicut": 0,
	"design__io": 24,
	"design__die__area": 2059.3,
	"design__core__area": 788.256,
	"design__instance__count": 82,
	"design__instance__area": 634.358,
	"design__instance__count__stdcell": 82,
	"design__instance__area__stdcell": 634.358,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.804762,
	"design__instance__utilization__stdcell": 0.804762,
	"design__instance__count__class:fill_cell": 20,
	"design__instance__count__class:tap_cell": 12,
	"design__instance__count__class:buffer": 4,
	"design__instance__count__class:clock_buffer": 3,
	"design__instance__count__class:timing_repair_buffer": 28,
	"design__instance__count__class:inverter": 11,
	"design__instance__count__class:sequential_cell": 8,
	"design__instance__count__class:multi_input_combinational_cell": 16,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}