// Seed: 3718918971
module module_0 ();
  tri1 id_1;
  module_4 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_2 = 1;
  assign id_1 = -1;
  wire id_3;
endmodule
module module_1 (
    input tri0 id_0
);
  wire id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  parameter id_3 = id_0 !== id_3;
endmodule
module module_2 ();
  assign id_1 = id_1 == id_1;
  module_0 modCall_1 ();
  wire id_2;
endmodule
module module_3 (
    output supply0 id_0
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_0 = -1;
endmodule
program module_4;
  assign id_1 = -1;
endmodule
module module_5 (
    input wire id_0,
    output supply1 id_1,
    output supply1 id_2,
    input wire id_3
);
  wire id_5;
  module_4 modCall_1 ();
  assign modCall_1.id_1 = 0;
  always $display(id_3, id_0);
  initial id_1 = -1;
  wire id_6;
endmodule
