

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_8_6_5_3_0_ap_fixed_9_8_5_3_0_config8_s'
================================================================
* Date:           Wed Feb 26 01:38:21 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.228 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     123|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|       -|    -|
|Register             |        -|     -|        -|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|        0|     123|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|        0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|        0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln58_1_fu_166_p2  |         +|   0|  0|  21|          14|          10|
    |add_ln58_2_fu_176_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln58_3_fu_186_p2  |         +|   0|  0|  17|          17|          17|
    |add_ln58_fu_160_p2    |         +|   0|  0|  17|          17|          17|
    |mult_2_fu_138_p2      |         -|   0|  0|  22|          15|          15|
    |mult_fu_96_p2         |         -|   0|  0|  23|          16|          16|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 123|          95|          91|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                               Source Object                               |    C Type    |
+-------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|ap_ready     |  out|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<9, 8, 5, 3, 0>, config8>|  return value|
|ap_return    |  out|    9|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<9, 8, 5, 3, 0>, config8>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<9, 8, 5, 3, 0>, config8>|  return value|
|data_6_val   |   in|    8|     ap_none|                                                                 data_6_val|        scalar|
|data_12_val  |   in|    8|     ap_none|                                                                data_12_val|        scalar|
|data_41_val  |   in|    8|     ap_none|                                                                data_41_val|        scalar|
|data_54_val  |   in|    7|     ap_none|                                                                data_54_val|        scalar|
+-------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.22>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%data_54_val_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %data_54_val" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 2 'read' 'data_54_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_41_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_41_val" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 3 'read' 'data_41_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_12_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_12_val" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 4 'read' 'data_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_6_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_6_val" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 5 'read' 'data_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 6 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 146, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 7 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %data_6_val_read, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 8 'bitconcatenate' 'p_shl6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %data_6_val_read, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 9 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i14 %tmp" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 10 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.78ns)   --->   "%mult = sub i16 %p_shl6, i16 %zext_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 11 'sub' 'mult' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i16 %mult" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 12 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mult_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %data_12_val_read, i7 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 13 'bitconcatenate' 'mult_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i15 %mult_1" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 14 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %data_41_val_read, i7 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 15 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %data_41_val_read, i5 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 16 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i13 %tmp_21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 17 'zext' 'zext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.77ns)   --->   "%mult_2 = sub i15 %p_shl, i15 %zext_ln42_2" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 18 'sub' 'mult_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i15 %mult_2" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 19 'zext' 'zext_ln17_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mult_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %data_54_val_read, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 20 'bitconcatenate' 'mult_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln17_3 = zext i13 %mult_3" [firmware/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 21 'zext' 'zext_ln17_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58 = add i17 %zext_ln17, i17 %zext_ln17_1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 22 'add' 'add_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 23 [1/1] (0.75ns)   --->   "%add_ln58_1 = add i14 %zext_ln17_3, i14 768" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 23 'add' 'add_ln58_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i14 %add_ln58_1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 24 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.77ns)   --->   "%add_ln58_2 = add i16 %zext_ln58, i16 %zext_ln17_2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 25 'add' 'add_ln58_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i16 %add_ln58_2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 26 'zext' 'zext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln58_3 = add i17 %zext_ln58_1, i17 %add_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 27 'add' 'add_ln58_3' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i9 @_ssdm_op_PartSelect.i9.i17.i32.i32, i17 %add_ln58_3, i32 8, i32 16" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 28 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln111 = ret i9 %trunc_ln" [firmware/nnet_utils/nnet_mult.h:111->firmware/nnet_utils/nnet_dense_latency.h:66]   --->   Operation 29 'ret' 'ret_ln111' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_6_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_12_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_41_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_54_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_54_val_read       (read             ) [ 00]
data_41_val_read       (read             ) [ 00]
data_12_val_read       (read             ) [ 00]
data_6_val_read        (read             ) [ 00]
specpipeline_ln33      (specpipeline     ) [ 00]
specresourcelimit_ln33 (specresourcelimit) [ 00]
p_shl6                 (bitconcatenate   ) [ 00]
tmp                    (bitconcatenate   ) [ 00]
zext_ln42              (zext             ) [ 00]
mult                   (sub              ) [ 00]
zext_ln17              (zext             ) [ 00]
mult_1                 (bitconcatenate   ) [ 00]
zext_ln17_1            (zext             ) [ 00]
p_shl                  (bitconcatenate   ) [ 00]
tmp_21                 (bitconcatenate   ) [ 00]
zext_ln42_2            (zext             ) [ 00]
mult_2                 (sub              ) [ 00]
zext_ln17_2            (zext             ) [ 00]
mult_3                 (bitconcatenate   ) [ 00]
zext_ln17_3            (zext             ) [ 00]
add_ln58               (add              ) [ 00]
add_ln58_1             (add              ) [ 00]
zext_ln58              (zext             ) [ 00]
add_ln58_2             (add              ) [ 00]
zext_ln58_1            (zext             ) [ 00]
add_ln58_3             (add              ) [ 00]
trunc_ln               (partselect       ) [ 00]
ret_ln111              (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_6_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_6_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_12_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_12_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_41_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_41_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_54_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_54_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i7.i6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="data_54_val_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="7" slack="0"/>
<pin id="54" dir="0" index="1" bw="7" slack="0"/>
<pin id="55" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_54_val_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="data_41_val_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="0"/>
<pin id="61" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_41_val_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="data_12_val_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_12_val_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="data_6_val_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_6_val_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_shl6_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="0" index="2" bw="1" slack="0"/>
<pin id="80" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="14" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="0" index="2" bw="1" slack="0"/>
<pin id="88" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="zext_ln42_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="14" slack="0"/>
<pin id="94" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="mult_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="14" slack="0"/>
<pin id="99" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="mult/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln17_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="mult_1_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="15" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="0" index="2" bw="1" slack="0"/>
<pin id="110" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mult_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln17_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="15" slack="0"/>
<pin id="116" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_shl_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="15" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="0" index="2" bw="1" slack="0"/>
<pin id="122" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_21_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="13" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="0" index="2" bw="1" slack="0"/>
<pin id="130" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="zext_ln42_2_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="13" slack="0"/>
<pin id="136" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_2/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="mult_2_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="15" slack="0"/>
<pin id="140" dir="0" index="1" bw="13" slack="0"/>
<pin id="141" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="mult_2/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="zext_ln17_2_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="15" slack="0"/>
<pin id="146" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_2/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="mult_3_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="13" slack="0"/>
<pin id="150" dir="0" index="1" bw="7" slack="0"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mult_3/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln17_3_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="13" slack="0"/>
<pin id="158" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_3/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="add_ln58_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="15" slack="0"/>
<pin id="163" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln58_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="13" slack="0"/>
<pin id="168" dir="0" index="1" bw="11" slack="0"/>
<pin id="169" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln58_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="14" slack="0"/>
<pin id="174" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="add_ln58_2_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="14" slack="0"/>
<pin id="178" dir="0" index="1" bw="15" slack="0"/>
<pin id="179" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_2/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln58_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58_1/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="add_ln58_3_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="0" index="1" bw="17" slack="0"/>
<pin id="189" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58_3/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="trunc_ln_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="9" slack="0"/>
<pin id="194" dir="0" index="1" bw="17" slack="0"/>
<pin id="195" dir="0" index="2" bw="5" slack="0"/>
<pin id="196" dir="0" index="3" bw="6" slack="0"/>
<pin id="197" dir="1" index="4" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="26" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="70" pin="2"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="28" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="89"><net_src comp="30" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="70" pin="2"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="32" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="95"><net_src comp="84" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="76" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="92" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="96" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="34" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="64" pin="2"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="36" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="117"><net_src comp="106" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="58" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="36" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="131"><net_src comp="38" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="58" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="40" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="137"><net_src comp="126" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="118" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="134" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="147"><net_src comp="138" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="42" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="52" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="32" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="159"><net_src comp="148" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="102" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="114" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="156" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="44" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="166" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="144" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="176" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="160" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="46" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="186" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="200"><net_src comp="48" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="201"><net_src comp="50" pin="0"/><net_sink comp="192" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<9, 8, 5, 3, 0>, config8> : data_6_val | {1 }
	Port: dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<9, 8, 5, 3, 0>, config8> : data_12_val | {1 }
	Port: dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<9, 8, 5, 3, 0>, config8> : data_41_val | {1 }
	Port: dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<9, 8, 5, 3, 0>, config8> : data_54_val | {1 }
  - Chain level:
	State 1
		zext_ln42 : 1
		mult : 2
		zext_ln17 : 3
		zext_ln17_1 : 1
		zext_ln42_2 : 1
		mult_2 : 2
		zext_ln17_2 : 3
		zext_ln17_3 : 1
		add_ln58 : 4
		add_ln58_1 : 2
		zext_ln58 : 3
		add_ln58_2 : 4
		zext_ln58_1 : 5
		add_ln58_3 : 6
		trunc_ln : 7
		ret_ln111 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       add_ln58_fu_160       |    0    |    16   |
|    add   |      add_ln58_1_fu_166      |    0    |    20   |
|          |      add_ln58_2_fu_176      |    0    |    22   |
|          |      add_ln58_3_fu_186      |    0    |    17   |
|----------|-----------------------------|---------|---------|
|    sub   |          mult_fu_96         |    0    |    23   |
|          |        mult_2_fu_138        |    0    |    22   |
|----------|-----------------------------|---------|---------|
|          | data_54_val_read_read_fu_52 |    0    |    0    |
|   read   | data_41_val_read_read_fu_58 |    0    |    0    |
|          | data_12_val_read_read_fu_64 |    0    |    0    |
|          |  data_6_val_read_read_fu_70 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |         p_shl6_fu_76        |    0    |    0    |
|          |          tmp_fu_84          |    0    |    0    |
|bitconcatenate|        mult_1_fu_106        |    0    |    0    |
|          |         p_shl_fu_118        |    0    |    0    |
|          |        tmp_21_fu_126        |    0    |    0    |
|          |        mult_3_fu_148        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       zext_ln42_fu_92       |    0    |    0    |
|          |       zext_ln17_fu_102      |    0    |    0    |
|          |      zext_ln17_1_fu_114     |    0    |    0    |
|   zext   |      zext_ln42_2_fu_134     |    0    |    0    |
|          |      zext_ln17_2_fu_144     |    0    |    0    |
|          |      zext_ln17_3_fu_156     |    0    |    0    |
|          |       zext_ln58_fu_172      |    0    |    0    |
|          |      zext_ln58_1_fu_182     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|       trunc_ln_fu_192       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   120   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   120  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   120  |
+-----------+--------+--------+
