[07/22 12:16:18      0s] 
[07/22 12:16:18      0s] Cadence Innovus(TM) Implementation System.
[07/22 12:16:18      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[07/22 12:16:18      0s] 
[07/22 12:16:18      0s] Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
[07/22 12:16:18      0s] Options:	-stylus 
[07/22 12:16:18      0s] Date:		Tue Jul 22 12:16:17 2025
[07/22 12:16:18      0s] Host:		c7 (x86_64 w/Linux 4.18.0-425.3.1.el8.x86_64) (10cores*12cpus*12th Gen Intel(R) Core(TM) i7-1265U 12288KB)
[07/22 12:16:18      0s] OS:		Red Hat Enterprise Linux release 8.7 (Ootpa)
[07/22 12:16:18      0s] 
[07/22 12:16:18      0s] License:
[07/22 12:16:18      0s] 		[12:16:17.436625] Configured Lic search path (21.01-s002): 5280@nielit
[07/22 12:16:18      0s] 
[07/22 12:16:18      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[07/22 12:16:18      0s] 		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[07/22 12:16:22      4s] 
[07/22 12:16:22      4s] 
[07/22 12:16:25      6s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
[07/22 12:16:26      8s] @(#)CDS: NanoRoute 21.15-s110_1 NR220912-2004/21_15-UB (database version 18.20.592) {superthreading v2.17}
[07/22 12:16:26      8s] @(#)CDS: AAE 21.15-s039 (64bit) 09/23/2022 (Linux 3.10.0-693.el7.x86_64)
[07/22 12:16:26      8s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[07/22 12:16:26      8s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[07/22 12:16:26      8s] @(#)CDS: CPE v21.15-s076
[07/22 12:16:26      8s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[07/22 12:16:26      8s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[07/22 12:16:26      8s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[07/22 12:16:26      8s] @(#)CDS: RCDB 11.15.0
[07/22 12:16:26      8s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[07/22 12:16:26      8s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[07/22 12:16:26      8s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_29980_c7_nielit_YjTBXi.

[07/22 12:16:26      8s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_29980_c7_nielit_YjTBXi.
[07/22 12:16:26      8s] 
[07/22 12:16:26      8s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[07/22 12:16:26      8s] [INFO] Loading PVS 22.20 fill procedures
[07/22 12:16:27      9s] 
[07/22 12:16:27      9s] **INFO:  MMMC transition support version v31-84 
[07/22 12:16:27      9s] 
[07/22 12:16:29     11s] @innovus 1> set_db init_power_nets VDD
[07/22 12:19:05     57s] @innovus 2> set_db init_ground_nets VSS
[07/22 12:19:05     57s] @innovus 3> #################################
[07/22 12:19:05     57s] read_mmmc project_mmmc.view
[07/22 12:19:05     57s] #################################
[07/22 12:19:05     57s] #@ Begin verbose source project_mmmc.view (pre)
[07/22 12:19:05     57s] @file 1:
[07/22 12:19:05     57s] @@file 2: create_library_set -name max_timing\
[07/22 12:19:05     57s]    -timing ../lib/slow_vdd1v0_basicCells.lib
[07/22 12:19:05     57s] @file 4:
[07/22 12:19:05     57s] @@file 5: create_library_set -name min_timing\
[07/22 12:19:05     57s]    -timing ../lib/fast_vdd1v0_basicCells.lib
[07/22 12:19:05     57s] @file 7:
[07/22 12:19:05     57s] @@file 8: create_timing_condition -name default_mapping_tc_2\
[07/22 12:19:05     57s]    -library_sets min_timing
[07/22 12:19:05     57s] @@file 10: create_timing_condition -name default_mapping_tc_1\
[07/22 12:19:05     57s]    -library_sets max_timing
[07/22 12:19:05     57s] @file 12:
[07/22 12:19:05     57s] @@file 13: create_rc_corner -name rccorners\
[07/22 12:19:05     57s]    -cap_table ../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl\
[07/22 12:19:05     57s]    -pre_route_res 1\
[07/22 12:19:05     57s]    -post_route_res 1\
[07/22 12:19:05     57s]    -pre_route_cap 1\
[07/22 12:19:05     57s]    -post_route_cap 1\
[07/22 12:19:05     57s]    -post_route_cross_cap 1\
[07/22 12:19:05     57s]    -pre_route_clock_res 0\
[07/22 12:19:05     57s]    -pre_route_clock_cap 0\
[07/22 12:19:05     57s]    -qrc_tech ../QRC_Tech/gpdk045.tch
[07/22 12:19:05     57s] @file 23:
[07/22 12:19:05     57s] @@file 24: create_delay_corner -name max_delay\
[07/22 12:19:05     57s]    -timing_condition {default_mapping_tc_1}\
[07/22 12:19:05     57s]    -rc_corner rccorners
[07/22 12:19:05     57s] @@file 27: create_delay_corner -name min_delay\
[07/22 12:19:05     57s]    -timing_condition {default_mapping_tc_2}\
[07/22 12:19:05     57s]    -rc_corner rccorners
[07/22 12:19:05     57s] @file 30:
[07/22 12:19:05     57s] @@file 31: create_constraint_mode -name sdc_cons\
[07/22 12:19:05     57s]    -sdc_files\
[07/22 12:19:05     57s]     /home/nielit/Project_Moumita/RTLtoGDSII_5_0/counter_design_database_45nm/constraints/projectsConstraints.sdc
[07/22 12:19:05     57s] @file 34:
[07/22 12:19:05     57s] @@file 35: create_analysis_view -name wc -constraint_mode sdc_cons -delay_corner max_delay
[07/22 12:19:05     57s] @@file 36: create_analysis_view -name bc -constraint_mode sdc_cons -delay_corner min_delay
[07/22 12:19:05     57s] @file 37:
[07/22 12:19:05     57s] @@file 38: set_analysis_view -setup wc -hold bc
[07/22 12:19:05     57s] @file 39:
[07/22 12:19:05     57s] @file 40:
[07/22 12:19:05     57s] #@ End verbose source project_mmmc.view
[07/22 12:19:05     57s] Reading max_timing timing library '/home/nielit/Project_Moumita/RTLtoGDSII_5_0/counter_design_database_45nm/lib/slow_vdd1v0_basicCells.lib' ...
[07/22 12:19:06     57s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/nielit/Project_Moumita/RTLtoGDSII_5_0/counter_design_database_45nm/lib/slow_vdd1v0_basicCells.lib)
[07/22 12:19:06     57s] Read 480 cells in library 'slow_vdd1v0' 
[07/22 12:19:06     57s] Reading min_timing timing library '/home/nielit/Project_Moumita/RTLtoGDSII_5_0/counter_design_database_45nm/lib/fast_vdd1v0_basicCells.lib' ...
[07/22 12:19:06     58s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/nielit/Project_Moumita/RTLtoGDSII_5_0/counter_design_database_45nm/lib/fast_vdd1v0_basicCells.lib)
[07/22 12:19:06     58s] Read 480 cells in library 'fast_vdd1v0' 
[07/22 12:19:06     58s] Ending "PreSetAnalysisView" (total cpu=0:00:00.4, real=0:00:01.0, peak res=1079.1M, current mem=1026.7M)
[07/22 12:19:06     58s] #################################
[07/22 12:19:06     58s] read_physical -lef {../lef/gsclib045_tech.lef ../lef/gsclib045_macro.lef}
[07/22 12:19:06     58s] #################################
[07/22 12:19:06     58s] 
[07/22 12:19:06     58s] Loading LEF file ../lef/gsclib045_tech.lef ...
[07/22 12:19:06     58s] 
[07/22 12:19:06     58s] Loading LEF file ../lef/gsclib045_macro.lef ...
[07/22 12:19:06     58s] Set DBUPerIGU to M2 pitch 400.
[07/22 12:19:06     58s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[07/22 12:19:06     58s] Type 'man IMPLF-200' for more detail.
[07/22 12:19:06     58s] 
[07/22 12:19:06     58s] ##  Check design process and node:  
[07/22 12:19:06     58s] ##  Both design process and tech node are not set.
[07/22 12:19:06     58s] 
[07/22 12:19:06     58s] #################################
[07/22 12:19:06     58s] read_netlist ../synthesis/outputs/project_netlist_dft.v
[07/22 12:19:06     58s] #################################
[07/22 12:19:06     58s] #% Begin Load netlist data ... (date=07/22 12:19:06, mem=1038.3M)
[07/22 12:19:06     58s] *** Begin netlist parsing (mem=1070.8M) ***
[07/22 12:19:06     58s] Created 480 new cells from 2 timing libraries.
[07/22 12:19:06     58s] Reading netlist ...
[07/22 12:19:06     58s] Backslashed names will retain backslash and a trailing blank character.
[07/22 12:19:06     58s] Reading verilog netlist '../synthesis/outputs/project_netlist_dft.v'
[07/22 12:19:06     58s] 
[07/22 12:19:06     58s] *** Memory Usage v#1 (Current mem = 1078.777M, initial mem = 491.863M) ***
[07/22 12:19:06     58s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1078.8M) ***
[07/22 12:19:06     58s] #% End Load netlist data ... (date=07/22 12:19:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1058.2M, current mem=1058.2M)
[07/22 12:19:06     58s] Top level cell is project.
[07/22 12:19:06     58s] Hooked 960 DB cells to tlib cells.
[07/22 12:19:06     58s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1069.1M, current mem=1069.1M)
[07/22 12:19:06     58s] Starting recursive module instantiation check.
[07/22 12:19:06     58s] No recursion found.
[07/22 12:19:06     58s] Building hierarchical netlist for Cell project ...
[07/22 12:19:06     58s] *** Netlist is unique.
[07/22 12:19:06     58s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[07/22 12:19:06     58s] ** info: there are 1055 modules.
[07/22 12:19:06     58s] ** info: there are 12237 stdCell insts.
[07/22 12:19:06     58s] 
[07/22 12:19:06     58s] *** Memory Usage v#1 (Current mem = 1141.691M, initial mem = 491.863M) ***
[07/22 12:19:06     58s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[07/22 12:19:06     58s] Type 'man IMPFP-3961' for more detail.
[07/22 12:19:06     58s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[07/22 12:19:06     58s] Type 'man IMPFP-3961' for more detail.
[07/22 12:19:06     58s] Start create_tracks
[07/22 12:19:06     58s] Extraction setup Started 
[07/22 12:19:06     58s] 
[07/22 12:19:06     58s] Trim Metal Layers:
[07/22 12:19:06     58s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[07/22 12:19:06     58s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for pre_route and post_route extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for pre_route and post_route (effort level medium/high/signoff) extraction engines.
[07/22 12:19:06     58s] Type 'man IMPEXT-6202' for more detail.
[07/22 12:19:06     58s] Reading Capacitance Table File ../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl ...
[07/22 12:19:06     58s] Cap table was created using Encounter 10.10-b056_1.
[07/22 12:19:06     58s] Process name: cln28hpl_1p10m+alrdl_5x2yu2yz_typical.
[07/22 12:19:06     58s] Set Shrink Factor to 0.90000
[07/22 12:19:06     58s] Importing multi-corner RC tables ... 
[07/22 12:19:06     58s] Summary of Active RC-Corners : 
[07/22 12:19:06     58s]  
[07/22 12:19:06     58s]  Analysis View: wc
[07/22 12:19:06     58s]     RC-Corner Name        : rccorners
[07/22 12:19:06     58s]     RC-Corner Index       : 0
[07/22 12:19:06     58s]     RC-Corner Temperature : 25 Celsius
[07/22 12:19:06     58s]     RC-Corner Cap Table   : '../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
[07/22 12:19:06     58s]     RC-Corner PreRoute Res Factor         : 1
[07/22 12:19:06     58s]     RC-Corner PreRoute Cap Factor         : 1
[07/22 12:19:06     58s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/22 12:19:06     58s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/22 12:19:06     58s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/22 12:19:06     58s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[07/22 12:19:06     58s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[07/22 12:19:06     58s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/22 12:19:06     58s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/22 12:19:06     58s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[07/22 12:19:06     58s]     RC-Corner Technology file: '../QRC_Tech/gpdk045.tch'
[07/22 12:19:06     58s]  
[07/22 12:19:06     58s]  Analysis View: bc
[07/22 12:19:06     58s]     RC-Corner Name        : rccorners
[07/22 12:19:06     58s]     RC-Corner Index       : 0
[07/22 12:19:06     58s]     RC-Corner Temperature : 25 Celsius
[07/22 12:19:06     58s]     RC-Corner Cap Table   : '../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
[07/22 12:19:06     58s]     RC-Corner PreRoute Res Factor         : 1
[07/22 12:19:06     58s]     RC-Corner PreRoute Cap Factor         : 1
[07/22 12:19:06     58s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/22 12:19:06     58s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/22 12:19:06     58s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/22 12:19:06     58s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[07/22 12:19:06     58s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[07/22 12:19:06     58s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/22 12:19:06     58s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/22 12:19:06     58s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[07/22 12:19:06     58s]     RC-Corner Technology file: '../QRC_Tech/gpdk045.tch'
[07/22 12:19:06     58s] 
[07/22 12:19:06     58s] Trim Metal Layers:
[07/22 12:19:06     58s] LayerId::1 widthSet size::4
[07/22 12:19:06     58s] LayerId::2 widthSet size::4
[07/22 12:19:06     58s] LayerId::3 widthSet size::4
[07/22 12:19:06     58s] LayerId::4 widthSet size::4
[07/22 12:19:06     58s] LayerId::5 widthSet size::4
[07/22 12:19:06     58s] LayerId::6 widthSet size::4
[07/22 12:19:06     58s] LayerId::7 widthSet size::5
[07/22 12:19:06     58s] LayerId::8 widthSet size::5
[07/22 12:19:06     58s] LayerId::9 widthSet size::5
[07/22 12:19:06     58s] LayerId::10 widthSet size::4
[07/22 12:19:06     58s] LayerId::11 widthSet size::3
[07/22 12:19:06     58s] eee: pegSigSF::1.070000
[07/22 12:19:06     58s] Updating RC grid for preRoute extraction ...
[07/22 12:19:06     58s] Initializing multi-corner capacitance tables ... 
[07/22 12:19:06     58s] Initializing multi-corner resistance tables ...
[07/22 12:19:06     58s] Creating RPSQ from WeeR and WRes ...
[07/22 12:19:06     58s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/22 12:19:06     58s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/22 12:19:06     58s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/22 12:19:06     58s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/22 12:19:06     58s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/22 12:19:06     58s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/22 12:19:06     58s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/22 12:19:06     58s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/22 12:19:06     58s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/22 12:19:06     58s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/22 12:19:06     58s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/22 12:19:06     58s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/22 12:19:06     58s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.772700 newSi=0.000000 wHLS=1.931750 siPrev=0 viaL=0.000000
[07/22 12:19:06     58s] *Info: initialize multi-corner CTS.
[07/22 12:19:06     58s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1341.7M, current mem=1105.0M)
[07/22 12:19:06     58s] Reading timing constraints file '/home/nielit/Project_Moumita/RTLtoGDSII_5_0/counter_design_database_45nm/constraints/projectsConstraints.sdc' ...
[07/22 12:19:06     58s] Current (total cpu=0:00:58.6, real=0:02:49, peak res=1360.7M, current mem=1360.7M)
[07/22 12:19:06     58s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'clk' (File /home/nielit/Project_Moumita/RTLtoGDSII_5_0/counter_design_database_45nm/constraints/projectsConstraints.sdc, Line 1).
[07/22 12:19:06     58s] 
[07/22 12:19:06     58s] **ERROR: (TCLCMD-917):	Cannot find 'ports' that match 'clk' (File /home/nielit/Project_Moumita/RTLtoGDSII_5_0/counter_design_database_45nm/constraints/projectsConstraints.sdc, Line 1).
[07/22 12:19:06     58s] 
[07/22 12:19:06     58s] **ERROR: (TCLCMD-1109):	Could not find source for create_clock command (File /home/nielit/Project_Moumita/RTLtoGDSII_5_0/counter_design_database_45nm/constraints/projectsConstraints.sdc, Line 1).
[07/22 12:19:06     58s] 
[07/22 12:19:06     58s] INFO (CTE): Reading of timing constraints file /home/nielit/Project_Moumita/RTLtoGDSII_5_0/counter_design_database_45nm/constraints/projectsConstraints.sdc completed, with 1 Warnings and 2 Errors.
[07/22 12:19:06     58s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1361.7M, current mem=1361.7M)
[07/22 12:19:06     58s] Current (total cpu=0:00:58.6, real=0:02:49, peak res=1361.7M, current mem=1361.7M)
[07/22 12:19:06     58s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/22 12:19:06     58s] 
[07/22 12:19:06     58s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[07/22 12:19:06     58s] Summary for sequential cells identification: 
[07/22 12:19:06     58s]   Identified SBFF number: 104
[07/22 12:19:06     58s]   Identified MBFF number: 0
[07/22 12:19:06     58s]   Identified SB Latch number: 0
[07/22 12:19:06     58s]   Identified MB Latch number: 0
[07/22 12:19:06     58s]   Not identified SBFF number: 16
[07/22 12:19:06     58s]   Not identified MBFF number: 0
[07/22 12:19:06     58s]   Not identified SB Latch number: 0
[07/22 12:19:06     58s]   Not identified MB Latch number: 0
[07/22 12:19:06     58s]   Number of sequential cells which are not FFs: 32
[07/22 12:19:06     58s] 
[07/22 12:19:06     58s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[07/22 12:19:06     58s] Total number of combinational cells: 318
[07/22 12:19:06     58s] Total number of sequential cells: 152
[07/22 12:19:06     58s] Total number of tristate cells: 10
[07/22 12:19:06     58s] Total number of level shifter cells: 0
[07/22 12:19:06     58s] Total number of power gating cells: 0
[07/22 12:19:06     58s] Total number of isolation cells: 0
[07/22 12:19:06     58s] Total number of power switch cells: 0
[07/22 12:19:06     58s] Total number of pulse generator cells: 0
[07/22 12:19:06     58s] Total number of always on buffers: 0
[07/22 12:19:06     58s] Total number of retention cells: 0
[07/22 12:19:06     58s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[07/22 12:19:06     58s] Total number of usable buffers: 16
[07/22 12:19:06     58s] List of unusable buffers:
[07/22 12:19:06     58s] Total number of unusable buffers: 0
[07/22 12:19:06     58s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[07/22 12:19:06     58s] Total number of usable inverters: 19
[07/22 12:19:06     58s] List of unusable inverters:
[07/22 12:19:06     58s] Total number of unusable inverters: 0
[07/22 12:19:06     58s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[07/22 12:19:06     58s] Total number of identified usable delay cells: 8
[07/22 12:19:06     58s] List of identified unusable delay cells:
[07/22 12:19:06     58s] Total number of identified unusable delay cells: 0
[07/22 12:19:06     58s] 
[07/22 12:19:06     58s] TimeStamp Deleting Cell Server Begin ...
[07/22 12:19:06     58s] 
[07/22 12:19:06     58s] TimeStamp Deleting Cell Server End ...
[07/22 12:19:06     58s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1392.3M, current mem=1392.2M)
[07/22 12:19:06     58s] 
[07/22 12:19:06     58s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/22 12:19:06     58s] Summary for sequential cells identification: 
[07/22 12:19:06     58s]   Identified SBFF number: 104
[07/22 12:19:06     58s]   Identified MBFF number: 0
[07/22 12:19:06     58s]   Identified SB Latch number: 0
[07/22 12:19:06     58s]   Identified MB Latch number: 0
[07/22 12:19:06     58s]   Not identified SBFF number: 16
[07/22 12:19:06     58s]   Not identified MBFF number: 0
[07/22 12:19:06     58s]   Not identified SB Latch number: 0
[07/22 12:19:06     58s]   Not identified MB Latch number: 0
[07/22 12:19:06     58s]   Number of sequential cells which are not FFs: 32
[07/22 12:19:06     58s]  Visiting view : wc
[07/22 12:19:06     58s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[07/22 12:19:06     58s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[07/22 12:19:06     58s]  Visiting view : bc
[07/22 12:19:06     58s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[07/22 12:19:06     58s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[07/22 12:19:06     58s] TLC MultiMap info (StdDelay):
[07/22 12:19:06     58s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[07/22 12:19:06     58s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[07/22 12:19:06     58s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[07/22 12:19:06     58s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[07/22 12:19:06     58s]  Setting StdDelay to: 36.8ps
[07/22 12:19:06     58s] 
[07/22 12:19:06     58s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/22 12:19:06     58s] 
[07/22 12:19:06     58s] TimeStamp Deleting Cell Server Begin ...
[07/22 12:19:06     58s] 
[07/22 12:19:06     58s] TimeStamp Deleting Cell Server End ...
[07/22 12:25:40    131s] Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :2.6
[07/22 12:25:40    131s] Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :2.66
[07/22 12:25:40    131s] Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :2.6
[07/22 12:25:40    131s] Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :2.66
[07/22 12:25:40    131s] Adjusting core size to PlacementGrid : width :303.2 height : 302.67
[07/22 12:25:40    131s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[07/22 12:25:40    131s] Type 'man IMPFP-3961' for more detail.
[07/22 12:25:40    131s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[07/22 12:25:40    131s] Type 'man IMPFP-3961' for more detail.
[07/22 12:25:40    131s] Start create_tracks
[07/22 12:25:40    131s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[07/22 12:25:40    131s] @innovus 3> **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[07/22 12:25:41    131s] Type 'man IMPFP-3961' for more detail.
[07/22 12:25:41    131s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[07/22 12:25:41    131s] Type 'man IMPFP-3961' for more detail.
[07/22 12:25:41    131s] Start create_tracks
[07/22 12:25:41    131s] @innovus 3> write_io_file -template man.io

[07/22 12:26:26    140s] ** Writing IO pins constraint template file, all existing constraints are ignored.
[07/22 12:26:26    140s] Dumping FTerm of cell project to file
[07/22 12:26:26    140s] @innovus 4> read_io_file  man.io
[16C
[07/22 12:26:38    142s] Reading IO assignment file "man.io" ...
[07/22 12:26:38    142s] @innovus 5> gui_select -point {356.54900 202.82400}
[07/22 12:26:42    143s] @innovus 6> set_db add_rings_target default ; set_db add_rings_extend_over_row 0 ; set_db add_rings_ignore_rows 0 ; set_db add_rings_avoid_short 0 ; set_db add_rings_skip_shared_inner_ring none ; set_db add_rings_stacked_via_top_layer Metal11 ; set_db add_rings_stacked_via_bottom_layer Metal1 ; set_db add_rings_via_using_exact_crossover_size 1 ; set_db add_rings_orthogonal_only true ; set_db add_rings_skip_via_on_pin {  standardcell } ; set_db add_rings_skip_via_on_wire_shape {  noshape }
[07/22 12:28:00    157s] The ring targets are set to core/block ring wires.
[07/22 12:28:00    157s] add_rings command will disallow rings to go over rows.
[07/22 12:28:00    157s] add_rings command will consider rows while creating rings.
[07/22 12:28:00    157s] add_rings command will ignore shorts while creating rings.
[07/22 12:28:00    157s] @innovus 7> The ring targets are set to core/block ring wires.
[07/22 12:28:00    157s] add_rings command will consider rows while creating rings.
[07/22 12:28:00    157s] add_rings command will disallow rings to go over rows.
[07/22 12:28:00    157s] add_rings command will ignore shorts while creating rings.
[07/22 12:28:00    157s] add_rings -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 0.7 bottom 0.7 left 0.7 right 0.7} -spacing {top 0.2 bottom 0.2 left 0.2 right 0.2} -offset {top 0.5 bottom 0.5 left 0.5 right 0.5} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid none
[07/22 12:28:00    157s] #% Begin add_rings (date=07/22 12:28:00, mem=1519.3M)
[07/22 12:28:00    157s] 
[07/22 12:28:00    157s] 
[07/22 12:28:00    157s] viaInitial starts at Tue Jul 22 12:28:00 2025
[07/22 12:28:00    157s] viaInitial ends at Tue Jul 22 12:28:00 2025
[07/22 12:28:00    157s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1591.7M)
[07/22 12:28:00    157s] **WARN: (IMPPP-193):	The currently specified top spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer Metal11 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
[07/22 12:28:00    157s] **WARN: (IMPPP-193):	The currently specified bottom spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer Metal11 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
[07/22 12:28:00    157s] **WARN: (IMPPP-193):	The currently specified left spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer Metal10 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
[07/22 12:28:00    157s] **WARN: (IMPPP-193):	The currently specified right spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer Metal10 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
[07/22 12:28:00    157s] Ring generation is complete.
[07/22 12:28:00    157s] vias are now being generated.
[07/22 12:28:00    157s] add_rings created 8 wires.
[07/22 12:28:00    157s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[07/22 12:28:00    157s] +--------+----------------+----------------+
[07/22 12:28:00    157s] |  Layer |     Created    |     Deleted    |
[07/22 12:28:00    157s] +--------+----------------+----------------+
[07/22 12:28:00    157s] | Metal10|        4       |       NA       |
[07/22 12:28:00    157s] |  Via10 |        8       |        0       |
[07/22 12:28:00    157s] | Metal11|        4       |       NA       |
[07/22 12:28:00    157s] +--------+----------------+----------------+
[07/22 12:28:00    157s] #% End add_rings (date=07/22 12:28:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1522.9M, current mem=1522.9M)
[07/22 12:28:00    157s] @innovus 8> set_db add_rings_target default ; set_db add_rings_extend_over_row 0 ; set_db add_rings_ignore_rows 0 ; set_db add_rings_avoid_short 0 ; set_db add_rings_skip_shared_inner_ring none ; set_db add_rings_stacked_via_top_layer Metal11 ; set_db add_rings_stacked_via_bottom_layer Metal1 ; set_db add_rings_via_using_exact_crossover_size 1 ; set_db add_rings_orthogonal_only true ; set_db add_rings_skip_via_on_pin {  standardcell } ; set_db add_rings_skip_via_on_wire_shape {  noshape }
[07/22 12:28:02    158s] The ring targets are set to core/block ring wires.
[07/22 12:28:02    158s] add_rings command will disallow rings to go over rows.
[07/22 12:28:02    158s] add_rings command will consider rows while creating rings.
[07/22 12:28:02    158s] add_rings command will ignore shorts while creating rings.
[07/22 12:28:02    158s] @innovus 9> The ring targets are set to core/block ring wires.
[07/22 12:28:02    158s] add_rings command will consider rows while creating rings.
[07/22 12:28:02    158s] add_rings command will disallow rings to go over rows.
[07/22 12:28:02    158s] add_rings command will ignore shorts while creating rings.
[07/22 12:28:02    158s] add_rings -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 0.7 bottom 0.7 left 0.7 right 0.7} -spacing {top 0.2 bottom 0.2 left 0.2 right 0.2} -offset {top 0.5 bottom 0.5 left 0.5 right 0.5} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid none
[07/22 12:28:02    158s] #% Begin add_rings (date=07/22 12:28:02, mem=1522.9M)
[07/22 12:28:02    158s] 
[07/22 12:28:02    158s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1592.4M)
[07/22 12:28:02    158s] **WARN: (IMPPP-193):	The currently specified top spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer Metal11 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
[07/22 12:28:02    158s] **WARN: (IMPPP-193):	The currently specified bottom spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer Metal11 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
[07/22 12:28:02    158s] **WARN: (IMPPP-193):	The currently specified left spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer Metal10 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
[07/22 12:28:02    158s] **WARN: (IMPPP-193):	The currently specified right spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer Metal10 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
[07/22 12:28:02    158s] Ring generation is complete.
[07/22 12:28:02    158s] #% End add_rings (date=07/22 12:28:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1522.9M, current mem=1522.9M)
[07/22 12:28:02    158s] @innovus 10> set_db add_stripes_ignore_block_check false ; set_db add_stripes_break_at none ; set_db add_stripes_route_over_rows_only false ; set_db add_stripes_rows_without_stripes_only false ; set_db add_stripes_extend_to_closest_target none ; set_db add_stripes_stop_at_last_wire_for_area false ; set_db add_stripes_partial_set_through_domain false ; set_db add_stripes_ignore_non_default_domains false ; set_db add_stripes_trim_antenna_back_to_shape none ; set_db add_stripes_spacing_type edge_to_edge ; set_db add_stripes_spacing_from_block 0 ; set_db add_stripes_stripe_min_length stripe_width ; set_db add_stripes_stacked_via_top_layer Metal11 ; set_db add_stripes_stacked_via_bottom_layer Metal1 ; set_db add_stripes_via_using_exact_crossover_size false ; set_db add_stripes_split_vias false ; set_db add_stripes_orthogonal_only true ; set_db add_stripes_allow_jog { padcore_ring  block_ring } ; set_db add_stripes_skip_via_on_pin {  standardcell } ; set_db add_stripes_skip_via_on_wire_shape {  noshape   }
[07/22 12:28:49    166s] When breaking rings, the power planner will consider the existence of blocks.
[07/22 12:28:49    166s] Stripes will not be created over regions without power planning wires.
[07/22 12:28:49    166s] Stripes will not extend to closest target.
[07/22 12:28:49    166s] Stripes will stop at the boundary of the specified area.
[07/22 12:28:49    166s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[07/22 12:28:49    166s] add_stripes will break automatically at non-default domains when generating global stripes over the core area or default domain.
[07/22 12:28:49    166s] The power planner will set stripe antenna targets to none (no trimming allowed).
[07/22 12:28:49    166s] Offset for stripe breaking is set to 0.
[07/22 12:28:49    166s] add_stripes will allow jog to connect padcore ring and block ring.
[07/22 12:28:49    166s] 
[07/22 12:28:49    166s] @innovus 11> add_stripes will allow jog to connect padcore ring and block ring.
[07/22 12:28:49    166s] 
[07/22 12:28:49    166s] Stripes will stop at the boundary of the specified area.
[07/22 12:28:49    166s] When breaking rings, the power planner will consider the existence of blocks.
[07/22 12:28:49    166s] Stripes will not extend to closest target.
[07/22 12:28:49    166s] The power planner will set stripe antenna targets to none (no trimming allowed).
[07/22 12:28:49    166s] Stripes will not be created over regions without power planning wires.
[07/22 12:28:49    166s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[07/22 12:28:49    166s] add_stripes will break automatically at non-default domains when generating global stripes over the core area or default domain.
[07/22 12:28:49    166s] Offset for stripe breaking is set to 0.
[07/22 12:28:49    166s] add_stripes -nets {VDD VSS} -layer Metal10 -direction vertical -width 0.3 -spacing 0.4 -set_to_set_distance 5 -start_from left -start_offset 1 -stop_offset 0 -switch_layer_over_obs false -max_same_layer_jog_length 2 -pad_core_ring_top_layer_limit Metal11 -pad_core_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid none
[07/22 12:28:49    166s] #% Begin add_stripes (date=07/22 12:28:49, mem=1531.5M)
[07/22 12:28:49    166s] 
[07/22 12:28:49    166s] Initialize fgc environment(mem: 1599.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1599.2M)
[07/22 12:28:49    166s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1599.2M)
[07/22 12:28:49    166s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1599.2M)
[07/22 12:28:49    166s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1599.2M)
[07/22 12:28:49    166s] Starting stripe generation ...
[07/22 12:28:49    166s] Non-Default Mode Option Settings :
[07/22 12:28:49    166s]   NONE
[07/22 12:28:49    166s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1600.2M)
[07/22 12:28:49    166s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1600.2M)
[07/22 12:28:49    166s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1600.2M)
[07/22 12:28:49    166s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1600.2M)
[07/22 12:28:49    166s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1600.2M)
[07/22 12:28:49    166s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1600.2M)
[07/22 12:28:49    166s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1600.2M)
[07/22 12:28:49    166s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1600.2M)
[07/22 12:28:49    166s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1600.2M)
[07/22 12:28:49    166s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1600.2M)
[07/22 12:28:49    166s] Stripe generation is complete.
[07/22 12:28:49    166s] vias are now being generated.
[07/22 12:28:49    166s] add_stripes created 122 wires.
[07/22 12:28:49    166s] ViaGen created 244 vias, deleted 0 via to avoid violation.
[07/22 12:28:49    166s] +--------+----------------+----------------+
[07/22 12:28:49    166s] |  Layer |     Created    |     Deleted    |
[07/22 12:28:49    166s] +--------+----------------+----------------+
[07/22 12:28:49    166s] | Metal10|       122      |       NA       |
[07/22 12:28:49    166s] |  Via10 |       244      |        0       |
[07/22 12:28:49    166s] +--------+----------------+----------------+
[07/22 12:28:49    166s] #% End add_stripes (date=07/22 12:28:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1532.9M, current mem=1532.9M)
[07/22 12:28:49    166s] @innovus 12> set_db add_stripes_ignore_block_check false ; set_db add_stripes_break_at none ; set_db add_stripes_route_over_rows_only false ; set_db add_stripes_rows_without_stripes_only false ; set_db add_stripes_extend_to_closest_target none ; set_db add_stripes_stop_at_last_wire_for_area false ; set_db add_stripes_partial_set_through_domain false ; set_db add_stripes_ignore_non_default_domains false ; set_db add_stripes_trim_antenna_back_to_shape none ; set_db add_stripes_spacing_type edge_to_edge ; set_db add_stripes_spacing_from_block 0 ; set_db add_stripes_stripe_min_length stripe_width ; set_db add_stripes_stacked_via_top_layer Metal11 ; set_db add_stripes_stacked_via_bottom_layer Metal1 ; set_db add_stripes_via_using_exact_crossover_size false ; set_db add_stripes_split_vias false ; set_db add_stripes_orthogonal_only true ; set_db add_stripes_allow_jog { padcore_ring  block_ring } ; set_db add_stripes_skip_via_on_pin {  standardcell } ; set_db add_stripes_skip_via_on_wire_shape {  noshape   }
[07/22 12:28:51    167s] When breaking rings, the power planner will consider the existence of blocks.
[07/22 12:28:51    167s] Stripes will not be created over regions without power planning wires.
[07/22 12:28:51    167s] Stripes will not extend to closest target.
[07/22 12:28:51    167s] Stripes will stop at the boundary of the specified area.
[07/22 12:28:51    167s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[07/22 12:28:51    167s] add_stripes will break automatically at non-default domains when generating global stripes over the core area or default domain.
[07/22 12:28:51    167s] The power planner will set stripe antenna targets to none (no trimming allowed).
[07/22 12:28:51    167s] Offset for stripe breaking is set to 0.
[07/22 12:28:51    167s] add_stripes will allow jog to connect padcore ring and block ring.
[07/22 12:28:51    167s] 
[07/22 12:28:51    167s] @innovus 13> add_stripes will allow jog to connect padcore ring and block ring.
[07/22 12:28:51    167s] 
[07/22 12:28:51    167s] Stripes will stop at the boundary of the specified area.
[07/22 12:28:51    167s] When breaking rings, the power planner will consider the existence of blocks.
[07/22 12:28:51    167s] Stripes will not extend to closest target.
[07/22 12:28:51    167s] The power planner will set stripe antenna targets to none (no trimming allowed).
[07/22 12:28:51    167s] Stripes will not be created over regions without power planning wires.
[07/22 12:28:51    167s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[07/22 12:28:51    167s] add_stripes will break automatically at non-default domains when generating global stripes over the core area or default domain.
[07/22 12:28:51    167s] Offset for stripe breaking is set to 0.
[07/22 12:28:51    167s] add_stripes -nets {VDD VSS} -layer Metal10 -direction vertical -width 0.3 -spacing 0.4 -set_to_set_distance 5 -start_from left -start_offset 1 -stop_offset 0 -switch_layer_over_obs false -max_same_layer_jog_length 2 -pad_core_ring_top_layer_limit Metal11 -pad_core_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid none
[07/22 12:28:51    167s] #% Begin add_stripes (date=07/22 12:28:51, mem=1533.1M)
[07/22 12:28:51    167s] 
[07/22 12:28:51    167s] Initialize fgc environment(mem: 1600.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1600.9M)
[07/22 12:28:51    167s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1600.9M)
[07/22 12:28:51    167s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1600.9M)
[07/22 12:28:51    167s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1600.9M)
[07/22 12:28:51    167s] Starting stripe generation ...
[07/22 12:28:51    167s] Non-Default Mode Option Settings :
[07/22 12:28:51    167s]   NONE
[07/22 12:28:51    167s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1600.9M)
[07/22 12:28:51    167s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1600.9M)
[07/22 12:28:51    167s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1600.9M)
[07/22 12:28:51    167s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1600.9M)
[07/22 12:28:51    167s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1600.9M)
[07/22 12:28:51    167s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1600.9M)
[07/22 12:28:51    167s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1600.9M)
[07/22 12:28:51    167s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1600.9M)
[07/22 12:28:51    167s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1600.9M)
[07/22 12:28:51    167s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1600.9M)
[07/22 12:28:51    167s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (3.750000, 1.460000) (3.750000, 306.529999) because same wire already exists.
[07/22 12:28:51    167s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (8.750000, 1.460000) (8.750000, 306.529999) because same wire already exists.
[07/22 12:28:51    167s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (13.750000, 1.460000) (13.750000, 306.529999) because same wire already exists.
[07/22 12:28:51    167s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (18.750000, 1.460000) (18.750000, 306.529999) because same wire already exists.
[07/22 12:28:51    167s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (23.750000, 1.460000) (23.750000, 306.529999) because same wire already exists.
[07/22 12:28:51    167s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (28.750000, 1.460000) (28.750000, 306.529999) because same wire already exists.
[07/22 12:28:51    167s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (33.750000, 1.460000) (33.750000, 306.529999) because same wire already exists.
[07/22 12:28:51    167s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (38.750000, 1.460000) (38.750000, 306.529999) because same wire already exists.
[07/22 12:28:51    167s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (43.750000, 1.460000) (43.750000, 306.529999) because same wire already exists.
[07/22 12:28:51    167s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (48.750000, 1.460000) (48.750000, 306.529999) because same wire already exists.
[07/22 12:28:51    167s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (53.750000, 1.460000) (53.750000, 306.529999) because same wire already exists.
[07/22 12:28:51    167s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (58.750000, 1.460000) (58.750000, 306.529999) because same wire already exists.
[07/22 12:28:51    167s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (63.750000, 1.460000) (63.750000, 306.529999) because same wire already exists.
[07/22 12:28:51    167s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (68.750000, 1.460000) (68.750000, 306.529999) because same wire already exists.
[07/22 12:28:51    167s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (73.750000, 1.460000) (73.750000, 306.529999) because same wire already exists.
[07/22 12:28:51    167s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (78.750000, 1.460000) (78.750000, 306.529999) because same wire already exists.
[07/22 12:28:51    167s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (83.750000, 1.460000) (83.750000, 306.529999) because same wire already exists.
[07/22 12:28:51    167s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (88.750000, 1.460000) (88.750000, 306.529999) because same wire already exists.
[07/22 12:28:51    167s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (93.750000, 1.460000) (93.750000, 306.529999) because same wire already exists.
[07/22 12:28:51    167s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (98.750000, 1.460000) (98.750000, 306.529999) because same wire already exists.
[07/22 12:28:51    167s] **WARN: (EMS-27):	Message (IMPPP-170) has exceeded the current message display limit of 20.
[07/22 12:28:51    167s] To increase the message display limit, refer to the product command reference manual.
[07/22 12:28:51    167s] Stripe generation is complete.
[07/22 12:28:51    167s] #% End add_stripes (date=07/22 12:28:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1533.5M, current mem=1533.5M)
[07/22 12:28:51    167s] @innovus 14> connect_global_net VDD -type pg_pin -pin VDD -inst_base_name *

[07/22 12:29:41    176s] @innovus 15> connect_global_net VSS -type pg_pin -pin VSS -inst_base_name *
[40C
[07/22 12:29:51    178s] @innovus 16> gui_select -point {400.35450 258.68600}
[07/22 12:29:54    179s] @innovus 17> set_db route_special_via_connect_to_shape { stripe }
[07/22 12:30:51    189s] @innovus 18> route_special -connect {core_pin} -layer_change_range { Metal1(1) Metal11(11) } -block_pin_target {nearest_target} -core_pin_target {first_after_row_end} -allow_jogging 1 -crossover_via_layer_range { Metal1(1) Metal11(11) } -nets { VDD VSS } -allow_layer_change 1 -target_via_layer_range { Metal1(1) Metal11(11) }
[07/22 12:30:51    189s] #% Begin route_special (date=07/22 12:30:51, mem=1537.3M)
[07/22 12:30:51    189s] **WARN: (IMPSR-4058):	Route_special option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[07/22 12:30:51    189s] *** Begin SPECIAL ROUTE on Tue Jul 22 12:30:51 2025 ***
[07/22 12:30:51    189s] SPECIAL ROUTE ran on directory: /home/nielit/Project_Moumita/RTLtoGDSII_5_0/counter_design_database_45nm/physical_design
[07/22 12:30:51    189s] SPECIAL ROUTE ran on machine: c7 (Linux 4.18.0-425.3.1.el8.x86_64 x86_64 2.70Ghz)
[07/22 12:30:51    189s] 
[07/22 12:30:51    189s] Begin option processing ...
[07/22 12:30:51    189s] srouteConnectPowerBump set to false
[07/22 12:30:51    189s] routeSelectNet set to "VDD VSS"
[07/22 12:30:51    189s] routeSpecial set to true
[07/22 12:30:51    189s] srouteBottomLayerLimit set to 1
[07/22 12:30:51    189s] srouteBottomTargetLayerLimit set to 1
[07/22 12:30:51    189s] srouteConnectBlockPin set to false
[07/22 12:30:51    189s] srouteConnectConverterPin set to false
[07/22 12:30:51    189s] srouteConnectPadPin set to false
[07/22 12:30:51    189s] srouteConnectStripe set to false
[07/22 12:30:51    189s] srouteCrossoverViaBottomLayer set to 1
[07/22 12:30:51    189s] srouteCrossoverViaTopLayer set to 11
[07/22 12:30:51    189s] srouteFollowCorePinEnd set to 3
[07/22 12:30:51    189s] srouteFollowPadPin set to false
[07/22 12:30:51    189s] srouteJogControl set to "preferWithChanges differentLayer"
[07/22 12:30:51    189s] srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
[07/22 12:30:51    189s] sroutePadPinAllPorts set to true
[07/22 12:30:51    189s] sroutePreserveExistingRoutes set to true
[07/22 12:30:51    189s] srouteRoutePowerBarPortOnBothDir set to true
[07/22 12:30:51    189s] srouteStopBlockPin set to "nearestTarget"
[07/22 12:30:51    189s] srouteTopLayerLimit set to 11
[07/22 12:30:51    189s] srouteTopTargetLayerLimit set to 11
[07/22 12:30:51    189s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3104.00 megs.
[07/22 12:30:51    189s] 
[07/22 12:30:51    189s] Reading DB technology information...
[07/22 12:30:51    189s] Finished reading DB technology information.
[07/22 12:30:51    189s] Reading floorplan and netlist information...
[07/22 12:30:51    189s] Finished reading floorplan and netlist information.
[07/22 12:30:51    189s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[07/22 12:30:51    189s] Read in 24 layers, 11 routing layers, 1 overlap layer
[07/22 12:30:51    189s] Read in 2 nondefault rules, 0 used
[07/22 12:30:51    189s] Read in 574 macros, 67 used
[07/22 12:30:51    189s] Read in 67 components
[07/22 12:30:51    189s]   67 core components: 67 unplaced, 0 placed, 0 fixed
[07/22 12:30:51    189s] Read in 264 physical pins
[07/22 12:30:51    189s]   264 physical pins: 0 unplaced, 264 placed, 0 fixed
[07/22 12:30:51    189s] Read in 264 nets
[07/22 12:30:51    189s] Read in 2 special nets, 2 routed
[07/22 12:30:51    189s] Read in 398 terminals
[07/22 12:30:51    189s] 2 nets selected.
[07/22 12:30:51    189s] 
[07/22 12:30:51    189s] Begin power routing ...
[07/22 12:30:52    190s] CPU time for VDD FollowPin 0 seconds
[07/22 12:30:52    190s] CPU time for VSS FollowPin 0 seconds
[07/22 12:30:52    190s]   Number of Core ports routed: 356
[07/22 12:30:52    190s]   Number of Followpin connections: 178
[07/22 12:30:52    190s] End power routing: cpu: 0:00:01, real: 0:00:01, peak: 3151.00 megs.
[07/22 12:30:52    190s] 
[07/22 12:30:52    190s] 
[07/22 12:30:52    190s] 
[07/22 12:30:52    190s]  Begin updating DB with routing results ...
[07/22 12:30:52    190s]  Updating DB with 264 io pins ...
[07/22 12:30:52    190s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[07/22 12:30:52    190s] Pin and blockage extraction finished
[07/22 12:30:52    190s] 
[07/22 12:30:52    190s] route_special created 534 wires.
[07/22 12:30:52    190s] ViaGen created 100926 vias, deleted 0 via to avoid violation.
[07/22 12:30:52    190s] +--------+----------------+----------------+
[07/22 12:30:52    190s] |  Layer |     Created    |     Deleted    |
[07/22 12:30:52    190s] +--------+----------------+----------------+
[07/22 12:30:52    190s] | Metal1 |       534      |       NA       |
[07/22 12:30:52    190s] |  Via1  |      11214     |        0       |
[07/22 12:30:52    190s] |  Via2  |      11214     |        0       |
[07/22 12:30:52    190s] |  Via3  |      11214     |        0       |
[07/22 12:30:52    190s] |  Via4  |      11214     |        0       |
[07/22 12:30:52    190s] |  Via5  |      11214     |        0       |
[07/22 12:30:52    190s] |  Via6  |      11214     |        0       |
[07/22 12:30:52    190s] |  Via7  |      11214     |        0       |
[07/22 12:30:52    190s] |  Via8  |      11214     |        0       |
[07/22 12:30:52    190s] |  Via9  |      11214     |        0       |
[07/22 12:30:52    190s] +--------+----------------+----------------+
[07/22 12:30:52    190s] #% End route_special (date=07/22 12:30:52, total cpu=0:00:01.3, real=0:00:01.0, peak res=1589.2M, current mem=1557.0M)
[07/22 12:30:52    190s] @innovus 19> set_db route_special_via_connect_to_shape { stripe }
[07/22 12:30:57    191s] @innovus 20> route_special -connect {core_pin} -layer_change_range { Metal1(1) Metal11(11) } -block_pin_target {nearest_target} -core_pin_target {first_after_row_end} -allow_jogging 1 -crossover_via_layer_range { Metal1(1) Metal11(11) } -nets { VDD VSS } -allow_layer_change 1 -target_via_layer_range { Metal1(1) Metal11(11) }
[07/22 12:30:57    191s] #% Begin route_special (date=07/22 12:30:57, mem=1558.7M)
[07/22 12:30:57    191s] **WARN: (IMPSR-4058):	Route_special option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[07/22 12:30:57    191s] *** Begin SPECIAL ROUTE on Tue Jul 22 12:30:57 2025 ***
[07/22 12:30:57    191s] SPECIAL ROUTE ran on directory: /home/nielit/Project_Moumita/RTLtoGDSII_5_0/counter_design_database_45nm/physical_design
[07/22 12:30:57    191s] SPECIAL ROUTE ran on machine: c7 (Linux 4.18.0-425.3.1.el8.x86_64 x86_64 2.70Ghz)
[07/22 12:30:57    191s] 
[07/22 12:30:57    191s] Begin option processing ...
[07/22 12:30:57    191s] srouteConnectPowerBump set to false
[07/22 12:30:57    191s] routeSelectNet set to "VDD VSS"
[07/22 12:30:57    191s] routeSpecial set to true
[07/22 12:30:57    191s] srouteBottomLayerLimit set to 1
[07/22 12:30:57    191s] srouteBottomTargetLayerLimit set to 1
[07/22 12:30:57    191s] srouteConnectBlockPin set to false
[07/22 12:30:57    191s] srouteConnectConverterPin set to false
[07/22 12:30:57    191s] srouteConnectPadPin set to false
[07/22 12:30:57    191s] srouteConnectStripe set to false
[07/22 12:30:57    191s] srouteCrossoverViaBottomLayer set to 1
[07/22 12:30:57    191s] srouteCrossoverViaTopLayer set to 11
[07/22 12:30:57    191s] srouteFollowCorePinEnd set to 3
[07/22 12:30:57    191s] srouteFollowPadPin set to false
[07/22 12:30:57    191s] srouteJogControl set to "preferWithChanges differentLayer"
[07/22 12:30:57    191s] srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
[07/22 12:30:57    191s] sroutePadPinAllPorts set to true
[07/22 12:30:57    191s] sroutePreserveExistingRoutes set to true
[07/22 12:30:57    191s] srouteRoutePowerBarPortOnBothDir set to true
[07/22 12:30:57    191s] srouteStopBlockPin set to "nearestTarget"
[07/22 12:30:57    191s] srouteTopLayerLimit set to 11
[07/22 12:30:57    191s] srouteTopTargetLayerLimit set to 11
[07/22 12:30:57    191s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3151.00 megs.
[07/22 12:30:57    191s] 
[07/22 12:30:57    191s] Reading DB technology information...
[07/22 12:30:57    191s] Finished reading DB technology information.
[07/22 12:30:57    191s] Reading floorplan and netlist information...
[07/22 12:30:57    191s] **WARN: (IMPSR-1478):	Large amount of pre-routed wires. Long running time might be introduced.
[07/22 12:30:57    191s] Finished reading floorplan and netlist information.
[07/22 12:30:57    191s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[07/22 12:30:57    192s] Read in 24 layers, 11 routing layers, 1 overlap layer
[07/22 12:30:57    192s] Read in 2 nondefault rules, 0 used
[07/22 12:30:57    192s] Read in 574 macros, 67 used
[07/22 12:30:57    192s] Read in 67 components
[07/22 12:30:57    192s]   67 core components: 67 unplaced, 0 placed, 0 fixed
[07/22 12:30:57    192s] Read in 264 physical pins
[07/22 12:30:57    192s]   264 physical pins: 0 unplaced, 264 placed, 0 fixed
[07/22 12:30:57    192s] Read in 264 nets
[07/22 12:30:57    192s] Read in 2 special nets, 2 routed
[07/22 12:30:57    192s] Read in 398 terminals
[07/22 12:30:57    192s] 2 nets selected.
[07/22 12:30:57    192s] 
[07/22 12:30:57    192s] Begin power routing ...
[07/22 12:30:57    192s] CPU time for VDD FollowPin 0 seconds
[07/22 12:30:57    192s] CPU time for VSS FollowPin 0 seconds
[07/22 12:30:57    192s]   Number of Core ports routed: 0
[07/22 12:30:57    192s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3152.00 megs.
[07/22 12:30:57    192s] 
[07/22 12:30:57    192s] 
[07/22 12:30:57    192s] 
[07/22 12:30:57    192s]  Begin updating DB with routing results ...
[07/22 12:30:57    192s]  Updating DB with 264 io pins ...
[07/22 12:30:57    192s]  Updating DB with 0 via definition ...
[07/22 12:30:57    192s] route_special created 0 wire.
[07/22 12:30:57    192s] ViaGen created 0 via, deleted 0 via to avoid violation.
[07/22 12:30:57    192s] #% End route_special (date=07/22 12:30:57, total cpu=0:00:00.3, real=0:00:00.0, peak res=1591.2M, current mem=1558.8M)
[07/22 12:30:57    192s] @innovus 21> place_opt_design

[07/22 12:31:25    197s] **INFO: User settings:
[07/22 12:31:29    201s] setDelayCalMode -engine                  aae
[07/22 12:31:29    201s] getDelayCalMode -engine                  aae
[07/22 12:31:29    201s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:03:21.7/0:15:11.2 (0.2), mem = 1655.3M
[07/22 12:31:29    201s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[07/22 12:31:29    201s] 'set_default_switching_activity' finished successfully.
[07/22 12:31:29    201s] *** Starting GigaPlace ***
[07/22 12:31:29    201s] #optDebug: fT-E <X 2 3 1 0>
[07/22 12:31:29    201s] #optDebug: fT-E <X 2 3 1 0>
[07/22 12:31:29    201s] OPERPROF: Starting DPlace-Init at level 1, MEM:1655.3M, EPOCH TIME: 1753167689.701383
[07/22 12:31:29    201s] Processing tracks to init pin-track alignment.
[07/22 12:31:29    201s] z: 2, totalTracks: 1
[07/22 12:31:29    201s] z: 4, totalTracks: 1
[07/22 12:31:29    201s] z: 6, totalTracks: 1
[07/22 12:31:29    201s] z: 8, totalTracks: 1
[07/22 12:31:29    201s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[07/22 12:31:29    201s] All LLGs are deleted
[07/22 12:31:29    201s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:29    201s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:29    201s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1655.3M, EPOCH TIME: 1753167689.772511
[07/22 12:31:29    201s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1655.3M, EPOCH TIME: 1753167689.772949
[07/22 12:31:29    201s] # Building project llgBox search-tree.
[07/22 12:31:29    201s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1655.3M, EPOCH TIME: 1753167689.774922
[07/22 12:31:29    201s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:29    201s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:29    201s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1655.3M, EPOCH TIME: 1753167689.775850
[07/22 12:31:29    201s] Max number of tech site patterns supported in site array is 256.
[07/22 12:31:29    201s] Core basic site is CoreSite
[07/22 12:31:29    201s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1655.3M, EPOCH TIME: 1753167689.787843
[07/22 12:31:29    201s] After signature check, allow fast init is false, keep pre-filter is false.
[07/22 12:31:29    201s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[07/22 12:31:29    201s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.004, REAL:0.004, MEM:1655.3M, EPOCH TIME: 1753167689.792291
[07/22 12:31:29    201s] Use non-trimmed site array because memory saving is not enough.
[07/22 12:31:29    201s] SiteArray: non-trimmed site array dimensions = 177 x 1516
[07/22 12:31:29    201s] SiteArray: use 1,359,872 bytes
[07/22 12:31:29    201s] SiteArray: current memory after site array memory allocation 1656.6M
[07/22 12:31:29    201s] SiteArray: FP blocked sites are writable
[07/22 12:31:29    201s] Estimated cell power/ground rail width = 0.160 um
[07/22 12:31:29    201s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/22 12:31:29    201s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1656.6M, EPOCH TIME: 1753167689.795629
[07/22 12:31:29    201s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.060, REAL:0.060, MEM:1656.6M, EPOCH TIME: 1753167689.855849
[07/22 12:31:29    201s] SiteArray: number of non floorplan blocked sites for llg default is 268332
[07/22 12:31:29    201s] Atter site array init, number of instance map data is 0.
[07/22 12:31:29    201s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.082, REAL:0.084, MEM:1656.6M, EPOCH TIME: 1753167689.860112
[07/22 12:31:29    201s] 
[07/22 12:31:29    201s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:31:29    201s] OPERPROF:     Starting CMU at level 3, MEM:1656.6M, EPOCH TIME: 1753167689.860968
[07/22 12:31:29    201s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1656.6M, EPOCH TIME: 1753167689.861619
[07/22 12:31:29    201s] 
[07/22 12:31:29    201s] Bad Lib Cell Checking (CMU) is done! (0)
[07/22 12:31:29    201s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.085, REAL:0.087, MEM:1656.6M, EPOCH TIME: 1753167689.862155
[07/22 12:31:29    201s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1656.6M, EPOCH TIME: 1753167689.862168
[07/22 12:31:29    201s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1656.6M, EPOCH TIME: 1753167689.862180
[07/22 12:31:29    201s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1656.6MB).
[07/22 12:31:29    201s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.156, REAL:0.163, MEM:1656.6M, EPOCH TIME: 1753167689.864633
[07/22 12:31:29    201s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1656.6M, EPOCH TIME: 1753167689.864643
[07/22 12:31:29    201s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:29    201s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:29    201s] All LLGs are deleted
[07/22 12:31:29    201s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:29    201s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:29    201s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1656.6M, EPOCH TIME: 1753167689.867820
[07/22 12:31:29    201s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1656.6M, EPOCH TIME: 1753167689.867949
[07/22 12:31:29    201s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.004, REAL:0.004, MEM:1647.6M, EPOCH TIME: 1753167689.869140
[07/22 12:31:29    201s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:21.9/0:15:11.4 (0.2), mem = 1647.6M
[07/22 12:31:29    201s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/22 12:31:29    201s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 64, percentage of missing scan cell = 0.00% (0 / 64)
[07/22 12:31:29    201s] no activity file in design. spp won't run.
[07/22 12:31:29    201s] #Start colorize_geometry on Tue Jul 22 12:31:29 2025
[07/22 12:31:29    201s] #
[07/22 12:31:29    201s] ### Time Record (colorize_geometry) is installed.
[07/22 12:31:29    201s] ### Time Record (Pre Callback) is installed.
[07/22 12:31:29    201s] ### Time Record (Pre Callback) is uninstalled.
[07/22 12:31:29    201s] ### Time Record (DB Import) is installed.
[07/22 12:31:29    201s] #create default rule from bind_ndr_rule rule=0x7f6f48972cc0 0x7f6f1e948568
[07/22 12:31:30    202s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=541482590 placement=1144108932 pin_access=1 inst_pattern=1
[07/22 12:31:30    202s] ### Time Record (DB Import) is uninstalled.
[07/22 12:31:30    202s] ### Time Record (DB Export) is installed.
[07/22 12:31:30    202s] Extracting standard cell pins and blockage ...... 
[07/22 12:31:30    202s] Pin and blockage extraction finished
[07/22 12:31:30    202s] ### export design design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=541482590 placement=1144108932 pin_access=1 inst_pattern=1
[07/22 12:31:30    202s] ### Time Record (DB Export) is uninstalled.
[07/22 12:31:30    202s] ### Time Record (Post Callback) is installed.
[07/22 12:31:30    202s] ### Time Record (Post Callback) is uninstalled.
[07/22 12:31:30    202s] #
[07/22 12:31:30    202s] #colorize_geometry statistics:
[07/22 12:31:30    202s] #Cpu time = 00:00:00
[07/22 12:31:30    202s] #Elapsed time = 00:00:00
[07/22 12:31:30    202s] #Increased memory = 39.97 (MB)
[07/22 12:31:30    202s] #Total memory = 1618.71 (MB)
[07/22 12:31:30    202s] #Peak memory = 1620.07 (MB)
[07/22 12:31:30    202s] #Number of warnings = 0
[07/22 12:31:30    202s] #Total number of warnings = 0
[07/22 12:31:30    202s] #Number of fails = 0
[07/22 12:31:30    202s] #Total number of fails = 0
[07/22 12:31:30    202s] #Complete colorize_geometry on Tue Jul 22 12:31:30 2025
[07/22 12:31:30    202s] #
[07/22 12:31:30    202s] ### Time Record (colorize_geometry) is uninstalled.
[07/22 12:31:30    202s] ### 
[07/22 12:31:30    202s] ###   Scalability Statistics
[07/22 12:31:30    202s] ### 
[07/22 12:31:30    202s] ### ------------------------+----------------+----------------+----------------+
[07/22 12:31:30    202s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[07/22 12:31:30    202s] ### ------------------------+----------------+----------------+----------------+
[07/22 12:31:30    202s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[07/22 12:31:30    202s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[07/22 12:31:30    202s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[07/22 12:31:30    202s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[07/22 12:31:30    202s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[07/22 12:31:30    202s] ### ------------------------+----------------+----------------+----------------+
[07/22 12:31:30    202s] ### 
[07/22 12:31:30    202s] {MMLU 0 0 15962}
[07/22 12:31:30    202s] ### Creating LA Mngr. totSessionCpu=0:03:22 mem=1696.6M
[07/22 12:31:30    202s] ### Creating LA Mngr, finished. totSessionCpu=0:03:22 mem=1696.6M
[07/22 12:31:30    202s] *** Start delete_buffer_trees ***
[07/22 12:31:30    202s] Info: Detect buffers to remove automatically.
[07/22 12:31:30    202s] Analyzing netlist ...
[07/22 12:31:30    202s] Updating netlist
[07/22 12:31:30    202s] 
[07/22 12:31:30    202s] *summary: 14 instances (buffers/inverters) removed
[07/22 12:31:30    202s] *** Finish delete_buffer_trees (0:00:00.4) ***
[07/22 12:31:30    202s] Effort level <high> specified for tdgp_reg2reg_default path_group
[07/22 12:31:30    202s] Info: 1 threads available for lower-level modules during optimization.
[07/22 12:31:30    202s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1764.5M, EPOCH TIME: 1753167690.549368
[07/22 12:31:30    202s] Deleted 0 physical inst  (cell - / prefix -).
[07/22 12:31:30    202s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.001, MEM:1764.5M, EPOCH TIME: 1753167690.550091
[07/22 12:31:30    202s] INFO: #ExclusiveGroups=0
[07/22 12:31:30    202s] INFO: There are no Exclusive Groups.
[07/22 12:31:30    202s] No user-set net weight.
[07/22 12:31:30    202s] Net fanout histogram:
[07/22 12:31:30    202s] no activity file in design. spp won't run.
[07/22 12:31:30    202s] 2		: 12455 (78.4%) nets
[07/22 12:31:30    202s] 3		: 2623 (16.5%) nets
[07/22 12:31:30    202s] 4     -	14	: 322 (2.0%) nets
[07/22 12:31:30    202s] 15    -	39	: 265 (1.7%) nets
[07/22 12:31:30    202s] 40    -	79	: 220 (1.4%) nets
[07/22 12:31:30    202s] 80    -	159	: 6 (0.0%) nets
[07/22 12:31:30    202s] 160   -	319	: 0 (0.0%) nets
[07/22 12:31:30    202s] 320   -	639	: 0 (0.0%) nets
[07/22 12:31:30    202s] 640   -	1279	: 0 (0.0%) nets
[07/22 12:31:30    202s] 1280  -	2559	: 0 (0.0%) nets
[07/22 12:31:30    202s] 2560  -	5119	: 0 (0.0%) nets
[07/22 12:31:30    202s] 5120+		: 0 (0.0%) nets
[07/22 12:31:30    202s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[07/22 12:31:30    202s] Scan chains were not defined.
[07/22 12:31:30    202s] Processing tracks to init pin-track alignment.
[07/22 12:31:30    202s] z: 2, totalTracks: 1
[07/22 12:31:30    202s] z: 4, totalTracks: 1
[07/22 12:31:30    202s] z: 6, totalTracks: 1
[07/22 12:31:30    202s] z: 8, totalTracks: 1
[07/22 12:31:30    202s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/22 12:31:30    202s] All LLGs are deleted
[07/22 12:31:30    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:30    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:30    202s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1764.5M, EPOCH TIME: 1753167690.558615
[07/22 12:31:30    202s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1764.5M, EPOCH TIME: 1753167690.558807
[07/22 12:31:30    202s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1764.5M, EPOCH TIME: 1753167690.560850
[07/22 12:31:30    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:30    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:30    202s] #std cell=12230 (0 fixed + 12230 movable) #buf cell=0 #inv cell=367 #block=0 (0 floating + 0 preplaced)
[07/22 12:31:30    202s] #ioInst=0 #net=15891 #term=54683 #term/net=3.44, #fixedIo=264, #floatIo=0, #fixedPin=0, #floatPin=261
[07/22 12:31:30    202s] stdCell: 12230 single + 0 double + 0 multi
[07/22 12:31:30    202s] Total standard cell length = 21.4516 (mm), area = 0.0367 (mm^2)
[07/22 12:31:30    202s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1764.5M, EPOCH TIME: 1753167690.561579
[07/22 12:31:30    202s] Max number of tech site patterns supported in site array is 256.
[07/22 12:31:30    202s] Core basic site is CoreSite
[07/22 12:31:30    202s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1764.5M, EPOCH TIME: 1753167690.572727
[07/22 12:31:30    202s] After signature check, allow fast init is true, keep pre-filter is true.
[07/22 12:31:30    202s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[07/22 12:31:30    202s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.005, REAL:0.005, MEM:1764.5M, EPOCH TIME: 1753167690.577260
[07/22 12:31:30    202s] SiteArray: non-trimmed site array dimensions = 177 x 1516
[07/22 12:31:30    202s] SiteArray: use 1,359,872 bytes
[07/22 12:31:30    202s] SiteArray: current memory after site array memory allocation 1764.5M
[07/22 12:31:30    202s] SiteArray: FP blocked sites are writable
[07/22 12:31:30    202s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/22 12:31:30    202s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1764.5M, EPOCH TIME: 1753167690.579066
[07/22 12:31:30    202s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.061, REAL:0.061, MEM:1764.5M, EPOCH TIME: 1753167690.639741
[07/22 12:31:30    202s] SiteArray: number of non floorplan blocked sites for llg default is 268332
[07/22 12:31:30    202s] Atter site array init, number of instance map data is 0.
[07/22 12:31:30    202s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.080, REAL:0.080, MEM:1764.5M, EPOCH TIME: 1753167690.641826
[07/22 12:31:30    202s] 
[07/22 12:31:30    202s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:31:30    202s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.082, REAL:0.082, MEM:1764.5M, EPOCH TIME: 1753167690.642766
[07/22 12:31:30    202s] 
[07/22 12:31:30    202s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:31:30    202s] Average module density = 0.400.
[07/22 12:31:30    202s] Density for the design = 0.400.
[07/22 12:31:30    202s]        = stdcell_area 107258 sites (36682 um^2) / alloc_area 268332 sites (91770 um^2).
[07/22 12:31:30    202s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1764.5M, EPOCH TIME: 1753167690.645576
[07/22 12:31:30    202s] Pin Density = 0.2038.
[07/22 12:31:30    202s]             = total # of pins 54683 / total area 268332.
[07/22 12:31:30    202s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.001, REAL:0.001, MEM:1764.5M, EPOCH TIME: 1753167690.646673
[07/22 12:31:30    202s] OPERPROF: Starting pre-place ADS at level 1, MEM:1764.5M, EPOCH TIME: 1753167690.647084
[07/22 12:31:30    202s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1764.5M, EPOCH TIME: 1753167690.650388
[07/22 12:31:30    202s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1764.5M, EPOCH TIME: 1753167690.650408
[07/22 12:31:30    202s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1764.5M, EPOCH TIME: 1753167690.650429
[07/22 12:31:30    202s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1764.5M, EPOCH TIME: 1753167690.650440
[07/22 12:31:30    202s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1764.5M, EPOCH TIME: 1753167690.650449
[07/22 12:31:30    202s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.007, REAL:0.007, MEM:1764.5M, EPOCH TIME: 1753167690.657246
[07/22 12:31:30    202s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1764.5M, EPOCH TIME: 1753167690.657289
[07/22 12:31:30    202s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.002, REAL:0.002, MEM:1764.5M, EPOCH TIME: 1753167690.659383
[07/22 12:31:30    202s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.009, REAL:0.009, MEM:1764.5M, EPOCH TIME: 1753167690.659404
[07/22 12:31:30    202s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.009, REAL:0.009, MEM:1764.5M, EPOCH TIME: 1753167690.659463
[07/22 12:31:30    202s] ADSU 0.400 -> 0.412. site 268332.000 -> 260400.400. GS 13.680
[07/22 12:31:30    202s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.016, REAL:0.017, MEM:1764.5M, EPOCH TIME: 1753167690.663988
[07/22 12:31:30    202s] OPERPROF: Starting spMPad at level 1, MEM:1759.5M, EPOCH TIME: 1753167690.664193
[07/22 12:31:30    202s] OPERPROF:   Starting spContextMPad at level 2, MEM:1759.5M, EPOCH TIME: 1753167690.664397
[07/22 12:31:30    202s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1759.5M, EPOCH TIME: 1753167690.664412
[07/22 12:31:30    202s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1759.5M, EPOCH TIME: 1753167690.664422
[07/22 12:31:30    202s] Initial padding reaches pin density 0.397 for top
[07/22 12:31:30    202s] InitPadU 0.412 -> 0.649 for top
[07/22 12:31:30    202s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1759.5M, EPOCH TIME: 1753167690.675205
[07/22 12:31:30    202s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.001, REAL:0.001, MEM:1759.5M, EPOCH TIME: 1753167690.676474
[07/22 12:31:30    202s] === lastAutoLevel = 9 
[07/22 12:31:30    202s] OPERPROF: Starting spInitNetWt at level 1, MEM:1759.5M, EPOCH TIME: 1753167690.681509
[07/22 12:31:30    202s] no activity file in design. spp won't run.
[07/22 12:31:30    202s] [spp] 0
[07/22 12:31:30    202s] [adp] 0:1:1:3
[07/22 12:31:30    202s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.001, REAL:0.002, MEM:1759.5M, EPOCH TIME: 1753167690.683133
[07/22 12:31:30    202s] no activity file in design. spp won't run.
[07/22 12:31:30    202s] no activity file in design. spp won't run.
[07/22 12:31:30    202s] Clock gating cells determined by native netlist tracing.
[07/22 12:31:30    202s] OPERPROF: Starting npMain at level 1, MEM:1759.5M, EPOCH TIME: 1753167690.684466
[07/22 12:31:31    202s] OPERPROF:   Starting npPlace at level 2, MEM:1771.1M, EPOCH TIME: 1753167691.713922
[07/22 12:31:31    202s] Iteration  1: Total net bbox = 1.119e+05 (5.35e+04 5.85e+04)
[07/22 12:31:31    202s]               Est.  stn bbox = 1.486e+05 (7.20e+04 7.67e+04)
[07/22 12:31:31    202s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1776.1M
[07/22 12:31:31    202s] Iteration  2: Total net bbox = 1.119e+05 (5.35e+04 5.85e+04)
[07/22 12:31:31    202s]               Est.  stn bbox = 1.486e+05 (7.20e+04 7.67e+04)
[07/22 12:31:31    202s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1776.1M
[07/22 12:31:31    202s] OPERPROF:     Starting InitSKP at level 3, MEM:1777.1M, EPOCH TIME: 1753167691.749074
[07/22 12:31:31    202s] 
[07/22 12:31:31    202s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/22 12:31:31    202s] TLC MultiMap info (StdDelay):
[07/22 12:31:31    202s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[07/22 12:31:31    202s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[07/22 12:31:31    202s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[07/22 12:31:31    202s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[07/22 12:31:31    202s]  Setting StdDelay to: 36.8ps
[07/22 12:31:31    202s] 
[07/22 12:31:31    202s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/22 12:31:31    202s] 
[07/22 12:31:31    202s] TimeStamp Deleting Cell Server Begin ...
[07/22 12:31:31    202s] 
[07/22 12:31:31    202s] TimeStamp Deleting Cell Server End ...
[07/22 12:31:31    202s] 
[07/22 12:31:31    202s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/22 12:31:31    202s] TLC MultiMap info (StdDelay):
[07/22 12:31:31    202s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[07/22 12:31:31    202s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[07/22 12:31:31    202s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[07/22 12:31:31    202s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[07/22 12:31:31    202s]  Setting StdDelay to: 36.8ps
[07/22 12:31:31    202s] 
[07/22 12:31:31    202s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/22 12:31:31    202s] 
[07/22 12:31:31    202s] TimeStamp Deleting Cell Server Begin ...
[07/22 12:31:31    202s] 
[07/22 12:31:31    202s] TimeStamp Deleting Cell Server End ...
[07/22 12:31:31    202s] 
[07/22 12:31:31    202s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/22 12:31:31    202s] TLC MultiMap info (StdDelay):
[07/22 12:31:31    202s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[07/22 12:31:31    202s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[07/22 12:31:31    202s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[07/22 12:31:31    202s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[07/22 12:31:31    202s]  Setting StdDelay to: 36.8ps
[07/22 12:31:31    202s] 
[07/22 12:31:31    202s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/22 12:31:32    203s] **WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
[07/22 12:31:32    203s] OPERPROF:     Finished InitSKP at level 3, CPU:0.980, REAL:0.989, MEM:1872.6M, EPOCH TIME: 1753167692.737589
[07/22 12:31:32    203s] exp_mt_sequential is set from setPlaceMode option to 1
[07/22 12:31:32    203s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[07/22 12:31:32    203s] place_exp_mt_interval set to default 32
[07/22 12:31:32    203s] place_exp_mt_interval_bias (first half) set to default 0.750000
[07/22 12:31:33    204s] Iteration  3: Total net bbox = 9.665e+04 (4.64e+04 5.02e+04)
[07/22 12:31:33    204s]               Est.  stn bbox = 1.444e+05 (6.90e+04 7.54e+04)
[07/22 12:31:33    204s]               cpu = 0:00:01.4 real = 0:00:02.0 mem = 1856.6M
[07/22 12:31:34    205s] Iteration  4: Total net bbox = 2.179e+05 (9.51e+04 1.23e+05)
[07/22 12:31:34    205s]               Est.  stn bbox = 3.271e+05 (1.41e+05 1.87e+05)
[07/22 12:31:34    205s]               cpu = 0:00:01.3 real = 0:00:01.0 mem = 1874.5M
[07/22 12:31:35    206s] Iteration  5: Total net bbox = 2.392e+05 (1.11e+05 1.28e+05)
[07/22 12:31:35    206s]               Est.  stn bbox = 3.654e+05 (1.69e+05 1.97e+05)
[07/22 12:31:35    206s]               cpu = 0:00:01.4 real = 0:00:01.0 mem = 1874.5M
[07/22 12:31:35    206s] OPERPROF:   Finished npPlace at level 2, CPU:4.129, REAL:4.140, MEM:1874.5M, EPOCH TIME: 1753167695.853976
[07/22 12:31:35    206s] OPERPROF: Finished npMain at level 1, CPU:4.162, REAL:5.176, MEM:1874.5M, EPOCH TIME: 1753167695.860200
[07/22 12:31:35    206s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1874.5M, EPOCH TIME: 1753167695.863493
[07/22 12:31:35    206s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/22 12:31:35    206s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:1874.5M, EPOCH TIME: 1753167695.864682
[07/22 12:31:35    206s] OPERPROF: Starting npMain at level 1, MEM:1874.5M, EPOCH TIME: 1753167695.865034
[07/22 12:31:35    206s] OPERPROF:   Starting npPlace at level 2, MEM:1874.5M, EPOCH TIME: 1753167695.892834
[07/22 12:31:37    208s] Iteration  6: Total net bbox = 2.432e+05 (1.13e+05 1.30e+05)
[07/22 12:31:37    208s]               Est.  stn bbox = 3.773e+05 (1.75e+05 2.02e+05)
[07/22 12:31:37    208s]               cpu = 0:00:01.7 real = 0:00:02.0 mem = 1864.5M
[07/22 12:31:37    208s] OPERPROF:   Finished npPlace at level 2, CPU:1.673, REAL:1.672, MEM:1864.5M, EPOCH TIME: 1753167697.564752
[07/22 12:31:37    208s] OPERPROF: Finished npMain at level 1, CPU:1.707, REAL:1.706, MEM:1864.5M, EPOCH TIME: 1753167697.570823
[07/22 12:31:37    208s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1864.5M, EPOCH TIME: 1753167697.571340
[07/22 12:31:37    208s] 
[07/22 12:31:37    208s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/22 12:31:37    208s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:1864.5M, EPOCH TIME: 1753167697.571841
[07/22 12:31:37    208s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1864.5M, EPOCH TIME: 1753167697.571940
[07/22 12:31:37    208s] Starting Early Global Route rough congestion estimation: mem = 1864.5M
[07/22 12:31:37    208s] (I)      ==================== Layers =====================
[07/22 12:31:37    208s] (I)      +-----+----+---------+---------+--------+-------+
[07/22 12:31:37    208s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[07/22 12:31:37    208s] (I)      +-----+----+---------+---------+--------+-------+
[07/22 12:31:37    208s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[07/22 12:31:37    208s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[07/22 12:31:37    208s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[07/22 12:31:37    208s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[07/22 12:31:37    208s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[07/22 12:31:37    208s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[07/22 12:31:37    208s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[07/22 12:31:37    208s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[07/22 12:31:37    208s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[07/22 12:31:37    208s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[07/22 12:31:37    208s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[07/22 12:31:37    208s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[07/22 12:31:37    208s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[07/22 12:31:37    208s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[07/22 12:31:37    208s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[07/22 12:31:37    208s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[07/22 12:31:37    208s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[07/22 12:31:37    208s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[07/22 12:31:37    208s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[07/22 12:31:37    208s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[07/22 12:31:37    208s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[07/22 12:31:37    208s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[07/22 12:31:37    208s] (I)      +-----+----+---------+---------+--------+-------+
[07/22 12:31:37    208s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[07/22 12:31:37    208s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[07/22 12:31:37    208s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[07/22 12:31:37    208s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[07/22 12:31:37    208s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[07/22 12:31:37    208s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[07/22 12:31:37    208s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[07/22 12:31:37    208s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[07/22 12:31:37    208s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[07/22 12:31:37    208s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[07/22 12:31:37    208s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[07/22 12:31:37    208s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[07/22 12:31:37    208s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[07/22 12:31:37    208s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[07/22 12:31:37    208s] (I)      +-----+----+---------+---------+--------+-------+
[07/22 12:31:37    208s] (I)      Started Import and model ( Curr Mem: 1864.47 MB )
[07/22 12:31:37    208s] (I)      Default pattern map key = project_default.
[07/22 12:31:37    208s] (I)      == Non-default Options ==
[07/22 12:31:37    208s] (I)      Print mode                                         : 2
[07/22 12:31:37    208s] (I)      Stop if highly congested                           : false
[07/22 12:31:37    208s] (I)      Maximum routing layer                              : 11
[07/22 12:31:37    208s] (I)      Assign partition pins                              : false
[07/22 12:31:37    208s] (I)      Support large GCell                                : true
[07/22 12:31:37    208s] (I)      Number of threads                                  : 1
[07/22 12:31:37    208s] (I)      Number of rows per GCell                           : 12
[07/22 12:31:37    208s] (I)      Max num rows per GCell                             : 32
[07/22 12:31:37    208s] (I)      Method to set GCell size                           : row
[07/22 12:31:37    208s] (I)      Counted 101842 PG shapes. We will not process PG shapes layer by layer.
[07/22 12:31:37    208s] (I)      Use row-based GCell size
[07/22 12:31:37    208s] (I)      Use row-based GCell align
[07/22 12:31:37    208s] (I)      layer 0 area = 80000
[07/22 12:31:37    208s] (I)      layer 1 area = 80000
[07/22 12:31:37    208s] (I)      layer 2 area = 80000
[07/22 12:31:37    208s] (I)      layer 3 area = 80000
[07/22 12:31:37    208s] (I)      layer 4 area = 80000
[07/22 12:31:37    208s] (I)      layer 5 area = 80000
[07/22 12:31:37    208s] (I)      layer 6 area = 80000
[07/22 12:31:37    208s] (I)      layer 7 area = 80000
[07/22 12:31:37    208s] (I)      layer 8 area = 80000
[07/22 12:31:37    208s] (I)      layer 9 area = 400000
[07/22 12:31:37    208s] (I)      layer 10 area = 400000
[07/22 12:31:37    208s] (I)      GCell unit size   : 3420
[07/22 12:31:37    208s] (I)      GCell multiplier  : 12
[07/22 12:31:37    208s] (I)      GCell row height  : 3420
[07/22 12:31:37    208s] (I)      Actual row height : 3420
[07/22 12:31:37    208s] (I)      GCell align ref   : 5200 5320
[07/22 12:31:37    208s] [NR-eGR] Track table information for default rule: 
[07/22 12:31:37    208s] [NR-eGR] Metal1 has single uniform track structure
[07/22 12:31:37    208s] [NR-eGR] Metal2 has single uniform track structure
[07/22 12:31:37    208s] [NR-eGR] Metal3 has single uniform track structure
[07/22 12:31:37    208s] [NR-eGR] Metal4 has single uniform track structure
[07/22 12:31:37    208s] [NR-eGR] Metal5 has single uniform track structure
[07/22 12:31:37    208s] [NR-eGR] Metal6 has single uniform track structure
[07/22 12:31:37    208s] [NR-eGR] Metal7 has single uniform track structure
[07/22 12:31:37    208s] [NR-eGR] Metal8 has single uniform track structure
[07/22 12:31:37    208s] [NR-eGR] Metal9 has single uniform track structure
[07/22 12:31:37    208s] [NR-eGR] Metal10 has single uniform track structure
[07/22 12:31:37    208s] [NR-eGR] Metal11 has single uniform track structure
[07/22 12:31:37    208s] (I)      ==================== Default via =====================
[07/22 12:31:37    208s] (I)      +----+------------------+----------------------------+
[07/22 12:31:37    208s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[07/22 12:31:37    208s] (I)      +----+------------------+----------------------------+
[07/22 12:31:37    208s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[07/22 12:31:37    208s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[07/22 12:31:37    208s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[07/22 12:31:37    208s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[07/22 12:31:37    208s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[07/22 12:31:37    208s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[07/22 12:31:37    208s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[07/22 12:31:37    208s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[07/22 12:31:37    208s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[07/22 12:31:37    208s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[07/22 12:31:37    208s] (I)      +----+------------------+----------------------------+
[07/22 12:31:37    208s] [NR-eGR] Read 191272 PG shapes
[07/22 12:31:37    208s] [NR-eGR] Read 0 clock shapes
[07/22 12:31:37    208s] [NR-eGR] Read 0 other shapes
[07/22 12:31:37    208s] [NR-eGR] #Routing Blockages  : 0
[07/22 12:31:37    208s] [NR-eGR] #Instance Blockages : 0
[07/22 12:31:37    208s] [NR-eGR] #PG Blockages       : 191272
[07/22 12:31:37    208s] [NR-eGR] #Halo Blockages     : 0
[07/22 12:31:37    208s] [NR-eGR] #Boundary Blockages : 0
[07/22 12:31:37    208s] [NR-eGR] #Clock Blockages    : 0
[07/22 12:31:37    208s] [NR-eGR] #Other Blockages    : 0
[07/22 12:31:37    208s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/22 12:31:37    208s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/22 12:31:37    208s] [NR-eGR] Read 15891 nets ( ignored 0 )
[07/22 12:31:37    208s] (I)      early_global_route_priority property id does not exist.
[07/22 12:31:37    208s] (I)      Read Num Blocks=191272  Num Prerouted Wires=0  Num CS=0
[07/22 12:31:37    208s] (I)      Layer 1 (V) : #blockages 22428 : #preroutes 0
[07/22 12:31:37    208s] (I)      Layer 2 (H) : #blockages 22428 : #preroutes 0
[07/22 12:31:37    208s] (I)      Layer 3 (V) : #blockages 22428 : #preroutes 0
[07/22 12:31:37    208s] (I)      Layer 4 (H) : #blockages 22428 : #preroutes 0
[07/22 12:31:37    208s] (I)      Layer 5 (V) : #blockages 22428 : #preroutes 0
[07/22 12:31:37    208s] (I)      Layer 6 (H) : #blockages 22428 : #preroutes 0
[07/22 12:31:37    208s] (I)      Layer 7 (V) : #blockages 22428 : #preroutes 0
[07/22 12:31:37    208s] (I)      Layer 8 (H) : #blockages 22428 : #preroutes 0
[07/22 12:31:37    208s] (I)      Layer 9 (V) : #blockages 11592 : #preroutes 0
[07/22 12:31:37    208s] (I)      Layer 10 (H) : #blockages 256 : #preroutes 0
[07/22 12:31:37    208s] (I)      Number of ignored nets                =      0
[07/22 12:31:37    208s] (I)      Number of connected nets              =      0
[07/22 12:31:37    208s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/22 12:31:37    208s] (I)      Number of clock nets                  =      0.  Ignored: No
[07/22 12:31:37    208s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/22 12:31:37    208s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/22 12:31:37    208s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/22 12:31:37    208s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/22 12:31:37    208s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/22 12:31:37    208s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/22 12:31:37    208s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/22 12:31:37    208s] (I)      Ndr track 0 does not exist
[07/22 12:31:37    208s] (I)      ---------------------Grid Graph Info--------------------
[07/22 12:31:37    208s] (I)      Routing area        : (0, 0) - (616800, 615980)
[07/22 12:31:37    208s] (I)      Core area           : (5200, 5320) - (611600, 610660)
[07/22 12:31:37    208s] (I)      Site width          :   400  (dbu)
[07/22 12:31:37    208s] (I)      Row height          :  3420  (dbu)
[07/22 12:31:37    208s] (I)      GCell row height    :  3420  (dbu)
[07/22 12:31:37    208s] (I)      GCell width         : 41040  (dbu)
[07/22 12:31:37    208s] (I)      GCell height        : 41040  (dbu)
[07/22 12:31:37    208s] (I)      Grid                :    15    15    11
[07/22 12:31:37    208s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[07/22 12:31:37    208s] (I)      Vertical capacity   :     0 41040     0 41040     0 41040     0 41040     0 41040     0
[07/22 12:31:37    208s] (I)      Horizontal capacity :     0     0 41040     0 41040     0 41040     0 41040     0 41040
[07/22 12:31:37    208s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[07/22 12:31:37    208s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[07/22 12:31:37    208s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[07/22 12:31:37    208s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[07/22 12:31:37    208s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[07/22 12:31:37    208s] (I)      Num tracks per GCell: 171.00 102.60 108.00 102.60 108.00 102.60 108.00 102.60 108.00 41.04 43.20
[07/22 12:31:37    208s] (I)      Total num of tracks :  1621  1542  1621  1542  1621  1542  1621  1542  1621   616   648
[07/22 12:31:37    208s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[07/22 12:31:37    208s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[07/22 12:31:37    208s] (I)      --------------------------------------------------------
[07/22 12:31:37    208s] 
[07/22 12:31:37    208s] [NR-eGR] ============ Routing rule table ============
[07/22 12:31:37    208s] [NR-eGR] Rule id: 0  Nets: 15891
[07/22 12:31:37    208s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/22 12:31:37    208s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[07/22 12:31:37    208s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[07/22 12:31:37    208s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[07/22 12:31:37    208s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[07/22 12:31:37    208s] [NR-eGR] ========================================
[07/22 12:31:37    208s] [NR-eGR] 
[07/22 12:31:37    208s] (I)      =============== Blocked Tracks ===============
[07/22 12:31:37    208s] (I)      +-------+---------+----------+---------------+
[07/22 12:31:37    208s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/22 12:31:37    208s] (I)      +-------+---------+----------+---------------+
[07/22 12:31:37    208s] (I)      |     1 |       0 |        0 |         0.00% |
[07/22 12:31:37    208s] (I)      |     2 |   23130 |     5760 |        24.90% |
[07/22 12:31:37    208s] (I)      |     3 |   24315 |     5340 |        21.96% |
[07/22 12:31:37    208s] (I)      |     4 |   23130 |     5760 |        24.90% |
[07/22 12:31:37    208s] (I)      |     5 |   24315 |     5340 |        21.96% |
[07/22 12:31:37    208s] (I)      |     6 |   23130 |     5760 |        24.90% |
[07/22 12:31:37    208s] (I)      |     7 |   24315 |     5340 |        21.96% |
[07/22 12:31:37    208s] (I)      |     8 |   23130 |     5760 |        24.90% |
[07/22 12:31:37    208s] (I)      |     9 |   24315 |     6052 |        24.89% |
[07/22 12:31:37    208s] (I)      |    10 |    9240 |     2880 |        31.17% |
[07/22 12:31:37    208s] (I)      |    11 |    9720 |      150 |         1.54% |
[07/22 12:31:37    208s] (I)      +-------+---------+----------+---------------+
[07/22 12:31:37    208s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1864.47 MB )
[07/22 12:31:37    208s] (I)      Reset routing kernel
[07/22 12:31:37    208s] (I)      numLocalWires=56825  numGlobalNetBranches=15790  numLocalNetBranches=12647
[07/22 12:31:37    208s] (I)      totalPins=54683  totalGlobalPin=15545 (28.43%)
[07/22 12:31:37    208s] (I)      total 2D Cap : 197629 = (102516 H, 95113 V)
[07/22 12:31:37    208s] (I)      
[07/22 12:31:37    208s] (I)      ============  Phase 1a Route ============
[07/22 12:31:37    208s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/22 12:31:37    208s] (I)      Usage: 13361 = (6321 H, 7040 V) = (6.17% H, 7.40% V) = (1.297e+05um H, 1.445e+05um V)
[07/22 12:31:37    208s] (I)      
[07/22 12:31:37    208s] (I)      ============  Phase 1b Route ============
[07/22 12:31:37    208s] (I)      Usage: 13361 = (6321 H, 7040 V) = (6.17% H, 7.40% V) = (1.297e+05um H, 1.445e+05um V)
[07/22 12:31:37    208s] (I)      eGR overflow: 0.00% H + 0.00% V
[07/22 12:31:37    208s] 
[07/22 12:31:37    208s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/22 12:31:37    208s] Finished Early Global Route rough congestion estimation: mem = 1864.5M
[07/22 12:31:37    208s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.048, REAL:0.053, MEM:1864.5M, EPOCH TIME: 1753167697.625326
[07/22 12:31:37    208s] earlyGlobalRoute rough estimation gcell size 12 row height
[07/22 12:31:37    208s] OPERPROF: Starting CDPad at level 1, MEM:1864.5M, EPOCH TIME: 1753167697.625501
[07/22 12:31:37    208s] CDPadU 0.649 -> 0.649. R=0.412, N=12230, GS=20.520
[07/22 12:31:37    208s] OPERPROF: Finished CDPad at level 1, CPU:0.014, REAL:0.014, MEM:1864.5M, EPOCH TIME: 1753167697.639389
[07/22 12:31:37    208s] OPERPROF: Starting npMain at level 1, MEM:1864.5M, EPOCH TIME: 1753167697.639776
[07/22 12:31:37    208s] OPERPROF:   Starting npPlace at level 2, MEM:1864.5M, EPOCH TIME: 1753167697.665562
[07/22 12:31:37    208s] OPERPROF:   Finished npPlace at level 2, CPU:0.018, REAL:0.018, MEM:1864.5M, EPOCH TIME: 1753167697.683348
[07/22 12:31:37    208s] OPERPROF: Finished npMain at level 1, CPU:0.050, REAL:0.050, MEM:1864.5M, EPOCH TIME: 1753167697.689812
[07/22 12:31:37    208s] Global placement CDP skipped at cutLevel 7.
[07/22 12:31:37    208s] Iteration  7: Total net bbox = 2.524e+05 (1.20e+05 1.32e+05)
[07/22 12:31:37    208s]               Est.  stn bbox = 3.866e+05 (1.82e+05 2.04e+05)
[07/22 12:31:37    208s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1864.5M
[07/22 12:31:38    209s] Start AAE Lib Loading. (MEM=1885.53)
[07/22 12:31:38    209s] End AAE Lib Loading. (MEM=1923.68 CPU=0:00:00.0 Real=0:00:00.0)
[07/22 12:31:38    209s] End AAE Lib Interpolated Model. (MEM=1923.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/22 12:31:38    209s] Total number of fetched objects 15955
[07/22 12:31:38    209s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[07/22 12:31:38    209s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/22 12:31:38    209s] End delay calculation. (MEM=2028.61 CPU=0:00:00.6 REAL=0:00:00.0)
[07/22 12:31:39    210s] nrCritNet: 0.00% ( 0 / 15891 ) cutoffSlk: 214748364.7ps stdDelay: 36.8ps
[07/22 12:31:39    210s] nrCritNet: 0.00% ( 0 / 15891 ) cutoffSlk: 214748364.7ps stdDelay: 36.8ps
[07/22 12:31:39    210s] Iteration  8: Total net bbox = 2.524e+05 (1.20e+05 1.32e+05)
[07/22 12:31:39    210s]               Est.  stn bbox = 3.866e+05 (1.82e+05 2.04e+05)
[07/22 12:31:39    210s]               cpu = 0:00:01.5 real = 0:00:02.0 mem = 2020.6M
[07/22 12:31:39    210s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2020.6M, EPOCH TIME: 1753167699.165678
[07/22 12:31:39    210s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/22 12:31:39    210s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2020.6M, EPOCH TIME: 1753167699.166168
[07/22 12:31:39    210s] OPERPROF: Starting npMain at level 1, MEM:2020.6M, EPOCH TIME: 1753167699.166511
[07/22 12:31:39    210s] OPERPROF:   Starting npPlace at level 2, MEM:2020.6M, EPOCH TIME: 1753167699.192833
[07/22 12:31:40    211s] OPERPROF:   Finished npPlace at level 2, CPU:1.333, REAL:1.332, MEM:2020.6M, EPOCH TIME: 1753167700.524936
[07/22 12:31:40    211s] OPERPROF: Finished npMain at level 1, CPU:1.365, REAL:1.365, MEM:2020.6M, EPOCH TIME: 1753167700.531264
[07/22 12:31:40    211s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2020.6M, EPOCH TIME: 1753167700.531789
[07/22 12:31:40    211s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/22 12:31:40    211s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2020.6M, EPOCH TIME: 1753167700.532292
[07/22 12:31:40    211s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2020.6M, EPOCH TIME: 1753167700.532391
[07/22 12:31:40    211s] Starting Early Global Route rough congestion estimation: mem = 2020.6M
[07/22 12:31:40    211s] (I)      ==================== Layers =====================
[07/22 12:31:40    211s] (I)      +-----+----+---------+---------+--------+-------+
[07/22 12:31:40    211s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[07/22 12:31:40    211s] (I)      +-----+----+---------+---------+--------+-------+
[07/22 12:31:40    211s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[07/22 12:31:40    211s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[07/22 12:31:40    211s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[07/22 12:31:40    211s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[07/22 12:31:40    211s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[07/22 12:31:40    211s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[07/22 12:31:40    211s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[07/22 12:31:40    211s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[07/22 12:31:40    211s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[07/22 12:31:40    211s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[07/22 12:31:40    211s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[07/22 12:31:40    211s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[07/22 12:31:40    211s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[07/22 12:31:40    211s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[07/22 12:31:40    211s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[07/22 12:31:40    211s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[07/22 12:31:40    211s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[07/22 12:31:40    211s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[07/22 12:31:40    211s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[07/22 12:31:40    211s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[07/22 12:31:40    211s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[07/22 12:31:40    211s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[07/22 12:31:40    211s] (I)      +-----+----+---------+---------+--------+-------+
[07/22 12:31:40    211s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[07/22 12:31:40    211s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[07/22 12:31:40    211s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[07/22 12:31:40    211s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[07/22 12:31:40    211s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[07/22 12:31:40    211s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[07/22 12:31:40    211s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[07/22 12:31:40    211s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[07/22 12:31:40    211s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[07/22 12:31:40    211s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[07/22 12:31:40    211s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[07/22 12:31:40    211s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[07/22 12:31:40    211s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[07/22 12:31:40    211s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[07/22 12:31:40    211s] (I)      +-----+----+---------+---------+--------+-------+
[07/22 12:31:40    211s] (I)      Started Import and model ( Curr Mem: 2020.61 MB )
[07/22 12:31:40    211s] (I)      Default pattern map key = project_default.
[07/22 12:31:40    211s] (I)      == Non-default Options ==
[07/22 12:31:40    211s] (I)      Print mode                                         : 2
[07/22 12:31:40    211s] (I)      Stop if highly congested                           : false
[07/22 12:31:40    211s] (I)      Maximum routing layer                              : 11
[07/22 12:31:40    211s] (I)      Assign partition pins                              : false
[07/22 12:31:40    211s] (I)      Support large GCell                                : true
[07/22 12:31:40    211s] (I)      Number of threads                                  : 1
[07/22 12:31:40    211s] (I)      Number of rows per GCell                           : 6
[07/22 12:31:40    211s] (I)      Max num rows per GCell                             : 32
[07/22 12:31:40    211s] (I)      Method to set GCell size                           : row
[07/22 12:31:40    211s] (I)      Counted 101842 PG shapes. We will not process PG shapes layer by layer.
[07/22 12:31:40    211s] (I)      Use row-based GCell size
[07/22 12:31:40    211s] (I)      Use row-based GCell align
[07/22 12:31:40    211s] (I)      layer 0 area = 80000
[07/22 12:31:40    211s] (I)      layer 1 area = 80000
[07/22 12:31:40    211s] (I)      layer 2 area = 80000
[07/22 12:31:40    211s] (I)      layer 3 area = 80000
[07/22 12:31:40    211s] (I)      layer 4 area = 80000
[07/22 12:31:40    211s] (I)      layer 5 area = 80000
[07/22 12:31:40    211s] (I)      layer 6 area = 80000
[07/22 12:31:40    211s] (I)      layer 7 area = 80000
[07/22 12:31:40    211s] (I)      layer 8 area = 80000
[07/22 12:31:40    211s] (I)      layer 9 area = 400000
[07/22 12:31:40    211s] (I)      layer 10 area = 400000
[07/22 12:31:40    211s] (I)      GCell unit size   : 3420
[07/22 12:31:40    211s] (I)      GCell multiplier  : 6
[07/22 12:31:40    211s] (I)      GCell row height  : 3420
[07/22 12:31:40    211s] (I)      Actual row height : 3420
[07/22 12:31:40    211s] (I)      GCell align ref   : 5200 5320
[07/22 12:31:40    211s] [NR-eGR] Track table information for default rule: 
[07/22 12:31:40    211s] [NR-eGR] Metal1 has single uniform track structure
[07/22 12:31:40    211s] [NR-eGR] Metal2 has single uniform track structure
[07/22 12:31:40    211s] [NR-eGR] Metal3 has single uniform track structure
[07/22 12:31:40    211s] [NR-eGR] Metal4 has single uniform track structure
[07/22 12:31:40    211s] [NR-eGR] Metal5 has single uniform track structure
[07/22 12:31:40    211s] [NR-eGR] Metal6 has single uniform track structure
[07/22 12:31:40    211s] [NR-eGR] Metal7 has single uniform track structure
[07/22 12:31:40    211s] [NR-eGR] Metal8 has single uniform track structure
[07/22 12:31:40    211s] [NR-eGR] Metal9 has single uniform track structure
[07/22 12:31:40    211s] [NR-eGR] Metal10 has single uniform track structure
[07/22 12:31:40    211s] [NR-eGR] Metal11 has single uniform track structure
[07/22 12:31:40    211s] (I)      ==================== Default via =====================
[07/22 12:31:40    211s] (I)      +----+------------------+----------------------------+
[07/22 12:31:40    211s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[07/22 12:31:40    211s] (I)      +----+------------------+----------------------------+
[07/22 12:31:40    211s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[07/22 12:31:40    211s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[07/22 12:31:40    211s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[07/22 12:31:40    211s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[07/22 12:31:40    211s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[07/22 12:31:40    211s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[07/22 12:31:40    211s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[07/22 12:31:40    211s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[07/22 12:31:40    211s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[07/22 12:31:40    211s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[07/22 12:31:40    211s] (I)      +----+------------------+----------------------------+
[07/22 12:31:40    211s] [NR-eGR] Read 191272 PG shapes
[07/22 12:31:40    211s] [NR-eGR] Read 0 clock shapes
[07/22 12:31:40    211s] [NR-eGR] Read 0 other shapes
[07/22 12:31:40    211s] [NR-eGR] #Routing Blockages  : 0
[07/22 12:31:40    211s] [NR-eGR] #Instance Blockages : 0
[07/22 12:31:40    211s] [NR-eGR] #PG Blockages       : 191272
[07/22 12:31:40    211s] [NR-eGR] #Halo Blockages     : 0
[07/22 12:31:40    211s] [NR-eGR] #Boundary Blockages : 0
[07/22 12:31:40    211s] [NR-eGR] #Clock Blockages    : 0
[07/22 12:31:40    211s] [NR-eGR] #Other Blockages    : 0
[07/22 12:31:40    211s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/22 12:31:40    211s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/22 12:31:40    211s] [NR-eGR] Read 15891 nets ( ignored 0 )
[07/22 12:31:40    211s] (I)      early_global_route_priority property id does not exist.
[07/22 12:31:40    211s] (I)      Read Num Blocks=191272  Num Prerouted Wires=0  Num CS=0
[07/22 12:31:40    211s] (I)      Layer 1 (V) : #blockages 22428 : #preroutes 0
[07/22 12:31:40    211s] (I)      Layer 2 (H) : #blockages 22428 : #preroutes 0
[07/22 12:31:40    211s] (I)      Layer 3 (V) : #blockages 22428 : #preroutes 0
[07/22 12:31:40    211s] (I)      Layer 4 (H) : #blockages 22428 : #preroutes 0
[07/22 12:31:40    211s] (I)      Layer 5 (V) : #blockages 22428 : #preroutes 0
[07/22 12:31:40    211s] (I)      Layer 6 (H) : #blockages 22428 : #preroutes 0
[07/22 12:31:40    211s] (I)      Layer 7 (V) : #blockages 22428 : #preroutes 0
[07/22 12:31:40    211s] (I)      Layer 8 (H) : #blockages 22428 : #preroutes 0
[07/22 12:31:40    211s] (I)      Layer 9 (V) : #blockages 11592 : #preroutes 0
[07/22 12:31:40    211s] (I)      Layer 10 (H) : #blockages 256 : #preroutes 0
[07/22 12:31:40    211s] (I)      Number of ignored nets                =      0
[07/22 12:31:40    211s] (I)      Number of connected nets              =      0
[07/22 12:31:40    211s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/22 12:31:40    211s] (I)      Number of clock nets                  =      0.  Ignored: No
[07/22 12:31:40    211s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/22 12:31:40    211s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/22 12:31:40    211s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/22 12:31:40    211s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/22 12:31:40    211s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/22 12:31:40    211s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/22 12:31:40    211s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/22 12:31:40    211s] (I)      Ndr track 0 does not exist
[07/22 12:31:40    211s] (I)      ---------------------Grid Graph Info--------------------
[07/22 12:31:40    211s] (I)      Routing area        : (0, 0) - (616800, 615980)
[07/22 12:31:40    211s] (I)      Core area           : (5200, 5320) - (611600, 610660)
[07/22 12:31:40    211s] (I)      Site width          :   400  (dbu)
[07/22 12:31:40    211s] (I)      Row height          :  3420  (dbu)
[07/22 12:31:40    211s] (I)      GCell row height    :  3420  (dbu)
[07/22 12:31:40    211s] (I)      GCell width         : 20520  (dbu)
[07/22 12:31:40    211s] (I)      GCell height        : 20520  (dbu)
[07/22 12:31:40    211s] (I)      Grid                :    30    30    11
[07/22 12:31:40    211s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[07/22 12:31:40    211s] (I)      Vertical capacity   :     0 20520     0 20520     0 20520     0 20520     0 20520     0
[07/22 12:31:40    211s] (I)      Horizontal capacity :     0     0 20520     0 20520     0 20520     0 20520     0 20520
[07/22 12:31:40    211s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[07/22 12:31:40    211s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[07/22 12:31:40    211s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[07/22 12:31:40    211s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[07/22 12:31:40    211s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[07/22 12:31:40    211s] (I)      Num tracks per GCell: 85.50 51.30 54.00 51.30 54.00 51.30 54.00 51.30 54.00 20.52 21.60
[07/22 12:31:40    211s] (I)      Total num of tracks :  1621  1542  1621  1542  1621  1542  1621  1542  1621   616   648
[07/22 12:31:40    211s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[07/22 12:31:40    211s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[07/22 12:31:40    211s] (I)      --------------------------------------------------------
[07/22 12:31:40    211s] 
[07/22 12:31:40    211s] [NR-eGR] ============ Routing rule table ============
[07/22 12:31:40    211s] [NR-eGR] Rule id: 0  Nets: 15891
[07/22 12:31:40    211s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/22 12:31:40    211s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[07/22 12:31:40    211s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[07/22 12:31:40    211s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[07/22 12:31:40    211s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[07/22 12:31:40    211s] [NR-eGR] ========================================
[07/22 12:31:40    211s] [NR-eGR] 
[07/22 12:31:40    211s] (I)      =============== Blocked Tracks ===============
[07/22 12:31:40    211s] (I)      +-------+---------+----------+---------------+
[07/22 12:31:40    211s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/22 12:31:40    211s] (I)      +-------+---------+----------+---------------+
[07/22 12:31:40    211s] (I)      |     1 |       0 |        0 |         0.00% |
[07/22 12:31:40    211s] (I)      |     2 |   46260 |    11520 |        24.90% |
[07/22 12:31:40    211s] (I)      |     3 |   48630 |    10680 |        21.96% |
[07/22 12:31:40    211s] (I)      |     4 |   46260 |    11520 |        24.90% |
[07/22 12:31:40    211s] (I)      |     5 |   48630 |    10680 |        21.96% |
[07/22 12:31:40    211s] (I)      |     6 |   46260 |    11520 |        24.90% |
[07/22 12:31:40    211s] (I)      |     7 |   48630 |    10680 |        21.96% |
[07/22 12:31:40    211s] (I)      |     8 |   46260 |    11520 |        24.90% |
[07/22 12:31:40    211s] (I)      |     9 |   48630 |    11392 |        23.43% |
[07/22 12:31:40    211s] (I)      |    10 |   18480 |     5760 |        31.17% |
[07/22 12:31:40    211s] (I)      |    11 |   19440 |      300 |         1.54% |
[07/22 12:31:40    211s] (I)      +-------+---------+----------+---------------+
[07/22 12:31:40    211s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2020.61 MB )
[07/22 12:31:40    211s] (I)      Reset routing kernel
[07/22 12:31:40    211s] (I)      numLocalWires=40979  numGlobalNetBranches=11506  numLocalNetBranches=9013
[07/22 12:31:40    211s] (I)      totalPins=54683  totalGlobalPin=26218 (47.95%)
[07/22 12:31:40    211s] (I)      total 2D Cap : 395112 = (204997 H, 190115 V)
[07/22 12:31:40    211s] (I)      
[07/22 12:31:40    211s] (I)      ============  Phase 1a Route ============
[07/22 12:31:40    211s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/22 12:31:40    211s] (I)      Usage: 28003 = (13662 H, 14341 V) = (6.66% H, 7.54% V) = (1.402e+05um H, 1.471e+05um V)
[07/22 12:31:40    211s] (I)      
[07/22 12:31:40    211s] (I)      ============  Phase 1b Route ============
[07/22 12:31:40    211s] (I)      Usage: 28003 = (13662 H, 14341 V) = (6.66% H, 7.54% V) = (1.402e+05um H, 1.471e+05um V)
[07/22 12:31:40    211s] (I)      eGR overflow: 0.00% H + 0.00% V
[07/22 12:31:40    211s] 
[07/22 12:31:40    211s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/22 12:31:40    211s] Finished Early Global Route rough congestion estimation: mem = 2020.6M
[07/22 12:31:40    211s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.046, REAL:0.046, MEM:2020.6M, EPOCH TIME: 1753167700.578555
[07/22 12:31:40    211s] earlyGlobalRoute rough estimation gcell size 6 row height
[07/22 12:31:40    211s] OPERPROF: Starting CDPad at level 1, MEM:2020.6M, EPOCH TIME: 1753167700.578750
[07/22 12:31:40    211s] CDPadU 0.649 -> 0.649. R=0.412, N=12230, GS=10.260
[07/22 12:31:40    211s] OPERPROF: Finished CDPad at level 1, CPU:0.014, REAL:0.015, MEM:2020.6M, EPOCH TIME: 1753167700.593257
[07/22 12:31:40    211s] OPERPROF: Starting npMain at level 1, MEM:2020.6M, EPOCH TIME: 1753167700.593627
[07/22 12:31:40    211s] OPERPROF:   Starting npPlace at level 2, MEM:2020.6M, EPOCH TIME: 1753167700.619476
[07/22 12:31:40    211s] OPERPROF:   Finished npPlace at level 2, CPU:0.016, REAL:0.016, MEM:2020.6M, EPOCH TIME: 1753167700.635805
[07/22 12:31:40    211s] OPERPROF: Finished npMain at level 1, CPU:0.048, REAL:0.049, MEM:2020.6M, EPOCH TIME: 1753167700.642209
[07/22 12:31:40    211s] Global placement CDP skipped at cutLevel 9.
[07/22 12:31:40    211s] Iteration  9: Total net bbox = 2.525e+05 (1.21e+05 1.32e+05)
[07/22 12:31:40    211s]               Est.  stn bbox = 3.901e+05 (1.85e+05 2.05e+05)
[07/22 12:31:40    211s]               cpu = 0:00:01.5 real = 0:00:01.0 mem = 2020.6M
[07/22 12:31:40    211s] nrCritNet: 0.00% ( 0 / 15891 ) cutoffSlk: 214748364.7ps stdDelay: 36.8ps
[07/22 12:31:40    211s] nrCritNet: 0.00% ( 0 / 15891 ) cutoffSlk: 214748364.7ps stdDelay: 36.8ps
[07/22 12:31:40    211s] Iteration 10: Total net bbox = 2.525e+05 (1.21e+05 1.32e+05)
[07/22 12:31:40    211s]               Est.  stn bbox = 3.901e+05 (1.85e+05 2.05e+05)
[07/22 12:31:40    211s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2020.6M
[07/22 12:31:40    211s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2020.6M, EPOCH TIME: 1753167700.657578
[07/22 12:31:40    211s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/22 12:31:40    211s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2020.6M, EPOCH TIME: 1753167700.658024
[07/22 12:31:40    211s] OPERPROF: Starting npMain at level 1, MEM:2020.6M, EPOCH TIME: 1753167700.658360
[07/22 12:31:40    211s] OPERPROF:   Starting npPlace at level 2, MEM:2020.6M, EPOCH TIME: 1753167700.684171
[07/22 12:31:41    212s] OPERPROF:   Finished npPlace at level 2, CPU:1.165, REAL:1.166, MEM:2020.6M, EPOCH TIME: 1753167701.850187
[07/22 12:31:41    212s] OPERPROF: Finished npMain at level 1, CPU:1.197, REAL:1.198, MEM:2020.6M, EPOCH TIME: 1753167701.856423
[07/22 12:31:41    212s] Legalizing MH Cells... 0 / 0 (level 6)
[07/22 12:31:41    212s] No instances found in the vector
[07/22 12:31:41    212s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2020.6M, DRC: 0)
[07/22 12:31:41    212s] 0 (out of 0) MH cells were successfully legalized.
[07/22 12:31:41    212s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2020.6M, EPOCH TIME: 1753167701.857193
[07/22 12:31:41    212s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/22 12:31:41    212s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2020.6M, EPOCH TIME: 1753167701.857712
[07/22 12:31:41    212s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2020.6M, EPOCH TIME: 1753167701.857814
[07/22 12:31:41    212s] Starting Early Global Route rough congestion estimation: mem = 2020.6M
[07/22 12:31:41    212s] (I)      ==================== Layers =====================
[07/22 12:31:41    212s] (I)      +-----+----+---------+---------+--------+-------+
[07/22 12:31:41    212s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[07/22 12:31:41    212s] (I)      +-----+----+---------+---------+--------+-------+
[07/22 12:31:41    212s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[07/22 12:31:41    212s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[07/22 12:31:41    212s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[07/22 12:31:41    212s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[07/22 12:31:41    212s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[07/22 12:31:41    212s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[07/22 12:31:41    212s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[07/22 12:31:41    212s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[07/22 12:31:41    212s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[07/22 12:31:41    212s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[07/22 12:31:41    212s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[07/22 12:31:41    212s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[07/22 12:31:41    212s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[07/22 12:31:41    212s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[07/22 12:31:41    212s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[07/22 12:31:41    212s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[07/22 12:31:41    212s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[07/22 12:31:41    212s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[07/22 12:31:41    212s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[07/22 12:31:41    212s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[07/22 12:31:41    212s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[07/22 12:31:41    212s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[07/22 12:31:41    212s] (I)      +-----+----+---------+---------+--------+-------+
[07/22 12:31:41    212s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[07/22 12:31:41    212s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[07/22 12:31:41    212s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[07/22 12:31:41    212s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[07/22 12:31:41    212s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[07/22 12:31:41    212s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[07/22 12:31:41    212s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[07/22 12:31:41    212s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[07/22 12:31:41    212s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[07/22 12:31:41    212s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[07/22 12:31:41    212s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[07/22 12:31:41    212s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[07/22 12:31:41    212s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[07/22 12:31:41    212s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[07/22 12:31:41    212s] (I)      +-----+----+---------+---------+--------+-------+
[07/22 12:31:41    212s] (I)      Started Import and model ( Curr Mem: 2020.61 MB )
[07/22 12:31:41    212s] (I)      Default pattern map key = project_default.
[07/22 12:31:41    212s] (I)      == Non-default Options ==
[07/22 12:31:41    212s] (I)      Print mode                                         : 2
[07/22 12:31:41    212s] (I)      Stop if highly congested                           : false
[07/22 12:31:41    212s] (I)      Maximum routing layer                              : 11
[07/22 12:31:41    212s] (I)      Assign partition pins                              : false
[07/22 12:31:41    212s] (I)      Support large GCell                                : true
[07/22 12:31:41    212s] (I)      Number of threads                                  : 1
[07/22 12:31:41    212s] (I)      Number of rows per GCell                           : 3
[07/22 12:31:41    212s] (I)      Max num rows per GCell                             : 32
[07/22 12:31:41    212s] (I)      Method to set GCell size                           : row
[07/22 12:31:41    212s] (I)      Counted 101842 PG shapes. We will not process PG shapes layer by layer.
[07/22 12:31:41    212s] (I)      Use row-based GCell size
[07/22 12:31:41    212s] (I)      Use row-based GCell align
[07/22 12:31:41    212s] (I)      layer 0 area = 80000
[07/22 12:31:41    212s] (I)      layer 1 area = 80000
[07/22 12:31:41    212s] (I)      layer 2 area = 80000
[07/22 12:31:41    212s] (I)      layer 3 area = 80000
[07/22 12:31:41    212s] (I)      layer 4 area = 80000
[07/22 12:31:41    212s] (I)      layer 5 area = 80000
[07/22 12:31:41    212s] (I)      layer 6 area = 80000
[07/22 12:31:41    212s] (I)      layer 7 area = 80000
[07/22 12:31:41    212s] (I)      layer 8 area = 80000
[07/22 12:31:41    212s] (I)      layer 9 area = 400000
[07/22 12:31:41    212s] (I)      layer 10 area = 400000
[07/22 12:31:41    212s] (I)      GCell unit size   : 3420
[07/22 12:31:41    212s] (I)      GCell multiplier  : 3
[07/22 12:31:41    212s] (I)      GCell row height  : 3420
[07/22 12:31:41    212s] (I)      Actual row height : 3420
[07/22 12:31:41    212s] (I)      GCell align ref   : 5200 5320
[07/22 12:31:41    212s] [NR-eGR] Track table information for default rule: 
[07/22 12:31:41    212s] [NR-eGR] Metal1 has single uniform track structure
[07/22 12:31:41    212s] [NR-eGR] Metal2 has single uniform track structure
[07/22 12:31:41    212s] [NR-eGR] Metal3 has single uniform track structure
[07/22 12:31:41    212s] [NR-eGR] Metal4 has single uniform track structure
[07/22 12:31:41    212s] [NR-eGR] Metal5 has single uniform track structure
[07/22 12:31:41    212s] [NR-eGR] Metal6 has single uniform track structure
[07/22 12:31:41    212s] [NR-eGR] Metal7 has single uniform track structure
[07/22 12:31:41    212s] [NR-eGR] Metal8 has single uniform track structure
[07/22 12:31:41    212s] [NR-eGR] Metal9 has single uniform track structure
[07/22 12:31:41    212s] [NR-eGR] Metal10 has single uniform track structure
[07/22 12:31:41    212s] [NR-eGR] Metal11 has single uniform track structure
[07/22 12:31:41    212s] (I)      ==================== Default via =====================
[07/22 12:31:41    212s] (I)      +----+------------------+----------------------------+
[07/22 12:31:41    212s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[07/22 12:31:41    212s] (I)      +----+------------------+----------------------------+
[07/22 12:31:41    212s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[07/22 12:31:41    212s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[07/22 12:31:41    212s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[07/22 12:31:41    212s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[07/22 12:31:41    212s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[07/22 12:31:41    212s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[07/22 12:31:41    212s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[07/22 12:31:41    212s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[07/22 12:31:41    212s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[07/22 12:31:41    212s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[07/22 12:31:41    212s] (I)      +----+------------------+----------------------------+
[07/22 12:31:41    212s] [NR-eGR] Read 191272 PG shapes
[07/22 12:31:41    212s] [NR-eGR] Read 0 clock shapes
[07/22 12:31:41    212s] [NR-eGR] Read 0 other shapes
[07/22 12:31:41    212s] [NR-eGR] #Routing Blockages  : 0
[07/22 12:31:41    212s] [NR-eGR] #Instance Blockages : 0
[07/22 12:31:41    212s] [NR-eGR] #PG Blockages       : 191272
[07/22 12:31:41    212s] [NR-eGR] #Halo Blockages     : 0
[07/22 12:31:41    212s] [NR-eGR] #Boundary Blockages : 0
[07/22 12:31:41    212s] [NR-eGR] #Clock Blockages    : 0
[07/22 12:31:41    212s] [NR-eGR] #Other Blockages    : 0
[07/22 12:31:41    212s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/22 12:31:41    212s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/22 12:31:41    212s] [NR-eGR] Read 15891 nets ( ignored 0 )
[07/22 12:31:41    212s] (I)      early_global_route_priority property id does not exist.
[07/22 12:31:41    212s] (I)      Read Num Blocks=191272  Num Prerouted Wires=0  Num CS=0
[07/22 12:31:41    212s] (I)      Layer 1 (V) : #blockages 22428 : #preroutes 0
[07/22 12:31:41    212s] (I)      Layer 2 (H) : #blockages 22428 : #preroutes 0
[07/22 12:31:41    212s] (I)      Layer 3 (V) : #blockages 22428 : #preroutes 0
[07/22 12:31:41    212s] (I)      Layer 4 (H) : #blockages 22428 : #preroutes 0
[07/22 12:31:41    212s] (I)      Layer 5 (V) : #blockages 22428 : #preroutes 0
[07/22 12:31:41    212s] (I)      Layer 6 (H) : #blockages 22428 : #preroutes 0
[07/22 12:31:41    212s] (I)      Layer 7 (V) : #blockages 22428 : #preroutes 0
[07/22 12:31:41    212s] (I)      Layer 8 (H) : #blockages 22428 : #preroutes 0
[07/22 12:31:41    212s] (I)      Layer 9 (V) : #blockages 11592 : #preroutes 0
[07/22 12:31:41    212s] (I)      Layer 10 (H) : #blockages 256 : #preroutes 0
[07/22 12:31:41    212s] (I)      Number of ignored nets                =      0
[07/22 12:31:41    212s] (I)      Number of connected nets              =      0
[07/22 12:31:41    212s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/22 12:31:41    212s] (I)      Number of clock nets                  =      0.  Ignored: No
[07/22 12:31:41    212s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/22 12:31:41    212s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/22 12:31:41    212s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/22 12:31:41    212s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/22 12:31:41    212s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/22 12:31:41    212s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/22 12:31:41    212s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/22 12:31:41    212s] (I)      Ndr track 0 does not exist
[07/22 12:31:41    212s] (I)      ---------------------Grid Graph Info--------------------
[07/22 12:31:41    212s] (I)      Routing area        : (0, 0) - (616800, 615980)
[07/22 12:31:41    212s] (I)      Core area           : (5200, 5320) - (611600, 610660)
[07/22 12:31:41    212s] (I)      Site width          :   400  (dbu)
[07/22 12:31:41    212s] (I)      Row height          :  3420  (dbu)
[07/22 12:31:41    212s] (I)      GCell row height    :  3420  (dbu)
[07/22 12:31:41    212s] (I)      GCell width         : 10260  (dbu)
[07/22 12:31:41    212s] (I)      GCell height        : 10260  (dbu)
[07/22 12:31:41    212s] (I)      Grid                :    60    60    11
[07/22 12:31:41    212s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[07/22 12:31:41    212s] (I)      Vertical capacity   :     0 10260     0 10260     0 10260     0 10260     0 10260     0
[07/22 12:31:41    212s] (I)      Horizontal capacity :     0     0 10260     0 10260     0 10260     0 10260     0 10260
[07/22 12:31:41    212s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[07/22 12:31:41    212s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[07/22 12:31:41    212s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[07/22 12:31:41    212s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[07/22 12:31:41    212s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[07/22 12:31:41    212s] (I)      Num tracks per GCell: 42.75 25.65 27.00 25.65 27.00 25.65 27.00 25.65 27.00 10.26 10.80
[07/22 12:31:41    212s] (I)      Total num of tracks :  1621  1542  1621  1542  1621  1542  1621  1542  1621   616   648
[07/22 12:31:41    212s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[07/22 12:31:41    212s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[07/22 12:31:41    212s] (I)      --------------------------------------------------------
[07/22 12:31:41    212s] 
[07/22 12:31:41    212s] [NR-eGR] ============ Routing rule table ============
[07/22 12:31:41    212s] [NR-eGR] Rule id: 0  Nets: 15891
[07/22 12:31:41    212s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/22 12:31:41    212s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[07/22 12:31:41    212s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[07/22 12:31:41    212s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[07/22 12:31:41    212s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[07/22 12:31:41    212s] [NR-eGR] ========================================
[07/22 12:31:41    212s] [NR-eGR] 
[07/22 12:31:41    212s] (I)      =============== Blocked Tracks ===============
[07/22 12:31:41    212s] (I)      +-------+---------+----------+---------------+
[07/22 12:31:41    212s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/22 12:31:41    212s] (I)      +-------+---------+----------+---------------+
[07/22 12:31:41    212s] (I)      |     1 |       0 |        0 |         0.00% |
[07/22 12:31:41    212s] (I)      |     2 |   92520 |    23040 |        24.90% |
[07/22 12:31:41    212s] (I)      |     3 |   97260 |    21360 |        21.96% |
[07/22 12:31:41    212s] (I)      |     4 |   92520 |    23040 |        24.90% |
[07/22 12:31:41    212s] (I)      |     5 |   97260 |    21360 |        21.96% |
[07/22 12:31:41    212s] (I)      |     6 |   92520 |    23040 |        24.90% |
[07/22 12:31:41    212s] (I)      |     7 |   97260 |    21360 |        21.96% |
[07/22 12:31:41    212s] (I)      |     8 |   92520 |    23040 |        24.90% |
[07/22 12:31:41    212s] (I)      |     9 |   97260 |    22072 |        22.69% |
[07/22 12:31:41    212s] (I)      |    10 |   36960 |    11520 |        31.17% |
[07/22 12:31:41    212s] (I)      |    11 |   38880 |      600 |         1.54% |
[07/22 12:31:41    212s] (I)      +-------+---------+----------+---------------+
[07/22 12:31:41    212s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2020.61 MB )
[07/22 12:31:41    212s] (I)      Reset routing kernel
[07/22 12:31:41    212s] (I)      numLocalWires=23193  numGlobalNetBranches=6088  numLocalNetBranches=5532
[07/22 12:31:41    212s] (I)      totalPins=54683  totalGlobalPin=37834 (69.19%)
[07/22 12:31:41    212s] (I)      total 2D Cap : 788495 = (408490 H, 380005 V)
[07/22 12:31:41    212s] (I)      
[07/22 12:31:41    212s] (I)      ============  Phase 1a Route ============
[07/22 12:31:41    212s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[07/22 12:31:41    212s] (I)      Usage: 56364 = (27401 H, 28963 V) = (6.71% H, 7.62% V) = (1.406e+05um H, 1.486e+05um V)
[07/22 12:31:41    212s] (I)      
[07/22 12:31:41    212s] (I)      ============  Phase 1b Route ============
[07/22 12:31:41    212s] (I)      Usage: 56364 = (27401 H, 28963 V) = (6.71% H, 7.62% V) = (1.406e+05um H, 1.486e+05um V)
[07/22 12:31:41    212s] (I)      eGR overflow: 0.00% H + 0.00% V
[07/22 12:31:41    212s] 
[07/22 12:31:41    212s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/22 12:31:41    212s] Finished Early Global Route rough congestion estimation: mem = 2020.6M
[07/22 12:31:41    212s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.054, REAL:0.054, MEM:2020.6M, EPOCH TIME: 1753167701.912152
[07/22 12:31:41    212s] earlyGlobalRoute rough estimation gcell size 3 row height
[07/22 12:31:41    212s] OPERPROF: Starting CDPad at level 1, MEM:2020.6M, EPOCH TIME: 1753167701.912328
[07/22 12:31:41    212s] CDPadU 0.649 -> 0.649. R=0.412, N=12230, GS=5.130
[07/22 12:31:41    212s] OPERPROF: Finished CDPad at level 1, CPU:0.019, REAL:0.019, MEM:2020.6M, EPOCH TIME: 1753167701.931090
[07/22 12:31:41    212s] OPERPROF: Starting npMain at level 1, MEM:2020.6M, EPOCH TIME: 1753167701.931449
[07/22 12:31:41    212s] OPERPROF:   Starting npPlace at level 2, MEM:2020.6M, EPOCH TIME: 1753167701.956764
[07/22 12:31:41    212s] OPERPROF:   Finished npPlace at level 2, CPU:0.020, REAL:0.020, MEM:2020.6M, EPOCH TIME: 1753167701.977169
[07/22 12:31:41    212s] OPERPROF: Finished npMain at level 1, CPU:0.052, REAL:0.052, MEM:2020.6M, EPOCH TIME: 1753167701.983478
[07/22 12:31:41    212s] Global placement CDP skipped at cutLevel 11.
[07/22 12:31:41    212s] Iteration 11: Total net bbox = 2.526e+05 (1.22e+05 1.31e+05)
[07/22 12:31:41    212s]               Est.  stn bbox = 3.901e+05 (1.86e+05 2.04e+05)
[07/22 12:31:41    212s]               cpu = 0:00:01.3 real = 0:00:01.0 mem = 2020.6M
[07/22 12:31:41    212s] nrCritNet: 0.00% ( 0 / 15891 ) cutoffSlk: 214748364.7ps stdDelay: 36.8ps
[07/22 12:31:41    212s] nrCritNet: 0.00% ( 0 / 15891 ) cutoffSlk: 214748364.7ps stdDelay: 36.8ps
[07/22 12:31:41    212s] Iteration 12: Total net bbox = 2.526e+05 (1.22e+05 1.31e+05)
[07/22 12:31:41    212s]               Est.  stn bbox = 3.901e+05 (1.86e+05 2.04e+05)
[07/22 12:31:41    212s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2020.6M
[07/22 12:31:41    212s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2020.6M, EPOCH TIME: 1753167701.999702
[07/22 12:31:41    212s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/22 12:31:42    212s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.000, MEM:2020.6M, EPOCH TIME: 1753167702.000201
[07/22 12:31:42    212s] Legalizing MH Cells... 0 / 0 (level 9)
[07/22 12:31:42    212s] No instances found in the vector
[07/22 12:31:42    212s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2020.6M, DRC: 0)
[07/22 12:31:42    212s] 0 (out of 0) MH cells were successfully legalized.
[07/22 12:31:42    212s] OPERPROF: Starting npMain at level 1, MEM:2020.6M, EPOCH TIME: 1753167702.000540
[07/22 12:31:42    212s] OPERPROF:   Starting npPlace at level 2, MEM:2020.6M, EPOCH TIME: 1753167702.026822
[07/22 12:31:45    215s] GP RA stats: MHOnly 0 nrInst 12230 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[07/22 12:31:45    216s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2020.6M, EPOCH TIME: 1753167705.636127
[07/22 12:31:45    216s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:2020.6M, EPOCH TIME: 1753167705.636209
[07/22 12:31:45    216s] OPERPROF:   Finished npPlace at level 2, CPU:3.597, REAL:3.610, MEM:2020.6M, EPOCH TIME: 1753167705.636667
[07/22 12:31:45    216s] OPERPROF: Finished npMain at level 1, CPU:3.630, REAL:3.642, MEM:2020.6M, EPOCH TIME: 1753167705.642970
[07/22 12:31:45    216s] Iteration 13: Total net bbox = 2.636e+05 (1.26e+05 1.37e+05)
[07/22 12:31:45    216s]               Est.  stn bbox = 3.999e+05 (1.90e+05 2.10e+05)
[07/22 12:31:45    216s]               cpu = 0:00:03.6 real = 0:00:04.0 mem = 2020.6M
[07/22 12:31:45    216s] [adp] clock
[07/22 12:31:45    216s] [adp] weight, nr nets, wire length
[07/22 12:31:45    216s] [adp]      0        0  0.000000
[07/22 12:31:45    216s] [adp] data
[07/22 12:31:45    216s] [adp] weight, nr nets, wire length
[07/22 12:31:45    216s] [adp]      0    15891  263573.091500
[07/22 12:31:45    216s] [adp] 0.000000|0.000000|0.000000
[07/22 12:31:45    216s] Clear WL Bound Manager after Global Placement... 
[07/22 12:31:45    216s] Iteration 14: Total net bbox = 2.636e+05 (1.26e+05 1.37e+05)
[07/22 12:31:45    216s]               Est.  stn bbox = 3.999e+05 (1.90e+05 2.10e+05)
[07/22 12:31:45    216s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2020.6M
[07/22 12:31:45    216s] Finished Global Placement (cpu=0:00:13.9, real=0:00:15.0, mem=2020.6M)
[07/22 12:31:45    216s] Keep Tdgp Graph and DB for later use
[07/22 12:31:45    216s] Info: 0 clock gating cells identified, 0 (on average) moved 0/7
[07/22 12:31:45    216s] Saved padding area to DB
[07/22 12:31:45    216s] All LLGs are deleted
[07/22 12:31:45    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:45    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:45    216s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2020.6M, EPOCH TIME: 1753167705.659315
[07/22 12:31:45    216s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2020.6M, EPOCH TIME: 1753167705.659467
[07/22 12:31:45    216s] Solver runtime cpu: 0:00:10.6 real: 0:00:10.6
[07/22 12:31:45    216s] Core Placement runtime cpu: 0:00:12.2 real: 0:00:13.0
[07/22 12:31:45    216s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[07/22 12:31:45    216s] Type 'man IMPSP-9025' for more detail.
[07/22 12:31:45    216s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2020.6M, EPOCH TIME: 1753167705.661296
[07/22 12:31:45    216s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2020.6M, EPOCH TIME: 1753167705.661342
[07/22 12:31:45    216s] Processing tracks to init pin-track alignment.
[07/22 12:31:45    216s] z: 2, totalTracks: 1
[07/22 12:31:45    216s] z: 4, totalTracks: 1
[07/22 12:31:45    216s] z: 6, totalTracks: 1
[07/22 12:31:45    216s] z: 8, totalTracks: 1
[07/22 12:31:45    216s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/22 12:31:45    216s] All LLGs are deleted
[07/22 12:31:45    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:45    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:45    216s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2020.6M, EPOCH TIME: 1753167705.664883
[07/22 12:31:45    216s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2020.6M, EPOCH TIME: 1753167705.665024
[07/22 12:31:45    216s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2020.6M, EPOCH TIME: 1753167705.666408
[07/22 12:31:45    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:45    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:45    216s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2020.6M, EPOCH TIME: 1753167705.667147
[07/22 12:31:45    216s] Max number of tech site patterns supported in site array is 256.
[07/22 12:31:45    216s] Core basic site is CoreSite
[07/22 12:31:45    216s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2020.6M, EPOCH TIME: 1753167705.678047
[07/22 12:31:45    216s] After signature check, allow fast init is true, keep pre-filter is true.
[07/22 12:31:45    216s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/22 12:31:45    216s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.005, REAL:0.005, MEM:2020.6M, EPOCH TIME: 1753167705.683094
[07/22 12:31:45    216s] Fast DP-INIT is on for default
[07/22 12:31:45    216s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/22 12:31:45    216s] Atter site array init, number of instance map data is 0.
[07/22 12:31:45    216s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.018, REAL:0.018, MEM:2020.6M, EPOCH TIME: 1753167705.685275
[07/22 12:31:45    216s] 
[07/22 12:31:45    216s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:31:45    216s] OPERPROF:       Starting CMU at level 4, MEM:2020.6M, EPOCH TIME: 1753167705.685943
[07/22 12:31:45    216s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:2020.6M, EPOCH TIME: 1753167705.687282
[07/22 12:31:45    216s] 
[07/22 12:31:45    216s] Bad Lib Cell Checking (CMU) is done! (0)
[07/22 12:31:45    216s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.021, REAL:0.021, MEM:2020.6M, EPOCH TIME: 1753167705.687835
[07/22 12:31:45    216s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2020.6M, EPOCH TIME: 1753167705.687853
[07/22 12:31:45    216s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2020.6M, EPOCH TIME: 1753167705.687868
[07/22 12:31:45    216s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2020.6MB).
[07/22 12:31:45    216s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.028, REAL:0.029, MEM:2020.6M, EPOCH TIME: 1753167705.689906
[07/22 12:31:45    216s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.028, REAL:0.029, MEM:2020.6M, EPOCH TIME: 1753167705.689925
[07/22 12:31:45    216s] TDRefine: refinePlace mode is spiral
[07/22 12:31:45    216s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.29980.1
[07/22 12:31:45    216s] OPERPROF: Starting RefinePlace at level 1, MEM:2020.6M, EPOCH TIME: 1753167705.689954
[07/22 12:31:45    216s] *** Starting place_detail (0:03:37 mem=2020.6M) ***
[07/22 12:31:45    216s] 
[07/22 12:31:45    216s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:31:45    216s] Total net bbox length = 2.636e+05 (1.263e+05 1.373e+05) (ext = 2.107e+04)
[07/22 12:31:45    216s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/22 12:31:45    216s] (I)      Default pattern map key = project_default.
[07/22 12:31:45    216s] (I)      Default pattern map key = project_default.
[07/22 12:31:45    216s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2020.6M, EPOCH TIME: 1753167705.697550
[07/22 12:31:45    216s] Starting refinePlace ...
[07/22 12:31:45    216s] (I)      Default pattern map key = project_default.
[07/22 12:31:45    216s] (I)      Default pattern map key = project_default.
[07/22 12:31:45    216s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2020.6M, EPOCH TIME: 1753167705.708802
[07/22 12:31:45    216s] DDP initSite1 nrRow 177 nrJob 177
[07/22 12:31:45    216s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2020.6M, EPOCH TIME: 1753167705.708861
[07/22 12:31:45    216s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2020.6M, EPOCH TIME: 1753167705.708958
[07/22 12:31:45    216s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2020.6M, EPOCH TIME: 1753167705.708969
[07/22 12:31:45    216s] DDP markSite nrRow 177 nrJob 177
[07/22 12:31:45    216s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2020.6M, EPOCH TIME: 1753167705.709248
[07/22 12:31:45    216s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2020.6M, EPOCH TIME: 1753167705.709265
[07/22 12:31:45    216s]   Spread Effort: high, standalone mode, useDDP on.
[07/22 12:31:45    216s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2020.6MB) @(0:03:37 - 0:03:37).
[07/22 12:31:45    216s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/22 12:31:45    216s] wireLenOptFixPriorityInst 0 inst fixed
[07/22 12:31:45    216s] Placement tweakage begins.
[07/22 12:31:45    216s] wire length = 3.125e+05
[07/22 12:31:45    216s] wire length = 3.122e+05
[07/22 12:31:45    216s] Placement tweakage ends.
[07/22 12:31:45    216s] Move report: tweak moves 534 insts, mean move: 3.69 um, max move: 22.30 um 
[07/22 12:31:45    216s] 	Max move on inst (mul_12_20_g87006): (182.41, 35.17) --> (177.23, 52.29)
[07/22 12:31:45    216s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:00.0, mem=2028.6MB) @(0:03:37 - 0:03:37).
[07/22 12:31:45    216s] 
[07/22 12:31:45    216s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[07/22 12:31:46    217s] Move report: legalization moves 12230 insts, mean move: 0.97 um, max move: 7.06 um spiral
[07/22 12:31:46    217s] 	Max move on inst (rem_14_26_Y_div_13_33_g113001): (256.46, 215.28) --> (257.80, 209.57)
[07/22 12:31:46    217s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[07/22 12:31:46    217s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/22 12:31:46    217s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=2044.6MB) @(0:03:37 - 0:03:37).
[07/22 12:31:46    217s] Move report: Detail placement moves 12230 insts, mean move: 1.09 um, max move: 22.29 um 
[07/22 12:31:46    217s] 	Max move on inst (mul_12_20_g87006): (182.41, 35.17) --> (177.20, 52.25)
[07/22 12:31:46    217s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2044.6MB
[07/22 12:31:46    217s] Statistics of distance of Instance movement in refine placement:
[07/22 12:31:46    217s]   maximum (X+Y) =        22.29 um
[07/22 12:31:46    217s]   inst (mul_12_20_g87006) with max move: (182.411, 35.174) -> (177.2, 52.25)
[07/22 12:31:46    217s]   mean    (X+Y) =         1.09 um
[07/22 12:31:46    217s] Total instances moved : 12230
[07/22 12:31:46    217s] Summary Report:
[07/22 12:31:46    217s] Instances move: 12230 (out of 12230 movable)
[07/22 12:31:46    217s] Instances flipped: 0
[07/22 12:31:46    217s] Mean displacement: 1.09 um
[07/22 12:31:46    217s] Max displacement: 22.29 um (Instance: mul_12_20_g87006) (182.411, 35.174) -> (177.2, 52.25)
[07/22 12:31:46    217s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[07/22 12:31:46    217s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.467, REAL:0.472, MEM:2044.6M, EPOCH TIME: 1753167706.169200
[07/22 12:31:46    217s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=2044.6MB) @(0:03:37 - 0:03:37).
[07/22 12:31:46    217s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.29980.1
[07/22 12:31:46    217s] OPERPROF: Finished RefinePlace at level 1, CPU:0.477, REAL:0.481, MEM:2044.6M, EPOCH TIME: 1753167706.171140
[07/22 12:31:46    217s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2044.6M, EPOCH TIME: 1753167706.171152
[07/22 12:31:46    217s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12230).
[07/22 12:31:46    217s] Total net bbox length = 2.633e+05 (1.266e+05 1.367e+05) (ext = 2.111e+04)
[07/22 12:31:46    217s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2044.6MB
[07/22 12:31:46    217s] *** Finished place_detail (0:03:37 mem=2044.6M) ***
[07/22 12:31:46    217s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:46    217s] All LLGs are deleted
[07/22 12:31:46    217s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:46    217s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:46    217s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2044.6M, EPOCH TIME: 1753167706.174876
[07/22 12:31:46    217s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2044.6M, EPOCH TIME: 1753167706.175027
[07/22 12:31:46    217s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.006, REAL:0.005, MEM:2008.6M, EPOCH TIME: 1753167706.176608
[07/22 12:31:46    217s] Processing tracks to init pin-track alignment.
[07/22 12:31:46    217s] z: 2, totalTracks: 1
[07/22 12:31:46    217s] z: 4, totalTracks: 1
[07/22 12:31:46    217s] z: 6, totalTracks: 1
[07/22 12:31:46    217s] z: 8, totalTracks: 1
[07/22 12:31:46    217s] *** Finished Initial Placement (cpu=0:00:14.6, real=0:00:16.0, mem=2008.6M) ***
[07/22 12:31:46    217s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/22 12:31:46    217s] All LLGs are deleted
[07/22 12:31:46    217s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:46    217s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:46    217s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2008.6M, EPOCH TIME: 1753167706.179987
[07/22 12:31:46    217s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2008.6M, EPOCH TIME: 1753167706.180125
[07/22 12:31:46    217s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2008.6M, EPOCH TIME: 1753167706.181354
[07/22 12:31:46    217s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:46    217s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:46    217s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2008.6M, EPOCH TIME: 1753167706.182004
[07/22 12:31:46    217s] Max number of tech site patterns supported in site array is 256.
[07/22 12:31:46    217s] Core basic site is CoreSite
[07/22 12:31:46    217s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2008.6M, EPOCH TIME: 1753167706.192752
[07/22 12:31:46    217s] After signature check, allow fast init is true, keep pre-filter is true.
[07/22 12:31:46    217s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/22 12:31:46    217s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.005, REAL:0.005, MEM:2008.6M, EPOCH TIME: 1753167706.198052
[07/22 12:31:46    217s] Fast DP-INIT is on for default
[07/22 12:31:46    217s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/22 12:31:46    217s] Atter site array init, number of instance map data is 0.
[07/22 12:31:46    217s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.018, REAL:0.018, MEM:2008.6M, EPOCH TIME: 1753167706.200180
[07/22 12:31:46    217s] 
[07/22 12:31:46    217s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:31:46    217s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.020, MEM:2008.6M, EPOCH TIME: 1753167706.201112
[07/22 12:31:46    217s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2008.6M, EPOCH TIME: 1753167706.202199
[07/22 12:31:46    217s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2008.6M, EPOCH TIME: 1753167706.202919
[07/22 12:31:46    217s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.001, REAL:0.001, MEM:2008.6M, EPOCH TIME: 1753167706.204221
[07/22 12:31:46    217s] default core: bins with density > 0.750 =  0.00 % ( 0 / 324 )
[07/22 12:31:46    217s] Density distribution unevenness ratio = 20.153%
[07/22 12:31:46    217s] Density distribution unevenness ratio (U70) = 0.000%
[07/22 12:31:46    217s] Density distribution unevenness ratio (U80) = 0.000%
[07/22 12:31:46    217s] Density distribution unevenness ratio (U90) = 0.000%
[07/22 12:31:46    217s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.002, REAL:0.002, MEM:2008.6M, EPOCH TIME: 1753167706.204250
[07/22 12:31:46    217s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2008.6M, EPOCH TIME: 1753167706.204259
[07/22 12:31:46    217s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:46    217s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:46    217s] All LLGs are deleted
[07/22 12:31:46    217s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:46    217s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:46    217s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2008.6M, EPOCH TIME: 1753167706.207349
[07/22 12:31:46    217s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2008.6M, EPOCH TIME: 1753167706.207500
[07/22 12:31:46    217s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.004, REAL:0.004, MEM:2008.6M, EPOCH TIME: 1753167706.208099
[07/22 12:31:46    217s] UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/22 12:31:46    217s] UM:*                                                                   final
[07/22 12:31:46    217s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/22 12:31:46    217s] UM:*                                                                   global_place
[07/22 12:31:46    217s] Effort level <high> specified for tdgp_reg2reg_default path_group
[07/22 12:31:46    217s] User Input Parameters:
[07/22 12:31:46    217s] - Congestion Driven    : On
[07/22 12:31:46    217s] - Timing Driven        : On
[07/22 12:31:46    217s] - Area-Violation Based : On
[07/22 12:31:46    217s] - Start Rollback Level : -5
[07/22 12:31:46    217s] - Legalized            : On
[07/22 12:31:46    217s] - Window Based         : Off
[07/22 12:31:46    217s] - eDen incr mode       : Off
[07/22 12:31:46    217s] - Small incr mode      : Off
[07/22 12:31:46    217s] 
[07/22 12:31:46    217s] 
[07/22 12:31:46    217s] *** Start incrementalPlace ***
[07/22 12:31:46    217s] No Views given, use default active views for adaptive view pruning
[07/22 12:31:46    217s] SKP will enable view:
[07/22 12:31:46    217s]   wc
[07/22 12:31:46    217s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1999.1M, EPOCH TIME: 1753167706.282353
[07/22 12:31:46    217s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.005, REAL:0.007, MEM:1999.1M, EPOCH TIME: 1753167706.289441
[07/22 12:31:46    217s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1999.1M, EPOCH TIME: 1753167706.289495
[07/22 12:31:46    217s] Starting Early Global Route congestion estimation: mem = 1999.1M
[07/22 12:31:46    217s] (I)      ==================== Layers =====================
[07/22 12:31:46    217s] (I)      +-----+----+---------+---------+--------+-------+
[07/22 12:31:46    217s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[07/22 12:31:46    217s] (I)      +-----+----+---------+---------+--------+-------+
[07/22 12:31:46    217s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[07/22 12:31:46    217s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[07/22 12:31:46    217s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[07/22 12:31:46    217s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[07/22 12:31:46    217s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[07/22 12:31:46    217s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[07/22 12:31:46    217s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[07/22 12:31:46    217s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[07/22 12:31:46    217s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[07/22 12:31:46    217s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[07/22 12:31:46    217s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[07/22 12:31:46    217s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[07/22 12:31:46    217s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[07/22 12:31:46    217s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[07/22 12:31:46    217s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[07/22 12:31:46    217s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[07/22 12:31:46    217s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[07/22 12:31:46    217s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[07/22 12:31:46    217s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[07/22 12:31:46    217s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[07/22 12:31:46    217s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[07/22 12:31:46    217s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[07/22 12:31:46    217s] (I)      +-----+----+---------+---------+--------+-------+
[07/22 12:31:46    217s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[07/22 12:31:46    217s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[07/22 12:31:46    217s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[07/22 12:31:46    217s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[07/22 12:31:46    217s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[07/22 12:31:46    217s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[07/22 12:31:46    217s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[07/22 12:31:46    217s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[07/22 12:31:46    217s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[07/22 12:31:46    217s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[07/22 12:31:46    217s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[07/22 12:31:46    217s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[07/22 12:31:46    217s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[07/22 12:31:46    217s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[07/22 12:31:46    217s] (I)      +-----+----+---------+---------+--------+-------+
[07/22 12:31:46    217s] (I)      Started Import and model ( Curr Mem: 1999.10 MB )
[07/22 12:31:46    217s] (I)      Default pattern map key = project_default.
[07/22 12:31:46    217s] (I)      == Non-default Options ==
[07/22 12:31:46    217s] (I)      Maximum routing layer                              : 11
[07/22 12:31:46    217s] (I)      Number of threads                                  : 1
[07/22 12:31:46    217s] (I)      Use non-blocking free Dbs wires                    : false
[07/22 12:31:46    217s] (I)      Method to set GCell size                           : row
[07/22 12:31:46    217s] (I)      Counted 101842 PG shapes. We will not process PG shapes layer by layer.
[07/22 12:31:46    217s] (I)      Use row-based GCell size
[07/22 12:31:46    217s] (I)      Use row-based GCell align
[07/22 12:31:46    217s] (I)      layer 0 area = 80000
[07/22 12:31:46    217s] (I)      layer 1 area = 80000
[07/22 12:31:46    217s] (I)      layer 2 area = 80000
[07/22 12:31:46    217s] (I)      layer 3 area = 80000
[07/22 12:31:46    217s] (I)      layer 4 area = 80000
[07/22 12:31:46    217s] (I)      layer 5 area = 80000
[07/22 12:31:46    217s] (I)      layer 6 area = 80000
[07/22 12:31:46    217s] (I)      layer 7 area = 80000
[07/22 12:31:46    217s] (I)      layer 8 area = 80000
[07/22 12:31:46    217s] (I)      layer 9 area = 400000
[07/22 12:31:46    217s] (I)      layer 10 area = 400000
[07/22 12:31:46    217s] (I)      GCell unit size   : 3420
[07/22 12:31:46    217s] (I)      GCell multiplier  : 1
[07/22 12:31:46    217s] (I)      GCell row height  : 3420
[07/22 12:31:46    217s] (I)      Actual row height : 3420
[07/22 12:31:46    217s] (I)      GCell align ref   : 5200 5320
[07/22 12:31:46    217s] [NR-eGR] Track table information for default rule: 
[07/22 12:31:46    217s] [NR-eGR] Metal1 has single uniform track structure
[07/22 12:31:46    217s] [NR-eGR] Metal2 has single uniform track structure
[07/22 12:31:46    217s] [NR-eGR] Metal3 has single uniform track structure
[07/22 12:31:46    217s] [NR-eGR] Metal4 has single uniform track structure
[07/22 12:31:46    217s] [NR-eGR] Metal5 has single uniform track structure
[07/22 12:31:46    217s] [NR-eGR] Metal6 has single uniform track structure
[07/22 12:31:46    217s] [NR-eGR] Metal7 has single uniform track structure
[07/22 12:31:46    217s] [NR-eGR] Metal8 has single uniform track structure
[07/22 12:31:46    217s] [NR-eGR] Metal9 has single uniform track structure
[07/22 12:31:46    217s] [NR-eGR] Metal10 has single uniform track structure
[07/22 12:31:46    217s] [NR-eGR] Metal11 has single uniform track structure
[07/22 12:31:46    217s] (I)      ==================== Default via =====================
[07/22 12:31:46    217s] (I)      +----+------------------+----------------------------+
[07/22 12:31:46    217s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[07/22 12:31:46    217s] (I)      +----+------------------+----------------------------+
[07/22 12:31:46    217s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[07/22 12:31:46    217s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[07/22 12:31:46    217s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[07/22 12:31:46    217s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[07/22 12:31:46    217s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[07/22 12:31:46    217s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[07/22 12:31:46    217s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[07/22 12:31:46    217s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[07/22 12:31:46    217s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[07/22 12:31:46    217s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[07/22 12:31:46    217s] (I)      +----+------------------+----------------------------+
[07/22 12:31:46    217s] [NR-eGR] Read 191272 PG shapes
[07/22 12:31:46    217s] [NR-eGR] Read 0 clock shapes
[07/22 12:31:46    217s] [NR-eGR] Read 0 other shapes
[07/22 12:31:46    217s] [NR-eGR] #Routing Blockages  : 0
[07/22 12:31:46    217s] [NR-eGR] #Instance Blockages : 0
[07/22 12:31:46    217s] [NR-eGR] #PG Blockages       : 191272
[07/22 12:31:46    217s] [NR-eGR] #Halo Blockages     : 0
[07/22 12:31:46    217s] [NR-eGR] #Boundary Blockages : 0
[07/22 12:31:46    217s] [NR-eGR] #Clock Blockages    : 0
[07/22 12:31:46    217s] [NR-eGR] #Other Blockages    : 0
[07/22 12:31:46    217s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/22 12:31:46    217s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/22 12:31:46    217s] [NR-eGR] Read 15891 nets ( ignored 0 )
[07/22 12:31:46    217s] (I)      early_global_route_priority property id does not exist.
[07/22 12:31:46    217s] (I)      Read Num Blocks=191272  Num Prerouted Wires=0  Num CS=0
[07/22 12:31:46    217s] (I)      Layer 1 (V) : #blockages 22428 : #preroutes 0
[07/22 12:31:46    217s] (I)      Layer 2 (H) : #blockages 22428 : #preroutes 0
[07/22 12:31:46    217s] (I)      Layer 3 (V) : #blockages 22428 : #preroutes 0
[07/22 12:31:46    217s] (I)      Layer 4 (H) : #blockages 22428 : #preroutes 0
[07/22 12:31:46    217s] (I)      Layer 5 (V) : #blockages 22428 : #preroutes 0
[07/22 12:31:46    217s] (I)      Layer 6 (H) : #blockages 22428 : #preroutes 0
[07/22 12:31:46    217s] (I)      Layer 7 (V) : #blockages 22428 : #preroutes 0
[07/22 12:31:46    217s] (I)      Layer 8 (H) : #blockages 22428 : #preroutes 0
[07/22 12:31:46    217s] (I)      Layer 9 (V) : #blockages 11592 : #preroutes 0
[07/22 12:31:46    217s] (I)      Layer 10 (H) : #blockages 256 : #preroutes 0
[07/22 12:31:46    217s] (I)      Number of ignored nets                =      0
[07/22 12:31:46    217s] (I)      Number of connected nets              =      0
[07/22 12:31:46    217s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/22 12:31:46    217s] (I)      Number of clock nets                  =      0.  Ignored: No
[07/22 12:31:46    217s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/22 12:31:46    217s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/22 12:31:46    217s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/22 12:31:46    217s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/22 12:31:46    217s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/22 12:31:46    217s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/22 12:31:46    217s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/22 12:31:46    217s] (I)      Ndr track 0 does not exist
[07/22 12:31:46    217s] (I)      ---------------------Grid Graph Info--------------------
[07/22 12:31:46    217s] (I)      Routing area        : (0, 0) - (616800, 615980)
[07/22 12:31:46    217s] (I)      Core area           : (5200, 5320) - (611600, 610660)
[07/22 12:31:46    217s] (I)      Site width          :   400  (dbu)
[07/22 12:31:46    217s] (I)      Row height          :  3420  (dbu)
[07/22 12:31:46    217s] (I)      GCell row height    :  3420  (dbu)
[07/22 12:31:46    217s] (I)      GCell width         :  3420  (dbu)
[07/22 12:31:46    217s] (I)      GCell height        :  3420  (dbu)
[07/22 12:31:46    217s] (I)      Grid                :   180   180    11
[07/22 12:31:46    217s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[07/22 12:31:46    217s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[07/22 12:31:46    217s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[07/22 12:31:46    217s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[07/22 12:31:46    217s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[07/22 12:31:46    217s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[07/22 12:31:46    217s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[07/22 12:31:46    217s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[07/22 12:31:46    217s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[07/22 12:31:46    217s] (I)      Total num of tracks :  1621  1542  1621  1542  1621  1542  1621  1542  1621   616   648
[07/22 12:31:46    217s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[07/22 12:31:46    217s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[07/22 12:31:46    217s] (I)      --------------------------------------------------------
[07/22 12:31:46    217s] 
[07/22 12:31:46    217s] [NR-eGR] ============ Routing rule table ============
[07/22 12:31:46    217s] [NR-eGR] Rule id: 0  Nets: 15891
[07/22 12:31:46    217s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/22 12:31:46    217s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[07/22 12:31:46    217s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[07/22 12:31:46    217s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[07/22 12:31:46    217s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[07/22 12:31:46    217s] [NR-eGR] ========================================
[07/22 12:31:46    217s] [NR-eGR] 
[07/22 12:31:46    217s] (I)      =============== Blocked Tracks ===============
[07/22 12:31:46    217s] (I)      +-------+---------+----------+---------------+
[07/22 12:31:46    217s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/22 12:31:46    217s] (I)      +-------+---------+----------+---------------+
[07/22 12:31:46    217s] (I)      |     1 |       0 |        0 |         0.00% |
[07/22 12:31:46    217s] (I)      |     2 |  277560 |    68354 |        24.63% |
[07/22 12:31:46    217s] (I)      |     3 |  291780 |    27946 |         9.58% |
[07/22 12:31:46    217s] (I)      |     4 |  277560 |    68354 |        24.63% |
[07/22 12:31:46    217s] (I)      |     5 |  291780 |    27946 |         9.58% |
[07/22 12:31:46    217s] (I)      |     6 |  277560 |    68354 |        24.63% |
[07/22 12:31:46    217s] (I)      |     7 |  291780 |    27946 |         9.58% |
[07/22 12:31:46    217s] (I)      |     8 |  277560 |    68354 |        24.63% |
[07/22 12:31:46    217s] (I)      |     9 |  291780 |    28836 |         9.88% |
[07/22 12:31:46    217s] (I)      |    10 |  110880 |    34495 |        31.11% |
[07/22 12:31:46    217s] (I)      |    11 |  116640 |     1800 |         1.54% |
[07/22 12:31:46    217s] (I)      +-------+---------+----------+---------------+
[07/22 12:31:46    217s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.08 sec, Curr Mem: 2002.98 MB )
[07/22 12:31:46    217s] (I)      Reset routing kernel
[07/22 12:31:46    217s] (I)      Started Global Routing ( Curr Mem: 2002.98 MB )
[07/22 12:31:46    217s] (I)      totalPins=54683  totalGlobalPin=54397 (99.48%)
[07/22 12:31:46    217s] (I)      total 2D Cap : 2316470 = (1217118 H, 1099352 V)
[07/22 12:31:46    217s] (I)      
[07/22 12:31:46    217s] (I)      ============  Phase 1a Route ============
[07/22 12:31:46    217s] [NR-eGR] Layer group 1: route 15891 net(s) in layer range [2, 11]
[07/22 12:31:46    217s] (I)      Usage: 177296 = (87010 H, 90286 V) = (7.15% H, 8.21% V) = (1.488e+05um H, 1.544e+05um V)
[07/22 12:31:46    217s] (I)      
[07/22 12:31:46    217s] (I)      ============  Phase 1b Route ============
[07/22 12:31:46    217s] (I)      Usage: 177296 = (87010 H, 90286 V) = (7.15% H, 8.21% V) = (1.488e+05um H, 1.544e+05um V)
[07/22 12:31:46    217s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.031762e+05um
[07/22 12:31:46    217s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/22 12:31:46    217s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/22 12:31:46    217s] (I)      
[07/22 12:31:46    217s] (I)      ============  Phase 1c Route ============
[07/22 12:31:46    217s] (I)      Usage: 177296 = (87010 H, 90286 V) = (7.15% H, 8.21% V) = (1.488e+05um H, 1.544e+05um V)
[07/22 12:31:46    217s] (I)      
[07/22 12:31:46    217s] (I)      ============  Phase 1d Route ============
[07/22 12:31:46    217s] (I)      Usage: 177296 = (87010 H, 90286 V) = (7.15% H, 8.21% V) = (1.488e+05um H, 1.544e+05um V)
[07/22 12:31:46    217s] (I)      
[07/22 12:31:46    217s] (I)      ============  Phase 1e Route ============
[07/22 12:31:46    217s] (I)      Usage: 177296 = (87010 H, 90286 V) = (7.15% H, 8.21% V) = (1.488e+05um H, 1.544e+05um V)
[07/22 12:31:46    217s] (I)      
[07/22 12:31:46    217s] (I)      ============  Phase 1l Route ============
[07/22 12:31:46    217s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.031762e+05um
[07/22 12:31:46    217s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/22 12:31:46    217s] (I)      Layer  2:     257548     79165         4           0      275481    ( 0.00%) 
[07/22 12:31:46    217s] (I)      Layer  3:     277626     78072         0           0      289980    ( 0.00%) 
[07/22 12:31:46    217s] (I)      Layer  4:     257548     29526         0           0      275481    ( 0.00%) 
[07/22 12:31:46    217s] (I)      Layer  5:     277626     10709         0           0      289980    ( 0.00%) 
[07/22 12:31:46    217s] (I)      Layer  6:     257548      1099         0           0      275481    ( 0.00%) 
[07/22 12:31:46    217s] (I)      Layer  7:     277626       201         0           0      289980    ( 0.00%) 
[07/22 12:31:46    217s] (I)      Layer  8:     257548         0         0           0      275481    ( 0.00%) 
[07/22 12:31:46    217s] (I)      Layer  9:     277370         0         0           0      289980    ( 0.00%) 
[07/22 12:31:46    217s] (I)      Layer 10:      75896         0         0        8571      101622    ( 7.78%) 
[07/22 12:31:46    217s] (I)      Layer 11:     114202         0         0        1289      114703    ( 1.11%) 
[07/22 12:31:46    217s] (I)      Total:       2330538    198772         4        9858     2478168    ( 0.40%) 
[07/22 12:31:46    217s] (I)      
[07/22 12:31:46    217s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/22 12:31:46    217s] [NR-eGR]                        OverCon            
[07/22 12:31:46    217s] [NR-eGR]                         #Gcell     %Gcell
[07/22 12:31:46    217s] [NR-eGR]        Layer               (1)    OverCon
[07/22 12:31:46    217s] [NR-eGR] ----------------------------------------------
[07/22 12:31:46    217s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/22 12:31:46    217s] [NR-eGR]  Metal2 ( 2)         4( 0.01%)   ( 0.01%) 
[07/22 12:31:46    217s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/22 12:31:46    217s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/22 12:31:46    217s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/22 12:31:46    217s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[07/22 12:31:46    217s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[07/22 12:31:46    217s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[07/22 12:31:46    217s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[07/22 12:31:46    217s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[07/22 12:31:46    217s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[07/22 12:31:46    217s] [NR-eGR] ----------------------------------------------
[07/22 12:31:46    217s] [NR-eGR]        Total         4( 0.00%)   ( 0.00%) 
[07/22 12:31:46    217s] [NR-eGR] 
[07/22 12:31:46    217s] (I)      Finished Global Routing ( CPU: 0.10 sec, Real: 0.13 sec, Curr Mem: 2008.98 MB )
[07/22 12:31:46    217s] (I)      total 2D Cap : 2349907 = (1231947 H, 1117960 V)
[07/22 12:31:46    217s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.157, REAL:0.214, MEM:2009.0M, EPOCH TIME: 1753167706.503433
[07/22 12:31:46    217s] OPERPROF: Starting HotSpotCal at level 1, MEM:2009.0M, EPOCH TIME: 1753167706.503456
[07/22 12:31:46    217s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/22 12:31:46    217s] Early Global Route congestion estimation runtime: 0.21 seconds, mem = 2009.0M
[07/22 12:31:46    217s] [hotspot] +------------+---------------+---------------+
[07/22 12:31:46    217s] [hotspot] |            |   max hotspot | total hotspot |
[07/22 12:31:46    217s] [hotspot] +------------+---------------+---------------+
[07/22 12:31:46    217s] [hotspot] | normalized |          0.00 |          0.00 |
[07/22 12:31:46    217s] [hotspot] +------------+---------------+---------------+
[07/22 12:31:46    217s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/22 12:31:46    217s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.002, MEM:2009.0M, EPOCH TIME: 1753167706.504980
[07/22 12:31:46    217s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/22 12:31:46    217s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2009.0M, EPOCH TIME: 1753167706.505143
[07/22 12:31:46    217s] Starting Early Global Route wiring: mem = 2009.0M
[07/22 12:31:46    217s] Skipped repairing congestion.
[07/22 12:31:46    217s] (I)      ============= Track Assignment ============
[07/22 12:31:46    217s] (I)      Started Track Assignment (1T) ( Curr Mem: 2008.98 MB )
[07/22 12:31:46    217s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[07/22 12:31:46    217s] (I)      Run Multi-thread track assignment
[07/22 12:31:46    217s] (I)      Finished Track Assignment (1T) ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2008.98 MB )
[07/22 12:31:46    217s] (I)      Started Export ( Curr Mem: 2008.98 MB )
[07/22 12:31:46    217s] [NR-eGR]                  Length (um)    Vias 
[07/22 12:31:46    217s] [NR-eGR] -------------------------------------
[07/22 12:31:46    217s] [NR-eGR]  Metal1   (1H)             0   54422 
[07/22 12:31:46    217s] [NR-eGR]  Metal2   (2V)        111991   86708 
[07/22 12:31:46    217s] [NR-eGR]  Metal3   (3H)        136566    7022 
[07/22 12:31:46    217s] [NR-eGR]  Metal4   (4V)         49807    1755 
[07/22 12:31:46    217s] [NR-eGR]  Metal5   (5H)         18441      70 
[07/22 12:31:46    217s] [NR-eGR]  Metal6   (6V)          1883       9 
[07/22 12:31:46    217s] [NR-eGR]  Metal7   (7H)           345       0 
[07/22 12:31:46    217s] [NR-eGR]  Metal8   (8V)             0       0 
[07/22 12:31:46    217s] [NR-eGR]  Metal9   (9H)             0       0 
[07/22 12:31:46    217s] [NR-eGR]  Metal10  (10V)            0       0 
[07/22 12:31:46    217s] [NR-eGR]  Metal11  (11H)            0       0 
[07/22 12:31:46    217s] [NR-eGR] -------------------------------------
[07/22 12:31:46    217s] [NR-eGR]           Total       319034  149986 
[07/22 12:31:46    217s] [NR-eGR] --------------------------------------------------------------------------
[07/22 12:31:46    217s] [NR-eGR] Total half perimeter of net bounding box: 263260um
[07/22 12:31:46    217s] [NR-eGR] Total length: 319034um, number of vias: 149986
[07/22 12:31:46    217s] [NR-eGR] --------------------------------------------------------------------------
[07/22 12:31:46    217s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[07/22 12:31:46    217s] [NR-eGR] --------------------------------------------------------------------------
[07/22 12:31:46    217s] (I)      Finished Export ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2008.98 MB )
[07/22 12:31:46    217s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.156, REAL:0.157, MEM:2003.0M, EPOCH TIME: 1753167706.662293
[07/22 12:31:46    217s] Early Global Route wiring runtime: 0.16 seconds, mem = 2003.0M
[07/22 12:31:46    217s] Tdgp not successfully inited but do clear! skip clearing
[07/22 12:31:46    217s] 
[07/22 12:31:46    217s] *** Finished incrementalPlace (cpu=0:00:00.3, real=0:00:00.0)***
[07/22 12:31:46    217s] ***** Total cpu  0:0:16
[07/22 12:31:46    217s] ***** Total real time  0:0:17
[07/22 12:31:46    217s] Tdgp not successfully inited but do clear! skip clearing
[07/22 12:31:46    217s] **place_design ... cpu = 0: 0:16, real = 0: 0:17, mem = 1994.0M **
[07/22 12:31:46    217s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/22 12:31:46    217s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/22 12:31:46    217s] UM:*                                                                   final
[07/22 12:31:46    217s] UM: Running design category ...
[07/22 12:31:46    217s] All LLGs are deleted
[07/22 12:31:46    217s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:46    217s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:46    217s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1994.0M, EPOCH TIME: 1753167706.716404
[07/22 12:31:46    217s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1994.0M, EPOCH TIME: 1753167706.716600
[07/22 12:31:46    217s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1994.0M, EPOCH TIME: 1753167706.716735
[07/22 12:31:46    217s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:46    217s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:46    217s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1994.0M, EPOCH TIME: 1753167706.717528
[07/22 12:31:46    217s] Max number of tech site patterns supported in site array is 256.
[07/22 12:31:46    217s] Core basic site is CoreSite
[07/22 12:31:46    217s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1994.0M, EPOCH TIME: 1753167706.728301
[07/22 12:31:46    217s] After signature check, allow fast init is false, keep pre-filter is true.
[07/22 12:31:46    217s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/22 12:31:46    217s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.005, REAL:0.005, MEM:1994.0M, EPOCH TIME: 1753167706.733183
[07/22 12:31:46    217s] SiteArray: non-trimmed site array dimensions = 177 x 1516
[07/22 12:31:46    217s] SiteArray: use 1,359,872 bytes
[07/22 12:31:46    217s] SiteArray: current memory after site array memory allocation 1994.0M
[07/22 12:31:46    217s] SiteArray: FP blocked sites are writable
[07/22 12:31:46    217s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1994.0M, EPOCH TIME: 1753167706.735000
[07/22 12:31:46    217s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.062, REAL:0.063, MEM:1994.0M, EPOCH TIME: 1753167706.797584
[07/22 12:31:46    217s] SiteArray: number of non floorplan blocked sites for llg default is 268332
[07/22 12:31:46    217s] Atter site array init, number of instance map data is 0.
[07/22 12:31:46    217s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.082, REAL:0.082, MEM:1994.0M, EPOCH TIME: 1753167706.799683
[07/22 12:31:46    217s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.083, REAL:0.083, MEM:1994.0M, EPOCH TIME: 1753167706.800064
[07/22 12:31:46    217s] All LLGs are deleted
[07/22 12:31:46    217s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:46    217s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:46    217s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1994.0M, EPOCH TIME: 1753167706.802954
[07/22 12:31:46    217s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1994.0M, EPOCH TIME: 1753167706.803085
[07/22 12:31:46    217s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:46    217s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:46    217s] ------------------------------------------------------------
[07/22 12:31:46    217s] 	Current design flip-flop statistics
[07/22 12:31:46    217s] 
[07/22 12:31:46    217s] Single-Bit FF Count          :            0
[07/22 12:31:46    217s] Multi-Bit FF Count           :            0
[07/22 12:31:46    217s] Total Bit Count              :            0
[07/22 12:31:46    217s] Total FF Count               :            0
[07/22 12:31:46    217s] Bits Per Flop                :        0.000
[07/22 12:31:46    217s] Total Clock Pin Cap(FF)      :        0.000
[07/22 12:31:46    217s] Multibit Conversion Ratio(%) :         0.00
[07/22 12:31:46    217s] ------------------------------------------------------------
[07/22 12:31:46    217s] ------------------------------------------------------------
[07/22 12:31:46    217s]             Multi-bit cell usage statistics
[07/22 12:31:46    217s] 
[07/22 12:31:46    217s] ------------------------------------------------------------
[07/22 12:31:46    217s] ============================================================
[07/22 12:31:46    217s] Sequential Multibit cells usage statistics
[07/22 12:31:46    217s] ------------------------------------------------------------
[07/22 12:31:46    217s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[07/22 12:31:46    217s] ------------------------------------------------------------
[07/22 12:31:46    217s] -FlipFlops                0                    0        -nan                    -nan
[07/22 12:31:46    217s] ------------------------------------------------------------
[07/22 12:31:46    217s] 
[07/22 12:31:46    217s] ------------------------------------------------------------
[07/22 12:31:46    217s] Seq_Mbit libcell              Bitwidth        Count
[07/22 12:31:46    217s] ------------------------------------------------------------
[07/22 12:31:46    217s] Total 0
[07/22 12:31:46    217s] ============================================================
[07/22 12:31:46    217s] ------------------------------------------------------------
[07/22 12:31:46    217s] Category            Num of Insts Rejected     Reasons
[07/22 12:31:46    217s] ------------------------------------------------------------
[07/22 12:31:46    217s] ------------------------------------------------------------
[07/22 12:31:46    217s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/22 12:31:46    217s] UM:         217.86            929                                      place_design
[07/22 12:31:46    217s] VSMManager cleared!
[07/22 12:31:47    217s] 
[07/22 12:31:47    217s] =============================================================================================
[07/22 12:31:47    217s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.15-s110_1
[07/22 12:31:47    217s] =============================================================================================
[07/22 12:31:47    217s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/22 12:31:47    217s] ---------------------------------------------------------------------------------------------
[07/22 12:31:47    217s] [ CellServerInit         ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[07/22 12:31:47    217s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:31:47    217s] [ TimingUpdate           ]      3   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[07/22 12:31:47    217s] [ FullDelayCalc          ]      1   0:00:00.9  (   5.4 % )     0:00:00.9 /  0:00:00.9    1.0
[07/22 12:31:47    217s] [ MISC                   ]          0:00:16.1  (  94.0 % )     0:00:16.1 /  0:00:15.0    0.9
[07/22 12:31:47    217s] ---------------------------------------------------------------------------------------------
[07/22 12:31:47    217s]  GlobalPlace #1 TOTAL               0:00:17.1  ( 100.0 % )     0:00:17.1 /  0:00:16.0    0.9
[07/22 12:31:47    217s] ---------------------------------------------------------------------------------------------
[07/22 12:31:47    217s] 
[07/22 12:31:47    217s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:16.0/0:00:17.1 (0.9), totSession cpu/real = 0:03:37.9/0:15:28.5 (0.2), mem = 1994.0M
[07/22 12:31:47    217s] Enable CTE adjustment.
[07/22 12:31:47    217s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1810.0M, totSessionCpu=0:03:38 **
[07/22 12:31:47    217s] GigaOpt running with 1 threads.
[07/22 12:31:47    217s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:37.9/0:15:28.5 (0.2), mem = 1994.0M
[07/22 12:31:47    217s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[07/22 12:31:47    217s] OPERPROF: Starting DPlace-Init at level 1, MEM:1994.0M, EPOCH TIME: 1753167707.014304
[07/22 12:31:47    217s] Processing tracks to init pin-track alignment.
[07/22 12:31:47    217s] z: 2, totalTracks: 1
[07/22 12:31:47    217s] z: 4, totalTracks: 1
[07/22 12:31:47    217s] z: 6, totalTracks: 1
[07/22 12:31:47    217s] z: 8, totalTracks: 1
[07/22 12:31:47    217s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/22 12:31:47    217s] All LLGs are deleted
[07/22 12:31:47    217s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:47    217s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:47    217s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1994.0M, EPOCH TIME: 1753167707.017648
[07/22 12:31:47    217s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1994.0M, EPOCH TIME: 1753167707.017810
[07/22 12:31:47    217s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1994.0M, EPOCH TIME: 1753167707.019144
[07/22 12:31:47    217s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:47    217s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:47    217s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1994.0M, EPOCH TIME: 1753167707.019896
[07/22 12:31:47    217s] Max number of tech site patterns supported in site array is 256.
[07/22 12:31:47    217s] Core basic site is CoreSite
[07/22 12:31:47    217s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1994.0M, EPOCH TIME: 1753167707.030772
[07/22 12:31:47    217s] After signature check, allow fast init is false, keep pre-filter is true.
[07/22 12:31:47    217s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/22 12:31:47    217s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.005, MEM:1994.0M, EPOCH TIME: 1753167707.035765
[07/22 12:31:47    217s] SiteArray: non-trimmed site array dimensions = 177 x 1516
[07/22 12:31:47    217s] SiteArray: use 1,359,872 bytes
[07/22 12:31:47    217s] SiteArray: current memory after site array memory allocation 1994.0M
[07/22 12:31:47    217s] SiteArray: FP blocked sites are writable
[07/22 12:31:47    217s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/22 12:31:47    217s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1994.0M, EPOCH TIME: 1753167707.037640
[07/22 12:31:47    217s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.062, REAL:0.062, MEM:1994.0M, EPOCH TIME: 1753167707.099990
[07/22 12:31:47    217s] SiteArray: number of non floorplan blocked sites for llg default is 268332
[07/22 12:31:47    217s] Atter site array init, number of instance map data is 0.
[07/22 12:31:47    217s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.082, REAL:0.082, MEM:1994.0M, EPOCH TIME: 1753167707.102085
[07/22 12:31:47    217s] 
[07/22 12:31:47    217s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:31:47    217s] OPERPROF:     Starting CMU at level 3, MEM:1994.0M, EPOCH TIME: 1753167707.102716
[07/22 12:31:47    217s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1994.0M, EPOCH TIME: 1753167707.103070
[07/22 12:31:47    217s] 
[07/22 12:31:47    217s] Bad Lib Cell Checking (CMU) is done! (0)
[07/22 12:31:47    217s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.084, REAL:0.084, MEM:1994.0M, EPOCH TIME: 1753167707.103550
[07/22 12:31:47    217s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1994.0M, EPOCH TIME: 1753167707.103564
[07/22 12:31:47    217s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1994.0M, EPOCH TIME: 1753167707.103576
[07/22 12:31:47    217s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1994.0MB).
[07/22 12:31:47    217s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.091, REAL:0.091, MEM:1994.0M, EPOCH TIME: 1753167707.105527
[07/22 12:31:47    217s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1994.0M, EPOCH TIME: 1753167707.105576
[07/22 12:31:47    217s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:47    217s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:47    217s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:47    217s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:47    217s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.015, REAL:0.015, MEM:1994.0M, EPOCH TIME: 1753167707.120189
[07/22 12:31:47    217s] 
[07/22 12:31:47    217s] Trim Metal Layers:
[07/22 12:31:47    218s] LayerId::1 widthSet size::4
[07/22 12:31:47    218s] LayerId::2 widthSet size::4
[07/22 12:31:47    218s] LayerId::3 widthSet size::4
[07/22 12:31:47    218s] LayerId::4 widthSet size::4
[07/22 12:31:47    218s] LayerId::5 widthSet size::4
[07/22 12:31:47    218s] LayerId::6 widthSet size::4
[07/22 12:31:47    218s] LayerId::7 widthSet size::5
[07/22 12:31:47    218s] LayerId::8 widthSet size::5
[07/22 12:31:47    218s] LayerId::9 widthSet size::5
[07/22 12:31:47    218s] LayerId::10 widthSet size::4
[07/22 12:31:47    218s] LayerId::11 widthSet size::3
[07/22 12:31:47    218s] eee: pegSigSF::1.070000
[07/22 12:31:47    218s] Updating RC grid for preRoute extraction ...
[07/22 12:31:47    218s] Initializing multi-corner capacitance tables ... 
[07/22 12:31:47    218s] Initializing multi-corner resistance tables ...
[07/22 12:31:47    218s] Creating RPSQ from WeeR and WRes ...
[07/22 12:31:47    218s] eee: l::1 avDens::0.104098 usedTrk::3204.137429 availTrk::30780.000000 sigTrk::3204.137429
[07/22 12:31:47    218s] eee: l::2 avDens::0.242583 usedTrk::7031.155995 availTrk::28984.500000 sigTrk::7031.155995
[07/22 12:31:47    218s] eee: l::3 avDens::0.272868 usedTrk::8742.705279 availTrk::32040.000000 sigTrk::8750.073710
[07/22 12:31:47    218s] eee: l::4 avDens::0.126520 usedTrk::3494.027050 availTrk::27616.500000 sigTrk::3494.027050
[07/22 12:31:47    218s] eee: l::5 avDens::0.066786 usedTrk::1695.039762 availTrk::25380.000000 sigTrk::1695.039762
[07/22 12:31:47    218s] eee: l::6 avDens::0.019914 usedTrk::114.076608 availTrk::5728.500000 sigTrk::114.076608
[07/22 12:31:47    218s] eee: l::7 avDens::0.381983 usedTrk::481.298246 availTrk::1260.000000 sigTrk::481.298246
[07/22 12:31:47    218s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/22 12:31:47    218s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/22 12:31:47    218s] eee: l::10 avDens::0.237266 usedTrk::2775.152342 availTrk::11696.400000 sigTrk::2775.152342
[07/22 12:31:47    218s] eee: l::11 avDens::0.052527 usedTrk::71.856725 availTrk::1368.000000 sigTrk::71.856725
[07/22 12:31:47    218s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/22 12:31:47    218s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.284997 uaWl=1.000000 uaWlH=0.220906 aWlH=0.000000 lMod=0 pMax=0.817300 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[07/22 12:31:47    218s] 
[07/22 12:31:47    218s] Creating Lib Analyzer ...
[07/22 12:31:47    218s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[07/22 12:31:47    218s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[07/22 12:31:47    218s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[07/22 12:31:47    218s] 
[07/22 12:31:47    218s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/22 12:31:47    218s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:38 mem=2002.0M
[07/22 12:31:47    218s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:38 mem=2002.0M
[07/22 12:31:47    218s] Creating Lib Analyzer, finished. 
[07/22 12:31:47    218s] AAE DB initialization (MEM=1973.39 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/22 12:31:47    218s] #optDebug: fT-S <1 2 3 1 0>
[07/22 12:31:47    218s] Setting timing_disable_library_data_to_data_checks to 'true'.
[07/22 12:31:47    218s] Setting timing_disable_user_data_to_data_checks to 'true'.
[07/22 12:31:47    218s] **opt_design ... cpu = 0:00:01, real = 0:00:00, mem = 1816.0M, totSessionCpu=0:03:38 **
[07/22 12:31:47    218s] *** opt_design -pre_cts ***
[07/22 12:31:47    218s] DRC Margin: user margin 0.0; extra margin 0.2
[07/22 12:31:47    218s] Setup Target Slack: user slack 0; extra slack 0.0
[07/22 12:31:47    218s] Hold Target Slack: user slack 0
[07/22 12:31:47    218s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[07/22 12:31:47    218s] Type 'man IMPOPT-3195' for more detail.
[07/22 12:31:47    218s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1970.4M, EPOCH TIME: 1753167707.624341
[07/22 12:31:47    218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:47    218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:47    218s] 
[07/22 12:31:47    218s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:31:47    218s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:1970.4M, EPOCH TIME: 1753167707.637824
[07/22 12:31:47    218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:47    218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:47    218s] Multi-VT timing optimization disabled based on library information.
[07/22 12:31:47    218s] 
[07/22 12:31:47    218s] TimeStamp Deleting Cell Server Begin ...
[07/22 12:31:47    218s] Deleting Lib Analyzer.
[07/22 12:31:47    218s] 
[07/22 12:31:47    218s] TimeStamp Deleting Cell Server End ...
[07/22 12:31:47    218s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/22 12:31:47    218s] 
[07/22 12:31:47    218s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/22 12:31:47    218s] Summary for sequential cells identification: 
[07/22 12:31:47    218s]   Identified SBFF number: 104
[07/22 12:31:47    218s]   Identified MBFF number: 0
[07/22 12:31:47    218s]   Identified SB Latch number: 0
[07/22 12:31:47    218s]   Identified MB Latch number: 0
[07/22 12:31:47    218s]   Not identified SBFF number: 16
[07/22 12:31:47    218s]   Not identified MBFF number: 0
[07/22 12:31:47    218s]   Not identified SB Latch number: 0
[07/22 12:31:47    218s]   Not identified MB Latch number: 0
[07/22 12:31:47    218s]   Number of sequential cells which are not FFs: 32
[07/22 12:31:47    218s]  Visiting view : wc
[07/22 12:31:47    218s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[07/22 12:31:47    218s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[07/22 12:31:47    218s]  Visiting view : bc
[07/22 12:31:47    218s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[07/22 12:31:47    218s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[07/22 12:31:47    218s] TLC MultiMap info (StdDelay):
[07/22 12:31:47    218s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[07/22 12:31:47    218s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[07/22 12:31:47    218s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[07/22 12:31:47    218s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[07/22 12:31:47    218s]  Setting StdDelay to: 36.8ps
[07/22 12:31:47    218s] 
[07/22 12:31:47    218s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/22 12:31:47    218s] 
[07/22 12:31:47    218s] TimeStamp Deleting Cell Server Begin ...
[07/22 12:31:47    218s] 
[07/22 12:31:47    218s] TimeStamp Deleting Cell Server End ...
[07/22 12:31:47    218s] 
[07/22 12:31:47    218s] Creating Lib Analyzer ...
[07/22 12:31:47    218s] 
[07/22 12:31:47    218s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/22 12:31:47    218s] Summary for sequential cells identification: 
[07/22 12:31:47    218s]   Identified SBFF number: 104
[07/22 12:31:47    218s]   Identified MBFF number: 0
[07/22 12:31:47    218s]   Identified SB Latch number: 0
[07/22 12:31:47    218s]   Identified MB Latch number: 0
[07/22 12:31:47    218s]   Not identified SBFF number: 16
[07/22 12:31:47    218s]   Not identified MBFF number: 0
[07/22 12:31:47    218s]   Not identified SB Latch number: 0
[07/22 12:31:47    218s]   Not identified MB Latch number: 0
[07/22 12:31:47    218s]   Number of sequential cells which are not FFs: 32
[07/22 12:31:47    218s]  Visiting view : wc
[07/22 12:31:47    218s]    : PowerDomain = none : Weighted F : unweighted  = 38.80 (1.000) with rcCorner = 0
[07/22 12:31:47    218s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[07/22 12:31:47    218s]  Visiting view : bc
[07/22 12:31:47    218s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = 0
[07/22 12:31:47    218s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[07/22 12:31:47    218s] TLC MultiMap info (StdDelay):
[07/22 12:31:47    218s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[07/22 12:31:47    218s]   : min_delay + min_timing + 1 + rccorners := 13ps
[07/22 12:31:47    218s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[07/22 12:31:47    218s]   : max_delay + max_timing + 1 + rccorners := 38.8ps
[07/22 12:31:47    218s]  Setting StdDelay to: 38.8ps
[07/22 12:31:47    218s] 
[07/22 12:31:47    218s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/22 12:31:47    218s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[07/22 12:31:47    218s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[07/22 12:31:47    218s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[07/22 12:31:47    218s] 
[07/22 12:31:47    218s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/22 12:31:47    218s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:39 mem=1972.4M
[07/22 12:31:47    218s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:39 mem=1972.4M
[07/22 12:31:47    218s] Creating Lib Analyzer, finished. 
[07/22 12:31:47    218s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1972.4M, EPOCH TIME: 1753167707.959995
[07/22 12:31:47    218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:47    218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:47    218s] All LLGs are deleted
[07/22 12:31:47    218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:47    218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:47    218s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1972.4M, EPOCH TIME: 1753167707.960032
[07/22 12:31:47    218s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1972.4M, EPOCH TIME: 1753167707.960049
[07/22 12:31:47    218s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1972.4M, EPOCH TIME: 1753167707.960244
[07/22 12:31:47    218s] {MMLU 0 0 15955}
[07/22 12:31:47    218s] ### Creating LA Mngr. totSessionCpu=0:03:39 mem=1972.4M
[07/22 12:31:47    218s] ### Creating LA Mngr, finished. totSessionCpu=0:03:39 mem=1972.4M
[07/22 12:31:47    218s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1972.39 MB )
[07/22 12:31:47    218s] (I)      ==================== Layers =====================
[07/22 12:31:47    218s] (I)      +-----+----+---------+---------+--------+-------+
[07/22 12:31:47    218s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[07/22 12:31:47    218s] (I)      +-----+----+---------+---------+--------+-------+
[07/22 12:31:47    218s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[07/22 12:31:47    218s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[07/22 12:31:47    218s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[07/22 12:31:47    218s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[07/22 12:31:47    218s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[07/22 12:31:47    218s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[07/22 12:31:47    218s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[07/22 12:31:47    218s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[07/22 12:31:47    218s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[07/22 12:31:47    218s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[07/22 12:31:47    218s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[07/22 12:31:47    218s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[07/22 12:31:47    218s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[07/22 12:31:47    218s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[07/22 12:31:47    218s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[07/22 12:31:47    218s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[07/22 12:31:47    218s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[07/22 12:31:47    218s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[07/22 12:31:47    218s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[07/22 12:31:47    218s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[07/22 12:31:47    218s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[07/22 12:31:47    218s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[07/22 12:31:47    218s] (I)      +-----+----+---------+---------+--------+-------+
[07/22 12:31:47    218s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[07/22 12:31:47    218s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[07/22 12:31:47    218s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[07/22 12:31:47    218s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[07/22 12:31:47    218s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[07/22 12:31:47    218s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[07/22 12:31:47    218s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[07/22 12:31:47    218s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[07/22 12:31:47    218s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[07/22 12:31:47    218s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[07/22 12:31:47    218s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[07/22 12:31:47    218s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[07/22 12:31:47    218s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[07/22 12:31:47    218s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[07/22 12:31:47    218s] (I)      +-----+----+---------+---------+--------+-------+
[07/22 12:31:47    218s] (I)      Started Import and model ( Curr Mem: 1972.39 MB )
[07/22 12:31:47    218s] (I)      Default pattern map key = project_default.
[07/22 12:31:47    218s] (I)      Number of ignored instance 0
[07/22 12:31:47    218s] (I)      Number of inbound cells 0
[07/22 12:31:47    218s] (I)      Number of opened ILM blockages 0
[07/22 12:31:47    218s] (I)      Number of instances temporarily fixed by detailed placement 0
[07/22 12:31:47    218s] (I)      numMoveCells=12230, numMacros=0  numPads=264  numMultiRowHeightInsts=0
[07/22 12:31:47    218s] (I)      cell height: 3420, count: 12230
[07/22 12:31:47    218s] (I)      Number of nets = 15891 ( 64 ignored )
[07/22 12:31:47    218s] (I)      Read rows... (mem=1978.8M)
[07/22 12:31:47    218s] (I)      Done Read rows (cpu=0.000s, mem=1978.8M)
[07/22 12:31:47    218s] (I)      Identified Clock instances: Flop 64, Clock buffer/inverter 0, Gate 0, Logic 0
[07/22 12:31:47    218s] (I)      Read module constraints... (mem=1978.8M)
[07/22 12:31:47    218s] (I)      Done Read module constraints (cpu=0.000s, mem=1978.8M)
[07/22 12:31:47    218s] (I)      == Non-default Options ==
[07/22 12:31:47    218s] (I)      Maximum routing layer                              : 11
[07/22 12:31:47    218s] (I)      Buffering-aware routing                            : true
[07/22 12:31:47    218s] (I)      Spread congestion away from blockages              : true
[07/22 12:31:47    218s] (I)      Number of threads                                  : 1
[07/22 12:31:47    218s] (I)      Overflow penalty cost                              : 10
[07/22 12:31:47    218s] (I)      Punch through distance                             : 1115.590000
[07/22 12:31:47    218s] (I)      Source-to-sink ratio                               : 0.300000
[07/22 12:31:47    218s] (I)      Method to set GCell size                           : row
[07/22 12:31:47    218s] (I)      Counted 101842 PG shapes. We will not process PG shapes layer by layer.
[07/22 12:31:47    218s] (I)      Use row-based GCell size
[07/22 12:31:47    218s] (I)      Use row-based GCell align
[07/22 12:31:47    218s] (I)      layer 0 area = 80000
[07/22 12:31:47    218s] (I)      layer 1 area = 80000
[07/22 12:31:47    218s] (I)      layer 2 area = 80000
[07/22 12:31:47    218s] (I)      layer 3 area = 80000
[07/22 12:31:47    218s] (I)      layer 4 area = 80000
[07/22 12:31:47    218s] (I)      layer 5 area = 80000
[07/22 12:31:47    218s] (I)      layer 6 area = 80000
[07/22 12:31:47    218s] (I)      layer 7 area = 80000
[07/22 12:31:47    218s] (I)      layer 8 area = 80000
[07/22 12:31:47    218s] (I)      layer 9 area = 400000
[07/22 12:31:47    218s] (I)      layer 10 area = 400000
[07/22 12:31:47    218s] (I)      GCell unit size   : 3420
[07/22 12:31:47    218s] (I)      GCell multiplier  : 1
[07/22 12:31:47    218s] (I)      GCell row height  : 3420
[07/22 12:31:47    218s] (I)      Actual row height : 3420
[07/22 12:31:47    218s] (I)      GCell align ref   : 5200 5320
[07/22 12:31:47    218s] [NR-eGR] Track table information for default rule: 
[07/22 12:31:47    218s] [NR-eGR] Metal1 has single uniform track structure
[07/22 12:31:48    218s] [NR-eGR] Metal2 has single uniform track structure
[07/22 12:31:48    218s] [NR-eGR] Metal3 has single uniform track structure
[07/22 12:31:48    218s] [NR-eGR] Metal4 has single uniform track structure
[07/22 12:31:48    218s] [NR-eGR] Metal5 has single uniform track structure
[07/22 12:31:48    218s] [NR-eGR] Metal6 has single uniform track structure
[07/22 12:31:48    218s] [NR-eGR] Metal7 has single uniform track structure
[07/22 12:31:48    218s] [NR-eGR] Metal8 has single uniform track structure
[07/22 12:31:48    218s] [NR-eGR] Metal9 has single uniform track structure
[07/22 12:31:48    218s] [NR-eGR] Metal10 has single uniform track structure
[07/22 12:31:48    218s] [NR-eGR] Metal11 has single uniform track structure
[07/22 12:31:48    218s] (I)      ==================== Default via =====================
[07/22 12:31:48    218s] (I)      +----+------------------+----------------------------+
[07/22 12:31:48    218s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[07/22 12:31:48    218s] (I)      +----+------------------+----------------------------+
[07/22 12:31:48    218s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[07/22 12:31:48    218s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[07/22 12:31:48    218s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[07/22 12:31:48    218s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[07/22 12:31:48    218s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[07/22 12:31:48    218s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[07/22 12:31:48    218s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[07/22 12:31:48    218s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[07/22 12:31:48    218s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[07/22 12:31:48    218s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[07/22 12:31:48    218s] (I)      +----+------------------+----------------------------+
[07/22 12:31:48    218s] [NR-eGR] Read 191272 PG shapes
[07/22 12:31:48    218s] [NR-eGR] Read 0 clock shapes
[07/22 12:31:48    218s] [NR-eGR] Read 0 other shapes
[07/22 12:31:48    218s] [NR-eGR] #Routing Blockages  : 0
[07/22 12:31:48    218s] [NR-eGR] #Instance Blockages : 0
[07/22 12:31:48    218s] [NR-eGR] #PG Blockages       : 191272
[07/22 12:31:48    218s] [NR-eGR] #Halo Blockages     : 0
[07/22 12:31:48    218s] [NR-eGR] #Boundary Blockages : 0
[07/22 12:31:48    218s] [NR-eGR] #Clock Blockages    : 0
[07/22 12:31:48    218s] [NR-eGR] #Other Blockages    : 0
[07/22 12:31:48    218s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/22 12:31:48    218s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/22 12:31:48    218s] [NR-eGR] Read 15891 nets ( ignored 0 )
[07/22 12:31:48    218s] (I)      early_global_route_priority property id does not exist.
[07/22 12:31:48    218s] (I)      Read Num Blocks=191272  Num Prerouted Wires=0  Num CS=0
[07/22 12:31:48    218s] (I)      Layer 1 (V) : #blockages 22428 : #preroutes 0
[07/22 12:31:48    218s] (I)      Layer 2 (H) : #blockages 22428 : #preroutes 0
[07/22 12:31:48    218s] (I)      Layer 3 (V) : #blockages 22428 : #preroutes 0
[07/22 12:31:48    218s] (I)      Layer 4 (H) : #blockages 22428 : #preroutes 0
[07/22 12:31:48    218s] (I)      Layer 5 (V) : #blockages 22428 : #preroutes 0
[07/22 12:31:48    218s] (I)      Layer 6 (H) : #blockages 22428 : #preroutes 0
[07/22 12:31:48    218s] (I)      Layer 7 (V) : #blockages 22428 : #preroutes 0
[07/22 12:31:48    218s] (I)      Layer 8 (H) : #blockages 22428 : #preroutes 0
[07/22 12:31:48    218s] (I)      Layer 9 (V) : #blockages 11592 : #preroutes 0
[07/22 12:31:48    218s] (I)      Layer 10 (H) : #blockages 256 : #preroutes 0
[07/22 12:31:48    218s] (I)      Number of ignored nets                =      0
[07/22 12:31:48    218s] (I)      Number of connected nets              =      0
[07/22 12:31:48    218s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/22 12:31:48    218s] (I)      Number of clock nets                  =      0.  Ignored: No
[07/22 12:31:48    218s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/22 12:31:48    218s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/22 12:31:48    218s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/22 12:31:48    218s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/22 12:31:48    218s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/22 12:31:48    218s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/22 12:31:48    218s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/22 12:31:48    218s] (I)      Constructing bin map
[07/22 12:31:48    218s] (I)      Initialize bin information with width=6840 height=6840
[07/22 12:31:48    218s] (I)      Done constructing bin map
[07/22 12:31:48    218s] (I)      Ndr track 0 does not exist
[07/22 12:31:48    218s] (I)      ---------------------Grid Graph Info--------------------
[07/22 12:31:48    218s] (I)      Routing area        : (0, 0) - (616800, 615980)
[07/22 12:31:48    218s] (I)      Core area           : (5200, 5320) - (611600, 610660)
[07/22 12:31:48    218s] (I)      Site width          :   400  (dbu)
[07/22 12:31:48    218s] (I)      Row height          :  3420  (dbu)
[07/22 12:31:48    218s] (I)      GCell row height    :  3420  (dbu)
[07/22 12:31:48    218s] (I)      GCell width         :  3420  (dbu)
[07/22 12:31:48    218s] (I)      GCell height        :  3420  (dbu)
[07/22 12:31:48    218s] (I)      Grid                :   180   180    11
[07/22 12:31:48    218s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[07/22 12:31:48    218s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[07/22 12:31:48    218s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[07/22 12:31:48    218s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[07/22 12:31:48    218s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[07/22 12:31:48    218s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[07/22 12:31:48    218s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[07/22 12:31:48    218s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[07/22 12:31:48    218s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[07/22 12:31:48    218s] (I)      Total num of tracks :  1621  1542  1621  1542  1621  1542  1621  1542  1621   616   648
[07/22 12:31:48    218s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[07/22 12:31:48    218s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[07/22 12:31:48    218s] (I)      --------------------------------------------------------
[07/22 12:31:48    218s] 
[07/22 12:31:48    218s] [NR-eGR] ============ Routing rule table ============
[07/22 12:31:48    218s] [NR-eGR] Rule id: 0  Nets: 15891
[07/22 12:31:48    218s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/22 12:31:48    218s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[07/22 12:31:48    218s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[07/22 12:31:48    218s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[07/22 12:31:48    218s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[07/22 12:31:48    218s] [NR-eGR] ========================================
[07/22 12:31:48    218s] [NR-eGR] 
[07/22 12:31:48    218s] (I)      =============== Blocked Tracks ===============
[07/22 12:31:48    218s] (I)      +-------+---------+----------+---------------+
[07/22 12:31:48    218s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/22 12:31:48    218s] (I)      +-------+---------+----------+---------------+
[07/22 12:31:48    218s] (I)      |     1 |       0 |        0 |         0.00% |
[07/22 12:31:48    218s] (I)      |     2 |  277560 |    68354 |        24.63% |
[07/22 12:31:48    218s] (I)      |     3 |  291780 |    27946 |         9.58% |
[07/22 12:31:48    218s] (I)      |     4 |  277560 |    68354 |        24.63% |
[07/22 12:31:48    218s] (I)      |     5 |  291780 |    27946 |         9.58% |
[07/22 12:31:48    218s] (I)      |     6 |  277560 |    68354 |        24.63% |
[07/22 12:31:48    218s] (I)      |     7 |  291780 |    27946 |         9.58% |
[07/22 12:31:48    218s] (I)      |     8 |  277560 |    68354 |        24.63% |
[07/22 12:31:48    218s] (I)      |     9 |  291780 |    28836 |         9.88% |
[07/22 12:31:48    218s] (I)      |    10 |  110880 |    34495 |        31.11% |
[07/22 12:31:48    218s] (I)      |    11 |  116640 |     1800 |         1.54% |
[07/22 12:31:48    218s] (I)      +-------+---------+----------+---------------+
[07/22 12:31:48    218s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.09 sec, Curr Mem: 1988.71 MB )
[07/22 12:31:48    218s] (I)      Reset routing kernel
[07/22 12:31:48    218s] (I)      Started Global Routing ( Curr Mem: 1988.71 MB )
[07/22 12:31:48    218s] (I)      totalPins=54683  totalGlobalPin=54397 (99.48%)
[07/22 12:31:48    218s] (I)      total 2D Cap : 2316470 = (1217118 H, 1099352 V)
[07/22 12:31:48    218s] (I)      #blocked areas for congestion spreading : 0
[07/22 12:31:48    218s] (I)      
[07/22 12:31:48    218s] (I)      ============  Phase 1a Route ============
[07/22 12:31:48    218s] [NR-eGR] Layer group 1: route 15891 net(s) in layer range [2, 11]
[07/22 12:31:48    218s] (I)      Usage: 178578 = (87573 H, 91005 V) = (7.20% H, 8.28% V) = (1.497e+05um H, 1.556e+05um V)
[07/22 12:31:48    218s] (I)      
[07/22 12:31:48    218s] (I)      ============  Phase 1b Route ============
[07/22 12:31:48    218s] (I)      Usage: 178578 = (87573 H, 91005 V) = (7.20% H, 8.28% V) = (1.497e+05um H, 1.556e+05um V)
[07/22 12:31:48    218s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.053684e+05um
[07/22 12:31:48    218s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/22 12:31:48    218s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/22 12:31:48    218s] (I)      
[07/22 12:31:48    218s] (I)      ============  Phase 1c Route ============
[07/22 12:31:48    218s] (I)      Usage: 178578 = (87573 H, 91005 V) = (7.20% H, 8.28% V) = (1.497e+05um H, 1.556e+05um V)
[07/22 12:31:48    218s] (I)      
[07/22 12:31:48    218s] (I)      ============  Phase 1d Route ============
[07/22 12:31:48    218s] (I)      Usage: 178578 = (87573 H, 91005 V) = (7.20% H, 8.28% V) = (1.497e+05um H, 1.556e+05um V)
[07/22 12:31:48    218s] (I)      
[07/22 12:31:48    218s] (I)      ============  Phase 1e Route ============
[07/22 12:31:48    218s] (I)      Usage: 178578 = (87573 H, 91005 V) = (7.20% H, 8.28% V) = (1.497e+05um H, 1.556e+05um V)
[07/22 12:31:48    218s] (I)      
[07/22 12:31:48    218s] (I)      ============  Phase 1l Route ============
[07/22 12:31:48    218s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.053684e+05um
[07/22 12:31:48    218s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/22 12:31:48    218s] (I)      Layer  2:     257548     79228         4           0      275481    ( 0.00%) 
[07/22 12:31:48    218s] (I)      Layer  3:     277626     78791         0           0      289980    ( 0.00%) 
[07/22 12:31:48    218s] (I)      Layer  4:     257548     30196         0           0      275481    ( 0.00%) 
[07/22 12:31:48    218s] (I)      Layer  5:     277626     10562         0           0      289980    ( 0.00%) 
[07/22 12:31:48    218s] (I)      Layer  6:     257548      1047         0           0      275481    ( 0.00%) 
[07/22 12:31:48    218s] (I)      Layer  7:     277626       251         0           0      289980    ( 0.00%) 
[07/22 12:31:48    218s] (I)      Layer  8:     257548         0         0           0      275481    ( 0.00%) 
[07/22 12:31:48    218s] (I)      Layer  9:     277370         0         0           0      289980    ( 0.00%) 
[07/22 12:31:48    218s] (I)      Layer 10:      75896         0         0        8571      101622    ( 7.78%) 
[07/22 12:31:48    218s] (I)      Layer 11:     114202         0         0        1289      114703    ( 1.11%) 
[07/22 12:31:48    218s] (I)      Total:       2330538    200075         4        9858     2478168    ( 0.40%) 
[07/22 12:31:48    218s] (I)      
[07/22 12:31:48    218s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/22 12:31:48    218s] [NR-eGR]                        OverCon            
[07/22 12:31:48    218s] [NR-eGR]                         #Gcell     %Gcell
[07/22 12:31:48    218s] [NR-eGR]        Layer               (1)    OverCon
[07/22 12:31:48    218s] [NR-eGR] ----------------------------------------------
[07/22 12:31:48    218s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/22 12:31:48    218s] [NR-eGR]  Metal2 ( 2)         4( 0.01%)   ( 0.01%) 
[07/22 12:31:48    218s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/22 12:31:48    218s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/22 12:31:48    218s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/22 12:31:48    218s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[07/22 12:31:48    218s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[07/22 12:31:48    218s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[07/22 12:31:48    218s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[07/22 12:31:48    218s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[07/22 12:31:48    218s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[07/22 12:31:48    218s] [NR-eGR] ----------------------------------------------
[07/22 12:31:48    218s] [NR-eGR]        Total         4( 0.00%)   ( 0.00%) 
[07/22 12:31:48    218s] [NR-eGR] 
[07/22 12:31:48    218s] (I)      Finished Global Routing ( CPU: 0.10 sec, Real: 0.13 sec, Curr Mem: 1994.71 MB )
[07/22 12:31:48    219s] (I)      total 2D Cap : 2349907 = (1231947 H, 1117960 V)
[07/22 12:31:48    219s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/22 12:31:48    219s] (I)      ============= Track Assignment ============
[07/22 12:31:48    219s] (I)      Started Track Assignment (1T) ( Curr Mem: 1994.71 MB )
[07/22 12:31:48    219s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[07/22 12:31:48    219s] (I)      Run Multi-thread track assignment
[07/22 12:31:48    219s] (I)      Finished Track Assignment (1T) ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1994.71 MB )
[07/22 12:31:48    219s] (I)      Started Export ( Curr Mem: 1994.71 MB )
[07/22 12:31:48    219s] [NR-eGR]                  Length (um)    Vias 
[07/22 12:31:48    219s] [NR-eGR] -------------------------------------
[07/22 12:31:48    219s] [NR-eGR]  Metal1   (1H)             0   54422 
[07/22 12:31:48    219s] [NR-eGR]  Metal2   (2V)        112377   86553 
[07/22 12:31:48    219s] [NR-eGR]  Metal3   (3H)        137687    7102 
[07/22 12:31:48    219s] [NR-eGR]  Metal4   (4V)         50926    1863 
[07/22 12:31:48    219s] [NR-eGR]  Metal5   (5H)         18163      84 
[07/22 12:31:48    219s] [NR-eGR]  Metal6   (6V)          1790      12 
[07/22 12:31:48    219s] [NR-eGR]  Metal7   (7H)           431       0 
[07/22 12:31:48    219s] [NR-eGR]  Metal8   (8V)             0       0 
[07/22 12:31:48    219s] [NR-eGR]  Metal9   (9H)             0       0 
[07/22 12:31:48    219s] [NR-eGR]  Metal10  (10V)            0       0 
[07/22 12:31:48    219s] [NR-eGR]  Metal11  (11H)            0       0 
[07/22 12:31:48    219s] [NR-eGR] -------------------------------------
[07/22 12:31:48    219s] [NR-eGR]           Total       321373  150036 
[07/22 12:31:48    219s] [NR-eGR] --------------------------------------------------------------------------
[07/22 12:31:48    219s] [NR-eGR] Total half perimeter of net bounding box: 263260um
[07/22 12:31:48    219s] [NR-eGR] Total length: 321373um, number of vias: 150036
[07/22 12:31:48    219s] [NR-eGR] --------------------------------------------------------------------------
[07/22 12:31:48    219s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[07/22 12:31:48    219s] [NR-eGR] --------------------------------------------------------------------------
[07/22 12:31:48    219s] (I)      Finished Export ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1994.71 MB )
[07/22 12:31:48    219s] (I)      ====================================== Runtime Summary =======================================
[07/22 12:31:48    219s] (I)       Step                                             % [07/22 12:31:48    219s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.32 sec, Real: 0.38 sec, Curr Mem: 1986.71 MB )
     Start     Finish      Real       CPU 
[07/22 12:31:48    219s] (I)      ----------------------------------------------------------------------------------------------
[07/22 12:31:48    219s] (I)       Early Global Route kernel                  100.00%  10.40 sec  10.78 sec  0.38 sec  0.32 sec 
[07/22 12:31:48    219s] (I)       +-Import and model                          22.35%  10.40 sec  10.48 sec  0.09 sec  0.06 sec 
[07/22 12:31:48    219s] (I)       | +-Create place DB                          4.52%  10.40 sec  10.42 sec  0.02 sec  0.02 sec 
[07/22 12:31:48    219s] (I)       | | +-Import place data                      4.52%  10.40 sec  10.42 sec  0.02 sec  0.02 sec 
[07/22 12:31:48    219s] (I)       | | | +-Read instances and placement         1.11%  10.40 sec  10.40 sec  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)       | | | +-Read nets                            2.97%  10.40 sec  10.41 sec  0.01 sec  0.01 sec 
[07/22 12:31:48    219s] (I)       | +-Create route DB                         15.35%  10.42 sec  10.47 sec  0.06 sec  0.03 sec 
[07/22 12:31:48    219s] (I)       | | +-Import route data (1T)                15.31%  10.42 sec  10.47 sec  0.06 sec  0.03 sec 
[07/22 12:31:48    219s] (I)       | | | +-Read blockages ( Layer 2-11 )        6.10%  10.43 sec  10.46 sec  0.02 sec  0.01 sec 
[07/22 12:31:48    219s] (I)       | | | | +-Read routing blockages             0.00%  10.43 sec  10.43 sec  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)       | | | | +-Read instance blockages            0.26%  10.43 sec  10.43 sec  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)       | | | | +-Read PG blockages                  3.01%  10.43 sec  10.45 sec  0.01 sec  0.01 sec 
[07/22 12:31:48    219s] (I)       | | | | +-Read clock blockages               0.36%  10.45 sec  10.45 sec  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)       | | | | +-Read other blockages               0.35%  10.45 sec  10.45 sec  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)       | | | | +-Read halo blockages                0.02%  10.45 sec  10.45 sec  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)       | | | | +-Read boundary cut boxes            0.00%  10.45 sec  10.45 sec  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)       | | | +-Read blackboxes                      0.00%  10.46 sec  10.46 sec  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)       | | | +-Read prerouted                       0.10%  10.46 sec  10.46 sec  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)       | | | +-Read unlegalized nets                0.24%  10.46 sec  10.46 sec  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)       | | | +-Read nets                            0.57%  10.46 sec  10.46 sec  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)       | | | +-Set up via pillars                   0.02%  10.46 sec  10.46 sec  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)       | | | +-Initialize 3D grid graph             0.10%  10.46 sec  10.46 sec  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)       | | | +-Model blockage capacity              3.04%  10.46 sec  10.47 sec  0.01 sec  0.01 sec 
[07/22 12:31:48    219s] (I)       | | | | +-Initialize 3D capacity             2.84%  10.46 sec  10.47 sec  0.01 sec  0.01 sec 
[07/22 12:31:48    219s] (I)       | +-Read aux data                            0.32%  10.47 sec  10.48 sec  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)       | +-Others data preparation                  0.12%  10.48 sec  10.48 sec  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)       | +-Create route kernel                      1.86%  10.48 sec  10.48 sec  0.01 sec  0.00 sec 
[07/22 12:31:48    219s] (I)       +-Global Routing                            33.97%  10.48 sec  10.61 sec  0.13 sec  0.10 sec 
[07/22 12:31:48    219s] (I)       | +-Initialization                           0.42%  10.48 sec  10.49 sec  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)       | +-Net group 1                             24.14%  10.49 sec  10.58 sec  0.09 sec  0.09 sec 
[07/22 12:31:48    219s] (I)       | | +-Generate topology                      2.42%  10.49 sec  10.50 sec  0.01 sec  0.01 sec 
[07/22 12:31:48    219s] (I)       | | +-Phase 1a                               5.95%  10.50 sec  10.52 sec  0.02 sec  0.02 sec 
[07/22 12:31:48    219s] (I)       | | | +-Pattern routing (1T)                 5.21%  10.50 sec  10.52 sec  0.02 sec  0.02 sec 
[07/22 12:31:48    219s] (I)       | | | +-Add via demand to 2D                 0.65%  10.52 sec  10.52 sec  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)       | | +-Phase 1b                               0.03%  10.52 sec  10.52 sec  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)       | | +-Phase 1c                               0.00%  10.52 sec  10.52 sec  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)       | | +-Phase 1d                               0.00%  10.52 sec  10.52 sec  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)       | | +-Phase 1e                               0.14%  10.52 sec  10.52 sec  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)       | | | +-Route legalization                   0.11%  10.52 sec  10.52 sec  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)       | | | | +-Legalize Reach Aware Violations    0.11%  10.52 sec  10.52 sec  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)       | | +-Phase 1l                              14.90%  10.52 sec  10.58 sec  0.06 sec  0.06 sec 
[07/22 12:31:48    219s] (I)       | | | +-Layer assignment (1T)               14.58%  10.52 sec  10.58 sec  0.06 sec  0.06 sec 
[07/22 12:31:48    219s] (I)       | +-Clean cong LA                            0.00%  10.58 sec  10.58 sec  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)       +-Export 3D cong map                         1.94%  10.61 sec  10.62 sec  0.01 sec  0.01 sec 
[07/22 12:31:48    219s] (I)       | +-Export 2D cong map                       0.13%  10.62 sec  10.62 sec  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)       +-Extract Global 3D Wires                    0.60%  10.62 sec  10.62 sec  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)       +-Track Assignment (1T)                     25.25%  10.62 sec  10.72 sec  0.10 sec  0.10 sec 
[07/22 12:31:48    219s] (I)       | +-Initialization                           0.11%  10.62 sec  10.62 sec  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)       | +-Track Assignment Kernel                 24.86%  10.62 sec  10.72 sec  0.09 sec  0.09 sec 
[07/22 12:31:48    219s] (I)       | +-Free Memory                              0.01%  10.72 sec  10.72 sec  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)       +-Export                                    14.72%  10.72 sec  10.78 sec  0.06 sec  0.06 sec 
[07/22 12:31:48    219s] (I)       | +-Export DB wires                          8.64%  10.72 sec  10.75 sec  0.03 sec  0.03 sec 
[07/22 12:31:48    219s] (I)       | | +-Export all nets                        6.68%  10.72 sec  10.75 sec  0.03 sec  0.03 sec 
[07/22 12:31:48    219s] (I)       | | +-Set wire vias                          1.54%  10.75 sec  10.75 sec  0.01 sec  0.01 sec 
[07/22 12:31:48    219s] (I)       | +-Report wirelength                        2.68%  10.75 sec  10.76 sec  0.01 sec  0.01 sec 
[07/22 12:31:48    219s] (I)       | +-Update net boxes                         3.37%  10.76 sec  10.78 sec  0.01 sec  0.01 sec 
[07/22 12:31:48    219s] (I)       | +-Update timing                            0.00%  10.78 sec  10.78 sec  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)       +-Postprocess design                         0.17%  10.78 sec  10.78 sec  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)      ====================== Summary by functions ======================
[07/22 12:31:48    219s] (I)       Lv  Step                                   %      Real       CPU 
[07/22 12:31:48    219s] (I)      ------------------------------------------------------------------
[07/22 12:31:48    219s] (I)        0  Early Global Route kernel        100.00%  0.38 sec  0.32 sec 
[07/22 12:31:48    219s] (I)        1  Global Routing                    33.97%  0.13 sec  0.10 sec 
[07/22 12:31:48    219s] (I)        1  Track Assignment (1T)             25.25%  0.10 sec  0.10 sec 
[07/22 12:31:48    219s] (I)        1  Import and model                  22.35%  0.09 sec  0.06 sec 
[07/22 12:31:48    219s] (I)        1  Export                            14.72%  0.06 sec  0.06 sec 
[07/22 12:31:48    219s] (I)        1  Export 3D cong map                 1.94%  0.01 sec  0.01 sec 
[07/22 12:31:48    219s] (I)        1  Extract Global 3D Wires            0.60%  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)        1  Postprocess design                 0.17%  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)        2  Track Assignment Kernel           24.86%  0.09 sec  0.09 sec 
[07/22 12:31:48    219s] (I)        2  Net group 1                       24.14%  0.09 sec  0.09 sec 
[07/22 12:31:48    219s] (I)        2  Create route DB                   15.35%  0.06 sec  0.03 sec 
[07/22 12:31:48    219s] (I)        2  Export DB wires                    8.64%  0.03 sec  0.03 sec 
[07/22 12:31:48    219s] (I)        2  Create place DB                    4.52%  0.02 sec  0.02 sec 
[07/22 12:31:48    219s] (I)        2  Update net boxes                   3.37%  0.01 sec  0.01 sec 
[07/22 12:31:48    219s] (I)        2  Report wirelength                  2.68%  0.01 sec  0.01 sec 
[07/22 12:31:48    219s] (I)        2  Create route kernel                1.86%  0.01 sec  0.00 sec 
[07/22 12:31:48    219s] (I)        2  Initialization                     0.53%  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)        2  Read aux data                      0.32%  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)        2  Export 2D cong map                 0.13%  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)        2  Others data preparation            0.12%  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)        2  Free Memory                        0.01%  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)        2  Update timing                      0.00%  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)        2  Clean cong LA                      0.00%  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)        3  Import route data (1T)            15.31%  0.06 sec  0.03 sec 
[07/22 12:31:48    219s] (I)        3  Phase 1l                          14.90%  0.06 sec  0.06 sec 
[07/22 12:31:48    219s] (I)        3  Export all nets                    6.68%  0.03 sec  0.03 sec 
[07/22 12:31:48    219s] (I)        3  Phase 1a                           5.95%  0.02 sec  0.02 sec 
[07/22 12:31:48    219s] (I)        3  Import place data                  4.52%  0.02 sec  0.02 sec 
[07/22 12:31:48    219s] (I)        3  Generate topology                  2.42%  0.01 sec  0.01 sec 
[07/22 12:31:48    219s] (I)        3  Set wire vias                      1.54%  0.01 sec  0.01 sec 
[07/22 12:31:48    219s] (I)        3  Phase 1e                           0.14%  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)        3  Phase 1b                           0.03%  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)        3  Phase 1c                           0.00%  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)        3  Phase 1d                           0.00%  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)        4  Layer assignment (1T)             14.58%  0.06 sec  0.06 sec 
[07/22 12:31:48    219s] (I)        4  Read blockages ( Layer 2-11 )      6.10%  0.02 sec  0.01 sec 
[07/22 12:31:48    219s] (I)        4  Pattern routing (1T)               5.21%  0.02 sec  0.02 sec 
[07/22 12:31:48    219s] (I)        4  Read nets                          3.54%  0.01 sec  0.01 sec 
[07/22 12:31:48    219s] (I)        4  Model blockage capacity            3.04%  0.01 sec  0.01 sec 
[07/22 12:31:48    219s] (I)        4  Read instances and placement       1.11%  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)        4  Add via demand to 2D               0.65%  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)        4  Read unlegalized nets              0.24%  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)        4  Route legalization                 0.11%  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)        4  Initialize 3D grid graph           0.10%  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)        4  Read prerouted                     0.10%  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)        4  Set up via pillars                 0.02%  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)        4  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)        5  Read PG blockages                  3.01%  0.01 sec  0.01 sec 
[07/22 12:31:48    219s] (I)        5  Initialize 3D capacity             2.84%  0.01 sec  0.01 sec 
[07/22 12:31:48    219s] (I)        5  Read clock blockages               0.36%  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)        5  Read other blockages               0.35%  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)        5  Read instance blockages            0.26%  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)        5  Legalize Reach Aware Violations    0.11%  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)        5  Read halo blockages                0.02%  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)        5  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] (I)        5  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[07/22 12:31:48    219s] Extraction called for design 'project' of instances=12230 and nets=15960 using extraction engine 'pre_route' .
[07/22 12:31:48    219s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/22 12:31:48    219s] Type 'man IMPEXT-3530' for more detail.
[07/22 12:31:48    219s] pre_route RC Extraction called for design project.
[07/22 12:31:48    219s] RC Extraction called in multi-corner(1) mode.
[07/22 12:31:48    219s] RCMode: PreRoute
[07/22 12:31:48    219s]       RC Corner Indexes            0   
[07/22 12:31:48    219s] Capacitance Scaling Factor   : 1.00000 
[07/22 12:31:48    219s] Resistance Scaling Factor    : 1.00000 
[07/22 12:31:48    219s] Clock Cap. Scaling Factor    : 1.00000 
[07/22 12:31:48    219s] Clock Res. Scaling Factor    : 1.00000 
[07/22 12:31:48    219s] Shrink Factor                : 0.90000
[07/22 12:31:48    219s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/22 12:31:48    219s] Using capacitance table file ...
[07/22 12:31:48    219s] 
[07/22 12:31:48    219s] Trim Metal Layers:
[07/22 12:31:48    219s] LayerId::1 widthSet size::4
[07/22 12:31:48    219s] LayerId::2 widthSet size::4
[07/22 12:31:48    219s] LayerId::3 widthSet size::4
[07/22 12:31:48    219s] LayerId::4 widthSet size::4
[07/22 12:31:48    219s] LayerId::5 widthSet size::4
[07/22 12:31:48    219s] LayerId::6 widthSet size::4
[07/22 12:31:48    219s] LayerId::7 widthSet size::5
[07/22 12:31:48    219s] LayerId::8 widthSet size::5
[07/22 12:31:48    219s] LayerId::9 widthSet size::5
[07/22 12:31:48    219s] LayerId::10 widthSet size::4
[07/22 12:31:48    219s] LayerId::11 widthSet size::3
[07/22 12:31:48    219s] eee: pegSigSF::1.070000
[07/22 12:31:48    219s] Updating RC grid for preRoute extraction ...
[07/22 12:31:48    219s] Initializing multi-corner capacitance tables ... 
[07/22 12:31:48    219s] Initializing multi-corner resistance tables ...
[07/22 12:31:48    219s] Creating RPSQ from WeeR and WRes ...
[07/22 12:31:48    219s] eee: l::1 avDens::0.104098 usedTrk::3204.137429 availTrk::30780.000000 sigTrk::3204.137429
[07/22 12:31:48    219s] eee: l::2 avDens::0.242733 usedTrk::7118.503058 availTrk::29326.500000 sigTrk::7118.503058
[07/22 12:31:48    219s] eee: l::3 avDens::0.273578 usedTrk::8790.069036 availTrk::32130.000000 sigTrk::8809.016408
[07/22 12:31:48    219s] eee: l::4 avDens::0.121400 usedTrk::3435.667980 availTrk::28300.500000 sigTrk::3435.667980
[07/22 12:31:48    219s] eee: l::5 avDens::0.078041 usedTrk::1973.663745 availTrk::25290.000000 sigTrk::1973.663745
[07/22 12:31:48    219s] eee: l::6 avDens::0.053445 usedTrk::351.852924 availTrk::6583.500000 sigTrk::351.852924
[07/22 12:31:48    219s] eee: l::7 avDens::0.035041 usedTrk::25.229824 availTrk::720.000000 sigTrk::25.229824
[07/22 12:31:48    219s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/22 12:31:48    219s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/22 12:31:48    219s] eee: l::10 avDens::0.237266 usedTrk::2775.152342 availTrk::11696.400000 sigTrk::2775.152342
[07/22 12:31:48    219s] eee: l::11 avDens::0.052527 usedTrk::71.856725 availTrk::1368.000000 sigTrk::71.856725
[07/22 12:31:48    219s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/22 12:31:48    219s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.282702 uaWl=1.000000 uaWlH=0.221889 aWlH=0.000000 lMod=0 pMax=0.817400 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[07/22 12:31:48    219s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1977.715M)
[07/22 12:31:48    219s] All LLGs are deleted
[07/22 12:31:48    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:48    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:48    219s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1977.7M, EPOCH TIME: 1753167708.458151
[07/22 12:31:48    219s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1977.7M, EPOCH TIME: 1753167708.458311
[07/22 12:31:48    219s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1977.7M, EPOCH TIME: 1753167708.459750
[07/22 12:31:48    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:48    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:48    219s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1977.7M, EPOCH TIME: 1753167708.460488
[07/22 12:31:48    219s] Max number of tech site patterns supported in site array is 256.
[07/22 12:31:48    219s] Core basic site is CoreSite
[07/22 12:31:48    219s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1977.7M, EPOCH TIME: 1753167708.471383
[07/22 12:31:48    219s] After signature check, allow fast init is true, keep pre-filter is true.
[07/22 12:31:48    219s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/22 12:31:48    219s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.005, REAL:0.005, MEM:1977.7M, EPOCH TIME: 1753167708.476455
[07/22 12:31:48    219s] Fast DP-INIT is on for default
[07/22 12:31:48    219s] Atter site array init, number of instance map data is 0.
[07/22 12:31:48    219s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.018, REAL:0.018, MEM:1977.7M, EPOCH TIME: 1753167708.478557
[07/22 12:31:48    219s] 
[07/22 12:31:48    219s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:31:48    219s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.020, MEM:1977.7M, EPOCH TIME: 1753167708.479650
[07/22 12:31:48    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:48    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:48    219s] Starting delay calculation for Setup views
[07/22 12:31:48    219s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/22 12:31:48    219s] #################################################################################
[07/22 12:31:48    219s] # Design Stage: PreRoute
[07/22 12:31:48    219s] # Design Name: project
[07/22 12:31:48    219s] # Design Mode: 90nm
[07/22 12:31:48    219s] # Analysis Mode: MMMC Non-OCV 
[07/22 12:31:48    219s] # Parasitics Mode: No SPEF/RCDB 
[07/22 12:31:48    219s] # Signoff Settings: SI Off 
[07/22 12:31:48    219s] #################################################################################
[07/22 12:31:48    219s] Calculate delays in BcWc mode...
[07/22 12:31:48    219s] Topological Sorting (REAL = 0:00:00.0, MEM = 1988.5M, InitMEM = 1988.5M)
[07/22 12:31:48    219s] Start delay calculation (fullDC) (1 T). (MEM=1988.53)
[07/22 12:31:48    219s] Start AAE Lib Loading. (MEM=2000.04)
[07/22 12:31:48    219s] End AAE Lib Loading. (MEM=2019.12 CPU=0:00:00.0 Real=0:00:00.0)
[07/22 12:31:48    219s] End AAE Lib Interpolated Model. (MEM=2019.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/22 12:31:49    220s] Total number of fetched objects 15955
[07/22 12:31:49    220s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[07/22 12:31:49    220s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/22 12:31:49    220s] End delay calculation. (MEM=2067.89 CPU=0:00:00.8 REAL=0:00:01.0)
[07/22 12:31:49    220s] End delay calculation (fullDC). (MEM=2067.89 CPU=0:00:01.0 REAL=0:00:01.0)
[07/22 12:31:49    220s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 2067.9M) ***
[07/22 12:31:49    220s] *** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:03:41 mem=2059.9M)
[07/22 12:31:50    220s] 
[07/22 12:31:50    220s] ------------------------------------------------------------------
[07/22 12:31:50    220s]              Initial Summary
[07/22 12:31:50    220s] ------------------------------------------------------------------
[07/22 12:31:50    220s] 
[07/22 12:31:50    220s] Setup views included:
[07/22 12:31:50    220s]  wc 
[07/22 12:31:50    220s] 
[07/22 12:31:50    220s] +--------------------+---------+
[07/22 12:31:50    220s] |     Setup mode     |   all   |
[07/22 12:31:50    220s] +--------------------+---------+
[07/22 12:31:50    220s] |           WNS (ns):|   N/A   |
[07/22 12:31:50    220s] |           TNS (ns):|   N/A   |
[07/22 12:31:50    220s] |    Violating Paths:|   N/A   |
[07/22 12:31:50    220s] |          All Paths:|   N/A   |
[07/22 12:31:50    220s] +--------------------+---------+
[07/22 12:31:50    220s] 
[07/22 12:31:50    220s] +----------------+-------------------------------+------------------+
[07/22 12:31:50    220s] |                |              Real             |       Total      |
[07/22 12:31:50    220s] |    DRVs        +------------------+------------+------------------|
[07/22 12:31:50    220s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[07/22 12:31:50    220s] +----------------+------------------+------------+------------------+
[07/22 12:31:50    220s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[07/22 12:31:50    220s] |   max_tran     |   1027 (17831)   |   -3.628   |   1027 (17831)   |
[07/22 12:31:50    220s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[07/22 12:31:50    220s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[07/22 12:31:50    220s] +----------------+------------------+------------+------------------+
[07/22 12:31:50    220s] 
[07/22 12:31:50    220s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2094.2M, EPOCH TIME: 1753167710.006062
[07/22 12:31:50    220s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:50    220s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:50    220s] 
[07/22 12:31:50    220s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:31:50    220s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:2094.2M, EPOCH TIME: 1753167710.019928
[07/22 12:31:50    220s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:50    220s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:50    220s] Density: 39.972%
[07/22 12:31:50    220s] ------------------------------------------------------------------
[07/22 12:31:50    220s] **opt_design ... cpu = 0:00:03, real = 0:00:03, mem = 1869.6M, totSessionCpu=0:03:41 **
[07/22 12:31:50    220s] 
[07/22 12:31:50    220s] =============================================================================================
[07/22 12:31:50    220s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.15-s110_1
[07/22 12:31:50    220s] =============================================================================================
[07/22 12:31:50    220s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/22 12:31:50    220s] ---------------------------------------------------------------------------------------------
[07/22 12:31:50    220s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:31:50    220s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.7 % )     0:00:01.6 /  0:00:01.6    1.0
[07/22 12:31:50    220s] [ DrvReport              ]      1   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.0
[07/22 12:31:50    220s] [ CellServerInit         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[07/22 12:31:50    220s] [ LibAnalyzerInit        ]      2   0:00:00.6  (  21.5 % )     0:00:00.6 /  0:00:00.6    1.0
[07/22 12:31:50    220s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:31:50    220s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:31:50    220s] [ EarlyGlobalRoute       ]      1   0:00:00.4  (  12.8 % )     0:00:00.4 /  0:00:00.3    0.9
[07/22 12:31:50    220s] [ ExtractRC              ]      1   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    1.1
[07/22 12:31:50    220s] [ TimingUpdate           ]      1   0:00:00.2  (   6.8 % )     0:00:01.4 /  0:00:01.4    1.0
[07/22 12:31:50    220s] [ FullDelayCalc          ]      1   0:00:01.2  (  40.7 % )     0:00:01.2 /  0:00:01.2    1.0
[07/22 12:31:50    220s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:31:50    220s] [ MISC                   ]          0:00:00.3  (  10.4 % )     0:00:00.3 /  0:00:00.3    1.0
[07/22 12:31:50    220s] ---------------------------------------------------------------------------------------------
[07/22 12:31:50    220s]  InitOpt #1 TOTAL                   0:00:03.0  ( 100.0 % )     0:00:03.0 /  0:00:03.0    1.0
[07/22 12:31:50    220s] ---------------------------------------------------------------------------------------------
[07/22 12:31:50    220s] 
[07/22 12:31:50    220s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.0/0:00:03.0 (1.0), totSession cpu/real = 0:03:40.8/0:15:31.6 (0.2), mem = 2047.2M
[07/22 12:31:50    220s] ** INFO : this run is activating medium effort placeOptDesign flow
[07/22 12:31:50    220s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/22 12:31:50    220s] ### Creating PhyDesignMc. totSessionCpu=0:03:41 mem=2047.2M
[07/22 12:31:50    220s] OPERPROF: Starting DPlace-Init at level 1, MEM:2047.2M, EPOCH TIME: 1753167710.025968
[07/22 12:31:50    220s] Processing tracks to init pin-track alignment.
[07/22 12:31:50    220s] z: 2, totalTracks: 1
[07/22 12:31:50    220s] z: 4, totalTracks: 1
[07/22 12:31:50    220s] z: 6, totalTracks: 1
[07/22 12:31:50    220s] z: 8, totalTracks: 1
[07/22 12:31:50    220s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/22 12:31:50    220s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2047.2M, EPOCH TIME: 1753167710.030795
[07/22 12:31:50    220s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:50    220s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:50    220s] 
[07/22 12:31:50    220s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:31:50    220s] OPERPROF:     Starting CMU at level 3, MEM:2047.2M, EPOCH TIME: 1753167710.043464
[07/22 12:31:50    220s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2047.2M, EPOCH TIME: 1753167710.043840
[07/22 12:31:50    220s] 
[07/22 12:31:50    220s] Bad Lib Cell Checking (CMU) is done! (0)
[07/22 12:31:50    220s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:2047.2M, EPOCH TIME: 1753167710.044328
[07/22 12:31:50    220s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2047.2M, EPOCH TIME: 1753167710.044343
[07/22 12:31:50    220s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2047.2M, EPOCH TIME: 1753167710.044355
[07/22 12:31:50    220s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2047.2MB).
[07/22 12:31:50    220s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.019, REAL:0.019, MEM:2047.2M, EPOCH TIME: 1753167710.044974
[07/22 12:31:50    220s] TotalInstCnt at PhyDesignMc Initialization: 12230
[07/22 12:31:50    220s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:41 mem=2047.2M
[07/22 12:31:50    220s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2047.2M, EPOCH TIME: 1753167710.051066
[07/22 12:31:50    220s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:50    220s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:50    220s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:50    220s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:50    220s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.015, REAL:0.015, MEM:2047.2M, EPOCH TIME: 1753167710.065934
[07/22 12:31:50    220s] TotalInstCnt at PhyDesignMc Destruction: 12230
[07/22 12:31:50    220s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/22 12:31:50    220s] ### Creating PhyDesignMc. totSessionCpu=0:03:41 mem=2047.2M
[07/22 12:31:50    220s] OPERPROF: Starting DPlace-Init at level 1, MEM:2047.2M, EPOCH TIME: 1753167710.066200
[07/22 12:31:50    220s] Processing tracks to init pin-track alignment.
[07/22 12:31:50    220s] z: 2, totalTracks: 1
[07/22 12:31:50    220s] z: 4, totalTracks: 1
[07/22 12:31:50    220s] z: 6, totalTracks: 1
[07/22 12:31:50    220s] z: 8, totalTracks: 1
[07/22 12:31:50    220s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/22 12:31:50    220s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2047.2M, EPOCH TIME: 1753167710.070881
[07/22 12:31:50    220s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:50    220s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:50    220s] 
[07/22 12:31:50    220s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:31:50    220s] OPERPROF:     Starting CMU at level 3, MEM:2047.2M, EPOCH TIME: 1753167710.083698
[07/22 12:31:50    220s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2047.2M, EPOCH TIME: 1753167710.084209
[07/22 12:31:50    220s] 
[07/22 12:31:50    220s] Bad Lib Cell Checking (CMU) is done! (0)
[07/22 12:31:50    220s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:2047.2M, EPOCH TIME: 1753167710.084772
[07/22 12:31:50    220s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2047.2M, EPOCH TIME: 1753167710.084789
[07/22 12:31:50    220s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2047.2M, EPOCH TIME: 1753167710.084804
[07/22 12:31:50    220s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2047.2MB).
[07/22 12:31:50    220s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.019, REAL:0.019, MEM:2047.2M, EPOCH TIME: 1753167710.085398
[07/22 12:31:50    220s] TotalInstCnt at PhyDesignMc Initialization: 12230
[07/22 12:31:50    220s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:41 mem=2047.2M
[07/22 12:31:50    220s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2047.2M, EPOCH TIME: 1753167710.091280
[07/22 12:31:50    220s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:50    220s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:50    220s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:50    220s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:50    220s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.015, REAL:0.015, MEM:2047.2M, EPOCH TIME: 1753167710.106026
[07/22 12:31:50    220s] TotalInstCnt at PhyDesignMc Destruction: 12230
[07/22 12:31:50    220s] *** Starting optimizing excluded clock nets MEM= 2047.2M) ***
[07/22 12:31:50    220s] *info: No excluded clock nets to be optimized.
[07/22 12:31:50    220s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2047.2M) ***
[07/22 12:31:50    220s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[07/22 12:31:50    220s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.29980.1
[07/22 12:31:50    220s] ### Creating RouteCongInterface, started
[07/22 12:31:50    220s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[07/22 12:31:50    220s] Begin: GigaOpt Route Type Constraints Refinement
[07/22 12:31:50    220s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:40.9/0:15:31.6 (0.2), [07/22 12:31:50    220s] ### Creating TopoMgr, started
[07/22 12:31:50    220s] ### Creating TopoMgr, finished
mem = 2047.2M
[07/22 12:31:50    220s] #optDebug: Start CG creation (mem=2047.2M)
[07/22 12:31:50    220s]  ...initializing CG  maxDriveDist 509.593000 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 50.959000 
[07/22 12:31:50    220s] (cpu=0:00:00.1, mem=2244.1M)
[07/22 12:31:50    220s]  ...processing cgPrt (cpu=0:00:00.1, mem=2244.1M)
[07/22 12:31:50    220s]  ...processing cgEgp (cpu=0:00:00.1, mem=2244.1M)
[07/22 12:31:50    220s]  ...processing cgPbk (cpu=0:00:00.1, mem=2244.1M)
[07/22 12:31:50    220s]  ...processing cgNrb(cpu=0:00:00.1, mem=2244.1M)
[07/22 12:31:50    220s]  ...processing cgObs (cpu=0:00:00.1, mem=2244.1M)
[07/22 12:31:50    220s]  ...processing cgCon (cpu=0:00:00.1, mem=2244.1M)
[07/22 12:31:50    220s]  ...processing cgPdm (cpu=0:00:00.1, mem=2244.1M)
[07/22 12:31:50    220s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2244.1M)
[07/22 12:31:50    221s] 
[07/22 12:31:50    221s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[07/22 12:31:50    221s] 
[07/22 12:31:50    221s] #optDebug: {0, 1.000}
[07/22 12:31:50    221s] ### Creating RouteCongInterface, finished
[07/22 12:31:50    221s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.29980.1
[07/22 12:31:50    221s] Updated routing constraints on 0 nets.
[07/22 12:31:50    221s] Bottom Preferred Layer:
[07/22 12:31:50    221s]     None
[07/22 12:31:50    221s] Via Pillar Rule:
[07/22 12:31:50    221s]     None
[07/22 12:31:50    221s] Finished writing unified metrics of routing constraints.
[07/22 12:31:50    221s] 
[07/22 12:31:50    221s] =============================================================================================
[07/22 12:31:50    221s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.15-s110_1
[07/22 12:31:50    221s] =============================================================================================
[07/22 12:31:50    221s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/22 12:31:50    221s] ---------------------------------------------------------------------------------------------
[07/22 12:31:50    221s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  93.2 % )     0:00:00.1 /  0:00:00.1    1.0
[07/22 12:31:50    221s] [ MISC                   ]          0:00:00.0  (   6.8 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:31:50    221s] ---------------------------------------------------------------------------------------------
[07/22 12:31:50    221s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[07/22 12:31:50    221s] ---------------------------------------------------------------------------------------------
[07/22 12:31:50    221s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:03:41.0/0:15:31.7 (0.2), mem = 2244.1M
[07/22 12:31:50    221s] 
[07/22 12:31:50    221s] End: GigaOpt Route Type Constraints Refinement
[07/22 12:31:50    221s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '*'
[07/22 12:31:50    221s] **ERROR: (TCLCMD-917):	Cannot find 'clocks' that match '*'
[07/22 12:31:50    221s] The useful skew maximum allowed delay is: 0.15
[07/22 12:31:50    221s] Deleting Lib Analyzer.
[07/22 12:31:50    221s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:41.0/0:15:31.8 (0.2), mem = 2244.1M
[07/22 12:31:50    221s] ### Creating LA Mngr. totSessionCpu=0:03:41 mem=2244.1M
[07/22 12:31:50    221s] ### Creating LA Mngr, finished. totSessionCpu=0:03:41 mem=2244.1M
[07/22 12:31:50    221s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/22 12:31:50    221s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.29980.2
[07/22 12:31:50    221s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/22 12:31:50    221s] ### Creating PhyDesignMc. totSessionCpu=0:03:41 mem=2244.1M
[07/22 12:31:50    221s] OPERPROF: Starting DPlace-Init at level 1, MEM:2244.1M, EPOCH TIME: 1753167710.266095
[07/22 12:31:50    221s] Processing tracks to init pin-track alignment.
[07/22 12:31:50    221s] z: 2, totalTracks: 1
[07/22 12:31:50    221s] z: 4, totalTracks: 1
[07/22 12:31:50    221s] z: 6, totalTracks: 1
[07/22 12:31:50    221s] z: 8, totalTracks: 1
[07/22 12:31:50    221s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/22 12:31:50    221s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2244.1M, EPOCH TIME: 1753167710.270908
[07/22 12:31:50    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:50    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:50    221s] 
[07/22 12:31:50    221s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:31:50    221s] OPERPROF:     Starting CMU at level 3, MEM:2244.1M, EPOCH TIME: 1753167710.283767
[07/22 12:31:50    221s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2244.1M, EPOCH TIME: 1753167710.284149
[07/22 12:31:50    221s] 
[07/22 12:31:50    221s] Bad Lib Cell Checking (CMU) is done! (0)
[07/22 12:31:50    221s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:2244.1M, EPOCH TIME: 1753167710.284660
[07/22 12:31:50    221s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2244.1M, EPOCH TIME: 1753167710.284681
[07/22 12:31:50    221s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2244.1M, EPOCH TIME: 1753167710.284693
[07/22 12:31:50    221s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2244.1MB).
[07/22 12:31:50    221s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.019, REAL:0.019, MEM:2244.1M, EPOCH TIME: 1753167710.285314
[07/22 12:31:50    221s] TotalInstCnt at PhyDesignMc Initialization: 12230
[07/22 12:31:50    221s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:41 mem=2244.1M
[07/22 12:31:50    221s] 
[07/22 12:31:50    221s] Footprint cell information for calculating maxBufDist
[07/22 12:31:50    221s] *info: There are 10 candidate Buffer cells
[07/22 12:31:50    221s] *info: There are 12 candidate Inverter cells
[07/22 12:31:50    221s] 
[07/22 12:31:50    221s] #optDebug: Start CG creation (mem=2244.1M)
[07/22 12:31:50    221s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 11.970000 
[07/22 12:31:50    221s] (cpu=0:00:00.1, mem=2244.1M)
[07/22 12:31:50    221s]  ...processing cgPrt (cpu=0:00:00.1, mem=2244.1M)
[07/22 12:31:50    221s]  ...processing cgEgp (cpu=0:00:00.1, mem=2244.1M)
[07/22 12:31:50    221s]  ...processing cgPbk (cpu=0:00:00.1, mem=2244.1M)
[07/22 12:31:50    221s]  ...processing cgNrb(cpu=0:00:00.1, mem=2244.1M)
[07/22 12:31:50    221s]  ...processing cgObs (cpu=0:00:00.1, mem=2244.1M)
[07/22 12:31:50    221s]  ...processing cgCon (cpu=0:00:00.1, mem=2244.1M)
[07/22 12:31:50    221s]  ...processing cgPdm (cpu=0:00:00.1, mem=2244.1M)
[07/22 12:31:50    221s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2244.1M)
[07/22 12:31:50    221s] ### Creating RouteCongInterface, started
[07/22 12:31:50    221s] 
[07/22 12:31:50    221s] Creating Lib Analyzer ...
[07/22 12:31:50    221s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[07/22 12:31:50    221s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[07/22 12:31:50    221s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[07/22 12:31:50    221s] 
[07/22 12:31:50    221s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/22 12:31:50    221s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:42 mem=2260.1M
[07/22 12:31:50    221s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:42 mem=2260.1M
[07/22 12:31:50    221s] Creating Lib Analyzer, finished. 
[07/22 12:31:50    221s] 
[07/22 12:31:50    221s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[07/22 12:31:50    221s] 
[07/22 12:31:50    221s] #optDebug: {0, 1.000}
[07/22 12:31:50    221s] ### Creating RouteCongInterface, finished
[07/22 12:31:50    221s] {MG  {7 0 4.1 0.107242}  {10 0 17.4 0.45059} }
[07/22 12:31:50    221s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2279.2M, EPOCH TIME: 1753167710.856081
[07/22 12:31:50    221s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2279.2M, EPOCH TIME: 1753167710.856191
[07/22 12:31:50    221s] 
[07/22 12:31:50    221s] Netlist preparation processing... 
[07/22 12:31:50    221s] Removed 0 instance
[07/22 12:31:50    221s] **WARN: (IMPOPT-7098):	WARNING: scan_out is an undriven net with 1 fanouts.
[07/22 12:31:50    221s] *info: Marking 0 isolation instances dont touch
[07/22 12:31:50    221s] *info: Marking 0 level shifter instances dont touch
[07/22 12:31:50    221s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2279.2M, EPOCH TIME: 1753167710.879700
[07/22 12:31:50    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12230).
[07/22 12:31:50    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:50    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:50    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:50    221s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.017, REAL:0.017, MEM:2167.2M, EPOCH TIME: 1753167710.896555
[07/22 12:31:50    221s] TotalInstCnt at PhyDesignMc Destruction: 12230
[07/22 12:31:50    221s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.29980.2
[07/22 12:31:50    221s] 
[07/22 12:31:50    221s] =============================================================================================
[07/22 12:31:50    221s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.15-s110_1
[07/22 12:31:50    221s] =============================================================================================
[07/22 12:31:50    221s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/22 12:31:50    221s] ---------------------------------------------------------------------------------------------
[07/22 12:31:50    221s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  42.7 % )     0:00:00.3 /  0:00:00.3    1.0
[07/22 12:31:50    221s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:31:50    221s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   7.1 % )     0:00:00.0 /  0:00:00.1    1.0
[07/22 12:31:50    221s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.9
[07/22 12:31:50    221s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.9 % )     0:00:00.3 /  0:00:00.3    1.0
[07/22 12:31:50    221s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (  26.5 % )     0:00:00.2 /  0:00:00.2    1.0
[07/22 12:31:50    221s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:31:50    221s] [ IncrDelayCalc          ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:31:50    221s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:31:50    221s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:03:41.7/0:15:32.4 (0.2), mem = 2167.2M
[07/22 12:31:50    221s] [ MISC                   ]          0:00:00.1  (  17.6 % )     0:00:00.1 /  0:00:00.1    0.9
[07/22 12:31:50    221s] ---------------------------------------------------------------------------------------------
[07/22 12:31:50    221s]  SimplifyNetlist #1 TOTAL           0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[07/22 12:31:50    221s] ---------------------------------------------------------------------------------------------
[07/22 12:31:50    221s] 
[07/22 12:31:51    221s] Deleting Lib Analyzer.
[07/22 12:31:51    221s] Begin: GigaOpt high fanout net optimization
[07/22 12:31:51    221s] GigaOpt HFN: use maxLocalDensity 1.2
[07/22 12:31:51    221s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[07/22 12:31:51    221s] GigaOpt HFN: use maxLocalDensity 1.2
[07/22 12:31:51    221s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[07/22 12:31:51    221s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:41.9/0:15:32.6 (0.2), mem = 2167.2M
[07/22 12:31:51    221s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.29980.3
[07/22 12:31:51    221s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/22 12:31:51    221s] ### Creating PhyDesignMc. totSessionCpu=0:03:42 mem=2167.2M
[07/22 12:31:51    221s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/22 12:31:51    221s] OPERPROF: Starting DPlace-Init at level 1, MEM:2167.2M, EPOCH TIME: 1753167711.072901
[07/22 12:31:51    221s] Processing tracks to init pin-track alignment.
[07/22 12:31:51    221s] z: 2, totalTracks: 1
[07/22 12:31:51    221s] z: 4, totalTracks: 1
[07/22 12:31:51    221s] z: 6, totalTracks: 1
[07/22 12:31:51    221s] z: 8, totalTracks: 1
[07/22 12:31:51    221s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/22 12:31:51    221s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2167.2M, EPOCH TIME: 1753167711.077435
[07/22 12:31:51    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:51    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:51    221s] 
[07/22 12:31:51    221s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:31:51    221s] OPERPROF:     Starting CMU at level 3, MEM:2167.2M, EPOCH TIME: 1753167711.090585
[07/22 12:31:51    221s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2167.2M, EPOCH TIME: 1753167711.090990
[07/22 12:31:51    221s] 
[07/22 12:31:51    221s] Bad Lib Cell Checking (CMU) is done! (0)
[07/22 12:31:51    221s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:2167.2M, EPOCH TIME: 1753167711.091573
[07/22 12:31:51    221s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2167.2M, EPOCH TIME: 1753167711.091592
[07/22 12:31:51    221s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2167.2M, EPOCH TIME: 1753167711.091605
[07/22 12:31:51    221s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2167.2MB).
[07/22 12:31:51    221s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.019, REAL:0.019, MEM:2167.2M, EPOCH TIME: 1753167711.092233
[07/22 12:31:51    221s] TotalInstCnt at PhyDesignMc Initialization: 12230
[07/22 12:31:51    221s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:42 mem=2167.2M
[07/22 12:31:51    221s] ### Creating RouteCongInterface, started
[07/22 12:31:51    221s] 
[07/22 12:31:51    221s] Creating Lib Analyzer ...
[07/22 12:31:51    221s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[07/22 12:31:51    221s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[07/22 12:31:51    221s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[07/22 12:31:51    221s] 
[07/22 12:31:51    221s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/22 12:31:51    222s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:42 mem=2167.2M
[07/22 12:31:51    222s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:42 mem=2167.2M
[07/22 12:31:51    222s] Creating Lib Analyzer, finished. 
[07/22 12:31:51    222s] 
[07/22 12:31:51    222s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[07/22 12:31:51    222s] 
[07/22 12:31:51    222s] #optDebug: {0, 1.000}
[07/22 12:31:51    222s] ### Creating RouteCongInterface, finished
[07/22 12:31:51    222s] {MG  {7 0 4.1 0.107242}  {10 0 17.4 0.45059} }
[07/22 12:31:51    222s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/22 12:31:51    222s] Total-nets :: 15891, Stn-nets :: 0, ratio :: 0 %, Total-len 321373, Stn-len 0
[07/22 12:31:51    222s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2186.3M, EPOCH TIME: 1753167711.640426
[07/22 12:31:51    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:51    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:51    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:51    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:51    222s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.015, REAL:0.015, MEM:2167.3M, EPOCH TIME: 1753167711.655525
[07/22 12:31:51    222s] TotalInstCnt at PhyDesignMc Destruction: 12230
[07/22 12:31:51    222s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.29980.3
[07/22 12:31:51    222s] 
[07/22 12:31:51    222s] =============================================================================================
[07/22 12:31:51    222s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.15-s110_1
[07/22 12:31:51    222s] =============================================================================================
[07/22 12:31:51    222s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/22 12:31:51    222s] ---------------------------------------------------------------------------------------------
[07/22 12:31:51    222s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  50.7 % )     0:00:00.3 /  0:00:00.3    1.0
[07/22 12:31:51    222s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:31:51    222s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   8.0 % )     0:00:00.0 /  0:00:00.0    0.8
[07/22 12:31:51    222s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.4 % )     0:00:00.3 /  0:00:00.3    1.0
[07/22 12:31:51    222s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:31:51    222s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:31:51    222s] [ MISC                   ]          0:00:00.2  (  36.7 % )     0:00:00.2 /  0:00:00.2    1.0
[07/22 12:31:51    222s] ---------------------------------------------------------------------------------------------
[07/22 12:31:51    222s]  DrvOpt #1 TOTAL                    0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[07/22 12:31:51    222s] ---------------------------------------------------------------------------------------------
[07/22 12:31:51    222s] 
[07/22 12:31:51    222s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:03:42.5/0:15:33.2 (0.2), mem = 2167.3M
[07/22 12:31:51    222s] GigaOpt HFN: restore maxLocalDensity to 0.98
[07/22 12:31:51    222s] GigaOpt HFN: restore maxLocalDensity to 0.98
[07/22 12:31:51    222s] End: GigaOpt high fanout net optimization
[07/22 12:31:51    222s] Begin: GigaOpt DRV Optimization
[07/22 12:31:51    222s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[07/22 12:31:51    222s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[07/22 12:31:51    222s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:42.5/0:15:33.2 (0.2), mem = 2167.3M
[07/22 12:31:51    222s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.29980.4
[07/22 12:31:51    222s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/22 12:31:51    222s] ### Creating PhyDesignMc. totSessionCpu=0:03:42 mem=2167.3M
[07/22 12:31:51    222s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/22 12:31:51    222s] OPERPROF: Starting DPlace-Init at level 1, MEM:2167.3M, EPOCH TIME: 1753167711.669176
[07/22 12:31:51    222s] Processing tracks to init pin-track alignment.
[07/22 12:31:51    222s] z: 2, totalTracks: 1
[07/22 12:31:51    222s] z: 4, totalTracks: 1
[07/22 12:31:51    222s] z: 6, totalTracks: 1
[07/22 12:31:51    222s] z: 8, totalTracks: 1
[07/22 12:31:51    222s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/22 12:31:51    222s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2167.3M, EPOCH TIME: 1753167711.673920
[07/22 12:31:51    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:51    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:31:51    222s] 
[07/22 12:31:51    222s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:31:51    222s] OPERPROF:     Starting CMU at level 3, MEM:2167.3M, EPOCH TIME: 1753167711.687039
[07/22 12:31:51    222s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2167.3M, EPOCH TIME: 1753167711.687456
[07/22 12:31:51    222s] 
[07/22 12:31:51    222s] Bad Lib Cell Checking (CMU) is done! (0)
[07/22 12:31:51    222s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.014, REAL:0.014, MEM:2167.3M, EPOCH TIME: 1753167711.687976
[07/22 12:31:51    222s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2167.3M, EPOCH TIME: 1753167711.687995
[07/22 12:31:51    222s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2167.3M, EPOCH TIME: 1753167711.688008
[07/22 12:31:51    222s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2167.3MB).
[07/22 12:31:51    222s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.019, REAL:0.019, MEM:2167.3M, EPOCH TIME: 1753167711.688662
[07/22 12:31:51    222s] TotalInstCnt at PhyDesignMc Initialization: 12230
[07/22 12:31:51    222s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:43 mem=2167.3M
[07/22 12:31:51    222s] ### Creating RouteCongInterface, started
[07/22 12:31:51    222s] 
[07/22 12:31:51    222s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[07/22 12:31:51    222s] 
[07/22 12:31:51    222s] #optDebug: {0, 1.000}
[07/22 12:31:51    222s] ### Creating RouteCongInterface, finished
[07/22 12:31:51    222s] {MG  {7 0 4.1 0.107242}  {10 0 17.4 0.45059} }
[07/22 12:31:51    222s] [GPS-DRV] Optimizer parameters ============================= 
[07/22 12:31:51    222s] [GPS-DRV] maxDensity (design): 0.95
[07/22 12:31:51    222s] [GPS-DRV] maxLocalDensity: 1.2
[07/22 12:31:51    222s] [GPS-DRV] All active and enabled setup views
[07/22 12:31:51    222s] [GPS-DRV]     wc
[07/22 12:31:51    222s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/22 12:31:51    222s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/22 12:31:51    222s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[07/22 12:31:51    222s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[07/22 12:31:51    222s] [GPS-DRV] timing-driven DRV settings
[07/22 12:31:51    222s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[07/22 12:31:51    222s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2224.6M, EPOCH TIME: 1753167711.928456
[07/22 12:31:51    222s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2224.6M, EPOCH TIME: 1753167711.928572
[07/22 12:31:51    222s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/22 12:31:51    222s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[07/22 12:31:51    222s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/22 12:31:51    222s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/22 12:31:51    222s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/22 12:31:52    222s] Info: violation cost 87047.968750 (cap = 0.000000, tran = 87047.968750, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/22 12:31:52    222s] |  1848| 19643|    -3.68|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0| 39.97%|          |         |
[07/22 12:32:00    231s] Info: violation cost 0.211607 (cap = 0.000000, tran = 0.211607, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/22 12:32:00    231s] |     2|    27|    -0.01|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|     559|     754|     563| 42.85%| 0:00:08.0|  2313.2M|
[07/22 12:32:00    231s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/22 12:32:00    231s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       2|       1| 42.85%| 0:00:00.0|  2313.2M|
[07/22 12:32:00    231s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/22 12:32:00    231s] Finished writing unified metrics of routing constraints.
[07/22 12:32:00    231s] Bottom Preferred Layer:
[07/22 12:32:00    231s]     None
[07/22 12:32:00    231s] Via Pillar Rule:
[07/22 12:32:00    231s]     None
[07/22 12:32:00    231s] 
[07/22 12:32:00    231s] *** Finish DRV Fixing (cpu=0:00:08.6 real=0:00:09.0 mem=2313.2M) ***
[07/22 12:32:00    231s] 
[07/22 12:32:00    231s] Total-nets :: 17206, Stn-nets :: 15, ratio :: 0.0871789 %, Total-len 321436, Stn-len 705.905
[07/22 12:32:00    231s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2294.1M, EPOCH TIME: 1753167720.525378
[07/22 12:32:00    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13545).
[07/22 12:32:00    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:00    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:00    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:00    231s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.019, REAL:0.019, MEM:2206.1M, EPOCH TIME: 1753167720.544715
[07/22 12:32:00    231s] TotalInstCnt at PhyDesignMc Destruction: 13545
[07/22 12:32:00    231s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.29980.4
[07/22 12:32:00    231s] 
[07/22 12:32:00    231s] =============================================================================================
[07/22 12:32:00    231s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              21.15-s110_1
[07/22 12:32:00    231s] =============================================================================================
[07/22 12:32:00    231s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/22 12:32:00    231s] ---------------------------------------------------------------------------------------------
[07/22 12:32:00    231s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[07/22 12:32:00    231s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:32:00    231s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.1    1.1
[07/22 12:32:00    231s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[07/22 12:32:00    231s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[07/22 12:32:00    231s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:32:00    231s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:08.6 /  0:00:08.5    1.0
[07/22 12:32:00    231s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:08.5 /  0:00:08.4    1.0
[07/22 12:32:00    231s] [ OptGetWeight           ]     57   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:32:00    231s] [ OptEval                ]     57   0:00:02.4  (  27.6 % )     0:00:02.4 /  0:00:02.5    1.0
[07/22 12:32:00    231s] [ OptCommit              ]     57   0:00:00.2  (   2.7 % )     0:00:00.2 /  0:00:00.2    0.8
[07/22 12:32:00    231s] [ PostCommitDelayUpdate  ]     57   0:00:00.2  (   2.5 % )     0:00:04.2 /  0:00:04.1    1.0
[07/22 12:32:00    231s] [ IncrDelayCalc          ]   1070   0:00:03.9  (  44.4 % )     0:00:03.9 /  0:00:03.9    1.0
[07/22 12:32:00    231s] [ DrvFindVioNets         ]      3   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[07/22 12:32:00    231s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.4
[07/22 12:32:00    231s] [ IncrTimingUpdate       ]     57   0:00:01.6  (  18.1 % )     0:00:01.6 /  0:00:01.6    1.0
[07/22 12:32:00    231s] [ MISC                   ]          0:00:00.2  (   2.5 % )     0:00:00.2 /  0:00:00.2    1.0
[07/22 12:32:00    231s] ---------------------------------------------------------------------------------------------
[07/22 12:32:00    231s]  DrvOpt #2 TOTAL                    0:00:08.9  ( 100.0 % )     0:00:08.9 /  0:00:08.8    1.0
[07/22 12:32:00    231s] ---------------------------------------------------------------------------------------------
[07/22 12:32:00    231s] 
[07/22 12:32:00    231s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:08.8/0:00:08.9 (1.0), totSession cpu/real = 0:03:51.3/0:15:42.1 (0.2), mem = 2206.1M
[07/22 12:32:00    231s] End: GigaOpt DRV Optimization
[07/22 12:32:00    231s] GigaOpt DRV: restore maxLocalDensity to 0.98
[07/22 12:32:00    231s] GigaOpt DRV: restore maxLocalDensity to 0.98
[07/22 12:32:00    231s] **opt_design ... cpu = 0:00:13, real = 0:00:13, mem = 2009.1M, totSessionCpu=0:03:51 **
[07/22 12:32:00    231s] 
[07/22 12:32:00    231s] Active setup views:
[07/22 12:32:00    231s]  wc
[07/22 12:32:00    231s]   Dominating endpoints: 0
[07/22 12:32:00    231s]   Dominating TNS: -0.000
[07/22 12:32:00    231s] 
[07/22 12:32:00    231s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/22 12:32:00    231s] Deleting Lib Analyzer.
[07/22 12:32:00    231s] Begin: GigaOpt Global Optimization
[07/22 12:32:00    231s] *info: use new DP (enabled)
[07/22 12:32:00    231s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[07/22 12:32:00    231s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[07/22 12:32:00    231s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:51.4/0:15:42.1 (0.2), mem = 2244.2M
[07/22 12:32:00    231s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.29980.5
[07/22 12:32:00    231s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/22 12:32:00    231s] ### Creating PhyDesignMc. totSessionCpu=0:03:51 mem=2244.2M
[07/22 12:32:00    231s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/22 12:32:00    231s] OPERPROF: Starting DPlace-Init at level 1, MEM:2244.2M, EPOCH TIME: 1753167720.615724
[07/22 12:32:00    231s] Processing tracks to init pin-track alignment.
[07/22 12:32:00    231s] z: 2, totalTracks: 1
[07/22 12:32:00    231s] z: 4, totalTracks: 1
[07/22 12:32:00    231s] z: 6, totalTracks: 1
[07/22 12:32:00    231s] z: 8, totalTracks: 1
[07/22 12:32:00    231s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/22 12:32:00    231s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2244.2M, EPOCH TIME: 1753167720.620701
[07/22 12:32:00    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:00    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:00    231s] 
[07/22 12:32:00    231s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:32:00    231s] OPERPROF:     Starting CMU at level 3, MEM:2244.2M, EPOCH TIME: 1753167720.634064
[07/22 12:32:00    231s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2244.2M, EPOCH TIME: 1753167720.634742
[07/22 12:32:00    231s] 
[07/22 12:32:00    231s] Bad Lib Cell Checking (CMU) is done! (0)
[07/22 12:32:00    231s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.015, REAL:0.015, MEM:2244.2M, EPOCH TIME: 1753167720.635299
[07/22 12:32:00    231s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2244.2M, EPOCH TIME: 1753167720.635319
[07/22 12:32:00    231s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2244.2M, EPOCH TIME: 1753167720.635331
[07/22 12:32:00    231s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2244.2MB).
[07/22 12:32:00    231s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:2244.2M, EPOCH TIME: 1753167720.636026
[07/22 12:32:00    231s] TotalInstCnt at PhyDesignMc Initialization: 13545
[07/22 12:32:00    231s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:51 mem=2244.2M
[07/22 12:32:00    231s] ### Creating RouteCongInterface, started
[07/22 12:32:00    231s] 
[07/22 12:32:00    231s] Creating Lib Analyzer ...
[07/22 12:32:00    231s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[07/22 12:32:00    231s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[07/22 12:32:00    231s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[07/22 12:32:00    231s] 
[07/22 12:32:00    231s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/22 12:32:00    231s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:52 mem=2244.2M
[07/22 12:32:00    231s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:52 mem=2244.2M
[07/22 12:32:00    231s] Creating Lib Analyzer, finished. 
[07/22 12:32:00    231s] 
[07/22 12:32:00    231s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[07/22 12:32:00    231s] 
[07/22 12:32:00    231s] #optDebug: {0, 1.000}
[07/22 12:32:00    231s] ### Creating RouteCongInterface, finished
[07/22 12:32:00    231s] {MG  {7 0 4.1 0.107242}  {10 0 17.4 0.45059} }
[07/22 12:32:01    231s] *info: 1 no-driver net excluded.
[07/22 12:32:01    231s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2263.3M, EPOCH TIME: 1753167721.096061
[07/22 12:32:01    231s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2263.3M, EPOCH TIME: 1753167721.096196
[07/22 12:32:01    231s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[07/22 12:32:01    231s] +--------+--------+---------+------------+--------+----------+---------+-------------+
[07/22 12:32:01    231s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|  End Point  |
[07/22 12:32:01    231s] +--------+--------+---------+------------+--------+----------+---------+-------------+
[07/22 12:32:01    231s] |   0.000|   0.000|   42.85%|   0:00:00.0| 2266.3M|        wc|       NA| NA          |
[07/22 12:32:01    231s] +--------+--------+---------+------------+--------+----------+---------+-------------+
[07/22 12:32:01    231s] 
[07/22 12:32:01    231s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2266.3M) ***
[07/22 12:32:01    231s] 
[07/22 12:32:01    231s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2266.3M) ***
[07/22 12:32:01    231s] Finished writing unified metrics of routing constraints.
[07/22 12:32:01    231s] Bottom Preferred Layer:
[07/22 12:32:01    231s]     None
[07/22 12:32:01    231s] Via Pillar Rule:
[07/22 12:32:01    231s]     None
[07/22 12:32:01    231s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[07/22 12:32:01    231s] Total-nets :: 17206, Stn-nets :: 15, ratio :: 0.0871789 %, Total-len 321436, Stn-len 705.905
[07/22 12:32:01    231s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2247.2M, EPOCH TIME: 1753167721.199955
[07/22 12:32:01    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13545).
[07/22 12:32:01    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:01    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:01    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:01    231s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.018, REAL:0.018, MEM:2207.2M, EPOCH TIME: 1753167721.218296
[07/22 12:32:01    231s] TotalInstCnt at PhyDesignMc Destruction: 13545
[07/22 12:32:01    231s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.29980.5
[07/22 12:32:01    231s] 
[07/22 12:32:01    231s] =============================================================================================
[07/22 12:32:01    231s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.15-s110_1
[07/22 12:32:01    231s] =============================================================================================
[07/22 12:32:01    231s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/22 12:32:01    231s] ---------------------------------------------------------------------------------------------
[07/22 12:32:01    231s] [ SlackTraversorInit     ]      1   0:00:00.0  (   4.7 % )     0:00:00.0 /  0:00:00.0    0.7
[07/22 12:32:01    231s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  47.7 % )     0:00:00.3 /  0:00:00.3    1.0
[07/22 12:32:01    231s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:32:01    231s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   8.7 % )     0:00:00.1 /  0:00:00.1    1.1
[07/22 12:32:01    231s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.5
[07/22 12:32:01    231s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.4 % )     0:00:00.3 /  0:00:00.3    1.0
[07/22 12:32:01    231s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:32:01    231s] [ TransformInit          ]      1   0:00:00.1  (  18.6 % )     0:00:00.1 /  0:00:00.1    1.0
[07/22 12:32:01    231s] [ MISC                   ]          0:00:00.1  (  13.5 % )     0:00:00.1 /  0:00:00.1    1.1
[07/22 12:32:01    231s] ---------------------------------------------------------------------------------------------
[07/22 12:32:01    231s]  GlobalOpt #1 TOTAL                 0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[07/22 12:32:01    231s] ---------------------------------------------------------------------------------------------
[07/22 12:32:01    231s] 
[07/22 12:32:01    231s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:03:52.0/0:15:42.7 (0.2), mem = 2207.2M
[07/22 12:32:01    231s] End: GigaOpt Global Optimization
[07/22 12:32:01    231s] *** Check timing (0:00:00.0)
[07/22 12:32:01    231s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/22 12:32:01    231s] Deleting Lib Analyzer.
[07/22 12:32:01    231s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[07/22 12:32:01    231s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[07/22 12:32:01    232s] ### Creating LA Mngr. totSessionCpu=0:03:52 mem=2207.2M
[07/22 12:32:01    232s] ### Creating LA Mngr, finished. totSessionCpu=0:03:52 mem=2207.2M
[07/22 12:32:01    232s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/22 12:32:01    232s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/22 12:32:01    232s] ### Creating PhyDesignMc. totSessionCpu=0:03:52 mem=2264.5M
[07/22 12:32:01    232s] OPERPROF: Starting DPlace-Init at level 1, MEM:2264.5M, EPOCH TIME: 1753167721.241869
[07/22 12:32:01    232s] Processing tracks to init pin-track alignment.
[07/22 12:32:01    232s] z: 2, totalTracks: 1
[07/22 12:32:01    232s] z: 4, totalTracks: 1
[07/22 12:32:01    232s] z: 6, totalTracks: 1
[07/22 12:32:01    232s] z: 8, totalTracks: 1
[07/22 12:32:01    232s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/22 12:32:01    232s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2264.5M, EPOCH TIME: 1753167721.249699
[07/22 12:32:01    232s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:01    232s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:01    232s] 
[07/22 12:32:01    232s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:32:01    232s] OPERPROF:     Starting CMU at level 3, MEM:2264.5M, EPOCH TIME: 1753167721.269283
[07/22 12:32:01    232s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2264.5M, EPOCH TIME: 1753167721.270053
[07/22 12:32:01    232s] 
[07/22 12:32:01    232s] Bad Lib Cell Checking (CMU) is done! (0)
[07/22 12:32:01    232s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.021, REAL:0.021, MEM:2264.5M, EPOCH TIME: 1753167721.271013
[07/22 12:32:01    232s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2264.5M, EPOCH TIME: 1753167721.271056
[07/22 12:32:01    232s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2264.5M, EPOCH TIME: 1753167721.271081
[07/22 12:32:01    232s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2264.5MB).
[07/22 12:32:01    232s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.030, MEM:2264.5M, EPOCH TIME: 1753167721.272267
[07/22 12:32:01    232s] TotalInstCnt at PhyDesignMc Initialization: 13545
[07/22 12:32:01    232s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:52 mem=2264.5M
[07/22 12:32:01    232s] 
[07/22 12:32:01    232s] Creating Lib Analyzer ...
[07/22 12:32:01    232s] Begin: Area Reclaim Optimization
[07/22 12:32:01    232s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:52.1/0:15:42.9 (0.2), mem = 2264.5M
[07/22 12:32:01    232s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[07/22 12:32:01    232s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[07/22 12:32:01    232s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[07/22 12:32:01    232s] 
[07/22 12:32:01    232s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/22 12:32:01    232s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:52 mem=2266.5M
[07/22 12:32:01    232s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:52 mem=2266.5M
[07/22 12:32:01    232s] Creating Lib Analyzer, finished. 
[07/22 12:32:01    232s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.29980.6
[07/22 12:32:01    232s] ### Creating RouteCongInterface, started
[07/22 12:32:01    232s] 
[07/22 12:32:01    232s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[07/22 12:32:01    232s] 
[07/22 12:32:01    232s] #optDebug: {0, 1.000}
[07/22 12:32:01    232s] ### Creating RouteCongInterface, finished
[07/22 12:32:01    232s] {MG  {7 0 4.1 0.107242}  {10 0 17.4 0.45059} }
[07/22 12:32:01    232s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2266.5M, EPOCH TIME: 1753167721.680875
[07/22 12:32:01    232s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2266.5M, EPOCH TIME: 1753167721.680975
[07/22 12:32:01    232s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 42.85
[07/22 12:32:01    232s] +---------+---------+--------+--------+------------+--------+
[07/22 12:32:01    232s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/22 12:32:01    232s] +---------+---------+--------+--------+------------+--------+
[07/22 12:32:01    232s] |   42.85%|        -|   0.000|   0.000|   0:00:00.0| 2266.5M|
[07/22 12:32:01    232s] |   42.85%|        0|   0.000|   0.000|   0:00:00.0| 2270.0M|
[07/22 12:32:01    232s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[07/22 12:32:01    232s] |   42.85%|        0|   0.000|   0.000|   0:00:00.0| 2270.0M|
[07/22 12:32:02    232s] |   42.82%|       16|   0.000|   0.000|   0:00:01.0| 2293.6M|
[07/22 12:32:03    234s] |   42.68%|      185|   0.000|   0.000|   0:00:01.0| 2293.6M|
[07/22 12:32:03    234s] |   42.68%|        4|   0.000|   0.000|   0:00:00.0| 2293.6M|
[07/22 12:32:03    234s] |   42.68%|        1|   0.000|   0.000|   0:00:00.0| 2293.6M|
[07/22 12:32:03    234s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[07/22 12:32:03    234s] |   42.68%|        0|   0.000|   0.000|   0:00:00.0| 2293.6M|
[07/22 12:32:03    234s] |   42.68%|        0|   0.000|   0.000|   0:00:00.0| 2293.6M|
[07/22 12:32:03    234s] 
[07/22 12:32:03    234s] ** Summary: Restruct = 0 Buffer Deletion = 14 Declone = 3 Resize = 189 **
[07/22 12:32:03    234s] --------------------------------------------------------------
[07/22 12:32:03    234s] |                                   | Total     | Sequential |
[07/22 12:32:03    234s] --------------------------------------------------------------
[07/22 12:32:03    234s] | Num insts resized                 |     185  |       0    |
[07/22 12:32:03    234s] +---------+---------+--------+--------+------------+--------+
[07/22 12:32:03    234s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 42.68
[07/22 12:32:03    234s] | Num insts undone                  |       1  |       0    |
[07/22 12:32:03    234s] | Num insts Downsized               |     185  |       0    |
[07/22 12:32:03    234s] | Num insts Samesized               |       0  |       0    |
[07/22 12:32:03    234s] | Num insts Upsized                 |       0  |       0    |
[07/22 12:32:03    234s] | Num multiple commits+uncommits    |       4  |       -    |
[07/22 12:32:03    234s] --------------------------------------------------------------
[07/22 12:32:03    234s] Finished writing unified metrics of routing constraints.
[07/22 12:32:03    234s] Bottom Preferred Layer:
[07/22 12:32:03    234s]     None
[07/22 12:32:03    234s] Via Pillar Rule:
[07/22 12:32:03    234s]     None
[07/22 12:32:03    234s] 
[07/22 12:32:03    234s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[07/22 12:32:03    234s] End: Core Area Reclaim Optimization (cpu = 0:00:02.2) (real = 0:00:02.0) **
[07/22 12:32:03    234s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.29980.6
[07/22 12:32:03    234s] 
[07/22 12:32:03    234s] =============================================================================================
[07/22 12:32:03    234s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.15-s110_1
[07/22 12:32:03    234s] =============================================================================================
[07/22 12:32:03    234s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/22 12:32:03    234s] ---------------------------------------------------------------------------------------------
[07/22 12:32:03    234s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.0
[07/22 12:32:03    234s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  12.5 % )     0:00:00.3 /  0:00:00.3    1.0
[07/22 12:32:03    234s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:32:03    234s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.8
[07/22 12:32:03    234s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.2
[07/22 12:32:03    234s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:32:03    234s] [ OptimizationStep       ]      1   0:00:00.1  (   5.3 % )     0:00:01.8 /  0:00:01.8    1.0
[07/22 12:32:03    234s] [ OptSingleIteration     ]      8   0:00:00.1  (   3.3 % )     0:00:01.7 /  0:00:01.7    1.0
[07/22 12:32:03    234s] [ OptGetWeight           ]   1221   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[07/22 12:32:03    234s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:03:54.3/0:15:45.1 (0.2), mem = 2293.6M
[07/22 12:32:03    234s] [ OptEval                ]   1221   0:00:00.5  (  20.4 % )     0:00:00.5 /  0:00:00.5    1.1
[07/22 12:32:03    234s] [ OptCommit              ]   1221   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.1
[07/22 12:32:03    234s] [ PostCommitDelayUpdate  ]   1222   0:00:00.1  (   2.5 % )     0:00:00.8 /  0:00:00.7    1.0
[07/22 12:32:03    234s] [ IncrDelayCalc          ]    241   0:00:00.7  (  31.4 % )     0:00:00.7 /  0:00:00.7    1.0
[07/22 12:32:03    234s] [ IncrTimingUpdate       ]     76   0:00:00.4  (  17.6 % )     0:00:00.4 /  0:00:00.4    0.9
[07/22 12:32:03    234s] [ MISC                   ]          0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.0    0.9
[07/22 12:32:03    234s] ---------------------------------------------------------------------------------------------
[07/22 12:32:03    234s]  AreaOpt #1 TOTAL                   0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.2    1.0
[07/22 12:32:03    234s] ---------------------------------------------------------------------------------------------
[07/22 12:32:03    234s] 
[07/22 12:32:03    234s] Executing incremental physical updates
[07/22 12:32:03    234s] Executing incremental physical updates
[07/22 12:32:03    234s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2274.5M, EPOCH TIME: 1753167723.537474
[07/22 12:32:03    234s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13528).
[07/22 12:32:03    234s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:03    234s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:03    234s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:03    234s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.017, REAL:0.017, MEM:2211.5M, EPOCH TIME: 1753167723.554967
[07/22 12:32:03    234s] TotalInstCnt at PhyDesignMc Destruction: 13528
[07/22 12:32:03    234s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2211.52M, totSessionCpu=0:03:54).
[07/22 12:32:03    234s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2211.5M, EPOCH TIME: 1753167723.608554
[07/22 12:32:03    234s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:03    234s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:03    234s] 
[07/22 12:32:03    234s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:32:03    234s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:2211.5M, EPOCH TIME: 1753167723.622297
[07/22 12:32:03    234s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:03    234s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:03    234s] **INFO: Flow update: Design is easy to close.
[07/22 12:32:03    234s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:54.4/0:15:45.2 (0.2), mem = 2211.5M
[07/22 12:32:03    234s] User Input Parameters:
[07/22 12:32:03    234s] - Congestion Driven    : On
[07/22 12:32:03    234s] - Timing Driven        : On
[07/22 12:32:03    234s] - Area-Violation Based : On
[07/22 12:32:03    234s] - Start Rollback Level : -5
[07/22 12:32:03    234s] - Legalized            : On
[07/22 12:32:03    234s] - Window Based         : Off
[07/22 12:32:03    234s] - eDen incr mode       : Off
[07/22 12:32:03    234s] - Small incr mode      : Off
[07/22 12:32:03    234s] 
[07/22 12:32:03    234s] 
[07/22 12:32:03    234s] *** Start incrementalPlace ***
[07/22 12:32:03    234s] no activity file in design. spp won't run.
[07/22 12:32:03    234s] Effort level <high> specified for reg2reg path_group
[07/22 12:32:03    234s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2213.5M, EPOCH TIME: 1753167723.753200
[07/22 12:32:03    234s] No Views given, use default active views for adaptive view pruning
[07/22 12:32:03    234s] SKP will enable view:
[07/22 12:32:03    234s]   wc
[07/22 12:32:03    234s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.003, REAL:0.003, MEM:2213.5M, EPOCH TIME: 1753167723.756045
[07/22 12:32:03    234s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2213.5M, EPOCH TIME: 1753167723.756099
[07/22 12:32:03    234s] Starting Early Global Route congestion estimation: mem = 2213.5M
[07/22 12:32:03    234s] (I)      ==================== Layers =====================
[07/22 12:32:03    234s] (I)      +-----+----+---------+---------+--------+-------+
[07/22 12:32:03    234s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[07/22 12:32:03    234s] (I)      +-----+----+---------+---------+--------+-------+
[07/22 12:32:03    234s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[07/22 12:32:03    234s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[07/22 12:32:03    234s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[07/22 12:32:03    234s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[07/22 12:32:03    234s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[07/22 12:32:03    234s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[07/22 12:32:03    234s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[07/22 12:32:03    234s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[07/22 12:32:03    234s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[07/22 12:32:03    234s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[07/22 12:32:03    234s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[07/22 12:32:03    234s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[07/22 12:32:03    234s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[07/22 12:32:03    234s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[07/22 12:32:03    234s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[07/22 12:32:03    234s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[07/22 12:32:03    234s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[07/22 12:32:03    234s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[07/22 12:32:03    234s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[07/22 12:32:03    234s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[07/22 12:32:03    234s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[07/22 12:32:03    234s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[07/22 12:32:03    234s] (I)      +-----+----+---------+---------+--------+-------+
[07/22 12:32:03    234s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[07/22 12:32:03    234s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[07/22 12:32:03    234s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[07/22 12:32:03    234s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[07/22 12:32:03    234s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[07/22 12:32:03    234s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[07/22 12:32:03    234s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[07/22 12:32:03    234s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[07/22 12:32:03    234s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[07/22 12:32:03    234s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[07/22 12:32:03    234s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[07/22 12:32:03    234s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[07/22 12:32:03    234s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[07/22 12:32:03    234s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[07/22 12:32:03    234s] (I)      +-----+----+---------+---------+--------+-------+
[07/22 12:32:03    234s] (I)      Started Import and model ( Curr Mem: 2213.52 MB )
[07/22 12:32:03    234s] (I)      Default pattern map key = project_default.
[07/22 12:32:03    234s] (I)      == Non-default Options ==
[07/22 12:32:03    234s] (I)      Maximum routing layer                              : 11
[07/22 12:32:03    234s] (I)      Number of threads                                  : 1
[07/22 12:32:03    234s] (I)      Use non-blocking free Dbs wires                    : false
[07/22 12:32:03    234s] (I)      Method to set GCell size                           : row
[07/22 12:32:03    234s] (I)      Counted 101842 PG shapes. We will not process PG shapes layer by layer.
[07/22 12:32:03    234s] (I)      Use row-based GCell size
[07/22 12:32:03    234s] (I)      Use row-based GCell align
[07/22 12:32:03    234s] (I)      layer 0 area = 80000
[07/22 12:32:03    234s] (I)      layer 1 area = 80000
[07/22 12:32:03    234s] (I)      layer 2 area = 80000
[07/22 12:32:03    234s] (I)      layer 3 area = 80000
[07/22 12:32:03    234s] (I)      layer 4 area = 80000
[07/22 12:32:03    234s] (I)      layer 5 area = 80000
[07/22 12:32:03    234s] (I)      layer 6 area = 80000
[07/22 12:32:03    234s] (I)      layer 7 area = 80000
[07/22 12:32:03    234s] (I)      layer 8 area = 80000
[07/22 12:32:03    234s] (I)      layer 9 area = 400000
[07/22 12:32:03    234s] (I)      layer 10 area = 400000
[07/22 12:32:03    234s] (I)      GCell unit size   : 3420
[07/22 12:32:03    234s] (I)      GCell multiplier  : 1
[07/22 12:32:03    234s] (I)      GCell row height  : 3420
[07/22 12:32:03    234s] (I)      Actual row height : 3420
[07/22 12:32:03    234s] (I)      GCell align ref   : 5200 5320
[07/22 12:32:03    234s] [NR-eGR] Track table information for default rule: 
[07/22 12:32:03    234s] [NR-eGR] Metal1 has single uniform track structure
[07/22 12:32:03    234s] [NR-eGR] Metal2 has single uniform track structure
[07/22 12:32:03    234s] [NR-eGR] Metal3 has single uniform track structure
[07/22 12:32:03    234s] [NR-eGR] Metal4 has single uniform track structure
[07/22 12:32:03    234s] [NR-eGR] Metal5 has single uniform track structure
[07/22 12:32:03    234s] [NR-eGR] Metal6 has single uniform track structure
[07/22 12:32:03    234s] [NR-eGR] Metal7 has single uniform track structure
[07/22 12:32:03    234s] [NR-eGR] Metal8 has single uniform track structure
[07/22 12:32:03    234s] [NR-eGR] Metal9 has single uniform track structure
[07/22 12:32:03    234s] [NR-eGR] Metal10 has single uniform track structure
[07/22 12:32:03    234s] [NR-eGR] Metal11 has single uniform track structure
[07/22 12:32:03    234s] (I)      ==================== Default via =====================
[07/22 12:32:03    234s] (I)      +----+------------------+----------------------------+
[07/22 12:32:03    234s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[07/22 12:32:03    234s] (I)      +----+------------------+----------------------------+
[07/22 12:32:03    234s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[07/22 12:32:03    234s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[07/22 12:32:03    234s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[07/22 12:32:03    234s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[07/22 12:32:03    234s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[07/22 12:32:03    234s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[07/22 12:32:03    234s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[07/22 12:32:03    234s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[07/22 12:32:03    234s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[07/22 12:32:03    234s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[07/22 12:32:03    234s] (I)      +----+------------------+----------------------------+
[07/22 12:32:03    234s] [NR-eGR] Read 191272 PG shapes
[07/22 12:32:03    234s] [NR-eGR] Read 0 clock shapes
[07/22 12:32:03    234s] [NR-eGR] Read 0 other shapes
[07/22 12:32:03    234s] [NR-eGR] #Routing Blockages  : 0
[07/22 12:32:03    234s] [NR-eGR] #Instance Blockages : 0
[07/22 12:32:03    234s] [NR-eGR] #PG Blockages       : 191272
[07/22 12:32:03    234s] [NR-eGR] #Halo Blockages     : 0
[07/22 12:32:03    234s] [NR-eGR] #Boundary Blockages : 0
[07/22 12:32:03    234s] [NR-eGR] #Clock Blockages    : 0
[07/22 12:32:03    234s] [NR-eGR] #Other Blockages    : 0
[07/22 12:32:03    234s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/22 12:32:03    234s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/22 12:32:03    234s] [NR-eGR] Read 17189 nets ( ignored 0 )
[07/22 12:32:03    234s] (I)      early_global_route_priority property id does not exist.
[07/22 12:32:03    234s] (I)      Read Num Blocks=191272  Num Prerouted Wires=0  Num CS=0
[07/22 12:32:03    234s] (I)      Layer 1 (V) : #blockages 22428 : #preroutes 0
[07/22 12:32:03    234s] (I)      Layer 2 (H) : #blockages 22428 : #preroutes 0
[07/22 12:32:03    234s] (I)      Layer 3 (V) : #blockages 22428 : #preroutes 0
[07/22 12:32:03    234s] (I)      Layer 4 (H) : #blockages 22428 : #preroutes 0
[07/22 12:32:03    234s] (I)      Layer 5 (V) : #blockages 22428 : #preroutes 0
[07/22 12:32:03    234s] (I)      Layer 6 (H) : #blockages 22428 : #preroutes 0
[07/22 12:32:03    234s] (I)      Layer 7 (V) : #blockages 22428 : #preroutes 0
[07/22 12:32:03    234s] (I)      Layer 8 (H) : #blockages 22428 : #preroutes 0
[07/22 12:32:03    234s] (I)      Layer 9 (V) : #blockages 11592 : #preroutes 0
[07/22 12:32:03    234s] (I)      Layer 10 (H) : #blockages 256 : #preroutes 0
[07/22 12:32:03    234s] (I)      Number of ignored nets                =      0
[07/22 12:32:03    234s] (I)      Number of connected nets              =      0
[07/22 12:32:03    234s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/22 12:32:03    234s] (I)      Number of clock nets                  =      0.  Ignored: No
[07/22 12:32:03    234s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/22 12:32:03    234s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/22 12:32:03    234s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/22 12:32:03    234s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/22 12:32:03    234s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/22 12:32:03    234s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/22 12:32:03    234s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/22 12:32:03    234s] (I)      Ndr track 0 does not exist
[07/22 12:32:03    234s] (I)      ---------------------Grid Graph Info--------------------
[07/22 12:32:03    234s] (I)      Routing area        : (0, 0) - (616800, 615980)
[07/22 12:32:03    234s] (I)      Core area           : (5200, 5320) - (611600, 610660)
[07/22 12:32:03    234s] (I)      Site width          :   400  (dbu)
[07/22 12:32:03    234s] (I)      Row height          :  3420  (dbu)
[07/22 12:32:03    234s] (I)      GCell row height    :  3420  (dbu)
[07/22 12:32:03    234s] (I)      GCell width         :  3420  (dbu)
[07/22 12:32:03    234s] (I)      GCell height        :  3420  (dbu)
[07/22 12:32:03    234s] (I)      Grid                :   180   180    11
[07/22 12:32:03    234s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[07/22 12:32:03    234s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[07/22 12:32:03    234s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[07/22 12:32:03    234s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[07/22 12:32:03    234s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[07/22 12:32:03    234s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[07/22 12:32:03    234s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[07/22 12:32:03    234s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[07/22 12:32:03    234s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[07/22 12:32:03    234s] (I)      Total num of tracks :  1621  1542  1621  1542  1621  1542  1621  1542  1621   616   648
[07/22 12:32:03    234s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[07/22 12:32:03    234s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[07/22 12:32:03    234s] (I)      --------------------------------------------------------
[07/22 12:32:03    234s] 
[07/22 12:32:03    234s] [NR-eGR] ============ Routing rule table ============
[07/22 12:32:03    234s] [NR-eGR] Rule id: 0  Nets: 17189
[07/22 12:32:03    234s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/22 12:32:03    234s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[07/22 12:32:03    234s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[07/22 12:32:03    234s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[07/22 12:32:03    234s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[07/22 12:32:03    234s] [NR-eGR] ========================================
[07/22 12:32:03    234s] [NR-eGR] 
[07/22 12:32:03    234s] (I)      =============== Blocked Tracks ===============
[07/22 12:32:03    234s] (I)      +-------+---------+----------+---------------+
[07/22 12:32:03    234s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/22 12:32:03    234s] (I)      +-------+---------+----------+---------------+
[07/22 12:32:03    234s] (I)      |     1 |       0 |        0 |         0.00% |
[07/22 12:32:03    234s] (I)      |     2 |  277560 |    68354 |        24.63% |
[07/22 12:32:03    234s] (I)      |     3 |  291780 |    27946 |         9.58% |
[07/22 12:32:03    234s] (I)      |     4 |  277560 |    68354 |        24.63% |
[07/22 12:32:03    234s] (I)      |     5 |  291780 |    27946 |         9.58% |
[07/22 12:32:03    234s] (I)      |     6 |  277560 |    68354 |        24.63% |
[07/22 12:32:03    234s] (I)      |     7 |  291780 |    27946 |         9.58% |
[07/22 12:32:03    234s] (I)      |     8 |  277560 |    68354 |        24.63% |
[07/22 12:32:03    234s] (I)      |     9 |  291780 |    28836 |         9.88% |
[07/22 12:32:03    234s] (I)      |    10 |  110880 |    34495 |        31.11% |
[07/22 12:32:03    234s] (I)      |    11 |  116640 |     1800 |         1.54% |
[07/22 12:32:03    234s] (I)      +-------+---------+----------+---------------+
[07/22 12:32:03    234s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.08 sec, Curr Mem: 2228.66 MB )
[07/22 12:32:03    234s] (I)      Reset routing kernel
[07/22 12:32:03    234s] (I)      Started Global Routing ( Curr Mem: 2228.66 MB )
[07/22 12:32:03    234s] (I)      totalPins=57279  totalGlobalPin=55525 (96.94%)
[07/22 12:32:03    234s] (I)      total 2D Cap : 2316470 = (1217118 H, 1099352 V)
[07/22 12:32:03    234s] (I)      
[07/22 12:32:03    234s] (I)      ============  Phase 1a Route ============
[07/22 12:32:03    234s] [NR-eGR] Layer group 1: route 17189 net(s) in layer range [2, 11]
[07/22 12:32:03    234s] (I)      Usage: 178202 = (87498 H, 90704 V) = (7.19% H, 8.25% V) = (1.496e+05um H, 1.551e+05um V)
[07/22 12:32:03    234s] (I)      
[07/22 12:32:03    234s] (I)      ============  Phase 1b Route ============
[07/22 12:32:03    234s] (I)      Usage: 178202 = (87498 H, 90704 V) = (7.19% H, 8.25% V) = (1.496e+05um H, 1.551e+05um V)
[07/22 12:32:03    234s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.047254e+05um
[07/22 12:32:03    234s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/22 12:32:03    234s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/22 12:32:03    234s] (I)      
[07/22 12:32:03    234s] (I)      ============  Phase 1c Route ============
[07/22 12:32:03    234s] (I)      Usage: 178202 = (87498 H, 90704 V) = (7.19% H, 8.25% V) = (1.496e+05um H, 1.551e+05um V)
[07/22 12:32:03    234s] (I)      
[07/22 12:32:03    234s] (I)      ============  Phase 1d Route ============
[07/22 12:32:03    234s] (I)      Usage: 178202 = (87498 H, 90704 V) = (7.19% H, 8.25% V) = (1.496e+05um H, 1.551e+05um V)
[07/22 12:32:03    234s] (I)      
[07/22 12:32:03    234s] (I)      ============  Phase 1e Route ============
[07/22 12:32:03    234s] (I)      Usage: 178202 = (87498 H, 90704 V) = (7.19% H, 8.25% V) = (1.496e+05um H, 1.551e+05um V)
[07/22 12:32:03    234s] (I)      
[07/22 12:32:03    234s] (I)      ============  Phase 1l Route ============
[07/22 12:32:03    234s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.047254e+05um
[07/22 12:32:03    234s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/22 12:32:03    234s] (I)      Layer  2:     257548     79505        15           0      275481    ( 0.00%) 
[07/22 12:32:03    234s] (I)      Layer  3:     277626     78878         0           0      289980    ( 0.00%) 
[07/22 12:32:03    234s] (I)      Layer  4:     257548     30905         0           0      275481    ( 0.00%) 
[07/22 12:32:03    234s] (I)      Layer  5:     277626     10621         0           0      289980    ( 0.00%) 
[07/22 12:32:03    234s] (I)      Layer  6:     257548      1687         0           0      275481    ( 0.00%) 
[07/22 12:32:03    234s] (I)      Layer  7:     277626       201         0           0      289980    ( 0.00%) 
[07/22 12:32:03    234s] (I)      Layer  8:     257548         0         0           0      275481    ( 0.00%) 
[07/22 12:32:03    234s] (I)      Layer  9:     277370         0         0           0      289980    ( 0.00%) 
[07/22 12:32:03    234s] (I)      Layer 10:      75896         0         0        8571      101622    ( 7.78%) 
[07/22 12:32:03    234s] (I)      Layer 11:     114202         0         0        1289      114703    ( 1.11%) 
[07/22 12:32:03    234s] (I)      Total:       2330538    201797        15        9858     2478168    ( 0.40%) 
[07/22 12:32:03    234s] (I)      
[07/22 12:32:03    234s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/22 12:32:03    234s] [NR-eGR]                        OverCon            
[07/22 12:32:03    234s] [NR-eGR]                         #Gcell     %Gcell
[07/22 12:32:03    234s] [NR-eGR]        Layer             (1-2)    OverCon
[07/22 12:32:03    234s] [NR-eGR] ----------------------------------------------
[07/22 12:32:03    234s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/22 12:32:03    234s] [NR-eGR]  Metal2 ( 2)        14( 0.04%)   ( 0.04%) 
[07/22 12:32:03    234s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/22 12:32:03    234s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/22 12:32:03    234s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/22 12:32:03    234s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[07/22 12:32:03    234s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[07/22 12:32:03    234s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[07/22 12:32:03    234s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[07/22 12:32:03    234s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[07/22 12:32:03    234s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[07/22 12:32:03    234s] [NR-eGR] ----------------------------------------------
[07/22 12:32:03    234s] [NR-eGR]        Total        14( 0.00%)   ( 0.00%) 
[07/22 12:32:03    234s] [NR-eGR] 
[07/22 12:32:03    234s] (I)      Finished Global Routing ( CPU: 0.10 sec, Real: 0.13 sec, Curr Mem: 2234.66 MB )
[07/22 12:32:03    234s] (I)      total 2D Cap : 2349907 = (1231947 H, 1117960 V)
[07/22 12:32:03    234s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.165, REAL:0.224, MEM:2234.7M, EPOCH TIME: 1753167723.980389
[07/22 12:32:03    234s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/22 12:32:03    234s] OPERPROF: Starting HotSpotCal at level 1, MEM:2234.7M, EPOCH TIME: 1753167723.980417
[07/22 12:32:03    234s] Early Global Route congestion estimation runtime: 0.22 seconds, mem = 2234.7M
[07/22 12:32:03    234s] [hotspot] +------------+---------------+---------------+
[07/22 12:32:03    234s] [hotspot] |            |   max hotspot | total hotspot |
[07/22 12:32:03    234s] [hotspot] +------------+---------------+---------------+
[07/22 12:32:03    234s] [hotspot] | normalized |          0.00 |          0.00 |
[07/22 12:32:03    234s] [hotspot] +------------+---------------+---------------+
[07/22 12:32:03    234s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/22 12:32:03    234s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.001, MEM:2234.7M, EPOCH TIME: 1753167723.981903
[07/22 12:32:03    234s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/22 12:32:03    234s] 
[07/22 12:32:03    234s] === incrementalPlace Internal Loop 1 ===
[07/22 12:32:03    234s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[07/22 12:32:03    234s] OPERPROF: Starting IPInitSPData at level 1, MEM:2234.7M, EPOCH TIME: 1753167723.982248
[07/22 12:32:03    234s] Processing tracks to init pin-track alignment.
[07/22 12:32:03    234s] z: 2, totalTracks: 1
[07/22 12:32:03    234s] z: 4, totalTracks: 1
[07/22 12:32:03    234s] z: 6, totalTracks: 1
[07/22 12:32:03    234s] z: 8, totalTracks: 1
[07/22 12:32:03    234s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/22 12:32:03    234s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2234.7M, EPOCH TIME: 1753167723.987128
[07/22 12:32:03    234s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:03    234s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:03    234s] 
[07/22 12:32:03    234s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:32:04    234s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2234.7M, EPOCH TIME: 1753167724.000087
[07/22 12:32:04    234s] OPERPROF:   Starting post-place ADS at level 2, MEM:2234.7M, EPOCH TIME: 1753167724.000128
[07/22 12:32:04    234s] ADSU 0.427 -> 0.427. site 268332.000 -> 268332.000. GS 13.680
[07/22 12:32:04    234s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.016, REAL:0.016, MEM:2234.7M, EPOCH TIME: 1753167724.016236
[07/22 12:32:04    234s] OPERPROF:   Starting spMPad at level 2, MEM:2227.7M, EPOCH TIME: 1753167724.017021
[07/22 12:32:04    234s] OPERPROF:     Starting spContextMPad at level 3, MEM:2227.7M, EPOCH TIME: 1753167724.017263
[07/22 12:32:04    234s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2227.7M, EPOCH TIME: 1753167724.017281
[07/22 12:32:04    234s] OPERPROF:   Finished spMPad at level 2, CPU:0.002, REAL:0.002, MEM:2227.7M, EPOCH TIME: 1753167724.018856
[07/22 12:32:04    234s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2227.7M, EPOCH TIME: 1753167724.020722
[07/22 12:32:04    234s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2227.7M, EPOCH TIME: 1753167724.020918
[07/22 12:32:04    234s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2227.7M, EPOCH TIME: 1753167724.021258
[07/22 12:32:04    234s] no activity file in design. spp won't run.
[07/22 12:32:04    234s] [spp] 0
[07/22 12:32:04    234s] [adp] 0:1:1:3
[07/22 12:32:04    234s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.001, REAL:0.001, MEM:2227.7M, EPOCH TIME: 1753167724.022710
[07/22 12:32:04    234s] SP #FI/SF FL/PI 0/0 13528/0
[07/22 12:32:04    234s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.041, REAL:0.041, MEM:2227.7M, EPOCH TIME: 1753167724.023512
[07/22 12:32:04    234s] PP off. flexM 0
[07/22 12:32:04    234s] OPERPROF: Starting CDPad at level 1, MEM:2227.7M, EPOCH TIME: 1753167724.027786
[07/22 12:32:04    234s] 3DP is on.
[07/22 12:32:04    234s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[07/22 12:32:04    234s] design sh 0.188. rd 0.200
[07/22 12:32:04    234s] design sh 0.188. rd 0.200
[07/22 12:32:04    234s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[07/22 12:32:04    234s] design sh 0.188. rd 0.200
[07/22 12:32:04    234s] CDPadU 0.658 -> 0.479. R=0.427, N=13528, GS=1.710
[07/22 12:32:04    234s] OPERPROF: Finished CDPad at level 1, CPU:0.077, REAL:0.078, MEM:2231.7M, EPOCH TIME: 1753167724.105305
[07/22 12:32:04    234s] OPERPROF: Starting InitSKP at level 1, MEM:2231.7M, EPOCH TIME: 1753167724.105365
[07/22 12:32:04    234s] no activity file in design. spp won't run.
[07/22 12:32:04    234s] no activity file in design. spp won't run.
[07/22 12:32:04    235s] **WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
[07/22 12:32:04    235s] SKP cleared!
[07/22 12:32:04    235s] OPERPROF: Finished InitSKP at level 1, CPU:0.401, REAL:0.401, MEM:2248.4M, EPOCH TIME: 1753167724.506805
[07/22 12:32:04    235s] NP #FI/FS/SF FL/PI: 0/0/0 13528/0
[07/22 12:32:04    235s] no activity file in design. spp won't run.
[07/22 12:32:04    235s] 
[07/22 12:32:04    235s] AB Est...
[07/22 12:32:04    235s] OPERPROF: Starting npPlace at level 1, MEM:2248.4M, EPOCH TIME: 1753167724.523625
[07/22 12:32:04    235s] OPERPROF: Finished npPlace at level 1, CPU:0.020, REAL:0.021, MEM:2268.2M, EPOCH TIME: 1753167724.544129
[07/22 12:32:04    235s] Iteration  4: Skipped, with CDP Off
[07/22 12:32:04    235s] 
[07/22 12:32:04    235s] AB Est...
[07/22 12:32:04    235s] OPERPROF: Starting npPlace at level 1, MEM:2268.2M, EPOCH TIME: 1753167724.560615
[07/22 12:32:04    235s] OPERPROF: Finished npPlace at level 1, CPU:0.019, REAL:0.019, MEM:2268.2M, EPOCH TIME: 1753167724.579440
[07/22 12:32:04    235s] Iteration  5: Skipped, with CDP Off
[07/22 12:32:04    235s] 
[07/22 12:32:04    235s] AB Est...
[07/22 12:32:04    235s] OPERPROF: Starting npPlace at level 1, MEM:2268.2M, EPOCH TIME: 1753167724.595050
[07/22 12:32:04    235s] OPERPROF: Finished npPlace at level 1, CPU:0.019, REAL:0.019, MEM:2268.2M, EPOCH TIME: 1753167724.614108
[07/22 12:32:04    235s] Iteration  6: Skipped, with CDP Off
[07/22 12:32:04    235s] OPERPROF: Starting npPlace at level 1, MEM:2268.2M, EPOCH TIME: 1753167724.652369
[07/22 12:32:05    236s] Iteration  7: Total net bbox = 2.317e+05 (1.08e+05 1.24e+05)
[07/22 12:32:05    236s]               Est.  stn bbox = 3.478e+05 (1.63e+05 1.84e+05)
[07/22 12:32:05    236s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 2268.2M
[07/22 12:32:05    236s] OPERPROF: Finished npPlace at level 1, CPU:0.949, REAL:0.950, MEM:2268.2M, EPOCH TIME: 1753167725.602662
[07/22 12:32:05    236s] no activity file in design. spp won't run.
[07/22 12:32:05    236s] NP #FI/FS/SF FL/PI: 0/0/0 13528/0
[07/22 12:32:05    236s] no activity file in design. spp won't run.
[07/22 12:32:05    236s] OPERPROF: Starting npPlace at level 1, MEM:2268.2M, EPOCH TIME: 1753167725.662880
[07/22 12:32:06    237s] Iteration  8: Total net bbox = 2.177e+05 (1.04e+05 1.14e+05)
[07/22 12:32:06    237s]               Est.  stn bbox = 3.269e+05 (1.57e+05 1.70e+05)
[07/22 12:32:06    237s]               cpu = 0:00:01.1 real = 0:00:01.0 mem = 2261.2M
[07/22 12:32:06    237s] OPERPROF: Finished npPlace at level 1, CPU:1.136, REAL:1.135, MEM:2261.2M, EPOCH TIME: 1753167726.797728
[07/22 12:32:06    237s] Legalizing MH Cells... 0 / 0 (level 6)
[07/22 12:32:06    237s] No instances found in the vector
[07/22 12:32:06    237s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2261.2M, DRC: 0)
[07/22 12:32:06    237s] 0 (out of 0) MH cells were successfully legalized.
[07/22 12:32:06    237s] no activity file in design. spp won't run.
[07/22 12:32:06    237s] NP #FI/FS/SF FL/PI: 0/0/0 13528/0
[07/22 12:32:06    237s] no activity file in design. spp won't run.
[07/22 12:32:06    237s] OPERPROF: Starting npPlace at level 1, MEM:2261.2M, EPOCH TIME: 1753167726.855963
[07/22 12:32:08    239s] Iteration  9: Total net bbox = 2.191e+05 (1.06e+05 1.13e+05)
[07/22 12:32:08    239s]               Est.  stn bbox = 3.278e+05 (1.59e+05 1.68e+05)
[07/22 12:32:08    239s]               cpu = 0:00:01.6 real = 0:00:02.0 mem = 2263.1M
[07/22 12:32:08    239s] OPERPROF: Finished npPlace at level 1, CPU:1.590, REAL:1.595, MEM:2263.1M, EPOCH TIME: 1753167728.450841
[07/22 12:32:08    239s] Legalizing MH Cells... 0 / 0 (level 7)
[07/22 12:32:08    239s] No instances found in the vector
[07/22 12:32:08    239s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2263.1M, DRC: 0)
[07/22 12:32:08    239s] 0 (out of 0) MH cells were successfully legalized.
[07/22 12:32:08    239s] no activity file in design. spp won't run.
[07/22 12:32:08    239s] NP #FI/FS/SF FL/PI: 0/0/0 13528/0
[07/22 12:32:08    239s] no activity file in design. spp won't run.
[07/22 12:32:08    239s] OPERPROF: Starting npPlace at level 1, MEM:2263.1M, EPOCH TIME: 1753167728.509313
[07/22 12:32:08    239s] Starting Early Global Route supply map. mem = 2271.1M
[07/22 12:32:08    239s] (I)      ==================== Layers =====================
[07/22 12:32:08    239s] (I)      +-----+----+---------+---------+--------+-------+
[07/22 12:32:08    239s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[07/22 12:32:08    239s] (I)      +-----+----+---------+---------+--------+-------+
[07/22 12:32:08    239s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[07/22 12:32:08    239s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[07/22 12:32:08    239s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[07/22 12:32:08    239s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[07/22 12:32:08    239s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[07/22 12:32:08    239s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[07/22 12:32:08    239s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[07/22 12:32:08    239s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[07/22 12:32:08    239s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[07/22 12:32:08    239s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[07/22 12:32:08    239s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[07/22 12:32:08    239s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[07/22 12:32:08    239s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[07/22 12:32:08    239s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[07/22 12:32:08    239s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[07/22 12:32:08    239s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[07/22 12:32:08    239s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[07/22 12:32:08    239s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[07/22 12:32:08    239s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[07/22 12:32:08    239s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[07/22 12:32:08    239s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[07/22 12:32:08    239s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[07/22 12:32:08    239s] (I)      +-----+----+---------+---------+--------+-------+
[07/22 12:32:08    239s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[07/22 12:32:08    239s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[07/22 12:32:08    239s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[07/22 12:32:08    239s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[07/22 12:32:08    239s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[07/22 12:32:08    239s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[07/22 12:32:08    239s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[07/22 12:32:08    239s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[07/22 12:32:08    239s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[07/22 12:32:08    239s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[07/22 12:32:08    239s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[07/22 12:32:08    239s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[07/22 12:32:08    239s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[07/22 12:32:08    239s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[07/22 12:32:08    239s] (I)      +-----+----+---------+---------+--------+-------+
[07/22 12:32:08    239s] Finished Early Global Route supply map. mem = 2287.8M
[07/22 12:32:13    243s] Iteration 10: Total net bbox = 2.283e+05 (1.10e+05 1.18e+05)
[07/22 12:32:13    243s]               Est.  stn bbox = 3.370e+05 (1.64e+05 1.73e+05)
[07/22 12:32:13    243s]               cpu = 0:00:04.5 real = 0:00:05.0 mem = 2300.9M
[07/22 12:32:13    243s] OPERPROF: Finished npPlace at level 1, CPU:4.543, REAL:4.558, MEM:2300.9M, EPOCH TIME: 1753167733.066951
[07/22 12:32:13    243s] Legalizing MH Cells... 0 / 0 (level 8)
[07/22 12:32:13    243s] No instances found in the vector
[07/22 12:32:13    243s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2300.9M, DRC: 0)
[07/22 12:32:13    243s] 0 (out of 0) MH cells were successfully legalized.
[07/22 12:32:13    243s] no activity file in design. spp won't run.
[07/22 12:32:13    243s] NP #FI/FS/SF FL/PI: 0/0/0 13528/0
[07/22 12:32:13    243s] no activity file in design. spp won't run.
[07/22 12:32:13    243s] OPERPROF: Starting npPlace at level 1, MEM:2300.9M, EPOCH TIME: 1753167733.126705
[07/22 12:32:13    243s] GP RA stats: MHOnly 0 nrInst 13528 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[07/22 12:32:14    244s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2300.9M, EPOCH TIME: 1753167734.207249
[07/22 12:32:14    244s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2300.9M, EPOCH TIME: 1753167734.207330
[07/22 12:32:14    244s] Iteration 11: Total net bbox = 2.287e+05 (1.11e+05 1.18e+05)
[07/22 12:32:14    244s]               Est.  stn bbox = 3.373e+05 (1.64e+05 1.73e+05)
[07/22 12:32:14    244s]               cpu = 0:00:01.1 real = 0:00:01.0 mem = 2273.9M
[07/22 12:32:14    244s] OPERPROF: Finished npPlace at level 1, CPU:1.080, REAL:1.083, MEM:2273.9M, EPOCH TIME: 1753167734.209412
[07/22 12:32:14    244s] Legalizing MH Cells... 0 / 0 (level 9)
[07/22 12:32:14    244s] No instances found in the vector
[07/22 12:32:14    244s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2273.9M, DRC: 0)
[07/22 12:32:14    244s] 0 (out of 0) MH cells were successfully legalized.
[07/22 12:32:14    244s] Move report: Timing Driven Placement moves 13528 insts, mean move: 18.16 um, max move: 67.98 um 
[07/22 12:32:14    244s] 	Max move on inst (FE_OFC8_b_53): (112.00, 71.06) --> (59.42, 86.46)
[07/22 12:32:14    244s] no activity file in design. spp won't run.
[07/22 12:32:14    244s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2273.9M, EPOCH TIME: 1753167734.229491
[07/22 12:32:14    244s] Saved padding area to DB
[07/22 12:32:14    244s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2273.9M, EPOCH TIME: 1753167734.229867
[07/22 12:32:14    244s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.001, REAL:0.001, MEM:2273.9M, EPOCH TIME: 1753167734.231141
[07/22 12:32:14    244s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2273.9M, EPOCH TIME: 1753167734.232457
[07/22 12:32:14    244s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/22 12:32:14    244s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.001, REAL:0.001, MEM:2273.9M, EPOCH TIME: 1753167734.233306
[07/22 12:32:14    244s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:14    244s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:14    244s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2273.9M, EPOCH TIME: 1753167734.234044
[07/22 12:32:14    244s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2273.9M, EPOCH TIME: 1753167734.234191
[07/22 12:32:14    244s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.005, REAL:0.005, MEM:2273.9M, EPOCH TIME: 1753167734.234971
[07/22 12:32:14    244s] 
[07/22 12:32:14    244s] Finished Incremental Placement (cpu=0:00:10.2, real=0:00:11.0, mem=2273.9M)
[07/22 12:32:14    244s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[07/22 12:32:14    244s] Type 'man IMPSP-9025' for more detail.
[07/22 12:32:14    244s] CongRepair sets shifter mode to gplace
[07/22 12:32:14    244s] TDRefine: refinePlace mode is spiral
[07/22 12:32:14    244s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2273.9M, EPOCH TIME: 1753167734.236228
[07/22 12:32:14    244s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2273.9M, EPOCH TIME: 1753167734.236253
[07/22 12:32:14    244s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2273.9M, EPOCH TIME: 1753167734.236271
[07/22 12:32:14    244s] Processing tracks to init pin-track alignment.
[07/22 12:32:14    244s] z: 2, totalTracks: 1
[07/22 12:32:14    244s] z: 4, totalTracks: 1
[07/22 12:32:14    244s] z: 6, totalTracks: 1
[07/22 12:32:14    244s] z: 8, totalTracks: 1
[07/22 12:32:14    244s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/22 12:32:14    244s] All LLGs are deleted
[07/22 12:32:14    244s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:14    244s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:14    244s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2273.9M, EPOCH TIME: 1753167734.239910
[07/22 12:32:14    244s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2273.9M, EPOCH TIME: 1753167734.240053
[07/22 12:32:14    244s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2273.9M, EPOCH TIME: 1753167734.241425
[07/22 12:32:14    244s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:14    244s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:14    244s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2273.9M, EPOCH TIME: 1753167734.242176
[07/22 12:32:14    244s] Max number of tech site patterns supported in site array is 256.
[07/22 12:32:14    244s] Core basic site is CoreSite
[07/22 12:32:14    244s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[07/22 12:32:14    244s] Type 'man IMPSP-365' for more detail.
[07/22 12:32:14    244s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2273.9M, EPOCH TIME: 1753167734.253403
[07/22 12:32:14    244s] After signature check, allow fast init is true, keep pre-filter is true.
[07/22 12:32:14    244s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/22 12:32:14    244s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.005, REAL:0.005, MEM:2273.9M, EPOCH TIME: 1753167734.258530
[07/22 12:32:14    244s] Fast DP-INIT is on for default
[07/22 12:32:14    244s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/22 12:32:14    244s] Atter site array init, number of instance map data is 0.
[07/22 12:32:14    244s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.019, REAL:0.019, MEM:2273.9M, EPOCH TIME: 1753167734.260698
[07/22 12:32:14    244s] 
[07/22 12:32:14    244s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:32:14    244s] OPERPROF:         Starting CMU at level 5, MEM:2273.9M, EPOCH TIME: 1753167734.261445
[07/22 12:32:14    244s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2273.9M, EPOCH TIME: 1753167734.261895
[07/22 12:32:14    244s] 
[07/22 12:32:14    244s] Bad Lib Cell Checking (CMU) is done! (0)
[07/22 12:32:14    244s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.021, REAL:0.021, MEM:2273.9M, EPOCH TIME: 1753167734.262454
[07/22 12:32:14    244s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2273.9M, EPOCH TIME: 1753167734.262467
[07/22 12:32:14    244s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2273.9M, EPOCH TIME: 1753167734.262480
[07/22 12:32:14    244s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2273.9MB).
[07/22 12:32:14    244s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.027, REAL:0.027, MEM:2273.9M, EPOCH TIME: 1753167734.263202
[07/22 12:32:14    244s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.027, REAL:0.027, MEM:2273.9M, EPOCH TIME: 1753167734.263212
[07/22 12:32:14    244s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.29980.2
[07/22 12:32:14    244s] OPERPROF:   Starting RefinePlace at level 2, MEM:2273.9M, EPOCH TIME: 1753167734.263229
[07/22 12:32:14    244s] *** Starting place_detail (0:04:05 mem=2273.9M) ***
[07/22 12:32:14    244s] 
[07/22 12:32:14    244s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:32:14    244s] Total net bbox length = 2.385e+05 (1.178e+05 1.207e+05) (ext = 2.071e+04)
[07/22 12:32:14    244s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/22 12:32:14    244s] (I)      Default pattern map key = project_default.
[07/22 12:32:14    244s] (I)      Default pattern map key = project_default.
[07/22 12:32:14    244s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2273.9M, EPOCH TIME: 1753167734.271750
[07/22 12:32:14    244s] Starting refinePlace ...
[07/22 12:32:14    244s] (I)      Default pattern map key = project_default.
[07/22 12:32:14    244s] (I)      Default pattern map key = project_default.
[07/22 12:32:14    244s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2273.9M, EPOCH TIME: 1753167734.284280
[07/22 12:32:14    244s] DDP initSite1 nrRow 177 nrJob 177
[07/22 12:32:14    244s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2273.9M, EPOCH TIME: 1753167734.284326
[07/22 12:32:14    244s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2273.9M, EPOCH TIME: 1753167734.284437
[07/22 12:32:14    244s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2273.9M, EPOCH TIME: 1753167734.284448
[07/22 12:32:14    244s] DDP markSite nrRow 177 nrJob 177
[07/22 12:32:14    244s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2273.9M, EPOCH TIME: 1753167734.284752
[07/22 12:32:14    244s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2273.9M, EPOCH TIME: 1753167734.284771
[07/22 12:32:14    244s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[07/22 12:32:14    244s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2273.9M, EPOCH TIME: 1753167734.289865
[07/22 12:32:14    244s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2273.9M, EPOCH TIME: 1753167734.289886
[07/22 12:32:14    244s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.002, REAL:0.002, MEM:2273.9M, EPOCH TIME: 1753167734.291609
[07/22 12:32:14    244s] ** Cut row section cpu time 0:00:00.0.
[07/22 12:32:14    244s]  ** Cut row section real time 0:00:00.0.
[07/22 12:32:14    244s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.002, REAL:0.002, MEM:2273.9M, EPOCH TIME: 1753167734.291643
[07/22 12:32:14    245s]   Spread Effort: high, pre-route mode, useDDP on.
[07/22 12:32:14    245s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2273.9MB) @(0:04:05 - 0:04:05).
[07/22 12:32:14    245s] Move report: preRPlace moves 13160 insts, mean move: 0.11 um, max move: 0.96 um 
[07/22 12:32:14    245s] 	Max move on inst (mul_12_20_g86643): (161.66, 107.87) --> (161.60, 106.97)
[07/22 12:32:14    245s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
[07/22 12:32:14    245s] wireLenOptFixPriorityInst 0 inst fixed
[07/22 12:32:14    245s] Placement tweakage begins.
[07/22 12:32:14    245s] wire length = 2.720e+05
[07/22 12:32:14    245s] wire length = 2.710e+05
[07/22 12:32:14    245s] Placement tweakage ends.
[07/22 12:32:14    245s] Move report: tweak moves 2006 insts, mean move: 2.30 um, max move: 33.80 um 
[07/22 12:32:14    245s] 	Max move on inst (FE_OFC61_c_72): (218.40, 6.08) --> (184.60, 6.08)
[07/22 12:32:14    245s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.3, real=0:00:00.0, mem=2273.9MB) @(0:04:05 - 0:04:05).
[07/22 12:32:14    245s] 
[07/22 12:32:14    245s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[07/22 12:32:15    245s] Move report: legalization moves 487 insts, mean move: 0.93 um, max move: 3.59 um spiral
[07/22 12:32:15    245s] 	Max move on inst (FE_OFC1008_rem_14_26_Y_div_13_33_n_254): (177.58, 159.97) --> (177.40, 156.56)
[07/22 12:32:15    245s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:01.0)
[07/22 12:32:15    245s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/22 12:32:15    245s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=2273.9MB) @(0:04:05 - 0:04:06).
[07/22 12:32:15    245s] Move report: Detail placement moves 13528 insts, mean move: 0.47 um, max move: 33.82 um 
[07/22 12:32:15    245s] 	Max move on inst (FE_OFC61_c_72): (218.41, 6.08) --> (184.60, 6.08)
[07/22 12:32:15    245s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2273.9MB
[07/22 12:32:15    245s] Statistics of distance of Instance movement in refine placement:
[07/22 12:32:15    245s]   maximum (X+Y) =        33.82 um
[07/22 12:32:15    245s]   inst (FE_OFC61_c_72) with max move: (218.412, 6.0755) -> (184.6, 6.08)
[07/22 12:32:15    245s]   mean    (X+Y) =         0.47 um
[07/22 12:32:15    245s] Total instances moved : 13528
[07/22 12:32:15    245s] Summary Report:
[07/22 12:32:15    245s] Instances move: 13528 (out of 13528 movable)
[07/22 12:32:15    245s] Instances flipped: 0
[07/22 12:32:15    245s] Mean displacement: 0.47 um
[07/22 12:32:15    245s] Max displacement: 33.82 um (Instance: FE_OFC61_c_72) (218.412, 6.0755) -> (184.6, 6.08)
[07/22 12:32:15    245s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[07/22 12:32:15    245s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.745, REAL:0.747, MEM:2273.9M, EPOCH TIME: 1753167735.018763
[07/22 12:32:15    245s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=2273.9MB) @(0:04:05 - 0:04:06).
[07/22 12:32:15    245s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.29980.2
[07/22 12:32:15    245s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.756, REAL:0.758, MEM:2273.9M, EPOCH TIME: 1753167735.020857
[07/22 12:32:15    245s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2273.9M, EPOCH TIME: 1753167735.020873
[07/22 12:32:15    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13528).
[07/22 12:32:15    245s] Total net bbox length = 2.364e+05 (1.173e+05 1.191e+05) (ext = 2.069e+04)
[07/22 12:32:15    245s] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2273.9MB
[07/22 12:32:15    245s] *** Finished place_detail (0:04:06 mem=2273.9M) ***
[07/22 12:32:15    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:15    245s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:15    245s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:15    245s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.019, REAL:0.018, MEM:2249.9M, EPOCH TIME: 1753167735.039319
[07/22 12:32:15    245s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.802, REAL:0.803, MEM:2249.9M, EPOCH TIME: 1753167735.039375
[07/22 12:32:15    245s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2249.9M, EPOCH TIME: 1753167735.039705
[07/22 12:32:15    245s] Starting Early Global Route congestion estimation: mem = 2249.9M
[07/22 12:32:15    245s] (I)      ==================== Layers =====================
[07/22 12:32:15    245s] (I)      +-----+----+---------+---------+--------+-------+
[07/22 12:32:15    245s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[07/22 12:32:15    245s] (I)      +-----+----+---------+---------+--------+-------+
[07/22 12:32:15    245s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[07/22 12:32:15    245s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[07/22 12:32:15    245s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[07/22 12:32:15    245s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[07/22 12:32:15    245s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[07/22 12:32:15    245s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[07/22 12:32:15    245s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[07/22 12:32:15    245s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[07/22 12:32:15    245s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[07/22 12:32:15    245s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[07/22 12:32:15    245s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[07/22 12:32:15    245s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[07/22 12:32:15    245s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[07/22 12:32:15    245s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[07/22 12:32:15    245s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[07/22 12:32:15    245s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[07/22 12:32:15    245s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[07/22 12:32:15    245s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[07/22 12:32:15    245s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[07/22 12:32:15    245s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[07/22 12:32:15    245s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[07/22 12:32:15    245s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[07/22 12:32:15    245s] (I)      +-----+----+---------+---------+--------+-------+
[07/22 12:32:15    245s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[07/22 12:32:15    245s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[07/22 12:32:15    245s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[07/22 12:32:15    245s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[07/22 12:32:15    245s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[07/22 12:32:15    245s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[07/22 12:32:15    245s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[07/22 12:32:15    245s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[07/22 12:32:15    245s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[07/22 12:32:15    245s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[07/22 12:32:15    245s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[07/22 12:32:15    245s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[07/22 12:32:15    245s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[07/22 12:32:15    245s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[07/22 12:32:15    245s] (I)      +-----+----+---------+---------+--------+-------+
[07/22 12:32:15    245s] (I)      Started Import and model ( Curr Mem: 2249.85 MB )
[07/22 12:32:15    245s] (I)      Default pattern map key = project_default.
[07/22 12:32:15    245s] (I)      == Non-default Options ==
[07/22 12:32:15    245s] (I)      Maximum routing layer                              : 11
[07/22 12:32:15    245s] (I)      Number of threads                                  : 1
[07/22 12:32:15    245s] (I)      Use non-blocking free Dbs wires                    : false
[07/22 12:32:15    245s] (I)      Method to set GCell size                           : row
[07/22 12:32:15    245s] (I)      Counted 101842 PG shapes. We will not process PG shapes layer by layer.
[07/22 12:32:15    245s] (I)      Use row-based GCell size
[07/22 12:32:15    245s] (I)      Use row-based GCell align
[07/22 12:32:15    245s] (I)      layer 0 area = 80000
[07/22 12:32:15    245s] (I)      layer 1 area = 80000
[07/22 12:32:15    245s] (I)      layer 2 area = 80000
[07/22 12:32:15    245s] (I)      layer 3 area = 80000
[07/22 12:32:15    245s] (I)      layer 4 area = 80000
[07/22 12:32:15    245s] (I)      layer 5 area = 80000
[07/22 12:32:15    245s] (I)      layer 6 area = 80000
[07/22 12:32:15    245s] (I)      layer 7 area = 80000
[07/22 12:32:15    245s] (I)      layer 8 area = 80000
[07/22 12:32:15    245s] (I)      layer 9 area = 400000
[07/22 12:32:15    245s] (I)      layer 10 area = 400000
[07/22 12:32:15    245s] (I)      GCell unit size   : 3420
[07/22 12:32:15    245s] (I)      GCell multiplier  : 1
[07/22 12:32:15    245s] (I)      GCell row height  : 3420
[07/22 12:32:15    245s] (I)      Actual row height : 3420
[07/22 12:32:15    245s] (I)      GCell align ref   : 5200 5320
[07/22 12:32:15    245s] [NR-eGR] Track table information for default rule: 
[07/22 12:32:15    245s] [NR-eGR] Metal1 has single uniform track structure
[07/22 12:32:15    245s] [NR-eGR] Metal2 has single uniform track structure
[07/22 12:32:15    245s] [NR-eGR] Metal3 has single uniform track structure
[07/22 12:32:15    245s] [NR-eGR] Metal4 has single uniform track structure
[07/22 12:32:15    245s] [NR-eGR] Metal5 has single uniform track structure
[07/22 12:32:15    245s] [NR-eGR] Metal6 has single uniform track structure
[07/22 12:32:15    245s] [NR-eGR] Metal7 has single uniform track structure
[07/22 12:32:15    245s] [NR-eGR] Metal8 has single uniform track structure
[07/22 12:32:15    245s] [NR-eGR] Metal9 has single uniform track structure
[07/22 12:32:15    245s] [NR-eGR] Metal10 has single uniform track structure
[07/22 12:32:15    245s] [NR-eGR] Metal11 has single uniform track structure
[07/22 12:32:15    245s] (I)      ==================== Default via =====================
[07/22 12:32:15    245s] (I)      +----+------------------+----------------------------+
[07/22 12:32:15    245s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[07/22 12:32:15    245s] (I)      +----+------------------+----------------------------+
[07/22 12:32:15    245s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[07/22 12:32:15    245s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[07/22 12:32:15    245s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[07/22 12:32:15    245s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[07/22 12:32:15    245s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[07/22 12:32:15    245s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[07/22 12:32:15    245s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[07/22 12:32:15    245s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[07/22 12:32:15    245s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[07/22 12:32:15    245s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[07/22 12:32:15    245s] (I)      +----+------------------+----------------------------+
[07/22 12:32:15    245s] [NR-eGR] Read 191272 PG shapes
[07/22 12:32:15    245s] [NR-eGR] Read 0 clock shapes
[07/22 12:32:15    245s] [NR-eGR] Read 0 other shapes
[07/22 12:32:15    245s] [NR-eGR] #Routing Blockages  : 0
[07/22 12:32:15    245s] [NR-eGR] #Instance Blockages : 0
[07/22 12:32:15    245s] [NR-eGR] #PG Blockages       : 191272
[07/22 12:32:15    245s] [NR-eGR] #Halo Blockages     : 0
[07/22 12:32:15    245s] [NR-eGR] #Boundary Blockages : 0
[07/22 12:32:15    245s] [NR-eGR] #Clock Blockages    : 0
[07/22 12:32:15    245s] [NR-eGR] #Other Blockages    : 0
[07/22 12:32:15    245s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/22 12:32:15    245s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/22 12:32:15    245s] [NR-eGR] Read 17189 nets ( ignored 0 )
[07/22 12:32:15    245s] (I)      early_global_route_priority property id does not exist.
[07/22 12:32:15    245s] (I)      Read Num Blocks=191272  Num Prerouted Wires=0  Num CS=0
[07/22 12:32:15    245s] (I)      Layer 1 (V) : #blockages 22428 : #preroutes 0
[07/22 12:32:15    245s] (I)      Layer 2 (H) : #blockages 22428 : #preroutes 0
[07/22 12:32:15    245s] (I)      Layer 3 (V) : #blockages 22428 : #preroutes 0
[07/22 12:32:15    245s] (I)      Layer 4 (H) : #blockages 22428 : #preroutes 0
[07/22 12:32:15    245s] (I)      Layer 5 (V) : #blockages 22428 : #preroutes 0
[07/22 12:32:15    245s] (I)      Layer 6 (H) : #blockages 22428 : #preroutes 0
[07/22 12:32:15    245s] (I)      Layer 7 (V) : #blockages 22428 : #preroutes 0
[07/22 12:32:15    245s] (I)      Layer 8 (H) : #blockages 22428 : #preroutes 0
[07/22 12:32:15    245s] (I)      Layer 9 (V) : #blockages 11592 : #preroutes 0
[07/22 12:32:15    245s] (I)      Layer 10 (H) : #blockages 256 : #preroutes 0
[07/22 12:32:15    245s] (I)      Number of ignored nets                =      0
[07/22 12:32:15    245s] (I)      Number of connected nets              =      0
[07/22 12:32:15    245s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/22 12:32:15    245s] (I)      Number of clock nets                  =      0.  Ignored: No
[07/22 12:32:15    245s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/22 12:32:15    245s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/22 12:32:15    245s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/22 12:32:15    245s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/22 12:32:15    245s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/22 12:32:15    245s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/22 12:32:15    245s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/22 12:32:15    245s] (I)      Ndr track 0 does not exist
[07/22 12:32:15    245s] (I)      ---------------------Grid Graph Info--------------------
[07/22 12:32:15    245s] (I)      Routing area        : (0, 0) - (616800, 615980)
[07/22 12:32:15    245s] (I)      Core area           : (5200, 5320) - (611600, 610660)
[07/22 12:32:15    245s] (I)      Site width          :   400  (dbu)
[07/22 12:32:15    245s] (I)      Row height          :  3420  (dbu)
[07/22 12:32:15    245s] (I)      GCell row height    :  3420  (dbu)
[07/22 12:32:15    245s] (I)      GCell width         :  3420  (dbu)
[07/22 12:32:15    245s] (I)      GCell height        :  3420  (dbu)
[07/22 12:32:15    245s] (I)      Grid                :   180   180    11
[07/22 12:32:15    245s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[07/22 12:32:15    245s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[07/22 12:32:15    245s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[07/22 12:32:15    245s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[07/22 12:32:15    245s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[07/22 12:32:15    245s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[07/22 12:32:15    245s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[07/22 12:32:15    245s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[07/22 12:32:15    245s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[07/22 12:32:15    245s] (I)      Total num of tracks :  1621  1542  1621  1542  1621  1542  1621  1542  1621   616   648
[07/22 12:32:15    245s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[07/22 12:32:15    245s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[07/22 12:32:15    245s] (I)      --------------------------------------------------------
[07/22 12:32:15    245s] 
[07/22 12:32:15    245s] [NR-eGR] ============ Routing rule table ============
[07/22 12:32:15    245s] [NR-eGR] Rule id: 0  Nets: 17189
[07/22 12:32:15    245s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/22 12:32:15    245s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[07/22 12:32:15    245s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[07/22 12:32:15    245s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[07/22 12:32:15    245s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[07/22 12:32:15    245s] [NR-eGR] ========================================
[07/22 12:32:15    245s] [NR-eGR] 
[07/22 12:32:15    245s] (I)      =============== Blocked Tracks ===============
[07/22 12:32:15    245s] (I)      +-------+---------+----------+---------------+
[07/22 12:32:15    245s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/22 12:32:15    245s] (I)      +-------+---------+----------+---------------+
[07/22 12:32:15    245s] (I)      |     1 |       0 |        0 |         0.00% |
[07/22 12:32:15    245s] (I)      |     2 |  277560 |    68354 |        24.63% |
[07/22 12:32:15    245s] (I)      |     3 |  291780 |    27946 |         9.58% |
[07/22 12:32:15    245s] (I)      |     4 |  277560 |    68354 |        24.63% |
[07/22 12:32:15    245s] (I)      |     5 |  291780 |    27946 |         9.58% |
[07/22 12:32:15    245s] (I)      |     6 |  277560 |    68354 |        24.63% |
[07/22 12:32:15    245s] (I)      |     7 |  291780 |    27946 |         9.58% |
[07/22 12:32:15    245s] (I)      |     8 |  277560 |    68354 |        24.63% |
[07/22 12:32:15    245s] (I)      |     9 |  291780 |    28836 |         9.88% |
[07/22 12:32:15    245s] (I)      |    10 |  110880 |    34495 |        31.11% |
[07/22 12:32:15    245s] (I)      |    11 |  116640 |     1800 |         1.54% |
[07/22 12:32:15    245s] (I)      +-------+---------+----------+---------------+
[07/22 12:32:15    245s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.09 sec, Curr Mem: 2256.48 MB )
[07/22 12:32:15    245s] (I)      Reset routing kernel
[07/22 12:32:15    245s] (I)      Started Global Routing ( Curr Mem: 2256.48 MB )
[07/22 12:32:15    245s] (I)      totalPins=57279  totalGlobalPin=55919 (97.63%)
[07/22 12:32:15    245s] (I)      total 2D Cap : 2316470 = (1217118 H, 1099352 V)
[07/22 12:32:15    245s] (I)      
[07/22 12:32:15    245s] (I)      ============  Phase 1a Route ============
[07/22 12:32:15    245s] [NR-eGR] Layer group 1: route 17189 net(s) in layer range [2, 11]
[07/22 12:32:15    245s] (I)      Usage: 154298 = (77990 H, 76308 V) = (6.41% H, 6.94% V) = (1.334e+05um H, 1.305e+05um V)
[07/22 12:32:15    245s] (I)      
[07/22 12:32:15    245s] (I)      ============  Phase 1b Route ============
[07/22 12:32:15    245s] (I)      Usage: 154298 = (77990 H, 76308 V) = (6.41% H, 6.94% V) = (1.334e+05um H, 1.305e+05um V)
[07/22 12:32:15    245s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.638496e+05um
[07/22 12:32:15    245s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/22 12:32:15    245s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/22 12:32:15    245s] (I)      
[07/22 12:32:15    245s] (I)      ============  Phase 1c Route ============
[07/22 12:32:15    245s] (I)      Usage: 154298 = (77990 H, 76308 V) = (6.41% H, 6.94% V) = (1.334e+05um H, 1.305e+05um V)
[07/22 12:32:15    245s] (I)      
[07/22 12:32:15    245s] (I)      ============  Phase 1d Route ============
[07/22 12:32:15    245s] (I)      Usage: 154298 = (77990 H, 76308 V) = (6.41% H, 6.94% V) = (1.334e+05um H, 1.305e+05um V)
[07/22 12:32:15    245s] (I)      
[07/22 12:32:15    245s] (I)      ============  Phase 1e Route ============
[07/22 12:32:15    245s] (I)      Usage: 154298 = (77990 H, 76308 V) = (6.41% H, 6.94% V) = (1.334e+05um H, 1.305e+05um V)
[07/22 12:32:15    245s] (I)      
[07/22 12:32:15    245s] (I)      ============  Phase 1l Route ============
[07/22 12:32:15    245s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.638496e+05um
[07/22 12:32:15    245s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/22 12:32:15    245s] (I)      Layer  2:     257548     70510         8           0      275481    ( 0.00%) 
[07/22 12:32:15    245s] (I)      Layer  3:     277626     67946         0           0      289980    ( 0.00%) 
[07/22 12:32:15    245s] (I)      Layer  4:     257548     25063         0           0      275481    ( 0.00%) 
[07/22 12:32:15    245s] (I)      Layer  5:     277626     12718         0           0      289980    ( 0.00%) 
[07/22 12:32:15    245s] (I)      Layer  6:     257548      2939         0           0      275481    ( 0.00%) 
[07/22 12:32:15    245s] (I)      Layer  7:     277626        14         0           0      289980    ( 0.00%) 
[07/22 12:32:15    245s] (I)      Layer  8:     257548         0         0           0      275481    ( 0.00%) 
[07/22 12:32:15    245s] (I)      Layer  9:     277370         0         0           0      289980    ( 0.00%) 
[07/22 12:32:15    245s] (I)      Layer 10:      75896         0         0        8571      101622    ( 7.78%) 
[07/22 12:32:15    245s] (I)      Layer 11:     114202         0         0        1289      114703    ( 1.11%) 
[07/22 12:32:15    245s] (I)      Total:       2330538    179190         8        9858     2478168    ( 0.40%) 
[07/22 12:32:15    245s] (I)      
[07/22 12:32:15    245s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/22 12:32:15    245s] [NR-eGR]                        OverCon            
[07/22 12:32:15    245s] [NR-eGR]                         #Gcell     %Gcell
[07/22 12:32:15    245s] [NR-eGR]        Layer               (1)    OverCon
[07/22 12:32:15    245s] [NR-eGR] ----------------------------------------------
[07/22 12:32:15    245s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/22 12:32:15    245s] [NR-eGR]  Metal2 ( 2)         8( 0.02%)   ( 0.02%) 
[07/22 12:32:15    245s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/22 12:32:15    245s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/22 12:32:15    245s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/22 12:32:15    245s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[07/22 12:32:15    245s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[07/22 12:32:15    245s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[07/22 12:32:15    245s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[07/22 12:32:15    245s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[07/22 12:32:15    245s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[07/22 12:32:15    245s] [NR-eGR] ----------------------------------------------
[07/22 12:32:15    245s] [NR-eGR]        Total         8( 0.00%)   ( 0.00%) 
[07/22 12:32:15    245s] [NR-eGR] 
[07/22 12:32:15    245s] (I)      Finished Global Routing ( CPU: 0.09 sec, Real: 0.13 sec, Curr Mem: 2256.48 MB )
[07/22 12:32:15    245s] (I)      total 2D Cap : 2349907 = (1231947 H, 1117960 V)
[07/22 12:32:15    245s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.159, REAL:0.225, MEM:2256.5M, EPOCH TIME: 1753167735.264450
[07/22 12:32:15    245s] OPERPROF: Starting HotSpotCal at level 1, MEM:2256.5M, EPOCH TIME: 1753167735.264474
[07/22 12:32:15    245s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/22 12:32:15    245s] Early Global Route congestion estimation runtime: 0.22 seconds, mem = 2256.5M
[07/22 12:32:15    245s] [hotspot] +------------+---------------+---------------+
[07/22 12:32:15    245s] [hotspot] |            |   max hotspot | total hotspot |
[07/22 12:32:15    245s] [hotspot] +------------+---------------+---------------+
[07/22 12:32:15    245s] [hotspot] | normalized |          0.00 |          0.00 |
[07/22 12:32:15    245s] [hotspot] +------------+---------------+---------------+
[07/22 12:32:15    245s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/22 12:32:15    245s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.002, MEM:2256.5M, EPOCH TIME: 1753167735.266010
[07/22 12:32:15    245s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/22 12:32:15    245s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2256.5M, EPOCH TIME: 1753167735.266538
[07/22 12:32:15    245s] Starting Early Global Route wiring: mem = 2256.5M
[07/22 12:32:15    245s] (I)      ============= Track Assignment ============
[07/22 12:32:15    245s] (I)      Started Track Assignment (1T) ( Curr Mem: 2256.48 MB )
[07/22 12:32:15    245s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[07/22 12:32:15    245s] (I)      Run Multi-thread track assignment
[07/22 12:32:15    245s] (I)      Finished Track Assignment (1T) ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2256.48 MB )
[07/22 12:32:15    245s] (I)      Started Export ( Curr Mem: 2256.48 MB )
[07/22 12:32:15    246s] [NR-eGR]                  Length (um)    Vias 
[07/22 12:32:15    246s] [NR-eGR] -------------------------------------
[07/22 12:32:15    246s] [NR-eGR]  Metal1   (1H)             0   57018 
[07/22 12:32:15    246s] [NR-eGR]  Metal2   (2V)         94491   86138 
[07/22 12:32:15    246s] [NR-eGR]  Metal3   (3H)        117497    8078 
[07/22 12:32:15    246s] [NR-eGR]  Metal4   (4V)         41596    2927 
[07/22 12:32:15    246s] [NR-eGR]  Metal5   (5H)         21851     181 
[07/22 12:32:15    246s] [NR-eGR]  Metal6   (6V)          5033       9 
[07/22 12:32:15    246s] [NR-eGR]  Metal7   (7H)            25       0 
[07/22 12:32:15    246s] [NR-eGR]  Metal8   (8V)             0       0 
[07/22 12:32:15    246s] [NR-eGR]  Metal9   (9H)             0       0 
[07/22 12:32:15    246s] [NR-eGR]  Metal10  (10V)            0       0 
[07/22 12:32:15    246s] [NR-eGR]  Metal11  (11H)            0       0 
[07/22 12:32:15    246s] [NR-eGR] -------------------------------------
[07/22 12:32:15    246s] [NR-eGR]           Total       280492  154351 
[07/22 12:32:15    246s] [NR-eGR] --------------------------------------------------------------------------
[07/22 12:32:15    246s] [NR-eGR] Total half perimeter of net bounding box: 236380um
[07/22 12:32:15    246s] [NR-eGR] Total length: 280492um, number of vias: 154351
[07/22 12:32:15    246s] [NR-eGR] --------------------------------------------------------------------------
[07/22 12:32:15    246s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[07/22 12:32:15    246s] [NR-eGR] --------------------------------------------------------------------------
[07/22 12:32:15    246s] (I)      Finished Export ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 2246.96 MB )
[07/22 12:32:15    246s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.204, REAL:0.205, MEM:2228.0M, EPOCH TIME: 1753167735.471092
[07/22 12:32:15    246s] Early Global Route wiring runtime: 0.20 seconds, mem = 2228.0M
[07/22 12:32:15    246s] Tdgp not successfully inited but do clear! skip clearing
[07/22 12:32:15    246s] 
[07/22 12:32:15    246s] *** Finished incrementalPlace (cpu=0:00:11.7, real=0:00:12.0)***
[07/22 12:32:15    246s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2228.0M, EPOCH TIME: 1753167735.479379
[07/22 12:32:15    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:15    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:15    246s] All LLGs are deleted
[07/22 12:32:15    246s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:15    246s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:15    246s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2228.0M, EPOCH TIME: 1753167735.479438
[07/22 12:32:15    246s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2228.0M, EPOCH TIME: 1753167735.479456
[07/22 12:32:15    246s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2217.0M, EPOCH TIME: 1753167735.479810
[07/22 12:32:15    246s] Start to check current routing status for nets...
[07/22 12:32:15    246s] All nets are already routed correctly.
[07/22 12:32:15    246s] End to check current routing status for nets (mem=2217.0M)
[07/22 12:32:15    246s] Extraction called for design 'project' of instances=13528 and nets=17258 using extraction engine 'pre_route' .
[07/22 12:32:15    246s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/22 12:32:15    246s] Type 'man IMPEXT-3530' for more detail.
[07/22 12:32:15    246s] pre_route RC Extraction called for design project.
[07/22 12:32:15    246s] RC Extraction called in multi-corner(1) mode.
[07/22 12:32:15    246s] RCMode: PreRoute
[07/22 12:32:15    246s]       RC Corner Indexes            0   
[07/22 12:32:15    246s] Capacitance Scaling Factor   : 1.00000 
[07/22 12:32:15    246s] Resistance Scaling Factor    : 1.00000 
[07/22 12:32:15    246s] Clock Cap. Scaling Factor    : 1.00000 
[07/22 12:32:15    246s] Clock Res. Scaling Factor    : 1.00000 
[07/22 12:32:15    246s] Shrink Factor                : 0.90000
[07/22 12:32:15    246s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/22 12:32:15    246s] Using capacitance table file ...
[07/22 12:32:15    246s] 
[07/22 12:32:15    246s] Trim Metal Layers:
[07/22 12:32:15    246s] LayerId::1 widthSet size::4
[07/22 12:32:15    246s] LayerId::2 widthSet size::4
[07/22 12:32:15    246s] LayerId::3 widthSet size::4
[07/22 12:32:15    246s] LayerId::4 widthSet size::4
[07/22 12:32:15    246s] LayerId::5 widthSet size::4
[07/22 12:32:15    246s] LayerId::6 widthSet size::4
[07/22 12:32:15    246s] LayerId::7 widthSet size::5
[07/22 12:32:15    246s] LayerId::8 widthSet size::5
[07/22 12:32:15    246s] LayerId::9 widthSet size::5
[07/22 12:32:15    246s] LayerId::10 widthSet size::4
[07/22 12:32:15    246s] LayerId::11 widthSet size::3
[07/22 12:32:15    246s] eee: pegSigSF::1.070000
[07/22 12:32:15    246s] Updating RC grid for preRoute extraction ...
[07/22 12:32:15    246s] Initializing multi-corner capacitance tables ... 
[07/22 12:32:15    246s] Initializing multi-corner resistance tables ...
[07/22 12:32:15    246s] Creating RPSQ from WeeR and WRes ...
[07/22 12:32:15    246s] eee: l::1 avDens::0.104098 usedTrk::3204.137429 availTrk::30780.000000 sigTrk::3204.137429
[07/22 12:32:15    246s] eee: l::2 avDens::0.213995 usedTrk::6312.310243 availTrk::29497.500000 sigTrk::6312.310243
[07/22 12:32:15    246s] eee: l::3 avDens::0.239391 usedTrk::7583.892421 availTrk::31680.000000 sigTrk::7589.155582
[07/22 12:32:15    246s] eee: l::4 avDens::0.115630 usedTrk::2876.932898 availTrk::24880.500000 sigTrk::2876.932898
[07/22 12:32:15    246s] eee: l::5 avDens::0.122845 usedTrk::2587.119881 availTrk::21060.000000 sigTrk::2587.119881
[07/22 12:32:15    246s] eee: l::6 avDens::0.046594 usedTrk::294.798536 availTrk::6327.000000 sigTrk::294.798536
[07/22 12:32:15    246s] eee: l::7 avDens::0.005328 usedTrk::1.438596 availTrk::270.000000 sigTrk::1.438596
[07/22 12:32:15    246s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/22 12:32:15    246s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/22 12:32:15    246s] eee: l::10 avDens::0.237266 usedTrk::2775.152342 availTrk::11696.400000 sigTrk::2775.152342
[07/22 12:32:15    246s] eee: l::11 avDens::0.052527 usedTrk::71.856725 availTrk::1368.000000 sigTrk::71.856725
[07/22 12:32:15    246s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/22 12:32:15    246s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.280622 uaWl=1.000000 uaWlH=0.244228 aWlH=0.000000 lMod=0 pMax=0.819900 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[07/22 12:32:15    246s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2216.961M)
[07/22 12:32:15    246s] Compute RC Scale Done ...
[07/22 12:32:15    246s] **opt_design ... cpu = 0:00:29, real = 0:00:28, mem = 1998.7M, totSessionCpu=0:04:06 **
[07/22 12:32:15    246s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/22 12:32:15    246s] #################################################################################
[07/22 12:32:15    246s] # Design Stage: PreRoute
[07/22 12:32:15    246s] # Design Name: project
[07/22 12:32:15    246s] # Design Mode: 90nm
[07/22 12:32:15    246s] # Analysis Mode: MMMC Non-OCV 
[07/22 12:32:15    246s] # Parasitics Mode: No SPEF/RCDB 
[07/22 12:32:15    246s] # Signoff Settings: SI Off 
[07/22 12:32:15    246s] #################################################################################
[07/22 12:32:16    246s] Calculate delays in BcWc mode...
[07/22 12:32:16    246s] Topological Sorting (REAL = 0:00:00.0, MEM = 2213.1M, InitMEM = 2213.1M)
[07/22 12:32:16    246s] Start delay calculation (fullDC) (1 T). (MEM=2213.06)
[07/22 12:32:16    246s] End AAE Lib Interpolated Model. (MEM=2224.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/22 12:32:17    247s] Total number of fetched objects 17253
[07/22 12:32:17    247s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[07/22 12:32:17    247s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/22 12:32:17    247s] End delay calculation. (MEM=2241.01 CPU=0:00:00.8 REAL=0:00:01.0)
[07/22 12:32:17    247s] End delay calculation (fullDC). (MEM=2241.01 CPU=0:00:01.1 REAL=0:00:01.0)
[07/22 12:32:17    247s] *** CDM Built up (cpu=0:00:01.3  real=0:00:02.0  mem= 2241.0M) ***
[07/22 12:32:17    247s] 
[07/22 12:32:17    247s] =============================================================================================
[07/22 12:32:17    247s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.15-s110_1
[07/22 12:32:17    247s] =============================================================================================
[07/22 12:32:17    247s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/22 12:32:17    247s] ---------------------------------------------------------------------------------------------
[07/22 12:32:17    247s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:32:17    247s] [ ExtractRC              ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[07/22 12:32:17    247s] [ TimingUpdate           ]      4   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[07/22 12:32:17    247s] [ FullDelayCalc          ]      1   0:00:01.3  (   9.2 % )     0:00:01.3 /  0:00:01.3    1.0
[07/22 12:32:17    247s] [ MISC                   ]          0:00:12.1  (  88.6 % )     0:00:12.1 /  0:00:12.0    1.0
[07/22 12:32:17    247s] ---------------------------------------------------------------------------------------------
[07/22 12:32:17    247s]  IncrReplace #1 TOTAL               0:00:13.7  ( 100.0 % )     0:00:13.7 /  0:00:13.6    1.0
[07/22 12:32:17    247s] ---------------------------------------------------------------------------------------------
[07/22 12:32:17    247s] 
[07/22 12:32:17    247s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:13.6/0:00:13.7 (1.0), totSession cpu/real = 0:04:08.0/0:15:58.9 (0.3), mem = 2241.0M
[07/22 12:32:17    248s] Deleting Lib Analyzer.
[07/22 12:32:17    248s] Begin: GigaOpt DRV Optimization
[07/22 12:32:17    248s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
[07/22 12:32:17    248s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
[07/22 12:32:17    248s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:08.1/0:15:59.0 (0.3), mem = 2257.0M
[07/22 12:32:17    248s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.29980.7
[07/22 12:32:17    248s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/22 12:32:17    248s] ### Creating PhyDesignMc. totSessionCpu=0:04:08 mem=2257.0M
[07/22 12:32:17    248s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/22 12:32:17    248s] OPERPROF: Starting DPlace-Init at level 1, MEM:2257.0M, EPOCH TIME: 1753167737.461995
[07/22 12:32:17    248s] Processing tracks to init pin-track alignment.
[07/22 12:32:17    248s] z: 2, totalTracks: 1
[07/22 12:32:17    248s] z: 4, totalTracks: 1
[07/22 12:32:17    248s] z: 6, totalTracks: 1
[07/22 12:32:17    248s] z: 8, totalTracks: 1
[07/22 12:32:17    248s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/22 12:32:17    248s] All LLGs are deleted
[07/22 12:32:17    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:17    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:17    248s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2257.0M, EPOCH TIME: 1753167737.465712
[07/22 12:32:17    248s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2257.0M, EPOCH TIME: 1753167737.465872
[07/22 12:32:17    248s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2257.0M, EPOCH TIME: 1753167737.467301
[07/22 12:32:17    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:17    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:17    248s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2257.0M, EPOCH TIME: 1753167737.468080
[07/22 12:32:17    248s] Max number of tech site patterns supported in site array is 256.
[07/22 12:32:17    248s] Core basic site is CoreSite
[07/22 12:32:17    248s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[07/22 12:32:17    248s] Type 'man IMPSP-365' for more detail.
[07/22 12:32:17    248s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2257.0M, EPOCH TIME: 1753167737.479319
[07/22 12:32:17    248s] After signature check, allow fast init is true, keep pre-filter is true.
[07/22 12:32:17    248s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/22 12:32:17    248s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.005, MEM:2257.0M, EPOCH TIME: 1753167737.484645
[07/22 12:32:17    248s] Fast DP-INIT is on for default
[07/22 12:32:17    248s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/22 12:32:17    248s] Atter site array init, number of instance map data is 0.
[07/22 12:32:17    248s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.019, REAL:0.019, MEM:2257.0M, EPOCH TIME: 1753167737.486870
[07/22 12:32:17    248s] 
[07/22 12:32:17    248s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:32:17    248s] OPERPROF:     Starting CMU at level 3, MEM:2257.0M, EPOCH TIME: 1753167737.487575
[07/22 12:32:17    248s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2257.0M, EPOCH TIME: 1753167737.487972
[07/22 12:32:17    248s] 
[07/22 12:32:17    248s] Bad Lib Cell Checking (CMU) is done! (0)
[07/22 12:32:17    248s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.021, REAL:0.021, MEM:2257.0M, EPOCH TIME: 1753167737.488501
[07/22 12:32:17    248s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2257.0M, EPOCH TIME: 1753167737.488539
[07/22 12:32:17    248s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2257.0M, EPOCH TIME: 1753167737.488552
[07/22 12:32:17    248s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2257.0MB).
[07/22 12:32:17    248s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.027, REAL:0.027, MEM:2257.0M, EPOCH TIME: 1753167737.489242
[07/22 12:32:17    248s] TotalInstCnt at PhyDesignMc Initialization: 13528
[07/22 12:32:17    248s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:08 mem=2257.0M
[07/22 12:32:17    248s] ### Creating RouteCongInterface, started
[07/22 12:32:17    248s] 
[07/22 12:32:17    248s] Creating Lib Analyzer ...
[07/22 12:32:17    248s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[07/22 12:32:17    248s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[07/22 12:32:17    248s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[07/22 12:32:17    248s] 
[07/22 12:32:17    248s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/22 12:32:17    248s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:08 mem=2257.0M
[07/22 12:32:17    248s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:08 mem=2257.0M
[07/22 12:32:17    248s] Creating Lib Analyzer, finished. 
[07/22 12:32:17    248s] 
[07/22 12:32:17    248s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[07/22 12:32:17    248s] 
[07/22 12:32:17    248s] #optDebug: {0, 1.000}
[07/22 12:32:17    248s] ### Creating RouteCongInterface, finished
[07/22 12:32:17    248s] {MG  {7 0 4.1 0.107242}  {10 0 17.4 0.45059} }
[07/22 12:32:17    248s] ### Creating LA Mngr. totSessionCpu=0:04:08 mem=2257.0M
[07/22 12:32:17    248s] ### Creating LA Mngr, finished. totSessionCpu=0:04:08 mem=2257.0M
[07/22 12:32:18    248s] [GPS-DRV] Optimizer parameters ============================= 
[07/22 12:32:18    248s] [GPS-DRV] maxDensity (design): 0.95
[07/22 12:32:18    248s] [GPS-DRV] maxLocalDensity: 1.2
[07/22 12:32:18    248s] [GPS-DRV] All active and enabled setup views
[07/22 12:32:18    248s] [GPS-DRV]     wc
[07/22 12:32:18    248s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/22 12:32:18    248s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/22 12:32:18    248s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[07/22 12:32:18    248s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[07/22 12:32:18    248s] [GPS-DRV] timing-driven DRV settings
[07/22 12:32:18    248s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[07/22 12:32:18    248s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2276.1M, EPOCH TIME: 1753167738.032121
[07/22 12:32:18    248s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2276.1M, EPOCH TIME: 1753167738.032248
[07/22 12:32:18    248s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/22 12:32:18    248s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[07/22 12:32:18    248s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/22 12:32:18    248s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/22 12:32:18    248s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/22 12:32:18    248s] Info: violation cost 32.675903 (cap = 0.000000, tran = 32.675903, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/22 12:32:18    248s] |    97|   210|    -0.20|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0| 42.68%|          |         |
[07/22 12:32:18    249s] Info: violation cost 0.568750 (cap = 0.000000, tran = 0.568750, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/22 12:32:18    249s] |     2|     4|    -0.05|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|      70|       0|      26| 42.81%| 0:00:00.0|  2319.2M|
[07/22 12:32:18    249s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/22 12:32:18    249s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       1|       0|       1| 42.81%| 0:00:00.0|  2319.2M|
[07/22 12:32:18    249s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/22 12:32:18    249s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0| 42.81%| 0:00:00.0|  2319.2M|
[07/22 12:32:18    249s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/22 12:32:18    249s] Finished writing unified metrics of routing constraints.
[07/22 12:32:18    249s] Bottom Preferred Layer:
[07/22 12:32:18    249s]     None
[07/22 12:32:18    249s] Via Pillar Rule:
[07/22 12:32:18    249s]     None
[07/22 12:32:18    249s] 
[07/22 12:32:18    249s] *** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=2319.2M) ***
[07/22 12:32:18    249s] 
[07/22 12:32:18    249s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2319.2M, EPOCH TIME: 1753167738.436778
[07/22 12:32:18    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13599).
[07/22 12:32:18    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:18    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:18    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:18    249s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.019, REAL:0.019, MEM:2319.2M, EPOCH TIME: 1753167738.455909
[07/22 12:32:18    249s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2319.2M, EPOCH TIME: 1753167738.456043
[07/22 12:32:18    249s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2319.2M, EPOCH TIME: 1753167738.456067
[07/22 12:32:18    249s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2319.2M, EPOCH TIME: 1753167738.461613
[07/22 12:32:18    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:18    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:18    249s] 
[07/22 12:32:18    249s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:32:18    249s] OPERPROF:       Starting CMU at level 4, MEM:2319.2M, EPOCH TIME: 1753167738.475174
[07/22 12:32:18    249s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:2319.2M, EPOCH TIME: 1753167738.475685
[07/22 12:32:18    249s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.015, REAL:0.015, MEM:2319.2M, EPOCH TIME: 1753167738.476281
[07/22 12:32:18    249s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2319.2M, EPOCH TIME: 1753167738.476301
[07/22 12:32:18    249s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2319.2M, EPOCH TIME: 1753167738.476314
[07/22 12:32:18    249s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2319.2M, EPOCH TIME: 1753167738.477060
[07/22 12:32:18    249s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2319.2M, EPOCH TIME: 1753167738.477147
[07/22 12:32:18    249s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.021, REAL:0.021, MEM:2319.2M, EPOCH TIME: 1753167738.477174
[07/22 12:32:18    249s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.021, REAL:0.021, MEM:2319.2M, EPOCH TIME: 1753167738.477184
[07/22 12:32:18    249s] TDRefine: refinePlace mode is spiral
[07/22 12:32:18    249s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.29980.3
[07/22 12:32:18    249s] OPERPROF: Starting RefinePlace at level 1, MEM:2319.2M, EPOCH TIME: 1753167738.477206
[07/22 12:32:18    249s] *** Starting place_detail (0:04:09 mem=2319.2M) ***
[07/22 12:32:18    249s] 
[07/22 12:32:18    249s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:32:18    249s] Total net bbox length = 2.364e+05 (1.173e+05 1.191e+05) (ext = 2.069e+04)
[07/22 12:32:18    249s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/22 12:32:18    249s] (I)      Default pattern map key = project_default.
[07/22 12:32:18    249s] (I)      Default pattern map key = project_default.
[07/22 12:32:18    249s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2319.2M, EPOCH TIME: 1753167738.485221
[07/22 12:32:18    249s] Starting refinePlace ...
[07/22 12:32:18    249s] (I)      Default pattern map key = project_default.
[07/22 12:32:18    249s] One DDP V2 for no tweak run.
[07/22 12:32:18    249s] (I)      Default pattern map key = project_default.
[07/22 12:32:18    249s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2319.2M, EPOCH TIME: 1753167738.497825
[07/22 12:32:18    249s] DDP initSite1 nrRow 177 nrJob 177
[07/22 12:32:18    249s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2319.2M, EPOCH TIME: 1753167738.497882
[07/22 12:32:18    249s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2319.2M, EPOCH TIME: 1753167738.497990
[07/22 12:32:18    249s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2319.2M, EPOCH TIME: 1753167738.498001
[07/22 12:32:18    249s] DDP markSite nrRow 177 nrJob 177
[07/22 12:32:18    249s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2319.2M, EPOCH TIME: 1753167738.498302
[07/22 12:32:18    249s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2319.2M, EPOCH TIME: 1753167738.498317
[07/22 12:32:18    249s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[07/22 12:32:18    249s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2321.0M, EPOCH TIME: 1753167738.503493
[07/22 12:32:18    249s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2321.0M, EPOCH TIME: 1753167738.503539
[07/22 12:32:18    249s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.002, REAL:0.002, MEM:2321.0M, EPOCH TIME: 1753167738.505285
[07/22 12:32:18    249s] ** Cut row section cpu time 0:00:00.0.
[07/22 12:32:18    249s]  ** Cut row section real time 0:00:00.0.
[07/22 12:32:18    249s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.002, REAL:0.002, MEM:2321.0M, EPOCH TIME: 1753167738.505319
[07/22 12:32:18    249s]   Spread Effort: high, pre-route mode, useDDP on.
[07/22 12:32:18    249s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2321.0MB) @(0:04:09 - 0:04:09).
[07/22 12:32:18    249s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/22 12:32:18    249s] wireLenOptFixPriorityInst 0 inst fixed
[07/22 12:32:18    249s] 
[07/22 12:32:18    249s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[07/22 12:32:18    249s] Move report: legalization moves 125 insts, mean move: 1.01 um, max move: 3.42 um spiral
[07/22 12:32:18    249s] 	Max move on inst (FE_OFC1347_n_970): (202.00, 199.31) --> (202.00, 195.89)
[07/22 12:32:18    249s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/22 12:32:18    249s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/22 12:32:18    249s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2324.1MB) @(0:04:09 - 0:04:09).
[07/22 12:32:18    249s] Move report: Detail placement moves 125 insts, mean move: 1.01 um, max move: 3.42 um 
[07/22 12:32:18    249s] 	Max move on inst (FE_OFC1347_n_970): (202.00, 199.31) --> (202.00, 195.89)
[07/22 12:32:18    249s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2324.1MB
[07/22 12:32:18    249s] Statistics of distance of Instance movement in refine placement:
[07/22 12:32:18    249s]   maximum (X+Y) =         3.42 um
[07/22 12:32:18    249s]   inst (FE_OFC1347_n_970) with max move: (202, 199.31) -> (202, 195.89)
[07/22 12:32:18    249s]   mean    (X+Y) =         1.01 um
[07/22 12:32:18    249s] Total instances moved : 125
[07/22 12:32:18    249s] Summary Report:
[07/22 12:32:18    249s] Instances move: 125 (out of 13599 movable)
[07/22 12:32:18    249s] Instances flipped: 0
[07/22 12:32:18    249s] Mean displacement: 1.01 um
[07/22 12:32:18    249s] Max displacement: 3.42 um (Instance: FE_OFC1347_n_970) (202, 199.31) -> (202, 195.89)
[07/22 12:32:18    249s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[07/22 12:32:18    249s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.354, REAL:0.355, MEM:2324.1M, EPOCH TIME: 1753167738.839765
[07/22 12:32:18    249s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=2324.1MB) @(0:04:09 - 0:04:09).
[07/22 12:32:18    249s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.29980.3
[07/22 12:32:18    249s] OPERPROF: Finished RefinePlace at level 1, CPU:0.365, REAL:0.365, MEM:2324.1M, EPOCH TIME: 1753167738.841910
[07/22 12:32:18    249s] Total net bbox length = 2.365e+05 (1.173e+05 1.192e+05) (ext = 2.069e+04)
[07/22 12:32:18    249s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2324.1MB
[07/22 12:32:18    249s] *** Finished place_detail (0:04:09 mem=2324.1M) ***
[07/22 12:32:18    249s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2324.1M, EPOCH TIME: 1753167738.867642
[07/22 12:32:18    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13599).
[07/22 12:32:18    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:18    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:18    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:18    249s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.018, REAL:0.018, MEM:2321.1M, EPOCH TIME: 1753167738.885939
[07/22 12:32:18    249s] *** maximum move = 3.42 um ***
[07/22 12:32:18    249s] *** Finished re-routing un-routed nets (2321.1M) ***
[07/22 12:32:18    249s] OPERPROF: Starting DPlace-Init at level 1, MEM:2321.1M, EPOCH TIME: 1753167738.896899
[07/22 12:32:18    249s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2321.1M, EPOCH TIME: 1753167738.902312
[07/22 12:32:18    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:18    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:18    249s] 
[07/22 12:32:18    249s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:32:18    249s] OPERPROF:     Starting CMU at level 3, MEM:2321.1M, EPOCH TIME: 1753167738.916730
[07/22 12:32:18    249s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2321.1M, EPOCH TIME: 1753167738.917216
[07/22 12:32:18    249s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.015, REAL:0.015, MEM:2321.1M, EPOCH TIME: 1753167738.917789
[07/22 12:32:18    249s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2321.1M, EPOCH TIME: 1753167738.917811
[07/22 12:32:18    249s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2321.1M, EPOCH TIME: 1753167738.917825
[07/22 12:32:18    249s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2321.1M, EPOCH TIME: 1753167738.918633
[07/22 12:32:18    249s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2321.1M, EPOCH TIME: 1753167738.918722
[07/22 12:32:18    249s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.022, REAL:0.022, MEM:2321.1M, EPOCH TIME: 1753167738.918751
[07/22 12:32:18    249s] 
[07/22 12:32:18    249s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=2321.1M) ***
[07/22 12:32:18    249s] Total-nets :: 17260, Stn-nets :: 2, ratio :: 0.0115875 %, Total-len 280499, Stn-len 3.615
[07/22 12:32:18    249s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2302.0M, EPOCH TIME: 1753167738.993064
[07/22 12:32:18    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:18    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:19    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:19    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:19    249s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.019, REAL:0.019, MEM:2239.0M, EPOCH TIME: 1753167739.012204
[07/22 12:32:19    249s] TotalInstCnt at PhyDesignMc Destruction: 13599
[07/22 12:32:19    249s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.29980.7
[07/22 12:32:19    249s] 
[07/22 12:32:19    249s] =============================================================================================
[07/22 12:32:19    249s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              21.15-s110_1
[07/22 12:32:19    249s] =============================================================================================
[07/22 12:32:19    249s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/22 12:32:19    249s] ---------------------------------------------------------------------------------------------
[07/22 12:32:19    249s] [ SlackTraversorInit     ]      2   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.1    1.0
[07/22 12:32:19    249s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  17.6 % )     0:00:00.3 /  0:00:00.3    1.0
[07/22 12:32:19    249s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:32:19    249s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.1    1.0
[07/22 12:32:19    249s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.8
[07/22 12:32:19    249s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.8 % )     0:00:00.3 /  0:00:00.3    1.0
[07/22 12:32:19    249s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:32:19    249s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[07/22 12:32:19    249s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[07/22 12:32:19    249s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:32:19    249s] [ OptEval                ]      3   0:00:00.2  (  10.7 % )     0:00:00.2 /  0:00:00.2    1.1
[07/22 12:32:19    249s] [ OptCommit              ]      3   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.8
[07/22 12:32:19    249s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[07/22 12:32:19    249s] [ IncrDelayCalc          ]     15   0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.1    1.1
[07/22 12:32:19    249s] [ DrvFindVioNets         ]      4   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    1.2
[07/22 12:32:19    249s] [ DrvComputeSummary      ]      4   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.0
[07/22 12:32:19    249s] [ RefinePlace            ]      1   0:00:00.5  (  32.8 % )     0:00:00.5 /  0:00:00.5    1.0
[07/22 12:32:19    249s] [ TimingUpdate           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:32:19    249s] [ IncrTimingUpdate       ]      3   0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.1    0.9
[07/22 12:32:19    249s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:04:09.6/0:16:00.5 (0.3), mem = 2239.0M
[07/22 12:32:19    249s] [ MISC                   ]          0:00:00.2  (  15.6 % )     0:00:00.2 /  0:00:00.3    1.0
[07/22 12:32:19    249s] ---------------------------------------------------------------------------------------------
[07/22 12:32:19    249s]  DrvOpt #3 TOTAL                    0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[07/22 12:32:19    249s] ---------------------------------------------------------------------------------------------
[07/22 12:32:19    249s] 
[07/22 12:32:19    249s] End: GigaOpt DRV Optimization
[07/22 12:32:19    249s] GigaOpt DRV: restore maxLocalDensity to 0.98
[07/22 12:32:19    249s] GigaOpt DRV: restore maxLocalDensity to 0.98
[07/22 12:32:19    249s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2239.0M, EPOCH TIME: 1753167739.019060
[07/22 12:32:19    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:19    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:19    249s] 
[07/22 12:32:19    249s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:32:19    249s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.015, REAL:0.015, MEM:2239.0M, EPOCH TIME: 1753167739.034276
[07/22 12:32:19    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:19    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:19    249s] 
[07/22 12:32:19    249s] ------------------------------------------------------------------
[07/22 12:32:19    249s]      Summary (cpu=0.03min real=0.03min mem=2239.0M)
[07/22 12:32:19    249s] ------------------------------------------------------------------
[07/22 12:32:19    249s] 
[07/22 12:32:19    249s] Setup views included:
[07/22 12:32:19    249s]  wc 
[07/22 12:32:19    249s] 
[07/22 12:32:19    249s] +--------------------+---------+---------+---------+
[07/22 12:32:19    249s] |     Setup mode     |   all   | reg2reg | default |
[07/22 12:32:19    249s] +--------------------+---------+---------+---------+
[07/22 12:32:19    249s] |           WNS (ns):|  0.000  |   N/A   |  0.000  |
[07/22 12:32:19    249s] |           TNS (ns):|  0.000  |   N/A   |  0.000  |
[07/22 12:32:19    249s] |    Violating Paths:|    0    |   N/A   |    0    |
[07/22 12:32:19    249s] |          All Paths:|    0    |   N/A   |    0    |
[07/22 12:32:19    249s] +--------------------+---------+---------+---------+
[07/22 12:32:19    249s] 
[07/22 12:32:19    249s] +----------------+-------------------------------+------------------+
[07/22 12:32:19    249s] |                |              Real             |       Total      |
[07/22 12:32:19    249s] |    DRVs        +------------------+------------+------------------|
[07/22 12:32:19    249s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[07/22 12:32:19    249s] +----------------+------------------+------------+------------------+
[07/22 12:32:19    249s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[07/22 12:32:19    249s] |   max_tran     |      0 (0)       |   0.000    [07/22 12:32:19    249s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
|      0 (0)       |
[07/22 12:32:19    249s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[07/22 12:32:19    249s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[07/22 12:32:19    249s] +----------------+------------------+------------+------------------+
[07/22 12:32:19    249s] 
[07/22 12:32:19    249s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2287.2M, EPOCH TIME: 1753167739.133908
[07/22 12:32:19    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:19    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:19    249s] 
[07/22 12:32:19    249s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:32:19    249s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.015, REAL:0.015, MEM:2287.2M, EPOCH TIME: 1753167739.149109
[07/22 12:32:19    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:19    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:19    249s] Density: 42.815%
[07/22 12:32:19    249s] Routing Overflow: 0.00% H and 0.00% V
[07/22 12:32:19    249s] ------------------------------------------------------------------
[07/22 12:32:19    249s] **opt_design ... cpu = 0:00:32, real = 0:00:32, mem = 2037.8M, totSessionCpu=0:04:10 **
[07/22 12:32:19    249s] Deleting Lib Analyzer.
[07/22 12:32:19    249s] *** Check timing (0:00:00.0)
[07/22 12:32:19    249s] Begin: GigaOpt Optimization in WNS mode
[07/22 12:32:19    249s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[07/22 12:32:19    249s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[07/22 12:32:19    249s] *** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:09.8/0:16:00.7 (0.3), mem = 2239.2M
[07/22 12:32:19    249s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.29980.8
[07/22 12:32:19    249s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/22 12:32:19    249s] ### Creating PhyDesignMc. totSessionCpu=0:04:10 mem=2239.2M
[07/22 12:32:19    249s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/22 12:32:19    249s] OPERPROF: Starting DPlace-Init at level 1, MEM:2239.2M, EPOCH TIME: 1753167739.176181
[07/22 12:32:19    249s] Processing tracks to init pin-track alignment.
[07/22 12:32:19    249s] z: 2, totalTracks: 1
[07/22 12:32:19    249s] z: 4, totalTracks: 1
[07/22 12:32:19    249s] z: 6, totalTracks: 1
[07/22 12:32:19    249s] z: 8, totalTracks: 1
[07/22 12:32:19    249s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/22 12:32:19    249s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2239.2M, EPOCH TIME: 1753167739.181378
[07/22 12:32:19    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:19    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:19    249s] 
[07/22 12:32:19    249s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:32:19    249s] OPERPROF:     Starting CMU at level 3, MEM:2239.2M, EPOCH TIME: 1753167739.195054
[07/22 12:32:19    249s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2239.2M, EPOCH TIME: 1753167739.195518
[07/22 12:32:19    249s] 
[07/22 12:32:19    249s] Bad Lib Cell Checking (CMU) is done! (0)
[07/22 12:32:19    249s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.015, REAL:0.015, MEM:2239.2M, EPOCH TIME: 1753167739.196119
[07/22 12:32:19    249s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2239.2M, EPOCH TIME: 1753167739.196136
[07/22 12:32:19    249s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2239.2M, EPOCH TIME: 1753167739.196149
[07/22 12:32:19    249s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2239.2MB).
[07/22 12:32:19    249s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.021, REAL:0.021, MEM:2239.2M, EPOCH TIME: 1753167739.196876
[07/22 12:32:19    249s] TotalInstCnt at PhyDesignMc Initialization: 13599
[07/22 12:32:19    249s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:10 mem=2239.2M
[07/22 12:32:19    249s] ### Creating RouteCongInterface, started
[07/22 12:32:19    249s] 
[07/22 12:32:19    249s] Creating Lib Analyzer ...
[07/22 12:32:19    249s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[07/22 12:32:19    249s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[07/22 12:32:19    249s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[07/22 12:32:19    249s] 
[07/22 12:32:19    249s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/22 12:32:19    250s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:10 mem=2239.2M
[07/22 12:32:19    250s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:10 mem=2239.2M
[07/22 12:32:19    250s] Creating Lib Analyzer, finished. 
[07/22 12:32:19    250s] 
[07/22 12:32:19    250s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[07/22 12:32:19    250s] 
[07/22 12:32:19    250s] #optDebug: {0, 1.000}
[07/22 12:32:19    250s] ### Creating RouteCongInterface, finished
[07/22 12:32:19    250s] {MG  {7 0 4.1 0.107242}  {10 0 17.4 0.45059} }
[07/22 12:32:19    250s] ### Creating LA Mngr. totSessionCpu=0:04:10 mem=2239.2M
[07/22 12:32:19    250s] ### Creating LA Mngr, finished. totSessionCpu=0:04:10 mem=2239.2M
[07/22 12:32:19    250s] *info: 1 no-driver net excluded.
[07/22 12:32:19    250s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.29980.1
[07/22 12:32:19    250s] PathGroup :  reg2reg  TargetSlack : 0.0388 
[07/22 12:32:19    250s] ** GigaOpt Optimizer WNS Slack 0.058 TNS Slack 0.000 Density 42.81
[07/22 12:32:19    250s] OptDebug: End of Setup Fixing:
[07/22 12:32:19    250s] +----------+-----+-----+
[07/22 12:32:19    250s] |Path Group|  WNS|  TNS|
[07/22 12:32:19    250s] +----------+-----+-----+
[07/22 12:32:19    250s] |default   |0.000|0.000|
[07/22 12:32:19    250s] |reg2reg   |0.000|0.000|
[07/22 12:32:19    250s] |HEPG      |0.000|0.000|
[07/22 12:32:19    250s] |All Paths |0.000|0.000|
[07/22 12:32:19    250s] +----------+-----+-----+
[07/22 12:32:19    250s] 
[07/22 12:32:19    250s] Finished writing unified metrics of routing constraints.
[07/22 12:32:19    250s] Bottom Preferred Layer:
[07/22 12:32:19    250s]     None
[07/22 12:32:19    250s] Via Pillar Rule:
[07/22 12:32:19    250s]     None
[07/22 12:32:19    250s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.29980.1
[07/22 12:32:19    250s] 
[07/22 12:32:19    250s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=2296.4M) ***
[07/22 12:32:19    250s] 
[07/22 12:32:19    250s] Total-nets :: 17260, Stn-nets :: 2, ratio :: 0.0115875 %, Total-len 280499, Stn-len 3.615
[07/22 12:32:19    250s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2277.3M, EPOCH TIME: 1753167739.916585
[07/22 12:32:19    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:19    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:19    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:19    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:19    250s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.018, REAL:0.018, MEM:2237.3M, EPOCH TIME: 1753167739.934807
[07/22 12:32:19    250s] TotalInstCnt at PhyDesignMc Destruction: 13599
[07/22 12:32:19    250s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.29980.8
[07/22 12:32:19    250s] 
[07/22 12:32:19    250s] =============================================================================================
[07/22 12:32:19    250s]  Step TAT Report : WnsOpt #1 / place_opt_design #1                              21.15-s110_1
[07/22 12:32:19    250s] =============================================================================================
[07/22 12:32:19    250s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/22 12:32:19    250s] ---------------------------------------------------------------------------------------------
[07/22 12:32:19    250s] [ SlackTraversorInit     ]      1   0:00:00.0  (   4.2 % )     0:00:00.0 /  0:00:00.0    1.2
[07/22 12:32:19    250s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  36.9 % )     0:00:00.3 /  0:00:00.3    1.0
[07/22 12:32:19    250s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:32:19    250s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   7.2 % )     0:00:00.1 /  0:00:00.0    0.9
[07/22 12:32:19    250s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.7 % )     0:00:00.3 /  0:00:00.3    1.0
[07/22 12:32:19    250s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:32:19    250s] [ TransformInit          ]      1   0:00:00.1  (  15.3 % )     0:00:00.1 /  0:00:00.1    1.0
[07/22 12:32:19    250s] [ TimingUpdate           ]      1   0:00:00.2  (  27.2 % )     0:00:00.2 /  0:00:00.2    1.0
[07/22 12:32:19    250s] [ MISC                   ]          0:00:00.0  (   5.4 % )     0:00:00.0 /  0:00:00.0    0.7
[07/22 12:32:19    250s] ---------------------------------------------------------------------------------------------
[07/22 12:32:19    250s]  WnsOpt #1 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[07/22 12:32:19    250s] ---------------------------------------------------------------------------------------------
[07/22 12:32:19    250s] 
[07/22 12:32:19    250s] *** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:04:10.6/0:16:01.5 (0.3), mem = 2237.3M
[07/22 12:32:19    250s] End: GigaOpt Optimization in WNS mode
[07/22 12:32:19    250s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[07/22 12:32:19    250s] Deleting Lib Analyzer.
[07/22 12:32:19    250s] *** Check timing (0:00:00.0)
[07/22 12:32:19    250s] Begin: GigaOpt Optimization in TNS mode
[07/22 12:32:19    250s] **INFO: Flow update: Low effort is not optimizable.
[07/22 12:32:19    250s] **INFO: Flow update: High effort is not optimizable.
[07/22 12:32:19    250s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -wtns -nonLegalPlaceEcoBumpRecoveryInTNSOpt -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[07/22 12:32:19    250s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -wtns -nonLegalPlaceEcoBumpRecoveryInTNSOpt -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[07/22 12:32:19    250s] *** TnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:10.6/0:16:01.5 (0.3), mem = 2237.3M
[07/22 12:32:19    250s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.29980.9
[07/22 12:32:19    250s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/22 12:32:19    250s] ### Creating PhyDesignMc. totSessionCpu=0:04:11 mem=2237.3M
[07/22 12:32:19    250s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/22 12:32:19    250s] OPERPROF: Starting DPlace-Init at level 1, MEM:2237.3M, EPOCH TIME: 1753167739.989738
[07/22 12:32:19    250s] Processing tracks to init pin-track alignment.
[07/22 12:32:19    250s] z: 2, totalTracks: 1
[07/22 12:32:19    250s] z: 4, totalTracks: 1
[07/22 12:32:19    250s] z: 6, totalTracks: 1
[07/22 12:32:19    250s] z: 8, totalTracks: 1
[07/22 12:32:19    250s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/22 12:32:19    250s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2237.3M, EPOCH TIME: 1753167739.995610
[07/22 12:32:19    250s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:19    250s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:20    250s] 
[07/22 12:32:20    250s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:32:20    250s] OPERPROF:     Starting CMU at level 3, MEM:2237.3M, EPOCH TIME: 1753167740.009445
[07/22 12:32:20    250s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2237.3M, EPOCH TIME: 1753167740.009889
[07/22 12:32:20    250s] 
[07/22 12:32:20    250s] Bad Lib Cell Checking (CMU) is done! (0)
[07/22 12:32:20    250s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.015, REAL:0.015, MEM:2237.3M, EPOCH TIME: 1753167740.010433
[07/22 12:32:20    250s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2237.3M, EPOCH TIME: 1753167740.010449
[07/22 12:32:20    250s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2237.3M, EPOCH TIME: 1753167740.010462
[07/22 12:32:20    250s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=2237.3MB).
[07/22 12:32:20    250s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.021, REAL:0.021, MEM:2237.3M, EPOCH TIME: 1753167740.011205
[07/22 12:32:20    250s] TotalInstCnt at PhyDesignMc Initialization: 13599
[07/22 12:32:20    250s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:11 mem=2237.3M
[07/22 12:32:20    250s] ### Creating RouteCongInterface, started
[07/22 12:32:20    250s] 
[07/22 12:32:20    250s] Creating Lib Analyzer ...
[07/22 12:32:20    250s] Total number of usable buffers from Lib Analyzer: 10 ( CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20)
[07/22 12:32:20    250s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[07/22 12:32:20    250s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[07/22 12:32:20    250s] 
[07/22 12:32:20    250s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/22 12:32:20    250s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:11 mem=2239.3M
[07/22 12:32:20    250s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:11 mem=2239.3M
[07/22 12:32:20    250s] Creating Lib Analyzer, finished. 
[07/22 12:32:20    250s] 
[07/22 12:32:20    250s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[07/22 12:32:20    250s] 
[07/22 12:32:20    250s] #optDebug: {0, 1.000}
[07/22 12:32:20    250s] ### Creating RouteCongInterface, finished
[07/22 12:32:20    250s] {MG  {7 0 4.1 0.107242}  {10 0 17.4 0.45059} }
[07/22 12:32:20    250s] ### Creating LA Mngr. totSessionCpu=0:04:11 mem=2239.3M
[07/22 12:32:20    250s] ### Creating LA Mngr, finished. totSessionCpu=0:04:11 mem=2239.3M
[07/22 12:32:20    251s] *info: 1 no-driver net excluded.
[07/22 12:32:20    251s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.29980.2
[07/22 12:32:20    251s] PathGroup :  reg2reg  TargetSlack : 0.0388 
[07/22 12:32:20    251s] ** GigaOpt Optimizer WNS Slack 0.058 TNS Slack 0.000 Density 42.81
[07/22 12:32:20    251s] Optimizer TNS Opt
[07/22 12:32:20    251s] OptDebug: Start of Optimizer TNS Pass:
[07/22 12:32:20    251s] +----------+-----+-----+
[07/22 12:32:20    251s] |Path Group|  WNS|  TNS|
[07/22 12:32:20    251s] +----------+-----+-----+
[07/22 12:32:20    251s] |default   |0.000|0.000|
[07/22 12:32:20    251s] |reg2reg   |0.000|0.000|
[07/22 12:32:20    251s] |HEPG      |0.000|0.000|
[07/22 12:32:20    251s] |All Paths |0.000|0.000|
[07/22 12:32:20    251s] +----------+-----+-----+
[07/22 12:32:20    251s] 
[07/22 12:32:20    251s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2296.6M, EPOCH TIME: 1753167740.520478
[07/22 12:32:20    251s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2296.6M, EPOCH TIME: 1753167740.520569
[07/22 12:32:20    251s] 
[07/22 12:32:20    251s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2296.6M) ***
[07/22 12:32:20    251s] OptDebug: End of Optimizer TNS Pass:
[07/22 12:32:20    251s] +----------+-----+-----+
[07/22 12:32:20    251s] |Path Group|  WNS|  TNS|
[07/22 12:32:20    251s] +----------+-----+-----+
[07/22 12:32:20    251s] |default   |0.000|0.000|
[07/22 12:32:20    251s] |reg2reg   |0.000|0.000|
[07/22 12:32:20    251s] |HEPG      |0.000|0.000|
[07/22 12:32:20    251s] |All Paths |0.000|0.000|
[07/22 12:32:20    251s] +----------+-----+-----+
[07/22 12:32:20    251s] 
[07/22 12:32:20    251s] OptDebug: End of Setup Fixing:
[07/22 12:32:20    251s] +----------+-----+-----+
[07/22 12:32:20    251s] |Path Group|  WNS|  TNS|
[07/22 12:32:20    251s] +----------+-----+-----+
[07/22 12:32:20    251s] |default   |0.000|0.000|
[07/22 12:32:20    251s] |reg2reg   |0.000|0.000|
[07/22 12:32:20    251s] |HEPG      |0.000|0.000|
[07/22 12:32:20    251s] |All Paths |0.000|0.000|
[07/22 12:32:20    251s] +----------+-----+-----+
[07/22 12:32:20    251s] 
[07/22 12:32:20    251s] Finished writing unified metrics of routing constraints.
[07/22 12:32:20    251s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.29980.2
[07/22 12:32:20    251s] Bottom Preferred Layer:
[07/22 12:32:20    251s]     None
[07/22 12:32:20    251s] Via Pillar Rule:
[07/22 12:32:20    251s]     None
[07/22 12:32:20    251s] 
[07/22 12:32:20    251s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2296.6M) ***
[07/22 12:32:20    251s] 
[07/22 12:32:20    251s] Total-nets :: 17260, Stn-nets :: 2, ratio :: 0.0115875 %, Total-len 280499, Stn-len 3.615
[07/22 12:32:20    251s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2277.5M, EPOCH TIME: 1753167740.582015
[07/22 12:32:20    251s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13599).
[07/22 12:32:20    251s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:20    251s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:20    251s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:20    251s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.018, REAL:0.018, MEM:2237.5M, EPOCH TIME: 1753167740.599891
[07/22 12:32:20    251s] TotalInstCnt at PhyDesignMc Destruction: 13599
[07/22 12:32:20    251s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.29980.9
[07/22 12:32:20    251s] 
[07/22 12:32:20    251s] =============================================================================================
[07/22 12:32:20    251s]  Step TAT Report : TnsOpt #1 / place_opt_design #1                              21.15-s110_1
[07/22 12:32:20    251s] =============================================================================================
[07/22 12:32:20    251s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/22 12:32:20    251s] ---------------------------------------------------------------------------------------------
[07/22 12:32:20    251s] [ SlackTraversorInit     ]      1   0:00:00.0  (   4.9 % )     0:00:00.0 /  0:00:00.0    1.0
[07/22 12:32:20    251s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  48.9 % )     0:00:00.3 /  0:00:00.3    1.0
[07/22 12:32:20    251s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:32:20    251s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   9.0 % )     0:00:00.1 /  0:00:00.1    1.1
[07/22 12:32:20    251s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.7
[07/22 12:32:20    251s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.6 % )     0:00:00.3 /  0:00:00.3    1.0
[07/22 12:32:20    251s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:32:20    251s] [ TransformInit          ]      1   0:00:00.1  (  19.0 % )     0:00:00.1 /  0:00:00.1    1.0
[07/22 12:32:20    251s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:32:20    251s] [ MISC                   ]          0:00:00.1  (  11.3 % )     0:00:00.1 /  0:00:00.1    1.0
[07/22 12:32:20    251s] ---------------------------------------------------------------------------------------------
[07/22 12:32:20    251s]  TnsOpt #1 TOTAL                    0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[07/22 12:32:20    251s] ---------------------------------------------------------------------------------------------
[07/22 12:32:20    251s] 
[07/22 12:32:20    251s] *** TnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:04:11.2/0:16:02.1 (0.3), mem = 2237.5M
[07/22 12:32:20    251s] End: GigaOpt Optimization in TNS mode
[07/22 12:32:20    251s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -preCTS
[07/22 12:32:20    251s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -preCTS
[07/22 12:32:20    251s] ### Creating LA Mngr. totSessionCpu=0:04:11 mem=2237.5M
[07/22 12:32:20    251s] ### Creating LA Mngr, finished. totSessionCpu=0:04:11 mem=2237.5M
[07/22 12:32:20    251s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[07/22 12:32:20    251s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/22 12:32:20    251s] ### Creating PhyDesignMc. totSessionCpu=0:04:11 mem=2294.7M
[07/22 12:32:20    251s] OPERPROF: Starting DPlace-Init at level 1, MEM:2294.7M, EPOCH TIME: 1753167740.647346
[07/22 12:32:20    251s] Processing tracks to init pin-track alignment.
[07/22 12:32:20    251s] z: 2, totalTracks: 1
[07/22 12:32:20    251s] z: 4, totalTracks: 1
[07/22 12:32:20    251s] z: 6, totalTracks: 1
[07/22 12:32:20    251s] z: 8, totalTracks: 1
[07/22 12:32:20    251s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/22 12:32:20    251s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2294.7M, EPOCH TIME: 1753167740.652517
[07/22 12:32:20    251s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:20    251s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:20    251s] 
[07/22 12:32:20    251s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:32:20    251s] OPERPROF:     Starting CMU at level 3, MEM:2294.7M, EPOCH TIME: 1753167740.666185
[07/22 12:32:20    251s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2294.7M, EPOCH TIME: 1753167740.666651
[07/22 12:32:20    251s] 
[07/22 12:32:20    251s] Bad Lib Cell Checking (CMU) is done! (0)
[07/22 12:32:20    251s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.015, REAL:0.015, MEM:2294.7M, EPOCH TIME: 1753167740.667257
[07/22 12:32:20    251s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2294.7M, EPOCH TIME: 1753167740.667272
[07/22 12:32:20    251s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2294.7M, EPOCH TIME: 1753167740.667285
[07/22 12:32:20    251s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2294.7MB).
[07/22 12:32:20    251s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.021, REAL:0.021, MEM:2294.7M, EPOCH TIME: 1753167740.668011
[07/22 12:32:20    251s] TotalInstCnt at PhyDesignMc Initialization: 13599
[07/22 12:32:20    251s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:11 mem=2294.7M
[07/22 12:32:20    251s] Begin: Area Reclaim Optimization
[07/22 12:32:20    251s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:11.3/0:16:02.2 (0.3), mem = 2294.7M
[07/22 12:32:20    251s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.29980.10
[07/22 12:32:20    251s] ### Creating RouteCongInterface, started
[07/22 12:32:20    251s] 
[07/22 12:32:20    251s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[07/22 12:32:20    251s] 
[07/22 12:32:20    251s] #optDebug: {0, 1.000}
[07/22 12:32:20    251s] ### Creating RouteCongInterface, finished
[07/22 12:32:20    251s] {MG  {7 0 4.1 0.107242}  {10 0 17.4 0.45059} }
[07/22 12:32:20    251s] ### Creating LA Mngr. totSessionCpu=0:04:11 mem=2294.7M
[07/22 12:32:20    251s] ### Creating LA Mngr, finished. totSessionCpu=0:04:11 mem=2294.7M
[07/22 12:32:20    251s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2294.7M, EPOCH TIME: 1753167740.781315
[07/22 12:32:20    251s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2294.7M, EPOCH TIME: 1753167740.781420
[07/22 12:32:20    251s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 42.81
[07/22 12:32:20    251s] +---------+---------+--------+--------+------------+--------+
[07/22 12:32:20    251s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/22 12:32:20    251s] +---------+---------+--------+--------+------------+--------+
[07/22 12:32:20    251s] |   42.81%|        -|   0.000|   0.000|   0:00:00.0| 2294.7M|
[07/22 12:32:20    251s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[07/22 12:32:29    259s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[07/22 12:32:29    259s] |   42.47%|      331|   0.000|   0.000|   0:00:09.0| 2340.2M|
[07/22 12:32:29    259s] 
[07/22 12:32:29    259s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[07/22 12:32:29    259s] --------------------------------------------------------------
[07/22 12:32:29    259s] |                                   | Total     | Sequential |
[07/22 12:32:29    259s] --------------------------------------------------------------
[07/22 12:32:29    259s] | Num insts resized                 |       0  |       0    |
[07/22 12:32:29    259s] | Num insts undone                  |       0  |       0    |
[07/22 12:32:29    259s] | Num insts Downsized               |       0  |       0    |
[07/22 12:32:29    259s] | Num insts Samesized               |       0  |       0    |
[07/22 12:32:29    259s] | Num insts Upsized                 |       0  |       0    |
[07/22 12:32:29    259s] | Num multiple commits+uncommits    |       0  |       -    |
[07/22 12:32:29    259s] --------------------------------------------------------------
[07/22 12:32:29    259s] +---------+---------+--------+--------+------------+--------+
[07/22 12:32:29    259s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 42.47
[07/22 12:32:29    259s] Finished writing unified metrics of routing constraints.
[07/22 12:32:29    259s] Bottom Preferred Layer:
[07/22 12:32:29    259s]     None
[07/22 12:32:29    259s] Via Pillar Rule:
[07/22 12:32:29    259s]     None
[07/22 12:32:29    259s] 
[07/22 12:32:29    259s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[07/22 12:32:29    259s] End: Core Area Reclaim Optimization (cpu = 0:00:08.5) (real = 0:00:09.0) **
[07/22 12:32:29    259s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.29980.10
[07/22 12:32:29    259s] 
[07/22 12:32:29    259s] =============================================================================================
[07/22 12:32:29    259s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.15-s110_1
[07/22 12:32:29    259s] =============================================================================================
[07/22 12:32:29    259s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/22 12:32:29    259s] ---------------------------------------------------------------------------------------------
[07/22 12:32:29    259s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[07/22 12:32:29    259s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:32:29    259s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[07/22 12:32:29    259s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[07/22 12:32:29    259s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:32:29    259s] [ OptimizationStep       ]      1   0:00:00.0  (   0.4 % )     0:00:08.4 /  0:00:08.4    1.0
[07/22 12:32:29    259s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:08.4 /  0:00:08.4    1.0
[07/22 12:32:29    259s] [ OptGetWeight           ]    201   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:32:29    259s] [ OptEval                ]    201   0:00:05.5  (  63.9 % )     0:00:05.5 /  0:00:05.5    1.0
[07/22 12:32:29    259s] [ OptCommit              ]    201   0:00:00.2  (   2.5 % )     0:00:00.2 /  0:00:00.2    1.1
[07/22 12:32:29    259s] [ PostCommitDelayUpdate  ]    201   0:00:00.1  (   1.5 % )     0:00:01.7 /  0:00:01.7    1.0
[07/22 12:32:29    259s] [ IncrDelayCalc          ]    321   0:00:01.6  (  18.5 % )     0:00:01.6 /  0:00:01.6    1.0
[07/22 12:32:29    259s] [ IncrTimingUpdate       ]     57   0:00:01.0  (  11.4 % )     0:00:01.0 /  0:00:01.0    1.0
[07/22 12:32:29    259s] [ MISC                   ]          0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[07/22 12:32:29    259s] ---------------------------------------------------------------------------------------------
[07/22 12:32:29    259s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:08.5/0:00:08.6 (1.0), totSession cpu/real = 0:04:19.9/0:16:10.8 (0.3), mem = 2340.2M
[07/22 12:32:29    259s]  AreaOpt #2 TOTAL                   0:00:08.6  ( 100.0 % )     0:00:08.6 /  0:00:08.5    1.0
[07/22 12:32:29    259s] ---------------------------------------------------------------------------------------------
[07/22 12:32:29    259s] 
[07/22 12:32:29    259s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2321.1M, EPOCH TIME: 1753167749.265371
[07/22 12:32:29    259s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13366).
[07/22 12:32:29    259s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:29    259s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:29    259s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:29    259s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.020, MEM:2241.1M, EPOCH TIME: 1753167749.285464
[07/22 12:32:29    259s] TotalInstCnt at PhyDesignMc Destruction: 13366
[07/22 12:32:29    259s] End: Area Reclaim Optimization (cpu=0:00:09, real=0:00:09, mem=2241.07M, totSessionCpu=0:04:20).
[07/22 12:32:29    259s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[07/22 12:32:29    259s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[07/22 12:32:29    259s] ### Creating LA Mngr. totSessionCpu=0:04:20 mem=2241.1M
[07/22 12:32:29    259s] ### Creating LA Mngr, finished. totSessionCpu=0:04:20 mem=2241.1M
[07/22 12:32:29    259s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/22 12:32:29    259s] ### Creating PhyDesignMc. totSessionCpu=0:04:20 mem=2298.3M
[07/22 12:32:29    259s] OPERPROF: Starting DPlace-Init at level 1, MEM:2298.3M, EPOCH TIME: 1753167749.311895
[07/22 12:32:29    259s] Processing tracks to init pin-track alignment.
[07/22 12:32:29    259s] z: 2, totalTracks: 1
[07/22 12:32:29    259s] z: 4, totalTracks: 1
[07/22 12:32:29    259s] z: 6, totalTracks: 1
[07/22 12:32:29    259s] z: 8, totalTracks: 1
[07/22 12:32:29    259s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/22 12:32:29    259s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2298.3M, EPOCH TIME: 1753167749.317496
[07/22 12:32:29    259s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:29    259s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:29    259s] 
[07/22 12:32:29    259s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:32:29    259s] OPERPROF:     Starting CMU at level 3, MEM:2298.3M, EPOCH TIME: 1753167749.331530
[07/22 12:32:29    259s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2298.3M, EPOCH TIME: 1753167749.332097
[07/22 12:32:29    259s] 
[07/22 12:32:29    259s] Bad Lib Cell Checking (CMU) is done! (0)
[07/22 12:32:29    259s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.015, REAL:0.015, MEM:2298.3M, EPOCH TIME: 1753167749.332699
[07/22 12:32:29    259s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2298.3M, EPOCH TIME: 1753167749.332720
[07/22 12:32:29    259s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2298.3M, EPOCH TIME: 1753167749.332733
[07/22 12:32:29    259s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2298.3MB).
[07/22 12:32:29    259s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.022, REAL:0.022, MEM:2298.3M, EPOCH TIME: 1753167749.333467
[07/22 12:32:29    259s] TotalInstCnt at PhyDesignMc Initialization: 13366
[07/22 12:32:29    259s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:20 mem=2298.3M
[07/22 12:32:29    259s] Begin: Area Reclaim Optimization
[07/22 12:32:29    259s] *** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:20.0/0:16:10.9 (0.3), mem = 2298.3M
[07/22 12:32:29    259s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.29980.11
[07/22 12:32:29    259s] ### Creating RouteCongInterface, started
[07/22 12:32:29    259s] 
[07/22 12:32:29    259s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[07/22 12:32:29    259s] 
[07/22 12:32:29    259s] #optDebug: {0, 1.000}
[07/22 12:32:29    259s] ### Creating RouteCongInterface, finished
[07/22 12:32:29    259s] {MG  {7 0 4.1 0.107242}  {10 0 17.4 0.45059} }
[07/22 12:32:29    259s] ### Creating LA Mngr. totSessionCpu=0:04:20 mem=2298.3M
[07/22 12:32:29    259s] ### Creating LA Mngr, finished. totSessionCpu=0:04:20 mem=2298.3M
[07/22 12:32:29    260s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2298.3M, EPOCH TIME: 1753167749.448433
[07/22 12:32:29    260s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2298.3M, EPOCH TIME: 1753167749.448549
[07/22 12:32:29    260s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 42.47
[07/22 12:32:29    260s] +---------+---------+--------+--------+------------+--------+
[07/22 12:32:29    260s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/22 12:32:29    260s] +---------+---------+--------+--------+------------+--------+
[07/22 12:32:29    260s] |   42.47%|        -|   0.000|   0.000|   0:00:00.0| 2298.3M|
[07/22 12:32:29    260s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[07/22 12:32:29    260s] |   42.47%|        0|   0.000|   0.000|   0:00:00.0| 2298.3M|
[07/22 12:32:29    260s] |   42.46%|        7|   0.000|   0.000|   0:00:00.0| 2322.9M|
[07/22 12:32:30    261s] |   42.38%|      131|   0.000|   0.000|   0:00:01.0| 2322.9M|
[07/22 12:32:30    261s] |   42.38%|        1|   0.000|   0.000|   0:00:00.0| 2322.9M|
[07/22 12:32:30    261s] #optDebug: <stH: 1.7100 MiSeL: 33.6510>
[07/22 12:32:30    261s] |   42.38%|        0|   0.000|   0.000|   0:00:00.0| 2322.9M|
[07/22 12:32:30    261s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[07/22 12:32:30    261s] |   42.38%|        0|   0.000|   0.000|   0:00:00.0| 2322.9M|
[07/22 12:32:30    261s] 
[07/22 12:32:30    261s] ** Summary: Restruct = 0 Buffer Deletion = 6 Declone = 1 Resize = 131 **
[07/22 12:32:30    261s] --------------------------------------------------------------
[07/22 12:32:30    261s] |                                   | Total     | Sequential |
[07/22 12:32:30    261s] --------------------------------------------------------------
[07/22 12:32:30    261s] | Num insts resized                 |     130  |       0    |
[07/22 12:32:30    261s] +---------+---------+--------+--------+------------+--------+
[07/22 12:32:30    261s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 42.38
[07/22 12:32:30    261s] | Num insts undone                  |       1  |       0    |
[07/22 12:32:30    261s] | Num insts Downsized               |     130  |       0    |
[07/22 12:32:30    261s] | Num insts Samesized               |       0  |       0    |
[07/22 12:32:30    261s] | Num insts Upsized                 |       0  |       0    |
[07/22 12:32:30    261s] | Num multiple commits+uncommits    |       1  |       -    |
[07/22 12:32:30    261s] --------------------------------------------------------------
[07/22 12:32:30    261s] Finished writing unified metrics of routing constraints.
[07/22 12:32:30    261s] Bottom Preferred Layer:
[07/22 12:32:30    261s]     None
[07/22 12:32:30    261s] Via Pillar Rule:
[07/22 12:32:30    261s]     None
[07/22 12:32:30    261s] 
[07/22 12:32:30    261s] Number of times islegalLocAvaiable called = 202 skipped = 0, called in commitmove = 132, skipped in commitmove = 0
[07/22 12:32:30    261s] End: Core Area Reclaim Optimization (cpu = 0:00:01.2) (real = 0:00:01.0) **
[07/22 12:32:30    261s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2322.9M, EPOCH TIME: 1753167750.565669
[07/22 12:32:30    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13359).
[07/22 12:32:30    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:30    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:30    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:30    261s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.018, REAL:0.018, MEM:2322.9M, EPOCH TIME: 1753167750.583551
[07/22 12:32:30    261s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2322.9M, EPOCH TIME: 1753167750.584195
[07/22 12:32:30    261s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2322.9M, EPOCH TIME: 1753167750.584233
[07/22 12:32:30    261s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2322.9M, EPOCH TIME: 1753167750.589144
[07/22 12:32:30    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:30    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:30    261s] 
[07/22 12:32:30    261s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:32:30    261s] OPERPROF:       Starting CMU at level 4, MEM:2322.9M, EPOCH TIME: 1753167750.602519
[07/22 12:32:30    261s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2322.9M, EPOCH TIME: 1753167750.602950
[07/22 12:32:30    261s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.014, REAL:0.014, MEM:2322.9M, EPOCH TIME: 1753167750.603511
[07/22 12:32:30    261s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2322.9M, EPOCH TIME: 1753167750.603529
[07/22 12:32:30    261s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2322.9M, EPOCH TIME: 1753167750.603542
[07/22 12:32:30    261s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2322.9M, EPOCH TIME: 1753167750.604227
[07/22 12:32:30    261s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2322.9M, EPOCH TIME: 1753167750.604308
[07/22 12:32:30    261s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.020, MEM:2322.9M, EPOCH TIME: 1753167750.604332
[07/22 12:32:30    261s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.020, MEM:2322.9M, EPOCH TIME: 1753167750.604343
[07/22 12:32:30    261s] TDRefine: refinePlace mode is spiral
[07/22 12:32:30    261s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.29980.4
[07/22 12:32:30    261s] OPERPROF: Starting RefinePlace at level 1, MEM:2322.9M, EPOCH TIME: 1753167750.604364
[07/22 12:32:30    261s] *** Starting place_detail (0:04:21 mem=2322.9M) ***
[07/22 12:32:30    261s] 
[07/22 12:32:30    261s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:32:30    261s] Total net bbox length = 2.359e+05 (1.172e+05 1.187e+05) (ext = 2.069e+04)
[07/22 12:32:30    261s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/22 12:32:30    261s] (I)      Default pattern map key = project_default.
[07/22 12:32:30    261s] (I)      Default pattern map key = project_default.
[07/22 12:32:30    261s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2322.9M, EPOCH TIME: 1753167750.612290
[07/22 12:32:30    261s] Starting refinePlace ...
[07/22 12:32:30    261s] (I)      Default pattern map key = project_default.
[07/22 12:32:30    261s] One DDP V2 for no tweak run.
[07/22 12:32:30    261s] 
[07/22 12:32:30    261s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[07/22 12:32:30    261s] Move report: legalization moves 339 insts, mean move: 1.04 um, max move: 3.91 um spiral
[07/22 12:32:30    261s] 	Max move on inst (mul_12_20_g86206): (131.40, 211.28) --> (133.60, 209.57)
[07/22 12:32:30    261s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[07/22 12:32:30    261s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/22 12:32:30    261s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2326.0MB) @(0:04:21 - 0:04:21).
[07/22 12:32:30    261s] Move report: Detail placement moves 339 insts, mean move: 1.04 um, max move: 3.91 um 
[07/22 12:32:30    261s] 	Max move on inst (mul_12_20_g86206): (131.40, 211.28) --> (133.60, 209.57)
[07/22 12:32:30    261s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2326.0MB
[07/22 12:32:30    261s] Statistics of distance of Instance movement in refine placement:
[07/22 12:32:30    261s]   maximum (X+Y) =         3.91 um
[07/22 12:32:30    261s]   inst (mul_12_20_g86206) with max move: (131.4, 211.28) -> (133.6, 209.57)
[07/22 12:32:30    261s]   mean    (X+Y) =         1.04 um
[07/22 12:32:30    261s] Total instances moved : 339
[07/22 12:32:30    261s] Summary Report:
[07/22 12:32:30    261s] Instances move: 339 (out of 13359 movable)
[07/22 12:32:30    261s] Instances flipped: 0
[07/22 12:32:30    261s] Mean displacement: 1.04 um
[07/22 12:32:30    261s] Max displacement: 3.91 um (Instance: mul_12_20_g86206) (131.4, 211.28) -> (133.6, 209.57)
[07/22 12:32:30    261s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: OAI21XL
[07/22 12:32:30    261s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.285, REAL:0.286, MEM:2326.0M, EPOCH TIME: 1753167750.898100
[07/22 12:32:30    261s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2326.0MB) @(0:04:21 - 0:04:21).
[07/22 12:32:30    261s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.29980.4
[07/22 12:32:30    261s] OPERPROF: Finished RefinePlace at level 1, CPU:0.295, REAL:0.296, MEM:2326.0M, EPOCH TIME: 1753167750.900050
[07/22 12:32:30    261s] Total net bbox length = 2.361e+05 (1.173e+05 1.188e+05) (ext = 2.069e+04)
[07/22 12:32:30    261s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2326.0MB
[07/22 12:32:30    261s] *** Finished place_detail (0:04:21 mem=2326.0M) ***
[07/22 12:32:30    261s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2326.0M, EPOCH TIME: 1753167750.925155
[07/22 12:32:30    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13359).
[07/22 12:32:30    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:30    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:30    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:30    261s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.019, REAL:0.019, MEM:2323.0M, EPOCH TIME: 1753167750.943760
[07/22 12:32:30    261s] *** maximum move = 3.91 um ***
[07/22 12:32:30    261s] *** Finished re-routing un-routed nets (2323.0M) ***
[07/22 12:32:30    261s] OPERPROF: Starting DPlace-Init at level 1, MEM:2323.0M, EPOCH TIME: 1753167750.955542
[07/22 12:32:30    261s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2323.0M, EPOCH TIME: 1753167750.960941
[07/22 12:32:30    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:30    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:30    261s] 
[07/22 12:32:30    261s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:32:30    261s] OPERPROF:     Starting CMU at level 3, MEM:2323.0M, EPOCH TIME: 1753167750.974499
[07/22 12:32:30    261s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2323.0M, EPOCH TIME: 1753167750.974929
[07/22 12:32:30    261s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.015, REAL:0.015, MEM:2323.0M, EPOCH TIME: 1753167750.975542
[07/22 12:32:30    261s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2323.0M, EPOCH TIME: 1753167750.975561
[07/22 12:32:30    261s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2323.0M, EPOCH TIME: 1753167750.975573
[07/22 12:32:30    261s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2323.0M, EPOCH TIME: 1753167750.976267
[07/22 12:32:30    261s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2323.0M, EPOCH TIME: 1753167750.976353
[07/22 12:32:30    261s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.021, REAL:0.021, MEM:2323.0M, EPOCH TIME: 1753167750.976379
[07/22 12:32:31    261s] 
[07/22 12:32:31    261s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=2323.0M) ***
[07/22 12:32:31    261s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.29980.11
[07/22 12:32:31    261s] 
[07/22 12:32:31    261s] =============================================================================================
[07/22 12:32:31    261s]  Step TAT Report : AreaOpt #3 / place_opt_design #1                             21.15-s110_1
[07/22 12:32:31    261s] =============================================================================================
[07/22 12:32:31    261s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/22 12:32:31    261s] ---------------------------------------------------------------------------------------------
[07/22 12:32:31    261s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.0
[07/22 12:32:31    261s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:32:31    261s] *** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:04:21.6/0:16:12.5 (0.3), mem = 2323.0M
[07/22 12:32:31    261s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.8
[07/22 12:32:31    261s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.7
[07/22 12:32:31    261s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:32:31    261s] [ OptimizationStep       ]      1   0:00:00.1  (   5.9 % )     0:00:01.1 /  0:00:01.1    1.0
[07/22 12:32:31    261s] [ OptSingleIteration     ]      6   0:00:00.0  (   3.0 % )     0:00:01.0 /  0:00:01.0    1.0
[07/22 12:32:31    261s] [ OptGetWeight           ]    811   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:32:31    261s] [ OptEval                ]    811   0:00:00.2  (  13.2 % )     0:00:00.2 /  0:00:00.2    1.1
[07/22 12:32:31    261s] [ OptCommit              ]    811   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.3
[07/22 12:32:31    261s] [ PostCommitDelayUpdate  ]    812   0:00:00.0  (   2.3 % )     0:00:00.4 /  0:00:00.4    1.0
[07/22 12:32:31    261s] [ IncrDelayCalc          ]    127   0:00:00.4  (  24.3 % )     0:00:00.4 /  0:00:00.4    1.1
[07/22 12:32:31    261s] [ RefinePlace            ]      1   0:00:00.4  (  26.6 % )     0:00:00.4 /  0:00:00.4    1.0
[07/22 12:32:31    261s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:32:31    261s] [ IncrTimingUpdate       ]     38   0:00:00.3  (  15.2 % )     0:00:00.3 /  0:00:00.2    0.9
[07/22 12:32:31    261s] [ MISC                   ]          0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.1    1.1
[07/22 12:32:31    261s] ---------------------------------------------------------------------------------------------
[07/22 12:32:31    261s]  AreaOpt #3 TOTAL                   0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[07/22 12:32:31    261s] ---------------------------------------------------------------------------------------------
[07/22 12:32:31    261s] 
[07/22 12:32:31    261s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2303.9M, EPOCH TIME: 1753167751.010725
[07/22 12:32:31    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:31    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:31    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:31    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:31    261s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.018, REAL:0.018, MEM:2242.9M, EPOCH TIME: 1753167751.028308
[07/22 12:32:31    261s] TotalInstCnt at PhyDesignMc Destruction: 13359
[07/22 12:32:31    261s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2242.89M, totSessionCpu=0:04:22).
[07/22 12:32:31    261s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[07/22 12:32:31    261s] Begin: GigaOpt postEco DRV Optimization
[07/22 12:32:31    261s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[07/22 12:32:31    261s] *** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:21.6/0:16:12.6 (0.3), mem = 2242.9M
[07/22 12:32:31    261s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.29980.12
[07/22 12:32:31    261s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[07/22 12:32:31    261s] ### Creating PhyDesignMc. totSessionCpu=0:04:22 mem=2242.9M
[07/22 12:32:31    261s] OPERPROF: Starting DPlace-Init at level 1, MEM:2242.9M, EPOCH TIME: 1753167751.082387
[07/22 12:32:31    261s] Processing tracks to init pin-track alignment.
[07/22 12:32:31    261s] z: 2, totalTracks: 1
[07/22 12:32:31    261s] z: 4, totalTracks: 1
[07/22 12:32:31    261s] z: 6, totalTracks: 1
[07/22 12:32:31    261s] z: 8, totalTracks: 1
[07/22 12:32:31    261s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[07/22 12:32:31    261s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2242.9M, EPOCH TIME: 1753167751.087653
[07/22 12:32:31    261s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:31    261s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:31    261s] 
[07/22 12:32:31    261s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:32:31    261s] OPERPROF:     Starting CMU at level 3, MEM:2242.9M, EPOCH TIME: 1753167751.101328
[07/22 12:32:31    261s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2242.9M, EPOCH TIME: 1753167751.101783
[07/22 12:32:31    261s] 
[07/22 12:32:31    261s] Bad Lib Cell Checking (CMU) is done! (0)
[07/22 12:32:31    261s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.015, REAL:0.015, MEM:2242.9M, EPOCH TIME: 1753167751.102360
[07/22 12:32:31    261s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2242.9M, EPOCH TIME: 1753167751.102375
[07/22 12:32:31    261s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2242.9M, EPOCH TIME: 1753167751.102388
[07/22 12:32:31    261s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2242.9MB).
[07/22 12:32:31    261s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.021, REAL:0.021, MEM:2242.9M, EPOCH TIME: 1753167751.103130
[07/22 12:32:31    261s] TotalInstCnt at PhyDesignMc Initialization: 13359
[07/22 12:32:31    261s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:22 mem=2242.9M
[07/22 12:32:31    261s] ### Creating RouteCongInterface, started
[07/22 12:32:31    261s] 
[07/22 12:32:31    261s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[07/22 12:32:31    261s] 
[07/22 12:32:31    261s] #optDebug: {0, 1.000}
[07/22 12:32:31    261s] ### Creating RouteCongInterface, finished
[07/22 12:32:31    261s] {MG  {7 0 4.1 0.107242}  {10 0 17.4 0.45059} }
[07/22 12:32:31    261s] ### Creating LA Mngr. totSessionCpu=0:04:22 mem=2242.9M
[07/22 12:32:31    261s] ### Creating LA Mngr, finished. totSessionCpu=0:04:22 mem=2242.9M
[07/22 12:32:31    261s] [GPS-DRV] Optimizer parameters ============================= 
[07/22 12:32:31    261s] [GPS-DRV] maxDensity (design): 0.95
[07/22 12:32:31    261s] [GPS-DRV] maxLocalDensity: 0.98
[07/22 12:32:31    261s] [GPS-DRV] All active and enabled setup views
[07/22 12:32:31    261s] [GPS-DRV]     wc
[07/22 12:32:31    261s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/22 12:32:31    261s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[07/22 12:32:31    261s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[07/22 12:32:31    261s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[07/22 12:32:31    261s] [GPS-DRV] timing-driven DRV settings
[07/22 12:32:31    261s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[07/22 12:32:31    261s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2300.1M, EPOCH TIME: 1753167751.368376
[07/22 12:32:31    261s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2300.1M, EPOCH TIME: 1753167751.368458
[07/22 12:32:31    261s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/22 12:32:31    261s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[07/22 12:32:31    261s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/22 12:32:31    261s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/22 12:32:31    261s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/22 12:32:31    262s] Info: violation cost 0.848215 (cap = 0.000000, tran = 0.848215, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/22 12:32:31    262s] |     3|    61|    -0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0| 42.38%|          |         |
[07/22 12:32:31    262s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/22 12:32:31    262s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       3|       0|       1| 42.39%| 0:00:00.0|  2324.7M|
[07/22 12:32:31    262s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/22 12:32:31    262s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0| 42.39%| 0:00:00.0|  2324.7M|
[07/22 12:32:31    262s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/22 12:32:31    262s] Finished writing unified metrics of routing constraints.
[07/22 12:32:31    262s] Bottom Preferred Layer:
[07/22 12:32:31    262s]     None
[07/22 12:32:31    262s] Via Pillar Rule:
[07/22 12:32:31    262s]     None
[07/22 12:32:31    262s] 
[07/22 12:32:31    262s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2324.7M) ***
[07/22 12:32:31    262s] 
[07/22 12:32:31    262s] Total-nets :: 17023, Stn-nets :: 10, ratio :: 0.0587441 %, Total-len 280648, Stn-len 124.09
[07/22 12:32:31    262s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2305.6M, EPOCH TIME: 1753167751.502775
[07/22 12:32:31    262s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13362).
[07/22 12:32:31    262s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:31    262s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:31    262s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:31    262s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.019, REAL:0.019, MEM:2243.6M, EPOCH TIME: 1753167751.521696
[07/22 12:32:31    262s] TotalInstCnt at PhyDesignMc Destruction: 13362
[07/22 12:32:31    262s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.29980.12
[07/22 12:32:31    262s] 
[07/22 12:32:31    262s] =============================================================================================
[07/22 12:32:31    262s]  Step TAT Report : DrvOpt #4 / place_opt_design #1                              21.15-s110_1
[07/22 12:32:31    262s] =============================================================================================
[07/22 12:32:31    262s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/22 12:32:31    262s] ---------------------------------------------------------------------------------------------
[07/22 12:32:31    262s] [ SlackTraversorInit     ]      1   0:00:00.0  (   6.5 % )     0:00:00.0 /  0:00:00.0    1.0
[07/22 12:32:31    262s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:32:31    262s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  11.9 % )     0:00:00.1 /  0:00:00.1    0.9
[07/22 12:32:31    262s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    0.8
[07/22 12:32:31    262s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   6.0 % )     0:00:00.0 /  0:00:00.0    1.1
[07/22 12:32:31    262s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:32:31    262s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[07/22 12:32:31    262s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[07/22 12:32:31    262s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:32:31    262s] [ OptEval                ]      1   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    0.6
[07/22 12:32:31    262s] [ OptCommit              ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:32:31    262s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.7
[07/22 12:32:31    262s] [ IncrDelayCalc          ]      5   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    1.7
[07/22 12:32:31    262s] [ DrvFindVioNets         ]      3   0:00:00.0  (   8.9 % )     0:00:00.0 /  0:00:00.0    1.2
[07/22 12:32:31    262s] [ DrvComputeSummary      ]      3   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    0.7
[07/22 12:32:31    262s] *** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:04:22.1/0:16:13.0 (0.3), mem = 2243.6M
[07/22 12:32:31    262s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:32:31    262s] [ MISC                   ]          0:00:00.2  (  53.7 % )     0:00:00.2 /  0:00:00.3    1.0
[07/22 12:32:31    262s] ---------------------------------------------------------------------------------------------
[07/22 12:32:31    262s]  DrvOpt #4 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[07/22 12:32:31    262s] ---------------------------------------------------------------------------------------------
[07/22 12:32:31    262s] 
[07/22 12:32:31    262s] End: GigaOpt postEco DRV Optimization
[07/22 12:32:31    262s] **INFO: Flow update: High effort is not optimizable.
[07/22 12:32:31    262s] Running refinePlace -preserveRouting true -hardFence false
[07/22 12:32:31    262s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2243.6M, EPOCH TIME: 1753167751.588858
[07/22 12:32:31    262s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2243.6M, EPOCH TIME: 1753167751.588896
[07/22 12:32:31    262s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2243.6M, EPOCH TIME: 1753167751.588916
[07/22 12:32:31    262s] Processing tracks to init pin-track alignment.
[07/22 12:32:31    262s] z: 2, totalTracks: 1
[07/22 12:32:31    262s] z: 4, totalTracks: 1
[07/22 12:32:31    262s] z: 6, totalTracks: 1
[07/22 12:32:31    262s] z: 8, totalTracks: 1
[07/22 12:32:31    262s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[07/22 12:32:31    262s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2243.6M, EPOCH TIME: 1753167751.594050
[07/22 12:32:31    262s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:31    262s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:31    262s] 
[07/22 12:32:31    262s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:32:31    262s] OPERPROF:         Starting CMU at level 5, MEM:2243.6M, EPOCH TIME: 1753167751.607587
[07/22 12:32:31    262s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2243.6M, EPOCH TIME: 1753167751.608020
[07/22 12:32:31    262s] 
[07/22 12:32:31    262s] Bad Lib Cell Checking (CMU) is done! (0)
[07/22 12:32:31    262s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.015, REAL:0.015, MEM:2243.6M, EPOCH TIME: 1753167751.608616
[07/22 12:32:31    262s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2243.6M, EPOCH TIME: 1753167751.608633
[07/22 12:32:31    262s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2243.6M, EPOCH TIME: 1753167751.608646
[07/22 12:32:31    262s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2243.6MB).
[07/22 12:32:31    262s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.020, MEM:2243.6M, EPOCH TIME: 1753167751.609371
[07/22 12:32:31    262s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.020, REAL:0.020, MEM:2243.6M, EPOCH TIME: 1753167751.609382
[07/22 12:32:31    262s] TDRefine: refinePlace mode is spiral
[07/22 12:32:31    262s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.29980.5
[07/22 12:32:31    262s] OPERPROF:   Starting RefinePlace at level 2, MEM:2243.6M, EPOCH TIME: 1753167751.609399
[07/22 12:32:31    262s] *** Starting place_detail (0:04:22 mem=2243.6M) ***
[07/22 12:32:31    262s] Total net bbox length = 2.361e+05 (1.173e+05 1.188e+05) (ext = 2.069e+04)
[07/22 12:32:31    262s] 
[07/22 12:32:31    262s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:32:31    262s] (I)      Default pattern map key = project_default.
[07/22 12:32:31    262s] (I)      Default pattern map key = project_default.
[07/22 12:32:31    262s] User Input Parameters:
[07/22 12:32:31    262s] - Congestion Driven    : Off
[07/22 12:32:31    262s] - Timing Driven        : Off
[07/22 12:32:31    262s] - Area-Violation Based : Off
[07/22 12:32:31    262s] - Start Rollback Level : -5
[07/22 12:32:31    262s] - Legalized            : On
[07/22 12:32:31    262s] - Window Based         : Off
[07/22 12:32:31    262s] - eDen incr mode       : Off
[07/22 12:32:31    262s] - Small incr mode      : On
[07/22 12:32:31    262s] 
[07/22 12:32:31    262s] 
[07/22 12:32:31    262s] Starting Small incrNP...
[07/22 12:32:31    262s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2243.6M, EPOCH TIME: 1753167751.620431
[07/22 12:32:31    262s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2243.6M, EPOCH TIME: 1753167751.621908
[07/22 12:32:31    262s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.003, REAL:0.003, MEM:2243.6M, EPOCH TIME: 1753167751.624587
[07/22 12:32:31    262s] default core: bins with density > 0.750 =  2.47 % ( 8 / 324 )
[07/22 12:32:31    262s] Density distribution unevenness ratio = 36.716%
[07/22 12:32:31    262s] Density distribution unevenness ratio (U70) = 2.162%
[07/22 12:32:31    262s] Density distribution unevenness ratio (U80) = 0.000%
[07/22 12:32:31    262s] Density distribution unevenness ratio (U90) = 0.000%
[07/22 12:32:31    262s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.004, REAL:0.004, MEM:2243.6M, EPOCH TIME: 1753167751.624661
[07/22 12:32:31    262s] cost 0.784884, thresh 1.000000
[07/22 12:32:31    262s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2243.6M)
[07/22 12:32:31    262s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[07/22 12:32:31    262s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2243.6M, EPOCH TIME: 1753167751.624973
[07/22 12:32:31    262s] Starting refinePlace ...
[07/22 12:32:31    262s] (I)      Default pattern map key = project_default.
[07/22 12:32:31    262s] One DDP V2 for no tweak run.
[07/22 12:32:31    262s] (I)      Default pattern map key = project_default.
[07/22 12:32:31    262s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2243.6M, EPOCH TIME: 1753167751.639225
[07/22 12:32:31    262s] DDP initSite1 nrRow 177 nrJob 177
[07/22 12:32:31    262s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2243.6M, EPOCH TIME: 1753167751.639283
[07/22 12:32:31    262s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2243.6M, EPOCH TIME: 1753167751.639383
[07/22 12:32:31    262s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2243.6M, EPOCH TIME: 1753167751.639394
[07/22 12:32:31    262s] DDP markSite nrRow 177 nrJob 177
[07/22 12:32:31    262s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2243.6M, EPOCH TIME: 1753167751.639688
[07/22 12:32:31    262s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2243.6M, EPOCH TIME: 1753167751.639707
[07/22 12:32:31    262s]   Spread Effort: high, pre-route mode, useDDP on.
[07/22 12:32:31    262s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2245.5MB) @(0:04:22 - 0:04:22).
[07/22 12:32:31    262s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[07/22 12:32:31    262s] wireLenOptFixPriorityInst 0 inst fixed
[07/22 12:32:31    262s] 
[07/22 12:32:31    262s] Running Spiral with 1 thread in Normal Mode  fetchWidth=64 
[07/22 12:32:31    262s] Move report: legalization moves 3 insts, mean move: 0.93 um, max move: 1.80 um spiral
[07/22 12:32:31    262s] 	Max move on inst (FE_OFC1635_mul_12_20_n_7222): (66.80, 81.32) --> (65.00, 81.32)
[07/22 12:32:31    262s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[07/22 12:32:31    262s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[07/22 12:32:31    262s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2248.5MB) @(0:04:22 - 0:04:23).
[07/22 12:32:31    262s] Move report: Detail placement moves 3 insts, mean move: 0.93 um, max move: 1.80 um 
[07/22 12:32:31    262s] 	Max move on inst (FE_OFC1635_mul_12_20_n_7222): (66.80, 81.32) --> (65.00, 81.32)
[07/22 12:32:31    262s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2248.5MB
[07/22 12:32:31    262s] Statistics of distance of Instance movement in refine placement:
[07/22 12:32:31    262s]   maximum (X+Y) =         1.80 um
[07/22 12:32:31    262s]   inst (FE_OFC1635_mul_12_20_n_7222) with max move: (66.8, 81.32) -> (65, 81.32)
[07/22 12:32:31    262s]   mean    (X+Y) =         0.93 um
[07/22 12:32:31    262s] Total instances moved : 3
[07/22 12:32:31    262s] Summary Report:
[07/22 12:32:31    262s] Instances move: 3 (out of 13362 movable)
[07/22 12:32:31    262s] Instances flipped: 0
[07/22 12:32:31    262s] Mean displacement: 0.93 um
[07/22 12:32:31    262s] Max displacement: 1.80 um (Instance: FE_OFC1635_mul_12_20_n_7222) (66.8, 81.32) -> (65, 81.32)
[07/22 12:32:31    262s] 	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
[07/22 12:32:31    262s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.330, REAL:0.331, MEM:2248.5M, EPOCH TIME: 1753167751.956325
[07/22 12:32:31    262s] Total net bbox length = 2.361e+05 (1.173e+05 1.188e+05) (ext = 2.069e+04)
[07/22 12:32:31    262s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=2248.5MB) @(0:04:22 - 0:04:23).
[07/22 12:32:31    262s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.29980.5
[07/22 12:32:31    262s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.347, REAL:0.349, MEM:2248.5M, EPOCH TIME: 1753167751.958251
[07/22 12:32:31    262s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2248.5M, EPOCH TIME: 1753167751.958263
[07/22 12:32:31    262s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13362).
[07/22 12:32:31    262s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2248.5MB
[07/22 12:32:31    262s] *** Finished place_detail (0:04:23 mem=2248.5M) ***
[07/22 12:32:31    262s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:31    262s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:31    262s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:31    262s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.018, REAL:0.018, MEM:2244.5M, EPOCH TIME: 1753167751.976425
[07/22 12:32:31    262s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.386, REAL:0.388, MEM:2244.5M, EPOCH TIME: 1753167751.976488
[07/22 12:32:32    262s] GigaOpt: WNS changes after postEco optimization: -922337203685477.625 -> -922337203685477.625 (bump = 0.0)
[07/22 12:32:32    262s] GigaOpt: Skipping nonLegal postEco optimization
[07/22 12:32:32    262s] **INFO: Flow update: High effort is not optimizable.
[07/22 12:32:32    262s] VT info 11.992853621 9
[07/22 12:32:32    262s] **WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
[07/22 12:32:32    262s] Register exp ratio and priority group on 0 nets on 17087 nets : 
[07/22 12:32:32    262s] 
[07/22 12:32:32    262s] Active setup views:
[07/22 12:32:32    262s]  wc
[07/22 12:32:32    262s]   Dominating endpoints: 0
[07/22 12:32:32    262s]   Dominating TNS: -0.000
[07/22 12:32:32    262s] 
[07/22 12:32:32    262s] RC Grid backup saved.
[07/22 12:32:32    262s] Extraction called for design 'project' of instances=13362 and nets=17092 using extraction engine 'pre_route' .
[07/22 12:32:32    262s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/22 12:32:32    262s] Type 'man IMPEXT-3530' for more detail.
[07/22 12:32:32    262s] pre_route RC Extraction called for design project.
[07/22 12:32:32    262s] RC Extraction called in multi-corner(1) mode.
[07/22 12:32:32    262s] RCMode: PreRoute
[07/22 12:32:32    262s]       RC Corner Indexes            0   
[07/22 12:32:32    262s] Capacitance Scaling Factor   : 1.00000 
[07/22 12:32:32    262s] Resistance Scaling Factor    : 1.00000 
[07/22 12:32:32    262s] Clock Cap. Scaling Factor    : 1.00000 
[07/22 12:32:32    262s] Clock Res. Scaling Factor    : 1.00000 
[07/22 12:32:32    262s] Shrink Factor                : 0.90000
[07/22 12:32:32    262s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/22 12:32:32    262s] Using capacitance table file ...
[07/22 12:32:32    262s] 
[07/22 12:32:32    262s] Trim Metal Layers:
[07/22 12:32:32    262s] LayerId::1 widthSet size::4
[07/22 12:32:32    262s] LayerId::2 widthSet size::4
[07/22 12:32:32    262s] LayerId::3 widthSet size::4
[07/22 12:32:32    262s] LayerId::4 widthSet size::4
[07/22 12:32:32    262s] LayerId::5 widthSet size::4
[07/22 12:32:32    262s] LayerId::6 widthSet size::4
[07/22 12:32:32    262s] LayerId::7 widthSet size::5
[07/22 12:32:32    262s] LayerId::8 widthSet size::5
[07/22 12:32:32    262s] LayerId::9 widthSet size::5
[07/22 12:32:32    262s] LayerId::10 widthSet size::4
[07/22 12:32:32    262s] LayerId::11 widthSet size::3
[07/22 12:32:32    262s] eee: pegSigSF::1.070000
[07/22 12:32:32    262s] Skipped RC grid update for preRoute extraction.
[07/22 12:32:32    262s] Initializing multi-corner capacitance tables ... 
[07/22 12:32:32    262s] Initializing multi-corner resistance tables ...
[07/22 12:32:32    262s] Creating RPSQ from WeeR and WRes ...
[07/22 12:32:32    262s] eee: l::1 avDens::0.104098 usedTrk::3204.137429 availTrk::30780.000000 sigTrk::3204.137429
[07/22 12:32:32    262s] eee: l::2 avDens::0.213995 usedTrk::6312.310243 availTrk::29497.500000 sigTrk::6312.310243
[07/22 12:32:32    262s] eee: l::3 avDens::0.239391 usedTrk::7583.892421 availTrk::31680.000000 sigTrk::7589.155582
[07/22 12:32:32    262s] eee: l::4 avDens::0.115630 usedTrk::2876.932898 availTrk::24880.500000 sigTrk::2876.932898
[07/22 12:32:32    262s] eee: l::5 avDens::0.122845 usedTrk::2587.119881 availTrk::21060.000000 sigTrk::2587.119881
[07/22 12:32:32    262s] eee: l::6 avDens::0.046594 usedTrk::294.798536 availTrk::6327.000000 sigTrk::294.798536
[07/22 12:32:32    262s] eee: l::7 avDens::0.005328 usedTrk::1.438596 availTrk::270.000000 sigTrk::1.438596
[07/22 12:32:32    262s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/22 12:32:32    262s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/22 12:32:32    262s] eee: l::10 avDens::0.237266 usedTrk::2775.152342 availTrk::11696.400000 sigTrk::2775.152342
[07/22 12:32:32    262s] eee: l::11 avDens::0.052527 usedTrk::71.856725 availTrk::1368.000000 sigTrk::71.856725
[07/22 12:32:32    262s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/22 12:32:32    262s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.280622 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.819900 pMod=83 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[07/22 12:32:32    262s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2227.176M)
[07/22 12:32:32    262s] Skewing Data Summary (End_of_FINAL)
[07/22 12:32:32    263s] --------------------------------------------------
[07/22 12:32:32    263s]  Total skewed count:0
[07/22 12:32:32    263s] --------------------------------------------------
[07/22 12:32:32    263s] Starting delay calculation for Setup views
[07/22 12:32:32    263s] AAE_INFO: opIsDesignInPostRouteState() is 0
[07/22 12:32:32    263s] #################################################################################
[07/22 12:32:32    263s] # Design Stage: PreRoute
[07/22 12:32:32    263s] # Design Name: project
[07/22 12:32:32    263s] # Design Mode: 90nm
[07/22 12:32:32    263s] # Analysis Mode: MMMC Non-OCV 
[07/22 12:32:32    263s] # Parasitics Mode: No SPEF/RCDB 
[07/22 12:32:32    263s] # Signoff Settings: SI Off 
[07/22 12:32:32    263s] #################################################################################
[07/22 12:32:32    263s] Calculate delays in BcWc mode...
[07/22 12:32:32    263s] Topological Sorting (REAL = 0:00:00.0, MEM = 2225.0M, InitMEM = 2225.0M)
[07/22 12:32:32    263s] Start delay calculation (fullDC) (1 T). (MEM=2224.96)
[07/22 12:32:32    263s] End AAE Lib Interpolated Model. (MEM=2236.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/22 12:32:33    264s] Total number of fetched objects 17087
[07/22 12:32:33    264s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[07/22 12:32:33    264s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/22 12:32:33    264s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 2252.2M) ***
[07/22 12:32:33    264s] End delay calculation. (MEM=2252.17 CPU=0:00:00.8 REAL=0:00:01.0)
[07/22 12:32:33    264s] End delay calculation (fullDC). (MEM=2252.17 CPU=0:00:01.1 REAL=0:00:01.0)
[07/22 12:32:33    264s] *** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:04:24 mem=2252.2M)
[07/22 12:32:33    264s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2252.17 MB )
[07/22 12:32:33    264s] (I)      ==================== Layers =====================
[07/22 12:32:33    264s] (I)      +-----+----+---------+---------+--------+-------+
[07/22 12:32:33    264s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[07/22 12:32:33    264s] (I)      +-----+----+---------+---------+--------+-------+
[07/22 12:32:33    264s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[07/22 12:32:33    264s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[07/22 12:32:33    264s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[07/22 12:32:33    264s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[07/22 12:32:33    264s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[07/22 12:32:33    264s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[07/22 12:32:33    264s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[07/22 12:32:33    264s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[07/22 12:32:33    264s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[07/22 12:32:33    264s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[07/22 12:32:33    264s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[07/22 12:32:33    264s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[07/22 12:32:33    264s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[07/22 12:32:33    264s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[07/22 12:32:33    264s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[07/22 12:32:33    264s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[07/22 12:32:33    264s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[07/22 12:32:33    264s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[07/22 12:32:33    264s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[07/22 12:32:33    264s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[07/22 12:32:33    264s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[07/22 12:32:33    264s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[07/22 12:32:33    264s] (I)      +-----+----+---------+---------+--------+-------+
[07/22 12:32:33    264s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[07/22 12:32:33    264s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[07/22 12:32:33    264s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[07/22 12:32:33    264s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[07/22 12:32:33    264s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[07/22 12:32:33    264s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[07/22 12:32:33    264s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[07/22 12:32:33    264s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[07/22 12:32:33    264s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[07/22 12:32:33    264s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[07/22 12:32:33    264s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[07/22 12:32:33    264s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[07/22 12:32:33    264s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[07/22 12:32:33    264s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[07/22 12:32:33    264s] (I)      +-----+----+---------+---------+--------+-------+
[07/22 12:32:33    264s] (I)      Started Import and model ( Curr Mem: 2252.17 MB )
[07/22 12:32:33    264s] (I)      Default pattern map key = project_default.
[07/22 12:32:33    264s] (I)      == Non-default Options ==
[07/22 12:32:33    264s] (I)      Build term to term wires                           : false
[07/22 12:32:33    264s] (I)      Maximum routing layer                              : 11
[07/22 12:32:33    264s] (I)      Number of threads                                  : 1
[07/22 12:32:33    264s] (I)      Method to set GCell size                           : row
[07/22 12:32:33    264s] (I)      Counted 101842 PG shapes. We will not process PG shapes layer by layer.
[07/22 12:32:33    264s] (I)      Use row-based GCell size
[07/22 12:32:33    264s] (I)      Use row-based GCell align
[07/22 12:32:33    264s] (I)      layer 0 area = 80000
[07/22 12:32:33    264s] (I)      layer 1 area = 80000
[07/22 12:32:33    264s] (I)      layer 2 area = 80000
[07/22 12:32:33    264s] (I)      layer 3 area = 80000
[07/22 12:32:33    264s] (I)      layer 4 area = 80000
[07/22 12:32:33    264s] (I)      layer 5 area = 80000
[07/22 12:32:33    264s] (I)      layer 6 area = 80000
[07/22 12:32:33    264s] (I)      layer 7 area = 80000
[07/22 12:32:33    264s] (I)      layer 8 area = 80000
[07/22 12:32:33    264s] (I)      layer 9 area = 400000
[07/22 12:32:33    264s] (I)      layer 10 area = 400000
[07/22 12:32:33    264s] (I)      GCell unit size   : 3420
[07/22 12:32:33    264s] (I)      GCell multiplier  : 1
[07/22 12:32:33    264s] (I)      GCell row height  : 3420
[07/22 12:32:33    264s] (I)      Actual row height : 3420
[07/22 12:32:33    264s] (I)      GCell align ref   : 5200 5320
[07/22 12:32:33    264s] [NR-eGR] Track table information for default rule: 
[07/22 12:32:33    264s] [NR-eGR] Metal1 has single uniform track structure
[07/22 12:32:33    264s] [NR-eGR] Metal2 has single uniform track structure
[07/22 12:32:33    264s] [NR-eGR] Metal3 has single uniform track structure
[07/22 12:32:33    264s] [NR-eGR] Metal4 has single uniform track structure
[07/22 12:32:33    264s] [NR-eGR] Metal5 has single uniform track structure
[07/22 12:32:33    264s] [NR-eGR] Metal6 has single uniform track structure
[07/22 12:32:33    264s] [NR-eGR] Metal7 has single uniform track structure
[07/22 12:32:33    264s] [NR-eGR] Metal8 has single uniform track structure
[07/22 12:32:33    264s] [NR-eGR] Metal9 has single uniform track structure
[07/22 12:32:33    264s] [NR-eGR] Metal10 has single uniform track structure
[07/22 12:32:33    264s] [NR-eGR] Metal11 has single uniform track structure
[07/22 12:32:33    264s] (I)      ==================== Default via =====================
[07/22 12:32:33    264s] (I)      +----+------------------+----------------------------+
[07/22 12:32:33    264s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[07/22 12:32:33    264s] (I)      +----+------------------+----------------------------+
[07/22 12:32:33    264s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[07/22 12:32:33    264s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[07/22 12:32:33    264s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[07/22 12:32:33    264s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[07/22 12:32:33    264s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[07/22 12:32:33    264s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[07/22 12:32:33    264s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[07/22 12:32:33    264s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[07/22 12:32:33    264s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[07/22 12:32:33    264s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[07/22 12:32:33    264s] (I)      +----+------------------+----------------------------+
[07/22 12:32:33    264s] [NR-eGR] Read 191272 PG shapes
[07/22 12:32:33    264s] [NR-eGR] Read 0 clock shapes
[07/22 12:32:33    264s] [NR-eGR] Read 0 other shapes
[07/22 12:32:33    264s] [NR-eGR] #Routing Blockages  : 0
[07/22 12:32:33    264s] [NR-eGR] #Instance Blockages : 0
[07/22 12:32:33    264s] [NR-eGR] #PG Blockages       : 191272
[07/22 12:32:33    264s] [NR-eGR] #Halo Blockages     : 0
[07/22 12:32:33    264s] [NR-eGR] #Boundary Blockages : 0
[07/22 12:32:33    264s] [NR-eGR] #Clock Blockages    : 0
[07/22 12:32:33    264s] [NR-eGR] #Other Blockages    : 0
[07/22 12:32:33    264s] (I)      Design has 0 blackboxes considered as all layer blockages.
[07/22 12:32:33    264s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[07/22 12:32:33    264s] [NR-eGR] Read 17023 nets ( ignored 0 )
[07/22 12:32:33    264s] (I)      early_global_route_priority property id does not exist.
[07/22 12:32:33    264s] (I)      Read Num Blocks=191272  Num Prerouted Wires=0  Num CS=0
[07/22 12:32:33    264s] (I)      Layer 1 (V) : #blockages 22428 : #preroutes 0
[07/22 12:32:33    264s] (I)      Layer 2 (H) : #blockages 22428 : #preroutes 0
[07/22 12:32:33    264s] (I)      Layer 3 (V) : #blockages 22428 : #preroutes 0
[07/22 12:32:33    264s] (I)      Layer 4 (H) : #blockages 22428 : #preroutes 0
[07/22 12:32:33    264s] (I)      Layer 5 (V) : #blockages 22428 : #preroutes 0
[07/22 12:32:33    264s] (I)      Layer 6 (H) : #blockages 22428 : #preroutes 0
[07/22 12:32:33    264s] (I)      Layer 7 (V) : #blockages 22428 : #preroutes 0
[07/22 12:32:33    264s] (I)      Layer 8 (H) : #blockages 22428 : #preroutes 0
[07/22 12:32:33    264s] (I)      Layer 9 (V) : #blockages 11592 : #preroutes 0
[07/22 12:32:33    264s] (I)      Layer 10 (H) : #blockages 256 : #preroutes 0
[07/22 12:32:33    264s] (I)      Number of ignored nets                =      0
[07/22 12:32:33    264s] (I)      Number of connected nets              =      0
[07/22 12:32:33    264s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[07/22 12:32:33    264s] (I)      Number of clock nets                  =      0.  Ignored: No
[07/22 12:32:33    264s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[07/22 12:32:33    264s] (I)      Number of special nets                =      0.  Ignored: Yes
[07/22 12:32:33    264s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[07/22 12:32:33    264s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[07/22 12:32:33    264s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[07/22 12:32:33    264s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[07/22 12:32:33    264s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/22 12:32:33    264s] (I)      Ndr track 0 does not exist
[07/22 12:32:33    264s] (I)      ---------------------Grid Graph Info--------------------
[07/22 12:32:33    264s] (I)      Routing area        : (0, 0) - (616800, 615980)
[07/22 12:32:33    264s] (I)      Core area           : (5200, 5320) - (611600, 610660)
[07/22 12:32:33    264s] (I)      Site width          :   400  (dbu)
[07/22 12:32:33    264s] (I)      Row height          :  3420  (dbu)
[07/22 12:32:33    264s] (I)      GCell row height    :  3420  (dbu)
[07/22 12:32:33    264s] (I)      GCell width         :  3420  (dbu)
[07/22 12:32:33    264s] (I)      GCell height        :  3420  (dbu)
[07/22 12:32:33    264s] (I)      Grid                :   180   180    11
[07/22 12:32:33    264s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[07/22 12:32:33    264s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[07/22 12:32:33    264s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[07/22 12:32:33    264s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[07/22 12:32:33    264s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[07/22 12:32:33    264s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[07/22 12:32:33    264s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[07/22 12:32:33    264s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1400   760
[07/22 12:32:33    264s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[07/22 12:32:33    264s] (I)      Total num of tracks :  1621  1542  1621  1542  1621  1542  1621  1542  1621   616   648
[07/22 12:32:33    264s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[07/22 12:32:33    264s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[07/22 12:32:33    264s] (I)      --------------------------------------------------------
[07/22 12:32:33    264s] 
[07/22 12:32:33    264s] [NR-eGR] ============ Routing rule table ============
[07/22 12:32:33    264s] [NR-eGR] Rule id: 0  Nets: 17023
[07/22 12:32:33    264s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[07/22 12:32:33    264s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[07/22 12:32:33    264s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[07/22 12:32:33    264s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[07/22 12:32:33    264s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[07/22 12:32:33    264s] [NR-eGR] ========================================
[07/22 12:32:33    264s] [NR-eGR] 
[07/22 12:32:33    264s] (I)      =============== Blocked Tracks ===============
[07/22 12:32:33    264s] (I)      +-------+---------+----------+---------------+
[07/22 12:32:33    264s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[07/22 12:32:33    264s] (I)      +-------+---------+----------+---------------+
[07/22 12:32:33    264s] (I)      |     1 |       0 |        0 |         0.00% |
[07/22 12:32:33    264s] (I)      |     2 |  277560 |    68354 |        24.63% |
[07/22 12:32:33    264s] (I)      |     3 |  291780 |    27946 |         9.58% |
[07/22 12:32:33    264s] (I)      |     4 |  277560 |    68354 |        24.63% |
[07/22 12:32:33    264s] (I)      |     5 |  291780 |    27946 |         9.58% |
[07/22 12:32:33    264s] (I)      |     6 |  277560 |    68354 |        24.63% |
[07/22 12:32:33    264s] (I)      |     7 |  291780 |    27946 |         9.58% |
[07/22 12:32:33    264s] (I)      |     8 |  277560 |    68354 |        24.63% |
[07/22 12:32:33    264s] (I)      |     9 |  291780 |    28836 |         9.88% |
[07/22 12:32:33    264s] (I)      |    10 |  110880 |    34495 |        31.11% |
[07/22 12:32:33    264s] (I)      |    11 |  116640 |     1800 |         1.54% |
[07/22 12:32:33    264s] (I)      +-------+---------+----------+---------------+
[07/22 12:32:33    264s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.08 sec, Curr Mem: 2252.17 MB )
[07/22 12:32:33    264s] (I)      Reset routing kernel
[07/22 12:32:33    264s] (I)      Started Global Routing ( Curr Mem: 2252.17 MB )
[07/22 12:32:33    264s] (I)      totalPins=56947  totalGlobalPin=55566 (97.57%)
[07/22 12:32:33    264s] (I)      total 2D Cap : 2316470 = (1217118 H, 1099352 V)
[07/22 12:32:33    264s] (I)      
[07/22 12:32:33    264s] (I)      ============  Phase 1a Route ============
[07/22 12:32:33    264s] [NR-eGR] Layer group 1: route 17023 net(s) in layer range [2, 11]
[07/22 12:32:33    264s] (I)      Usage: 154219 = (78018 H, 76201 V) = (6.41% H, 6.93% V) = (1.334e+05um H, 1.303e+05um V)
[07/22 12:32:33    264s] (I)      
[07/22 12:32:33    264s] (I)      ============  Phase 1b Route ============
[07/22 12:32:33    264s] (I)      Usage: 154219 = (78018 H, 76201 V) = (6.41% H, 6.93% V) = (1.334e+05um H, 1.303e+05um V)
[07/22 12:32:33    264s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.637145e+05um
[07/22 12:32:33    264s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[07/22 12:32:33    264s] (I)      Congestion threshold : each 60.00, sum 90.00
[07/22 12:32:33    264s] (I)      
[07/22 12:32:33    264s] (I)      ============  Phase 1c Route ============
[07/22 12:32:33    264s] (I)      Usage: 154219 = (78018 H, 76201 V) = (6.41% H, 6.93% V) = (1.334e+05um H, 1.303e+05um V)
[07/22 12:32:33    264s] (I)      
[07/22 12:32:33    264s] (I)      ============  Phase 1d Route ============
[07/22 12:32:33    264s] (I)      Usage: 154219 = (78018 H, 76201 V) = (6.41% H, 6.93% V) = (1.334e+05um H, 1.303e+05um V)
[07/22 12:32:33    264s] (I)      
[07/22 12:32:33    264s] (I)      ============  Phase 1e Route ============
[07/22 12:32:33    264s] (I)      Usage: 154219 = (78018 H, 76201 V) = (6.41% H, 6.93% V) = (1.334e+05um H, 1.303e+05um V)
[07/22 12:32:33    264s] (I)      
[07/22 12:32:33    264s] (I)      ============  Phase 1l Route ============
[07/22 12:32:33    264s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.637145e+05um
[07/22 12:32:34    264s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[07/22 12:32:34    264s] (I)      Layer  2:     257548     69884         7           0      275481    ( 0.00%) 
[07/22 12:32:34    264s] (I)      Layer  3:     277626     67569         0           0      289980    ( 0.00%) 
[07/22 12:32:34    264s] (I)      Layer  4:     257548     25418         0           0      275481    ( 0.00%) 
[07/22 12:32:34    264s] (I)      Layer  5:     277626     13168         0           0      289980    ( 0.00%) 
[07/22 12:32:34    264s] (I)      Layer  6:     257548      3088         0           0      275481    ( 0.00%) 
[07/22 12:32:34    264s] (I)      Layer  7:     277626        20         0           0      289980    ( 0.00%) 
[07/22 12:32:34    264s] (I)      Layer  8:     257548        36         0           0      275481    ( 0.00%) 
[07/22 12:32:34    264s] (I)      Layer  9:     277370         0         0           0      289980    ( 0.00%) 
[07/22 12:32:34    264s] (I)      Layer 10:      75896         0         0        8571      101622    ( 7.78%) 
[07/22 12:32:34    264s] (I)      Layer 11:     114202         0         0        1289      114703    ( 1.11%) 
[07/22 12:32:34    264s] (I)      Total:       2330538    179183         7        9858     2478168    ( 0.40%) 
[07/22 12:32:34    264s] (I)      
[07/22 12:32:34    264s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[07/22 12:32:34    264s] [NR-eGR]                        OverCon            
[07/22 12:32:34    264s] [NR-eGR]                         #Gcell     %Gcell
[07/22 12:32:34    264s] [NR-eGR]        Layer               (1)    OverCon
[07/22 12:32:34    264s] [NR-eGR] ----------------------------------------------
[07/22 12:32:34    264s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[07/22 12:32:34    264s] [NR-eGR]  Metal2 ( 2)         7( 0.02%)   ( 0.02%) 
[07/22 12:32:34    264s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[07/22 12:32:34    264s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[07/22 12:32:34    264s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[07/22 12:32:34    264s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[07/22 12:32:34    264s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[07/22 12:32:34    264s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[07/22 12:32:34    264s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[07/22 12:32:34    264s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[07/22 12:32:34    264s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[07/22 12:32:34    264s] [NR-eGR] ----------------------------------------------
[07/22 12:32:34    264s] [NR-eGR]        Total         7( 0.00%)   ( 0.00%) 
[07/22 12:32:34    264s] [NR-eGR] 
[07/22 12:32:34    264s] (I)      Finished Global Routing ( CPU: 0.09 sec, Real: 0.12 sec, Curr Mem: 2260.17 MB )
[07/22 12:32:34    264s] (I)      total 2D Cap : 2349907 = (1231947 H, 1117960 V)
[07/22 12:32:34    264s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[07/22 12:32:34    264s] (I)      ==================================== Runtime Summary =====================================
[07/22 12:32:34    264s] (I)       [07/22 12:32:34    264s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.16 sec, Real: 0.22 sec, Curr Mem: 2260.17 MB )
Step                                         %      Start     Finish      Real       CPU 
[07/22 12:32:34    264s] (I)      ------------------------------------------------------------------------------------------
[07/22 12:32:34    264s] (I)       Early Global Route kernel              100.00%  56.27 sec  56.49 sec  0.22 sec  0.16 sec 
[07/22 12:32:34    264s] (I)       +-Import and model                      38.17%  56.27 sec  56.36 sec  0.08 sec  0.06 sec 
[07/22 12:32:34    264s] (I)       | +-Create place DB                      8.20%  56.27 sec  56.29 sec  0.02 sec  0.02 sec 
[07/22 12:32:34    264s] (I)       | | +-Import place data                  8.19%  56.27 sec  56.29 sec  0.02 sec  0.02 sec 
[07/22 12:32:34    264s] (I)       | | | +-Read instances and placement     2.16%  56.27 sec  56.28 sec  0.00 sec  0.00 sec 
[07/22 12:32:34    264s] (I)       | | | +-Read nets                        5.99%  56.28 sec  56.29 sec  0.01 sec  0.01 sec 
[07/22 12:32:34    264s] (I)       | +-Create route DB                     26.40%  56.29 sec  56.35 sec  0.06 sec  0.04 sec 
[07/22 12:32:34    264s] (I)       | | +-Import route data (1T)            26.33%  56.29 sec  56.35 sec  0.06 sec  0.04 sec 
[07/22 12:32:34    264s] (I)       | | | +-Read blockages ( Layer 2-11 )    9.16%  56.31 sec  56.33 sec  0.02 sec  0.01 sec 
[07/22 12:32:34    264s] (I)       | | | | +-Read routing blockages         0.00%  56.31 sec  56.31 sec  0.00 sec  0.00 sec 
[07/22 12:32:34    264s] (I)       | | | | +-Read instance blockages        0.49%  56.31 sec  56.31 sec  0.00 sec  0.00 sec 
[07/22 12:32:34    264s] (I)       | | | | +-Read PG blockages              4.92%  56.31 sec  56.32 sec  0.01 sec  0.01 sec 
[07/22 12:32:34    264s] (I)       | | | | +-Read clock blockages           0.43%  56.32 sec  56.32 sec  0.00 sec  0.00 sec 
[07/22 12:32:34    264s] (I)       | | | | +-Read other blockages           0.40%  56.32 sec  56.32 sec  0.00 sec  0.00 sec 
[07/22 12:32:34    264s] (I)       | | | | +-Read halo blockages            0.08%  56.32 sec  56.32 sec  0.00 sec  0.00 sec 
[07/22 12:32:34    264s] (I)       | | | | +-Read boundary cut boxes        0.00%  56.32 sec  56.32 sec  0.00 sec  0.00 sec 
[07/22 12:32:34    264s] (I)       | | | +-Read blackboxes                  0.00%  56.33 sec  56.33 sec  0.00 sec  0.00 sec 
[07/22 12:32:34    264s] (I)       | | | +-Read prerouted                   1.76%  56.33 sec  56.33 sec  0.00 sec  0.00 sec 
[07/22 12:32:34    264s] (I)       | | | +-Read unlegalized nets            0.54%  56.33 sec  56.33 sec  0.00 sec  0.00 sec 
[07/22 12:32:34    264s] (I)       | | | +-Read nets                        1.17%  56.33 sec  56.33 sec  0.00 sec  0.00 sec 
[07/22 12:32:34    264s] (I)       | | | +-Set up via pillars               0.04%  56.33 sec  56.33 sec  0.00 sec  0.00 sec 
[07/22 12:32:34    264s] (I)       | | | +-Initialize 3D grid graph         0.14%  56.34 sec  56.34 sec  0.00 sec  0.00 sec 
[07/22 12:32:34    264s] (I)       | | | +-Model blockage capacity          5.45%  56.34 sec  56.35 sec  0.01 sec  0.01 sec 
[07/22 12:32:34    264s] (I)       | | | | +-Initialize 3D capacity         5.08%  56.34 sec  56.35 sec  0.01 sec  0.01 sec 
[07/22 12:32:34    264s] (I)       | +-Read aux data                        0.00%  56.35 sec  56.35 sec  0.00 sec  0.00 sec 
[07/22 12:32:34    264s] (I)       | +-Others data preparation              0.21%  56.35 sec  56.35 sec  0.00 sec  0.00 sec 
[07/22 12:32:34    264s] (I)       | +-Create route kernel                  2.99%  56.35 sec  56.36 sec  0.01 sec  0.00 sec 
[07/22 12:32:34    264s] (I)       +-Global Routing                        57.01%  56.36 sec  56.48 sec  0.12 sec  0.09 sec 
[07/22 12:32:34    264s] (I)       | +-Initialization                       0.71%  56.36 sec  56.36 sec  0.00 sec  0.00 sec 
[07/22 12:32:34    264s] (I)       | +-Net group 1                         38.63%  56.36 sec  56.44 sec  0.08 sec  0.08 sec 
[07/22 12:32:34    264s] (I)       | | +-Generate topology                  3.84%  56.36 sec  56.37 sec  0.01 sec  0.01 sec 
[07/22 12:32:34    264s] (I)       | | +-Phase 1a                           9.48%  56.37 sec  56.39 sec  0.02 sec  0.02 sec 
[07/22 12:32:34    264s] (I)       | | | +-Pattern routing (1T)             8.04%  56.37 sec  56.39 sec  0.02 sec  0.02 sec 
[07/22 12:32:34    264s] (I)       | | | +-Add via demand to 2D             1.28%  56.39 sec  56.39 sec  0.00 sec  0.00 sec 
[07/22 12:32:34    264s] (I)       | | +-Phase 1b                           0.06%  56.39 sec  56.39 sec  0.00 sec  0.00 sec 
[07/22 12:32:34    264s] (I)       | | +-Phase 1c                           0.00%  56.39 sec  56.39 sec  0.00 sec  0.00 sec 
[07/22 12:32:34    264s] (I)       | | +-Phase 1d                           0.00%  56.39 sec  56.39 sec  0.00 sec  0.00 sec 
[07/22 12:32:34    264s] (I)       | | +-Phase 1e                           0.04%  56.39 sec  56.39 sec  0.00 sec  0.00 sec 
[07/22 12:32:34    264s] (I)       | | | +-Route legalization               0.00%  56.39 sec  56.39 sec  0.00 sec  0.00 sec 
[07/22 12:32:34    264s] (I)       | | +-Phase 1l                          24.06%  56.39 sec  56.44 sec  0.05 sec  0.05 sec 
[07/22 12:32:34    264s] (I)       | | | +-Layer assignment (1T)           23.50%  56.39 sec  56.44 sec  0.05 sec  0.05 sec 
[07/22 12:32:34    264s] (I)       | +-Clean cong LA                        0.00%  56.44 sec  56.44 sec  0.00 sec  0.00 sec 
[07/22 12:32:34    264s] (I)       +-Export 3D cong map                     3.47%  56.48 sec  56.49 sec  0.01 sec  0.01 sec 
[07/22 12:32:34    264s] (I)       | +-Export 2D cong map                   0.23%  56.49 sec  56.49 sec  0.00 sec  0.00 sec 
[07/22 12:32:34    264s] (I)      ===================== Summary by functions =====================
[07/22 12:32:34    264s] (I)       Lv  Step                                 %      Real       CPU 
[07/22 12:32:34    264s] (I)      ----------------------------------------------------------------
[07/22 12:32:34    264s] (I)        0  Early Global Route kernel      100.00%  0.22 sec  0.16 sec 
[07/22 12:32:34    264s] (I)        1  Global Routing                  57.01%  0.12 sec  0.09 sec 
[07/22 12:32:34    264s] (I)        1  Import and model                38.17%  0.08 sec  0.06 sec 
[07/22 12:32:34    264s] (I)        1  Export 3D cong map               3.47%  0.01 sec  0.01 sec 
[07/22 12:32:34    264s] (I)        2  Net group 1                     38.63%  0.08 sec  0.08 sec 
[07/22 12:32:34    264s] (I)        2  Create route DB                 26.40%  0.06 sec  0.04 sec 
[07/22 12:32:34    264s] (I)        2  Create place DB                  8.20%  0.02 sec  0.02 sec 
[07/22 12:32:34    264s] (I)        2  Create route kernel              2.99%  0.01 sec  0.00 sec 
[07/22 12:32:34    264s] (I)        2  Initialization                   0.71%  0.00 sec  0.00 sec 
[07/22 12:32:34    264s] (I)        2  Export 2D cong map               0.23%  0.00 sec  0.00 sec 
[07/22 12:32:34    264s] (I)        2  Others data preparation          0.21%  0.00 sec  0.00 sec 
[07/22 12:32:34    264s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[07/22 12:32:34    264s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[07/22 12:32:34    264s] (I)        3  Import route data (1T)          26.33%  0.06 sec  0.04 sec 
[07/22 12:32:34    264s] (I)        3  Phase 1l                        24.06%  0.05 sec  0.05 sec 
[07/22 12:32:34    264s] (I)        3  Phase 1a                         9.48%  0.02 sec  0.02 sec 
[07/22 12:32:34    264s] (I)        3  Import place data                8.19%  0.02 sec  0.02 sec 
[07/22 12:32:34    264s] (I)        3  Generate topology                3.84%  0.01 sec  0.01 sec 
[07/22 12:32:34    264s] (I)        3  Phase 1b                         0.06%  0.00 sec  0.00 sec 
[07/22 12:32:34    264s] (I)        3  Phase 1e                         0.04%  0.00 sec  0.00 sec 
[07/22 12:32:34    264s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[07/22 12:32:34    264s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[07/22 12:32:34    264s] (I)        4  Layer assignment (1T)           23.50%  0.05 sec  0.05 sec 
[07/22 12:32:34    264s] (I)        4  Read blockages ( Layer 2-11 )    9.16%  0.02 sec  0.01 sec 
[07/22 12:32:34    264s] (I)        4  Pattern routing (1T)             8.04%  0.02 sec  0.02 sec 
[07/22 12:32:34    264s] (I)        4  Read nets                        7.16%  0.02 sec  0.02 sec 
[07/22 12:32:34    264s] (I)        4  Model blockage capacity          5.45%  0.01 sec  0.01 sec 
[07/22 12:32:34    264s] (I)        4  Read instances and placement     2.16%  0.00 sec  0.00 sec 
[07/22 12:32:34    264s] (I)        4  Read prerouted                   1.76%  0.00 sec  0.00 sec 
[07/22 12:32:34    264s] (I)        4  Add via demand to 2D             1.28%  0.00 sec  0.00 sec 
[07/22 12:32:34    264s] (I)        4  Read unlegalized nets            0.54%  0.00 sec  0.00 sec 
[07/22 12:32:34    264s] (I)        4  Initialize 3D grid graph         0.14%  0.00 sec  0.00 sec 
[07/22 12:32:34    264s] (I)        4  Set up via pillars               0.04%  0.00 sec  0.00 sec 
[07/22 12:32:34    264s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[07/22 12:32:34    264s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[07/22 12:32:34    264s] (I)        5  Initialize 3D capacity           5.08%  0.01 sec  0.01 sec 
[07/22 12:32:34    264s] (I)        5  Read PG blockages                4.92%  0.01 sec  0.01 sec 
[07/22 12:32:34    264s] (I)        5  Read instance blockages          0.49%  0.00 sec  0.00 sec 
[07/22 12:32:34    264s] (I)        5  Read clock blockages             0.43%  0.00 sec  0.00 sec 
[07/22 12:32:34    264s] (I)        5  Read other blockages             0.40%  0.00 sec  0.00 sec 
[07/22 12:32:34    264s] (I)        5  Read halo blockages              0.08%  0.00 sec  0.00 sec 
[07/22 12:32:34    264s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[07/22 12:32:34    264s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[07/22 12:32:34    264s] OPERPROF: Starting HotSpotCal at level 1, MEM:2260.2M, EPOCH TIME: 1753167754.069117
[07/22 12:32:34    264s] [hotspot] +------------+---------------+---------------+
[07/22 12:32:34    264s] [hotspot] |            |   max hotspot | total hotspot |
[07/22 12:32:34    264s] [hotspot] +------------+---------------+---------------+
[07/22 12:32:34    264s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/22 12:32:34    264s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2260.2M, EPOCH TIME: 1753167754.070270
[07/22 12:32:34    264s] OPERPROF: Starting HotSpotCal at level 1, MEM:2260.2M, EPOCH TIME: 1753167754.070326
[07/22 12:32:34    264s] [hotspot] | normalized |          0.00 |          0.00 |
[07/22 12:32:34    264s] [hotspot] +------------+---------------+---------------+
[07/22 12:32:34    264s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/22 12:32:34    264s] [hotspot] Hotspot report including placement blocked areas
[07/22 12:32:34    264s] [hotspot] +------------+---------------+---------------+
[07/22 12:32:34    264s] [hotspot] |            |   max hotspot | total hotspot |
[07/22 12:32:34    264s] [hotspot] +------------+---------------+---------------+
[07/22 12:32:34    264s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/22 12:32:34    264s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2260.2M, EPOCH TIME: 1753167754.071253
[07/22 12:32:34    264s] [hotspot] | normalized |          0.00 |          0.00 |
[07/22 12:32:34    264s] [hotspot] +------------+---------------+---------------+
[07/22 12:32:34    264s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/22 12:32:34    264s] Reported timing to dir ./timingReports
[07/22 12:32:34    264s] **opt_design ... cpu = 0:00:47, real = 0:00:47, mem = 2041.4M, totSessionCpu=0:04:25 **
[07/22 12:32:34    264s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2214.2M, EPOCH TIME: 1753167754.079519
[07/22 12:32:34    264s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:34    264s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:34    264s] 
[07/22 12:32:34    264s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:32:34    264s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:2214.2M, EPOCH TIME: 1753167754.093322
[07/22 12:32:34    264s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:34    264s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:34    264s] 
[07/22 12:32:34    264s] ------------------------------------------------------------------
[07/22 12:32:34    264s]      opt_design Final Summary
[07/22 12:32:34    264s] ------------------------------------------------------------------
[07/22 12:32:34    264s] 
[07/22 12:32:34    264s] Setup views included:
[07/22 12:32:34    264s]  wc 
[07/22 12:32:34    264s] 
[07/22 12:32:34    264s] +--------------------+---------+---------+---------+
[07/22 12:32:34    264s] |     Setup mode     |   all   | reg2reg | default |
[07/22 12:32:34    264s] +--------------------+---------+---------+---------+
[07/22 12:32:34    264s] |           WNS (ns):|  0.000  |   N/A   |  0.000  |
[07/22 12:32:34    264s] |           TNS (ns):|  0.000  |   N/A   |  0.000  |
[07/22 12:32:34    264s] |    Violating Paths:|    0    |   N/A   |    0    |
[07/22 12:32:34    264s] |          All Paths:|    0    |   N/A   |    0    |
[07/22 12:32:34    264s] +--------------------+---------+---------+---------+
[07/22 12:32:34    264s] 
[07/22 12:32:34    264s] +----------------+-------------------------------+------------------+
[07/22 12:32:34    264s] |                |              Real             |       Total      |
[07/22 12:32:34    264s] |    DRVs        +------------------+------------+------------------|
[07/22 12:32:34    264s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[07/22 12:32:34    264s] +----------------+------------------+------------+------------------+
[07/22 12:32:34    264s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[07/22 12:32:34    264s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[07/22 12:32:34    264s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[07/22 12:32:34    264s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[07/22 12:32:34    264s] +----------------+------------------+------------+------------------+
[07/22 12:32:34    264s] 
[07/22 12:32:34    264s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2229.6M, EPOCH TIME: 1753167754.805042
[07/22 12:32:34    264s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:34    264s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:34    264s] 
[07/22 12:32:34    264s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:32:34    264s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:2229.6M, EPOCH TIME: 1753167754.819080
[07/22 12:32:34    264s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:34    264s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:34    264s] Density: 42.386%
[07/22 12:32:34    264s] Routing Overflow: 0.00% H and 0.00% V
[07/22 12:32:34    264s] ------------------------------------------------------------------
[07/22 12:32:34    264s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2229.6M, EPOCH TIME: 1753167754.826890
[07/22 12:32:34    264s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:34    264s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:34    264s] 
[07/22 12:32:34    264s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:32:34    264s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:2229.6M, EPOCH TIME: 1753167754.841008
[07/22 12:32:34    264s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:34    264s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:34    264s] **opt_design ... cpu = 0:00:47, real = 0:00:47, mem = 2044.5M, totSessionCpu=0:04:25 **
[07/22 12:32:34    264s] 
[07/22 12:32:34    264s] TimeStamp Deleting Cell Server Begin ...
[07/22 12:32:34    264s] Deleting Lib Analyzer.
[07/22 12:32:34    264s] 
[07/22 12:32:34    264s] TimeStamp Deleting Cell Server End ...
[07/22 12:32:34    264s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[07/22 12:32:34    264s] Type 'man IMPOPT-3195' for more detail.
[07/22 12:32:34    264s] *** Finished opt_design ***
[07/22 12:32:34    264s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/22 12:32:34    264s] UM:*                                       0.000 ns          0.000 ns  final
[07/22 12:32:34    264s] UM: Running design category ...
[07/22 12:32:34    264s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2229.6M, EPOCH TIME: 1753167754.872382
[07/22 12:32:34    264s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:34    264s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:34    264s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:2229.6M, EPOCH TIME: 1753167754.885725
[07/22 12:32:34    264s] All LLGs are deleted
[07/22 12:32:34    264s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:34    264s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:34    264s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2229.6M, EPOCH TIME: 1753167754.888982
[07/22 12:32:34    264s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2229.6M, EPOCH TIME: 1753167754.889135
[07/22 12:32:34    264s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:34    264s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:35    265s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[07/22 12:32:35    265s] 
[07/22 12:32:35    265s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/22 12:32:35    265s] Summary for sequential cells identification: 
[07/22 12:32:35    265s]   Identified SBFF number: 104
[07/22 12:32:35    265s]   Identified MBFF number: 0
[07/22 12:32:35    265s]   Identified SB Latch number: 0
[07/22 12:32:35    265s]   Identified MB Latch number: 0
[07/22 12:32:35    265s]   Not identified SBFF number: 16
[07/22 12:32:35    265s]   Not identified MBFF number: 0
[07/22 12:32:35    265s]   Not identified SB Latch number: 0
[07/22 12:32:35    265s]   Not identified MB Latch number: 0
[07/22 12:32:35    265s]   Number of sequential cells which are not FFs: 32
[07/22 12:32:35    265s]  Visiting view : wc
[07/22 12:32:35    265s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[07/22 12:32:35    265s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[07/22 12:32:35    265s]  Visiting view : bc
[07/22 12:32:35    265s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[07/22 12:32:35    265s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[07/22 12:32:35    265s] TLC MultiMap info (StdDelay):
[07/22 12:32:35    265s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[07/22 12:32:35    265s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[07/22 12:32:35    265s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[07/22 12:32:35    265s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[07/22 12:32:35    265s]  Setting StdDelay to: 36.8ps
[07/22 12:32:35    265s] 
[07/22 12:32:35    265s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/22 12:32:35    265s] ------------------------------------------------------------
[07/22 12:32:35    265s] 	Current design flip-flop statistics
[07/22 12:32:35    265s] 
[07/22 12:32:35    265s] Single-Bit FF Count          :            0
[07/22 12:32:35    265s] Multi-Bit FF Count           :            0
[07/22 12:32:35    265s] Total Bit Count              :            0
[07/22 12:32:35    265s] Total FF Count               :            0
[07/22 12:32:35    265s] Bits Per Flop                :        0.000
[07/22 12:32:35    265s] Total Clock Pin Cap(FF)      :        0.000
[07/22 12:32:35    265s] Multibit Conversion Ratio(%) :         0.00
[07/22 12:32:35    265s] ------------------------------------------------------------
[07/22 12:32:35    265s] ------------------------------------------------------------
[07/22 12:32:35    265s]             Multi-bit cell usage statistics
[07/22 12:32:35    265s] 
[07/22 12:32:35    265s] ------------------------------------------------------------
[07/22 12:32:35    265s] ============================================================
[07/22 12:32:35    265s] Sequential Multibit cells usage statistics
[07/22 12:32:35    265s] ------------------------------------------------------------
[07/22 12:32:35    265s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[07/22 12:32:35    265s] ------------------------------------------------------------
[07/22 12:32:35    265s] -FlipFlops                0                    0        -nan                    -nan
[07/22 12:32:35    265s] ------------------------------------------------------------
[07/22 12:32:35    265s] 
[07/22 12:32:35    265s] ------------------------------------------------------------
[07/22 12:32:35    265s] Seq_Mbit libcell              Bitwidth        Count
[07/22 12:32:35    265s] ------------------------------------------------------------
[07/22 12:32:35    265s] Total 0
[07/22 12:32:35    265s] ============================================================
[07/22 12:32:35    265s] ------------------------------------------------------------
[07/22 12:32:35    265s] Category            Num of Insts Rejected     Reasons
[07/22 12:32:35    265s] ------------------------------------------------------------
[07/22 12:32:35    265s] ------------------------------------------------------------
[07/22 12:32:35    265s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/22 12:32:35    265s] UM:          47.25             49          0.000 ns          0.000 ns  opt_design_prects
[07/22 12:32:35    265s] 
[07/22 12:32:35    265s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:49.7 real=0:00:50.7)
[07/22 12:32:35    265s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[07/22 12:32:35    265s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[07/22 12:32:35    265s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:04.1 real=0:00:04.1)
[07/22 12:32:35    265s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:12.1 real=0:00:12.2)
[07/22 12:32:35    265s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:00.8 real=0:00:00.8)
[07/22 12:32:35    265s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[07/22 12:32:35    265s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.0 real=0:00:01.0)
[07/22 12:32:35    265s] clean pInstBBox. size 0
[07/22 12:32:35    265s] All LLGs are deleted
[07/22 12:32:35    265s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:35    265s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:32:35    265s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2229.6M, EPOCH TIME: 1753167755.134790
[07/22 12:32:35    265s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2229.6M, EPOCH TIME: 1753167755.134843
[07/22 12:32:35    265s] 
[07/22 12:32:35    265s] TimeStamp Deleting Cell Server Begin ...
[07/22 12:32:35    265s] 
[07/22 12:32:35    265s] TimeStamp Deleting Cell Server End ...
[07/22 12:32:35    265s] Disable CTE adjustment.
[07/22 12:32:35    265s] Info: pop threads available for lower-level modules during optimization.
[07/22 12:32:35    265s] #optDebug: fT-D <X 1 0 0 0>
[07/22 12:32:35    265s] #optDebug: fT-D <X 1 0 0 0>
[07/22 12:32:35    265s] VSMManager cleared!
[07/22 12:32:35    265s] **place_opt_design ... cpu = 0:01:03, real = 0:01:06, mem = 2135.6M **
[07/22 12:32:35    265s] *** Finished GigaPlace ***
[07/22 12:32:35    265s] 
[07/22 12:32:35    265s] *** Summary of all messages that are not suppressed in this session:
[07/22 12:32:35    265s] Severity  ID               Count  Summary                                  
[07/22 12:32:35    265s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[07/22 12:32:35    265s] WARNING   IMPSP-12502          2  Slack driven placement is disabled becau...
[07/22 12:32:35    265s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[07/22 12:32:35    265s] ERROR     IMPSP-365            2  Design has inst(s) with SITE '%s', but t...
[07/22 12:32:35    265s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[07/22 12:32:35    265s] WARNING   IMPOPT-7293          1  Vt partitioning has found only one parti...
[07/22 12:32:35    265s] WARNING   IMPOPT-7098          1  WARNING: %s is an undriven net with %d f...
[07/22 12:32:35    265s] WARNING   TCLCMD-513           1  The software could not find a matching o...
[07/22 12:32:35    265s] ERROR     TCLCMD-917           1  Cannot find '%s' that match '%s'         
[07/22 12:32:35    265s] *** Message Summary: 12 warning(s), 3 error(s)
[07/22 12:32:35    265s] 
[07/22 12:32:35    265s] *** place_opt_design #1 [finish] : cpu/real = 0:01:03.5/0:01:05.5 (1.0), totSession cpu/real = 0:04:25.2/0:16:16.7 (0.3), mem = 2135.6M
[07/22 12:32:35    265s] 
[07/22 12:32:35    265s] =============================================================================================
[07/22 12:32:35    265s]  Final TAT Report : place_opt_design #1                                         21.15-s110_1
[07/22 12:32:35    265s] =============================================================================================
[07/22 12:32:35    265s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/22 12:32:35    265s] ---------------------------------------------------------------------------------------------
[07/22 12:32:35    265s] [ InitOpt                ]      1   0:00:01.0  (   1.5 % )     0:00:03.0 /  0:00:03.0    1.0
[07/22 12:32:35    265s] [ WnsOpt                 ]      1   0:00:00.6  (   0.8 % )     0:00:00.8 /  0:00:00.8    1.0
[07/22 12:32:35    265s] [ TnsOpt                 ]      1   0:00:00.6  (   0.9 % )     0:00:00.6 /  0:00:00.6    1.0
[07/22 12:32:35    265s] [ GlobalOpt              ]      1   0:00:00.6  (   0.9 % )     0:00:00.6 /  0:00:00.6    1.0
[07/22 12:32:35    265s] [ DrvOpt                 ]      4   0:00:11.0  (  16.8 % )     0:00:11.5 /  0:00:11.5    1.0
[07/22 12:32:35    265s] [ SimplifyNetlist        ]      1   0:00:00.7  (   1.0 % )     0:00:00.7 /  0:00:00.7    1.0
[07/22 12:32:35    265s] [ SkewPreCTSReport       ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[07/22 12:32:35    265s] [ AreaOpt                ]      3   0:00:12.0  (  18.3 % )     0:00:12.4 /  0:00:12.4    1.0
[07/22 12:32:35    265s] [ ViewPruning            ]      8   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[07/22 12:32:35    265s] [ OptSummaryReport       ]      3   0:00:00.2  (   0.3 % )     0:00:02.5 /  0:00:02.0    0.8
[07/22 12:32:35    265s] [ DrvReport              ]      3   0:00:00.8  (   1.3 % )     0:00:00.8 /  0:00:00.3    0.4
[07/22 12:32:35    265s] [ CongRefineRouteType    ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[07/22 12:32:35    265s] [ SlackTraversorInit     ]     10   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[07/22 12:32:35    265s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:32:35    265s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:32:35    265s] [ PlacerInterfaceInit    ]      3   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[07/22 12:32:35    265s] [ ReportTranViolation    ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[07/22 12:32:35    265s] [ ReportCapViolation     ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.9
[07/22 12:32:35    265s] [ GlobalPlace            ]      1   0:00:16.1  (  24.6 % )     0:00:17.1 /  0:00:16.0    0.9
[07/22 12:32:35    265s] [ IncrReplace            ]      1   0:00:12.1  (  18.6 % )     0:00:13.7 /  0:00:13.6    1.0
[07/22 12:32:35    265s] [ RefinePlace            ]      3   0:00:01.3  (   2.0 % )     0:00:01.4 /  0:00:01.3    1.0
[07/22 12:32:35    265s] [ EarlyGlobalRoute       ]      2   0:00:00.6  (   0.9 % )     0:00:00.6 /  0:00:00.5    0.8
[07/22 12:32:35    265s] [ ExtractRC              ]      3   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[07/22 12:32:35    265s] [ TimingUpdate           ]     41   0:00:01.0  (   1.5 % )     0:00:03.4 /  0:00:03.4    1.0
[07/22 12:32:35    265s] [ FullDelayCalc          ]      4   0:00:04.6  (   7.0 % )     0:00:04.6 /  0:00:04.6    1.0
[07/22 12:32:35    265s] [ TimingReport           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.4
[07/22 12:32:35    265s] [ GenerateReports        ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[07/22 12:32:35    265s] [ MISC                   ]          0:00:00.9  (   1.4 % )     0:00:00.9 /  0:00:00.9    1.0
[07/22 12:32:35    265s] ---------------------------------------------------------------------------------------------
[07/22 12:32:35    265s]  place_opt_design #1 TOTAL          0:01:05.5  ( 100.0 % )     0:01:05.5 /  0:01:03.5    1.0
[07/22 12:32:35    265s] ---------------------------------------------------------------------------------------------
[07/22 12:32:35    265s] 
[07/22 12:32:35    265s] @innovus 22> QXcbConnection: XCB error: 3 (BadWindow), sequence: 39252, resource id: 37878480, major code: 25 (SendEvent), minor code: 0
[07/22 12:32:35    265s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 39255, resource id: 37878483, major code: 25 (SendEvent), minor code: 0
[07/22 12:32:35    265s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 39258, resource id: 37878486, major code: 25 (SendEvent), minor code: 0
[07/22 12:32:35    265s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 39261, resource id: 37878489, major code: 25 (SendEvent), minor code: 0
[07/22 12:32:35    265s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 39264, resource id: 37878492, major code: 25 (SendEvent), minor code: 0
[07/22 12:32:35    265s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 39267, resource id: 37878495, major code: 25 (SendEvent), minor code: 0
[07/22 12:32:35    265s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 39270, resource id: 37878498, major code: 25 (SendEvent), minor code: 0
[07/22 12:32:35    265s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 39273, resource id: 37878501, major code: 25 (SendEvent), minor code: 0
[07/22 12:32:35    265s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 39276, resource id: 37878504, major code: 25 (SendEvent), minor code: 0
[07/22 12:32:35    265s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 39279, resource id: 37878507, major code: 18 (ChangeProperty), minor code: 0
[07/22 12:32:35    265s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 39280, resource id: 37878507, major code: 25 (SendEvent), minor code: 0
[07/22 12:32:35    265s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 39281, resource id: 37878510, major code: 18 (ChangeProperty), minor code: 0
[07/22 12:32:35    265s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 39282, resource id: 37878510, major code: 25 (SendEvent), minor code: 0
[07/22 12:32:35    265s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 39283, resource id: 37878513, major code: 18 (ChangeProperty), minor code: 0
[07/22 12:32:35    265s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 39284, resource id: 37878513, major code: 25 (SendEvent), minor code: 0

[07/22 12:35:20    294s] 
[07/22 12:35:20    294s] @innovus 22> write_db placeOpt

[07/22 12:35:32    297s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/22 12:35:32    297s] #% Begin save design ... (date=07/22 12:35:32, mem=1942.0M)
[07/22 12:35:32    297s] % Begin Save ccopt configuration ... (date=07/22 12:35:32, mem=1942.0M)
[07/22 12:35:32    297s] % End Save ccopt configuration ... (date=07/22 12:35:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1943.0M, current mem=1943.0M)
[07/22 12:35:32    297s] % Begin Save netlist data ... (date=07/22 12:35:32, mem=1943.0M)
[07/22 12:35:32    297s] Writing Binary DB to placeOpt.tmp/project.v.bin in single-threaded mode...
[07/22 12:35:32    297s] % End Save netlist data ... (date=07/22 12:35:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1943.6M, current mem=1943.6M)
[07/22 12:35:32    297s] Saving symbol-table file ...
[07/22 12:35:32    297s] Saving congestion map file placeOpt.tmp/project.route.congmap.gz ...
[07/22 12:35:32    297s] % Begin Save AAE data ... (date=07/22 12:35:32, mem=1943.8M)
[07/22 12:35:32    297s] Saving AAE Data ...
[07/22 12:35:32    297s] % End Save AAE data ... (date=07/22 12:35:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1943.8M, current mem=1943.8M)
[07/22 12:35:32    297s] Saving preference file placeOpt.tmp/gui.pref.tcl ...
[07/22 12:35:32    297s] Saving mode setting ...
[07/22 12:35:32    297s] Saving root attributes to be loaded post write_db ...
[07/22 12:35:33    297s] Saving global file ...
[07/22 12:35:33    297s] Saving root attributes to be loaded previous write_db ...
[07/22 12:35:33    297s] % Begin Save floorplan data ... (date=07/22 12:35:33, mem=1946.1M)
[07/22 12:35:33    297s] Saving floorplan file ...
[07/22 12:35:33    297s] % End Save floorplan data ... (date=07/22 12:35:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1946.2M, current mem=1946.2M)
[07/22 12:35:33    297s] Saving PG file placeOpt.tmp/project.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Tue Jul 22 12:35:33 2025)
[07/22 12:35:33    297s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2141.8M) ***
[07/22 12:35:33    297s] Saving Drc markers ...
[07/22 12:35:33    297s] ... No Drc file written since there is no markers found.
[07/22 12:35:33    297s] % Begin Save placement data ... (date=07/22 12:35:33, mem=1946.6M)
[07/22 12:35:33    297s] ** Saving stdCellPlacement_binary (version# 2) ...
[07/22 12:35:33    297s] Save Adaptive View Pruning View Names to Binary file
[07/22 12:35:33    297s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2144.8M) ***
[07/22 12:35:33    297s] % End Save placement data ... (date=07/22 12:35:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1946.6M, current mem=1946.6M)
[07/22 12:35:33    297s] % Begin Save routing data ... (date=07/22 12:35:33, mem=1946.6M)
[07/22 12:35:33    297s] Saving route file ...
[07/22 12:35:33    298s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2141.8M) ***
[07/22 12:35:33    298s] % End Save routing data ... (date=07/22 12:35:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=1946.7M, current mem=1946.7M)
[07/22 12:35:33    298s] Saving property file placeOpt.tmp/project.prop
[07/22 12:35:33    298s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2144.8M) ***
[07/22 12:35:33    298s] Saving rc congestion map placeOpt.tmp/project.congmap.gz ...
[07/22 12:35:33    298s] % Begin Save power constraints data ... (date=07/22 12:35:33, mem=1947.8M)
[07/22 12:35:33    298s] % End Save power constraints data ... (date=07/22 12:35:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1947.8M, current mem=1947.8M)
[07/22 12:35:34    298s] Generated self-contained design placeOpt.tmp
[07/22 12:35:34    298s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/22 12:35:34    298s] #% End save design ... (date=07/22 12:35:34, total cpu=0:00:00.9, real=0:00:02.0, peak res=1951.0M, current mem=1951.0M)
[07/22 12:35:34    298s] *** Message Summary: 0 warning(s), 0 error(s)
[07/22 12:35:34    298s] 
[07/22 12:35:34    298s] 0
[07/22 12:35:34    298s] @innovus 23> create_clock_tree_spec

[07/22 12:36:12    305s] Creating clock tree spec for modes (timing configs): sdc_cons
[07/22 12:36:12    305s] cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[07/22 12:36:12    305s] 
[07/22 12:36:12    305s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/22 12:36:12    305s] Summary for sequential cells identification: 
[07/22 12:36:12    305s]   Identified SBFF number: 104
[07/22 12:36:12    305s]   Identified MBFF number: 0
[07/22 12:36:12    305s]   Identified SB Latch number: 0
[07/22 12:36:12    305s]   Identified MB Latch number: 0
[07/22 12:36:12    305s]   Not identified SBFF number: 16
[07/22 12:36:12    305s]   Not identified MBFF number: 0
[07/22 12:36:12    305s]   Not identified SB Latch number: 0
[07/22 12:36:12    305s]   Not identified MB Latch number: 0
[07/22 12:36:12    305s]   Number of sequential cells which are not FFs: 32
[07/22 12:36:12    305s]  Visiting view : wc
[07/22 12:36:12    305s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[07/22 12:36:12    305s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[07/22 12:36:12    305s]  Visiting view : bc
[07/22 12:36:12    305s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[07/22 12:36:12    305s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[07/22 12:36:12    305s] TLC MultiMap info (StdDelay):
[07/22 12:36:12    305s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[07/22 12:36:12    305s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[07/22 12:36:12    305s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[07/22 12:36:12    305s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[07/22 12:36:12    305s]  Setting StdDelay to: 36.8ps
[07/22 12:36:12    305s] 
[07/22 12:36:12    305s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/22 12:36:12    305s] Reset timing graph...
[07/22 12:36:13    305s] Ignoring AAE DB Resetting ...
[07/22 12:36:13    305s] Reset timing graph done.
[07/22 12:36:13    305s] Ignoring AAE DB Resetting ...
[07/22 12:36:13    305s] **ERROR: (IMPCCOPT-4082):	No timing clocks found therefore cannot extract clock trees. An SDC file should be loaded.
[07/22 12:36:13    305s] Reset timing graph...
[07/22 12:36:13    305s] Ignoring AAE DB Resetting ...
[07/22 12:36:13    305s] Reset timing graph done.
[07/22 12:36:13    305s] @innovus 24> ccopt_design

[07/22 12:36:23    307s] #% Begin ccopt_design (date=07/22 12:36:23, mem=1925.3M)
[07/22 12:36:23    307s] Turning off fast DC mode.
[07/22 12:36:23    307s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:05:07.5/0:20:05.3 (0.3), mem = 2167.4M
[07/22 12:36:23    307s] Runtime...
[07/22 12:36:23    307s] **INFO: User's settings:
[07/22 12:36:27    311s] delaycal_enable_high_fanout                                    true
[07/22 12:36:27    311s] delaycal_ignore_net_load                                       false
[07/22 12:36:27    311s] delaycal_socv_accuracy_mode                                    low
[07/22 12:36:27    311s] setAnalysisMode -cts                                           postCTS
[07/22 12:36:27    311s] setDelayCalMode -engine                                        aae
[07/22 12:36:27    311s] extract_rc_engine                                              pre_route
[07/22 12:36:27    311s] extract_rc_shrink_factor                                       0.9
[07/22 12:36:27    311s] opt_drv_margin                                                 0.0
[07/22 12:36:27    311s] opt_fix_drv                                                    true
[07/22 12:36:27    311s] opt_preserve_all_sequential                                    true
[07/22 12:36:27    311s] opt_resize_flip_flops                                          true
[07/22 12:36:27    311s] opt_setup_target_slack                                         0.0
[07/22 12:36:27    311s] opt_view_pruning_hold_views_active_list                        { bc }
[07/22 12:36:27    311s] opt_view_pruning_setup_views_active_list                       { wc }
[07/22 12:36:27    311s] opt_view_pruning_setup_views_persistent_list                   { wc}
[07/22 12:36:27    311s] opt_view_pruning_tdgr_setup_views_persistent_list              { wc}
[07/22 12:36:27    311s] route_design_extract_third_party_compatible                    false
[07/22 12:36:27    311s] route_design_global_exp_timing_driven_std_delay                38.8
[07/22 12:36:27    311s] getAnalysisMode -cts                                           postCTS
[07/22 12:36:27    311s] getDelayCalMode -engine                                        aae
[07/22 12:36:27    311s] getIlmMode -keepHighFanoutCriticalInsts                        false
[07/22 12:36:27    311s] get_power_analysis_mode -report_power_quiet                    false
[07/22 12:36:27    311s] getAnalysisMode -cts                                           postCTS
[07/22 12:36:27    311s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[07/22 12:36:27    311s] (ccopt_design): create_ccopt_clock_tree_spec
[07/22 12:36:27    311s] Creating clock tree spec for modes (timing configs): sdc_cons
[07/22 12:36:27    311s] cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[07/22 12:36:27    311s] Reset timing graph...
[07/22 12:36:27    311s] Ignoring AAE DB Resetting ...
[07/22 12:36:27    311s] Reset timing graph done.
[07/22 12:36:27    311s] Ignoring AAE DB Resetting ...
[07/22 12:36:28    311s] **ERROR: (IMPCCOPT-4082):	No timing clocks found therefore cannot extract clock trees. An SDC file should be loaded.
[07/22 12:36:28    311s] Reset timing graph...
[07/22 12:36:28    312s] Ignoring AAE DB Resetting ...
[07/22 12:36:28    312s] Reset timing graph done.
[07/22 12:36:28    312s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
[07/22 12:36:28    312s] Set place::cacheFPlanSiteMark to 1
[07/22 12:36:28    312s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[07/22 12:36:28    312s] Using CCOpt effort standard.
[07/22 12:36:28    312s] CCOpt::Phase::Initialization...
[07/22 12:36:28    312s] Check Prerequisites...
[07/22 12:36:28    312s] **ERROR: (IMPCCOPT-2004):	Cannot run CCOpt as no clock trees are defined.
[07/22 12:36:28    312s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/22 12:36:28    312s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/22 12:36:28    312s] UM:*                                                                   Check Prerequisites
[07/22 12:36:28    312s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[07/22 12:36:28    312s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[07/22 12:36:28    312s] UM:*                                                                   CCOpt::Phase::Initialization
[07/22 12:36:28    312s] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[07/22 12:36:28    312s] Set place::cacheFPlanSiteMark to 0
[07/22 12:36:28    312s] All LLGs are deleted
[07/22 12:36:28    312s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:36:28    312s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:36:28    312s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2177.2M, EPOCH TIME: 1753167988.277681
[07/22 12:36:28    312s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2177.2M, EPOCH TIME: 1753167988.277719
[07/22 12:36:28    312s] 
[07/22 12:36:28    312s] *** Summary of all messages that are not suppressed in this session:
[07/22 12:36:28    312s] Severity  ID               Count  Summary                                  
[07/22 12:36:28    312s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[07/22 12:36:28    312s] ERROR     IMPCCOPT-2004        1  Cannot run %s as no clock trees are defi...
[07/22 12:36:28    312s] ERROR     IMPCCOPT-4082        1  No timing clocks found therefore cannot ...
[07/22 12:36:28    312s] 
[07/22 12:36:28    312s] =============================================================================================
[07/22 12:36:28    312s]  Final TAT Report : ccopt_design #1                                             21.15-s110_1
[07/22 12:36:28    312s] =============================================================================================
[07/22 12:36:28    312s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/22 12:36:28    312s] ---------------------------------------------------------------------------------------------
[07/22 12:36:28    312s] *** Message Summary: 0 warning(s), 3 error(s)
[07/22 12:36:28    312s] 
[07/22 12:36:28    312s] *** ccopt_design #1 [finish] : cpu/real = 0:00:04.5/0:00:04.5 (1.0), totSession cpu/real = 0:05:12.1/0:20:09.8 (0.3), mem = 2177.2M
[07/22 12:36:28    312s] [ MISC                   ]          0:00:04.5  ( 100.0 % )     0:00:04.5 /  0:00:04.5    1.0
[07/22 12:36:28    312s] ---------------------------------------------------------------------------------------------
[07/22 12:36:28    312s]  ccopt_design #1 TOTAL              0:00:04.5  ( 100.0 % )     0:00:04.5 /  0:00:04.5    1.0
[07/22 12:36:28    312s] ---------------------------------------------------------------------------------------------
[07/22 12:36:28    312s] 
[07/22 12:36:28    312s] #% End ccopt_design (date=07/22 12:36:28, total cpu=0:00:04.6, real=0:00:05.0, peak res=1947.9M, current mem=1927.6M)
[07/22 12:36:28    312s] 
[07/22 12:36:28    312s] 
[07/22 12:36:28    312s] @innovus 25> .log
[07/22 12:36:48    315s] invalid command name ".log"
invalid command name ".log"
[07/22 12:36:48    315s] @innovus 26> write_db postCTSopt

[07/22 12:37:03    318s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/22 12:37:03    318s] #% Begin save design ... (date=07/22 12:37:03, mem=1935.8M)
[07/22 12:37:03    318s] % Begin Save ccopt configuration ... (date=07/22 12:37:03, mem=1935.8M)
[07/22 12:37:03    318s] % End Save ccopt configuration ... (date=07/22 12:37:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1936.0M, current mem=1936.0M)
[07/22 12:37:03    318s] % Begin Save netlist data ... (date=07/22 12:37:03, mem=1936.0M)
[07/22 12:37:03    318s] Writing Binary DB to postCTSopt.tmp/project.v.bin in single-threaded mode...
[07/22 12:37:03    318s] % End Save netlist data ... (date=07/22 12:37:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1936.1M, current mem=1936.1M)
[07/22 12:37:03    318s] Saving symbol-table file ...
[07/22 12:37:03    318s] Saving congestion map file postCTSopt.tmp/project.route.congmap.gz ...
[07/22 12:37:03    318s] % Begin Save AAE data ... (date=07/22 12:37:03, mem=1936.1M)
[07/22 12:37:03    318s] Saving AAE Data ...
[07/22 12:37:03    318s] % End Save AAE data ... (date=07/22 12:37:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1936.1M, current mem=1936.1M)
[07/22 12:37:03    318s] Saving preference file postCTSopt.tmp/gui.pref.tcl ...
[07/22 12:37:03    318s] Saving mode setting ...
[07/22 12:37:03    318s] Saving root attributes to be loaded post write_db ...
[07/22 12:37:03    319s] Saving global file ...
[07/22 12:37:03    319s] Saving root attributes to be loaded previous write_db ...
[07/22 12:37:04    319s] % Begin Save floorplan data ... (date=07/22 12:37:04, mem=1936.7M)
[07/22 12:37:04    319s] Saving floorplan file ...
[07/22 12:37:04    319s] % End Save floorplan data ... (date=07/22 12:37:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1936.7M, current mem=1936.7M)
[07/22 12:37:04    319s] Saving PG file postCTSopt.tmp/project.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Tue Jul 22 12:37:04 2025)
[07/22 12:37:04    319s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2165.7M) ***
[07/22 12:37:04    319s] Saving Drc markers ...
[07/22 12:37:04    319s] ... No Drc file written since there is no markers found.
[07/22 12:37:04    319s] % Begin Save placement data ... (date=07/22 12:37:04, mem=1936.7M)
[07/22 12:37:04    319s] ** Saving stdCellPlacement_binary (version# 2) ...
[07/22 12:37:04    319s] Save Adaptive View Pruning View Names to Binary file
[07/22 12:37:04    319s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2168.7M) ***
[07/22 12:37:04    319s] % End Save placement data ... (date=07/22 12:37:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1936.7M, current mem=1936.7M)
[07/22 12:37:04    319s] % Begin Save routing data ... (date=07/22 12:37:04, mem=1936.7M)
[07/22 12:37:04    319s] Saving route file ...
[07/22 12:37:04    319s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2165.7M) ***
[07/22 12:37:04    319s] % End Save routing data ... (date=07/22 12:37:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=1936.7M, current mem=1936.7M)
[07/22 12:37:04    319s] Saving property file postCTSopt.tmp/project.prop
[07/22 12:37:04    319s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2168.7M) ***
[07/22 12:37:04    319s] Saving rc congestion map postCTSopt.tmp/project.congmap.gz ...
[07/22 12:37:04    319s] % Begin Save power constraints data ... (date=07/22 12:37:04, mem=1936.7M)
[07/22 12:37:04    319s] % End Save power constraints data ... (date=07/22 12:37:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1936.7M, current mem=1936.7M)
[07/22 12:37:04    319s] Generated self-contained design postCTSopt.tmp
[07/22 12:37:04    319s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/22 12:37:04    319s] #% End save design ... (date=07/22 12:37:04, total cpu=0:00:00.9, real=0:00:01.0, peak res=1937.2M, current mem=1937.2M)
[07/22 12:37:04    319s] *** Message Summary: 0 warning(s), 0 error(s)
[07/22 12:37:04    319s] 
[07/22 12:37:04    319s] 0
[07/22 12:37:04    319s] @innovus 27> gui_select -point {-114.05850 204.43150}
[07/22 12:37:13    321s] @innovus 28> set_db route_design_with_timing_driven 1
[07/22 12:38:09    331s] @innovus 29> set_db route_design_with_si_driven 1
[07/22 12:38:09    331s] @innovus 30> set_db route_design_detail_auto_stop 0
[07/22 12:38:09    331s] @innovus 31> set_db route_design_top_routing_layer 11
[07/22 12:38:09    331s] #WARNING (NRIF-91) Option set_db route_design_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option set_db design_top_routing_layer instead.
[07/22 12:38:09    331s] @innovus 32> #WARNING (NRIF-91) Option set_db route_design_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option set_db design_top_routing_layer instead.
[07/22 12:38:09    331s] set_db route_design_bottom_routing_layer 1
[07/22 12:38:09    331s] #WARNING (NRIF-90) Option set_db route_design_bottom_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option set_db design_bottom_routing_layer instead.
[07/22 12:38:09    331s] @innovus 33> #WARNING (NRIF-90) Option set_db route_design_bottom_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option set_db design_bottom_routing_layer instead.
[07/22 12:38:09    331s] set_db route_design_detail_end_iteration 1
[07/22 12:38:09    331s] @innovus 34> set_db route_design_with_timing_driven true
[07/22 12:38:09    331s] @innovus 35> set_db route_design_with_si_driven true
[07/22 12:38:09    331s] @innovus 36> [07/22 12:38:09    331s] ### Time Record (route_design) is installed.
[07/22 12:38:09    331s] ### Time Record (route_design) is uninstalled.
[07/22 12:38:09    331s] ### 
[07/22 12:38:09    331s] ###   Scalability Statistics
[07/22 12:38:09    331s] ### 
[07/22 12:38:09    331s] ### ------------------------+----------------+----------------+----------------+
[07/22 12:38:09    331s] ###   route_design          |        cpu time|    elapsed time|     scalability|
[07/22 12:38:09    331s] ### ------------------------+----------------+----------------+----------------+
[07/22 12:38:09    331s] ###   Entire Command        |        00:00:00|        00:00:00|             0.3|
[07/22 12:38:09    331s] ### ------------------------+----------------+----------------+----------------+
[07/22 12:38:09    331s] ### 
route_design -global_detail
[07/22 12:38:09    331s] ### Time Record (route_design) is installed.
[07/22 12:38:09    331s] #% Begin route_design (date=07/22 12:38:09, mem=1942.6M)
[07/22 12:38:09    331s] #route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1942.64 (MB), peak = 2141.20 (MB)
[07/22 12:38:09    331s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[07/22 12:38:09    331s] #**INFO: setDesignMode -flowEffort standard
[07/22 12:38:09    331s] #**INFO: setDesignMode -powerEffort none
[07/22 12:38:09    331s] #WARNING (NRIG-96) Selected single pass global detail route "-global_detail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[07/22 12:38:09    331s] **INFO: User settings:
[07/22 12:38:13    335s] delaycal_enable_high_fanout                                  true
[07/22 12:38:13    335s] delaycal_ignore_net_load                                     false
[07/22 12:38:13    335s] delaycal_socv_accuracy_mode                                  low
[07/22 12:38:13    335s] setAnalysisMode -cts                                         postCTS
[07/22 12:38:13    335s] setDelayCalMode -engine                                      aae
[07/22 12:38:13    335s] extract_rc_engine                                            pre_route
[07/22 12:38:13    335s] extract_rc_shrink_factor                                     0.9
[07/22 12:38:13    335s] route_design_bottom_routing_layer                            1
[07/22 12:38:13    335s] route_design_detail_auto_stop                                false
[07/22 12:38:13    335s] route_design_detail_end_iteration                            1
[07/22 12:38:13    335s] route_design_extract_third_party_compatible                  false
[07/22 12:38:13    335s] route_design_global_exp_timing_driven_std_delay              38.8
[07/22 12:38:13    335s] route_design_top_routing_layer                               11
[07/22 12:38:13    335s] route_design_with_si_driven                                  true
[07/22 12:38:13    335s] route_design_with_timing_driven                              true
[07/22 12:38:13    335s] getAnalysisMode -cts                                         postCTS
[07/22 12:38:13    335s] getDelayCalMode -engine                                      aae
[07/22 12:38:13    335s] getIlmMode -keepHighFanoutCriticalInsts                      false
[07/22 12:38:13    335s] get_power_analysis_mode -report_power_quiet                  false
[07/22 12:38:13    335s] getAnalysisMode -cts                                         postCTS
[07/22 12:38:13    335s] #**INFO: multi-cut via swapping will not be performed after routing.
[07/22 12:38:13    335s] #**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
[07/22 12:38:13    335s] OPERPROF: Starting checkPlace at level 1, MEM:2174.8M, EPOCH TIME: 1753168093.626785
[07/22 12:38:13    335s] Processing tracks to init pin-track alignment.
[07/22 12:38:13    335s] z: 2, totalTracks: 1
[07/22 12:38:13    335s] z: 4, totalTracks: 1
[07/22 12:38:13    335s] z: 6, totalTracks: 1
[07/22 12:38:13    335s] z: 8, totalTracks: 1
[07/22 12:38:13    335s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[07/22 12:38:13    335s] All LLGs are deleted
[07/22 12:38:13    335s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:38:13    335s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:38:13    335s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2174.8M, EPOCH TIME: 1753168093.630408
[07/22 12:38:13    335s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2174.8M, EPOCH TIME: 1753168093.630598
[07/22 12:38:13    335s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2174.8M, EPOCH TIME: 1753168093.630750
[07/22 12:38:13    335s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:38:13    335s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:38:13    335s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2174.8M, EPOCH TIME: 1753168093.631471
[07/22 12:38:13    335s] Max number of tech site patterns supported in site array is 256.
[07/22 12:38:13    335s] Core basic site is CoreSite
[07/22 12:38:13    335s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2174.8M, EPOCH TIME: 1753168093.631778
[07/22 12:38:13    335s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[07/22 12:38:13    335s] Type 'man IMPSP-365' for more detail.
[07/22 12:38:13    335s] After signature check, allow fast init is false, keep pre-filter is true.
[07/22 12:38:13    335s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/22 12:38:13    335s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.005, MEM:2174.8M, EPOCH TIME: 1753168093.636971
[07/22 12:38:13    335s] SiteArray: non-trimmed site array dimensions = 177 x 1516
[07/22 12:38:13    335s] SiteArray: use 1,359,872 bytes
[07/22 12:38:13    335s] SiteArray: current memory after site array memory allocation 2174.8M
[07/22 12:38:13    335s] SiteArray: FP blocked sites are writable
[07/22 12:38:13    335s] SiteArray: number of non floorplan blocked sites for llg default is 268332
[07/22 12:38:13    335s] Atter site array init, number of instance map data is 0.
[07/22 12:38:13    335s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.009, REAL:0.009, MEM:2174.8M, EPOCH TIME: 1753168093.640288
[07/22 12:38:13    335s] 
[07/22 12:38:13    335s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:38:13    335s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2174.8M, EPOCH TIME: 1753168093.640735
[07/22 12:38:13    335s] Begin checking placement ... (start mem=2174.8M, init mem=2174.8M)
[07/22 12:38:13    335s] Begin checking exclusive groups violation ...
[07/22 12:38:13    335s] There are 0 groups to check, max #box is 0, total #box is 0
[07/22 12:38:13    335s] Finished checking exclusive groups violations. Found 0 Vio.
[07/22 12:38:13    335s] 
[07/22 12:38:13    335s] Running CheckPlace using 1 thread in normal mode...
[07/22 12:38:13    335s] 
[07/22 12:38:13    335s] ...checkPlace normal is done!
[07/22 12:38:13    335s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2174.8M, EPOCH TIME: 1753168093.688340
[07/22 12:38:13    335s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.003, REAL:0.003, MEM:2174.8M, EPOCH TIME: 1753168093.691738
[07/22 12:38:13    335s] TechSite Violation:	309
[07/22 12:38:13    335s] *info: Placed = 13362         
[07/22 12:38:13    335s] *info: Unplaced = 0           
[07/22 12:38:13    335s] Placement Density:42.39%(38897/91770)
[07/22 12:38:13    335s] Placement Density (including fixed std cells):42.39%(38897/91770)
[07/22 12:38:13    335s] All LLGs are deleted
[07/22 12:38:13    335s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13362).
[07/22 12:38:13    335s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:38:13    335s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2174.8M, EPOCH TIME: 1753168093.694095
[07/22 12:38:13    335s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2174.8M, EPOCH TIME: 1753168093.694261
[07/22 12:38:13    335s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:38:13    335s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:38:13    335s] OPERPROF: Finished checkPlace at level 1, CPU:0.068, REAL:0.068, MEM:2174.8M, EPOCH TIME: 1753168093.694884
[07/22 12:38:13    335s] Finished check_place (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2174.8M)
[07/22 12:38:13    335s] #WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
[07/22 12:38:13    335s] #Use route_design -placement_check to stop on violations. Use route_design -no_placement_check to skip the check.
[07/22 12:38:13    335s] 
[07/22 12:38:13    335s] changeUseClockNetStatus Option :  -noFixedNetWires 
[07/22 12:38:13    335s] *** Changed status on (0) nets in Clock.
[07/22 12:38:13    335s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2174.8M) ***
[07/22 12:38:13    335s] 
[07/22 12:38:13    335s] route_global_detail
[07/22 12:38:13    335s] 
[07/22 12:38:13    335s] #Start route_global_detail on Tue Jul 22 12:38:13 2025
[07/22 12:38:13    335s] #
[07/22 12:38:13    335s] ### Time Record (route_global_detail) is installed.
[07/22 12:38:13    335s] ### Time Record (Pre Callback) is installed.
[07/22 12:38:13    335s] ### Time Record (Pre Callback) is uninstalled.
[07/22 12:38:13    335s] ### Time Record (DB Import) is installed.
[07/22 12:38:13    335s] ### Time Record (Timing Data Generation) is installed.
[07/22 12:38:13    335s] #Generating timing data, please wait...
[07/22 12:38:13    335s] ### run_trial_route starts on Tue Jul 22 12:38:13 2025 with memory = 1940.53 (MB), peak = 2141.20 (MB)
[07/22 12:38:13    335s] #17087 total nets, 17023 already routed, 17023 will ignore in trialRoute
[07/22 12:38:13    335s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
[07/22 12:38:13    335s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
[07/22 12:38:13    335s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
[07/22 12:38:13    335s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
[07/22 12:38:13    335s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
[07/22 12:38:13    335s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
[07/22 12:38:13    335s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[07/22 12:38:13    335s] ### dump_timing_file starts on Tue Jul 22 12:38:13 2025 with memory = 1944.27 (MB), peak = 2141.20 (MB)
[07/22 12:38:13    335s] ### extractRC starts on Tue Jul 22 12:38:13 2025 with memory = 1937.98 (MB), peak = 2141.20 (MB)
[07/22 12:38:13    335s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/22 12:38:13    335s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/22 12:38:13    335s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[07/22 12:38:13    335s] ### view wc is active and enabled.
[07/22 12:38:13    335s] 0 out of 1 active views are pruned
[07/22 12:38:13    335s] ### generate_timing_data starts on Tue Jul 22 12:38:13 2025 with memory = 1917.82 (MB), peak = 2141.20 (MB)
[07/22 12:38:13    335s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1917.82 (MB), peak = 2141.20 (MB)
[07/22 12:38:13    335s] #Reporting timing...
[07/22 12:38:14    336s] ### report_timing starts on Tue Jul 22 12:38:14 2025 with memory = 1934.57 (MB), peak = 2141.20 (MB)
[07/22 12:38:15    337s] ### report_timing cpu:00:00:01, real:00:00:01, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:15    337s] ###############################################################
[07/22 12:38:15    337s] #  Generated by:      Cadence Innovus 21.15-s110_1
[07/22 12:38:15    337s] #  OS:                Linux x86_64(Host ID c7)
[07/22 12:38:15    337s] #  Generated on:      Tue Jul 22 12:38:15 2025
[07/22 12:38:15    337s] #  Design:            project
[07/22 12:38:15    337s] #  Command:           route_design -global_detail
[07/22 12:38:15    337s] ###############################################################
[07/22 12:38:15    337s] #Normalized TNS: 0.000 -> -nan, r2r 0.000 -> -nan, unit 1000.000, clk period 0.000 (ns)
[07/22 12:38:15    337s] ### generate_net_cdm_timing starts on Tue Jul 22 12:38:15 2025 with memory = 1987.20 (MB), peak = 2141.20 (MB)
[07/22 12:38:15    337s] #Stage 1: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1987.20 (MB), peak = 2141.20 (MB)
[07/22 12:38:15    337s] #Library Standard Delay: 36.80ps
[07/22 12:38:15    337s] #Slack threshold: 73.60ps
[07/22 12:38:15    337s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.1 GB
[07/22 12:38:15    337s] #*** Analyzed 0 timing critical paths, and collected 0.
[07/22 12:38:15    337s] ### Use bna from skp: 0
[07/22 12:38:15    337s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1987.54 (MB), peak = 2141.20 (MB)
[07/22 12:38:15    337s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/22 12:38:16    338s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1995.44 (MB), peak = 2141.20 (MB)
[07/22 12:38:16    338s] #Default setup view is reset to wc.
[07/22 12:38:16    338s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1995.61 (MB), peak = 2141.20 (MB)
[07/22 12:38:16    338s] ### generate_timing_data cpu:00:00:02, real:00:00:02, mem:1.9 GB, peak:2.1 GB
[07/22 12:38:16    338s] #Current view: wc 
[07/22 12:38:16    338s] #Current enabled view: wc 
[07/22 12:38:16    338s] ### dump_timing_file cpu:00:00:03, real:00:00:03, mem:1.9 GB, peak:2.1 GB
[07/22 12:38:16    338s] #Generating timing data took: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1993.25 (MB), peak = 2141.20 (MB)
[07/22 12:38:16    338s] #Done generating timing data.
[07/22 12:38:16    338s] ### Time Record (Timing Data Generation) is uninstalled.
[07/22 12:38:16    338s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[07/22 12:38:16    338s] ### Net info: total nets: 17092
[07/22 12:38:16    338s] ### Net info: dirty nets: 10
[07/22 12:38:16    338s] ### Net info: marked as disconnected nets: 0
[07/22 12:38:16    338s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[07/22 12:38:16    338s] #num needed restored net=0
[07/22 12:38:16    338s] #need_extraction net=0 (total=17092)
[07/22 12:38:16    338s] ### Net info: fully routed nets: 0
[07/22 12:38:16    338s] ### Net info: trivial (< 2 pins) nets: 69
[07/22 12:38:16    338s] ### Net info: unrouted nets: 17023
[07/22 12:38:16    338s] ### Net info: re-extraction nets: 0
[07/22 12:38:16    338s] ### Net info: ignored nets: 0
[07/22 12:38:16    338s] ### Net info: skip routing nets: 0
[07/22 12:38:16    338s] ### import design signature (3): route=971619679 fixed_route=971619679 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1261329092 dirty_area=0 del_dirty_area=0 cell=2056889195 placement=462563870 pin_access=1 inst_pattern=1
[07/22 12:38:16    338s] ### Time Record (DB Import) is uninstalled.
[07/22 12:38:16    338s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[07/22 12:38:16    338s] #RTESIG:78da95944f4fc3300cc539f329ac6c8722b112bb499a5c91b8029a80eb5468b655ea1fa9
[07/22 12:38:16    338s] #       4d0f7c7b32711adaea906b7eb25f9e9fb35a7f3c6d4110e6a83713a2dc213c6f89a443da
[07/22 12:38:16    338s] #       9094ea817017afde1fc5ed6afdf2fa86aa807dd54e1eb2cf6168ef619efc08930fa1e90f
[07/22 12:38:16    338s] #       77bf0c151610b2a60ffee0c7cb88b3e765eaefbeea9a2fa8fdbe9adbf0074729896d8bd2
[07/22 12:38:16    338s] #       9510c6799141b2670cd3f7f4dcffe05afe0727852073a9653c90eddba10a975593d1208e
[07/22 12:38:16    338s] #       cde128209bc2186fae70656a416759ab1429de731567ad96678d2a3ef314a65c4a569832
[07/22 12:38:16    338s] #       25e834d001e63a01b40628a9a273ac271a650243094cc1333aa18e563c139d2a6c6e7907
[07/22 12:38:16    338s] #       b4d57c3567f85498b8aea2f37533774c624d8259659c20f39f60e9306943ac8dcaa650f5
[07/22 12:38:16    338s] #       7535d691f5fddc5d230b10fdd0fb258a900f04a189fab90f11a3f762597c640cdfcc2ea5
[07/22 12:38:16    338s] #       f8e6075669cbf0
[07/22 12:38:16    338s] #
[07/22 12:38:16    338s] ### Time Record (Data Preparation) is installed.
[07/22 12:38:16    338s] #RTESIG:78da95944d4fc3300c8639f32bac6c8722b112bb499b5c91b8029a80eb5468ba55ea87d4
[07/22 12:38:16    338s] #       a607fe3d199c86b63acbd58f5edbafedacd61f4f5b108429eacd84287708cf5b22699136
[07/22 12:38:16    338s] #       24a57a20dc85d0fba3b85dad5f5edf50655097ede420f91c86f61ee6c98d3039ef9b7e7f
[07/22 12:38:16    338s] #       f7c750660021697aeff66e3c8f58732a537df765d77c41e5ea726efd3f1ca524362d4a5b
[07/22 12:38:16    338s] #       801fe74506c99c304cde63bbd7e05a5e83934290a9d4323c48ea7628fdf9aa29d7200ecd
[07/22 12:38:16    338s] #       fe202099fc182217b82256d01ad62a458af75c8559abe559a30a6d1e972995922d4ce505
[07/22 12:38:16    338s] #       e838d002a63a0234395094a2b5ac271a650443114cc6333a42472b9e094e652635bc03da
[07/22 12:38:16    338s] #       685ecde6fc56e4e15c45e7aa66ee988dcd23cc2ac20499ff040b8b5117624ca86cf2655f
[07/22 12:38:16    338s] #       95631558d7cfdd253203d10fbd5ba42c85cbfcf563393121bf3984796894fb39310c4970
[07/22 12:38:16    338s] #       c982636c32b3b4ee373f2184d8a5
[07/22 12:38:16    338s] #
[07/22 12:38:16    338s] ### Time Record (Data Preparation) is uninstalled.
[07/22 12:38:16    338s] ### Time Record (Global Routing) is installed.
[07/22 12:38:16    338s] ### Time Record (Global Routing) is uninstalled.
[07/22 12:38:16    338s] ### Time Record (Data Preparation) is installed.
[07/22 12:38:16    338s] #Start routing data preparation on Tue Jul 22 12:38:16 2025
[07/22 12:38:16    338s] #
[07/22 12:38:16    338s] #Minimum voltage of a net in the design = 0.000.
[07/22 12:38:16    338s] #Maximum voltage of a net in the design = 1.100.
[07/22 12:38:16    338s] #Voltage range [0.000 - 1.100] has 17090 nets.
[07/22 12:38:16    338s] #Voltage range [0.900 - 1.100] has 1 net.
[07/22 12:38:16    338s] #Voltage range [0.000 - 0.000] has 1 net.
[07/22 12:38:16    338s] #Build and mark too close pins for the same net.
[07/22 12:38:16    338s] ### Time Record (Cell Pin Access) is installed.
[07/22 12:38:16    338s] #Rebuild pin access data for design.
[07/22 12:38:16    338s] #Initial pin access analysis.
[07/22 12:38:18    340s] #Detail pin access analysis.
[07/22 12:38:18    340s] ### Time Record (Cell Pin Access) is uninstalled.
[07/22 12:38:18    340s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[07/22 12:38:18    340s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[07/22 12:38:18    340s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[07/22 12:38:18    340s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[07/22 12:38:18    340s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[07/22 12:38:18    340s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[07/22 12:38:18    340s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[07/22 12:38:18    340s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[07/22 12:38:18    340s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[07/22 12:38:18    340s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[07/22 12:38:18    340s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[07/22 12:38:18    340s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2002.61 (MB), peak = 2141.20 (MB)
[07/22 12:38:18    340s] #Regenerating Ggrids automatically.
[07/22 12:38:18    340s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[07/22 12:38:18    340s] #Using automatically generated G-grids.
[07/22 12:38:18    340s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[07/22 12:38:18    340s] #Done routing data preparation.
[07/22 12:38:18    340s] ### Time Record (Data Preparation) is uninstalled.
[07/22 12:38:18    340s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2018.58 (MB), peak = 2141.20 (MB)
[07/22 12:38:18    340s] ### td_prevention_read_timing_data starts on Tue Jul 22 12:38:18 2025 with memory = 2018.58 (MB), peak = 2141.20 (MB)
[07/22 12:38:18    340s] #
[07/22 12:38:18    340s] #Summary of active signal nets routing constraints set by OPT:
[07/22 12:38:18    340s] #	preferred routing layers      : 0
[07/22 12:38:18    340s] #	preferred routing layer effort: 0
[07/22 12:38:18    340s] #	preferred extra space         : 0
[07/22 12:38:18    340s] #	preferred multi-cut via       : 0
[07/22 12:38:18    340s] #	avoid detour                  : 0
[07/22 12:38:18    340s] #	expansion ratio               : 0
[07/22 12:38:18    340s] #	net priority                  : 0
[07/22 12:38:18    340s] #	s2s control                   : 0
[07/22 12:38:18    340s] #	avoid chaining                : 0
[07/22 12:38:18    340s] #	inst-based stacking via       : 0
[07/22 12:38:18    340s] #
[07/22 12:38:18    340s] #Summary of active signal nets routing constraints set by USER:
[07/22 12:38:18    340s] #	preferred routing layers      : 0
[07/22 12:38:18    340s] #	preferred routing layer effort     : 0
[07/22 12:38:18    340s] #	preferred extra space              : 0
[07/22 12:38:18    340s] #	preferred multi-cut via            : 0
[07/22 12:38:18    340s] #	avoid detour                       : 0
[07/22 12:38:18    340s] #	net weight                         : 0
[07/22 12:38:18    340s] #	avoid chaining                     : 0
[07/22 12:38:18    340s] #	cell-based stacking via (required) : 0
[07/22 12:38:18    340s] #	cell-based stacking via (optional) : 0
[07/22 12:38:18    340s] #
[07/22 12:38:18    340s] #Start timing driven prevention iteration...
[07/22 12:38:18    340s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:18    340s] #
[07/22 12:38:18    340s] #----------------------------------------------------
[07/22 12:38:18    340s] # Summary of active signal nets routing constraints
[07/22 12:38:18    340s] #+--------------------------+-----------+
[07/22 12:38:18    340s] #+--------------------------+-----------+
[07/22 12:38:18    340s] #
[07/22 12:38:18    340s] #----------------------------------------------------
[07/22 12:38:18    340s] #Done timing-driven prevention
[07/22 12:38:18    340s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2022.71 (MB), peak = 2141.20 (MB)
[07/22 12:38:18    340s] #Total number of trivial nets (e.g. < 2 pins) = 69 (skipped).
[07/22 12:38:18    340s] #Total number of routable nets = 17023.
[07/22 12:38:18    340s] #Total number of nets in the design = 17092.
[07/22 12:38:18    340s] #17023 routable nets do not have any wires.
[07/22 12:38:18    340s] #17023 nets will be global routed.
[07/22 12:38:18    340s] ### Time Record (Data Preparation) is installed.
[07/22 12:38:18    340s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '114' on M1. As a result, an RC of wire width '120' is being used instead. This may cause some accuracy degradation.
[07/22 12:38:18    340s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '148' on M2. As a result, an RC of wire width '160' is being used instead. This may cause some accuracy degradation.
[07/22 12:38:18    340s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '148' on M3. As a result, an RC of wire width '160' is being used instead. This may cause some accuracy degradation.
[07/22 12:38:18    340s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '148' on M4. As a result, an RC of wire width '160' is being used instead. This may cause some accuracy degradation.
[07/22 12:38:18    340s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '148' on M5. As a result, an RC of wire width '160' is being used instead. This may cause some accuracy degradation.
[07/22 12:38:18    340s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '148' on M6. As a result, an RC of wire width '160' is being used instead. This may cause some accuracy degradation.
[07/22 12:38:18    340s] #
[07/22 12:38:18    340s] #Finished routing data preparation on Tue Jul 22 12:38:18 2025
[07/22 12:38:18    340s] #
[07/22 12:38:18    340s] ### Time Record (Data Preparation) is uninstalled.
[07/22 12:38:18    340s] ### Time Record (Global Routing) is installed.
[07/22 12:38:18    340s] #Cpu time = 00:00:00
[07/22 12:38:18    340s] #Elapsed time = 00:00:00
[07/22 12:38:18    340s] #Increased memory = 0.00 (MB)
[07/22 12:38:18    340s] #Total memory = 2022.71 (MB)
[07/22 12:38:18    340s] #Peak memory = 2141.20 (MB)
[07/22 12:38:18    340s] #
[07/22 12:38:18    340s] #
[07/22 12:38:18    340s] #Start global routing on Tue Jul 22 12:38:18 2025
[07/22 12:38:18    340s] #
[07/22 12:38:18    340s] #
[07/22 12:38:18    340s] #Start global routing initialization on Tue Jul 22 12:38:18 2025
[07/22 12:38:18    340s] #
[07/22 12:38:18    340s] #Number of eco nets is 0
[07/22 12:38:18    340s] #
[07/22 12:38:18    340s] #Start global routing data preparation on Tue Jul 22 12:38:18 2025
[07/22 12:38:18    340s] #
[07/22 12:38:18    340s] ### build_merged_routing_blockage_rect_list starts on Tue Jul 22 12:38:18 2025 with memory = 2022.71 (MB), peak = 2141.20 (MB)
[07/22 12:38:18    340s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:18    340s] ### init_is_bin_blocked starts on Tue Jul 22 12:38:18 2025 with memory = 2022.71 (MB), peak = 2141.20 (MB)
[07/22 12:38:18    340s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:18    340s] #Start routing resource analysis on Tue Jul 22 12:38:18 2025
[07/22 12:38:18    340s] #
[07/22 12:38:18    340s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Jul 22 12:38:18 2025 with memory = 2024.92 (MB), peak = 2141.20 (MB)
[07/22 12:38:18    340s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:18    340s] ### adjust_flow_cap starts on Tue Jul 22 12:38:18 2025 with memory = 2026.04 (MB), peak = 2141.20 (MB)
[07/22 12:38:18    340s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:18    340s] ### adjust_flow_per_partial_route_obs starts on Tue Jul 22 12:38:18 2025 with memory = 2026.04 (MB), peak = 2141.20 (MB)
[07/22 12:38:18    340s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:18    340s] ### set_via_blocked starts on Tue Jul 22 12:38:18 2025 with memory = 2026.04 (MB), peak = 2141.20 (MB)
[07/22 12:38:18    340s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:18    340s] ### copy_flow starts on Tue Jul 22 12:38:18 2025 with memory = 2026.04 (MB), peak = 2141.20 (MB)
[07/22 12:38:18    340s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:18    340s] ### report_flow_cap starts on Tue Jul 22 12:38:18 2025 with memory = 2026.04 (MB), peak = 2141.20 (MB)
[07/22 12:38:18    340s] #Routing resource analysis is done on Tue Jul 22 12:38:18 2025
[07/22 12:38:18    340s] #
[07/22 12:38:18    340s] #  Resource Analysis:
[07/22 12:38:18    340s] #
[07/22 12:38:18    340s] #               Routing  #Avail      #Track     #Total     %Gcell
[07/22 12:38:18    340s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[07/22 12:38:18    340s] #  --------------------------------------------------------------
[07/22 12:38:18    340s] #  Metal1         H         531        1090       11664    52.61%
[07/22 12:38:18    340s] #  Metal2         V        1223         319       11664     0.00%
[07/22 12:38:18    340s] #  Metal3         H        1392         229       11664     0.00%
[07/22 12:38:18    340s] #  Metal4         V        1225         317       11664     0.00%
[07/22 12:38:18    340s] #  Metal5         H        1393         228       11664     0.00%
[07/22 12:38:18    340s] #  Metal6         V        1225         317       11664     0.00%
[07/22 12:38:18    340s] #  Metal7         H        1393         228       11664     0.00%
[07/22 12:38:18    340s] #  Metal8         V        1225         317       11664     0.00%
[07/22 12:38:18    340s] #  Metal9         H        1386         235       11664     0.00%
[07/22 12:38:18    340s] #  Metal10        V         424         192       11664     0.00%
[07/22 12:38:18    340s] #  Metal11        H         638          10       11664     0.00%
[07/22 12:38:18    340s] #  --------------------------------------------------------------
[07/22 12:38:18    340s] #  Total                  12057      21.72%      128304     4.78%
[07/22 12:38:18    340s] #
[07/22 12:38:18    340s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:18    340s] ### analyze_m2_tracks starts on Tue Jul 22 12:38:18 2025 with memory = 2026.04 (MB), peak = 2141.20 (MB)
[07/22 12:38:18    340s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:18    340s] ### report_initial_resource starts on Tue Jul 22 12:38:18 2025 with memory = 2026.04 (MB), peak = 2141.20 (MB)
[07/22 12:38:18    340s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:18    340s] #
[07/22 12:38:18    340s] #
[07/22 12:38:18    340s] ### mark_pg_pins_accessibility starts on Tue Jul 22 12:38:18 2025 with memory = 2026.04 (MB), peak = 2141.20 (MB)
[07/22 12:38:18    340s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:18    340s] ### set_net_region starts on Tue Jul 22 12:38:18 2025 with memory = 2026.04 (MB), peak = 2141.20 (MB)
[07/22 12:38:18    340s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:18    340s] #
[07/22 12:38:18    340s] #Global routing data preparation is done on Tue Jul 22 12:38:18 2025
[07/22 12:38:18    340s] #
[07/22 12:38:18    340s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2026.04 (MB), peak = 2141.20 (MB)
[07/22 12:38:18    340s] #
[07/22 12:38:18    340s] ### prepare_level starts on Tue Jul 22 12:38:18 2025 with memory = 2026.04 (MB), peak = 2141.20 (MB)
[07/22 12:38:18    340s] ### init level 1 starts on Tue Jul 22 12:38:18 2025 with memory = 2026.04 (MB), peak = 2141.20 (MB)
[07/22 12:38:18    340s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:18    340s] ### Level 1 hgrid = 108 X 108
[07/22 12:38:18    340s] ### prepare_level_flow starts on Tue Jul 22 12:38:18 2025 with memory = 2026.37 (MB), peak = 2141.20 (MB)
[07/22 12:38:18    340s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:18    340s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:18    340s] #
[07/22 12:38:18    340s] #Global routing initialization is done on Tue Jul 22 12:38:18 2025
[07/22 12:38:18    340s] #
[07/22 12:38:18    340s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2026.37 (MB), peak = 2141.20 (MB)
[07/22 12:38:18    340s] #
[07/22 12:38:18    340s] #Skip 1/3 round for no nets in the round...
[07/22 12:38:18    340s] #Skip 2/3 round for no nets in the round...
[07/22 12:38:18    340s] #Route nets in 3/3 round...
[07/22 12:38:18    340s] #start global routing iteration 1...
[07/22 12:38:18    340s] ### init_flow_edge starts on Tue Jul 22 12:38:18 2025 with memory = 2026.37 (MB), peak = 2141.20 (MB)
[07/22 12:38:18    340s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:18    340s] ### cal_flow starts on Tue Jul 22 12:38:18 2025 with memory = 2027.98 (MB), peak = 2141.20 (MB)
[07/22 12:38:18    340s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:18    340s] ### routing at level 1 (topmost level) iter 0
[07/22 12:38:27    349s] ### measure_qor starts on Tue Jul 22 12:38:27 2025 with memory = 2087.29 (MB), peak = 2141.20 (MB)
[07/22 12:38:27    349s] ### measure_congestion starts on Tue Jul 22 12:38:27 2025 with memory = 2087.29 (MB), peak = 2141.20 (MB)
[07/22 12:38:27    349s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:27    349s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:27    349s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 2055.68 (MB), peak = 2141.20 (MB)
[07/22 12:38:27    349s] #
[07/22 12:38:27    349s] #start global routing iteration 2...
[07/22 12:38:27    349s] ### routing at level 1 (topmost level) iter 1
[07/22 12:38:28    350s] ### measure_qor starts on Tue Jul 22 12:38:28 2025 with memory = 2068.82 (MB), peak = 2141.20 (MB)
[07/22 12:38:28    350s] ### measure_congestion starts on Tue Jul 22 12:38:28 2025 with memory = 2068.82 (MB), peak = 2141.20 (MB)
[07/22 12:38:28    350s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:28    350s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:28    350s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2055.54 (MB), peak = 2141.20 (MB)
[07/22 12:38:28    350s] #
[07/22 12:38:28    350s] ### route_end starts on Tue Jul 22 12:38:28 2025 with memory = 2055.54 (MB), peak = 2141.20 (MB)
[07/22 12:38:28    350s] #
[07/22 12:38:28    350s] #Total number of trivial nets (e.g. < 2 pins) = 69 (skipped).
[07/22 12:38:28    350s] #Total number of routable nets = 17023.
[07/22 12:38:28    350s] #Total number of nets in the design = 17092.
[07/22 12:38:28    350s] #
[07/22 12:38:28    350s] #17023 routable nets have routed wires.
[07/22 12:38:28    350s] #
[07/22 12:38:28    350s] #Routed nets constraints summary:
[07/22 12:38:28    350s] #-----------------------------
[07/22 12:38:28    350s] #        Rules   Unconstrained  
[07/22 12:38:28    350s] #-----------------------------
[07/22 12:38:28    350s] #      Default           17023  
[07/22 12:38:28    350s] #-----------------------------
[07/22 12:38:28    350s] #        Total           17023  
[07/22 12:38:28    350s] #-----------------------------
[07/22 12:38:28    350s] #
[07/22 12:38:28    350s] #Routing constraints summary of the whole design:
[07/22 12:38:28    350s] #-----------------------------
[07/22 12:38:28    350s] #        Rules   Unconstrained  
[07/22 12:38:28    350s] #-----------------------------
[07/22 12:38:28    350s] #      Default           17023  
[07/22 12:38:28    350s] #-----------------------------
[07/22 12:38:28    350s] #        Total           17023  
[07/22 12:38:28    350s] #-----------------------------
[07/22 12:38:28    350s] #
[07/22 12:38:28    350s] ### adjust_flow_per_partial_route_obs starts on Tue Jul 22 12:38:28 2025 with memory = 2055.54 (MB), peak = 2141.20 (MB)
[07/22 12:38:28    350s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:28    350s] ### cal_base_flow starts on Tue Jul 22 12:38:28 2025 with memory = 2055.54 (MB), peak = 2141.20 (MB)
[07/22 12:38:28    350s] ### init_flow_edge starts on Tue Jul 22 12:38:28 2025 with memory = 2055.54 (MB), peak = 2141.20 (MB)
[07/22 12:38:28    350s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:28    350s] ### cal_flow starts on Tue Jul 22 12:38:28 2025 with memory = 2055.54 (MB), peak = 2141.20 (MB)
[07/22 12:38:28    350s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:28    350s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:28    350s] ### report_overcon starts on Tue Jul 22 12:38:28 2025 with memory = 2055.54 (MB), peak = 2141.20 (MB)
[07/22 12:38:28    350s]   Flow/Cap--------------     0.52  [07/22 12:38:28    350s] #
[07/22 12:38:28    350s] #  Congestion Analysis: (blocked Gcells are excluded)
[07/22 12:38:28    350s] #
[07/22 12:38:28    350s] #                 OverCon       OverCon       OverCon          
[07/22 12:38:28    350s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[07/22 12:38:28    350s] #     Layer         (1-2)         (3-4)           (5)   OverCon
[07/22 12:38:28    350s] #  ------------------------------------------------------------
[07/22 12:38:28    350s] #  Metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
     0.52  [07/22 12:38:28    350s] #  Metal2       54(0.46%)      5(0.04%)      1(0.01%)   (0.51%)
     0.47  [07/22 12:38:28    350s] #  Metal3       52(0.45%)      2(0.02%)      0(0.00%)   (0.46%)
     0.36  [07/22 12:38:28    350s] #  Metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
     0.24       0.25  [07/22 12:38:28    350s] #  Metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[07/22 12:38:28    350s] #  Metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
     0.14       0.21  [07/22 12:38:28    350s] #  Metal7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[07/22 12:38:28    350s] #  Metal8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
     0.14  [07/22 12:38:28    350s] #  Metal9        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
     0.30  [07/22 12:38:28    350s] #  Metal10       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
     0.00  [07/22 12:38:28    350s] #  Metal11       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
--------------[07/22 12:38:28    350s] #  ------------------------------------------------------------
[07/22 12:38:28    350s] #     Total    106(0.09%)      7(0.01%)      1(0.00%)   (0.09%)
[07/22 12:38:28    350s] #
[07/22 12:38:28    350s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
[07/22 12:38:28    350s] #  Overflow after GR: 0.04% H + 0.05% V
[07/22 12:38:28    350s] #
### report_overcon cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:28    350s] ### cal_base_flow starts on Tue Jul 22 12:38:28 2025 with memory = 2055.54 (MB), peak = 2141.20 (MB)
[07/22 12:38:28    350s] ### init_flow_edge starts on Tue Jul 22 12:38:28 2025 with memory = 2055.54 (MB), peak = 2141.20 (MB)
[07/22 12:38:28    350s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:28    350s] ### cal_flow starts on Tue Jul 22 12:38:28 2025 with memory = 2055.54 (MB), peak = 2141.20 (MB)
[07/22 12:38:28    350s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:28    350s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:28    350s] ### generate_cong_map_content starts on Tue Jul 22 12:38:28 2025 with memory = 2055.54 (MB), peak = 2141.20 (MB)
[07/22 12:38:28    350s] ### Sync with Inovus CongMap starts on Tue Jul 22 12:38:28 2025 with memory = 2055.80 (MB), peak = 2141.20 (MB)
[07/22 12:38:28    350s] #Hotspot report including placement blocked areas
[07/22 12:38:28    350s] OPERPROF: Starting HotSpotCal at level 1, MEM:2294.5M, EPOCH TIME: 1753168108.931052
[07/22 12:38:28    350s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/22 12:38:28    350s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[07/22 12:38:28    350s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/22 12:38:28    350s] [hotspot] |   Metal1(H)    |              2.00 |              9.00 |   164.16    54.72   171.00    68.39 |
[07/22 12:38:28    350s] [hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[07/22 12:38:28    350s] [hotspot] |   Metal3(H)    |              2.00 |              3.00 |   191.52    88.92   198.36   102.59 |
[07/22 12:38:28    350s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[07/22 12:38:28    350s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[07/22 12:38:28    350s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[07/22 12:38:28    350s] [hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[07/22 12:38:28    350s] [hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[07/22 12:38:28    350s] [hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[07/22 12:38:28    350s] [hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[07/22 12:38:28    350s] [hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[07/22 12:38:28    350s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/22 12:38:28    350s] [hotspot] |      worst     | (Metal1)     2.00 | (Metal1)     9.00 |                                     |
[07/22 12:38:28    350s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/22 12:38:28    350s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/22 12:38:28    350s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/22 12:38:28    350s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.011, REAL:0.010, MEM:2294.5M, EPOCH TIME: 1753168108.940646
[07/22 12:38:28    350s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:28    350s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:28    350s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[07/22 12:38:28    350s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[07/22 12:38:28    350s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[07/22 12:38:28    350s] ### update starts on Tue Jul 22 12:38:28 2025 with memory = 2055.80 (MB), peak = 2141.20 (MB)
[07/22 12:38:28    350s] #Complete Global Routing.
[07/22 12:38:28    350s] #Total wire length = 258208 um.
[07/22 12:38:28    350s] #Total half perimeter of net bounding box = 253052 um.
[07/22 12:38:28    350s] #Total wire length on LAYER Metal1 = 1693 um.
[07/22 12:38:28    350s] #Total wire length on LAYER Metal2 = 58053 um.
[07/22 12:38:28    350s] #Total wire length on LAYER Metal3 = 87073 um.
[07/22 12:38:28    350s] #Total wire length on LAYER Metal4 = 51172 um.
[07/22 12:38:28    350s] #Total wire length on LAYER Metal5 = 38857 um.
[07/22 12:38:28    350s] #Total wire length on LAYER Metal6 = 19557 um.
[07/22 12:38:28    350s] #Total wire length on LAYER Metal7 = 889 um.
[07/22 12:38:28    350s] #Total wire length on LAYER Metal8 = 915 um.
[07/22 12:38:28    350s] #Total wire length on LAYER Metal9 = 0 um.
[07/22 12:38:28    350s] #Total wire length on LAYER Metal10 = 0 um.
[07/22 12:38:28    350s] #Total wire length on LAYER Metal11 = 0 um.
[07/22 12:38:28    350s] #Total number of vias = 108556
[07/22 12:38:28    350s] #Up-Via Summary (total 108556):
[07/22 12:38:28    350s] #           
[07/22 12:38:28    350s] #-----------------------
[07/22 12:38:28    350s] # Metal1          54183
[07/22 12:38:28    350s] # Metal2          36426
[07/22 12:38:28    350s] # Metal3          11818
[07/22 12:38:28    350s] # Metal4           4921
[07/22 12:38:28    350s] # Metal5           1121
[07/22 12:38:28    350s] # Metal6             61
[07/22 12:38:28    350s] # Metal7             26
[07/22 12:38:28    350s] #-----------------------
[07/22 12:38:28    350s] #                108556 
[07/22 12:38:28    350s] #
[07/22 12:38:28    350s] #Total number of involved regular nets 1374
[07/22 12:38:28    350s] #Maximum src to sink distance  594.8
[07/22 12:38:28    350s] #Average of max src_to_sink distance  88.5
[07/22 12:38:28    350s] #Average of ave src_to_sink distance  56.8
[07/22 12:38:28    350s] ### update cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:28    350s] ### report_overcon starts on Tue Jul 22 12:38:28 2025 with memory = 2056.05 (MB), peak = 2141.20 (MB)
[07/22 12:38:28    350s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:28    350s] ### report_overcon starts on Tue Jul 22 12:38:28 2025 with memory = 2056.05 (MB), peak = 2141.20 (MB)
[07/22 12:38:28    350s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:28    350s] #Max overcon = 5 tracks.
[07/22 12:38:28    350s] #Total overcon = 0.09%.
[07/22 12:38:28    350s] #Worst layer Gcell overcon rate = 0.46%.
[07/22 12:38:28    350s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:28    350s] ### global_route design signature (6): route=1123722400 net_attr=1158006610
[07/22 12:38:28    350s] #
[07/22 12:38:28    350s] #Global routing statistics:
[07/22 12:38:28    350s] ### Time Record (Global Routing) is uninstalled.
[07/22 12:38:28    350s] ### Time Record (Data Preparation) is installed.
[07/22 12:38:28    350s] #Cpu time = 00:00:10
[07/22 12:38:28    350s] #Elapsed time = 00:00:10
[07/22 12:38:28    350s] #Increased memory = 32.09 (MB)
[07/22 12:38:28    350s] #Total memory = 2054.80 (MB)
[07/22 12:38:28    350s] #Peak memory = 2141.20 (MB)
[07/22 12:38:28    350s] #
[07/22 12:38:28    350s] #Finished global routing on Tue Jul 22 12:38:28 2025
[07/22 12:38:28    350s] #
[07/22 12:38:28    350s] #
[07/22 12:38:28    350s] ### Time Record (Data Preparation) is uninstalled.
[07/22 12:38:29    350s] ### track-assign external-init starts on Tue Jul 22 12:38:29 2025 with memory = 2052.56 (MB), peak = 2141.20 (MB)
[07/22 12:38:29    350s] ### Time Record (Track Assignment) is installed.
[07/22 12:38:29    350s] ### Time Record (Track Assignment) is uninstalled.
[07/22 12:38:29    350s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:29    350s] ### track-assign engine-init starts on Tue Jul 22 12:38:29 2025 with memory = 2052.56 (MB), peak = 2141.20 (MB)
[07/22 12:38:29    350s] ### Time Record (Track Assignment) is installed.
[07/22 12:38:29    350s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2052.56 (MB), peak = 2141.20 (MB)
[07/22 12:38:29    351s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:29    351s] ### track-assign core-engine starts on Tue Jul 22 12:38:29 2025 with memory = 2052.56 (MB), peak = 2141.20 (MB)
[07/22 12:38:29    351s] #Start Track Assignment.
[07/22 12:38:29    351s] #Done with 26273 horizontal wires in 4 hboxes and 25493 vertical wires in 4 hboxes.
[07/22 12:38:30    352s] #Done with 5899 horizontal wires in 4 hboxes and 5957 vertical wires in 4 hboxes.
[07/22 12:38:31    353s] #Done with 4 horizontal wires in 4 hboxes and 4 vertical wires in 4 hboxes.
[07/22 12:38:31    353s] #
[07/22 12:38:31    353s] #Track assignment summary:
[07/22 12:38:31    353s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[07/22 12:38:31    353s] #------------------------------------------------------------------------
[07/22 12:38:31    353s] # Metal1      1676.04 	  0.00%  	  0.00% 	  0.00%
[07/22 12:38:31    353s] # Metal2     57474.53 	  0.12%  	  0.00% 	  0.00%
[07/22 12:38:31    353s] # Metal3     85377.96 	  0.19%  	  0.00% 	  0.00%
[07/22 12:38:31    353s] # Metal4     50537.28 	  0.07%  	  0.00% 	  0.00%
[07/22 12:38:31    353s] # Metal5     38753.57 	  0.03%  	  0.00% 	  0.00%
[07/22 12:38:31    353s] # Metal6     19511.16 	  0.01%  	  0.00% 	  0.00%
[07/22 12:38:31    353s] # Metal7       878.92 	  0.00%  	  0.00% 	  0.00%
[07/22 12:38:31    353s] # Metal8       912.85 	  0.00%  	  0.00% 	  0.00%
[07/22 12:38:31    353s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[07/22 12:38:31    353s] # Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[07/22 12:38:31    353s] # Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
[07/22 12:38:31    353s] #------------------------------------------------------------------------
[07/22 12:38:31    353s] # All      255122.32  	  0.11% 	  0.00% 	  0.00%
[07/22 12:38:31    353s] #Complete Track Assignment.
[07/22 12:38:31    353s] #Total wire length = 254349 um.
[07/22 12:38:31    353s] #Total half perimeter of net bounding box = 253052 um.
[07/22 12:38:31    353s] #Total wire length on LAYER Metal1 = 1671 um.
[07/22 12:38:31    353s] #Total wire length on LAYER Metal2 = 56990 um.
[07/22 12:38:31    353s] #Total wire length on LAYER Metal3 = 85180 um.
[07/22 12:38:31    353s] #Total wire length on LAYER Metal4 = 50475 um.
[07/22 12:38:31    353s] #Total wire length on LAYER Metal5 = 38761 um.
[07/22 12:38:31    353s] #Total wire length on LAYER Metal6 = 19483 um.
[07/22 12:38:31    353s] #Total wire length on LAYER Metal7 = 877 um.
[07/22 12:38:31    353s] #Total wire length on LAYER Metal8 = 912 um.
[07/22 12:38:31    353s] #Total wire length on LAYER Metal9 = 0 um.
[07/22 12:38:31    353s] #Total wire length on LAYER Metal10 = 0 um.
[07/22 12:38:31    353s] #Total wire length on LAYER Metal11 = 0 um.
[07/22 12:38:31    353s] #Total number of vias = 108556
[07/22 12:38:31    353s] #Up-Via Summary (total 108556):
[07/22 12:38:31    353s] #           
[07/22 12:38:31    353s] #-----------------------
[07/22 12:38:31    353s] # Metal1          54183
[07/22 12:38:31    353s] # Metal2          36426
[07/22 12:38:31    353s] # Metal3          11818
[07/22 12:38:31    353s] # Metal4           4921
[07/22 12:38:31    353s] # Metal5           1121
[07/22 12:38:31    353s] # Metal6             61
[07/22 12:38:31    353s] # Metal7             26
[07/22 12:38:31    353s] #-----------------------
[07/22 12:38:31    353s] #                108556 
[07/22 12:38:31    353s] #
[07/22 12:38:31    353s] ### track_assign design signature (9): route=545865754
[07/22 12:38:31    353s] ### track-assign core-engine cpu:00:00:02, real:00:00:02, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:31    353s] ### Time Record (Track Assignment) is uninstalled.
[07/22 12:38:31    353s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2052.50 (MB), peak = 2141.20 (MB)
[07/22 12:38:31    353s] #
[07/22 12:38:31    353s] ### update_timing_after_routing starts on Tue Jul 22 12:38:31 2025 with memory = 2052.50 (MB), peak = 2141.20 (MB)
[07/22 12:38:31    353s] ### Time Record (Timing Data Generation) is installed.
[07/22 12:38:31    353s] #Start post global route fixing for timing critical nets ...
[07/22 12:38:31    353s] #
[07/22 12:38:31    353s] #* Updating design timing data...
[07/22 12:38:31    353s] #Extracting RC...
[07/22 12:38:31    353s] Un-suppress "**WARN ..." messages.
[07/22 12:38:31    353s] #
[07/22 12:38:31    353s] #Start tQuantus RC extraction...
[07/22 12:38:31    353s] #Finish check_net_pin_list step Enter extract_rc_after_routing
[07/22 12:38:31    353s] #Extract in track assign mode
[07/22 12:38:31    353s] #Start building rc corner(s)...
[07/22 12:38:31    353s] #Number of RC Corner = 1
[07/22 12:38:31    353s] #Corner rccorners /home/nielit/Project_Moumita/RTLtoGDSII_5_0/counter_design_database_45nm/QRC_Tech/gpdk045.tch 25.000000 (real) 
[07/22 12:38:31    353s] #METAL_1 -> Metal1 (1)
[07/22 12:38:31    353s] #METAL_2 -> Metal2 (2)
[07/22 12:38:31    353s] #METAL_3 -> Metal3 (3)
[07/22 12:38:31    353s] #METAL_4 -> Metal4 (4)
[07/22 12:38:31    353s] #METAL_5 -> Metal5 (5)
[07/22 12:38:31    353s] #METAL_6 -> Metal6 (6)
[07/22 12:38:31    353s] #METAL_7 -> Metal7 (7)
[07/22 12:38:31    353s] #METAL_8 -> Metal8 (8)
[07/22 12:38:31    353s] #METAL_9 -> Metal9 (9)
[07/22 12:38:31    353s] #METAL_10 -> Metal10 (10)
[07/22 12:38:31    353s] #METAL_11 -> Metal11 (11)
[07/22 12:38:31    353s] #SADV_On
[07/22 12:38:31    353s] # Corner(s) : 
[07/22 12:38:31    353s] #rccorners [25.00]
[07/22 12:38:31    353s] # Corner id: 0
[07/22 12:38:31    353s] # Layout Scale: 1.000000
[07/22 12:38:31    353s] # Has Metal Fill model: yes
[07/22 12:38:31    353s] # Temperature was set
[07/22 12:38:31    353s] # Temperature : 25.000000
[07/22 12:38:31    353s] # Ref. Temp   : 25.000000
[07/22 12:38:31    353s] #user defined extract_shrink_factor of 0.90 overrides the tech file layout scale of 1.00
[07/22 12:38:31    353s] #SADV_Off
[07/22 12:38:31    353s] #
[07/22 12:38:31    353s] #layer[1] tech width 120 != ict width 133.0
[07/22 12:38:31    353s] #
[07/22 12:38:31    353s] #layer[1] tech spc 120 != ict spc 133.0
[07/22 12:38:31    353s] #
[07/22 12:38:31    353s] #layer[2] tech width 160 != ict width 177.0
[07/22 12:38:31    353s] #
[07/22 12:38:31    353s] #layer[2] tech spc 140 != ict spc 155.0
[07/22 12:38:31    353s] #
[07/22 12:38:31    353s] #layer[3] tech width 160 != ict width 177.0
[07/22 12:38:31    353s] #
[07/22 12:38:31    353s] #layer[3] tech spc 140 != ict spc 155.0
[07/22 12:38:31    353s] #
[07/22 12:38:31    353s] #layer[4] tech width 160 != ict width 177.0
[07/22 12:38:31    353s] #
[07/22 12:38:31    353s] #layer[4] tech spc 140 != ict spc 155.0
[07/22 12:38:31    353s] #
[07/22 12:38:31    353s] #layer[5] tech width 160 != ict width 177.0
[07/22 12:38:31    353s] #
[07/22 12:38:31    353s] #layer[5] tech spc 140 != ict spc 155.0
[07/22 12:38:31    353s] #
[07/22 12:38:31    353s] #layer[6] tech width 160 != ict width 177.0
[07/22 12:38:31    353s] #
[07/22 12:38:31    353s] #layer[6] tech spc 140 != ict spc 155.0
[07/22 12:38:31    353s] #
[07/22 12:38:31    353s] #layer[7] tech width 160 != ict width 177.0
[07/22 12:38:31    353s] #
[07/22 12:38:31    353s] #layer[7] tech spc 140 != ict spc 155.0
[07/22 12:38:31    353s] #
[07/22 12:38:31    353s] #layer[8] tech width 160 != ict width 177.0
[07/22 12:38:31    353s] #
[07/22 12:38:31    353s] #layer[8] tech spc 140 != ict spc 155.0
[07/22 12:38:31    353s] #
[07/22 12:38:31    353s] #layer[9] tech width 160 != ict width 177.0
[07/22 12:38:31    353s] #
[07/22 12:38:31    353s] #layer[9] tech spc 140 != ict spc 155.0
[07/22 12:38:31    353s] #
[07/22 12:38:31    353s] #layer[10] tech width 440 != ict width 488.0
[07/22 12:38:31    353s] #
[07/22 12:38:31    353s] #layer[10] tech spc 400 != ict spc 444.0
[07/22 12:38:31    353s] #
[07/22 12:38:31    353s] #layer[11] tech width 440 != ict width 488.0
[07/22 12:38:31    353s] #
[07/22 12:38:31    353s] #layer[11] tech spc 400 != ict spc 444.0
[07/22 12:38:31    353s] #total pattern=286 [11, 792]
[07/22 12:38:31    353s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[07/22 12:38:31    353s] #found CAPMODEL /home/nielit/Project_Moumita/RTLtoGDSII_5_0/counter_design_database_45nm/QRC_Tech/gpdk045.tch
[07/22 12:38:31    353s] #found RESMODEL /home/nielit/Project_Moumita/RTLtoGDSII_5_0/counter_design_database_45nm/QRC_Tech/gpdk045.tch 25.000000 
[07/22 12:38:31    353s] #number model r/c [1,1] [11,792] read
[07/22 12:38:31    353s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2059.44 (MB), peak = 2141.20 (MB)
[07/22 12:38:32    354s] #Finish check_net_pin_list step Enter extract
[07/22 12:38:32    354s] #Start init net ripin tree building
[07/22 12:38:32    354s] #Finish init net ripin tree building
[07/22 12:38:32    354s] #Cpu time = 00:00:00
[07/22 12:38:32    354s] #Elapsed time = 00:00:00
[07/22 12:38:32    354s] #Increased memory = 0.10 (MB)
[07/22 12:38:32    354s] #Total memory = 2063.66 (MB)
[07/22 12:38:32    354s] #Peak memory = 2141.20 (MB)
[07/22 12:38:32    354s] ### track-assign external-init starts on Tue Jul 22 12:38:32 2025 with memory = 2063.66 (MB), peak = 2141.20 (MB)
[07/22 12:38:32    354s] ### Time Record (Track Assignment) is installed.
[07/22 12:38:32    354s] #begin processing metal fill model file
[07/22 12:38:32    354s] #end processing metal fill model file
[07/22 12:38:32    354s] ### Time Record (Track Assignment) is uninstalled.
[07/22 12:38:32    354s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:32    354s] ### track-assign engine-init starts on Tue Jul 22 12:38:32 2025 with memory = 2063.66 (MB), peak = 2141.20 (MB)
[07/22 12:38:32    354s] ### Time Record (Track Assignment) is installed.
[07/22 12:38:32    354s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:32    354s] #
[07/22 12:38:32    354s] #Start Post Track Assignment Wire Spread.
[07/22 12:38:32    354s] #Done with 8745 horizontal wires in 4 hboxes and 6984 vertical wires in 4 hboxes.
[07/22 12:38:32    354s] #Complete Post Track Assignment Wire Spread.
[07/22 12:38:32    354s] #
[07/22 12:38:32    354s] ### Time Record (Track Assignment) is uninstalled.
[07/22 12:38:32    354s] #Length limit = 200 pitches
[07/22 12:38:32    354s] #opt mode = 2
[07/22 12:38:33    354s] #Finish check_net_pin_list step Fix net pin list
[07/22 12:38:33    354s] #Start generate extraction boxes.
[07/22 12:38:33    354s] #
[07/22 12:38:33    354s] #Extract using 30 x 30 Hboxes
[07/22 12:38:33    354s] #5x5 initial hboxes
[07/22 12:38:33    354s] #Use area based hbox pruning.
[07/22 12:38:33    354s] #0/0 hboxes pruned.
[07/22 12:38:33    354s] #Complete generating extraction boxes.
[07/22 12:38:33    354s] #Extract 16 hboxes with single thread on machine with  Core_i7 2.70GHz 12288KB Cache 12CPU...
[07/22 12:38:33    354s] #Process 0 special clock nets for rc extraction
[07/22 12:38:33    355s] #Total 17023 nets were built. 846 nodes added to break long wires. 0 net(s) have incomplete routes.
[07/22 12:38:35    357s] #Run Statistics for Extraction:
[07/22 12:38:35    357s] #   Cpu time = 00:00:03, elapsed time = 00:00:03 .
[07/22 12:38:35    357s] #   Increased memory =    60.12 (MB), total memory =  2126.03 (MB), peak memory =  2141.20 (MB)
[07/22 12:38:35    357s] #
[07/22 12:38:35    357s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[07/22 12:38:35    357s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2087.20 (MB), peak = 2141.20 (MB)
[07/22 12:38:35    357s] #RC Statistics: 70012 Res, 44345 Ground Cap, 692 XCap (Edge to Edge)
[07/22 12:38:35    357s] #RC V/H edge ratio: 0.42, Avg V/H Edge Length: 3213.09 (44442), Avg L-Edge Length: 12712.35 (15364)
[07/22 12:38:35    357s] #Register nets and terms for rcdb /tmp/innovus_temp_29980_c7_nielit_YjTBXi/nr29980_mhj0v9.rcdb.d
[07/22 12:38:35    357s] #Finish registering nets and terms for rcdb.
[07/22 12:38:35    357s] #Start writing RC data.
[07/22 12:38:35    357s] #Finish writing RC data
[07/22 12:38:35    357s] #Finish writing rcdb with 101292 nodes, 84269 edges, and 1772 xcaps
[07/22 12:38:35    357s] #846 inserted nodes are removed
[07/22 12:38:35    357s] ### track-assign external-init starts on Tue Jul 22 12:38:35 2025 with memory = 2096.23 (MB), peak = 2141.20 (MB)
[07/22 12:38:35    357s] ### Time Record (Track Assignment) is installed.
[07/22 12:38:35    357s] ### Time Record (Track Assignment) is uninstalled.
[07/22 12:38:35    357s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:35    357s] ### track-assign engine-init starts on Tue Jul 22 12:38:35 2025 with memory = 2096.23 (MB), peak = 2141.20 (MB)
[07/22 12:38:35    357s] ### Time Record (Track Assignment) is installed.
[07/22 12:38:35    357s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.1 GB
[07/22 12:38:35    357s] #Remove Post Track Assignment Wire Spread
[07/22 12:38:36    357s] ### Time Record (Track Assignment) is uninstalled.
[07/22 12:38:36    357s] Opening parasitic data file '/tmp/innovus_temp_29980_c7_nielit_YjTBXi/nr29980_mhj0v9.rcdb.d' for reading (mem: 2362.633M)
[07/22 12:38:36    357s] Restoring parasitic data from file '/tmp/innovus_temp_29980_c7_nielit_YjTBXi/nr29980_mhj0v9.rcdb.d' ...
[07/22 12:38:36    357s] Opening parasitic data file '/tmp/innovus_temp_29980_c7_nielit_YjTBXi/nr29980_mhj0v9.rcdb.d' for content verification (mem: 2362.633M)
[07/22 12:38:36    357s] Closing parasitic data file '/tmp/innovus_temp_29980_c7_nielit_YjTBXi/nr29980_mhj0v9.rcdb.d': 0 access done (mem: 2362.633M)
[07/22 12:38:36    357s] Reading RCDB with compressed RC data.
[07/22 12:38:36    357s] Reading RCDB with compressed RC data.
[07/22 12:38:36    357s] Closing parasitic data file '/tmp/innovus_temp_29980_c7_nielit_YjTBXi/nr29980_mhj0v9.rcdb.d': 0 access done (mem: 2362.633M)
[07/22 12:38:36    357s] Opening parasitic data file '/tmp/innovus_temp_29980_c7_nielit_YjTBXi/nr29980_mhj0v9.rcdb.d' for reading (mem: 2362.633M)
[07/22 12:38:36    357s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2362.633M)
[07/22 12:38:36    357s] Following multi-corner parasitics specified:
[07/22 12:38:36    357s] 	/tmp/innovus_temp_29980_c7_nielit_YjTBXi/nr29980_mhj0v9.rcdb.d (rcdb)
[07/22 12:38:36    357s] Reading RCDB with compressed RC data.
[07/22 12:38:36    357s] 		Cell project has rcdb /tmp/innovus_temp_29980_c7_nielit_YjTBXi/nr29980_mhj0v9.rcdb.d specified
[07/22 12:38:36    357s] processing rcdb (/tmp/innovus_temp_29980_c7_nielit_YjTBXi/nr29980_mhj0v9.rcdb.d) for hinst (top) of cell (project);
[07/22 12:38:36    357s] Cell project, hinst 
[07/22 12:38:36    357s] Closing parasitic data file '/tmp/innovus_temp_29980_c7_nielit_YjTBXi/nr29980_mhj0v9.rcdb.d': 0 access done (mem: 2362.633M)
[07/22 12:38:36    357s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2337.633M)
[07/22 12:38:36    357s] Opening parasitic data file '/tmp/innovus_temp_29980_c7_nielit_YjTBXi/project_29980_L8FeXD.rcdb.d/project.rcdb.d' for reading (mem: 2337.633M)
[07/22 12:38:36    357s] Reading RCDB with compressed RC data.
[07/22 12:38:36    358s] Closing parasitic data file '/tmp/innovus_temp_29980_c7_nielit_YjTBXi/project_29980_L8FeXD.rcdb.d/project.rcdb.d': 0 access done (mem: 2337.633M)
[07/22 12:38:36    358s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=2337.633M)
[07/22 12:38:36    358s] Done read_parasitics... (cpu: 0:00:00.2 real: 0:00:00.0 mem: 2337.633M)
[07/22 12:38:36    358s] #
[07/22 12:38:36    358s] #Restore RCDB.
[07/22 12:38:36    358s] ### track-assign external-init starts on Tue Jul 22 12:38:36 2025 with memory = 2091.59 (MB), peak = 2141.20 (MB)
[07/22 12:38:36    358s] ### Time Record (Track Assignment) is installed.
[07/22 12:38:36    358s] ### Time Record (Track Assignment) is uninstalled.
[07/22 12:38:36    358s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:36    358s] ### track-assign engine-init starts on Tue Jul 22 12:38:36 2025 with memory = 2091.59 (MB), peak = 2141.20 (MB)
[07/22 12:38:36    358s] ### Time Record (Track Assignment) is installed.
[07/22 12:38:36    358s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:36    358s] #Remove Post Track Assignment Wire Spread
[07/22 12:38:36    358s] ### Time Record (Track Assignment) is uninstalled.
[07/22 12:38:36    358s] ### update_timing starts on Tue Jul 22 12:38:36 2025 with memory = 2089.92 (MB), peak = 2141.20 (MB)
[07/22 12:38:36    358s] #
[07/22 12:38:36    358s] #Complete tQuantus RC extraction.
[07/22 12:38:36    358s] #Cpu time = 00:00:05
[07/22 12:38:36    358s] #Elapsed time = 00:00:05
[07/22 12:38:36    358s] #Increased memory = 37.43 (MB)
[07/22 12:38:36    358s] #Total memory = 2089.92 (MB)
[07/22 12:38:36    358s] #Peak memory = 2141.20 (MB)
[07/22 12:38:36    358s] #
[07/22 12:38:36    358s] Un-suppress "**WARN ..." messages.
[07/22 12:38:36    358s] #RC Extraction Completed...
[07/22 12:38:36    358s] AAE_INFO: switching -siAware from false to true ...
[07/22 12:38:36    358s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[07/22 12:38:36    358s] ### generate_timing_data starts on Tue Jul 22 12:38:36 2025 with memory = 2072.20 (MB), peak = 2141.20 (MB)
[07/22 12:38:36    358s] #Reporting timing...
[07/22 12:38:36    358s] ### report_timing starts on Tue Jul 22 12:38:36 2025 with memory = 2073.73 (MB), peak = 2141.20 (MB)
[07/22 12:38:38    360s] ### report_timing cpu:00:00:02, real:00:00:02, mem:2.1 GB, peak:2.1 GB
[07/22 12:38:38    360s] ###############################################################
[07/22 12:38:38    360s] #  Generated by:      Cadence Innovus 21.15-s110_1
[07/22 12:38:38    360s] #  OS:                Linux x86_64(Host ID c7)
[07/22 12:38:38    360s] #  Generated on:      Tue Jul 22 12:38:38 2025
[07/22 12:38:38    360s] #  Design:            project
[07/22 12:38:38    360s] #  Command:           route_design -global_detail
[07/22 12:38:38    360s] ###############################################################
[07/22 12:38:38    360s] #Normalized TNS: 0.000 -> -nan, r2r 0.000 -> -nan, unit 1000.000, clk period 0.000 (ns)
[07/22 12:38:38    360s] ### generate_net_cdm_timing starts on Tue Jul 22 12:38:38 2025 with memory = 2115.59 (MB), peak = 2156.39 (MB)
[07/22 12:38:38    360s] #Stage 1: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2115.59 (MB), peak = 2156.39 (MB)
[07/22 12:38:38    360s] #Library Standard Delay: 36.80ps
[07/22 12:38:38    360s] #Slack threshold: 0.00ps
[07/22 12:38:38    360s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.1 GB
[07/22 12:38:38    360s] #*** Analyzed 0 timing critical paths, and collected 0.
[07/22 12:38:38    360s] ### Use bna from skp: 0
[07/22 12:38:38    360s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2115.87 (MB), peak = 2156.39 (MB)
[07/22 12:38:38    360s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2116.52 (MB), peak = 2156.39 (MB)
[07/22 12:38:39    361s] Worst slack reported in the design = 9999999562023526247432192.000000 (early)
[07/22 12:38:39    361s] 
[07/22 12:38:39    361s] *** writeDesignTiming (0:00:00.4) ***
[07/22 12:38:39    361s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2116.75 (MB), peak = 2156.39 (MB)
[07/22 12:38:39    361s] ### generate_timing_data cpu:00:00:03, real:00:00:03, mem:2.1 GB, peak:2.1 GB
[07/22 12:38:39    361s] Un-suppress "**WARN ..." messages.
[07/22 12:38:39    361s] #Number of victim nets: 0
[07/22 12:38:39    361s] #Number of aggressor nets: 0
[07/22 12:38:39    361s] #Number of weak nets: 0
[07/22 12:38:39    361s] #Number of critical nets: 0
[07/22 12:38:39    361s] #	level 1 [   0.0, -1000.0]: 0 nets
[07/22 12:38:39    361s] #	level 2 [   0.0, -1000.0]: 0 nets
[07/22 12:38:39    361s] #	level 3 [   0.0, -1000.0]: 0 nets
[07/22 12:38:39    361s] #Total number of nets: 17023
[07/22 12:38:39    361s] ### update_timing cpu:00:00:03, real:00:00:03, mem:2.1 GB, peak:2.1 GB
[07/22 12:38:39    361s] ### Time Record (Timing Data Generation) is uninstalled.
[07/22 12:38:39    361s] ### update_timing_after_routing cpu:00:00:08, real:00:00:08, mem:2.1 GB, peak:2.1 GB
[07/22 12:38:39    361s] #Total number of significant detoured timing critical nets is 0
[07/22 12:38:39    361s] #Total number of selected detoured timing critical nets is 0
[07/22 12:38:39    361s] ### run_free_timing_graph starts on Tue Jul 22 12:38:39 2025 with memory = 2132.21 (MB), peak = 2156.39 (MB)
[07/22 12:38:39    361s] ### Time Record (Timing Data Generation) is installed.
[07/22 12:38:39    361s] #
[07/22 12:38:39    361s] #----------------------------------------------------
[07/22 12:38:39    361s] # Summary of active signal nets routing constraints
[07/22 12:38:39    361s] #+--------------------------+-----------+
[07/22 12:38:39    361s] #+--------------------------+-----------+
[07/22 12:38:39    361s] #
[07/22 12:38:39    361s] #----------------------------------------------------
[07/22 12:38:39    361s] ### Time Record (Timing Data Generation) is uninstalled.
[07/22 12:38:39    361s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.1 GB
[07/22 12:38:39    361s] ### run_build_timing_graph starts on Tue Jul 22 12:38:39 2025 with memory = 2113.34 (MB), peak = 2156.39 (MB)
[07/22 12:38:39    361s] ### Time Record (Timing Data Generation) is installed.
[07/22 12:38:39    361s] Current (total cpu=0:06:02, real=0:22:22, peak res=2156.4M, current mem=2025.5M)
[07/22 12:38:39    361s] project
[07/22 12:38:39    361s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2025.5M, current mem=2025.5M)
[07/22 12:38:39    361s] Current (total cpu=0:06:02, real=0:22:22, peak res=2156.4M, current mem=2025.5M)
[07/22 12:38:39    361s] ### Time Record (Timing Data Generation) is uninstalled.
[07/22 12:38:39    361s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:39    361s] ### track-assign external-init starts on Tue Jul 22 12:38:39 2025 with memory = 2033.28 (MB), peak = 2156.39 (MB)
[07/22 12:38:39    361s] ### Time Record (Track Assignment) is installed.
[07/22 12:38:39    361s] ### Time Record (Track Assignment) is uninstalled.
[07/22 12:38:39    361s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:39    361s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2033.50 (MB), peak = 2156.39 (MB)
[07/22 12:38:39    361s] #* Importing design timing data...
[07/22 12:38:39    361s] #Number of victim nets: 0
[07/22 12:38:39    361s] #Number of aggressor nets: 0
[07/22 12:38:39    361s] #Number of weak nets: 0
[07/22 12:38:39    361s] #Number of critical nets: 0
[07/22 12:38:39    361s] #	level 1 [   0.0, -1000.0]: 0 nets
[07/22 12:38:39    361s] #	level 2 [   0.0, -1000.0]: 0 nets
[07/22 12:38:39    361s] #	level 3 [   0.0, -1000.0]: 0 nets
[07/22 12:38:39    361s] #Total number of nets: 17023
[07/22 12:38:39    361s] ### track-assign engine-init starts on Tue Jul 22 12:38:39 2025 with memory = 2033.50 (MB), peak = 2156.39 (MB)
[07/22 12:38:39    361s] ### Time Record (Track Assignment) is installed.
[07/22 12:38:39    361s] #
[07/22 12:38:39    361s] #timing driven effort level: 3
[07/22 12:38:39    361s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:39    361s] ### track-assign core-engine starts on Tue Jul 22 12:38:39 2025 with memory = 2033.50 (MB), peak = 2156.39 (MB)
[07/22 12:38:39    361s] #Start Track Assignment With Timing Driven.
[07/22 12:38:40    362s] #Done with 746 horizontal wires in 4 hboxes and 835 vertical wires in 4 hboxes.
[07/22 12:38:40    362s] #Done with 102 horizontal wires in 4 hboxes and 233 vertical wires in 4 hboxes.
[07/22 12:38:41    362s] #Done with 4 horizontal wires in 4 hboxes and 4 vertical wires in 4 hboxes.
[07/22 12:38:41    362s] #
[07/22 12:38:41    362s] #Track assignment summary:
[07/22 12:38:41    362s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[07/22 12:38:41    362s] #------------------------------------------------------------------------
[07/22 12:38:41    362s] # Metal1      1676.04 	  0.00%  	  0.00% 	  0.00%
[07/22 12:38:41    362s] # Metal2     57448.71 	  0.08%  	  0.00% 	  0.00%
[07/22 12:38:41    362s] # Metal3     85343.16 	  0.15%  	  0.00% 	  0.00%
[07/22 12:38:41    362s] # Metal4     50513.92 	  0.05%  	  0.00% 	  0.00%
[07/22 12:38:41    362s] # Metal5     38754.44 	  0.01%  	  0.00% 	  0.00%
[07/22 12:38:41    362s] # Metal6     19511.98 	  0.00%  	  0.00% 	  0.00%
[07/22 12:38:41    362s] # Metal7       878.84 	  0.00%  	  0.00% 	  0.00%
[07/22 12:38:41    362s] # Metal8       912.85 	  0.00%  	  0.00% 	  0.00%
[07/22 12:38:41    362s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[07/22 12:38:41    362s] # Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[07/22 12:38:41    362s] # Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
[07/22 12:38:41    362s] #------------------------------------------------------------------------
[07/22 12:38:41    362s] # All      255039.95  	  0.08% 	  0.00% 	  0.00%
[07/22 12:38:41    362s] #Complete Track Assignment With Timing Driven.
[07/22 12:38:41    362s] #Total wire length = 254316 um.
[07/22 12:38:41    362s] #Total half perimeter of net bounding box = 253052 um.
[07/22 12:38:41    362s] #Total wire length on LAYER Metal1 = 1671 um.
[07/22 12:38:41    362s] #Total wire length on LAYER Metal2 = 56995 um.
[07/22 12:38:41    362s] #Total wire length on LAYER Metal3 = 85158 um.
[07/22 12:38:41    362s] #Total wire length on LAYER Metal4 = 50456 um.
[07/22 12:38:41    362s] #Total wire length on LAYER Metal5 = 38764 um.
[07/22 12:38:41    362s] #Total wire length on LAYER Metal6 = 19483 um.
[07/22 12:38:41    362s] #Total wire length on LAYER Metal7 = 877 um.
[07/22 12:38:41    362s] #Total wire length on LAYER Metal8 = 912 um.
[07/22 12:38:41    362s] #Total wire length on LAYER Metal9 = 0 um.
[07/22 12:38:41    362s] #Total wire length on LAYER Metal10 = 0 um.
[07/22 12:38:41    362s] #Total wire length on LAYER Metal11 = 0 um.
[07/22 12:38:41    362s] #Total number of vias = 108556
[07/22 12:38:41    362s] #Up-Via Summary (total 108556):
[07/22 12:38:41    362s] #           
[07/22 12:38:41    362s] #-----------------------
[07/22 12:38:41    362s] # Metal1          54183
[07/22 12:38:41    362s] # Metal2          36426
[07/22 12:38:41    362s] # Metal3          11818
[07/22 12:38:41    362s] # Metal4           4921
[07/22 12:38:41    362s] # Metal5           1121
[07/22 12:38:41    362s] # Metal6             61
[07/22 12:38:41    362s] # Metal7             26
[07/22 12:38:41    362s] #-----------------------
[07/22 12:38:41    362s] #                108556 
[07/22 12:38:41    362s] #
[07/22 12:38:41    362s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:2.0 GB, peak:2.1 GB
[07/22 12:38:41    362s] ### Time Record (Track Assignment) is uninstalled.
[07/22 12:38:41    362s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2033.00 (MB), peak = 2156.39 (MB)
[07/22 12:38:41    362s] #
[07/22 12:38:41    362s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[07/22 12:38:41    362s] #Cpu time = 00:00:25
[07/22 12:38:41    362s] #Elapsed time = 00:00:25
[07/22 12:38:41    362s] #Increased memory = 37.57 (MB)
[07/22 12:38:41    362s] #Total memory = 2033.00 (MB)
[07/22 12:38:41    362s] #Peak memory = 2156.39 (MB)
[07/22 12:38:41    362s] ### Time Record (Detail Routing) is installed.
[07/22 12:38:41    363s] #Start reading timing information from file .timing_file_29980.tif.gz ...
[07/22 12:38:41    363s] #WARNING (NRDB-194) 
[07/22 12:38:41    363s] #No setup time constraints read in
[07/22 12:38:41    363s] #Read in timing information for 264 ports, 13362 instances from timing file .timing_file_29980.tif.gz.
[07/22 12:38:41    363s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[07/22 12:38:41    363s] #
[07/22 12:38:41    363s] #Start Detail Routing..
[07/22 12:38:41    363s] #start initial detail routing ...
[07/22 12:38:41    363s] ### Design has 0 dirty nets
[07/22 12:39:25    407s] ### Routing stats: routing = 95.52% drc-check-only = 4.48%
[07/22 12:39:25    407s] #   number of violations = 6
[07/22 12:39:25    407s] #
[07/22 12:39:25    407s] #    By Layer and Type :
[07/22 12:39:25    407s] #	          Short   Totals
[07/22 12:39:25    407s] #	Metal1        5        5
[07/22 12:39:25    407s] #	Metal2        1        1
[07/22 12:39:25    407s] #	Totals        6        6
[07/22 12:39:25    407s] #cpu time = 00:00:45, elapsed time = 00:00:45, memory = 2039.79 (MB), peak = 2156.39 (MB)
[07/22 12:39:26    408s] #start 1st optimization iteration ...
[07/22 12:39:26    408s] ### Routing stats: routing = 95.52% drc-check-only = 4.48%
[07/22 12:39:26    408s] #   number of violations = 0
[07/22 12:39:26    408s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2040.68 (MB), peak = 2156.39 (MB)
[07/22 12:39:26    408s] #Complete Detail Routing.
[07/22 12:39:26    408s] #Total wire length = 272764 um.
[07/22 12:39:26    408s] #Total half perimeter of net bounding box = 253052 um.
[07/22 12:39:26    408s] #Total wire length on LAYER Metal1 = 6070 um.
[07/22 12:39:26    408s] #Total wire length on LAYER Metal2 = 76468 um.
[07/22 12:39:26    408s] #Total wire length on LAYER Metal3 = 88471 um.
[07/22 12:39:26    408s] #Total wire length on LAYER Metal4 = 49749 um.
[07/22 12:39:26    408s] #Total wire length on LAYER Metal5 = 32375 um.
[07/22 12:39:26    408s] #Total wire length on LAYER Metal6 = 17772 um.
[07/22 12:39:26    408s] #Total wire length on LAYER Metal7 = 889 um.
[07/22 12:39:26    408s] #Total wire length on LAYER Metal8 = 970 um.
[07/22 12:39:26    408s] #Total wire length on LAYER Metal9 = 0 um.
[07/22 12:39:26    408s] #Total wire length on LAYER Metal10 = 0 um.
[07/22 12:39:26    408s] #Total wire length on LAYER Metal11 = 0 um.
[07/22 12:39:26    408s] #Total number of vias = 114677
[07/22 12:39:26    408s] #Up-Via Summary (total 114677):
[07/22 12:39:26    408s] #           
[07/22 12:39:26    408s] #-----------------------
[07/22 12:39:26    408s] # Metal1          57038
[07/22 12:39:26    408s] # Metal2          40318
[07/22 12:39:26    408s] # Metal3          12236
[07/22 12:39:26    408s] # Metal4           4068
[07/22 12:39:26    408s] # Metal5            932
[07/22 12:39:26    408s] # Metal6             59
[07/22 12:39:26    408s] # Metal7             26
[07/22 12:39:26    408s] #-----------------------
[07/22 12:39:26    408s] #                114677 
[07/22 12:39:26    408s] #
[07/22 12:39:26    408s] #Total number of DRC violations = 0
[07/22 12:39:26    408s] ### Time Record (Detail Routing) is uninstalled.
[07/22 12:39:26    408s] #Cpu time = 00:00:46
[07/22 12:39:26    408s] #Elapsed time = 00:00:46
[07/22 12:39:26    408s] #Increased memory = 7.69 (MB)
[07/22 12:39:26    408s] #Total memory = 2040.68 (MB)
[07/22 12:39:26    408s] #Peak memory = 2156.39 (MB)
[07/22 12:39:27    409s] ### Time Record (Post Route Wire Spreading) is installed.
[07/22 12:39:27    409s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[07/22 12:39:27    409s] #
[07/22 12:39:27    409s] #Start Post Route wire spreading..
[07/22 12:39:27    409s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[07/22 12:39:27    409s] #
[07/22 12:39:27    409s] #Start DRC checking..
[07/22 12:39:31    413s] #   number of violations = 0
[07/22 12:39:31    413s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2039.74 (MB), peak = 2156.39 (MB)
[07/22 12:39:31    413s] #CELL_VIEW project,init has no DRC violation.
[07/22 12:39:31    413s] #Total number of DRC violations = 0
[07/22 12:39:31    413s] #Total number of process antenna violations = 0
[07/22 12:39:31    413s] #Total number of net violated process antenna rule = 0
[07/22 12:39:31    413s] #
[07/22 12:39:31    413s] #Start data preparation for wire spreading...
[07/22 12:39:31    413s] ### track-assign engine-init starts on Tue Jul 22 12:39:31 2025 with memory = 2039.74 (MB), peak = 2156.39 (MB)
[07/22 12:39:31    413s] #
[07/22 12:39:31    413s] #Data preparation is done on Tue Jul 22 12:39:31 2025
[07/22 12:39:31    413s] #
[07/22 12:39:31    413s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:39:31    413s] #
[07/22 12:39:31    413s] #Start Post Route Wire Spread.
[07/22 12:39:32    414s] #Done with 4008 horizontal wires in 7 hboxes and 3241 vertical wires in 7 hboxes.
[07/22 12:39:32    414s] #Complete Post Route Wire Spread.
[07/22 12:39:32    414s] #
[07/22 12:39:32    414s] #Total wire length = 275639 um.
[07/22 12:39:32    414s] #Total half perimeter of net bounding box = 253052 um.
[07/22 12:39:32    414s] #Total wire length on LAYER Metal1 = 6143 um.
[07/22 12:39:32    414s] #Total wire length on LAYER Metal2 = 76754 um.
[07/22 12:39:32    414s] #Total wire length on LAYER Metal3 = 89538 um.
[07/22 12:39:32    414s] #Total wire length on LAYER Metal4 = 50675 um.
[07/22 12:39:32    414s] #Total wire length on LAYER Metal5 = 32787 um.
[07/22 12:39:32    414s] #Total wire length on LAYER Metal6 = 17883 um.
[07/22 12:39:32    414s] #Total wire length on LAYER Metal7 = 889 um.
[07/22 12:39:32    414s] #Total wire length on LAYER Metal8 = 970 um.
[07/22 12:39:32    414s] #Total wire length on LAYER Metal9 = 0 um.
[07/22 12:39:32    414s] #Total wire length on LAYER Metal10 = 0 um.
[07/22 12:39:32    414s] #Total wire length on LAYER Metal11 = 0 um.
[07/22 12:39:32    414s] #Total number of vias = 114677
[07/22 12:39:32    414s] #Up-Via Summary (total 114677):
[07/22 12:39:32    414s] #           
[07/22 12:39:32    414s] #-----------------------
[07/22 12:39:32    414s] # Metal1          57038
[07/22 12:39:32    414s] # Metal2          40318
[07/22 12:39:32    414s] # Metal3          12236
[07/22 12:39:32    414s] # Metal4           4068
[07/22 12:39:32    414s] # Metal5            932
[07/22 12:39:32    414s] # Metal6             59
[07/22 12:39:32    414s] # Metal7             26
[07/22 12:39:32    414s] #-----------------------
[07/22 12:39:32    414s] #                114677 
[07/22 12:39:32    414s] #
[07/22 12:39:32    414s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[07/22 12:39:32    414s] #
[07/22 12:39:32    414s] #Start DRC checking..
[07/22 12:39:36    418s] #   number of violations = 0
[07/22 12:39:36    418s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2037.34 (MB), peak = 2156.39 (MB)
[07/22 12:39:36    418s] #CELL_VIEW project,init has no DRC violation.
[07/22 12:39:36    418s] #Total number of DRC violations = 0
[07/22 12:39:36    418s] #Total number of process antenna violations = 0
[07/22 12:39:36    418s] #Total number of net violated process antenna rule = 0
[07/22 12:39:37    419s] #   number of violations = 0
[07/22 12:39:37    419s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[07/22 12:39:37    419s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2037.34 (MB), peak = 2156.39 (MB)
[07/22 12:39:37    419s] #CELL_VIEW project,init has no DRC violation.
[07/22 12:39:37    419s] #Total number of DRC violations = 0
[07/22 12:39:37    419s] #Total number of process antenna violations = 0
[07/22 12:39:37    419s] #Total number of net violated process antenna rule = 0
[07/22 12:39:37    419s] #Post Route wire spread is done.
[07/22 12:39:37    419s] #Total wire length = 275639 um.
[07/22 12:39:37    419s] #Total half perimeter of net bounding box = 253052 um.
[07/22 12:39:37    419s] #Total wire length on LAYER Metal1 = 6143 um.
[07/22 12:39:37    419s] #Total wire length on LAYER Metal2 = 76754 um.
[07/22 12:39:37    419s] #Total wire length on LAYER Metal3 = 89538 um.
[07/22 12:39:37    419s] #Total wire length on LAYER Metal4 = 50675 um.
[07/22 12:39:37    419s] #Total wire length on LAYER Metal5 = 32787 um.
[07/22 12:39:37    419s] #Total wire length on LAYER Metal6 = 17883 um.
[07/22 12:39:37    419s] #Total wire length on LAYER Metal7 = 889 um.
[07/22 12:39:37    419s] #Total wire length on LAYER Metal8 = 970 um.
[07/22 12:39:37    419s] #Total wire length on LAYER Metal9 = 0 um.
[07/22 12:39:37    419s] #Total wire length on LAYER Metal10 = 0 um.
[07/22 12:39:37    419s] #Total wire length on LAYER Metal11 = 0 um.
[07/22 12:39:37    419s] #Total number of vias = 114677
[07/22 12:39:37    419s] #Up-Via Summary (total 114677):
[07/22 12:39:37    419s] #           
[07/22 12:39:37    419s] #-----------------------
[07/22 12:39:37    419s] # Metal1          57038
[07/22 12:39:37    419s] # Metal2          40318
[07/22 12:39:37    419s] # Metal3          12236
[07/22 12:39:37    419s] # Metal4           4068
[07/22 12:39:37    419s] # Metal5            932
[07/22 12:39:37    419s] # Metal6             59
[07/22 12:39:37    419s] # Metal7             26
[07/22 12:39:37    419s] #-----------------------
[07/22 12:39:37    419s] #                114677 
[07/22 12:39:37    419s] #
[07/22 12:39:37    419s] #route_detail Statistics:
[07/22 12:39:37    419s] #Cpu time = 00:00:56
[07/22 12:39:37    419s] #Elapsed time = 00:00:56
[07/22 12:39:37    419s] #Increased memory = 4.34 (MB)
[07/22 12:39:37    419s] #Total memory = 2037.34 (MB)
[07/22 12:39:37    419s] #Peak memory = 2156.39 (MB)
[07/22 12:39:37    419s] ### global_detail_route design signature (38): route=798734684 flt_obj=0 vio=1905142130 shield_wire=1
[07/22 12:39:37    419s] ### Time Record (DB Export) is installed.
[07/22 12:39:37    419s] ### export design design signature (39): route=798734684 fixed_route=971619679 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1848488036 dirty_area=0 del_dirty_area=0 cell=2056889195 placement=462563870 pin_access=2108193024 inst_pattern=1
[07/22 12:39:37    419s] #	no debugging net set
[07/22 12:39:37    419s] ### Time Record (DB Export) is uninstalled.
[07/22 12:39:37    419s] ### Time Record (Post Callback) is installed.
[07/22 12:39:37    419s] ### Time Record (Post Callback) is uninstalled.
[07/22 12:39:37    419s] #
[07/22 12:39:37    419s] #route_global_detail statistics:
[07/22 12:39:37    419s] #Cpu time = 00:01:24
[07/22 12:39:37    419s] #Elapsed time = 00:01:24
[07/22 12:39:37    419s] #Increased memory = 94.59 (MB)
[07/22 12:39:37    419s] #Total memory = 2037.41 (MB)
[07/22 12:39:37    419s] #Peak memory = 2156.39 (MB)
[07/22 12:39:37    419s] #Number of warnings = 3
[07/22 12:39:37    419s] #Total number of warnings = 9
[07/22 12:39:37    419s] #Number of fails = 0
[07/22 12:39:37    419s] #Total number of fails = 0
[07/22 12:39:37    419s] #Complete route_global_detail on Tue Jul 22 12:39:37 2025
[07/22 12:39:37    419s] #
[07/22 12:39:37    419s] ### Time Record (route_global_detail) is uninstalled.
[07/22 12:39:37    419s] #Default setup view is reset to wc.
[07/22 12:39:37    419s] #Default setup view is reset to wc.
[07/22 12:39:37    419s] AAE_INFO: Post Route call back at the end of routeDesign
[07/22 12:39:37    419s] ### Time Record (route_design) is uninstalled.
[07/22 12:39:37    419s] ### 
[07/22 12:39:37    419s] ###   Scalability Statistics
[07/22 12:39:37    419s] ### 
[07/22 12:39:37    419s] ### ---------------------[07/22 12:39:37    419s] #route_design: cpu time = 00:01:28, elapsed time = 00:01:28, memory = 2017.57 (MB), peak = 2156.39 (MB)
-----------+----------------+----------------+----------------+
[07/22 12:39:37    419s] ###   route_design                  |        cpu time|    elapsed time|     scalability|
[07/22 12:39:37    419s] ### --------------------------------+----------------+----------------+----------------+
[07/22 12:39:37    419s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[07/22 12:39:37    419s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[07/22 12:39:37    419s] ###   Timing Data Generation        |        00:00:10|        00:00:11|             1.0|
[07/22 12:39:37    419s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[07/22 12:39:37    419s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[07/22 12:39:37    419s] ###   Cell Pin Access               |        00:00:02|        00:00:02|             1.0|
[07/22 12:39:37    419s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[07/22 12:39:37    419s] ###   Global Routing                |        00:00:10|        00:00:10|             1.0|
[07/22 12:39:37    419s] ###   Track Assignment              |        00:00:04|        00:00:04|             1.0|
[07/22 12:39:37    419s] ###   Detail Routing                |        00:00:46|        00:00:46|             1.0|
[07/22 12:39:37    419s] ###   Post Route Wire Spreading     |        00:00:10|        00:00:10|             1.0|
[07/22 12:39:37    419s] ###   Entire Command                |        00:01:28|        00:01:28|             1.0|
[07/22 12:39:37    419s] ### --------------------------------+----------------+----------------+----------------+
[07/22 12:39:37    419s] ### 
[07/22 12:39:37    419s] #% End route_design (date=07/22 12:39:37, total cpu=0:01:28, real=0:01:28, peak res=2156.4M, current mem=2017.6M)
[07/22 12:39:37    419s] @innovus 37> QXcbConnection: XCB error: 3 (BadWindow), sequence: 48420, resource id: 37879965, major code: 25 (SendEvent), minor code: 0
[07/22 12:39:37    419s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 48423, resource id: 37879968, major code: 25 (SendEvent), minor code: 0
[07/22 12:39:37    419s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 48426, resource id: 37879971, major code: 25 (SendEvent), minor code: 0
[07/22 12:39:37    419s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 48429, resource id: 37879974, major code: 25 (SendEvent), minor code: 0
[07/22 12:39:37    419s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 48432, resource id: 37879977, major code: 25 (SendEvent), minor code: 0
[07/22 12:39:37    419s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 48435, resource id: 37880302, major code: 25 (SendEvent), minor code: 0
[07/22 12:39:37    419s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 48438, resource id: 37880305, major code: 25 (SendEvent), minor code: 0
[07/22 12:39:37    419s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 48441, resource id: 37880626, major code: 25 (SendEvent), minor code: 0
[07/22 12:39:37    419s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 48444, resource id: 37880629, major code: 25 (SendEvent), minor code: 0
[07/22 12:39:37    419s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 48447, resource id: 37880632, major code: 25 (SendEvent), minor code: 0
[07/22 12:39:37    419s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 48450, resource id: 37880635, major code: 25 (SendEvent), minor code: 0
[07/22 12:39:37    419s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 48453, resource id: 37880638, major code: 18 (ChangeProperty), minor code: 0
[07/22 12:39:37    419s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 48454, resource id: 37880638, major code: 25 (SendEvent), minor code: 0
[07/22 12:39:37    419s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 48459, resource id: 37880641, major code: 25 (SendEvent), minor code: 0
[07/22 12:39:37    419s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 48462, resource id: 37880644, major code: 25 (SendEvent), minor code: 0
[07/22 12:39:37    419s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 48463, resource id: 37880647, major code: 18 (ChangeProperty), minor code: 0
[07/22 12:39:37    419s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 48464, resource id: 37880647, major code: 25 (SendEvent), minor code: 0
[07/22 12:39:37    419s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 48465, resource id: 37880650, major code: 18 (ChangeProperty), minor code: 0
[07/22 12:39:37    419s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 48466, resource id: 37880650, major code: 25 (SendEvent), minor code: 0
[07/22 12:39:37    419s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 48467, resource id: 37880653, major code: 18 (ChangeProperty), minor code: 0
[07/22 12:39:37    419s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 48468, resource id: 37880653, major code: 25 (SendEvent), minor code: 0
[07/22 12:39:37    419s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 48469, resource id: 37880656, major code: 18 (ChangeProperty), minor code: 0
[07/22 12:39:37    419s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 48470, resource id: 37880656, major code: 25 (SendEvent), minor code: 0
[07/22 12:39:37    419s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 48471, resource id: 37880659, major code: 18 (ChangeProperty), minor code: 0
[07/22 12:39:37    419s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 48472, resource id: 37880659, major code: 25 (SendEvent), minor code: 0
[07/22 12:39:37    419s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 48473, resource id: 37880662, major code: 18 (ChangeProperty), minor code: 0
[07/22 12:39:37    419s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 48474, resource id: 37880662, major code: 25 (SendEvent), minor code: 0
[07/22 12:39:37    419s] set_db route_design_with_timing_driven 1
[07/22 12:39:37    419s] @innovus 38> set_db route_design_with_si_driven 1
[07/22 12:39:37    419s] @innovus 39> set_db route_design_detail_auto_stop 0
[07/22 12:39:37    419s] @innovus 40> set_db route_design_with_timing_driven true
[07/22 12:39:37    419s] @innovus 41> set_db route_design_with_si_driven true
[07/22 12:39:37    419s] @innovus 42> route_design -global_detail
[07/22 12:39:37    419s] ### Time Record (route_design) is installed.
[07/22 12:39:37    419s] #% Begin route_design (date=07/22 12:39:37, mem=2017.5M)
[07/22 12:39:37    419s] #route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2017.54 (MB), peak = 2156.39 (MB)
[07/22 12:39:37    419s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[07/22 12:39:37    419s] #**INFO: setDesignMode -flowEffort standard
[07/22 12:39:37    419s] #**INFO: setDesignMode -powerEffort none
[07/22 12:39:37    419s] #WARNING (NRIG-96) Selected single pass global detail route "-global_detail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[07/22 12:39:37    419s] **INFO: User settings:
[07/22 12:39:42    424s] delaycal_enable_high_fanout                                                                true
[07/22 12:39:42    424s] delaycal_ignore_net_load                                                                   false
[07/22 12:39:42    424s] delaycal_socv_accuracy_mode                                                                low
[07/22 12:39:42    424s] setAnalysisMode -cts                                                                       postCTS
[07/22 12:39:42    424s] setDelayCalMode -engine                                                                    aae
[07/22 12:39:42    424s] extract_rc_engine                                                                          pre_route
[07/22 12:39:42    424s] extract_rc_shrink_factor                                                                   0.9
[07/22 12:39:42    424s] extract_rc_model_file                                                                      rc_model.bin
[07/22 12:39:42    424s] route_design_bottom_routing_layer                                                          1
[07/22 12:39:42    424s] route_design_detail_auto_stop                                                              false
[07/22 12:39:42    424s] route_design_detail_end_iteration                                                          1
[07/22 12:39:42    424s] route_design_detail_use_lef_pin_taper_rule                                                 true
[07/22 12:39:42    424s] route_design_extract_third_party_compatible                                                false
[07/22 12:39:42    424s] route_design_global_exp_timing_driven_std_delay                                            38.8
[07/22 12:39:42    424s] route_design_global_exp_timing_driven_use_tif_timing_engine_for_import_design              false
[07/22 12:39:42    424s] route_design_top_routing_layer                                                             11
[07/22 12:39:42    424s] route_design_with_si_driven                                                                true
[07/22 12:39:42    424s] route_design_with_timing_driven                                                            true
[07/22 12:39:42    424s] setNanoRouteMode -timingEngine                                                             .timing_file_29980.tif.gz
[07/22 12:39:42    424s] getAnalysisMode -cts                                                                       postCTS
[07/22 12:39:42    424s] getDelayCalMode -engine                                                                    aae
[07/22 12:39:42    424s] getIlmMode -keepHighFanoutCriticalInsts                                                    false
[07/22 12:39:42    424s] get_power_analysis_mode -report_power_quiet                                                false
[07/22 12:39:42    424s] getNanoRouteMode -timingEngine                                                             .timing_file_29980.tif.gz
[07/22 12:39:42    424s] getAnalysisMode -cts                                                                       postCTS
[07/22 12:39:42    424s] #**INFO: multi-cut via swapping will not be performed after routing.
[07/22 12:39:42    424s] #**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
[07/22 12:39:42    424s] OPERPROF: Starting checkPlace at level 1, MEM:2268.6M, EPOCH TIME: 1753168182.493923
[07/22 12:39:42    424s] Processing tracks to init pin-track alignment.
[07/22 12:39:42    424s] z: 2, totalTracks: 1
[07/22 12:39:42    424s] z: 4, totalTracks: 1
[07/22 12:39:42    424s] z: 6, totalTracks: 1
[07/22 12:39:42    424s] z: 8, totalTracks: 1
[07/22 12:39:42    424s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[07/22 12:39:42    424s] All LLGs are deleted
[07/22 12:39:42    424s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:39:42    424s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:39:42    424s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2268.6M, EPOCH TIME: 1753168182.497292
[07/22 12:39:42    424s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2268.6M, EPOCH TIME: 1753168182.497456
[07/22 12:39:42    424s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2268.6M, EPOCH TIME: 1753168182.497601
[07/22 12:39:42    424s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:39:42    424s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:39:42    424s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2268.6M, EPOCH TIME: 1753168182.498357
[07/22 12:39:42    424s] Max number of tech site patterns supported in site array is 256.
[07/22 12:39:42    424s] Core basic site is CoreSite
[07/22 12:39:42    424s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2268.6M, EPOCH TIME: 1753168182.498592
[07/22 12:39:42    424s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[07/22 12:39:42    424s] Type 'man IMPSP-365' for more detail.
[07/22 12:39:42    424s] After signature check, allow fast init is true, keep pre-filter is true.
[07/22 12:39:42    424s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/22 12:39:42    424s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.006, MEM:2268.6M, EPOCH TIME: 1753168182.504120
[07/22 12:39:42    424s] SiteArray: non-trimmed site array dimensions = 177 x 1516
[07/22 12:39:42    424s] SiteArray: use 1,359,872 bytes
[07/22 12:39:42    424s] SiteArray: current memory after site array memory allocation 2268.6M
[07/22 12:39:42    424s] SiteArray: FP blocked sites are writable
[07/22 12:39:42    424s] SiteArray: number of non floorplan blocked sites for llg default is 268332
[07/22 12:39:42    424s] Atter site array init, number of instance map data is 0.
[07/22 12:39:42    424s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.009, REAL:0.009, MEM:2268.6M, EPOCH TIME: 1753168182.507447
[07/22 12:39:42    424s] 
[07/22 12:39:42    424s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:39:42    424s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2268.6M, EPOCH TIME: 1753168182.507951
[07/22 12:39:42    424s] Begin checking placement ... (start mem=2268.6M, init mem=2268.6M)
[07/22 12:39:42    424s] Begin checking exclusive groups violation ...
[07/22 12:39:42    424s] There are 0 groups to check, max #box is 0, total #box is 0
[07/22 12:39:42    424s] Finished checking exclusive groups violations. Found 0 Vio.
[07/22 12:39:42    424s] 
[07/22 12:39:42    424s] Running CheckPlace using 1 thread in normal mode...
[07/22 12:39:42    424s] 
[07/22 12:39:42    424s] ...checkPlace normal is done!
[07/22 12:39:42    424s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2268.6M, EPOCH TIME: 1753168182.556502
[07/22 12:39:42    424s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.004, REAL:0.004, MEM:2268.6M, EPOCH TIME: 1753168182.560178
[07/22 12:39:42    424s] TechSite Violation:	309
[07/22 12:39:42    424s] *info: Placed = 13362         
[07/22 12:39:42    424s] *info: Unplaced = 0           
[07/22 12:39:42    424s] Placement Density:42.39%(38897/91770)
[07/22 12:39:42    424s] Placement Density (including fixed std cells):42.39%(38897/91770)
[07/22 12:39:42    424s] All LLGs are deleted
[07/22 12:39:42    424s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13362).
[07/22 12:39:42    424s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:39:42    424s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2268.6M, EPOCH TIME: 1753168182.562160
[07/22 12:39:42    424s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2268.6M, EPOCH TIME: 1753168182.562336
[07/22 12:39:42    424s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:39:42    424s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:39:42    424s] OPERPROF: Finished checkPlace at level 1, CPU:0.069, REAL:0.069, MEM:2268.6M, EPOCH TIME: 1753168182.563001
[07/22 12:39:42    424s] Finished check_place (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2268.6M)
[07/22 12:39:42    424s] #WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
[07/22 12:39:42    424s] #Use route_design -placement_check to stop on violations. Use route_design -no_placement_check to skip the check.
[07/22 12:39:42    424s] 
[07/22 12:39:42    424s] changeUseClockNetStatus Option :  -noFixedNetWires 
[07/22 12:39:42    424s] *** Changed status on (0) nets in Clock.
[07/22 12:39:42    424s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2268.6M) ***
[07/22 12:39:42    424s] 
[07/22 12:39:42    424s] route_global_detail
[07/22 12:39:42    424s] 
[07/22 12:39:42    424s] #Start route_global_detail on Tue Jul 22 12:39:42 2025
[07/22 12:39:42    424s] #
[07/22 12:39:42    424s] ### Time Record (route_global_detail) is installed.
[07/22 12:39:42    424s] ### Time Record (Pre Callback) is installed.
[07/22 12:39:42    424s] ### Time Record (Pre Callback) is uninstalled.
[07/22 12:39:42    424s] ### Time Record (DB Import) is installed.
[07/22 12:39:42    424s] ### Time Record (Timing Data Generation) is installed.
[07/22 12:39:42    424s] ### Time Record (Timing Data Generation) is uninstalled.
[07/22 12:39:42    424s] #Warning: design is detail-routed. Trial route is skipped!
[07/22 12:39:42    424s] 
[07/22 12:39:42    424s] Trim Metal Layers:
[07/22 12:39:42    424s] LayerId::1 widthSet size::4
[07/22 12:39:42    424s] LayerId::2 widthSet size::4
[07/22 12:39:42    424s] LayerId::3 widthSet size::4
[07/22 12:39:42    424s] LayerId::4 widthSet size::4
[07/22 12:39:42    424s] LayerId::5 widthSet size::4
[07/22 12:39:42    424s] LayerId::6 widthSet size::4
[07/22 12:39:42    424s] LayerId::7 widthSet size::5
[07/22 12:39:42    424s] LayerId::8 widthSet size::5
[07/22 12:39:42    424s] LayerId::9 widthSet size::5
[07/22 12:39:42    424s] LayerId::10 widthSet size::4
[07/22 12:39:42    424s] LayerId::11 widthSet size::3
[07/22 12:39:42    424s] eee: pegSigSF::1.070000
[07/22 12:39:42    424s] Updating RC grid for preRoute extraction ...
[07/22 12:39:42    424s] Initializing multi-corner capacitance tables ... 
[07/22 12:39:42    424s] Initializing multi-corner resistance tables ...
[07/22 12:39:42    424s] Creating RPSQ from WeeR and WRes ...
[07/22 12:39:42    424s] eee: l::1 avDens::0.115769 usedTrk::3563.366380 availTrk::30780.000000 sigTrk::3563.366380
[07/22 12:39:42    424s] eee: l::2 avDens::0.159345 usedTrk::4509.530555 availTrk::28300.500000 sigTrk::4509.530555
[07/22 12:39:42    424s] eee: l::3 avDens::0.172205 usedTrk::5284.965055 availTrk::30690.000000 sigTrk::5284.965055
[07/22 12:39:42    424s] eee: l::4 avDens::0.130997 usedTrk::2968.061113 availTrk::22657.500000 sigTrk::2968.061113
[07/22 12:39:42    424s] eee: l::5 avDens::0.100062 usedTrk::1918.194741 availTrk::19170.000000 sigTrk::1918.194741
[07/22 12:39:42    424s] eee: l::6 avDens::0.081004 usedTrk::1045.807608 availTrk::12910.500000 sigTrk::1045.807608
[07/22 12:39:42    424s] eee: l::7 avDens::0.011548 usedTrk::51.964912 availTrk::4500.000000 sigTrk::51.964912
[07/22 12:39:42    424s] eee: l::8 avDens::0.025511 usedTrk::56.711111 availTrk::2223.000000 sigTrk::56.711111
[07/22 12:39:42    424s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/22 12:39:42    424s] eee: l::10 avDens::0.237266 usedTrk::2775.152342 availTrk::11696.400000 sigTrk::2775.152342
[07/22 12:39:42    424s] eee: l::11 avDens::0.052527 usedTrk::71.856725 availTrk::1368.000000 sigTrk::71.856725
[07/22 12:39:42    424s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/22 12:39:42    424s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.249897 uaWl=1.000000 uaWlH=0.370986 aWlH=0.000000 lMod=0 pMax=0.840600 pMod=81 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[07/22 12:39:42    424s] ### Net info: total nets: 17092
[07/22 12:39:42    424s] ### Net info: dirty nets: 0
[07/22 12:39:42    424s] ### Net info: marked as disconnected nets: 0
[07/22 12:39:42    424s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[07/22 12:39:42    424s] #num needed restored net=0
[07/22 12:39:42    424s] #need_extraction net=0 (total=17092)
[07/22 12:39:42    424s] ### Net info: fully routed nets: 17023
[07/22 12:39:42    424s] ### Net info: trivial (< 2 pins) nets: 69
[07/22 12:39:42    424s] ### Net info: unrouted nets: 0
[07/22 12:39:42    424s] ### Net info: re-extraction nets: 0
[07/22 12:39:42    424s] ### Net info: ignored nets: 0
[07/22 12:39:42    424s] ### Net info: skip routing nets: 0
[07/22 12:39:42    424s] #Start reading timing information from file .timing_file_29980.tif.gz ...
[07/22 12:39:42    424s] #WARNING (NRDB-194) 
[07/22 12:39:42    424s] #No setup time constraints read in
[07/22 12:39:42    424s] #Read in timing information for 264 ports, 13362 instances from timing file .timing_file_29980.tif.gz.
[07/22 12:39:43    424s] ### import design signature (40): route=2075265610 fixed_route=971619679 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1967858150 dirty_area=0 del_dirty_area=0 cell=2056889195 placement=462563870 pin_access=2108193024 inst_pattern=1
[07/22 12:39:43    424s] ### Time Record (DB Import) is uninstalled.
[07/22 12:39:43    424s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[07/22 12:39:43    424s] #RTESIG:78da9592314fc330108599f91527b7439068f05de2c45e91580155c01ab98d935a4a1c29
[07/22 12:39:43    424s] #       7106f8f5b8622a4a63d5e3f9d3dd7bef6eb3fd7ad903234c51ec26445e21bcee89b842da
[07/22 12:39:43    424s] #       11e7f9136115be3e9fd9fd66fbf6fe8179068dee2603c96118ba47982733c264bcb7ae7d
[07/22 12:39:43    424s] #       f8632893809058e74d6bc66544c9cb36f5b7d3bd3d426d1a3d77fe1f9e0b057cbd639909
[07/22 12:39:43    424s] #       f0e3bca64b9512d878acfaa1365d7ab08e4132f931008b38724e51af88242fe6ae1bc173
[07/22 12:39:43    424s] #       7eb7e082df828b42412653c9cf0f92a61bb45f962d54118b0b8b52c4fd97b2882d1b4b85
[07/22 12:39:43    424s] #       c04eb63d45029792804d5ebb5a8f75608d9bfb6b6406cc0dceac5114ee396692b008fa63
[07/22 12:39:43    424s] #       d78a52005b171f98223e4caa284314aca5def6a15635b63315292579a83469fb7355c4dd
[07/22 12:39:43    424s] #       2f22dd2a6e
[07/22 12:39:43    424s] #
[07/22 12:39:43    424s] ### Time Record (Data Preparation) is installed.
[07/22 12:39:43    424s] #RTESIG:78da9592414fc3300c8539f32bac6c8722b112bb4beb5c91b8029a806bd5ad6917a94da5
[07/22 12:39:43    424s] #       363dc0af2783d3d0d6881c9d4f7e7ecf5ead3f9e76200853549b09519608cf3b22a99136
[07/22 12:39:43    424s] #       24e5f681b00c5fef8fe276b57e797dc36d064dd54d0692fd3074f7304f6684c9786f5d7b
[07/22 12:39:43    424s] #       f7cb50c6809058e74d6bc6cb88e6f336f5a7ab7a7b80da34d5dcf93ff8566990cb1d8b4c
[07/22 12:39:43    424s] #       811fe7a5b974c120c643d90fb5e9d2bd750292c98f01b888a39414f58a487ca6bb6c044f
[07/22 12:39:43    424s] #       f9fd0757f23fb8ca35649cb23c3d489a6ea8fce5b195ce6371615ea8b8ff82f3d8b2b1d0
[07/22 12:39:43    424s] #       08e268db632470660231f9cad5d55807d6b8b9bf466620dce0cc22a54981f871b02c4ce1
[07/22 12:39:43    424s] #       f0636910e6c168ecac9183624c8cf3b818eb2843143248bded43ad6c6c674ad29a65a834
[07/22 12:39:43    424s] #       69fb7575889b6f002f3723
[07/22 12:39:43    424s] #
[07/22 12:39:43    424s] ### Time Record (Data Preparation) is uninstalled.
[07/22 12:39:43    424s] ### Time Record (Global Routing) is installed.
[07/22 12:39:43    424s] ### Time Record (Global Routing) is uninstalled.
[07/22 12:39:43    424s] #Total number of trivial nets (e.g. < 2 pins) = 69 (skipped).
[07/22 12:39:43    424s] #Total number of routable nets = 17023.
[07/22 12:39:43    424s] #Total number of nets in the design = 17092.
[07/22 12:39:43    424s] #17023 routable nets have routed wires.
[07/22 12:39:43    424s] #No nets have been global routed.
[07/22 12:39:43    424s] ### Time Record (Data Preparation) is installed.
[07/22 12:39:43    424s] #Start routing data preparation on Tue Jul 22 12:39:43 2025
[07/22 12:39:43    424s] #
[07/22 12:39:43    424s] #Minimum voltage of a net in the design = 0.000.
[07/22 12:39:43    424s] #Maximum voltage of a net in the design = 1.100.
[07/22 12:39:43    424s] #Voltage range [0.000 - 1.100] has 17090 nets.
[07/22 12:39:43    424s] #Voltage range [0.900 - 1.100] has 1 net.
[07/22 12:39:43    424s] #Voltage range [0.000 - 0.000] has 1 net.
[07/22 12:39:43    424s] #Build and mark too close pins for the same net.
[07/22 12:39:43    424s] ### Time Record (Cell Pin Access) is installed.
[07/22 12:39:43    424s] #Rebuild pin access data for design.
[07/22 12:39:43    424s] #Initial pin access analysis.
[07/22 12:39:44    426s] #Detail pin access analysis.
[07/22 12:39:44    426s] ### Time Record (Cell Pin Access) is uninstalled.
[07/22 12:39:44    426s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[07/22 12:39:44    426s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[07/22 12:39:44    426s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[07/22 12:39:44    426s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[07/22 12:39:44    426s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[07/22 12:39:44    426s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[07/22 12:39:44    426s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[07/22 12:39:44    426s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[07/22 12:39:44    426s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[07/22 12:39:44    426s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[07/22 12:39:44    426s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[07/22 12:39:44    426s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2026.86 (MB), peak = 2156.39 (MB)
[07/22 12:39:44    426s] #Regenerating Ggrids automatically.
[07/22 12:39:44    426s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[07/22 12:39:44    426s] #Using automatically generated G-grids.
[07/22 12:39:45    426s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[07/22 12:39:45    427s] #Done routing data preparation.
[07/22 12:39:45    427s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2031.37 (MB), peak = 2156.39 (MB)
[07/22 12:39:45    427s] #
[07/22 12:39:45    427s] #Finished routing data preparation on Tue Jul 22 12:39:45 2025
[07/22 12:39:45    427s] #
[07/22 12:39:45    427s] #Cpu time = 00:00:02
[07/22 12:39:45    427s] #Elapsed time = 00:00:02
[07/22 12:39:45    427s] ### Time Record (Data Preparation) is uninstalled.
[07/22 12:39:45    427s] #Increased memory = 8.78 (MB)
[07/22 12:39:45    427s] #Total memory = 2031.37 (MB)
[07/22 12:39:45    427s] #Peak memory = 2156.39 (MB)
[07/22 12:39:45    427s] #
[07/22 12:39:45    427s] ### Time Record (Global Routing) is installed.
[07/22 12:39:45    427s] #
[07/22 12:39:45    427s] #Start global routing on Tue Jul 22 12:39:45 2025
[07/22 12:39:45    427s] #
[07/22 12:39:45    427s] #
[07/22 12:39:45    427s] #Start global routing initialization on Tue Jul 22 12:39:45 2025
[07/22 12:39:45    427s] #
[07/22 12:39:45    427s] ### Time Record (Global Routing) is uninstalled.
[07/22 12:39:45    427s] ### Time Record (Data Preparation) is installed.
[07/22 12:39:45    427s] #WARNING (NRGR-22) Design is already detail routed.
[07/22 12:39:45    427s] ### Time Record (Data Preparation) is uninstalled.
[07/22 12:39:45    427s] ### track-assign external-init starts on Tue Jul 22 12:39:45 2025 with memory = 2031.37 (MB), peak = 2156.39 (MB)
[07/22 12:39:45    427s] ### Time Record (Track Assignment) is installed.
[07/22 12:39:45    427s] ### Time Record (Track Assignment) is uninstalled.
[07/22 12:39:45    427s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:39:45    427s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[07/22 12:39:45    427s] #Cpu time = 00:00:03
[07/22 12:39:45    427s] #Elapsed time = 00:00:03
[07/22 12:39:45    427s] #Increased memory = 8.78 (MB)
[07/22 12:39:45    427s] #Total memory = 2031.37 (MB)
[07/22 12:39:45    427s] #Peak memory = 2156.39 (MB)
[07/22 12:39:45    427s] ### Time Record (Detail Routing) is installed.
[07/22 12:39:45    427s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[07/22 12:39:45    427s] #
[07/22 12:39:45    427s] #Start Detail Routing..
[07/22 12:39:46    428s] #start 1st optimization iteration ...
[07/22 12:39:46    428s] ### Routing stats:
[07/22 12:39:46    428s] #   number of violations = 0
[07/22 12:39:46    428s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2031.62 (MB), peak = 2156.39 (MB)
[07/22 12:39:46    428s] #Complete Detail Routing.
[07/22 12:39:46    428s] #Total wire length = 275639 um.
[07/22 12:39:46    428s] #Total half perimeter of net bounding box = 253052 um.
[07/22 12:39:46    428s] #Total wire length on LAYER Metal1 = 6143 um.
[07/22 12:39:46    428s] #Total wire length on LAYER Metal2 = 76754 um.
[07/22 12:39:46    428s] #Total wire length on LAYER Metal3 = 89538 um.
[07/22 12:39:46    428s] #Total wire length on LAYER Metal4 = 50675 um.
[07/22 12:39:46    428s] #Total wire length on LAYER Metal5 = 32787 um.
[07/22 12:39:46    428s] #Total wire length on LAYER Metal6 = 17883 um.
[07/22 12:39:46    428s] #Total wire length on LAYER Metal7 = 889 um.
[07/22 12:39:46    428s] #Total wire length on LAYER Metal8 = 970 um.
[07/22 12:39:46    428s] #Total wire length on LAYER Metal9 = 0 um.
[07/22 12:39:46    428s] #Total wire length on LAYER Metal10 = 0 um.
[07/22 12:39:46    428s] #Total wire length on LAYER Metal11 = 0 um.
[07/22 12:39:46    428s] #Total number of vias = 114677
[07/22 12:39:46    428s] #Up-Via Summary (total 114677):
[07/22 12:39:46    428s] #           
[07/22 12:39:46    428s] #-----------------------
[07/22 12:39:46    428s] # Metal1          57038
[07/22 12:39:46    428s] # Metal2          40318
[07/22 12:39:46    428s] # Metal3          12236
[07/22 12:39:46    428s] # Metal4           4068
[07/22 12:39:46    428s] # Metal5            932
[07/22 12:39:46    428s] # Metal6             59
[07/22 12:39:46    428s] # Metal7             26
[07/22 12:39:46    428s] #-----------------------
[07/22 12:39:46    428s] #                114677 
[07/22 12:39:46    428s] #
[07/22 12:39:46    428s] #Total number of DRC violations = 0
[07/22 12:39:46    428s] ### Time Record (Detail Routing) is uninstalled.
[07/22 12:39:46    428s] #Cpu time = 00:00:01
[07/22 12:39:46    428s] #Elapsed time = 00:00:01
[07/22 12:39:46    428s] #Increased memory = 0.33 (MB)
[07/22 12:39:46    428s] #Total memory = 2031.70 (MB)
[07/22 12:39:46    428s] #Peak memory = 2156.39 (MB)
[07/22 12:39:47    428s] ### Time Record (Post Route Wire Spreading) is installed.
[07/22 12:39:47    428s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[07/22 12:39:47    428s] #
[07/22 12:39:47    428s] #Start Post Route wire spreading..
[07/22 12:39:47    428s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[07/22 12:39:47    429s] #
[07/22 12:39:47    429s] #Start DRC checking..
[07/22 12:39:51    433s] #   number of violations = 0
[07/22 12:39:51    433s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2032.94 (MB), peak = 2156.39 (MB)
[07/22 12:39:51    433s] #CELL_VIEW project,init has no DRC violation.
[07/22 12:39:51    433s] #Total number of DRC violations = 0
[07/22 12:39:51    433s] #Total number of process antenna violations = 0
[07/22 12:39:51    433s] #Total number of net violated process antenna rule = 0
[07/22 12:39:51    433s] #
[07/22 12:39:51    433s] #Start data preparation for wire spreading...
[07/22 12:39:51    433s] ### track-assign engine-init starts on Tue Jul 22 12:39:51 2025 with memory = 2032.94 (MB), peak = 2156.39 (MB)
[07/22 12:39:51    433s] #
[07/22 12:39:51    433s] #Data preparation is done on Tue Jul 22 12:39:51 2025
[07/22 12:39:51    433s] #
[07/22 12:39:51    433s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:39:51    433s] #
[07/22 12:39:51    433s] #Start Post Route Wire Spread.
[07/22 12:39:52    434s] #Done with 170 horizontal wires in 7 hboxes and 352 vertical wires in 7 hboxes.
[07/22 12:39:52    434s] #Complete Post Route Wire Spread.
[07/22 12:39:52    434s] #
[07/22 12:39:52    434s] #Total wire length = 275686 um.
[07/22 12:39:52    434s] #Total half perimeter of net bounding box = 253052 um.
[07/22 12:39:52    434s] #Total wire length on LAYER Metal1 = 6146 um.
[07/22 12:39:52    434s] #Total wire length on LAYER Metal2 = 76758 um.
[07/22 12:39:52    434s] #Total wire length on LAYER Metal3 = 89557 um.
[07/22 12:39:52    434s] #Total wire length on LAYER Metal4 = 50689 um.
[07/22 12:39:52    434s] #Total wire length on LAYER Metal5 = 32791 um.
[07/22 12:39:52    434s] #Total wire length on LAYER Metal6 = 17886 um.
[07/22 12:39:52    434s] #Total wire length on LAYER Metal7 = 889 um.
[07/22 12:39:52    434s] #Total wire length on LAYER Metal8 = 970 um.
[07/22 12:39:52    434s] #Total wire length on LAYER Metal9 = 0 um.
[07/22 12:39:52    434s] #Total wire length on LAYER Metal10 = 0 um.
[07/22 12:39:52    434s] #Total wire length on LAYER Metal11 = 0 um.
[07/22 12:39:52    434s] #Total number of vias = 114677
[07/22 12:39:52    434s] #Up-Via Summary (total 114677):
[07/22 12:39:52    434s] #           
[07/22 12:39:52    434s] #-----------------------
[07/22 12:39:52    434s] # Metal1          57038
[07/22 12:39:52    434s] # Metal2          40318
[07/22 12:39:52    434s] # Metal3          12236
[07/22 12:39:52    434s] # Metal4           4068
[07/22 12:39:52    434s] # Metal5            932
[07/22 12:39:52    434s] # Metal6             59
[07/22 12:39:52    434s] # Metal7             26
[07/22 12:39:52    434s] #-----------------------
[07/22 12:39:52    434s] #                114677 
[07/22 12:39:52    434s] #
[07/22 12:39:52    434s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[07/22 12:39:52    434s] #
[07/22 12:39:52    434s] #Start DRC checking..
[07/22 12:39:56    438s] #   number of violations = 0
[07/22 12:39:56    438s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2032.30 (MB), peak = 2156.39 (MB)
[07/22 12:39:56    438s] #CELL_VIEW project,init has no DRC violation.
[07/22 12:39:56    438s] #Total number of DRC violations = 0
[07/22 12:39:56    438s] #Total number of process antenna violations = 0
[07/22 12:39:56    438s] #Total number of net violated process antenna rule = 0
[07/22 12:39:57    438s] #   number of violations = 0
[07/22 12:39:57    439s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2032.30 (MB), peak = 2156.39 (MB)
[07/22 12:39:57    439s] #CELL_VIEW project,init has no DRC violation.
[07/22 12:39:57    439s] #Total number of DRC violations = 0
[07/22 12:39:57    439s] #Total number of process antenna violations = 0
[07/22 12:39:57    439s] #Total number of net violated process antenna rule = 0
[07/22 12:39:57    439s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[07/22 12:39:57    439s] #Post Route wire spread is done.
[07/22 12:39:57    439s] #Total wire length = 275686 um.
[07/22 12:39:57    439s] #Total half perimeter of net bounding box = 253052 um.
[07/22 12:39:57    439s] #Total wire length on LAYER Metal1 = 6146 um.
[07/22 12:39:57    439s] #Total wire length on LAYER Metal2 = 76758 um.
[07/22 12:39:57    439s] #Total wire length on LAYER Metal3 = 89557 um.
[07/22 12:39:57    439s] #Total wire length on LAYER Metal4 = 50689 um.
[07/22 12:39:57    439s] #Total wire length on LAYER Metal5 = 32791 um.
[07/22 12:39:57    439s] #Total wire length on LAYER Metal6 = 17886 um.
[07/22 12:39:57    439s] #Total wire length on LAYER Metal7 = 889 um.
[07/22 12:39:57    439s] #Total wire length on LAYER Metal8 = 970 um.
[07/22 12:39:57    439s] #Total wire length on LAYER Metal9 = 0 um.
[07/22 12:39:57    439s] #Total wire length on LAYER Metal10 = 0 um.
[07/22 12:39:57    439s] #Total wire length on LAYER Metal11 = 0 um.
[07/22 12:39:57    439s] #Total number of vias = 114677
[07/22 12:39:57    439s] #Up-Via Summary (total 114677):
[07/22 12:39:57    439s] #           
[07/22 12:39:57    439s] #-----------------------
[07/22 12:39:57    439s] # Metal1          57038
[07/22 12:39:57    439s] # Metal2          40318
[07/22 12:39:57    439s] # Metal3          12236
[07/22 12:39:57    439s] # Metal4           4068
[07/22 12:39:57    439s] # Metal5            932
[07/22 12:39:57    439s] # Metal6             59
[07/22 12:39:57    439s] # Metal7             26
[07/22 12:39:57    439s] #-----------------------
[07/22 12:39:57    439s] #                114677 
[07/22 12:39:57    439s] #
[07/22 12:39:57    439s] #route_detail Statistics:
[07/22 12:39:57    439s] #Cpu time = 00:00:12
[07/22 12:39:57    439s] #Elapsed time = 00:00:12
[07/22 12:39:57    439s] #Increased memory = 0.94 (MB)
[07/22 12:39:57    439s] #Total memory = 2032.30 (MB)
[07/22 12:39:57    439s] #Peak memory = 2156.39 (MB)
[07/22 12:39:57    439s] ### global_detail_route design signature (59): route=399551935 flt_obj=0 vio=1905142130 shield_wire=1
[07/22 12:39:57    439s] ### Time Record (DB Export) is installed.
[07/22 12:39:57    439s] ### export design design signature (60): route=399551935 fixed_route=971619679 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=178808286 dirty_area=0 del_dirty_area=0 cell=2056889195 placement=462563870 pin_access=2108193024 inst_pattern=1
[07/22 12:39:57    439s] #	no debugging net set
[07/22 12:39:57    439s] ### Time Record (DB Export) is uninstalled.
[07/22 12:39:57    439s] ### Time Record (Post Callback) is installed.
[07/22 12:39:57    439s] ### Time Record (Post Callback) is uninstalled.
[07/22 12:39:57    439s] #
[07/22 12:39:57    439s] #route_global_detail statistics:
[07/22 12:39:57    439s] #Cpu time = 00:00:15
[07/22 12:39:57    439s] #Elapsed time = 00:00:15
[07/22 12:39:57    439s] #Increased memory = 2.47 (MB)
[07/22 12:39:57    439s] #Total memory = 2023.93 (MB)
[07/22 12:39:57    439s] #Peak memory = 2156.39 (MB)
[07/22 12:39:57    439s] #Number of warnings = 2
[07/22 12:39:57    439s] #Total number of warnings = 13
[07/22 12:39:57    439s] #Number of fails = 0
[07/22 12:39:57    439s] #Total number of fails = 0
[07/22 12:39:57    439s] #Complete route_global_detail on Tue Jul 22 12:39:57 2025
[07/22 12:39:57    439s] #
[07/22 12:39:57    439s] ### Time Record (route_global_detail) is uninstalled.
[07/22 12:39:57    439s] #Default setup view is reset to wc.
[07/22 12:39:57    439s] #Default setup view is reset to wc.
[07/22 12:39:57    439s] AAE_INFO: Post Route call back at the end of routeDesign
[07/22 12:39:57    439s] ### Time Record (route_design) is uninstalled.
[07/22 12:39:57    439s] #route_design: cpu time = 00:00:20, elapsed time = 00:00:20, memory = 2023.86 (MB), peak = 2156.39 (MB)
[07/22 12:39:57    439s] ### 
[07/22 12:39:57    439s] ###   Scalability Statistics
[07/22 12:39:57    439s] ### 
[07/22 12:39:57    439s] ### --------------------------------+----------------+----------------+----------------+
[07/22 12:39:57    439s] ###   route_design                  |        cpu time|    elapsed time|     scalability|
[07/22 12:39:57    439s] ### --------------------------------+----------------+----------------+----------------+
[07/22 12:39:57    439s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[07/22 12:39:57    439s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[07/22 12:39:57    439s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[07/22 12:39:57    439s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[07/22 12:39:57    439s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[07/22 12:39:57    439s] ###   Cell Pin Access               |        00:00:02|        00:00:02|             1.0|
[07/22 12:39:57    439s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[07/22 12:39:57    439s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[07/22 12:39:57    439s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[07/22 12:39:57    439s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[07/22 12:39:57    439s] ###   Post Route Wire Spreading     |        00:00:10|        00:00:10|             1.0|
[07/22 12:39:57    439s] ###   Entire Command                |        00:00:20|        00:00:20|             1.0|
[07/22 12:39:57    439s] ### --------------------------------+----------------+----------------+----------------+
[07/22 12:39:57    439s] ### 
[07/22 12:39:57    439s] #% End route_design (date=07/22 12:39:57, total cpu=0:00:19.7, real=0:00:20.0, peak res=2098.4M, current mem=2023.9M)
[07/22 12:39:57    439s] @innovus 43> set_db route_design_with_timing_driven 1
[07/22 12:39:57    439s] @innovus 44> set_db route_design_with_si_driven 1
[07/22 12:39:57    439s] @innovus 45> set_db route_design_detail_auto_stop 0
[07/22 12:39:57    439s] @innovus 46> set_db route_design_with_timing_driven true
[07/22 12:39:57    439s] @innovus 47> set_db route_design_with_si_driven true
[07/22 12:39:57    439s] @innovus 48> route_design -global_detail
[07/22 12:39:57    439s] ### Time Record (route_design) is installed.
[07/22 12:39:57    439s] #% Begin route_design (date=07/22 12:39:57, mem=2023.9M)
[07/22 12:39:57    439s] #route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2023.86 (MB), peak = 2156.39 (MB)
[07/22 12:39:57    439s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[07/22 12:39:57    439s] #**INFO: setDesignMode -flowEffort standard
[07/22 12:39:57    439s] #**INFO: setDesignMode -powerEffort none
[07/22 12:39:57    439s] #WARNING (NRIG-96) Selected single pass global detail route "-global_detail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[07/22 12:39:57    439s] **INFO: User settings:
[07/22 12:40:02    443s] delaycal_enable_high_fanout                                                                true
[07/22 12:40:02    443s] delaycal_ignore_net_load                                                                   false
[07/22 12:40:02    443s] delaycal_socv_accuracy_mode                                                                low
[07/22 12:40:02    443s] setAnalysisMode -cts                                                                       postCTS
[07/22 12:40:02    443s] setDelayCalMode -engine                                                                    aae
[07/22 12:40:02    443s] extract_rc_engine                                                                          pre_route
[07/22 12:40:02    443s] extract_rc_shrink_factor                                                                   0.9
[07/22 12:40:02    443s] extract_rc_model_file                                                                      rc_model.bin
[07/22 12:40:02    443s] route_design_bottom_routing_layer                                                          1
[07/22 12:40:02    443s] route_design_detail_auto_stop                                                              false
[07/22 12:40:02    443s] route_design_detail_end_iteration                                                          1
[07/22 12:40:02    443s] route_design_detail_use_lef_pin_taper_rule                                                 true
[07/22 12:40:02    443s] route_design_extract_third_party_compatible                                                false
[07/22 12:40:02    443s] route_design_global_exp_timing_driven_std_delay                                            38.8
[07/22 12:40:02    443s] route_design_global_exp_timing_driven_use_tif_timing_engine_for_import_design              true
[07/22 12:40:02    443s] route_design_top_routing_layer                                                             11
[07/22 12:40:02    443s] route_design_with_si_driven                                                                true
[07/22 12:40:02    443s] route_design_with_timing_driven                                                            true
[07/22 12:40:02    443s] setNanoRouteMode -timingEngine                                                             .timing_file_29980.tif.gz
[07/22 12:40:02    443s] getAnalysisMode -cts                                                                       postCTS
[07/22 12:40:02    443s] getDelayCalMode -engine                                                                    aae
[07/22 12:40:02    443s] getIlmMode -keepHighFanoutCriticalInsts                                                    false
[07/22 12:40:02    443s] get_power_analysis_mode -report_power_quiet                                                false
[07/22 12:40:02    443s] getNanoRouteMode -timingEngine                                                             .timing_file_29980.tif.gz
[07/22 12:40:02    443s] getAnalysisMode -cts                                                                       postCTS
[07/22 12:40:02    443s] #**INFO: multi-cut via swapping will not be performed after routing.
[07/22 12:40:02    443s] #**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
[07/22 12:40:02    443s] OPERPROF: Starting checkPlace at level 1, MEM:2273.7M, EPOCH TIME: 1753168202.218578
[07/22 12:40:02    443s] Processing tracks to init pin-track alignment.
[07/22 12:40:02    443s] z: 2, totalTracks: 1
[07/22 12:40:02    443s] z: 4, totalTracks: 1
[07/22 12:40:02    443s] z: 6, totalTracks: 1
[07/22 12:40:02    443s] z: 8, totalTracks: 1
[07/22 12:40:02    443s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[07/22 12:40:02    443s] All LLGs are deleted
[07/22 12:40:02    443s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:40:02    443s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:40:02    443s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2273.7M, EPOCH TIME: 1753168202.221978
[07/22 12:40:02    443s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2273.7M, EPOCH TIME: 1753168202.222176
[07/22 12:40:02    443s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2273.7M, EPOCH TIME: 1753168202.222323
[07/22 12:40:02    443s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:40:02    443s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:40:02    443s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2273.7M, EPOCH TIME: 1753168202.223047
[07/22 12:40:02    443s] Max number of tech site patterns supported in site array is 256.
[07/22 12:40:02    443s] Core basic site is CoreSite
[07/22 12:40:02    443s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2273.7M, EPOCH TIME: 1753168202.223309
[07/22 12:40:02    443s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[07/22 12:40:02    443s] Type 'man IMPSP-365' for more detail.
[07/22 12:40:02    443s] After signature check, allow fast init is true, keep pre-filter is true.
[07/22 12:40:02    443s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/22 12:40:02    443s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.006, MEM:2273.7M, EPOCH TIME: 1753168202.229102
[07/22 12:40:02    443s] SiteArray: non-trimmed site array dimensions = 177 x 1516
[07/22 12:40:02    443s] SiteArray: use 1,359,872 bytes
[07/22 12:40:02    443s] SiteArray: current memory after site array memory allocation 2273.7M
[07/22 12:40:02    443s] SiteArray: FP blocked sites are writable
[07/22 12:40:02    443s] SiteArray: number of non floorplan blocked sites for llg default is 268332
[07/22 12:40:02    443s] Atter site array init, number of instance map data is 0.
[07/22 12:40:02    443s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.009, REAL:0.009, MEM:2273.7M, EPOCH TIME: 1753168202.232457
[07/22 12:40:02    443s] 
[07/22 12:40:02    443s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:40:02    443s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:2273.7M, EPOCH TIME: 1753168202.232974
[07/22 12:40:02    443s] Begin checking placement ... (start mem=2273.7M, init mem=2273.7M)
[07/22 12:40:02    443s] Begin checking exclusive groups violation ...
[07/22 12:40:02    443s] There are 0 groups to check, max #box is 0, total #box is 0
[07/22 12:40:02    443s] Finished checking exclusive groups violations. Found 0 Vio.
[07/22 12:40:02    444s] 
[07/22 12:40:02    444s] Running CheckPlace using 1 thread in normal mode...
[07/22 12:40:02    444s] 
[07/22 12:40:02    444s] ...checkPlace normal is done!
[07/22 12:40:02    444s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2273.7M, EPOCH TIME: 1753168202.280778
[07/22 12:40:02    444s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.004, REAL:0.004, MEM:2273.7M, EPOCH TIME: 1753168202.284429
[07/22 12:40:02    444s] TechSite Violation:	309
[07/22 12:40:02    444s] *info: Placed = 13362         
[07/22 12:40:02    444s] *info: Unplaced = 0           
[07/22 12:40:02    444s] Placement Density:42.39%(38897/91770)
[07/22 12:40:02    444s] Placement Density (including fixed std cells):42.39%(38897/91770)
[07/22 12:40:02    444s] All LLGs are deleted
[07/22 12:40:02    444s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13362).
[07/22 12:40:02    444s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:40:02    444s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2273.7M, EPOCH TIME: 1753168202.286390
[07/22 12:40:02    444s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2273.7M, EPOCH TIME: 1753168202.286596
[07/22 12:40:02    444s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:40:02    444s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:40:02    444s] OPERPROF: Finished checkPlace at level 1, CPU:0.069, REAL:0.069, MEM:2273.7M, EPOCH TIME: 1753168202.287231
[07/22 12:40:02    444s] Finished check_place (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2273.7M)
[07/22 12:40:02    444s] #WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
[07/22 12:40:02    444s] #Use route_design -placement_check to stop on violations. Use route_design -no_placement_check to skip the check.
[07/22 12:40:02    444s] 
[07/22 12:40:02    444s] changeUseClockNetStatus Option :  -noFixedNetWires 
[07/22 12:40:02    444s] *** Changed status on (0) nets in Clock.
[07/22 12:40:02    444s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2273.7M) ***
[07/22 12:40:02    444s] 
[07/22 12:40:02    444s] route_global_detail
[07/22 12:40:02    444s] 
[07/22 12:40:02    444s] #Start route_global_detail on Tue Jul 22 12:40:02 2025
[07/22 12:40:02    444s] #
[07/22 12:40:02    444s] ### Time Record (route_global_detail) is installed.
[07/22 12:40:02    444s] ### Time Record (Pre Callback) is installed.
[07/22 12:40:02    444s] ### Time Record (Pre Callback) is uninstalled.
[07/22 12:40:02    444s] ### Time Record (DB Import) is installed.
[07/22 12:40:02    444s] ### Time Record (Timing Data Generation) is installed.
[07/22 12:40:02    444s] ### Time Record (Timing Data Generation) is uninstalled.
[07/22 12:40:02    444s] #Warning: design is detail-routed. Trial route is skipped!
[07/22 12:40:02    444s] 
[07/22 12:40:02    444s] Trim Metal Layers:
[07/22 12:40:02    444s] LayerId::1 widthSet size::4
[07/22 12:40:02    444s] LayerId::2 widthSet size::4
[07/22 12:40:02    444s] LayerId::3 widthSet size::4
[07/22 12:40:02    444s] LayerId::4 widthSet size::4
[07/22 12:40:02    444s] LayerId::5 widthSet size::4
[07/22 12:40:02    444s] LayerId::6 widthSet size::4
[07/22 12:40:02    444s] LayerId::7 widthSet size::5
[07/22 12:40:02    444s] LayerId::8 widthSet size::5
[07/22 12:40:02    444s] LayerId::9 widthSet size::5
[07/22 12:40:02    444s] LayerId::10 widthSet size::4
[07/22 12:40:02    444s] LayerId::11 widthSet size::3
[07/22 12:40:02    444s] eee: pegSigSF::1.070000
[07/22 12:40:02    444s] Updating RC grid for preRoute extraction ...
[07/22 12:40:02    444s] Initializing multi-corner capacitance tables ... 
[07/22 12:40:02    444s] Initializing multi-corner resistance tables ...
[07/22 12:40:02    444s] Creating RPSQ from WeeR and WRes ...
[07/22 12:40:02    444s] eee: l::1 avDens::0.115775 usedTrk::3563.544159 availTrk::30780.000000 sigTrk::3563.544159
[07/22 12:40:02    444s] eee: l::2 avDens::0.159352 usedTrk::4509.752778 availTrk::28300.500000 sigTrk::4509.752778
[07/22 12:40:02    444s] eee: l::3 avDens::0.172242 usedTrk::5286.098395 availTrk::30690.000000 sigTrk::5286.098395
[07/22 12:40:02    444s] eee: l::4 avDens::0.131033 usedTrk::2968.879826 availTrk::22657.500000 sigTrk::2968.879826
[07/22 12:40:02    444s] eee: l::5 avDens::0.100074 usedTrk::1918.416962 availTrk::19170.000000 sigTrk::1918.416962
[07/22 12:40:02    444s] eee: l::6 avDens::0.081017 usedTrk::1045.971350 availTrk::12910.500000 sigTrk::1045.971350
[07/22 12:40:02    444s] eee: l::7 avDens::0.011548 usedTrk::51.964912 availTrk::4500.000000 sigTrk::51.964912
[07/22 12:40:02    444s] eee: l::8 avDens::0.025511 usedTrk::56.711111 availTrk::2223.000000 sigTrk::56.711111
[07/22 12:40:02    444s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/22 12:40:02    444s] eee: l::10 avDens::0.237266 usedTrk::2775.152342 availTrk::11696.400000 sigTrk::2775.152342
[07/22 12:40:02    444s] eee: l::11 avDens::0.052527 usedTrk::71.856725 availTrk::1368.000000 sigTrk::71.856725
[07/22 12:40:02    444s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/22 12:40:02    444s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.249935 uaWl=1.000000 uaWlH=0.370997 aWlH=0.000000 lMod=0 pMax=0.840600 pMod=81 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[07/22 12:40:02    444s] ### Net info: total nets: 17092
[07/22 12:40:02    444s] ### Net info: dirty nets: 0
[07/22 12:40:02    444s] ### Net info: marked as disconnected nets: 0
[07/22 12:40:02    444s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[07/22 12:40:02    444s] #num needed restored net=0
[07/22 12:40:02    444s] #need_extraction net=0 (total=17092)
[07/22 12:40:02    444s] ### Net info: fully routed nets: 17023
[07/22 12:40:02    444s] ### Net info: trivial (< 2 pins) nets: 69
[07/22 12:40:02    444s] ### Net info: unrouted nets: 0
[07/22 12:40:02    444s] ### Net info: re-extraction nets: 0
[07/22 12:40:02    444s] ### Net info: ignored nets: 0
[07/22 12:40:02    444s] ### Net info: skip routing nets: 0
[07/22 12:40:02    444s] #Start reading timing information from file .timing_file_29980.tif.gz ...
[07/22 12:40:02    444s] #WARNING (NRDB-194) 
[07/22 12:40:02    444s] #No setup time constraints read in
[07/22 12:40:02    444s] #Read in timing information for 264 ports, 13362 instances from timing file .timing_file_29980.tif.gz.
[07/22 12:40:02    444s] ### import design signature (61): route=1795439686 fixed_route=971619679 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1967858150 dirty_area=0 del_dirty_area=0 cell=2056889195 placement=462563870 pin_access=2108193024 inst_pattern=1
[07/22 12:40:02    444s] ### Time Record (DB Import) is uninstalled.
[07/22 12:40:02    444s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[07/22 12:40:02    444s] #RTESIG:78da9592314fc330108599f91527b7439068f05de2c45e91580155c01ab98d935a4a1c29
[07/22 12:40:02    444s] #       7106f8f5b8622a4a63d5e3f9d3dd7bef6eb3fd7ad903234c51ec26445e21bcee89b842da
[07/22 12:40:02    444s] #       11e7f9136115be3e9fd9fd66fbf6fe8179068dee2603c96118ba47982733c264bcb7ae7d
[07/22 12:40:02    444s] #       f8632893809058e74d6bc66544c9cb36f5b7d3bd3d426d1a3d77fe1f9e0b057cbd639909
[07/22 12:40:02    444s] #       f0e3bca64b9512d878acfaa1365d7ab08e4132f931008b38724e51af88242fe6ae1bc173
[07/22 12:40:02    444s] #       7eb7e082df828b42412653c9cf0f92a61bb45f962d54118b0b8b52c4fd97b2882d1b4b85
[07/22 12:40:02    444s] #       c04eb63d45029792804d5ebb5a8f75608d9bfb6b6406cc0dceac5114ee396692b008fa63
[07/22 12:40:02    444s] #       d78a52005b171f98223e4caa284314aca5def6a15635b63315292579a83469fb7355c4dd
[07/22 12:40:02    444s] #       2f22dd2a6e
[07/22 12:40:02    444s] #
[07/22 12:40:02    444s] ### Time Record (Data Preparation) is installed.
[07/22 12:40:02    444s] #RTESIG:78da9592414fc3300c8539f32bac6c8722b112bb4beb5c91b8029a806bd5ad6917a94da5
[07/22 12:40:02    444s] #       363dc0af2783d3d0d6881c9d4f7e7ecf5ead3f9e76200853549b09519608cf3b22a99136
[07/22 12:40:02    444s] #       24e5f681b00c5fef8fe276b57e797dc36d064dd54d0692fd3074f7304f6684c9786f5d7b
[07/22 12:40:02    444s] #       f7cb50c6809058e74d6bc6cb88e6f336f5a7ab7a7b80da34d5dcf93ff8566990cb1d8b4c
[07/22 12:40:02    444s] #       811fe7a5b974c120c643d90fb5e9d2bd750292c98f01b888a39414f58a487ca6bb6c044f
[07/22 12:40:02    444s] #       f9fd0757f23fb8ca35649cb23c3d489a6ea8fce5b195ce6371615ea8b8ff82f3d8b2b1d0
[07/22 12:40:02    444s] #       08e268db632470660231f9cad5d55807d6b8b9bf466620dce0cc22a54981f871b02c4ce1
[07/22 12:40:02    444s] #       f0636910e6c168ecac9183624c8cf3b818eb2843143248bded43ad6c6c674ad29a65a834
[07/22 12:40:02    444s] #       69fb7575889b6f002f3723
[07/22 12:40:02    444s] #
[07/22 12:40:02    444s] ### Time Record (Data Preparation) is uninstalled.
[07/22 12:40:02    444s] ### Time Record (Global Routing) is installed.
[07/22 12:40:02    444s] ### Time Record (Global Routing) is uninstalled.
[07/22 12:40:02    444s] #Total number of trivial nets (e.g. < 2 pins) = 69 (skipped).
[07/22 12:40:02    444s] #Total number of routable nets = 17023.
[07/22 12:40:02    444s] #Total number of nets in the design = 17092.
[07/22 12:40:02    444s] #17023 routable nets have routed wires.
[07/22 12:40:02    444s] #No nets have been global routed.
[07/22 12:40:02    444s] ### Time Record (Data Preparation) is installed.
[07/22 12:40:02    444s] #Start routing data preparation on Tue Jul 22 12:40:02 2025
[07/22 12:40:02    444s] #
[07/22 12:40:02    444s] #Minimum voltage of a net in the design = 0.000.
[07/22 12:40:02    444s] #Maximum voltage of a net in the design = 1.100.
[07/22 12:40:02    444s] #Voltage range [0.000 - 1.100] has 17090 nets.
[07/22 12:40:02    444s] #Voltage range [0.900 - 1.100] has 1 net.
[07/22 12:40:02    444s] #Voltage range [0.000 - 0.000] has 1 net.
[07/22 12:40:02    444s] #Build and mark too close pins for the same net.
[07/22 12:40:02    444s] ### Time Record (Cell Pin Access) is installed.
[07/22 12:40:02    444s] #Rebuild pin access data for design.
[07/22 12:40:02    444s] #Initial pin access analysis.
[07/22 12:40:04    446s] #Detail pin access analysis.
[07/22 12:40:04    446s] ### Time Record (Cell Pin Access) is uninstalled.
[07/22 12:40:04    446s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[07/22 12:40:04    446s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[07/22 12:40:04    446s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[07/22 12:40:04    446s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[07/22 12:40:04    446s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[07/22 12:40:04    446s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[07/22 12:40:04    446s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[07/22 12:40:04    446s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[07/22 12:40:04    446s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[07/22 12:40:04    446s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[07/22 12:40:04    446s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[07/22 12:40:04    446s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2033.50 (MB), peak = 2156.39 (MB)
[07/22 12:40:04    446s] #Regenerating Ggrids automatically.
[07/22 12:40:04    446s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[07/22 12:40:04    446s] #Using automatically generated G-grids.
[07/22 12:40:04    446s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[07/22 12:40:05    446s] #Done routing data preparation.
[07/22 12:40:05    446s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2037.81 (MB), peak = 2156.39 (MB)
[07/22 12:40:05    446s] #
[07/22 12:40:05    446s] #Finished routing data preparation on Tue Jul 22 12:40:05 2025
[07/22 12:40:05    446s] #
[07/22 12:40:05    446s] ### Time Record (Data Preparation) is uninstalled.
[07/22 12:40:05    446s] ### Time Record (Global Routing) is installed.
[07/22 12:40:05    446s] #Cpu time = 00:00:02
[07/22 12:40:05    446s] #Elapsed time = 00:00:02
[07/22 12:40:05    446s] #Increased memory = 8.56 (MB)
[07/22 12:40:05    446s] #Total memory = 2037.81 (MB)
[07/22 12:40:05    446s] #Peak memory = 2156.39 (MB)
[07/22 12:40:05    446s] #
[07/22 12:40:05    446s] #
[07/22 12:40:05    446s] #Start global routing on [07/22 12:40:05    446s] ### Time Record (Global Routing) is uninstalled.
[07/22 12:40:05    446s] ### Time Record (Data Preparation) is installed.
Tue Jul 22 12:40:05 2025
[07/22 12:40:05    446s] #
[07/22 12:40:05    446s] #
[07/22 12:40:05    446s] #Start global routing initialization on Tue Jul 22 12:40:05 2025
[07/22 12:40:05    446s] #
[07/22 12:40:05    446s] #WARNING (NRGR-22) Design is already detail routed.
[07/22 12:40:05    446s] ### Time Record (Data Preparation) is uninstalled.
[07/22 12:40:05    446s] ### track-assign external-init starts on Tue Jul 22 12:40:05 2025 with memory = 2037.81 (MB), peak = 2156.39 (MB)
[07/22 12:40:05    446s] ### Time Record (Track Assignment) is installed.
[07/22 12:40:05    446s] ### Time Record (Track Assignment) is uninstalled.
[07/22 12:40:05    446s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:40:05    446s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[07/22 12:40:05    446s] #Cpu time = 00:00:02
[07/22 12:40:05    446s] #Elapsed time = 00:00:02
[07/22 12:40:05    446s] #Increased memory = 8.56 (MB)
[07/22 12:40:05    446s] #Total memory = 2037.81 (MB)
[07/22 12:40:05    446s] #Peak memory = 2156.39 (MB)
[07/22 12:40:05    447s] ### Time Record (Detail Routing) is installed.
[07/22 12:40:05    447s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[07/22 12:40:05    447s] #
[07/22 12:40:05    447s] #Start Detail Routing..
[07/22 12:40:06    447s] #start 1st optimization iteration ...
[07/22 12:40:06    447s] ### Routing stats:
[07/22 12:40:06    447s] #   number of violations = 0
[07/22 12:40:06    447s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2038.33 (MB), peak = 2156.39 (MB)
[07/22 12:40:06    447s] #Complete Detail Routing.
[07/22 12:40:06    447s] #Total wire length = 275686 um.
[07/22 12:40:06    447s] #Total half perimeter of net bounding box = 253052 um.
[07/22 12:40:06    447s] #Total wire length on LAYER Metal1 = 6146 um.
[07/22 12:40:06    447s] #Total wire length on LAYER Metal2 = 76758 um.
[07/22 12:40:06    447s] #Total wire length on LAYER Metal3 = 89557 um.
[07/22 12:40:06    447s] #Total wire length on LAYER Metal4 = 50689 um.
[07/22 12:40:06    447s] #Total wire length on LAYER Metal5 = 32791 um.
[07/22 12:40:06    447s] #Total wire length on LAYER Metal6 = 17886 um.
[07/22 12:40:06    447s] #Total wire length on LAYER Metal7 = 889 um.
[07/22 12:40:06    447s] #Total wire length on LAYER Metal8 = 970 um.
[07/22 12:40:06    447s] #Total wire length on LAYER Metal9 = 0 um.
[07/22 12:40:06    447s] #Total wire length on LAYER Metal10 = 0 um.
[07/22 12:40:06    447s] #Total wire length on LAYER Metal11 = 0 um.
[07/22 12:40:06    447s] #Total number of vias = 114677
[07/22 12:40:06    447s] #Up-Via Summary (total 114677):
[07/22 12:40:06    447s] #           
[07/22 12:40:06    447s] #-----------------------
[07/22 12:40:06    447s] # Metal1          57038
[07/22 12:40:06    447s] # Metal2          40318
[07/22 12:40:06    447s] # Metal3          12236
[07/22 12:40:06    447s] # Metal4           4068
[07/22 12:40:06    447s] # Metal5            932
[07/22 12:40:06    447s] # Metal6             59
[07/22 12:40:06    447s] # Metal7             26
[07/22 12:40:06    447s] #-----------------------
[07/22 12:40:06    447s] #                114677 
[07/22 12:40:06    447s] #
[07/22 12:40:06    447s] #Total number of DRC violations = 0
[07/22 12:40:06    447s] ### Time Record (Detail Routing) is uninstalled.
[07/22 12:40:06    447s] #Cpu time = 00:00:01
[07/22 12:40:06    447s] #Elapsed time = 00:00:01
[07/22 12:40:06    447s] #Increased memory = 0.57 (MB)
[07/22 12:40:06    447s] #Total memory = 2038.39 (MB)
[07/22 12:40:06    447s] #Peak memory = 2156.39 (MB)
[07/22 12:40:06    448s] ### Time Record (Post Route Wire Spreading) is installed.
[07/22 12:40:06    448s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[07/22 12:40:06    448s] #
[07/22 12:40:06    448s] #Start Post Route wire spreading..
[07/22 12:40:06    448s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[07/22 12:40:06    448s] #
[07/22 12:40:06    448s] #Start DRC checking..
[07/22 12:40:10    452s] #   number of violations = 0
[07/22 12:40:10    452s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2036.62 (MB), peak = 2156.39 (MB)
[07/22 12:40:10    452s] #CELL_VIEW project,init has no DRC violation.
[07/22 12:40:10    452s] #Total number of DRC violations = 0
[07/22 12:40:10    452s] #Total number of process antenna violations = 0
[07/22 12:40:10    452s] #Total number of net violated process antenna rule = 0
[07/22 12:40:11    452s] #
[07/22 12:40:11    452s] #Start data preparation for wire spreading...
[07/22 12:40:11    452s] ### track-assign engine-init starts on Tue Jul 22 12:40:11 2025 with memory = 2038.82 (MB), peak = 2156.39 (MB)
[07/22 12:40:11    452s] #
[07/22 12:40:11    452s] #Data preparation is done on Tue Jul 22 12:40:11 2025
[07/22 12:40:11    452s] #
[07/22 12:40:11    452s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:40:11    452s] #
[07/22 12:40:11    452s] #Start Post Route Wire Spread.
[07/22 12:40:12    453s] #Done with 74 horizontal wires in 7 hboxes and 299 vertical wires in 7 hboxes.
[07/22 12:40:12    453s] #Complete Post Route Wire Spread.
[07/22 12:40:12    453s] #
[07/22 12:40:12    453s] #Total wire length = 275686 um.
[07/22 12:40:12    453s] #Total half perimeter of net bounding box = 253052 um.
[07/22 12:40:12    453s] #Total wire length on LAYER Metal1 = 6146 um.
[07/22 12:40:12    453s] #Total wire length on LAYER Metal2 = 76758 um.
[07/22 12:40:12    453s] #Total wire length on LAYER Metal3 = 89557 um.
[07/22 12:40:12    453s] #Total wire length on LAYER Metal4 = 50690 um.
[07/22 12:40:12    453s] #Total wire length on LAYER Metal5 = 32791 um.
[07/22 12:40:12    453s] #Total wire length on LAYER Metal6 = 17886 um.
[07/22 12:40:12    453s] #Total wire length on LAYER Metal7 = 889 um.
[07/22 12:40:12    453s] #Total wire length on LAYER Metal8 = 970 um.
[07/22 12:40:12    453s] #Total wire length on LAYER Metal9 = 0 um.
[07/22 12:40:12    453s] #Total wire length on LAYER Metal10 = 0 um.
[07/22 12:40:12    453s] #Total wire length on LAYER Metal11 = 0 um.
[07/22 12:40:12    453s] #Total number of vias = 114677
[07/22 12:40:12    453s] #Up-Via Summary (total 114677):
[07/22 12:40:12    453s] #           
[07/22 12:40:12    453s] #-----------------------
[07/22 12:40:12    453s] # Metal1          57038
[07/22 12:40:12    453s] # Metal2          40318
[07/22 12:40:12    453s] # Metal3          12236
[07/22 12:40:12    453s] # Metal4           4068
[07/22 12:40:12    453s] # Metal5            932
[07/22 12:40:12    453s] # Metal6             59
[07/22 12:40:12    453s] # Metal7             26
[07/22 12:40:12    453s] #-----------------------
[07/22 12:40:12    453s] #                114677 
[07/22 12:40:12    453s] #
[07/22 12:40:12    453s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[07/22 12:40:12    453s] #
[07/22 12:40:12    453s] #Start DRC checking..
[07/22 12:40:16    457s] #   number of violations = 0
[07/22 12:40:16    457s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2038.34 (MB), peak = 2156.39 (MB)
[07/22 12:40:16    457s] #CELL_VIEW project,init has no DRC violation.
[07/22 12:40:16    457s] #Total number of DRC violations = 0
[07/22 12:40:16    457s] #Total number of process antenna violations = 0
[07/22 12:40:16    457s] #Total number of net violated process antenna rule = 0
[07/22 12:40:16    458s] #   number of violations = 0
[07/22 12:40:16    458s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2038.34 (MB), peak = 2156.39 (MB)
[07/22 12:40:16    458s] #CELL_VIEW project,init has no DRC violation.
[07/22 12:40:16    458s] #Total number of DRC violations = 0
[07/22 12:40:16    458s] #Total number of process antenna violations = 0
[07/22 12:40:16    458s] #Total number of net violated process antenna rule = 0
[07/22 12:40:16    458s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[07/22 12:40:16    458s] #Post Route wire spread is done.
[07/22 12:40:16    458s] #Total wire length = 275686 um.
[07/22 12:40:16    458s] #Total half perimeter of net bounding box = 253052 um.
[07/22 12:40:16    458s] #Total wire length on LAYER Metal1 = 6146 um.
[07/22 12:40:16    458s] #Total wire length on LAYER Metal2 = 76758 um.
[07/22 12:40:16    458s] #Total wire length on LAYER Metal3 = 89557 um.
[07/22 12:40:16    458s] #Total wire length on LAYER Metal4 = 50690 um.
[07/22 12:40:16    458s] #Total wire length on LAYER Metal5 = 32791 um.
[07/22 12:40:16    458s] #Total wire length on LAYER Metal6 = 17886 um.
[07/22 12:40:16    458s] #Total wire length on LAYER Metal7 = 889 um.
[07/22 12:40:16    458s] #Total wire length on LAYER Metal8 = 970 um.
[07/22 12:40:16    458s] #Total wire length on LAYER Metal9 = 0 um.
[07/22 12:40:16    458s] #Total wire length on LAYER Metal10 = 0 um.
[07/22 12:40:16    458s] #Total wire length on LAYER Metal11 = 0 um.
[07/22 12:40:16    458s] #Total number of vias = 114677
[07/22 12:40:16    458s] #Up-Via Summary (total 114677):
[07/22 12:40:16    458s] #           
[07/22 12:40:16    458s] #-----------------------
[07/22 12:40:16    458s] # Metal1          57038
[07/22 12:40:16    458s] # Metal2          40318
[07/22 12:40:16    458s] # Metal3          12236
[07/22 12:40:16    458s] # Metal4           4068
[07/22 12:40:16    458s] # Metal5            932
[07/22 12:40:16    458s] # Metal6             59
[07/22 12:40:16    458s] # Metal7             26
[07/22 12:40:16    458s] #-----------------------
[07/22 12:40:16    458s] #                114677 
[07/22 12:40:16    458s] #
[07/22 12:40:16    458s] #route_detail Statistics:
[07/22 12:40:16    458s] #Cpu time = 00:00:12
[07/22 12:40:16    458s] #Elapsed time = 00:00:12
[07/22 12:40:16    458s] #Increased memory = 0.52 (MB)
[07/22 12:40:16    458s] #Total memory = 2038.34 (MB)
[07/22 12:40:16    458s] #Peak memory = 2156.39 (MB)
[07/22 12:40:16    458s] ### global_detail_route design signature (80): route=1107803215 flt_obj=0 vio=1905142130 shield_wire=1
[07/22 12:40:16    458s] ### Time Record (DB Export) is installed.
[07/22 12:40:17    458s] ### export design design signature (81): route=1107803215 fixed_route=971619679 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1434900551 dirty_area=0 del_dirty_area=0 cell=2056889195 placement=462563870 pin_access=2108193024 inst_pattern=1
[07/22 12:40:17    458s] #	no debugging net set
[07/22 12:40:17    458s] ### Time Record (DB Export) is uninstalled.
[07/22 12:40:17    458s] ### Time Record (Post Callback) is installed.
[07/22 12:40:17    458s] ### Time Record (Post Callback) is uninstalled.
[07/22 12:40:17    458s] #
[07/22 12:40:17    458s] #route_global_detail statistics:
[07/22 12:40:17    458s] #Cpu time = 00:00:15
[07/22 12:40:17    458s] #Elapsed time = 00:00:15
[07/22 12:40:17    458s] #Increased memory = 2.45 (MB)
[07/22 12:40:17    458s] #Total memory = 2030.52 (MB)
[07/22 12:40:17    458s] #Peak memory = 2156.39 (MB)
[07/22 12:40:17    458s] #Number of warnings = 2
[07/22 12:40:17    458s] #Total number of warnings = 17
[07/22 12:40:17    458s] #Number of fails = 0
[07/22 12:40:17    458s] #Total number of fails = 0
[07/22 12:40:17    458s] #Complete route_global_detail on Tue Jul 22 12:40:17 2025
[07/22 12:40:17    458s] #
[07/22 12:40:17    458s] ### Time Record (route_global_detail) is uninstalled.
[07/22 12:40:17    458s] #Default setup view is reset to wc.
[07/22 12:40:17    458s] #Default setup view is reset to wc.
[07/22 12:40:17    458s] AAE_INFO: Post Route call back at the end of routeDesign
[07/22 12:40:17    458s] ### Time Record (route_design) is uninstalled.
[07/22 12:40:17    458s] #route_design: cpu time = 00:00:20, elapsed time = 00:00:20, memory = 2030.47 (MB), peak = 2156.39 (MB)
[07/22 12:40:17    458s] ### 
[07/22 12:40:17    458s] ###   Scalability Statistics
[07/22 12:40:17    458s] ### 
[07/22 12:40:17    458s] ### --------------------------------+----------------+----------------+----------------+
[07/22 12:40:17    458s] ###   route_design                  |        cpu time|    elapsed time|     scalability|
[07/22 12:40:17    458s] ### --------------------------------+----------------+----------------+----------------+
[07/22 12:40:17    458s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[07/22 12:40:17    458s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[07/22 12:40:17    458s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[07/22 12:40:17    458s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[07/22 12:40:17    458s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[07/22 12:40:17    458s] ###   Cell Pin Access               |        00:00:02|        00:00:02|             1.0|
[07/22 12:40:17    458s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[07/22 12:40:17    458s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[07/22 12:40:17    458s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[07/22 12:40:17    458s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[07/22 12:40:17    458s] ###   Post Route Wire Spreading     |        00:00:10|        00:00:10|             1.0|
[07/22 12:40:17    458s] ###   Entire Command                |        00:00:20|        00:00:20|             1.0|
[07/22 12:40:17    458s] ### --------------------------------+----------------+----------------+----------------+
[07/22 12:40:17    458s] ### 
[07/22 12:40:17    458s] #% End route_design (date=07/22 12:40:17, total cpu=0:00:19.6, real=0:00:20.0, peak res=2030.5M, current mem=2030.5M)
[07/22 12:40:17    458s] @innovus 49> QXcbConnection: XCB error: 3 (BadWindow), sequence: 50751, resource id: 37880746, major code: 25 (SendEvent), minor code: 0
[07/22 12:40:17    458s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 50754, resource id: 37880749, major code: 25 (SendEvent), minor code: 0
[07/22 12:40:17    458s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 50757, resource id: 37880752, major code: 25 (SendEvent), minor code: 0
[07/22 12:40:19    459s] set_db route_design_with_timing_driven 1
[07/22 12:40:19    459s] @innovus 50> set_db route_design_with_si_driven 1
[07/22 12:40:19    459s] @innovus 51> set_db route_design_detail_auto_stop 0
[07/22 12:40:19    459s] @innovus 52> set_db route_design_with_timing_driven true
[07/22 12:40:19    459s] @innovus 53> set_db route_design_with_si_driven true
[07/22 12:40:19    459s] @innovus 54> route_design -global_detail
[07/22 12:40:19    459s] ### Time Record (route_design) is installed.
[07/22 12:40:19    459s] #% Begin route_design (date=07/22 12:40:19, mem=2030.4M)
[07/22 12:40:19    459s] #route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2030.42 (MB), peak = 2156.39 (MB)
[07/22 12:40:19    459s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[07/22 12:40:19    459s] #**INFO: setDesignMode -flowEffort standard
[07/22 12:40:19    459s] #**INFO: setDesignMode -powerEffort none
[07/22 12:40:19    459s] #WARNING (NRIG-96) Selected single pass global detail route "-global_detail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[07/22 12:40:19    459s] **INFO: User settings:
[07/22 12:40:24    464s] delaycal_enable_high_fanout                                                                true
[07/22 12:40:24    464s] delaycal_ignore_net_load                                                                   false
[07/22 12:40:24    464s] delaycal_socv_accuracy_mode                                                                low
[07/22 12:40:24    464s] setAnalysisMode -cts                                                                       postCTS
[07/22 12:40:24    464s] setDelayCalMode -engine                                                                    aae
[07/22 12:40:24    464s] extract_rc_engine                                                                          pre_route
[07/22 12:40:24    464s] extract_rc_shrink_factor                                                                   0.9
[07/22 12:40:24    464s] extract_rc_model_file                                                                      rc_model.bin
[07/22 12:40:24    464s] route_design_bottom_routing_layer                                                          1
[07/22 12:40:24    464s] route_design_detail_auto_stop                                                              false
[07/22 12:40:24    464s] route_design_detail_end_iteration                                                          1
[07/22 12:40:24    464s] route_design_detail_use_lef_pin_taper_rule                                                 true
[07/22 12:40:24    464s] route_design_extract_third_party_compatible                                                false
[07/22 12:40:24    464s] route_design_global_exp_timing_driven_std_delay                                            38.8
[07/22 12:40:24    464s] route_design_global_exp_timing_driven_use_tif_timing_engine_for_import_design              true
[07/22 12:40:24    464s] route_design_top_routing_layer                                                             11
[07/22 12:40:24    464s] route_design_with_si_driven                                                                true
[07/22 12:40:24    464s] route_design_with_timing_driven                                                            true
[07/22 12:40:24    464s] setNanoRouteMode -timingEngine                                                             .timing_file_29980.tif.gz
[07/22 12:40:24    464s] getAnalysisMode -cts                                                                       postCTS
[07/22 12:40:24    464s] getDelayCalMode -engine                                                                    aae
[07/22 12:40:24    464s] getIlmMode -keepHighFanoutCriticalInsts                                                    false
[07/22 12:40:24    464s] get_power_analysis_mode -report_power_quiet                                                false
[07/22 12:40:24    464s] getNanoRouteMode -timingEngine                                                             .timing_file_29980.tif.gz
[07/22 12:40:24    464s] getAnalysisMode -cts                                                                       postCTS
[07/22 12:40:24    464s] #**INFO: multi-cut via swapping will not be performed after routing.
[07/22 12:40:24    464s] #**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
[07/22 12:40:24    464s] OPERPROF: Starting checkPlace at level 1, MEM:2277.4M, EPOCH TIME: 1753168224.324446
[07/22 12:40:24    464s] Processing tracks to init pin-track alignment.
[07/22 12:40:24    464s] z: 2, totalTracks: 1
[07/22 12:40:24    464s] z: 4, totalTracks: 1
[07/22 12:40:24    464s] z: 6, totalTracks: 1
[07/22 12:40:24    464s] z: 8, totalTracks: 1
[07/22 12:40:24    464s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[07/22 12:40:24    464s] All LLGs are deleted
[07/22 12:40:24    464s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:40:24    464s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:40:24    464s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2277.4M, EPOCH TIME: 1753168224.327829
[07/22 12:40:24    464s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2277.4M, EPOCH TIME: 1753168224.328019
[07/22 12:40:24    464s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2277.4M, EPOCH TIME: 1753168224.328178
[07/22 12:40:24    464s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:40:24    464s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:40:24    464s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2277.4M, EPOCH TIME: 1753168224.329001
[07/22 12:40:24    464s] Max number of tech site patterns supported in site array is 256.
[07/22 12:40:24    464s] Core basic site is CoreSite
[07/22 12:40:24    464s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2277.4M, EPOCH TIME: 1753168224.329263
[07/22 12:40:24    464s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[07/22 12:40:24    464s] Type 'man IMPSP-365' for more detail.
[07/22 12:40:24    464s] After signature check, allow fast init is true, keep pre-filter is true.
[07/22 12:40:24    464s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/22 12:40:24    464s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.006, MEM:2277.4M, EPOCH TIME: 1753168224.334820
[07/22 12:40:24    464s] SiteArray: non-trimmed site array dimensions = 177 x 1516
[07/22 12:40:24    464s] SiteArray: use 1,359,872 bytes
[07/22 12:40:24    464s] SiteArray: current memory after site array memory allocation 2277.4M
[07/22 12:40:24    464s] SiteArray: FP blocked sites are writable
[07/22 12:40:24    464s] SiteArray: number of non floorplan blocked sites for llg default is 268332
[07/22 12:40:24    464s] Atter site array init, number of instance map data is 0.
[07/22 12:40:24    464s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.009, REAL:0.009, MEM:2277.4M, EPOCH TIME: 1753168224.338232
[07/22 12:40:24    464s] 
[07/22 12:40:24    464s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:40:24    464s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:2277.4M, EPOCH TIME: 1753168224.338708
[07/22 12:40:24    464s] Begin checking placement ... (start mem=2277.4M, init mem=2277.4M)
[07/22 12:40:24    464s] Begin checking exclusive groups violation ...
[07/22 12:40:24    464s] There are 0 groups to check, max #box is 0, total #box is 0
[07/22 12:40:24    464s] Finished checking exclusive groups violations. Found 0 Vio.
[07/22 12:40:24    464s] 
[07/22 12:40:24    464s] Running CheckPlace using 1 thread in normal mode...
[07/22 12:40:24    464s] 
[07/22 12:40:24    464s] ...checkPlace normal is done!
[07/22 12:40:24    464s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2277.4M, EPOCH TIME: 1753168224.385857
[07/22 12:40:24    464s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.004, REAL:0.004, MEM:2277.4M, EPOCH TIME: 1753168224.389630
[07/22 12:40:24    464s] TechSite Violation:	309
[07/22 12:40:24    464s] *info: Placed = 13362         
[07/22 12:40:24    464s] *info: Unplaced = 0           
[07/22 12:40:24    464s] Placement Density:42.39%(38897/91770)
[07/22 12:40:24    464s] Placement Density (including fixed std cells):42.39%(38897/91770)
[07/22 12:40:24    464s] All LLGs are deleted
[07/22 12:40:24    464s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13362).
[07/22 12:40:24    464s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:40:24    464s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2277.4M, EPOCH TIME: 1753168224.391771
[07/22 12:40:24    464s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2277.4M, EPOCH TIME: 1753168224.391940
[07/22 12:40:24    464s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:40:24    464s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:40:24    464s] OPERPROF: Finished checkPlace at level 1, CPU:0.068, REAL:0.068, MEM:2277.4M, EPOCH TIME: 1753168224.392555
[07/22 12:40:24    464s] Finished check_place (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2277.4M)
[07/22 12:40:24    464s] #WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
[07/22 12:40:24    464s] #Use route_design -placement_check to stop on violations. Use route_design -no_placement_check to skip the check.
[07/22 12:40:24    464s] 
[07/22 12:40:24    464s] changeUseClockNetStatus Option :  -noFixedNetWires 
[07/22 12:40:24    464s] *** Changed status on (0) nets in Clock.
[07/22 12:40:24    464s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2277.4M) ***
[07/22 12:40:24    464s] 
[07/22 12:40:24    464s] route_global_detail
[07/22 12:40:24    464s] 
[07/22 12:40:24    464s] #Start route_global_detail on Tue Jul 22 12:40:24 2025
[07/22 12:40:24    464s] #
[07/22 12:40:24    464s] ### Time Record (route_global_detail) is installed.
[07/22 12:40:24    464s] ### Time Record (Pre Callback) is installed.
[07/22 12:40:24    464s] ### Time Record (Pre Callback) is uninstalled.
[07/22 12:40:24    464s] ### Time Record (DB Import) is installed.
[07/22 12:40:24    464s] ### Time Record (Timing Data Generation) is installed.
[07/22 12:40:24    464s] ### Time Record (Timing Data Generation) is uninstalled.
[07/22 12:40:24    464s] #Warning: design is detail-routed. Trial route is skipped!
[07/22 12:40:24    464s] 
[07/22 12:40:24    464s] Trim Metal Layers:
[07/22 12:40:24    464s] LayerId::1 widthSet size::4
[07/22 12:40:24    464s] LayerId::2 widthSet size::4
[07/22 12:40:24    464s] LayerId::3 widthSet size::4
[07/22 12:40:24    464s] LayerId::4 widthSet size::4
[07/22 12:40:24    464s] LayerId::5 widthSet size::4
[07/22 12:40:24    464s] LayerId::6 widthSet size::4
[07/22 12:40:24    464s] LayerId::7 widthSet size::5
[07/22 12:40:24    464s] LayerId::8 widthSet size::5
[07/22 12:40:24    464s] LayerId::9 widthSet size::5
[07/22 12:40:24    464s] LayerId::10 widthSet size::4
[07/22 12:40:24    464s] LayerId::11 widthSet size::3
[07/22 12:40:24    464s] eee: pegSigSF::1.070000
[07/22 12:40:24    464s] Updating RC grid for preRoute extraction ...
[07/22 12:40:24    464s] Initializing multi-corner capacitance tables ... 
[07/22 12:40:24    464s] Initializing multi-corner resistance tables ...
[07/22 12:40:24    464s] Creating RPSQ from WeeR and WRes ...
[07/22 12:40:24    464s] eee: l::1 avDens::0.115775 usedTrk::3563.544159 availTrk::30780.000000 sigTrk::3563.544159
[07/22 12:40:24    464s] eee: l::2 avDens::0.159352 usedTrk::4509.752778 availTrk::28300.500000 sigTrk::4509.752778
[07/22 12:40:24    464s] eee: l::3 avDens::0.172242 usedTrk::5286.098395 availTrk::30690.000000 sigTrk::5286.098395
[07/22 12:40:24    464s] eee: l::4 avDens::0.131035 usedTrk::2968.926610 availTrk::22657.500000 sigTrk::2968.926610
[07/22 12:40:24    464s] eee: l::5 avDens::0.100074 usedTrk::1918.416962 availTrk::19170.000000 sigTrk::1918.416962
[07/22 12:40:24    464s] eee: l::6 avDens::0.081017 usedTrk::1045.971350 availTrk::12910.500000 sigTrk::1045.971350
[07/22 12:40:24    464s] eee: l::7 avDens::0.011548 usedTrk::51.964912 availTrk::4500.000000 sigTrk::51.964912
[07/22 12:40:24    464s] eee: l::8 avDens::0.025511 usedTrk::56.711111 availTrk::2223.000000 sigTrk::56.711111
[07/22 12:40:24    464s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/22 12:40:24    464s] eee: l::10 avDens::0.237266 usedTrk::2775.152342 availTrk::11696.400000 sigTrk::2775.152342
[07/22 12:40:24    464s] eee: l::11 avDens::0.052527 usedTrk::71.856725 availTrk::1368.000000 sigTrk::71.856725
[07/22 12:40:24    464s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/22 12:40:24    464s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.249937 uaWl=1.000000 uaWlH=0.370999 aWlH=0.000000 lMod=0 pMax=0.840600 pMod=81 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[07/22 12:40:24    464s] ### Net info: total nets: 17092
[07/22 12:40:24    464s] ### Net info: dirty nets: 0
[07/22 12:40:24    464s] ### Net info: marked as disconnected nets: 0
[07/22 12:40:24    464s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[07/22 12:40:24    464s] #num needed restored net=0
[07/22 12:40:24    464s] #need_extraction net=0 (total=17092)
[07/22 12:40:24    464s] ### Net info: fully routed nets: 17023
[07/22 12:40:24    464s] ### Net info: trivial (< 2 pins) nets: 69
[07/22 12:40:24    464s] ### Net info: unrouted nets: 0
[07/22 12:40:24    464s] ### Net info: re-extraction nets: 0
[07/22 12:40:24    464s] ### Net info: ignored nets: 0
[07/22 12:40:24    464s] ### Net info: skip routing nets: 0
[07/22 12:40:24    464s] #Start reading timing information from file .timing_file_29980.tif.gz ...
[07/22 12:40:24    464s] #WARNING (NRDB-194) 
[07/22 12:40:24    464s] #No setup time constraints read in
[07/22 12:40:24    464s] #Read in timing information for 264 ports, 13362 instances from timing file .timing_file_29980.tif.gz.
[07/22 12:40:24    464s] ### import design signature (82): route=340013213 fixed_route=971619679 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1967858150 dirty_area=0 del_dirty_area=0 cell=2056889195 placement=462563870 pin_access=2108193024 inst_pattern=1
[07/22 12:40:24    464s] ### Time Record (DB Import) is uninstalled.
[07/22 12:40:24    464s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[07/22 12:40:24    464s] #RTESIG:78da9592314fc330108599f91527b7439068f05de2c45e91580155c01ab98d935a4a1c29
[07/22 12:40:24    464s] #       7106f8f5b8622a4a63d5e3f9d3dd7bef6eb3fd7ad903234c51ec26445e21bcee89b842da
[07/22 12:40:24    464s] #       11e7f9136115be3e9fd9fd66fbf6fe8179068dee2603c96118ba47982733c264bcb7ae7d
[07/22 12:40:24    464s] #       f8632893809058e74d6bc66544c9cb36f5b7d3bd3d426d1a3d77fe1f9e0b057cbd639909
[07/22 12:40:24    464s] #       f0e3bca64b9512d878acfaa1365d7ab08e4132f931008b38724e51af88242fe6ae1bc173
[07/22 12:40:24    464s] #       7eb7e082df828b42412653c9cf0f92a61bb45f962d54118b0b8b52c4fd97b2882d1b4b85
[07/22 12:40:24    464s] #       c04eb63d45029792804d5ebb5a8f75608d9bfb6b6406cc0dceac5114ee396692b008fa63
[07/22 12:40:24    464s] #       d78a52005b171f98223e4caa284314aca5def6a15635b63315292579a83469fb7355c4dd
[07/22 12:40:24    464s] #       2f22dd2a6e
[07/22 12:40:24    464s] #
[07/22 12:40:24    464s] ### Time Record (Data Preparation) is installed.
[07/22 12:40:24    464s] #RTESIG:78da9592414fc3300c8539f32bac6c8722b112bb4beb5c91b8029a806bd5ad6917a94da5
[07/22 12:40:24    464s] #       363dc0af2783d3d0d6881c9d4f7e7ecf5ead3f9e76200853549b09519608cf3b22a99136
[07/22 12:40:24    464s] #       24e5f681b00c5fef8fe276b57e797dc36d064dd54d0692fd3074f7304f6684c9786f5d7b
[07/22 12:40:24    464s] #       f7cb50c6809058e74d6bc6cb88e6f336f5a7ab7a7b80da34d5dcf93ff8566990cb1d8b4c
[07/22 12:40:24    464s] #       811fe7a5b974c120c643d90fb5e9d2bd750292c98f01b888a39414f58a487ca6bb6c044f
[07/22 12:40:24    464s] #       f9fd0757f23fb8ca35649cb23c3d489a6ea8fce5b195ce6371615ea8b8ff82f3d8b2b1d0
[07/22 12:40:24    464s] #       08e268db632470660231f9cad5d55807d6b8b9bf466620dce0cc22a54981f871b02c4ce1
[07/22 12:40:24    464s] #       f0636910e6c168ecac9183624c8cf3b818eb2843143248bded43ad6c6c674ad29a65a834
[07/22 12:40:24    464s] #       69fb7575889b6f002f3723
[07/22 12:40:24    464s] #
[07/22 12:40:24    464s] ### Time Record (Data Preparation) is uninstalled.
[07/22 12:40:24    464s] ### Time Record (Global Routing) is installed.
[07/22 12:40:24    464s] ### Time Record (Global Routing) is uninstalled.
[07/22 12:40:24    464s] #Total number of trivial nets (e.g. < 2 pins) = 69 (skipped).
[07/22 12:40:24    464s] #Total number of routable nets = 17023.
[07/22 12:40:24    464s] #Total number of nets in the design = 17092.
[07/22 12:40:24    464s] #17023 routable nets have routed wires.
[07/22 12:40:24    464s] #No nets have been global routed.
[07/22 12:40:24    464s] ### Time Record (Data Preparation) is installed.
[07/22 12:40:24    464s] #Start routing data preparation on Tue Jul 22 12:40:24 2025
[07/22 12:40:24    464s] #
[07/22 12:40:24    464s] #Minimum voltage of a net in the design = 0.000.
[07/22 12:40:24    464s] #Maximum voltage of a net in the design = 1.100.
[07/22 12:40:24    464s] #Voltage range [0.000 - 1.100] has 17090 nets.
[07/22 12:40:24    464s] #Voltage range [0.900 - 1.100] has 1 net.
[07/22 12:40:24    464s] #Voltage range [0.000 - 0.000] has 1 net.
[07/22 12:40:24    464s] #Build and mark too close pins for the same net.
[07/22 12:40:24    464s] ### Time Record (Cell Pin Access) is installed.
[07/22 12:40:24    464s] #Rebuild pin access data for design.
[07/22 12:40:24    464s] #Initial pin access analysis.
[07/22 12:40:26    466s] #Detail pin access analysis.
[07/22 12:40:26    466s] ### Time Record (Cell Pin Access) is uninstalled.
[07/22 12:40:26    466s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[07/22 12:40:26    466s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[07/22 12:40:26    466s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[07/22 12:40:26    466s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[07/22 12:40:26    466s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[07/22 12:40:26    466s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[07/22 12:40:26    466s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[07/22 12:40:26    466s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[07/22 12:40:26    466s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[07/22 12:40:26    466s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[07/22 12:40:26    466s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[07/22 12:40:26    466s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2038.57 (MB), peak = 2156.39 (MB)
[07/22 12:40:26    466s] #Regenerating Ggrids automatically.
[07/22 12:40:26    466s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[07/22 12:40:26    466s] #Using automatically generated G-grids.
[07/22 12:40:26    466s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[07/22 12:40:27    467s] #Done routing data preparation.
[07/22 12:40:27    467s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2042.88 (MB), peak = 2156.39 (MB)
[07/22 12:40:27    467s] #
[07/22 12:40:27    467s] #Finished routing data preparation on Tue Jul 22 12:40:27 2025
[07/22 12:40:27    467s] #
[07/22 12:40:27    467s] ### Time Record (Data Preparation) is uninstalled.
[07/22 12:40:27    467s] ### Time Record (Global Routing) is installed.
[07/22 12:40:27    467s] ### Time Record (Global Routing) is uninstalled.
[07/22 12:40:27    467s] ### Time Record (Data Preparation) is installed.
[07/22 12:40:27    467s] #Cpu time = 00:00:02
[07/22 12:40:27    467s] #Elapsed time = 00:00:02
[07/22 12:40:27    467s] #Increased memory = 8.60 (MB)
[07/22 12:40:27    467s] #Total memory = 2042.88 (MB)
[07/22 12:40:27    467s] #Peak memory = 2156.39 (MB)
[07/22 12:40:27    467s] #
[07/22 12:40:27    467s] #
[07/22 12:40:27    467s] #Start global routing on Tue Jul 22 12:40:27 2025
[07/22 12:40:27    467s] #
[07/22 12:40:27    467s] #
[07/22 12:40:27    467s] #Start global routing initialization on Tue Jul 22 12:40:27 2025
[07/22 12:40:27    467s] #
[07/22 12:40:27    467s] #WARNING (NRGR-22) Design is already detail routed.
[07/22 12:40:27    467s] ### Time Record (Data Preparation) is uninstalled.
[07/22 12:40:27    467s] ### track-assign external-init starts on Tue Jul 22 12:40:27 2025 with memory = 2042.88 (MB), peak = 2156.39 (MB)
[07/22 12:40:27    467s] ### Time Record (Track Assignment) is installed.
[07/22 12:40:27    467s] ### Time Record (Track Assignment) is uninstalled.
[07/22 12:40:27    467s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:40:27    467s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[07/22 12:40:27    467s] #Cpu time = 00:00:03
[07/22 12:40:27    467s] #Elapsed time = 00:00:03
[07/22 12:40:27    467s] #Increased memory = 8.60 (MB)
[07/22 12:40:27    467s] #Total memory = 2042.88 (MB)
[07/22 12:40:27    467s] #Peak memory = 2156.39 (MB)
[07/22 12:40:27    467s] ### Time Record (Detail Routing) is installed.
[07/22 12:40:27    467s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[07/22 12:40:27    467s] #
[07/22 12:40:27    467s] #Start Detail Routing..
[07/22 12:40:28    468s] #start 1st optimization iteration ...
[07/22 12:40:28    468s] ### Routing stats:
[07/22 12:40:28    468s] #   number of violations = 0
[07/22 12:40:28    468s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2043.40 (MB), peak = 2156.39 (MB)
[07/22 12:40:28    468s] #Complete Detail Routing.
[07/22 12:40:28    468s] #Total wire length = 275686 um.
[07/22 12:40:28    468s] #Total half perimeter of net bounding box = 253052 um.
[07/22 12:40:28    468s] #Total wire length on LAYER Metal1 = 6146 um.
[07/22 12:40:28    468s] #Total wire length on LAYER Metal2 = 76758 um.
[07/22 12:40:28    468s] #Total wire length on LAYER Metal3 = 89557 um.
[07/22 12:40:28    468s] #Total wire length on LAYER Metal4 = 50690 um.
[07/22 12:40:28    468s] #Total wire length on LAYER Metal5 = 32791 um.
[07/22 12:40:28    468s] #Total wire length on LAYER Metal6 = 17886 um.
[07/22 12:40:28    468s] #Total wire length on LAYER Metal7 = 889 um.
[07/22 12:40:28    468s] #Total wire length on LAYER Metal8 = 970 um.
[07/22 12:40:28    468s] #Total wire length on LAYER Metal9 = 0 um.
[07/22 12:40:28    468s] #Total wire length on LAYER Metal10 = 0 um.
[07/22 12:40:28    468s] #Total wire length on LAYER Metal11 = 0 um.
[07/22 12:40:28    468s] #Total number of vias = 114677
[07/22 12:40:28    468s] #Up-Via Summary (total 114677):
[07/22 12:40:28    468s] #           
[07/22 12:40:28    468s] #-----------------------
[07/22 12:40:28    468s] # Metal1          57038
[07/22 12:40:28    468s] # Metal2          40318
[07/22 12:40:28    468s] # Metal3          12236
[07/22 12:40:28    468s] # Metal4           4068
[07/22 12:40:28    468s] # Metal5            932
[07/22 12:40:28    468s] # Metal6             59
[07/22 12:40:28    468s] # Metal7             26
[07/22 12:40:28    468s] #-----------------------
[07/22 12:40:28    468s] #                114677 
[07/22 12:40:28    468s] #
[07/22 12:40:28    468s] #Total number of DRC violations = 0
[07/22 12:40:28    468s] ### Time Record (Detail Routing) is uninstalled.
[07/22 12:40:28    468s] #Cpu time = 00:00:01
[07/22 12:40:28    468s] #Elapsed time = 00:00:01
[07/22 12:40:28    468s] #Increased memory = 0.56 (MB)
[07/22 12:40:28    468s] #Total memory = 2043.45 (MB)
[07/22 12:40:28    468s] #Peak memory = 2156.39 (MB)
[07/22 12:40:28    468s] ### Time Record (Post Route Wire Spreading) is installed.
[07/22 12:40:28    468s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[07/22 12:40:29    468s] #
[07/22 12:40:29    468s] #Start Post Route wire spreading..
[07/22 12:40:29    468s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[07/22 12:40:29    468s] #
[07/22 12:40:29    468s] #Start DRC checking..
[07/22 12:40:33    472s] #   number of violations = 0
[07/22 12:40:33    472s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2045.88 (MB), peak = 2156.39 (MB)
[07/22 12:40:33    472s] #CELL_VIEW project,init has no DRC violation.
[07/22 12:40:33    472s] #Total number of DRC violations = 0
[07/22 12:40:33    472s] #Total number of process antenna violations = 0
[07/22 12:40:33    472s] #Total number of net violated process antenna rule = 0
[07/22 12:40:33    473s] #
[07/22 12:40:33    473s] #Start data preparation for wire spreading...
[07/22 12:40:33    473s] ### track-assign engine-init starts on Tue Jul 22 12:40:33 2025 with memory = 2045.88 (MB), peak = 2156.39 (MB)
[07/22 12:40:33    473s] #
[07/22 12:40:33    473s] #Data preparation is done on Tue Jul 22 12:40:33 2025
[07/22 12:40:33    473s] #
[07/22 12:40:33    473s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.1 GB
[07/22 12:40:33    473s] #
[07/22 12:40:33    473s] #Start Post Route Wire Spread.
[07/22 12:40:34    474s] #Done with 74 horizontal wires in 7 hboxes and 297 vertical wires in 7 hboxes.
[07/22 12:40:34    474s] #Complete Post Route Wire Spread.
[07/22 12:40:34    474s] #
[07/22 12:40:34    474s] #Total wire length = 275686 um.
[07/22 12:40:34    474s] #Total half perimeter of net bounding box = 253052 um.
[07/22 12:40:34    474s] #Total wire length on LAYER Metal1 = 6146 um.
[07/22 12:40:34    474s] #Total wire length on LAYER Metal2 = 76758 um.
[07/22 12:40:34    474s] #Total wire length on LAYER Metal3 = 89557 um.
[07/22 12:40:34    474s] #Total wire length on LAYER Metal4 = 50690 um.
[07/22 12:40:34    474s] #Total wire length on LAYER Metal5 = 32791 um.
[07/22 12:40:34    474s] #Total wire length on LAYER Metal6 = 17886 um.
[07/22 12:40:34    474s] #Total wire length on LAYER Metal7 = 889 um.
[07/22 12:40:34    474s] #Total wire length on LAYER Metal8 = 970 um.
[07/22 12:40:34    474s] #Total wire length on LAYER Metal9 = 0 um.
[07/22 12:40:34    474s] #Total wire length on LAYER Metal10 = 0 um.
[07/22 12:40:34    474s] #Total wire length on LAYER Metal11 = 0 um.
[07/22 12:40:34    474s] #Total number of vias = 114677
[07/22 12:40:34    474s] #Up-Via Summary (total 114677):
[07/22 12:40:34    474s] #           
[07/22 12:40:34    474s] #-----------------------
[07/22 12:40:34    474s] # Metal1          57038
[07/22 12:40:34    474s] # Metal2          40318
[07/22 12:40:34    474s] # Metal3          12236
[07/22 12:40:34    474s] # Metal4           4068
[07/22 12:40:34    474s] # Metal5            932
[07/22 12:40:34    474s] # Metal6             59
[07/22 12:40:34    474s] # Metal7             26
[07/22 12:40:34    474s] #-----------------------
[07/22 12:40:34    474s] #                114677 
[07/22 12:40:34    474s] #
[07/22 12:40:34    474s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[07/22 12:40:34    474s] #
[07/22 12:40:34    474s] #Start DRC checking..
[07/22 12:40:38    478s] #   number of violations = 0
[07/22 12:40:38    478s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2045.35 (MB), peak = 2156.39 (MB)
[07/22 12:40:38    478s] #CELL_VIEW project,init has no DRC violation.
[07/22 12:40:38    478s] #Total number of DRC violations = 0
[07/22 12:40:38    478s] #Total number of process antenna violations = 0
[07/22 12:40:38    478s] #Total number of net violated process antenna rule = 0
[07/22 12:40:39    478s] #   number of violations = 0
[07/22 12:40:39    478s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2045.35 (MB), peak = 2156.39 (MB)
[07/22 12:40:39    478s] #CELL_VIEW project,init has no DRC violation.
[07/22 12:40:39    478s] #Total number of DRC violations = 0
[07/22 12:40:39    478s] #Total number of process antenna violations = 0
[07/22 12:40:39    478s] #Total number of net violated process antenna rule = 0
[07/22 12:40:39    478s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[07/22 12:40:39    478s] #Post Route wire spread is done.
[07/22 12:40:39    478s] #Total wire length = 275686 um.
[07/22 12:40:39    478s] #Total half perimeter of net bounding box = 253052 um.
[07/22 12:40:39    478s] #Total wire length on LAYER Metal1 = 6146 um.
[07/22 12:40:39    478s] #Total wire length on LAYER Metal2 = 76758 um.
[07/22 12:40:39    478s] #Total wire length on LAYER Metal3 = 89557 um.
[07/22 12:40:39    478s] #Total wire length on LAYER Metal4 = 50690 um.
[07/22 12:40:39    478s] #Total wire length on LAYER Metal5 = 32791 um.
[07/22 12:40:39    478s] #Total wire length on LAYER Metal6 = 17886 um.
[07/22 12:40:39    478s] #Total wire length on LAYER Metal7 = 889 um.
[07/22 12:40:39    478s] #Total wire length on LAYER Metal8 = 970 um.
[07/22 12:40:39    478s] #Total wire length on LAYER Metal9 = 0 um.
[07/22 12:40:39    478s] #Total wire length on LAYER Metal10 = 0 um.
[07/22 12:40:39    478s] #Total wire length on LAYER Metal11 = 0 um.
[07/22 12:40:39    478s] #Total number of vias = 114677
[07/22 12:40:39    478s] #Up-Via Summary (total 114677):
[07/22 12:40:39    478s] #           
[07/22 12:40:39    478s] #-----------------------
[07/22 12:40:39    478s] # Metal1          57038
[07/22 12:40:39    478s] # Metal2          40318
[07/22 12:40:39    478s] # Metal3          12236
[07/22 12:40:39    478s] # Metal4           4068
[07/22 12:40:39    478s] # Metal5            932
[07/22 12:40:39    478s] # Metal6             59
[07/22 12:40:39    478s] # Metal7             26
[07/22 12:40:39    478s] #-----------------------
[07/22 12:40:39    478s] #                114677 
[07/22 12:40:39    478s] #
[07/22 12:40:39    478s] #route_detail Statistics:
[07/22 12:40:39    478s] #Cpu time = 00:00:12
[07/22 12:40:39    478s] #Elapsed time = 00:00:12
[07/22 12:40:39    478s] #Increased memory = 2.47 (MB)
[07/22 12:40:39    478s] #Total memory = 2045.35 (MB)
[07/22 12:40:39    478s] #Peak memory = 2156.39 (MB)
[07/22 12:40:39    478s] ### global_detail_route design signature (101): route=1107803215 flt_obj=0 vio=1905142130 shield_wire=1
[07/22 12:40:39    478s] ### Time Record (DB Export) is installed.
[07/22 12:40:39    479s] ### export design design signature (102): route=1107803215 fixed_route=971619679 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=352493308 dirty_area=0 del_dirty_area=0 cell=2056889195 placement=462563870 pin_access=2108193024 inst_pattern=1
[07/22 12:40:39    479s] #	no debugging net set
[07/22 12:40:39    479s] ### Time Record (DB Export) is uninstalled.
[07/22 12:40:39    479s] ### Time Record (Post Callback) is installed.
[07/22 12:40:39    479s] ### Time Record (Post Callback) is uninstalled.
[07/22 12:40:39    479s] #
[07/22 12:40:39    479s] #route_global_detail statistics:
[07/22 12:40:39    479s] #Cpu time = 00:00:15
[07/22 12:40:39    479s] #Elapsed time = 00:00:15
[07/22 12:40:39    479s] #Increased memory = 4.63 (MB)
[07/22 12:40:39    479s] #Total memory = 2037.62 (MB)
[07/22 12:40:39    479s] #Peak memory = 2156.39 (MB)
[07/22 12:40:39    479s] #Number of warnings = 2
[07/22 12:40:39    479s] #Total number of warnings = 21
[07/22 12:40:39    479s] #Number of fails = 0
[07/22 12:40:39    479s] #Total number of fails = 0
[07/22 12:40:39    479s] #Complete route_global_detail on Tue Jul 22 12:40:39 2025
[07/22 12:40:39    479s] #
[07/22 12:40:39    479s] ### Time Record (route_global_detail) is uninstalled.
[07/22 12:40:39    479s] #Default setup view is reset to wc.
[07/22 12:40:39    479s] #Default setup view is reset to wc.
[07/22 12:40:39    479s] AAE_INFO: Post Route call back at the end of routeDesign
[07/22 12:40:39    479s] #route_design: cpu time = 00:00:20, elapsed time = 00:00:20, memory = 2037.57 (MB), peak = 2156.39 (MB)
[07/22 12:40:39    479s] ### Time Record (route_design) is uninstalled.
[07/22 12:40:39    479s] ### 
[07/22 12:40:39    479s] ###   Scalability Statistics
[07/22 12:40:39    479s] ### 
[07/22 12:40:39    479s] ### --------------------------------+----------------+----------------+----------------+
[07/22 12:40:39    479s] ###   route_design                  |        cpu time|    elapsed time|     scalability|
[07/22 12:40:39    479s] ### --------------------------------+----------------+----------------+----------------+
[07/22 12:40:39    479s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[07/22 12:40:39    479s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[07/22 12:40:39    479s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[07/22 12:40:39    479s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[07/22 12:40:39    479s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[07/22 12:40:39    479s] ###   Cell Pin Access               |        00:00:02|        00:00:02|             1.0|
[07/22 12:40:39    479s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[07/22 12:40:39    479s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[07/22 12:40:39    479s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[07/22 12:40:39    479s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[07/22 12:40:39    479s] ###   Post Route Wire Spreading     |        00:00:10|        00:00:10|             1.0|
[07/22 12:40:39    479s] ###   Entire Command                |        00:00:20|        00:00:20|             1.0|
[07/22 12:40:39    479s] ### --------------------------------+----------------+----------------+----------------+
[07/22 12:40:39    479s] ### 
[07/22 12:40:39    479s] #% End route_design (date=07/22 12:40:39, total cpu=0:00:19.7, real=0:00:20.0, peak res=2037.6M, current mem=2037.6M)
[07/22 12:40:39    479s] @innovus 55> reset_parasitics 
[07/22 12:40:50    481s] Reset Parastics called with the command reset_parasitics[07/22 12:40:50    481s] @innovus 56> Performing RC Extraction ...
[07/22 12:40:50    481s] extract_rc 
[07/22 12:40:50    481s] Extraction called for design 'project' of instances=13362 and nets=17092 using extraction engine 'pre_route' .
[07/22 12:40:50    481s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/22 12:40:50    481s] Type 'man IMPEXT-3530' for more detail.
[07/22 12:40:50    481s] pre_route RC Extraction called for design project.
[07/22 12:40:50    481s] RC Extraction called in multi-corner(1) mode.
[07/22 12:40:50    481s] RCMode: PreRoute
[07/22 12:40:50    481s]       RC Corner Indexes            0   
[07/22 12:40:50    481s] Capacitance Scaling Factor   : 1.00000 
[07/22 12:40:50    481s] Resistance Scaling Factor    : 1.00000 
[07/22 12:40:50    481s] Clock Cap. Scaling Factor    : 1.00000 
[07/22 12:40:50    481s] Clock Res. Scaling Factor    : 1.00000 
[07/22 12:40:50    481s] Shrink Factor                : 0.90000
[07/22 12:40:50    481s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/22 12:40:50    481s] Using capacitance table file ...

[07/22 12:40:50    481s] Trim Metal Layers:
[07/22 12:40:50    481s] LayerId::1 widthSet size::4
[07/22 12:40:50    481s] LayerId::2 widthSet size::4
[07/22 12:40:50    481s] LayerId::3 widthSet size::4
[07/22 12:40:50    481s] LayerId::4 widthSet size::4
[07/22 12:40:50    481s] LayerId::5 widthSet size::4
[07/22 12:40:50    481s] LayerId::6 widthSet size::4
[07/22 12:40:50    481s] LayerId::7 widthSet size::5
[07/22 12:40:50    481s] LayerId::8 widthSet size::5
[07/22 12:40:50    481s] LayerId::9 widthSet size::5
[07/22 12:40:50    481s] LayerId::10 widthSet size::4
[07/22 12:40:50    481s] LayerId::11 widthSet size::3
[07/22 12:40:50    481s] eee: pegSigSF::1.070000
[07/22 12:40:50    481s] Updating RC grid for preRoute extraction ...
[07/22 12:40:50    481s] Initializing multi-corner capacitance tables ... 
[07/22 12:40:50    481s] Initializing multi-corner resistance tables ...
[07/22 12:40:50    481s] Creating RPSQ from WeeR and WRes ...
[07/22 12:40:50    481s] eee: l::1 avDens::0.115775 usedTrk::3563.544159 availTrk::30780.000000 sigTrk::3563.544159
[07/22 12:40:50    481s] eee: l::2 avDens::0.159352 usedTrk::4509.752778 availTrk::28300.500000 sigTrk::4509.752778
[07/22 12:40:50    481s] eee: l::3 avDens::0.172242 usedTrk::5286.098395 availTrk::30690.000000 sigTrk::5286.098395
[07/22 12:40:50    481s] eee: l::4 avDens::0.131035 usedTrk::2968.926610 availTrk::22657.500000 sigTrk::2968.926610
[07/22 12:40:50    481s] eee: l::5 avDens::0.100074 usedTrk::1918.416962 availTrk::19170.000000 sigTrk::1918.416962
[07/22 12:40:50    481s] eee: l::6 avDens::0.081017 usedTrk::1045.971350 availTrk::12910.500000 sigTrk::1045.971350
[07/22 12:40:50    481s] eee: l::7 avDens::0.011548 usedTrk::51.964912 availTrk::4500.000000 sigTrk::51.964912
[07/22 12:40:50    481s] eee: l::8 avDens::0.025511 usedTrk::56.711111 availTrk::2223.000000 sigTrk::56.711111
[07/22 12:40:50    481s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/22 12:40:50    481s] eee: l::10 avDens::0.237266 usedTrk::2775.152342 availTrk::11696.400000 sigTrk::2775.152342
[07/22 12:40:50    481s] eee: l::11 avDens::0.052527 usedTrk::71.856725 availTrk::1368.000000 sigTrk::71.856725
[07/22 12:40:50    481s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/22 12:40:50    481s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.249937 uaWl=1.000000 uaWlH=0.370999 aWlH=0.000000 lMod=0 pMax=0.840600 pMod=81 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[07/22 12:40:50    481s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2278.598M)
[07/22 12:40:50    481s] @innovus 57> reset_parasitics 
[07/22 12:40:51    481s] Reset Parastics called with the command reset_parasitics[07/22 12:40:51    481s] @innovus 58> Performing RC Extraction ...
[07/22 12:40:51    481s] extract_rc 
[07/22 12:40:51    481s] Extraction called for design 'project' of instances=13362 and nets=17092 using extraction engine 'pre_route' .
[07/22 12:40:51    481s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/22 12:40:51    481s] Type 'man IMPEXT-3530' for more detail.
[07/22 12:40:51    481s] pre_route RC Extraction called for design project.
[07/22 12:40:51    481s] RC Extraction called in multi-corner(1) mode.
[07/22 12:40:51    481s] RCMode: PreRoute
[07/22 12:40:51    481s]       RC Corner Indexes            0   
[07/22 12:40:51    481s] Capacitance Scaling Factor   : 1.00000 
[07/22 12:40:51    481s] Resistance Scaling Factor    : 1.00000 
[07/22 12:40:51    481s] Clock Cap. Scaling Factor    : 1.00000 
[07/22 12:40:51    481s] Clock Res. Scaling Factor    : 1.00000 
[07/22 12:40:51    481s] Shrink Factor                : 0.90000
[07/22 12:40:51    481s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/22 12:40:51    481s] Using capacitance table file ...

[07/22 12:40:51    481s] Trim Metal Layers:
[07/22 12:40:51    481s] LayerId::1 widthSet size::4
[07/22 12:40:51    481s] LayerId::2 widthSet size::4
[07/22 12:40:51    481s] LayerId::3 widthSet size::4
[07/22 12:40:51    481s] LayerId::4 widthSet size::4
[07/22 12:40:51    481s] LayerId::5 widthSet size::4
[07/22 12:40:51    481s] LayerId::6 widthSet size::4
[07/22 12:40:51    481s] LayerId::7 widthSet size::5
[07/22 12:40:51    481s] LayerId::8 widthSet size::5
[07/22 12:40:51    481s] LayerId::9 widthSet size::5
[07/22 12:40:51    481s] LayerId::10 widthSet size::4
[07/22 12:40:51    481s] LayerId::11 widthSet size::3
[07/22 12:40:51    481s] eee: pegSigSF::1.070000
[07/22 12:40:51    481s] Updating RC grid for preRoute extraction ...
[07/22 12:40:51    481s] Initializing multi-corner capacitance tables ... 
[07/22 12:40:51    481s] Initializing multi-corner resistance tables ...
[07/22 12:40:51    481s] Creating RPSQ from WeeR and WRes ...
[07/22 12:40:51    481s] eee: l::1 avDens::0.115775 usedTrk::3563.544159 availTrk::30780.000000 sigTrk::3563.544159
[07/22 12:40:51    481s] eee: l::2 avDens::0.159352 usedTrk::4509.752778 availTrk::28300.500000 sigTrk::4509.752778
[07/22 12:40:51    481s] eee: l::3 avDens::0.172242 usedTrk::5286.098395 availTrk::30690.000000 sigTrk::5286.098395
[07/22 12:40:51    481s] eee: l::4 avDens::0.131035 usedTrk::2968.926610 availTrk::22657.500000 sigTrk::2968.926610
[07/22 12:40:51    481s] eee: l::5 avDens::0.100074 usedTrk::1918.416962 availTrk::19170.000000 sigTrk::1918.416962
[07/22 12:40:51    481s] eee: l::6 avDens::0.081017 usedTrk::1045.971350 availTrk::12910.500000 sigTrk::1045.971350
[07/22 12:40:51    481s] eee: l::7 avDens::0.011548 usedTrk::51.964912 availTrk::4500.000000 sigTrk::51.964912
[07/22 12:40:51    481s] eee: l::8 avDens::0.025511 usedTrk::56.711111 availTrk::2223.000000 sigTrk::56.711111
[07/22 12:40:51    481s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/22 12:40:51    481s] eee: l::10 avDens::0.237266 usedTrk::2775.152342 availTrk::11696.400000 sigTrk::2775.152342
[07/22 12:40:51    481s] eee: l::11 avDens::0.052527 usedTrk::71.856725 availTrk::1368.000000 sigTrk::71.856725
[07/22 12:40:51    481s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[07/22 12:40:51    481s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.249937 uaWl=1.000000 uaWlH=0.370999 aWlH=0.000000 lMod=0 pMax=0.840600 pMod=81 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[07/22 12:40:51    481s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2278.598M)
[07/22 12:40:51    481s] @innovus 59> set_db timing_analysis_type ocv

[07/22 12:41:30    489s] 1 ocv
[07/22 12:41:30    489s] @innovus 60> time_design -post_route

[07/22 12:41:49    492s] Switching SI Aware to true by default in postroute mode   
[07/22 12:41:49    492s] AAE_INFO: switching -siAware from false to true ...
[07/22 12:41:49    492s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[07/22 12:41:49    492s] *** time_design #1 [begin] : totSession cpu/real = 0:08:12.7/0:25:30.6 (0.3), mem = 2289.3M
[07/22 12:41:49    492s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or set_db  command. The parasitic data can be regenerated either by extracting the design using the extract_rc command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[07/22 12:41:49    492s] Type 'man IMPEXT-3493' for more detail.
[07/22 12:41:49    492s]  Reset EOS DB
[07/22 12:41:49    492s] Ignoring AAE DB Resetting ...
[07/22 12:41:49    492s] Extraction called for design 'project' of instances=13362 and nets=17092 using extraction engine 'post_route' at effort level 'low' .
[07/22 12:41:49    492s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/22 12:41:49    492s] Type 'man IMPEXT-3530' for more detail.
[07/22 12:41:49    492s] post_route (extract_rc_effort_level low) RC Extraction called for design project.
[07/22 12:41:49    492s] RC Extraction called in multi-corner(1) mode.
[07/22 12:41:49    492s] Process corner(s) are loaded.
[07/22 12:41:49    492s]  Corner: rccorners
[07/22 12:41:49    492s] Metal density calculation for erosion effect completed (CPU=0:00:00.1  MEM=2289.3M)
[07/22 12:41:49    492s] extractDetailRC Option : -outfile /tmp/innovus_temp_29980_c7_nielit_YjTBXi/project_29980_9WGtid.rcdb.d  -extended
[07/22 12:41:49    492s] RC Mode: PostRoute extract_rc_effort_level low [Extended CapTable, RC Table Resistances]
[07/22 12:41:49    492s]       RC Corner Indexes            0   
[07/22 12:41:49    492s] Capacitance Scaling Factor   : 1.00000 
[07/22 12:41:49    492s] Coupling Cap. Scaling Factor : 1.00000 
[07/22 12:41:49    492s] Resistance Scaling Factor    : 1.00000 
[07/22 12:41:49    492s] Clock Cap. Scaling Factor    : 1.00000 
[07/22 12:41:49    492s] Clock Res. Scaling Factor    : 1.00000 
[07/22 12:41:49    492s] Shrink Factor                : 0.90000
[07/22 12:41:49    493s] 
[07/22 12:41:49    493s] Trim Metal Layers:
[07/22 12:41:49    493s] LayerId::1 widthSet size::4
[07/22 12:41:49    493s] LayerId::2 widthSet size::4
[07/22 12:41:49    493s] LayerId::3 widthSet size::4
[07/22 12:41:49    493s] LayerId::4 widthSet size::4
[07/22 12:41:49    493s] LayerId::5 widthSet size::4
[07/22 12:41:49    493s] LayerId::6 widthSet size::4
[07/22 12:41:49    493s] LayerId::7 widthSet size::5
[07/22 12:41:49    493s] LayerId::8 widthSet size::5
[07/22 12:41:49    493s] LayerId::9 widthSet size::5
[07/22 12:41:49    493s] LayerId::10 widthSet size::4
[07/22 12:41:49    493s] LayerId::11 widthSet size::3
[07/22 12:41:49    493s] eee: pegSigSF::1.070000
[07/22 12:41:49    493s] Initializing multi-corner capacitance tables ... 
[07/22 12:41:49    493s] Initializing multi-corner resistance tables ...
[07/22 12:41:49    493s] Creating RPSQ from WeeR and WRes ...
[07/22 12:41:49    493s] eee: l::1 avDens::0.115775 usedTrk::3563.544159 availTrk::30780.000000 sigTrk::3563.544159
[07/22 12:41:49    493s] eee: l::2 avDens::0.159352 usedTrk::4509.752778 availTrk::28300.500000 sigTrk::4509.752778
[07/22 12:41:49    493s] eee: l::3 avDens::0.172242 usedTrk::5286.098395 availTrk::30690.000000 sigTrk::5286.098395
[07/22 12:41:49    493s] eee: l::4 avDens::0.131035 usedTrk::2968.926610 availTrk::22657.500000 sigTrk::2968.926610
[07/22 12:41:49    493s] eee: l::5 avDens::0.100074 usedTrk::1918.416962 availTrk::19170.000000 sigTrk::1918.416962
[07/22 12:41:49    493s] eee: l::6 avDens::0.081017 usedTrk::1045.971350 availTrk::12910.500000 sigTrk::1045.971350
[07/22 12:41:49    493s] eee: l::7 avDens::0.011548 usedTrk::51.964912 availTrk::4500.000000 sigTrk::51.964912
[07/22 12:41:49    493s] eee: l::8 avDens::0.025511 usedTrk::56.711111 availTrk::2223.000000 sigTrk::56.711111
[07/22 12:41:49    493s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/22 12:41:49    493s] eee: l::10 avDens::0.237266 usedTrk::2775.152342 availTrk::11696.400000 sigTrk::2775.152342
[07/22 12:41:49    493s] eee: l::11 avDens::0.052527 usedTrk::71.856725 availTrk::1368.000000 sigTrk::71.856725
[07/22 12:41:49    493s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.249937 uaWl=1.000000 uaWlH=0.370999 aWlH=0.000000 lMod=0 pMax=0.840600 pMod=81 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[07/22 12:41:49    493s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2278.3M)
[07/22 12:41:49    493s] Creating parasitic data file '/tmp/innovus_temp_29980_c7_nielit_YjTBXi/project_29980_9WGtid.rcdb.d' for storing RC.
[07/22 12:41:49    493s] Extracted 10.001% (CPU Time= 0:00:00.2  MEM= 2341.3M)
[07/22 12:41:49    493s] Extracted 20.0008% (CPU Time= 0:00:00.3  MEM= 2341.3M)
[07/22 12:41:49    493s] Extracted 30.0006% (CPU Time= 0:00:00.3  MEM= 2341.3M)
[07/22 12:41:49    493s] Extracted 40.0011% (CPU Time= 0:00:00.4  MEM= 2341.3M)
[07/22 12:41:49    493s] Extracted 50.0009% (CPU Time= 0:00:00.4  MEM= 2341.3M)
[07/22 12:41:49    493s] Extracted 60.0007% (CPU Time= 0:00:00.5  MEM= 2341.3M)
[07/22 12:41:49    493s] Extracted 70.0011% (CPU Time= 0:00:00.6  MEM= 2341.3M)
[07/22 12:41:50    493s] Extracted 80.0009% (CPU Time= 0:00:00.6  MEM= 2341.3M)
[07/22 12:41:50    493s] Extracted 90.0008% (CPU Time= 0:00:00.8  MEM= 2341.3M)
[07/22 12:41:50    494s] Extracted 100% (CPU Time= 0:00:01.0  MEM= 2345.3M)
[07/22 12:41:50    494s] Number of Extracted Resistors     : 298209
[07/22 12:41:50    494s] Number of Extracted Ground Cap.   : 301870
[07/22 12:41:50    494s] Number of Extracted Coupling Cap. : 455752
[07/22 12:41:50    494s] Opening parasitic data file '/tmp/innovus_temp_29980_c7_nielit_YjTBXi/project_29980_9WGtid.rcdb.d' for reading (mem: 2314.746M)
[07/22 12:41:50    494s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[07/22 12:41:50    494s]  Corner: rccorners
[07/22 12:41:50    494s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2314.7M)
[07/22 12:41:50    494s] Creating parasitic data file '/tmp/innovus_temp_29980_c7_nielit_YjTBXi/project_29980_9WGtid.rcdb_Filter.rcdb.d' for storing RC.
[07/22 12:41:50    494s] Closing parasitic data file '/tmp/innovus_temp_29980_c7_nielit_YjTBXi/project_29980_9WGtid.rcdb.d': 17023 access done (mem: 2318.746M)
[07/22 12:41:50    494s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2318.746M)
[07/22 12:41:50    494s] Opening parasitic data file '/tmp/innovus_temp_29980_c7_nielit_YjTBXi/project_29980_9WGtid.rcdb.d' for reading (mem: 2318.746M)
[07/22 12:41:50    494s] processing rcdb (/tmp/innovus_temp_29980_c7_nielit_YjTBXi/project_29980_9WGtid.rcdb.d) for hinst (top) of cell (project);
[07/22 12:41:50    494s] Closing parasitic data file '/tmp/innovus_temp_29980_c7_nielit_YjTBXi/project_29980_9WGtid.rcdb.d': 0 access done (mem: 2318.746M)
[07/22 12:41:50    494s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=2318.746M)
[07/22 12:41:50    494s] PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:01.7  Real Time: 0:00:01.0  MEM: 2318.746M)
[07/22 12:41:50    494s] Starting delay calculation for Setup views
[07/22 12:41:50    494s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/22 12:41:50    494s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[07/22 12:41:50    494s] AAE DB initialization (MEM=2322.77 CPU=0:00:00.0 REAL=0:00:00.0) 
[07/22 12:41:50    494s] AAE_INFO: resetNetProps viewIdx 0 
[07/22 12:41:50    494s] Starting SI iteration 1 using Infinite Timing Windows
[07/22 12:41:50    494s] #################################################################################
[07/22 12:41:50    494s] # Design Stage: PostRoute
[07/22 12:41:50    494s] # Design Name: project
[07/22 12:41:50    494s] # Design Mode: 90nm
[07/22 12:41:50    494s] # Analysis Mode: MMMC OCV 
[07/22 12:41:50    494s] # Parasitics Mode: SPEF/RCDB 
[07/22 12:41:50    494s] # Signoff Settings: SI On 
[07/22 12:41:50    494s] #################################################################################
[07/22 12:41:51    494s] Setting infinite Tws ...
[07/22 12:41:51    494s] AAE_INFO: 1 threads acquired from CTE.
[07/22 12:41:51    494s] First Iteration Infinite Tw... 
[07/22 12:41:51    494s] Calculate early delays in OCV mode...
[07/22 12:41:51    494s] Calculate late delays in OCV mode...
[07/22 12:41:51    494s] Topological Sorting (REAL = 0:00:00.0, MEM = 2322.8M, InitMEM = 2322.8M)
[07/22 12:41:51    494s] Start delay calculation (fullDC) (1 T). (MEM=2322.77)
[07/22 12:41:51    494s] 
[07/22 12:41:51    494s] Trim Metal Layers:
[07/22 12:41:51    494s] LayerId::1 widthSet size::4
[07/22 12:41:51    494s] LayerId::2 widthSet size::4
[07/22 12:41:51    494s] LayerId::3 widthSet size::4
[07/22 12:41:51    494s] LayerId::4 widthSet size::4
[07/22 12:41:51    494s] LayerId::5 widthSet size::4
[07/22 12:41:51    494s] LayerId::6 widthSet size::4
[07/22 12:41:51    494s] LayerId::7 widthSet size::5
[07/22 12:41:51    494s] LayerId::8 widthSet size::5
[07/22 12:41:51    494s] LayerId::9 widthSet size::5
[07/22 12:41:51    494s] LayerId::10 widthSet size::4
[07/22 12:41:51    494s] LayerId::11 widthSet size::3
[07/22 12:41:51    494s] eee: pegSigSF::1.070000
[07/22 12:41:51    494s] Initializing multi-corner capacitance tables ... 
[07/22 12:41:51    494s] Initializing multi-corner resistance tables ...
[07/22 12:41:51    494s] Creating RPSQ from WeeR and WRes ...
[07/22 12:41:51    494s] eee: l::1 avDens::0.115775 usedTrk::3563.544159 availTrk::30780.000000 sigTrk::3563.544159
[07/22 12:41:51    494s] eee: l::2 avDens::0.159352 usedTrk::4509.752778 availTrk::28300.500000 sigTrk::4509.752778
[07/22 12:41:51    494s] eee: l::3 avDens::0.172242 usedTrk::5286.098395 availTrk::30690.000000 sigTrk::5286.098395
[07/22 12:41:51    494s] eee: l::4 avDens::0.131035 usedTrk::2968.926610 availTrk::22657.500000 sigTrk::2968.926610
[07/22 12:41:51    494s] eee: l::5 avDens::0.100074 usedTrk::1918.416962 availTrk::19170.000000 sigTrk::1918.416962
[07/22 12:41:51    494s] eee: l::6 avDens::0.081017 usedTrk::1045.971350 availTrk::12910.500000 sigTrk::1045.971350
[07/22 12:41:51    494s] eee: l::7 avDens::0.011548 usedTrk::51.964912 availTrk::4500.000000 sigTrk::51.964912
[07/22 12:41:51    494s] eee: l::8 avDens::0.025511 usedTrk::56.711111 availTrk::2223.000000 sigTrk::56.711111
[07/22 12:41:51    494s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/22 12:41:51    494s] eee: l::10 avDens::0.237266 usedTrk::2775.152342 availTrk::11696.400000 sigTrk::2775.152342
[07/22 12:41:51    494s] eee: l::11 avDens::0.052527 usedTrk::71.856725 availTrk::1368.000000 sigTrk::71.856725
[07/22 12:41:51    494s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.249937 uaWl=1.000000 uaWlH=0.370999 aWlH=0.000000 lMod=0 pMax=0.840600 pMod=81 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[07/22 12:41:51    494s] Start AAE Lib Loading. (MEM=2334.38)
[07/22 12:41:51    494s] End AAE Lib Loading. (MEM=2353.46 CPU=0:00:00.0 Real=0:00:00.0)
[07/22 12:41:51    494s] End AAE Lib Interpolated Model. (MEM=2353.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/22 12:41:51    494s] Opening parasitic data file '/tmp/innovus_temp_29980_c7_nielit_YjTBXi/project_29980_9WGtid.rcdb.d' for reading (mem: 2353.457M)
[07/22 12:41:51    494s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2353.5M)
[07/22 12:41:52    496s] Total number of fetched objects 17087
[07/22 12:41:52    496s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[07/22 12:41:52    496s] AAE_INFO-618: Total number of nets in the design is 17092,  100.0 percent of the nets selected for SI analysis
[07/22 12:41:52    496s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/22 12:41:52    496s] End delay calculation. (MEM=2377.15 CPU=0:00:01.3 REAL=0:00:01.0)
[07/22 12:41:52    496s] End delay calculation (fullDC). (MEM=2377.15 CPU=0:00:01.5 REAL=0:00:01.0)
[07/22 12:41:52    496s] *** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 2377.2M) ***
[07/22 12:41:52    496s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2369.2M)
[07/22 12:41:52    496s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/22 12:41:52    496s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2369.2M)
[07/22 12:41:52    496s] Starting SI iteration 2
[07/22 12:41:52    496s] Calculate early delays in OCV mode...
[07/22 12:41:52    496s] Calculate late delays in OCV mode...
[07/22 12:41:52    496s] Start delay calculation (fullDC) (1 T). (MEM=2296.27)
[07/22 12:41:52    496s] End AAE Lib Interpolated Model. (MEM=2296.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/22 12:41:52    496s] Glitch Analysis: View wc -- Total Number of Nets Skipped = 0. 
[07/22 12:41:52    496s] Glitch Analysis: View wc -- Total Number of Nets Analyzed = 17087. 
[07/22 12:41:52    496s] Total number of fetched objects 17087
[07/22 12:41:52    496s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[07/22 12:41:52    496s] AAE_INFO-618: Total number of nets in the design is 17092,  0.4 percent of the nets selected for SI analysis
[07/22 12:41:52    496s] End delay calculation. (MEM=2341.96 CPU=0:00:00.1 REAL=0:00:00.0)
[07/22 12:41:52    496s] End delay calculation (fullDC). (MEM=2341.96 CPU=0:00:00.1 REAL=0:00:00.0)
[07/22 12:41:52    496s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2342.0M) ***
[07/22 12:41:53    496s] *** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:03.0 totSessionCpu=0:08:17 mem=2342.0M)
[07/22 12:41:53    496s] Effort level <high> specified for reg2reg path_group
[07/22 12:41:53    496s] All LLGs are deleted
[07/22 12:41:53    496s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:41:53    496s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:41:53    496s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2302.0M, EPOCH TIME: 1753168313.170130
[07/22 12:41:53    496s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2302.0M, EPOCH TIME: 1753168313.170323
[07/22 12:41:53    496s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2302.0M, EPOCH TIME: 1753168313.171874
[07/22 12:41:53    496s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:41:53    496s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:41:53    496s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2302.0M, EPOCH TIME: 1753168313.172513
[07/22 12:41:53    496s] Max number of tech site patterns supported in site array is 256.
[07/22 12:41:53    496s] Core basic site is CoreSite
[07/22 12:41:53    496s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[07/22 12:41:53    496s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2302.0M, EPOCH TIME: 1753168313.183510
[07/22 12:41:53    496s] After signature check, allow fast init is false, keep pre-filter is true.
[07/22 12:41:53    496s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/22 12:41:53    496s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.005, REAL:0.005, MEM:2302.0M, EPOCH TIME: 1753168313.188983
[07/22 12:41:53    496s] SiteArray: non-trimmed site array dimensions = 177 x 1516
[07/22 12:41:53    496s] SiteArray: use 1,359,872 bytes
[07/22 12:41:53    496s] SiteArray: current memory after site array memory allocation 2302.0M
[07/22 12:41:53    496s] SiteArray: FP blocked sites are writable
[07/22 12:41:53    496s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2302.0M, EPOCH TIME: 1753168313.190853
[07/22 12:41:53    496s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.060, REAL:0.060, MEM:2302.0M, EPOCH TIME: 1753168313.250777
[07/22 12:41:53    496s] SiteArray: number of non floorplan blocked sites for llg default is 268332
[07/22 12:41:53    496s] Atter site array init, number of instance map data is 0.
[07/22 12:41:53    496s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.080, REAL:0.080, MEM:2302.0M, EPOCH TIME: 1753168313.252829
[07/22 12:41:53    496s] 
[07/22 12:41:53    496s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:41:53    496s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.082, REAL:0.082, MEM:2302.0M, EPOCH TIME: 1753168313.253808
[07/22 12:41:53    496s] All LLGs are deleted
[07/22 12:41:53    496s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:41:53    496s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:41:53    496s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2302.0M, EPOCH TIME: 1753168313.255991
[07/22 12:41:53    496s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2302.0M, EPOCH TIME: 1753168313.256116
[07/22 12:41:54    497s] 
[07/22 12:41:54    497s] ------------------------------------------------------------------
[07/22 12:41:54    497s]          time_design Summary
[07/22 12:41:54    497s] ------------------------------------------------------------------
[07/22 12:41:54    497s] 
[07/22 12:41:54    497s] Setup views included:
[07/22 12:41:54    497s]  wc 
[07/22 12:41:54    497s] 
[07/22 12:41:54    497s] +--------------------+---------+---------+---------+
[07/22 12:41:54    497s] |     Setup mode     |   all   | reg2reg | default |
[07/22 12:41:54    497s] +--------------------+---------+---------+---------+
[07/22 12:41:54    497s] |           WNS (ns):|  0.000  |   N/A   |  0.000  |
[07/22 12:41:54    497s] |           TNS (ns):|  0.000  |   N/A   |  0.000  |
[07/22 12:41:54    497s] |    Violating Paths:|    0    |   N/A   |    0    |
[07/22 12:41:54    497s] |          All Paths:|    0    |   N/A   |    0    |
[07/22 12:41:54    497s] +--------------------+---------+---------+---------+
[07/22 12:41:54    497s] 
[07/22 12:41:54    497s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/22 12:41:54    497s] +----------------+-------------------------------+------------------+
[07/22 12:41:54    497s] |                |              Real             |       Total      |
[07/22 12:41:54    497s] |    DRVs        +------------------+------------+------------------|
[07/22 12:41:54    497s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[07/22 12:41:54    497s] +----------------+------------------+------------+------------------+
[07/22 12:41:54    497s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[07/22 12:41:54    497s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[07/22 12:41:54    497s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[07/22 12:41:54    497s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[07/22 12:41:54    497s] +----------------+------------------+------------+------------------+
[07/22 12:41:54    497s] 
[07/22 12:41:54    497s] All LLGs are deleted
[07/22 12:41:54    497s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:41:54    497s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:41:54    497s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2315.5M, EPOCH TIME: 1753168314.091559
[07/22 12:41:54    497s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2315.5M, EPOCH TIME: 1753168314.091719
[07/22 12:41:54    497s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2315.5M, EPOCH TIME: 1753168314.093293
[07/22 12:41:54    497s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:41:54    497s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:41:54    497s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2315.5M, EPOCH TIME: 1753168314.093963
[07/22 12:41:54    497s] Max number of tech site patterns supported in site array is 256.
[07/22 12:41:54    497s] Core basic site is CoreSite
[07/22 12:41:54    497s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[07/22 12:41:54    497s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2315.5M, EPOCH TIME: 1753168314.104885
[07/22 12:41:54    497s] After signature check, allow fast init is true, keep pre-filter is true.
[07/22 12:41:54    497s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/22 12:41:54    497s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.005, REAL:0.005, MEM:2315.5M, EPOCH TIME: 1753168314.110017
[07/22 12:41:54    497s] Fast DP-INIT is on for default
[07/22 12:41:54    497s] Atter site array init, number of instance map data is 0.
[07/22 12:41:54    497s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.018, REAL:0.018, MEM:2315.5M, EPOCH TIME: 1753168314.112227
[07/22 12:41:54    497s] 
[07/22 12:41:54    497s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:41:54    497s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.020, MEM:2315.5M, EPOCH TIME: 1753168314.113218
[07/22 12:41:54    497s] All LLGs are deleted
[07/22 12:41:54    497s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:41:54    497s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:41:54    497s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2315.5M, EPOCH TIME: 1753168314.115400
[07/22 12:41:54    497s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2315.5M, EPOCH TIME: 1753168314.115528
[07/22 12:41:54    497s] Density: 42.386%
[07/22 12:41:54    497s] ------------------------------------------------------------------
[07/22 12:41:54    497s] All LLGs are deleted
[07/22 12:41:54    497s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:41:54    497s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:41:54    497s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2315.5M, EPOCH TIME: 1753168314.119783
[07/22 12:41:54    497s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2315.5M, EPOCH TIME: 1753168314.119920
[07/22 12:41:54    497s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2315.5M, EPOCH TIME: 1753168314.121418
[07/22 12:41:54    497s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:41:54    497s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:41:54    497s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2315.5M, EPOCH TIME: 1753168314.122034
[07/22 12:41:54    497s] Max number of tech site patterns supported in site array is 256.
[07/22 12:41:54    497s] Core basic site is CoreSite
[07/22 12:41:54    497s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[07/22 12:41:54    497s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2315.5M, EPOCH TIME: 1753168314.132844
[07/22 12:41:54    497s] After signature check, allow fast init is true, keep pre-filter is true.
[07/22 12:41:54    497s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/22 12:41:54    497s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.005, REAL:0.005, MEM:2315.5M, EPOCH TIME: 1753168314.137901
[07/22 12:41:54    497s] Fast DP-INIT is on for default
[07/22 12:41:54    497s] Atter site array init, number of instance map data is 0.
[07/22 12:41:54    497s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.018, REAL:0.018, MEM:2315.5M, EPOCH TIME: 1753168314.140010
[07/22 12:41:54    497s] 
[07/22 12:41:54    497s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:41:54    497s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.020, MEM:2315.5M, EPOCH TIME: 1753168314.140982
[07/22 12:41:54    497s] All LLGs are deleted
[07/22 12:41:54    497s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:41:54    497s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:41:54    497s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2315.5M, EPOCH TIME: 1753168314.143116
[07/22 12:41:54    497s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2315.5M, EPOCH TIME: 1753168314.143236
[07/22 12:41:54    497s] Reported timing to dir ./timingReports
[07/22 12:41:54    497s] Total CPU time: 4.61 sec
[07/22 12:41:54    497s] Total Real time: 5.0 sec
[07/22 12:41:54    497s] Total Memory Usage: 2315.546875 Mbytes
[07/22 12:41:54    497s] Reset AAE Options
[07/22 12:41:54    497s] Info: pop threads available for lower-level modules during optimization.
[07/22 12:41:54    497s] 
[07/22 12:41:54    497s] =============================================================================================
[07/22 12:41:54    497s]  Final TAT Report : time_design #1                                              21.15-s110_1
[07/22 12:41:54    497s] =============================================================================================
[07/22 12:41:54    497s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/22 12:41:54    497s] ---------------------------------------------------------------------------------------------
[07/22 12:41:54    497s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:41:54    497s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.9 % )     0:00:01.0 /  0:00:00.5    0.5
[07/22 12:41:54    497s] [ DrvReport              ]      1   0:00:00.7  (  14.2 % )     0:00:00.7 /  0:00:00.2    0.3
[07/22 12:41:54    497s] [ ExtractRC              ]      1   0:00:01.6  (  32.2 % )     0:00:01.6 /  0:00:01.7    1.0
[07/22 12:41:54    497s] [ TimingUpdate           ]      2   0:00:00.6  (  10.9 % )     0:00:02.4 /  0:00:02.4    1.0
[07/22 12:41:54    497s] [ FullDelayCalc          ]      2   0:00:01.8  (  36.4 % )     0:00:01.8 /  0:00:01.9    1.0
[07/22 12:41:54    497s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:41:54    497s] [ GenerateReports        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:41:54    497s] [ MISC                   ]          0:00:00.2  (   3.1 % )     0:00:00.2 /  0:00:00.1    1.0
[07/22 12:41:54    497s] ---------------------------------------------------------------------------------------------
[07/22 12:41:54    497s]  time_design #1 TOTAL               0:00:05.1  ( 100.0 % )     0:00:05.1 /  0:00:04.6    0.9
[07/22 12:41:54    497s] ---------------------------------------------------------------------------------------------
[07/22 12:41:54    497s] 
[07/22 12:41:54    497s] *** time_design #1 [finish] : cpu/real = 0:00:04.6/0:00:05.1 (0.9), totSession cpu/real = 0:08:17.3/0:25:35.7 (0.3), mem = 2315.5M
[07/22 12:41:54    497s] 0
[07/22 12:41:54    497s] @innovus 61> time_design -post_route -hold

[07/22 12:42:14    501s] *** time_design #2 [begin] : totSession cpu/real = 0:08:21.2/0:25:55.7 (0.3), mem = 2315.5M
[07/22 12:42:14    501s]  Reset EOS DB
[07/22 12:42:14    501s] Ignoring AAE DB Resetting ...
[07/22 12:42:14    501s] Closing parasitic data file '/tmp/innovus_temp_29980_c7_nielit_YjTBXi/project_29980_9WGtid.rcdb.d': 17023 access done (mem: 2315.547M)
[07/22 12:42:14    501s] Extraction called for design 'project' of instances=13362 and nets=17092 using extraction engine 'post_route' at effort level 'low' .
[07/22 12:42:14    501s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/22 12:42:14    501s] Type 'man IMPEXT-3530' for more detail.
[07/22 12:42:14    501s] post_route (extract_rc_effort_level low) RC Extraction called for design project.
[07/22 12:42:14    501s] RC Extraction called in multi-corner(1) mode.
[07/22 12:42:14    501s] Process corner(s) are loaded.
[07/22 12:42:14    501s]  Corner: rccorners
[07/22 12:42:14    501s] Metal density calculation for erosion effect completed (CPU=0:00:00.1  MEM=2315.55M)
[07/22 12:42:14    501s] extractDetailRC Option : -outfile /tmp/innovus_temp_29980_c7_nielit_YjTBXi/project_29980_9WGtid.rcdb.d -maxResLength 222.222  -extended
[07/22 12:42:14    501s] RC Mode: PostRoute extract_rc_effort_level low [Extended CapTable, RC Table Resistances]
[07/22 12:42:14    501s]       RC Corner Indexes            0   
[07/22 12:42:14    501s] Capacitance Scaling Factor   : 1.00000 
[07/22 12:42:14    501s] Coupling Cap. Scaling Factor : 1.00000 
[07/22 12:42:14    501s] Resistance Scaling Factor    : 1.00000 
[07/22 12:42:14    501s] Clock Cap. Scaling Factor    : 1.00000 
[07/22 12:42:14    501s] Clock Res. Scaling Factor    : 1.00000 
[07/22 12:42:14    501s] Shrink Factor                : 0.90000
[07/22 12:42:14    501s] 
[07/22 12:42:14    501s] Trim Metal Layers:
[07/22 12:42:14    501s] LayerId::1 widthSet size::4
[07/22 12:42:14    501s] LayerId::2 widthSet size::4
[07/22 12:42:14    501s] LayerId::3 widthSet size::4
[07/22 12:42:14    501s] LayerId::4 widthSet size::4
[07/22 12:42:14    501s] LayerId::5 widthSet size::4
[07/22 12:42:14    501s] LayerId::6 widthSet size::4
[07/22 12:42:14    501s] LayerId::7 widthSet size::5
[07/22 12:42:14    501s] LayerId::8 widthSet size::5
[07/22 12:42:14    501s] LayerId::9 widthSet size::5
[07/22 12:42:14    501s] LayerId::10 widthSet size::4
[07/22 12:42:14    501s] LayerId::11 widthSet size::3
[07/22 12:42:14    501s] eee: pegSigSF::1.070000
[07/22 12:42:14    501s] Initializing multi-corner capacitance tables ... 
[07/22 12:42:14    501s] Initializing multi-corner resistance tables ...
[07/22 12:42:14    501s] Creating RPSQ from WeeR and WRes ...
[07/22 12:42:14    501s] eee: l::1 avDens::0.115775 usedTrk::3563.544159 availTrk::30780.000000 sigTrk::3563.544159
[07/22 12:42:14    501s] eee: l::2 avDens::0.159352 usedTrk::4509.752778 availTrk::28300.500000 sigTrk::4509.752778
[07/22 12:42:14    501s] eee: l::3 avDens::0.172242 usedTrk::5286.098395 availTrk::30690.000000 sigTrk::5286.098395
[07/22 12:42:14    501s] eee: l::4 avDens::0.131035 usedTrk::2968.926610 availTrk::22657.500000 sigTrk::2968.926610
[07/22 12:42:14    501s] eee: l::5 avDens::0.100074 usedTrk::1918.416962 availTrk::19170.000000 sigTrk::1918.416962
[07/22 12:42:14    501s] eee: l::6 avDens::0.081017 usedTrk::1045.971350 availTrk::12910.500000 sigTrk::1045.971350
[07/22 12:42:14    501s] eee: l::7 avDens::0.011548 usedTrk::51.964912 availTrk::4500.000000 sigTrk::51.964912
[07/22 12:42:14    501s] eee: l::8 avDens::0.025511 usedTrk::56.711111 availTrk::2223.000000 sigTrk::56.711111
[07/22 12:42:14    501s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/22 12:42:14    501s] eee: l::10 avDens::0.237266 usedTrk::2775.152342 availTrk::11696.400000 sigTrk::2775.152342
[07/22 12:42:14    501s] eee: l::11 avDens::0.052527 usedTrk::71.856725 availTrk::1368.000000 sigTrk::71.856725
[07/22 12:42:14    501s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.249937 uaWl=1.000000 uaWlH=0.370999 aWlH=0.000000 lMod=0 pMax=0.840600 pMod=81 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[07/22 12:42:14    501s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2313.5M)
[07/22 12:42:14    501s] Creating parasitic data file '/tmp/innovus_temp_29980_c7_nielit_YjTBXi/project_29980_9WGtid.rcdb.d' for storing RC.
[07/22 12:42:14    501s] Extracted 10.001% (CPU Time= 0:00:00.2  MEM= 2384.5M)
[07/22 12:42:14    501s] Extracted 20.0008% (CPU Time= 0:00:00.3  MEM= 2384.5M)
[07/22 12:42:14    501s] Extracted 30.0006% (CPU Time= 0:00:00.3  MEM= 2384.5M)
[07/22 12:42:14    501s] Extracted 40.0011% (CPU Time= 0:00:00.4  MEM= 2384.5M)
[07/22 12:42:14    501s] Extracted 50.0009% (CPU Time= 0:00:00.4  MEM= 2384.5M)
[07/22 12:42:14    501s] Extracted 60.0007% (CPU Time= 0:00:00.5  MEM= 2384.5M)
[07/22 12:42:14    502s] Extracted 70.0011% (CPU Time= 0:00:00.6  MEM= 2384.5M)
[07/22 12:42:15    502s] Extracted 80.0009% (CPU Time= 0:00:00.6  MEM= 2384.5M)
[07/22 12:42:15    502s] Extracted 90.0008% (CPU Time= 0:00:00.8  MEM= 2384.5M)
[07/22 12:42:15    502s] Extracted 100% (CPU Time= 0:00:01.0  MEM= 2388.5M)
[07/22 12:42:15    502s] Number of Extracted Resistors     : 298209
[07/22 12:42:15    502s] Number of Extracted Ground Cap.   : 301870
[07/22 12:42:15    502s] Number of Extracted Coupling Cap. : 455752
[07/22 12:42:15    502s] Opening parasitic data file '/tmp/innovus_temp_29980_c7_nielit_YjTBXi/project_29980_9WGtid.rcdb.d' for reading (mem: 2365.254M)
[07/22 12:42:15    502s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[07/22 12:42:15    502s]  Corner: rccorners
[07/22 12:42:15    502s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2365.3M)
[07/22 12:42:15    502s] Creating parasitic data file '/tmp/innovus_temp_29980_c7_nielit_YjTBXi/project_29980_9WGtid.rcdb_Filter.rcdb.d' for storing RC.
[07/22 12:42:15    502s] Closing parasitic data file '/tmp/innovus_temp_29980_c7_nielit_YjTBXi/project_29980_9WGtid.rcdb.d': 17023 access done (mem: 2369.254M)
[07/22 12:42:15    502s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2369.254M)
[07/22 12:42:15    502s] Opening parasitic data file '/tmp/innovus_temp_29980_c7_nielit_YjTBXi/project_29980_9WGtid.rcdb.d' for reading (mem: 2369.254M)
[07/22 12:42:15    502s] processing rcdb (/tmp/innovus_temp_29980_c7_nielit_YjTBXi/project_29980_9WGtid.rcdb.d) for hinst (top) of cell (project);
[07/22 12:42:15    502s] Closing parasitic data file '/tmp/innovus_temp_29980_c7_nielit_YjTBXi/project_29980_9WGtid.rcdb.d': 0 access done (mem: 2369.254M)
[07/22 12:42:15    502s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=2369.254M)
[07/22 12:42:15    502s] PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:01.0  MEM: 2369.254M)
[07/22 12:42:15    502s] 
[07/22 12:42:15    502s] TimeStamp Deleting Cell Server Begin ...
[07/22 12:42:15    502s] Deleting Lib Analyzer.
[07/22 12:42:15    502s] 
[07/22 12:42:15    502s] TimeStamp Deleting Cell Server End ...
[07/22 12:42:15    502s] Effort level <high> specified for reg2reg path_group
[07/22 12:42:16    503s] All LLGs are deleted
[07/22 12:42:16    503s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:42:16    503s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:42:16    503s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2304.6M, EPOCH TIME: 1753168336.078156
[07/22 12:42:16    503s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2304.6M, EPOCH TIME: 1753168336.078339
[07/22 12:42:16    503s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2304.6M, EPOCH TIME: 1753168336.079882
[07/22 12:42:16    503s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:42:16    503s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:42:16    503s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2304.6M, EPOCH TIME: 1753168336.080517
[07/22 12:42:16    503s] Max number of tech site patterns supported in site array is 256.
[07/22 12:42:16    503s] Core basic site is CoreSite
[07/22 12:42:16    503s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[07/22 12:42:16    503s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2304.6M, EPOCH TIME: 1753168336.091229
[07/22 12:42:16    503s] After signature check, allow fast init is true, keep pre-filter is true.
[07/22 12:42:16    503s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/22 12:42:16    503s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.005, REAL:0.005, MEM:2304.6M, EPOCH TIME: 1753168336.096306
[07/22 12:42:16    503s] Fast DP-INIT is on for default
[07/22 12:42:16    503s] Atter site array init, number of instance map data is 0.
[07/22 12:42:16    503s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.018, REAL:0.018, MEM:2304.6M, EPOCH TIME: 1753168336.098618
[07/22 12:42:16    503s] 
[07/22 12:42:16    503s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:42:16    503s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.020, MEM:2304.6M, EPOCH TIME: 1753168336.099612
[07/22 12:42:16    503s] All LLGs are deleted
[07/22 12:42:16    503s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:42:16    503s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:42:16    503s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2304.6M, EPOCH TIME: 1753168336.101756
[07/22 12:42:16    503s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2304.6M, EPOCH TIME: 1753168336.101880
[07/22 12:42:16    503s] Starting delay calculation for Hold views
[07/22 12:42:16    503s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/22 12:42:16    503s] AAE_INFO: resetNetProps viewIdx 1 
[07/22 12:42:16    503s] Starting SI iteration 1 using Infinite Timing Windows
[07/22 12:42:16    503s] #################################################################################
[07/22 12:42:16    503s] # Design Stage: PostRoute
[07/22 12:42:16    503s] # Design Name: project
[07/22 12:42:16    503s] # Design Mode: 90nm
[07/22 12:42:16    503s] # Analysis Mode: MMMC OCV 
[07/22 12:42:16    503s] # Parasitics Mode: SPEF/RCDB 
[07/22 12:42:16    503s] # Signoff Settings: SI On 
[07/22 12:42:16    503s] #################################################################################
[07/22 12:42:16    503s] Setting infinite Tws ...
[07/22 12:42:16    503s] AAE_INFO: 1 threads acquired from CTE.
[07/22 12:42:16    503s] First Iteration Infinite Tw... 
[07/22 12:42:16    503s] Calculate late delays in OCV mode...
[07/22 12:42:16    503s] Calculate early delays in OCV mode...
[07/22 12:42:16    503s] Topological Sorting (REAL = 0:00:00.0, MEM = 2302.6M, InitMEM = 2302.6M)
[07/22 12:42:16    503s] Start delay calculation (fullDC) (1 T). (MEM=2302.55)
[07/22 12:42:16    503s] *** Calculating scaling factor for min_timing libraries using the default operating condition of each library.
[07/22 12:42:16    503s] 
[07/22 12:42:16    503s] Trim Metal Layers:
[07/22 12:42:16    503s] LayerId::1 widthSet size::4
[07/22 12:42:16    503s] LayerId::2 widthSet size::4
[07/22 12:42:16    503s] LayerId::3 widthSet size::4
[07/22 12:42:16    503s] LayerId::4 widthSet size::4
[07/22 12:42:16    503s] LayerId::5 widthSet size::4
[07/22 12:42:16    503s] LayerId::6 widthSet size::4
[07/22 12:42:16    503s] LayerId::7 widthSet size::5
[07/22 12:42:16    503s] LayerId::8 widthSet size::5
[07/22 12:42:16    503s] LayerId::9 widthSet size::5
[07/22 12:42:16    503s] LayerId::10 widthSet size::4
[07/22 12:42:16    503s] LayerId::11 widthSet size::3
[07/22 12:42:16    503s] eee: pegSigSF::1.070000
[07/22 12:42:16    503s] Initializing multi-corner capacitance tables ... 
[07/22 12:42:16    503s] Initializing multi-corner resistance tables ...
[07/22 12:42:16    503s] Creating RPSQ from WeeR and WRes ...
[07/22 12:42:16    503s] eee: l::1 avDens::0.115775 usedTrk::3563.544159 availTrk::30780.000000 sigTrk::3563.544159
[07/22 12:42:16    503s] eee: l::2 avDens::0.159352 usedTrk::4509.752778 availTrk::28300.500000 sigTrk::4509.752778
[07/22 12:42:16    503s] eee: l::3 avDens::0.172242 usedTrk::5286.098395 availTrk::30690.000000 sigTrk::5286.098395
[07/22 12:42:16    503s] eee: l::4 avDens::0.131035 usedTrk::2968.926610 availTrk::22657.500000 sigTrk::2968.926610
[07/22 12:42:16    503s] eee: l::5 avDens::0.100074 usedTrk::1918.416962 availTrk::19170.000000 sigTrk::1918.416962
[07/22 12:42:16    503s] eee: l::6 avDens::0.081017 usedTrk::1045.971350 availTrk::12910.500000 sigTrk::1045.971350
[07/22 12:42:16    503s] eee: l::7 avDens::0.011548 usedTrk::51.964912 availTrk::4500.000000 sigTrk::51.964912
[07/22 12:42:16    503s] eee: l::8 avDens::0.025511 usedTrk::56.711111 availTrk::2223.000000 sigTrk::56.711111
[07/22 12:42:16    503s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[07/22 12:42:16    503s] eee: l::10 avDens::0.237266 usedTrk::2775.152342 availTrk::11696.400000 sigTrk::2775.152342
[07/22 12:42:16    503s] eee: l::11 avDens::0.052527 usedTrk::71.856725 availTrk::1368.000000 sigTrk::71.856725
[07/22 12:42:16    503s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.249937 uaWl=1.000000 uaWlH=0.370999 aWlH=0.000000 lMod=0 pMax=0.840600 pMod=81 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000
[07/22 12:42:16    503s] End AAE Lib Interpolated Model. (MEM=2314.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/22 12:42:16    503s] Opening parasitic data file '/tmp/innovus_temp_29980_c7_nielit_YjTBXi/project_29980_9WGtid.rcdb.d' for reading (mem: 2312.160M)
[07/22 12:42:16    503s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2312.2M)
[07/22 12:42:17    504s] Total number of fetched objects 17087
[07/22 12:42:17    504s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[07/22 12:42:17    504s] AAE_INFO-618: Total number of nets in the design is 17092,  100.0 percent of the nets selected for SI analysis
[07/22 12:42:17    504s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/22 12:42:17    504s] End delay calculation. (MEM=2332.38 CPU=0:00:01.3 REAL=0:00:01.0)
[07/22 12:42:17    504s] End delay calculation (fullDC). (MEM=2332.38 CPU=0:00:01.6 REAL=0:00:01.0)
[07/22 12:42:17    504s] *** CDM Built up (cpu=0:00:01.6  real=0:00:01.0  mem= 2332.4M) ***
[07/22 12:42:17    504s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2332.4M)
[07/22 12:42:17    504s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/22 12:42:17    504s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2332.4M)
[07/22 12:42:17    504s] Starting SI iteration 2
[07/22 12:42:17    505s] Calculate late delays in OCV mode...
[07/22 12:42:17    505s] Calculate early delays in OCV mode...
[07/22 12:42:17    505s] Start delay calculation (fullDC) (1 T). (MEM=2296.5)
[07/22 12:42:17    505s] End AAE Lib Interpolated Model. (MEM=2296.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/22 12:42:18    505s] Glitch Analysis: View bc -- Total Number of Nets Skipped = 0. 
[07/22 12:42:18    505s] Glitch Analysis: View bc -- Total Number of Nets Analyzed = 17087. 
[07/22 12:42:18    505s] Total number of fetched objects 17087
[07/22 12:42:18    505s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[07/22 12:42:18    505s] AAE_INFO-618: Total number of nets in the design is 17092,  0.4 percent of the nets selected for SI analysis
[07/22 12:42:18    505s] End delay calculation. (MEM=2342.19 CPU=0:00:00.0 REAL=0:00:00.0)
[07/22 12:42:18    505s] End delay calculation (fullDC). (MEM=2342.19 CPU=0:00:00.1 REAL=0:00:01.0)
[07/22 12:42:18    505s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 2342.2M) ***
[07/22 12:42:18    505s] *** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:08:25 mem=2342.2M)
[07/22 12:42:18    505s] 
[07/22 12:42:18    505s] ------------------------------------------------------------------
[07/22 12:42:18    505s]          time_design Summary
[07/22 12:42:18    505s] ------------------------------------------------------------------
[07/22 12:42:18    505s] 
[07/22 12:42:18    505s] Hold views included:
[07/22 12:42:18    505s]  bc 
[07/22 12:42:18    505s] 
[07/22 12:42:18    505s] +--------------------+---------+---------+---------+
[07/22 12:42:18    505s] |     Hold mode      |   all   | reg2reg | default |
[07/22 12:42:18    505s] +--------------------+---------+---------+---------+
[07/22 12:42:18    505s] |           WNS (ns):|  0.000  |   N/A   |  0.000  |
[07/22 12:42:18    505s] |           TNS (ns):|  0.000  |   N/A   |  0.000  |
[07/22 12:42:18    505s] |    Violating Paths:|    0    |   N/A   |    0    |
[07/22 12:42:18    505s] |          All Paths:|    0    |   N/A   |    0    |
[07/22 12:42:18    505s] +--------------------+---------+---------+---------+
[07/22 12:42:18    505s] 
[07/22 12:42:18    505s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[07/22 12:42:18    505s] All LLGs are deleted
[07/22 12:42:18    505s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:42:18    505s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:42:18    505s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2302.2M, EPOCH TIME: 1753168338.212891
[07/22 12:42:18    505s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2302.2M, EPOCH TIME: 1753168338.213063
[07/22 12:42:18    505s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2302.2M, EPOCH TIME: 1753168338.214615
[07/22 12:42:18    505s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:42:18    505s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:42:18    505s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2302.2M, EPOCH TIME: 1753168338.215256
[07/22 12:42:18    505s] Max number of tech site patterns supported in site array is 256.
[07/22 12:42:18    505s] Core basic site is CoreSite
[07/22 12:42:18    505s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[07/22 12:42:18    505s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2302.2M, EPOCH TIME: 1753168338.226089
[07/22 12:42:18    505s] After signature check, allow fast init is true, keep pre-filter is true.
[07/22 12:42:18    505s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/22 12:42:18    505s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.005, REAL:0.005, MEM:2302.2M, EPOCH TIME: 1753168338.231285
[07/22 12:42:18    505s] Fast DP-INIT is on for default
[07/22 12:42:18    505s] Atter site array init, number of instance map data is 0.
[07/22 12:42:18    505s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.018, REAL:0.018, MEM:2302.2M, EPOCH TIME: 1753168338.233540
[07/22 12:42:18    505s] 
[07/22 12:42:18    505s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:42:18    505s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.020, MEM:2302.2M, EPOCH TIME: 1753168338.234543
[07/22 12:42:18    505s] All LLGs are deleted
[07/22 12:42:18    505s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:42:18    505s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:42:18    505s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2302.2M, EPOCH TIME: 1753168338.236692
[07/22 12:42:18    505s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2302.2M, EPOCH TIME: 1753168338.236822
[07/22 12:42:18    505s] Density: 42.386%
[07/22 12:42:18    505s] ------------------------------------------------------------------
[07/22 12:42:18    505s] All LLGs are deleted
[07/22 12:42:18    505s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:42:18    505s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:42:18    505s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2302.2M, EPOCH TIME: 1753168338.241112
[07/22 12:42:18    505s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2302.2M, EPOCH TIME: 1753168338.241260
[07/22 12:42:18    505s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2302.2M, EPOCH TIME: 1753168338.242772
[07/22 12:42:18    505s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:42:18    505s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:42:18    505s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2302.2M, EPOCH TIME: 1753168338.243403
[07/22 12:42:18    505s] Max number of tech site patterns supported in site array is 256.
[07/22 12:42:18    505s] Core basic site is CoreSite
[07/22 12:42:18    505s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[07/22 12:42:18    505s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2302.2M, EPOCH TIME: 1753168338.254494
[07/22 12:42:18    505s] After signature check, allow fast init is true, keep pre-filter is true.
[07/22 12:42:18    505s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[07/22 12:42:18    505s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.005, REAL:0.005, MEM:2302.2M, EPOCH TIME: 1753168338.259617
[07/22 12:42:18    505s] Fast DP-INIT is on for default
[07/22 12:42:18    505s] Atter site array init, number of instance map data is 0.
[07/22 12:42:18    505s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.019, REAL:0.019, MEM:2302.2M, EPOCH TIME: 1753168338.261948
[07/22 12:42:18    505s] 
[07/22 12:42:18    505s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 12:42:18    505s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.020, MEM:2302.2M, EPOCH TIME: 1753168338.262970
[07/22 12:42:18    505s] All LLGs are deleted
[07/22 12:42:18    505s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:42:18    505s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 12:42:18    505s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2302.2M, EPOCH TIME: 1753168338.265179
[07/22 12:42:18    505s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2302.2M, EPOCH TIME: 1753168338.265323
[07/22 12:42:18    505s] Reported timing to dir ./timingReports
[07/22 12:42:18    505s] Total CPU time: 4.2 sec
[07/22 12:42:18    505s] Total Real time: 4.0 sec
[07/22 12:42:18    505s] Total Memory Usage: 2274.464844 Mbytes
[07/22 12:42:18    505s] Reset AAE Options
[07/22 12:42:18    505s] 
[07/22 12:42:18    505s] =============================================================================================
[07/22 12:42:18    505s]  Final TAT Report : time_design #2                                              21.15-s110_1
[07/22 12:42:18    505s] =============================================================================================
[07/22 12:42:18    505s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[07/22 12:42:18    505s] ---------------------------------------------------------------------------------------------
[07/22 12:42:18    505s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:42:18    505s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.1 % )     0:00:02.2 /  0:00:02.2    1.0
[07/22 12:42:18    505s] [ ExtractRC              ]      1   0:00:01.7  (  40.3 % )     0:00:01.7 /  0:00:01.7    1.0
[07/22 12:42:18    505s] [ TimingUpdate           ]      1   0:00:00.5  (  11.2 % )     0:00:02.1 /  0:00:02.1    1.0
[07/22 12:42:18    505s] [ FullDelayCalc          ]      2   0:00:01.6  (  39.3 % )     0:00:01.6 /  0:00:01.7    1.0
[07/22 12:42:18    505s] [ TimingReport           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:42:18    505s] [ GenerateReports        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[07/22 12:42:18    505s] [ MISC                   ]          0:00:00.3  (   6.8 % )     0:00:00.3 /  0:00:00.3    1.0
[07/22 12:42:18    505s] ---------------------------------------------------------------------------------------------
[07/22 12:42:18    505s]  time_design #2 TOTAL               0:00:04.1  ( 100.0 % )     0:00:04.1 /  0:00:04.2    1.0
[07/22 12:42:18    505s] ---------------------------------------------------------------------------------------------
[07/22 12:42:18    505s] 
[07/22 12:42:18    505s] *** time_design #2 [finish] : cpu/real = 0:00:04.2/0:00:04.1 (1.0), totSession cpu/real = 0:08:25.4/0:25:59.8 (0.3), mem = 2274.5M
[07/22 12:42:18    505s] 0
[07/22 12:42:18    505s] @innovus 62> gui_select -point {-94.36600 236.18050}
[07/22 12:42:28    507s] @innovus 63> set_db check_drc_disable_rules {} ; set_db check_drc_ndr_spacing auto ; set_db check_drc_check_only default ; set_db check_drc_inside_via_def true ; set_db check_drc_exclude_pg_net false ; set_db check_drc_ignore_trial_route false ; set_db check_drc_ignore_cell_blockage false ; set_db check_drc_use_min_spacing_on_block_obs auto ; set_db check_drc_report project.drc.rpt ; set_db check_drc_limit 1000
[07/22 12:42:45    510s] @innovus 64> check_drc 
[07/22 12:42:45    510s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[07/22 12:42:45    510s] #-check_same_via_cell true               # bool, default=false, user setting
[07/22 12:42:45    510s] #-report project.drc.rpt                 # string, default="", user setting
[07/22 12:42:45    510s]  *** Starting Verify DRC (MEM: 2285.5) ***
[07/22 12:42:45    510s] 
[07/22 12:42:45    510s] ### import design signature (103): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2108193024 inst_pattern=1
[07/22 12:42:45    510s]   VERIFY DRC ...... Starting Verification
[07/22 12:42:45    510s]   VERIFY DRC ...... Initializing
[07/22 12:42:45    510s]   VERIFY DRC ...... Deleting Existing Violations
[07/22 12:42:45    510s]   VERIFY DRC ...... Creating Sub-Areas
[07/22 12:42:45    510s]   VERIFY DRC ...... Using new threading
[07/22 12:42:45    510s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 77.760 77.760} 1 of 16
[07/22 12:42:45    510s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[07/22 12:42:45    510s]   VERIFY DRC ...... Sub-Area: {77.760 0.000 155.520 77.760} 2 of 16
[07/22 12:42:45    510s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[07/22 12:42:45    510s]   VERIFY DRC ...... Sub-Area: {155.520 0.000 233.280 77.760} 3 of 16
[07/22 12:42:45    510s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[07/22 12:42:45    510s]   VERIFY DRC ...... Sub-Area: {233.280 0.000 308.400 77.760} 4 of 16
[07/22 12:42:45    510s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[07/22 12:42:45    510s]   VERIFY DRC ...... Sub-Area: {0.000 77.760 77.760 155.520} 5 of 16
[07/22 12:42:45    510s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[07/22 12:42:45    510s]   VERIFY DRC ...... Sub-Area: {77.760 77.760 155.520 155.520} 6 of 16
[07/22 12:42:46    511s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[07/22 12:42:46    511s]   VERIFY DRC ...... Sub-Area: {155.520 77.760 233.280 155.520} 7 of 16
[07/22 12:42:46    511s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[07/22 12:42:46    511s]   VERIFY DRC ...... Sub-Area: {233.280 77.760 308.400 155.520} 8 of 16
[07/22 12:42:46    511s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[07/22 12:42:46    511s]   VERIFY DRC ...... Sub-Area: {0.000 155.520 77.760 233.280} 9 of 16
[07/22 12:42:46    511s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[07/22 12:42:46    511s]   VERIFY DRC ...... Sub-Area: {77.760 155.520 155.520 233.280} 10 of 16
[07/22 12:42:46    511s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[07/22 12:42:46    511s]   VERIFY DRC ...... Sub-Area: {155.520 155.520 233.280 233.280} 11 of 16
[07/22 12:42:47    512s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[07/22 12:42:47    512s]   VERIFY DRC ...... Sub-Area: {233.280 155.520 308.400 233.280} 12 of 16
[07/22 12:42:47    512s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[07/22 12:42:47    512s]   VERIFY DRC ...... Sub-Area: {0.000 233.280 77.760 307.990} 13 of 16
[07/22 12:42:47    512s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[07/22 12:42:47    512s]   VERIFY DRC ...... Sub-Area: {77.760 233.280 155.520 307.990} 14 of 16
[07/22 12:42:47    512s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[07/22 12:42:47    512s]   VERIFY DRC ...... Sub-Area: {155.520 233.280 233.280 307.990} 15 of 16
[07/22 12:42:47    512s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[07/22 12:42:47    512s]   VERIFY DRC ...... Sub-Area: {233.280 233.280 308.400 307.990} 16 of 16
[07/22 12:42:47    512s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[07/22 12:42:47    512s] 
[07/22 12:42:47    512s]   Verification Complete : 0 Viols.
[07/22 12:42:47    512s] 
[07/22 12:42:47    512s]  *** End Verify DRC (CPU: 0:00:02.6  ELAPSED TIME: 2.00  MEM: 273.1M) ***
[07/22 12:42:47    512s] 
[07/22 12:42:47    512s] @innovus 65> set_db check_drc_area {0 0 0 0}
[07/22 12:42:47    512s] @innovus 66> set_db check_drc_disable_rules {} ; set_db check_drc_ndr_spacing auto ; set_db check_drc_check_only default ; set_db check_drc_inside_via_def true ; set_db check_drc_exclude_pg_net false ; set_db check_drc_ignore_trial_route false ; set_db check_drc_ignore_cell_blockage false ; set_db check_drc_use_min_spacing_on_block_obs auto ; set_db check_drc_report project.drc.rpt ; set_db check_drc_limit 1000
[07/22 12:42:50    513s] @innovus 67> check_drc 
[07/22 12:42:50    513s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[07/22 12:42:50    513s] #-check_same_via_cell true               # bool, default=false, user setting
[07/22 12:42:50    513s] #-report project.drc.rpt                 # string, default="", user setting
[07/22 12:42:50    513s]  *** Starting Verify DRC (MEM: 2555.6) ***
[07/22 12:42:50    513s] 
[07/22 12:42:50    513s]   VERIFY DRC ...... Starting Verification
[07/22 12:42:50    513s]   VERIFY DRC ...... Initializing
[07/22 12:42:50    513s]   VERIFY DRC ...... Deleting Existing Violations
[07/22 12:42:50    513s]   VERIFY DRC ...... Creating Sub-Areas
[07/22 12:42:50    513s]   VERIFY DRC ...... Using new threading
[07/22 12:42:50    513s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 77.760 77.760} 1 of 16
[07/22 12:42:50    513s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[07/22 12:42:50    513s]   VERIFY DRC ...... Sub-Area: {77.760 0.000 155.520 77.760} 2 of 16
[07/22 12:42:51    513s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[07/22 12:42:51    513s]   VERIFY DRC ...... Sub-Area: {155.520 0.000 233.280 77.760} 3 of 16
[07/22 12:42:51    513s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[07/22 12:42:51    513s]   VERIFY DRC ...... Sub-Area: {233.280 0.000 308.400 77.760} 4 of 16
[07/22 12:42:51    513s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[07/22 12:42:51    513s]   VERIFY DRC ...... Sub-Area: {0.000 77.760 77.760 155.520} 5 of 16
[07/22 12:42:51    514s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[07/22 12:42:51    514s]   VERIFY DRC ...... Sub-Area: {77.760 77.760 155.520 155.520} 6 of 16
[07/22 12:42:51    514s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[07/22 12:42:51    514s]   VERIFY DRC ...... Sub-Area: {155.520 77.760 233.280 155.520} 7 of 16
[07/22 12:42:52    514s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[07/22 12:42:52    514s]   VERIFY DRC ...... Sub-Area: {233.280 77.760 308.400 155.520} 8 of 16
[07/22 12:42:52    514s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[07/22 12:42:52    514s]   VERIFY DRC ...... Sub-Area: {0.000 155.520 77.760 233.280} 9 of 16
[07/22 12:42:52    514s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[07/22 12:42:52    514s]   VERIFY DRC ...... Sub-Area: {77.760 155.520 155.520 233.280} 10 of 16
[07/22 12:42:52    515s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[07/22 12:42:52    515s]   VERIFY DRC ...... Sub-Area: {155.520 155.520 233.280 233.280} 11 of 16
[07/22 12:42:52    515s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[07/22 12:42:52    515s]   VERIFY DRC ...... Sub-Area: {233.280 155.520 308.400 233.280} 12 of 16
[07/22 12:42:53    515s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[07/22 12:42:53    515s]   VERIFY DRC ...... Sub-Area: {0.000 233.280 77.760 307.990} 13 of 16
[07/22 12:42:53    515s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[07/22 12:42:53    515s]   VERIFY DRC ...... Sub-Area: {77.760 233.280 155.520 307.990} 14 of 16
[07/22 12:42:53    515s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[07/22 12:42:53    515s]   VERIFY DRC ...... Sub-Area: {155.520 233.280 233.280 307.990} 15 of 16
[07/22 12:42:53    515s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[07/22 12:42:53    515s]   VERIFY DRC ...... Sub-Area: {233.280 233.280 308.400 307.990} 16 of 16
[07/22 12:42:53    516s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[07/22 12:42:53    516s] 
[07/22 12:42:53    516s]   Verification Complete : 0 Viols.
[07/22 12:42:53    516s] 
[07/22 12:42:53    516s]  *** End Verify DRC (CPU: 0:00:02.6  ELAPSED TIME: 3.00  MEM: 264.1M) ***
[07/22 12:42:53    516s] 
[07/22 12:42:53    516s] @innovus 68> set_db check_drc_area {0 0 0 0}
[07/22 12:42:53    516s] @innovus 69> gui_select -point {-121.29250 176.29950}
[07/22 12:43:06    518s] @innovus 70> check_connectivity -type all -geometry_connect -error 1000 -warning 50
[07/22 12:43:24    521s] VERIFY_CONNECTIVITY use new engine.
[07/22 12:43:24    521s] 
[07/22 12:43:24    521s] ******** Start: VERIFY CONNECTIVITY ********
[07/22 12:43:24    521s] Start Time: Tue Jul 22 12:43:24 2025
[07/22 12:43:24    521s] 
[07/22 12:43:24    521s] Design Name: project
[07/22 12:43:24    521s] Database Units: 2000
[07/22 12:43:24    521s] Design Boundary: (0.0000, 0.0000) (308.4000, 307.9900)
[07/22 12:43:24    521s] Error Limit = 1000; Warning Limit = 50
[07/22 12:43:24    521s] Check all nets
[07/22 12:43:25    521s] **** 12:43:25 **** Processed 5000 nets.
[07/22 12:43:25    522s] **** 12:43:25 **** Processed 10000 nets.
[07/22 12:43:25    522s] **** 12:43:25 **** Processed 15000 nets.
[07/22 12:43:25    522s] 
[07/22 12:43:25    522s] Begin Summary 
[07/22 12:43:25    522s]   Found no problems or warnings.
[07/22 12:43:25    522s] End Summary
[07/22 12:43:25    522s] 
[07/22 12:43:25    522s] End Time: Tue Jul 22 12:43:25 2025
[07/22 12:43:25    522s] Time Elapsed: 0:00:01.0
[07/22 12:43:25    522s] 
[07/22 12:43:25    522s] ******** End: VERIFY CONNECTIVITY ********
[07/22 12:43:25    522s]   Verification Complete : 0 Viols.  0 Wrngs.
[07/22 12:43:25    522s]   (CPU Time: 0:00:00.5  MEM: -0.660M)
[07/22 12:43:25    522s] 
[07/22 12:43:25    522s] @innovus 71> check_connectivity -type all -geometry_connect -error 1000 -warning 50
[07/22 12:43:26    522s] VERIFY_CONNECTIVITY use new engine.
[07/22 12:43:26    522s] 
[07/22 12:43:26    522s] ******** Start: VERIFY CONNECTIVITY ********
[07/22 12:43:26    522s] Start Time: Tue Jul 22 12:43:26 2025
[07/22 12:43:26    522s] 
[07/22 12:43:26    522s] Design Name: project
[07/22 12:43:26    522s] Database Units: 2000
[07/22 12:43:26    522s] Design Boundary: (0.0000, 0.0000) (308.4000, 307.9900)
[07/22 12:43:26    522s] Error Limit = 1000; Warning Limit = 50
[07/22 12:43:26    522s] Check all nets
[07/22 12:43:27    522s] **** 12:43:27 **** Processed 5000 nets.
[07/22 12:43:27    522s] **** 12:43:27 **** Processed 10000 nets.
[07/22 12:43:27    523s] **** 12:43:27 **** Processed 15000 nets.
[07/22 12:43:27    523s] 
[07/22 12:43:27    523s] Begin Summary 
[07/22 12:43:27    523s]   Found no problems or warnings.
[07/22 12:43:27    523s] End Summary
[07/22 12:43:27    523s] 
[07/22 12:43:27    523s] End Time: Tue Jul 22 12:43:27 2025
[07/22 12:43:27    523s] Time Elapsed: 0:00:01.0
[07/22 12:43:27    523s] 
[07/22 12:43:27    523s] ******** End: VERIFY CONNECTIVITY ********
[07/22 12:43:27    523s]   Verification Complete : 0 Viols.  0 Wrngs.
[07/22 12:43:27    523s]   (CPU Time: 0:00:00.5  MEM: -0.660M)
[07/22 12:43:27    523s] 
[07/22 12:43:27    523s] @innovus 72> gui_select -point {-124.50750 182.73000}
[07/22 12:43:43    526s] @innovus 73> gui_select -point {196.19700 121.64350}
[07/22 12:43:57    529s] @innovus 74> gui_select -point {195.80750 121.70650}
[07/22 12:44:01    531s] @innovus 75> Marked 1 violation(s) false.
[07/22 12:44:19    534s] @innovus 75> **WARN: (IMPDBTCL-204):	'net' is not a recognized object/attribute for object type 'marker'. For help use 'dbSchema marker' to get list of all supported (settable/unsettable) objects and attributes.
[07/22 12:44:26    535s] Type 'man IMPDBTCL-204' for more detail.
[07/22 12:45:38    550s] gui_select -point {202.72100 136.77700}
[07/22 12:45:38    550s] @innovus 76> eval_legacy { violationBrowserHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1123_n_1224    (202.6, 136.04) (203.6, 137.75)  0x7f6ef76e9b20} -color blue }
[07/22 12:46:40    561s] @innovus 77> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1123_n_1224    (202.6, 136.04) (203.6, 137.75)  0x7f6ef76e9b20} }
[07/22 12:46:43    561s] @innovus 78> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1382_mul_12_20_n_1028    (59, 166.82) (60, 168.53)  0x7f6ef76e86e0} }
[07/22 12:46:46    562s] @innovus 79> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC790_mul_12_20_n_1025    (33.2, 182.21) (34.2, 183.92)  0x7f6eff60e8f0} }
[07/22 12:46:46    562s] @innovus 80> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC788_mul_12_20_n_1023    (36, 180.5) (37, 182.21)  0x7f6eff60e950} }
[07/22 12:46:46    562s] @innovus 81> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC785_mul_12_20_n_1021    (32.6, 180.5) (33.6, 182.21)  0x7f6eff60e980} }
[07/22 12:46:46    562s] @innovus 82> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC776_mul_12_20_n_749    (37.4, 180.5) (38.4, 182.21)  0x7f6eff60ea40} }
[07/22 12:46:46    562s] @innovus 83> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC769_mul_12_20_n_729    (35.2, 171.95) (36.2, 173.66)  0x7f6eff60eb30} }
[07/22 12:46:46    562s] @innovus 84> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC757_mul_12_20_n_703    (33.8, 161.69) (34.8, 163.4)  0x7f6eff60ec50} }
[07/22 12:46:46    562s] @innovus 85> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC754_mul_12_20_n_695    (35.2, 163.4) (36.2, 165.11)  0x7f6eff60ecb0} }
[07/22 12:46:46    562s] @innovus 86> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC753_mul_12_20_n_693    (53.4, 185.63) (54.4, 187.34)  0x7f6eff60ece0} }
[07/22 12:46:46    562s] @innovus 87> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC741_mul_12_20_n_463    (45, 190.76) (46, 192.47)  0x7f6eff60eda0} }
[07/22 12:46:46    562s] @innovus 88> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC12_b_44    (74.4, 173.66) (75.4, 175.37)  0x7f6eff60fe50} }
[07/22 12:46:46    562s] @innovus 89> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC7_b_56    (39.8, 180.5) (40.8, 182.21)  0x7f6eff60fe80} }
[07/22 12:46:46    562s] @innovus 90> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC6_b_59    (34.2, 173.66) (35.2, 175.37)  0x7f6eff60feb0} }
[07/22 12:46:46    562s] @innovus 91> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1371_rem_14_26_Y_div_13_33_n_4735    (231.6, 83.03) (232.6, 84.74)  0x7f6ef76e88f0} }
[07/22 12:46:46    562s] @innovus 92> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC994_rem_14_26_Y_div_13_33_n_3494    (233.8, 110.39) (234.8, 112.1)  0x7f6eff60e1a0} }
[07/22 12:46:46    562s] @innovus 93> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC991_rem_14_26_Y_div_13_33_n_3230    (234.8, 115.52) (235.8, 117.23)  0x7f6eff60e200} }
[07/22 12:46:46    562s] @innovus 94> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1630_rem_14_26_Y_div_13_33_n_22    (214.4, 115.52) (215.4, 117.23)  0x7f6ef76e8590} }
[07/22 12:46:46    562s] @innovus 95> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1372_FE_OFN1147_c_30    (219.4, 149.72) (220.4, 151.43)  0x7f6ef76e88c0} }
[07/22 12:46:46    562s] @innovus 96> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1334_FE_OFN896_c_37    (200.4, 124.07) (201.4, 125.78)  0x7f6ef76e8dd0} }
[07/22 12:46:46    562s] @innovus 97> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1318_n_1016    (196.2, 127.49) (197.2, 129.2)  0x7f6ef76e8fb0} }
[07/22 12:46:46    562s] @innovus 98> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1312_rem_14_26_Y_div_13_33_n_2049    (223.2, 148.01) (224.2, 149.72)  0x7f6ef76e9040} }
[07/22 12:46:46    562s] @innovus 99> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1311_c_32    (220, 141.17) (221, 142.88)  0x7f6ef76e9070} }
[07/22 12:46:46    562s] @innovus 100> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1123_n_1224    (202.6, 136.04) (203.6, 137.75)  0x7f6ef76e9b20} }
[07/22 12:46:46    562s] @innovus 101> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1080_n_1110    (203.2, 129.2) (204.2, 130.91)  0x7f6ef76e9d30} }
[07/22 12:46:46    562s] @innovus 102> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1064_n_1100    (203.8, 148.01) (204.8, 149.72)  0x7f6ef76e9e50} }
[07/22 12:46:46    562s] @innovus 103> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC705_n_7762    (230, 130.91) (231, 132.62)  0x7f6eff60f130} }
[07/22 12:46:46    562s] @innovus 104> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC609_rem_14_26_Y_div_13_33_n_2687    (229, 130.91) (230, 132.62)  0x7f6eff60f3a0} }
[07/22 12:46:46    562s] @innovus 105> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC522_n_388    (199.6, 127.49) (200.6, 129.2)  0x7f6eff60f610} }
[07/22 12:46:46    562s] @innovus 106> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC424_rem_14_26_Y_div_13_33_n_2226    (226, 141.17) (227, 142.88)  0x7f6eff60f790} }
[07/22 12:46:46    562s] @innovus 107> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC357_n_363    (206.2, 127.49) (207.2, 129.2)  0x7f6eff60f850} }
[07/22 12:46:46    562s] @innovus 108> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1374_mul_12_20_n_4929    (164, 122.36) (165, 124.07)  0x7f6ef76e8860} }
[07/22 12:46:46    562s] @innovus 109> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1367_mul_12_20_n_4995    (165.8, 120.65) (166.8, 122.36)  0x7f6ef76e8950} }
[07/22 12:46:46    562s] @innovus 110> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1341_n_1003    (187.2, 149.72) (188.2, 151.43)  0x7f6ef76e8ce0} }
[07/22 12:46:46    562s] @innovus 111> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1325_n_991    (190.4, 148.01) (191.4, 149.72)  0x7f6ef76e8ec0} }
[07/22 12:46:46    562s] @innovus 112> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1244_n_1195    (182.8, 151.43) (183.8, 153.14)  0x7f6ef76e95b0} }
[07/22 12:46:46    562s] @innovus 113> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1003_n_1018    (188.8, 129.2) (189.8, 130.91)  0x7f6eff60e140} }
[07/22 12:46:46    562s] @innovus 114> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC999_rem_14_26_Y_div_13_33_n_239    (181.4, 146.3) (182.4, 148.01)  0x7f6eff60e170} }
[07/22 12:46:46    562s] @innovus 115> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC988_n_1006    (188.4, 148.01) (189.4, 149.72)  0x7f6eff60e230} }
[07/22 12:46:46    562s] @innovus 116> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC974_n_1014    (182.8, 127.49) (183.8, 129.2)  0x7f6eff60e2f0} }
[07/22 12:46:46    562s] @innovus 117> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC878_n_978    (190.4, 124.07) (191.4, 125.78)  0x7f6eff60e530} }
[07/22 12:46:46    562s] @innovus 118> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC851_mul_12_20_n_7279    (162.6, 149.72) (163.6, 151.43)  0x7f6eff60e740} }
[07/22 12:46:46    562s] @innovus 119> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC680_n_636    (178.4, 115.52) (179.4, 117.23)  0x7f6eff60f1f0} }
[07/22 12:46:46    562s] @innovus 120> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC565_n_727    (185.8, 151.43) (186.8, 153.14)  0x7f6eff60f4c0} }
[07/22 12:46:46    562s] @innovus 121> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC254_n_248    (181, 139.46) (182, 141.17)  0x7f6eff60f8e0} }
[07/22 12:46:46    562s] @innovus 122> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC17_b_32    (191.6, 141.17) (192.6, 142.88)  0x7f6eff60fdf0} }
[07/22 12:46:46    562s] @innovus 123> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC546_n_539    (192.4, 124.07) (193.4, 125.78)  0x7f6eff60f550} }
[07/22 12:46:46    562s] @innovus 124> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1383_FE_OFN894_c_40    (200.4, 110.39) (201.4, 112.1)  0x7f6ef76e86b0} }
[07/22 12:46:46    562s] @innovus 125> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1296_c_41    (222, 105.26) (223, 106.97)  0x7f6ef76e91c0} }
[07/22 12:46:46    562s] @innovus 126> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1286_c_43    (226.8, 98.42) (227.8, 100.13)  0x7f6ef76e9220} }
[07/22 12:46:46    562s] @innovus 127> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1277_n_1191    (193, 103.55) (194, 105.26)  0x7f6ef76e92b0} }
[07/22 12:46:46    562s] @innovus 128> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1382_mul_12_20_n_1028    (59, 166.82) (60, 168.53)  0x7f6ef76e86e0} }
[07/22 12:46:46    562s] @innovus 129> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC790_mul_12_20_n_1025    (33.2, 182.21) (34.2, 183.92)  0x7f6eff60e8f0} }
[07/22 12:46:46    562s] @innovus 130> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC788_mul_12_20_n_1023    (36, 180.5) (37, 182.21)  0x7f6eff60e950} }
[07/22 12:46:46    562s] @innovus 131> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC785_mul_12_20_n_1021    (32.6, 180.5) (33.6, 182.21)  0x7f6eff60e980} }
[07/22 12:46:46    562s] @innovus 132> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC776_mul_12_20_n_749    (37.4, 180.5) (38.4, 182.21)  0x7f6eff60ea40} }
[07/22 12:46:46    562s] @innovus 133> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC769_mul_12_20_n_729    (35.2, 171.95) (36.2, 173.66)  0x7f6eff60eb30} }
[07/22 12:46:46    562s] @innovus 134> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC757_mul_12_20_n_703    (33.8, 161.69) (34.8, 163.4)  0x7f6eff60ec50} }
[07/22 12:46:46    562s] @innovus 135> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC754_mul_12_20_n_695    (35.2, 163.4) (36.2, 165.11)  0x7f6eff60ecb0} }
[07/22 12:46:46    562s] @innovus 136> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC753_mul_12_20_n_693    (53.4, 185.63) (54.4, 187.34)  0x7f6eff60ece0} }
[07/22 12:46:46    562s] @innovus 137> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC741_mul_12_20_n_463    (45, 190.76) (46, 192.47)  0x7f6eff60eda0} }
[07/22 12:46:46    562s] @innovus 138> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC12_b_44    (74.4, 173.66) (75.4, 175.37)  0x7f6eff60fe50} }
[07/22 12:46:46    562s] @innovus 139> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC7_b_56    (39.8, 180.5) (40.8, 182.21)  0x7f6eff60fe80} }
[07/22 12:46:46    562s] @innovus 140> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC6_b_59    (34.2, 173.66) (35.2, 175.37)  0x7f6eff60feb0} }
[07/22 12:46:46    562s] @innovus 141> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1371_rem_14_26_Y_div_13_33_n_4735    (231.6, 83.03) (232.6, 84.74)  0x7f6ef76e88f0} }
[07/22 12:46:46    562s] @innovus 142> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC994_rem_14_26_Y_div_13_33_n_3494    (233.8, 110.39) (234.8, 112.1)  0x7f6eff60e1a0} }
[07/22 12:46:46    562s] @innovus 143> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC991_rem_14_26_Y_div_13_33_n_3230    (234.8, 115.52) (235.8, 117.23)  0x7f6eff60e200} }
[07/22 12:46:46    562s] @innovus 144> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1630_rem_14_26_Y_div_13_33_n_22    (214.4, 115.52) (215.4, 117.23)  0x7f6ef76e8590} }
[07/22 12:46:46    562s] @innovus 145> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1372_FE_OFN1147_c_30    (219.4, 149.72) (220.4, 151.43)  0x7f6ef76e88c0} }
[07/22 12:46:46    562s] @innovus 146> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1334_FE_OFN896_c_37    (200.4, 124.07) (201.4, 125.78)  0x7f6ef76e8dd0} }
[07/22 12:46:46    562s] @innovus 147> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1318_n_1016    (196.2, 127.49) (197.2, 129.2)  0x7f6ef76e8fb0} }
[07/22 12:46:46    562s] @innovus 148> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1312_rem_14_26_Y_div_13_33_n_2049    (223.2, 148.01) (224.2, 149.72)  0x7f6ef76e9040} }
[07/22 12:46:46    562s] @innovus 149> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1311_c_32    (220, 141.17) (221, 142.88)  0x7f6ef76e9070} }
[07/22 12:46:46    562s] @innovus 150> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1123_n_1224    (202.6, 136.04) (203.6, 137.75)  0x7f6ef76e9b20} }
[07/22 12:46:46    562s] @innovus 151> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1080_n_1110    (203.2, 129.2) (204.2, 130.91)  0x7f6ef76e9d30} }
[07/22 12:46:46    562s] @innovus 152> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1064_n_1100    (203.8, 148.01) (204.8, 149.72)  0x7f6ef76e9e50} }
[07/22 12:46:46    562s] @innovus 153> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC705_n_7762    (230, 130.91) (231, 132.62)  0x7f6eff60f130} }
[07/22 12:46:46    562s] @innovus 154> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC609_rem_14_26_Y_div_13_33_n_2687    (229, 130.91) (230, 132.62)  0x7f6eff60f3a0} }
[07/22 12:46:46    562s] @innovus 155> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC522_n_388    (199.6, 127.49) (200.6, 129.2)  0x7f6eff60f610} }
[07/22 12:46:46    562s] @innovus 156> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC424_rem_14_26_Y_div_13_33_n_2226    (226, 141.17) (227, 142.88)  0x7f6eff60f790} }
[07/22 12:46:46    562s] @innovus 157> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC357_n_363    (206.2, 127.49) (207.2, 129.2)  0x7f6eff60f850} }
[07/22 12:46:46    562s] @innovus 158> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1374_mul_12_20_n_4929    (164, 122.36) (165, 124.07)  0x7f6ef76e8860} }
[07/22 12:46:46    562s] @innovus 159> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1367_mul_12_20_n_4995    (165.8, 120.65) (166.8, 122.36)  0x7f6ef76e8950} }
[07/22 12:46:46    562s] @innovus 160> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1341_n_1003    (187.2, 149.72) (188.2, 151.43)  0x7f6ef76e8ce0} }
[07/22 12:46:46    562s] @innovus 161> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1325_n_991    (190.4, 148.01) (191.4, 149.72)  0x7f6ef76e8ec0} }
[07/22 12:46:46    562s] @innovus 162> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1244_n_1195    (182.8, 151.43) (183.8, 153.14)  0x7f6ef76e95b0} }
[07/22 12:46:46    562s] @innovus 163> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1003_n_1018    (188.8, 129.2) (189.8, 130.91)  0x7f6eff60e140} }
[07/22 12:46:46    562s] @innovus 164> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC999_rem_14_26_Y_div_13_33_n_239    (181.4, 146.3) (182.4, 148.01)  0x7f6eff60e170} }
[07/22 12:46:46    562s] @innovus 165> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC988_n_1006    (188.4, 148.01) (189.4, 149.72)  0x7f6eff60e230} }
[07/22 12:46:46    562s] @innovus 166> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC974_n_1014    (182.8, 127.49) (183.8, 129.2)  0x7f6eff60e2f0} }
[07/22 12:46:46    562s] @innovus 167> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC878_n_978    (190.4, 124.07) (191.4, 125.78)  0x7f6eff60e530} }
[07/22 12:46:46    562s] @innovus 168> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC851_mul_12_20_n_7279    (162.6, 149.72) (163.6, 151.43)  0x7f6eff60e740} }
[07/22 12:46:46    562s] @innovus 169> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC680_n_636    (178.4, 115.52) (179.4, 117.23)  0x7f6eff60f1f0} }
[07/22 12:46:46    562s] @innovus 170> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC565_n_727    (185.8, 151.43) (186.8, 153.14)  0x7f6eff60f4c0} }
[07/22 12:46:46    562s] @innovus 171> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC254_n_248    (181, 139.46) (182, 141.17)  0x7f6eff60f8e0} }
[07/22 12:46:46    562s] @innovus 172> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC17_b_32    (191.6, 141.17) (192.6, 142.88)  0x7f6eff60fdf0} }
[07/22 12:46:46    562s] @innovus 173> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC546_n_539    (192.4, 124.07) (193.4, 125.78)  0x7f6eff60f550} }
[07/22 12:46:46    562s] @innovus 174> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1383_FE_OFN894_c_40    (200.4, 110.39) (201.4, 112.1)  0x7f6ef76e86b0} }
[07/22 12:46:46    562s] @innovus 175> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1296_c_41    (222, 105.26) (223, 106.97)  0x7f6ef76e91c0} }
[07/22 12:46:46    562s] @innovus 176> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1286_c_43    (226.8, 98.42) (227.8, 100.13)  0x7f6ef76e9220} }
[07/22 12:46:46    562s] @innovus 177> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1277_n_1191    (193, 103.55) (194, 105.26)  0x7f6ef76e92b0} }
[07/22 12:46:46    562s] @innovus 178> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1382_mul_12_20_n_1028    (59, 166.82) (60, 168.53)  0x7f6ef76e86e0} }
[07/22 12:46:46    562s] @innovus 179> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC790_mul_12_20_n_1025    (33.2, 182.21) (34.2, 183.92)  0x7f6eff60e8f0} }
[07/22 12:46:46    562s] @innovus 180> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC788_mul_12_20_n_1023    (36, 180.5) (37, 182.21)  0x7f6eff60e950} }
[07/22 12:46:46    562s] @innovus 181> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC785_mul_12_20_n_1021    (32.6, 180.5) (33.6, 182.21)  0x7f6eff60e980} }
[07/22 12:46:46    562s] @innovus 182> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC776_mul_12_20_n_749    (37.4, 180.5) (38.4, 182.21)  0x7f6eff60ea40} }
[07/22 12:46:46    562s] @innovus 183> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC769_mul_12_20_n_729    (35.2, 171.95) (36.2, 173.66)  0x7f6eff60eb30} }
[07/22 12:46:46    562s] @innovus 184> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC757_mul_12_20_n_703    (33.8, 161.69) (34.8, 163.4)  0x7f6eff60ec50} }
[07/22 12:46:46    562s] @innovus 185> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC754_mul_12_20_n_695    (35.2, 163.4) (36.2, 165.11)  0x7f6eff60ecb0} }
[07/22 12:46:46    562s] @innovus 186> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC753_mul_12_20_n_693    (53.4, 185.63) (54.4, 187.34)  0x7f6eff60ece0} }
[07/22 12:46:46    562s] @innovus 187> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC741_mul_12_20_n_463    (45, 190.76) (46, 192.47)  0x7f6eff60eda0} }
[07/22 12:46:46    562s] @innovus 188> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC12_b_44    (74.4, 173.66) (75.4, 175.37)  0x7f6eff60fe50} }
[07/22 12:46:46    562s] @innovus 189> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC7_b_56    (39.8, 180.5) (40.8, 182.21)  0x7f6eff60fe80} }
[07/22 12:46:46    562s] @innovus 190> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC6_b_59    (34.2, 173.66) (35.2, 175.37)  0x7f6eff60feb0} }
[07/22 12:46:46    562s] @innovus 191> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1371_rem_14_26_Y_div_13_33_n_4735    (231.6, 83.03) (232.6, 84.74)  0x7f6ef76e88f0} }
[07/22 12:46:46    562s] @innovus 192> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC994_rem_14_26_Y_div_13_33_n_3494    (233.8, 110.39) (234.8, 112.1)  0x7f6eff60e1a0} }
[07/22 12:46:46    562s] @innovus 193> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC991_rem_14_26_Y_div_13_33_n_3230    (234.8, 115.52) (235.8, 117.23)  0x7f6eff60e200} }
[07/22 12:46:46    562s] @innovus 194> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1630_rem_14_26_Y_div_13_33_n_22    (214.4, 115.52) (215.4, 117.23)  0x7f6ef76e8590} }
[07/22 12:46:46    562s] @innovus 195> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1372_FE_OFN1147_c_30    (219.4, 149.72) (220.4, 151.43)  0x7f6ef76e88c0} }
[07/22 12:46:46    562s] @innovus 196> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1334_FE_OFN896_c_37    (200.4, 124.07) (201.4, 125.78)  0x7f6ef76e8dd0} }
[07/22 12:46:46    562s] @innovus 197> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1318_n_1016    (196.2, 127.49) (197.2, 129.2)  0x7f6ef76e8fb0} }
[07/22 12:46:46    562s] @innovus 198> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1312_rem_14_26_Y_div_13_33_n_2049    (223.2, 148.01) (224.2, 149.72)  0x7f6ef76e9040} }
[07/22 12:46:46    562s] @innovus 199> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1311_c_32    (220, 141.17) (221, 142.88)  0x7f6ef76e9070} }
[07/22 12:46:46    562s] @innovus 200> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1123_n_1224    (202.6, 136.04) (203.6, 137.75)  0x7f6ef76e9b20} }
[07/22 12:46:46    562s] @innovus 201> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1080_n_1110    (203.2, 129.2) (204.2, 130.91)  0x7f6ef76e9d30} }
[07/22 12:46:46    562s] @innovus 202> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1064_n_1100    (203.8, 148.01) (204.8, 149.72)  0x7f6ef76e9e50} }
[07/22 12:46:46    562s] @innovus 203> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC705_n_7762    (230, 130.91) (231, 132.62)  0x7f6eff60f130} }
[07/22 12:46:46    562s] @innovus 204> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC609_rem_14_26_Y_div_13_33_n_2687    (229, 130.91) (230, 132.62)  0x7f6eff60f3a0} }
[07/22 12:46:46    562s] @innovus 205> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC522_n_388    (199.6, 127.49) (200.6, 129.2)  0x7f6eff60f610} }
[07/22 12:46:46    562s] @innovus 206> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC424_rem_14_26_Y_div_13_33_n_2226    (226, 141.17) (227, 142.88)  0x7f6eff60f790} }
[07/22 12:46:46    562s] @innovus 207> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC357_n_363    (206.2, 127.49) (207.2, 129.2)  0x7f6eff60f850} }
[07/22 12:46:46    562s] @innovus 208> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1374_mul_12_20_n_4929    (164, 122.36) (165, 124.07)  0x7f6ef76e8860} }
[07/22 12:46:46    562s] @innovus 209> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1367_mul_12_20_n_4995    (165.8, 120.65) (166.8, 122.36)  0x7f6ef76e8950} }
[07/22 12:46:46    562s] @innovus 210> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1341_n_1003    (187.2, 149.72) (188.2, 151.43)  0x7f6ef76e8ce0} }
[07/22 12:46:46    562s] @innovus 211> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1325_n_991    (190.4, 148.01) (191.4, 149.72)  0x7f6ef76e8ec0} }
[07/22 12:46:46    562s] @innovus 212> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1244_n_1195    (182.8, 151.43) (183.8, 153.14)  0x7f6ef76e95b0} }
[07/22 12:46:46    562s] @innovus 213> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1003_n_1018    (188.8, 129.2) (189.8, 130.91)  0x7f6eff60e140} }
[07/22 12:46:46    562s] @innovus 214> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC999_rem_14_26_Y_div_13_33_n_239    (181.4, 146.3) (182.4, 148.01)  0x7f6eff60e170} }
[07/22 12:46:46    562s] @innovus 215> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC988_n_1006    (188.4, 148.01) (189.4, 149.72)  0x7f6eff60e230} }
[07/22 12:46:46    562s] @innovus 216> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC974_n_1014    (182.8, 127.49) (183.8, 129.2)  0x7f6eff60e2f0} }
[07/22 12:46:46    562s] @innovus 217> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC878_n_978    (190.4, 124.07) (191.4, 125.78)  0x7f6eff60e530} }
[07/22 12:46:46    562s] @innovus 218> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC851_mul_12_20_n_7279    (162.6, 149.72) (163.6, 151.43)  0x7f6eff60e740} }
[07/22 12:46:46    562s] @innovus 219> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC680_n_636    (178.4, 115.52) (179.4, 117.23)  0x7f6eff60f1f0} }
[07/22 12:46:46    562s] @innovus 220> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC565_n_727    (185.8, 151.43) (186.8, 153.14)  0x7f6eff60f4c0} }
[07/22 12:46:46    562s] @innovus 221> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC254_n_248    (181, 139.46) (182, 141.17)  0x7f6eff60f8e0} }
[07/22 12:46:46    562s] @innovus 222> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC17_b_32    (191.6, 141.17) (192.6, 142.88)  0x7f6eff60fdf0} }
[07/22 12:46:46    562s] @innovus 223> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC546_n_539    (192.4, 124.07) (193.4, 125.78)  0x7f6eff60f550} }
[07/22 12:46:46    562s] @innovus 224> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1383_FE_OFN894_c_40    (200.4, 110.39) (201.4, 112.1)  0x7f6ef76e86b0} }
[07/22 12:46:46    562s] @innovus 225> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1296_c_41    (222, 105.26) (223, 106.97)  0x7f6ef76e91c0} }
[07/22 12:46:46    562s] @innovus 226> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1286_c_43    (226.8, 98.42) (227.8, 100.13)  0x7f6ef76e9220} }
[07/22 12:46:46    562s] @innovus 227> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1277_n_1191    (193, 103.55) (194, 105.26)  0x7f6ef76e92b0} }
[07/22 12:46:46    562s] @innovus 228> eval_legacy { violationBrowserUnHilite -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1123_n_1224    (202.6, 136.04) (203.6, 137.75)  0x7f6ef76e9b20} }
[07/22 12:46:47    562s] @innovus 229> eval_legacy { violationBrowserDelete -tool CheckPlace -type Placement -subtype TechSite -violation {    FE_OFC1123_n_1224    (202.6, 136.04) (203.6, 137.75)  0x7f6ef76e9b20} }
[07/22 12:46:49    562s] @innovus 230> Deleted 1 violation(s).
[07/22 12:47:20    569s] gui_select -point {203.90700 130.56200}
[07/22 12:47:20    569s] @innovus 231> gui_select -point {206.83900 128.01300}
[07/22 12:47:32    571s] @innovus 232> gui_select -point {181.60200 147.16600}
[07/22 12:47:38    573s] @innovus 233> gui_select -point {182.51150 146.56000}
[07/22 12:47:44    574s] @innovus 234> gui_select -point {181.90550 147.31800}
[07/22 12:47:46    575s] @innovus 235> gui_select -point {181.90550 147.31800}
[07/22 12:47:46    575s] @innovus 236> gui_select -point {181.90550 147.31800}
[07/22 12:47:47    575s] @innovus 237> gui_select -point {183.26550 151.75550}
[07/22 12:47:56    577s] @innovus 238> gui_select -point {186.18100 152.38750}
[07/22 12:48:00    578s] @innovus 239> gui_select -point {186.18100 152.38750}
[07/22 12:48:01    578s] @innovus 240> gui_select -point {186.18100 152.38750}
[07/22 12:48:02    578s] @innovus 241> gui_select -point {186.18100 152.38750}
[07/22 12:48:03    579s] @innovus 242> gui_select -point {186.18100 152.38750}
[07/22 12:48:04    579s] @innovus 243> delete_drc_markers 
[07/22 12:48:25    584s] @innovus 244> set_db check_drc_disable_rules {} ; set_db check_drc_ndr_spacing auto ; set_db check_drc_check_only default ; set_db check_drc_inside_via_def true ; set_db check_drc_exclude_pg_net false ; set_db check_drc_ignore_trial_route false ; set_db check_drc_ignore_cell_blockage false ; set_db check_drc_use_min_spacing_on_block_obs auto ; set_db check_drc_report project.drc.rpt ; set_db check_drc_limit 1000
[07/22 12:49:22    596s] @innovus 245> check_drc 
[07/22 12:49:22    596s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[07/22 12:49:22    596s] #-check_same_via_cell true               # bool, default=false, user setting
[07/22 12:49:22    596s] #-report project.drc.rpt                 # string, default="", user setting
[07/22 12:49:22    596s]  *** Starting Verify DRC (MEM: 2814.7) ***
[07/22 12:49:22    596s] 
[07/22 12:49:22    596s]   VERIFY DRC ...... Starting Verification
[07/22 12:49:22    596s]   VERIFY DRC ...... Initializing
[07/22 12:49:22    596s]   VERIFY DRC ...... Deleting Existing Violations
[07/22 12:49:22    596s]   VERIFY DRC ...... Creating Sub-Areas
[07/22 12:49:22    596s]   VERIFY DRC ...... Using new threading
[07/22 12:49:22    596s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 77.760 77.760} 1 of 16
[07/22 12:49:23    596s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[07/22 12:49:23    596s]   VERIFY DRC ...... Sub-Area: {77.760 0.000 155.520 77.760} 2 of 16
[07/22 12:49:23    596s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[07/22 12:49:23    596s]   VERIFY DRC ...... Sub-Area: {155.520 0.000 233.280 77.760} 3 of 16
[07/22 12:49:23    596s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[07/22 12:49:23    596s]   VERIFY DRC ...... Sub-Area: {233.280 0.000 308.400 77.760} 4 of 16
[07/22 12:49:23    597s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[07/22 12:49:23    597s]   VERIFY DRC ...... Sub-Area: {0.000 77.760 77.760 155.520} 5 of 16
[07/22 12:49:23    597s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[07/22 12:49:23    597s]   VERIFY DRC ...... Sub-Area: {77.760 77.760 155.520 155.520} 6 of 16
[07/22 12:49:23    597s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[07/22 12:49:23    597s]   VERIFY DRC ...... Sub-Area: {155.520 77.760 233.280 155.520} 7 of 16
[07/22 12:49:24    597s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[07/22 12:49:24    597s]   VERIFY DRC ...... Sub-Area: {233.280 77.760 308.400 155.520} 8 of 16
[07/22 12:49:24    597s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[07/22 12:49:24    597s]   VERIFY DRC ...... Sub-Area: {0.000 155.520 77.760 233.280} 9 of 16
[07/22 12:49:24    598s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[07/22 12:49:24    598s]   VERIFY DRC ...... Sub-Area: {77.760 155.520 155.520 233.280} 10 of 16
[07/22 12:49:24    598s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[07/22 12:49:24    598s]   VERIFY DRC ...... Sub-Area: {155.520 155.520 233.280 233.280} 11 of 16
[07/22 12:49:24    598s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[07/22 12:49:24    598s]   VERIFY DRC ...... Sub-Area: {233.280 155.520 308.400 233.280} 12 of 16
[07/22 12:49:25    598s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[07/22 12:49:25    598s]   VERIFY DRC ...... Sub-Area: {0.000 233.280 77.760 307.990} 13 of 16
[07/22 12:49:25    598s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[07/22 12:49:25    598s]   VERIFY DRC ...... Sub-Area: {77.760 233.280 155.520 307.990} 14 of 16
[07/22 12:49:25    598s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[07/22 12:49:25    598s]   VERIFY DRC ...... Sub-Area: {155.520 233.280 233.280 307.990} 15 of 16
[07/22 12:49:25    599s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[07/22 12:49:25    599s]   VERIFY DRC ...... Sub-Area: {233.280 233.280 308.400 307.990} 16 of 16
[07/22 12:49:25    599s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[07/22 12:49:25    599s] 
[07/22 12:49:25    599s]   Verification Complete : 0 Viols.
[07/22 12:49:25    599s] 
[07/22 12:49:25    599s]  *** End Verify DRC (CPU: 0:00:02.6  ELAPSED TIME: 3.00  MEM: 8.0M) ***
[07/22 12:49:25    599s] 
[07/22 12:49:25    599s] @innovus 246> set_db check_drc_area {0 0 0 0}
[07/22 12:49:25    599s] @innovus 247> gui_select -point {421.65400 204.02950}
[07/22 12:49:37    601s] @innovus 248> check_connectivity -type all -geometry_connect -error 1000 -warning 50
[07/22 12:50:03    606s] VERIFY_CONNECTIVITY use new engine.
[07/22 12:50:03    606s] 
[07/22 12:50:03    606s] ******** Start: VERIFY CONNECTIVITY ********
[07/22 12:50:03    606s] Start Time: Tue Jul 22 12:50:03 2025
[07/22 12:50:03    606s] 
[07/22 12:50:03    606s] Design Name: project
[07/22 12:50:03    606s] Database Units: 2000
[07/22 12:50:03    606s] Design Boundary: (0.0000, 0.0000) (308.4000, 307.9900)
[07/22 12:50:03    606s] Error Limit = 1000; Warning Limit = 50
[07/22 12:50:03    606s] Check all nets
[07/22 12:50:03    606s] **** 12:50:03 **** Processed 5000 nets.
[07/22 12:50:03    606s] **** 12:50:03 **** Processed 10000 nets.
[07/22 12:50:03    606s] **** 12:50:03 **** Processed 15000 nets.
[07/22 12:50:03    606s] 
[07/22 12:50:03    606s] Begin Summary 
[07/22 12:50:03    606s]   Found no problems or warnings.
[07/22 12:50:03    606s] End Summary
[07/22 12:50:03    606s] 
[07/22 12:50:03    606s] End Time: Tue Jul 22 12:50:03 2025
[07/22 12:50:03    606s] Time Elapsed: 0:00:00.0
[07/22 12:50:03    606s] 
[07/22 12:50:03    606s] ******** End: VERIFY CONNECTIVITY ********
[07/22 12:50:03    606s]   Verification Complete : 0 Viols.  0 Wrngs.
[07/22 12:50:03    606s]   (CPU Time: 0:00:00.5  MEM: -0.363M)
[07/22 12:50:03    606s] 
[07/22 12:50:03    606s] @innovus 249> gui_select -point {-131.74150 132.09250}
[07/22 12:50:55    616s] @innovus 250> set_power_analysis_mode -reset
[07/22 12:51:28    621s] set_power_analysis_mode -method static -analysis_view wc -corner max -create_binary_db true -write_static_currents true -honor_negative_energy true -ignore_control_signals true
[07/22 12:51:28    621s] ** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.
[07/22 12:51:28    621s] 
[07/22 12:51:29    622s] set_power_analysis_mode -reset
[07/22 12:51:29    622s] ** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.
[07/22 12:51:29    622s] 
[07/22 12:51:29    622s] set_power_analysis_mode -method static -analysis_view wc -corner max -create_binary_db true -write_static_currents true -honor_negative_energy true -ignore_control_signals true
[07/22 12:51:29    622s] ** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.
[07/22 12:51:29    622s] 

[07/22 12:51:41    624s] @innovus 250> source power.tcl

[07/22 12:51:51    626s] #@ Begin verbose source (pre): source power.tcl
[07/22 12:51:51    626s] @@file 1: connect_global_net VDD -type pg_pin -pin VDD -inst *
[07/22 12:51:51    626s] @@file 2: connect_global_net VSS -type pg_pin -pin VSS -inst *
[07/22 12:51:51    626s] @@file 3: connect_global_net VDD -type tie_hi 
[07/22 12:51:51    626s] @@file 4: connect_global_net VSS -type tie_lo 
[07/22 12:51:51    626s] @@file 5: connect_global_net VDD -type tie_hi -pin VDD -inst *
[07/22 12:51:51    626s] @@file 6: connect_global_net VSS -type tie_lo -pin VSS -inst *
[07/22 12:51:51    626s] @file 7:
[07/22 12:51:51    626s] #@ End verbose source: power.tcl
[07/22 12:51:51    626s] @innovus 251> set_power_output_dir -reset
[07/22 12:52:21    632s] set_power_output_dir -reset
[07/22 12:52:21    632s] @innovus 252> set_power_output_dir ./run1
[07/22 12:52:21    632s] set_power_output_dir ./run1
[07/22 12:52:21    632s] @innovus 253> set_default_switching_activity -reset
[07/22 12:52:21    632s] set_default_switching_activity -reset
[07/22 12:52:21    632s] @innovus 254> set_default_switching_activity -input_activity 0.2 -period 10.0
[07/22 12:52:21    632s] set_default_switching_activity -input_activity 0.2 -period 10.0
[07/22 12:52:21    632s] ** INFO:  (VOLTUS_POWR-3229): Using user defined default frequency 100MHz for power calculation.
[07/22 12:52:21    632s] 
[07/22 12:52:21    632s] 'set_default_switching_activity' finished successfully.
[07/22 12:52:21    632s] @innovus 255> read_activity_file -reset
[07/22 12:52:21    632s] read_activity_file -reset
[07/22 12:52:21    632s] @innovus 256> set_power -reset
[07/22 12:52:21    632s] set_power -reset
[07/22 12:52:21    632s] @innovus 257> set_powerup_analysis -reset
[07/22 12:52:21    632s] set_dynamic_power_simulation -reset
[07/22 12:52:21    632s] set_dynamic_power_simulation -reset
[07/22 12:52:21    632s] @innovus 258> report_power -rail_analysis_format VS -outfile ./run1/project.rpt
[07/22 12:52:21    632s] report_power -rail_analysis_format VS -out_file ./run1/project.rpt
[07/22 12:52:21    632s] env CDS_WORKAREA is set to /home/nielit/Project_Moumita/RTLtoGDSII_5_0/counter_design_database_45nm/physical_design
[07/22 12:52:21    632s] 
[07/22 12:52:21    632s] Power Net Detected:
[07/22 12:52:21    632s]         Voltage	    Name
[07/22 12:52:21    632s]              0V	    VSS
[07/22 12:52:21    632s]            0.9V	    VDD
[07/22 12:52:21    632s] Using Power View: wc.
[07/22 12:52:21    632s] AAE_INFO: opIsDesignInPostRouteState() is 1
[07/22 12:52:21    632s] AAE_INFO: resetNetProps viewIdx 0 
[07/22 12:52:21    632s] Starting SI iteration 1 using Infinite Timing Windows
[07/22 12:52:21    632s] #################################################################################
[07/22 12:52:21    632s] # Design Stage: PostRoute
[07/22 12:52:21    632s] # Design Name: project
[07/22 12:52:21    632s] # Design Mode: 90nm
[07/22 12:52:21    632s] # Analysis Mode: MMMC OCV 
[07/22 12:52:21    632s] # Parasitics Mode: SPEF/RCDB 
[07/22 12:52:21    632s] # Signoff Settings: SI On 
[07/22 12:52:21    632s] #################################################################################
[07/22 12:52:21    632s] Setting infinite Tws ...
[07/22 12:52:21    632s] AAE_INFO: 1 threads acquired from CTE.
[07/22 12:52:21    632s] First Iteration Infinite Tw... 
[07/22 12:52:21    632s] Calculate early delays in OCV mode...
[07/22 12:52:21    632s] Calculate late delays in OCV mode...
[07/22 12:52:21    632s] Topological Sorting (REAL = 0:00:00.0, MEM = 2365.4M, InitMEM = 2365.4M)
[07/22 12:52:21    632s] Start delay calculation (fullDC) (1 T). (MEM=2365.38)
[07/22 12:52:21    632s] *** Calculating scaling factor for max_timing libraries using the default operating condition of each library.
[07/22 12:52:21    632s] End AAE Lib Interpolated Model. (MEM=2376.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/22 12:52:23    633s] Total number of fetched objects 17087
[07/22 12:52:23    633s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[07/22 12:52:23    633s] AAE_INFO-618: Total number of nets in the design is 17092,  100.0 percent of the nets selected for SI analysis
[07/22 12:52:23    633s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/22 12:52:23    633s] End delay calculation. (MEM=2430.21 CPU=0:00:01.3 REAL=0:00:02.0)
[07/22 12:52:23    633s] End delay calculation (fullDC). (MEM=2430.21 CPU=0:00:01.4 REAL=0:00:02.0)
[07/22 12:52:23    633s] *** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 2430.2M) ***
[07/22 12:52:23    633s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2430.2M)
[07/22 12:52:23    633s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/22 12:52:23    634s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2430.2M)
[07/22 12:52:23    634s] Starting SI iteration 2
[07/22 12:52:23    634s] Calculate early delays in OCV mode...
[07/22 12:52:23    634s] Calculate late delays in OCV mode...
[07/22 12:52:23    634s] Start delay calculation (fullDC) (1 T). (MEM=2396.33)
[07/22 12:52:23    634s] End AAE Lib Interpolated Model. (MEM=2396.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/22 12:52:23    634s] Glitch Analysis: View wc -- Total Number of Nets Skipped = 0. 
[07/22 12:52:23    634s] Glitch Analysis: View wc -- Total Number of Nets Analyzed = 17087. 
[07/22 12:52:23    634s] Total number of fetched objects 17087
[07/22 12:52:23    634s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[07/22 12:52:23    634s] AAE_INFO-618: Total number of nets in the design is 17092,  0.4 percent of the nets selected for SI analysis
[07/22 12:52:23    634s] End delay calculation. (MEM=2442.04 CPU=0:00:00.1 REAL=0:00:00.0)
[07/22 12:52:23    634s] End delay calculation (fullDC). (MEM=2442.04 CPU=0:00:00.1 REAL=0:00:00.0)
[07/22 12:52:23    634s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2442.0M) ***
[07/22 12:52:23    634s] Load RC corner of view wc
[07/22 12:52:23    634s] 
[07/22 12:52:23    634s] Begin Power Analysis
[07/22 12:52:23    634s] 
[07/22 12:52:23    634s]              0V	    VSS
[07/22 12:52:23    634s]            0.9V	    VDD
[07/22 12:52:23    634s] 
[07/22 12:52:23    634s] Begin Processing Timing Library for Power Calculation
[07/22 12:52:23    634s] 
[07/22 12:52:23    634s] Begin Processing Timing Library for Power Calculation
[07/22 12:52:23    634s] 
[07/22 12:52:23    634s] 
[07/22 12:52:23    634s] 
[07/22 12:52:23    634s] Begin Processing Power Net/Grid for Power Calculation
[07/22 12:52:23    634s] 
[07/22 12:52:23    634s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2311.07MB/3965.55MB/2311.07MB)
[07/22 12:52:23    634s] 
[07/22 12:52:23    634s] Begin Processing Timing Window Data for Power Calculation
[07/22 12:52:23    634s] 
[07/22 12:52:23    634s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2312.23MB/3965.55MB/2312.23MB)
[07/22 12:52:23    634s] 
[07/22 12:52:23    634s] Begin Processing User Attributes
[07/22 12:52:23    634s] 
[07/22 12:52:23    634s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2312.23MB/3965.55MB/2312.23MB)
[07/22 12:52:23    634s] 
[07/22 12:52:23    634s] Begin Processing Signal Activity
[07/22 12:52:23    634s] 
[07/22 12:52:23    634s] 
[07/22 12:52:23    634s] Starting Levelizing
[07/22 12:52:23    634s] 2025-Jul-22 12:52:23 (2025-Jul-22 07:22:23 GMT)
[07/22 12:52:23    634s] 2025-Jul-22 12:52:23 (2025-Jul-22 07:22:23 GMT): 10%
[07/22 12:52:23    634s] 2025-Jul-22 12:52:23 (2025-Jul-22 07:22:23 GMT): 20%
[07/22 12:52:23    634s] 2025-Jul-22 12:52:23 (2025-Jul-22 07:22:23 GMT): 30%
[07/22 12:52:23    634s] 2025-Jul-22 12:52:23 (2025-Jul-22 07:22:23 GMT): 40%
[07/22 12:52:23    634s] 2025-Jul-22 12:52:23 (2025-Jul-22 07:22:23 GMT): 50%
[07/22 12:52:23    634s] 2025-Jul-22 12:52:23 (2025-Jul-22 07:22:23 GMT): 60%
[07/22 12:52:23    634s] 2025-Jul-22 12:52:23 (2025-Jul-22 07:22:23 GMT): 70%
[07/22 12:52:23    634s] 2025-Jul-22 12:52:23 (2025-Jul-22 07:22:23 GMT): 80%
[07/22 12:52:23    634s] 2025-Jul-22 12:52:23 (2025-Jul-22 07:22:23 GMT): 90%
[07/22 12:52:23    634s] 
[07/22 12:52:23    634s] Finished Levelizing
[07/22 12:52:23    634s] 2025-Jul-22 12:52:23 (2025-Jul-22 07:22:23 GMT)
[07/22 12:52:23    634s] 
[07/22 12:52:23    634s] Starting Activity Propagation
[07/22 12:52:23    634s] 2025-Jul-22 12:52:23 (2025-Jul-22 07:22:23 GMT)
[07/22 12:52:23    634s] 2025-Jul-22 12:52:23 (2025-Jul-22 07:22:23 GMT): 10%
[07/22 12:52:23    634s] 2025-Jul-22 12:52:23 (2025-Jul-22 07:22:23 GMT): 20%
[07/22 12:52:23    634s] 2025-Jul-22 12:52:23 (2025-Jul-22 07:22:23 GMT): 30%
[07/22 12:52:23    634s] 
[07/22 12:52:23    634s] Finished Activity Propagation
[07/22 12:52:23    634s] 2025-Jul-22 12:52:23 (2025-Jul-22 07:22:23 GMT)
[07/22 12:52:23    634s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2313.00MB/3965.55MB/2313.00MB)
[07/22 12:52:23    634s] 
[07/22 12:52:23    634s] Begin Power Computation
[07/22 12:52:23    634s] 
[07/22 12:52:23    634s]       ----------------------------------------------------------
[07/22 12:52:23    634s]       # of cell(s) missing both power/leakage table: 0
[07/22 12:52:23    634s]       # of cell(s) missing power table: 0
[07/22 12:52:23    634s]       # of cell(s) missing leakage table: 0
[07/22 12:52:23    634s]       ----------------------------------------------------------
[07/22 12:52:23    634s] 
[07/22 12:52:23    634s] 
[07/22 12:52:23    634s] 
[07/22 12:52:23    634s] Starting Calculating power
[07/22 12:52:23    634s] 2025-Jul-22 12:52:23 (2025-Jul-22 07:22:23 GMT)
[07/22 12:52:23    634s]  ... Calculating switching power
[07/22 12:52:24    634s] 2025-Jul-22 12:52:24 (2025-Jul-22 07:22:24 GMT): 10%
[07/22 12:52:24    634s] 2025-Jul-22 12:52:24 (2025-Jul-22 07:22:24 GMT): 20%
[07/22 12:52:24    634s] 2025-Jul-22 12:52:24 (2025-Jul-22 07:22:24 GMT): 30%
[07/22 12:52:24    634s] 2025-Jul-22 12:52:24 (2025-Jul-22 07:22:24 GMT): 40%
[07/22 12:52:24    634s] 2025-Jul-22 12:52:24 (2025-Jul-22 07:22:24 GMT): 50%
[07/22 12:52:24    634s]  ... Calculating internal and leakage power
[07/22 12:52:24    634s] 2025-Jul-22 12:52:24 (2025-Jul-22 07:22:24 GMT): 60%
[07/22 12:52:24    634s] 2025-Jul-22 12:52:24 (2025-Jul-22 07:22:24 GMT): 70%
[07/22 12:52:24    635s] 2025-Jul-22 12:52:24 (2025-Jul-22 07:22:24 GMT): 80%
[07/22 12:52:24    635s] 2025-Jul-22 12:52:24 (2025-Jul-22 07:22:24 GMT): 90%
[07/22 12:52:24    635s] 
[07/22 12:52:24    635s] Finished Calculating power
[07/22 12:52:24    635s] 2025-Jul-22 12:52:24 (2025-Jul-22 07:22:24 GMT)
[07/22 12:52:24    635s]       # of MSMV cell(s) missing power_level: 0
[07/22 12:52:24    635s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2314.29MB/3973.55MB/2314.29MB)
[07/22 12:52:24    635s] 
[07/22 12:52:24    635s] Begin Processing User Attributes
[07/22 12:52:24    635s] 
[07/22 12:52:24    635s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2314.29MB/3973.55MB/2314.29MB)
[07/22 12:52:24    635s] 
[07/22 12:52:24    635s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2314.29MB/3973.55MB/2314.29MB)
[07/22 12:52:24    635s] 
[07/22 12:52:24    635s] Begin Boundary Leakage Calculation
[07/22 12:52:24    635s] Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
[07/22 12:52:24    635s] mem(process/total/peak)=2314.29MB/3973.55MB/2314.29MB)
[07/22 12:52:24    635s] Begin Static Power Report Generation
[07/22 12:52:24    635s] *



[07/22 12:52:24    635s] Total Power
[07/22 12:52:24    635s] -----------------------------------------------------------------------------------------
[07/22 12:52:24    635s] Total Internal Power:        0.91197542 	   52.7625%
[07/22 12:52:24    635s] Total Switching Power:       0.81562193 	   47.1880%
[07/22 12:52:24    635s] Total Leakage Power:         0.00085630 	    0.0495%
[07/22 12:52:24    635s] Total Power:                 1.72845365
[07/22 12:52:24    635s] -----------------------------------------------------------------------------------------
[07/22 12:52:24    635s] *
[07/22 12:52:24    635s] 
[07/22 12:52:24    635s] 
[07/22 12:52:24    635s] 
[07/22 12:52:24    635s] Total Power
[07/22 12:52:24    635s] -----------------------------------------------------------------------------------------
[07/22 12:52:24    635s] Total Internal Power:        0.91197542 	   52.7625%
[07/22 12:52:24    635s] Total Switching Power:       0.81562193 	   47.1880%
[07/22 12:52:24    635s] Total Leakage Power:         0.00085630 	    0.0495%
[07/22 12:52:24    635s] Total Power:                 1.72845365
[07/22 12:52:24    635s] -----------------------------------------------------------------------------------------
[07/22 12:52:24    635s] ** WARN:  (VOLTUS_POWR-3424): Cell AOI21XL has no power pin defined in LEF/PGV.
[07/22 12:52:24    635s] 
[07/22 12:52:24    635s] ** WARN:  (VOLTUS_POWR-3424): Cell AOI22X1 has no power pin defined in LEF/PGV.
[07/22 12:52:24    635s] 
[07/22 12:52:24    635s] ** WARN:  (VOLTUS_POWR-3424): Cell CLKINVX4 has no power pin defined in LEF/PGV.
[07/22 12:52:24    635s] 
[07/22 12:52:24    635s] ** WARN:  (VOLTUS_POWR-3424): Cell AND2X2 has no power pin defined in LEF/PGV.
[07/22 12:52:24    635s] 
[07/22 12:52:24    635s] ** WARN:  (VOLTUS_POWR-3424): Cell NOR4BX1 has no power pin defined in LEF/PGV.
[07/22 12:52:24    635s] 
[07/22 12:52:24    635s] ** WARN:  (VOLTUS_POWR-3424): Cell OR3X1 has no power pin defined in LEF/PGV.
[07/22 12:52:24    635s] 
[07/22 12:52:24    635s] ** WARN:  (VOLTUS_POWR-3424): Cell NAND2XL has no power pin defined in LEF/PGV.
[07/22 12:52:24    635s] 
[07/22 12:52:24    635s] ** WARN:  (VOLTUS_POWR-3424): Cell INVX4 has no power pin defined in LEF/PGV.
[07/22 12:52:24    635s] 
[07/22 12:52:24    635s] ** WARN:  (VOLTUS_POWR-3424): Cell AOI221X1 has no power pin defined in LEF/PGV.
[07/22 12:52:24    635s] 
[07/22 12:52:24    635s] ** WARN:  (VOLTUS_POWR-3424): Cell AND3X6 has no power pin defined in LEF/PGV.
[07/22 12:52:24    635s] 
[07/22 12:52:24    635s] ** WARN:  (VOLTUS_POWR-3424): Cell AOI222X1 has no power pin defined in LEF/PGV.
[07/22 12:52:24    635s] 
[07/22 12:52:24    635s] ** WARN:  (VOLTUS_POWR-3424): Cell BUFX12 has no power pin defined in LEF/PGV.
[07/22 12:52:24    635s] 
[07/22 12:52:24    635s] ** WARN:  (VOLTUS_POWR-3424): Cell NAND3BX2 has no power pin defined in LEF/PGV.
[07/22 12:52:24    635s] 
[07/22 12:52:24    635s] ** WARN:  (VOLTUS_POWR-3424): Cell AND2X4 has no power pin defined in LEF/PGV.
[07/22 12:52:24    635s] 
[07/22 12:52:24    635s] ** WARN:  (VOLTUS_POWR-3424): Cell MX2X1 has no power pin defined in LEF/PGV.
[07/22 12:52:24    635s] 
[07/22 12:52:24    635s] ** WARN:  (VOLTUS_POWR-3424): Cell INVX6 has no power pin defined in LEF/PGV.
[07/22 12:52:24    635s] 
[07/22 12:52:24    635s] ** WARN:  (VOLTUS_POWR-3424): Cell OR4X2 has no power pin defined in LEF/PGV.
[07/22 12:52:24    635s] 
[07/22 12:52:24    635s] ** WARN:  (VOLTUS_POWR-3424): Cell CLKBUFX8 has no power pin defined in LEF/PGV.
[07/22 12:52:24    635s] 
[07/22 12:52:24    635s] ** WARN:  (VOLTUS_POWR-3424): Cell INVX2 has no power pin defined in LEF/PGV.
[07/22 12:52:24    635s] 
[07/22 12:52:24    635s] ** WARN:  (VOLTUS_POWR-3424): Cell AND2X1 has no power pin defined in LEF/PGV.
[07/22 12:52:24    635s] 
[07/22 12:52:24    635s] ** WARN:  (EMS-27): Message (VOLTUS_POWR-3424) has exceeded the current message display limit of 20.
[07/22 12:52:24    635s] To increase the message display limit, refer to the product command reference manual.
[07/22 12:52:24    635s] 
[07/22 12:52:24    635s] Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
[07/22 12:52:24    635s] mem(process/total/peak)=2319.99MB/3973.55MB/2319.99MB)
[07/22 12:52:24    635s] 
[07/22 12:52:24    635s] Begin Creating Binary Database
[07/22 12:52:24    635s] Ended Creating Binary Database: (cpu=0:00:00, real=0:00:00,
[07/22 12:52:24    635s] mem(process/total/peak)=2839.21MB/4751.98MB/2839.21MB)
[07/22 12:52:24    635s] 
[07/22 12:52:24    635s] Output file is ./run1/project.rpt
[07/22 12:52:24    635s] Processing average sequential pin duty cycle 
[07/22 12:52:24    635s] 
[07/22 12:52:24    635s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[07/22 12:52:24    635s] Summary for sequential cells identification: 
[07/22 12:52:24    635s]   Identified SBFF number: 104
[07/22 12:52:24    635s]   Identified MBFF number: 0
[07/22 12:52:24    635s]   Identified SB Latch number: 0
[07/22 12:52:24    635s]   Identified MB Latch number: 0
[07/22 12:52:24    635s]   Not identified SBFF number: 16
[07/22 12:52:24    635s]   Not identified MBFF number: 0
[07/22 12:52:24    635s]   Not identified SB Latch number: 0
[07/22 12:52:24    635s]   Not identified MB Latch number: 0
[07/22 12:52:24    635s]   Number of sequential cells which are not FFs: 32
[07/22 12:52:24    635s]  Visiting view : wc
[07/22 12:52:24    635s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[07/22 12:52:24    635s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[07/22 12:52:24    635s]  Visiting view : bc
[07/22 12:52:24    635s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[07/22 12:52:24    635s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[07/22 12:52:24    635s] TLC MultiMap info (StdDelay):
[07/22 12:52:24    635s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[07/22 12:52:24    635s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[07/22 12:52:24    635s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[07/22 12:52:24    635s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[07/22 12:52:24    635s]  Setting StdDelay to: 36.8ps
[07/22 12:52:24    635s] 
[07/22 12:52:24    635s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[07/22 12:52:24    635s] @innovus 259> set_power_output_dir -reset
[07/22 12:52:26    635s] set_power_output_dir -reset
[07/22 12:52:26    635s] @innovus 260> set_power_output_dir ./run1
[07/22 12:52:26    635s] set_power_output_dir ./run1
[07/22 12:52:26    635s] @innovus 261> set_default_switching_activity -reset
[07/22 12:52:26    635s] set_default_switching_activity -reset
[07/22 12:52:26    635s] @innovus 262> set_default_switching_activity -input_activity 0.2 -period 10.0
[07/22 12:52:26    635s] set_default_switching_activity -input_activity 0.2 -period 10.0
[07/22 12:52:26    635s] ** INFO:  (VOLTUS_POWR-3229): Using user defined default frequency 100MHz for power calculation.
[07/22 12:52:26    635s] 
[07/22 12:52:26    635s] 'set_default_switching_activity' finished successfully.
[07/22 12:52:26    635s] @innovus 263> read_activity_file -reset
[07/22 12:52:26    635s] read_activity_file -reset
[07/22 12:52:26    635s] @innovus 264> set_power -reset
[07/22 12:52:26    635s] set_power -reset
[07/22 12:52:26    635s] @innovus 265> set_powerup_analysis -reset
[07/22 12:52:26    635s] set_dynamic_power_simulation -reset
[07/22 12:52:26    635s] set_dynamic_power_simulation -reset
[07/22 12:52:26    635s] @innovus 266> report_power -rail_analysis_format VS -outfile ./run1/project.rpt
[07/22 12:52:26    635s] report_power -rail_analysis_format VS -out_file ./run1/project.rpt
[07/22 12:52:26    635s] env CDS_WORKAREA is set to /home/nielit/Project_Moumita/RTLtoGDSII_5_0/counter_design_database_45nm/physical_design
[07/22 12:52:26    635s] Using Power View: wc.
[07/22 12:52:26    635s] Load RC corner of view wc
[07/22 12:52:26    635s] 
[07/22 12:52:26    635s] Begin Power Analysis
[07/22 12:52:26    635s] 
[07/22 12:52:26    635s]              0V	    VSS
[07/22 12:52:26    635s]            0.9V	    VDD
[07/22 12:52:26    635s] Begin Processing Timing Library for Power Calculation
[07/22 12:52:26    635s] 
[07/22 12:52:26    636s] Begin Processing Timing Library for Power Calculation
[07/22 12:52:26    636s] 
[07/22 12:52:26    636s] 
[07/22 12:52:26    636s] 
[07/22 12:52:26    636s] Begin Processing Power Net/Grid for Power Calculation
[07/22 12:52:26    636s] 
[07/22 12:52:26    636s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2839.90MB/4751.98MB/2839.90MB)
[07/22 12:52:26    636s] 
[07/22 12:52:26    636s] Begin Processing Timing Window Data for Power Calculation
[07/22 12:52:26    636s] 
[07/22 12:52:26    636s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2839.90MB/4751.98MB/2839.90MB)
[07/22 12:52:26    636s] 
[07/22 12:52:26    636s] Begin Processing User Attributes
[07/22 12:52:26    636s] 
[07/22 12:52:26    636s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2839.90MB/4751.98MB/2839.90MB)
[07/22 12:52:26    636s] 
[07/22 12:52:26    636s] Begin Processing Signal Activity
[07/22 12:52:26    636s] 
[07/22 12:52:26    636s] 
[07/22 12:52:26    636s] Starting Activity Propagation
[07/22 12:52:26    636s] 2025-Jul-22 12:52:26 (2025-Jul-22 07:22:26 GMT)
[07/22 12:52:26    636s] 2025-Jul-22 12:52:26 (2025-Jul-22 07:22:26 GMT): 10%
[07/22 12:52:26    636s] 2025-Jul-22 12:52:26 (2025-Jul-22 07:22:26 GMT): 20%
[07/22 12:52:26    636s] 2025-Jul-22 12:52:26 (2025-Jul-22 07:22:26 GMT): 30%
[07/22 12:52:27    636s] 
[07/22 12:52:27    636s] Finished Activity Propagation
[07/22 12:52:27    636s] 2025-Jul-22 12:52:27 (2025-Jul-22 07:22:27 GMT)
[07/22 12:52:27    636s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2839.90MB/4751.98MB/2839.90MB)
[07/22 12:52:27    636s] 
[07/22 12:52:27    636s] Begin Power Computation
[07/22 12:52:27    636s] 
[07/22 12:52:27    636s]       ----------------------------------------------------------
[07/22 12:52:27    636s]       # of cell(s) missing both power/leakage table: 0
[07/22 12:52:27    636s]       # of cell(s) missing power table: 0
[07/22 12:52:27    636s]       # of cell(s) missing leakage table: 0
[07/22 12:52:27    636s]       ----------------------------------------------------------
[07/22 12:52:27    636s] 
[07/22 12:52:27    636s] 
[07/22 12:52:27    636s] 
[07/22 12:52:27    636s] Starting Calculating power
[07/22 12:52:27    636s] 2025-Jul-22 12:52:27 (2025-Jul-22 07:22:27 GMT)
[07/22 12:52:27    636s]  ... Calculating switching power
[07/22 12:52:27    636s] 2025-Jul-22 12:52:27 (2025-Jul-22 07:22:27 GMT): 10%
[07/22 12:52:27    636s] 2025-Jul-22 12:52:27 (2025-Jul-22 07:22:27 GMT): 20%
[07/22 12:52:27    636s] 2025-Jul-22 12:52:27 (2025-Jul-22 07:22:27 GMT): 30%
[07/22 12:52:27    636s] 2025-Jul-22 12:52:27 (2025-Jul-22 07:22:27 GMT): 40%
[07/22 12:52:27    636s] 2025-Jul-22 12:52:27 (2025-Jul-22 07:22:27 GMT): 50%
[07/22 12:52:27    636s]  ... Calculating internal and leakage power
[07/22 12:52:27    636s] 2025-Jul-22 12:52:27 (2025-Jul-22 07:22:27 GMT): 60%
[07/22 12:52:27    636s] 2025-Jul-22 12:52:27 (2025-Jul-22 07:22:27 GMT): 70%
[07/22 12:52:27    636s] 2025-Jul-22 12:52:27 (2025-Jul-22 07:22:27 GMT): 80%
[07/22 12:52:27    636s] 2025-Jul-22 12:52:27 (2025-Jul-22 07:22:27 GMT): 90%
[07/22 12:52:27    636s] 
[07/22 12:52:27    636s] Finished Calculating power
[07/22 12:52:27    636s] 2025-Jul-22 12:52:27 (2025-Jul-22 07:22:27 GMT)
[07/22 12:52:27    636s]       # of MSMV cell(s) missing power_level: 0
[07/22 12:52:27    636s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2303.22MB/3939.98MB/2839.90MB)
[07/22 12:52:27    636s] 
[07/22 12:52:27    636s] Begin Processing User Attributes
[07/22 12:52:27    636s] 
[07/22 12:52:27    636s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2303.22MB/3939.98MB/2839.90MB)
[07/22 12:52:27    636s] 
[07/22 12:52:27    636s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2303.22MB/3939.98MB/2839.90MB)
[07/22 12:52:27    636s] 
[07/22 12:52:27    636s] Begin Boundary Leakage Calculation
[07/22 12:52:27    636s] Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
[07/22 12:52:27    636s] mem(process/total/peak)=2303.22MB/3939.98MB/2839.90MB)
[07/22 12:52:27    636s] Begin Static Power Report Generation
[07/22 12:52:27    636s] *



[07/22 12:52:27    636s] Total Power
[07/22 12:52:27    636s] -----------------------------------------------------------------------------------------
[07/22 12:52:27    636s] Total Internal Power:        0.91197542 	   52.7625%
[07/22 12:52:27    636s] Total Switching Power:       0.81562193 	   47.1880%
[07/22 12:52:27    636s] Total Leakage Power:         0.00085630 	    0.0495%
[07/22 12:52:27    636s] Total Power:                 1.72845365
[07/22 12:52:27    636s] -----------------------------------------------------------------------------------------
[07/22 12:52:27    636s] *
[07/22 12:52:27    636s] 
[07/22 12:52:27    636s] 
[07/22 12:52:27    636s] 
[07/22 12:52:27    636s] Total Power
[07/22 12:52:27    636s] -----------------------------------------------------------------------------------------
[07/22 12:52:27    636s] Total Internal Power:        0.91197542 	   52.7625%
[07/22 12:52:27    636s] Total Switching Power:       0.81562193 	   47.1880%
[07/22 12:52:27    636s] Total Leakage Power:         0.00085630 	    0.0495%
[07/22 12:52:27    636s] Total Power:                 1.72845365
[07/22 12:52:27    636s] -----------------------------------------------------------------------------------------
[07/22 12:52:27    636s] Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
[07/22 12:52:27    636s] mem(process/total/peak)=2307.65MB/3943.10MB/2839.90MB)
[07/22 12:52:27    636s] 
[07/22 12:52:27    636s] Begin Creating Binary Database
[07/22 12:52:28    637s] Ended Creating Binary Database: (cpu=0:00:00, real=0:00:00,
[07/22 12:52:28    637s] mem(process/total/peak)=2562.83MB/4456.52MB/2839.90MB)
[07/22 12:52:28    637s] 
[07/22 12:52:28    637s] Output file is ./run1/project.rpt
[07/22 12:52:28    637s] Processing average sequential pin duty cycle 
[07/22 12:52:28    637s] @innovus 267> set_rail_analysis_mode -method era_static -power_switch_eco false -generate_movies false -save_voltage_waveforms false -accuracy xd -analysis_view wc -process_techgen_em_rules false -enable_rlrp_analysis false -extraction_tech_file ../QRC_Tech/gpdk045.tch -vsrc_search_distance 50 -ignore_shorts false -enable_manufacturing_effects false -report_via_current_direction false
[07/22 12:53:42    653s] set_rail_analysis_config -method era_static -power_switch_eco false -write_movies false -write_voltage_waveforms false -accuracy xd -analysis_view wc -process_techgen_em_rules false -enable_rlrp_analysis false -extraction_tech_file ../QRC_Tech/gpdk045.tch -voltage_source_search_distance 50 -ignore_shorts false -enable_mfg_effects false -report_via_current_direction false
[07/22 12:53:42    653s] **WARN: (VOLTUS-1179):	Settings of all PG nets have been reset to default due to change in the analysis view using set_rail_analysis_mode. Re-run set_pg_nets to set threshold values based on design requirements.
[07/22 12:53:42    653s] @innovus 268> set_rail_analysis_mode -method era_static -power_switch_eco false -generate_movies false -save_voltage_waveforms false -accuracy xd -analysis_view wc -process_techgen_em_rules false -enable_rlrp_analysis false -extraction_tech_file ../QRC_Tech/gpdk045.tch -vsrc_search_distance 50 -ignore_shorts false -enable_manufacturing_effects false -report_via_current_direction false
[07/22 12:53:43    653s] set_rail_analysis_config -method era_static -power_switch_eco false -write_movies false -write_voltage_waveforms false -accuracy xd -analysis_view wc -process_techgen_em_rules false -enable_rlrp_analysis false -extraction_tech_file ../QRC_Tech/gpdk045.tch -voltage_source_search_distance 50 -ignore_shorts false -enable_mfg_effects false -report_via_current_direction false
[07/22 12:53:43    653s] @innovus 269> **WARN: (VOLTUS_ERA-3383):	Command "add_pad_location" will be obsolete in the next major release.
[07/22 12:56:44    690s] **WARN: (VOLTUS_ERA-3383):	Command "add_pad_location" will be obsolete in the next major release.
[07/22 12:57:00    694s] write_power_pads -net VDD -voltage_source_file project.pp
[07/22 12:57:00    694s] Saving DC sources to file project.pp.
[07/22 12:57:00    694s] @innovus 270> set_pg_nets -net VDD -voltage 0.9 -threshold 0.81
[07/22 12:57:54    704s] set_pg_nets -net VDD -voltage 0.9 -threshold 0.81
[07/22 12:57:54    704s] @innovus 271> set_power_data -reset
[07/22 12:57:54    704s] set_power_data -reset
[07/22 12:57:54    704s] @innovus 272> set_power_data -format current -scale 1 run1/static_VDD.ptiavg
[07/22 12:57:54    704s] set_power_data -format current -scale 1 run1/static_VDD.ptiavg
[07/22 12:57:54    704s] @innovus 273> set_power_pads -reset
[07/22 12:57:54    704s] set_power_pads -reset
[07/22 12:57:54    704s] @innovus 274> set_power_pads -net VDD -format xy -file project.pp
[07/22 12:57:54    704s] set_power_pads -net VDD -format xy -file project.pp
[07/22 12:57:54    704s] @innovus 275> set_package -reset
[07/22 12:57:54    704s] set_package -reset
[07/22 12:57:54    704s] @innovus 276> set_package -spice {} -mapping {}
[07/22 12:57:54    704s] set_package -spice_model_file {} -mapping_file {}
[07/22 12:57:54    704s] @innovus 277> set_net_group -reset
[07/22 12:57:54    704s] set_net_group -reset
[07/22 12:57:54    704s] @innovus 278> set_advanced_rail_options -reset
[07/22 12:57:54    704s] set_advanced_rail_options -reset
[07/22 12:57:54    704s] @innovus 279> analyze_rail -type net -results_directory ./run1 VDD
[07/22 12:57:54    704s] report_rail -type net -results_directory ./run1 VDD
[07/22 12:58:00    704s] Started PGV Library Generator at 12:57:54 07/22/2025
[07/22 12:58:00    704s] 
[07/22 12:58:00    704s] ** INFO:  (VOLTUS_LGEN-3599): Library generation settings: 
[07/22 12:58:00    704s] 	Mode: TECH 
[07/22 12:58:00    704s] 	Capacitance: area_cap 
[07/22 12:58:00    704s] 	Current Distribution: estimation 
[07/22 12:58:00    704s] 	Grid Port Definition: LEF 
[07/22 12:58:00    704s] 	Grid Current Sinks: LEF pin 
[07/22 12:58:00    704s] 	Power Gate: no
[07/22 12:58:00    704s] 
[07/22 12:58:00    704s] ** INFO:  (VOLTUS_LGEN-3598): Processing LEF files: 
[07/22 12:58:00    704s] /home/nielit/Project_Moumita/RTLtoGDSII_5_0/counter_design_database_45nm/lef/gsclib045_tech.lef
[07/22 12:58:00    704s] /home/nielit/Project_Moumita/RTLtoGDSII_5_0/counter_design_database_45nm/lef/gsclib045_macro.lef
[07/22 12:58:00    704s] 
[07/22 12:58:00    704s] ** INFO:  (VOLTUS_LGEN-3611): No lef leyarmap specified. Tool has
[07/22 12:58:00    704s] internally generated the mapping between technology layers and lef layers
[07/22 12:58:00    704s] using information in technology file and technology lef. To specify your
[07/22 12:58:00    704s] own layer mapping, use set_pg_library_mode -lef_layermap.
[07/22 12:58:00    704s] 
[07/22 12:58:00    704s]   TECH-LAYER    LEF-LAYER
[07/22 12:58:00    704s]   METAL_1    Metal1
[07/22 12:58:00    704s]   VIA_1    Via1
[07/22 12:58:00    704s]   METAL_2    Metal2
[07/22 12:58:00    704s]   VIA_2    Via2
[07/22 12:58:00    704s]   METAL_3    Metal3
[07/22 12:58:00    704s]   VIA_3    Via3
[07/22 12:58:00    704s]   METAL_4    Metal4
[07/22 12:58:00    704s]   VIA_4    Via4
[07/22 12:58:00    704s]   METAL_5    Metal5
[07/22 12:58:00    704s]   VIA_5    Via5
[07/22 12:58:00    704s]   METAL_6    Metal6
[07/22 12:58:00    704s]   VIA_6    Via6
[07/22 12:58:00    704s]   METAL_7    Metal7
[07/22 12:58:00    704s]   VIA_7    Via7
[07/22 12:58:00    704s]   METAL_8    Metal8
[07/22 12:58:00    704s]   VIA_8    Via8
[07/22 12:58:00    704s]   METAL_9    Metal9
[07/22 12:58:00    704s]   VIA_9    Via9
[07/22 12:58:00    704s]   METAL_10    Metal10
[07/22 12:58:00    704s]   VIA_10    Via10
[07/22 12:58:00    704s]   METAL_11    Metal11
[07/22 12:58:00    704s] 
[07/22 12:58:00    704s] 
[07/22 12:58:00    704s] ** WARN:  (VOLTUS_LGEN-3106): The following cells do not contain any supply
[07/22 12:58:00    704s] pins: , SDFF4RX1, SDFF4RX2
[07/22 12:58:00    704s] 
[07/22 12:58:00    704s] ** INFO:  (VOLTUS_LGEN-3606): 
[07/22 12:58:00    704s] Power Grid View Generation Statistics:
[07/22 12:58:00    704s]         # Total number of cells: 574 
[07/22 12:58:00    704s]         # TECH view created: 574 (100%)
[07/22 12:58:00    704s] 
[07/22 12:58:00    704s] ** WARN:  (VOLTUS_LGEN-3971): The following cells failed to create some of
[07/22 12:58:00    704s] the PGV views:
[07/22 12:58:00    704s]  CELL                      				 REASON                    
[07/22 12:58:00    704s]  ==== 							 ====== 
[07/22 12:58:00    704s]  SDFF4RX1                  				 No PowerPin found in LEF.
[07/22 12:58:00    704s]  
[07/22 12:58:00    704s]  SDFF4RX2                  				 No PowerPin found in LEF.
[07/22 12:58:00    704s]  
[07/22 12:58:00    704s] 
[07/22 12:58:00    704s] Finished PGV Library Generator at 12:58:00 07/22/2025 (cpu=0:00:01, real=0:00:06, peak mem=2663.82MB)
[07/22 12:58:00    704s] Current Innovus resource usage: (total cpu=0:11:49, real=0:41:44, mem=2663.82MB)
[07/22 12:58:00    711s] 
[07/22 12:58:00    711s] Begin ERA Data Preparation
[07/22 12:58:00    711s] All Virtual Vias and Virtual followpins have been skipped. No incremental def would be generated.
[07/22 12:58:00    711s] Ended ERA Data Preparation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2608.15MB/4460.91MB/2839.90MB)
[07/22 12:58:00    711s] 
[07/22 12:58:01    712s] * voltus_rail
[07/22 12:58:01    712s] *	Version v21.15-s076_1 (09/23/2022 08:39:08)
[07/22 12:58:01    712s] *	Copyright 2007 - 2017 Cadence Design Systems, Inc.
[07/22 12:58:01    712s] *
[07/22 12:58:01    712s] *	Run by nielit on Tue Jul 22 12:58:01 2025
[07/22 12:58:01    712s] 
[07/22 12:58:01    712s] *	Executing 64 bit version on host: c7
[07/22 12:58:01    712s] *
[07/22 12:58:01    712s] 
[07/22 12:58:01    712s] 
[07/22 12:58:01    712s] Started Rail Analysis at 12:58:00 07/22/2025
[07/22 12:58:01    712s] 
[07/22 12:58:01    712s] 
[07/22 12:58:01    712s] Multi-CPU Configuration:
[07/22 12:58:01    712s] 	#CPU: 1
[07/22 12:58:01    712s] 	Mode: local
[07/22 12:58:01    712s] 	Host: c7
[07/22 12:58:01    712s] 
[07/22 12:58:01    712s] Analyze Rail Settings:
[07/22 12:58:01    712s] 	Temp directory: /tmp/innovus_temp_29980_c7_nielit_YjTBXi
[07/22 12:58:01    712s] 	Output directory: ./run1
[07/22 12:58:01    712s] 	Run directory: ./run1/VDD_25C_avg_9
[07/22 12:58:01    712s] 
[07/22 12:58:01    712s] 
[07/22 12:58:01    712s] 
[07/22 12:58:01    712s] Running R  extraction for /tmp/innovus_temp_29980_c7_nielit_YjTBXi/eps_out_29980.def.gz ...
[07/22 12:58:01    712s] 
[07/22 12:58:01    712s] Invoking: "/home/install/INNOVUS211/tools.lnx86/ssvtools/bin/64bit/voltus_scheduler   -nt 1   -usecellid  -session_file ./work/sfe.session  -prev_session_file ./work/sfe.session.prev  -cmd ./work/voltus_scheduler.cmd" ...
[07/22 12:58:01    712s] Extraction option setup as:
[07/22 12:58:01    712s] setenv gray_data NONE
[07/22 12:58:01    712s] setenv enable_cluster_overhang_via false
[07/22 12:58:01    712s] setenv enable_dfm_mask_conflict_shape false
[07/22 12:58:01    712s] Begin Preparing Data for Parasitic Extraction
[07/22 12:58:02    712s] Extracting following DFM effects:
[07/22 12:58:02    712s] MetalFill        : n/a
[07/22 12:58:02    712s] WEE Effects      : n/a
[07/22 12:58:02    712s] Erosion Effects  : n/a
[07/22 12:58:02    712s] T/B Enlargements : n/a
[07/22 12:58:02    712s] R(w) Effects     : n/a
[07/22 12:58:02    712s] R(w,s) Effects   : n/a
[07/22 12:58:02    712s] R(sw,st) Effects : n/a
[07/22 12:58:02    712s] TC(w) Effects    : n/a
[07/22 12:58:02    712s] Some effects indicate n/a because of non-availability of relevant input data (or) requested to be off.
[07/22 12:58:02    712s] Ended Preparing Data for Parasitic Extraction: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=38.42MB/5773.18MB/3256.04MB)
[07/22 12:58:02    712s] 
[07/22 12:58:02    712s] Invoking: "/home/install/INNOVUS211/tools.lnx86/ssvtools/bin/64bit/voltus_scheduler -skip_prep -nt 1 -usecellid -session_file ./work/sfe.session -prev_session_file ./work/sfe.session.prev -cmd ./work/voltus_scheduler.cmd -zx /home/install/INNOVUS211/tools.lnx86/ssvtools/bin/64bit/voltus_extractor" ...
[07/22 12:58:02    712s] Extraction option setup as:
[07/22 12:58:02    712s] setenv gray_data NONE
[07/22 12:58:02    712s] setenv enable_cluster_overhang_via false
[07/22 12:58:02    712s] setenv enable_dfm_mask_conflict_shape false
[07/22 12:58:02    712s] Begin Parasitic Extraction
[07/22 12:58:02    712s] Extracting Progress:
[07/22 12:58:02    712s]     0% at 12:58:02 07/22/2025
[07/22 12:58:07    712s]   100% at 12:58:07 07/22/2025
[07/22 12:58:07    712s] Ended Parasitic Extraction: (cpu=0:00:01, real=0:00:05, mem(process/total/peak)=16.89MB/4964.76MB/3256.04MB)
[07/22 12:58:07    712s] 
[07/22 12:58:08    712s] Invoking: "/home/install/INNOVUS211/tools.lnx86/ssvtools/bin/64bit/voltus_rail_smg -cmd ./run1/voltus_rail_smg.VDD.cmd -l ./run1/voltus_rail_smg.VDD.log" ...
[07/22 12:58:08    712s] Begin Merging power grid
[07/22 12:58:08    712s] Tech reference temperature: 25
[07/22 12:58:08    712s] Target temperature: 25
[07/22 12:58:08    712s] 
[07/22 12:58:08    712s] Grid Statistics of Net VDD:
[07/22 12:58:08    712s] - NODE
[07/22 12:58:08    712s]   Total node: 71015
[07/22 12:58:08    712s]     Top Level grid node: 71015
[07/22 12:58:08    712s]       Top level interface node: 13362
[07/22 12:58:08    712s]     Missing interface node: 0
[07/22 12:58:08    712s]     Cell internal node: 0
[07/22 12:58:08    712s] - ELEM
[07/22 12:58:08    712s]   Total element: 76594
[07/22 12:58:08    712s]     Top Level grid element: 76594
[07/22 12:58:08    712s]     Cell internal element: 0
[07/22 12:58:08    712s] - INST
[07/22 12:58:08    712s]   Instance logically connected: 13362
[07/22 12:58:08    712s]     Tech: 13362
[07/22 12:58:08    712s]     StdCell: 0
[07/22 12:58:08    712s]     Macro:
[07/22 12:58:08    712s]       Early: 0
[07/22 12:58:08    712s]       IR: 0
[07/22 12:58:08    712s]       EM: 0
[07/22 12:58:08    712s]     Current Region:  0
[07/22 12:58:08    712s]   Dropped instance due to missing/incomplete cell library: 0
[07/22 12:58:08    712s] - TAP
[07/22 12:58:08    712s]   Total tap: 13362
[07/22 12:58:08    712s] 
[07/22 12:58:08    712s] Ended Merging power grid: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=37.17MB/5035.56MB/3256.04MB)
[07/22 12:58:08    712s] 
[07/22 12:58:08    712s] Begin Preparing Data for Rail Analysis
[07/22 12:58:08    712s]   Power Pin Location File: /home/nielit/Project_Moumita/RTLtoGDSII_5_0/counter_design_database_45nm/physical_design/project.pp
[07/22 12:58:08    712s]   # Voltage Source Added/Total (%): 2/2 (100.00%)
[07/22 12:58:08    712s] 
[07/22 12:58:08    712s]   Power Database: run1/static_VDD.ptiavg
[07/22 12:58:08    712s]   # Current Taps Matched/Total (%): 13362/13362 (100.00%)
[07/22 12:58:08    712s]   # Instances Matched: 13362
[07/22 12:58:08    712s] Ended Preparing Data for Rail Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=110.15MB/5673.90MB/3256.04MB)
[07/22 12:58:08    712s] 
[07/22 12:58:08    712s] 
[07/22 12:58:08    712s] Begin PowerGrid Integrity Analysis
[07/22 12:58:08    712s] Ended PowerGrid Integrity Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=110.15MB/5673.90MB/3256.04MB)
[07/22 12:58:08    712s] 
[07/22 12:58:08    712s] 
[07/22 12:58:08    712s] Begin Steady-State Analysis
[07/22 12:58:08    712s] Ended Steady-State Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=146.12MB/5810.82MB/3256.04MB)
[07/22 12:58:08    712s] 
[07/22 12:58:08    712s] 
[07/22 12:58:08    712s] Begin Report Generation
[07/22 12:58:08    712s] 
[07/22 12:58:08    712s] 
[07/22 12:58:08    712s] Net VDD:
[07/22 12:58:08    712s] 
[07/22 12:58:08    712s] 
[07/22 12:58:08    712s] Begin Preparing Database for Report Generation
[07/22 12:58:08    712s] 
[07/22 12:58:08    712s] Circuit profile:
[07/22 12:58:08    712s]                                                       Current    Voltage
[07/22 12:58:08    712s] Layer Name                       Nodes   Resistors    Sources    Sources
[07/22 12:58:08    712s] ----- --------------------  ----------  ----------  ---------  ---------
[07/22 12:58:08    712s] 0     METAL_11                     126         124          0          0
[07/22 12:58:08    712s] 1     VIA_10                         0         126          0          0
[07/22 12:58:08    712s] 2     METAL_10                    5733        5670          0          2
[07/22 12:58:08    712s] 3     VIA_9                          0        5607          0          0
[07/22 12:58:08    712s] 4     METAL_9                     5607           0          0          0
[07/22 12:58:08    712s] 5     VIA_8                          0        5607          0          0
[07/22 12:58:08    712s] 6     METAL_8                     5607           0          0          0
[07/22 12:58:08    712s] 7     VIA_7                          0        5607          0          0
[07/22 12:58:08    712s] 8     METAL_7                     5607           0          0          0
[07/22 12:58:08    712s] 9     VIA_6                          0        5607          0          0
[07/22 12:58:08    712s] 10    METAL_6                     5607           0          0          0
[07/22 12:58:08    712s] 11    VIA_5                          0        5607          0          0
[07/22 12:58:08    712s] 12    METAL_5                     5607           0          0          0
[07/22 12:58:08    712s] 13    VIA_4                          0        5607          0          0
[07/22 12:58:08    712s] 14    METAL_4                     5607           0          0          0
[07/22 12:58:08    712s] 15    VIA_3                          0        5607          0          0
[07/22 12:58:08    712s] 16    METAL_3                     5607           0          0          0
[07/22 12:58:08    712s] 17    VIA_2                          0        5607          0          0
[07/22 12:58:08    712s] 18    METAL_2                     5607           0          0          0
[07/22 12:58:08    712s] 19    VIA_1                          0        5607          0          0
[07/22 12:58:08    712s] 20    METAL_1                    20300       20211      13021          0
[07/22 12:58:08    712s]                             ----------  ----------  ---------  ---------
[07/22 12:58:08    712s] 21    Circuit total              71016       76594      13021          2
[07/22 12:58:08    712s] Ended Preparing Database for Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=411.91MB/6068.03MB/3256.04MB)
[07/22 12:58:08    712s] 
[07/22 12:58:08    712s] Initializing Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=411.91MB/6068.03MB/3256.04MB)
[07/22 12:58:10    712s] 
[07/22 12:58:10    712s] Begin IR Drop (Linear) Report Generation
[07/22 12:58:10    712s]   Voltage: 0.9
[07/22 12:58:10    712s]   Threshold: 0.81
[07/22 12:58:10    712s]   Minimum, Average, Maximum IR Drop: 0.898V, 0.898V, 0.900V
[07/22 12:58:10    712s]     Range 1(    0.898V  -      0.898V ):     40804 ( 57.46%)
[07/22 12:58:10    712s]     Range 2(    0.898V  -      0.898V ):     11291 ( 15.90%)
[07/22 12:58:10    712s]     Range 3(    0.898V  -      0.899V ):      9587 ( 13.50%)
[07/22 12:58:10    712s]     Range 4(    0.899V  -      0.899V ):      5234 (  7.37%)
[07/22 12:58:10    712s]     Range 5(    0.899V  -      0.899V ):      2292 (  3.23%)
[07/22 12:58:10    712s]     Range 6(    0.899V  -      0.899V ):      1085 (  1.53%)
[07/22 12:58:10    712s]     Range 7(    0.899V  -      0.900V ):       565 (  0.80%)
[07/22 12:58:10    712s]     Range 8(    0.900V  -      0.900V ):       157 (  0.22%)
[07/22 12:58:10    712s]     Layer with maximum IR Drop:  METAL_10
[07/22 12:58:10    712s]       METAL_11: 0.0019653 [0.89793 - 0.8999]
[07/22 12:58:10    712s]       METAL_10: 0.0020759 [0.89792 - 0.9]
[07/22 12:58:10    712s]       METAL_9: 0.0020733 [0.89792 - 0.9]
[07/22 12:58:10    712s]       METAL_8: 0.0020723 [0.89792 - 0.9]
[07/22 12:58:10    712s]       METAL_7: 0.0020481 [0.89792 - 0.89997]
[07/22 12:58:10    712s]       METAL_6: 0.0020238 [0.89792 - 0.89995]
[07/22 12:58:10    712s]       METAL_5: 0.0019995 [0.89792 - 0.89992]
[07/22 12:58:10    712s]       METAL_4: 0.0019752 [0.89792 - 0.8999]
[07/22 12:58:10    712s]       METAL_3: 0.0019509 [0.89792 - 0.89987]
[07/22 12:58:10    712s]       METAL_2: 0.0019267 [0.89792 - 0.89985]
[07/22 12:58:10    712s]       METAL_1: 0.0019026 [0.89792 - 0.89982]
[07/22 12:58:10    712s]   IR Report: ./run1/VDD_25C_avg_9/Reports/VDD/VDD.main.rpt
[07/22 12:58:10    712s]   GIF plot: ./run1/VDD_25C_avg_9/Reports/VDD/ir_linear.gif
[07/22 12:58:10    712s] Ended IR Drop (Linear) Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=461.91MB/6068.03MB/3256.04MB)
[07/22 12:58:10    712s] 
[07/22 12:58:10    712s] 
[07/22 12:58:10    712s] Begin IR Drop (Limit) Report Generation
[07/22 12:58:10    712s]   Voltage: 0.9
[07/22 12:58:10    712s]   Threshold: 0.81
[07/22 12:58:10    712s]   Minimum, Average, Maximum IR Drop: 0.898V, 0.898V, 0.900V
[07/22 12:58:10    712s]     Range 1(    0.810V  -      0.810V ):         0 (  0.00%)
[07/22 12:58:10    712s]     Range 2(    0.810V  -      0.818V ):         0 (  0.00%)
[07/22 12:58:10    712s]     Range 3(    0.818V  -      0.825V ):         0 (  0.00%)
[07/22 12:58:10    712s]     Range 4(    0.825V  -      0.832V ):         0 (  0.00%)
[07/22 12:58:10    712s]     Range 5(    0.832V  -      0.840V ):         0 (  0.00%)
[07/22 12:58:10    712s]     Range 6(    0.840V  -      0.847V ):         0 (  0.00%)
[07/22 12:58:10    712s]     Range 7(    0.847V  -      0.855V ):         0 (  0.00%)
[07/22 12:58:10    712s]     Range 8(    0.855V  -      0.900V ):     71015 (100.00%)
[07/22 12:58:10    712s]     Layer with maximum IR Drop:  METAL_10
[07/22 12:58:10    712s]       METAL_11: 0.0019653 [0.89793 - 0.8999]
[07/22 12:58:10    712s]       METAL_10: 0.0020759 [0.89792 - 0.9]
[07/22 12:58:10    712s]       METAL_9: 0.0020733 [0.89792 - 0.9]
[07/22 12:58:10    712s]       METAL_8: 0.0020723 [0.89792 - 0.9]
[07/22 12:58:10    712s]       METAL_7: 0.0020481 [0.89792 - 0.89997]
[07/22 12:58:10    712s]       METAL_6: 0.0020238 [0.89792 - 0.89995]
[07/22 12:58:10    712s]       METAL_5: 0.0019995 [0.89792 - 0.89992]
[07/22 12:58:10    712s]       METAL_4: 0.0019752 [0.89792 - 0.8999]
[07/22 12:58:10    712s]       METAL_3: 0.0019509 [0.89792 - 0.89987]
[07/22 12:58:10    712s]       METAL_2: 0.0019267 [0.89792 - 0.89985]
[07/22 12:58:10    712s]       METAL_1: 0.0019026 [0.89792 - 0.89982]
[07/22 12:58:10    712s]   IR Report: ./run1/VDD_25C_avg_9/Reports/VDD/VDD.main.rpt
[07/22 12:58:10    712s]   GIF plot: ./run1/VDD_25C_avg_9/Reports/VDD/ir_limit.gif
[07/22 12:58:10    712s] Ended IR Drop (Limit) Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=463.91MB/6068.03MB/3256.04MB)
[07/22 12:58:10    712s] 
[07/22 12:58:10    712s] 
[07/22 12:58:10    712s] Begin Tap Current Report Generation
[07/22 12:58:10    712s]   Minimum, Average, Maximum Tap Current: 11.575pA, 0.147uA, 2.298uA
[07/22 12:58:10    712s]   Total Current: 1.921mA
[07/22 12:58:10    712s]     Range 1(   1.000mA  -     1.000GA ):         0 (  0.00%)
[07/22 12:58:10    712s]     Range 2( 100.000uA  -     1.000mA ):         0 (  0.00%)
[07/22 12:58:10    712s]     Range 3(  10.000uA  -   100.000uA ):         0 (  0.00%)
[07/22 12:58:10    712s]     Range 4(   1.000uA  -    10.000uA ):        64 (  0.49%)
[07/22 12:58:10    712s]     Range 5( 100.000nA  -     1.000uA ):      4310 ( 33.10%)
[07/22 12:58:10    712s]     Range 6(  10.000nA  -   100.000nA ):      8016 ( 61.56%)
[07/22 12:58:10    712s]     Range 7(   1.000nA  -    10.000nA ):       361 (  2.77%)
[07/22 12:58:10    712s]     Range 8(    0.000A  -     1.000nA ):       270 (  2.07%)
[07/22 12:58:10    712s]   GIF plot: ./run1/VDD_25C_avg_9/Reports/VDD/tc.gif
[07/22 12:58:10    712s] Ended Tap Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=464.47MB/6068.03MB/3256.04MB)
[07/22 12:58:10    712s] 
[07/22 12:58:10    712s] 
[07/22 12:58:10    712s] Begin Instance Based IR Drop Report Generation
[07/22 12:58:10    712s]   Minimum, Average, Maximum Instance Based IR Drop: 0.898V, 0.898V, 0.900V
[07/22 12:58:10    712s]     Range 1(    0.810V  -      0.810V ):         0 (  0.00%)
[07/22 12:58:10    712s]     Range 2(    0.810V  -      0.817V ):         0 (  0.00%)
[07/22 12:58:10    712s]     Range 3(    0.817V  -      0.825V ):         0 (  0.00%)
[07/22 12:58:10    712s]     Range 4(    0.825V  -      0.832V ):         0 (  0.00%)
[07/22 12:58:10    712s]     Range 5(    0.832V  -      0.840V ):         0 (  0.00%)
[07/22 12:58:10    712s]     Range 6(    0.840V  -      0.847V ):         0 (  0.00%)
[07/22 12:58:10    712s]     Range 7(    0.847V  -      0.855V ):         0 (  0.00%)
[07/22 12:58:10    712s]     Range 8(    0.855V  -      0.900V ):     13021 (100.00%)
[07/22 12:58:10    712s]   GIF plot: ./run1/VDD_25C_avg_9/Reports/VDD/iv.gif
[07/22 12:58:10    712s] Ended Instance Based IR Drop Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=464.47MB/6068.03MB/3256.04MB)
[07/22 12:58:10    712s] 
[07/22 12:58:10    712s] 
[07/22 12:58:10    712s] Begin Voltage Source Current Report Generation
[07/22 12:58:10    712s]   Minimum, Average, Maximum Voltage Source Current: -1.141mA, -0.960mA, -0.780mA
[07/22 12:58:10    712s]   Total Current: -1.921mA
[07/22 12:58:10    712s]     Range 1(  -1.141mA  -    -1.096mA ):         1 ( 50.00%)
[07/22 12:58:10    712s]     Range 2(  -1.096mA  -    -1.051mA ):         0 (  0.00%)
[07/22 12:58:10    712s]     Range 3(  -1.051mA  -    -1.005mA ):         0 (  0.00%)
[07/22 12:58:10    712s]     Range 4(  -1.005mA  -    -0.960mA ):         0 (  0.00%)
[07/22 12:58:10    712s]     Range 5(  -0.960mA  -    -0.915mA ):         0 (  0.00%)
[07/22 12:58:10    712s]     Range 6(  -0.915mA  -    -0.870mA ):         0 (  0.00%)
[07/22 12:58:10    712s]     Range 7(  -0.870mA  -    -0.825mA ):         0 (  0.00%)
[07/22 12:58:10    712s]     Range 8(  -0.825mA  -    -0.780mA ):         1 ( 50.00%)
[07/22 12:58:10    712s]   GIF plot: ./run1/VDD_25C_avg_9/Reports/VDD/vc.gif
[07/22 12:58:11    712s] Ended Voltage Source Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=466.47MB/6068.03MB/3256.04MB)
[07/22 12:58:11    712s] 
[07/22 12:58:11    712s] 
[07/22 12:58:11    712s] Begin Resistor Current Report Generation
[07/22 12:58:11    712s]   Minimum, Average, Maximum Resistor Current: 0.000A, 3.191uA, 0.760mA
[07/22 12:58:11    712s]     Range 1(   1.000mA  -     1.000GA ):         0 (  0.00%)
[07/22 12:58:11    712s]     Range 2( 100.000uA  -     1.000mA ):       153 (  0.20%)
[07/22 12:58:11    712s]     Range 3(  10.000uA  -   100.000uA ):      5990 (  7.82%)
[07/22 12:58:11    712s]     Range 4(   1.000uA  -    10.000uA ):     18556 ( 24.23%)
[07/22 12:58:11    712s]     Range 5(   0.100uA  -     1.000uA ):     39084 ( 51.03%)
[07/22 12:58:11    712s]     Range 6(  10.000nA  -     0.100uA ):      7311 (  9.55%)
[07/22 12:58:11    712s]     Range 7(   1.000nA  -    10.000nA ):         0 (  0.00%)
[07/22 12:58:11    712s]     Range 8(    0.000A  -     1.000nA ):      5500 (  7.18%)
[07/22 12:58:11    712s]   GIF plot: ./run1/VDD_25C_avg_9/Reports/VDD/rc.gif
[07/22 12:58:11    712s] Ended Resistor Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=575.00MB/6068.03MB/3256.04MB)
[07/22 12:58:11    712s] 
[07/22 12:58:11    712s] 
[07/22 12:58:11    712s] Begin Resistor Voltage Report Generation
[07/22 12:58:11    712s]   Minimum, Average, Maximum Resistor Voltage: 0.000V, 2.295uV, 0.121mV
[07/22 12:58:11    712s]     Range 1(   0.106mV  -     0.121mV ):         4 (  0.01%)
[07/22 12:58:11    712s]     Range 2(  90.525uV  -     0.106mV ):         4 (  0.01%)
[07/22 12:58:11    712s]     Range 3(  75.437uV  -    90.525uV ):        35 (  0.05%)
[07/22 12:58:11    712s]     Range 4(  60.350uV  -    75.437uV ):        53 (  0.07%)
[07/22 12:58:11    712s]     Range 5(  45.262uV  -    60.350uV ):        89 (  0.12%)
[07/22 12:58:11    712s]     Range 6(  30.175uV  -    45.262uV ):       276 (  0.36%)
[07/22 12:58:11    712s]     Range 7(  15.087uV  -    30.175uV ):      1728 (  2.26%)
[07/22 12:58:11    712s]     Range 8(    0.000V  -    15.087uV ):     74405 ( 97.14%)
[07/22 12:58:11    712s]   GIF plot: ./run1/VDD_25C_avg_9/Reports/VDD/rv.gif
[07/22 12:58:11    712s] Ended Resistor Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=579.00MB/6068.03MB/3256.04MB)
[07/22 12:58:11    712s] 
[07/22 12:58:11    712s] 
[07/22 12:58:11    712s] Begin Power Gate I/Idsat Report Generation
[07/22 12:58:11    712s]   No data found.
[07/22 12:58:11    712s] Ended Power Gate I/Idsat Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=579.00MB/6068.03MB/3256.04MB)
[07/22 12:58:11    712s] 
[07/22 12:58:11    712s] 
[07/22 12:58:11    712s] Begin Power Gate Voltage Report Generation
[07/22 12:58:11    712s]   No data found.
[07/22 12:58:11    712s] Ended Power Gate Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=579.00MB/6068.03MB/3256.04MB)
[07/22 12:58:11    712s] 
[07/22 12:58:11    712s] 
[07/22 12:58:11    712s] Begin Voltage Across Vias and Contacts Report Generation
[07/22 12:58:11    712s] Ended Voltage Across Vias and Contacts Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=579.00MB/6068.03MB/3256.04MB)
[07/22 12:58:11    712s] 
[07/22 12:58:11    712s] 
[07/22 12:58:11    712s] Begin Weak Grid Connectivity Report
[07/22 12:58:11    712s] Ended Weak Grid Connectivity Report: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=579.00MB/6068.03MB/3256.04MB)
[07/22 12:58:11    712s] 
[07/22 12:58:11    712s] 
[07/22 12:58:11    712s] Begin Grid Integrity Report Generation
[07/22 12:58:11    712s]   # Missing Cell Power-Grid Views: 0
[07/22 12:58:11    712s]   # Physically Disconnected Instances: 0
[07/22 12:58:11    712s]   # Instances with Floating Power Pins: 0
[07/22 12:58:11    712s]   # Disconnected Wire Segments: 0
[07/22 12:58:11    712s]   # Weakly Connected Metal Segments: 0
[07/22 12:58:11    712s]   # Dropped Voltage Sources: 0
[07/22 12:58:11    712s] Ended Grid Integrity Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=579.00MB/6068.03MB/3256.04MB)
[07/22 12:58:11    712s] 
[07/22 12:58:11    712s] Ended Report Generation: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=579.00MB/6068.03MB/3256.04MB)
[07/22 12:58:11    712s] 
[07/22 12:58:11    712s] 
[07/22 12:58:11    712s] Rail Analysis Statistics:
[07/22 12:58:11    712s] Warning messages:      0
[07/22 12:58:11    712s] Error messages:        0
[07/22 12:58:11    712s] 
[07/22 12:58:11    712s] Rail Analysis completed successfully.
[07/22 12:58:11    712s] 
[07/22 12:58:11    712s] Finished Rail Analysis at 12:58:11 07/22/2025 (cpu=0:00:06, real=0:00:11, peak mem=3256.04MB)
[07/22 12:58:11    712s] Current Innovus resource usage: (total cpu=0:11:51, real=0:41:55, mem=3188.14MB)
[07/22 12:58:11    717s] @innovus 280> set_pg_nets -net VDD -voltage 0.9 -threshold 0.81
[07/22 12:58:11    717s] set_pg_nets -net VDD -voltage 0.9 -threshold 0.81
[07/22 12:58:11    717s] @innovus 281> set_power_data -reset
[07/22 12:58:11    717s] set_power_data -reset
[07/22 12:58:11    717s] @innovus 282> set_power_data -format current -scale 1 run1/static_VDD.ptiavg
[07/22 12:58:11    717s] set_power_data -format current -scale 1 run1/static_VDD.ptiavg
[07/22 12:58:11    717s] @innovus 283> set_power_pads -reset
[07/22 12:58:11    717s] set_power_pads -reset
[07/22 12:58:11    717s] @innovus 284> set_power_pads -net VDD -format xy -file project.pp
[07/22 12:58:11    717s] set_power_pads -net VDD -format xy -file project.pp
[07/22 12:58:11    717s] @innovus 285> set_package -reset
[07/22 12:58:11    717s] set_package -reset
[07/22 12:58:11    717s] @innovus 286> set_package -spice {} -mapping {}
[07/22 12:58:11    717s] set_package -spice_model_file {} -mapping_file {}
[07/22 12:58:11    717s] @innovus 287> set_net_group -reset
[07/22 12:58:11    717s] set_net_group -reset
[07/22 12:58:11    717s] @innovus 288> set_advanced_rail_options -reset
[07/22 12:58:11    717s] set_advanced_rail_options -reset
[07/22 12:58:11    717s] @innovus 289> analyze_rail -type net -results_directory ./run1 VDD
[07/22 12:58:11    717s] report_rail -type net -results_directory ./run1 VDD
[07/22 12:58:17    717s] Started PGV Library Generator at 12:58:11 07/22/2025
[07/22 12:58:17    717s] 
[07/22 12:58:17    717s] ** INFO:  (VOLTUS_LGEN-3599): Library generation settings: 
[07/22 12:58:17    717s] 	Mode: TECH 
[07/22 12:58:17    717s] 	Capacitance: area_cap 
[07/22 12:58:17    717s] 	Current Distribution: estimation 
[07/22 12:58:17    717s] 	Grid Port Definition: LEF 
[07/22 12:58:17    717s] 	Grid Current Sinks: LEF pin 
[07/22 12:58:17    717s] 	Power Gate: no
[07/22 12:58:17    717s] 
[07/22 12:58:17    717s] ** INFO:  (VOLTUS_LGEN-3598): Processing LEF files: 
[07/22 12:58:17    717s] /home/nielit/Project_Moumita/RTLtoGDSII_5_0/counter_design_database_45nm/lef/gsclib045_tech.lef
[07/22 12:58:17    717s] /home/nielit/Project_Moumita/RTLtoGDSII_5_0/counter_design_database_45nm/lef/gsclib045_macro.lef
[07/22 12:58:17    717s] 
[07/22 12:58:17    717s] ** INFO:  (VOLTUS_LGEN-3611): No lef leyarmap specified. Tool has
[07/22 12:58:17    717s] internally generated the mapping between technology layers and lef layers
[07/22 12:58:17    717s] using information in technology file and technology lef. To specify your
[07/22 12:58:17    717s] own layer mapping, use set_pg_library_mode -lef_layermap.
[07/22 12:58:17    717s] 
[07/22 12:58:17    717s]   TECH-LAYER    LEF-LAYER
[07/22 12:58:17    717s]   METAL_1    Metal1
[07/22 12:58:17    717s]   VIA_1    Via1
[07/22 12:58:17    717s]   METAL_2    Metal2
[07/22 12:58:17    717s]   VIA_2    Via2
[07/22 12:58:17    717s]   METAL_3    Metal3
[07/22 12:58:17    717s]   VIA_3    Via3
[07/22 12:58:17    717s]   METAL_4    Metal4
[07/22 12:58:17    717s]   VIA_4    Via4
[07/22 12:58:17    717s]   METAL_5    Metal5
[07/22 12:58:17    717s]   VIA_5    Via5
[07/22 12:58:17    717s]   METAL_6    Metal6
[07/22 12:58:17    717s]   VIA_6    Via6
[07/22 12:58:17    717s]   METAL_7    Metal7
[07/22 12:58:17    717s]   VIA_7    Via7
[07/22 12:58:17    717s]   METAL_8    Metal8
[07/22 12:58:17    717s]   VIA_8    Via8
[07/22 12:58:17    717s]   METAL_9    Metal9
[07/22 12:58:17    717s]   VIA_9    Via9
[07/22 12:58:17    717s]   METAL_10    Metal10
[07/22 12:58:17    717s]   VIA_10    Via10
[07/22 12:58:17    717s]   METAL_11    Metal11
[07/22 12:58:17    717s] 
[07/22 12:58:17    717s] 
[07/22 12:58:17    717s] ** WARN:  (VOLTUS_LGEN-3106): The following cells do not contain any supply
[07/22 12:58:17    717s] pins: , SDFF4RX1, SDFF4RX2
[07/22 12:58:17    717s] 
[07/22 12:58:17    717s] ** INFO:  (VOLTUS_LGEN-3606): 
[07/22 12:58:17    717s] Power Grid View Generation Statistics:
[07/22 12:58:17    717s]         # Total number of cells: 574 
[07/22 12:58:17    717s]         # TECH view created: 574 (100%)
[07/22 12:58:17    717s] 
[07/22 12:58:17    717s] ** WARN:  (VOLTUS_LGEN-3971): The following cells failed to create some of
[07/22 12:58:17    717s] the PGV views:
[07/22 12:58:17    717s]  CELL                      				 REASON                    
[07/22 12:58:17    717s]  ==== 							 ====== 
[07/22 12:58:17    717s]  SDFF4RX1                  				 No PowerPin found in LEF.
[07/22 12:58:17    717s]  
[07/22 12:58:17    717s]  SDFF4RX2                  				 No PowerPin found in LEF.
[07/22 12:58:17    717s]  
[07/22 12:58:17    717s] 
[07/22 12:58:17    717s] Finished PGV Library Generator at 12:58:17 07/22/2025 (cpu=0:00:02, real=0:00:06, peak mem=2670.78MB)
[07/22 12:58:17    717s] Current Innovus resource usage: (total cpu=0:11:59, real=0:42:01, mem=2670.78MB)
[07/22 12:58:17    725s] 
[07/22 12:58:17    725s] Begin ERA Data Preparation
[07/22 12:58:17    725s] All Virtual Vias and Virtual followpins have been skipped. No incremental def would be generated.
[07/22 12:58:17    725s] Ended ERA Data Preparation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2609.46MB/4460.91MB/3256.04MB)
[07/22 12:58:17    725s] 
[07/22 12:58:17    725s] * voltus_rail
[07/22 12:58:17    725s] *	Version v21.15-s076_1 (09/23/2022 08:39:08)
[07/22 12:58:17    725s] *	Copyright 2007 - 2017 Cadence Design Systems, Inc.
[07/22 12:58:17    725s] *
[07/22 12:58:17    725s] *	Run by nielit on Tue Jul 22 12:58:17 2025
[07/22 12:58:17    725s] 
[07/22 12:58:17    725s] *	Executing 64 bit version on host: c7
[07/22 12:58:17    725s] *
[07/22 12:58:17    725s] 
[07/22 12:58:17    725s] 
[07/22 12:58:17    725s] Started Rail Analysis at 12:58:15 07/22/2025
[07/22 12:58:17    725s] 
[07/22 12:58:17    725s] 
[07/22 12:58:17    725s] Multi-CPU Configuration:
[07/22 12:58:17    725s] 	#CPU: 1
[07/22 12:58:17    725s] 	Mode: local
[07/22 12:58:17    725s] 	Host: c7
[07/22 12:58:17    725s] 
[07/22 12:58:17    725s] Analyze Rail Settings:
[07/22 12:58:17    725s] 	Temp directory: /tmp/innovus_temp_29980_c7_nielit_YjTBXi
[07/22 12:58:17    725s] 	Output directory: ./run1
[07/22 12:58:17    725s] 	Run directory: ./run1/VDD_25C_avg_10
[07/22 12:58:17    725s] 
[07/22 12:58:17    725s] 
[07/22 12:58:17    725s] 
[07/22 12:58:17    725s] Running R  extraction for /tmp/innovus_temp_29980_c7_nielit_YjTBXi/eps_out_29980.def.gz ...
[07/22 12:58:17    725s] 
[07/22 12:58:17    725s] Invoking: "/home/install/INNOVUS211/tools.lnx86/ssvtools/bin/64bit/voltus_scheduler   -nt 1   -usecellid  -session_file ./work/sfe.session  -prev_session_file ./work/sfe.session.prev  -cmd ./work/voltus_scheduler.cmd" ...
[07/22 12:58:17    725s] Extraction option setup as:
[07/22 12:58:17    725s] setenv gray_data NONE
[07/22 12:58:17    725s] setenv enable_cluster_overhang_via false
[07/22 12:58:17    725s] setenv enable_dfm_mask_conflict_shape false
[07/22 12:58:17    725s] Begin Preparing Data for Parasitic Extraction
[07/22 12:58:18    725s] Extracting following DFM effects:
[07/22 12:58:18    725s] MetalFill        : n/a
[07/22 12:58:18    725s] WEE Effects      : n/a
[07/22 12:58:18    725s] Erosion Effects  : n/a
[07/22 12:58:18    725s] T/B Enlargements : n/a
[07/22 12:58:18    725s] R(w) Effects     : n/a
[07/22 12:58:18    725s] R(w,s) Effects   : n/a
[07/22 12:58:18    725s] R(sw,st) Effects : n/a
[07/22 12:58:18    725s] TC(w) Effects    : n/a
[07/22 12:58:18    725s] Some effects indicate n/a because of non-availability of relevant input data (or) requested to be off.
[07/22 12:58:18    725s] Ended Preparing Data for Parasitic Extraction: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=40.09MB/5773.18MB/3258.11MB)
[07/22 12:58:18    725s] 
[07/22 12:58:19    725s] Invoking: "/home/install/INNOVUS211/tools.lnx86/ssvtools/bin/64bit/voltus_scheduler -skip_prep -nt 1 -usecellid -session_file ./work/sfe.session -prev_session_file ./work/sfe.session.prev -cmd ./work/voltus_scheduler.cmd -zx /home/install/INNOVUS211/tools.lnx86/ssvtools/bin/64bit/voltus_extractor" ...
[07/22 12:58:19    725s] Extraction option setup as:
[07/22 12:58:19    725s] setenv gray_data NONE
[07/22 12:58:19    725s] setenv enable_cluster_overhang_via false
[07/22 12:58:19    725s] setenv enable_dfm_mask_conflict_shape false
[07/22 12:58:19    725s] Begin Parasitic Extraction
[07/22 12:58:19    725s] Extracting Progress:
[07/22 12:58:19    725s]     0% at 12:58:19 07/22/2025
[07/22 12:58:24    725s]   100% at 12:58:24 07/22/2025
[07/22 12:58:24    725s] Ended Parasitic Extraction: (cpu=0:00:01, real=0:00:05, mem(process/total/peak)=20.31MB/4964.76MB/3258.11MB)
[07/22 12:58:24    725s] 
[07/22 12:58:24    725s] Invoking: "/home/install/INNOVUS211/tools.lnx86/ssvtools/bin/64bit/voltus_rail_smg -cmd ./run1/voltus_rail_smg.VDD.cmd -l ./run1/voltus_rail_smg.VDD.log" ...
[07/22 12:58:24    725s] Begin Merging power grid
[07/22 12:58:24    725s] Tech reference temperature: 25
[07/22 12:58:24    725s] Target temperature: 25
[07/22 12:58:24    725s] 
[07/22 12:58:24    725s] Grid Statistics of Net VDD:
[07/22 12:58:24    725s] - NODE
[07/22 12:58:24    725s]   Total node: 71015
[07/22 12:58:24    725s]     Top Level grid node: 71015
[07/22 12:58:24    725s]       Top level interface node: 13362
[07/22 12:58:24    725s]     Missing interface node: 0
[07/22 12:58:24    725s]     Cell internal node: 0
[07/22 12:58:24    725s] - ELEM
[07/22 12:58:24    725s]   Total element: 76594
[07/22 12:58:24    725s]     Top Level grid element: 76594
[07/22 12:58:24    725s]     Cell internal element: 0
[07/22 12:58:24    725s] - INST
[07/22 12:58:24    725s]   Instance logically connected: 13362
[07/22 12:58:24    725s]     Tech: 13362
[07/22 12:58:24    725s]     StdCell: 0
[07/22 12:58:24    725s]     Macro:
[07/22 12:58:24    725s]       Early: 0
[07/22 12:58:24    725s]       IR: 0
[07/22 12:58:24    725s]       EM: 0
[07/22 12:58:24    725s]     Current Region:  0
[07/22 12:58:24    725s]   Dropped instance due to missing/incomplete cell library: 0
[07/22 12:58:24    725s] - TAP
[07/22 12:58:24    725s]   Total tap: 13362
[07/22 12:58:24    725s] 
[07/22 12:58:24    725s] Ended Merging power grid: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=42.54MB/5035.57MB/3258.11MB)
[07/22 12:58:24    725s] 
[07/22 12:58:24    725s] Begin Preparing Data for Rail Analysis
[07/22 12:58:24    725s]   Power Pin Location File: /home/nielit/Project_Moumita/RTLtoGDSII_5_0/counter_design_database_45nm/physical_design/project.pp
[07/22 12:58:24    725s]   # Voltage Source Added/Total (%): 2/2 (100.00%)
[07/22 12:58:24    725s] 
[07/22 12:58:24    725s]   Power Database: run1/static_VDD.ptiavg
[07/22 12:58:24    725s]   # Current Taps Matched/Total (%): 13362/13362 (100.00%)
[07/22 12:58:24    725s]   # Instances Matched: 13362
[07/22 12:58:24    725s] Ended Preparing Data for Rail Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=109.79MB/5673.90MB/3258.11MB)
[07/22 12:58:24    725s] 
[07/22 12:58:24    725s] 
[07/22 12:58:24    725s] Begin PowerGrid Integrity Analysis
[07/22 12:58:24    725s] Ended PowerGrid Integrity Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=109.79MB/5673.90MB/3258.11MB)
[07/22 12:58:24    725s] 
[07/22 12:58:24    725s] 
[07/22 12:58:24    725s] Begin Steady-State Analysis
[07/22 12:58:25    725s] Ended Steady-State Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=144.05MB/5810.82MB/3258.11MB)
[07/22 12:58:25    725s] 
[07/22 12:58:25    725s] 
[07/22 12:58:25    725s] Begin Report Generation
[07/22 12:58:25    725s] 
[07/22 12:58:25    725s] 
[07/22 12:58:25    725s] Net VDD:
[07/22 12:58:25    725s] 
[07/22 12:58:25    725s] 
[07/22 12:58:25    725s] Begin Preparing Database for Report Generation
[07/22 12:58:25    725s] 
[07/22 12:58:25    725s] Circuit profile:
[07/22 12:58:25    725s]                                                       Current    Voltage
[07/22 12:58:25    725s] Layer Name                       Nodes   Resistors    Sources    Sources
[07/22 12:58:25    725s] ----- --------------------  ----------  ----------  ---------  ---------
[07/22 12:58:25    725s] 0     METAL_11                     126         124          0          0
[07/22 12:58:25    725s] 1     VIA_10                         0         126          0          0
[07/22 12:58:25    725s] 2     METAL_10                    5733        5670          0          2
[07/22 12:58:25    725s] 3     VIA_9                          0        5607          0          0
[07/22 12:58:25    725s] 4     METAL_9                     5607           0          0          0
[07/22 12:58:25    725s] 5     VIA_8                          0        5607          0          0
[07/22 12:58:25    725s] 6     METAL_8                     5607           0          0          0
[07/22 12:58:25    725s] 7     VIA_7                          0        5607          0          0
[07/22 12:58:25    725s] 8     METAL_7                     5607           0          0          0
[07/22 12:58:25    725s] 9     VIA_6                          0        5607          0          0
[07/22 12:58:25    725s] 10    METAL_6                     5607           0          0          0
[07/22 12:58:25    725s] 11    VIA_5                          0        5607          0          0
[07/22 12:58:25    725s] 12    METAL_5                     5607           0          0          0
[07/22 12:58:25    725s] 13    VIA_4                          0        5607          0          0
[07/22 12:58:25    725s] 14    METAL_4                     5607           0          0          0
[07/22 12:58:25    725s] 15    VIA_3                          0        5607          0          0
[07/22 12:58:25    725s] 16    METAL_3                     5607           0          0          0
[07/22 12:58:25    725s] 17    VIA_2                          0        5607          0          0
[07/22 12:58:25    725s] 18    METAL_2                     5607           0          0          0
[07/22 12:58:25    725s] 19    VIA_1                          0        5607          0          0
[07/22 12:58:25    725s] 20    METAL_1                    20300       20211      13021          0
[07/22 12:58:25    725s]                             ----------  ----------  ---------  ---------
[07/22 12:58:25    725s] 21    Circuit total              71016       76594      13021          2
[07/22 12:58:25    725s] Ended Preparing Database for Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=413.82MB/6068.03MB/3258.11MB)
[07/22 12:58:25    725s] 
[07/22 12:58:25    725s] Initializing Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=413.82MB/6068.03MB/3258.11MB)
[07/22 12:58:27    725s] 
[07/22 12:58:27    725s] Begin IR Drop (Linear) Report Generation
[07/22 12:58:27    725s]   Voltage: 0.9
[07/22 12:58:27    725s]   Threshold: 0.81
[07/22 12:58:27    725s]   Minimum, Average, Maximum IR Drop: 0.898V, 0.898V, 0.900V
[07/22 12:58:27    725s]     Range 1(    0.898V  -      0.898V ):     40804 ( 57.46%)
[07/22 12:58:27    725s]     Range 2(    0.898V  -      0.898V ):     11291 ( 15.90%)
[07/22 12:58:27    725s]     Range 3(    0.898V  -      0.899V ):      9587 ( 13.50%)
[07/22 12:58:27    725s]     Range 4(    0.899V  -      0.899V ):      5234 (  7.37%)
[07/22 12:58:27    725s]     Range 5(    0.899V  -      0.899V ):      2292 (  3.23%)
[07/22 12:58:27    725s]     Range 6(    0.899V  -      0.899V ):      1085 (  1.53%)
[07/22 12:58:27    725s]     Range 7(    0.899V  -      0.900V ):       565 (  0.80%)
[07/22 12:58:27    725s]     Range 8(    0.900V  -      0.900V ):       157 (  0.22%)
[07/22 12:58:27    725s]     Layer with maximum IR Drop:  METAL_10
[07/22 12:58:27    725s]       METAL_11: 0.0019653 [0.89793 - 0.8999]
[07/22 12:58:27    725s]       METAL_10: 0.0020759 [0.89792 - 0.9]
[07/22 12:58:27    725s]       METAL_9: 0.0020733 [0.89792 - 0.9]
[07/22 12:58:27    725s]       METAL_8: 0.0020723 [0.89792 - 0.9]
[07/22 12:58:27    725s]       METAL_7: 0.0020481 [0.89792 - 0.89997]
[07/22 12:58:27    725s]       METAL_6: 0.0020238 [0.89792 - 0.89995]
[07/22 12:58:27    725s]       METAL_5: 0.0019995 [0.89792 - 0.89992]
[07/22 12:58:27    725s]       METAL_4: 0.0019752 [0.89792 - 0.8999]
[07/22 12:58:27    725s]       METAL_3: 0.0019509 [0.89792 - 0.89987]
[07/22 12:58:27    725s]       METAL_2: 0.0019267 [0.89792 - 0.89985]
[07/22 12:58:27    725s]       METAL_1: 0.0019026 [0.89792 - 0.89982]
[07/22 12:58:27    725s]   IR Report: ./run1/VDD_25C_avg_10/Reports/VDD/VDD.main.rpt
[07/22 12:58:27    725s]   GIF plot: ./run1/VDD_25C_avg_10/Reports/VDD/ir_linear.gif
[07/22 12:58:27    725s] Ended IR Drop (Linear) Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=461.82MB/6068.03MB/3258.11MB)
[07/22 12:58:27    725s] 
[07/22 12:58:27    725s] 
[07/22 12:58:27    725s] Begin IR Drop (Limit) Report Generation
[07/22 12:58:27    725s]   Voltage: 0.9
[07/22 12:58:27    725s]   Threshold: 0.81
[07/22 12:58:27    725s]   Minimum, Average, Maximum IR Drop: 0.898V, 0.898V, 0.900V
[07/22 12:58:27    725s]     Range 1(    0.810V  -      0.810V ):         0 (  0.00%)
[07/22 12:58:27    725s]     Range 2(    0.810V  -      0.818V ):         0 (  0.00%)
[07/22 12:58:27    725s]     Range 3(    0.818V  -      0.825V ):         0 (  0.00%)
[07/22 12:58:27    725s]     Range 4(    0.825V  -      0.832V ):         0 (  0.00%)
[07/22 12:58:27    725s]     Range 5(    0.832V  -      0.840V ):         0 (  0.00%)
[07/22 12:58:27    725s]     Range 6(    0.840V  -      0.847V ):         0 (  0.00%)
[07/22 12:58:27    725s]     Range 7(    0.847V  -      0.855V ):         0 (  0.00%)
[07/22 12:58:27    725s]     Range 8(    0.855V  -      0.900V ):     71015 (100.00%)
[07/22 12:58:27    725s]     Layer with maximum IR Drop:  METAL_10
[07/22 12:58:27    725s]       METAL_11: 0.0019653 [0.89793 - 0.8999]
[07/22 12:58:27    725s]       METAL_10: 0.0020759 [0.89792 - 0.9]
[07/22 12:58:27    725s]       METAL_9: 0.0020733 [0.89792 - 0.9]
[07/22 12:58:27    725s]       METAL_8: 0.0020723 [0.89792 - 0.9]
[07/22 12:58:27    725s]       METAL_7: 0.0020481 [0.89792 - 0.89997]
[07/22 12:58:27    725s]       METAL_6: 0.0020238 [0.89792 - 0.89995]
[07/22 12:58:27    725s]       METAL_5: 0.0019995 [0.89792 - 0.89992]
[07/22 12:58:27    725s]       METAL_4: 0.0019752 [0.89792 - 0.8999]
[07/22 12:58:27    725s]       METAL_3: 0.0019509 [0.89792 - 0.89987]
[07/22 12:58:27    725s]       METAL_2: 0.0019267 [0.89792 - 0.89985]
[07/22 12:58:27    725s]       METAL_1: 0.0019026 [0.89792 - 0.89982]
[07/22 12:58:27    725s]   IR Report: ./run1/VDD_25C_avg_10/Reports/VDD/VDD.main.rpt
[07/22 12:58:27    725s]   GIF plot: ./run1/VDD_25C_avg_10/Reports/VDD/ir_limit.gif
[07/22 12:58:27    725s] Ended IR Drop (Limit) Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=463.82MB/6068.03MB/3258.11MB)
[07/22 12:58:27    725s] 
[07/22 12:58:27    725s] 
[07/22 12:58:27    725s] Begin Tap Current Report Generation
[07/22 12:58:27    725s]   Minimum, Average, Maximum Tap Current: 11.575pA, 0.147uA, 2.298uA
[07/22 12:58:27    725s]   Total Current: 1.921mA
[07/22 12:58:27    725s]     Range 1(   1.000mA  -     1.000GA ):         0 (  0.00%)
[07/22 12:58:27    725s]     Range 2( 100.000uA  -     1.000mA ):         0 (  0.00%)
[07/22 12:58:27    725s]     Range 3(  10.000uA  -   100.000uA ):         0 (  0.00%)
[07/22 12:58:27    725s]     Range 4(   1.000uA  -    10.000uA ):        64 (  0.49%)
[07/22 12:58:27    725s]     Range 5( 100.000nA  -     1.000uA ):      4310 ( 33.10%)
[07/22 12:58:27    725s]     Range 6(  10.000nA  -   100.000nA ):      8016 ( 61.56%)
[07/22 12:58:27    725s]     Range 7(   1.000nA  -    10.000nA ):       361 (  2.77%)
[07/22 12:58:27    725s]     Range 8(    0.000A  -     1.000nA ):       270 (  2.07%)
[07/22 12:58:27    725s]   GIF plot: ./run1/VDD_25C_avg_10/Reports/VDD/tc.gif
[07/22 12:58:27    725s] Ended Tap Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=464.36MB/6068.03MB/3258.11MB)
[07/22 12:58:27    725s] 
[07/22 12:58:27    725s] 
[07/22 12:58:27    725s] Begin Instance Based IR Drop Report Generation
[07/22 12:58:27    725s]   Minimum, Average, Maximum Instance Based IR Drop: 0.898V, 0.898V, 0.900V
[07/22 12:58:27    725s]     Range 1(    0.810V  -      0.810V ):         0 (  0.00%)
[07/22 12:58:27    725s]     Range 2(    0.810V  -      0.817V ):         0 (  0.00%)
[07/22 12:58:27    725s]     Range 3(    0.817V  -      0.825V ):         0 (  0.00%)
[07/22 12:58:27    725s]     Range 4(    0.825V  -      0.832V ):         0 (  0.00%)
[07/22 12:58:27    725s]     Range 5(    0.832V  -      0.840V ):         0 (  0.00%)
[07/22 12:58:27    725s]     Range 6(    0.840V  -      0.847V ):         0 (  0.00%)
[07/22 12:58:27    725s]     Range 7(    0.847V  -      0.855V ):         0 (  0.00%)
[07/22 12:58:27    725s]     Range 8(    0.855V  -      0.900V ):     13021 (100.00%)
[07/22 12:58:27    725s]   GIF plot: ./run1/VDD_25C_avg_10/Reports/VDD/iv.gif
[07/22 12:58:27    725s] Ended Instance Based IR Drop Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=464.36MB/6068.03MB/3258.11MB)
[07/22 12:58:27    725s] 
[07/22 12:58:27    725s] 
[07/22 12:58:27    725s] Begin Voltage Source Current Report Generation
[07/22 12:58:27    725s]   Minimum, Average, Maximum Voltage Source Current: -1.141mA, -0.960mA, -0.780mA
[07/22 12:58:27    725s]   Total Current: -1.921mA
[07/22 12:58:27    725s]     Range 1(  -1.141mA  -    -1.096mA ):         1 ( 50.00%)
[07/22 12:58:27    725s]     Range 2(  -1.096mA  -    -1.051mA ):         0 (  0.00%)
[07/22 12:58:27    725s]     Range 3(  -1.051mA  -    -1.005mA ):         0 (  0.00%)
[07/22 12:58:27    725s]     Range 4(  -1.005mA  -    -0.960mA ):         0 (  0.00%)
[07/22 12:58:27    725s]     Range 5(  -0.960mA  -    -0.915mA ):         0 (  0.00%)
[07/22 12:58:27    725s]     Range 6(  -0.915mA  -    -0.870mA ):         0 (  0.00%)
[07/22 12:58:27    725s]     Range 7(  -0.870mA  -    -0.825mA ):         0 (  0.00%)
[07/22 12:58:27    725s]     Range 8(  -0.825mA  -    -0.780mA ):         1 ( 50.00%)
[07/22 12:58:27    725s]   GIF plot: ./run1/VDD_25C_avg_10/Reports/VDD/vc.gif
[07/22 12:58:27    725s] Ended Voltage Source Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=466.36MB/6068.03MB/3258.11MB)
[07/22 12:58:27    725s] 
[07/22 12:58:27    725s] 
[07/22 12:58:27    725s] Begin Resistor Current Report Generation
[07/22 12:58:27    725s]   Minimum, Average, Maximum Resistor Current: 0.000A, 3.191uA, 0.760mA
[07/22 12:58:27    725s]     Range 1(   1.000mA  -     1.000GA ):         0 (  0.00%)
[07/22 12:58:27    725s]     Range 2( 100.000uA  -     1.000mA ):       153 (  0.20%)
[07/22 12:58:27    725s]     Range 3(  10.000uA  -   100.000uA ):      5990 (  7.82%)
[07/22 12:58:27    725s]     Range 4(   1.000uA  -    10.000uA ):     18556 ( 24.23%)
[07/22 12:58:27    725s]     Range 5(   0.100uA  -     1.000uA ):     39084 ( 51.03%)
[07/22 12:58:27    725s]     Range 6(  10.000nA  -     0.100uA ):      7311 (  9.55%)
[07/22 12:58:27    725s]     Range 7(   1.000nA  -    10.000nA ):         0 (  0.00%)
[07/22 12:58:27    725s]     Range 8(    0.000A  -     1.000nA ):      5500 (  7.18%)
[07/22 12:58:27    725s]   GIF plot: ./run1/VDD_25C_avg_10/Reports/VDD/rc.gif
[07/22 12:58:28    725s] Ended Resistor Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=574.36MB/6068.03MB/3258.11MB)
[07/22 12:58:28    725s] 
[07/22 12:58:28    725s] 
[07/22 12:58:28    725s] Begin Resistor Voltage Report Generation
[07/22 12:58:28    725s]   Minimum, Average, Maximum Resistor Voltage: 0.000V, 2.295uV, 0.121mV
[07/22 12:58:28    725s]     Range 1(   0.106mV  -     0.121mV ):         4 (  0.01%)
[07/22 12:58:28    725s]     Range 2(  90.525uV  -     0.106mV ):         4 (  0.01%)
[07/22 12:58:28    725s]     Range 3(  75.437uV  -    90.525uV ):        35 (  0.05%)
[07/22 12:58:28    725s]     Range 4(  60.350uV  -    75.437uV ):        53 (  0.07%)
[07/22 12:58:28    725s]     Range 5(  45.262uV  -    60.350uV ):        89 (  0.12%)
[07/22 12:58:28    725s]     Range 6(  30.175uV  -    45.262uV ):       276 (  0.36%)
[07/22 12:58:28    725s]     Range 7(  15.087uV  -    30.175uV ):      1728 (  2.26%)
[07/22 12:58:28    725s]     Range 8(    0.000V  -    15.087uV ):     74405 ( 97.14%)
[07/22 12:58:28    725s]   GIF plot: ./run1/VDD_25C_avg_10/Reports/VDD/rv.gif
[07/22 12:58:28    725s] Ended Resistor Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=576.36MB/6068.03MB/3258.11MB)
[07/22 12:58:28    725s] 
[07/22 12:58:28    725s] 
[07/22 12:58:28    725s] Begin Power Gate I/Idsat Report Generation
[07/22 12:58:28    725s]   No data found.
[07/22 12:58:28    725s] Ended Power Gate I/Idsat Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=576.36MB/6068.03MB/3258.11MB)
[07/22 12:58:28    725s] 
[07/22 12:58:28    725s] 
[07/22 12:58:28    725s] Begin Power Gate Voltage Report Generation
[07/22 12:58:28    725s]   No data found.
[07/22 12:58:28    725s] Ended Power Gate Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=576.36MB/6068.03MB/3258.11MB)
[07/22 12:58:28    725s] 
[07/22 12:58:28    725s] 
[07/22 12:58:28    725s] Begin Voltage Across Vias and Contacts Report Generation
[07/22 12:58:28    725s] Ended Voltage Across Vias and Contacts Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=576.36MB/6068.03MB/3258.11MB)
[07/22 12:58:28    725s] 
[07/22 12:58:28    725s] 
[07/22 12:58:28    725s] Begin Weak Grid Connectivity Report
[07/22 12:58:28    725s] Ended Weak Grid Connectivity Report: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=576.36MB/6068.03MB/3258.11MB)
[07/22 12:58:28    725s] 
[07/22 12:58:28    725s] 
[07/22 12:58:28    725s] Begin Grid Integrity Report Generation
[07/22 12:58:28    725s]   # Missing Cell Power-Grid Views: 0
[07/22 12:58:28    725s]   # Physically Disconnected Instances: 0
[07/22 12:58:28    725s]   # Instances with Floating Power Pins: 0
[07/22 12:58:28    725s]   # Disconnected Wire Segments: 0
[07/22 12:58:28    725s]   # Weakly Connected Metal Segments: 0
[07/22 12:58:28    725s]   # Dropped Voltage Sources: 0
[07/22 12:58:28    725s] Ended Grid Integrity Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=576.36MB/6068.03MB/3258.11MB)
[07/22 12:58:28    725s] 
[07/22 12:58:28    725s] Ended Report Generation: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=576.36MB/6068.03MB/3258.11MB)
[07/22 12:58:28    725s] 
[07/22 12:58:28    725s] 
[07/22 12:58:28    725s] Rail Analysis Statistics:
[07/22 12:58:28    725s] Warning messages:      0
[07/22 12:58:28    725s] Error messages:        0
[07/22 12:58:28    725s] 
[07/22 12:58:28    725s] Rail Analysis completed successfully.
[07/22 12:58:28    725s] 
[07/22 12:58:28    725s] Finished Rail Analysis at 12:58:28 07/22/2025 (cpu=0:00:06, real=0:00:13, peak mem=3258.11MB)
[07/22 12:58:28    725s] Current Innovus resource usage: (total cpu=0:12:01, real=0:42:12, mem=3186.45MB)
[07/22 12:58:28    731s] @innovus 290> set_pg_nets -net VDD -voltage 0.9 -threshold 0.81
[07/22 12:58:28    731s] set_pg_nets -net VDD -voltage 0.9 -threshold 0.81
[07/22 12:58:28    731s] @innovus 291> set_power_data -reset
[07/22 12:58:28    731s] set_power_data -reset
[07/22 12:58:28    731s] @innovus 292> set_power_data -format current -scale 1 run1/static_VDD.ptiavg
[07/22 12:58:28    731s] set_power_data -format current -scale 1 run1/static_VDD.ptiavg
[07/22 12:58:28    731s] @innovus 293> set_power_pads -reset
[07/22 12:58:28    731s] set_power_pads -reset
[07/22 12:58:28    731s] @innovus 294> set_power_pads -net VDD -format xy -file project.pp
[07/22 12:58:28    731s] set_power_pads -net VDD -format xy -file project.pp
[07/22 12:58:28    731s] @innovus 295> set_package -reset
[07/22 12:58:28    731s] set_package -reset
[07/22 12:58:28    731s] @innovus 296> set_package -spice {} -mapping {}
[07/22 12:58:28    731s] set_package -spice_model_file {} -mapping_file {}
[07/22 12:58:28    731s] @innovus 297> set_net_group -reset
[07/22 12:58:28    731s] set_net_group -reset
[07/22 12:58:28    731s] @innovus 298> set_advanced_rail_options -reset
[07/22 12:58:28    731s] set_advanced_rail_options -reset
[07/22 12:58:28    731s] @innovus 299> analyze_rail -type net -results_directory ./run1 VDD
[07/22 12:58:28    731s] report_rail -type net -results_directory ./run1 VDD
[07/22 12:58:34    731s] Started PGV Library Generator at 12:58:26 07/22/2025
[07/22 12:58:34    731s] 
[07/22 12:58:34    731s] ** INFO:  (VOLTUS_LGEN-3599): Library generation settings: 
[07/22 12:58:34    731s] 	Mode: TECH 
[07/22 12:58:34    731s] 	Capacitance: area_cap 
[07/22 12:58:34    731s] 	Current Distribution: estimation 
[07/22 12:58:34    731s] 	Grid Port Definition: LEF 
[07/22 12:58:34    731s] 	Grid Current Sinks: LEF pin 
[07/22 12:58:34    731s] 	Power Gate: no
[07/22 12:58:34    731s] 
[07/22 12:58:34    731s] ** INFO:  (VOLTUS_LGEN-3598): Processing LEF files: 
[07/22 12:58:34    731s] /home/nielit/Project_Moumita/RTLtoGDSII_5_0/counter_design_database_45nm/lef/gsclib045_tech.lef
[07/22 12:58:34    731s] /home/nielit/Project_Moumita/RTLtoGDSII_5_0/counter_design_database_45nm/lef/gsclib045_macro.lef
[07/22 12:58:34    731s] 
[07/22 12:58:34    731s] ** INFO:  (VOLTUS_LGEN-3611): No lef leyarmap specified. Tool has
[07/22 12:58:34    731s] internally generated the mapping between technology layers and lef layers
[07/22 12:58:34    731s] using information in technology file and technology lef. To specify your
[07/22 12:58:34    731s] own layer mapping, use set_pg_library_mode -lef_layermap.
[07/22 12:58:34    731s] 
[07/22 12:58:34    731s]   TECH-LAYER    LEF-LAYER
[07/22 12:58:34    731s]   METAL_1    Metal1
[07/22 12:58:34    731s]   VIA_1    Via1
[07/22 12:58:34    731s]   METAL_2    Metal2
[07/22 12:58:34    731s]   VIA_2    Via2
[07/22 12:58:34    731s]   METAL_3    Metal3
[07/22 12:58:34    731s]   VIA_3    Via3
[07/22 12:58:34    731s]   METAL_4    Metal4
[07/22 12:58:34    731s]   VIA_4    Via4
[07/22 12:58:34    731s]   METAL_5    Metal5
[07/22 12:58:34    731s]   VIA_5    Via5
[07/22 12:58:34    731s]   METAL_6    Metal6
[07/22 12:58:34    731s]   VIA_6    Via6
[07/22 12:58:34    731s]   METAL_7    Metal7
[07/22 12:58:34    731s]   VIA_7    Via7
[07/22 12:58:34    731s]   METAL_8    Metal8
[07/22 12:58:34    731s]   VIA_8    Via8
[07/22 12:58:34    731s]   METAL_9    Metal9
[07/22 12:58:34    731s]   VIA_9    Via9
[07/22 12:58:34    731s]   METAL_10    Metal10
[07/22 12:58:34    731s]   VIA_10    Via10
[07/22 12:58:34    731s]   METAL_11    Metal11
[07/22 12:58:34    731s] 
[07/22 12:58:34    731s] 
[07/22 12:58:34    731s] ** WARN:  (VOLTUS_LGEN-3106): The following cells do not contain any supply
[07/22 12:58:34    731s] pins: , SDFF4RX1, SDFF4RX2
[07/22 12:58:34    731s] 
[07/22 12:58:34    731s] ** INFO:  (VOLTUS_LGEN-3606): 
[07/22 12:58:34    731s] Power Grid View Generation Statistics:
[07/22 12:58:34    731s]         # Total number of cells: 574 
[07/22 12:58:34    731s]         # TECH view created: 574 (100%)
[07/22 12:58:34    731s] 
[07/22 12:58:34    731s] ** WARN:  (VOLTUS_LGEN-3971): The following cells failed to create some of
[07/22 12:58:34    731s] the PGV views:
[07/22 12:58:34    731s]  CELL                      				 REASON                    
[07/22 12:58:34    731s]  ==== 							 ====== 
[07/22 12:58:34    731s]  SDFF4RX1                  				 No PowerPin found in LEF.
[07/22 12:58:34    731s]  
[07/22 12:58:34    731s]  SDFF4RX2                  				 No PowerPin found in LEF.
[07/22 12:58:34    731s]  
[07/22 12:58:34    731s] 
[07/22 12:58:34    731s] Finished PGV Library Generator at 12:58:33 07/22/2025 (cpu=0:00:02, real=0:00:07, peak mem=2672.98MB)
[07/22 12:58:34    731s] Current Innovus resource usage: (total cpu=0:12:06, real=0:42:18, mem=2672.98MB)
[07/22 12:58:34    738s] 
[07/22 12:58:34    738s] Begin ERA Data Preparation
[07/22 12:58:34    738s] All Virtual Vias and Virtual followpins have been skipped. No incremental def would be generated.
[07/22 12:58:34    739s] Ended ERA Data Preparation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2609.49MB/4460.91MB/3258.11MB)
[07/22 12:58:34    739s] 
[07/22 12:58:34    739s] * voltus_rail
[07/22 12:58:34    739s] *	Version v21.15-s076_1 (09/23/2022 08:39:08)
[07/22 12:58:34    739s] *	Copyright 2007 - 2017 Cadence Design Systems, Inc.
[07/22 12:58:34    739s] *
[07/22 12:58:34    739s] *	Run by nielit on Tue Jul 22 12:58:34 2025
[07/22 12:58:34    739s] 
[07/22 12:58:34    739s] *	Executing 64 bit version on host: c7
[07/22 12:58:34    739s] *
[07/22 12:58:34    739s] 
[07/22 12:58:34    739s] 
[07/22 12:58:34    739s] Started Rail Analysis at 12:58:33 07/22/2025
[07/22 12:58:34    739s] 
[07/22 12:58:34    739s] 
[07/22 12:58:34    739s] Multi-CPU Configuration:
[07/22 12:58:34    739s] 	#CPU: 1
[07/22 12:58:34    739s] 	Mode: local
[07/22 12:58:34    739s] 	Host: c7
[07/22 12:58:34    739s] 
[07/22 12:58:34    739s] Analyze Rail Settings:
[07/22 12:58:34    739s] 	Temp directory: /tmp/innovus_temp_29980_c7_nielit_YjTBXi
[07/22 12:58:34    739s] 	Output directory: ./run1
[07/22 12:58:34    739s] 	Run directory: ./run1/VDD_25C_avg_11
[07/22 12:58:34    739s] 
[07/22 12:58:34    739s] 
[07/22 12:58:34    739s] 
[07/22 12:58:34    739s] Running R  extraction for /tmp/innovus_temp_29980_c7_nielit_YjTBXi/eps_out_29980.def.gz ...
[07/22 12:58:34    739s] 
[07/22 12:58:34    739s] Invoking: "/home/install/INNOVUS211/tools.lnx86/ssvtools/bin/64bit/voltus_scheduler   -nt 1   -usecellid  -session_file ./work/sfe.session  -prev_session_file ./work/sfe.session.prev  -cmd ./work/voltus_scheduler.cmd" ...
[07/22 12:58:34    739s] Extraction option setup as:
[07/22 12:58:34    739s] setenv gray_data NONE
[07/22 12:58:34    739s] setenv enable_cluster_overhang_via false
[07/22 12:58:34    739s] setenv enable_dfm_mask_conflict_shape false
[07/22 12:58:34    739s] Begin Preparing Data for Parasitic Extraction
[07/22 12:58:35    739s] Extracting following DFM effects:
[07/22 12:58:35    739s] MetalFill        : n/a
[07/22 12:58:35    739s] WEE Effects      : n/a
[07/22 12:58:35    739s] Erosion Effects  : n/a
[07/22 12:58:35    739s] T/B Enlargements : n/a
[07/22 12:58:35    739s] R(w) Effects     : n/a
[07/22 12:58:35    739s] R(w,s) Effects   : n/a
[07/22 12:58:35    739s] R(sw,st) Effects : n/a
[07/22 12:58:35    739s] TC(w) Effects    : n/a
[07/22 12:58:35    739s] Some effects indicate n/a because of non-availability of relevant input data (or) requested to be off.
[07/22 12:58:35    739s] Ended Preparing Data for Parasitic Extraction: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=39.44MB/5773.18MB/3259.03MB)
[07/22 12:58:35    739s] 
[07/22 12:58:35    739s] Invoking: "/home/install/INNOVUS211/tools.lnx86/ssvtools/bin/64bit/voltus_scheduler -skip_prep -nt 1 -usecellid -session_file ./work/sfe.session -prev_session_file ./work/sfe.session.prev -cmd ./work/voltus_scheduler.cmd -zx /home/install/INNOVUS211/tools.lnx86/ssvtools/bin/64bit/voltus_extractor" ...
[07/22 12:58:35    739s] Extraction option setup as:
[07/22 12:58:35    739s] setenv gray_data NONE
[07/22 12:58:35    739s] setenv enable_cluster_overhang_via false
[07/22 12:58:35    739s] setenv enable_dfm_mask_conflict_shape false
[07/22 12:58:35    739s] Begin Parasitic Extraction
[07/22 12:58:35    739s] Extracting Progress:
[07/22 12:58:35    739s]     0% at 12:58:35 07/22/2025
[07/22 12:58:41    739s]   100% at 12:58:41 07/22/2025
[07/22 12:58:41    739s] Ended Parasitic Extraction: (cpu=0:00:01, real=0:00:05, mem(process/total/peak)=17.07MB/4964.76MB/3259.03MB)
[07/22 12:58:41    739s] 
[07/22 12:58:41    739s] Invoking: "/home/install/INNOVUS211/tools.lnx86/ssvtools/bin/64bit/voltus_rail_smg -cmd ./run1/voltus_rail_smg.VDD.cmd -l ./run1/voltus_rail_smg.VDD.log" ...
[07/22 12:58:41    739s] Begin Merging power grid
[07/22 12:58:41    739s] Tech reference temperature: 25
[07/22 12:58:41    739s] Target temperature: 25
[07/22 12:58:41    739s] 
[07/22 12:58:41    739s] Grid Statistics of Net VDD:
[07/22 12:58:41    739s] - NODE
[07/22 12:58:41    739s]   Total node: 71015
[07/22 12:58:41    739s]     Top Level grid node: 71015
[07/22 12:58:41    739s]       Top level interface node: 13362
[07/22 12:58:41    739s]     Missing interface node: 0
[07/22 12:58:41    739s]     Cell internal node: 0
[07/22 12:58:41    739s] - ELEM
[07/22 12:58:41    739s]   Total element: 76594
[07/22 12:58:41    739s]     Top Level grid element: 76594
[07/22 12:58:41    739s]     Cell internal element: 0
[07/22 12:58:41    739s] - INST
[07/22 12:58:41    739s]   Instance logically connected: 13362
[07/22 12:58:41    739s]     Tech: 13362
[07/22 12:58:41    739s]     StdCell: 0
[07/22 12:58:41    739s]     Macro:
[07/22 12:58:41    739s]       Early: 0
[07/22 12:58:41    739s]       IR: 0
[07/22 12:58:41    739s]       EM: 0
[07/22 12:58:41    739s]     Current Region:  0
[07/22 12:58:41    739s]   Dropped instance due to missing/incomplete cell library: 0
[07/22 12:58:41    739s] - TAP
[07/22 12:58:41    739s]   Total tap: 13362
[07/22 12:58:41    739s] 
[07/22 12:58:41    739s] Ended Merging power grid: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=38.81MB/5035.56MB/3259.03MB)
[07/22 12:58:41    739s] 
[07/22 12:58:41    739s] Begin Preparing Data for Rail Analysis
[07/22 12:58:41    739s]   Power Pin Location File: /home/nielit/Project_Moumita/RTLtoGDSII_5_0/counter_design_database_45nm/physical_design/project.pp
[07/22 12:58:41    739s]   # Voltage Source Added/Total (%): 2/2 (100.00%)
[07/22 12:58:41    739s] 
[07/22 12:58:41    739s]   Power Database: run1/static_VDD.ptiavg
[07/22 12:58:41    739s]   # Current Taps Matched/Total (%): 13362/13362 (100.00%)
[07/22 12:58:41    739s]   # Instances Matched: 13362
[07/22 12:58:41    739s] Ended Preparing Data for Rail Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=111.54MB/5673.90MB/3259.03MB)
[07/22 12:58:41    739s] 
[07/22 12:58:41    739s] 
[07/22 12:58:41    739s] Begin PowerGrid Integrity Analysis
[07/22 12:58:41    739s] Ended PowerGrid Integrity Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=111.54MB/5673.90MB/3259.03MB)
[07/22 12:58:41    739s] 
[07/22 12:58:41    739s] 
[07/22 12:58:41    739s] Begin Steady-State Analysis
[07/22 12:58:41    739s] Ended Steady-State Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=143.80MB/5810.82MB/3259.03MB)
[07/22 12:58:41    739s] 
[07/22 12:58:41    739s] 
[07/22 12:58:41    739s] Begin Report Generation
[07/22 12:58:41    739s] 
[07/22 12:58:41    739s] 
[07/22 12:58:41    739s] Net VDD:
[07/22 12:58:41    739s] 
[07/22 12:58:41    739s] 
[07/22 12:58:41    739s] Begin Preparing Database for Report Generation
[07/22 12:58:42    739s] 
[07/22 12:58:42    739s] Circuit profile:
[07/22 12:58:42    739s]                                                       Current    Voltage
[07/22 12:58:42    739s] Layer Name                       Nodes   Resistors    Sources    Sources
[07/22 12:58:42    739s] ----- --------------------  ----------  ----------  ---------  ---------
[07/22 12:58:42    739s] 0     METAL_11                     126         124          0          0
[07/22 12:58:42    739s] 1     VIA_10                         0         126          0          0
[07/22 12:58:42    739s] 2     METAL_10                    5733        5670          0          2
[07/22 12:58:42    739s] 3     VIA_9                          0        5607          0          0
[07/22 12:58:42    739s] 4     METAL_9                     5607           0          0          0
[07/22 12:58:42    739s] 5     VIA_8                          0        5607          0          0
[07/22 12:58:42    739s] 6     METAL_8                     5607           0          0          0
[07/22 12:58:42    739s] 7     VIA_7                          0        5607          0          0
[07/22 12:58:42    739s] 8     METAL_7                     5607           0          0          0
[07/22 12:58:42    739s] 9     VIA_6                          0        5607          0          0
[07/22 12:58:42    739s] 10    METAL_6                     5607           0          0          0
[07/22 12:58:42    739s] 11    VIA_5                          0        5607          0          0
[07/22 12:58:42    739s] 12    METAL_5                     5607           0          0          0
[07/22 12:58:42    739s] 13    VIA_4                          0        5607          0          0
[07/22 12:58:42    739s] 14    METAL_4                     5607           0          0          0
[07/22 12:58:42    739s] 15    VIA_3                          0        5607          0          0
[07/22 12:58:42    739s] 16    METAL_3                     5607           0          0          0
[07/22 12:58:42    739s] 17    VIA_2                          0        5607          0          0
[07/22 12:58:42    739s] 18    METAL_2                     5607           0          0          0
[07/22 12:58:42    739s] 19    VIA_1                          0        5607          0          0
[07/22 12:58:42    739s] 20    METAL_1                    20300       20211      13021          0
[07/22 12:58:42    739s]                             ----------  ----------  ---------  ---------
[07/22 12:58:42    739s] 21    Circuit total              71016       76594      13021          2
[07/22 12:58:42    739s] Ended Preparing Database for Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=410.32MB/6068.03MB/3259.03MB)
[07/22 12:58:42    739s] 
[07/22 12:58:42    739s] Initializing Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=410.32MB/6068.03MB/3259.03MB)
[07/22 12:58:43    739s] 
[07/22 12:58:43    739s] Begin IR Drop (Linear) Report Generation
[07/22 12:58:43    739s]   Voltage: 0.9
[07/22 12:58:43    739s]   Threshold: 0.81
[07/22 12:58:43    739s]   Minimum, Average, Maximum IR Drop: 0.898V, 0.898V, 0.900V
[07/22 12:58:43    739s]     Range 1(    0.898V  -      0.898V ):     40804 ( 57.46%)
[07/22 12:58:43    739s]     Range 2(    0.898V  -      0.898V ):     11291 ( 15.90%)
[07/22 12:58:43    739s]     Range 3(    0.898V  -      0.899V ):      9587 ( 13.50%)
[07/22 12:58:43    739s]     Range 4(    0.899V  -      0.899V ):      5234 (  7.37%)
[07/22 12:58:43    739s]     Range 5(    0.899V  -      0.899V ):      2292 (  3.23%)
[07/22 12:58:43    739s]     Range 6(    0.899V  -      0.899V ):      1085 (  1.53%)
[07/22 12:58:43    739s]     Range 7(    0.899V  -      0.900V ):       565 (  0.80%)
[07/22 12:58:43    739s]     Range 8(    0.900V  -      0.900V ):       157 (  0.22%)
[07/22 12:58:43    739s]     Layer with maximum IR Drop:  METAL_10
[07/22 12:58:43    739s]       METAL_11: 0.0019653 [0.89793 - 0.8999]
[07/22 12:58:43    739s]       METAL_10: 0.0020759 [0.89792 - 0.9]
[07/22 12:58:43    739s]       METAL_9: 0.0020733 [0.89792 - 0.9]
[07/22 12:58:43    739s]       METAL_8: 0.0020723 [0.89792 - 0.9]
[07/22 12:58:43    739s]       METAL_7: 0.0020481 [0.89792 - 0.89997]
[07/22 12:58:43    739s]       METAL_6: 0.0020238 [0.89792 - 0.89995]
[07/22 12:58:43    739s]       METAL_5: 0.0019995 [0.89792 - 0.89992]
[07/22 12:58:43    739s]       METAL_4: 0.0019752 [0.89792 - 0.8999]
[07/22 12:58:43    739s]       METAL_3: 0.0019509 [0.89792 - 0.89987]
[07/22 12:58:43    739s]       METAL_2: 0.0019267 [0.89792 - 0.89985]
[07/22 12:58:43    739s]       METAL_1: 0.0019026 [0.89792 - 0.89982]
[07/22 12:58:43    739s]   IR Report: ./run1/VDD_25C_avg_11/Reports/VDD/VDD.main.rpt
[07/22 12:58:43    739s]   GIF plot: ./run1/VDD_25C_avg_11/Reports/VDD/ir_linear.gif
[07/22 12:58:43    739s] Ended IR Drop (Linear) Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=460.32MB/6068.03MB/3259.03MB)
[07/22 12:58:43    739s] 
[07/22 12:58:43    739s] 
[07/22 12:58:43    739s] Begin IR Drop (Limit) Report Generation
[07/22 12:58:43    739s]   Voltage: 0.9
[07/22 12:58:43    739s]   Threshold: 0.81
[07/22 12:58:43    739s]   Minimum, Average, Maximum IR Drop: 0.898V, 0.898V, 0.900V
[07/22 12:58:43    739s]     Range 1(    0.810V  -      0.810V ):         0 (  0.00%)
[07/22 12:58:43    739s]     Range 2(    0.810V  -      0.818V ):         0 (  0.00%)
[07/22 12:58:43    739s]     Range 3(    0.818V  -      0.825V ):         0 (  0.00%)
[07/22 12:58:43    739s]     Range 4(    0.825V  -      0.832V ):         0 (  0.00%)
[07/22 12:58:43    739s]     Range 5(    0.832V  -      0.840V ):         0 (  0.00%)
[07/22 12:58:43    739s]     Range 6(    0.840V  -      0.847V ):         0 (  0.00%)
[07/22 12:58:43    739s]     Range 7(    0.847V  -      0.855V ):         0 (  0.00%)
[07/22 12:58:43    739s]     Range 8(    0.855V  -      0.900V ):     71015 (100.00%)
[07/22 12:58:43    739s]     Layer with maximum IR Drop:  METAL_10
[07/22 12:58:43    739s]       METAL_11: 0.0019653 [0.89793 - 0.8999]
[07/22 12:58:43    739s]       METAL_10: 0.0020759 [0.89792 - 0.9]
[07/22 12:58:43    739s]       METAL_9: 0.0020733 [0.89792 - 0.9]
[07/22 12:58:43    739s]       METAL_8: 0.0020723 [0.89792 - 0.9]
[07/22 12:58:43    739s]       METAL_7: 0.0020481 [0.89792 - 0.89997]
[07/22 12:58:43    739s]       METAL_6: 0.0020238 [0.89792 - 0.89995]
[07/22 12:58:43    739s]       METAL_5: 0.0019995 [0.89792 - 0.89992]
[07/22 12:58:43    739s]       METAL_4: 0.0019752 [0.89792 - 0.8999]
[07/22 12:58:43    739s]       METAL_3: 0.0019509 [0.89792 - 0.89987]
[07/22 12:58:43    739s]       METAL_2: 0.0019267 [0.89792 - 0.89985]
[07/22 12:58:43    739s]       METAL_1: 0.0019026 [0.89792 - 0.89982]
[07/22 12:58:43    739s]   IR Report: ./run1/VDD_25C_avg_11/Reports/VDD/VDD.main.rpt
[07/22 12:58:43    739s]   GIF plot: ./run1/VDD_25C_avg_11/Reports/VDD/ir_limit.gif
[07/22 12:58:43    739s] Ended IR Drop (Limit) Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=462.32MB/6068.03MB/3259.03MB)
[07/22 12:58:43    739s] 
[07/22 12:58:43    739s] 
[07/22 12:58:43    739s] Begin Tap Current Report Generation
[07/22 12:58:43    739s]   Minimum, Average, Maximum Tap Current: 11.575pA, 0.147uA, 2.298uA
[07/22 12:58:43    739s]   Total Current: 1.921mA
[07/22 12:58:44    739s]     Range 1(   1.000mA  -     1.000GA ):         0 (  0.00%)
[07/22 12:58:44    739s]     Range 2( 100.000uA  -     1.000mA ):         0 (  0.00%)
[07/22 12:58:44    739s]     Range 3(  10.000uA  -   100.000uA ):         0 (  0.00%)
[07/22 12:58:44    739s]     Range 4(   1.000uA  -    10.000uA ):        64 (  0.49%)
[07/22 12:58:44    739s]     Range 5( 100.000nA  -     1.000uA ):      4310 ( 33.10%)
[07/22 12:58:44    739s]     Range 6(  10.000nA  -   100.000nA ):      8016 ( 61.56%)
[07/22 12:58:44    739s]     Range 7(   1.000nA  -    10.000nA ):       361 (  2.77%)
[07/22 12:58:44    739s]     Range 8(    0.000A  -     1.000nA ):       270 (  2.07%)
[07/22 12:58:44    739s]   GIF plot: ./run1/VDD_25C_avg_11/Reports/VDD/tc.gif
[07/22 12:58:44    739s] Ended Tap Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=462.88MB/6068.03MB/3259.03MB)
[07/22 12:58:44    739s] 
[07/22 12:58:44    739s] 
[07/22 12:58:44    739s] Begin Instance Based IR Drop Report Generation
[07/22 12:58:44    739s]   Minimum, Average, Maximum Instance Based IR Drop: 0.898V, 0.898V, 0.900V
[07/22 12:58:44    739s]     Range 1(    0.810V  -      0.810V ):         0 (  0.00%)
[07/22 12:58:44    739s]     Range 2(    0.810V  -      0.817V ):         0 (  0.00%)
[07/22 12:58:44    739s]     Range 3(    0.817V  -      0.825V ):         0 (  0.00%)
[07/22 12:58:44    739s]     Range 4(    0.825V  -      0.832V ):         0 (  0.00%)
[07/22 12:58:44    739s]     Range 5(    0.832V  -      0.840V ):         0 (  0.00%)
[07/22 12:58:44    739s]     Range 6(    0.840V  -      0.847V ):         0 (  0.00%)
[07/22 12:58:44    739s]     Range 7(    0.847V  -      0.855V ):         0 (  0.00%)
[07/22 12:58:44    739s]     Range 8(    0.855V  -      0.900V ):     13021 (100.00%)
[07/22 12:58:44    739s]   GIF plot: ./run1/VDD_25C_avg_11/Reports/VDD/iv.gif
[07/22 12:58:44    739s] Ended Instance Based IR Drop Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=462.88MB/6068.03MB/3259.03MB)
[07/22 12:58:44    739s] 
[07/22 12:58:44    739s] 
[07/22 12:58:44    739s] Begin Voltage Source Current Report Generation
[07/22 12:58:44    739s]   Minimum, Average, Maximum Voltage Source Current: -1.141mA, -0.960mA, -0.780mA
[07/22 12:58:44    739s]   Total Current: -1.921mA
[07/22 12:58:44    739s]     Range 1(  -1.141mA  -    -1.096mA ):         1 ( 50.00%)
[07/22 12:58:44    739s]     Range 2(  -1.096mA  -    -1.051mA ):         0 (  0.00%)
[07/22 12:58:44    739s]     Range 3(  -1.051mA  -    -1.005mA ):         0 (  0.00%)
[07/22 12:58:44    739s]     Range 4(  -1.005mA  -    -0.960mA ):         0 (  0.00%)
[07/22 12:58:44    739s]     Range 5(  -0.960mA  -    -0.915mA ):         0 (  0.00%)
[07/22 12:58:44    739s]     Range 6(  -0.915mA  -    -0.870mA ):         0 (  0.00%)
[07/22 12:58:44    739s]     Range 7(  -0.870mA  -    -0.825mA ):         0 (  0.00%)
[07/22 12:58:44    739s]     Range 8(  -0.825mA  -    -0.780mA ):         1 ( 50.00%)
[07/22 12:58:44    739s]   GIF plot: ./run1/VDD_25C_avg_11/Reports/VDD/vc.gif
[07/22 12:58:44    739s] Ended Voltage Source Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=462.88MB/6068.03MB/3259.03MB)
[07/22 12:58:44    739s] 
[07/22 12:58:44    739s] 
[07/22 12:58:44    739s] Begin Resistor Current Report Generation
[07/22 12:58:44    739s]   Minimum, Average, Maximum Resistor Current: 0.000A, 3.191uA, 0.760mA
[07/22 12:58:44    739s]     Range 1(   1.000mA  -     1.000GA ):         0 (  0.00%)
[07/22 12:58:44    739s]     Range 2( 100.000uA  -     1.000mA ):       153 (  0.20%)
[07/22 12:58:44    739s]     Range 3(  10.000uA  -   100.000uA ):      5990 (  7.82%)
[07/22 12:58:44    739s]     Range 4(   1.000uA  -    10.000uA ):     18556 ( 24.23%)
[07/22 12:58:44    739s]     Range 5(   0.100uA  -     1.000uA ):     39084 ( 51.03%)
[07/22 12:58:44    739s]     Range 6(  10.000nA  -     0.100uA ):      7311 (  9.55%)
[07/22 12:58:44    739s]     Range 7(   1.000nA  -    10.000nA ):         0 (  0.00%)
[07/22 12:58:44    739s]     Range 8(    0.000A  -     1.000nA ):      5500 (  7.18%)
[07/22 12:58:44    739s]   GIF plot: ./run1/VDD_25C_avg_11/Reports/VDD/rc.gif
[07/22 12:58:44    739s] Ended Resistor Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=570.88MB/6068.03MB/3259.03MB)
[07/22 12:58:44    739s] 
[07/22 12:58:44    739s] 
[07/22 12:58:44    739s] Begin Resistor Voltage Report Generation
[07/22 12:58:44    739s]   Minimum, Average, Maximum Resistor Voltage: 0.000V, 2.295uV, 0.121mV
[07/22 12:58:44    739s]     Range 1(   0.106mV  -     0.121mV ):         4 (  0.01%)
[07/22 12:58:44    739s]     Range 2(  90.525uV  -     0.106mV ):         4 (  0.01%)
[07/22 12:58:44    739s]     Range 3(  75.437uV  -    90.525uV ):        35 (  0.05%)
[07/22 12:58:44    739s]     Range 4(  60.350uV  -    75.437uV ):        53 (  0.07%)
[07/22 12:58:44    739s]     Range 5(  45.262uV  -    60.350uV ):        89 (  0.12%)
[07/22 12:58:44    739s]     Range 6(  30.175uV  -    45.262uV ):       276 (  0.36%)
[07/22 12:58:44    739s]     Range 7(  15.087uV  -    30.175uV ):      1728 (  2.26%)
[07/22 12:58:44    739s]     Range 8(    0.000V  -    15.087uV ):     74405 ( 97.14%)
[07/22 12:58:44    739s]   GIF plot: ./run1/VDD_25C_avg_11/Reports/VDD/rv.gif
[07/22 12:58:44    739s] Ended Resistor Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=572.88MB/6068.03MB/3259.03MB)
[07/22 12:58:44    739s] 
[07/22 12:58:44    739s] 
[07/22 12:58:44    739s] Begin Power Gate I/Idsat Report Generation
[07/22 12:58:44    739s]   No data found.
[07/22 12:58:44    739s] Ended Power Gate I/Idsat Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=572.88MB/6068.03MB/3259.03MB)
[07/22 12:58:44    739s] 
[07/22 12:58:44    739s] 
[07/22 12:58:44    739s] Begin Power Gate Voltage Report Generation
[07/22 12:58:44    739s]   No data found.
[07/22 12:58:44    739s] Ended Power Gate Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=572.88MB/6068.03MB/3259.03MB)
[07/22 12:58:44    739s] 
[07/22 12:58:44    739s] 
[07/22 12:58:44    739s] Begin Voltage Across Vias and Contacts Report Generation
[07/22 12:58:44    739s] Ended Voltage Across Vias and Contacts Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=572.88MB/6068.03MB/3259.03MB)
[07/22 12:58:44    739s] 
[07/22 12:58:44    739s] 
[07/22 12:58:44    739s] Begin Weak Grid Connectivity Report
[07/22 12:58:44    739s] Ended Weak Grid Connectivity Report: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=572.88MB/6068.03MB/3259.03MB)
[07/22 12:58:44    739s] 
[07/22 12:58:44    739s] 
[07/22 12:58:44    739s] Begin Grid Integrity Report Generation
[07/22 12:58:44    739s]   # Missing Cell Power-Grid Views: 0
[07/22 12:58:44    739s]   # Physically Disconnected Instances: 0
[07/22 12:58:44    739s]   # Instances with Floating Power Pins: 0
[07/22 12:58:44    739s]   # Disconnected Wire Segments: 0
[07/22 12:58:44    739s]   # Weakly Connected Metal Segments: 0
[07/22 12:58:44    739s]   # Dropped Voltage Sources: 0
[07/22 12:58:44    739s] Ended Grid Integrity Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=572.88MB/6068.03MB/3259.03MB)
[07/22 12:58:44    739s] 
[07/22 12:58:44    739s] Ended Report Generation: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=572.88MB/6068.03MB/3259.03MB)
[07/22 12:58:44    739s] 
[07/22 12:58:44    739s] 
[07/22 12:58:44    739s] Rail Analysis Statistics:
[07/22 12:58:44    739s] Warning messages:      0
[07/22 12:58:44    739s] Error messages:        0
[07/22 12:58:44    739s] 
[07/22 12:58:44    739s] Rail Analysis completed successfully.
[07/22 12:58:44    739s] 
[07/22 12:58:44    739s] Finished Rail Analysis at 12:58:44 07/22/2025 (cpu=0:00:06, real=0:00:11, peak mem=3259.03MB)
[07/22 12:58:44    739s] Current Innovus resource usage: (total cpu=0:12:09, real=0:42:28, mem=3183.20MB)
[07/22 12:58:44    744s] @innovus 300> set_pg_nets -net VDD -voltage 0.9 -threshold 0.81
[07/22 12:58:44    744s] set_pg_nets -net VDD -voltage 0.9 -threshold 0.81
[07/22 12:58:44    744s] @innovus 301> set_power_data -reset
[07/22 12:58:44    744s] set_power_data -reset
[07/22 12:58:44    744s] @innovus 302> set_power_data -format current -scale 1 run1/static_VDD.ptiavg
[07/22 12:58:44    744s] set_power_data -format current -scale 1 run1/static_VDD.ptiavg
[07/22 12:58:44    744s] @innovus 303> set_power_pads -reset
[07/22 12:58:44    744s] set_power_pads -reset
[07/22 12:58:44    744s] @innovus 304> set_power_pads -net VDD -format xy -file project.pp
[07/22 12:58:44    744s] set_power_pads -net VDD -format xy -file project.pp
[07/22 12:58:44    744s] @innovus 305> set_package -reset
[07/22 12:58:44    744s] set_package -reset
[07/22 12:58:44    744s] @innovus 306> set_package -spice {} -mapping {}
[07/22 12:58:44    744s] set_package -spice_model_file {} -mapping_file {}
[07/22 12:58:44    744s] @innovus 307> set_net_group -reset
[07/22 12:58:44    744s] set_net_group -reset
[07/22 12:58:44    744s] @innovus 308> set_advanced_rail_options -reset
[07/22 12:58:44    744s] set_advanced_rail_options -reset
[07/22 12:58:44    744s] @innovus 309> analyze_rail -type net -results_directory ./run1 VDD
[07/22 12:58:44    744s] report_rail -type net -results_directory ./run1 VDD
[07/22 12:58:50    744s] Started PGV Library Generator at 12:58:44 07/22/2025
[07/22 12:58:50    744s] 
[07/22 12:58:50    744s] ** INFO:  (VOLTUS_LGEN-3599): Library generation settings: 
[07/22 12:58:50    744s] 	Mode: TECH 
[07/22 12:58:50    744s] 	Capacitance: area_cap 
[07/22 12:58:50    744s] 	Current Distribution: estimation 
[07/22 12:58:50    744s] 	Grid Port Definition: LEF 
[07/22 12:58:50    744s] 	Grid Current Sinks: LEF pin 
[07/22 12:58:50    744s] 	Power Gate: no
[07/22 12:58:50    744s] 
[07/22 12:58:50    744s] ** INFO:  (VOLTUS_LGEN-3598): Processing LEF files: 
[07/22 12:58:50    744s] /home/nielit/Project_Moumita/RTLtoGDSII_5_0/counter_design_database_45nm/lef/gsclib045_tech.lef
[07/22 12:58:50    744s] /home/nielit/Project_Moumita/RTLtoGDSII_5_0/counter_design_database_45nm/lef/gsclib045_macro.lef
[07/22 12:58:50    744s] 
[07/22 12:58:50    744s] ** INFO:  (VOLTUS_LGEN-3611): No lef leyarmap specified. Tool has
[07/22 12:58:50    744s] internally generated the mapping between technology layers and lef layers
[07/22 12:58:50    744s] using information in technology file and technology lef. To specify your
[07/22 12:58:50    744s] own layer mapping, use set_pg_library_mode -lef_layermap.
[07/22 12:58:50    744s] 
[07/22 12:58:50    744s]   TECH-LAYER    LEF-LAYER
[07/22 12:58:50    744s]   METAL_1    Metal1
[07/22 12:58:50    744s]   VIA_1    Via1
[07/22 12:58:50    744s]   METAL_2    Metal2
[07/22 12:58:50    744s]   VIA_2    Via2
[07/22 12:58:50    744s]   METAL_3    Metal3
[07/22 12:58:50    744s]   VIA_3    Via3
[07/22 12:58:50    744s]   METAL_4    Metal4
[07/22 12:58:50    744s]   VIA_4    Via4
[07/22 12:58:50    744s]   METAL_5    Metal5
[07/22 12:58:50    744s]   VIA_5    Via5
[07/22 12:58:50    744s]   METAL_6    Metal6
[07/22 12:58:50    744s]   VIA_6    Via6
[07/22 12:58:50    744s]   METAL_7    Metal7
[07/22 12:58:50    744s]   VIA_7    Via7
[07/22 12:58:50    744s]   METAL_8    Metal8
[07/22 12:58:50    744s]   VIA_8    Via8
[07/22 12:58:50    744s]   METAL_9    Metal9
[07/22 12:58:50    744s]   VIA_9    Via9
[07/22 12:58:50    744s]   METAL_10    Metal10
[07/22 12:58:50    744s]   VIA_10    Via10
[07/22 12:58:50    744s]   METAL_11    Metal11
[07/22 12:58:50    744s] 
[07/22 12:58:50    744s] 
[07/22 12:58:50    744s] ** WARN:  (VOLTUS_LGEN-3106): The following cells do not contain any supply
[07/22 12:58:50    744s] pins: , SDFF4RX1, SDFF4RX2
[07/22 12:58:50    744s] 
[07/22 12:58:50    744s] ** INFO:  (VOLTUS_LGEN-3606): 
[07/22 12:58:50    744s] Power Grid View Generation Statistics:
[07/22 12:58:50    744s]         # Total number of cells: 574 
[07/22 12:58:50    744s]         # TECH view created: 574 (100%)
[07/22 12:58:50    744s] 
[07/22 12:58:50    744s] ** WARN:  (VOLTUS_LGEN-3971): The following cells failed to create some of
[07/22 12:58:50    744s] the PGV views:
[07/22 12:58:50    744s]  CELL                      				 REASON                    
[07/22 12:58:50    744s]  ==== 							 ====== 
[07/22 12:58:50    744s]  SDFF4RX1                  				 No PowerPin found in LEF.
[07/22 12:58:50    744s]  
[07/22 12:58:50    744s]  SDFF4RX2                  				 No PowerPin found in LEF.
[07/22 12:58:50    744s]  
[07/22 12:58:50    744s] 
[07/22 12:58:50    744s] Finished PGV Library Generator at 12:58:50 07/22/2025 (cpu=0:00:02, real=0:00:06, peak mem=2673.14MB)
[07/22 12:58:50    744s] Current Innovus resource usage: (total cpu=0:12:16, real=0:42:34, mem=2673.14MB)
[07/22 12:58:50    750s] 
[07/22 12:58:50    750s] Begin ERA Data Preparation
[07/22 12:58:50    750s] All Virtual Vias and Virtual followpins have been skipped. No incremental def would be generated.
[07/22 12:58:50    750s] Ended ERA Data Preparation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2609.66MB/4460.91MB/3259.03MB)
[07/22 12:58:50    750s] 
[07/22 12:58:51    750s] * voltus_rail
[07/22 12:58:51    750s] *	Version v21.15-s076_1 (09/23/2022 08:39:08)
[07/22 12:58:51    750s] *	Copyright 2007 - 2017 Cadence Design Systems, Inc.
[07/22 12:58:51    750s] *
[07/22 12:58:51    750s] *	Run by nielit on Tue Jul 22 12:58:51 2025
[07/22 12:58:51    750s] 
[07/22 12:58:51    750s] *	Executing 64 bit version on host: c7
[07/22 12:58:51    750s] *
[07/22 12:58:51    750s] 
[07/22 12:58:51    750s] 
[07/22 12:58:51    750s] Started Rail Analysis at 12:58:50 07/22/2025
[07/22 12:58:51    750s] 
[07/22 12:58:51    750s] 
[07/22 12:58:51    750s] Multi-CPU Configuration:
[07/22 12:58:51    750s] 	#CPU: 1
[07/22 12:58:51    750s] 	Mode: local
[07/22 12:58:51    750s] 	Host: c7
[07/22 12:58:51    750s] 
[07/22 12:58:51    750s] Analyze Rail Settings:
[07/22 12:58:51    750s] 	Temp directory: /tmp/innovus_temp_29980_c7_nielit_YjTBXi
[07/22 12:58:51    750s] 	Output directory: ./run1
[07/22 12:58:51    750s] 	Run directory: ./run1/VDD_25C_avg_12
[07/22 12:58:51    750s] 
[07/22 12:58:51    750s] 
[07/22 12:58:51    750s] 
[07/22 12:58:51    750s] Running R  extraction for /tmp/innovus_temp_29980_c7_nielit_YjTBXi/eps_out_29980.def.gz ...
[07/22 12:58:51    750s] 
[07/22 12:58:51    750s] Invoking: "/home/install/INNOVUS211/tools.lnx86/ssvtools/bin/64bit/voltus_scheduler   -nt 1   -usecellid  -session_file ./work/sfe.session  -prev_session_file ./work/sfe.session.prev  -cmd ./work/voltus_scheduler.cmd" ...
[07/22 12:58:51    750s] Extraction option setup as:
[07/22 12:58:51    750s] setenv gray_data NONE
[07/22 12:58:51    750s] setenv enable_cluster_overhang_via false
[07/22 12:58:51    750s] setenv enable_dfm_mask_conflict_shape false
[07/22 12:58:51    750s] Begin Preparing Data for Parasitic Extraction
[07/22 12:58:52    750s] Extracting following DFM effects:
[07/22 12:58:52    750s] MetalFill        : n/a
[07/22 12:58:52    750s] WEE Effects      : n/a
[07/22 12:58:52    750s] Erosion Effects  : n/a
[07/22 12:58:52    750s] T/B Enlargements : n/a
[07/22 12:58:52    750s] R(w) Effects     : n/a
[07/22 12:58:52    750s] R(w,s) Effects   : n/a
[07/22 12:58:52    750s] R(sw,st) Effects : n/a
[07/22 12:58:52    750s] TC(w) Effects    : n/a
[07/22 12:58:52    750s] Some effects indicate n/a because of non-availability of relevant input data (or) requested to be off.
[07/22 12:58:52    750s] Ended Preparing Data for Parasitic Extraction: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=39.46MB/5773.18MB/3259.58MB)
[07/22 12:58:52    750s] 
[07/22 12:58:52    750s] Invoking: "/home/install/INNOVUS211/tools.lnx86/ssvtools/bin/64bit/voltus_scheduler -skip_prep -nt 1 -usecellid -session_file ./work/sfe.session -prev_session_file ./work/sfe.session.prev -cmd ./work/voltus_scheduler.cmd -zx /home/install/INNOVUS211/tools.lnx86/ssvtools/bin/64bit/voltus_extractor" ...
[07/22 12:58:52    750s] Extraction option setup as:
[07/22 12:58:52    750s] setenv gray_data NONE
[07/22 12:58:52    750s] setenv enable_cluster_overhang_via false
[07/22 12:58:52    750s] setenv enable_dfm_mask_conflict_shape false
[07/22 12:58:52    750s] Begin Parasitic Extraction
[07/22 12:58:52    750s] Extracting Progress:
[07/22 12:58:52    750s]     0% at 12:58:52 07/22/2025
[07/22 12:58:57    750s]   100% at 12:58:57 07/22/2025
[07/22 12:58:57    750s] Ended Parasitic Extraction: (cpu=0:00:01, real=0:00:05, mem(process/total/peak)=20.26MB/4964.76MB/3259.58MB)
[07/22 12:58:57    750s] 
[07/22 12:58:57    750s] Invoking: "/home/install/INNOVUS211/tools.lnx86/ssvtools/bin/64bit/voltus_rail_smg -cmd ./run1/voltus_rail_smg.VDD.cmd -l ./run1/voltus_rail_smg.VDD.log" ...
[07/22 12:58:57    750s] Begin Merging power grid
[07/22 12:58:57    750s] Tech reference temperature: 25
[07/22 12:58:57    750s] Target temperature: 25
[07/22 12:58:57    750s] 
[07/22 12:58:57    750s] Grid Statistics of Net VDD:
[07/22 12:58:57    750s] - NODE
[07/22 12:58:57    750s]   Total node: 71015
[07/22 12:58:57    750s]     Top Level grid node: 71015
[07/22 12:58:57    750s]       Top level interface node: 13362
[07/22 12:58:57    750s]     Missing interface node: 0
[07/22 12:58:57    750s]     Cell internal node: 0
[07/22 12:58:57    750s] - ELEM
[07/22 12:58:57    750s]   Total element: 76594
[07/22 12:58:57    750s]     Top Level grid element: 76594
[07/22 12:58:57    750s]     Cell internal element: 0
[07/22 12:58:57    750s] - INST
[07/22 12:58:57    750s]   Instance logically connected: 13362
[07/22 12:58:57    750s]     Tech: 13362
[07/22 12:58:57    750s]     StdCell: 0
[07/22 12:58:57    750s]     Macro:
[07/22 12:58:57    750s]       Early: 0
[07/22 12:58:57    750s]       IR: 0
[07/22 12:58:57    750s]       EM: 0
[07/22 12:58:57    750s]     Current Region:  0
[07/22 12:58:57    750s]   Dropped instance due to missing/incomplete cell library: 0
[07/22 12:58:57    750s] - TAP
[07/22 12:58:57    750s]   Total tap: 13362
[07/22 12:58:57    750s] 
[07/22 12:58:57    750s] Ended Merging power grid: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=36.41MB/5035.56MB/3259.58MB)
[07/22 12:58:57    750s] 
[07/22 12:58:57    750s] Begin Preparing Data for Rail Analysis
[07/22 12:58:58    750s]   Power Pin Location File: /home/nielit/Project_Moumita/RTLtoGDSII_5_0/counter_design_database_45nm/physical_design/project.pp
[07/22 12:58:58    750s]   # Voltage Source Added/Total (%): 2/2 (100.00%)
[07/22 12:58:58    750s] 
[07/22 12:58:58    750s]   Power Database: run1/static_VDD.ptiavg
[07/22 12:58:58    750s]   # Current Taps Matched/Total (%): 13362/13362 (100.00%)
[07/22 12:58:58    750s]   # Instances Matched: 13362
[07/22 12:58:58    750s] Ended Preparing Data for Rail Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=111.85MB/5673.90MB/3259.58MB)
[07/22 12:58:58    750s] 
[07/22 12:58:58    750s] 
[07/22 12:58:58    750s] Begin PowerGrid Integrity Analysis
[07/22 12:58:58    750s] Ended PowerGrid Integrity Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=111.85MB/5673.90MB/3259.58MB)
[07/22 12:58:58    750s] 
[07/22 12:58:58    750s] 
[07/22 12:58:58    750s] Begin Steady-State Analysis
[07/22 12:58:58    750s] Ended Steady-State Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=144.12MB/5810.82MB/3259.58MB)
[07/22 12:58:58    750s] 
[07/22 12:58:58    750s] 
[07/22 12:58:58    750s] Begin Report Generation
[07/22 12:58:58    750s] 
[07/22 12:58:58    750s] 
[07/22 12:58:58    750s] Net VDD:
[07/22 12:58:58    750s] 
[07/22 12:58:58    750s] 
[07/22 12:58:58    750s] Begin Preparing Database for Report Generation
[07/22 12:58:58    750s] 
[07/22 12:58:58    750s] Circuit profile:
[07/22 12:58:58    750s]                                                       Current    Voltage
[07/22 12:58:58    750s] Layer Name                       Nodes   Resistors    Sources    Sources
[07/22 12:58:58    750s] ----- --------------------  ----------  ----------  ---------  ---------
[07/22 12:58:58    750s] 0     METAL_11                     126         124          0          0
[07/22 12:58:58    750s] 1     VIA_10                         0         126          0          0
[07/22 12:58:58    750s] 2     METAL_10                    5733        5670          0          2
[07/22 12:58:58    750s] 3     VIA_9                          0        5607          0          0
[07/22 12:58:58    750s] 4     METAL_9                     5607           0          0          0
[07/22 12:58:58    750s] 5     VIA_8                          0        5607          0          0
[07/22 12:58:58    750s] 6     METAL_8                     5607           0          0          0
[07/22 12:58:58    750s] 7     VIA_7                          0        5607          0          0
[07/22 12:58:58    750s] 8     METAL_7                     5607           0          0          0
[07/22 12:58:58    750s] 9     VIA_6                          0        5607          0          0
[07/22 12:58:58    750s] 10    METAL_6                     5607           0          0          0
[07/22 12:58:58    750s] 11    VIA_5                          0        5607          0          0
[07/22 12:58:58    750s] 12    METAL_5                     5607           0          0          0
[07/22 12:58:58    750s] 13    VIA_4                          0        5607          0          0
[07/22 12:58:58    750s] 14    METAL_4                     5607           0          0          0
[07/22 12:58:58    750s] 15    VIA_3                          0        5607          0          0
[07/22 12:58:58    750s] 16    METAL_3                     5607           0          0          0
[07/22 12:58:58    750s] 17    VIA_2                          0        5607          0          0
[07/22 12:58:58    750s] 18    METAL_2                     5607           0          0          0
[07/22 12:58:58    750s] 19    VIA_1                          0        5607          0          0
[07/22 12:58:58    750s] 20    METAL_1                    20300       20211      13021          0
[07/22 12:58:58    750s]                             ----------  ----------  ---------  ---------
[07/22 12:58:58    750s] 21    Circuit total              71016       76594      13021          2
[07/22 12:58:58    750s] Ended Preparing Database for Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=413.85MB/6068.03MB/3259.58MB)
[07/22 12:58:58    750s] 
[07/22 12:58:58    750s] Initializing Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=413.85MB/6068.03MB/3259.58MB)
[07/22 12:59:00    750s] 
[07/22 12:59:00    750s] Begin IR Drop (Linear) Report Generation
[07/22 12:59:00    750s]   Voltage: 0.9
[07/22 12:59:00    750s]   Threshold: 0.81
[07/22 12:59:00    750s]   Minimum, Average, Maximum IR Drop: 0.898V, 0.898V, 0.900V
[07/22 12:59:00    750s]     Range 1(    0.898V  -      0.898V ):     40804 ( 57.46%)
[07/22 12:59:00    750s]     Range 2(    0.898V  -      0.898V ):     11291 ( 15.90%)
[07/22 12:59:00    750s]     Range 3(    0.898V  -      0.899V ):      9587 ( 13.50%)
[07/22 12:59:00    750s]     Range 4(    0.899V  -      0.899V ):      5234 (  7.37%)
[07/22 12:59:00    750s]     Range 5(    0.899V  -      0.899V ):      2292 (  3.23%)
[07/22 12:59:00    750s]     Range 6(    0.899V  -      0.899V ):      1085 (  1.53%)
[07/22 12:59:00    750s]     Range 7(    0.899V  -      0.900V ):       565 (  0.80%)
[07/22 12:59:00    750s]     Range 8(    0.900V  -      0.900V ):       157 (  0.22%)
[07/22 12:59:00    750s]     Layer with maximum IR Drop:  METAL_10
[07/22 12:59:00    750s]       METAL_11: 0.0019653 [0.89793 - 0.8999]
[07/22 12:59:00    750s]       METAL_10: 0.0020759 [0.89792 - 0.9]
[07/22 12:59:00    750s]       METAL_9: 0.0020733 [0.89792 - 0.9]
[07/22 12:59:00    750s]       METAL_8: 0.0020723 [0.89792 - 0.9]
[07/22 12:59:00    750s]       METAL_7: 0.0020481 [0.89792 - 0.89997]
[07/22 12:59:00    750s]       METAL_6: 0.0020238 [0.89792 - 0.89995]
[07/22 12:59:00    750s]       METAL_5: 0.0019995 [0.89792 - 0.89992]
[07/22 12:59:00    750s]       METAL_4: 0.0019752 [0.89792 - 0.8999]
[07/22 12:59:00    750s]       METAL_3: 0.0019509 [0.89792 - 0.89987]
[07/22 12:59:00    750s]       METAL_2: 0.0019267 [0.89792 - 0.89985]
[07/22 12:59:00    750s]       METAL_1: 0.0019026 [0.89792 - 0.89982]
[07/22 12:59:00    750s]   IR Report: ./run1/VDD_25C_avg_12/Reports/VDD/VDD.main.rpt
[07/22 12:59:00    750s]   GIF plot: ./run1/VDD_25C_avg_12/Reports/VDD/ir_linear.gif
[07/22 12:59:00    750s] Ended IR Drop (Linear) Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=461.85MB/6068.03MB/3259.58MB)
[07/22 12:59:00    750s] 
[07/22 12:59:00    750s] 
[07/22 12:59:00    750s] Begin IR Drop (Limit) Report Generation
[07/22 12:59:00    750s]   Voltage: 0.9
[07/22 12:59:00    750s]   Threshold: 0.81
[07/22 12:59:00    750s]   Minimum, Average, Maximum IR Drop: 0.898V, 0.898V, 0.900V
[07/22 12:59:00    750s]     Range 1(    0.810V  -      0.810V ):         0 (  0.00%)
[07/22 12:59:00    750s]     Range 2(    0.810V  -      0.818V ):         0 (  0.00%)
[07/22 12:59:00    750s]     Range 3(    0.818V  -      0.825V ):         0 (  0.00%)
[07/22 12:59:00    750s]     Range 4(    0.825V  -      0.832V ):         0 (  0.00%)
[07/22 12:59:00    750s]     Range 5(    0.832V  -      0.840V ):         0 (  0.00%)
[07/22 12:59:00    750s]     Range 6(    0.840V  -      0.847V ):         0 (  0.00%)
[07/22 12:59:00    750s]     Range 7(    0.847V  -      0.855V ):         0 (  0.00%)
[07/22 12:59:00    750s]     Range 8(    0.855V  -      0.900V ):     71015 (100.00%)
[07/22 12:59:00    750s]     Layer with maximum IR Drop:  METAL_10
[07/22 12:59:00    750s]       METAL_11: 0.0019653 [0.89793 - 0.8999]
[07/22 12:59:00    750s]       METAL_10: 0.0020759 [0.89792 - 0.9]
[07/22 12:59:00    750s]       METAL_9: 0.0020733 [0.89792 - 0.9]
[07/22 12:59:00    750s]       METAL_8: 0.0020723 [0.89792 - 0.9]
[07/22 12:59:00    750s]       METAL_7: 0.0020481 [0.89792 - 0.89997]
[07/22 12:59:00    750s]       METAL_6: 0.0020238 [0.89792 - 0.89995]
[07/22 12:59:00    750s]       METAL_5: 0.0019995 [0.89792 - 0.89992]
[07/22 12:59:00    750s]       METAL_4: 0.0019752 [0.89792 - 0.8999]
[07/22 12:59:00    750s]       METAL_3: 0.0019509 [0.89792 - 0.89987]
[07/22 12:59:00    750s]       METAL_2: 0.0019267 [0.89792 - 0.89985]
[07/22 12:59:00    750s]       METAL_1: 0.0019026 [0.89792 - 0.89982]
[07/22 12:59:00    750s]   IR Report: ./run1/VDD_25C_avg_12/Reports/VDD/VDD.main.rpt
[07/22 12:59:00    750s]   GIF plot: ./run1/VDD_25C_avg_12/Reports/VDD/ir_limit.gif
[07/22 12:59:00    750s] Ended IR Drop (Limit) Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=463.85MB/6068.03MB/3259.58MB)
[07/22 12:59:00    750s] 
[07/22 12:59:00    750s] 
[07/22 12:59:00    750s] Begin Tap Current Report Generation
[07/22 12:59:00    750s]   Minimum, Average, Maximum Tap Current: 11.575pA, 0.147uA, 2.298uA
[07/22 12:59:00    750s]   Total Current: 1.921mA
[07/22 12:59:00    750s]     Range 1(   1.000mA  -     1.000GA ):         0 (  0.00%)
[07/22 12:59:00    750s]     Range 2( 100.000uA  -     1.000mA ):         0 (  0.00%)
[07/22 12:59:00    750s]     Range 3(  10.000uA  -   100.000uA ):         0 (  0.00%)
[07/22 12:59:00    750s]     Range 4(   1.000uA  -    10.000uA ):        64 (  0.49%)
[07/22 12:59:00    750s]     Range 5( 100.000nA  -     1.000uA ):      4310 ( 33.10%)
[07/22 12:59:00    750s]     Range 6(  10.000nA  -   100.000nA ):      8016 ( 61.56%)
[07/22 12:59:00    750s]     Range 7(   1.000nA  -    10.000nA ):       361 (  2.77%)
[07/22 12:59:00    750s]     Range 8(    0.000A  -     1.000nA ):       270 (  2.07%)
[07/22 12:59:00    750s]   GIF plot: ./run1/VDD_25C_avg_12/Reports/VDD/tc.gif
[07/22 12:59:00    750s] Ended Tap Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=464.41MB/6068.03MB/3259.58MB)
[07/22 12:59:00    750s] 
[07/22 12:59:00    750s] 
[07/22 12:59:00    750s] Begin Instance Based IR Drop Report Generation
[07/22 12:59:00    750s]   Minimum, Average, Maximum Instance Based IR Drop: 0.898V, 0.898V, 0.900V
[07/22 12:59:00    750s]     Range 1(    0.810V  -      0.810V ):         0 (  0.00%)
[07/22 12:59:00    750s]     Range 2(    0.810V  -      0.817V ):         0 (  0.00%)
[07/22 12:59:00    750s]     Range 3(    0.817V  -      0.825V ):         0 (  0.00%)
[07/22 12:59:00    750s]     Range 4(    0.825V  -      0.832V ):         0 (  0.00%)
[07/22 12:59:00    750s]     Range 5(    0.832V  -      0.840V ):         0 (  0.00%)
[07/22 12:59:00    750s]     Range 6(    0.840V  -      0.847V ):         0 (  0.00%)
[07/22 12:59:00    750s]     Range 7(    0.847V  -      0.855V ):         0 (  0.00%)
[07/22 12:59:00    750s]     Range 8(    0.855V  -      0.900V ):     13021 (100.00%)
[07/22 12:59:00    750s]   GIF plot: ./run1/VDD_25C_avg_12/Reports/VDD/iv.gif
[07/22 12:59:00    750s] Ended Instance Based IR Drop Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=464.41MB/6068.03MB/3259.58MB)
[07/22 12:59:00    750s] 
[07/22 12:59:00    750s] 
[07/22 12:59:00    750s] Begin Voltage Source Current Report Generation
[07/22 12:59:00    750s]   Minimum, Average, Maximum Voltage Source Current: -1.141mA, -0.960mA, -0.780mA
[07/22 12:59:00    750s]   Total Current: -1.921mA
[07/22 12:59:00    750s]     Range 1(  -1.141mA  -    -1.096mA ):         1 ( 50.00%)
[07/22 12:59:00    750s]     Range 2(  -1.096mA  -    -1.051mA ):         0 (  0.00%)
[07/22 12:59:00    750s]     Range 3(  -1.051mA  -    -1.005mA ):         0 (  0.00%)
[07/22 12:59:00    750s]     Range 4(  -1.005mA  -    -0.960mA ):         0 (  0.00%)
[07/22 12:59:00    750s]     Range 5(  -0.960mA  -    -0.915mA ):         0 (  0.00%)
[07/22 12:59:00    750s]     Range 6(  -0.915mA  -    -0.870mA ):         0 (  0.00%)
[07/22 12:59:00    750s]     Range 7(  -0.870mA  -    -0.825mA ):         0 (  0.00%)
[07/22 12:59:00    750s]     Range 8(  -0.825mA  -    -0.780mA ):         1 ( 50.00%)
[07/22 12:59:00    750s]   GIF plot: ./run1/VDD_25C_avg_12/Reports/VDD/vc.gif
[07/22 12:59:00    750s] Ended Voltage Source Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=466.41MB/6068.03MB/3259.58MB)
[07/22 12:59:00    750s] 
[07/22 12:59:00    750s] 
[07/22 12:59:00    750s] Begin Resistor Current Report Generation
[07/22 12:59:00    750s]   Minimum, Average, Maximum Resistor Current: 0.000A, 3.191uA, 0.760mA
[07/22 12:59:01    750s]     Range 1(   1.000mA  -     1.000GA ):         0 (  0.00%)
[07/22 12:59:01    750s]     Range 2( 100.000uA  -     1.000mA ):       153 (  0.20%)
[07/22 12:59:01    750s]     Range 3(  10.000uA  -   100.000uA ):      5990 (  7.82%)
[07/22 12:59:01    750s]     Range 4(   1.000uA  -    10.000uA ):     18556 ( 24.23%)
[07/22 12:59:01    750s]     Range 5(   0.100uA  -     1.000uA ):     39084 ( 51.03%)
[07/22 12:59:01    750s]     Range 6(  10.000nA  -     0.100uA ):      7311 (  9.55%)
[07/22 12:59:01    750s]     Range 7(   1.000nA  -    10.000nA ):         0 (  0.00%)
[07/22 12:59:01    750s]     Range 8(    0.000A  -     1.000nA ):      5500 (  7.18%)
[07/22 12:59:01    750s]   GIF plot: ./run1/VDD_25C_avg_12/Reports/VDD/rc.gif
[07/22 12:59:01    750s] Ended Resistor Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=574.41MB/6068.03MB/3259.58MB)
[07/22 12:59:01    750s] 
[07/22 12:59:01    750s] 
[07/22 12:59:01    750s] Begin Resistor Voltage Report Generation
[07/22 12:59:01    750s]   Minimum, Average, Maximum Resistor Voltage: 0.000V, 2.295uV, 0.121mV
[07/22 12:59:01    750s]     Range 1(   0.106mV  -     0.121mV ):         4 (  0.01%)
[07/22 12:59:01    750s]     Range 2(  90.525uV  -     0.106mV ):         4 (  0.01%)
[07/22 12:59:01    750s]     Range 3(  75.437uV  -    90.525uV ):        35 (  0.05%)
[07/22 12:59:01    750s]     Range 4(  60.350uV  -    75.437uV ):        53 (  0.07%)
[07/22 12:59:01    750s]     Range 5(  45.262uV  -    60.350uV ):        89 (  0.12%)
[07/22 12:59:01    750s]     Range 6(  30.175uV  -    45.262uV ):       276 (  0.36%)
[07/22 12:59:01    750s]     Range 7(  15.087uV  -    30.175uV ):      1728 (  2.26%)
[07/22 12:59:01    750s]     Range 8(    0.000V  -    15.087uV ):     74405 ( 97.14%)
[07/22 12:59:01    750s]   GIF plot: ./run1/VDD_25C_avg_12/Reports/VDD/rv.gif
[07/22 12:59:01    750s] Ended Resistor Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=576.41MB/6068.03MB/3259.58MB)
[07/22 12:59:01    750s] 
[07/22 12:59:01    750s] 
[07/22 12:59:01    750s] Begin Power Gate I/Idsat Report Generation
[07/22 12:59:01    750s]   No data found.
[07/22 12:59:01    750s] Ended Power Gate I/Idsat Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=576.41MB/6068.03MB/3259.58MB)
[07/22 12:59:01    750s] 
[07/22 12:59:01    750s] 
[07/22 12:59:01    750s] Begin Power Gate Voltage Report Generation
[07/22 12:59:01    750s]   No data found.
[07/22 12:59:01    750s] Ended Power Gate Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=576.41MB/6068.03MB/3259.58MB)
[07/22 12:59:01    750s] 
[07/22 12:59:01    750s] 
[07/22 12:59:01    750s] Begin Voltage Across Vias and Contacts Report Generation
[07/22 12:59:01    750s] Ended Voltage Across Vias and Contacts Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=576.41MB/6068.03MB/3259.58MB)
[07/22 12:59:01    750s] 
[07/22 12:59:01    750s] 
[07/22 12:59:01    750s] Begin Weak Grid Connectivity Report
[07/22 12:59:01    750s] Ended Weak Grid Connectivity Report: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=576.41MB/6068.03MB/3259.58MB)
[07/22 12:59:01    750s] 
[07/22 12:59:01    750s] 
[07/22 12:59:01    750s] Begin Grid Integrity Report Generation
[07/22 12:59:01    750s]   # Missing Cell Power-Grid Views: 0
[07/22 12:59:01    750s]   # Physically Disconnected Instances: 0
[07/22 12:59:01    750s]   # Instances with Floating Power Pins: 0
[07/22 12:59:01    750s]   # Disconnected Wire Segments: 0
[07/22 12:59:01    750s]   # Weakly Connected Metal Segments: 0
[07/22 12:59:01    750s]   # Dropped Voltage Sources: 0
[07/22 12:59:01    750s] Ended Grid Integrity Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=576.41MB/6068.03MB/3259.58MB)
[07/22 12:59:01    750s] 
[07/22 12:59:01    750s] Ended Report Generation: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=576.41MB/6068.03MB/3259.58MB)
[07/22 12:59:01    750s] 
[07/22 12:59:01    750s] 
[07/22 12:59:01    750s] Rail Analysis Statistics:
[07/22 12:59:01    750s] Warning messages:      0
[07/22 12:59:01    750s] Error messages:        0
[07/22 12:59:01    750s] 
[07/22 12:59:01    750s] Rail Analysis completed successfully.
[07/22 12:59:01    750s] 
[07/22 12:59:01    750s] Finished Rail Analysis at 12:59:01 07/22/2025 (cpu=0:00:06, real=0:00:11, peak mem=3259.58MB)
[07/22 12:59:01    750s] Current Innovus resource usage: (total cpu=0:12:16, real=0:42:45, mem=3186.66MB)
[07/22 12:59:01    756s] @innovus 310> set_pg_nets -net VDD -voltage 0.9 -threshold 0.81
[07/22 12:59:01    756s] set_pg_nets -net VDD -voltage 0.9 -threshold 0.81
[07/22 12:59:01    756s] @innovus 311> set_power_data -reset
[07/22 12:59:01    756s] set_power_data -reset
[07/22 12:59:01    756s] @innovus 312> set_power_data -format current -scale 1 run1/static_VDD.ptiavg
[07/22 12:59:01    756s] set_power_data -format current -scale 1 run1/static_VDD.ptiavg
[07/22 12:59:01    756s] @innovus 313> set_power_pads -reset
[07/22 12:59:01    756s] set_power_pads -reset
[07/22 12:59:01    756s] @innovus 314> set_power_pads -net VDD -format xy -file project.pp
[07/22 12:59:01    756s] set_power_pads -net VDD -format xy -file project.pp
[07/22 12:59:01    756s] @innovus 315> set_package -reset
[07/22 12:59:01    756s] set_package -reset
[07/22 12:59:01    756s] @innovus 316> set_package -spice {} -mapping {}
[07/22 12:59:01    756s] set_package -spice_model_file {} -mapping_file {}
[07/22 12:59:01    756s] @innovus 317> set_net_group -reset
[07/22 12:59:01    756s] set_net_group -reset
[07/22 12:59:01    756s] @innovus 318> set_advanced_rail_options -reset
[07/22 12:59:01    756s] set_advanced_rail_options -reset
[07/22 12:59:01    756s] @innovus 319> analyze_rail -type net -results_directory ./run1 VDD
[07/22 12:59:01    756s] report_rail -type net -results_directory ./run1 VDD
[07/22 12:59:07    757s] Started PGV Library Generator at 12:59:00 07/22/2025
[07/22 12:59:07    757s] 
[07/22 12:59:07    757s] ** INFO:  (VOLTUS_LGEN-3599): Library generation settings: 
[07/22 12:59:07    757s] 	Mode: TECH 
[07/22 12:59:07    757s] 	Capacitance: area_cap 
[07/22 12:59:07    757s] 	Current Distribution: estimation 
[07/22 12:59:07    757s] 	Grid Port Definition: LEF 
[07/22 12:59:07    757s] 	Grid Current Sinks: LEF pin 
[07/22 12:59:07    757s] 	Power Gate: no
[07/22 12:59:07    757s] 
[07/22 12:59:07    757s] ** INFO:  (VOLTUS_LGEN-3598): Processing LEF files: 
[07/22 12:59:07    757s] /home/nielit/Project_Moumita/RTLtoGDSII_5_0/counter_design_database_45nm/lef/gsclib045_tech.lef
[07/22 12:59:07    757s] /home/nielit/Project_Moumita/RTLtoGDSII_5_0/counter_design_database_45nm/lef/gsclib045_macro.lef
[07/22 12:59:07    757s] 
[07/22 12:59:07    757s] ** INFO:  (VOLTUS_LGEN-3611): No lef leyarmap specified. Tool has
[07/22 12:59:07    757s] internally generated the mapping between technology layers and lef layers
[07/22 12:59:07    757s] using information in technology file and technology lef. To specify your
[07/22 12:59:07    757s] own layer mapping, use set_pg_library_mode -lef_layermap.
[07/22 12:59:07    757s] 
[07/22 12:59:07    757s]   TECH-LAYER    LEF-LAYER
[07/22 12:59:07    757s]   METAL_1    Metal1
[07/22 12:59:07    757s]   VIA_1    Via1
[07/22 12:59:07    757s]   METAL_2    Metal2
[07/22 12:59:07    757s]   VIA_2    Via2
[07/22 12:59:07    757s]   METAL_3    Metal3
[07/22 12:59:07    757s]   VIA_3    Via3
[07/22 12:59:07    757s]   METAL_4    Metal4
[07/22 12:59:07    757s]   VIA_4    Via4
[07/22 12:59:07    757s]   METAL_5    Metal5
[07/22 12:59:07    757s]   VIA_5    Via5
[07/22 12:59:07    757s]   METAL_6    Metal6
[07/22 12:59:07    757s]   VIA_6    Via6
[07/22 12:59:07    757s]   METAL_7    Metal7
[07/22 12:59:07    757s]   VIA_7    Via7
[07/22 12:59:07    757s]   METAL_8    Metal8
[07/22 12:59:07    757s]   VIA_8    Via8
[07/22 12:59:07    757s]   METAL_9    Metal9
[07/22 12:59:07    757s]   VIA_9    Via9
[07/22 12:59:07    757s]   METAL_10    Metal10
[07/22 12:59:07    757s]   VIA_10    Via10
[07/22 12:59:07    757s]   METAL_11    Metal11
[07/22 12:59:07    757s] 
[07/22 12:59:07    757s] 
[07/22 12:59:07    757s] ** WARN:  (VOLTUS_LGEN-3106): The following cells do not contain any supply
[07/22 12:59:07    757s] pins: , SDFF4RX1, SDFF4RX2
[07/22 12:59:07    757s] 
[07/22 12:59:07    757s] ** INFO:  (VOLTUS_LGEN-3606): 
[07/22 12:59:07    757s] Power Grid View Generation Statistics:
[07/22 12:59:07    757s]         # Total number of cells: 574 
[07/22 12:59:07    757s]         # TECH view created: 574 (100%)
[07/22 12:59:07    757s] 
[07/22 12:59:07    757s] ** WARN:  (VOLTUS_LGEN-3971): The following cells failed to create some of
[07/22 12:59:07    757s] the PGV views:
[07/22 12:59:07    757s]  CELL                      				 REASON                    
[07/22 12:59:07    757s]  ==== 							 ====== 
[07/22 12:59:07    757s]  SDFF4RX1                  				 No PowerPin found in LEF.
[07/22 12:59:07    757s]  
[07/22 12:59:07    757s]  SDFF4RX2                  				 No PowerPin found in LEF.
[07/22 12:59:07    757s]  
[07/22 12:59:07    757s] 
[07/22 12:59:07    757s] Finished PGV Library Generator at 12:59:07 07/22/2025 (cpu=0:00:02, real=0:00:07, peak mem=2671.23MB)
[07/22 12:59:07    757s] Current Innovus resource usage: (total cpu=0:12:22, real=0:42:51, mem=2671.23MB)
[07/22 12:59:07    764s] 
[07/22 12:59:07    764s] Begin ERA Data Preparation
[07/22 12:59:07    764s] All Virtual Vias and Virtual followpins have been skipped. No incremental def would be generated.
[07/22 12:59:07    764s] Ended ERA Data Preparation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2609.66MB/4460.91MB/3259.58MB)
[07/22 12:59:07    764s] 
[07/22 12:59:07    764s] * voltus_rail
[07/22 12:59:07    764s] *	Version v21.15-s076_1 (09/23/2022 08:39:08)
[07/22 12:59:07    764s] *	Copyright 2007 - 2017 Cadence Design Systems, Inc.
[07/22 12:59:07    764s] *
[07/22 12:59:07    764s] *	Run by nielit on Tue Jul 22 12:59:07 2025
[07/22 12:59:07    764s] 
[07/22 12:59:07    764s] *	Executing 64 bit version on host: c7
[07/22 12:59:07    764s] *
[07/22 12:59:07    764s] 
[07/22 12:59:07    764s] 
[07/22 12:59:07    764s] Started Rail Analysis at 12:59:06 07/22/2025
[07/22 12:59:07    764s] 
[07/22 12:59:07    764s] 
[07/22 12:59:07    764s] Multi-CPU Configuration:
[07/22 12:59:07    764s] 	#CPU: 1
[07/22 12:59:07    764s] 	Mode: local
[07/22 12:59:07    764s] 	Host: c7
[07/22 12:59:07    764s] 
[07/22 12:59:07    764s] Analyze Rail Settings:
[07/22 12:59:07    764s] 	Temp directory: /tmp/innovus_temp_29980_c7_nielit_YjTBXi
[07/22 12:59:07    764s] 	Output directory: ./run1
[07/22 12:59:07    764s] 	Run directory: ./run1/VDD_25C_avg_13
[07/22 12:59:07    764s] 
[07/22 12:59:07    764s] 
[07/22 12:59:07    764s] 
[07/22 12:59:07    764s] Running R  extraction for /tmp/innovus_temp_29980_c7_nielit_YjTBXi/eps_out_29980.def.gz ...
[07/22 12:59:07    764s] 
[07/22 12:59:07    764s] Invoking: "/home/install/INNOVUS211/tools.lnx86/ssvtools/bin/64bit/voltus_scheduler   -nt 1   -usecellid  -session_file ./work/sfe.session  -prev_session_file ./work/sfe.session.prev  -cmd ./work/voltus_scheduler.cmd" ...
[07/22 12:59:07    764s] Extraction option setup as:
[07/22 12:59:07    764s] setenv gray_data NONE
[07/22 12:59:07    764s] setenv enable_cluster_overhang_via false
[07/22 12:59:07    764s] setenv enable_dfm_mask_conflict_shape false
[07/22 12:59:07    764s] Begin Preparing Data for Parasitic Extraction
[07/22 12:59:08    764s] Extracting following DFM effects:
[07/22 12:59:08    764s] MetalFill        : n/a
[07/22 12:59:08    764s] WEE Effects      : n/a
[07/22 12:59:08    764s] Erosion Effects  : n/a
[07/22 12:59:08    764s] T/B Enlargements : n/a
[07/22 12:59:08    764s] R(w) Effects     : n/a
[07/22 12:59:08    764s] R(w,s) Effects   : n/a
[07/22 12:59:08    764s] R(sw,st) Effects : n/a
[07/22 12:59:08    764s] TC(w) Effects    : n/a
[07/22 12:59:08    764s] Some effects indicate n/a because of non-availability of relevant input data (or) requested to be off.
[07/22 12:59:08    764s] Ended Preparing Data for Parasitic Extraction: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=39.09MB/5773.18MB/3259.58MB)
[07/22 12:59:08    764s] 
[07/22 12:59:08    764s] Invoking: "/home/install/INNOVUS211/tools.lnx86/ssvtools/bin/64bit/voltus_scheduler -skip_prep -nt 1 -usecellid -session_file ./work/sfe.session -prev_session_file ./work/sfe.session.prev -cmd ./work/voltus_scheduler.cmd -zx /home/install/INNOVUS211/tools.lnx86/ssvtools/bin/64bit/voltus_extractor" ...
[07/22 12:59:08    764s] Extraction option setup as:
[07/22 12:59:08    764s] setenv gray_data NONE
[07/22 12:59:08    764s] setenv enable_cluster_overhang_via false
[07/22 12:59:08    764s] setenv enable_dfm_mask_conflict_shape false
[07/22 12:59:08    764s] Begin Parasitic Extraction
[07/22 12:59:08    764s] Extracting Progress:
[07/22 12:59:08    764s]     0% at 12:59:08 07/22/2025
[07/22 12:59:14    764s]   100% at 12:59:14 07/22/2025
[07/22 12:59:14    764s] Ended Parasitic Extraction: (cpu=0:00:01, real=0:00:05, mem(process/total/peak)=17.13MB/4964.76MB/3259.58MB)
[07/22 12:59:14    764s] 
[07/22 12:59:14    764s] Invoking: "/home/install/INNOVUS211/tools.lnx86/ssvtools/bin/64bit/voltus_rail_smg -cmd ./run1/voltus_rail_smg.VDD.cmd -l ./run1/voltus_rail_smg.VDD.log" ...
[07/22 12:59:14    764s] Begin Merging power grid
[07/22 12:59:14    764s] Tech reference temperature: 25
[07/22 12:59:14    764s] Target temperature: 25
[07/22 12:59:14    764s] 
[07/22 12:59:14    764s] Grid Statistics of Net VDD:
[07/22 12:59:14    764s] - NODE
[07/22 12:59:14    764s]   Total node: 71015
[07/22 12:59:14    764s]     Top Level grid node: 71015
[07/22 12:59:14    764s]       Top level interface node: 13362
[07/22 12:59:14    764s]     Missing interface node: 0
[07/22 12:59:14    764s]     Cell internal node: 0
[07/22 12:59:14    764s] - ELEM
[07/22 12:59:14    764s]   Total element: 76594
[07/22 12:59:14    764s]     Top Level grid element: 76594
[07/22 12:59:14    764s]     Cell internal element: 0
[07/22 12:59:14    764s] - INST
[07/22 12:59:14    764s]   Instance logically connected: 13362
[07/22 12:59:14    764s]     Tech: 13362
[07/22 12:59:14    764s]     StdCell: 0
[07/22 12:59:14    764s]     Macro:
[07/22 12:59:14    764s]       Early: 0
[07/22 12:59:14    764s]       IR: 0
[07/22 12:59:14    764s]       EM: 0
[07/22 12:59:14    764s]     Current Region:  0
[07/22 12:59:14    764s]   Dropped instance due to missing/incomplete cell library: 0
[07/22 12:59:14    764s] - TAP
[07/22 12:59:14    764s]   Total tap: 13362
[07/22 12:59:14    764s] 
[07/22 12:59:14    764s] Ended Merging power grid: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=35.32MB/5035.56MB/3259.58MB)
[07/22 12:59:14    764s] 
[07/22 12:59:14    764s] Begin Preparing Data for Rail Analysis
[07/22 12:59:14    764s]   Power Pin Location File: /home/nielit/Project_Moumita/RTLtoGDSII_5_0/counter_design_database_45nm/physical_design/project.pp
[07/22 12:59:14    764s]   # Voltage Source Added/Total (%): 2/2 (100.00%)
[07/22 12:59:14    764s] 
[07/22 12:59:14    764s]   Power Database: run1/static_VDD.ptiavg
[07/22 12:59:14    764s]   # Current Taps Matched/Total (%): 13362/13362 (100.00%)
[07/22 12:59:14    764s]   # Instances Matched: 13362
[07/22 12:59:14    764s] Ended Preparing Data for Rail Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=111.30MB/5673.90MB/3259.58MB)
[07/22 12:59:14    764s] 
[07/22 12:59:14    764s] 
[07/22 12:59:14    764s] Begin PowerGrid Integrity Analysis
[07/22 12:59:14    764s] Ended PowerGrid Integrity Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=111.30MB/5673.90MB/3259.58MB)
[07/22 12:59:14    764s] 
[07/22 12:59:14    764s] 
[07/22 12:59:14    764s] Begin Steady-State Analysis
[07/22 12:59:15    764s] Ended Steady-State Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=143.79MB/5810.82MB/3259.58MB)
[07/22 12:59:15    764s] 
[07/22 12:59:15    764s] 
[07/22 12:59:15    764s] Begin Report Generation
[07/22 12:59:15    764s] 
[07/22 12:59:15    764s] 
[07/22 12:59:15    764s] Net VDD:
[07/22 12:59:15    764s] 
[07/22 12:59:15    764s] 
[07/22 12:59:15    764s] Begin Preparing Database for Report Generation
[07/22 12:59:15    764s] 
[07/22 12:59:15    764s] Circuit profile:
[07/22 12:59:15    764s]                                                       Current    Voltage
[07/22 12:59:15    764s] Layer Name                       Nodes   Resistors    Sources    Sources
[07/22 12:59:15    764s] ----- --------------------  ----------  ----------  ---------  ---------
[07/22 12:59:15    764s] 0     METAL_11                     126         124          0          0
[07/22 12:59:15    764s] 1     VIA_10                         0         126          0          0
[07/22 12:59:15    764s] 2     METAL_10                    5733        5670          0          2
[07/22 12:59:15    764s] 3     VIA_9                          0        5607          0          0
[07/22 12:59:15    764s] 4     METAL_9                     5607           0          0          0
[07/22 12:59:15    764s] 5     VIA_8                          0        5607          0          0
[07/22 12:59:15    764s] 6     METAL_8                     5607           0          0          0
[07/22 12:59:15    764s] 7     VIA_7                          0        5607          0          0
[07/22 12:59:15    764s] 8     METAL_7                     5607           0          0          0
[07/22 12:59:15    764s] 9     VIA_6                          0        5607          0          0
[07/22 12:59:15    764s] 10    METAL_6                     5607           0          0          0
[07/22 12:59:15    764s] 11    VIA_5                          0        5607          0          0
[07/22 12:59:15    764s] 12    METAL_5                     5607           0          0          0
[07/22 12:59:15    764s] 13    VIA_4                          0        5607          0          0
[07/22 12:59:15    764s] 14    METAL_4                     5607           0          0          0
[07/22 12:59:15    764s] 15    VIA_3                          0        5607          0          0
[07/22 12:59:15    764s] 16    METAL_3                     5607           0          0          0
[07/22 12:59:15    764s] 17    VIA_2                          0        5607          0          0
[07/22 12:59:15    764s] 18    METAL_2                     5607           0          0          0
[07/22 12:59:15    764s] 19    VIA_1                          0        5607          0          0
[07/22 12:59:15    764s] 20    METAL_1                    20300       20211      13021          0
[07/22 12:59:15    764s]                             ----------  ----------  ---------  ---------
[07/22 12:59:15    764s] 21    Circuit total              71016       76594      13021          2
[07/22 12:59:15    764s] Ended Preparing Database for Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=410.31MB/6068.03MB/3259.58MB)
[07/22 12:59:15    764s] 
[07/22 12:59:15    764s] Initializing Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=410.31MB/6068.03MB/3259.58MB)
[07/22 12:59:16    764s] 
[07/22 12:59:16    764s] Begin IR Drop (Linear) Report Generation
[07/22 12:59:16    764s]   Voltage: 0.9
[07/22 12:59:16    764s]   Threshold: 0.81
[07/22 12:59:16    764s]   Minimum, Average, Maximum IR Drop: 0.898V, 0.898V, 0.900V
[07/22 12:59:17    764s]     Range 1(    0.898V  -      0.898V ):     40804 ( 57.46%)
[07/22 12:59:17    764s]     Range 2(    0.898V  -      0.898V ):     11291 ( 15.90%)
[07/22 12:59:17    764s]     Range 3(    0.898V  -      0.899V ):      9587 ( 13.50%)
[07/22 12:59:17    764s]     Range 4(    0.899V  -      0.899V ):      5234 (  7.37%)
[07/22 12:59:17    764s]     Range 5(    0.899V  -      0.899V ):      2292 (  3.23%)
[07/22 12:59:17    764s]     Range 6(    0.899V  -      0.899V ):      1085 (  1.53%)
[07/22 12:59:17    764s]     Range 7(    0.899V  -      0.900V ):       565 (  0.80%)
[07/22 12:59:17    764s]     Range 8(    0.900V  -      0.900V ):       157 (  0.22%)
[07/22 12:59:17    764s]     Layer with maximum IR Drop:  METAL_10
[07/22 12:59:17    764s]       METAL_11: 0.0019653 [0.89793 - 0.8999]
[07/22 12:59:17    764s]       METAL_10: 0.0020759 [0.89792 - 0.9]
[07/22 12:59:17    764s]       METAL_9: 0.0020733 [0.89792 - 0.9]
[07/22 12:59:17    764s]       METAL_8: 0.0020723 [0.89792 - 0.9]
[07/22 12:59:17    764s]       METAL_7: 0.0020481 [0.89792 - 0.89997]
[07/22 12:59:17    764s]       METAL_6: 0.0020238 [0.89792 - 0.89995]
[07/22 12:59:17    764s]       METAL_5: 0.0019995 [0.89792 - 0.89992]
[07/22 12:59:17    764s]       METAL_4: 0.0019752 [0.89792 - 0.8999]
[07/22 12:59:17    764s]       METAL_3: 0.0019509 [0.89792 - 0.89987]
[07/22 12:59:17    764s]       METAL_2: 0.0019267 [0.89792 - 0.89985]
[07/22 12:59:17    764s]       METAL_1: 0.0019026 [0.89792 - 0.89982]
[07/22 12:59:17    764s]   IR Report: ./run1/VDD_25C_avg_13/Reports/VDD/VDD.main.rpt
[07/22 12:59:17    764s]   GIF plot: ./run1/VDD_25C_avg_13/Reports/VDD/ir_linear.gif
[07/22 12:59:17    764s] Ended IR Drop (Linear) Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=460.31MB/6068.03MB/3259.58MB)
[07/22 12:59:17    764s] 
[07/22 12:59:17    764s] 
[07/22 12:59:17    764s] Begin IR Drop (Limit) Report Generation
[07/22 12:59:17    764s]   Voltage: 0.9
[07/22 12:59:17    764s]   Threshold: 0.81
[07/22 12:59:17    764s]   Minimum, Average, Maximum IR Drop: 0.898V, 0.898V, 0.900V
[07/22 12:59:17    764s]     Range 1(    0.810V  -      0.810V ):         0 (  0.00%)
[07/22 12:59:17    764s]     Range 2(    0.810V  -      0.818V ):         0 (  0.00%)
[07/22 12:59:17    764s]     Range 3(    0.818V  -      0.825V ):         0 (  0.00%)
[07/22 12:59:17    764s]     Range 4(    0.825V  -      0.832V ):         0 (  0.00%)
[07/22 12:59:17    764s]     Range 5(    0.832V  -      0.840V ):         0 (  0.00%)
[07/22 12:59:17    764s]     Range 6(    0.840V  -      0.847V ):         0 (  0.00%)
[07/22 12:59:17    764s]     Range 7(    0.847V  -      0.855V ):         0 (  0.00%)
[07/22 12:59:17    764s]     Range 8(    0.855V  -      0.900V ):     71015 (100.00%)
[07/22 12:59:17    764s]     Layer with maximum IR Drop:  METAL_10
[07/22 12:59:17    764s]       METAL_11: 0.0019653 [0.89793 - 0.8999]
[07/22 12:59:17    764s]       METAL_10: 0.0020759 [0.89792 - 0.9]
[07/22 12:59:17    764s]       METAL_9: 0.0020733 [0.89792 - 0.9]
[07/22 12:59:17    764s]       METAL_8: 0.0020723 [0.89792 - 0.9]
[07/22 12:59:17    764s]       METAL_7: 0.0020481 [0.89792 - 0.89997]
[07/22 12:59:17    764s]       METAL_6: 0.0020238 [0.89792 - 0.89995]
[07/22 12:59:17    764s]       METAL_5: 0.0019995 [0.89792 - 0.89992]
[07/22 12:59:17    764s]       METAL_4: 0.0019752 [0.89792 - 0.8999]
[07/22 12:59:17    764s]       METAL_3: 0.0019509 [0.89792 - 0.89987]
[07/22 12:59:17    764s]       METAL_2: 0.0019267 [0.89792 - 0.89985]
[07/22 12:59:17    764s]       METAL_1: 0.0019026 [0.89792 - 0.89982]
[07/22 12:59:17    764s]   IR Report: ./run1/VDD_25C_avg_13/Reports/VDD/VDD.main.rpt
[07/22 12:59:17    764s]   GIF plot: ./run1/VDD_25C_avg_13/Reports/VDD/ir_limit.gif
[07/22 12:59:17    764s] Ended IR Drop (Limit) Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=462.31MB/6068.03MB/3259.58MB)
[07/22 12:59:17    764s] 
[07/22 12:59:17    764s] 
[07/22 12:59:17    764s] Begin Tap Current Report Generation
[07/22 12:59:17    764s]   Minimum, Average, Maximum Tap Current: 11.575pA, 0.147uA, 2.298uA
[07/22 12:59:17    764s]   Total Current: 1.921mA
[07/22 12:59:17    764s]     Range 1(   1.000mA  -     1.000GA ):         0 (  0.00%)
[07/22 12:59:17    764s]     Range 2( 100.000uA  -     1.000mA ):         0 (  0.00%)
[07/22 12:59:17    764s]     Range 3(  10.000uA  -   100.000uA ):         0 (  0.00%)
[07/22 12:59:17    764s]     Range 4(   1.000uA  -    10.000uA ):        64 (  0.49%)
[07/22 12:59:17    764s]     Range 5( 100.000nA  -     1.000uA ):      4310 ( 33.10%)
[07/22 12:59:17    764s]     Range 6(  10.000nA  -   100.000nA ):      8016 ( 61.56%)
[07/22 12:59:17    764s]     Range 7(   1.000nA  -    10.000nA ):       361 (  2.77%)
[07/22 12:59:17    764s]     Range 8(    0.000A  -     1.000nA ):       270 (  2.07%)
[07/22 12:59:17    764s]   GIF plot: ./run1/VDD_25C_avg_13/Reports/VDD/tc.gif
[07/22 12:59:17    764s] Ended Tap Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=462.86MB/6068.03MB/3259.58MB)
[07/22 12:59:17    764s] 
[07/22 12:59:17    764s] 
[07/22 12:59:17    764s] Begin Instance Based IR Drop Report Generation
[07/22 12:59:17    764s]   Minimum, Average, Maximum Instance Based IR Drop: 0.898V, 0.898V, 0.900V
[07/22 12:59:17    764s]     Range 1(    0.810V  -      0.810V ):         0 (  0.00%)
[07/22 12:59:17    764s]     Range 2(    0.810V  -      0.817V ):         0 (  0.00%)
[07/22 12:59:17    764s]     Range 3(    0.817V  -      0.825V ):         0 (  0.00%)
[07/22 12:59:17    764s]     Range 4(    0.825V  -      0.832V ):         0 (  0.00%)
[07/22 12:59:17    764s]     Range 5(    0.832V  -      0.840V ):         0 (  0.00%)
[07/22 12:59:17    764s]     Range 6(    0.840V  -      0.847V ):         0 (  0.00%)
[07/22 12:59:17    764s]     Range 7(    0.847V  -      0.855V ):         0 (  0.00%)
[07/22 12:59:17    764s]     Range 8(    0.855V  -      0.900V ):     13021 (100.00%)
[07/22 12:59:17    764s]   GIF plot: ./run1/VDD_25C_avg_13/Reports/VDD/iv.gif
[07/22 12:59:17    764s] Ended Instance Based IR Drop Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=462.86MB/6068.03MB/3259.58MB)
[07/22 12:59:17    764s] 
[07/22 12:59:17    764s] 
[07/22 12:59:17    764s] Begin Voltage Source Current Report Generation
[07/22 12:59:17    764s]   Minimum, Average, Maximum Voltage Source Current: -1.141mA, -0.960mA, -0.780mA
[07/22 12:59:17    764s]   Total Current: -1.921mA
[07/22 12:59:17    764s]     Range 1(  -1.141mA  -    -1.096mA ):         1 ( 50.00%)
[07/22 12:59:17    764s]     Range 2(  -1.096mA  -    -1.051mA ):         0 (  0.00%)
[07/22 12:59:17    764s]     Range 3(  -1.051mA  -    -1.005mA ):         0 (  0.00%)
[07/22 12:59:17    764s]     Range 4(  -1.005mA  -    -0.960mA ):         0 (  0.00%)
[07/22 12:59:17    764s]     Range 5(  -0.960mA  -    -0.915mA ):         0 (  0.00%)
[07/22 12:59:17    764s]     Range 6(  -0.915mA  -    -0.870mA ):         0 (  0.00%)
[07/22 12:59:17    764s]     Range 7(  -0.870mA  -    -0.825mA ):         0 (  0.00%)
[07/22 12:59:17    764s]     Range 8(  -0.825mA  -    -0.780mA ):         1 ( 50.00%)
[07/22 12:59:17    764s]   GIF plot: ./run1/VDD_25C_avg_13/Reports/VDD/vc.gif
[07/22 12:59:17    764s] Ended Voltage Source Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=464.86MB/6068.03MB/3259.58MB)
[07/22 12:59:17    764s] 
[07/22 12:59:17    764s] 
[07/22 12:59:17    764s] Begin Resistor Current Report Generation
[07/22 12:59:17    764s]   Minimum, Average, Maximum Resistor Current: 0.000A, 3.191uA, 0.760mA
[07/22 12:59:17    764s]     Range 1(   1.000mA  -     1.000GA ):         0 (  0.00%)
[07/22 12:59:17    764s]     Range 2( 100.000uA  -     1.000mA ):       153 (  0.20%)
[07/22 12:59:17    764s]     Range 3(  10.000uA  -   100.000uA ):      5990 (  7.82%)
[07/22 12:59:17    764s]     Range 4(   1.000uA  -    10.000uA ):     18556 ( 24.23%)
[07/22 12:59:17    764s]     Range 5(   0.100uA  -     1.000uA ):     39084 ( 51.03%)
[07/22 12:59:17    764s]     Range 6(  10.000nA  -     0.100uA ):      7311 (  9.55%)
[07/22 12:59:17    764s]     Range 7(   1.000nA  -    10.000nA ):         0 (  0.00%)
[07/22 12:59:17    764s]     Range 8(    0.000A  -     1.000nA ):      5500 (  7.18%)
[07/22 12:59:17    764s]   GIF plot: ./run1/VDD_25C_avg_13/Reports/VDD/rc.gif
[07/22 12:59:18    764s] Ended Resistor Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=570.86MB/6068.03MB/3259.58MB)
[07/22 12:59:18    764s] 
[07/22 12:59:18    764s] 
[07/22 12:59:18    764s] Begin Resistor Voltage Report Generation
[07/22 12:59:18    764s]   Minimum, Average, Maximum Resistor Voltage: 0.000V, 2.295uV, 0.121mV
[07/22 12:59:18    764s]     Range 1(   0.106mV  -     0.121mV ):         4 (  0.01%)
[07/22 12:59:18    764s]     Range 2(  90.525uV  -     0.106mV ):         4 (  0.01%)
[07/22 12:59:18    764s]     Range 3(  75.437uV  -    90.525uV ):        35 (  0.05%)
[07/22 12:59:18    764s]     Range 4(  60.350uV  -    75.437uV ):        53 (  0.07%)
[07/22 12:59:18    764s]     Range 5(  45.262uV  -    60.350uV ):        89 (  0.12%)
[07/22 12:59:18    764s]     Range 6(  30.175uV  -    45.262uV ):       276 (  0.36%)
[07/22 12:59:18    764s]     Range 7(  15.087uV  -    30.175uV ):      1728 (  2.26%)
[07/22 12:59:18    764s]     Range 8(    0.000V  -    15.087uV ):     74405 ( 97.14%)
[07/22 12:59:18    764s]   GIF plot: ./run1/VDD_25C_avg_13/Reports/VDD/rv.gif
[07/22 12:59:18    764s] Ended Resistor Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=574.86MB/6068.03MB/3259.58MB)
[07/22 12:59:18    764s] 
[07/22 12:59:18    764s] 
[07/22 12:59:18    764s] Begin Power Gate I/Idsat Report Generation
[07/22 12:59:18    764s]   No data found.
[07/22 12:59:18    764s] Ended Power Gate I/Idsat Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=574.86MB/6068.03MB/3259.58MB)
[07/22 12:59:18    764s] 
[07/22 12:59:18    764s] 
[07/22 12:59:18    764s] Begin Power Gate Voltage Report Generation
[07/22 12:59:18    764s]   No data found.
[07/22 12:59:18    764s] Ended Power Gate Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=574.86MB/6068.03MB/3259.58MB)
[07/22 12:59:18    764s] 
[07/22 12:59:18    764s] 
[07/22 12:59:18    764s] Begin Voltage Across Vias and Contacts Report Generation
[07/22 12:59:18    764s] Ended Voltage Across Vias and Contacts Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=574.86MB/6068.03MB/3259.58MB)
[07/22 12:59:18    764s] 
[07/22 12:59:18    764s] 
[07/22 12:59:18    764s] Begin Weak Grid Connectivity Report
[07/22 12:59:18    764s] Ended Weak Grid Connectivity Report: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=575.46MB/6068.03MB/3259.58MB)
[07/22 12:59:18    764s] 
[07/22 12:59:18    764s] 
[07/22 12:59:18    764s] Begin Grid Integrity Report Generation
[07/22 12:59:18    764s]   # Missing Cell Power-Grid Views: 0
[07/22 12:59:18    764s]   # Physically Disconnected Instances: 0
[07/22 12:59:18    764s]   # Instances with Floating Power Pins: 0
[07/22 12:59:18    764s]   # Disconnected Wire Segments: 0
[07/22 12:59:18    764s]   # Weakly Connected Metal Segments: 0
[07/22 12:59:18    764s]   # Dropped Voltage Sources: 0
[07/22 12:59:18    764s] Ended Grid Integrity Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=575.46MB/6068.03MB/3259.58MB)
[07/22 12:59:18    764s] 
[07/22 12:59:18    764s] Ended Report Generation: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=575.46MB/6068.03MB/3259.58MB)
[07/22 12:59:18    764s] 
[07/22 12:59:18    764s] 
[07/22 12:59:18    764s] Rail Analysis Statistics:
[07/22 12:59:18    764s] Warning messages:      0
[07/22 12:59:18    764s] Error messages:        0
[07/22 12:59:18    764s] 
[07/22 12:59:18    764s] Rail Analysis completed successfully.
[07/22 12:59:18    764s] 
[07/22 12:59:18    764s] Finished Rail Analysis at 12:59:18 07/22/2025 (cpu=0:00:06, real=0:00:12, peak mem=3257.83MB)
[07/22 12:59:18    764s] Current Innovus resource usage: (total cpu=0:12:26, real=0:43:02, mem=3185.11MB)
[07/22 12:59:18    770s] @innovus 320> set_pg_nets -net VDD -voltage 0.9 -threshold 0.81
[07/22 12:59:18    770s] set_pg_nets -net VDD -voltage 0.9 -threshold 0.81
[07/22 12:59:18    770s] @innovus 321> set_power_data -reset
[07/22 12:59:18    770s] set_power_data -reset
[07/22 12:59:18    770s] @innovus 322> set_power_data -format current -scale 1 run1/static_VDD.ptiavg
[07/22 12:59:18    770s] set_power_data -format current -scale 1 run1/static_VDD.ptiavg
[07/22 12:59:18    770s] @innovus 323> set_power_pads -reset
[07/22 12:59:18    770s] set_power_pads -reset
[07/22 12:59:18    770s] @innovus 324> set_power_pads -net VDD -format xy -file project.pp
[07/22 12:59:18    770s] set_power_pads -net VDD -format xy -file project.pp
[07/22 12:59:18    770s] @innovus 325> set_package -reset
[07/22 12:59:18    770s] set_package -reset
[07/22 12:59:18    770s] @innovus 326> set_package -spice {} -mapping {}
[07/22 12:59:18    770s] set_package -spice_model_file {} -mapping_file {}
[07/22 12:59:18    770s] @innovus 327> set_net_group -reset
[07/22 12:59:18    770s] set_net_group -reset
[07/22 12:59:18    770s] @innovus 328> set_advanced_rail_options -reset
[07/22 12:59:18    770s] set_advanced_rail_options -reset
[07/22 12:59:18    770s] @innovus 329> analyze_rail -type net -results_directory ./run1 VDD
[07/22 12:59:18    770s] report_rail -type net -results_directory ./run1 VDD
[07/22 12:59:23    770s] Started PGV Library Generator at 12:59:17 07/22/2025
[07/22 12:59:23    770s] 
[07/22 12:59:23    770s] ** INFO:  (VOLTUS_LGEN-3599): Library generation settings: 
[07/22 12:59:23    770s] 	Mode: TECH 
[07/22 12:59:23    770s] 	Capacitance: area_cap 
[07/22 12:59:23    770s] 	Current Distribution: estimation 
[07/22 12:59:23    770s] 	Grid Port Definition: LEF 
[07/22 12:59:23    770s] 	Grid Current Sinks: LEF pin 
[07/22 12:59:23    770s] 	Power Gate: no
[07/22 12:59:23    770s] 
[07/22 12:59:23    770s] ** INFO:  (VOLTUS_LGEN-3598): Processing LEF files: 
[07/22 12:59:23    770s] /home/nielit/Project_Moumita/RTLtoGDSII_5_0/counter_design_database_45nm/lef/gsclib045_tech.lef
[07/22 12:59:23    770s] /home/nielit/Project_Moumita/RTLtoGDSII_5_0/counter_design_database_45nm/lef/gsclib045_macro.lef
[07/22 12:59:23    770s] 
[07/22 12:59:23    770s] ** INFO:  (VOLTUS_LGEN-3611): No lef leyarmap specified. Tool has
[07/22 12:59:23    770s] internally generated the mapping between technology layers and lef layers
[07/22 12:59:23    770s] using information in technology file and technology lef. To specify your
[07/22 12:59:23    770s] own layer mapping, use set_pg_library_mode -lef_layermap.
[07/22 12:59:23    770s] 
[07/22 12:59:23    770s]   TECH-LAYER    LEF-LAYER
[07/22 12:59:23    770s]   METAL_1    Metal1
[07/22 12:59:23    770s]   VIA_1    Via1
[07/22 12:59:23    770s]   METAL_2    Metal2
[07/22 12:59:23    770s]   VIA_2    Via2
[07/22 12:59:23    770s]   METAL_3    Metal3
[07/22 12:59:23    770s]   VIA_3    Via3
[07/22 12:59:23    770s]   METAL_4    Metal4
[07/22 12:59:23    770s]   VIA_4    Via4
[07/22 12:59:23    770s]   METAL_5    Metal5
[07/22 12:59:23    770s]   VIA_5    Via5
[07/22 12:59:23    770s]   METAL_6    Metal6
[07/22 12:59:23    770s]   VIA_6    Via6
[07/22 12:59:23    770s]   METAL_7    Metal7
[07/22 12:59:23    770s]   VIA_7    Via7
[07/22 12:59:23    770s]   METAL_8    Metal8
[07/22 12:59:23    770s]   VIA_8    Via8
[07/22 12:59:23    770s]   METAL_9    Metal9
[07/22 12:59:23    770s]   VIA_9    Via9
[07/22 12:59:23    770s]   METAL_10    Metal10
[07/22 12:59:23    770s]   VIA_10    Via10
[07/22 12:59:23    770s]   METAL_11    Metal11
[07/22 12:59:23    770s] 
[07/22 12:59:23    770s] 
[07/22 12:59:23    770s] ** WARN:  (VOLTUS_LGEN-3106): The following cells do not contain any supply
[07/22 12:59:23    770s] pins: , SDFF4RX1, SDFF4RX2
[07/22 12:59:23    770s] 
[07/22 12:59:23    770s] ** INFO:  (VOLTUS_LGEN-3606): 
[07/22 12:59:23    770s] Power Grid View Generation Statistics:
[07/22 12:59:23    770s]         # Total number of cells: 574 
[07/22 12:59:23    770s]         # TECH view created: 574 (100%)
[07/22 12:59:23    770s] 
[07/22 12:59:23    770s] ** WARN:  (VOLTUS_LGEN-3971): The following cells failed to create some of
[07/22 12:59:23    770s] the PGV views:
[07/22 12:59:23    770s]  CELL                      				 REASON                    
[07/22 12:59:23    770s]  ==== 							 ====== 
[07/22 12:59:23    770s]  SDFF4RX1                  				 No PowerPin found in LEF.
[07/22 12:59:23    770s]  
[07/22 12:59:23    770s]  SDFF4RX2                  				 No PowerPin found in LEF.
[07/22 12:59:23    770s]  
[07/22 12:59:23    770s] 
[07/22 12:59:23    770s] Finished PGV Library Generator at 12:59:23 07/22/2025 (cpu=0:00:02, real=0:00:06, peak mem=2671.24MB)
[07/22 12:59:23    770s] Current Innovus resource usage: (total cpu=0:12:32, real=0:43:07, mem=2671.24MB)
[07/22 12:59:23    776s] 
[07/22 12:59:23    776s] Begin ERA Data Preparation
[07/22 12:59:23    776s] All Virtual Vias and Virtual followpins have been skipped. No incremental def would be generated.
[07/22 12:59:23    776s] Ended ERA Data Preparation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2609.66MB/4460.91MB/3259.58MB)
[07/22 12:59:23    776s] 
[07/22 12:59:24    776s] * voltus_rail
[07/22 12:59:24    776s] *	Version v21.15-s076_1 (09/23/2022 08:39:08)
[07/22 12:59:24    776s] *	Copyright 2007 - 2017 Cadence Design Systems, Inc.
[07/22 12:59:24    776s] *
[07/22 12:59:24    776s] *	Run by nielit on Tue Jul 22 12:59:24 2025
[07/22 12:59:24    776s] 
[07/22 12:59:24    776s] *	Executing 64 bit version on host: c7
[07/22 12:59:24    776s] *
[07/22 12:59:24    776s] 
[07/22 12:59:24    776s] 
[07/22 12:59:24    776s] Started Rail Analysis at 12:59:23 07/22/2025
[07/22 12:59:24    776s] 
[07/22 12:59:24    776s] 
[07/22 12:59:24    776s] Multi-CPU Configuration:
[07/22 12:59:24    776s] 	#CPU: 1
[07/22 12:59:24    776s] 	Mode: local
[07/22 12:59:24    776s] 	Host: c7
[07/22 12:59:24    776s] 
[07/22 12:59:24    776s] Analyze Rail Settings:
[07/22 12:59:24    776s] 	Temp directory: /tmp/innovus_temp_29980_c7_nielit_YjTBXi
[07/22 12:59:24    776s] 	Output directory: ./run1
[07/22 12:59:24    776s] 	Run directory: ./run1/VDD_25C_avg_14
[07/22 12:59:24    776s] 
[07/22 12:59:24    776s] 
[07/22 12:59:24    776s] 
[07/22 12:59:24    776s] Running R  extraction for /tmp/innovus_temp_29980_c7_nielit_YjTBXi/eps_out_29980.def.gz ...
[07/22 12:59:24    776s] 
[07/22 12:59:24    776s] Invoking: "/home/install/INNOVUS211/tools.lnx86/ssvtools/bin/64bit/voltus_scheduler   -nt 1   -usecellid  -session_file ./work/sfe.session  -prev_session_file ./work/sfe.session.prev  -cmd ./work/voltus_scheduler.cmd" ...
[07/22 12:59:24    776s] Extraction option setup as:
[07/22 12:59:24    776s] setenv gray_data NONE
[07/22 12:59:24    776s] setenv enable_cluster_overhang_via false
[07/22 12:59:24    776s] setenv enable_dfm_mask_conflict_shape false
[07/22 12:59:24    776s] Begin Preparing Data for Parasitic Extraction
[07/22 12:59:25    776s] Extracting following DFM effects:
[07/22 12:59:25    776s] MetalFill        : n/a
[07/22 12:59:25    776s] WEE Effects      : n/a
[07/22 12:59:25    776s] Erosion Effects  : n/a
[07/22 12:59:25    776s] T/B Enlargements : n/a
[07/22 12:59:25    776s] R(w) Effects     : n/a
[07/22 12:59:25    776s] R(w,s) Effects   : n/a
[07/22 12:59:25    776s] R(sw,st) Effects : n/a
[07/22 12:59:25    776s] TC(w) Effects    : n/a
[07/22 12:59:25    776s] Some effects indicate n/a because of non-availability of relevant input data (or) requested to be off.
[07/22 12:59:25    776s] Ended Preparing Data for Parasitic Extraction: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=37.13MB/5773.18MB/3259.58MB)
[07/22 12:59:25    776s] 
[07/22 12:59:25    776s] Invoking: "/home/install/INNOVUS211/tools.lnx86/ssvtools/bin/64bit/voltus_scheduler -skip_prep -nt 1 -usecellid -session_file ./work/sfe.session -prev_session_file ./work/sfe.session.prev -cmd ./work/voltus_scheduler.cmd -zx /home/install/INNOVUS211/tools.lnx86/ssvtools/bin/64bit/voltus_extractor" ...
[07/22 12:59:25    776s] Extraction option setup as:
[07/22 12:59:25    776s] setenv gray_data NONE
[07/22 12:59:25    776s] setenv enable_cluster_overhang_via false
[07/22 12:59:25    776s] setenv enable_dfm_mask_conflict_shape false
[07/22 12:59:25    776s] Begin Parasitic Extraction
[07/22 12:59:25    776s] Extracting Progress:
[07/22 12:59:25    776s]     0% at 12:59:25 07/22/2025
[07/22 12:59:30    776s]   100% at 12:59:30 07/22/2025
[07/22 12:59:30    776s] Ended Parasitic Extraction: (cpu=0:00:01, real=0:00:05, mem(process/total/peak)=17.08MB/4964.76MB/3259.58MB)
[07/22 12:59:30    776s] 
[07/22 12:59:31    776s] Invoking: "/home/install/INNOVUS211/tools.lnx86/ssvtools/bin/64bit/voltus_rail_smg -cmd ./run1/voltus_rail_smg.VDD.cmd -l ./run1/voltus_rail_smg.VDD.log" ...
[07/22 12:59:31    776s] Begin Merging power grid
[07/22 12:59:31    776s] Tech reference temperature: 25
[07/22 12:59:31    776s] Target temperature: 25
[07/22 12:59:31    776s] 
[07/22 12:59:31    776s] Grid Statistics of Net VDD:
[07/22 12:59:31    776s] - NODE
[07/22 12:59:31    776s]   Total node: 71015
[07/22 12:59:31    776s]     Top Level grid node: 71015
[07/22 12:59:31    776s]       Top level interface node: 13362
[07/22 12:59:31    776s]     Missing interface node: 0
[07/22 12:59:31    776s]     Cell internal node: 0
[07/22 12:59:31    776s] - ELEM
[07/22 12:59:31    776s]   Total element: 76594
[07/22 12:59:31    776s]     Top Level grid element: 76594
[07/22 12:59:31    776s]     Cell internal element: 0
[07/22 12:59:31    776s] - INST
[07/22 12:59:31    776s]   Instance logically connected: 13362
[07/22 12:59:31    776s]     Tech: 13362
[07/22 12:59:31    776s]     StdCell: 0
[07/22 12:59:31    776s]     Macro:
[07/22 12:59:31    776s]       Early: 0
[07/22 12:59:31    776s]       IR: 0
[07/22 12:59:31    776s]       EM: 0
[07/22 12:59:31    776s]     Current Region:  0
[07/22 12:59:31    776s]   Dropped instance due to missing/incomplete cell library: 0
[07/22 12:59:31    776s] - TAP
[07/22 12:59:31    776s]   Total tap: 13362
[07/22 12:59:31    776s] 
[07/22 12:59:31    776s] Ended Merging power grid: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=39.93MB/5035.56MB/3259.58MB)
[07/22 12:59:31    776s] 
[07/22 12:59:31    776s] Begin Preparing Data for Rail Analysis
[07/22 12:59:31    776s]   Power Pin Location File: /home/nielit/Project_Moumita/RTLtoGDSII_5_0/counter_design_database_45nm/physical_design/project.pp
[07/22 12:59:31    776s]   # Voltage Source Added/Total (%): 2/2 (100.00%)
[07/22 12:59:31    776s] 
[07/22 12:59:31    776s]   Power Database: run1/static_VDD.ptiavg
[07/22 12:59:31    776s]   # Current Taps Matched/Total (%): 13362/13362 (100.00%)
[07/22 12:59:31    776s]   # Instances Matched: 13362
[07/22 12:59:31    776s] Ended Preparing Data for Rail Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=111.18MB/5673.90MB/3259.58MB)
[07/22 12:59:31    776s] 
[07/22 12:59:31    776s] 
[07/22 12:59:31    776s] Begin PowerGrid Integrity Analysis
[07/22 12:59:31    776s] Ended PowerGrid Integrity Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=111.18MB/5673.90MB/3259.58MB)
[07/22 12:59:31    776s] 
[07/22 12:59:31    776s] 
[07/22 12:59:31    776s] Begin Steady-State Analysis
[07/22 12:59:31    776s] Ended Steady-State Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=143.50MB/5810.82MB/3259.58MB)
[07/22 12:59:31    776s] 
[07/22 12:59:31    776s] 
[07/22 12:59:31    776s] Begin Report Generation
[07/22 12:59:31    776s] 
[07/22 12:59:31    776s] 
[07/22 12:59:31    776s] Net VDD:
[07/22 12:59:31    776s] 
[07/22 12:59:31    776s] 
[07/22 12:59:31    776s] Begin Preparing Database for Report Generation
[07/22 12:59:32    776s] 
[07/22 12:59:32    776s] Circuit profile:
[07/22 12:59:32    776s]                                                       Current    Voltage
[07/22 12:59:32    776s] Layer Name                       Nodes   Resistors    Sources    Sources
[07/22 12:59:32    776s] ----- --------------------  ----------  ----------  ---------  ---------
[07/22 12:59:32    776s] 0     METAL_11                     126         124          0          0
[07/22 12:59:32    776s] 1     VIA_10                         0         126          0          0
[07/22 12:59:32    776s] 2     METAL_10                    5733        5670          0          2
[07/22 12:59:32    776s] 3     VIA_9                          0        5607          0          0
[07/22 12:59:32    776s] 4     METAL_9                     5607           0          0          0
[07/22 12:59:32    776s] 5     VIA_8                          0        5607          0          0
[07/22 12:59:32    776s] 6     METAL_8                     5607           0          0          0
[07/22 12:59:32    776s] 7     VIA_7                          0        5607          0          0
[07/22 12:59:32    776s] 8     METAL_7                     5607           0          0          0
[07/22 12:59:32    776s] 9     VIA_6                          0        5607          0          0
[07/22 12:59:32    776s] 10    METAL_6                     5607           0          0          0
[07/22 12:59:32    776s] 11    VIA_5                          0        5607          0          0
[07/22 12:59:32    776s] 12    METAL_5                     5607           0          0          0
[07/22 12:59:32    776s] 13    VIA_4                          0        5607          0          0
[07/22 12:59:32    776s] 14    METAL_4                     5607           0          0          0
[07/22 12:59:32    776s] 15    VIA_3                          0        5607          0          0
[07/22 12:59:32    776s] 16    METAL_3                     5607           0          0          0
[07/22 12:59:32    776s] 17    VIA_2                          0        5607          0          0
[07/22 12:59:32    776s] 18    METAL_2                     5607           0          0          0
[07/22 12:59:32    776s] 19    VIA_1                          0        5607          0          0
[07/22 12:59:32    776s] 20    METAL_1                    20300       20211      13021          0
[07/22 12:59:32    776s]                             ----------  ----------  ---------  ---------
[07/22 12:59:32    776s] 21    Circuit total              71016       76594      13021          2
[07/22 12:59:32    776s] Ended Preparing Database for Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=411.17MB/6068.03MB/3259.58MB)
[07/22 12:59:32    776s] 
[07/22 12:59:32    776s] Initializing Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=411.17MB/6068.03MB/3259.58MB)
[07/22 12:59:33    776s] 
[07/22 12:59:33    776s] Begin IR Drop (Linear) Report Generation
[07/22 12:59:33    776s]   Voltage: 0.9
[07/22 12:59:33    776s]   Threshold: 0.81
[07/22 12:59:33    776s]   Minimum, Average, Maximum IR Drop: 0.898V, 0.898V, 0.900V
[07/22 12:59:33    776s]     Range 1(    0.898V  -      0.898V ):     40804 ( 57.46%)
[07/22 12:59:33    776s]     Range 2(    0.898V  -      0.898V ):     11291 ( 15.90%)
[07/22 12:59:33    776s]     Range 3(    0.898V  -      0.899V ):      9587 ( 13.50%)
[07/22 12:59:33    776s]     Range 4(    0.899V  -      0.899V ):      5234 (  7.37%)
[07/22 12:59:33    776s]     Range 5(    0.899V  -      0.899V ):      2292 (  3.23%)
[07/22 12:59:33    776s]     Range 6(    0.899V  -      0.899V ):      1085 (  1.53%)
[07/22 12:59:33    776s]     Range 7(    0.899V  -      0.900V ):       565 (  0.80%)
[07/22 12:59:33    776s]     Range 8(    0.900V  -      0.900V ):       157 (  0.22%)
[07/22 12:59:33    776s]     Layer with maximum IR Drop:  METAL_10
[07/22 12:59:33    776s]       METAL_11: 0.0019653 [0.89793 - 0.8999]
[07/22 12:59:33    776s]       METAL_10: 0.0020759 [0.89792 - 0.9]
[07/22 12:59:33    776s]       METAL_9: 0.0020733 [0.89792 - 0.9]
[07/22 12:59:33    776s]       METAL_8: 0.0020723 [0.89792 - 0.9]
[07/22 12:59:33    776s]       METAL_7: 0.0020481 [0.89792 - 0.89997]
[07/22 12:59:33    776s]       METAL_6: 0.0020238 [0.89792 - 0.89995]
[07/22 12:59:33    776s]       METAL_5: 0.0019995 [0.89792 - 0.89992]
[07/22 12:59:33    776s]       METAL_4: 0.0019752 [0.89792 - 0.8999]
[07/22 12:59:33    776s]       METAL_3: 0.0019509 [0.89792 - 0.89987]
[07/22 12:59:33    776s]       METAL_2: 0.0019267 [0.89792 - 0.89985]
[07/22 12:59:33    776s]       METAL_1: 0.0019026 [0.89792 - 0.89982]
[07/22 12:59:33    776s]   IR Report: ./run1/VDD_25C_avg_14/Reports/VDD/VDD.main.rpt
[07/22 12:59:33    776s]   GIF plot: ./run1/VDD_25C_avg_14/Reports/VDD/ir_linear.gif
[07/22 12:59:33    776s] Ended IR Drop (Linear) Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=461.54MB/6068.03MB/3259.58MB)
[07/22 12:59:33    776s] 
[07/22 12:59:33    776s] 
[07/22 12:59:33    776s] Begin IR Drop (Limit) Report Generation
[07/22 12:59:33    776s]   Voltage: 0.9
[07/22 12:59:33    776s]   Threshold: 0.81
[07/22 12:59:33    776s]   Minimum, Average, Maximum IR Drop: 0.898V, 0.898V, 0.900V
[07/22 12:59:33    776s]     Range 1(    0.810V  -      0.810V ):         0 (  0.00%)
[07/22 12:59:33    776s]     Range 2(    0.810V  -      0.818V ):         0 (  0.00%)
[07/22 12:59:33    776s]     Range 3(    0.818V  -      0.825V ):         0 (  0.00%)
[07/22 12:59:33    776s]     Range 4(    0.825V  -      0.832V ):         0 (  0.00%)
[07/22 12:59:33    776s]     Range 5(    0.832V  -      0.840V ):         0 (  0.00%)
[07/22 12:59:33    776s]     Range 6(    0.840V  -      0.847V ):         0 (  0.00%)
[07/22 12:59:33    776s]     Range 7(    0.847V  -      0.855V ):         0 (  0.00%)
[07/22 12:59:33    776s]     Range 8(    0.855V  -      0.900V ):     71015 (100.00%)
[07/22 12:59:33    776s]     Layer with maximum IR Drop:  METAL_10
[07/22 12:59:33    776s]       METAL_11: 0.0019653 [0.89793 - 0.8999]
[07/22 12:59:33    776s]       METAL_10: 0.0020759 [0.89792 - 0.9]
[07/22 12:59:33    776s]       METAL_9: 0.0020733 [0.89792 - 0.9]
[07/22 12:59:33    776s]       METAL_8: 0.0020723 [0.89792 - 0.9]
[07/22 12:59:33    776s]       METAL_7: 0.0020481 [0.89792 - 0.89997]
[07/22 12:59:33    776s]       METAL_6: 0.0020238 [0.89792 - 0.89995]
[07/22 12:59:33    776s]       METAL_5: 0.0019995 [0.89792 - 0.89992]
[07/22 12:59:33    776s]       METAL_4: 0.0019752 [0.89792 - 0.8999]
[07/22 12:59:33    776s]       METAL_3: 0.0019509 [0.89792 - 0.89987]
[07/22 12:59:33    776s]       METAL_2: 0.0019267 [0.89792 - 0.89985]
[07/22 12:59:33    776s]       METAL_1: 0.0019026 [0.89792 - 0.89982]
[07/22 12:59:33    776s]   IR Report: ./run1/VDD_25C_avg_14/Reports/VDD/VDD.main.rpt
[07/22 12:59:33    776s]   GIF plot: ./run1/VDD_25C_avg_14/Reports/VDD/ir_limit.gif
[07/22 12:59:33    776s] Ended IR Drop (Limit) Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=463.54MB/6068.03MB/3259.58MB)
[07/22 12:59:33    776s] 
[07/22 12:59:33    776s] 
[07/22 12:59:33    776s] Begin Tap Current Report Generation
[07/22 12:59:33    776s]   Minimum, Average, Maximum Tap Current: 11.575pA, 0.147uA, 2.298uA
[07/22 12:59:33    776s]   Total Current: 1.921mA
[07/22 12:59:33    776s]     Range 1(   1.000mA  -     1.000GA ):         0 (  0.00%)
[07/22 12:59:33    776s]     Range 2( 100.000uA  -     1.000mA ):         0 (  0.00%)
[07/22 12:59:33    776s]     Range 3(  10.000uA  -   100.000uA ):         0 (  0.00%)
[07/22 12:59:33    776s]     Range 4(   1.000uA  -    10.000uA ):        64 (  0.49%)
[07/22 12:59:33    776s]     Range 5( 100.000nA  -     1.000uA ):      4310 ( 33.10%)
[07/22 12:59:33    776s]     Range 6(  10.000nA  -   100.000nA ):      8016 ( 61.56%)
[07/22 12:59:33    776s]     Range 7(   1.000nA  -    10.000nA ):       361 (  2.77%)
[07/22 12:59:33    776s]     Range 8(    0.000A  -     1.000nA ):       270 (  2.07%)
[07/22 12:59:33    776s]   GIF plot: ./run1/VDD_25C_avg_14/Reports/VDD/tc.gif
[07/22 12:59:33    776s] Ended Tap Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=463.54MB/6068.03MB/3259.58MB)
[07/22 12:59:33    776s] 
[07/22 12:59:33    776s] 
[07/22 12:59:33    776s] Begin Instance Based IR Drop Report Generation
[07/22 12:59:33    776s]   Minimum, Average, Maximum Instance Based IR Drop: 0.898V, 0.898V, 0.900V
[07/22 12:59:34    776s]     Range 1(    0.810V  -      0.810V ):         0 (  0.00%)
[07/22 12:59:34    776s]     Range 2(    0.810V  -      0.817V ):         0 (  0.00%)
[07/22 12:59:34    776s]     Range 3(    0.817V  -      0.825V ):         0 (  0.00%)
[07/22 12:59:34    776s]     Range 4(    0.825V  -      0.832V ):         0 (  0.00%)
[07/22 12:59:34    776s]     Range 5(    0.832V  -      0.840V ):         0 (  0.00%)
[07/22 12:59:34    776s]     Range 6(    0.840V  -      0.847V ):         0 (  0.00%)
[07/22 12:59:34    776s]     Range 7(    0.847V  -      0.855V ):         0 (  0.00%)
[07/22 12:59:34    776s]     Range 8(    0.855V  -      0.900V ):     13021 (100.00%)
[07/22 12:59:34    776s]   GIF plot: ./run1/VDD_25C_avg_14/Reports/VDD/iv.gif
[07/22 12:59:34    776s] Ended Instance Based IR Drop Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=463.54MB/6068.03MB/3259.58MB)
[07/22 12:59:34    776s] 
[07/22 12:59:34    776s] 
[07/22 12:59:34    776s] Begin Voltage Source Current Report Generation
[07/22 12:59:34    776s]   Minimum, Average, Maximum Voltage Source Current: -1.141mA, -0.960mA, -0.780mA
[07/22 12:59:34    776s]   Total Current: -1.921mA
[07/22 12:59:34    776s]     Range 1(  -1.141mA  -    -1.096mA ):         1 ( 50.00%)
[07/22 12:59:34    776s]     Range 2(  -1.096mA  -    -1.051mA ):         0 (  0.00%)
[07/22 12:59:34    776s]     Range 3(  -1.051mA  -    -1.005mA ):         0 (  0.00%)
[07/22 12:59:34    776s]     Range 4(  -1.005mA  -    -0.960mA ):         0 (  0.00%)
[07/22 12:59:34    776s]     Range 5(  -0.960mA  -    -0.915mA ):         0 (  0.00%)
[07/22 12:59:34    776s]     Range 6(  -0.915mA  -    -0.870mA ):         0 (  0.00%)
[07/22 12:59:34    776s]     Range 7(  -0.870mA  -    -0.825mA ):         0 (  0.00%)
[07/22 12:59:34    776s]     Range 8(  -0.825mA  -    -0.780mA ):         1 ( 50.00%)
[07/22 12:59:34    776s]   GIF plot: ./run1/VDD_25C_avg_14/Reports/VDD/vc.gif
[07/22 12:59:34    776s] Ended Voltage Source Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=465.54MB/6068.03MB/3259.58MB)
[07/22 12:59:34    776s] 
[07/22 12:59:34    776s] 
[07/22 12:59:34    776s] Begin Resistor Current Report Generation
[07/22 12:59:34    776s]   Minimum, Average, Maximum Resistor Current: 0.000A, 3.191uA, 0.760mA
[07/22 12:59:34    776s]     Range 1(   1.000mA  -     1.000GA ):         0 (  0.00%)
[07/22 12:59:34    776s]     Range 2( 100.000uA  -     1.000mA ):       153 (  0.20%)
[07/22 12:59:34    776s]     Range 3(  10.000uA  -   100.000uA ):      5990 (  7.82%)
[07/22 12:59:34    776s]     Range 4(   1.000uA  -    10.000uA ):     18556 ( 24.23%)
[07/22 12:59:34    776s]     Range 5(   0.100uA  -     1.000uA ):     39084 ( 51.03%)
[07/22 12:59:34    776s]     Range 6(  10.000nA  -     0.100uA ):      7311 (  9.55%)
[07/22 12:59:34    776s]     Range 7(   1.000nA  -    10.000nA ):         0 (  0.00%)
[07/22 12:59:34    776s]     Range 8(    0.000A  -     1.000nA ):      5500 (  7.18%)
[07/22 12:59:34    776s]   GIF plot: ./run1/VDD_25C_avg_14/Reports/VDD/rc.gif
[07/22 12:59:34    776s] Ended Resistor Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=574.32MB/6068.03MB/3259.58MB)
[07/22 12:59:34    776s] 
[07/22 12:59:34    776s] 
[07/22 12:59:34    776s] Begin Resistor Voltage Report Generation
[07/22 12:59:34    776s]   Minimum, Average, Maximum Resistor Voltage: 0.000V, 2.295uV, 0.121mV
[07/22 12:59:34    776s]     Range 1(   0.106mV  -     0.121mV ):         4 (  0.01%)
[07/22 12:59:34    776s]     Range 2(  90.525uV  -     0.106mV ):         4 (  0.01%)
[07/22 12:59:34    776s]     Range 3(  75.437uV  -    90.525uV ):        35 (  0.05%)
[07/22 12:59:34    776s]     Range 4(  60.350uV  -    75.437uV ):        53 (  0.07%)
[07/22 12:59:34    776s]     Range 5(  45.262uV  -    60.350uV ):        89 (  0.12%)
[07/22 12:59:34    776s]     Range 6(  30.175uV  -    45.262uV ):       276 (  0.36%)
[07/22 12:59:34    776s]     Range 7(  15.087uV  -    30.175uV ):      1728 (  2.26%)
[07/22 12:59:34    776s]     Range 8(    0.000V  -    15.087uV ):     74405 ( 97.14%)
[07/22 12:59:34    776s]   GIF plot: ./run1/VDD_25C_avg_14/Reports/VDD/rv.gif
[07/22 12:59:34    776s] Ended Resistor Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=578.32MB/6068.03MB/3259.58MB)
[07/22 12:59:34    776s] 
[07/22 12:59:34    776s] 
[07/22 12:59:34    776s] Begin Power Gate I/Idsat Report Generation
[07/22 12:59:34    776s]   No data found.
[07/22 12:59:34    776s] Ended Power Gate I/Idsat Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=578.32MB/6068.03MB/3259.58MB)
[07/22 12:59:34    776s] 
[07/22 12:59:34    776s] 
[07/22 12:59:34    776s] Begin Power Gate Voltage Report Generation
[07/22 12:59:34    776s]   No data found.
[07/22 12:59:34    776s] Ended Power Gate Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=578.32MB/6068.03MB/3259.58MB)
[07/22 12:59:34    776s] 
[07/22 12:59:34    776s] 
[07/22 12:59:34    776s] Begin Voltage Across Vias and Contacts Report Generation
[07/22 12:59:34    776s] Ended Voltage Across Vias and Contacts Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=578.32MB/6068.03MB/3259.58MB)
[07/22 12:59:34    776s] 
[07/22 12:59:34    776s] 
[07/22 12:59:34    776s] Begin Weak Grid Connectivity Report
[07/22 12:59:34    776s] Ended Weak Grid Connectivity Report: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=578.32MB/6068.03MB/3259.58MB)
[07/22 12:59:34    776s] 
[07/22 12:59:34    776s] 
[07/22 12:59:34    776s] Begin Grid Integrity Report Generation
[07/22 12:59:34    776s]   # Missing Cell Power-Grid Views: 0
[07/22 12:59:34    776s]   # Physically Disconnected Instances: 0
[07/22 12:59:34    776s]   # Instances with Floating Power Pins: 0
[07/22 12:59:34    776s]   # Disconnected Wire Segments: 0
[07/22 12:59:34    776s]   # Weakly Connected Metal Segments: 0
[07/22 12:59:34    776s]   # Dropped Voltage Sources: 0
[07/22 12:59:34    776s] Ended Grid Integrity Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=578.32MB/6068.03MB/3259.58MB)
[07/22 12:59:34    776s] 
[07/22 12:59:34    776s] Ended Report Generation: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=578.32MB/6068.03MB/3259.58MB)
[07/22 12:59:34    776s] 
[07/22 12:59:34    776s] 
[07/22 12:59:34    776s] Rail Analysis Statistics:
[07/22 12:59:34    776s] Warning messages:      0
[07/22 12:59:34    776s] Error messages:        0
[07/22 12:59:34    776s] 
[07/22 12:59:34    776s] Rail Analysis completed successfully.
[07/22 12:59:34    776s] 
[07/22 12:59:34    776s] Finished Rail Analysis at 12:59:34 07/22/2025 (cpu=0:00:06, real=0:00:11, peak mem=3255.77MB)
[07/22 12:59:34    776s] Current Innovus resource usage: (total cpu=0:12:33, real=0:43:18, mem=3187.98MB)
[07/22 12:59:34    781s] @innovus 330> set_pg_nets -net VDD -voltage 0.9 -threshold 0.81
[07/22 12:59:34    781s] set_pg_nets -net VDD -voltage 0.9 -threshold 0.81
[07/22 12:59:34    781s] @innovus 331> set_power_data -reset
[07/22 12:59:34    781s] set_power_data -reset
[07/22 12:59:34    781s] @innovus 332> set_power_data -format current -scale 1 run1/static_VDD.ptiavg
[07/22 12:59:34    781s] set_power_data -format current -scale 1 run1/static_VDD.ptiavg
[07/22 12:59:34    781s] @innovus 333> set_power_pads -reset
[07/22 12:59:34    781s] set_power_pads -reset
[07/22 12:59:34    781s] @innovus 334> set_power_pads -net VDD -format xy -file project.pp
[07/22 12:59:34    781s] set_power_pads -net VDD -format xy -file project.pp
[07/22 12:59:34    781s] @innovus 335> set_package -reset
[07/22 12:59:34    781s] set_package -reset
[07/22 12:59:34    781s] @innovus 336> set_package -spice {} -mapping {}
[07/22 12:59:34    781s] set_package -spice_model_file {} -mapping_file {}
[07/22 12:59:34    781s] @innovus 337> set_net_group -reset
[07/22 12:59:34    781s] set_net_group -reset
[07/22 12:59:34    781s] @innovus 338> set_advanced_rail_options -reset
[07/22 12:59:34    781s] set_advanced_rail_options -reset
[07/22 12:59:34    781s] @innovus 339> analyze_rail -type net -results_directory ./run1 VDD
[07/22 12:59:34    781s] report_rail -type net -results_directory ./run1 VDD
[07/22 12:59:40    782s] Started PGV Library Generator at 12:59:34 07/22/2025
[07/22 12:59:40    782s] 
[07/22 12:59:40    782s] ** INFO:  (VOLTUS_LGEN-3599): Library generation settings: 
[07/22 12:59:40    782s] 	Mode: TECH 
[07/22 12:59:40    782s] 	Capacitance: area_cap 
[07/22 12:59:40    782s] 	Current Distribution: estimation 
[07/22 12:59:40    782s] 	Grid Port Definition: LEF 
[07/22 12:59:40    782s] 	Grid Current Sinks: LEF pin 
[07/22 12:59:40    782s] 	Power Gate: no
[07/22 12:59:40    782s] 
[07/22 12:59:40    782s] ** INFO:  (VOLTUS_LGEN-3598): Processing LEF files: 
[07/22 12:59:40    782s] /home/nielit/Project_Moumita/RTLtoGDSII_5_0/counter_design_database_45nm/lef/gsclib045_tech.lef
[07/22 12:59:40    782s] /home/nielit/Project_Moumita/RTLtoGDSII_5_0/counter_design_database_45nm/lef/gsclib045_macro.lef
[07/22 12:59:40    782s] 
[07/22 12:59:40    782s] ** INFO:  (VOLTUS_LGEN-3611): No lef leyarmap specified. Tool has
[07/22 12:59:40    782s] internally generated the mapping between technology layers and lef layers
[07/22 12:59:40    782s] using information in technology file and technology lef. To specify your
[07/22 12:59:40    782s] own layer mapping, use set_pg_library_mode -lef_layermap.
[07/22 12:59:40    782s] 
[07/22 12:59:40    782s]   TECH-LAYER    LEF-LAYER
[07/22 12:59:40    782s]   METAL_1    Metal1
[07/22 12:59:40    782s]   VIA_1    Via1
[07/22 12:59:40    782s]   METAL_2    Metal2
[07/22 12:59:40    782s]   VIA_2    Via2
[07/22 12:59:40    782s]   METAL_3    Metal3
[07/22 12:59:40    782s]   VIA_3    Via3
[07/22 12:59:40    782s]   METAL_4    Metal4
[07/22 12:59:40    782s]   VIA_4    Via4
[07/22 12:59:40    782s]   METAL_5    Metal5
[07/22 12:59:40    782s]   VIA_5    Via5
[07/22 12:59:40    782s]   METAL_6    Metal6
[07/22 12:59:40    782s]   VIA_6    Via6
[07/22 12:59:40    782s]   METAL_7    Metal7
[07/22 12:59:40    782s]   VIA_7    Via7
[07/22 12:59:40    782s]   METAL_8    Metal8
[07/22 12:59:40    782s]   VIA_8    Via8
[07/22 12:59:40    782s]   METAL_9    Metal9
[07/22 12:59:40    782s]   VIA_9    Via9
[07/22 12:59:40    782s]   METAL_10    Metal10
[07/22 12:59:40    782s]   VIA_10    Via10
[07/22 12:59:40    782s]   METAL_11    Metal11
[07/22 12:59:40    782s] 
[07/22 12:59:40    782s] 
[07/22 12:59:40    782s] ** WARN:  (VOLTUS_LGEN-3106): The following cells do not contain any supply
[07/22 12:59:40    782s] pins: , SDFF4RX1, SDFF4RX2
[07/22 12:59:40    782s] 
[07/22 12:59:40    782s] ** INFO:  (VOLTUS_LGEN-3606): 
[07/22 12:59:40    782s] Power Grid View Generation Statistics:
[07/22 12:59:40    782s]         # Total number of cells: 574 
[07/22 12:59:40    782s]         # TECH view created: 574 (100%)
[07/22 12:59:40    782s] 
[07/22 12:59:40    782s] ** WARN:  (VOLTUS_LGEN-3971): The following cells failed to create some of
[07/22 12:59:40    782s] the PGV views:
[07/22 12:59:40    782s]  CELL                      				 REASON                    
[07/22 12:59:40    782s]  ==== 							 ====== 
[07/22 12:59:40    782s]  SDFF4RX1                  				 No PowerPin found in LEF.
[07/22 12:59:40    782s]  
[07/22 12:59:40    782s]  SDFF4RX2                  				 No PowerPin found in LEF.
[07/22 12:59:40    782s]  
[07/22 12:59:40    782s] 
[07/22 12:59:40    782s] Finished PGV Library Generator at 12:59:40 07/22/2025 (cpu=0:00:02, real=0:00:06, peak mem=2671.34MB)
[07/22 12:59:40    782s] Current Innovus resource usage: (total cpu=0:12:41, real=0:43:24, mem=2671.34MB)
[07/22 12:59:40    788s] 
[07/22 12:59:40    788s] Begin ERA Data Preparation
[07/22 12:59:40    788s] All Virtual Vias and Virtual followpins have been skipped. No incremental def would be generated.
[07/22 12:59:40    788s] Ended ERA Data Preparation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2609.66MB/4460.91MB/3259.58MB)
[07/22 12:59:40    788s] 
[07/22 12:59:40    788s] * voltus_rail
[07/22 12:59:40    788s] *	Version v21.15-s076_1 (09/23/2022 08:39:08)
[07/22 12:59:40    788s] *	Copyright 2007 - 2017 Cadence Design Systems, Inc.
[07/22 12:59:40    788s] *
[07/22 12:59:40    788s] *	Run by nielit on Tue Jul 22 12:59:40 2025
[07/22 12:59:40    788s] 
[07/22 12:59:40    788s] *	Executing 64 bit version on host: c7
[07/22 12:59:40    788s] *
[07/22 12:59:40    788s] 
[07/22 12:59:40    788s] 
[07/22 12:59:40    788s] Started Rail Analysis at 12:59:39 07/22/2025
[07/22 12:59:40    788s] 
[07/22 12:59:41    788s] 
[07/22 12:59:41    788s] Multi-CPU Configuration:
[07/22 12:59:41    788s] 	#CPU: 1
[07/22 12:59:41    788s] 	Mode: local
[07/22 12:59:41    788s] 	Host: c7
[07/22 12:59:41    788s] 
[07/22 12:59:41    788s] Analyze Rail Settings:
[07/22 12:59:41    788s] 	Temp directory: /tmp/innovus_temp_29980_c7_nielit_YjTBXi
[07/22 12:59:41    788s] 	Output directory: ./run1
[07/22 12:59:41    788s] 	Run directory: ./run1/VDD_25C_avg_15
[07/22 12:59:41    788s] 
[07/22 12:59:41    788s] 
[07/22 12:59:41    788s] 
[07/22 12:59:41    788s] Running R  extraction for /tmp/innovus_temp_29980_c7_nielit_YjTBXi/eps_out_29980.def.gz ...
[07/22 12:59:41    788s] 
[07/22 12:59:41    788s] Invoking: "/home/install/INNOVUS211/tools.lnx86/ssvtools/bin/64bit/voltus_scheduler   -nt 1   -usecellid  -session_file ./work/sfe.session  -prev_session_file ./work/sfe.session.prev  -cmd ./work/voltus_scheduler.cmd" ...
[07/22 12:59:41    788s] Extraction option setup as:
[07/22 12:59:41    788s] setenv gray_data NONE
[07/22 12:59:41    788s] setenv enable_cluster_overhang_via false
[07/22 12:59:41    788s] setenv enable_dfm_mask_conflict_shape false
[07/22 12:59:41    788s] Begin Preparing Data for Parasitic Extraction
[07/22 12:59:42    788s] Extracting following DFM effects:
[07/22 12:59:42    788s] MetalFill        : n/a
[07/22 12:59:42    788s] WEE Effects      : n/a
[07/22 12:59:42    788s] Erosion Effects  : n/a
[07/22 12:59:42    788s] T/B Enlargements : n/a
[07/22 12:59:42    788s] R(w) Effects     : n/a
[07/22 12:59:42    788s] R(w,s) Effects   : n/a
[07/22 12:59:42    788s] R(sw,st) Effects : n/a
[07/22 12:59:42    788s] TC(w) Effects    : n/a
[07/22 12:59:42    788s] Some effects indicate n/a because of non-availability of relevant input data (or) requested to be off.
[07/22 12:59:42    788s] Ended Preparing Data for Parasitic Extraction: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=39.51MB/5773.19MB/3259.58MB)
[07/22 12:59:42    788s] 
[07/22 12:59:42    788s] Invoking: "/home/install/INNOVUS211/tools.lnx86/ssvtools/bin/64bit/voltus_scheduler -skip_prep -nt 1 -usecellid -session_file ./work/sfe.session -prev_session_file ./work/sfe.session.prev -cmd ./work/voltus_scheduler.cmd -zx /home/install/INNOVUS211/tools.lnx86/ssvtools/bin/64bit/voltus_extractor" ...
[07/22 12:59:42    788s] Extraction option setup as:
[07/22 12:59:42    788s] setenv gray_data NONE
[07/22 12:59:42    788s] setenv enable_cluster_overhang_via false
[07/22 12:59:42    788s] setenv enable_dfm_mask_conflict_shape false
[07/22 12:59:42    788s] Begin Parasitic Extraction
[07/22 12:59:42    788s] Extracting Progress:
[07/22 12:59:42    788s]     0% at 12:59:42 07/22/2025
[07/22 12:59:47    788s]   100% at 12:59:47 07/22/2025
[07/22 12:59:47    788s] Ended Parasitic Extraction: (cpu=0:00:01, real=0:00:05, mem(process/total/peak)=20.16MB/4964.77MB/3259.58MB)
[07/22 12:59:47    788s] 
[07/22 12:59:47    788s] Invoking: "/home/install/INNOVUS211/tools.lnx86/ssvtools/bin/64bit/voltus_rail_smg -cmd ./run1/voltus_rail_smg.VDD.cmd -l ./run1/voltus_rail_smg.VDD.log" ...
[07/22 12:59:47    788s] Begin Merging power grid
[07/22 12:59:47    788s] Tech reference temperature: 25
[07/22 12:59:47    788s] Target temperature: 25
[07/22 12:59:47    788s] 
[07/22 12:59:47    788s] Grid Statistics of Net VDD:
[07/22 12:59:47    788s] - NODE
[07/22 12:59:47    788s]   Total node: 71015
[07/22 12:59:47    788s]     Top Level grid node: 71015
[07/22 12:59:47    788s]       Top level interface node: 13362
[07/22 12:59:47    788s]     Missing interface node: 0
[07/22 12:59:47    788s]     Cell internal node: 0
[07/22 12:59:47    788s] - ELEM
[07/22 12:59:47    788s]   Total element: 76594
[07/22 12:59:47    788s]     Top Level grid element: 76594
[07/22 12:59:47    788s]     Cell internal element: 0
[07/22 12:59:47    788s] - INST
[07/22 12:59:47    788s]   Instance logically connected: 13362
[07/22 12:59:47    788s]     Tech: 13362
[07/22 12:59:47    788s]     StdCell: 0
[07/22 12:59:47    788s]     Macro:
[07/22 12:59:47    788s]       Early: 0
[07/22 12:59:47    788s]       IR: 0
[07/22 12:59:47    788s]       EM: 0
[07/22 12:59:47    788s]     Current Region:  0
[07/22 12:59:47    788s]   Dropped instance due to missing/incomplete cell library: 0
[07/22 12:59:47    788s] - TAP
[07/22 12:59:47    788s]   Total tap: 13362
[07/22 12:59:47    788s] 
[07/22 12:59:47    788s] Ended Merging power grid: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=42.36MB/5035.57MB/3259.58MB)
[07/22 12:59:47    788s] 
[07/22 12:59:47    788s] Begin Preparing Data for Rail Analysis
[07/22 12:59:48    788s]   Power Pin Location File: /home/nielit/Project_Moumita/RTLtoGDSII_5_0/counter_design_database_45nm/physical_design/project.pp
[07/22 12:59:48    788s]   # Voltage Source Added/Total (%): 2/2 (100.00%)
[07/22 12:59:48    788s] 
[07/22 12:59:48    788s]   Power Database: run1/static_VDD.ptiavg
[07/22 12:59:48    788s]   # Current Taps Matched/Total (%): 13362/13362 (100.00%)
[07/22 12:59:48    788s]   # Instances Matched: 13362
[07/22 12:59:48    788s] Ended Preparing Data for Rail Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=109.73MB/5673.90MB/3259.58MB)
[07/22 12:59:48    788s] 
[07/22 12:59:48    788s] 
[07/22 12:59:48    788s] Begin PowerGrid Integrity Analysis
[07/22 12:59:48    788s] Ended PowerGrid Integrity Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=109.73MB/5673.90MB/3259.58MB)
[07/22 12:59:48    788s] 
[07/22 12:59:48    788s] 
[07/22 12:59:48    788s] Begin Steady-State Analysis
[07/22 12:59:48    788s] Ended Steady-State Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=141.99MB/5810.82MB/3259.58MB)
[07/22 12:59:48    788s] 
[07/22 12:59:48    788s] 
[07/22 12:59:48    788s] Begin Report Generation
[07/22 12:59:48    788s] 
[07/22 12:59:48    788s] 
[07/22 12:59:48    788s] Net VDD:
[07/22 12:59:48    788s] 
[07/22 12:59:48    788s] 
[07/22 12:59:48    788s] Begin Preparing Database for Report Generation
[07/22 12:59:48    788s] 
[07/22 12:59:48    788s] Circuit profile:
[07/22 12:59:48    788s]                                                       Current    Voltage
[07/22 12:59:48    788s] Layer Name                       Nodes   Resistors    Sources    Sources
[07/22 12:59:48    788s] ----- --------------------  ----------  ----------  ---------  ---------
[07/22 12:59:48    788s] 0     METAL_11                     126         124          0          0
[07/22 12:59:48    788s] 1     VIA_10                         0         126          0          0
[07/22 12:59:48    788s] 2     METAL_10                    5733        5670          0          2
[07/22 12:59:48    788s] 3     VIA_9                          0        5607          0          0
[07/22 12:59:48    788s] 4     METAL_9                     5607           0          0          0
[07/22 12:59:48    788s] 5     VIA_8                          0        5607          0          0
[07/22 12:59:48    788s] 6     METAL_8                     5607           0          0          0
[07/22 12:59:48    788s] 7     VIA_7                          0        5607          0          0
[07/22 12:59:48    788s] 8     METAL_7                     5607           0          0          0
[07/22 12:59:48    788s] 9     VIA_6                          0        5607          0          0
[07/22 12:59:48    788s] 10    METAL_6                     5607           0          0          0
[07/22 12:59:48    788s] 11    VIA_5                          0        5607          0          0
[07/22 12:59:48    788s] 12    METAL_5                     5607           0          0          0
[07/22 12:59:48    788s] 13    VIA_4                          0        5607          0          0
[07/22 12:59:48    788s] 14    METAL_4                     5607           0          0          0
[07/22 12:59:48    788s] 15    VIA_3                          0        5607          0          0
[07/22 12:59:48    788s] 16    METAL_3                     5607           0          0          0
[07/22 12:59:48    788s] 17    VIA_2                          0        5607          0          0
[07/22 12:59:48    788s] 18    METAL_2                     5607           0          0          0
[07/22 12:59:48    788s] 19    VIA_1                          0        5607          0          0
[07/22 12:59:48    788s] 20    METAL_1                    20300       20211      13021          0
[07/22 12:59:48    788s]                             ----------  ----------  ---------  ---------
[07/22 12:59:48    788s] 21    Circuit total              71016       76594      13021          2
[07/22 12:59:48    788s] Ended Preparing Database for Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=411.73MB/6068.03MB/3259.58MB)
[07/22 12:59:48    788s] 
[07/22 12:59:48    788s] Initializing Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=411.73MB/6068.03MB/3259.58MB)
[07/22 12:59:50    788s] 
[07/22 12:59:50    788s] Begin IR Drop (Linear) Report Generation
[07/22 12:59:50    788s]   Voltage: 0.9
[07/22 12:59:50    788s]   Threshold: 0.81
[07/22 12:59:50    788s]   Minimum, Average, Maximum IR Drop: 0.898V, 0.898V, 0.900V
[07/22 12:59:50    788s]     Range 1(    0.898V  -      0.898V ):     40804 ( 57.46%)
[07/22 12:59:50    788s]     Range 2(    0.898V  -      0.898V ):     11291 ( 15.90%)
[07/22 12:59:50    788s]     Range 3(    0.898V  -      0.899V ):      9587 ( 13.50%)
[07/22 12:59:50    788s]     Range 4(    0.899V  -      0.899V ):      5234 (  7.37%)
[07/22 12:59:50    788s]     Range 5(    0.899V  -      0.899V ):      2292 (  3.23%)
[07/22 12:59:50    788s]     Range 6(    0.899V  -      0.899V ):      1085 (  1.53%)
[07/22 12:59:50    788s]     Range 7(    0.899V  -      0.900V ):       565 (  0.80%)
[07/22 12:59:50    788s]     Range 8(    0.900V  -      0.900V ):       157 (  0.22%)
[07/22 12:59:50    788s]     Layer with maximum IR Drop:  METAL_10
[07/22 12:59:50    788s]       METAL_11: 0.0019653 [0.89793 - 0.8999]
[07/22 12:59:50    788s]       METAL_10: 0.0020759 [0.89792 - 0.9]
[07/22 12:59:50    788s]       METAL_9: 0.0020733 [0.89792 - 0.9]
[07/22 12:59:50    788s]       METAL_8: 0.0020723 [0.89792 - 0.9]
[07/22 12:59:50    788s]       METAL_7: 0.0020481 [0.89792 - 0.89997]
[07/22 12:59:50    788s]       METAL_6: 0.0020238 [0.89792 - 0.89995]
[07/22 12:59:50    788s]       METAL_5: 0.0019995 [0.89792 - 0.89992]
[07/22 12:59:50    788s]       METAL_4: 0.0019752 [0.89792 - 0.8999]
[07/22 12:59:50    788s]       METAL_3: 0.0019509 [0.89792 - 0.89987]
[07/22 12:59:50    788s]       METAL_2: 0.0019267 [0.89792 - 0.89985]
[07/22 12:59:50    788s]       METAL_1: 0.0019026 [0.89792 - 0.89982]
[07/22 12:59:50    788s]   IR Report: ./run1/VDD_25C_avg_15/Reports/VDD/VDD.main.rpt
[07/22 12:59:50    788s]   GIF plot: ./run1/VDD_25C_avg_15/Reports/VDD/ir_linear.gif
[07/22 12:59:50    788s] Ended IR Drop (Linear) Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=459.73MB/6068.03MB/3259.58MB)
[07/22 12:59:50    788s] 
[07/22 12:59:50    788s] 
[07/22 12:59:50    788s] Begin IR Drop (Limit) Report Generation
[07/22 12:59:50    788s]   Voltage: 0.9
[07/22 12:59:50    788s]   Threshold: 0.81
[07/22 12:59:50    788s]   Minimum, Average, Maximum IR Drop: 0.898V, 0.898V, 0.900V
[07/22 12:59:50    788s]     Range 1(    0.810V  -      0.810V ):         0 (  0.00%)
[07/22 12:59:50    788s]     Range 2(    0.810V  -      0.818V ):         0 (  0.00%)
[07/22 12:59:50    788s]     Range 3(    0.818V  -      0.825V ):         0 (  0.00%)
[07/22 12:59:50    788s]     Range 4(    0.825V  -      0.832V ):         0 (  0.00%)
[07/22 12:59:50    788s]     Range 5(    0.832V  -      0.840V ):         0 (  0.00%)
[07/22 12:59:50    788s]     Range 6(    0.840V  -      0.847V ):         0 (  0.00%)
[07/22 12:59:50    788s]     Range 7(    0.847V  -      0.855V ):         0 (  0.00%)
[07/22 12:59:50    788s]     Range 8(    0.855V  -      0.900V ):     71015 (100.00%)
[07/22 12:59:50    788s]     Layer with maximum IR Drop:  METAL_10
[07/22 12:59:50    788s]       METAL_11: 0.0019653 [0.89793 - 0.8999]
[07/22 12:59:50    788s]       METAL_10: 0.0020759 [0.89792 - 0.9]
[07/22 12:59:50    788s]       METAL_9: 0.0020733 [0.89792 - 0.9]
[07/22 12:59:50    788s]       METAL_8: 0.0020723 [0.89792 - 0.9]
[07/22 12:59:50    788s]       METAL_7: 0.0020481 [0.89792 - 0.89997]
[07/22 12:59:50    788s]       METAL_6: 0.0020238 [0.89792 - 0.89995]
[07/22 12:59:50    788s]       METAL_5: 0.0019995 [0.89792 - 0.89992]
[07/22 12:59:50    788s]       METAL_4: 0.0019752 [0.89792 - 0.8999]
[07/22 12:59:50    788s]       METAL_3: 0.0019509 [0.89792 - 0.89987]
[07/22 12:59:50    788s]       METAL_2: 0.0019267 [0.89792 - 0.89985]
[07/22 12:59:50    788s]       METAL_1: 0.0019026 [0.89792 - 0.89982]
[07/22 12:59:50    788s]   IR Report: ./run1/VDD_25C_avg_15/Reports/VDD/VDD.main.rpt
[07/22 12:59:50    788s]   GIF plot: ./run1/VDD_25C_avg_15/Reports/VDD/ir_limit.gif
[07/22 12:59:50    788s] Ended IR Drop (Limit) Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=461.73MB/6068.03MB/3259.58MB)
[07/22 12:59:50    788s] 
[07/22 12:59:50    788s] 
[07/22 12:59:50    788s] Begin Tap Current Report Generation
[07/22 12:59:50    788s]   Minimum, Average, Maximum Tap Current: 11.575pA, 0.147uA, 2.298uA
[07/22 12:59:50    788s]   Total Current: 1.921mA
[07/22 12:59:50    788s]     Range 1(   1.000mA  -     1.000GA ):         0 (  0.00%)
[07/22 12:59:50    788s]     Range 2( 100.000uA  -     1.000mA ):         0 (  0.00%)
[07/22 12:59:50    788s]     Range 3(  10.000uA  -   100.000uA ):         0 (  0.00%)
[07/22 12:59:50    788s]     Range 4(   1.000uA  -    10.000uA ):        64 (  0.49%)
[07/22 12:59:50    788s]     Range 5( 100.000nA  -     1.000uA ):      4310 ( 33.10%)
[07/22 12:59:50    788s]     Range 6(  10.000nA  -   100.000nA ):      8016 ( 61.56%)
[07/22 12:59:50    788s]     Range 7(   1.000nA  -    10.000nA ):       361 (  2.77%)
[07/22 12:59:50    788s]     Range 8(    0.000A  -     1.000nA ):       270 (  2.07%)
[07/22 12:59:50    788s]   GIF plot: ./run1/VDD_25C_avg_15/Reports/VDD/tc.gif
[07/22 12:59:50    788s] Ended Tap Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=461.73MB/6068.03MB/3259.58MB)
[07/22 12:59:50    788s] 
[07/22 12:59:50    788s] 
[07/22 12:59:50    788s] Begin Instance Based IR Drop Report Generation
[07/22 12:59:50    788s]   Minimum, Average, Maximum Instance Based IR Drop: 0.898V, 0.898V, 0.900V
[07/22 12:59:50    788s]     Range 1(    0.810V  -      0.810V ):         0 (  0.00%)
[07/22 12:59:50    788s]     Range 2(    0.810V  -      0.817V ):         0 (  0.00%)
[07/22 12:59:50    788s]     Range 3(    0.817V  -      0.825V ):         0 (  0.00%)
[07/22 12:59:50    788s]     Range 4(    0.825V  -      0.832V ):         0 (  0.00%)
[07/22 12:59:50    788s]     Range 5(    0.832V  -      0.840V ):         0 (  0.00%)
[07/22 12:59:50    788s]     Range 6(    0.840V  -      0.847V ):         0 (  0.00%)
[07/22 12:59:50    788s]     Range 7(    0.847V  -      0.855V ):         0 (  0.00%)
[07/22 12:59:50    788s]     Range 8(    0.855V  -      0.900V ):     13021 (100.00%)
[07/22 12:59:50    788s]   GIF plot: ./run1/VDD_25C_avg_15/Reports/VDD/iv.gif
[07/22 12:59:50    788s] Ended Instance Based IR Drop Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=462.28MB/6068.03MB/3259.58MB)
[07/22 12:59:50    788s] 
[07/22 12:59:50    788s] 
[07/22 12:59:50    788s] Begin Voltage Source Current Report Generation
[07/22 12:59:50    788s]   Minimum, Average, Maximum Voltage Source Current: -1.141mA, -0.960mA, -0.780mA
[07/22 12:59:50    788s]   Total Current: -1.921mA
[07/22 12:59:50    788s]     Range 1(  -1.141mA  -    -1.096mA ):         1 ( 50.00%)
[07/22 12:59:50    788s]     Range 2(  -1.096mA  -    -1.051mA ):         0 (  0.00%)
[07/22 12:59:50    788s]     Range 3(  -1.051mA  -    -1.005mA ):         0 (  0.00%)
[07/22 12:59:50    788s]     Range 4(  -1.005mA  -    -0.960mA ):         0 (  0.00%)
[07/22 12:59:50    788s]     Range 5(  -0.960mA  -    -0.915mA ):         0 (  0.00%)
[07/22 12:59:50    788s]     Range 6(  -0.915mA  -    -0.870mA ):         0 (  0.00%)
[07/22 12:59:50    788s]     Range 7(  -0.870mA  -    -0.825mA ):         0 (  0.00%)
[07/22 12:59:50    788s]     Range 8(  -0.825mA  -    -0.780mA ):         1 ( 50.00%)
[07/22 12:59:50    788s]   GIF plot: ./run1/VDD_25C_avg_15/Reports/VDD/vc.gif
[07/22 12:59:50    788s] Ended Voltage Source Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=464.28MB/6068.03MB/3259.58MB)
[07/22 12:59:50    788s] 
[07/22 12:59:50    788s] 
[07/22 12:59:50    788s] Begin Resistor Current Report Generation
[07/22 12:59:50    788s]   Minimum, Average, Maximum Resistor Current: 0.000A, 3.191uA, 0.760mA
[07/22 12:59:50    788s]     Range 1(   1.000mA  -     1.000GA ):         0 (  0.00%)
[07/22 12:59:50    788s]     Range 2( 100.000uA  -     1.000mA ):       153 (  0.20%)
[07/22 12:59:50    788s]     Range 3(  10.000uA  -   100.000uA ):      5990 (  7.82%)
[07/22 12:59:50    788s]     Range 4(   1.000uA  -    10.000uA ):     18556 ( 24.23%)
[07/22 12:59:50    788s]     Range 5(   0.100uA  -     1.000uA ):     39084 ( 51.03%)
[07/22 12:59:50    788s]     Range 6(  10.000nA  -     0.100uA ):      7311 (  9.55%)
[07/22 12:59:50    788s]     Range 7(   1.000nA  -    10.000nA ):         0 (  0.00%)
[07/22 12:59:50    788s]     Range 8(    0.000A  -     1.000nA ):      5500 (  7.18%)
[07/22 12:59:50    788s]   GIF plot: ./run1/VDD_25C_avg_15/Reports/VDD/rc.gif
[07/22 12:59:51    788s] Ended Resistor Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=572.28MB/6068.03MB/3259.58MB)
[07/22 12:59:51    788s] 
[07/22 12:59:51    788s] 
[07/22 12:59:51    788s] Begin Resistor Voltage Report Generation
[07/22 12:59:51    788s]   Minimum, Average, Maximum Resistor Voltage: 0.000V, 2.295uV, 0.121mV
[07/22 12:59:51    788s]     Range 1(   0.106mV  -     0.121mV ):         4 (  0.01%)
[07/22 12:59:51    788s]     Range 2(  90.525uV  -     0.106mV ):         4 (  0.01%)
[07/22 12:59:51    788s]     Range 3(  75.437uV  -    90.525uV ):        35 (  0.05%)
[07/22 12:59:51    788s]     Range 4(  60.350uV  -    75.437uV ):        53 (  0.07%)
[07/22 12:59:51    788s]     Range 5(  45.262uV  -    60.350uV ):        89 (  0.12%)
[07/22 12:59:51    788s]     Range 6(  30.175uV  -    45.262uV ):       276 (  0.36%)
[07/22 12:59:51    788s]     Range 7(  15.087uV  -    30.175uV ):      1728 (  2.26%)
[07/22 12:59:51    788s]     Range 8(    0.000V  -    15.087uV ):     74405 ( 97.14%)
[07/22 12:59:51    788s]   GIF plot: ./run1/VDD_25C_avg_15/Reports/VDD/rv.gif
[07/22 12:59:51    788s] Ended Resistor Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=574.28MB/6068.03MB/3259.58MB)
[07/22 12:59:51    788s] 
[07/22 12:59:51    788s] 
[07/22 12:59:51    788s] Begin Power Gate I/Idsat Report Generation
[07/22 12:59:51    788s]   No data found.
[07/22 12:59:51    788s] Ended Power Gate I/Idsat Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=574.28MB/6068.03MB/3259.58MB)
[07/22 12:59:51    788s] 
[07/22 12:59:51    788s] 
[07/22 12:59:51    788s] Begin Power Gate Voltage Report Generation
[07/22 12:59:51    788s]   No data found.
[07/22 12:59:51    788s] Ended Power Gate Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=574.28MB/6068.03MB/3259.58MB)
[07/22 12:59:51    788s] 
[07/22 12:59:51    788s] 
[07/22 12:59:51    788s] Begin Voltage Across Vias and Contacts Report Generation
[07/22 12:59:51    788s] Ended Voltage Across Vias and Contacts Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=574.28MB/6068.03MB/3259.58MB)
[07/22 12:59:51    788s] 
[07/22 12:59:51    788s] 
[07/22 12:59:51    788s] Begin Weak Grid Connectivity Report
[07/22 12:59:51    788s] Ended Weak Grid Connectivity Report: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=574.28MB/6068.03MB/3259.58MB)
[07/22 12:59:51    788s] 
[07/22 12:59:51    788s] 
[07/22 12:59:51    788s] Begin Grid Integrity Report Generation
[07/22 12:59:51    788s]   # Missing Cell Power-Grid Views: 0
[07/22 12:59:51    788s]   # Physically Disconnected Instances: 0
[07/22 12:59:51    788s]   # Instances with Floating Power Pins: 0
[07/22 12:59:51    788s]   # Disconnected Wire Segments: 0
[07/22 12:59:51    788s]   # Weakly Connected Metal Segments: 0
[07/22 12:59:51    788s]   # Dropped Voltage Sources: 0
[07/22 12:59:51    788s] Ended Grid Integrity Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=574.28MB/6068.03MB/3259.58MB)
[07/22 12:59:51    788s] 
[07/22 12:59:51    788s] Ended Report Generation: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=574.28MB/6068.03MB/3259.58MB)
[07/22 12:59:51    788s] 
[07/22 12:59:51    788s] 
[07/22 12:59:51    788s] Rail Analysis Statistics:
[07/22 12:59:51    788s] Warning messages:      0
[07/22 12:59:51    788s] Error messages:        0
[07/22 12:59:51    788s] 
[07/22 12:59:51    788s] Rail Analysis completed successfully.
[07/22 12:59:51    788s] 
[07/22 12:59:51    788s] Finished Rail Analysis at 12:59:51 07/22/2025 (cpu=0:00:06, real=0:00:12, peak mem=3257.87MB)
[07/22 12:59:51    788s] Current Innovus resource usage: (total cpu=0:12:43, real=0:43:35, mem=3184.63MB)
[07/22 12:59:51    794s] @innovus 340> set_pg_nets -net VDD -voltage 0.9 -threshold 0.81
[07/22 12:59:51    794s] set_pg_nets -net VDD -voltage 0.9 -threshold 0.81
[07/22 12:59:51    794s] @innovus 341> set_power_data -reset
[07/22 12:59:51    794s] set_power_data -reset
[07/22 12:59:51    794s] @innovus 342> set_power_data -format current -scale 1 run1/static_VDD.ptiavg
[07/22 12:59:51    794s] set_power_data -format current -scale 1 run1/static_VDD.ptiavg
[07/22 12:59:51    794s] @innovus 343> set_power_pads -reset
[07/22 12:59:51    794s] set_power_pads -reset
[07/22 12:59:51    794s] @innovus 344> set_power_pads -net VDD -format xy -file project.pp
[07/22 12:59:51    794s] set_power_pads -net VDD -format xy -file project.pp
[07/22 12:59:51    794s] @innovus 345> set_package -reset
[07/22 12:59:51    794s] set_package -reset
[07/22 12:59:51    794s] @innovus 346> set_package -spice {} -mapping {}
[07/22 12:59:51    794s] set_package -spice_model_file {} -mapping_file {}
[07/22 12:59:51    794s] @innovus 347> set_net_group -reset
[07/22 12:59:51    794s] set_net_group -reset
[07/22 12:59:51    794s] @innovus 348> set_advanced_rail_options -reset
[07/22 12:59:51    794s] set_advanced_rail_options -reset
[07/22 12:59:51    794s] @innovus 349> analyze_rail -type net -results_directory ./run1 VDD
[07/22 12:59:51    794s] report_rail -type net -results_directory ./run1 VDD
[07/22 12:59:57    794s] Started PGV Library Generator at 12:59:49 07/22/2025
[07/22 12:59:57    794s] 
[07/22 12:59:57    794s] ** INFO:  (VOLTUS_LGEN-3599): Library generation settings: 
[07/22 12:59:57    794s] 	Mode: TECH 
[07/22 12:59:57    794s] 	Capacitance: area_cap 
[07/22 12:59:57    794s] 	Current Distribution: estimation 
[07/22 12:59:57    794s] 	Grid Port Definition: LEF 
[07/22 12:59:57    794s] 	Grid Current Sinks: LEF pin 
[07/22 12:59:57    794s] 	Power Gate: no
[07/22 12:59:57    794s] 
[07/22 12:59:57    794s] ** INFO:  (VOLTUS_LGEN-3598): Processing LEF files: 
[07/22 12:59:57    794s] /home/nielit/Project_Moumita/RTLtoGDSII_5_0/counter_design_database_45nm/lef/gsclib045_tech.lef
[07/22 12:59:57    794s] /home/nielit/Project_Moumita/RTLtoGDSII_5_0/counter_design_database_45nm/lef/gsclib045_macro.lef
[07/22 12:59:57    794s] 
[07/22 12:59:57    794s] ** INFO:  (VOLTUS_LGEN-3611): No lef leyarmap specified. Tool has
[07/22 12:59:57    794s] internally generated the mapping between technology layers and lef layers
[07/22 12:59:57    794s] using information in technology file and technology lef. To specify your
[07/22 12:59:57    794s] own layer mapping, use set_pg_library_mode -lef_layermap.
[07/22 12:59:57    794s] 
[07/22 12:59:57    794s]   TECH-LAYER    LEF-LAYER
[07/22 12:59:57    794s]   METAL_1    Metal1
[07/22 12:59:57    794s]   VIA_1    Via1
[07/22 12:59:57    794s]   METAL_2    Metal2
[07/22 12:59:57    794s]   VIA_2    Via2
[07/22 12:59:57    794s]   METAL_3    Metal3
[07/22 12:59:57    794s]   VIA_3    Via3
[07/22 12:59:57    794s]   METAL_4    Metal4
[07/22 12:59:57    794s]   VIA_4    Via4
[07/22 12:59:57    794s]   METAL_5    Metal5
[07/22 12:59:57    794s]   VIA_5    Via5
[07/22 12:59:57    794s]   METAL_6    Metal6
[07/22 12:59:57    794s]   VIA_6    Via6
[07/22 12:59:57    794s]   METAL_7    Metal7
[07/22 12:59:57    794s]   VIA_7    Via7
[07/22 12:59:57    794s]   METAL_8    Metal8
[07/22 12:59:57    794s]   VIA_8    Via8
[07/22 12:59:57    794s]   METAL_9    Metal9
[07/22 12:59:57    794s]   VIA_9    Via9
[07/22 12:59:57    794s]   METAL_10    Metal10
[07/22 12:59:57    794s]   VIA_10    Via10
[07/22 12:59:57    794s]   METAL_11    Metal11
[07/22 12:59:57    794s] 
[07/22 12:59:57    794s] 
[07/22 12:59:57    794s] ** WARN:  (VOLTUS_LGEN-3106): The following cells do not contain any supply
[07/22 12:59:57    794s] pins: , SDFF4RX1, SDFF4RX2
[07/22 12:59:57    794s] 
[07/22 12:59:57    794s] ** INFO:  (VOLTUS_LGEN-3606): 
[07/22 12:59:57    794s] Power Grid View Generation Statistics:
[07/22 12:59:57    794s]         # Total number of cells: 574 
[07/22 12:59:57    794s]         # TECH view created: 574 (100%)
[07/22 12:59:57    794s] 
[07/22 12:59:57    794s] ** WARN:  (VOLTUS_LGEN-3971): The following cells failed to create some of
[07/22 12:59:57    794s] the PGV views:
[07/22 12:59:57    794s]  CELL                      				 REASON                    
[07/22 12:59:57    794s]  ==== 							 ====== 
[07/22 12:59:57    794s]  SDFF4RX1                  				 No PowerPin found in LEF.
[07/22 12:59:57    794s]  
[07/22 12:59:57    794s]  SDFF4RX2                  				 No PowerPin found in LEF.
[07/22 12:59:57    794s]  
[07/22 12:59:57    794s] 
[07/22 12:59:57    794s] Finished PGV Library Generator at 12:59:57 07/22/2025 (cpu=0:00:02, real=0:00:08, peak mem=2671.38MB)
[07/22 12:59:57    794s] Current Innovus resource usage: (total cpu=0:12:49, real=0:43:41, mem=2671.38MB)
[07/22 12:59:57    801s] 
[07/22 12:59:57    801s] Begin ERA Data Preparation
[07/22 12:59:57    801s] All Virtual Vias and Virtual followpins have been skipped. No incremental def would be generated.
[07/22 12:59:57    801s] Ended ERA Data Preparation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2609.82MB/4460.91MB/3259.58MB)
[07/22 12:59:57    801s] 
[07/22 12:59:57    801s] * voltus_rail
[07/22 12:59:57    801s] *	Version v21.15-s076_1 (09/23/2022 08:39:08)
[07/22 12:59:57    801s] *	Copyright 2007 - 2017 Cadence Design Systems, Inc.
[07/22 12:59:57    801s] *
[07/22 12:59:57    801s] *	Run by nielit on Tue Jul 22 12:59:57 2025
[07/22 12:59:57    801s] 
[07/22 12:59:57    801s] *	Executing 64 bit version on host: c7
[07/22 12:59:57    801s] *
[07/22 12:59:57    801s] 
[07/22 12:59:57    801s] 
[07/22 12:59:57    801s] Started Rail Analysis at 12:59:56 07/22/2025
[07/22 12:59:57    801s] 
[07/22 12:59:57    801s] 
[07/22 12:59:57    801s] Multi-CPU Configuration:
[07/22 12:59:57    801s] 	#CPU: 1
[07/22 12:59:57    801s] 	Mode: local
[07/22 12:59:57    801s] 	Host: c7
[07/22 12:59:57    801s] 
[07/22 12:59:57    801s] Analyze Rail Settings:
[07/22 12:59:57    801s] 	Temp directory: /tmp/innovus_temp_29980_c7_nielit_YjTBXi
[07/22 12:59:57    801s] 	Output directory: ./run1
[07/22 12:59:57    801s] 	Run directory: ./run1/VDD_25C_avg_16
[07/22 12:59:57    801s] 
[07/22 12:59:57    801s] 
[07/22 12:59:57    801s] 
[07/22 12:59:57    801s] Running R  extraction for /tmp/innovus_temp_29980_c7_nielit_YjTBXi/eps_out_29980.def.gz ...
[07/22 12:59:57    801s] 
[07/22 12:59:57    801s] Invoking: "/home/install/INNOVUS211/tools.lnx86/ssvtools/bin/64bit/voltus_scheduler   -nt 1   -usecellid  -session_file ./work/sfe.session  -prev_session_file ./work/sfe.session.prev  -cmd ./work/voltus_scheduler.cmd" ...
[07/22 12:59:57    801s] Extraction option setup as:
[07/22 12:59:57    801s] setenv gray_data NONE
[07/22 12:59:57    801s] setenv enable_cluster_overhang_via false
[07/22 12:59:57    801s] setenv enable_dfm_mask_conflict_shape false
[07/22 12:59:57    801s] Begin Preparing Data for Parasitic Extraction
[07/22 12:59:58    801s] Extracting following DFM effects:
[07/22 12:59:58    801s] MetalFill        : n/a
[07/22 12:59:58    801s] WEE Effects      : n/a
[07/22 12:59:58    801s] Erosion Effects  : n/a
[07/22 12:59:58    801s] T/B Enlargements : n/a
[07/22 12:59:58    801s] R(w) Effects     : n/a
[07/22 12:59:58    801s] R(w,s) Effects   : n/a
[07/22 12:59:58    801s] R(sw,st) Effects : n/a
[07/22 12:59:58    801s] TC(w) Effects    : n/a
[07/22 12:59:58    801s] Some effects indicate n/a because of non-availability of relevant input data (or) requested to be off.
[07/22 12:59:58    801s] Ended Preparing Data for Parasitic Extraction: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=38.99MB/5773.18MB/3259.58MB)
[07/22 12:59:58    801s] 
[07/22 12:59:58    801s] Invoking: "/home/install/INNOVUS211/tools.lnx86/ssvtools/bin/64bit/voltus_scheduler -skip_prep -nt 1 -usecellid -session_file ./work/sfe.session -prev_session_file ./work/sfe.session.prev -cmd ./work/voltus_scheduler.cmd -zx /home/install/INNOVUS211/tools.lnx86/ssvtools/bin/64bit/voltus_extractor" ...
[07/22 12:59:58    801s] Extraction option setup as:
[07/22 12:59:58    801s] setenv gray_data NONE
[07/22 12:59:58    801s] setenv enable_cluster_overhang_via false
[07/22 12:59:58    801s] setenv enable_dfm_mask_conflict_shape false
[07/22 12:59:58    801s] Begin Parasitic Extraction
[07/22 12:59:58    801s] Extracting Progress:
[07/22 12:59:58    801s]     0% at 12:59:58 07/22/2025
[07/22 13:00:04    801s]   100% at 13:00:04 07/22/2025
[07/22 13:00:04    801s] Ended Parasitic Extraction: (cpu=0:00:01, real=0:00:05, mem(process/total/peak)=20.20MB/4964.76MB/3259.58MB)
[07/22 13:00:04    801s] 
[07/22 13:00:04    801s] Invoking: "/home/install/INNOVUS211/tools.lnx86/ssvtools/bin/64bit/voltus_rail_smg -cmd ./run1/voltus_rail_smg.VDD.cmd -l ./run1/voltus_rail_smg.VDD.log" ...
[07/22 13:00:04    801s] Begin Merging power grid
[07/22 13:00:04    801s] Tech reference temperature: 25
[07/22 13:00:04    801s] Target temperature: 25
[07/22 13:00:04    801s] 
[07/22 13:00:04    801s] Grid Statistics of Net VDD:
[07/22 13:00:04    801s] - NODE
[07/22 13:00:04    801s]   Total node: 71015
[07/22 13:00:04    801s]     Top Level grid node: 71015
[07/22 13:00:04    801s]       Top level interface node: 13362
[07/22 13:00:04    801s]     Missing interface node: 0
[07/22 13:00:04    801s]     Cell internal node: 0
[07/22 13:00:04    801s] - ELEM
[07/22 13:00:04    801s]   Total element: 76594
[07/22 13:00:04    801s]     Top Level grid element: 76594
[07/22 13:00:04    801s]     Cell internal element: 0
[07/22 13:00:04    801s] - INST
[07/22 13:00:04    801s]   Instance logically connected: 13362
[07/22 13:00:04    801s]     Tech: 13362
[07/22 13:00:04    801s]     StdCell: 0
[07/22 13:00:04    801s]     Macro:
[07/22 13:00:04    801s]       Early: 0
[07/22 13:00:04    801s]       IR: 0
[07/22 13:00:04    801s]       EM: 0
[07/22 13:00:04    801s]     Current Region:  0
[07/22 13:00:04    801s]   Dropped instance due to missing/incomplete cell library: 0
[07/22 13:00:04    801s] - TAP
[07/22 13:00:04    801s]   Total tap: 13362
[07/22 13:00:04    801s] 
[07/22 13:00:04    801s] Ended Merging power grid: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=35.39MB/5035.56MB/3259.58MB)
[07/22 13:00:04    801s] 
[07/22 13:00:04    801s] Begin Preparing Data for Rail Analysis
[07/22 13:00:04    801s]   Power Pin Location File: /home/nielit/Project_Moumita/RTLtoGDSII_5_0/counter_design_database_45nm/physical_design/project.pp
[07/22 13:00:04    801s]   # Voltage Source Added/Total (%): 2/2 (100.00%)
[07/22 13:00:04    801s] 
[07/22 13:00:04    801s]   Power Database: run1/static_VDD.ptiavg
[07/22 13:00:04    801s]   # Current Taps Matched/Total (%): 13362/13362 (100.00%)
[07/22 13:00:04    801s]   # Instances Matched: 13362
[07/22 13:00:04    801s] Ended Preparing Data for Rail Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=111.41MB/5673.90MB/3259.58MB)
[07/22 13:00:04    801s] 
[07/22 13:00:04    801s] 
[07/22 13:00:04    801s] Begin PowerGrid Integrity Analysis
[07/22 13:00:04    801s] Ended PowerGrid Integrity Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=111.41MB/5673.90MB/3259.58MB)
[07/22 13:00:04    801s] 
[07/22 13:00:04    801s] 
[07/22 13:00:04    801s] Begin Steady-State Analysis
[07/22 13:00:04    801s] Ended Steady-State Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=141.74MB/5810.82MB/3259.58MB)
[07/22 13:00:04    801s] 
[07/22 13:00:04    801s] 
[07/22 13:00:04    801s] Begin Report Generation
[07/22 13:00:04    801s] 
[07/22 13:00:04    801s] 
[07/22 13:00:04    801s] Net VDD:
[07/22 13:00:04    801s] 
[07/22 13:00:04    801s] 
[07/22 13:00:04    801s] Begin Preparing Database for Report Generation
[07/22 13:00:05    801s] 
[07/22 13:00:05    801s] Circuit profile:
[07/22 13:00:05    801s]                                                       Current    Voltage
[07/22 13:00:05    801s] Layer Name                       Nodes   Resistors    Sources    Sources
[07/22 13:00:05    801s] ----- --------------------  ----------  ----------  ---------  ---------
[07/22 13:00:05    801s] 0     METAL_11                     126         124          0          0
[07/22 13:00:05    801s] 1     VIA_10                         0         126          0          0
[07/22 13:00:05    801s] 2     METAL_10                    5733        5670          0          2
[07/22 13:00:05    801s] 3     VIA_9                          0        5607          0          0
[07/22 13:00:05    801s] 4     METAL_9                     5607           0          0          0
[07/22 13:00:05    801s] 5     VIA_8                          0        5607          0          0
[07/22 13:00:05    801s] 6     METAL_8                     5607           0          0          0
[07/22 13:00:05    801s] 7     VIA_7                          0        5607          0          0
[07/22 13:00:05    801s] 8     METAL_7                     5607           0          0          0
[07/22 13:00:05    801s] 9     VIA_6                          0        5607          0          0
[07/22 13:00:05    801s] 10    METAL_6                     5607           0          0          0
[07/22 13:00:05    801s] 11    VIA_5                          0        5607          0          0
[07/22 13:00:05    801s] 12    METAL_5                     5607           0          0          0
[07/22 13:00:05    801s] 13    VIA_4                          0        5607          0          0
[07/22 13:00:05    801s] 14    METAL_4                     5607           0          0          0
[07/22 13:00:05    801s] 15    VIA_3                          0        5607          0          0
[07/22 13:00:05    801s] 16    METAL_3                     5607           0          0          0
[07/22 13:00:05    801s] 17    VIA_2                          0        5607          0          0
[07/22 13:00:05    801s] 18    METAL_2                     5607           0          0          0
[07/22 13:00:05    801s] 19    VIA_1                          0        5607          0          0
[07/22 13:00:05    801s] 20    METAL_1                    20300       20211      13021          0
[07/22 13:00:05    801s]                             ----------  ----------  ---------  ---------
[07/22 13:00:05    801s] 21    Circuit total              71016       76594      13021          2
[07/22 13:00:05    801s] Ended Preparing Database for Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=408.26MB/6068.03MB/3259.58MB)
[07/22 13:00:05    801s] 
[07/22 13:00:05    801s] Initializing Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=408.26MB/6068.03MB/3259.58MB)
[07/22 13:00:06    801s] 
[07/22 13:00:06    801s] Begin IR Drop (Linear) Report Generation
[07/22 13:00:06    801s]   Voltage: 0.9
[07/22 13:00:06    801s]   Threshold: 0.81
[07/22 13:00:06    801s]   Minimum, Average, Maximum IR Drop: 0.898V, 0.898V, 0.900V
[07/22 13:00:06    801s]     Range 1(    0.898V  -      0.898V ):     40804 ( 57.46%)
[07/22 13:00:06    801s]     Range 2(    0.898V  -      0.898V ):     11291 ( 15.90%)
[07/22 13:00:06    801s]     Range 3(    0.898V  -      0.899V ):      9587 ( 13.50%)
[07/22 13:00:06    801s]     Range 4(    0.899V  -      0.899V ):      5234 (  7.37%)
[07/22 13:00:06    801s]     Range 5(    0.899V  -      0.899V ):      2292 (  3.23%)
[07/22 13:00:06    801s]     Range 6(    0.899V  -      0.899V ):      1085 (  1.53%)
[07/22 13:00:06    801s]     Range 7(    0.899V  -      0.900V ):       565 (  0.80%)
[07/22 13:00:06    801s]     Range 8(    0.900V  -      0.900V ):       157 (  0.22%)
[07/22 13:00:06    801s]     Layer with maximum IR Drop:  METAL_10
[07/22 13:00:06    801s]       METAL_11: 0.0019653 [0.89793 - 0.8999]
[07/22 13:00:06    801s]       METAL_10: 0.0020759 [0.89792 - 0.9]
[07/22 13:00:06    801s]       METAL_9: 0.0020733 [0.89792 - 0.9]
[07/22 13:00:06    801s]       METAL_8: 0.0020723 [0.89792 - 0.9]
[07/22 13:00:06    801s]       METAL_7: 0.0020481 [0.89792 - 0.89997]
[07/22 13:00:06    801s]       METAL_6: 0.0020238 [0.89792 - 0.89995]
[07/22 13:00:06    801s]       METAL_5: 0.0019995 [0.89792 - 0.89992]
[07/22 13:00:06    801s]       METAL_4: 0.0019752 [0.89792 - 0.8999]
[07/22 13:00:06    801s]       METAL_3: 0.0019509 [0.89792 - 0.89987]
[07/22 13:00:06    801s]       METAL_2: 0.0019267 [0.89792 - 0.89985]
[07/22 13:00:06    801s]       METAL_1: 0.0019026 [0.89792 - 0.89982]
[07/22 13:00:06    801s]   IR Report: ./run1/VDD_25C_avg_16/Reports/VDD/VDD.main.rpt
[07/22 13:00:06    801s]   GIF plot: ./run1/VDD_25C_avg_16/Reports/VDD/ir_linear.gif
[07/22 13:00:06    801s] Ended IR Drop (Linear) Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=458.26MB/6068.03MB/3259.58MB)
[07/22 13:00:06    801s] 
[07/22 13:00:06    801s] 
[07/22 13:00:06    801s] Begin IR Drop (Limit) Report Generation
[07/22 13:00:06    801s]   Voltage: 0.9
[07/22 13:00:06    801s]   Threshold: 0.81
[07/22 13:00:06    801s]   Minimum, Average, Maximum IR Drop: 0.898V, 0.898V, 0.900V
[07/22 13:00:07    801s]     Range 1(    0.810V  -      0.810V ):         0 (  0.00%)
[07/22 13:00:07    801s]     Range 2(    0.810V  -      0.818V ):         0 (  0.00%)
[07/22 13:00:07    801s]     Range 3(    0.818V  -      0.825V ):         0 (  0.00%)
[07/22 13:00:07    801s]     Range 4(    0.825V  -      0.832V ):         0 (  0.00%)
[07/22 13:00:07    801s]     Range 5(    0.832V  -      0.840V ):         0 (  0.00%)
[07/22 13:00:07    801s]     Range 6(    0.840V  -      0.847V ):         0 (  0.00%)
[07/22 13:00:07    801s]     Range 7(    0.847V  -      0.855V ):         0 (  0.00%)
[07/22 13:00:07    801s]     Range 8(    0.855V  -      0.900V ):     71015 (100.00%)
[07/22 13:00:07    801s]     Layer with maximum IR Drop:  METAL_10
[07/22 13:00:07    801s]       METAL_11: 0.0019653 [0.89793 - 0.8999]
[07/22 13:00:07    801s]       METAL_10: 0.0020759 [0.89792 - 0.9]
[07/22 13:00:07    801s]       METAL_9: 0.0020733 [0.89792 - 0.9]
[07/22 13:00:07    801s]       METAL_8: 0.0020723 [0.89792 - 0.9]
[07/22 13:00:07    801s]       METAL_7: 0.0020481 [0.89792 - 0.89997]
[07/22 13:00:07    801s]       METAL_6: 0.0020238 [0.89792 - 0.89995]
[07/22 13:00:07    801s]       METAL_5: 0.0019995 [0.89792 - 0.89992]
[07/22 13:00:07    801s]       METAL_4: 0.0019752 [0.89792 - 0.8999]
[07/22 13:00:07    801s]       METAL_3: 0.0019509 [0.89792 - 0.89987]
[07/22 13:00:07    801s]       METAL_2: 0.0019267 [0.89792 - 0.89985]
[07/22 13:00:07    801s]       METAL_1: 0.0019026 [0.89792 - 0.89982]
[07/22 13:00:07    801s]   IR Report: ./run1/VDD_25C_avg_16/Reports/VDD/VDD.main.rpt
[07/22 13:00:07    801s]   GIF plot: ./run1/VDD_25C_avg_16/Reports/VDD/ir_limit.gif
[07/22 13:00:07    801s] Ended IR Drop (Limit) Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=460.26MB/6068.03MB/3259.58MB)
[07/22 13:00:07    801s] 
[07/22 13:00:07    801s] 
[07/22 13:00:07    801s] Begin Tap Current Report Generation
[07/22 13:00:07    801s]   Minimum, Average, Maximum Tap Current: 11.575pA, 0.147uA, 2.298uA
[07/22 13:00:07    801s]   Total Current: 1.921mA
[07/22 13:00:07    801s]     Range 1(   1.000mA  -     1.000GA ):         0 (  0.00%)
[07/22 13:00:07    801s]     Range 2( 100.000uA  -     1.000mA ):         0 (  0.00%)
[07/22 13:00:07    801s]     Range 3(  10.000uA  -   100.000uA ):         0 (  0.00%)
[07/22 13:00:07    801s]     Range 4(   1.000uA  -    10.000uA ):        64 (  0.49%)
[07/22 13:00:07    801s]     Range 5( 100.000nA  -     1.000uA ):      4310 ( 33.10%)
[07/22 13:00:07    801s]     Range 6(  10.000nA  -   100.000nA ):      8016 ( 61.56%)
[07/22 13:00:07    801s]     Range 7(   1.000nA  -    10.000nA ):       361 (  2.77%)
[07/22 13:00:07    801s]     Range 8(    0.000A  -     1.000nA ):       270 (  2.07%)
[07/22 13:00:07    801s]   GIF plot: ./run1/VDD_25C_avg_16/Reports/VDD/tc.gif
[07/22 13:00:07    801s] Ended Tap Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=460.82MB/6068.03MB/3259.58MB)
[07/22 13:00:07    801s] 
[07/22 13:00:07    801s] 
[07/22 13:00:07    801s] Begin Instance Based IR Drop Report Generation
[07/22 13:00:07    801s]   Minimum, Average, Maximum Instance Based IR Drop: 0.898V, 0.898V, 0.900V
[07/22 13:00:07    801s]     Range 1(    0.810V  -      0.810V ):         0 (  0.00%)
[07/22 13:00:07    801s]     Range 2(    0.810V  -      0.817V ):         0 (  0.00%)
[07/22 13:00:07    801s]     Range 3(    0.817V  -      0.825V ):         0 (  0.00%)
[07/22 13:00:07    801s]     Range 4(    0.825V  -      0.832V ):         0 (  0.00%)
[07/22 13:00:07    801s]     Range 5(    0.832V  -      0.840V ):         0 (  0.00%)
[07/22 13:00:07    801s]     Range 6(    0.840V  -      0.847V ):         0 (  0.00%)
[07/22 13:00:07    801s]     Range 7(    0.847V  -      0.855V ):         0 (  0.00%)
[07/22 13:00:07    801s]     Range 8(    0.855V  -      0.900V ):     13021 (100.00%)
[07/22 13:00:07    801s]   GIF plot: ./run1/VDD_25C_avg_16/Reports/VDD/iv.gif
[07/22 13:00:07    801s] Ended Instance Based IR Drop Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=460.82MB/6068.03MB/3259.58MB)
[07/22 13:00:07    801s] 
[07/22 13:00:07    801s] 
[07/22 13:00:07    801s] Begin Voltage Source Current Report Generation
[07/22 13:00:07    801s]   Minimum, Average, Maximum Voltage Source Current: -1.141mA, -0.960mA, -0.780mA
[07/22 13:00:07    801s]   Total Current: -1.921mA
[07/22 13:00:07    801s]     Range 1(  -1.141mA  -    -1.096mA ):         1 ( 50.00%)
[07/22 13:00:07    801s]     Range 2(  -1.096mA  -    -1.051mA ):         0 (  0.00%)
[07/22 13:00:07    801s]     Range 3(  -1.051mA  -    -1.005mA ):         0 (  0.00%)
[07/22 13:00:07    801s]     Range 4(  -1.005mA  -    -0.960mA ):         0 (  0.00%)
[07/22 13:00:07    801s]     Range 5(  -0.960mA  -    -0.915mA ):         0 (  0.00%)
[07/22 13:00:07    801s]     Range 6(  -0.915mA  -    -0.870mA ):         0 (  0.00%)
[07/22 13:00:07    801s]     Range 7(  -0.870mA  -    -0.825mA ):         0 (  0.00%)
[07/22 13:00:07    801s]     Range 8(  -0.825mA  -    -0.780mA ):         1 ( 50.00%)
[07/22 13:00:07    801s]   GIF plot: ./run1/VDD_25C_avg_16/Reports/VDD/vc.gif
[07/22 13:00:07    801s] Ended Voltage Source Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=462.82MB/6068.03MB/3259.58MB)
[07/22 13:00:07    801s] 
[07/22 13:00:07    801s] 
[07/22 13:00:07    801s] Begin Resistor Current Report Generation
[07/22 13:00:07    801s]   Minimum, Average, Maximum Resistor Current: 0.000A, 3.191uA, 0.760mA
[07/22 13:00:07    801s]     Range 1(   1.000mA  -     1.000GA ):         0 (  0.00%)
[07/22 13:00:07    801s]     Range 2( 100.000uA  -     1.000mA ):       153 (  0.20%)
[07/22 13:00:07    801s]     Range 3(  10.000uA  -   100.000uA ):      5990 (  7.82%)
[07/22 13:00:07    801s]     Range 4(   1.000uA  -    10.000uA ):     18556 ( 24.23%)
[07/22 13:00:07    801s]     Range 5(   0.100uA  -     1.000uA ):     39084 ( 51.03%)
[07/22 13:00:07    801s]     Range 6(  10.000nA  -     0.100uA ):      7311 (  9.55%)
[07/22 13:00:07    801s]     Range 7(   1.000nA  -    10.000nA ):         0 (  0.00%)
[07/22 13:00:07    801s]     Range 8(    0.000A  -     1.000nA ):      5500 (  7.18%)
[07/22 13:00:07    801s]   GIF plot: ./run1/VDD_25C_avg_16/Reports/VDD/rc.gif
[07/22 13:00:07    801s] Ended Resistor Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=568.82MB/6068.03MB/3259.58MB)
[07/22 13:00:07    801s] 
[07/22 13:00:07    801s] 
[07/22 13:00:07    801s] Begin Resistor Voltage Report Generation
[07/22 13:00:07    801s]   Minimum, Average, Maximum Resistor Voltage: 0.000V, 2.295uV, 0.121mV
[07/22 13:00:08    801s]     Range 1(   0.106mV  -     0.121mV ):         4 (  0.01%)
[07/22 13:00:08    801s]     Range 2(  90.525uV  -     0.106mV ):         4 (  0.01%)
[07/22 13:00:08    801s]     Range 3(  75.437uV  -    90.525uV ):        35 (  0.05%)
[07/22 13:00:08    801s]     Range 4(  60.350uV  -    75.437uV ):        53 (  0.07%)
[07/22 13:00:08    801s]     Range 5(  45.262uV  -    60.350uV ):        89 (  0.12%)
[07/22 13:00:08    801s]     Range 6(  30.175uV  -    45.262uV ):       276 (  0.36%)
[07/22 13:00:08    801s]     Range 7(  15.087uV  -    30.175uV ):      1728 (  2.26%)
[07/22 13:00:08    801s]     Range 8(    0.000V  -    15.087uV ):     74405 ( 97.14%)
[07/22 13:00:08    801s]   GIF plot: ./run1/VDD_25C_avg_16/Reports/VDD/rv.gif
[07/22 13:00:08    801s] Ended Resistor Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=572.82MB/6068.03MB/3259.58MB)
[07/22 13:00:08    801s] 
[07/22 13:00:08    801s] 
[07/22 13:00:08    801s] Begin Power Gate I/Idsat Report Generation
[07/22 13:00:08    801s]   No data found.
[07/22 13:00:08    801s] Ended Power Gate I/Idsat Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=572.82MB/6068.03MB/3259.58MB)
[07/22 13:00:08    801s] 
[07/22 13:00:08    801s] 
[07/22 13:00:08    801s] Begin Power Gate Voltage Report Generation
[07/22 13:00:08    801s]   No data found.
[07/22 13:00:08    801s] Ended Power Gate Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=572.82MB/6068.03MB/3259.58MB)
[07/22 13:00:08    801s] 
[07/22 13:00:08    801s] 
[07/22 13:00:08    801s] Begin Voltage Across Vias and Contacts Report Generation
[07/22 13:00:08    801s] Ended Voltage Across Vias and Contacts Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=572.82MB/6068.03MB/3259.58MB)
[07/22 13:00:08    801s] 
[07/22 13:00:08    801s] 
[07/22 13:00:08    801s] Begin Weak Grid Connectivity Report
[07/22 13:00:08    801s] Ended Weak Grid Connectivity Report: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=573.41MB/6068.03MB/3259.58MB)
[07/22 13:00:08    801s] 
[07/22 13:00:08    801s] 
[07/22 13:00:08    801s] Begin Grid Integrity Report Generation
[07/22 13:00:08    801s]   # Missing Cell Power-Grid Views: 0
[07/22 13:00:08    801s]   # Physically Disconnected Instances: 0
[07/22 13:00:08    801s]   # Instances with Floating Power Pins: 0
[07/22 13:00:08    801s]   # Disconnected Wire Segments: 0
[07/22 13:00:08    801s]   # Weakly Connected Metal Segments: 0
[07/22 13:00:08    801s]   # Dropped Voltage Sources: 0
[07/22 13:00:08    801s] Ended Grid Integrity Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=573.41MB/6068.03MB/3259.58MB)
[07/22 13:00:08    801s] 
[07/22 13:00:08    801s] Ended Report Generation: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=573.41MB/6068.03MB/3259.58MB)
[07/22 13:00:08    801s] 
[07/22 13:00:08    801s] 
[07/22 13:00:08    801s] Rail Analysis Statistics:
[07/22 13:00:08    801s] Warning messages:      0
[07/22 13:00:08    801s] Error messages:        0
[07/22 13:00:08    801s] 
[07/22 13:00:08    801s] Rail Analysis completed successfully.
[07/22 13:00:08    801s] 
[07/22 13:00:08    801s] Finished Rail Analysis at 13:00:08 07/22/2025 (cpu=0:00:06, real=0:00:12, peak mem=3257.96MB)
[07/22 13:00:08    801s] Current Innovus resource usage: (total cpu=0:12:51, real=0:43:52, mem=3183.23MB)
[07/22 13:00:08    807s] @innovus 350> set_pg_nets -net VDD -voltage 0.9 -threshold 0.81
[07/22 13:00:08    808s] set_pg_nets -net VDD -voltage 0.9 -threshold 0.81
[07/22 13:00:08    808s] @innovus 351> set_power_data -reset
[07/22 13:00:08    808s] set_power_data -reset
[07/22 13:00:08    808s] @innovus 352> set_power_data -format current -scale 1 run1/static_VDD.ptiavg
[07/22 13:00:08    808s] set_power_data -format current -scale 1 run1/static_VDD.ptiavg
[07/22 13:00:08    808s] @innovus 353> set_power_pads -reset
[07/22 13:00:08    808s] set_power_pads -reset
[07/22 13:00:08    808s] @innovus 354> set_power_pads -net VDD -format xy -file project.pp
[07/22 13:00:08    808s] set_power_pads -net VDD -format xy -file project.pp
[07/22 13:00:08    808s] @innovus 355> set_package -reset
[07/22 13:00:08    808s] set_package -reset
[07/22 13:00:08    808s] @innovus 356> set_package -spice {} -mapping {}
[07/22 13:00:08    808s] set_package -spice_model_file {} -mapping_file {}
[07/22 13:00:08    808s] @innovus 357> set_net_group -reset
[07/22 13:00:08    808s] set_net_group -reset
[07/22 13:00:08    808s] @innovus 358> set_advanced_rail_options -reset
[07/22 13:00:08    808s] set_advanced_rail_options -reset
[07/22 13:00:08    808s] @innovus 359> analyze_rail -type net -results_directory ./run1 VDD
[07/22 13:00:08    808s] report_rail -type net -results_directory ./run1 VDD
[07/22 13:00:13    808s] Started PGV Library Generator at 13:00:07 07/22/2025
[07/22 13:00:13    808s] 
[07/22 13:00:13    808s] ** INFO:  (VOLTUS_LGEN-3599): Library generation settings: 
[07/22 13:00:13    808s] 	Mode: TECH 
[07/22 13:00:13    808s] 	Capacitance: area_cap 
[07/22 13:00:13    808s] 	Current Distribution: estimation 
[07/22 13:00:13    808s] 	Grid Port Definition: LEF 
[07/22 13:00:13    808s] 	Grid Current Sinks: LEF pin 
[07/22 13:00:13    808s] 	Power Gate: no
[07/22 13:00:13    808s] 
[07/22 13:00:13    808s] ** INFO:  (VOLTUS_LGEN-3598): Processing LEF files: 
[07/22 13:00:13    808s] /home/nielit/Project_Moumita/RTLtoGDSII_5_0/counter_design_database_45nm/lef/gsclib045_tech.lef
[07/22 13:00:13    808s] /home/nielit/Project_Moumita/RTLtoGDSII_5_0/counter_design_database_45nm/lef/gsclib045_macro.lef
[07/22 13:00:13    808s] 
[07/22 13:00:13    808s] ** INFO:  (VOLTUS_LGEN-3611): No lef leyarmap specified. Tool has
[07/22 13:00:13    808s] internally generated the mapping between technology layers and lef layers
[07/22 13:00:13    808s] using information in technology file and technology lef. To specify your
[07/22 13:00:13    808s] own layer mapping, use set_pg_library_mode -lef_layermap.
[07/22 13:00:13    808s] 
[07/22 13:00:13    808s]   TECH-LAYER    LEF-LAYER
[07/22 13:00:13    808s]   METAL_1    Metal1
[07/22 13:00:13    808s]   VIA_1    Via1
[07/22 13:00:13    808s]   METAL_2    Metal2
[07/22 13:00:13    808s]   VIA_2    Via2
[07/22 13:00:13    808s]   METAL_3    Metal3
[07/22 13:00:13    808s]   VIA_3    Via3
[07/22 13:00:13    808s]   METAL_4    Metal4
[07/22 13:00:13    808s]   VIA_4    Via4
[07/22 13:00:13    808s]   METAL_5    Metal5
[07/22 13:00:13    808s]   VIA_5    Via5
[07/22 13:00:13    808s]   METAL_6    Metal6
[07/22 13:00:13    808s]   VIA_6    Via6
[07/22 13:00:13    808s]   METAL_7    Metal7
[07/22 13:00:13    808s]   VIA_7    Via7
[07/22 13:00:13    808s]   METAL_8    Metal8
[07/22 13:00:13    808s]   VIA_8    Via8
[07/22 13:00:13    808s]   METAL_9    Metal9
[07/22 13:00:13    808s]   VIA_9    Via9
[07/22 13:00:13    808s]   METAL_10    Metal10
[07/22 13:00:13    808s]   VIA_10    Via10
[07/22 13:00:13    808s]   METAL_11    Metal11
[07/22 13:00:13    808s] 
[07/22 13:00:13    808s] 
[07/22 13:00:13    808s] ** WARN:  (VOLTUS_LGEN-3106): The following cells do not contain any supply
[07/22 13:00:13    808s] pins: , SDFF4RX1, SDFF4RX2
[07/22 13:00:13    808s] 
[07/22 13:00:13    808s] ** INFO:  (VOLTUS_LGEN-3606): 
[07/22 13:00:13    808s] Power Grid View Generation Statistics:
[07/22 13:00:13    808s]         # Total number of cells: 574 
[07/22 13:00:13    808s]         # TECH view created: 574 (100%)
[07/22 13:00:13    808s] 
[07/22 13:00:13    808s] ** WARN:  (VOLTUS_LGEN-3971): The following cells failed to create some of
[07/22 13:00:13    808s] the PGV views:
[07/22 13:00:13    808s]  CELL                      				 REASON                    
[07/22 13:00:13    808s]  ==== 							 ====== 
[07/22 13:00:13    808s]  SDFF4RX1                  				 No PowerPin found in LEF.
[07/22 13:00:13    808s]  
[07/22 13:00:13    808s]  SDFF4RX2                  				 No PowerPin found in LEF.
[07/22 13:00:13    808s]  
[07/22 13:00:13    808s] 
[07/22 13:00:13    808s] Finished PGV Library Generator at 13:00:13 07/22/2025 (cpu=0:00:02, real=0:00:06, peak mem=2671.41MB)
[07/22 13:00:13    808s] Current Innovus resource usage: (total cpu=0:12:58, real=0:43:57, mem=2671.41MB)
[07/22 13:00:13    814s] 
[07/22 13:00:13    814s] Begin ERA Data Preparation
[07/22 13:00:13    814s] All Virtual Vias and Virtual followpins have been skipped. No incremental def would be generated.
[07/22 13:00:13    814s] Ended ERA Data Preparation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2609.82MB/4460.91MB/3259.58MB)
[07/22 13:00:13    814s] 
[07/22 13:00:14    814s] * voltus_rail
[07/22 13:00:14    814s] *	Version v21.15-s076_1 (09/23/2022 08:39:08)
[07/22 13:00:14    814s] *	Copyright 2007 - 2017 Cadence Design Systems, Inc.
[07/22 13:00:14    814s] *
[07/22 13:00:14    814s] *	Run by nielit on Tue Jul 22 13:00:14 2025
[07/22 13:00:14    814s] 
[07/22 13:00:14    814s] *	Executing 64 bit version on host: c7
[07/22 13:00:14    814s] *
[07/22 13:00:14    814s] 
[07/22 13:00:14    814s] 
[07/22 13:00:14    814s] Started Rail Analysis at 13:00:13 07/22/2025
[07/22 13:00:14    814s] 
[07/22 13:00:14    814s] 
[07/22 13:00:14    814s] Multi-CPU Configuration:
[07/22 13:00:14    814s] 	#CPU: 1
[07/22 13:00:14    814s] 	Mode: local
[07/22 13:00:14    814s] 	Host: c7
[07/22 13:00:14    814s] 
[07/22 13:00:14    814s] Analyze Rail Settings:
[07/22 13:00:14    814s] 	Temp directory: /tmp/innovus_temp_29980_c7_nielit_YjTBXi
[07/22 13:00:14    814s] 	Output directory: ./run1
[07/22 13:00:14    814s] 	Run directory: ./run1/VDD_25C_avg_17
[07/22 13:00:14    814s] 
[07/22 13:00:14    814s] 
[07/22 13:00:14    814s] 
[07/22 13:00:14    814s] Running R  extraction for /tmp/innovus_temp_29980_c7_nielit_YjTBXi/eps_out_29980.def.gz ...
[07/22 13:00:14    814s] 
[07/22 13:00:14    814s] Invoking: "/home/install/INNOVUS211/tools.lnx86/ssvtools/bin/64bit/voltus_scheduler   -nt 1   -usecellid  -session_file ./work/sfe.session  -prev_session_file ./work/sfe.session.prev  -cmd ./work/voltus_scheduler.cmd" ...
[07/22 13:00:14    814s] Extraction option setup as:
[07/22 13:00:14    814s] setenv gray_data NONE
[07/22 13:00:14    814s] setenv enable_cluster_overhang_via false
[07/22 13:00:14    814s] setenv enable_dfm_mask_conflict_shape false
[07/22 13:00:14    814s] Begin Preparing Data for Parasitic Extraction
[07/22 13:00:15    814s] Extracting following DFM effects:
[07/22 13:00:15    814s] MetalFill        : n/a
[07/22 13:00:15    814s] WEE Effects      : n/a
[07/22 13:00:15    814s] Erosion Effects  : n/a
[07/22 13:00:15    814s] T/B Enlargements : n/a
[07/22 13:00:15    814s] R(w) Effects     : n/a
[07/22 13:00:15    814s] R(w,s) Effects   : n/a
[07/22 13:00:15    814s] R(sw,st) Effects : n/a
[07/22 13:00:15    814s] TC(w) Effects    : n/a
[07/22 13:00:15    814s] Some effects indicate n/a because of non-availability of relevant input data (or) requested to be off.
[07/22 13:00:15    814s] Ended Preparing Data for Parasitic Extraction: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=39.00MB/5773.18MB/3259.58MB)
[07/22 13:00:15    814s] 
[07/22 13:00:15    814s] Invoking: "/home/install/INNOVUS211/tools.lnx86/ssvtools/bin/64bit/voltus_scheduler -skip_prep -nt 1 -usecellid -session_file ./work/sfe.session -prev_session_file ./work/sfe.session.prev -cmd ./work/voltus_scheduler.cmd -zx /home/install/INNOVUS211/tools.lnx86/ssvtools/bin/64bit/voltus_extractor" ...
[07/22 13:00:15    814s] Extraction option setup as:
[07/22 13:00:15    814s] setenv gray_data NONE
[07/22 13:00:15    814s] setenv enable_cluster_overhang_via false
[07/22 13:00:15    814s] setenv enable_dfm_mask_conflict_shape false
[07/22 13:00:15    814s] Begin Parasitic Extraction
[07/22 13:00:15    814s] Extracting Progress:
[07/22 13:00:15    814s]     0% at 13:00:15 07/22/2025
[07/22 13:00:20    814s]   100% at 13:00:20 07/22/2025
[07/22 13:00:20    814s] Ended Parasitic Extraction: (cpu=0:00:01, real=0:00:05, mem(process/total/peak)=20.40MB/4964.75MB/3259.58MB)
[07/22 13:00:20    814s] 
[07/22 13:00:21    814s] Invoking: "/home/install/INNOVUS211/tools.lnx86/ssvtools/bin/64bit/voltus_rail_smg -cmd ./run1/voltus_rail_smg.VDD.cmd -l ./run1/voltus_rail_smg.VDD.log" ...
[07/22 13:00:21    814s] Begin Merging power grid
[07/22 13:00:21    814s] Tech reference temperature: 25
[07/22 13:00:21    814s] Target temperature: 25
[07/22 13:00:21    814s] 
[07/22 13:00:21    814s] Grid Statistics of Net VDD:
[07/22 13:00:21    814s] - NODE
[07/22 13:00:21    814s]   Total node: 71015
[07/22 13:00:21    814s]     Top Level grid node: 71015
[07/22 13:00:21    814s]       Top level interface node: 13362
[07/22 13:00:21    814s]     Missing interface node: 0
[07/22 13:00:21    814s]     Cell internal node: 0
[07/22 13:00:21    814s] - ELEM
[07/22 13:00:21    814s]   Total element: 76594
[07/22 13:00:21    814s]     Top Level grid element: 76594
[07/22 13:00:21    814s]     Cell internal element: 0
[07/22 13:00:21    814s] - INST
[07/22 13:00:21    814s]   Instance logically connected: 13362
[07/22 13:00:21    814s]     Tech: 13362
[07/22 13:00:21    814s]     StdCell: 0
[07/22 13:00:21    814s]     Macro:
[07/22 13:00:21    814s]       Early: 0
[07/22 13:00:21    814s]       IR: 0
[07/22 13:00:21    814s]       EM: 0
[07/22 13:00:21    814s]     Current Region:  0
[07/22 13:00:21    814s]   Dropped instance due to missing/incomplete cell library: 0
[07/22 13:00:21    814s] - TAP
[07/22 13:00:21    814s]   Total tap: 13362
[07/22 13:00:21    814s] 
[07/22 13:00:21    814s] Ended Merging power grid: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=40.12MB/5035.56MB/3259.58MB)
[07/22 13:00:21    814s] 
[07/22 13:00:21    814s] Begin Preparing Data for Rail Analysis
[07/22 13:00:21    814s]   Power Pin Location File: /home/nielit/Project_Moumita/RTLtoGDSII_5_0/counter_design_database_45nm/physical_design/project.pp
[07/22 13:00:21    814s]   # Voltage Source Added/Total (%): 2/2 (100.00%)
[07/22 13:00:21    814s] 
[07/22 13:00:21    814s]   Power Database: run1/static_VDD.ptiavg
[07/22 13:00:21    814s]   # Current Taps Matched/Total (%): 13362/13362 (100.00%)
[07/22 13:00:21    814s]   # Instances Matched: 13362
[07/22 13:00:21    814s] Ended Preparing Data for Rail Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=111.13MB/5673.89MB/3259.58MB)
[07/22 13:00:21    814s] 
[07/22 13:00:21    814s] 
[07/22 13:00:21    814s] Begin PowerGrid Integrity Analysis
[07/22 13:00:21    814s] Ended PowerGrid Integrity Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=111.13MB/5673.89MB/3259.58MB)
[07/22 13:00:21    814s] 
[07/22 13:00:21    814s] 
[07/22 13:00:21    814s] Begin Steady-State Analysis
[07/22 13:00:21    814s] Ended Steady-State Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=143.45MB/5810.82MB/3259.58MB)
[07/22 13:00:21    814s] 
[07/22 13:00:21    814s] 
[07/22 13:00:21    814s] Begin Report Generation
[07/22 13:00:21    814s] 
[07/22 13:00:21    814s] 
[07/22 13:00:21    814s] Net VDD:
[07/22 13:00:21    814s] 
[07/22 13:00:21    814s] 
[07/22 13:00:21    814s] Begin Preparing Database for Report Generation
[07/22 13:00:21    814s] 
[07/22 13:00:21    814s] Circuit profile:
[07/22 13:00:21    814s]                                                       Current    Voltage
[07/22 13:00:21    814s] Layer Name                       Nodes   Resistors    Sources    Sources
[07/22 13:00:21    814s] ----- --------------------  ----------  ----------  ---------  ---------
[07/22 13:00:21    814s] 0     METAL_11                     126         124          0          0
[07/22 13:00:21    814s] 1     VIA_10                         0         126          0          0
[07/22 13:00:21    814s] 2     METAL_10                    5733        5670          0          2
[07/22 13:00:21    814s] 3     VIA_9                          0        5607          0          0
[07/22 13:00:21    814s] 4     METAL_9                     5607           0          0          0
[07/22 13:00:21    814s] 5     VIA_8                          0        5607          0          0
[07/22 13:00:21    814s] 6     METAL_8                     5607           0          0          0
[07/22 13:00:21    814s] 7     VIA_7                          0        5607          0          0
[07/22 13:00:21    814s] 8     METAL_7                     5607           0          0          0
[07/22 13:00:21    814s] 9     VIA_6                          0        5607          0          0
[07/22 13:00:21    814s] 10    METAL_6                     5607           0          0          0
[07/22 13:00:21    814s] 11    VIA_5                          0        5607          0          0
[07/22 13:00:21    814s] 12    METAL_5                     5607           0          0          0
[07/22 13:00:21    814s] 13    VIA_4                          0        5607          0          0
[07/22 13:00:21    814s] 14    METAL_4                     5607           0          0          0
[07/22 13:00:21    814s] 15    VIA_3                          0        5607          0          0
[07/22 13:00:21    814s] 16    METAL_3                     5607           0          0          0
[07/22 13:00:21    814s] 17    VIA_2                          0        5607          0          0
[07/22 13:00:21    814s] 18    METAL_2                     5607           0          0          0
[07/22 13:00:21    814s] 19    VIA_1                          0        5607          0          0
[07/22 13:00:21    814s] 20    METAL_1                    20300       20211      13021          0
[07/22 13:00:21    814s]                             ----------  ----------  ---------  ---------
[07/22 13:00:21    814s] 21    Circuit total              71016       76594      13021          2
[07/22 13:00:21    814s] Ended Preparing Database for Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=413.19MB/6068.03MB/3259.58MB)
[07/22 13:00:21    814s] 
[07/22 13:00:21    814s] Initializing Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=413.19MB/6068.03MB/3259.58MB)
[07/22 13:00:23    814s] 
[07/22 13:00:23    814s] Begin IR Drop (Linear) Report Generation
[07/22 13:00:23    814s]   Voltage: 0.9
[07/22 13:00:23    814s]   Threshold: 0.81
[07/22 13:00:23    814s]   Minimum, Average, Maximum IR Drop: 0.898V, 0.898V, 0.900V
[07/22 13:00:23    814s]     Range 1(    0.898V  -      0.898V ):     40804 ( 57.46%)
[07/22 13:00:23    814s]     Range 2(    0.898V  -      0.898V ):     11291 ( 15.90%)
[07/22 13:00:23    814s]     Range 3(    0.898V  -      0.899V ):      9587 ( 13.50%)
[07/22 13:00:23    814s]     Range 4(    0.899V  -      0.899V ):      5234 (  7.37%)
[07/22 13:00:23    814s]     Range 5(    0.899V  -      0.899V ):      2292 (  3.23%)
[07/22 13:00:23    814s]     Range 6(    0.899V  -      0.899V ):      1085 (  1.53%)
[07/22 13:00:23    814s]     Range 7(    0.899V  -      0.900V ):       565 (  0.80%)
[07/22 13:00:23    814s]     Range 8(    0.900V  -      0.900V ):       157 (  0.22%)
[07/22 13:00:23    814s]     Layer with maximum IR Drop:  METAL_10
[07/22 13:00:23    814s]       METAL_11: 0.0019653 [0.89793 - 0.8999]
[07/22 13:00:23    814s]       METAL_10: 0.0020759 [0.89792 - 0.9]
[07/22 13:00:23    814s]       METAL_9: 0.0020733 [0.89792 - 0.9]
[07/22 13:00:23    814s]       METAL_8: 0.0020723 [0.89792 - 0.9]
[07/22 13:00:23    814s]       METAL_7: 0.0020481 [0.89792 - 0.89997]
[07/22 13:00:23    814s]       METAL_6: 0.0020238 [0.89792 - 0.89995]
[07/22 13:00:23    814s]       METAL_5: 0.0019995 [0.89792 - 0.89992]
[07/22 13:00:23    814s]       METAL_4: 0.0019752 [0.89792 - 0.8999]
[07/22 13:00:23    814s]       METAL_3: 0.0019509 [0.89792 - 0.89987]
[07/22 13:00:23    814s]       METAL_2: 0.0019267 [0.89792 - 0.89985]
[07/22 13:00:23    814s]       METAL_1: 0.0019026 [0.89792 - 0.89982]
[07/22 13:00:23    814s]   IR Report: ./run1/VDD_25C_avg_17/Reports/VDD/VDD.main.rpt
[07/22 13:00:23    814s]   GIF plot: ./run1/VDD_25C_avg_17/Reports/VDD/ir_linear.gif
[07/22 13:00:23    814s] Ended IR Drop (Linear) Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=463.19MB/6068.03MB/3259.58MB)
[07/22 13:00:23    814s] 
[07/22 13:00:23    814s] 
[07/22 13:00:23    814s] Begin IR Drop (Limit) Report Generation
[07/22 13:00:23    814s]   Voltage: 0.9
[07/22 13:00:23    814s]   Threshold: 0.81
[07/22 13:00:23    814s]   Minimum, Average, Maximum IR Drop: 0.898V, 0.898V, 0.900V
[07/22 13:00:23    814s]     Range 1(    0.810V  -      0.810V ):         0 (  0.00%)
[07/22 13:00:23    814s]     Range 2(    0.810V  -      0.818V ):         0 (  0.00%)
[07/22 13:00:23    814s]     Range 3(    0.818V  -      0.825V ):         0 (  0.00%)
[07/22 13:00:23    814s]     Range 4(    0.825V  -      0.832V ):         0 (  0.00%)
[07/22 13:00:23    814s]     Range 5(    0.832V  -      0.840V ):         0 (  0.00%)
[07/22 13:00:23    814s]     Range 6(    0.840V  -      0.847V ):         0 (  0.00%)
[07/22 13:00:23    814s]     Range 7(    0.847V  -      0.855V ):         0 (  0.00%)
[07/22 13:00:23    814s]     Range 8(    0.855V  -      0.900V ):     71015 (100.00%)
[07/22 13:00:23    814s]     Layer with maximum IR Drop:  METAL_10
[07/22 13:00:23    814s]       METAL_11: 0.0019653 [0.89793 - 0.8999]
[07/22 13:00:23    814s]       METAL_10: 0.0020759 [0.89792 - 0.9]
[07/22 13:00:23    814s]       METAL_9: 0.0020733 [0.89792 - 0.9]
[07/22 13:00:23    814s]       METAL_8: 0.0020723 [0.89792 - 0.9]
[07/22 13:00:23    814s]       METAL_7: 0.0020481 [0.89792 - 0.89997]
[07/22 13:00:23    814s]       METAL_6: 0.0020238 [0.89792 - 0.89995]
[07/22 13:00:23    814s]       METAL_5: 0.0019995 [0.89792 - 0.89992]
[07/22 13:00:23    814s]       METAL_4: 0.0019752 [0.89792 - 0.8999]
[07/22 13:00:23    814s]       METAL_3: 0.0019509 [0.89792 - 0.89987]
[07/22 13:00:23    814s]       METAL_2: 0.0019267 [0.89792 - 0.89985]
[07/22 13:00:23    814s]       METAL_1: 0.0019026 [0.89792 - 0.89982]
[07/22 13:00:23    814s]   IR Report: ./run1/VDD_25C_avg_17/Reports/VDD/VDD.main.rpt
[07/22 13:00:23    814s]   GIF plot: ./run1/VDD_25C_avg_17/Reports/VDD/ir_limit.gif
[07/22 13:00:23    814s] Ended IR Drop (Limit) Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=465.19MB/6068.03MB/3259.58MB)
[07/22 13:00:23    814s] 
[07/22 13:00:23    814s] 
[07/22 13:00:23    814s] Begin Tap Current Report Generation
[07/22 13:00:23    814s]   Minimum, Average, Maximum Tap Current: 11.575pA, 0.147uA, 2.298uA
[07/22 13:00:23    814s]   Total Current: 1.921mA
[07/22 13:00:23    814s]     Range 1(   1.000mA  -     1.000GA ):         0 (  0.00%)
[07/22 13:00:23    814s]     Range 2( 100.000uA  -     1.000mA ):         0 (  0.00%)
[07/22 13:00:23    814s]     Range 3(  10.000uA  -   100.000uA ):         0 (  0.00%)
[07/22 13:00:23    814s]     Range 4(   1.000uA  -    10.000uA ):        64 (  0.49%)
[07/22 13:00:23    814s]     Range 5( 100.000nA  -     1.000uA ):      4310 ( 33.10%)
[07/22 13:00:23    814s]     Range 6(  10.000nA  -   100.000nA ):      8016 ( 61.56%)
[07/22 13:00:23    814s]     Range 7(   1.000nA  -    10.000nA ):       361 (  2.77%)
[07/22 13:00:23    814s]     Range 8(    0.000A  -     1.000nA ):       270 (  2.07%)
[07/22 13:00:23    814s]   GIF plot: ./run1/VDD_25C_avg_17/Reports/VDD/tc.gif
[07/22 13:00:23    814s] Ended Tap Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=465.68MB/6068.03MB/3259.58MB)
[07/22 13:00:23    814s] 
[07/22 13:00:23    814s] 
[07/22 13:00:23    814s] Begin Instance Based IR Drop Report Generation
[07/22 13:00:23    814s]   Minimum, Average, Maximum Instance Based IR Drop: 0.898V, 0.898V, 0.900V
[07/22 13:00:23    814s]     Range 1(    0.810V  -      0.810V ):         0 (  0.00%)
[07/22 13:00:23    814s]     Range 2(    0.810V  -      0.817V ):         0 (  0.00%)
[07/22 13:00:23    814s]     Range 3(    0.817V  -      0.825V ):         0 (  0.00%)
[07/22 13:00:23    814s]     Range 4(    0.825V  -      0.832V ):         0 (  0.00%)
[07/22 13:00:23    814s]     Range 5(    0.832V  -      0.840V ):         0 (  0.00%)
[07/22 13:00:23    814s]     Range 6(    0.840V  -      0.847V ):         0 (  0.00%)
[07/22 13:00:23    814s]     Range 7(    0.847V  -      0.855V ):         0 (  0.00%)
[07/22 13:00:23    814s]     Range 8(    0.855V  -      0.900V ):     13021 (100.00%)
[07/22 13:00:23    814s]   GIF plot: ./run1/VDD_25C_avg_17/Reports/VDD/iv.gif
[07/22 13:00:23    814s] Ended Instance Based IR Drop Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=465.68MB/6068.03MB/3259.58MB)
[07/22 13:00:23    814s] 
[07/22 13:00:23    814s] 
[07/22 13:00:23    814s] Begin Voltage Source Current Report Generation
[07/22 13:00:23    814s]   Minimum, Average, Maximum Voltage Source Current: -1.141mA, -0.960mA, -0.780mA
[07/22 13:00:23    814s]   Total Current: -1.921mA
[07/22 13:00:23    814s]     Range 1(  -1.141mA  -    -1.096mA ):         1 ( 50.00%)
[07/22 13:00:23    814s]     Range 2(  -1.096mA  -    -1.051mA ):         0 (  0.00%)
[07/22 13:00:23    814s]     Range 3(  -1.051mA  -    -1.005mA ):         0 (  0.00%)
[07/22 13:00:23    814s]     Range 4(  -1.005mA  -    -0.960mA ):         0 (  0.00%)
[07/22 13:00:23    814s]     Range 5(  -0.960mA  -    -0.915mA ):         0 (  0.00%)
[07/22 13:00:23    814s]     Range 6(  -0.915mA  -    -0.870mA ):         0 (  0.00%)
[07/22 13:00:23    814s]     Range 7(  -0.870mA  -    -0.825mA ):         0 (  0.00%)
[07/22 13:00:23    814s]     Range 8(  -0.825mA  -    -0.780mA ):         1 ( 50.00%)
[07/22 13:00:23    814s]   GIF plot: ./run1/VDD_25C_avg_17/Reports/VDD/vc.gif
[07/22 13:00:24    814s] Ended Voltage Source Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=467.68MB/6068.03MB/3259.58MB)
[07/22 13:00:24    814s] 
[07/22 13:00:24    814s] 
[07/22 13:00:24    814s] Begin Resistor Current Report Generation
[07/22 13:00:24    814s]   Minimum, Average, Maximum Resistor Current: 0.000A, 3.191uA, 0.760mA
[07/22 13:00:24    814s]     Range 1(   1.000mA  -     1.000GA ):         0 (  0.00%)
[07/22 13:00:24    814s]     Range 2( 100.000uA  -     1.000mA ):       153 (  0.20%)
[07/22 13:00:24    814s]     Range 3(  10.000uA  -   100.000uA ):      5990 (  7.82%)
[07/22 13:00:24    814s]     Range 4(   1.000uA  -    10.000uA ):     18556 ( 24.23%)
[07/22 13:00:24    814s]     Range 5(   0.100uA  -     1.000uA ):     39084 ( 51.03%)
[07/22 13:00:24    814s]     Range 6(  10.000nA  -     0.100uA ):      7311 (  9.55%)
[07/22 13:00:24    814s]     Range 7(   1.000nA  -    10.000nA ):         0 (  0.00%)
[07/22 13:00:24    814s]     Range 8(    0.000A  -     1.000nA ):      5500 (  7.18%)
[07/22 13:00:24    814s]   GIF plot: ./run1/VDD_25C_avg_17/Reports/VDD/rc.gif
[07/22 13:00:24    814s] Ended Resistor Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=573.68MB/6068.03MB/3259.58MB)
[07/22 13:00:24    814s] 
[07/22 13:00:24    814s] 
[07/22 13:00:24    814s] Begin Resistor Voltage Report Generation
[07/22 13:00:24    814s]   Minimum, Average, Maximum Resistor Voltage: 0.000V, 2.295uV, 0.121mV
[07/22 13:00:24    814s]     Range 1(   0.106mV  -     0.121mV ):         4 (  0.01%)
[07/22 13:00:24    814s]     Range 2(  90.525uV  -     0.106mV ):         4 (  0.01%)
[07/22 13:00:24    814s]     Range 3(  75.437uV  -    90.525uV ):        35 (  0.05%)
[07/22 13:00:24    814s]     Range 4(  60.350uV  -    75.437uV ):        53 (  0.07%)
[07/22 13:00:24    814s]     Range 5(  45.262uV  -    60.350uV ):        89 (  0.12%)
[07/22 13:00:24    814s]     Range 6(  30.175uV  -    45.262uV ):       276 (  0.36%)
[07/22 13:00:24    814s]     Range 7(  15.087uV  -    30.175uV ):      1728 (  2.26%)
[07/22 13:00:24    814s]     Range 8(    0.000V  -    15.087uV ):     74405 ( 97.14%)
[07/22 13:00:24    814s]   GIF plot: ./run1/VDD_25C_avg_17/Reports/VDD/rv.gif
[07/22 13:00:24    814s] Ended Resistor Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=577.68MB/6068.03MB/3259.58MB)
[07/22 13:00:24    814s] 
[07/22 13:00:24    814s] 
[07/22 13:00:24    814s] Begin Power Gate I/Idsat Report Generation
[07/22 13:00:24    814s]   No data found.
[07/22 13:00:24    814s] Ended Power Gate I/Idsat Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=577.68MB/6068.03MB/3259.58MB)
[07/22 13:00:24    814s] 
[07/22 13:00:24    814s] 
[07/22 13:00:24    814s] Begin Power Gate Voltage Report Generation
[07/22 13:00:24    814s]   No data found.
[07/22 13:00:24    814s] Ended Power Gate Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=577.68MB/6068.03MB/3259.58MB)
[07/22 13:00:24    814s] 
[07/22 13:00:24    814s] 
[07/22 13:00:24    814s] Begin Voltage Across Vias and Contacts Report Generation
[07/22 13:00:24    814s] Ended Voltage Across Vias and Contacts Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=577.68MB/6068.03MB/3259.58MB)
[07/22 13:00:24    814s] 
[07/22 13:00:24    814s] 
[07/22 13:00:24    814s] Begin Weak Grid Connectivity Report
[07/22 13:00:24    814s] Ended Weak Grid Connectivity Report: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=578.28MB/6068.03MB/3259.58MB)
[07/22 13:00:24    814s] 
[07/22 13:00:24    814s] 
[07/22 13:00:24    814s] Begin Grid Integrity Report Generation
[07/22 13:00:24    814s]   # Missing Cell Power-Grid Views: 0
[07/22 13:00:24    814s]   # Physically Disconnected Instances: 0
[07/22 13:00:24    814s]   # Instances with Floating Power Pins: 0
[07/22 13:00:24    814s]   # Disconnected Wire Segments: 0
[07/22 13:00:24    814s]   # Weakly Connected Metal Segments: 0
[07/22 13:00:24    814s]   # Dropped Voltage Sources: 0
[07/22 13:00:24    814s] Ended Grid Integrity Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=578.28MB/6068.03MB/3259.58MB)
[07/22 13:00:24    814s] 
[07/22 13:00:24    814s] Ended Report Generation: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=578.28MB/6068.03MB/3259.58MB)
[07/22 13:00:24    814s] 
[07/22 13:00:24    814s] 
[07/22 13:00:24    814s] Rail Analysis Statistics:
[07/22 13:00:24    814s] Warning messages:      0
[07/22 13:00:24    814s] Error messages:        0
[07/22 13:00:24    814s] 
[07/22 13:00:24    814s] Rail Analysis completed successfully.
[07/22 13:00:24    814s] 
[07/22 13:00:24    814s] Finished Rail Analysis at 13:00:24 07/22/2025 (cpu=0:00:06, real=0:00:11, peak mem=3258.16MB)
[07/22 13:00:24    814s] Current Innovus resource usage: (total cpu=0:12:59, real=0:44:08, mem=3188.09MB)
[07/22 13:00:24    820s] @innovus 360> set_pg_nets -net VDD -voltage 0.9 -threshold 0.81
[07/22 13:00:24    820s] set_pg_nets -net VDD -voltage 0.9 -threshold 0.81
[07/22 13:00:24    820s] @innovus 361> set_power_data -reset
[07/22 13:00:24    820s] set_power_data -reset
[07/22 13:00:24    820s] @innovus 362> set_power_data -format current -scale 1 run1/static_VDD.ptiavg
[07/22 13:00:24    820s] set_power_data -format current -scale 1 run1/static_VDD.ptiavg
[07/22 13:00:24    820s] @innovus 363> set_power_pads -reset
[07/22 13:00:24    820s] set_power_pads -reset
[07/22 13:00:24    820s] @innovus 364> set_power_pads -net VDD -format xy -file project.pp
[07/22 13:00:24    820s] set_power_pads -net VDD -format xy -file project.pp
[07/22 13:00:24    820s] @innovus 365> set_package -reset
[07/22 13:00:24    820s] set_package -reset
[07/22 13:00:24    820s] @innovus 366> set_package -spice {} -mapping {}
[07/22 13:00:24    820s] set_package -spice_model_file {} -mapping_file {}
[07/22 13:00:24    820s] @innovus 367> set_net_group -reset
[07/22 13:00:24    820s] set_net_group -reset
[07/22 13:00:24    820s] @innovus 368> set_advanced_rail_options -reset
[07/22 13:00:24    820s] set_advanced_rail_options -reset
[07/22 13:00:24    820s] @innovus 369> analyze_rail -type net -results_directory ./run1 VDD
[07/22 13:00:24    820s] report_rail -type net -results_directory ./run1 VDD
[07/22 13:00:30    820s] Started PGV Library Generator at 13:00:24 07/22/2025
[07/22 13:00:30    820s] 
[07/22 13:00:30    820s] ** INFO:  (VOLTUS_LGEN-3599): Library generation settings: 
[07/22 13:00:30    820s] 	Mode: TECH 
[07/22 13:00:30    820s] 	Capacitance: area_cap 
[07/22 13:00:30    820s] 	Current Distribution: estimation 
[07/22 13:00:30    820s] 	Grid Port Definition: LEF 
[07/22 13:00:30    820s] 	Grid Current Sinks: LEF pin 
[07/22 13:00:30    820s] 	Power Gate: no
[07/22 13:00:30    820s] 
[07/22 13:00:30    820s] ** INFO:  (VOLTUS_LGEN-3598): Processing LEF files: 
[07/22 13:00:30    820s] /home/nielit/Project_Moumita/RTLtoGDSII_5_0/counter_design_database_45nm/lef/gsclib045_tech.lef
[07/22 13:00:30    820s] /home/nielit/Project_Moumita/RTLtoGDSII_5_0/counter_design_database_45nm/lef/gsclib045_macro.lef
[07/22 13:00:30    820s] 
[07/22 13:00:30    820s] ** INFO:  (VOLTUS_LGEN-3611): No lef leyarmap specified. Tool has
[07/22 13:00:30    820s] internally generated the mapping between technology layers and lef layers
[07/22 13:00:30    820s] using information in technology file and technology lef. To specify your
[07/22 13:00:30    820s] own layer mapping, use set_pg_library_mode -lef_layermap.
[07/22 13:00:30    820s] 
[07/22 13:00:30    820s]   TECH-LAYER    LEF-LAYER
[07/22 13:00:30    820s]   METAL_1    Metal1
[07/22 13:00:30    820s]   VIA_1    Via1
[07/22 13:00:30    820s]   METAL_2    Metal2
[07/22 13:00:30    820s]   VIA_2    Via2
[07/22 13:00:30    820s]   METAL_3    Metal3
[07/22 13:00:30    820s]   VIA_3    Via3
[07/22 13:00:30    820s]   METAL_4    Metal4
[07/22 13:00:30    820s]   VIA_4    Via4
[07/22 13:00:30    820s]   METAL_5    Metal5
[07/22 13:00:30    820s]   VIA_5    Via5
[07/22 13:00:30    820s]   METAL_6    Metal6
[07/22 13:00:30    820s]   VIA_6    Via6
[07/22 13:00:30    820s]   METAL_7    Metal7
[07/22 13:00:30    820s]   VIA_7    Via7
[07/22 13:00:30    820s]   METAL_8    Metal8
[07/22 13:00:30    820s]   VIA_8    Via8
[07/22 13:00:30    820s]   METAL_9    Metal9
[07/22 13:00:30    820s]   VIA_9    Via9
[07/22 13:00:30    820s]   METAL_10    Metal10
[07/22 13:00:30    820s]   VIA_10    Via10
[07/22 13:00:30    820s]   METAL_11    Metal11
[07/22 13:00:30    820s] 
[07/22 13:00:30    820s] 
[07/22 13:00:30    820s] ** WARN:  (VOLTUS_LGEN-3106): The following cells do not contain any supply
[07/22 13:00:30    820s] pins: , SDFF4RX1, SDFF4RX2
[07/22 13:00:30    820s] 
[07/22 13:00:30    820s] ** INFO:  (VOLTUS_LGEN-3606): 
[07/22 13:00:30    820s] Power Grid View Generation Statistics:
[07/22 13:00:30    820s]         # Total number of cells: 574 
[07/22 13:00:30    820s]         # TECH view created: 574 (100%)
[07/22 13:00:30    820s] 
[07/22 13:00:30    820s] ** WARN:  (VOLTUS_LGEN-3971): The following cells failed to create some of
[07/22 13:00:30    820s] the PGV views:
[07/22 13:00:30    820s]  CELL                      				 REASON                    
[07/22 13:00:30    820s]  ==== 							 ====== 
[07/22 13:00:30    820s]  SDFF4RX1                  				 No PowerPin found in LEF.
[07/22 13:00:30    820s]  
[07/22 13:00:30    820s]  SDFF4RX2                  				 No PowerPin found in LEF.
[07/22 13:00:30    820s]  
[07/22 13:00:30    820s] 
[07/22 13:00:30    820s] Finished PGV Library Generator at 13:00:30 07/22/2025 (cpu=0:00:02, real=0:00:06, peak mem=2671.43MB)
[07/22 13:00:30    820s] Current Innovus resource usage: (total cpu=0:13:05, real=0:44:14, mem=2671.43MB)
[07/22 13:00:30    827s] 
[07/22 13:00:30    827s] Begin ERA Data Preparation
[07/22 13:00:30    827s] All Virtual Vias and Virtual followpins have been skipped. No incremental def would be generated.
[07/22 13:00:30    827s] Ended ERA Data Preparation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2609.82MB/4460.91MB/3259.58MB)
[07/22 13:00:30    827s] 
[07/22 13:00:30    828s] * voltus_rail
[07/22 13:00:30    828s] *	Version v21.15-s076_1 (09/23/2022 08:39:08)
[07/22 13:00:30    828s] *	Copyright 2007 - 2017 Cadence Design Systems, Inc.
[07/22 13:00:30    828s] *
[07/22 13:00:30    828s] *	Run by nielit on Tue Jul 22 13:00:30 2025
[07/22 13:00:30    828s] 
[07/22 13:00:30    828s] *	Executing 64 bit version on host: c7
[07/22 13:00:30    828s] *
[07/22 13:00:30    828s] 
[07/22 13:00:30    828s] 
[07/22 13:00:30    828s] Started Rail Analysis at 13:00:28 07/22/2025
[07/22 13:00:30    828s] 
[07/22 13:00:30    828s] 
[07/22 13:00:30    828s] Multi-CPU Configuration:
[07/22 13:00:30    828s] 	#CPU: 1
[07/22 13:00:30    828s] 	Mode: local
[07/22 13:00:30    828s] 	Host: c7
[07/22 13:00:30    828s] 
[07/22 13:00:30    828s] Analyze Rail Settings:
[07/22 13:00:30    828s] 	Temp directory: /tmp/innovus_temp_29980_c7_nielit_YjTBXi
[07/22 13:00:30    828s] 	Output directory: ./run1
[07/22 13:00:30    828s] 	Run directory: ./run1/VDD_25C_avg_18
[07/22 13:00:30    828s] 
[07/22 13:00:30    828s] 
[07/22 13:00:30    828s] 
[07/22 13:00:30    828s] Running R  extraction for /tmp/innovus_temp_29980_c7_nielit_YjTBXi/eps_out_29980.def.gz ...
[07/22 13:00:30    828s] 
[07/22 13:00:30    828s] Invoking: "/home/install/INNOVUS211/tools.lnx86/ssvtools/bin/64bit/voltus_scheduler   -nt 1   -usecellid  -session_file ./work/sfe.session  -prev_session_file ./work/sfe.session.prev  -cmd ./work/voltus_scheduler.cmd" ...
[07/22 13:00:30    828s] Extraction option setup as:
[07/22 13:00:30    828s] setenv gray_data NONE
[07/22 13:00:30    828s] setenv enable_cluster_overhang_via false
[07/22 13:00:30    828s] setenv enable_dfm_mask_conflict_shape false
[07/22 13:00:30    828s] Begin Preparing Data for Parasitic Extraction
[07/22 13:00:31    828s] Extracting following DFM effects:
[07/22 13:00:31    828s] MetalFill        : n/a
[07/22 13:00:31    828s] WEE Effects      : n/a
[07/22 13:00:31    828s] Erosion Effects  : n/a
[07/22 13:00:31    828s] T/B Enlargements : n/a
[07/22 13:00:31    828s] R(w) Effects     : n/a
[07/22 13:00:31    828s] R(w,s) Effects   : n/a
[07/22 13:00:31    828s] R(sw,st) Effects : n/a
[07/22 13:00:31    828s] TC(w) Effects    : n/a
[07/22 13:00:31    828s] Some effects indicate n/a because of non-availability of relevant input data (or) requested to be off.
[07/22 13:00:31    828s] Ended Preparing Data for Parasitic Extraction: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=38.73MB/5773.18MB/3259.58MB)
[07/22 13:00:31    828s] 
[07/22 13:00:31    828s] Invoking: "/home/install/INNOVUS211/tools.lnx86/ssvtools/bin/64bit/voltus_scheduler -skip_prep -nt 1 -usecellid -session_file ./work/sfe.session -prev_session_file ./work/sfe.session.prev -cmd ./work/voltus_scheduler.cmd -zx /home/install/INNOVUS211/tools.lnx86/ssvtools/bin/64bit/voltus_extractor" ...
[07/22 13:00:31    828s] Extraction option setup as:
[07/22 13:00:31    828s] setenv gray_data NONE
[07/22 13:00:31    828s] setenv enable_cluster_overhang_via false
[07/22 13:00:31    828s] setenv enable_dfm_mask_conflict_shape false
[07/22 13:00:31    828s] Begin Parasitic Extraction
[07/22 13:00:32    828s] Extracting Progress:
[07/22 13:00:32    828s]     0% at 13:00:31 07/22/2025
[07/22 13:00:37    828s]   100% at 13:00:37 07/22/2025
[07/22 13:00:37    828s] Ended Parasitic Extraction: (cpu=0:00:01, real=0:00:05, mem(process/total/peak)=16.89MB/4964.76MB/3259.58MB)
[07/22 13:00:37    828s] 
[07/22 13:00:37    828s] Invoking: "/home/install/INNOVUS211/tools.lnx86/ssvtools/bin/64bit/voltus_rail_smg -cmd ./run1/voltus_rail_smg.VDD.cmd -l ./run1/voltus_rail_smg.VDD.log" ...
[07/22 13:00:37    828s] Begin Merging power grid
[07/22 13:00:37    828s] Tech reference temperature: 25
[07/22 13:00:37    828s] Target temperature: 25
[07/22 13:00:37    828s] 
[07/22 13:00:37    828s] Grid Statistics of Net VDD:
[07/22 13:00:37    828s] - NODE
[07/22 13:00:37    828s]   Total node: 71015
[07/22 13:00:37    828s]     Top Level grid node: 71015
[07/22 13:00:37    828s]       Top level interface node: 13362
[07/22 13:00:37    828s]     Missing interface node: 0
[07/22 13:00:37    828s]     Cell internal node: 0
[07/22 13:00:37    828s] - ELEM
[07/22 13:00:37    828s]   Total element: 76594
[07/22 13:00:37    828s]     Top Level grid element: 76594
[07/22 13:00:37    828s]     Cell internal element: 0
[07/22 13:00:37    828s] - INST
[07/22 13:00:37    828s]   Instance logically connected: 13362
[07/22 13:00:37    828s]     Tech: 13362
[07/22 13:00:37    828s]     StdCell: 0
[07/22 13:00:37    828s]     Macro:
[07/22 13:00:37    828s]       Early: 0
[07/22 13:00:37    828s]       IR: 0
[07/22 13:00:37    828s]       EM: 0
[07/22 13:00:37    828s]     Current Region:  0
[07/22 13:00:37    828s]   Dropped instance due to missing/incomplete cell library: 0
[07/22 13:00:37    828s] - TAP
[07/22 13:00:37    828s]   Total tap: 13362
[07/22 13:00:37    828s] 
[07/22 13:00:37    828s] Ended Merging power grid: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=36.88MB/5035.56MB/3259.58MB)
[07/22 13:00:37    828s] 
[07/22 13:00:37    828s] Begin Preparing Data for Rail Analysis
[07/22 13:00:37    828s]   Power Pin Location File: /home/nielit/Project_Moumita/RTLtoGDSII_5_0/counter_design_database_45nm/physical_design/project.pp
[07/22 13:00:37    828s]   # Voltage Source Added/Total (%): 2/2 (100.00%)
[07/22 13:00:37    828s] 
[07/22 13:00:37    828s]   Power Database: run1/static_VDD.ptiavg
[07/22 13:00:37    828s]   # Current Taps Matched/Total (%): 13362/13362 (100.00%)
[07/22 13:00:37    828s]   # Instances Matched: 13362
[07/22 13:00:37    828s] Ended Preparing Data for Rail Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=110.97MB/5673.90MB/3259.58MB)
[07/22 13:00:37    828s] 
[07/22 13:00:37    828s] 
[07/22 13:00:37    828s] Begin PowerGrid Integrity Analysis
[07/22 13:00:37    828s] Ended PowerGrid Integrity Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=110.97MB/5673.90MB/3259.58MB)
[07/22 13:00:37    828s] 
[07/22 13:00:37    828s] 
[07/22 13:00:37    828s] Begin Steady-State Analysis
[07/22 13:00:38    828s] Ended Steady-State Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=143.29MB/5810.82MB/3259.58MB)
[07/22 13:00:38    828s] 
[07/22 13:00:38    828s] 
[07/22 13:00:38    828s] Begin Report Generation
[07/22 13:00:38    828s] 
[07/22 13:00:38    828s] 
[07/22 13:00:38    828s] Net VDD:
[07/22 13:00:38    828s] 
[07/22 13:00:38    828s] 
[07/22 13:00:38    828s] Begin Preparing Database for Report Generation
[07/22 13:00:38    828s] 
[07/22 13:00:38    828s] Circuit profile:
[07/22 13:00:38    828s]                                                       Current    Voltage
[07/22 13:00:38    828s] Layer Name                       Nodes   Resistors    Sources    Sources
[07/22 13:00:38    828s] ----- --------------------  ----------  ----------  ---------  ---------
[07/22 13:00:38    828s] 0     METAL_11                     126         124          0          0
[07/22 13:00:38    828s] 1     VIA_10                         0         126          0          0
[07/22 13:00:38    828s] 2     METAL_10                    5733        5670          0          2
[07/22 13:00:38    828s] 3     VIA_9                          0        5607          0          0
[07/22 13:00:38    828s] 4     METAL_9                     5607           0          0          0
[07/22 13:00:38    828s] 5     VIA_8                          0        5607          0          0
[07/22 13:00:38    828s] 6     METAL_8                     5607           0          0          0
[07/22 13:00:38    828s] 7     VIA_7                          0        5607          0          0
[07/22 13:00:38    828s] 8     METAL_7                     5607           0          0          0
[07/22 13:00:38    828s] 9     VIA_6                          0        5607          0          0
[07/22 13:00:38    828s] 10    METAL_6                     5607           0          0          0
[07/22 13:00:38    828s] 11    VIA_5                          0        5607          0          0
[07/22 13:00:38    828s] 12    METAL_5                     5607           0          0          0
[07/22 13:00:38    828s] 13    VIA_4                          0        5607          0          0
[07/22 13:00:38    828s] 14    METAL_4                     5607           0          0          0
[07/22 13:00:38    828s] 15    VIA_3                          0        5607          0          0
[07/22 13:00:38    828s] 16    METAL_3                     5607           0          0          0
[07/22 13:00:38    828s] 17    VIA_2                          0        5607          0          0
[07/22 13:00:38    828s] 18    METAL_2                     5607           0          0          0
[07/22 13:00:38    828s] 19    VIA_1                          0        5607          0          0
[07/22 13:00:38    828s] 20    METAL_1                    20300       20211      13021          0
[07/22 13:00:38    828s]                             ----------  ----------  ---------  ---------
[07/22 13:00:38    828s] 21    Circuit total              71016       76594      13021          2
[07/22 13:00:38    828s] Ended Preparing Database for Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=415.03MB/6068.03MB/3259.58MB)
[07/22 13:00:38    828s] 
[07/22 13:00:38    828s] Initializing Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=415.03MB/6068.03MB/3259.58MB)
[07/22 13:00:39    828s] 
[07/22 13:00:39    828s] Begin IR Drop (Linear) Report Generation
[07/22 13:00:39    828s]   Voltage: 0.9
[07/22 13:00:39    828s]   Threshold: 0.81
[07/22 13:00:39    828s]   Minimum, Average, Maximum IR Drop: 0.898V, 0.898V, 0.900V
[07/22 13:00:40    828s]     Range 1(    0.898V  -      0.898V ):     40804 ( 57.46%)
[07/22 13:00:40    828s]     Range 2(    0.898V  -      0.898V ):     11291 ( 15.90%)
[07/22 13:00:40    828s]     Range 3(    0.898V  -      0.899V ):      9587 ( 13.50%)
[07/22 13:00:40    828s]     Range 4(    0.899V  -      0.899V ):      5234 (  7.37%)
[07/22 13:00:40    828s]     Range 5(    0.899V  -      0.899V ):      2292 (  3.23%)
[07/22 13:00:40    828s]     Range 6(    0.899V  -      0.899V ):      1085 (  1.53%)
[07/22 13:00:40    828s]     Range 7(    0.899V  -      0.900V ):       565 (  0.80%)
[07/22 13:00:40    828s]     Range 8(    0.900V  -      0.900V ):       157 (  0.22%)
[07/22 13:00:40    828s]     Layer with maximum IR Drop:  METAL_10
[07/22 13:00:40    828s]       METAL_11: 0.0019653 [0.89793 - 0.8999]
[07/22 13:00:40    828s]       METAL_10: 0.0020759 [0.89792 - 0.9]
[07/22 13:00:40    828s]       METAL_9: 0.0020733 [0.89792 - 0.9]
[07/22 13:00:40    828s]       METAL_8: 0.0020723 [0.89792 - 0.9]
[07/22 13:00:40    828s]       METAL_7: 0.0020481 [0.89792 - 0.89997]
[07/22 13:00:40    828s]       METAL_6: 0.0020238 [0.89792 - 0.89995]
[07/22 13:00:40    828s]       METAL_5: 0.0019995 [0.89792 - 0.89992]
[07/22 13:00:40    828s]       METAL_4: 0.0019752 [0.89792 - 0.8999]
[07/22 13:00:40    828s]       METAL_3: 0.0019509 [0.89792 - 0.89987]
[07/22 13:00:40    828s]       METAL_2: 0.0019267 [0.89792 - 0.89985]
[07/22 13:00:40    828s]       METAL_1: 0.0019026 [0.89792 - 0.89982]
[07/22 13:00:40    828s]   IR Report: ./run1/VDD_25C_avg_18/Reports/VDD/VDD.main.rpt
[07/22 13:00:40    828s]   GIF plot: ./run1/VDD_25C_avg_18/Reports/VDD/ir_linear.gif
[07/22 13:00:40    828s] Ended IR Drop (Linear) Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=463.03MB/6068.03MB/3259.58MB)
[07/22 13:00:40    828s] 
[07/22 13:00:40    828s] 
[07/22 13:00:40    828s] Begin IR Drop (Limit) Report Generation
[07/22 13:00:40    828s]   Voltage: 0.9
[07/22 13:00:40    828s]   Threshold: 0.81
[07/22 13:00:40    828s]   Minimum, Average, Maximum IR Drop: 0.898V, 0.898V, 0.900V
[07/22 13:00:40    828s]     Range 1(    0.810V  -      0.810V ):         0 (  0.00%)
[07/22 13:00:40    828s]     Range 2(    0.810V  -      0.818V ):         0 (  0.00%)
[07/22 13:00:40    828s]     Range 3(    0.818V  -      0.825V ):         0 (  0.00%)
[07/22 13:00:40    828s]     Range 4(    0.825V  -      0.832V ):         0 (  0.00%)
[07/22 13:00:40    828s]     Range 5(    0.832V  -      0.840V ):         0 (  0.00%)
[07/22 13:00:40    828s]     Range 6(    0.840V  -      0.847V ):         0 (  0.00%)
[07/22 13:00:40    828s]     Range 7(    0.847V  -      0.855V ):         0 (  0.00%)
[07/22 13:00:40    828s]     Range 8(    0.855V  -      0.900V ):     71015 (100.00%)
[07/22 13:00:40    828s]     Layer with maximum IR Drop:  METAL_10
[07/22 13:00:40    828s]       METAL_11: 0.0019653 [0.89793 - 0.8999]
[07/22 13:00:40    828s]       METAL_10: 0.0020759 [0.89792 - 0.9]
[07/22 13:00:40    828s]       METAL_9: 0.0020733 [0.89792 - 0.9]
[07/22 13:00:40    828s]       METAL_8: 0.0020723 [0.89792 - 0.9]
[07/22 13:00:40    828s]       METAL_7: 0.0020481 [0.89792 - 0.89997]
[07/22 13:00:40    828s]       METAL_6: 0.0020238 [0.89792 - 0.89995]
[07/22 13:00:40    828s]       METAL_5: 0.0019995 [0.89792 - 0.89992]
[07/22 13:00:40    828s]       METAL_4: 0.0019752 [0.89792 - 0.8999]
[07/22 13:00:40    828s]       METAL_3: 0.0019509 [0.89792 - 0.89987]
[07/22 13:00:40    828s]       METAL_2: 0.0019267 [0.89792 - 0.89985]
[07/22 13:00:40    828s]       METAL_1: 0.0019026 [0.89792 - 0.89982]
[07/22 13:00:40    828s]   IR Report: ./run1/VDD_25C_avg_18/Reports/VDD/VDD.main.rpt
[07/22 13:00:40    828s]   GIF plot: ./run1/VDD_25C_avg_18/Reports/VDD/ir_limit.gif
[07/22 13:00:40    828s] Ended IR Drop (Limit) Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=465.03MB/6068.03MB/3259.58MB)
[07/22 13:00:40    828s] 
[07/22 13:00:40    828s] 
[07/22 13:00:40    828s] Begin Tap Current Report Generation
[07/22 13:00:40    828s]   Minimum, Average, Maximum Tap Current: 11.575pA, 0.147uA, 2.298uA
[07/22 13:00:40    828s]   Total Current: 1.921mA
[07/22 13:00:40    828s]     Range 1(   1.000mA  -     1.000GA ):         0 (  0.00%)
[07/22 13:00:40    828s]     Range 2( 100.000uA  -     1.000mA ):         0 (  0.00%)
[07/22 13:00:40    828s]     Range 3(  10.000uA  -   100.000uA ):         0 (  0.00%)
[07/22 13:00:40    828s]     Range 4(   1.000uA  -    10.000uA ):        64 (  0.49%)
[07/22 13:00:40    828s]     Range 5( 100.000nA  -     1.000uA ):      4310 ( 33.10%)
[07/22 13:00:40    828s]     Range 6(  10.000nA  -   100.000nA ):      8016 ( 61.56%)
[07/22 13:00:40    828s]     Range 7(   1.000nA  -    10.000nA ):       361 (  2.77%)
[07/22 13:00:40    828s]     Range 8(    0.000A  -     1.000nA ):       270 (  2.07%)
[07/22 13:00:40    828s]   GIF plot: ./run1/VDD_25C_avg_18/Reports/VDD/tc.gif
[07/22 13:00:40    828s] Ended Tap Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=465.03MB/6068.03MB/3259.58MB)
[07/22 13:00:40    828s] 
[07/22 13:00:40    828s] 
[07/22 13:00:40    828s] Begin Instance Based IR Drop Report Generation
[07/22 13:00:40    828s]   Minimum, Average, Maximum Instance Based IR Drop: 0.898V, 0.898V, 0.900V
[07/22 13:00:40    828s]     Range 1(    0.810V  -      0.810V ):         0 (  0.00%)
[07/22 13:00:40    828s]     Range 2(    0.810V  -      0.817V ):         0 (  0.00%)
[07/22 13:00:40    828s]     Range 3(    0.817V  -      0.825V ):         0 (  0.00%)
[07/22 13:00:40    828s]     Range 4(    0.825V  -      0.832V ):         0 (  0.00%)
[07/22 13:00:40    828s]     Range 5(    0.832V  -      0.840V ):         0 (  0.00%)
[07/22 13:00:40    828s]     Range 6(    0.840V  -      0.847V ):         0 (  0.00%)
[07/22 13:00:40    828s]     Range 7(    0.847V  -      0.855V ):         0 (  0.00%)
[07/22 13:00:40    828s]     Range 8(    0.855V  -      0.900V ):     13021 (100.00%)
[07/22 13:00:40    828s]   GIF plot: ./run1/VDD_25C_avg_18/Reports/VDD/iv.gif
[07/22 13:00:40    828s] Ended Instance Based IR Drop Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=465.64MB/6068.03MB/3259.58MB)
[07/22 13:00:40    828s] 
[07/22 13:00:40    828s] 
[07/22 13:00:40    828s] Begin Voltage Source Current Report Generation
[07/22 13:00:40    828s]   Minimum, Average, Maximum Voltage Source Current: -1.141mA, -0.960mA, -0.780mA
[07/22 13:00:40    828s]   Total Current: -1.921mA
[07/22 13:00:40    828s]     Range 1(  -1.141mA  -    -1.096mA ):         1 ( 50.00%)
[07/22 13:00:40    828s]     Range 2(  -1.096mA  -    -1.051mA ):         0 (  0.00%)
[07/22 13:00:40    828s]     Range 3(  -1.051mA  -    -1.005mA ):         0 (  0.00%)
[07/22 13:00:40    828s]     Range 4(  -1.005mA  -    -0.960mA ):         0 (  0.00%)
[07/22 13:00:40    828s]     Range 5(  -0.960mA  -    -0.915mA ):         0 (  0.00%)
[07/22 13:00:40    828s]     Range 6(  -0.915mA  -    -0.870mA ):         0 (  0.00%)
[07/22 13:00:40    828s]     Range 7(  -0.870mA  -    -0.825mA ):         0 (  0.00%)
[07/22 13:00:40    828s]     Range 8(  -0.825mA  -    -0.780mA ):         1 ( 50.00%)
[07/22 13:00:40    828s]   GIF plot: ./run1/VDD_25C_avg_18/Reports/VDD/vc.gif
[07/22 13:00:40    828s] Ended Voltage Source Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=467.64MB/6068.03MB/3259.58MB)
[07/22 13:00:40    828s] 
[07/22 13:00:40    828s] 
[07/22 13:00:40    828s] Begin Resistor Current Report Generation
[07/22 13:00:40    828s]   Minimum, Average, Maximum Resistor Current: 0.000A, 3.191uA, 0.760mA
[07/22 13:00:40    828s]     Range 1(   1.000mA  -     1.000GA ):         0 (  0.00%)
[07/22 13:00:40    828s]     Range 2( 100.000uA  -     1.000mA ):       153 (  0.20%)
[07/22 13:00:40    828s]     Range 3(  10.000uA  -   100.000uA ):      5990 (  7.82%)
[07/22 13:00:40    828s]     Range 4(   1.000uA  -    10.000uA ):     18556 ( 24.23%)
[07/22 13:00:40    828s]     Range 5(   0.100uA  -     1.000uA ):     39084 ( 51.03%)
[07/22 13:00:40    828s]     Range 6(  10.000nA  -     0.100uA ):      7311 (  9.55%)
[07/22 13:00:40    828s]     Range 7(   1.000nA  -    10.000nA ):         0 (  0.00%)
[07/22 13:00:40    828s]     Range 8(    0.000A  -     1.000nA ):      5500 (  7.18%)
[07/22 13:00:40    828s]   GIF plot: ./run1/VDD_25C_avg_18/Reports/VDD/rc.gif
[07/22 13:00:41    828s] Ended Resistor Current Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=575.64MB/6068.03MB/3259.58MB)
[07/22 13:00:41    828s] 
[07/22 13:00:41    828s] 
[07/22 13:00:41    828s] Begin Resistor Voltage Report Generation
[07/22 13:00:41    828s]   Minimum, Average, Maximum Resistor Voltage: 0.000V, 2.295uV, 0.121mV
[07/22 13:00:41    828s]     Range 1(   0.106mV  -     0.121mV ):         4 (  0.01%)
[07/22 13:00:41    828s]     Range 2(  90.525uV  -     0.106mV ):         4 (  0.01%)
[07/22 13:00:41    828s]     Range 3(  75.437uV  -    90.525uV ):        35 (  0.05%)
[07/22 13:00:41    828s]     Range 4(  60.350uV  -    75.437uV ):        53 (  0.07%)
[07/22 13:00:41    828s]     Range 5(  45.262uV  -    60.350uV ):        89 (  0.12%)
[07/22 13:00:41    828s]     Range 6(  30.175uV  -    45.262uV ):       276 (  0.36%)
[07/22 13:00:41    828s]     Range 7(  15.087uV  -    30.175uV ):      1728 (  2.26%)
[07/22 13:00:41    828s]     Range 8(    0.000V  -    15.087uV ):     74405 ( 97.14%)
[07/22 13:00:41    828s]   GIF plot: ./run1/VDD_25C_avg_18/Reports/VDD/rv.gif
[07/22 13:00:41    828s] Ended Resistor Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=577.64MB/6068.03MB/3259.58MB)
[07/22 13:00:41    828s] 
[07/22 13:00:41    828s] 
[07/22 13:00:41    828s] Begin Power Gate I/Idsat Report Generation
[07/22 13:00:41    828s]   No data found.
[07/22 13:00:41    828s] Ended Power Gate I/Idsat Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=577.64MB/6068.03MB/3259.58MB)
[07/22 13:00:41    828s] 
[07/22 13:00:41    828s] 
[07/22 13:00:41    828s] Begin Power Gate Voltage Report Generation
[07/22 13:00:41    828s]   No data found.
[07/22 13:00:41    828s] Ended Power Gate Voltage Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=577.64MB/6068.03MB/3259.58MB)
[07/22 13:00:41    828s] 
[07/22 13:00:41    828s] 
[07/22 13:00:41    828s] Begin Voltage Across Vias and Contacts Report Generation
[07/22 13:00:41    828s] Ended Voltage Across Vias and Contacts Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=577.64MB/6068.03MB/3259.58MB)
[07/22 13:00:41    828s] 
[07/22 13:00:41    828s] 
[07/22 13:00:41    828s] Begin Weak Grid Connectivity Report
[07/22 13:00:41    828s] Ended Weak Grid Connectivity Report: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=577.64MB/6068.03MB/3259.58MB)
[07/22 13:00:41    828s] 
[07/22 13:00:41    828s] 
[07/22 13:00:41    828s] Begin Grid Integrity Report Generation
[07/22 13:00:41    828s]   # Missing Cell Power-Grid Views: 0
[07/22 13:00:41    828s]   # Physically Disconnected Instances: 0
[07/22 13:00:41    828s]   # Instances with Floating Power Pins: 0
[07/22 13:00:41    828s]   # Disconnected Wire Segments: 0
[07/22 13:00:41    828s]   # Weakly Connected Metal Segments: 0
[07/22 13:00:41    828s]   # Dropped Voltage Sources: 0
[07/22 13:00:41    828s] Ended Grid Integrity Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=577.64MB/6068.03MB/3259.58MB)
[07/22 13:00:41    828s] 
[07/22 13:00:41    828s] Ended Report Generation: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=577.64MB/6068.03MB/3259.58MB)
[07/22 13:00:41    828s] 
[07/22 13:00:41    828s] 
[07/22 13:00:41    828s] Rail Analysis Statistics:
[07/22 13:00:41    828s] Warning messages:      0
[07/22 13:00:41    828s] Error messages:        0
[07/22 13:00:41    828s] 
[07/22 13:00:41    828s] Rail Analysis completed successfully.
[07/22 13:00:41    828s] 
[07/22 13:00:41    828s] Finished Rail Analysis at 13:00:41 07/22/2025 (cpu=0:00:06, real=0:00:13, peak mem=3258.22MB)
[07/22 13:00:41    828s] Current Innovus resource usage: (total cpu=0:13:07, real=0:44:25, mem=3187.99MB)
[07/22 13:00:41    834s] @innovus 370> QXcbConnection: XCB error: 3 (BadWindow), sequence: 2186, resource id: 37883989, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2187, resource id: 37883989, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2188, resource id: 37883992, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2189, resource id: 37883992, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2190, resource id: 37883995, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2191, resource id: 37883995, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2192, resource id: 37883998, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2193, resource id: 37883998, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2194, resource id: 37884001, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2195, resource id: 37884001, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2196, resource id: 37884004, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2197, resource id: 37884004, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2198, resource id: 37884007, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2199, resource id: 37884007, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2200, resource id: 37884010, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2201, resource id: 37884010, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2202, resource id: 37884013, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2203, resource id: 37884013, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2204, resource id: 37884016, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2205, resource id: 37884016, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2206, resource id: 37884019, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2207, resource id: 37884019, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2208, resource id: 37884022, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2209, resource id: 37884022, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2210, resource id: 37884025, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2211, resource id: 37884025, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2212, resource id: 37884028, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2213, resource id: 37884028, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2219, resource id: 37884031, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2222, resource id: 37884206, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2225, resource id: 37884209, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2228, resource id: 37884212, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2231, resource id: 37884215, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2234, resource id: 37884218, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2237, resource id: 37884537, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2240, resource id: 37884540, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2243, resource id: 37884861, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2246, resource id: 37884864, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2249, resource id: 37884878, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2252, resource id: 37884881, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2255, resource id: 37884884, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2258, resource id: 37884887, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2261, resource id: 37884890, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2264, resource id: 37884893, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2267, resource id: 37884896, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2270, resource id: 37884899, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2273, resource id: 37884902, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2276, resource id: 37884905, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2283, resource id: 37884908, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2286, resource id: 37884911, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2289, resource id: 37885086, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2292, resource id: 37885089, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2295, resource id: 37885092, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2298, resource id: 37885095, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2301, resource id: 37885098, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2304, resource id: 37885417, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2307, resource id: 37885420, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2310, resource id: 37885741, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2313, resource id: 37885744, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2316, resource id: 37885758, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2319, resource id: 37885761, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2322, resource id: 37885764, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2325, resource id: 37885767, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2328, resource id: 37885770, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2331, resource id: 37885773, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2334, resource id: 37885776, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2337, resource id: 37885779, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2340, resource id: 37885782, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2343, resource id: 37885785, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2346, resource id: 37885788, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2349, resource id: 37885791, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2352, resource id: 37885794, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2355, resource id: 37885797, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2358, resource id: 37885800, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2361, resource id: 37885803, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2364, resource id: 37885806, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2367, resource id: 37885809, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2370, resource id: 37885812, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2373, resource id: 37885815, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2376, resource id: 37885818, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2379, resource id: 37885821, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2382, resource id: 37885824, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2385, resource id: 37885827, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2388, resource id: 37885830, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2389, resource id: 37885830, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2392, resource id: 37885833, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2395, resource id: 37885836, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2396, resource id: 37886011, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2397, resource id: 37886011, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2398, resource id: 37886014, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2399, resource id: 37886014, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2400, resource id: 37886017, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2401, resource id: 37886017, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2402, resource id: 37886020, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2403, resource id: 37886020, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2406, resource id: 37886023, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2409, resource id: 37886026, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2412, resource id: 37886029, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2415, resource id: 37886032, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2416, resource id: 37886035, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2417, resource id: 37886035, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2418, resource id: 37886038, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2419, resource id: 37886038, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2420, resource id: 37886041, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2421, resource id: 37886041, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2422, resource id: 37886044, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2423, resource id: 37886044, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2424, resource id: 37886047, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2425, resource id: 37886047, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2428, resource id: 37886050, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2429, resource id: 37886369, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2430, resource id: 37886369, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2431, resource id: 37886372, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2432, resource id: 37886372, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2435, resource id: 37886375, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2438, resource id: 37886378, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2439, resource id: 37886699, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2440, resource id: 37886699, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2441, resource id: 37886702, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2442, resource id: 37886702, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2445, resource id: 37886705, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2448, resource id: 37886708, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2449, resource id: 37886722, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2450, resource id: 37886722, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2451, resource id: 37886725, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2452, resource id: 37886725, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2453, resource id: 37886728, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2454, resource id: 37886728, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2455, resource id: 37886731, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2456, resource id: 37886731, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2459, resource id: 37886734, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2462, resource id: 37886737, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2465, resource id: 37886740, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2468, resource id: 37886743, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2471, resource id: 37886746, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2474, resource id: 37886749, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2477, resource id: 37886752, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2480, resource id: 37886755, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2481, resource id: 37886758, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2482, resource id: 37886758, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2483, resource id: 37886761, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2484, resource id: 37886761, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2487, resource id: 37886764, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2490, resource id: 37886767, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2491, resource id: 37886770, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2492, resource id: 37886770, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2493, resource id: 37886773, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2494, resource id: 37886773, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2497, resource id: 37886776, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2500, resource id: 37886779, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2501, resource id: 37886954, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2502, resource id: 37886954, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2503, resource id: 37886957, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2504, resource id: 37886957, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2505, resource id: 37886960, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2506, resource id: 37886960, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2507, resource id: 37886963, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2508, resource id: 37886963, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2511, resource id: 37886966, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2514, resource id: 37886969, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2517, resource id: 37886972, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2520, resource id: 37886975, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2522, resource id: 37886978, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2523, resource id: 37886978, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2524, resource id: 37886981, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2525, resource id: 37886981, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2526, resource id: 37886984, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2527, resource id: 37886984, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2528, resource id: 37886987, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2529, resource id: 37886987, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2530, resource id: 37886990, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2531, resource id: 37886990, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2534, resource id: 37886993, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2535, resource id: 37887312, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2536, resource id: 37887312, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2537, resource id: 37887315, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2538, resource id: 37887315, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2541, resource id: 37887318, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2544, resource id: 37887321, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2545, resource id: 37887642, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2546, resource id: 37887642, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2547, resource id: 37887645, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2548, resource id: 37887645, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2551, resource id: 37887648, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2554, resource id: 37887651, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2555, resource id: 37887665, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2556, resource id: 37887665, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2557, resource id: 37887668, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2558, resource id: 37887668, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2559, resource id: 37887671, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2560, resource id: 37887671, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2561, resource id: 37887674, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2562, resource id: 37887674, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2565, resource id: 37887677, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2568, resource id: 37887680, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2571, resource id: 37887683, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2574, resource id: 37887686, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2577, resource id: 37887689, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2580, resource id: 37887692, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2583, resource id: 37887695, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2586, resource id: 37887698, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2587, resource id: 37887701, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2588, resource id: 37887701, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2589, resource id: 37887704, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2590, resource id: 37887704, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2591, resource id: 37887707, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2592, resource id: 37887707, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2593, resource id: 37887710, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2594, resource id: 37887710, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2595, resource id: 37887713, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2596, resource id: 37887713, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2597, resource id: 37887716, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2598, resource id: 37887716, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2599, resource id: 37887719, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2600, resource id: 37887719, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2601, resource id: 37887722, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2602, resource id: 37887722, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2603, resource id: 37887725, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2604, resource id: 37887725, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2605, resource id: 37887728, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2606, resource id: 37887728, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2607, resource id: 37887731, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2608, resource id: 37887731, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2609, resource id: 37887734, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2610, resource id: 37887734, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2611, resource id: 37887737, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2612, resource id: 37887737, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2613, resource id: 37887740, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2614, resource id: 37887740, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2615, resource id: 37887743, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2616, resource id: 37887743, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2617, resource id: 37887746, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2618, resource id: 37887746, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2624, resource id: 37887749, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2627, resource id: 37887752, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2630, resource id: 37887755, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2631, resource id: 37887758, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2632, resource id: 37887758, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2633, resource id: 37887761, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2634, resource id: 37887761, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2637, resource id: 37887764, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2640, resource id: 37887767, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2643, resource id: 37887770, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2646, resource id: 37887773, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2649, resource id: 37887776, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2652, resource id: 37887779, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2653, resource id: 37887954, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2654, resource id: 37887954, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2655, resource id: 37887957, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2656, resource id: 37887957, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2657, resource id: 37887960, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2658, resource id: 37887960, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2659, resource id: 37887963, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2660, resource id: 37887963, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2663, resource id: 37887966, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2666, resource id: 37887969, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2669, resource id: 37887972, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2672, resource id: 37887975, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2675, resource id: 37887978, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2678, resource id: 37887981, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2681, resource id: 37887984, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2684, resource id: 37887987, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2687, resource id: 37887990, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2688, resource id: 37887993, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2689, resource id: 37887993, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2692, resource id: 37887996, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2695, resource id: 37887999, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2696, resource id: 37888002, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2697, resource id: 37888002, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2698, resource id: 37888005, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2699, resource id: 37888005, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2702, resource id: 37888008, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2705, resource id: 37888011, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2706, resource id: 37888014, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2707, resource id: 37888014, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2708, resource id: 37888017, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2709, resource id: 37888017, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2712, resource id: 37888020, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2715, resource id: 37888023, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2718, resource id: 37888026, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2721, resource id: 37888029, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2724, resource id: 37888032, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2725, resource id: 37888351, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2726, resource id: 37888351, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2727, resource id: 37888354, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2728, resource id: 37888354, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2731, resource id: 37888357, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2734, resource id: 37888360, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2735, resource id: 37888681, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2736, resource id: 37888681, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2737, resource id: 37888684, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2738, resource id: 37888684, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2741, resource id: 37888687, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2744, resource id: 37888690, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2745, resource id: 37888704, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2746, resource id: 37888704, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2747, resource id: 37888707, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2748, resource id: 37888707, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2749, resource id: 37888710, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2750, resource id: 37888710, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2751, resource id: 37888713, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2752, resource id: 37888713, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2755, resource id: 37888716, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2758, resource id: 37888719, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2761, resource id: 37888722, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2764, resource id: 37888725, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2767, resource id: 37888728, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2770, resource id: 37888731, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2773, resource id: 37888734, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2776, resource id: 37888737, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2779, resource id: 37888740, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2782, resource id: 37888743, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2783, resource id: 37888746, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2784, resource id: 37888746, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2785, resource id: 37888749, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2786, resource id: 37888749, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2789, resource id: 37888752, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2792, resource id: 37888755, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2795, resource id: 37888758, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2798, resource id: 37888761, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2799, resource id: 37888764, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2800, resource id: 37888764, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2801, resource id: 37888767, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2802, resource id: 37888767, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2805, resource id: 37888770, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2808, resource id: 37888773, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2811, resource id: 37888776, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2814, resource id: 37888779, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2817, resource id: 37888782, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2820, resource id: 37888785, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2821, resource id: 37888960, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2822, resource id: 37888960, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2823, resource id: 37888963, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2824, resource id: 37888963, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2825, resource id: 37888966, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2826, resource id: 37888966, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2827, resource id: 37888969, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2828, resource id: 37888969, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2831, resource id: 37888972, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2834, resource id: 37888975, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2837, resource id: 37888978, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2840, resource id: 37888981, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2843, resource id: 37888984, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2846, resource id: 37888987, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2849, resource id: 37888990, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2852, resource id: 37888993, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2855, resource id: 37888996, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2856, resource id: 37888999, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2857, resource id: 37888999, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2860, resource id: 37889002, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2863, resource id: 37889005, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2864, resource id: 37889008, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2865, resource id: 37889008, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2866, resource id: 37889011, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2867, resource id: 37889011, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2870, resource id: 37889014, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2873, resource id: 37889017, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2874, resource id: 37889020, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2875, resource id: 37889020, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2876, resource id: 37889023, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2877, resource id: 37889023, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2880, resource id: 37889026, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2883, resource id: 37889029, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2886, resource id: 37889032, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2889, resource id: 37889035, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2892, resource id: 37889038, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2893, resource id: 37889357, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2894, resource id: 37889357, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2895, resource id: 37889360, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2896, resource id: 37889360, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2899, resource id: 37889363, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2902, resource id: 37889366, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2903, resource id: 37889687, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2904, resource id: 37889687, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2905, resource id: 37889690, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2906, resource id: 37889690, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2907, resource id: 37889693, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2908, resource id: 37889693, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2911, resource id: 37889696, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2914, resource id: 37889699, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2915, resource id: 37889702, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2916, resource id: 37889702, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2917, resource id: 37889716, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2918, resource id: 37889716, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2919, resource id: 37889719, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2920, resource id: 37889719, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2923, resource id: 37889722, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2926, resource id: 37889725, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2929, resource id: 37889728, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2932, resource id: 37889731, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2935, resource id: 37889734, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2938, resource id: 37889737, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2941, resource id: 37889740, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2944, resource id: 37889743, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2947, resource id: 37889746, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2948, resource id: 37889746, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2951, resource id: 37889749, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2954, resource id: 37889752, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2955, resource id: 37889755, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2956, resource id: 37889755, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2957, resource id: 37889758, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2958, resource id: 37889758, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2961, resource id: 37889761, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2964, resource id: 37889764, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2965, resource id: 37889767, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2966, resource id: 37889767, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2967, resource id: 37889770, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2968, resource id: 37889770, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2969, resource id: 37889773, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2970, resource id: 37889773, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2971, resource id: 37889776, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2972, resource id: 37889776, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2975, resource id: 37889779, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2978, resource id: 37889782, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2979, resource id: 37889785, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2980, resource id: 37889785, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2981, resource id: 37889788, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2982, resource id: 37889788, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2985, resource id: 37889791, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2988, resource id: 37889794, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2991, resource id: 37889797, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2994, resource id: 37889800, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2995, resource id: 37889803, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2996, resource id: 37889803, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 2999, resource id: 37889806, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3002, resource id: 37889809, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3003, resource id: 37889984, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3004, resource id: 37889984, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3005, resource id: 37889987, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3006, resource id: 37889987, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3007, resource id: 37889990, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3008, resource id: 37889990, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3009, resource id: 37889993, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3010, resource id: 37889993, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3011, resource id: 37889996, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3012, resource id: 37889996, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3013, resource id: 37889999, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3014, resource id: 37889999, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3015, resource id: 37890002, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3016, resource id: 37890002, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3017, resource id: 37890005, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3018, resource id: 37890005, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3021, resource id: 37890008, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3022, resource id: 37890011, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3023, resource id: 37890011, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3024, resource id: 37890014, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3025, resource id: 37890014, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3028, resource id: 37890017, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3031, resource id: 37890020, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3034, resource id: 37890023, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3037, resource id: 37890026, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3038, resource id: 37890029, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3039, resource id: 37890029, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3040, resource id: 37890032, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3041, resource id: 37890032, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3044, resource id: 37890035, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3047, resource id: 37890038, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3050, resource id: 37890041, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3053, resource id: 37890044, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3054, resource id: 37890047, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3055, resource id: 37890047, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3056, resource id: 37890050, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3057, resource id: 37890050, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3058, resource id: 37890053, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3059, resource id: 37890053, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3060, resource id: 37890056, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3061, resource id: 37890056, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3062, resource id: 37890059, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3063, resource id: 37890059, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3066, resource id: 37890062, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3069, resource id: 37890065, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3070, resource id: 37890068, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3071, resource id: 37890068, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3072, resource id: 37890071, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3073, resource id: 37890071, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3076, resource id: 37890074, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3079, resource id: 37890077, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3080, resource id: 37890080, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3081, resource id: 37890080, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3082, resource id: 37890083, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3083, resource id: 37890083, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3086, resource id: 37890086, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3089, resource id: 37890089, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3092, resource id: 37890092, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3095, resource id: 37890095, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3096, resource id: 37890098, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3097, resource id: 37890098, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3098, resource id: 37890101, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3099, resource id: 37890101, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3102, resource id: 37890104, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3103, resource id: 37890423, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3104, resource id: 37890423, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3105, resource id: 37890426, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3106, resource id: 37890426, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3109, resource id: 37890429, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3112, resource id: 37890432, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3113, resource id: 37890753, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3114, resource id: 37890753, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3115, resource id: 37890756, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3116, resource id: 37890756, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3119, resource id: 37890759, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3122, resource id: 37890762, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3123, resource id: 37890776, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3124, resource id: 37890776, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3125, resource id: 37890779, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3126, resource id: 37890779, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3127, resource id: 37890782, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3128, resource id: 37890782, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3129, resource id: 37890785, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3130, resource id: 37890785, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3133, resource id: 37890788, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3136, resource id: 37890791, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3139, resource id: 37890794, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3142, resource id: 37890797, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3145, resource id: 37890800, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3148, resource id: 37890803, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3151, resource id: 37890806, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3154, resource id: 37890809, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3155, resource id: 37890812, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3156, resource id: 37890812, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3157, resource id: 37890815, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3158, resource id: 37890815, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3161, resource id: 37890818, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3164, resource id: 37890821, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3165, resource id: 37890824, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3166, resource id: 37890824, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3167, resource id: 37890827, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3168, resource id: 37890827, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3171, resource id: 37890830, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3174, resource id: 37890833, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3175, resource id: 37890836, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3176, resource id: 37890836, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3177, resource id: 37890839, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3178, resource id: 37890839, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3181, resource id: 37890842, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3184, resource id: 37890845, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3185, resource id: 37890848, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3186, resource id: 37890848, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3187, resource id: 37890851, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3188, resource id: 37890851, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3189, resource id: 37890854, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3190, resource id: 37890854, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3191, resource id: 37890857, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3192, resource id: 37890857, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3195, resource id: 37890860, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3198, resource id: 37890863, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3201, resource id: 37890866, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3204, resource id: 37890869, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3205, resource id: 37890872, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3206, resource id: 37890872, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3209, resource id: 37890875, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3212, resource id: 37890878, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3213, resource id: 37891053, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3214, resource id: 37891053, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3215, resource id: 37891056, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3216, resource id: 37891056, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3217, resource id: 37891059, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3218, resource id: 37891059, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3219, resource id: 37891062, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3220, resource id: 37891062, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3221, resource id: 37891065, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3222, resource id: 37891065, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3223, resource id: 37891068, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3224, resource id: 37891068, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3225, resource id: 37891071, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3226, resource id: 37891071, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3227, resource id: 37891074, major code: 18 (ChangeProperty), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3228, resource id: 37891074, major code: 25 (SendEvent), minor code: 0
[07/22 13:00:41    834s] QXcbConnection: XCB error: 3 (BadWindow), sequence: 3231, resource id: 37891077, major code: 25 (SendEvent), minor code: 0

[07/22 13:00:54    836s] @innovus 370> read_power_rail_results -power_db run1/power.db -rail_directory run1/VDD_25C_avg_1

[07/22 13:01:56    847s] MGE PGDB.
[07/22 13:01:56    847s] MGE PGDB.
[07/22 13:01:56    847s] 
[07/22 13:01:56    847s] Begin Loading State Directory in Local GUI mode
[07/22 13:01:56    847s] 
[07/22 13:01:56    847s] 
[07/22 13:01:56    847s] Begin Initializing Design.
[07/22 13:01:56    847s] 
[07/22 13:01:56    847s] No Nets are Specified, will Load All the Nets Automatically.
[07/22 13:01:56    847s] Nets Number: 1.
[07/22 13:01:56    847s] Icf Flow Enabled   :  0
[07/22 13:01:56    847s] Loading CellIdMap Sucessfully.
[07/22 13:01:56    847s] is multi-die design:  0
[07/22 13:01:56    847s] start creating net:VDD  die: 
[07/22 13:01:56    847s] 
[07/22 13:01:56    847s] Ended Initializing Design.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2916.60MB/4982.13MB/3259.58MB)
[07/22 13:01:56    847s] 
[07/22 13:01:56    847s] 
[07/22 13:01:56    847s] Begin Building Rail DB.
[07/22 13:01:56    847s] 
[07/22 13:01:56    847s] Load instances in Voltus::Netlist::Net for Net: VDD
[07/22 13:01:56    847s] load parasitics in mThreadPool for net: VDD
[07/22 13:01:56    847s] 
[07/22 13:01:56    847s] 16683 Nodes Loaded for VDD.
[07/22 13:01:56    847s] 16832 Elements Loaded for VDD.
[07/22 13:01:56    847s] 
[07/22 13:01:56    847s] 
[07/22 13:01:56    847s] Total Nodes Number: 16683.
[07/22 13:01:56    847s] Total Elements Number: 16832.
[07/22 13:01:56    847s] 
[07/22 13:01:56    847s] 
[07/22 13:01:56    847s] Ended Building Rail DB.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2919.55MB/4982.13MB/3259.58MB)
[07/22 13:01:56    847s] 
[07/22 13:01:56    847s] 
[07/22 13:01:56    847s] Begin Building Instance DB
[07/22 13:01:56    847s] 
[07/22 13:01:56    847s] Loading Instances from PGDB.
[07/22 13:01:56    847s] 
[07/22 13:01:56    847s] 13209 Instances Loaded for VDD.
[07/22 13:01:56    847s] 
[07/22 13:01:56    848s] Begin Building Pin Map.
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] Pin Name List: [07/22 13:01:56    848s] 
[07/22 13:01:56    848s] Total Instances Number: 13209.
[07/22 13:01:56    848s] 

[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] End Building Pin Map.
[07/22 13:01:56    848s] 4 Pins Loaded.
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] Ended Building Instance DB: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2919.55MB/4982.13MB/3259.58MB)
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] Begin Loading Plots in Multi-Thread Mode
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] Begin Initializing ir Plot
[07/22 13:01:56    848s] Ended Initializing ir Plot: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2919.55MB/4982.13MB/3259.58MB)
[07/22 13:01:56    848s] Ended Initializing ir Plot: (cpu=00:00:00:000, real=00:00:00:000, pid=29980, tid=72296)
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] Begin Initializing rc Plot
[07/22 13:01:56    848s] Ended Initializing rc Plot: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2919.55MB/4982.13MB/3259.58MB)
[07/22 13:01:56    848s] Ended Initializing rc Plot: (cpu=00:00:00:000, real=00:00:00:000, pid=29980, tid=72296)
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] Begin Initializing tc Plot
[07/22 13:01:56    848s] Ended Initializing tc Plot: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2919.55MB/4982.13MB/3259.58MB)
[07/22 13:01:56    848s] Ended Initializing tc Plot: (cpu=00:00:00:000, real=00:00:00:000, pid=29980, tid=72296)
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] Begin Initializing cap Plot
[07/22 13:01:56    848s] Ended Initializing cap Plot: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2919.88MB/4982.13MB/3259.58MB)
[07/22 13:01:56    848s] Ended Initializing cap Plot: (cpu=00:00:00:000, real=00:00:00:000, pid=29980, tid=72296)
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] Begin Initializing Voltage Source Vu and Vc Plots
[07/22 13:01:56    848s] Ended Initializing Voltage Source Vu and Vc Plots: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2919.88MB/4982.13MB/3259.58MB)
[07/22 13:01:56    848s] Ended Initializing Voltage Source Vu and Vc Plots: (cpu=00:00:00:000, real=00:00:00:000, pid=29980, tid=72296)
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] Begin Initializing unc Plot
[07/22 13:01:56    848s] Ended Initializing unc Plot: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2919.88MB/4982.13MB/3259.58MB)
[07/22 13:01:56    848s] Ended Initializing unc Plot: (cpu=00:00:00:000, real=00:00:00:000, pid=29980, tid=72296)
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] Begin Initializing ivdn Plot.
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] Begin Initializing ivdd Plot.
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] Begin Initializing ipc Plot.
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] Begin Initializing ipceiv Plot.
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] Begin Initializing thermal Plot.
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] Begin Loading ir Plot for VDD.
[07/22 13:01:56    848s] 16683 Nodes of ir Loaded for VDD
[07/22 13:01:56    848s] Ended Loading ir Plot for VDD.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2920.21MB/4982.13MB/3259.58MB)Ended Loading ir Plot for VDD.: (cpu=00:00:00:001, real=00:00:00:001, pid=29980, tid=72296)
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] Begin Loading rc Plot for VDD.
[07/22 13:01:56    848s] 0 Elements of rc Loaded for VDD
[07/22 13:01:56    848s] Ended Loading rc Plot for VDD.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2920.21MB/4982.13MB/3259.58MB)Ended Loading rc Plot for VDD.: (cpu=00:00:00:000, real=00:00:00:001, pid=29980, tid=72296)
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] Begin Loading tc Plot for VDD.
[07/22 13:01:56    848s] 12858 Nodes of tc Loaded for VDD
[07/22 13:01:56    848s] Ended Loading tc Plot for VDD.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2920.21MB/4982.13MB/3259.58MB)Ended Loading tc Plot for VDD.: (cpu=00:00:00:000, real=00:00:00:001, pid=29980, tid=72296)
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] Begin Loading cap Plot for VDD.
[07/22 13:01:56    848s] 16683 Nodes of cap Loaded for VDD
[07/22 13:01:56    848s] Ended Loading cap Plot for VDD.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2920.21MB/4982.13MB/3259.58MB)Ended Loading cap Plot for VDD.: (cpu=00:00:00:000, real=00:00:00:000, pid=29980, tid=72296)
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] Begin Loading Voltage Source, Vu and Vc for All Nets.
[07/22 13:01:56    848s] 2 Nodes of vsrcs Loaded for VDD
[07/22 13:01:56    848s] 2 Nodes of vc Loaded for VDD
[07/22 13:01:56    848s] Ended Loading Voltage Source, Vu and Vc for All Nets.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2920.21MB/4982.13MB/3259.58MB)
[07/22 13:01:56    848s] Ended Loading Voltage Source, Vu and Vc for All Nets.: (cpu=00:00:00:000, real=00:00:00:000, pid=29980, tid=72296)
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] Begin Loading unc for All Nets.
[07/22 13:01:56    848s] 0 Nodes of unc Loaded for VDD
[07/22 13:01:56    848s] Ended Loading unc for All Nets.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2920.21MB/4982.13MB/3259.58MB)
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] Ended Loading unc for All Nets.: (cpu=00:00:00:000, real=00:00:00:000, pid=29980, tid=72296)
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] Begin Initializing InstPeak DB.
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] 0 Instances Loaded by Names without CellIDMap for Instance Peak Current.
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] Ended Initializing InstPeak DB.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2921.27MB/4982.13MB/3259.58MB)
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] Ended Initializing InstPeak DB.: (cpu=00:00:00:000, real=00:00:00:000, pid=29980, tid=72296)
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] Begin Initializing IVDN DB.
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] 0 Instances Loaded by Names without CellIDMap for IVDN.
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] Ended Initializing IVDN DB.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2920.21MB/4982.13MB/3259.58MB)
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] Ended Initializing IVDN DB.: (cpu=00:00:00:000, real=00:00:00:000, pid=29980, tid=72296)
[07/22 13:01:56    848s] 13209 Instance Based Instances Voltage Net Loaded for VDD (Worst, timing)
[07/22 13:01:56    848s] 13209 Instance Based Instances Voltage Net Loaded for VDD (Avg, timing)
[07/22 13:01:56    848s] 13209 Instance Based Instances Voltage Net Loaded for VDD (Worst, whole)
[07/22 13:01:56    848s] 13209 Instance Based Instances Voltage Net Loaded for VDD (Avg, whole)
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] Begin Initializing IVDD DB.
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] 0 Instances Loaded by Names without CellIDMap for IVDD.
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] Ended Initializing IVDD DB.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2921.27MB/4982.13MB/3259.58MB)
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] Ended Initializing IVDD DB.: (cpu=00:00:00:000, real=00:00:00:000, pid=29980, tid=72296)
[07/22 13:01:56    848s] Ended Loading ivdd and ivdn for All Nets.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2921.27MB/4982.13MB/3259.58MB)
[07/22 13:01:56    848s] Ended Loading ivdd and ivdn for All Nets.: (cpu=00:00:00:003, real=00:00:00:004, pid=29980, tid=72296)
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] [Warning] Can not get instance peak current and instance switch data under path: run1/VDD_25C_avg_1/Reports/ResultDB/info.json
[07/22 13:01:56    848s] [Error] No IVDD Nets Pairs for creating Mcyc.
[07/22 13:01:56    848s] Begin Loading EIV Window instance switch and peak current for All Nets.
[07/22 13:01:56    848s] Begin Initializing McycDB.
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] Ended Loading EIV Window instance switch and peak current for All Nets.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2921.27MB/4982.13MB/3259.58MB)
[07/22 13:01:56    848s] Ended Loading EIV Window instance switch and peak current for All Nets.: (cpu=00:00:00:000, real=00:00:00:001, pid=29980, tid=72296)
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] Thermal file not found, so no thermal data
[07/22 13:01:56    848s] Ended Loading ir Plot percentage data.: (cpu=00:00:00:000, real=00:00:00:000, pid=29980, tid=72296)
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] Ended Loading Plots in Multi-Thread Mode: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2921.27MB/4982.13MB/3259.58MB)
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] Begin Loading power.db in main thread.
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s] Begin Power Analysis
[07/22 13:01:56    848s] 
[07/22 13:01:56    848s]              0V	    VSS
[07/22 13:01:56    848s]            0.9V	    VDD
[07/22 13:01:56    848s] Begin Restoring Power Databases
[07/22 13:01:56    848s] Begin Restoring Binary Database : run1/power.db
[07/22 13:01:57    848s] ** INFO:  (VOLTUS_POWR-3042): Load clock data from database: total of '0' clocks
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] ** INFO:  (VOLTUS_POWR-3043): Load rail data from database: total of '1' rails
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] ** INFO:  (VOLTUS_POWR-3044): Load net data from database: total of '16934' nets
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] ** INFO:  (VOLTUS_POWR-3045): Load instance data from database: total of '13209' instances
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Ended Restoring Binary Database : run1/power.db: (cpu=0:00:00,
[07/22 13:01:57    848s] real=0:00:00, mem(process/total/peak)=3184.71MB/5497.34MB/3259.58MB)
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] ** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] ### Start verbose source output (echo_comments mode) for 'run1/power.db.cnstr.tcl' ...
[07/22 13:01:57    848s] @set_default_switching_activity -input_activity 0.200000 -period 10.000000ns
[07/22 13:01:57    848s] ** INFO:  (VOLTUS_POWR-3229): Using user defined default frequency 100MHz for power calculation.
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] 'set_default_switching_activity' finished successfully.
[07/22 13:01:57    848s] @set_power_analysis_mode -view wc -compatible_internal_power true -corner max -create_binary_db true -handle_glitch false -disable_static false -handle_tri_state false -honor_negative_energy true -ignore_control_signals true -ignore_inout_pin_cap false -state_dependent_leakage true -worst_case_vector_activity false -worst_case_vector_activity_for_clk true -honor_net_activity true -honor_net_activity_with_pin true -honor_net_activity_for_tcf false -honor_sublevel_activity true -method static -report_black_boxes false -enable_input_net_power false -enable_state_propagation false -split_bus_power false -transition_time_method max -write_static_currents true -x_transition_factor 0.500000 -z_transition_factor 0.250000 -report_missing_nets false
[07/22 13:01:57    848s] ** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] ### End verbose source output for 'run1/power.db.cnstr.tcl'.
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Ended Loading power.db in main thread.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2462.57MB/4574.34MB/3259.58MB)
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Begin Loading power plots in Multi-Thread mode.
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] [Warning] Cannot get decap instances successfully.
[07/22 13:01:57    848s] Ended Loading ip Plot.: (cpu=00:00:00:010, real=00:00:00:010, pid=29980, tid=72296)
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Ended Loading ip_i Plot.: (cpu=00:00:00:007, real=00:00:00:007, pid=29980, tid=72296)
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Ended Loading ip_s Plot.: (cpu=00:00:00:006, real=00:00:00:006, pid=29980, tid=72296)
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Ended Loading ip_l Plot.: (cpu=00:00:00:006, real=00:00:00:006, pid=29980, tid=72296)
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Ended Loading ipd Plot.: (cpu=00:00:00:010, real=00:00:00:010, pid=29980, tid=72296)
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Ended Loading ipd_i Plot.: (cpu=00:00:00:007, real=00:00:00:007, pid=29980, tid=72296)
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Ended Loading ipd_s Plot.: (cpu=00:00:00:007, real=00:00:00:007, pid=29980, tid=72296)
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Ended Loading ipd_l Plot.: (cpu=00:00:00:007, real=00:00:00:007, pid=29980, tid=72296)
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Ended Loading freq Plot.: (cpu=00:00:00:014, real=00:00:00:014, pid=29980, tid=72296)
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Ended Loading slack Plot.: (cpu=00:00:00:005, real=00:00:00:005, pid=29980, tid=72296)
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Ended Loading td Plot.: (cpu=00:00:00:012, real=00:00:00:012, pid=29980, tid=72296)
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Ended Loading load Plot.: (cpu=00:00:00:012, real=00:00:00:012, pid=29980, tid=72296)
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Ended Loading ip_clk Plot.: (cpu=00:00:00:005, real=00:00:00:005, pid=29980, tid=72296)
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Ended Loading ip_tr Plot.: (cpu=00:00:00:013, real=00:00:00:013, pid=29980, tid=72296)
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Ended Loading activity Plot.: (cpu=00:00:00:013, real=00:00:00:013, pid=29980, tid=29980)
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Ended Loading power plots in Multi-Thread mode.: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2463.30MB/4574.34MB/3259.58MB)
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Begin reading tpd data from DB
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Ended reading tpd data from DB: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2463.36MB/4574.34MB/3259.58MB)
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] calculate sorted Tile based Power Density for reporting
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Begin Building query for Plots in Multi-Thread Mode
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Begin Initializing Node Based Data Query
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Ended Initializing Node Based Data Query: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2463.36MB/4574.34MB/3259.58MB)
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Begin Build Node Based Data Query
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Ended Build Node Based Data Query: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2463.36MB/4574.34MB/3259.58MB)
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Begin Set Query for ir
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Ended Set Query for ir: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2463.36MB/4574.34MB/3259.58MB)
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Begin Initializing Element Based Data Query
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Ended Initializing Element Based Data Query: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2463.36MB/4574.34MB/3259.58MB)
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Begin Build Element Based Data Query
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Ended Build Element Based Data Query: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2463.36MB/4574.34MB/3259.58MB)
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Begin Set Query for rc
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Ended Set Query for rc: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2463.36MB/4574.34MB/3259.58MB)
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Begin Initializing Sparse Node Based Data Query
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Begin Set Query for vc
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Ended Set Query for vc: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2463.36MB/4574.34MB/3259.58MB)
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Begin Set Query for tc
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Ended Set Query for tc: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2463.36MB/4574.34MB/3259.58MB)
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Begin Set Query for unc
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Ended Set Query for unc: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2463.36MB/4574.34MB/3259.58MB)
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Begin Set Query for cap
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Ended Set Query for cap: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2463.36MB/4574.34MB/3259.58MB)
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Ended Building query for Plots in Multi-Thread Mode: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2463.36MB/4574.34MB/3259.58MB)
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Begin Preparing Data for Renders
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Instances Number: 13209.
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Begin Generating Image cache for plots
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Ended Generating Image cache for plots: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2714.15MB/4794.34MB/3259.58MB)
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Ended Preparing Data for Renders: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2714.15MB/4794.34MB/3259.58MB)
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] Ended Loading State Directory in Local GUI mode: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2714.15MB/4794.34MB/3259.58MB)
[07/22 13:01:57    848s] 
[07/22 13:01:57    848s] @innovus 371> set_layer_preference powerNet -color {#0000FF #0010DE #0020BD #00319C #00417B #00525A #006239 #007318 #088300 #299400 #4AA400 #6AB400 #8BC500 #ACD500 #CDE600 #EEF600 #FFF900 #FFED00 #FFE200 #FFD600 #FFCB00 #FFBF00 #FFB400 #FFA800 #FF9500 #FF8000 #FF6A00 #FF5500 #FF4000 #FF2A00 #FF1500 #FF0000}
[07/22 13:02:13    851s] @innovus 372> gui_set_power_rail_display -plot none
[07/22 13:02:13    851s] 
[07/22 13:02:13    851s] 
[07/22 13:02:13    851s] set_layer_preference powerNet -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffe200 #ffd600 #ffcb00 #ffbf00 #ffb400 #ffa800 #ff9500 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000}
[07/22 13:02:13    851s] @innovus 373> [07/22 13:02:13    851s] 

[07/22 13:02:13    851s] 
[07/22 13:02:13    851s] 
[07/22 13:02:25    853s] gui_set_power_rail_display -plot none
[07/22 13:02:25    853s] 
[07/22 13:02:25    853s] 
[07/22 13:02:25    853s] set_layer_preference powerNet -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffe200 #ffd600 #ffcb00 #ffbf00 #ffb400 #ffa800 #ff9500 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000}
[07/22 13:02:25    853s] @innovus 374> gui_set_power_rail_display -plot ir
[07/22 13:02:27    854s] 
[07/22 13:02:27    854s] 
[07/22 13:02:27    854s] set_layer_preference powerNet -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffe200 #ffd600 #ffcb00 #ffbf00 #ffb400 #ffa800 #ff9500 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000}
[07/22 13:02:27    854s] @innovus 375> write_db counter.inn -lib

[07/22 13:03:13    862s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/22 13:03:13    862s] The in-memory database contained RC information but was not saved. To save 
[07/22 13:03:13    862s] the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
[07/22 13:03:13    862s] so it should only be saved when it is really desired.
[07/22 13:03:13    862s] #% Begin save design ... (date=07/22 13:03:13, mem=2724.7M)
[07/22 13:03:13    862s] % Begin Save ccopt configuration ... (date=07/22 13:03:13, mem=2724.7M)
[07/22 13:03:13    862s] % End Save ccopt configuration ... (date=07/22 13:03:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=2725.0M, current mem=2725.0M)
[07/22 13:03:13    862s] % Begin Save netlist data ... (date=07/22 13:03:13, mem=2725.0M)
[07/22 13:03:13    862s] Writing Binary DB to counter.inn/project.v.bin in single-threaded mode...
[07/22 13:03:14    862s] % End Save netlist data ... (date=07/22 13:03:14, total cpu=0:00:00.0, real=0:00:01.0, peak res=2725.0M, current mem=2725.0M)
[07/22 13:03:14    862s] Saving symbol-table file ...
[07/22 13:03:14    862s] Saving congestion map file counter.inn/project.route.congmap.gz ...
[07/22 13:03:14    862s] % Begin Save AAE data ... (date=07/22 13:03:14, mem=2725.1M)
[07/22 13:03:14    862s] Saving AAE Data ...
[07/22 13:03:14    862s] % End Save AAE data ... (date=07/22 13:03:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=2725.1M, current mem=2725.1M)
[07/22 13:03:14    863s] Saving preference file counter.inn/gui.pref.tcl ...
[07/22 13:03:14    863s] Saving mode setting ...
[07/22 13:03:14    863s] Saving root attributes to be loaded post write_db ...
[07/22 13:03:14    863s] Saving global file ...
[07/22 13:03:14    863s] Saving root attributes to be loaded previous write_db ...
[07/22 13:03:14    863s] % Begin Save floorplan data ... (date=07/22 13:03:14, mem=2726.2M)
[07/22 13:03:14    863s] Saving floorplan file ...
[07/22 13:03:14    863s] % End Save floorplan data ... (date=07/22 13:03:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=2726.2M, current mem=2726.2M)
[07/22 13:03:14    863s] Saving PG file counter.inn/project.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Tue Jul 22 13:03:14 2025)
[07/22 13:03:14    863s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3277.7M) ***
[07/22 13:03:14    863s] Saving Drc markers ...
[07/22 13:03:14    863s] ... No Drc file written since there is no markers found.
[07/22 13:03:14    863s] % Begin Save placement data ... (date=07/22 13:03:14, mem=2726.4M)
[07/22 13:03:14    863s] ** Saving stdCellPlacement_binary (version# 2) ...
[07/22 13:03:14    863s] Save Adaptive View Pruning View Names to Binary file
[07/22 13:03:14    863s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3280.7M) ***
[07/22 13:03:15    863s] % End Save placement data ... (date=07/22 13:03:14, total cpu=0:00:00.0, real=0:00:01.0, peak res=2726.4M, current mem=2726.4M)
[07/22 13:03:15    863s] % Begin Save routing data ... (date=07/22 13:03:15, mem=2726.4M)
[07/22 13:03:15    863s] Saving route file ...
[07/22 13:03:15    863s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=3277.7M) ***
[07/22 13:03:15    863s] % End Save routing data ... (date=07/22 13:03:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=2726.4M, current mem=2726.4M)
[07/22 13:03:15    863s] Saving property file counter.inn/project.prop
[07/22 13:03:15    863s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3280.7M) ***
[07/22 13:03:15    863s] #Saving pin access data to file counter.inn/project.apa ...
[07/22 13:03:15    863s] #
[07/22 13:03:15    863s] % Begin Save power constraints data ... (date=07/22 13:03:15, mem=2726.4M)
[07/22 13:03:15    863s] % End Save power constraints data ... (date=07/22 13:03:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=2726.4M, current mem=2726.4M)
[07/22 13:03:15    863s] Generated self-contained design counter.inn
[07/22 13:03:15    863s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[07/22 13:03:15    863s] #% End save design ... (date=07/22 13:03:15, total cpu=0:00:01.1, real=0:00:02.0, peak res=2726.4M, current mem=2710.3M)
[07/22 13:03:15    863s] *** Message Summary: 0 warning(s), 0 error(s)
[07/22 13:03:15    863s] 
[07/22 13:03:15    863s] 0
[07/22 13:03:15    863s] @innovus 376> add_fillers -base_cells FILL8 FILL64 FILL4 FILL32 FILL2 FILL16 FILL1 -prefix FILLER
[07/22 13:04:24    876s] **WARN: (IMPSP-5217):	add_fillers command is running on a postRoute database. It is recommended to be followed by eco_route -target command to make the DRC clean.
[07/22 13:04:24    876s] Type 'man IMPSP-5217' for more detail.
[07/22 13:04:24    876s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:3304.6M, EPOCH TIME: 1753169664.100262
[07/22 13:04:24    876s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:3304.6M, EPOCH TIME: 1753169664.100885
[07/22 13:04:24    876s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3304.6M, EPOCH TIME: 1753169664.100920
[07/22 13:04:24    876s] Processing tracks to init pin-track alignment.
[07/22 13:04:24    876s] z: 2, totalTracks: 1
[07/22 13:04:24    876s] z: 4, totalTracks: 1
[07/22 13:04:24    876s] z: 6, totalTracks: 1
[07/22 13:04:24    876s] z: 8, totalTracks: 1
[07/22 13:04:24    876s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[07/22 13:04:24    876s] All LLGs are deleted
[07/22 13:04:24    876s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 13:04:24    876s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 13:04:24    876s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3304.6M, EPOCH TIME: 1753169664.105294
[07/22 13:04:24    876s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3304.6M, EPOCH TIME: 1753169664.105444
[07/22 13:04:24    876s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3304.6M, EPOCH TIME: 1753169664.105672
[07/22 13:04:24    876s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 13:04:24    876s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 13:04:24    876s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3304.6M, EPOCH TIME: 1753169664.106406
[07/22 13:04:24    876s] Max number of tech site patterns supported in site array is 256.
[07/22 13:04:24    876s] Core basic site is CoreSite
[07/22 13:04:24    876s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[07/22 13:04:24    876s] Type 'man IMPSP-365' for more detail.
[07/22 13:04:24    876s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:3304.6M, EPOCH TIME: 1753169664.117501
[07/22 13:04:24    876s] After signature check, allow fast init is false, keep pre-filter is true.
[07/22 13:04:24    876s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[07/22 13:04:24    876s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.045, REAL:0.045, MEM:3304.6M, EPOCH TIME: 1753169664.162867
[07/22 13:04:24    876s] SiteArray: non-trimmed site array dimensions = 177 x 1516
[07/22 13:04:24    876s] SiteArray: use 1,359,872 bytes
[07/22 13:04:24    876s] SiteArray: current memory after site array memory allocation 3304.6M
[07/22 13:04:24    876s] SiteArray: FP blocked sites are writable
[07/22 13:04:24    876s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/22 13:04:24    876s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:3304.6M, EPOCH TIME: 1753169664.164874
[07/22 13:04:24    876s] Process 396399 wires and vias for routing blockage and capacity analysis
[07/22 13:04:24    876s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.116, REAL:0.116, MEM:3304.6M, EPOCH TIME: 1753169664.281328
[07/22 13:04:24    876s] SiteArray: number of non floorplan blocked sites for llg default is 268332
[07/22 13:04:24    876s] Atter site array init, number of instance map data is 0.
[07/22 13:04:24    876s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.177, REAL:0.177, MEM:3304.6M, EPOCH TIME: 1753169664.283651
[07/22 13:04:24    876s] 
[07/22 13:04:24    876s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 13:04:24    876s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.178, REAL:0.179, MEM:3304.6M, EPOCH TIME: 1753169664.284830
[07/22 13:04:24    876s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3304.6M, EPOCH TIME: 1753169664.284851
[07/22 13:04:24    876s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:3304.6M, EPOCH TIME: 1753169664.284866
[07/22 13:04:24    876s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=3304.6MB).
[07/22 13:04:24    876s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.184, REAL:0.185, MEM:3304.6M, EPOCH TIME: 1753169664.285431
[07/22 13:04:24    876s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.184, REAL:0.185, MEM:3304.6M, EPOCH TIME: 1753169664.285454
[07/22 13:04:24    876s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:3304.6M, EPOCH TIME: 1753169664.285464
[07/22 13:04:24    876s]   Signal wire search tree: 298204 elements. (cpu=0:00:00.1, mem=0.0M)
[07/22 13:04:24    876s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.059, REAL:0.059, MEM:3304.6M, EPOCH TIME: 1753169664.344808
[07/22 13:04:24    876s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:3304.6M, EPOCH TIME: 1753169664.354967
[07/22 13:04:24    876s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:3304.6M, EPOCH TIME: 1753169664.355017
[07/22 13:04:24    876s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:3304.6M, EPOCH TIME: 1753169664.355458
[07/22 13:04:24    876s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3304.6M, EPOCH TIME: 1753169664.356525
[07/22 13:04:24    876s] AddFiller init all instances time CPU:0.000, REAL:0.000
[07/22 13:04:24    877s] AddFiller main function time CPU:0.379, REAL:0.381
[07/22 13:04:24    877s] Filler instance commit time CPU:0.059, REAL:0.059
[07/22 13:04:24    877s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.383, REAL:0.382, MEM:3322.6M, EPOCH TIME: 1753169664.738915
[07/22 13:04:24    877s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.383, REAL:0.384, MEM:3322.6M, EPOCH TIME: 1753169664.738973
[07/22 13:04:24    877s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:3322.6M, EPOCH TIME: 1753169664.738986
[07/22 13:04:24    877s] *INFO: Adding fillers to top-module.
[07/22 13:04:24    877s] *INFO:   Added 1475 filler insts (cell FILL64 / prefix FILLER).
[07/22 13:04:24    877s] *INFO:   Added 229 filler insts (cell FILL32 / prefix FILLER).
[07/22 13:04:24    877s] *INFO:   Added 441 filler insts (cell FILL16 / prefix FILLER).
[07/22 13:04:24    877s] *INFO:   Added 1194 filler insts (cell FILL8 / prefix FILLER).
[07/22 13:04:24    877s] *INFO:   Added 3719 filler insts (cell FILL4 / prefix FILLER).
[07/22 13:04:24    877s] *INFO:   Added 7494 filler insts (cell FILL2 / prefix FILLER).
[07/22 13:04:24    877s] *INFO:   Added 6398 filler insts (cell FILL1 / prefix FILLER).
[07/22 13:04:24    877s] *INFO: Total 20950 filler insts added - prefix FILLER (CPU: 0:00:00.6).
[07/22 13:04:24    877s] For 20950 new insts, [07/22 13:04:24    877s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.012, REAL:0.012, MEM:3322.6M, EPOCH TIME: 1753169664.750908
[07/22 13:04:24    877s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.395, REAL:0.396, MEM:3322.6M, EPOCH TIME: 1753169664.750934
[07/22 13:04:24    877s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.395, REAL:0.396, MEM:3322.6M, EPOCH TIME: 1753169664.750945
[07/22 13:04:24    877s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:3322.6M, EPOCH TIME: 1753169664.751121
[07/22 13:04:24    877s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34312).
[07/22 13:04:24    877s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 13:04:24    877s] All LLGs are deleted
[07/22 13:04:24    877s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 13:04:24    877s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 13:04:24    877s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3322.6M, EPOCH TIME: 1753169664.781568
[07/22 13:04:24    877s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:3321.3M, EPOCH TIME: 1753169664.781835
[07/22 13:04:24    877s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.032, REAL:0.032, MEM:3321.3M, EPOCH TIME: 1753169664.783003
[07/22 13:04:24    877s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.681, REAL:0.683, MEM:3321.3M, EPOCH TIME: 1753169664.783042
@innovus 377> add_fillers -base_cells FILL8 FILL64 FILL4 FILL32 FILL2 FILL16 FILL1 -prefix FILLER
[07/22 13:04:25    877s] **WARN: (IMPSP-5217):	add_fillers command is running on a postRoute database. It is recommended to be followed by eco_route -target command to make the DRC clean.
[07/22 13:04:25    877s] Type 'man IMPSP-5217' for more detail.
[07/22 13:04:25    877s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:3332.0M, EPOCH TIME: 1753169665.910427
[07/22 13:04:25    877s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:3332.0M, EPOCH TIME: 1753169665.910846
[07/22 13:04:25    877s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3332.0M, EPOCH TIME: 1753169665.910892
[07/22 13:04:25    877s] Processing tracks to init pin-track alignment.
[07/22 13:04:25    877s] z: 2, totalTracks: 1
[07/22 13:04:25    877s] z: 4, totalTracks: 1
[07/22 13:04:25    877s] z: 6, totalTracks: 1
[07/22 13:04:25    877s] z: 8, totalTracks: 1
[07/22 13:04:25    877s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[07/22 13:04:25    877s] All LLGs are deleted
[07/22 13:04:25    877s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 13:04:25    877s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 13:04:25    877s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3332.0M, EPOCH TIME: 1753169665.916235
[07/22 13:04:25    877s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3332.0M, EPOCH TIME: 1753169665.916416
[07/22 13:04:25    877s] # Building project llgBox search-tree.
[07/22 13:04:25    877s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3332.0M, EPOCH TIME: 1753169665.916950
[07/22 13:04:25    877s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 13:04:25    877s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 13:04:25    877s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3332.0M, EPOCH TIME: 1753169665.917652
[07/22 13:04:25    877s] Max number of tech site patterns supported in site array is 256.
[07/22 13:04:25    877s] Core basic site is CoreSite
[07/22 13:04:25    877s] **ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
[07/22 13:04:25    877s] Type 'man IMPSP-365' for more detail.
[07/22 13:04:25    877s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:3332.0M, EPOCH TIME: 1753169665.928927
[07/22 13:04:25    877s] After signature check, allow fast init is true, keep pre-filter is true.
[07/22 13:04:25    877s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[07/22 13:04:25    877s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.044, REAL:0.044, MEM:3332.0M, EPOCH TIME: 1753169665.973115
[07/22 13:04:25    877s] SiteArray: non-trimmed site array dimensions = 177 x 1516
[07/22 13:04:25    877s] SiteArray: use 1,359,872 bytes
[07/22 13:04:25    877s] SiteArray: current memory after site array memory allocation 3333.3M
[07/22 13:04:25    877s] SiteArray: FP blocked sites are writable
[07/22 13:04:25    877s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/22 13:04:25    877s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:3333.3M, EPOCH TIME: 1753169665.975288
[07/22 13:04:26    877s] Process 396399 wires and vias for routing blockage and capacity analysis
[07/22 13:04:26    877s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.107, REAL:0.107, MEM:3333.3M, EPOCH TIME: 1753169666.082289
[07/22 13:04:26    877s] SiteArray: number of non floorplan blocked sites for llg default is 268332
[07/22 13:04:26    877s] Atter site array init, number of instance map data is 0.
[07/22 13:04:26    877s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.167, REAL:0.167, MEM:3333.3M, EPOCH TIME: 1753169666.084654
[07/22 13:04:26    877s] 
[07/22 13:04:26    877s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[07/22 13:04:26    877s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.170, REAL:0.170, MEM:3333.3M, EPOCH TIME: 1753169666.086700
[07/22 13:04:26    877s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3333.3M, EPOCH TIME: 1753169666.086725
[07/22 13:04:26    877s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:3333.3M, EPOCH TIME: 1753169666.086738
[07/22 13:04:26    877s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=3333.3MB).
[07/22 13:04:26    877s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.177, REAL:0.177, MEM:3333.3M, EPOCH TIME: 1753169666.087997
[07/22 13:04:26    877s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.177, REAL:0.177, MEM:3333.3M, EPOCH TIME: 1753169666.088008
[07/22 13:04:26    877s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:3333.3M, EPOCH TIME: 1753169666.088018
[07/22 13:04:26    877s]   Signal wire search tree: 298204 elements. (cpu=0:00:00.0, mem=0.0M)
[07/22 13:04:26    877s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.052, REAL:0.052, MEM:3333.3M, EPOCH TIME: 1753169666.140436
[07/22 13:04:26    877s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:3333.3M, EPOCH TIME: 1753169666.158404
[07/22 13:04:26    877s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:3333.3M, EPOCH TIME: 1753169666.158455
[07/22 13:04:26    877s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:3333.3M, EPOCH TIME: 1753169666.159324
[07/22 13:04:26    877s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3333.3M, EPOCH TIME: 1753169666.159401
[07/22 13:04:26    877s] AddFiller init all instances time CPU:0.001, REAL:0.001
[07/22 13:04:26    877s] AddFiller main function time CPU:0.001, REAL:0.002
[07/22 13:04:26    877s] Filler instance commit time CPU:0.000, REAL:0.000
[07/22 13:04:26    877s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.004, REAL:0.004, MEM:3333.3M, EPOCH TIME: 1753169666.163449
[07/22 13:04:26    877s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.004, REAL:0.004, MEM:3333.3M, EPOCH TIME: 1753169666.163490
[07/22 13:04:26    877s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.005, REAL:0.005, MEM:3333.3M, EPOCH TIME: 1753169666.163518
[07/22 13:04:26    877s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.005, REAL:0.005, MEM:3333.3M, EPOCH TIME: 1753169666.163530
[07/22 13:04:26    877s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:3333.3M, EPOCH TIME: 1753169666.163541
[07/22 13:04:26    877s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:34312).
[07/22 13:04:26    877s] *INFO: Adding fillers to top-module.
[07/22 13:04:26    877s] *INFO:   Added 0 filler inst of any cell-type.
[07/22 13:04:26    877s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 13:04:26    877s] All LLGs are deleted
[07/22 13:04:26    877s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 13:04:26    877s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[07/22 13:04:26    877s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3333.3M, EPOCH TIME: 1753169666.192326
[07/22 13:04:26    877s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:3332.0M, EPOCH TIME: 1753169666.192593
[07/22 13:04:26    877s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.030, REAL:0.030, MEM:3323.0M, EPOCH TIME: 1753169666.193599
[07/22 13:04:26    877s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.283, REAL:0.283, MEM:3323.0M, EPOCH TIME: 1753169666.193644
[07/22 13:04:26    877s] @innovus 378> write_stream project -lib_name DesignLib -unit 2000 -mode all
[07/22 13:07:37    913s] Parse flat map file...
[07/22 13:07:37    913s] Writing GDSII file ...
[07/22 13:07:37    913s] 	****** db unit per micron = 2000 ******
[07/22 13:07:37    913s] 	****** output gds2 file unit per micron = 2000 ******
[07/22 13:07:37    913s] 	****** unit scaling factor = 1 ******
[07/22 13:07:37    913s] Output for instance
[07/22 13:07:37    913s] Output for bump
[07/22 13:07:37    913s] Output for physical terminals
[07/22 13:07:37    913s] Output for logical terminals
[07/22 13:07:37    913s] Output for regular nets
[07/22 13:07:37    913s] Output for special nets and metal fills
[07/22 13:07:37    913s] Output for via structure generation total number 47
[07/22 13:07:37    913s] Statistics for GDS generated (version 3)
[07/22 13:07:37    913s] ----------------------------------------
[07/22 13:07:37    913s] Stream Out Layer Mapping Information:
[07/22 13:07:37    913s] GDS Layer Number          GDS Layer Name
[07/22 13:07:37    913s] ----------------------------------------
[07/22 13:07:37    913s]     233                             COMP
[07/22 13:07:37    913s]     234                          DIEAREA
[07/22 13:07:37    913s]     223                          Metal11
[07/22 13:07:37    913s]     221                          Metal11
[07/22 13:07:37    913s]     220                          Metal11
[07/22 13:07:37    913s]     219                          Metal11
[07/22 13:07:37    913s]     218                          Metal11
[07/22 13:07:37    913s]     217                            Via10
[07/22 13:07:37    913s]     216                            Via10
[07/22 13:07:37    913s]     212                            Via10
[07/22 13:07:37    913s]     202                          Metal10
[07/22 13:07:37    913s]     200                          Metal10
[07/22 13:07:37    913s]     199                          Metal10
[07/22 13:07:37    913s]     198                          Metal10
[07/22 13:07:37    913s]     197                          Metal10
[07/22 13:07:37    913s]     196                             Via9
[07/22 13:07:37    913s]     195                             Via9
[07/22 13:07:37    913s]     191                             Via9
[07/22 13:07:37    913s]     181                           Metal9
[07/22 13:07:37    913s]     179                           Metal9
[07/22 13:07:37    913s]     178                           Metal9
[07/22 13:07:37    913s]     177                           Metal9
[07/22 13:07:37    913s]     176                           Metal9
[07/22 13:07:37    913s]     175                             Via8
[07/22 13:07:37    913s]     174                             Via8
[07/22 13:07:37    913s]     170                             Via8
[07/22 13:07:37    913s]     160                           Metal8
[07/22 13:07:37    913s]     158                           Metal8
[07/22 13:07:37    913s]     157                           Metal8
[07/22 13:07:37    913s]     156                           Metal8
[07/22 13:07:37    913s]     155                           Metal8
[07/22 13:07:37    913s]     154                             Via7
[07/22 13:07:37    913s]     153                             Via7
[07/22 13:07:37    913s]     149                             Via7
[07/22 13:07:37    913s]     139                           Metal7
[07/22 13:07:37    913s]     137                           Metal7
[07/22 13:07:37    913s]     136                           Metal7
[07/22 13:07:37    913s]     135                           Metal7
[07/22 13:07:37    913s]     134                           Metal7
[07/22 13:07:37    913s]     133                             Via6
[07/22 13:07:37    913s]     132                             Via6
[07/22 13:07:37    913s]     131                             Via6
[07/22 13:07:37    913s]     130                             Via6
[07/22 13:07:37    913s]     129                             Via6
[07/22 13:07:37    913s]     128                             Via6
[07/22 13:07:37    913s]     127                             Via6
[07/22 13:07:37    913s]     122                           Metal6
[07/22 13:07:37    913s]     121                           Metal6
[07/22 13:07:37    913s]     120                           Metal6
[07/22 13:07:37    913s]     119                           Metal6
[07/22 13:07:37    913s]     118                           Metal6
[07/22 13:07:37    913s]     53                            Metal3
[07/22 13:07:37    913s]     52                            Metal3
[07/22 13:07:37    913s]     185                           Metal9
[07/22 13:07:37    913s]     48                              Via2
[07/22 13:07:37    913s]     29                            Metal2
[07/22 13:07:37    913s]     180                           Metal9
[07/22 13:07:37    913s]     47                              Via2
[07/22 13:07:37    913s]     182                           Metal9
[07/22 13:07:37    913s]     44                              Via2
[07/22 13:07:37    913s]     43                              Via2
[07/22 13:07:37    913s]     172                             Via8
[07/22 13:07:37    913s]     38                            Metal2
[07/22 13:07:37    913s]     95                            Metal5
[07/22 13:07:37    913s]     36                            Metal2
[07/22 13:07:37    913s]     93                            Metal5
[07/22 13:07:37    913s]     112                             Via5
[07/22 13:07:37    913s]     194                             Via9
[07/22 13:07:37    913s]     55                            Metal3
[07/22 13:07:37    913s]     113                           Metal6
[07/22 13:07:37    913s]     32                            Metal2
[07/22 13:07:37    913s]     54                            Metal3
[07/22 13:07:37    913s]     31                            Metal2
[07/22 13:07:37    913s]     107                             Via5
[07/22 13:07:37    913s]     30                            Metal2
[07/22 13:07:37    913s]     49                              Via2
[07/22 13:07:37    913s]     106                             Via5
[07/22 13:07:37    913s]     33                            Metal2
[07/22 13:07:37    913s]     109                             Via5
[07/22 13:07:37    913s]     10                            Metal1
[07/22 13:07:37    913s]     224                          Metal11
[07/22 13:07:37    913s]     86                              Via4
[07/22 13:07:37    913s]     50                            Metal3
[07/22 13:07:37    913s]     206                          Metal10
[07/22 13:07:37    913s]     69                              Via3
[07/22 13:07:37    913s]     143                           Metal7
[07/22 13:07:37    913s]     6                               Cont
[07/22 13:07:37    913s]     169                             Via8
[07/22 13:07:37    913s]     35                            Metal2
[07/22 13:07:37    913s]     8                             Metal1
[07/22 13:07:37    913s]     164                           Metal8
[07/22 13:07:37    913s]     27                              Via1
[07/22 13:07:37    913s]     141                           Metal7
[07/22 13:07:37    913s]     3                               Cont
[07/22 13:07:37    913s]     51                            Metal3
[07/22 13:07:37    913s]     70                              Via3
[07/22 13:07:37    913s]     7                               Cont
[07/22 13:07:37    913s]     64                              Via3
[07/22 13:07:37    913s]     173                             Via8
[07/22 13:07:37    913s]     34                            Metal2
[07/22 13:07:37    913s]     92                            Metal5
[07/22 13:07:37    913s]     111                             Via5
[07/22 13:07:37    913s]     11                            Metal1
[07/22 13:07:37    913s]     142                           Metal7
[07/22 13:07:37    913s]     4                               Cont
[07/22 13:07:37    913s]     9                             Metal1
[07/22 13:07:37    913s]     28                              Via1
[07/22 13:07:37    913s]     85                              Via4
[07/22 13:07:37    913s]     138                           Metal7
[07/22 13:07:37    913s]     5                               Cont
[07/22 13:07:37    913s]     12                            Metal1
[07/22 13:07:37    913s]     226                          Metal11
[07/22 13:07:37    913s]     88                              Via4
[07/22 13:07:37    913s]     183                           Metal9
[07/22 13:07:37    913s]     45                              Via2
[07/22 13:07:37    913s]     22                              Via1
[07/22 13:07:37    913s]     152                             Via7
[07/22 13:07:37    913s]     13                            Metal1
[07/22 13:07:37    913s]     71                            Metal4
[07/22 13:07:37    913s]     227                          Metal11
[07/22 13:07:37    913s]     90                              Via4
[07/22 13:07:37    913s]     184                           Metal9
[07/22 13:07:37    913s]     46                              Via2
[07/22 13:07:37    913s]     161                           Metal8
[07/22 13:07:37    913s]     23                              Via1
[07/22 13:07:37    913s]     171                             Via8
[07/22 13:07:37    913s]     37                            Metal2
[07/22 13:07:37    913s]     94                            Metal5
[07/22 13:07:37    913s]     148                             Via7
[07/22 13:07:37    913s]     14                            Metal1
[07/22 13:07:37    913s]     15                            Metal1
[07/22 13:07:37    913s]     72                            Metal4
[07/22 13:07:37    913s]     91                              Via4
[07/22 13:07:37    913s]     150                             Via7
[07/22 13:07:37    913s]     16                            Metal1
[07/22 13:07:37    913s]     73                            Metal4
[07/22 13:07:37    913s]     159                           Metal8
[07/22 13:07:37    913s]     26                              Via1
[07/22 13:07:37    913s]     151                             Via7
[07/22 13:07:37    913s]     17                            Metal1
[07/22 13:07:37    913s]     74                            Metal4
[07/22 13:07:37    913s]     1                               Cont
[07/22 13:07:37    913s]     162                           Metal8
[07/22 13:07:37    913s]     24                              Via1
[07/22 13:07:37    913s]     140                           Metal7
[07/22 13:07:37    913s]     2                               Cont
[07/22 13:07:37    913s]     163                           Metal8
[07/22 13:07:37    913s]     25                              Via1
[07/22 13:07:37    913s]     190                             Via9
[07/22 13:07:37    913s]     56                            Metal3
[07/22 13:07:37    913s]     57                            Metal3
[07/22 13:07:37    913s]     114                           Metal6
[07/22 13:07:37    913s]     192                             Via9
[07/22 13:07:37    913s]     58                            Metal3
[07/22 13:07:37    913s]     115                           Metal6
[07/22 13:07:37    913s]     193                             Via9
[07/22 13:07:37    913s]     59                            Metal3
[07/22 13:07:37    913s]     116                           Metal6
[07/22 13:07:37    913s]     203                          Metal10
[07/22 13:07:37    913s]     65                              Via3
[07/22 13:07:37    913s]     204                          Metal10
[07/22 13:07:37    913s]     66                              Via3
[07/22 13:07:37    913s]     205                          Metal10
[07/22 13:07:37    913s]     67                              Via3
[07/22 13:07:37    913s]     201                          Metal10
[07/22 13:07:37    913s]     68                              Via3
[07/22 13:07:37    913s]     75                            Metal4
[07/22 13:07:37    913s]     215                            Via10
[07/22 13:07:37    913s]     76                            Metal4
[07/22 13:07:37    913s]     211                            Via10
[07/22 13:07:37    913s]     77                            Metal4
[07/22 13:07:37    913s]     78                            Metal4
[07/22 13:07:37    913s]     213                            Via10
[07/22 13:07:37    913s]     79                            Metal4
[07/22 13:07:37    913s]     214                            Via10
[07/22 13:07:37    913s]     80                            Metal4
[07/22 13:07:37    913s]     225                          Metal11
[07/22 13:07:37    913s]     87                              Via4
[07/22 13:07:37    913s]     222                          Metal11
[07/22 13:07:37    913s]     89                              Via4
[07/22 13:07:37    913s]     96                            Metal5
[07/22 13:07:37    913s]     97                            Metal5
[07/22 13:07:37    913s]     98                            Metal5
[07/22 13:07:37    913s]     99                            Metal5
[07/22 13:07:37    913s]     100                           Metal5
[07/22 13:07:37    913s]     101                           Metal5
[07/22 13:07:37    913s]     108                             Via5
[07/22 13:07:37    913s]     110                             Via5
[07/22 13:07:37    913s]     117                           Metal6
[07/22 13:07:37    913s]     231                          Metal11
[07/22 13:07:37    913s]     230                          Metal11
[07/22 13:07:37    913s]     229                          Metal11
[07/22 13:07:37    913s]     228                          Metal11
[07/22 13:07:37    913s]     210                          Metal10
[07/22 13:07:37    913s]     209                          Metal10
[07/22 13:07:37    913s]     208                          Metal10
[07/22 13:07:37    913s]     207                          Metal10
[07/22 13:07:37    913s]     189                           Metal9
[07/22 13:07:37    913s]     188                           Metal9
[07/22 13:07:37    913s]     187                           Metal9
[07/22 13:07:37    913s]     186                           Metal9
[07/22 13:07:37    913s]     168                           Metal8
[07/22 13:07:37    913s]     167                           Metal8
[07/22 13:07:37    913s]     166                           Metal8
[07/22 13:07:37    913s]     165                           Metal8
[07/22 13:07:37    913s]     147                           Metal7
[07/22 13:07:37    913s]     146                           Metal7
[07/22 13:07:37    913s]     145                           Metal7
[07/22 13:07:37    913s]     144                           Metal7
[07/22 13:07:37    913s]     63                            Metal3
[07/22 13:07:37    913s]     62                            Metal3
[07/22 13:07:37    913s]     39                            Metal2
[07/22 13:07:37    913s]     105                           Metal5
[07/22 13:07:37    913s]     103                           Metal5
[07/22 13:07:37    913s]     123                           Metal6
[07/22 13:07:37    913s]     42                            Metal2
[07/22 13:07:37    913s]     41                            Metal2
[07/22 13:07:37    913s]     40                            Metal2
[07/22 13:07:37    913s]     20                            Metal1
[07/22 13:07:37    913s]     60                            Metal3
[07/22 13:07:37    913s]     18                            Metal1
[07/22 13:07:37    913s]     61                            Metal3
[07/22 13:07:37    913s]     102                           Metal5
[07/22 13:07:37    913s]     21                            Metal1
[07/22 13:07:37    913s]     19                            Metal1
[07/22 13:07:37    913s]     81                            Metal4
[07/22 13:07:37    913s]     104                           Metal5
[07/22 13:07:37    913s]     82                            Metal4
[07/22 13:07:37    913s]     83                            Metal4
[07/22 13:07:37    913s]     84                            Metal4
[07/22 13:07:37    913s]     124                           Metal6
[07/22 13:07:37    913s]     125                           Metal6
[07/22 13:07:37    913s]     126                           Metal6
[07/22 13:07:37    913s] 
[07/22 13:07:37    913s] 
[07/22 13:07:37    913s] Stream Out Information Processed for GDS version 3:
[07/22 13:07:37    913s] Units: 2000 DBU
[07/22 13:07:37    913s] 
[07/22 13:07:37    913s] Object                             Count
[07/22 13:07:37    913s] ----------------------------------------
[07/22 13:07:37    913s] Instances                          34312
[07/22 13:07:37    913s] 
[07/22 13:07:37    913s] Ports/Pins                           264
[07/22 13:07:37    913s]     metal layer Metal2               132
[07/22 13:07:37    913s]     metal layer Metal3               132
[07/22 13:07:37    913s] 
[07/22 13:07:37    913s] Nets                              183526
[07/22 13:07:37    913s]     metal layer Metal1              7911
[07/22 13:07:37    913s]     metal layer Metal2             93232
[07/22 13:07:37    913s]     metal layer Metal3             51984
[07/22 13:07:37    913s]     metal layer Metal4             20755
[07/22 13:07:37    913s]     metal layer Metal5              7779
[07/22 13:07:37    913s]     metal layer Metal6              1808
[07/22 13:07:37    913s]     metal layer Metal7                44
[07/22 13:07:37    913s]     metal layer Metal8                13
[07/22 13:07:37    913s] 
[07/22 13:07:37    913s]     Via Instances                 114678
[07/22 13:07:37    913s] 
[07/22 13:07:37    913s] Special Nets                         664
[07/22 13:07:37    913s]     metal layer Metal1               534
[07/22 13:07:37    913s]     metal layer Metal10              126
[07/22 13:07:37    913s]     metal layer Metal11                4
[07/22 13:07:37    913s] 
[07/22 13:07:37    913s]     Via Instances                 101178
[07/22 13:07:37    913s] 
[07/22 13:07:37    913s] Metal Fills                            0
[07/22 13:07:37    913s] 
[07/22 13:07:37    913s]     Via Instances                      0
[07/22 13:07:37    913s] 
[07/22 13:07:37    913s] Metal FillOPCs                         0
[07/22 13:07:37    913s] 
[07/22 13:07:37    913s]     Via Instances                      0
[07/22 13:07:37    913s] 
[07/22 13:07:37    913s] Metal FillDRCs                         0
[07/22 13:07:37    913s] 
[07/22 13:07:37    913s]     Via Instances                      0
[07/22 13:07:37    913s] 
[07/22 13:07:37    913s] Text                               17289
[07/22 13:07:37    913s]     metal layer Metal1               896
[07/22 13:07:37    913s]     metal layer Metal2             10945
[07/22 13:07:37    913s]     metal layer Metal3              5143
[07/22 13:07:37    913s]     metal layer Metal4               202
[07/22 13:07:37    913s]     metal layer Metal5                83
[07/22 13:07:37    913s]     metal layer Metal6                16
[07/22 13:07:37    913s]     metal layer Metal7                 2
[07/22 13:07:37    913s]     metal layer Metal10                2
[07/22 13:07:37    913s] 
[07/22 13:07:37    913s] 
[07/22 13:07:37    913s] Blockages                              0
[07/22 13:07:37    913s] 
[07/22 13:07:37    913s] 
[07/22 13:07:37    913s] Custom Text                            0
[07/22 13:07:37    913s] 
[07/22 13:07:37    913s] 
[07/22 13:07:37    913s] Custom Box                             0
[07/22 13:07:37    913s] 
[07/22 13:07:37    913s] Trim Metal                             0
[07/22 13:07:37    913s] 
[07/22 13:07:37    913s] ######Streamout is finished!
[07/22 13:07:37    913s] @innovus 379> 
[07/22 13:20:15   1248s] --------------------------------------------------------------------------------
[07/22 13:20:15   1248s] Exiting Innovus on Tue Jul 22 13:20:15 2025
[07/22 13:20:15   1248s]   Total CPU time:     0:20:09
[07/22 13:20:15   1248s]   Total real time:    1:03:59
[07/22 13:20:15   1248s]   Peak memory (main): 3259.58MB
[07/22 13:20:15   1248s] 
[07/22 13:20:15   1248s] 
[07/22 13:20:15   1248s] *** Memory Usage v#1 (Current mem = 3353.090M, initial mem = 491.863M) ***
[07/22 13:20:15   1248s] 
[07/22 13:20:15   1248s] *** Summary of all messages that are not suppressed in this session:
[07/22 13:20:15   1248s] Severity  ID               Count  Summary                                  
[07/22 13:20:15   1248s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[07/22 13:20:15   1248s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[07/22 13:20:15   1248s] WARNING   IMPFP-3961           6  The techSite '%s' has no related standar...
[07/22 13:20:15   1248s] WARNING   IMPDBTCL-204         1  '%s' is not a recognized object/attribut...
[07/22 13:20:15   1248s] WARNING   VOLTUS_ERA-3383      2  Command "%s" will be obsolete in the nex...
[07/22 13:20:15   1248s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[07/22 13:20:15   1248s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[07/22 13:20:15   1248s] WARNING   IMPEXT-3530          8  The process node is not set. Use the com...
[07/22 13:20:15   1248s] WARNING   IMPEXT-6140          6  The RC table is not interpolated for wir...
[07/22 13:20:15   1248s] WARNING   VOLTUS-1179          2  Settings of all PG nets have been reset ...
[07/22 13:20:15   1248s] WARNING   IMPPP-170          122  The power planner failed to create a wir...
[07/22 13:20:15   1248s] WARNING   IMPPP-193            8  The currently specified %s spacing %f %s...
[07/22 13:20:15   1248s] WARNING   IMPSR-1478           1  Large amount of pre-routed wires. Long r...
[07/22 13:20:15   1248s] WARNING   IMPSR-4302           2  Cap-table/qrcTechFile is found in the de...
[07/22 13:20:15   1248s] WARNING   IMPSR-4058           2  Route_special option: %s should be used ...
[07/22 13:20:15   1249s] WARNING   IMPSP-5217           2  add_fillers command is running on a post...
[07/22 13:20:15   1249s] WARNING   IMPSP-12502          2  Slack driven placement is disabled becau...
[07/22 13:20:15   1249s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[07/22 13:20:15   1249s] ERROR     IMPSP-365           14  Design has inst(s) with SITE '%s', but t...
[07/22 13:20:15   1249s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[07/22 13:20:15   1249s] WARNING   IMPOPT-7293          1  Vt partitioning has found only one parti...
[07/22 13:20:15   1249s] WARNING   IMPOPT-7098          1  WARNING: %s is an undriven net with %d f...
[07/22 13:20:15   1249s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[07/22 13:20:15   1249s] ERROR     IMPCCOPT-2004        1  Cannot run %s as no clock trees are defi...
[07/22 13:20:15   1249s] ERROR     IMPCCOPT-4082        2  No timing clocks found therefore cannot ...
[07/22 13:20:15   1249s] WARNING   VOLTUS-1179          2  Settings of all PG nets have been reset ...
[07/22 13:20:15   1249s] WARNING   IMPPSP-1003          6  Found use of '%s'. This will continue to...
[07/22 13:20:15   1249s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[07/22 13:20:15   1249s] WARNING   TCLCMD-513           2  The software could not find a matching o...
[07/22 13:20:15   1249s] ERROR     TCLCMD-917           2  Cannot find '%s' that match '%s'         
[07/22 13:20:15   1249s] ERROR     TCLCMD-1109          1  Could not find source for %s command     
[07/22 13:20:15   1249s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[07/22 13:20:15   1249s] *** Message Summary: 186 warning(s), 21 error(s)
[07/22 13:20:15   1249s] 
[07/22 13:20:15   1249s] --- Ending "Innovus" (totcpu=0:20:49, real=1:03:58, mem=3353.1M) ---
