# Synchronous-FIFO-Verilog
Parameterized synchronous FIFO implemented in Verilog HDL with full/empty logic and verified using Vivado simulation.
