Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Jun 18 09:57:40 2022
| Host         : TRISERVERi7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file FIFO_stream_wrapper_control_sets_placed.rpt
| Design       : FIFO_stream_wrapper
| Device       : xc7a100t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    52 |
|    Minimum number of control sets                        |    52 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   216 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    52 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |    11 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              98 |           30 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              48 |           23 |
| Yes          | No                    | No                     |            3091 |          627 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             395 |          124 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |                                                          Enable Signal                                                          |                                                              Set/Reset Signal                                                             | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ipClk_IBUF_BUFG |                                                                                                                                 | FFT/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[1].delay_reset_pe/reset_sustained_raw[0] |                1 |              1 |         1.00 |
|  ipClk_IBUF_BUFG |                                                                                                                                 | FFT/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[2].delay_reset_pe/reset_sustained_raw[0] |                1 |              1 |         1.00 |
|  ipClk_IBUF_BUFG |                                                                                                                                 | FFT/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[3].delay_reset_pe/reset_sustained_raw[0] |                1 |              1 |         1.00 |
|  ipClk_IBUF_BUFG |                                                                                                                                 | FFT/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_3/tc_reg_0                                |                1 |              1 |         1.00 |
|  ipClk_IBUF_BUFG |                                                                                                                                 | FFT/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[0].delay_reset_pe/reset_sustained_raw[0] |                1 |              1 |         1.00 |
|  ipClk_IBUF_BUFG | packetiser/UART_Inst/opTx_i_1_n_0                                                                                               | packetiser/UART_Inst/rst                                                                                                                  |                1 |              1 |         1.00 |
|  ipClk_IBUF_BUFG | packetiser/UART_Inst/FSM_sequential_tx_packet_reg[0]                                                                            | packetiser/UART_Inst/tx_state_reg[0]                                                                                                      |                1 |              1 |         1.00 |
|  ipClk_IBUF_BUFG |                                                                                                                                 | FFT/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.delay_reset_7/tc_reg_0                                |                2 |              2 |         1.00 |
|  ipClk_IBUF_BUFG | FFT/FFT/U0/i_synth/axi_wrapper/count_ce_3                                                                                       | FFT/FFT/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                   |                2 |              3 |         1.50 |
|  ipClk_IBUF_BUFG | packetiser/E[0]                                                                                                                 | FIFO/SR[0]                                                                                                                                |                1 |              4 |         4.00 |
|  ipClk_IBUF_BUFG | FFT/FFT/U0/i_synth/axi_wrapper/ce_w2c                                                                                           | FFT/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                              |                4 |              4 |         1.00 |
|  ipClk_IBUF_BUFG |                                                                                                                                 | FFT/FFT/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                   |                2 |              4 |         2.00 |
|  ipClk_IBUF_BUFG | packetiser/UART_Inst/tx_state_reg[1]                                                                                            |                                                                                                                                           |                1 |              4 |         4.00 |
|  ipClk_IBUF_BUFG | packetiser/UART_Inst/tx_state_reg[1]                                                                                            | packetiser/UART_TxData[7]_i_1_n_0                                                                                                         |                1 |              4 |         4.00 |
|  ipClk_IBUF_BUFG | FFT/FFT/U0/i_synth/axi_wrapper/count_ce_4                                                                                       | FFT/FFT/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                   |                2 |              4 |         2.00 |
|  ipClk_IBUF_BUFG | FFT/FFT/U0/i_synth/axi_wrapper/ce_w2c                                                                                           | FFT/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                              |                4 |              4 |         1.00 |
|  ipClk_IBUF_BUFG | FFT/FFT/U0/i_synth/axi_wrapper/ce_w2c                                                                                           | FFT/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                 |                4 |              4 |         1.00 |
|  ipClk_IBUF_BUFG | packetiser/UART_Inst/FSM_sequential_tx_packet_reg[0]                                                                            |                                                                                                                                           |                2 |              5 |         2.50 |
|  ipClk_IBUF_BUFG | FFT/FFT/U0/i_synth/axi_wrapper/count_ce                                                                                         | FFT/FFT/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                   |                2 |              5 |         2.50 |
|  ipClk_IBUF_BUFG | FFT/FFT/U0/i_synth/axi_wrapper/count_ce_2                                                                                       | FFT/FFT/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                   |                3 |              6 |         2.00 |
|  ipClk_IBUF_BUFG | FFT/FFT/U0/i_synth/axi_wrapper/count_ce_0                                                                                       | FFT/FFT/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                   |                3 |              6 |         2.00 |
|  ipClk_IBUF_BUFG | FFT/FFT/U0/i_synth/axi_wrapper/ce_w2c                                                                                           | FFT/FFT/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                              |                2 |              7 |         3.50 |
|  ipClk_IBUF_BUFG | FFT/FFT/U0/i_synth/axi_wrapper/count_ce_1                                                                                       | FFT/FFT/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                   |                3 |              7 |         2.33 |
|  ipClk_IBUF_BUFG | FFT/I_addr                                                                                                                      | FFT/I_addr[7]_i_1_n_0                                                                                                                     |                2 |              8 |         4.00 |
|  ipClk_IBUF_BUFG | packetiser/UART_Inst/clk_cnt[9]_i_2_n_0                                                                                         | packetiser/UART_Inst/clk_cnt[9]_i_1_n_0                                                                                                   |                2 |              8 |         4.00 |
|  ipClk_IBUF_BUFG | packetiser/data_cache_0                                                                                                         |                                                                                                                                           |                3 |              8 |         2.67 |
|  ipClk_IBUF_BUFG | FFT/FFT/U0/i_synth/axi_wrapper/symbols_out_remaining[7]_i_1_n_0                                                                 | FFT/FFT/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                              |                2 |              8 |         4.00 |
|  ipClk_IBUF_BUFG | FIFO/rd_addr_ptr                                                                                                                | FIFO/SR[0]                                                                                                                                |                2 |              9 |         4.50 |
|  ipClk_IBUF_BUFG | FIFO/wr_addr_ptr0                                                                                                               | FIFO/SR[0]                                                                                                                                |                2 |              9 |         4.50 |
|  ipClk_IBUF_BUFG | FFT/FFT/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_6                                                          | FFT/FFT/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                   |                4 |             10 |         2.50 |
|  ipClk_IBUF_BUFG | FFT/FFT/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_2                                                          | FFT/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                              |                4 |             10 |         2.50 |
|  ipClk_IBUF_BUFG | FFT/FFT/U0/i_synth/axi_wrapper/CE                                                                                               | FFT/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                 |                4 |             10 |         2.50 |
|  ipClk_IBUF_BUFG | FFT/FFT/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_4                                                          | FFT/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                              |                4 |             10 |         2.50 |
|  ipClk_IBUF_BUFG | FFT/FFT/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_3                                                          | FFT/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[2].other.reset_del_reg_n_0_[2]                              |                4 |             10 |         2.50 |
|  ipClk_IBUF_BUFG | FFT/FFT/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_5                                                          | FFT/FFT/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                   |                4 |             10 |         2.50 |
|  ipClk_IBUF_BUFG | FFT/FFT/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_1                                                          | FFT/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/reset_delays[1].other.reset_del_reg_n_0_[1]                              |                4 |             10 |         2.50 |
|  ipClk_IBUF_BUFG | FFT/FFT/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_0                                                          | FFT/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_reset                                                                 |                4 |             10 |         2.50 |
|  ipClk_IBUF_BUFG | FFT/FFT/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/load_cnt_ce                                 | FFT/FFT/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                   |                4 |             10 |         2.50 |
|  ipClk_IBUF_BUFG |                                                                                                                                 | FIFO/SR[0]                                                                                                                                |                6 |             11 |         1.83 |
|  ipClk_IBUF_BUFG | packetiser/UART_Inst/tx_cnt[2]_i_1_n_0                                                                                          |                                                                                                                                           |                2 |             11 |         5.50 |
|  ipClk_IBUF_BUFG | FFT/FFT/U0/i_synth/axi_wrapper/ce_w2c                                                                                           | FFT/FFT/U0/i_synth/axi_wrapper/sclr_w2c                                                                                                   |                8 |             16 |         2.00 |
|  ipClk_IBUF_BUFG | FFT/FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/s_axis_data_tready                       | FFT/s_axis_data_tdata[27]                                                                                                                 |                4 |             24 |         6.00 |
|  ipClk_IBUF_BUFG | FFT/FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                |                                                                                                                                           |                4 |             24 |         6.00 |
|  ipClk_IBUF_BUFG | FFT/FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/load_enable_reg[0]                       | FFT/FFT/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                              |                4 |             24 |         6.00 |
|  ipClk_IBUF_BUFG | FFT/FFT/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/gen_ce_non_real_time.ce_predicted_reg[0] | FFT/FFT/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                              |                4 |             24 |         6.00 |
|  ipClk_IBUF_BUFG |                                                                                                                                 | FFT/FFT/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                              |                8 |             26 |         3.25 |
|  ipClk_IBUF_BUFG | FFT/FFT/U0/i_synth/axi_wrapper/data_out_channel/data_out_fifo_write                                                             |                                                                                                                                           |                7 |             50 |         7.14 |
|  ipClk_IBUF_BUFG | FFT/FFT/U0/i_synth/axi_wrapper/ce_w2c                                                                                           | FFT/FFT/U0/i_synth/axi_wrapper/SR[0]                                                                                                      |                7 |             50 |         7.14 |
|  ipClk_IBUF_BUFG | FFT/FFT/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/rd_enable                                          |                                                                                                                                           |                7 |             50 |         7.14 |
|  ipClk_IBUF_BUFG | FIFO/E[0]                                                                                                                       | FIFO/SR[0]                                                                                                                                |               18 |             65 |         3.61 |
|  ipClk_IBUF_BUFG |                                                                                                                                 |                                                                                                                                           |               38 |            129 |         3.39 |
|  ipClk_IBUF_BUFG | FFT/FFT/U0/i_synth/axi_wrapper/ce_w2c                                                                                           |                                                                                                                                           |              612 |           3935 |         6.43 |
+------------------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


