#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-954-g359b2b65)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x555945e0b560 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x555945df7290 .scope module, "mips_cpu_bus_tb" "mips_cpu_bus_tb" 3 1;
 .timescale -9 -10;
P_0x555945d46050 .param/str "DATA_INIT_FILE" 0 3 5, "\000";
P_0x555945d46090 .param/str "INSTR_INIT_FILE" 0 3 4, "test/1-binary/divu/divu_5.hex.txt";
P_0x555945d460d0 .param/l "TIMEOUT_CYCLES" 0 3 6, +C4<00000000000000000000000111110100>;
v0x555945e607e0_0 .net "active", 0 0, v0x555945e58110_0;  1 drivers
v0x555945e608a0_0 .net "address", 31 0, v0x555945e5b3e0_0;  1 drivers
v0x555945e60960_0 .net "byteenable", 3 0, v0x555945e5b4c0_0;  1 drivers
v0x555945e60a90_0 .var "clk", 0 0;
v0x555945e60c40_0 .var "clk_enable", 0 0;
v0x555945e60d00_0 .var/i "counter", 31 0;
v0x555945e60de0_0 .net "read", 0 0, v0x555945e5b580_0;  1 drivers
v0x555945e60e80_0 .net "readdata", 31 0, v0x555945e60170_0;  1 drivers
v0x555945e60fd0_0 .net "register_v0", 31 0, L_0x555945e73c60;  1 drivers
v0x555945e61120_0 .var "rst", 0 0;
v0x555945e611c0_0 .net "waitrequest", 0 0, v0x555945e604c0_0;  1 drivers
v0x555945e612f0_0 .net "write", 0 0, v0x555945e5b830_0;  1 drivers
v0x555945e61420_0 .net "writedata", 31 0, v0x555945e5b8f0_0;  1 drivers
E_0x555945d1b7b0 .event negedge, v0x555945e4fd10_0;
S_0x555945e25860 .scope module, "CPU" "mips_cpu_bus" 3 73, 4 1 0, S_0x555945df7290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /OUTPUT 32 "address";
    .port_info 5 /OUTPUT 1 "write";
    .port_info 6 /OUTPUT 1 "read";
    .port_info 7 /INPUT 1 "waitrequest";
    .port_info 8 /OUTPUT 32 "writedata";
    .port_info 9 /OUTPUT 4 "byteenable";
    .port_info 10 /INPUT 32 "readdata";
v0x555945e5ac70_0 .net "active", 0 0, v0x555945e58110_0;  alias, 1 drivers
v0x555945e5de30_0 .net "address", 31 0, v0x555945e5b3e0_0;  alias, 1 drivers
v0x555945e5df40_0 .net "byteenable", 3 0, v0x555945e5b4c0_0;  alias, 1 drivers
v0x555945e5e030_0 .net "clk", 0 0, v0x555945e60a90_0;  1 drivers
v0x555945e5e0d0_0 .net "clk_enable", 0 0, L_0x555945e61570;  1 drivers
v0x555945e5e1c0_0 .net "data_address", 31 0, v0x555945e58d20_0;  1 drivers
v0x555945e5e2b0_0 .net "data_byteenable", 3 0, v0x555945e4feb0_0;  1 drivers
v0x555945e5e370_0 .net "data_read", 0 0, v0x555945e50060_0;  1 drivers
v0x555945e5e410_0 .net "data_readdata", 31 0, v0x555945e5d4e0_0;  1 drivers
v0x555945e5e560_0 .net "data_write", 0 0, v0x555945e50120_0;  1 drivers
v0x555945e5e600_0 .net "data_writedata", 31 0, v0x555945e58fe0_0;  1 drivers
v0x555945e5e6c0_0 .net "instr_address", 31 0, v0x555945e59330_0;  1 drivers
v0x555945e5e7d0_0 .net "instr_read", 0 0, v0x555945e593f0_0;  1 drivers
v0x555945e5e8c0_0 .net "instr_readdata", 31 0, v0x555945e5d620_0;  1 drivers
v0x555945e5ea10_0 .net "read", 0 0, v0x555945e5b580_0;  alias, 1 drivers
v0x555945e5eab0_0 .net "readdata", 31 0, v0x555945e60170_0;  alias, 1 drivers
v0x555945e5ebc0_0 .net "register_v0", 31 0, L_0x555945e73c60;  alias, 1 drivers
v0x555945e5ede0_0 .net "reset", 0 0, v0x555945e61120_0;  1 drivers
v0x555945e5ee80_0 .net "stall", 0 0, v0x555945e5d8a0_0;  1 drivers
v0x555945e5ef20_0 .net "waitrequest", 0 0, v0x555945e604c0_0;  alias, 1 drivers
v0x555945e5f010_0 .net "write", 0 0, v0x555945e5b830_0;  alias, 1 drivers
v0x555945e5f100_0 .net "writedata", 31 0, v0x555945e5b8f0_0;  alias, 1 drivers
L_0x555945e61570 .reduce/nor v0x555945e5d8a0_0;
S_0x555945e24370 .scope module, "cpuInst" "mips_cpu_harvard" 4 51, 5 1 0, S_0x555945e25860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clk_enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "active";
    .port_info 4 /OUTPUT 32 "register_v0";
    .port_info 5 /INPUT 32 "instr_readdata";
    .port_info 6 /OUTPUT 32 "instr_address";
    .port_info 7 /OUTPUT 4 "byte_enable";
    .port_info 8 /OUTPUT 1 "instr_read";
    .port_info 9 /OUTPUT 32 "data_address";
    .port_info 10 /OUTPUT 1 "data_write";
    .port_info 11 /OUTPUT 1 "data_read";
    .port_info 12 /OUTPUT 32 "data_writedata";
    .port_info 13 /INPUT 32 "data_readdata";
v0x555945e57a30_0 .net "HI_alu2reg", 31 0, v0x555945e39660_0;  1 drivers
v0x555945e57b10_0 .net "HI_reg2alu", 31 0, v0x555945e550f0_0;  1 drivers
v0x555945e57c20_0 .net "HI_write_enable", 0 0, v0x555945e4f1d0_0;  1 drivers
v0x555945e57d10_0 .net "LO_alu2reg", 31 0, v0x555945e163b0_0;  1 drivers
v0x555945e57e00_0 .net "LO_reg2alu", 31 0, v0x555945e55450_0;  1 drivers
v0x555945e57f60_0 .net "LO_write_enable", 0 0, v0x555945e4f270_0;  1 drivers
v0x555945e58050_0 .var "act", 0 0;
v0x555945e58110_0 .var "active", 0 0;
v0x555945e581b0_0 .net "alu_control", 4 0, v0x555945e4f330_0;  1 drivers
v0x555945e582e0_0 .net "alu_input", 31 0, v0x555945e52230_0;  1 drivers
v0x555945e583f0_0 .net "alu_sel", 0 0, v0x555945e4fdf0_0;  1 drivers
v0x555945e584e0_0 .net "aluout", 31 0, v0x555945e4db40_0;  1 drivers
v0x555945e585f0_0 .net "branch_cond", 2 0, v0x555945e4f3d0_0;  1 drivers
v0x555945e58700_0 .net "branch_is_true", 0 0, v0x555945e4dfa0_0;  1 drivers
v0x555945e587a0_0 .net "byte_enable", 3 0, v0x555945e4feb0_0;  alias, 1 drivers
v0x555945e58860_0 .net "byte_offset", 1 0, L_0x555945e77d10;  1 drivers
v0x555945e58950_0 .net "clk", 0 0, v0x555945e60a90_0;  alias, 1 drivers
v0x555945e58b00_0 .net "clk_enable", 0 0, L_0x555945e61570;  alias, 1 drivers
v0x555945e58bc0_0 .var "clken", 0 0;
v0x555945e58c60_0 .net "curr_pc", 31 0, v0x555945e539d0_0;  1 drivers
v0x555945e58d20_0 .var "data_address", 31 0;
v0x555945e58e00_0 .net "data_read", 0 0, v0x555945e50060_0;  alias, 1 drivers
v0x555945e58ea0_0 .net "data_readdata", 31 0, v0x555945e5d4e0_0;  alias, 1 drivers
v0x555945e58f40_0 .net "data_write", 0 0, v0x555945e50120_0;  alias, 1 drivers
v0x555945e58fe0_0 .var "data_writedata", 31 0;
v0x555945e590a0_0 .net "extended_data", 31 0, v0x555945e57570_0;  1 drivers
v0x555945e591b0_0 .net "extended_imm", 31 0, L_0x555945e724b0;  1 drivers
v0x555945e59270_0 .net "imm", 15 0, L_0x555945e616f0;  1 drivers
v0x555945e59330_0 .var "instr_address", 31 0;
v0x555945e593f0_0 .var "instr_read", 0 0;
v0x555945e594b0_0 .net "instr_readdata", 31 0, v0x555945e5d620_0;  alias, 1 drivers
v0x555945e595c0_0 .net "is_branch", 0 0, v0x555945e50540_0;  1 drivers
v0x555945e596b0_0 .net "j_addr", 25 0, L_0x555945e61630;  1 drivers
v0x555945e59770_0 .net "link_pc", 31 0, L_0x555945e71c70;  1 drivers
v0x555945e59860_0 .net "lwlr_data", 31 0, v0x555945e517b0_0;  1 drivers
v0x555945e59970_0 .net "lwlr_sel", 1 0, v0x555945e50770_0;  1 drivers
v0x555945e59a30_0 .net "next_pc", 31 0, v0x555945e54940_0;  1 drivers
v0x555945e59b20_0 .net "pc_sel", 1 0, v0x555945e50850_0;  1 drivers
v0x555945e59c30_0 .net "rd", 4 0, L_0x555945e619e0;  1 drivers
v0x555945e59cf0_0 .net "reg_addr_sel", 1 0, v0x555945e50a10_0;  1 drivers
v0x555945e59de0_0 .net "reg_data_a", 31 0, v0x555945e560d0_0;  1 drivers
v0x555945e59ea0_0 .net "reg_data_b", 31 0, v0x555945e561e0_0;  1 drivers
v0x555945e59f60_0 .net "reg_data_sel", 1 0, v0x555945e50af0_0;  1 drivers
v0x555945e5a070_0 .net "reg_write_addr", 4 0, v0x555945e51cb0_0;  1 drivers
v0x555945e5a180_0 .net "reg_write_data", 31 0, v0x555945e52e30_0;  1 drivers
v0x555945e5a290_0 .net "reg_write_enable", 0 0, v0x555945e50bd0_0;  1 drivers
v0x555945e5a380_0 .net "register_v0", 31 0, L_0x555945e73c60;  alias, 1 drivers
v0x555945e5a440_0 .net "reset", 0 0, v0x555945e61120_0;  alias, 1 drivers
v0x555945e5a570_0 .net "rs", 4 0, L_0x555945e61790;  1 drivers
v0x555945e5a610_0 .net "rt", 4 0, L_0x555945e61830;  1 drivers
v0x555945e5a6b0_0 .net "shamt", 4 0, L_0x555945e72980;  1 drivers
v0x555945e5a7c0_0 .net "signextend_sel", 0 0, v0x555945e50f10_0;  1 drivers
E_0x555945d1c1b0/0 .event edge, v0x555945e58050_0, v0x555945e58b00_0, v0x555945e50c90_0, v0x555945e539d0_0;
E_0x555945d1c1b0/1 .event edge, v0x555945e516d0_0, v0x555945e4db40_0;
E_0x555945d1c1b0 .event/or E_0x555945d1c1b0/0, E_0x555945d1c1b0/1;
L_0x555945e61630 .part v0x555945e5d620_0, 0, 26;
L_0x555945e616f0 .part v0x555945e5d620_0, 0, 16;
L_0x555945e61790 .part v0x555945e5d620_0, 21, 5;
L_0x555945e61830 .part v0x555945e5d620_0, 16, 5;
L_0x555945e619e0 .part v0x555945e5d620_0, 11, 5;
L_0x555945e726c0 .part v0x555945e50770_0, 1, 1;
L_0x555945e77db0 .part v0x555945e50770_0, 0, 1;
S_0x555945e22f20 .scope module, "ALU_1" "ALU" 5 148, 6 3 0, S_0x555945e24370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 5 "alu_control";
    .port_info 3 /INPUT 3 "branch_cond";
    .port_info 4 /INPUT 32 "LO_input";
    .port_info 5 /INPUT 32 "HI_input";
    .port_info 6 /INPUT 5 "sa";
    .port_info 7 /OUTPUT 32 "alu_result";
    .port_info 8 /OUTPUT 1 "branch_cond_true";
    .port_info 9 /OUTPUT 32 "LO_output";
    .port_info 10 /OUTPUT 32 "HI_output";
    .port_info 11 /OUTPUT 2 "byte_offset";
enum0x555945db1950 .enum4 (5)
   "CONTROL_ADD" 5'b00000,
   "CONTROL_SUB" 5'b00001,
   "CONTROL_AND" 5'b00010,
   "CONTROL_ANDI" 5'b00011,
   "CONTROL_OR" 5'b00100,
   "CONTROL_ORI" 5'b00101,
   "CONTROL_XOR" 5'b00110,
   "CONTROL_XORI" 5'b00111,
   "CONTROL_SLT" 5'b01000,
   "CONTROL_SLTU" 5'b01001,
   "CONTROL_SLL" 5'b01010,
   "CONTROL_SLLV" 5'b01011,
   "CONTROL_SRL" 5'b01100,
   "CONTROL_SRLV" 5'b01101,
   "CONTROL_SRA" 5'b01110,
   "CONTROL_SRAV" 5'b01111,
   "CONTROL_MULT" 5'b10000,
   "CONTROL_MULTU" 5'b10001,
   "CONTROL_DIV" 5'b10010,
   "CONTROL_DIVU" 5'b10011,
   "CONTROL_LUI" 5'b10100,
   "CONTROL_MTLO" 5'b10101,
   "CONTROL_MTHI" 5'b10110,
   "CONTROL_LWLR" 5'b10111,
   "CONTROL_MFLO" 5'b11000,
   "CONTROL_MFHI" 5'b11001
 ;
enum0x555945db4510 .enum4 (3)
   "BRANCH_NOTHING" 3'b000,
   "BRANCH_EQUAL" 3'b001,
   "BRANCH_NOT_EQUAL" 3'b010,
   "BRANCH_LTZ" 3'b011,
   "BRANCH_GTZ" 3'b100,
   "BRANCH_LTEZ" 3'b101,
   "BRANCH_GTEZ" 3'b110
 ;
L_0x555945e39540 .functor AND 32, v0x555945e560d0_0, L_0x555945e72b50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x555945e195c0 .functor AND 32, v0x555945e560d0_0, v0x555945e52230_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x555945e15de0 .functor OR 32, v0x555945e560d0_0, L_0x555945e72b50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555945d16f90 .functor OR 32, v0x555945e560d0_0, v0x555945e52230_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555945e734b0 .functor XOR 32, v0x555945e560d0_0, L_0x555945e72b50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555945e73520 .functor XOR 32, v0x555945e560d0_0, v0x555945e52230_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555945e73ee0 .functor NOT 32, v0x555945e52230_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555945df2af0_0 .net "A", 31 0, v0x555945e560d0_0;  alias, 1 drivers
v0x555945dea950_0 .net "B", 31 0, v0x555945e52230_0;  alias, 1 drivers
v0x555945e3ca10_0 .net "HI_input", 31 0, v0x555945e550f0_0;  alias, 1 drivers
v0x555945e39660_0 .var "HI_output", 31 0;
v0x555945e35a80_0 .net "LO_input", 31 0, v0x555945e55450_0;  alias, 1 drivers
v0x555945e163b0_0 .var "LO_output", 31 0;
L_0x7f6a88cf80f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555945d2cbf0_0 .net/2u *"_ivl_0", 15 0, L_0x7f6a88cf80f0;  1 drivers
v0x555945e4a1b0_0 .net *"_ivl_10", 31 0, L_0x555945e39540;  1 drivers
v0x555945e4a290_0 .net *"_ivl_102", 63 0, L_0x555945e75c10;  1 drivers
L_0x7f6a88cf8498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555945e4a370_0 .net *"_ivl_105", 31 0, L_0x7f6a88cf8498;  1 drivers
v0x555945e4a450_0 .net *"_ivl_106", 63 0, L_0x555945e75e10;  1 drivers
L_0x7f6a88cf84e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555945e4a530_0 .net *"_ivl_109", 31 0, L_0x7f6a88cf84e0;  1 drivers
L_0x7f6a88cf8528 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x555945e4a610_0 .net/2u *"_ivl_112", 4 0, L_0x7f6a88cf8528;  1 drivers
v0x555945e4a6f0_0 .net *"_ivl_114", 0 0, L_0x555945e76190;  1 drivers
v0x555945e4a7b0_0 .net *"_ivl_117", 31 0, L_0x555945e76280;  1 drivers
v0x555945e4a890_0 .net *"_ivl_119", 31 0, L_0x555945e76070;  1 drivers
v0x555945e4a970_0 .net *"_ivl_12", 31 0, L_0x555945e195c0;  1 drivers
L_0x7f6a88cf8570 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x555945e4aa50_0 .net/2u *"_ivl_122", 4 0, L_0x7f6a88cf8570;  1 drivers
v0x555945e4ab30_0 .net *"_ivl_124", 0 0, L_0x555945e76770;  1 drivers
v0x555945e4abf0_0 .net *"_ivl_127", 31 0, L_0x555945e76860;  1 drivers
v0x555945e4acd0_0 .net *"_ivl_129", 31 0, L_0x555945e76a50;  1 drivers
L_0x7f6a88cf85b8 .functor BUFT 1, C4<10010>, C4<0>, C4<0>, C4<0>;
v0x555945e4adb0_0 .net/2u *"_ivl_132", 4 0, L_0x7f6a88cf85b8;  1 drivers
v0x555945e4ae90_0 .net *"_ivl_134", 0 0, L_0x555945e76de0;  1 drivers
v0x555945e4af50_0 .net/s *"_ivl_136", 31 0, L_0x555945e76ed0;  1 drivers
v0x555945e4b030_0 .net *"_ivl_138", 31 0, L_0x555945e76b90;  1 drivers
L_0x7f6a88cf8600 .functor BUFT 1, C4<10010>, C4<0>, C4<0>, C4<0>;
v0x555945e4b110_0 .net/2u *"_ivl_142", 4 0, L_0x7f6a88cf8600;  1 drivers
v0x555945e4b1f0_0 .net *"_ivl_144", 0 0, L_0x555945e77210;  1 drivers
v0x555945e4b2b0_0 .net/s *"_ivl_146", 31 0, L_0x555945e77300;  1 drivers
v0x555945e4b390_0 .net *"_ivl_148", 31 0, L_0x555945e77530;  1 drivers
v0x555945e4b470_0 .net *"_ivl_153", 29 0, L_0x555945e77930;  1 drivers
L_0x7f6a88cf8648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555945e4b550_0 .net/2u *"_ivl_154", 1 0, L_0x7f6a88cf8648;  1 drivers
L_0x7f6a88cf8180 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x555945e4b630_0 .net/2u *"_ivl_16", 4 0, L_0x7f6a88cf8180;  1 drivers
v0x555945e4b710_0 .net *"_ivl_18", 0 0, L_0x555945e73090;  1 drivers
v0x555945e4b7d0_0 .net *"_ivl_20", 31 0, L_0x555945e15de0;  1 drivers
v0x555945e4b8b0_0 .net *"_ivl_22", 31 0, L_0x555945d16f90;  1 drivers
L_0x7f6a88cf81c8 .functor BUFT 1, C4<00111>, C4<0>, C4<0>, C4<0>;
v0x555945e4b990_0 .net/2u *"_ivl_26", 4 0, L_0x7f6a88cf81c8;  1 drivers
v0x555945e4ba70_0 .net *"_ivl_28", 0 0, L_0x555945e733c0;  1 drivers
v0x555945e4bb30_0 .net *"_ivl_3", 15 0, L_0x555945e72a80;  1 drivers
v0x555945e4bc10_0 .net *"_ivl_30", 31 0, L_0x555945e734b0;  1 drivers
v0x555945e4bcf0_0 .net *"_ivl_32", 31 0, L_0x555945e73520;  1 drivers
v0x555945e4bdd0_0 .net *"_ivl_36", 0 0, L_0x555945e73760;  1 drivers
L_0x7f6a88cf8210 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555945e4be90_0 .net/2u *"_ivl_38", 31 0, L_0x7f6a88cf8210;  1 drivers
L_0x7f6a88cf8258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555945e4bf70_0 .net/2u *"_ivl_40", 31 0, L_0x7f6a88cf8258;  1 drivers
v0x555945e4c050_0 .net *"_ivl_44", 0 0, L_0x555945e73a10;  1 drivers
L_0x7f6a88cf82a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555945e4c110_0 .net/2u *"_ivl_46", 31 0, L_0x7f6a88cf82a0;  1 drivers
L_0x7f6a88cf82e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555945e4c1f0_0 .net/2u *"_ivl_48", 31 0, L_0x7f6a88cf82e8;  1 drivers
L_0x7f6a88cf8330 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x555945e4c2d0_0 .net/2u *"_ivl_52", 4 0, L_0x7f6a88cf8330;  1 drivers
v0x555945e4c3b0_0 .net *"_ivl_54", 0 0, L_0x555945e73df0;  1 drivers
v0x555945e4c470_0 .net *"_ivl_56", 31 0, L_0x555945e73ee0;  1 drivers
L_0x7f6a88cf8378 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555945e4c550_0 .net/2u *"_ivl_58", 31 0, L_0x7f6a88cf8378;  1 drivers
L_0x7f6a88cf8138 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x555945e4c630_0 .net/2u *"_ivl_6", 4 0, L_0x7f6a88cf8138;  1 drivers
v0x555945e4c710_0 .net *"_ivl_60", 31 0, L_0x555945e73f50;  1 drivers
L_0x7f6a88cf83c0 .functor BUFT 1, C4<01010>, C4<0>, C4<0>, C4<0>;
v0x555945e4c7f0_0 .net/2u *"_ivl_66", 4 0, L_0x7f6a88cf83c0;  1 drivers
v0x555945e4c8d0_0 .net *"_ivl_68", 0 0, L_0x555945e74470;  1 drivers
v0x555945e4c990_0 .net *"_ivl_70", 31 0, L_0x555945e74560;  1 drivers
v0x555945e4ca70_0 .net *"_ivl_72", 31 0, L_0x555945e746a0;  1 drivers
L_0x7f6a88cf8408 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0x555945e4cb50_0 .net/2u *"_ivl_76", 4 0, L_0x7f6a88cf8408;  1 drivers
v0x555945e4cc30_0 .net *"_ivl_78", 0 0, L_0x555945e74600;  1 drivers
v0x555945e4ccf0_0 .net *"_ivl_8", 0 0, L_0x555945e72d10;  1 drivers
v0x555945e4cdb0_0 .net *"_ivl_80", 31 0, L_0x555945e74ac0;  1 drivers
v0x555945e4ce90_0 .net *"_ivl_82", 31 0, L_0x555945e747e0;  1 drivers
L_0x7f6a88cf8450 .functor BUFT 1, C4<01110>, C4<0>, C4<0>, C4<0>;
v0x555945e4cf70_0 .net/2u *"_ivl_86", 4 0, L_0x7f6a88cf8450;  1 drivers
v0x555945e4d050_0 .net *"_ivl_88", 0 0, L_0x555945e74eb0;  1 drivers
v0x555945e4d110_0 .net *"_ivl_90", 31 0, L_0x555945e74fa0;  1 drivers
v0x555945e4d1f0_0 .net *"_ivl_92", 31 0, L_0x555945e75120;  1 drivers
v0x555945e4d6e0_0 .net/s *"_ivl_96", 63 0, L_0x555945e75680;  1 drivers
v0x555945e4d7c0_0 .net/s *"_ivl_98", 63 0, L_0x555945e75930;  1 drivers
v0x555945e4d8a0_0 .net "adder_B", 31 0, L_0x555945e741b0;  1 drivers
v0x555945e4d980_0 .net "adder_result", 31 0, L_0x555945e742f0;  1 drivers
v0x555945e4da60_0 .net "alu_control", 4 0, v0x555945e4f330_0;  alias, 1 drivers
v0x555945e4db40_0 .var "alu_result", 31 0;
v0x555945e4dc20_0 .net "bitwise_and", 31 0, L_0x555945e72f20;  1 drivers
v0x555945e4dd00_0 .net "bitwise_or", 31 0, L_0x555945e731f0;  1 drivers
v0x555945e4dde0_0 .net "bitwise_xor", 31 0, L_0x555945e735d0;  1 drivers
v0x555945e4dec0_0 .net "branch_cond", 2 0, v0x555945e4f3d0_0;  alias, 1 drivers
v0x555945e4dfa0_0 .var "branch_cond_true", 0 0;
v0x555945e4e060_0 .net "byte_offset", 1 0, L_0x555945e77d10;  alias, 1 drivers
v0x555945e4e140_0 .net "immediate_zero_extend", 31 0, L_0x555945e72b50;  1 drivers
v0x555945e4e220_0 .net "less_than_signed", 31 0, L_0x555945e73bc0;  1 drivers
v0x555945e4e300_0 .net "less_than_unsigned", 31 0, L_0x555945e73890;  1 drivers
v0x555945e4e3e0_0 .net "lwlr_addr", 31 0, L_0x555945e77a20;  1 drivers
v0x555945e4e4c0_0 .net "product_hi", 31 0, L_0x555945e764a0;  1 drivers
v0x555945e4e5a0_0 .net "product_lo", 31 0, L_0x555945e76af0;  1 drivers
v0x555945e4e680_0 .net "quotient", 31 0, L_0x555945e76c30;  1 drivers
v0x555945e4e760_0 .net "remainder", 31 0, L_0x555945e775d0;  1 drivers
v0x555945e4e840_0 .net "sa", 4 0, L_0x555945e72980;  alias, 1 drivers
v0x555945e4e920_0 .net "shift_left_logical", 31 0, L_0x555945e74740;  1 drivers
v0x555945e4ea00_0 .net "shift_right_arithmetic", 31 0, L_0x555945e753d0;  1 drivers
v0x555945e4eae0_0 .net "shift_right_logical", 31 0, L_0x555945e74c20;  1 drivers
v0x555945e4ebc0_0 .net/s "signed_product", 63 0, L_0x555945e75ad0;  1 drivers
v0x555945e4eca0_0 .net "unsigned_product", 63 0, L_0x555945e75f30;  1 drivers
E_0x555945db8200/0 .event edge, v0x555945e4da60_0, v0x555945e4d980_0, v0x555945e4dc20_0, v0x555945e4dd00_0;
E_0x555945db8200/1 .event edge, v0x555945e4dde0_0, v0x555945e4e220_0, v0x555945e4e300_0, v0x555945e4e920_0;
E_0x555945db8200/2 .event edge, v0x555945e4eae0_0, v0x555945e4ea00_0, v0x555945dea950_0, v0x555945e4e3e0_0;
E_0x555945db8200/3 .event edge, v0x555945e35a80_0, v0x555945e3ca10_0, v0x555945e4dec0_0, v0x555945df2af0_0;
E_0x555945db8200/4 .event edge, v0x555945e4e4c0_0, v0x555945e4e5a0_0, v0x555945e4e680_0, v0x555945e4e760_0;
E_0x555945db8200 .event/or E_0x555945db8200/0, E_0x555945db8200/1, E_0x555945db8200/2, E_0x555945db8200/3, E_0x555945db8200/4;
L_0x555945e72a80 .part v0x555945e52230_0, 0, 16;
L_0x555945e72b50 .concat [ 16 16 0 0], L_0x555945e72a80, L_0x7f6a88cf80f0;
L_0x555945e72d10 .cmp/eq 5, v0x555945e4f330_0, L_0x7f6a88cf8138;
L_0x555945e72f20 .functor MUXZ 32, L_0x555945e195c0, L_0x555945e39540, L_0x555945e72d10, C4<>;
L_0x555945e73090 .cmp/eq 5, v0x555945e4f330_0, L_0x7f6a88cf8180;
L_0x555945e731f0 .functor MUXZ 32, L_0x555945d16f90, L_0x555945e15de0, L_0x555945e73090, C4<>;
L_0x555945e733c0 .cmp/eq 5, v0x555945e4f330_0, L_0x7f6a88cf81c8;
L_0x555945e735d0 .functor MUXZ 32, L_0x555945e73520, L_0x555945e734b0, L_0x555945e733c0, C4<>;
L_0x555945e73760 .cmp/gt 32, v0x555945e52230_0, v0x555945e560d0_0;
L_0x555945e73890 .functor MUXZ 32, L_0x7f6a88cf8258, L_0x7f6a88cf8210, L_0x555945e73760, C4<>;
L_0x555945e73a10 .cmp/gt.s 32, v0x555945e52230_0, v0x555945e560d0_0;
L_0x555945e73bc0 .functor MUXZ 32, L_0x7f6a88cf82e8, L_0x7f6a88cf82a0, L_0x555945e73a10, C4<>;
L_0x555945e73df0 .cmp/eq 5, v0x555945e4f330_0, L_0x7f6a88cf8330;
L_0x555945e73f50 .arith/sum 32, L_0x555945e73ee0, L_0x7f6a88cf8378;
L_0x555945e741b0 .functor MUXZ 32, v0x555945e52230_0, L_0x555945e73f50, L_0x555945e73df0, C4<>;
L_0x555945e742f0 .arith/sum 32, v0x555945e560d0_0, L_0x555945e741b0;
L_0x555945e74470 .cmp/eq 5, v0x555945e4f330_0, L_0x7f6a88cf83c0;
L_0x555945e74560 .shift/l 32, v0x555945e52230_0, L_0x555945e72980;
L_0x555945e746a0 .shift/l 32, v0x555945e52230_0, v0x555945e560d0_0;
L_0x555945e74740 .functor MUXZ 32, L_0x555945e746a0, L_0x555945e74560, L_0x555945e74470, C4<>;
L_0x555945e74600 .cmp/eq 5, v0x555945e4f330_0, L_0x7f6a88cf8408;
L_0x555945e74ac0 .shift/r 32, v0x555945e52230_0, L_0x555945e72980;
L_0x555945e747e0 .shift/r 32, v0x555945e52230_0, v0x555945e560d0_0;
L_0x555945e74c20 .functor MUXZ 32, L_0x555945e747e0, L_0x555945e74ac0, L_0x555945e74600, C4<>;
L_0x555945e74eb0 .cmp/eq 5, v0x555945e4f330_0, L_0x7f6a88cf8450;
L_0x555945e74fa0 .shift/rs 32, v0x555945e52230_0, L_0x555945e72980;
L_0x555945e75120 .shift/rs 32, v0x555945e52230_0, v0x555945e560d0_0;
L_0x555945e753d0 .functor MUXZ 32, L_0x555945e75120, L_0x555945e74fa0, L_0x555945e74eb0, C4<>;
L_0x555945e75680 .extend/s 64, v0x555945e560d0_0;
L_0x555945e75930 .extend/s 64, v0x555945e52230_0;
L_0x555945e75ad0 .arith/mult 64, L_0x555945e75680, L_0x555945e75930;
L_0x555945e75c10 .concat [ 32 32 0 0], v0x555945e560d0_0, L_0x7f6a88cf8498;
L_0x555945e75e10 .concat [ 32 32 0 0], v0x555945e52230_0, L_0x7f6a88cf84e0;
L_0x555945e75f30 .arith/mult 64, L_0x555945e75c10, L_0x555945e75e10;
L_0x555945e76190 .cmp/eq 5, v0x555945e4f330_0, L_0x7f6a88cf8528;
L_0x555945e76280 .part L_0x555945e75ad0, 32, 32;
L_0x555945e76070 .part L_0x555945e75f30, 32, 32;
L_0x555945e764a0 .functor MUXZ 32, L_0x555945e76070, L_0x555945e76280, L_0x555945e76190, C4<>;
L_0x555945e76770 .cmp/eq 5, v0x555945e4f330_0, L_0x7f6a88cf8570;
L_0x555945e76860 .part L_0x555945e75ad0, 0, 32;
L_0x555945e76a50 .part L_0x555945e75f30, 0, 32;
L_0x555945e76af0 .functor MUXZ 32, L_0x555945e76a50, L_0x555945e76860, L_0x555945e76770, C4<>;
L_0x555945e76de0 .cmp/eq 5, v0x555945e4f330_0, L_0x7f6a88cf85b8;
L_0x555945e76ed0 .arith/div.s 32, v0x555945e560d0_0, v0x555945e52230_0;
L_0x555945e76b90 .arith/div 32, v0x555945e560d0_0, v0x555945e52230_0;
L_0x555945e76c30 .functor MUXZ 32, L_0x555945e76b90, L_0x555945e76ed0, L_0x555945e76de0, C4<>;
L_0x555945e77210 .cmp/eq 5, v0x555945e4f330_0, L_0x7f6a88cf8600;
L_0x555945e77300 .arith/mod.s 32, v0x555945e560d0_0, v0x555945e52230_0;
L_0x555945e77530 .arith/mod 32, v0x555945e560d0_0, v0x555945e52230_0;
L_0x555945e775d0 .functor MUXZ 32, L_0x555945e77530, L_0x555945e77300, L_0x555945e77210, C4<>;
L_0x555945e77930 .part L_0x555945e742f0, 2, 30;
L_0x555945e77a20 .concat [ 2 30 0 0], L_0x7f6a88cf8648, L_0x555945e77930;
L_0x555945e77d10 .part L_0x555945e742f0, 0, 2;
S_0x555945e4ef00 .scope module, "ALU_decoder_1" "ALU_decoder" 5 139, 7 1 0, S_0x555945e24370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_readdata";
    .port_info 1 /OUTPUT 5 "alu_control";
    .port_info 2 /OUTPUT 3 "branch_cond";
    .port_info 3 /OUTPUT 5 "sa";
    .port_info 4 /OUTPUT 1 "LO_write_enable";
    .port_info 5 /OUTPUT 1 "HI_write_enable";
enum0x555945da9040 .enum4 (6)
   "OPCODE_R" 6'b000000,
   "OPCODE_BRANCH" 6'b000001,
   "OPCODE_ADDIU" 6'b001001,
   "OPCODE_ANDI" 6'b001100,
   "OPCODE_BEQ" 6'b000100,
   "OPCODE_BGTZ" 6'b000111,
   "OPCODE_BLEZ" 6'b000110,
   "OPCODE_BNE" 6'b000101,
   "OPCODE_LB" 6'b100000,
   "OPCODE_LBU" 6'b100100,
   "OPCODE_LH" 6'b100001,
   "OPCODE_LHU" 6'b100101,
   "OPCODE_LW" 6'b100011,
   "OPCODE_LWL" 6'b100010,
   "OPCODE_LWR" 6'b100110,
   "OPCODE_ORI" 6'b001101,
   "OPCODE_SB" 6'b101000,
   "OPCODE_SH" 6'b101001,
   "OPCODE_SLTI" 6'b001010,
   "OPCODE_SLTIU" 6'b001011,
   "OPCODE_SW" 6'b101011,
   "OPCODE_XORI" 6'b001110,
   "OPCODE_LUI" 6'b001111,
   "OPCODE_J" 6'b000010,
   "OPCODE_JAL" 6'b000011
 ;
enum0x555945dabae0 .enum4 (6)
   "FUNC_ADDU" 6'b100001,
   "FUNC_AND" 6'b100100,
   "FUNC_MULT" 6'b011000,
   "FUNC_MULTU" 6'b011001,
   "FUNC_OR" 6'b100101,
   "FUNC_SLL" 6'b000000,
   "FUNC_SLLV" 6'b000100,
   "FUNC_SLT" 6'b101010,
   "FUNC_SLTU" 6'b101011,
   "FUNC_SRA" 6'b000011,
   "FUNC_SRAV" 6'b000111,
   "FUNC_SRL" 6'b000010,
   "FUNC_SRLV" 6'b000110,
   "FUNC_SUBU" 6'b100011,
   "FUNC_XOR" 6'b100110,
   "FUNC_DIV" 6'b011010,
   "FUNC_DIVU" 6'b011011,
   "FUNC_MTLO" 6'b010011,
   "FUNC_MTHI" 6'b010001,
   "FUNC_JALR" 6'b001001,
   "FUNC_JR" 6'b001000,
   "FUNC_MFLO" 6'b010010,
   "FUNC_MFHI" 6'b010000
 ;
enum0x555945dae170 .enum4 (5)
   "BRANCH_BGEZ" 5'b00001,
   "BRANCH_BGEZAL" 5'b10001,
   "BRANCH_BLTZ" 5'b00000,
   "BRANCH_BLTZAL" 5'b10000
 ;
enum0x555945daeb20 .enum4 (5)
   "CONTROL_ADD" 5'b00000,
   "CONTROL_SUB" 5'b00001,
   "CONTROL_AND" 5'b00010,
   "CONTROL_ANDI" 5'b00011,
   "CONTROL_OR" 5'b00100,
   "CONTROL_ORI" 5'b00101,
   "CONTROL_XOR" 5'b00110,
   "CONTROL_XORI" 5'b00111,
   "CONTROL_SLT" 5'b01000,
   "CONTROL_SLTU" 5'b01001,
   "CONTROL_SLL" 5'b01010,
   "CONTROL_SLLV" 5'b01011,
   "CONTROL_SRL" 5'b01100,
   "CONTROL_SRLV" 5'b01101,
   "CONTROL_SRA" 5'b01110,
   "CONTROL_SRAV" 5'b01111,
   "CONTROL_MULT" 5'b10000,
   "CONTROL_MULTU" 5'b10001,
   "CONTROL_DIV" 5'b10010,
   "CONTROL_DIVU" 5'b10011,
   "CONTROL_LUI" 5'b10100,
   "CONTROL_MTLO" 5'b10101,
   "CONTROL_MTHI" 5'b10110,
   "CONTROL_LWLR" 5'b10111,
   "CONTROL_MFLO" 5'b11000,
   "CONTROL_MFHI" 5'b11001
 ;
v0x555945e4f1d0_0 .var "HI_write_enable", 0 0;
v0x555945e4f270_0 .var "LO_write_enable", 0 0;
v0x555945e4f330_0 .var "alu_control", 4 0;
v0x555945e4f3d0_0 .var "branch_cond", 2 0;
v0x555945e4f4a0_0 .net "branch_field", 4 0, L_0x555945e728e0;  1 drivers
v0x555945e4f560_0 .net "func_code", 5 0, L_0x555945e72840;  1 drivers
v0x555945e4f640_0 .net "instr_opcode", 5 0, L_0x555945e727a0;  1 drivers
v0x555945e4f720_0 .net "instr_readdata", 31 0, v0x555945e5d620_0;  alias, 1 drivers
v0x555945e4f800_0 .net "sa", 4 0, L_0x555945e72980;  alias, 1 drivers
E_0x555945d8cff0 .event edge, v0x555945e4f640_0, v0x555945e4f560_0;
E_0x555945ca8b40 .event edge, v0x555945e4f640_0, v0x555945e4f4a0_0;
L_0x555945e727a0 .part v0x555945e5d620_0, 26, 6;
L_0x555945e72840 .part v0x555945e5d620_0, 0, 6;
L_0x555945e728e0 .part v0x555945e5d620_0, 16, 5;
L_0x555945e72980 .part v0x555945e5d620_0, 6, 5;
S_0x555945e4f960 .scope module, "decoder_1" "decoder" 5 87, 8 3 0, S_0x555945e24370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_readdata";
    .port_info 1 /INPUT 1 "clk_enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "active";
    .port_info 4 /INPUT 1 "is_true";
    .port_info 5 /OUTPUT 2 "pc_sel";
    .port_info 6 /OUTPUT 1 "data_write";
    .port_info 7 /OUTPUT 1 "data_read";
    .port_info 8 /OUTPUT 4 "byte_enable";
    .port_info 9 /OUTPUT 1 "reg_write_enable";
    .port_info 10 /OUTPUT 2 "reg_addr_sel";
    .port_info 11 /OUTPUT 1 "alu_sel";
    .port_info 12 /OUTPUT 2 "reg_data_sel";
    .port_info 13 /OUTPUT 1 "signextend_sel";
    .port_info 14 /OUTPUT 2 "lwlr_sel";
    .port_info 15 /OUTPUT 1 "is_branch";
enum0x555945da5d60 .enum4 (6)
   "OPCODE_R" 6'b000000,
   "OPCODE_J" 6'b000010,
   "OPCODE_JAL" 6'b000011,
   "OPCODE_BRANCH" 6'b000001,
   "OPCODE_BEQ" 6'b000100,
   "OPCODE_BGTZ" 6'b000111,
   "OPCODE_BLEZ" 6'b000110,
   "OPCODE_BNE" 6'b000101,
   "OPCODE_LB" 6'b100000,
   "OPCODE_LH" 6'b100001,
   "OPCODE_LBU" 6'b100100,
   "OPCODE_LHU" 6'b100101,
   "OPCODE_LW" 6'b100011,
   "OPCODE_LWL" 6'b100010,
   "OPCODE_LWR" 6'b100110,
   "OPCODE_SW" 6'b101011,
   "OPCODE_SB" 6'b101000,
   "OPCODE_SH" 6'b101001
 ;
v0x555945e4fd10_0 .net "active", 0 0, v0x555945e58110_0;  alias, 1 drivers
v0x555945e4fdf0_0 .var "alu_sel", 0 0;
v0x555945e4feb0_0 .var "byte_enable", 3 0;
v0x555945e4ffa0_0 .net "clk_enable", 0 0, v0x555945e58bc0_0;  1 drivers
v0x555945e50060_0 .var "data_read", 0 0;
v0x555945e50120_0 .var "data_write", 0 0;
v0x555945e501e0_0 .net "funct_code", 5 0, L_0x555945e72020;  1 drivers
v0x555945e502c0_0 .net "immediate", 15 0, L_0x555945e720c0;  1 drivers
v0x555945e503a0_0 .net "instr_opcode", 5 0, L_0x555945e71da0;  1 drivers
v0x555945e50480_0 .net "instr_readdata", 31 0, v0x555945e5d620_0;  alias, 1 drivers
v0x555945e50540_0 .var "is_branch", 0 0;
v0x555945e505e0_0 .net "is_true", 0 0, v0x555945e4dfa0_0;  alias, 1 drivers
v0x555945e506b0_0 .net "j_addr", 25 0, L_0x555945e72160;  1 drivers
v0x555945e50770_0 .var "lwlr_sel", 1 0;
v0x555945e50850_0 .var "pc_sel", 1 0;
v0x555945e50930_0 .net "rd", 4 0, L_0x555945e71f80;  1 drivers
v0x555945e50a10_0 .var "reg_addr_sel", 1 0;
v0x555945e50af0_0 .var "reg_data_sel", 1 0;
v0x555945e50bd0_0 .var "reg_write_enable", 0 0;
v0x555945e50c90_0 .net "reset", 0 0, v0x555945e61120_0;  alias, 1 drivers
v0x555945e50d50_0 .net "rs", 4 0, L_0x555945e71e40;  1 drivers
v0x555945e50e30_0 .net "rt", 4 0, L_0x555945e71ee0;  1 drivers
v0x555945e50f10_0 .var "signextend_sel", 0 0;
E_0x555945d25590/0 .event edge, v0x555945e4ffa0_0, v0x555945e503a0_0, v0x555945e501e0_0, v0x555945e501e0_0;
E_0x555945d25590/1 .event edge, v0x555945e501e0_0, v0x555945e50e30_0, v0x555945e4dfa0_0;
E_0x555945d25590 .event/or E_0x555945d25590/0, E_0x555945d25590/1;
L_0x555945e71da0 .part v0x555945e5d620_0, 26, 6;
L_0x555945e71e40 .part v0x555945e5d620_0, 21, 5;
L_0x555945e71ee0 .part v0x555945e5d620_0, 16, 5;
L_0x555945e71f80 .part v0x555945e5d620_0, 11, 5;
L_0x555945e72020 .part v0x555945e5d620_0, 0, 6;
L_0x555945e720c0 .part v0x555945e5d620_0, 0, 16;
L_0x555945e72160 .part v0x555945e5d620_0, 0, 26;
S_0x555945e511d0 .scope module, "lwlr_1" "lwlr" 5 189, 9 1 0, S_0x555945e24370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg_data_b";
    .port_info 1 /INPUT 32 "data_readdata";
    .port_info 2 /INPUT 2 "byte_offset";
    .port_info 3 /INPUT 1 "lwl";
    .port_info 4 /OUTPUT 32 "reg_write_data";
v0x555945e51430_0 .net "byte_offset", 1 0, L_0x555945e77d10;  alias, 1 drivers
v0x555945e51540_0 .net "data_readdata", 31 0, v0x555945e5d4e0_0;  alias, 1 drivers
v0x555945e51600_0 .net "lwl", 0 0, L_0x555945e77db0;  1 drivers
v0x555945e516d0_0 .net "reg_data_b", 31 0, v0x555945e561e0_0;  alias, 1 drivers
v0x555945e517b0_0 .var "reg_write_data", 31 0;
E_0x555945e3fa90/0 .event edge, v0x555945e4e060_0, v0x555945e51600_0, v0x555945e51540_0, v0x555945e516d0_0;
E_0x555945e3fa90/1 .event edge, v0x555945e51540_0, v0x555945e51540_0, v0x555945e516d0_0, v0x555945e516d0_0;
E_0x555945e3fa90/2 .event edge, v0x555945e51540_0, v0x555945e51540_0, v0x555945e516d0_0, v0x555945e516d0_0;
E_0x555945e3fa90/3 .event edge, v0x555945e51540_0, v0x555945e51540_0, v0x555945e516d0_0;
E_0x555945e3fa90 .event/or E_0x555945e3fa90/0, E_0x555945e3fa90/1, E_0x555945e3fa90/2, E_0x555945e3fa90/3;
S_0x555945e51930 .scope module, "mux1_1" "mux1" 5 114, 10 1 0, S_0x555945e24370;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rt";
    .port_info 1 /INPUT 5 "rd";
    .port_info 2 /INPUT 2 "select";
    .port_info 3 /OUTPUT 5 "reg_write_addr";
v0x555945e51bb0_0 .net "rd", 4 0, L_0x555945e619e0;  alias, 1 drivers
v0x555945e51cb0_0 .var "reg_write_addr", 4 0;
v0x555945e51d90_0 .net "rt", 4 0, L_0x555945e61830;  alias, 1 drivers
v0x555945e51e50_0 .net "select", 1 0, v0x555945e50a10_0;  alias, 1 drivers
E_0x555945e40730 .event edge, v0x555945e50a10_0, v0x555945e50a10_0, v0x555945e51bb0_0, v0x555945e51d90_0;
S_0x555945e51fd0 .scope module, "mux2_1" "mux2" 5 121, 11 1 0, S_0x555945e24370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg_data_b";
    .port_info 1 /INPUT 32 "extended_imm";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 32 "alu_input";
v0x555945e52230_0 .var "alu_input", 31 0;
v0x555945e52340_0 .net "extended_imm", 31 0, L_0x555945e724b0;  alias, 1 drivers
v0x555945e52400_0 .net "reg_data_b", 31 0, v0x555945e561e0_0;  alias, 1 drivers
v0x555945e52500_0 .net "select", 0 0, v0x555945e4fdf0_0;  alias, 1 drivers
E_0x555945e521b0 .event edge, v0x555945e4fdf0_0, v0x555945e52340_0, v0x555945e516d0_0;
S_0x555945e52640 .scope module, "mux3_1" "mux3" 5 128, 12 1 0, S_0x555945e24370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "aluout";
    .port_info 1 /INPUT 32 "data_readdata";
    .port_info 2 /INPUT 32 "lwlr_data";
    .port_info 3 /INPUT 32 "signextend_data";
    .port_info 4 /INPUT 32 "link_pc";
    .port_info 5 /INPUT 2 "select";
    .port_info 6 /INPUT 1 "islwlr";
    .port_info 7 /OUTPUT 32 "reg_write_data";
v0x555945e529e0_0 .net "aluout", 31 0, v0x555945e4db40_0;  alias, 1 drivers
v0x555945e52ac0_0 .net "data_readdata", 31 0, v0x555945e5d4e0_0;  alias, 1 drivers
v0x555945e52b90_0 .net "islwlr", 0 0, L_0x555945e726c0;  1 drivers
v0x555945e52c60_0 .net "link_pc", 31 0, L_0x555945e71c70;  alias, 1 drivers
v0x555945e52d20_0 .net "lwlr_data", 31 0, v0x555945e517b0_0;  alias, 1 drivers
v0x555945e52e30_0 .var "reg_write_data", 31 0;
v0x555945e52ef0_0 .net "select", 1 0, v0x555945e50af0_0;  alias, 1 drivers
v0x555945e52fe0_0 .net "signextend_data", 31 0, v0x555945e57570_0;  alias, 1 drivers
E_0x555945e52940/0 .event edge, v0x555945e50af0_0, v0x555945e4db40_0, v0x555945e52b90_0, v0x555945e517b0_0;
E_0x555945e52940/1 .event edge, v0x555945e51540_0, v0x555945e52fe0_0, v0x555945e52c60_0;
E_0x555945e52940 .event/or E_0x555945e52940/0, E_0x555945e52940/1;
S_0x555945e531f0 .scope module, "pc_1" "pc" 5 67, 13 3 0, S_0x555945e24370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "new_pc";
    .port_info 1 /OUTPUT 32 "pc";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /INPUT 1 "is_branch";
v0x555945e534e0_0 .var "branching", 0 0;
v0x555945e535c0_0 .net "clk", 0 0, v0x555945e60a90_0;  alias, 1 drivers
v0x555945e53680_0 .net "clk_enable", 0 0, v0x555945e58bc0_0;  alias, 1 drivers
v0x555945e53780_0 .var "intermediate_pc", 31 0;
v0x555945e53820_0 .net "is_branch", 0 0, v0x555945e50540_0;  alias, 1 drivers
v0x555945e53910_0 .net "new_pc", 31 0, v0x555945e54940_0;  alias, 1 drivers
v0x555945e539d0_0 .var "pc", 31 0;
v0x555945e53ab0_0 .net "reset", 0 0, v0x555945e61120_0;  alias, 1 drivers
E_0x555945e53460 .event posedge, v0x555945e535c0_0;
S_0x555945e53c60 .scope module, "pcnext_1" "pcnext" 5 76, 14 3 0, S_0x555945e24370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "extended_imm";
    .port_info 2 /INPUT 26 "j_addr";
    .port_info 3 /INPUT 32 "reg_data_a";
    .port_info 4 /INPUT 2 "pc_sel";
    .port_info 5 /INPUT 1 "is_true";
    .port_info 6 /OUTPUT 32 "link_pc";
    .port_info 7 /OUTPUT 32 "pcnext";
enum0x555945da50a0 .enum4 (2)
   "INCREMENT" 2'b00,
   "BRANCH" 2'b01,
   "JUMP" 2'b10,
   "JR" 2'b11
 ;
L_0x7f6a88cf8018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x555945e53f90_0 .net/2u *"_ivl_0", 31 0, L_0x7f6a88cf8018;  1 drivers
L_0x7f6a88cf80a8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x555945e54090_0 .net/2u *"_ivl_10", 31 0, L_0x7f6a88cf80a8;  1 drivers
v0x555945e54170_0 .net *"_ivl_6", 29 0, L_0x555945e71b30;  1 drivers
L_0x7f6a88cf8060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555945e54260_0 .net *"_ivl_8", 1 0, L_0x7f6a88cf8060;  1 drivers
v0x555945e54340_0 .net "extended_imm", 31 0, L_0x555945e724b0;  alias, 1 drivers
v0x555945e54450_0 .net "is_true", 0 0, v0x555945e4dfa0_0;  alias, 1 drivers
v0x555945e54540_0 .net "j_addr", 25 0, L_0x555945e61630;  alias, 1 drivers
v0x555945e54600_0 .net "link_pc", 31 0, L_0x555945e71c70;  alias, 1 drivers
v0x555945e546c0_0 .net "pc", 31 0, v0x555945e539d0_0;  alias, 1 drivers
v0x555945e54790_0 .net "pc_increment", 31 0, L_0x555945e71a90;  1 drivers
v0x555945e54850_0 .net "pc_sel", 1 0, v0x555945e50850_0;  alias, 1 drivers
v0x555945e54940_0 .var "pcnext", 31 0;
v0x555945e54a10_0 .net "reg_data_a", 31 0, v0x555945e560d0_0;  alias, 1 drivers
v0x555945e54ae0_0 .net "shifted_imm", 31 0, L_0x555945e71bd0;  1 drivers
E_0x555945e53380/0 .event edge, v0x555945e50850_0, v0x555945e54790_0, v0x555945e4dfa0_0, v0x555945e54ae0_0;
E_0x555945e53380/1 .event edge, v0x555945e54540_0, v0x555945df2af0_0;
E_0x555945e53380 .event/or E_0x555945e53380/0, E_0x555945e53380/1;
L_0x555945e71a90 .arith/sum 32, v0x555945e539d0_0, L_0x7f6a88cf8018;
L_0x555945e71b30 .part L_0x555945e724b0, 0, 30;
L_0x555945e71bd0 .concat [ 2 30 0 0], L_0x7f6a88cf8060, L_0x555945e71b30;
L_0x555945e71c70 .arith/sum 32, v0x555945e539d0_0, L_0x7f6a88cf80a8;
S_0x555945e54ca0 .scope module, "reg_file_hi_lo_1" "reg_file_hi_lo" 5 163, 15 3 0, S_0x555945e24370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "clk_enable";
    .port_info 3 /INPUT 32 "LO_input";
    .port_info 4 /INPUT 32 "HI_input";
    .port_info 5 /INPUT 1 "LO_write_enable";
    .port_info 6 /INPUT 1 "HI_write_enable";
    .port_info 7 /OUTPUT 32 "LO_output";
    .port_info 8 /OUTPUT 32 "HI_output";
v0x555945e54fe0_0 .net "HI_input", 31 0, v0x555945e39660_0;  alias, 1 drivers
v0x555945e550f0_0 .var "HI_output", 31 0;
v0x555945e551c0_0 .var "HI_reg", 31 0;
v0x555945e55290_0 .net "HI_write_enable", 0 0, v0x555945e4f1d0_0;  alias, 1 drivers
v0x555945e55360_0 .net "LO_input", 31 0, v0x555945e163b0_0;  alias, 1 drivers
v0x555945e55450_0 .var "LO_output", 31 0;
v0x555945e55520_0 .var "LO_reg", 31 0;
v0x555945e555e0_0 .net "LO_write_enable", 0 0, v0x555945e4f270_0;  alias, 1 drivers
v0x555945e556b0_0 .net "clk", 0 0, v0x555945e60a90_0;  alias, 1 drivers
v0x555945e55780_0 .net "clk_enable", 0 0, v0x555945e58bc0_0;  alias, 1 drivers
v0x555945e55820_0 .net "reset", 0 0, v0x555945e61120_0;  alias, 1 drivers
E_0x555945e54f60 .event edge, v0x555945e55520_0, v0x555945e551c0_0;
S_0x555945e55a40 .scope module, "register_file_1" "register_file" 5 175, 16 3 0, S_0x555945e24370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "clk_enable";
    .port_info 3 /INPUT 5 "read_reg1";
    .port_info 4 /INPUT 5 "read_reg2";
    .port_info 5 /OUTPUT 32 "read_data_a";
    .port_info 6 /OUTPUT 32 "read_data_b";
    .port_info 7 /OUTPUT 32 "register_v0";
    .port_info 8 /INPUT 5 "write_reg";
    .port_info 9 /INPUT 1 "write_enable";
    .port_info 10 /INPUT 32 "write_data";
v0x555945e564e0_2 .array/port v0x555945e564e0, 2;
L_0x555945e73c60 .functor BUFZ 32, v0x555945e564e0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555945e55e60_0 .net "clk", 0 0, v0x555945e60a90_0;  alias, 1 drivers
v0x555945e55f70_0 .net "clk_enable", 0 0, v0x555945e58bc0_0;  alias, 1 drivers
v0x555945e56030_0 .var/i "index", 31 0;
v0x555945e560d0_0 .var "read_data_a", 31 0;
v0x555945e561e0_0 .var "read_data_b", 31 0;
v0x555945e56340_0 .net "read_reg1", 4 0, L_0x555945e61790;  alias, 1 drivers
v0x555945e56420_0 .net "read_reg2", 4 0, L_0x555945e61830;  alias, 1 drivers
v0x555945e564e0 .array "reg_file", 0 31, 31 0;
v0x555945e56a90_0 .net "register_v0", 31 0, L_0x555945e73c60;  alias, 1 drivers
v0x555945e56b70_0 .net "reset", 0 0, v0x555945e61120_0;  alias, 1 drivers
v0x555945e56c10_0 .net "write_data", 31 0, v0x555945e52e30_0;  alias, 1 drivers
v0x555945e56cd0_0 .net "write_enable", 0 0, v0x555945e50bd0_0;  alias, 1 drivers
v0x555945e56d70_0 .net "write_reg", 4 0, v0x555945e51cb0_0;  alias, 1 drivers
v0x555945e564e0_0 .array/port v0x555945e564e0, 0;
v0x555945e564e0_1 .array/port v0x555945e564e0, 1;
E_0x555945e55ce0/0 .event edge, v0x555945e56340_0, v0x555945e564e0_0, v0x555945e564e0_1, v0x555945e564e0_2;
v0x555945e564e0_3 .array/port v0x555945e564e0, 3;
v0x555945e564e0_4 .array/port v0x555945e564e0, 4;
v0x555945e564e0_5 .array/port v0x555945e564e0, 5;
v0x555945e564e0_6 .array/port v0x555945e564e0, 6;
E_0x555945e55ce0/1 .event edge, v0x555945e564e0_3, v0x555945e564e0_4, v0x555945e564e0_5, v0x555945e564e0_6;
v0x555945e564e0_7 .array/port v0x555945e564e0, 7;
v0x555945e564e0_8 .array/port v0x555945e564e0, 8;
v0x555945e564e0_9 .array/port v0x555945e564e0, 9;
v0x555945e564e0_10 .array/port v0x555945e564e0, 10;
E_0x555945e55ce0/2 .event edge, v0x555945e564e0_7, v0x555945e564e0_8, v0x555945e564e0_9, v0x555945e564e0_10;
v0x555945e564e0_11 .array/port v0x555945e564e0, 11;
v0x555945e564e0_12 .array/port v0x555945e564e0, 12;
v0x555945e564e0_13 .array/port v0x555945e564e0, 13;
v0x555945e564e0_14 .array/port v0x555945e564e0, 14;
E_0x555945e55ce0/3 .event edge, v0x555945e564e0_11, v0x555945e564e0_12, v0x555945e564e0_13, v0x555945e564e0_14;
v0x555945e564e0_15 .array/port v0x555945e564e0, 15;
v0x555945e564e0_16 .array/port v0x555945e564e0, 16;
v0x555945e564e0_17 .array/port v0x555945e564e0, 17;
v0x555945e564e0_18 .array/port v0x555945e564e0, 18;
E_0x555945e55ce0/4 .event edge, v0x555945e564e0_15, v0x555945e564e0_16, v0x555945e564e0_17, v0x555945e564e0_18;
v0x555945e564e0_19 .array/port v0x555945e564e0, 19;
v0x555945e564e0_20 .array/port v0x555945e564e0, 20;
v0x555945e564e0_21 .array/port v0x555945e564e0, 21;
v0x555945e564e0_22 .array/port v0x555945e564e0, 22;
E_0x555945e55ce0/5 .event edge, v0x555945e564e0_19, v0x555945e564e0_20, v0x555945e564e0_21, v0x555945e564e0_22;
v0x555945e564e0_23 .array/port v0x555945e564e0, 23;
v0x555945e564e0_24 .array/port v0x555945e564e0, 24;
v0x555945e564e0_25 .array/port v0x555945e564e0, 25;
v0x555945e564e0_26 .array/port v0x555945e564e0, 26;
E_0x555945e55ce0/6 .event edge, v0x555945e564e0_23, v0x555945e564e0_24, v0x555945e564e0_25, v0x555945e564e0_26;
v0x555945e564e0_27 .array/port v0x555945e564e0, 27;
v0x555945e564e0_28 .array/port v0x555945e564e0, 28;
v0x555945e564e0_29 .array/port v0x555945e564e0, 29;
v0x555945e564e0_30 .array/port v0x555945e564e0, 30;
E_0x555945e55ce0/7 .event edge, v0x555945e564e0_27, v0x555945e564e0_28, v0x555945e564e0_29, v0x555945e564e0_30;
v0x555945e564e0_31 .array/port v0x555945e564e0, 31;
E_0x555945e55ce0/8 .event edge, v0x555945e564e0_31, v0x555945e51d90_0;
E_0x555945e55ce0 .event/or E_0x555945e55ce0/0, E_0x555945e55ce0/1, E_0x555945e55ce0/2, E_0x555945e55ce0/3, E_0x555945e55ce0/4, E_0x555945e55ce0/5, E_0x555945e55ce0/6, E_0x555945e55ce0/7, E_0x555945e55ce0/8;
S_0x555945e56f90 .scope module, "signextend_1" "signextend" 5 106, 17 3 0, S_0x555945e24370;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "immediate";
    .port_info 1 /INPUT 32 "data_readdata";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 32 "extended_imm";
    .port_info 4 /OUTPUT 32 "extended_data";
v0x555945e571b0_0 .net *"_ivl_1", 0 0, L_0x555945e72200;  1 drivers
v0x555945e572b0_0 .net *"_ivl_2", 15 0, L_0x555945e722a0;  1 drivers
v0x555945e57390_0 .net "byte_msb", 0 0, L_0x555945e72550;  1 drivers
v0x555945e57460_0 .net "data_readdata", 31 0, v0x555945e5d4e0_0;  alias, 1 drivers
v0x555945e57570_0 .var "extended_data", 31 0;
v0x555945e57680_0 .net "extended_imm", 31 0, L_0x555945e724b0;  alias, 1 drivers
v0x555945e57770_0 .net "half_msb", 0 0, L_0x555945e72620;  1 drivers
v0x555945e57830_0 .net "immediate", 15 0, L_0x555945e616f0;  alias, 1 drivers
v0x555945e57910_0 .net "select", 0 0, v0x555945e50f10_0;  alias, 1 drivers
E_0x555945e57120/0 .event edge, v0x555945e50f10_0, v0x555945e57390_0, v0x555945e51540_0, v0x555945e57770_0;
E_0x555945e57120/1 .event edge, v0x555945e51540_0;
E_0x555945e57120 .event/or E_0x555945e57120/0, E_0x555945e57120/1;
L_0x555945e72200 .part L_0x555945e616f0, 15, 1;
LS_0x555945e722a0_0_0 .concat [ 1 1 1 1], L_0x555945e72200, L_0x555945e72200, L_0x555945e72200, L_0x555945e72200;
LS_0x555945e722a0_0_4 .concat [ 1 1 1 1], L_0x555945e72200, L_0x555945e72200, L_0x555945e72200, L_0x555945e72200;
LS_0x555945e722a0_0_8 .concat [ 1 1 1 1], L_0x555945e72200, L_0x555945e72200, L_0x555945e72200, L_0x555945e72200;
LS_0x555945e722a0_0_12 .concat [ 1 1 1 1], L_0x555945e72200, L_0x555945e72200, L_0x555945e72200, L_0x555945e72200;
L_0x555945e722a0 .concat [ 4 4 4 4], LS_0x555945e722a0_0_0, LS_0x555945e722a0_0_4, LS_0x555945e722a0_0_8, LS_0x555945e722a0_0_12;
L_0x555945e724b0 .concat [ 16 16 0 0], L_0x555945e616f0, L_0x555945e722a0;
L_0x555945e72550 .part v0x555945e5d4e0_0, 7, 1;
L_0x555945e72620 .part v0x555945e5d4e0_0, 15, 1;
S_0x555945e5aa70 .scope module, "memBus" "harvard_to_avalon" 4 27, 18 1 0, S_0x555945e25860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "stall";
    .port_info 3 /INPUT 32 "ip_address";
    .port_info 4 /INPUT 1 "read_ip";
    .port_info 5 /OUTPUT 32 "ip_data";
    .port_info 6 /INPUT 32 "dp_address";
    .port_info 7 /INPUT 32 "writedata";
    .port_info 8 /INPUT 4 "byteenable";
    .port_info 9 /INPUT 1 "read_dp";
    .port_info 10 /INPUT 1 "write_dp";
    .port_info 11 /OUTPUT 32 "dp_data";
    .port_info 12 /INPUT 32 "avl_readdata";
    .port_info 13 /INPUT 1 "avl_waitrequest";
    .port_info 14 /OUTPUT 32 "avl_address";
    .port_info 15 /OUTPUT 4 "avl_byteenable";
    .port_info 16 /OUTPUT 32 "avl_writedata";
    .port_info 17 /OUTPUT 1 "avl_read";
    .port_info 18 /OUTPUT 1 "avl_write";
enum0x555945cbaad0 .enum4 (3)
   "IDLE" 3'b000,
   "INSTR" 3'b011,
   "DATA" 3'b111,
   "CLEAR" 3'b101,
   "ISET" 3'b110,
   "CHILL" 3'b001
 ;
v0x555945e5c8f0_0 .net "avl_address", 31 0, v0x555945e5b3e0_0;  alias, 1 drivers
v0x555945e5c9d0_0 .net "avl_byteenable", 3 0, v0x555945e5b4c0_0;  alias, 1 drivers
v0x555945e5ca70_0 .net "avl_read", 0 0, v0x555945e5b580_0;  alias, 1 drivers
v0x555945e5cb10_0 .net "avl_readdata", 31 0, v0x555945e60170_0;  alias, 1 drivers
v0x555945e5cbb0_0 .net "avl_waitrequest", 0 0, v0x555945e604c0_0;  alias, 1 drivers
v0x555945e5cc50_0 .net "avl_write", 0 0, v0x555945e5b830_0;  alias, 1 drivers
v0x555945e5ccf0_0 .net "avl_writedata", 31 0, v0x555945e5b8f0_0;  alias, 1 drivers
v0x555945e5cd90_0 .var "bus_address", 31 0;
v0x555945e5ce30_0 .net "bus_busy", 0 0, v0x555945e5b9d0_0;  1 drivers
v0x555945e5ced0_0 .var "bus_byteenable", 3 0;
v0x555945e5cf70_0 .var "bus_read", 0 0;
v0x555945e5d010_0 .net "bus_readdata", 31 0, v0x555945e5bd30_0;  1 drivers
v0x555945e5d0b0_0 .var "bus_write", 0 0;
v0x555945e5d150_0 .var "bus_writedata", 31 0;
v0x555945e5d1f0_0 .net "byteenable", 3 0, v0x555945e4feb0_0;  alias, 1 drivers
v0x555945e5d290_0 .net "clk", 0 0, v0x555945e60a90_0;  alias, 1 drivers
v0x555945e5d330_0 .net "dp_address", 31 0, v0x555945e58d20_0;  alias, 1 drivers
v0x555945e5d4e0_0 .var "dp_data", 31 0;
v0x555945e5d580_0 .net "ip_address", 31 0, v0x555945e59330_0;  alias, 1 drivers
v0x555945e5d620_0 .var "ip_data", 31 0;
v0x555945e5d6c0_0 .net "read_dp", 0 0, v0x555945e50060_0;  alias, 1 drivers
v0x555945e5d760_0 .net "read_ip", 0 0, v0x555945e593f0_0;  alias, 1 drivers
v0x555945e5d800_0 .net "rst", 0 0, v0x555945e61120_0;  alias, 1 drivers
v0x555945e5d8a0_0 .var "stall", 0 0;
v0x555945e5d940_0 .var "state", 2 0;
v0x555945e5d9e0_0 .net "write_dp", 0 0, v0x555945e50120_0;  alias, 1 drivers
v0x555945e5da80_0 .net "writedata", 31 0, v0x555945e58fe0_0;  alias, 1 drivers
E_0x555945e5ad10/0 .event edge, v0x555945e5d940_0, v0x555945e50060_0, v0x555945e50120_0, v0x555945e593f0_0;
E_0x555945e5ad10/1 .event edge, v0x555945e58d20_0, v0x555945e59330_0, v0x555945e58fe0_0, v0x555945e4feb0_0;
E_0x555945e5ad10 .event/or E_0x555945e5ad10/0, E_0x555945e5ad10/1;
S_0x555945e5adc0 .scope module, "bus_con" "avl_master_bc" 18 167, 19 1 0, S_0x555945e5aa70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "avl_readdata";
    .port_info 3 /INPUT 1 "avl_waitrequest";
    .port_info 4 /OUTPUT 32 "avl_address";
    .port_info 5 /OUTPUT 4 "avl_byteenable";
    .port_info 6 /OUTPUT 32 "avl_writedata";
    .port_info 7 /OUTPUT 1 "avl_read";
    .port_info 8 /OUTPUT 1 "avl_write";
    .port_info 9 /INPUT 32 "address";
    .port_info 10 /INPUT 32 "write_data";
    .port_info 11 /INPUT 4 "byteenable";
    .port_info 12 /INPUT 1 "read_select";
    .port_info 13 /INPUT 1 "write_select";
    .port_info 14 /OUTPUT 32 "read_data";
    .port_info 15 /OUTPUT 1 "busy";
enum0x555945cbba60 .enum4 (2)
   "IDLE" 2'b00,
   "WAIT" 2'b11
 ;
v0x555945e5b2e0_0 .net "address", 31 0, v0x555945e5cd90_0;  1 drivers
v0x555945e5b3e0_0 .var "avl_address", 31 0;
v0x555945e5b4c0_0 .var "avl_byteenable", 3 0;
v0x555945e5b580_0 .var "avl_read", 0 0;
v0x555945e5b640_0 .net "avl_readdata", 31 0, v0x555945e60170_0;  alias, 1 drivers
v0x555945e5b770_0 .net "avl_waitrequest", 0 0, v0x555945e604c0_0;  alias, 1 drivers
v0x555945e5b830_0 .var "avl_write", 0 0;
v0x555945e5b8f0_0 .var "avl_writedata", 31 0;
v0x555945e5b9d0_0 .var "busy", 0 0;
v0x555945e5bb20_0 .net "byteenable", 3 0, v0x555945e5ced0_0;  1 drivers
v0x555945e5bc00_0 .net "clk", 0 0, v0x555945e60a90_0;  alias, 1 drivers
v0x555945e5bd30_0 .var "read_data", 31 0;
v0x555945e5be10_0 .net "read_select", 0 0, v0x555945e5cf70_0;  1 drivers
v0x555945e5bed0_0 .net "rst", 0 0, v0x555945e61120_0;  alias, 1 drivers
v0x555945e5bf70_0 .var "state", 1 0;
v0x555945e5c050_0 .var "tmp_addr", 31 0;
v0x555945e5c130_0 .var "tmp_ben", 3 0;
v0x555945e5c210_0 .var "tmp_r", 0 0;
v0x555945e5c2d0_0 .var "tmp_rdata", 31 0;
v0x555945e5c3b0_0 .var "tmp_w", 0 0;
v0x555945e5c470_0 .var "tmp_wdata", 31 0;
v0x555945e5c550_0 .net "write_data", 31 0, v0x555945e5d150_0;  1 drivers
v0x555945e5c630_0 .net "write_select", 0 0, v0x555945e5d0b0_0;  1 drivers
E_0x555945e5b1e0/0 .event edge, v0x555945e5bf70_0, v0x555945e5b2e0_0, v0x555945e5c550_0, v0x555945e5c2d0_0;
E_0x555945e5b1e0/1 .event edge, v0x555945e5be10_0, v0x555945e5c630_0, v0x555945e5bb20_0, v0x555945e5c050_0;
E_0x555945e5b1e0/2 .event edge, v0x555945e5c470_0, v0x555945e5b770_0, v0x555945e5b640_0, v0x555945e5c210_0;
E_0x555945e5b1e0/3 .event edge, v0x555945e5c3b0_0, v0x555945e5c130_0;
E_0x555945e5b1e0 .event/or E_0x555945e5b1e0/0, E_0x555945e5b1e0/1, E_0x555945e5b1e0/2, E_0x555945e5b1e0/3;
S_0x555945e5f350 .scope module, "avlMem" "avl_slave_mem" 3 61, 20 1 0, S_0x555945df7290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 4 "byteenable";
    .port_info 4 /INPUT 32 "writedata";
    .port_info 5 /INPUT 1 "read";
    .port_info 6 /INPUT 1 "write";
    .port_info 7 /OUTPUT 32 "readdata";
    .port_info 8 /OUTPUT 1 "waitrequest";
P_0x555945e5f550 .param/l "BLOCK_SIZE" 0 20 20, +C4<00000000000000000010000000000000>;
P_0x555945e5f590 .param/str "DATA_INIT_FILE" 0 20 19, "\000";
P_0x555945e5f5d0 .param/str "INSTR_INIT_FILE" 0 20 18, "test/1-binary/divu/divu_5.hex.txt";
enum0x555945c94460 .enum4 (2)
   "IDLE" 2'b00,
   "BUSY" 2'b11,
   "CHILL" 2'b01
 ;
v0x555945e5fc20_0 .net "address", 31 0, v0x555945e5b3e0_0;  alias, 1 drivers
v0x555945e5fd00_0 .net "byteenable", 3 0, v0x555945e5b4c0_0;  alias, 1 drivers
v0x555945e5fdc0_0 .net "clk", 0 0, v0x555945e60a90_0;  alias, 1 drivers
v0x555945e5fe60 .array "data", 0 8191, 7 0;
v0x555945e5ff00 .array "init_b2", 0 2047, 31 0;
v0x555945e60010 .array "instr", 0 8191, 7 0;
v0x555945e600d0_0 .net "read", 0 0, v0x555945e5b580_0;  alias, 1 drivers
v0x555945e60170_0 .var "readdata", 31 0;
v0x555945e60230_0 .net "rst", 0 0, v0x555945e61120_0;  alias, 1 drivers
v0x555945e603e0_0 .var "state", 1 0;
v0x555945e604c0_0 .var "waitrequest", 0 0;
v0x555945e60560_0 .net "write", 0 0, v0x555945e5b830_0;  alias, 1 drivers
v0x555945e60600_0 .net "writedata", 31 0, v0x555945e5b8f0_0;  alias, 1 drivers
E_0x555945e5f770 .event edge, v0x555945e603e0_0, v0x555945e5b580_0, v0x555945e5b830_0;
S_0x555945e5f970 .scope begin, "$unm_blk_9" "$unm_blk_9" 20 31, 20 31 0, S_0x555945e5f350;
 .timescale 0 0;
v0x555945e5fb20_0 .var/i "i", 31 0;
    .scope S_0x555945e5f350;
T_0 ;
    %fork t_1, S_0x555945e5f970;
    %jmp t_0;
    .scope S_0x555945e5f970;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555945e5fb20_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x555945e5fb20_0;
    %cmpi/s 8192, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x555945e5fb20_0;
    %store/vec4a v0x555945e5fe60, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x555945e5fb20_0;
    %store/vec4a v0x555945e60010, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x555945e5fb20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x555945e5fb20_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 20 38 "$readmemh", P_0x555945e5f5d0, v0x555945e5ff00 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555945e5fb20_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x555945e5fb20_0;
    %cmpi/s 2048, 0, 32;
    %jmp/0xz T_0.3, 5;
    %ix/getv/s 4, v0x555945e5fb20_0;
    %load/vec4a v0x555945e5ff00, 4;
    %pad/u 8;
    %load/vec4 v0x555945e5fb20_0;
    %pad/s 64;
    %muli 4, 0, 64;
    %ix/vec4/s 4;
    %store/vec4a v0x555945e60010, 4, 0;
    %ix/getv/s 4, v0x555945e5fb20_0;
    %load/vec4a v0x555945e5ff00, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %load/vec4 v0x555945e5fb20_0;
    %pad/s 65;
    %muli 4, 0, 65;
    %addi 1, 0, 65;
    %ix/vec4/s 4;
    %store/vec4a v0x555945e60010, 4, 0;
    %ix/getv/s 4, v0x555945e5fb20_0;
    %load/vec4a v0x555945e5ff00, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %load/vec4 v0x555945e5fb20_0;
    %pad/s 65;
    %muli 4, 0, 65;
    %addi 2, 0, 65;
    %ix/vec4/s 4;
    %store/vec4a v0x555945e60010, 4, 0;
    %ix/getv/s 4, v0x555945e5fb20_0;
    %load/vec4a v0x555945e5ff00, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %load/vec4 v0x555945e5fb20_0;
    %pad/s 65;
    %muli 4, 0, 65;
    %addi 3, 0, 65;
    %ix/vec4/s 4;
    %store/vec4a v0x555945e60010, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x555945e5fb20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x555945e5fb20_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555945e60170_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e604c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555945e603e0_0, 0, 2;
    %end;
    .scope S_0x555945e5f350;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0x555945e5f350;
T_1 ;
Ewait_0 .event/or E_0x555945e5f770, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x555945e603e0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x555945e600d0_0;
    %load/vec4 v0x555945e60560_0;
    %xor;
    %store/vec4 v0x555945e604c0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x555945e603e0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e604c0_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x555945e603e0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e604c0_0, 0, 1;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x555945e5f350;
T_2 ;
    %wait E_0x555945e53460;
    %load/vec4 v0x555945e60230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555945e60170_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555945e60170_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555945e60170_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555945e60170_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555945e603e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x555945e603e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x555945e600d0_0;
    %load/vec4 v0x555945e60560_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x555945e603e0_0, 0;
T_2.6 ;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x555945e600d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555945e60560_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x555945e5fc20_0;
    %cmpi/u 3217031168, 0, 32;
    %jmp/0xz  T_2.10, 5;
    %load/vec4 v0x555945e5fd00_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.12, 8;
    %ix/getv 4, v0x555945e5fc20_0;
    %load/vec4a v0x555945e5fe60, 4;
    %jmp/1 T_2.13, 8;
T_2.12 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.13, 8;
 ; End of false expr.
    %blend;
T_2.13;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555945e60170_0, 4, 5;
    %load/vec4 v0x555945e5fd00_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.14, 8;
    %load/vec4 v0x555945e5fc20_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x555945e5fe60, 4;
    %jmp/1 T_2.15, 8;
T_2.14 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.15, 8;
 ; End of false expr.
    %blend;
T_2.15;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555945e60170_0, 4, 5;
    %load/vec4 v0x555945e5fd00_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.16, 8;
    %load/vec4 v0x555945e5fc20_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x555945e5fe60, 4;
    %jmp/1 T_2.17, 8;
T_2.16 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.17, 8;
 ; End of false expr.
    %blend;
T_2.17;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555945e60170_0, 4, 5;
    %load/vec4 v0x555945e5fd00_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.18, 8;
    %load/vec4 v0x555945e5fc20_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x555945e5fe60, 4;
    %jmp/1 T_2.19, 8;
T_2.18 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.19, 8;
 ; End of false expr.
    %blend;
T_2.19;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555945e60170_0, 4, 5;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0x555945e5fd00_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.20, 8;
    %load/vec4 v0x555945e5fc20_0;
    %pad/u 33;
    %subi 3217031168, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x555945e60010, 4;
    %jmp/1 T_2.21, 8;
T_2.20 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.21, 8;
 ; End of false expr.
    %blend;
T_2.21;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555945e60170_0, 4, 5;
    %load/vec4 v0x555945e5fd00_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.22, 8;
    %load/vec4 v0x555945e5fc20_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 1, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x555945e60010, 4;
    %jmp/1 T_2.23, 8;
T_2.22 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.23, 8;
 ; End of false expr.
    %blend;
T_2.23;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555945e60170_0, 4, 5;
    %load/vec4 v0x555945e5fd00_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.24, 8;
    %load/vec4 v0x555945e5fc20_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 2, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x555945e60010, 4;
    %jmp/1 T_2.25, 8;
T_2.24 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.25, 8;
 ; End of false expr.
    %blend;
T_2.25;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555945e60170_0, 4, 5;
    %load/vec4 v0x555945e5fd00_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.26, 8;
    %load/vec4 v0x555945e5fc20_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 3, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x555945e60010, 4;
    %jmp/1 T_2.27, 8;
T_2.26 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.27, 8;
 ; End of false expr.
    %blend;
T_2.27;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555945e60170_0, 4, 5;
T_2.11 ;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x555945e600d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555945e60560_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.28, 8;
    %load/vec4 v0x555945e5fc20_0;
    %cmpi/u 3217031168, 0, 32;
    %jmp/0xz  T_2.30, 5;
    %load/vec4 v0x555945e5fd00_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.32, 8;
    %load/vec4 v0x555945e60600_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_2.33, 8;
T_2.32 ; End of true expr.
    %ix/getv 4, v0x555945e5fc20_0;
    %load/vec4a v0x555945e5fe60, 4;
    %jmp/0 T_2.33, 8;
 ; End of false expr.
    %blend;
T_2.33;
    %ix/getv 3, v0x555945e5fc20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555945e5fe60, 0, 4;
    %load/vec4 v0x555945e5fd00_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.34, 8;
    %load/vec4 v0x555945e60600_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_2.35, 8;
T_2.34 ; End of true expr.
    %load/vec4 v0x555945e5fc20_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x555945e5fe60, 4;
    %jmp/0 T_2.35, 8;
 ; End of false expr.
    %blend;
T_2.35;
    %load/vec4 v0x555945e5fc20_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555945e5fe60, 0, 4;
    %load/vec4 v0x555945e5fd00_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.36, 8;
    %load/vec4 v0x555945e60600_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_2.37, 8;
T_2.36 ; End of true expr.
    %load/vec4 v0x555945e5fc20_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x555945e5fe60, 4;
    %jmp/0 T_2.37, 8;
 ; End of false expr.
    %blend;
T_2.37;
    %load/vec4 v0x555945e5fc20_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555945e5fe60, 0, 4;
    %load/vec4 v0x555945e5fd00_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.38, 8;
    %load/vec4 v0x555945e60600_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_2.39, 8;
T_2.38 ; End of true expr.
    %load/vec4 v0x555945e5fc20_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x555945e5fe60, 4;
    %jmp/0 T_2.39, 8;
 ; End of false expr.
    %blend;
T_2.39;
    %load/vec4 v0x555945e5fc20_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555945e5fe60, 0, 4;
    %jmp T_2.31;
T_2.30 ;
    %load/vec4 v0x555945e5fd00_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.40, 8;
    %load/vec4 v0x555945e60600_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_2.41, 8;
T_2.40 ; End of true expr.
    %load/vec4 v0x555945e5fc20_0;
    %pad/u 33;
    %subi 3217031168, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x555945e60010, 4;
    %jmp/0 T_2.41, 8;
 ; End of false expr.
    %blend;
T_2.41;
    %load/vec4 v0x555945e5fc20_0;
    %pad/u 33;
    %subi 3217031168, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555945e60010, 0, 4;
    %load/vec4 v0x555945e5fd00_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.42, 8;
    %load/vec4 v0x555945e60600_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_2.43, 8;
T_2.42 ; End of true expr.
    %load/vec4 v0x555945e5fc20_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 1, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x555945e60010, 4;
    %jmp/0 T_2.43, 8;
 ; End of false expr.
    %blend;
T_2.43;
    %load/vec4 v0x555945e5fc20_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 1, 0, 2;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555945e60010, 0, 4;
    %load/vec4 v0x555945e5fd00_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.44, 8;
    %load/vec4 v0x555945e60600_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_2.45, 8;
T_2.44 ; End of true expr.
    %load/vec4 v0x555945e5fc20_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 2, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x555945e60010, 4;
    %jmp/0 T_2.45, 8;
 ; End of false expr.
    %blend;
T_2.45;
    %load/vec4 v0x555945e5fc20_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 2, 0, 2;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555945e60010, 0, 4;
    %load/vec4 v0x555945e5fd00_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.46, 8;
    %load/vec4 v0x555945e60600_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_2.47, 8;
T_2.46 ; End of true expr.
    %load/vec4 v0x555945e5fc20_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 3, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x555945e60010, 4;
    %jmp/0 T_2.47, 8;
 ; End of false expr.
    %blend;
T_2.47;
    %load/vec4 v0x555945e5fc20_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 3, 0, 2;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555945e60010, 0, 4;
T_2.31 ;
T_2.28 ;
T_2.9 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555945e603e0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555945e603e0_0, 0;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x555945e5adc0;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555945e5bf70_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555945e5c2d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555945e5b3e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555945e5b8f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e5b580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e5b830_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555945e5c050_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555945e5c130_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e5c210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e5c3b0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x555945e5adc0;
T_4 ;
Ewait_1 .event/or E_0x555945e5b1e0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x555945e5bf70_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x555945e5b2e0_0;
    %store/vec4 v0x555945e5b3e0_0, 0, 32;
    %load/vec4 v0x555945e5c550_0;
    %store/vec4 v0x555945e5b8f0_0, 0, 32;
    %load/vec4 v0x555945e5c2d0_0;
    %store/vec4 v0x555945e5bd30_0, 0, 32;
    %load/vec4 v0x555945e5be10_0;
    %store/vec4 v0x555945e5b580_0, 0, 1;
    %load/vec4 v0x555945e5c630_0;
    %store/vec4 v0x555945e5b830_0, 0, 1;
    %load/vec4 v0x555945e5bb20_0;
    %store/vec4 v0x555945e5b4c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e5b9d0_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x555945e5bf70_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x555945e5c050_0;
    %store/vec4 v0x555945e5b3e0_0, 0, 32;
    %load/vec4 v0x555945e5c470_0;
    %store/vec4 v0x555945e5b8f0_0, 0, 32;
    %load/vec4 v0x555945e5b770_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.4, 8;
    %load/vec4 v0x555945e5c2d0_0;
    %jmp/1 T_4.5, 8;
T_4.4 ; End of true expr.
    %load/vec4 v0x555945e5b640_0;
    %jmp/0 T_4.5, 8;
 ; End of false expr.
    %blend;
T_4.5;
    %store/vec4 v0x555945e5bd30_0, 0, 32;
    %load/vec4 v0x555945e5c210_0;
    %store/vec4 v0x555945e5b580_0, 0, 1;
    %load/vec4 v0x555945e5c3b0_0;
    %store/vec4 v0x555945e5b830_0, 0, 1;
    %load/vec4 v0x555945e5c130_0;
    %store/vec4 v0x555945e5b4c0_0, 0, 4;
    %load/vec4 v0x555945e5b770_0;
    %store/vec4 v0x555945e5b9d0_0, 0, 1;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x555945e5adc0;
T_5 ;
    %wait E_0x555945e53460;
    %load/vec4 v0x555945e5bed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555945e5c050_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555945e5c2d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555945e5c470_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x555945e5c130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555945e5c210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555945e5c3b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555945e5bf70_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x555945e5bf70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x555945e5be10_0;
    %assign/vec4 v0x555945e5c210_0, 0;
    %load/vec4 v0x555945e5c630_0;
    %assign/vec4 v0x555945e5c3b0_0, 0;
    %load/vec4 v0x555945e5b2e0_0;
    %assign/vec4 v0x555945e5c050_0, 0;
    %load/vec4 v0x555945e5c550_0;
    %assign/vec4 v0x555945e5c470_0, 0;
    %load/vec4 v0x555945e5bb20_0;
    %assign/vec4 v0x555945e5c130_0, 0;
    %load/vec4 v0x555945e5be10_0;
    %load/vec4 v0x555945e5c630_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x555945e5bf70_0, 0;
T_5.5 ;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x555945e5b770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.7, 4;
    %load/vec4 v0x555945e5c210_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.9, 4;
    %load/vec4 v0x555945e5b640_0;
    %assign/vec4 v0x555945e5c2d0_0, 0;
T_5.9 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555945e5bf70_0, 0;
T_5.7 ;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x555945e5aa70;
T_6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555945e5d940_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555945e5cd90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555945e5d150_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555945e5ced0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e5cf70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e5d0b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555945e5d620_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555945e5d4e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e5d8a0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x555945e5aa70;
T_7 ;
Ewait_2 .event/or E_0x555945e5ad10, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x555945e5d940_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x555945e5d6c0_0;
    %load/vec4 v0x555945e5d9e0_0;
    %xor;
    %load/vec4 v0x555945e5d760_0;
    %or;
    %store/vec4 v0x555945e5d8a0_0, 0, 1;
    %load/vec4 v0x555945e5d6c0_0;
    %load/vec4 v0x555945e5d9e0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x555945e5d330_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x555945e5d580_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %store/vec4 v0x555945e5cd90_0, 0, 32;
    %load/vec4 v0x555945e5d6c0_0;
    %load/vec4 v0x555945e5d9e0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.4, 8;
    %load/vec4 v0x555945e5da80_0;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %store/vec4 v0x555945e5d150_0, 0, 32;
    %load/vec4 v0x555945e5d6c0_0;
    %load/vec4 v0x555945e5d9e0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.6, 8;
    %load/vec4 v0x555945e5d1f0_0;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %pushi/vec4 15, 0, 4;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %store/vec4 v0x555945e5ced0_0, 0, 4;
    %load/vec4 v0x555945e5d6c0_0;
    %load/vec4 v0x555945e5d9e0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.8, 8;
    %load/vec4 v0x555945e5d6c0_0;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %load/vec4 v0x555945e5d760_0;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %store/vec4 v0x555945e5cf70_0, 0, 1;
    %load/vec4 v0x555945e5d6c0_0;
    %load/vec4 v0x555945e5d9e0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.10, 8;
    %load/vec4 v0x555945e5d9e0_0;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %store/vec4 v0x555945e5d0b0_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x555945e5d940_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_7.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e5d8a0_0, 0, 1;
    %load/vec4 v0x555945e5d580_0;
    %store/vec4 v0x555945e5cd90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555945e5d150_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555945e5ced0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e5cf70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e5d0b0_0, 0, 1;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x555945e5d940_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_7.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e5d8a0_0, 0, 1;
    %load/vec4 v0x555945e5d330_0;
    %store/vec4 v0x555945e5cd90_0, 0, 32;
    %load/vec4 v0x555945e5da80_0;
    %store/vec4 v0x555945e5d150_0, 0, 32;
    %load/vec4 v0x555945e5d1f0_0;
    %store/vec4 v0x555945e5ced0_0, 0, 4;
    %load/vec4 v0x555945e5d6c0_0;
    %store/vec4 v0x555945e5cf70_0, 0, 1;
    %load/vec4 v0x555945e5d9e0_0;
    %store/vec4 v0x555945e5d0b0_0, 0, 1;
    %jmp T_7.15;
T_7.14 ;
    %load/vec4 v0x555945e5d940_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_7.16, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e5d8a0_0, 0, 1;
    %load/vec4 v0x555945e5d580_0;
    %store/vec4 v0x555945e5cd90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555945e5d150_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555945e5ced0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e5cf70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e5d0b0_0, 0, 1;
    %jmp T_7.17;
T_7.16 ;
    %load/vec4 v0x555945e5d940_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_7.18, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e5d8a0_0, 0, 1;
    %load/vec4 v0x555945e5d580_0;
    %store/vec4 v0x555945e5cd90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555945e5d150_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555945e5ced0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e5cf70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e5d0b0_0, 0, 1;
    %jmp T_7.19;
T_7.18 ;
    %load/vec4 v0x555945e5d940_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_7.20, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e5d8a0_0, 0, 1;
    %load/vec4 v0x555945e5d6c0_0;
    %load/vec4 v0x555945e5d9e0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.22, 8;
    %load/vec4 v0x555945e5d330_0;
    %jmp/1 T_7.23, 8;
T_7.22 ; End of true expr.
    %load/vec4 v0x555945e5d580_0;
    %jmp/0 T_7.23, 8;
 ; End of false expr.
    %blend;
T_7.23;
    %store/vec4 v0x555945e5cd90_0, 0, 32;
    %load/vec4 v0x555945e5d6c0_0;
    %load/vec4 v0x555945e5d9e0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.24, 8;
    %load/vec4 v0x555945e5da80_0;
    %jmp/1 T_7.25, 8;
T_7.24 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.25, 8;
 ; End of false expr.
    %blend;
T_7.25;
    %store/vec4 v0x555945e5d150_0, 0, 32;
    %load/vec4 v0x555945e5d6c0_0;
    %load/vec4 v0x555945e5d9e0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.26, 8;
    %load/vec4 v0x555945e5d1f0_0;
    %jmp/1 T_7.27, 8;
T_7.26 ; End of true expr.
    %pushi/vec4 15, 0, 4;
    %jmp/0 T_7.27, 8;
 ; End of false expr.
    %blend;
T_7.27;
    %store/vec4 v0x555945e5ced0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e5cf70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e5d0b0_0, 0, 1;
T_7.20 ;
T_7.19 ;
T_7.17 ;
T_7.15 ;
T_7.13 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x555945e5aa70;
T_8 ;
    %wait E_0x555945e53460;
    %load/vec4 v0x555945e5d800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555945e5d940_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555945e5cd90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555945e5d150_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555945e5ced0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e5cf70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e5d0b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555945e5d620_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555945e5d4e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e5d8a0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x555945e5d940_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x555945e5d6c0_0;
    %load/vec4 v0x555945e5d9e0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x555945e5d940_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x555945e5d760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x555945e5d940_0, 0;
T_8.6 ;
T_8.5 ;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x555945e5d940_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_8.8, 4;
    %load/vec4 v0x555945e5ce30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %load/vec4 v0x555945e5d010_0;
    %assign/vec4 v0x555945e5d620_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555945e5d940_0, 0;
T_8.10 ;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x555945e5d940_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_8.12, 4;
    %load/vec4 v0x555945e5ce30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %load/vec4 v0x555945e5d6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.16, 8;
    %load/vec4 v0x555945e5d010_0;
    %assign/vec4 v0x555945e5d4e0_0, 0;
    %jmp T_8.17;
T_8.16 ;
    %load/vec4 v0x555945e5d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.18, 8;
    %load/vec4 v0x555945e5da80_0;
    %assign/vec4 v0x555945e5d4e0_0, 0;
T_8.18 ;
T_8.17 ;
    %load/vec4 v0x555945e5d760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.20, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x555945e5d940_0, 0;
    %jmp T_8.21;
T_8.20 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555945e5d940_0, 0;
T_8.21 ;
T_8.14 ;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v0x555945e5d940_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_8.22, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x555945e5d940_0, 0;
    %jmp T_8.23;
T_8.22 ;
    %load/vec4 v0x555945e5d940_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_8.24, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x555945e5d940_0, 0;
    %jmp T_8.25;
T_8.24 ;
    %load/vec4 v0x555945e5d940_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_8.26, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555945e5d940_0, 0;
T_8.26 ;
T_8.25 ;
T_8.23 ;
T_8.13 ;
T_8.9 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x555945e531f0;
T_9 ;
    %pushi/vec4 3217031168, 0, 32;
    %store/vec4 v0x555945e539d0_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0x555945e531f0;
T_10 ;
    %wait E_0x555945e53460;
    %load/vec4 v0x555945e53ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x555945e539d0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x555945e53680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x555945e53820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x555945e539d0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x555945e539d0_0, 0;
    %load/vec4 v0x555945e53910_0;
    %assign/vec4 v0x555945e53780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555945e534e0_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x555945e534e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x555945e539d0_0;
    %load/vec4 v0x555945e53780_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_10.8, 8;
    %load/vec4 v0x555945e53910_0;
    %jmp/1 T_10.9, 8;
T_10.8 ; End of true expr.
    %load/vec4 v0x555945e53780_0;
    %jmp/0 T_10.9, 8;
 ; End of false expr.
    %blend;
T_10.9;
    %assign/vec4 v0x555945e539d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555945e534e0_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x555945e53910_0;
    %assign/vec4 v0x555945e539d0_0, 0;
T_10.7 ;
T_10.5 ;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x555945e53c60;
T_11 ;
    %load/vec4 v0x555945e54790_0;
    %store/vec4 v0x555945e54940_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_0x555945e53c60;
T_12 ;
Ewait_3 .event/or E_0x555945e53380, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x555945e54850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x555945e54790_0;
    %store/vec4 v0x555945e54940_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x555945e54450_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.5, 8;
    %load/vec4 v0x555945e54790_0;
    %load/vec4 v0x555945e54ae0_0;
    %parti/s 18, 0, 2;
    %pad/u 32;
    %add;
    %jmp/1 T_12.6, 8;
T_12.5 ; End of true expr.
    %load/vec4 v0x555945e54790_0;
    %jmp/0 T_12.6, 8;
 ; End of false expr.
    %blend;
T_12.6;
    %store/vec4 v0x555945e54940_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x555945e54540_0;
    %pad/u 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x555945e54790_0;
    %pushi/vec4 4026531840, 0, 32;
    %and;
    %or;
    %store/vec4 v0x555945e54940_0, 0, 32;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v0x555945e54a10_0;
    %store/vec4 v0x555945e54940_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x555945e4f960;
T_13 ;
Ewait_4 .event/or E_0x555945d25590, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x555945e4ffa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x555945e503a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e4fdf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555945e50a10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555945e50af0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e50bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555945e50850_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555945e4feb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50120_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555945e50770_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50540_0, 0, 1;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e4fdf0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555945e50a10_0, 0, 2;
    %load/vec4 v0x555945e501e0_0;
    %cmpi/e 9, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_13.23, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_13.24, 8;
T_13.23 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.24, 8;
 ; End of false expr.
    %blend;
T_13.24;
    %store/vec4 v0x555945e50af0_0, 0, 2;
    %load/vec4 v0x555945e501e0_0;
    %cmpi/e 8, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555945e501e0_0;
    %parti/s 1, 5, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555945e501e0_0;
    %parti/s 1, 4, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_13.25, 9;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_13.26, 9;
T_13.25 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_13.26, 9;
 ; End of false expr.
    %blend;
T_13.26;
    %store/vec4 v0x555945e50bd0_0, 0, 1;
    %load/vec4 v0x555945e501e0_0;
    %cmpi/e 8, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555945e501e0_0;
    %parti/s 1, 5, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555945e501e0_0;
    %parti/s 1, 4, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_13.27, 9;
    %load/vec4 v0x555945e501e0_0;
    %pushi/vec4 16, 0, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x555945e501e0_0;
    %pushi/vec4 18, 0, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.29, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50bd0_0, 0, 1;
    %jmp T_13.30;
T_13.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e50bd0_0, 0, 1;
T_13.30 ;
    %jmp T_13.28;
T_13.27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e50bd0_0, 0, 1;
T_13.28 ;
    %load/vec4 v0x555945e501e0_0;
    %cmpi/e 8, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555945e501e0_0;
    %cmpi/e 9, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_13.31, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_13.32, 8;
T_13.31 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.32, 8;
 ; End of false expr.
    %blend;
T_13.32;
    %store/vec4 v0x555945e50850_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555945e4feb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50120_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555945e50770_0, 0, 2;
    %load/vec4 v0x555945e501e0_0;
    %cmpi/e 8, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555945e501e0_0;
    %cmpi/e 9, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_13.33, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_13.34, 8;
T_13.33 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_13.34, 8;
 ; End of false expr.
    %blend;
T_13.34;
    %store/vec4 v0x555945e50540_0, 0, 1;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x555945e50a10_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x555945e50af0_0, 0, 2;
    %load/vec4 v0x555945e50e30_0;
    %parti/s 1, 4, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555945e505e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_13.35, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_13.36, 8;
T_13.35 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_13.36, 8;
 ; End of false expr.
    %blend;
T_13.36;
    %store/vec4 v0x555945e50bd0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555945e50850_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50120_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555945e4feb0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555945e50770_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e50540_0, 0, 1;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e4fdf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50bd0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555945e50850_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555945e4feb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50120_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555945e50770_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e50540_0, 0, 1;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e4fdf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50bd0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555945e50850_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555945e4feb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50120_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555945e50770_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e50540_0, 0, 1;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e4fdf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50bd0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555945e50850_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555945e4feb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50120_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555945e50770_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e50540_0, 0, 1;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e4fdf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50bd0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555945e50850_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555945e4feb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50120_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555945e50770_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e50540_0, 0, 1;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555945e50a10_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555945e50af0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e4fdf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e50bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555945e50850_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555945e4feb0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e50060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50f10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555945e50770_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50540_0, 0, 1;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555945e50a10_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555945e50af0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e4fdf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e50bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555945e50850_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x555945e4feb0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e50060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e50f10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555945e50770_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50540_0, 0, 1;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555945e50a10_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555945e50af0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e4fdf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e50bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555945e50850_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555945e4feb0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e50060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50120_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555945e50770_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50540_0, 0, 1;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555945e50a10_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555945e50af0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e4fdf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e50bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555945e50850_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x555945e4feb0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e50060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50120_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555945e50770_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50540_0, 0, 1;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555945e50a10_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555945e50af0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e4fdf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e50bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555945e50850_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555945e4feb0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e50060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50120_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555945e50770_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50540_0, 0, 1;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e4fdf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555945e50a10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555945e50af0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e50bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555945e50850_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555945e4feb0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e50060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50120_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x555945e50770_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50540_0, 0, 1;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e4fdf0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555945e50a10_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555945e50af0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e50bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555945e50850_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555945e4feb0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e50060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50120_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555945e50770_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50540_0, 0, 1;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e4fdf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555945e50850_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555945e4feb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e50120_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555945e50770_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50540_0, 0, 1;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555945e50a10_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x555945e50af0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e4fdf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e50bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555945e50850_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555945e4feb0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e50060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50120_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555945e50770_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50540_0, 0, 1;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e4fdf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555945e50850_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555945e4feb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e50120_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555945e50770_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50540_0, 0, 1;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e4fdf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50bd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555945e50850_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x555945e4feb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e50120_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555945e50770_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50540_0, 0, 1;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555945e50850_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50bd0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555945e4feb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50120_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555945e50770_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e50540_0, 0, 1;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555945e50850_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x555945e50a10_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x555945e50af0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e50bd0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555945e4feb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e50120_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555945e50770_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e50540_0, 0, 1;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x555945e56f90;
T_14 ;
Ewait_5 .event/or E_0x555945e57120, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x555945e57910_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x555945e57390_0;
    %replicate 24;
    %load/vec4 v0x555945e57460_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555945e57570_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x555945e57770_0;
    %replicate 16;
    %load/vec4 v0x555945e57460_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555945e57570_0, 0, 32;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x555945e51930;
T_15 ;
Ewait_6 .event/or E_0x555945e40730, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x555945e51e50_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_15.0, 8;
    %pushi/vec4 31, 0, 32;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %load/vec4 v0x555945e51e50_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %jmp/0 T_15.2, 9;
    %load/vec4 v0x555945e51bb0_0;
    %pad/u 32;
    %jmp/1 T_15.3, 9;
T_15.2 ; End of true expr.
    %load/vec4 v0x555945e51d90_0;
    %pad/u 32;
    %jmp/0 T_15.3, 9;
 ; End of false expr.
    %blend;
T_15.3;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %pad/u 5;
    %store/vec4 v0x555945e51cb0_0, 0, 5;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x555945e51fd0;
T_16 ;
Ewait_7 .event/or E_0x555945e521b0, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x555945e52500_0;
    %flag_set/vec4 8;
    %jmp/0 T_16.0, 8;
    %load/vec4 v0x555945e52340_0;
    %jmp/1 T_16.1, 8;
T_16.0 ; End of true expr.
    %load/vec4 v0x555945e52400_0;
    %jmp/0 T_16.1, 8;
 ; End of false expr.
    %blend;
T_16.1;
    %store/vec4 v0x555945e52230_0, 0, 32;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x555945e52640;
T_17 ;
Ewait_8 .event/or E_0x555945e52940, E_0x0;
    %wait Ewait_8;
    %load/vec4 v0x555945e52ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %load/vec4 v0x555945e529e0_0;
    %store/vec4 v0x555945e52e30_0, 0, 32;
    %jmp T_17.5;
T_17.0 ;
    %load/vec4 v0x555945e529e0_0;
    %store/vec4 v0x555945e52e30_0, 0, 32;
    %jmp T_17.5;
T_17.1 ;
    %load/vec4 v0x555945e52b90_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.6, 8;
    %load/vec4 v0x555945e52d20_0;
    %jmp/1 T_17.7, 8;
T_17.6 ; End of true expr.
    %load/vec4 v0x555945e52ac0_0;
    %jmp/0 T_17.7, 8;
 ; End of false expr.
    %blend;
T_17.7;
    %store/vec4 v0x555945e52e30_0, 0, 32;
    %jmp T_17.5;
T_17.2 ;
    %load/vec4 v0x555945e52fe0_0;
    %store/vec4 v0x555945e52e30_0, 0, 32;
    %jmp T_17.5;
T_17.3 ;
    %load/vec4 v0x555945e52c60_0;
    %store/vec4 v0x555945e52e30_0, 0, 32;
    %jmp T_17.5;
T_17.5 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x555945e4ef00;
T_18 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555945e4f330_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555945e4f3d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e4f270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e4f1d0_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x555945e4ef00;
T_19 ;
Ewait_9 .event/or E_0x555945d8cff0, E_0x0;
    %wait Ewait_9;
    %load/vec4 v0x555945e4f640_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v0x555945e4f560_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_19.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_19.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_19.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_19.14, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_19.15, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_19.16, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_19.17, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_19.18, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_19.19, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_19.20, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_19.21, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_19.22, 6;
    %jmp T_19.24;
T_19.2 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555945e4f330_0, 0, 5;
    %jmp T_19.24;
T_19.3 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x555945e4f330_0, 0, 5;
    %jmp T_19.24;
T_19.4 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x555945e4f330_0, 0, 5;
    %jmp T_19.24;
T_19.5 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x555945e4f330_0, 0, 5;
    %jmp T_19.24;
T_19.6 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x555945e4f330_0, 0, 5;
    %jmp T_19.24;
T_19.7 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x555945e4f330_0, 0, 5;
    %jmp T_19.24;
T_19.8 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x555945e4f330_0, 0, 5;
    %jmp T_19.24;
T_19.9 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x555945e4f330_0, 0, 5;
    %jmp T_19.24;
T_19.10 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x555945e4f330_0, 0, 5;
    %jmp T_19.24;
T_19.11 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x555945e4f330_0, 0, 5;
    %jmp T_19.24;
T_19.12 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x555945e4f330_0, 0, 5;
    %jmp T_19.24;
T_19.13 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x555945e4f330_0, 0, 5;
    %jmp T_19.24;
T_19.14 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x555945e4f330_0, 0, 5;
    %jmp T_19.24;
T_19.15 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x555945e4f330_0, 0, 5;
    %jmp T_19.24;
T_19.16 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x555945e4f330_0, 0, 5;
    %jmp T_19.24;
T_19.17 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x555945e4f330_0, 0, 5;
    %jmp T_19.24;
T_19.18 ;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x555945e4f330_0, 0, 5;
    %jmp T_19.24;
T_19.19 ;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0x555945e4f330_0, 0, 5;
    %jmp T_19.24;
T_19.20 ;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x555945e4f330_0, 0, 5;
    %jmp T_19.24;
T_19.21 ;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0x555945e4f330_0, 0, 5;
    %jmp T_19.24;
T_19.22 ;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v0x555945e4f330_0, 0, 5;
    %jmp T_19.24;
T_19.24 ;
    %pop/vec4 1;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x555945e4f640_0;
    %cmpi/e 1, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555945e4f640_0;
    %cmpi/e 4, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555945e4f640_0;
    %cmpi/e 7, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555945e4f640_0;
    %cmpi/e 6, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555945e4f640_0;
    %cmpi/e 5, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_19.25, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555945e4f330_0, 0, 5;
    %jmp T_19.26;
T_19.25 ;
    %load/vec4 v0x555945e4f640_0;
    %cmpi/e 9, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555945e4f640_0;
    %cmpi/e 32, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555945e4f640_0;
    %cmpi/e 36, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555945e4f640_0;
    %cmpi/e 33, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555945e4f640_0;
    %cmpi/e 37, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555945e4f640_0;
    %cmpi/e 35, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555945e4f640_0;
    %cmpi/e 40, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555945e4f640_0;
    %cmpi/e 41, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555945e4f640_0;
    %cmpi/e 43, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_19.27, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555945e4f330_0, 0, 5;
    %jmp T_19.28;
T_19.27 ;
    %load/vec4 v0x555945e4f640_0;
    %cmpi/e 34, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x555945e4f640_0;
    %cmpi/e 38, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_19.29, 4;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x555945e4f330_0, 0, 5;
    %jmp T_19.30;
T_19.29 ;
    %load/vec4 v0x555945e4f640_0;
    %cmpi/e 12, 0, 6;
    %jmp/0xz  T_19.31, 4;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x555945e4f330_0, 0, 5;
    %jmp T_19.32;
T_19.31 ;
    %load/vec4 v0x555945e4f640_0;
    %cmpi/e 13, 0, 6;
    %jmp/0xz  T_19.33, 4;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x555945e4f330_0, 0, 5;
    %jmp T_19.34;
T_19.33 ;
    %load/vec4 v0x555945e4f640_0;
    %cmpi/e 10, 0, 6;
    %jmp/0xz  T_19.35, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x555945e4f330_0, 0, 5;
    %jmp T_19.36;
T_19.35 ;
    %load/vec4 v0x555945e4f640_0;
    %cmpi/e 11, 0, 6;
    %jmp/0xz  T_19.37, 4;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x555945e4f330_0, 0, 5;
    %jmp T_19.38;
T_19.37 ;
    %load/vec4 v0x555945e4f640_0;
    %cmpi/e 14, 0, 6;
    %jmp/0xz  T_19.39, 4;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x555945e4f330_0, 0, 5;
    %jmp T_19.40;
T_19.39 ;
    %load/vec4 v0x555945e4f640_0;
    %cmpi/e 15, 0, 6;
    %jmp/0xz  T_19.41, 4;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x555945e4f330_0, 0, 5;
T_19.41 ;
T_19.40 ;
T_19.38 ;
T_19.36 ;
T_19.34 ;
T_19.32 ;
T_19.30 ;
T_19.28 ;
T_19.26 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x555945e4ef00;
T_20 ;
Ewait_10 .event/or E_0x555945ca8b40, E_0x0;
    %wait Ewait_10;
    %load/vec4 v0x555945e4f640_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555945e4f3d0_0, 0, 3;
    %jmp T_20.6;
T_20.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555945e4f3d0_0, 0, 3;
    %jmp T_20.6;
T_20.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x555945e4f3d0_0, 0, 3;
    %jmp T_20.6;
T_20.2 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x555945e4f3d0_0, 0, 3;
    %jmp T_20.6;
T_20.3 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x555945e4f3d0_0, 0, 3;
    %jmp T_20.6;
T_20.4 ;
    %load/vec4 v0x555945e4f4a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_20.10, 6;
    %jmp T_20.11;
T_20.7 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x555945e4f3d0_0, 0, 3;
    %jmp T_20.11;
T_20.8 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x555945e4f3d0_0, 0, 3;
    %jmp T_20.11;
T_20.9 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x555945e4f3d0_0, 0, 3;
    %jmp T_20.11;
T_20.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x555945e4f3d0_0, 0, 3;
    %jmp T_20.11;
T_20.11 ;
    %pop/vec4 1;
    %jmp T_20.6;
T_20.6 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x555945e4ef00;
T_21 ;
Ewait_11 .event/or E_0x555945d8cff0, E_0x0;
    %wait Ewait_11;
    %load/vec4 v0x555945e4f640_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v0x555945e4f560_0;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e4f270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e4f1d0_0, 0, 1;
    %jmp T_21.9;
T_21.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e4f270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e4f1d0_0, 0, 1;
    %jmp T_21.9;
T_21.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e4f270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e4f1d0_0, 0, 1;
    %jmp T_21.9;
T_21.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e4f270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e4f1d0_0, 0, 1;
    %jmp T_21.9;
T_21.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e4f270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e4f1d0_0, 0, 1;
    %jmp T_21.9;
T_21.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e4f270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e4f1d0_0, 0, 1;
    %jmp T_21.9;
T_21.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e4f270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e4f1d0_0, 0, 1;
    %jmp T_21.9;
T_21.9 ;
    %pop/vec4 1;
    %jmp T_21.1;
T_21.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e4f270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e4f1d0_0, 0, 1;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x555945e22f20;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555945e4db40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e4dfa0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555945e163b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555945e39660_0, 0, 32;
    %end;
    .thread T_22;
    .scope S_0x555945e22f20;
T_23 ;
Ewait_12 .event/or E_0x555945db8200, E_0x0;
    %wait Ewait_12;
    %load/vec4 v0x555945e4da60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_23.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_23.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_23.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_23.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_23.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_23.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_23.15, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_23.16, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_23.17, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_23.18, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_23.19, 6;
    %load/vec4 v0x555945e4d980_0;
    %store/vec4 v0x555945e4db40_0, 0, 32;
    %jmp T_23.21;
T_23.0 ;
    %load/vec4 v0x555945e4d980_0;
    %store/vec4 v0x555945e4db40_0, 0, 32;
    %jmp T_23.21;
T_23.1 ;
    %load/vec4 v0x555945e4d980_0;
    %store/vec4 v0x555945e4db40_0, 0, 32;
    %jmp T_23.21;
T_23.2 ;
    %load/vec4 v0x555945e4dc20_0;
    %store/vec4 v0x555945e4db40_0, 0, 32;
    %jmp T_23.21;
T_23.3 ;
    %load/vec4 v0x555945e4dc20_0;
    %store/vec4 v0x555945e4db40_0, 0, 32;
    %jmp T_23.21;
T_23.4 ;
    %load/vec4 v0x555945e4dd00_0;
    %store/vec4 v0x555945e4db40_0, 0, 32;
    %jmp T_23.21;
T_23.5 ;
    %load/vec4 v0x555945e4dd00_0;
    %store/vec4 v0x555945e4db40_0, 0, 32;
    %jmp T_23.21;
T_23.6 ;
    %load/vec4 v0x555945e4dde0_0;
    %store/vec4 v0x555945e4db40_0, 0, 32;
    %jmp T_23.21;
T_23.7 ;
    %load/vec4 v0x555945e4dde0_0;
    %store/vec4 v0x555945e4db40_0, 0, 32;
    %jmp T_23.21;
T_23.8 ;
    %load/vec4 v0x555945e4e220_0;
    %store/vec4 v0x555945e4db40_0, 0, 32;
    %jmp T_23.21;
T_23.9 ;
    %load/vec4 v0x555945e4e300_0;
    %store/vec4 v0x555945e4db40_0, 0, 32;
    %jmp T_23.21;
T_23.10 ;
    %load/vec4 v0x555945e4e920_0;
    %store/vec4 v0x555945e4db40_0, 0, 32;
    %jmp T_23.21;
T_23.11 ;
    %load/vec4 v0x555945e4e920_0;
    %store/vec4 v0x555945e4db40_0, 0, 32;
    %jmp T_23.21;
T_23.12 ;
    %load/vec4 v0x555945e4eae0_0;
    %store/vec4 v0x555945e4db40_0, 0, 32;
    %jmp T_23.21;
T_23.13 ;
    %load/vec4 v0x555945e4eae0_0;
    %store/vec4 v0x555945e4db40_0, 0, 32;
    %jmp T_23.21;
T_23.14 ;
    %load/vec4 v0x555945e4ea00_0;
    %store/vec4 v0x555945e4db40_0, 0, 32;
    %jmp T_23.21;
T_23.15 ;
    %load/vec4 v0x555945e4ea00_0;
    %store/vec4 v0x555945e4db40_0, 0, 32;
    %jmp T_23.21;
T_23.16 ;
    %load/vec4 v0x555945dea950_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x555945e4db40_0, 0, 32;
    %jmp T_23.21;
T_23.17 ;
    %load/vec4 v0x555945e4e3e0_0;
    %store/vec4 v0x555945e4db40_0, 0, 32;
    %jmp T_23.21;
T_23.18 ;
    %load/vec4 v0x555945e35a80_0;
    %store/vec4 v0x555945e4db40_0, 0, 32;
    %jmp T_23.21;
T_23.19 ;
    %load/vec4 v0x555945e3ca10_0;
    %store/vec4 v0x555945e4db40_0, 0, 32;
    %jmp T_23.21;
T_23.21 ;
    %pop/vec4 1;
    %load/vec4 v0x555945e4dec0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.23, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_23.24, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_23.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_23.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_23.27, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e4dfa0_0, 0, 1;
    %jmp T_23.29;
T_23.22 ;
    %load/vec4 v0x555945df2af0_0;
    %load/vec4 v0x555945dea950_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_23.30, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_23.31, 8;
T_23.30 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_23.31, 8;
 ; End of false expr.
    %blend;
T_23.31;
    %store/vec4 v0x555945e4dfa0_0, 0, 1;
    %jmp T_23.29;
T_23.23 ;
    %load/vec4 v0x555945df2af0_0;
    %load/vec4 v0x555945dea950_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_23.32, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_23.33, 8;
T_23.32 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_23.33, 8;
 ; End of false expr.
    %blend;
T_23.33;
    %store/vec4 v0x555945e4dfa0_0, 0, 1;
    %jmp T_23.29;
T_23.24 ;
    %load/vec4 v0x555945df2af0_0;
    %cmpi/s 0, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_23.34, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_23.35, 8;
T_23.34 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_23.35, 8;
 ; End of false expr.
    %blend;
T_23.35;
    %store/vec4 v0x555945e4dfa0_0, 0, 1;
    %jmp T_23.29;
T_23.25 ;
    %load/vec4 v0x555945df2af0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_23.36, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_23.37, 8;
T_23.36 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_23.37, 8;
 ; End of false expr.
    %blend;
T_23.37;
    %store/vec4 v0x555945e4dfa0_0, 0, 1;
    %jmp T_23.29;
T_23.26 ;
    %load/vec4 v0x555945df2af0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_23.38, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_23.39, 8;
T_23.38 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_23.39, 8;
 ; End of false expr.
    %blend;
T_23.39;
    %store/vec4 v0x555945e4dfa0_0, 0, 1;
    %jmp T_23.29;
T_23.27 ;
    %load/vec4 v0x555945df2af0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_23.40, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_23.41, 8;
T_23.40 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_23.41, 8;
 ; End of false expr.
    %blend;
T_23.41;
    %store/vec4 v0x555945e4dfa0_0, 0, 1;
    %jmp T_23.29;
T_23.29 ;
    %pop/vec4 1;
    %load/vec4 v0x555945e4da60_0;
    %cmpi/e 21, 0, 5;
    %jmp/0xz  T_23.42, 4;
    %load/vec4 v0x555945df2af0_0;
    %store/vec4 v0x555945e163b0_0, 0, 32;
    %load/vec4 v0x555945e4e4c0_0;
    %store/vec4 v0x555945e39660_0, 0, 32;
    %jmp T_23.43;
T_23.42 ;
    %load/vec4 v0x555945e4da60_0;
    %cmpi/e 22, 0, 5;
    %jmp/0xz  T_23.44, 4;
    %load/vec4 v0x555945e4e5a0_0;
    %store/vec4 v0x555945e163b0_0, 0, 32;
    %load/vec4 v0x555945df2af0_0;
    %store/vec4 v0x555945e39660_0, 0, 32;
    %jmp T_23.45;
T_23.44 ;
    %load/vec4 v0x555945e4da60_0;
    %cmpi/e 18, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x555945e4da60_0;
    %cmpi/e 19, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_23.46, 4;
    %load/vec4 v0x555945e4e680_0;
    %store/vec4 v0x555945e163b0_0, 0, 32;
    %load/vec4 v0x555945e4e760_0;
    %store/vec4 v0x555945e39660_0, 0, 32;
    %jmp T_23.47;
T_23.46 ;
    %load/vec4 v0x555945e4e5a0_0;
    %store/vec4 v0x555945e163b0_0, 0, 32;
    %load/vec4 v0x555945e4e4c0_0;
    %store/vec4 v0x555945e39660_0, 0, 32;
T_23.47 ;
T_23.45 ;
T_23.43 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x555945e54ca0;
T_24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555945e55520_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555945e551c0_0, 0, 32;
    %end;
    .thread T_24;
    .scope S_0x555945e54ca0;
T_25 ;
    %wait E_0x555945e53460;
    %load/vec4 v0x555945e55780_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.0, 4;
    %load/vec4 v0x555945e55820_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555945e55520_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555945e551c0_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x555945e555e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.4, 4;
    %load/vec4 v0x555945e55360_0;
    %assign/vec4 v0x555945e55520_0, 0;
T_25.4 ;
    %load/vec4 v0x555945e55290_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.6, 4;
    %load/vec4 v0x555945e54fe0_0;
    %assign/vec4 v0x555945e551c0_0, 0;
T_25.6 ;
T_25.3 ;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x555945e54ca0;
T_26 ;
Ewait_13 .event/or E_0x555945e54f60, E_0x0;
    %wait Ewait_13;
    %load/vec4 v0x555945e55520_0;
    %store/vec4 v0x555945e55450_0, 0, 32;
    %load/vec4 v0x555945e551c0_0;
    %store/vec4 v0x555945e550f0_0, 0, 32;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x555945e55a40;
T_27 ;
Ewait_14 .event/or E_0x555945e55ce0, E_0x0;
    %wait Ewait_14;
    %load/vec4 v0x555945e56340_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555945e564e0, 4;
    %store/vec4 v0x555945e560d0_0, 0, 32;
    %load/vec4 v0x555945e56420_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555945e564e0, 4;
    %store/vec4 v0x555945e561e0_0, 0, 32;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x555945e55a40;
T_28 ;
    %wait E_0x555945e53460;
    %load/vec4 v0x555945e55f70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_28.0, 4;
    %load/vec4 v0x555945e56b70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_28.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555945e56030_0, 0, 32;
T_28.4 ;
    %load/vec4 v0x555945e56030_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_28.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x555945e56030_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555945e564e0, 0, 4;
    %load/vec4 v0x555945e56030_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555945e56030_0, 0, 32;
    %jmp T_28.4;
T_28.5 ;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x555945e56cd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_28.6, 4;
    %load/vec4 v0x555945e56c10_0;
    %load/vec4 v0x555945e56d70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555945e564e0, 0, 4;
T_28.6 ;
T_28.3 ;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x555945e511d0;
T_29 ;
Ewait_15 .event/or E_0x555945e3fa90, E_0x0;
    %wait Ewait_15;
    %load/vec4 v0x555945e51430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %jmp T_29.4;
T_29.0 ;
    %load/vec4 v0x555945e51600_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.5, 8;
    %load/vec4 v0x555945e51540_0;
    %jmp/1 T_29.6, 8;
T_29.5 ; End of true expr.
    %load/vec4 v0x555945e516d0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x555945e51540_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_29.6, 8;
 ; End of false expr.
    %blend;
T_29.6;
    %store/vec4 v0x555945e517b0_0, 0, 32;
    %jmp T_29.4;
T_29.1 ;
    %load/vec4 v0x555945e51600_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.7, 8;
    %load/vec4 v0x555945e51540_0;
    %parti/s 24, 0, 2;
    %load/vec4 v0x555945e516d0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_29.8, 8;
T_29.7 ; End of true expr.
    %load/vec4 v0x555945e516d0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x555945e51540_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_29.8, 8;
 ; End of false expr.
    %blend;
T_29.8;
    %store/vec4 v0x555945e517b0_0, 0, 32;
    %jmp T_29.4;
T_29.2 ;
    %load/vec4 v0x555945e51600_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.9, 8;
    %load/vec4 v0x555945e51540_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x555945e516d0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_29.10, 8;
T_29.9 ; End of true expr.
    %load/vec4 v0x555945e516d0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x555945e51540_0;
    %parti/s 24, 8, 5;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_29.10, 8;
 ; End of false expr.
    %blend;
T_29.10;
    %store/vec4 v0x555945e517b0_0, 0, 32;
    %jmp T_29.4;
T_29.3 ;
    %load/vec4 v0x555945e51600_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.11, 8;
    %load/vec4 v0x555945e51540_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x555945e516d0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_29.12, 8;
T_29.11 ; End of true expr.
    %load/vec4 v0x555945e51540_0;
    %jmp/0 T_29.12, 8;
 ; End of false expr.
    %blend;
T_29.12;
    %store/vec4 v0x555945e517b0_0, 0, 32;
    %jmp T_29.4;
T_29.4 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x555945e24370;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e58050_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x555945e24370;
T_31 ;
Ewait_16 .event/or E_0x555945d1c1b0, E_0x0;
    %wait Ewait_16;
    %load/vec4 v0x555945e58050_0;
    %load/vec4 v0x555945e58b00_0;
    %and;
    %load/vec4 v0x555945e5a440_0;
    %or;
    %store/vec4 v0x555945e58bc0_0, 0, 1;
    %load/vec4 v0x555945e58050_0;
    %store/vec4 v0x555945e58110_0, 0, 1;
    %load/vec4 v0x555945e58c60_0;
    %store/vec4 v0x555945e59330_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e593f0_0, 0, 1;
    %load/vec4 v0x555945e59ea0_0;
    %store/vec4 v0x555945e58fe0_0, 0, 32;
    %load/vec4 v0x555945e584e0_0;
    %store/vec4 v0x555945e58d20_0, 0, 32;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x555945e24370;
T_32 ;
    %wait E_0x555945e53460;
    %load/vec4 v0x555945e5a440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555945e58050_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x555945e59330_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555945e58050_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x555945df7290;
T_33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e60a90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555945e60d00_0, 0, 32;
    %pushi/vec4 500, 0, 32;
T_33.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_33.1, 5;
    %jmp/1 T_33.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %load/vec4 v0x555945e60a90_0;
    %nor/r;
    %store/vec4 v0x555945e60a90_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x555945e60a90_0;
    %nor/r;
    %store/vec4 v0x555945e60a90_0, 0, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x555945e60d00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x555945e60d00_0, 0, 32;
    %jmp T_33.0;
T_33.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 33 "$fatal", 32'sb00000000000000000000000000000010, "Simulation did not finish within %d cycles.", P_0x555945d460d0 {0 0 0};
    %end;
    .thread T_33;
    .scope S_0x555945df7290;
T_34 ;
    %vpi_call/w 3 37 "$dumpfile", "test/mips_cpu_bus.vcd" {0 0 0};
    %vpi_call/w 3 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555945df7290 {0 0 0};
    %vpi_call/w 3 39 "$display", "\000" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e60c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e61120_0, 0, 1;
    %delay 10, 0;
    %wait E_0x555945e53460;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555945e61120_0, 0, 1;
    %wait E_0x555945e53460;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555945e61120_0, 0, 1;
    %load/vec4 v0x555945e607e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_34.0, 4;
    %jmp T_34.1;
T_34.0 ;
    %vpi_call/w 3 51 "$display", "TB : CPU did not set running=1 after reset." {0 0 0};
T_34.1 ;
    %wait E_0x555945d1b7b0;
    %vpi_call/w 3 54 "$display", "TB : finished; active=0" {0 0 0};
    %vpi_call/w 3 55 "$display", "register_v0:%h", v0x555945e60fd0_0 {0 0 0};
    %vpi_call/w 3 57 "$finish" {0 0 0};
    %end;
    .thread T_34;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu_bus_tb.v";
    "rtl/mips_cpu_bus.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/ALU.v";
    "rtl/mips_cpu/ALU_decoder.v";
    "rtl/mips_cpu/mips_cpu_decoder.v";
    "rtl/mips_cpu/lwlr.v";
    "rtl/mips_cpu/mips_cpu_mux1.v";
    "rtl/mips_cpu/mips_cpu_mux2.v";
    "rtl/mips_cpu/mips_cpu_mux3.v";
    "rtl/mips_cpu/mips_cpu_pc.v";
    "rtl/mips_cpu/mips_cpu_pcnext.v";
    "rtl/mips_cpu/reg_file_hi_lo.v";
    "rtl/mips_cpu/reg_file.v";
    "rtl/mips_cpu/mips_cpu_signextend.v";
    "rtl/mips_cpu/harvard_to_avalon.v";
    "rtl/mips_cpu/avl_master_bc.v";
    "rtl/avl_slave_mem.v";
