// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
// Date        : Sat Jun 11 13:21:28 2022
// Host        : dynasty-MS-7C94 running 64-bit Ubuntu 20.04.4 LTS
// Command     : write_verilog -force -mode funcsim -rename_top design_1_v_tpg_0_0 -prefix
//               design_1_v_tpg_0_0_ design_1_v_tpg_0_0_sim_netlist.v
// Design      : design_1_v_tpg_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu4ev-sfvc784-1-i
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_v_tpg_0_0,design_1_v_tpg_0_0_v_tpg,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "design_1_v_tpg_0_0_v_tpg,Vivado 2021.2" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module design_1_v_tpg_0_0
   (s_axi_CTRL_AWADDR,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_BRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    ap_clk,
    ap_rst_n,
    fid,
    fid_in,
    interrupt,
    m_axis_video_TVALID,
    m_axis_video_TREADY,
    m_axis_video_TDATA,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST,
    s_axis_video_TVALID,
    s_axis_video_TREADY,
    s_axis_video_TDATA,
    s_axis_video_TKEEP,
    s_axis_video_TSTRB,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    s_axis_video_TID,
    s_axis_video_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR" *) input [7:0]s_axi_CTRL_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID" *) input s_axi_CTRL_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY" *) output s_axi_CTRL_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA" *) input [31:0]s_axi_CTRL_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB" *) input [3:0]s_axi_CTRL_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID" *) input s_axi_CTRL_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY" *) output s_axi_CTRL_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP" *) output [1:0]s_axi_CTRL_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID" *) output s_axi_CTRL_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY" *) input s_axi_CTRL_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR" *) input [7:0]s_axi_CTRL_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID" *) input s_axi_CTRL_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY" *) output s_axi_CTRL_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA" *) output [31:0]s_axi_CTRL_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP" *) output [1:0]s_axi_CTRL_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID" *) output s_axi_CTRL_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 8, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 300892857, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_1_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_CTRL_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:m_axis_video:s_axis_video, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 300892857, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_1_0_clk_out1, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  output [0:0]fid;
  input [0:0]fid_in;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TVALID" *) output m_axis_video_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TREADY" *) input m_axis_video_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDATA" *) output [47:0]m_axis_video_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TKEEP" *) output [5:0]m_axis_video_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TSTRB" *) output [5:0]m_axis_video_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TUSER" *) output [0:0]m_axis_video_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TLAST" *) output [0:0]m_axis_video_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TID" *) output [0:0]m_axis_video_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis_video, TDATA_NUM_BYTES 6, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 300892857, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_1_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0" *) output [0:0]m_axis_video_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TVALID" *) input s_axis_video_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TREADY" *) output s_axis_video_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TDATA" *) input [47:0]s_axis_video_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TKEEP" *) input [5:0]s_axis_video_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TSTRB" *) input [5:0]s_axis_video_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TUSER" *) input [0:0]s_axis_video_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TLAST" *) input [0:0]s_axis_video_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TID" *) input [0:0]s_axis_video_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis_video, TDATA_NUM_BYTES 6, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 300892857, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_1_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0" *) input [0:0]s_axis_video_TDEST;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]fid;
  wire [0:0]fid_in;
  wire interrupt;
  wire [47:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire [7:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [7:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]\^s_axi_CTRL_RDATA ;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [47:0]s_axis_video_TDATA;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TREADY;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire NLW_inst_ap_local_block_UNCONNECTED;
  wire [0:0]NLW_inst_m_axis_video_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_m_axis_video_TID_UNCONNECTED;
  wire [5:0]NLW_inst_m_axis_video_TKEEP_UNCONNECTED;
  wire [5:0]NLW_inst_m_axis_video_TSTRB_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED;
  wire [31:16]NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED;

  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[5] = \<const1> ;
  assign m_axis_video_TKEEP[4] = \<const1> ;
  assign m_axis_video_TKEEP[3] = \<const1> ;
  assign m_axis_video_TKEEP[2] = \<const1> ;
  assign m_axis_video_TKEEP[1] = \<const1> ;
  assign m_axis_video_TKEEP[0] = \<const1> ;
  assign m_axis_video_TSTRB[5] = \<const0> ;
  assign m_axis_video_TSTRB[4] = \<const0> ;
  assign m_axis_video_TSTRB[3] = \<const0> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RDATA[31] = \<const0> ;
  assign s_axi_CTRL_RDATA[30] = \<const0> ;
  assign s_axi_CTRL_RDATA[29] = \<const0> ;
  assign s_axi_CTRL_RDATA[28] = \<const0> ;
  assign s_axi_CTRL_RDATA[27] = \<const0> ;
  assign s_axi_CTRL_RDATA[26] = \<const0> ;
  assign s_axi_CTRL_RDATA[25] = \<const0> ;
  assign s_axi_CTRL_RDATA[24] = \<const0> ;
  assign s_axi_CTRL_RDATA[23] = \<const0> ;
  assign s_axi_CTRL_RDATA[22] = \<const0> ;
  assign s_axi_CTRL_RDATA[21] = \<const0> ;
  assign s_axi_CTRL_RDATA[20] = \<const0> ;
  assign s_axi_CTRL_RDATA[19] = \<const0> ;
  assign s_axi_CTRL_RDATA[18] = \<const0> ;
  assign s_axi_CTRL_RDATA[17] = \<const0> ;
  assign s_axi_CTRL_RDATA[16] = \<const0> ;
  assign s_axi_CTRL_RDATA[15:0] = \^s_axi_CTRL_RDATA [15:0];
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_S_AXI_CTRL_ADDR_WIDTH = "8" *) 
  (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_ST_fsm_state1 = "6'b000001" *) 
  (* ap_ST_fsm_state2 = "6'b000010" *) 
  (* ap_ST_fsm_state3 = "6'b000100" *) 
  (* ap_ST_fsm_state4 = "6'b001000" *) 
  (* ap_ST_fsm_state5 = "6'b010000" *) 
  (* ap_ST_fsm_state6 = "6'b100000" *) 
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_v_tpg inst
       (.ap_clk(ap_clk),
        .ap_local_block(NLW_inst_ap_local_block_UNCONNECTED),
        .ap_rst_n(ap_rst_n),
        .fid(fid),
        .fid_in(fid_in),
        .interrupt(interrupt),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TDEST(NLW_inst_m_axis_video_TDEST_UNCONNECTED[0]),
        .m_axis_video_TID(NLW_inst_m_axis_video_TID_UNCONNECTED[0]),
        .m_axis_video_TKEEP(NLW_inst_m_axis_video_TKEEP_UNCONNECTED[5:0]),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TSTRB(NLW_inst_m_axis_video_TSTRB_UNCONNECTED[5:0]),
        .m_axis_video_TUSER(m_axis_video_TUSER),
        .m_axis_video_TVALID(m_axis_video_TVALID),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARREADY(s_axi_CTRL_ARREADY),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR),
        .s_axi_CTRL_AWREADY(s_axi_CTRL_AWREADY),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BRESP(NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA({NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED[31:16],\^s_axi_CTRL_RDATA }),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RRESP(NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_CTRL_WDATA[15:0]}),
        .s_axi_CTRL_WREADY(s_axi_CTRL_WREADY),
        .s_axi_CTRL_WSTRB({1'b0,1'b0,s_axi_CTRL_WSTRB[1:0]}),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .s_axis_video_TDATA(s_axis_video_TDATA),
        .s_axis_video_TDEST(1'b0),
        .s_axis_video_TID(1'b0),
        .s_axis_video_TKEEP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TREADY(s_axis_video_TREADY),
        .s_axis_video_TSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TVALID(s_axis_video_TVALID));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_AXIvideo2MultiPixStream
   (ap_done_cache,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_last_V_out,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg_reg_0,
    axi_last_V_2_reg_138,
    internal_empty_n_reg,
    shiftReg_ce,
    internal_empty_n4_out,
    E,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_0,
    \axi_data_V_5_fu_106_reg[47]_0 ,
    \axi_data_V_fu_108_reg[47] ,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[8]_0 ,
    \ap_CS_fsm_reg[5]_0 ,
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg,
    grp_v_tpgHlsDataFlow_fu_331_ap_ready,
    grp_v_tpgHlsDataFlow_fu_331_ap_start_reg_reg,
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg_0,
    \ap_CS_fsm_reg[4]_0 ,
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg_1,
    in,
    ap_sync_AXIvideo2MultiPixStream_U0_ap_ready,
    \axi_0_2_lcssa_reg_148_reg[47]_0 ,
    \axi_last_V_fu_112_reg[0] ,
    ap_clk,
    RSTC,
    ap_done_cache_reg,
    \axi_last_V_fu_46_reg[0] ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg_reg_1,
    p_0_0_0_0_0242373_lcssa386_fu_2100,
    srcYUV_empty_n,
    \ap_CS_fsm_reg[2]_0 ,
    ap_done_reg1,
    s_axis_video_TVALID_int_regslice,
    srcYUV_full_n,
    ap_rst_n,
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready,
    grp_v_tpgHlsDataFlow_fu_331_ap_start_reg,
    s_axis_video_TLAST_int_regslice,
    \ap_CS_fsm_reg[5]_1 ,
    \ap_CS_fsm_reg[5]_2 ,
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done,
    grp_v_tpgHlsDataFlow_fu_331_ap_done,
    \ap_CS_fsm_reg[5]_3 ,
    \p_0_3_0_0_0248379_lcssa395_fu_222_reg[0] ,
    \p_0_3_0_0_0248379_lcssa395_fu_222_reg[0]_0 ,
    Q,
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg,
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg_0,
    \div_cast_reg_412_reg[10]_0 ,
    \axi_data_V_5_fu_106_reg[47]_1 ,
    \axi_data_V_fu_108_reg[47]_0 ,
    \trunc_ln782_reg_382_reg[11]_0 );
  output ap_done_cache;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_last_V_out;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg_reg_0;
  output axi_last_V_2_reg_138;
  output internal_empty_n_reg;
  output shiftReg_ce;
  output internal_empty_n4_out;
  output [0:0]E;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_0;
  output [47:0]\axi_data_V_5_fu_106_reg[47]_0 ;
  output [47:0]\axi_data_V_fu_108_reg[47] ;
  output [0:0]\ap_CS_fsm_reg[1]_0 ;
  output \ap_CS_fsm_reg[8]_0 ;
  output \ap_CS_fsm_reg[5]_0 ;
  output [0:0]ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg;
  output grp_v_tpgHlsDataFlow_fu_331_ap_ready;
  output grp_v_tpgHlsDataFlow_fu_331_ap_start_reg_reg;
  output ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg_0;
  output \ap_CS_fsm_reg[4]_0 ;
  output ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg_1;
  output [7:0]in;
  output ap_sync_AXIvideo2MultiPixStream_U0_ap_ready;
  output [47:0]\axi_0_2_lcssa_reg_148_reg[47]_0 ;
  input \axi_last_V_fu_112_reg[0] ;
  input ap_clk;
  input RSTC;
  input ap_done_cache_reg;
  input \axi_last_V_fu_46_reg[0] ;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg_reg_1;
  input p_0_0_0_0_0242373_lcssa386_fu_2100;
  input srcYUV_empty_n;
  input \ap_CS_fsm_reg[2]_0 ;
  input ap_done_reg1;
  input s_axis_video_TVALID_int_regslice;
  input srcYUV_full_n;
  input ap_rst_n;
  input ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready;
  input grp_v_tpgHlsDataFlow_fu_331_ap_start_reg;
  input s_axis_video_TLAST_int_regslice;
  input [1:0]\ap_CS_fsm_reg[5]_1 ;
  input \ap_CS_fsm_reg[5]_2 ;
  input ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done;
  input grp_v_tpgHlsDataFlow_fu_331_ap_done;
  input \ap_CS_fsm_reg[5]_3 ;
  input \p_0_3_0_0_0248379_lcssa395_fu_222_reg[0] ;
  input [0:0]\p_0_3_0_0_0248379_lcssa395_fu_222_reg[0]_0 ;
  input [0:0]Q;
  input ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg;
  input ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg_0;
  input [10:0]\div_cast_reg_412_reg[10]_0 ;
  input [47:0]\axi_data_V_5_fu_106_reg[47]_1 ;
  input [47:0]\axi_data_V_fu_108_reg[47]_0 ;
  input [11:0]\trunc_ln782_reg_382_reg[11]_0 ;

  wire \B_V_data_1_state[1]_i_4_n_5 ;
  wire [0:0]E;
  wire [0:0]Q;
  wire RSTC;
  wire \ap_CS_fsm[0]_i_2__0_n_5 ;
  wire \ap_CS_fsm[0]_i_3_n_5 ;
  wire \ap_CS_fsm[0]_i_4_n_5 ;
  wire \ap_CS_fsm[0]_i_5_n_5 ;
  wire \ap_CS_fsm[0]_i_6_n_5 ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire [1:0]\ap_CS_fsm_reg[5]_1 ;
  wire \ap_CS_fsm_reg[5]_2 ;
  wire \ap_CS_fsm_reg[5]_3 ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [9:0]ap_NS_fsm;
  wire ap_NS_fsm13_out;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg;
  wire ap_done_reg1;
  wire ap_rst_n;
  wire ap_sync_AXIvideo2MultiPixStream_U0_ap_ready;
  wire ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready;
  wire ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg;
  wire ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg_0;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done;
  wire [0:0]ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg_0;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg_1;
  wire \axi_0_2_lcssa_reg_148[47]_i_1_n_5 ;
  wire [47:0]\axi_0_2_lcssa_reg_148_reg[47]_0 ;
  wire axi_4_2_lcssa_reg_158;
  wire [47:0]\axi_data_V_5_fu_106_reg[47]_0 ;
  wire [47:0]\axi_data_V_5_fu_106_reg[47]_1 ;
  wire [47:0]\axi_data_V_fu_108_reg[47] ;
  wire [47:0]\axi_data_V_fu_108_reg[47]_0 ;
  wire axi_last_V_2_reg_138;
  wire axi_last_V_4_loc_fu_86;
  wire \axi_last_V_fu_112_reg[0] ;
  wire \axi_last_V_fu_46_reg[0] ;
  wire \cmp8460_reg_421[0]_i_1_n_5 ;
  wire \cmp8460_reg_421[0]_i_2_n_5 ;
  wire \cmp8460_reg_421[0]_i_3_n_5 ;
  wire \cmp8460_reg_421[0]_i_4_n_5 ;
  wire \cmp8460_reg_421_reg_n_5_[0] ;
  wire [10:0]div_cast_reg_412;
  wire [10:0]\div_cast_reg_412_reg[10]_0 ;
  wire eol_0_lcssa_reg_169;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_10;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_11;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg_reg_0;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg_reg_1;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_data_V_out_ap_vld;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_last_V_out;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_n_9;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg0;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_0;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_10;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_107;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_11;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_111;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_12;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_13;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_14;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_15;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_16;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_17;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_18;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_19;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_20;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_21;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_22;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_23;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_24;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_25;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_26;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_27;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_28;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_29;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_30;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_31;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_32;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_33;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_34;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_35;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_36;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_37;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_38;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_39;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_40;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_41;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_42;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_43;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_44;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_45;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_46;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_47;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_48;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_49;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_50;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_51;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_52;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_53;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_54;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_55;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_56;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_57;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_58;
  wire grp_v_tpgHlsDataFlow_fu_331_ap_done;
  wire grp_v_tpgHlsDataFlow_fu_331_ap_ready;
  wire grp_v_tpgHlsDataFlow_fu_331_ap_start_reg;
  wire grp_v_tpgHlsDataFlow_fu_331_ap_start_reg_reg;
  wire [11:0]i_4_fu_330_p2;
  wire i_4_fu_330_p2_carry__0_n_11;
  wire i_4_fu_330_p2_carry__0_n_12;
  wire i_4_fu_330_p2_carry_n_10;
  wire i_4_fu_330_p2_carry_n_11;
  wire i_4_fu_330_p2_carry_n_12;
  wire i_4_fu_330_p2_carry_n_5;
  wire i_4_fu_330_p2_carry_n_6;
  wire i_4_fu_330_p2_carry_n_7;
  wire i_4_fu_330_p2_carry_n_8;
  wire i_4_fu_330_p2_carry_n_9;
  wire [11:0]i_4_reg_441;
  wire i_4_reg_4410;
  wire [11:0]i_fu_102;
  wire [7:0]in;
  wire internal_empty_n4_out;
  wire internal_empty_n_reg;
  wire p_0_0_0_0_0242373_lcssa386_fu_2100;
  wire \p_0_3_0_0_0248379_lcssa395_fu_222_reg[0] ;
  wire [0:0]\p_0_3_0_0_0248379_lcssa395_fu_222_reg[0]_0 ;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TVALID_int_regslice;
  wire shiftReg_ce;
  wire sof_fu_110;
  wire \sof_fu_110[0]_i_1_n_5 ;
  wire srcYUV_empty_n;
  wire srcYUV_full_n;
  wire [11:0]trunc_ln782_reg_382;
  wire [11:0]\trunc_ln782_reg_382_reg[11]_0 ;
  wire [7:2]NLW_i_4_fu_330_p2_carry__0_CO_UNCONNECTED;
  wire [7:3]NLW_i_4_fu_330_p2_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \B_V_data_1_state[1]_i_4 
       (.I0(ap_CS_fsm_state3),
        .I1(s_axis_video_TVALID_int_regslice),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg_reg_0),
        .O(\B_V_data_1_state[1]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'hFF2F2222)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(ap_CS_fsm_state5),
        .I1(\ap_CS_fsm[0]_i_2__0_n_5 ),
        .I2(grp_v_tpgHlsDataFlow_fu_331_ap_start_reg),
        .I3(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .I4(\ap_CS_fsm_reg_n_5_[0] ),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'h55555455)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(\ap_CS_fsm_reg[2]_0 ),
        .I1(\ap_CS_fsm[0]_i_3_n_5 ),
        .I2(\ap_CS_fsm[0]_i_4_n_5 ),
        .I3(\ap_CS_fsm[0]_i_5_n_5 ),
        .I4(\ap_CS_fsm[0]_i_6_n_5 ),
        .O(\ap_CS_fsm[0]_i_2__0_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[0]_i_3 
       (.I0(trunc_ln782_reg_382[3]),
        .I1(i_fu_102[3]),
        .I2(i_fu_102[4]),
        .I3(trunc_ln782_reg_382[4]),
        .I4(i_fu_102[5]),
        .I5(trunc_ln782_reg_382[5]),
        .O(\ap_CS_fsm[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[0]_i_4 
       (.I0(trunc_ln782_reg_382[0]),
        .I1(i_fu_102[0]),
        .I2(i_fu_102[1]),
        .I3(trunc_ln782_reg_382[1]),
        .I4(i_fu_102[2]),
        .I5(trunc_ln782_reg_382[2]),
        .O(\ap_CS_fsm[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[0]_i_5 
       (.I0(i_fu_102[10]),
        .I1(trunc_ln782_reg_382[10]),
        .I2(i_fu_102[11]),
        .I3(trunc_ln782_reg_382[11]),
        .I4(trunc_ln782_reg_382[9]),
        .I5(i_fu_102[9]),
        .O(\ap_CS_fsm[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[0]_i_6 
       (.I0(trunc_ln782_reg_382[6]),
        .I1(i_fu_102[6]),
        .I2(i_fu_102[8]),
        .I3(trunc_ln782_reg_382[8]),
        .I4(i_fu_102[7]),
        .I5(trunc_ln782_reg_382[7]),
        .O(\ap_CS_fsm[0]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .I2(grp_v_tpgHlsDataFlow_fu_331_ap_start_reg),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'hFFF8)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(\ap_CS_fsm_reg[2]_0 ),
        .I1(ap_CS_fsm_state2),
        .I2(ap_CS_fsm_state10),
        .I3(ap_CS_fsm_state4),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFE0E0E000)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(grp_v_tpgHlsDataFlow_fu_331_ap_ready),
        .I1(\ap_CS_fsm_reg[5]_2 ),
        .I2(\ap_CS_fsm_reg[5]_1 [1]),
        .I3(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done),
        .I4(grp_v_tpgHlsDataFlow_fu_331_ap_done),
        .I5(\ap_CS_fsm_reg[5]_3 ),
        .O(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[5]_i_2__0 
       (.I0(ap_CS_fsm_state5),
        .I1(\ap_CS_fsm[0]_i_2__0_n_5 ),
        .I2(\cmp8460_reg_421_reg_n_5_[0] ),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg0));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(RSTC));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(RSTC));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(RSTC));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(RSTC));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(RSTC));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(RSTC));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state7),
        .R(RSTC));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state7),
        .Q(ap_CS_fsm_state8),
        .R(RSTC));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_state9),
        .R(RSTC));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state10),
        .R(RSTC));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_i_1
       (.I0(grp_v_tpgHlsDataFlow_fu_331_ap_ready),
        .I1(grp_v_tpgHlsDataFlow_fu_331_ap_start_reg),
        .I2(ap_rst_n),
        .O(grp_v_tpgHlsDataFlow_fu_331_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_i_2
       (.I0(ap_CS_fsm_state5),
        .I1(\ap_CS_fsm[0]_i_2__0_n_5 ),
        .I2(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .O(ap_sync_AXIvideo2MultiPixStream_U0_ap_ready));
  LUT6 #(
    .INIT(64'hFFFF00F022220020)) 
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_i_3
       (.I0(Q),
        .I1(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg),
        .I2(ap_CS_fsm_state5),
        .I3(\ap_CS_fsm[0]_i_2__0_n_5 ),
        .I4(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .I5(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg_0),
        .O(grp_v_tpgHlsDataFlow_fu_331_ap_ready));
  LUT6 #(
    .INIT(64'hE0E0E000FFFFFFFF)) 
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done_i_1
       (.I0(grp_v_tpgHlsDataFlow_fu_331_ap_ready),
        .I1(\ap_CS_fsm_reg[5]_2 ),
        .I2(\ap_CS_fsm_reg[5]_1 [1]),
        .I3(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done),
        .I4(grp_v_tpgHlsDataFlow_fu_331_ap_done),
        .I5(ap_rst_n),
        .O(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_i_1
       (.I0(grp_v_tpgHlsDataFlow_fu_331_ap_ready),
        .I1(\ap_CS_fsm_reg[5]_2 ),
        .O(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg_0));
  LUT3 #(
    .INIT(8'hBA)) 
    \axi_0_2_lcssa_reg_148[47]_i_1 
       (.I0(ap_NS_fsm13_out),
        .I1(\cmp8460_reg_421_reg_n_5_[0] ),
        .I2(ap_CS_fsm_state7),
        .O(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axi_0_2_lcssa_reg_148[47]_i_3 
       (.I0(ap_CS_fsm_state5),
        .I1(\ap_CS_fsm[0]_i_2__0_n_5 ),
        .I2(\cmp8460_reg_421_reg_n_5_[0] ),
        .O(ap_NS_fsm13_out));
  FDRE \axi_0_2_lcssa_reg_148_reg[0] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_58),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [0]),
        .R(1'b0));
  FDRE \axi_0_2_lcssa_reg_148_reg[10] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_48),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [10]),
        .R(1'b0));
  FDRE \axi_0_2_lcssa_reg_148_reg[11] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_47),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [11]),
        .R(1'b0));
  FDRE \axi_0_2_lcssa_reg_148_reg[12] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_46),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [12]),
        .R(1'b0));
  FDRE \axi_0_2_lcssa_reg_148_reg[13] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_45),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [13]),
        .R(1'b0));
  FDRE \axi_0_2_lcssa_reg_148_reg[14] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_44),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [14]),
        .R(1'b0));
  FDRE \axi_0_2_lcssa_reg_148_reg[15] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_43),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [15]),
        .R(1'b0));
  FDRE \axi_0_2_lcssa_reg_148_reg[16] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_42),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [16]),
        .R(1'b0));
  FDRE \axi_0_2_lcssa_reg_148_reg[17] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_41),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [17]),
        .R(1'b0));
  FDRE \axi_0_2_lcssa_reg_148_reg[18] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_40),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [18]),
        .R(1'b0));
  FDRE \axi_0_2_lcssa_reg_148_reg[19] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_39),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [19]),
        .R(1'b0));
  FDRE \axi_0_2_lcssa_reg_148_reg[1] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_57),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [1]),
        .R(1'b0));
  FDRE \axi_0_2_lcssa_reg_148_reg[20] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_38),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [20]),
        .R(1'b0));
  FDRE \axi_0_2_lcssa_reg_148_reg[21] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_37),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [21]),
        .R(1'b0));
  FDRE \axi_0_2_lcssa_reg_148_reg[22] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_36),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [22]),
        .R(1'b0));
  FDRE \axi_0_2_lcssa_reg_148_reg[23] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_35),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [23]),
        .R(1'b0));
  FDRE \axi_0_2_lcssa_reg_148_reg[24] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_34),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [24]),
        .R(1'b0));
  FDRE \axi_0_2_lcssa_reg_148_reg[25] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_33),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [25]),
        .R(1'b0));
  FDRE \axi_0_2_lcssa_reg_148_reg[26] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_32),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [26]),
        .R(1'b0));
  FDRE \axi_0_2_lcssa_reg_148_reg[27] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_31),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [27]),
        .R(1'b0));
  FDRE \axi_0_2_lcssa_reg_148_reg[28] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_30),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [28]),
        .R(1'b0));
  FDRE \axi_0_2_lcssa_reg_148_reg[29] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_29),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [29]),
        .R(1'b0));
  FDRE \axi_0_2_lcssa_reg_148_reg[2] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_56),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [2]),
        .R(1'b0));
  FDRE \axi_0_2_lcssa_reg_148_reg[30] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_28),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [30]),
        .R(1'b0));
  FDRE \axi_0_2_lcssa_reg_148_reg[31] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_27),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [31]),
        .R(1'b0));
  FDRE \axi_0_2_lcssa_reg_148_reg[32] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_26),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [32]),
        .R(1'b0));
  FDRE \axi_0_2_lcssa_reg_148_reg[33] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_25),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [33]),
        .R(1'b0));
  FDRE \axi_0_2_lcssa_reg_148_reg[34] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_24),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [34]),
        .R(1'b0));
  FDRE \axi_0_2_lcssa_reg_148_reg[35] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_23),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [35]),
        .R(1'b0));
  FDRE \axi_0_2_lcssa_reg_148_reg[36] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_22),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [36]),
        .R(1'b0));
  FDRE \axi_0_2_lcssa_reg_148_reg[37] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_21),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [37]),
        .R(1'b0));
  FDRE \axi_0_2_lcssa_reg_148_reg[38] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_20),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [38]),
        .R(1'b0));
  FDRE \axi_0_2_lcssa_reg_148_reg[39] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_19),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [39]),
        .R(1'b0));
  FDRE \axi_0_2_lcssa_reg_148_reg[3] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_55),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [3]),
        .R(1'b0));
  FDRE \axi_0_2_lcssa_reg_148_reg[40] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_18),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [40]),
        .R(1'b0));
  FDRE \axi_0_2_lcssa_reg_148_reg[41] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_17),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [41]),
        .R(1'b0));
  FDRE \axi_0_2_lcssa_reg_148_reg[42] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_16),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [42]),
        .R(1'b0));
  FDRE \axi_0_2_lcssa_reg_148_reg[43] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_15),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [43]),
        .R(1'b0));
  FDRE \axi_0_2_lcssa_reg_148_reg[44] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_14),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [44]),
        .R(1'b0));
  FDRE \axi_0_2_lcssa_reg_148_reg[45] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_13),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [45]),
        .R(1'b0));
  FDRE \axi_0_2_lcssa_reg_148_reg[46] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_12),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [46]),
        .R(1'b0));
  FDRE \axi_0_2_lcssa_reg_148_reg[47] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_11),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [47]),
        .R(1'b0));
  FDRE \axi_0_2_lcssa_reg_148_reg[4] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_54),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [4]),
        .R(1'b0));
  FDRE \axi_0_2_lcssa_reg_148_reg[5] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_53),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [5]),
        .R(1'b0));
  FDRE \axi_0_2_lcssa_reg_148_reg[6] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_52),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [6]),
        .R(1'b0));
  FDRE \axi_0_2_lcssa_reg_148_reg[7] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_51),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [7]),
        .R(1'b0));
  FDRE \axi_0_2_lcssa_reg_148_reg[8] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_50),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [8]),
        .R(1'b0));
  FDRE \axi_0_2_lcssa_reg_148_reg[9] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_49),
        .Q(\axi_0_2_lcssa_reg_148_reg[47]_0 [9]),
        .R(1'b0));
  FDRE \axi_4_2_lcssa_reg_158_reg[0] 
       (.C(ap_clk),
        .CE(\axi_0_2_lcssa_reg_148[47]_i_1_n_5 ),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_10),
        .Q(axi_4_2_lcssa_reg_158),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi_data_V_5_fu_106[47]_i_3 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg_reg_0),
        .I1(s_axis_video_TVALID_int_regslice),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_data_V_out_ap_vld));
  FDRE \axi_data_V_5_fu_106_reg[0] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [0]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [0]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_106_reg[10] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [10]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [10]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_106_reg[11] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [11]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [11]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_106_reg[12] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [12]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [12]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_106_reg[13] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [13]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [13]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_106_reg[14] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [14]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [14]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_106_reg[15] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [15]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [15]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_106_reg[16] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [16]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [16]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_106_reg[17] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [17]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [17]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_106_reg[18] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [18]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [18]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_106_reg[19] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [19]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [19]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_106_reg[1] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [1]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [1]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_106_reg[20] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [20]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [20]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_106_reg[21] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [21]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [21]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_106_reg[22] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [22]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [22]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_106_reg[23] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [23]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [23]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_106_reg[24] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [24]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [24]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_106_reg[25] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [25]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [25]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_106_reg[26] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [26]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [26]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_106_reg[27] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [27]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [27]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_106_reg[28] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [28]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [28]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_106_reg[29] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [29]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [29]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_106_reg[2] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [2]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [2]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_106_reg[30] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [30]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [30]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_106_reg[31] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [31]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [31]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_106_reg[32] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [32]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [32]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_106_reg[33] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [33]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [33]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_106_reg[34] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [34]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [34]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_106_reg[35] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [35]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [35]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_106_reg[36] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [36]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [36]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_106_reg[37] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [37]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [37]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_106_reg[38] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [38]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [38]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_106_reg[39] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [39]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [39]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_106_reg[3] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [3]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [3]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_106_reg[40] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [40]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [40]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_106_reg[41] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [41]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [41]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_106_reg[42] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [42]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [42]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_106_reg[43] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [43]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [43]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_106_reg[44] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [44]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [44]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_106_reg[45] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [45]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [45]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_106_reg[46] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [46]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [46]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_106_reg[47] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [47]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [47]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_106_reg[4] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [4]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [4]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_106_reg[5] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [5]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [5]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_106_reg[6] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [6]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [6]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_106_reg[7] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [7]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [7]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_106_reg[8] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [8]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [8]),
        .R(1'b0));
  FDRE \axi_data_V_5_fu_106_reg[9] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .D(\axi_data_V_5_fu_106_reg[47]_1 [9]),
        .Q(\axi_data_V_5_fu_106_reg[47]_0 [9]),
        .R(1'b0));
  FDRE \axi_last_V_2_reg_138_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_n_9),
        .Q(axi_last_V_2_reg_138),
        .R(1'b0));
  FDRE \axi_last_V_4_loc_fu_86_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_10),
        .Q(axi_last_V_4_loc_fu_86),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h444F4444)) 
    \cmp8460_reg_421[0]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(\cmp8460_reg_421_reg_n_5_[0] ),
        .I2(\cmp8460_reg_421[0]_i_2_n_5 ),
        .I3(\cmp8460_reg_421[0]_i_3_n_5 ),
        .I4(\cmp8460_reg_421[0]_i_4_n_5 ),
        .O(\cmp8460_reg_421[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \cmp8460_reg_421[0]_i_2 
       (.I0(div_cast_reg_412[8]),
        .I1(div_cast_reg_412[3]),
        .I2(ap_CS_fsm_state4),
        .I3(div_cast_reg_412[7]),
        .O(\cmp8460_reg_421[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp8460_reg_421[0]_i_3 
       (.I0(div_cast_reg_412[6]),
        .I1(div_cast_reg_412[2]),
        .I2(div_cast_reg_412[10]),
        .I3(div_cast_reg_412[4]),
        .O(\cmp8460_reg_421[0]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \cmp8460_reg_421[0]_i_4 
       (.I0(div_cast_reg_412[5]),
        .I1(div_cast_reg_412[1]),
        .I2(div_cast_reg_412[9]),
        .I3(div_cast_reg_412[0]),
        .O(\cmp8460_reg_421[0]_i_4_n_5 ));
  FDRE \cmp8460_reg_421_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp8460_reg_421[0]_i_1_n_5 ),
        .Q(\cmp8460_reg_421_reg_n_5_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \div_cast_reg_412[10]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .O(\ap_CS_fsm_reg[1]_0 ));
  FDRE \div_cast_reg_412_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\div_cast_reg_412_reg[10]_0 [0]),
        .Q(div_cast_reg_412[0]),
        .R(1'b0));
  FDRE \div_cast_reg_412_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\div_cast_reg_412_reg[10]_0 [10]),
        .Q(div_cast_reg_412[10]),
        .R(1'b0));
  FDRE \div_cast_reg_412_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\div_cast_reg_412_reg[10]_0 [1]),
        .Q(div_cast_reg_412[1]),
        .R(1'b0));
  FDRE \div_cast_reg_412_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\div_cast_reg_412_reg[10]_0 [2]),
        .Q(div_cast_reg_412[2]),
        .R(1'b0));
  FDRE \div_cast_reg_412_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\div_cast_reg_412_reg[10]_0 [3]),
        .Q(div_cast_reg_412[3]),
        .R(1'b0));
  FDRE \div_cast_reg_412_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\div_cast_reg_412_reg[10]_0 [4]),
        .Q(div_cast_reg_412[4]),
        .R(1'b0));
  FDRE \div_cast_reg_412_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\div_cast_reg_412_reg[10]_0 [5]),
        .Q(div_cast_reg_412[5]),
        .R(1'b0));
  FDRE \div_cast_reg_412_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\div_cast_reg_412_reg[10]_0 [6]),
        .Q(div_cast_reg_412[6]),
        .R(1'b0));
  FDRE \div_cast_reg_412_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\div_cast_reg_412_reg[10]_0 [7]),
        .Q(div_cast_reg_412[7]),
        .R(1'b0));
  FDRE \div_cast_reg_412_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\div_cast_reg_412_reg[10]_0 [8]),
        .Q(div_cast_reg_412[8]),
        .R(1'b0));
  FDRE \div_cast_reg_412_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\div_cast_reg_412_reg[10]_0 [9]),
        .Q(div_cast_reg_412[9]),
        .R(1'b0));
  FDRE \eol_0_lcssa_reg_169_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_107),
        .Q(eol_0_lcssa_reg_169),
        .R(1'b0));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230
       (.D(ap_NS_fsm[9:8]),
        .E(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_5),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state3}),
        .RSTC(RSTC),
        .\ap_CS_fsm_reg[7] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_11),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8]_0 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .axi_4_2_lcssa_reg_158(axi_4_2_lcssa_reg_158),
        .axi_last_V_4_loc_fu_86(axi_last_V_4_loc_fu_86),
        .\axi_last_V_4_reg_97_reg[0]_0 (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_10),
        .eol_0_lcssa_reg_169(eol_0_lcssa_reg_169),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_s_axis_video_TREADY(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_s_axis_video_TREADY),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_data_V_out_ap_vld(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_data_V_out_ap_vld),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_n_11),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_ap_start_reg),
        .R(RSTC));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181
       (.D(ap_NS_fsm[3:2]),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .RSTC(RSTC),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[3] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg_reg_0),
        .ap_clk(ap_clk),
        .ap_done_cache(ap_done_cache),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_done_reg1(ap_done_reg1),
        .axi_last_V_2_reg_138(axi_last_V_2_reg_138),
        .axi_last_V_4_loc_fu_86(axi_last_V_4_loc_fu_86),
        .\axi_last_V_4_loc_fu_86_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_n_9),
        .\axi_last_V_fu_46_reg[0]_0 (\axi_last_V_fu_46_reg[0] ),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_last_V_out(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_last_V_out));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg_reg_1),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg_reg_0),
        .R(RSTC));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201
       (.B_V_data_1_sel_rd_reg(\B_V_data_1_state[1]_i_4_n_5 ),
        .B_V_data_1_sel_rd_reg_0(\ap_CS_fsm_reg[5]_1 [1]),
        .D({grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_11,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_12,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_13,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_14,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_15,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_16,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_17,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_18,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_19,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_20,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_21,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_22,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_23,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_24,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_25,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_26,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_27,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_28,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_29,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_30,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_31,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_32,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_33,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_34,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_35,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_36,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_37,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_38,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_39,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_40,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_41,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_42,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_43,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_44,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_45,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_46,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_47,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_48,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_49,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_50,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_51,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_52,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_53,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_54,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_55,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_56,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_57,grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_58}),
        .E(E),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state7,ap_CS_fsm_state6}),
        .RSTC(RSTC),
        .\ap_CS_fsm_reg[5] (shiftReg_ce),
        .\ap_CS_fsm_reg[5]_0 (\ap_CS_fsm_reg[5]_0 ),
        .ap_NS_fsm13_out(ap_NS_fsm13_out),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\axi_0_2_lcssa_reg_148_reg[47] (\axi_data_V_5_fu_106_reg[47]_0 ),
        .\axi_data_V_fu_108_reg[47]_0 (\axi_data_V_fu_108_reg[47] ),
        .\axi_data_V_fu_108_reg[47]_1 (\axi_data_V_fu_108_reg[47]_0 ),
        .axi_last_V_2_reg_138(axi_last_V_2_reg_138),
        .\axi_last_V_2_reg_138_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_10),
        .\axi_last_V_fu_112_reg[0]_0 (\axi_last_V_fu_112_reg[0] ),
        .eol_0_lcssa_reg_169(eol_0_lcssa_reg_169),
        .\eol_0_lcssa_reg_169_reg[0] (grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_107),
        .\eol_0_lcssa_reg_169_reg[0]_0 (\cmp8460_reg_421_reg_n_5_[0] ),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_s_axis_video_TREADY(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_s_axis_video_TREADY),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg0),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_0),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_0(ap_NS_fsm[6:5]),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_111),
        .in(in),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_empty_n_reg(internal_empty_n_reg),
        .\j_fu_104[10]_i_4 (div_cast_reg_412),
        .p_0_0_0_0_0242373_lcssa386_fu_2100(p_0_0_0_0_0242373_lcssa386_fu_2100),
        .\p_0_3_0_0_0248379_lcssa395_fu_222_reg[0] (\p_0_3_0_0_0248379_lcssa395_fu_222_reg[0] ),
        .\p_0_3_0_0_0248379_lcssa395_fu_222_reg[0]_0 (\p_0_3_0_0_0248379_lcssa395_fu_222_reg[0]_0 ),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice),
        .sof_fu_110(sof_fu_110),
        .srcYUV_empty_n(srcYUV_empty_n),
        .srcYUV_full_n(srcYUV_full_n));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_n_111),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg),
        .R(RSTC));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'hFF33FF02)) 
    grp_v_tpgHlsDataFlow_fu_331_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[5]_1 [1]),
        .I1(grp_v_tpgHlsDataFlow_fu_331_ap_ready),
        .I2(\ap_CS_fsm_reg[5]_2 ),
        .I3(\ap_CS_fsm_reg[5]_1 [0]),
        .I4(grp_v_tpgHlsDataFlow_fu_331_ap_start_reg),
        .O(\ap_CS_fsm_reg[4]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i_4_fu_330_p2_carry
       (.CI(i_fu_102[0]),
        .CI_TOP(1'b0),
        .CO({i_4_fu_330_p2_carry_n_5,i_4_fu_330_p2_carry_n_6,i_4_fu_330_p2_carry_n_7,i_4_fu_330_p2_carry_n_8,i_4_fu_330_p2_carry_n_9,i_4_fu_330_p2_carry_n_10,i_4_fu_330_p2_carry_n_11,i_4_fu_330_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(i_4_fu_330_p2[8:1]),
        .S(i_fu_102[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i_4_fu_330_p2_carry__0
       (.CI(i_4_fu_330_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_i_4_fu_330_p2_carry__0_CO_UNCONNECTED[7:2],i_4_fu_330_p2_carry__0_n_11,i_4_fu_330_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i_4_fu_330_p2_carry__0_O_UNCONNECTED[7:3],i_4_fu_330_p2[11:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,i_fu_102[11:9]}));
  LUT1 #(
    .INIT(2'h1)) 
    \i_4_reg_441[0]_i_1 
       (.I0(i_fu_102[0]),
        .O(i_4_fu_330_p2[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \i_4_reg_441[11]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(\ap_CS_fsm_reg[2]_0 ),
        .O(i_4_reg_4410));
  FDRE \i_4_reg_441_reg[0] 
       (.C(ap_clk),
        .CE(i_4_reg_4410),
        .D(i_4_fu_330_p2[0]),
        .Q(i_4_reg_441[0]),
        .R(1'b0));
  FDRE \i_4_reg_441_reg[10] 
       (.C(ap_clk),
        .CE(i_4_reg_4410),
        .D(i_4_fu_330_p2[10]),
        .Q(i_4_reg_441[10]),
        .R(1'b0));
  FDRE \i_4_reg_441_reg[11] 
       (.C(ap_clk),
        .CE(i_4_reg_4410),
        .D(i_4_fu_330_p2[11]),
        .Q(i_4_reg_441[11]),
        .R(1'b0));
  FDRE \i_4_reg_441_reg[1] 
       (.C(ap_clk),
        .CE(i_4_reg_4410),
        .D(i_4_fu_330_p2[1]),
        .Q(i_4_reg_441[1]),
        .R(1'b0));
  FDRE \i_4_reg_441_reg[2] 
       (.C(ap_clk),
        .CE(i_4_reg_4410),
        .D(i_4_fu_330_p2[2]),
        .Q(i_4_reg_441[2]),
        .R(1'b0));
  FDRE \i_4_reg_441_reg[3] 
       (.C(ap_clk),
        .CE(i_4_reg_4410),
        .D(i_4_fu_330_p2[3]),
        .Q(i_4_reg_441[3]),
        .R(1'b0));
  FDRE \i_4_reg_441_reg[4] 
       (.C(ap_clk),
        .CE(i_4_reg_4410),
        .D(i_4_fu_330_p2[4]),
        .Q(i_4_reg_441[4]),
        .R(1'b0));
  FDRE \i_4_reg_441_reg[5] 
       (.C(ap_clk),
        .CE(i_4_reg_4410),
        .D(i_4_fu_330_p2[5]),
        .Q(i_4_reg_441[5]),
        .R(1'b0));
  FDRE \i_4_reg_441_reg[6] 
       (.C(ap_clk),
        .CE(i_4_reg_4410),
        .D(i_4_fu_330_p2[6]),
        .Q(i_4_reg_441[6]),
        .R(1'b0));
  FDRE \i_4_reg_441_reg[7] 
       (.C(ap_clk),
        .CE(i_4_reg_4410),
        .D(i_4_fu_330_p2[7]),
        .Q(i_4_reg_441[7]),
        .R(1'b0));
  FDRE \i_4_reg_441_reg[8] 
       (.C(ap_clk),
        .CE(i_4_reg_4410),
        .D(i_4_fu_330_p2[8]),
        .Q(i_4_reg_441[8]),
        .R(1'b0));
  FDRE \i_4_reg_441_reg[9] 
       (.C(ap_clk),
        .CE(i_4_reg_4410),
        .D(i_4_fu_330_p2[9]),
        .Q(i_4_reg_441[9]),
        .R(1'b0));
  FDRE \i_fu_102_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_4_reg_441[0]),
        .Q(i_fu_102[0]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \i_fu_102_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_4_reg_441[10]),
        .Q(i_fu_102[10]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \i_fu_102_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_4_reg_441[11]),
        .Q(i_fu_102[11]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \i_fu_102_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_4_reg_441[1]),
        .Q(i_fu_102[1]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \i_fu_102_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_4_reg_441[2]),
        .Q(i_fu_102[2]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \i_fu_102_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_4_reg_441[3]),
        .Q(i_fu_102[3]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \i_fu_102_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_4_reg_441[4]),
        .Q(i_fu_102[4]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \i_fu_102_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_4_reg_441[5]),
        .Q(i_fu_102[5]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \i_fu_102_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_4_reg_441[6]),
        .Q(i_fu_102[6]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \i_fu_102_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_4_reg_441[7]),
        .Q(i_fu_102[7]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \i_fu_102_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_4_reg_441[8]),
        .Q(i_fu_102[8]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \i_fu_102_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_4_reg_441[9]),
        .Q(i_fu_102[9]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h8AFF8A8A)) 
    \sof_fu_110[0]_i_1 
       (.I0(sof_fu_110),
        .I1(\cmp8460_reg_421_reg_n_5_[0] ),
        .I2(ap_CS_fsm_state7),
        .I3(\ap_CS_fsm_reg[2]_0 ),
        .I4(ap_CS_fsm_state2),
        .O(\sof_fu_110[0]_i_1_n_5 ));
  FDRE \sof_fu_110_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_fu_110[0]_i_1_n_5 ),
        .Q(sof_fu_110),
        .R(1'b0));
  FDRE \trunc_ln782_reg_382_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln782_reg_382_reg[11]_0 [0]),
        .Q(trunc_ln782_reg_382[0]),
        .R(1'b0));
  FDRE \trunc_ln782_reg_382_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln782_reg_382_reg[11]_0 [10]),
        .Q(trunc_ln782_reg_382[10]),
        .R(1'b0));
  FDRE \trunc_ln782_reg_382_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln782_reg_382_reg[11]_0 [11]),
        .Q(trunc_ln782_reg_382[11]),
        .R(1'b0));
  FDRE \trunc_ln782_reg_382_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln782_reg_382_reg[11]_0 [1]),
        .Q(trunc_ln782_reg_382[1]),
        .R(1'b0));
  FDRE \trunc_ln782_reg_382_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln782_reg_382_reg[11]_0 [2]),
        .Q(trunc_ln782_reg_382[2]),
        .R(1'b0));
  FDRE \trunc_ln782_reg_382_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln782_reg_382_reg[11]_0 [3]),
        .Q(trunc_ln782_reg_382[3]),
        .R(1'b0));
  FDRE \trunc_ln782_reg_382_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln782_reg_382_reg[11]_0 [4]),
        .Q(trunc_ln782_reg_382[4]),
        .R(1'b0));
  FDRE \trunc_ln782_reg_382_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln782_reg_382_reg[11]_0 [5]),
        .Q(trunc_ln782_reg_382[5]),
        .R(1'b0));
  FDRE \trunc_ln782_reg_382_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln782_reg_382_reg[11]_0 [6]),
        .Q(trunc_ln782_reg_382[6]),
        .R(1'b0));
  FDRE \trunc_ln782_reg_382_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln782_reg_382_reg[11]_0 [7]),
        .Q(trunc_ln782_reg_382[7]),
        .R(1'b0));
  FDRE \trunc_ln782_reg_382_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln782_reg_382_reg[11]_0 [8]),
        .Q(trunc_ln782_reg_382[8]),
        .R(1'b0));
  FDRE \trunc_ln782_reg_382_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\trunc_ln782_reg_382_reg[11]_0 [9]),
        .Q(trunc_ln782_reg_382[9]),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol
   (E,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_s_axis_video_TREADY,
    D,
    \ap_CS_fsm_reg[8] ,
    \axi_last_V_4_reg_97_reg[0]_0 ,
    \ap_CS_fsm_reg[7] ,
    RSTC,
    ap_clk,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_data_V_out_ap_vld,
    Q,
    ap_rst_n,
    s_axis_video_TVALID_int_regslice,
    eol_0_lcssa_reg_169,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_ap_start_reg,
    s_axis_video_TLAST_int_regslice,
    axi_4_2_lcssa_reg_158,
    axi_last_V_4_loc_fu_86);
  output [0:0]E;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_s_axis_video_TREADY;
  output [1:0]D;
  output \ap_CS_fsm_reg[8] ;
  output \axi_last_V_4_reg_97_reg[0]_0 ;
  output \ap_CS_fsm_reg[7] ;
  input RSTC;
  input ap_clk;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_data_V_out_ap_vld;
  input [2:0]Q;
  input ap_rst_n;
  input s_axis_video_TVALID_int_regslice;
  input eol_0_lcssa_reg_169;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_ap_start_reg;
  input s_axis_video_TLAST_int_regslice;
  input axi_4_2_lcssa_reg_158;
  input axi_last_V_4_loc_fu_86;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire RSTC;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_rst_n;
  wire axi_4_2_lcssa_reg_158;
  wire axi_last_V_4_loc_fu_86;
  wire \axi_last_V_4_reg_97_reg[0]_0 ;
  wire eol_0_lcssa_reg_169;
  wire eol_1_reg_108;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_data_V_out_ap_vld;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TVALID_int_regslice;

  FDRE \axi_last_V_4_reg_97_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q(eol_1_reg_108),
        .R(1'b0));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init_30 flow_control_loop_pipe_sequential_init_U
       (.\B_V_data_1_state_reg[0] (flow_control_loop_pipe_sequential_init_U_n_10),
        .D(D),
        .E(E),
        .Q(Q),
        .RSTC(RSTC),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .axi_4_2_lcssa_reg_158(axi_4_2_lcssa_reg_158),
        .axi_last_V_4_loc_fu_86(axi_last_V_4_loc_fu_86),
        .\axi_last_V_4_reg_97_reg[0] (\axi_last_V_4_reg_97_reg[0]_0 ),
        .eol_0_lcssa_reg_169(eol_0_lcssa_reg_169),
        .eol_1_reg_108(eol_1_reg_108),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_s_axis_video_TREADY(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_s_axis_video_TREADY),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_data_V_out_ap_vld(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_data_V_out_ap_vld),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start
   (ap_done_cache,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_last_V_out,
    D,
    \axi_last_V_4_loc_fu_86_reg[0] ,
    RSTC,
    ap_done_cache_reg,
    ap_clk,
    \axi_last_V_fu_46_reg[0]_0 ,
    \ap_CS_fsm_reg[2] ,
    Q,
    ap_done_reg1,
    \ap_CS_fsm_reg[3] ,
    axi_last_V_4_loc_fu_86,
    axi_last_V_2_reg_138);
  output ap_done_cache;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_last_V_out;
  output [1:0]D;
  output \axi_last_V_4_loc_fu_86_reg[0] ;
  input RSTC;
  input ap_done_cache_reg;
  input ap_clk;
  input \axi_last_V_fu_46_reg[0]_0 ;
  input \ap_CS_fsm_reg[2] ;
  input [3:0]Q;
  input ap_done_reg1;
  input \ap_CS_fsm_reg[3] ;
  input axi_last_V_4_loc_fu_86;
  input axi_last_V_2_reg_138;

  wire [1:0]D;
  wire [3:0]Q;
  wire RSTC;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg;
  wire ap_done_reg1;
  wire axi_last_V_2_reg_138;
  wire axi_last_V_4_loc_fu_86;
  wire \axi_last_V_4_loc_fu_86_reg[0] ;
  wire \axi_last_V_fu_46_reg[0]_0 ;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_last_V_out;

  LUT5 #(
    .INIT(32'hAACFAAC0)) 
    \axi_last_V_2_reg_138[0]_i_1 
       (.I0(axi_last_V_4_loc_fu_86),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_last_V_out),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(axi_last_V_2_reg_138),
        .O(\axi_last_V_4_loc_fu_86_reg[0] ));
  FDRE \axi_last_V_fu_46_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\axi_last_V_fu_46_reg[0]_0 ),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_last_V_out),
        .R(1'b0));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init_29 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q[1:0]),
        .RSTC(RSTC),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .ap_clk(ap_clk),
        .ap_done_cache(ap_done_cache),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_done_reg1(ap_done_reg1));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width
   (internal_empty_n_reg,
    \ap_CS_fsm_reg[5] ,
    internal_empty_n4_out,
    E,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg,
    \axi_last_V_2_reg_138_reg[0] ,
    D,
    \axi_data_V_fu_108_reg[47]_0 ,
    \eol_0_lcssa_reg_169_reg[0] ,
    \ap_CS_fsm_reg[5]_0 ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_0,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_1,
    in,
    \axi_last_V_fu_112_reg[0]_0 ,
    ap_clk,
    RSTC,
    p_0_0_0_0_0242373_lcssa386_fu_2100,
    srcYUV_empty_n,
    Q,
    s_axis_video_TVALID_int_regslice,
    srcYUV_full_n,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg,
    sof_fu_110,
    \j_fu_104[10]_i_4 ,
    axi_last_V_2_reg_138,
    ap_NS_fsm13_out,
    \axi_0_2_lcssa_reg_148_reg[47] ,
    eol_0_lcssa_reg_169,
    \eol_0_lcssa_reg_169_reg[0]_0 ,
    B_V_data_1_sel_rd_reg,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_s_axis_video_TREADY,
    B_V_data_1_sel_rd_reg_0,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg0,
    ap_rst_n,
    \p_0_3_0_0_0248379_lcssa395_fu_222_reg[0] ,
    \p_0_3_0_0_0248379_lcssa395_fu_222_reg[0]_0 ,
    \axi_data_V_fu_108_reg[47]_1 );
  output internal_empty_n_reg;
  output \ap_CS_fsm_reg[5] ;
  output internal_empty_n4_out;
  output [0:0]E;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg;
  output \axi_last_V_2_reg_138_reg[0] ;
  output [47:0]D;
  output [47:0]\axi_data_V_fu_108_reg[47]_0 ;
  output \eol_0_lcssa_reg_169_reg[0] ;
  output \ap_CS_fsm_reg[5]_0 ;
  output [1:0]grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_0;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_1;
  output [7:0]in;
  input \axi_last_V_fu_112_reg[0]_0 ;
  input ap_clk;
  input RSTC;
  input p_0_0_0_0_0242373_lcssa386_fu_2100;
  input srcYUV_empty_n;
  input [2:0]Q;
  input s_axis_video_TVALID_int_regslice;
  input srcYUV_full_n;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg;
  input sof_fu_110;
  input [10:0]\j_fu_104[10]_i_4 ;
  input axi_last_V_2_reg_138;
  input ap_NS_fsm13_out;
  input [47:0]\axi_0_2_lcssa_reg_148_reg[47] ;
  input eol_0_lcssa_reg_169;
  input \eol_0_lcssa_reg_169_reg[0]_0 ;
  input B_V_data_1_sel_rd_reg;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_s_axis_video_TREADY;
  input [0:0]B_V_data_1_sel_rd_reg_0;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg0;
  input ap_rst_n;
  input \p_0_3_0_0_0248379_lcssa395_fu_222_reg[0] ;
  input [0:0]\p_0_3_0_0_0248379_lcssa395_fu_222_reg[0]_0 ;
  input [47:0]\axi_data_V_fu_108_reg[47]_1 ;

  wire B_V_data_1_sel_rd_reg;
  wire [0:0]B_V_data_1_sel_rd_reg_0;
  wire [47:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire RSTC;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire ap_NS_fsm13_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire [47:0]\axi_0_2_lcssa_reg_148_reg[47] ;
  wire [47:0]\axi_data_V_fu_108_reg[47]_0 ;
  wire [47:0]\axi_data_V_fu_108_reg[47]_1 ;
  wire axi_last_V_2_reg_138;
  wire \axi_last_V_2_reg_138_reg[0] ;
  wire axi_last_V_fu_1124_out;
  wire \axi_last_V_fu_112_reg[0]_0 ;
  wire \axi_last_V_fu_112_reg_n_5_[0] ;
  wire eol_0_lcssa_reg_169;
  wire \eol_0_lcssa_reg_169_reg[0] ;
  wire \eol_0_lcssa_reg_169_reg[0]_0 ;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg0;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg;
  wire [1:0]grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_0;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_1;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_eol_out;
  wire \icmp_ln805_reg_455_reg_n_5_[0] ;
  wire [7:0]in;
  wire internal_empty_n4_out;
  wire internal_empty_n_reg;
  wire [10:0]j_4_fu_237_p2;
  wire j_fu_104;
  wire [10:0]\j_fu_104[10]_i_4 ;
  wire \j_fu_104[10]_i_7_n_5 ;
  wire \j_fu_104_reg_n_5_[0] ;
  wire \j_fu_104_reg_n_5_[10] ;
  wire \j_fu_104_reg_n_5_[1] ;
  wire \j_fu_104_reg_n_5_[2] ;
  wire \j_fu_104_reg_n_5_[3] ;
  wire \j_fu_104_reg_n_5_[4] ;
  wire \j_fu_104_reg_n_5_[5] ;
  wire \j_fu_104_reg_n_5_[6] ;
  wire \j_fu_104_reg_n_5_[7] ;
  wire \j_fu_104_reg_n_5_[8] ;
  wire \j_fu_104_reg_n_5_[9] ;
  wire p_0_0_0_0_0242373_lcssa386_fu_2100;
  wire \p_0_3_0_0_0248379_lcssa395_fu_222_reg[0] ;
  wire [0:0]\p_0_3_0_0_0248379_lcssa395_fu_222_reg[0]_0 ;
  wire s_axis_video_TVALID_int_regslice;
  wire sof_fu_110;
  wire srcYUV_empty_n;
  wire srcYUV_full_n;

  LUT5 #(
    .INIT(32'hFD75A820)) 
    \SRL_SIG_reg[15][24]_srl16_i_1 
       (.I0(\p_0_3_0_0_0248379_lcssa395_fu_222_reg[0] ),
        .I1(\p_0_3_0_0_0248379_lcssa395_fu_222_reg[0]_0 ),
        .I2(\axi_data_V_fu_108_reg[47]_0 [40]),
        .I3(\axi_data_V_fu_108_reg[47]_0 [24]),
        .I4(\axi_data_V_fu_108_reg[47]_0 [16]),
        .O(in[0]));
  LUT5 #(
    .INIT(32'hFD75A820)) 
    \SRL_SIG_reg[15][25]_srl16_i_1 
       (.I0(\p_0_3_0_0_0248379_lcssa395_fu_222_reg[0] ),
        .I1(\p_0_3_0_0_0248379_lcssa395_fu_222_reg[0]_0 ),
        .I2(\axi_data_V_fu_108_reg[47]_0 [41]),
        .I3(\axi_data_V_fu_108_reg[47]_0 [25]),
        .I4(\axi_data_V_fu_108_reg[47]_0 [17]),
        .O(in[1]));
  LUT5 #(
    .INIT(32'hFD75A820)) 
    \SRL_SIG_reg[15][26]_srl16_i_1 
       (.I0(\p_0_3_0_0_0248379_lcssa395_fu_222_reg[0] ),
        .I1(\p_0_3_0_0_0248379_lcssa395_fu_222_reg[0]_0 ),
        .I2(\axi_data_V_fu_108_reg[47]_0 [42]),
        .I3(\axi_data_V_fu_108_reg[47]_0 [26]),
        .I4(\axi_data_V_fu_108_reg[47]_0 [18]),
        .O(in[2]));
  LUT5 #(
    .INIT(32'hFD75A820)) 
    \SRL_SIG_reg[15][27]_srl16_i_1 
       (.I0(\p_0_3_0_0_0248379_lcssa395_fu_222_reg[0] ),
        .I1(\p_0_3_0_0_0248379_lcssa395_fu_222_reg[0]_0 ),
        .I2(\axi_data_V_fu_108_reg[47]_0 [43]),
        .I3(\axi_data_V_fu_108_reg[47]_0 [27]),
        .I4(\axi_data_V_fu_108_reg[47]_0 [19]),
        .O(in[3]));
  LUT5 #(
    .INIT(32'hFD75A820)) 
    \SRL_SIG_reg[15][28]_srl16_i_1 
       (.I0(\p_0_3_0_0_0248379_lcssa395_fu_222_reg[0] ),
        .I1(\p_0_3_0_0_0248379_lcssa395_fu_222_reg[0]_0 ),
        .I2(\axi_data_V_fu_108_reg[47]_0 [44]),
        .I3(\axi_data_V_fu_108_reg[47]_0 [28]),
        .I4(\axi_data_V_fu_108_reg[47]_0 [20]),
        .O(in[4]));
  LUT5 #(
    .INIT(32'hFD75A820)) 
    \SRL_SIG_reg[15][29]_srl16_i_1 
       (.I0(\p_0_3_0_0_0248379_lcssa395_fu_222_reg[0] ),
        .I1(\p_0_3_0_0_0248379_lcssa395_fu_222_reg[0]_0 ),
        .I2(\axi_data_V_fu_108_reg[47]_0 [45]),
        .I3(\axi_data_V_fu_108_reg[47]_0 [29]),
        .I4(\axi_data_V_fu_108_reg[47]_0 [21]),
        .O(in[5]));
  LUT5 #(
    .INIT(32'hFD75A820)) 
    \SRL_SIG_reg[15][30]_srl16_i_1 
       (.I0(\p_0_3_0_0_0248379_lcssa395_fu_222_reg[0] ),
        .I1(\p_0_3_0_0_0248379_lcssa395_fu_222_reg[0]_0 ),
        .I2(\axi_data_V_fu_108_reg[47]_0 [46]),
        .I3(\axi_data_V_fu_108_reg[47]_0 [30]),
        .I4(\axi_data_V_fu_108_reg[47]_0 [22]),
        .O(in[6]));
  LUT5 #(
    .INIT(32'hFD75A820)) 
    \SRL_SIG_reg[15][31]_srl16_i_1 
       (.I0(\p_0_3_0_0_0248379_lcssa395_fu_222_reg[0] ),
        .I1(\p_0_3_0_0_0248379_lcssa395_fu_222_reg[0]_0 ),
        .I2(\axi_data_V_fu_108_reg[47]_0 [47]),
        .I3(\axi_data_V_fu_108_reg[47]_0 [31]),
        .I4(\axi_data_V_fu_108_reg[47]_0 [23]),
        .O(in[7]));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[0]_i_1 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [0]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[10]_i_1 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [10]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[11]_i_1 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [11]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[12]_i_1 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [12]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[13]_i_1 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [13]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[14]_i_1 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [14]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[15]_i_1 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [15]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[16]_i_1 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [16]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [16]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[17]_i_1 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [17]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[18]_i_1 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [18]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [18]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[19]_i_1 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [19]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[1]_i_1 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [1]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[20]_i_1 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [20]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [20]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[21]_i_1 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [21]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[22]_i_1 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [22]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [22]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[23]_i_1 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [23]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [23]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[24]_i_1 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [24]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [24]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[25]_i_1 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [25]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [25]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[26]_i_1 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [26]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [26]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[27]_i_1 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [27]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [27]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[28]_i_1 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [28]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [28]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[29]_i_1 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [29]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [29]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[2]_i_1 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [2]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[30]_i_1 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [30]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [30]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[31]_i_1 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [31]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [31]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[32]_i_1 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [32]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [32]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[33]_i_1 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [33]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [33]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[34]_i_1 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [34]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [34]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[35]_i_1 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [35]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [35]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[36]_i_1 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [36]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [36]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[37]_i_1 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [37]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [37]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[38]_i_1 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [38]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [38]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[39]_i_1 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [39]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [39]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[3]_i_1 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [3]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[40]_i_1 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [40]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [40]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[41]_i_1 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [41]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [41]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[42]_i_1 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [42]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [42]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[43]_i_1 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [43]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [43]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[44]_i_1 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [44]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [44]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[45]_i_1 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [45]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [45]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[46]_i_1 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [46]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [46]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[47]_i_2 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [47]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [47]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[4]_i_1 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [4]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[5]_i_1 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [5]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[6]_i_1 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [6]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[7]_i_1 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [7]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[8]_i_1 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [8]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_0_2_lcssa_reg_148[9]_i_1 
       (.I0(\axi_0_2_lcssa_reg_148_reg[47] [9]),
        .I1(ap_NS_fsm13_out),
        .I2(\axi_data_V_fu_108_reg[47]_0 [9]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_4_2_lcssa_reg_158[0]_i_1 
       (.I0(axi_last_V_2_reg_138),
        .I1(ap_NS_fsm13_out),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_eol_out),
        .O(\axi_last_V_2_reg_138_reg[0] ));
  FDRE \axi_data_V_fu_108_reg[0] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [0]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [0]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[10] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [10]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [10]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[11] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [11]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [11]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[12] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [12]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [12]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[13] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [13]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [13]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[14] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [14]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [14]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[15] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [15]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [15]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[16] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [16]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [16]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[17] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [17]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [17]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[18] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [18]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [18]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[19] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [19]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [19]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[1] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [1]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [1]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[20] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [20]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [20]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[21] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [21]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [21]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[22] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [22]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [22]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[23] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [23]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [23]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[24] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [24]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [24]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[25] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [25]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [25]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[26] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [26]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [26]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[27] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [27]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [27]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[28] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [28]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [28]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[29] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [29]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [29]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[2] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [2]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [2]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[30] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [30]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [30]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[31] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [31]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [31]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[32] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [32]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [32]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[33] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [33]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [33]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[34] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [34]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [34]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[35] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [35]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [35]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[36] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [36]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [36]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[37] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [37]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [37]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[38] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [38]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [38]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[39] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [39]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [39]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[3] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [3]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [3]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[40] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [40]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [40]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[41] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [41]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [41]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[42] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [42]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [42]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[43] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [43]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [43]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[44] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [44]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [44]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[45] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [45]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [45]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[46] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [46]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [46]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[47] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [47]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [47]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[4] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [4]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [4]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[5] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [5]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [5]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[6] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [6]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [6]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[7] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [7]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [7]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[8] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [8]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [8]),
        .R(1'b0));
  FDRE \axi_data_V_fu_108_reg[9] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_data_V_fu_108_reg[47]_1 [9]),
        .Q(\axi_data_V_fu_108_reg[47]_0 [9]),
        .R(1'b0));
  FDRE \axi_last_V_fu_112_reg[0] 
       (.C(ap_clk),
        .CE(axi_last_V_fu_1124_out),
        .D(\axi_last_V_fu_112_reg[0]_0 ),
        .Q(\axi_last_V_fu_112_reg_n_5_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000BA8A)) 
    \eol_0_lcssa_reg_169[0]_i_1 
       (.I0(eol_0_lcssa_reg_169),
        .I1(\eol_0_lcssa_reg_169_reg[0]_0 ),
        .I2(Q[1]),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_eol_out),
        .I4(ap_NS_fsm13_out),
        .O(\eol_0_lcssa_reg_169_reg[0] ));
  FDRE \eol_reg_191_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_eol_out),
        .R(1'b0));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init_28 flow_control_loop_pipe_sequential_init_U
       (.B_V_data_1_sel_rd_reg(B_V_data_1_sel_rd_reg),
        .B_V_data_1_sel_rd_reg_0(B_V_data_1_sel_rd_reg_0),
        .D(j_4_fu_237_p2),
        .E(E),
        .Q({Q[2],Q[0]}),
        .RSTC(RSTC),
        .SR(flow_control_loop_pipe_sequential_init_U_n_28),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .\ap_CS_fsm_reg[5]_0 (\ap_CS_fsm_reg[5]_0 ),
        .ap_NS_fsm13_out(ap_NS_fsm13_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .\axi_last_V_fu_112_reg[0] (flow_control_loop_pipe_sequential_init_U_n_5),
        .\eol_reg_191_reg[0] (\axi_last_V_fu_112_reg_n_5_[0] ),
        .\eol_reg_191_reg[0]_0 (\icmp_ln805_reg_455_reg_n_5_[0] ),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_s_axis_video_TREADY(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_s_axis_video_TREADY),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg0),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_0(axi_last_V_fu_1124_out),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_1(j_fu_104),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_0),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_3(flow_control_loop_pipe_sequential_init_U_n_29),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_1),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_eol_out(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_eol_out),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_full_n_reg(flow_control_loop_pipe_sequential_init_U_n_24),
        .\j_fu_104[10]_i_4_0 (\j_fu_104[10]_i_4 ),
        .\j_fu_104_reg[0] (\j_fu_104[10]_i_7_n_5 ),
        .\j_fu_104_reg[10] ({\j_fu_104_reg_n_5_[10] ,\j_fu_104_reg_n_5_[9] ,\j_fu_104_reg_n_5_[8] ,\j_fu_104_reg_n_5_[7] ,\j_fu_104_reg_n_5_[6] ,\j_fu_104_reg_n_5_[5] ,\j_fu_104_reg_n_5_[4] ,\j_fu_104_reg_n_5_[3] ,\j_fu_104_reg_n_5_[2] ,\j_fu_104_reg_n_5_[1] ,\j_fu_104_reg_n_5_[0] }),
        .p_0_0_0_0_0242373_lcssa386_fu_2100(p_0_0_0_0_0242373_lcssa386_fu_2100),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice),
        .sof_fu_110(sof_fu_110),
        .srcYUV_empty_n(srcYUV_empty_n),
        .srcYUV_full_n(srcYUV_full_n));
  FDRE \icmp_ln805_reg_455_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(\icmp_ln805_reg_455_reg_n_5_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_104[10]_i_7 
       (.I0(\icmp_ln805_reg_455_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .O(\j_fu_104[10]_i_7_n_5 ));
  FDRE \j_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_104),
        .D(j_4_fu_237_p2[0]),
        .Q(\j_fu_104_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_28));
  FDRE \j_fu_104_reg[10] 
       (.C(ap_clk),
        .CE(j_fu_104),
        .D(j_4_fu_237_p2[10]),
        .Q(\j_fu_104_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_28));
  FDRE \j_fu_104_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_104),
        .D(j_4_fu_237_p2[1]),
        .Q(\j_fu_104_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_28));
  FDRE \j_fu_104_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_104),
        .D(j_4_fu_237_p2[2]),
        .Q(\j_fu_104_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_28));
  FDRE \j_fu_104_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_104),
        .D(j_4_fu_237_p2[3]),
        .Q(\j_fu_104_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_28));
  FDRE \j_fu_104_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_104),
        .D(j_4_fu_237_p2[4]),
        .Q(\j_fu_104_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_28));
  FDRE \j_fu_104_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_104),
        .D(j_4_fu_237_p2[5]),
        .Q(\j_fu_104_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_28));
  FDRE \j_fu_104_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_104),
        .D(j_4_fu_237_p2[6]),
        .Q(\j_fu_104_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_28));
  FDRE \j_fu_104_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_104),
        .D(j_4_fu_237_p2[7]),
        .Q(\j_fu_104_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_28));
  FDRE \j_fu_104_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_104),
        .D(j_4_fu_237_p2[8]),
        .Q(\j_fu_104_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_28));
  FDRE \j_fu_104_reg[9] 
       (.C(ap_clk),
        .CE(j_fu_104),
        .D(j_4_fu_237_p2[9]),
        .Q(\j_fu_104_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_28));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_CTRL_s_axi
   (RSTC,
    CO,
    \int_height_reg[15]_0 ,
    icmp_ln1428_fu_264_p2,
    Q,
    grp_reg_ap_uint_10_s_fu_176_d,
    \int_width_reg[4]_0 ,
    \xCount_V_6_reg[7] ,
    \ap_return_int_reg_reg[7] ,
    \ap_return_int_reg_reg[6] ,
    \int_width_reg[10]_0 ,
    \xCount_V_6_reg[3] ,
    \ap_return_int_reg_reg[3] ,
    \ap_return_int_reg_reg[2] ,
    \xCount_V_7_reg[3] ,
    \int_height_reg[15]_1 ,
    \yCount_V_2_reg[5] ,
    \yCount_V_2_reg[8] ,
    \int_height_reg[13]_0 ,
    \int_width_reg[12]_0 ,
    \int_width_reg[13]_0 ,
    \int_width_reg[13]_1 ,
    \xCount_V_1_reg[8] ,
    \xCount_V_2_reg[8] ,
    \xCount_V_1_reg[7] ,
    \yCount_V_3_reg[7] ,
    \int_height_reg[5]_0 ,
    \xCount_V_2_reg[7] ,
    \int_width_reg[13]_2 ,
    \int_width_reg[13]_3 ,
    \xCount_V_reg[8] ,
    \xCount_V_3_reg[8] ,
    \xCount_V_reg[7] ,
    \yCount_V_reg[7] ,
    \int_height_reg[5]_1 ,
    \xCount_V_3_reg[7] ,
    \q0_reg[2] ,
    cmp106_fu_386_p2,
    \q1_reg[2] ,
    \int_bckgndId_reg[1]_0 ,
    D,
    \q0_reg[6] ,
    \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0] ,
    \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_0 ,
    \int_bckgndId_reg[1]_1 ,
    \int_bckgndId_reg[1]_2 ,
    \int_bckgndId_reg[1]_3 ,
    \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_1 ,
    \int_bckgndId_reg[0]_0 ,
    \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_2 ,
    \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[7]__0 ,
    \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_3 ,
    \int_bckgndId_reg[0]_1 ,
    \rSerie_V_reg[21] ,
    \int_bckgndId_reg[1]_4 ,
    \q1_reg[7] ,
    \int_bckgndId_reg[1]_5 ,
    \rSerie_V_reg[24] ,
    \ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[4] ,
    \ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[6] ,
    \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_4 ,
    \int_bckgndId_reg[0]_2 ,
    \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_5 ,
    \q0_reg[6]_0 ,
    \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_6 ,
    \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_7 ,
    \q0_reg[5] ,
    \q1_reg[6] ,
    \int_bckgndId_reg[0]_3 ,
    \int_bckgndId_reg[1]_6 ,
    ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_loc_1_out_o_ap_vld,
    \int_bckgndId_reg[0]_4 ,
    \int_bckgndId_reg[0]_5 ,
    ap_enable_reg_pp0_iter13_reg,
    \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_8 ,
    \int_bckgndId_reg[1]_7 ,
    \int_bckgndId_reg[2]_0 ,
    \int_bckgndId_reg[1]_8 ,
    \int_bckgndId_reg[2]_1 ,
    \rampStart_load_reg_1167_reg[4] ,
    \int_bckgndId_reg[2]_2 ,
    \rampStart_load_reg_1167_reg[3] ,
    \int_bckgndId_reg[0]_6 ,
    ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181,
    \int_bckgndId_reg[0]_7 ,
    \int_bckgndId_reg[1]_9 ,
    \int_bckgndId_reg[1]_10 ,
    \rampStart_load_reg_1167_reg[0] ,
    \rampStart_load_reg_1167_reg[4]_0 ,
    \int_bckgndId_reg[0]_8 ,
    ap_enable_reg_pp0_iter12_reg,
    ap_enable_reg_pp0_iter12_reg_0,
    \int_bckgndId_reg[4]_0 ,
    \int_bckgndId_reg[1]_11 ,
    \p_0_3_0_0_0248379_lcssa395_fu_222_reg[5] ,
    \int_bckgndId_reg[1]_12 ,
    \q0_reg[7] ,
    \int_bckgndId_reg[2]_3 ,
    \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_9 ,
    \int_bckgndId_reg[6]_0 ,
    \rSerie_V_reg[0] ,
    \int_bckgndId_reg[1]_13 ,
    icmp_ln1072_8_fu_1804_p2,
    \int_width_reg[13]_4 ,
    icmp_ln1072_fu_1750_p2,
    \int_width_reg[13]_5 ,
    \int_bckgndId_reg[1]_14 ,
    \int_passthruEndX_reg[15]_0 ,
    \int_passthruStartX_reg[15]_0 ,
    \int_passthruEndX_reg[15]_1 ,
    \x_4_reg_4018_pp0_iter10_reg_reg[15] ,
    \int_passthruEndX_reg[15]_2 ,
    \x_4_reg_4018_pp0_iter10_reg_reg[15]_0 ,
    \int_width_reg[11]_0 ,
    \int_width_reg[11]_1 ,
    add_ln1298_fu_1708_p2,
    \int_ZplateVerContDelta_reg[15]_0 ,
    \int_width_reg[10]_1 ,
    \int_enableInput_reg[0]_0 ,
    \int_height_reg[6]_0 ,
    \int_passthruStartY_reg[15]_0 ,
    \int_passthruStartY_reg[15]_1 ,
    \int_passthruEndY_reg[15]_0 ,
    \int_passthruEndY_reg[15]_1 ,
    \int_crossHairX_reg[13]_0 ,
    \int_crossHairX_reg[15]_0 ,
    \ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6] ,
    \icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0 ,
    \icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0_0 ,
    \int_ovrlayId_reg[1]_0 ,
    \int_ovrlayId_reg[0]_0 ,
    \int_height_reg[0]_0 ,
    \int_height_reg[15]_2 ,
    \boxHCoord_reg[15] ,
    \int_motionSpeed_reg[0]_0 ,
    \int_motionSpeed_reg[7]_0 ,
    \int_motionSpeed_reg[6]_0 ,
    \int_boxSize_reg[15]_0 ,
    \int_boxSize_reg[14]_0 ,
    \boxVCoord_reg[15] ,
    \int_motionSpeed_reg[6]_1 ,
    \int_boxSize_reg[15]_1 ,
    \int_boxColorG_reg[7]_0 ,
    \int_colorFormat_reg[7]_0 ,
    \int_boxColorB_reg[7]_0 ,
    \int_boxColorG_reg[3]_0 ,
    \int_boxColorG_reg[7]_1 ,
    \int_colorFormat_reg[0]_0 ,
    \int_width_reg[11]_2 ,
    \j_fu_110_reg[6] ,
    \int_width_reg[10]_2 ,
    \int_field_id_reg[1]_0 ,
    \int_height_reg[0]_1 ,
    \int_height_reg[4]_0 ,
    \int_width_reg[10]_3 ,
    \int_width_reg[1]_0 ,
    \int_crossHairY_reg[5]_0 ,
    \int_motionSpeed_reg[6]_2 ,
    \int_motionSpeed_reg[0]_1 ,
    \int_motionSpeed_reg[0]_2 ,
    \cmp2_i_reg_439_reg[0] ,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_CTRL_RVALID,
    \FSM_onehot_wstate_reg[1]_0 ,
    \FSM_onehot_wstate_reg[2]_0 ,
    s_axi_CTRL_BVALID,
    E,
    ap_start,
    interrupt,
    \ap_CS_fsm_reg[2] ,
    C,
    \int_ZplateHorContStart_reg[15]_0 ,
    \int_ZplateHorContDelta_reg[15]_0 ,
    \int_ZplateVerContStart_reg[15]_0 ,
    \int_boxColorR_reg[7]_0 ,
    \int_width_reg[4]_1 ,
    \xCount_V_6_reg[6] ,
    \xCount_V_7_reg[6] ,
    \int_bckgndId_reg[0]_9 ,
    ap_enable_reg_pp0_iter13_reg_0,
    \int_bckgndId_reg[0]_10 ,
    \int_bckgndId_reg[2]_4 ,
    ap_enable_reg_pp0_iter13_reg_1,
    \int_bckgndId_reg[1]_15 ,
    \int_width_reg[11]_3 ,
    \int_width_reg[8]_0 ,
    \ap_CS_fsm_reg[1] ,
    \int_width_reg[15]_0 ,
    \int_boxSize_reg[15]_2 ,
    \int_width_reg[3]_0 ,
    \int_height_reg[7]_0 ,
    \int_width_reg[7]_0 ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg,
    in,
    \int_colorFormat_reg[0]_1 ,
    \int_colorFormat_reg[0]_2 ,
    \int_colorFormat_reg[0]_3 ,
    \int_colorFormat_reg[0]_4 ,
    \int_colorFormat_reg[0]_5 ,
    \int_colorFormat_reg[0]_6 ,
    \xCount_V_6_reg[7]_0 ,
    \int_ovrlayId_reg[0]_1 ,
    s_axi_CTRL_RDATA,
    ap_clk,
    S,
    x_4_reg_4018_pp0_iter8_reg,
    \xCount_V_6_reg[9]_i_5 ,
    \xCount_V_6_reg[9]_i_5_0 ,
    \xCount_V_7[8]_i_4 ,
    ap_ce_reg,
    \xCount_V_6[9]_i_29 ,
    \xCount_V_6[9]_i_29_0 ,
    \xCount_V_7_reg[7]_i_2 ,
    trunc_ln518_reg_1186,
    \vHatch[0]_i_3 ,
    \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_0 ,
    Sel_fu_865_p4,
    \vHatch[0]_i_4_0 ,
    g0_b0_i_1_0,
    g0_b0__0_i_1_0,
    g0_b0_i_2,
    \xCount_V_reg[9]_i_5_0 ,
    g0_b0__2_i_4_0,
    \vBarSel_reg[2]_i_4 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_4 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_6 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0 ,
    q0,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[0] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[1] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[1]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[2] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[3] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[4] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]_0 ,
    outpix_val_V_54_reg_4339_pp0_iter12_reg,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_3_0 ,
    grp_tpgPatternCheckerBoard_fu_1385_ap_return_3,
    or_ln1592_reg_1259,
    trunc_ln320_reg_4408,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_2_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_2_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_2_2 ,
    icmp_ln520_reg_4037_pp0_iter12_reg,
    q1,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[1] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[2] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[4] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[5] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_0 ,
    outpix_val_V_51_reg_4329_pp0_iter12_reg,
    ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_11810,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_3 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3 ,
    grp_tpgPatternTartanColorBars_fu_1413_ap_return_5,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3] ,
    grp_tpgPatternTartanColorBars_fu_1413_ap_return_2,
    x_fu_470,
    rampStart_load_reg_1167,
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[0] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[4] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[5] ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg,
    \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[5]_0 ,
    ap_enable_reg_pp0_iter12,
    icmp_ln520_reg_4037_pp0_iter11_reg,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2_0 ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_new_1_out,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[1]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[4]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_2_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_0 ,
    outpix_val_V_23_reg_4449,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_2_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[2]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[3]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[2]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_3 ,
    grp_tpgPatternCheckerBoard_fu_1385_ap_return_0,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_3_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_3_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_2_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_2_1 ,
    outpix_val_V_50_reg_4444,
    \or_ln691_2_reg_4394_reg[0]_i_4_0 ,
    \sub_ln229_reg_4129_reg[10] ,
    \sub_ln229_1_reg_4138_reg[10] ,
    \or_ln691_2_reg_4394_reg[0] ,
    DI,
    \or_ln691_6_reg_4401_reg[0] ,
    \or_ln691_6_reg_4401_reg[0]_0 ,
    \sub_ln229_reg_4129_reg[0] ,
    \sub_ln229_reg_4129_reg[10]_0 ,
    \sub_ln229_reg_4129_reg[7] ,
    \sub_ln229_1_reg_4138_reg[0] ,
    \sub_ln229_1_reg_4138_reg[10]_0 ,
    \sub_ln229_1_reg_4138_reg[7] ,
    \zonePlateVDelta_reg[15] ,
    \zonePlateVDelta_reg[15]_i_2_0 ,
    \rampStart_reg[0] ,
    \cmp35_not_reg_1224_reg[0] ,
    \or_ln1918_reg_710_reg[0] ,
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6] ,
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_0 ,
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[5] ,
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[4] ,
    or_ln1918_2_reg_717_pp0_iter3_reg,
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[2] ,
    icmp_ln729_reg_706_pp0_iter3_reg,
    \cmp2_i_reg_439_reg[0]_0 ,
    O,
    icmp_ln1844_fu_269_p2_carry,
    boxRight_fu_400_p2_carry__0,
    icmp_ln1856_fu_307_p2_carry,
    icmp_ln1856_fu_307_p2_carry_0,
    boxBottom_fu_405_p2_carry__0,
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[0] ,
    pixIn9_read_reg_647_pp0_iter2_reg,
    \tmp_last_V_reg_405_reg[0] ,
    \tmp_last_V_reg_405_reg[0]_0 ,
    phi_ln991_loc_fu_116,
    fid_in,
    ap_NS_fsm12_out,
    fid_INST_0_i_1,
    \cmp2_i_reg_439_reg[0]_1 ,
    \rampStart_reg[7] ,
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg0,
    cmp2_i_reg_439,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    \ap_CS_fsm_reg[3] ,
    ap_rst_n,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_3_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[4]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_2_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_2_1 ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_new_1_out,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_2_0 ,
    ap_enable_reg_pp0_iter13,
    ap_done,
    icmp_ln455_reg_616,
    \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] ,
    out,
    \select_ln1929_reg_426_reg[6] ,
    \select_ln1929_reg_426_reg[6]_0 ,
    \SRL_SIG_reg[15][47]_srl16 ,
    \SRL_SIG_reg[15][23]_srl16 ,
    \SRL_SIG_reg[15][39]_srl16 ,
    \SRL_SIG_reg[15][15]_srl16 ,
    \SRL_SIG_reg[15][31]_srl16 ,
    \SRL_SIG_reg[15][7]_srl16 ,
    or_ln1918_reg_710_pp0_iter3_reg,
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6] ,
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6]_0 ,
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[5] ,
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[4] ,
    \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6] ,
    \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6]_0 ,
    \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[5] ,
    \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[4] ,
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6] ,
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6]_0 ,
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[5] ,
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[4] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_10_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_10_1 ,
    icmp_ln729_reg_706,
    ap_condition_336,
    s_axi_CTRL_AWADDR);
  output RSTC;
  output [0:0]CO;
  output [0:0]\int_height_reg[15]_0 ;
  output icmp_ln1428_fu_264_p2;
  output [15:0]Q;
  output [8:0]grp_reg_ap_uint_10_s_fu_176_d;
  output \int_width_reg[4]_0 ;
  output \xCount_V_6_reg[7] ;
  output \ap_return_int_reg_reg[7] ;
  output \ap_return_int_reg_reg[6] ;
  output \int_width_reg[10]_0 ;
  output \xCount_V_6_reg[3] ;
  output \ap_return_int_reg_reg[3] ;
  output \ap_return_int_reg_reg[2] ;
  output \xCount_V_7_reg[3] ;
  output [15:0]\int_height_reg[15]_1 ;
  output \yCount_V_2_reg[5] ;
  output \yCount_V_2_reg[8] ;
  output \int_height_reg[13]_0 ;
  output \int_width_reg[12]_0 ;
  output [0:0]\int_width_reg[13]_0 ;
  output [0:0]\int_width_reg[13]_1 ;
  output [0:0]\xCount_V_1_reg[8] ;
  output [0:0]\xCount_V_2_reg[8] ;
  output [7:0]\xCount_V_1_reg[7] ;
  output [7:0]\yCount_V_3_reg[7] ;
  output [2:0]\int_height_reg[5]_0 ;
  output [7:0]\xCount_V_2_reg[7] ;
  output [0:0]\int_width_reg[13]_2 ;
  output [0:0]\int_width_reg[13]_3 ;
  output [0:0]\xCount_V_reg[8] ;
  output [0:0]\xCount_V_3_reg[8] ;
  output [7:0]\xCount_V_reg[7] ;
  output [7:0]\yCount_V_reg[7] ;
  output [2:0]\int_height_reg[5]_1 ;
  output [7:0]\xCount_V_3_reg[7] ;
  output \q0_reg[2] ;
  output cmp106_fu_386_p2;
  output \q1_reg[2] ;
  output \int_bckgndId_reg[1]_0 ;
  output [1:0]D;
  output [5:0]\q0_reg[6] ;
  output \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0] ;
  output \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_0 ;
  output \int_bckgndId_reg[1]_1 ;
  output \int_bckgndId_reg[1]_2 ;
  output \int_bckgndId_reg[1]_3 ;
  output \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_1 ;
  output \int_bckgndId_reg[0]_0 ;
  output \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_2 ;
  output \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[7]__0 ;
  output \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_3 ;
  output \int_bckgndId_reg[0]_1 ;
  output \rSerie_V_reg[21] ;
  output \int_bckgndId_reg[1]_4 ;
  output [5:0]\q1_reg[7] ;
  output \int_bckgndId_reg[1]_5 ;
  output \rSerie_V_reg[24] ;
  output \ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[4] ;
  output \ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[6] ;
  output \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_4 ;
  output \int_bckgndId_reg[0]_2 ;
  output \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_5 ;
  output \q0_reg[6]_0 ;
  output \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_6 ;
  output \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_7 ;
  output \q0_reg[5] ;
  output \q1_reg[6] ;
  output \int_bckgndId_reg[0]_3 ;
  output \int_bckgndId_reg[1]_6 ;
  output ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_loc_1_out_o_ap_vld;
  output \int_bckgndId_reg[0]_4 ;
  output \int_bckgndId_reg[0]_5 ;
  output ap_enable_reg_pp0_iter13_reg;
  output \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_8 ;
  output [2:0]\int_bckgndId_reg[1]_7 ;
  output \int_bckgndId_reg[2]_0 ;
  output [1:0]\int_bckgndId_reg[1]_8 ;
  output \int_bckgndId_reg[2]_1 ;
  output [2:0]\rampStart_load_reg_1167_reg[4] ;
  output \int_bckgndId_reg[2]_2 ;
  output \rampStart_load_reg_1167_reg[3] ;
  output [1:0]\int_bckgndId_reg[0]_6 ;
  output ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181;
  output \int_bckgndId_reg[0]_7 ;
  output [0:0]\int_bckgndId_reg[1]_9 ;
  output \int_bckgndId_reg[1]_10 ;
  output \rampStart_load_reg_1167_reg[0] ;
  output \rampStart_load_reg_1167_reg[4]_0 ;
  output \int_bckgndId_reg[0]_8 ;
  output ap_enable_reg_pp0_iter12_reg;
  output ap_enable_reg_pp0_iter12_reg_0;
  output \int_bckgndId_reg[4]_0 ;
  output \int_bckgndId_reg[1]_11 ;
  output \p_0_3_0_0_0248379_lcssa395_fu_222_reg[5] ;
  output \int_bckgndId_reg[1]_12 ;
  output \q0_reg[7] ;
  output \int_bckgndId_reg[2]_3 ;
  output \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_9 ;
  output \int_bckgndId_reg[6]_0 ;
  output \rSerie_V_reg[0] ;
  output \int_bckgndId_reg[1]_13 ;
  output icmp_ln1072_8_fu_1804_p2;
  output [0:0]\int_width_reg[13]_4 ;
  output icmp_ln1072_fu_1750_p2;
  output [0:0]\int_width_reg[13]_5 ;
  output \int_bckgndId_reg[1]_14 ;
  output [13:0]\int_passthruEndX_reg[15]_0 ;
  output [13:0]\int_passthruStartX_reg[15]_0 ;
  output [0:0]\int_passthruEndX_reg[15]_1 ;
  output [0:0]\x_4_reg_4018_pp0_iter10_reg_reg[15] ;
  output [0:0]\int_passthruEndX_reg[15]_2 ;
  output [0:0]\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 ;
  output [10:0]\int_width_reg[11]_0 ;
  output [10:0]\int_width_reg[11]_1 ;
  output [15:0]add_ln1298_fu_1708_p2;
  output [0:0]\int_ZplateVerContDelta_reg[15]_0 ;
  output [3:0]\int_width_reg[10]_1 ;
  output \int_enableInput_reg[0]_0 ;
  output \int_height_reg[6]_0 ;
  output [7:0]\int_passthruStartY_reg[15]_0 ;
  output [15:0]\int_passthruStartY_reg[15]_1 ;
  output [7:0]\int_passthruEndY_reg[15]_0 ;
  output [15:0]\int_passthruEndY_reg[15]_1 ;
  output \int_crossHairX_reg[13]_0 ;
  output [12:0]\int_crossHairX_reg[15]_0 ;
  output [5:0]\ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6] ;
  output \icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0 ;
  output \icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0_0 ;
  output \int_ovrlayId_reg[1]_0 ;
  output \int_ovrlayId_reg[0]_0 ;
  output \int_height_reg[0]_0 ;
  output \int_height_reg[15]_2 ;
  output [3:0]\boxHCoord_reg[15] ;
  output [0:0]\int_motionSpeed_reg[0]_0 ;
  output [7:0]\int_motionSpeed_reg[7]_0 ;
  output [2:0]\int_motionSpeed_reg[6]_0 ;
  output [0:0]\int_boxSize_reg[15]_0 ;
  output [14:0]\int_boxSize_reg[14]_0 ;
  output [3:0]\boxVCoord_reg[15] ;
  output [3:0]\int_motionSpeed_reg[6]_1 ;
  output [0:0]\int_boxSize_reg[15]_1 ;
  output [7:0]\int_boxColorG_reg[7]_0 ;
  output \int_colorFormat_reg[7]_0 ;
  output [7:0]\int_boxColorB_reg[7]_0 ;
  output \int_boxColorG_reg[3]_0 ;
  output \int_boxColorG_reg[7]_1 ;
  output [0:0]\int_colorFormat_reg[0]_0 ;
  output \int_width_reg[11]_2 ;
  output \j_fu_110_reg[6] ;
  output \int_width_reg[10]_2 ;
  output \int_field_id_reg[1]_0 ;
  output \int_height_reg[0]_1 ;
  output \int_height_reg[4]_0 ;
  output \int_width_reg[10]_3 ;
  output \int_width_reg[1]_0 ;
  output [2:0]\int_crossHairY_reg[5]_0 ;
  output [6:0]\int_motionSpeed_reg[6]_2 ;
  output [0:0]\int_motionSpeed_reg[0]_1 ;
  output [0:0]\int_motionSpeed_reg[0]_2 ;
  output \cmp2_i_reg_439_reg[0] ;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output s_axi_CTRL_RVALID;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output s_axi_CTRL_BVALID;
  output [0:0]E;
  output ap_start;
  output interrupt;
  output [2:0]\ap_CS_fsm_reg[2] ;
  output [15:0]C;
  output [15:0]\int_ZplateHorContStart_reg[15]_0 ;
  output [15:0]\int_ZplateHorContDelta_reg[15]_0 ;
  output [15:0]\int_ZplateVerContStart_reg[15]_0 ;
  output [7:0]\int_boxColorR_reg[7]_0 ;
  output \int_width_reg[4]_1 ;
  output [1:0]\xCount_V_6_reg[6] ;
  output [1:0]\xCount_V_7_reg[6] ;
  output \int_bckgndId_reg[0]_9 ;
  output ap_enable_reg_pp0_iter13_reg_0;
  output \int_bckgndId_reg[0]_10 ;
  output \int_bckgndId_reg[2]_4 ;
  output ap_enable_reg_pp0_iter13_reg_1;
  output \int_bckgndId_reg[1]_15 ;
  output \int_width_reg[11]_3 ;
  output \int_width_reg[8]_0 ;
  output \ap_CS_fsm_reg[1] ;
  output [7:0]\int_width_reg[15]_0 ;
  output [7:0]\int_boxSize_reg[15]_2 ;
  output \int_width_reg[3]_0 ;
  output [7:0]\int_height_reg[7]_0 ;
  output [7:0]\int_width_reg[7]_0 ;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg;
  output [39:0]in;
  output [31:0]\int_colorFormat_reg[0]_1 ;
  output \int_colorFormat_reg[0]_2 ;
  output [47:0]\int_colorFormat_reg[0]_3 ;
  output [2:0]\int_colorFormat_reg[0]_4 ;
  output [2:0]\int_colorFormat_reg[0]_5 ;
  output [2:0]\int_colorFormat_reg[0]_6 ;
  output [0:0]\xCount_V_6_reg[7]_0 ;
  output \int_ovrlayId_reg[0]_1 ;
  output [15:0]s_axi_CTRL_RDATA;
  input ap_clk;
  input [0:0]S;
  input [14:0]x_4_reg_4018_pp0_iter8_reg;
  input \xCount_V_6_reg[9]_i_5 ;
  input \xCount_V_6_reg[9]_i_5_0 ;
  input [3:0]\xCount_V_7[8]_i_4 ;
  input ap_ce_reg;
  input \xCount_V_6[9]_i_29 ;
  input \xCount_V_6[9]_i_29_0 ;
  input [2:0]\xCount_V_7_reg[7]_i_2 ;
  input [2:0]trunc_ln518_reg_1186;
  input [8:0]\vHatch[0]_i_3 ;
  input [7:0]\ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_0 ;
  input [1:0]Sel_fu_865_p4;
  input \vHatch[0]_i_4_0 ;
  input [9:0]g0_b0_i_1_0;
  input [9:0]g0_b0__0_i_1_0;
  input [9:0]g0_b0_i_2;
  input [9:0]\xCount_V_reg[9]_i_5_0 ;
  input [9:0]g0_b0__2_i_4_0;
  input [9:0]\vBarSel_reg[2]_i_4 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_4 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_6 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0 ;
  input [5:0]q0;
  input [7:0]\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7] ;
  input [8:0]\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[0] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[1] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[1]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[2] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[3] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[4] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]_0 ;
  input [5:0]outpix_val_V_54_reg_4339_pp0_iter12_reg;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7] ;
  input [1:0]\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_3_0 ;
  input [0:0]grp_tpgPatternCheckerBoard_fu_1385_ap_return_3;
  input or_ln1592_reg_1259;
  input [0:0]trunc_ln320_reg_4408;
  input [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_2_0 ;
  input [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_2_1 ;
  input [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_2_2 ;
  input icmp_ln520_reg_4037_pp0_iter12_reg;
  input [5:0]q1;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[1] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[2] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[4] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[5] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_0 ;
  input [7:0]outpix_val_V_51_reg_4329_pp0_iter12_reg;
  input ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_11810;
  input [1:0]\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_3 ;
  input [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3 ;
  input [0:0]grp_tpgPatternTartanColorBars_fu_1413_ap_return_5;
  input [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3] ;
  input [0:0]grp_tpgPatternTartanColorBars_fu_1413_ap_return_2;
  input x_fu_470;
  input [3:0]rampStart_load_reg_1167;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[0] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[4] ;
  input [0:0]\ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[5] ;
  input grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[5]_0 ;
  input ap_enable_reg_pp0_iter12;
  input icmp_ln520_reg_4037_pp0_iter11_reg;
  input [7:0]\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2 ;
  input [7:0]\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2_0 ;
  input [0:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_new_1_out;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[1]_1 ;
  input [5:0]\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_1 ;
  input [5:0]\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_2 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[4]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_2_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_0 ;
  input [0:0]outpix_val_V_23_reg_4449;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_2_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[2]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[3]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[2]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_3 ;
  input [0:0]grp_tpgPatternCheckerBoard_fu_1385_ap_return_0;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_3_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_3_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_2_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_2_1 ;
  input [0:0]outpix_val_V_50_reg_4444;
  input [14:0]\or_ln691_2_reg_4394_reg[0]_i_4_0 ;
  input [10:0]\sub_ln229_reg_4129_reg[10] ;
  input [10:0]\sub_ln229_1_reg_4138_reg[10] ;
  input [6:0]\or_ln691_2_reg_4394_reg[0] ;
  input [6:0]DI;
  input [6:0]\or_ln691_6_reg_4401_reg[0] ;
  input [6:0]\or_ln691_6_reg_4401_reg[0]_0 ;
  input [2:0]\sub_ln229_reg_4129_reg[0] ;
  input [0:0]\sub_ln229_reg_4129_reg[10]_0 ;
  input [1:0]\sub_ln229_reg_4129_reg[7] ;
  input [2:0]\sub_ln229_1_reg_4138_reg[0] ;
  input [0:0]\sub_ln229_1_reg_4138_reg[10]_0 ;
  input [1:0]\sub_ln229_1_reg_4138_reg[7] ;
  input [0:0]\zonePlateVDelta_reg[15] ;
  input [14:0]\zonePlateVDelta_reg[15]_i_2_0 ;
  input \rampStart_reg[0] ;
  input [15:0]\cmp35_not_reg_1224_reg[0] ;
  input [2:0]\or_ln1918_reg_710_reg[0] ;
  input \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6] ;
  input [5:0]\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_0 ;
  input \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[5] ;
  input \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[4] ;
  input or_ln1918_2_reg_717_pp0_iter3_reg;
  input [2:0]\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[2] ;
  input icmp_ln729_reg_706_pp0_iter3_reg;
  input [12:0]\cmp2_i_reg_439_reg[0]_0 ;
  input [7:0]O;
  input [14:0]icmp_ln1844_fu_269_p2_carry;
  input [0:0]boxRight_fu_400_p2_carry__0;
  input [7:0]icmp_ln1856_fu_307_p2_carry;
  input [14:0]icmp_ln1856_fu_307_p2_carry_0;
  input [0:0]boxBottom_fu_405_p2_carry__0;
  input \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[0] ;
  input [7:0]pixIn9_read_reg_647_pp0_iter2_reg;
  input [7:0]\tmp_last_V_reg_405_reg[0] ;
  input \tmp_last_V_reg_405_reg[0]_0 ;
  input phi_ln991_loc_fu_116;
  input fid_in;
  input ap_NS_fsm12_out;
  input [5:0]fid_INST_0_i_1;
  input \cmp2_i_reg_439_reg[0]_1 ;
  input [6:0]\rampStart_reg[7] ;
  input grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg0;
  input cmp2_i_reg_439;
  input [7:0]s_axi_CTRL_ARADDR;
  input s_axi_CTRL_ARVALID;
  input s_axi_CTRL_RREADY;
  input s_axi_CTRL_AWVALID;
  input s_axi_CTRL_WVALID;
  input s_axi_CTRL_BREADY;
  input [15:0]s_axi_CTRL_WDATA;
  input [1:0]s_axi_CTRL_WSTRB;
  input [2:0]\ap_CS_fsm_reg[3] ;
  input ap_rst_n;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_3_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[4]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_2_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_2_1 ;
  input [0:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_new_1_out;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_2_0 ;
  input ap_enable_reg_pp0_iter13;
  input ap_done;
  input icmp_ln455_reg_616;
  input [47:0]\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] ;
  input [47:0]out;
  input \select_ln1929_reg_426_reg[6] ;
  input [0:0]\select_ln1929_reg_426_reg[6]_0 ;
  input [7:0]\SRL_SIG_reg[15][47]_srl16 ;
  input [7:0]\SRL_SIG_reg[15][23]_srl16 ;
  input [7:0]\SRL_SIG_reg[15][39]_srl16 ;
  input [7:0]\SRL_SIG_reg[15][15]_srl16 ;
  input [7:0]\SRL_SIG_reg[15][31]_srl16 ;
  input [7:0]\SRL_SIG_reg[15][7]_srl16 ;
  input or_ln1918_reg_710_pp0_iter3_reg;
  input [2:0]\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6] ;
  input \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6]_0 ;
  input \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[5] ;
  input \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[4] ;
  input [2:0]\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6] ;
  input \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6]_0 ;
  input \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[5] ;
  input \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[4] ;
  input [2:0]\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6] ;
  input \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6]_0 ;
  input \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[5] ;
  input \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[4] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]_1 ;
  input [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_10_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_10_1 ;
  input icmp_ln729_reg_706;
  input ap_condition_336;
  input [7:0]s_axi_CTRL_AWADDR;

  wire [15:0]C;
  wire [0:0]CO;
  wire [1:0]D;
  wire [6:0]DI;
  wire [0:0]E;
  wire \FSM_onehot_rstate[1]_i_1_n_5 ;
  wire \FSM_onehot_rstate[2]_i_1_n_5 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_5 ;
  wire \FSM_onehot_wstate[2]_i_1_n_5 ;
  wire \FSM_onehot_wstate[3]_i_1_n_5 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [7:0]O;
  wire [15:0]Q;
  wire RSTC;
  wire [0:0]S;
  wire [7:0]\SRL_SIG_reg[15][15]_srl16 ;
  wire [7:0]\SRL_SIG_reg[15][23]_srl16 ;
  wire [7:0]\SRL_SIG_reg[15][31]_srl16 ;
  wire [7:0]\SRL_SIG_reg[15][39]_srl16 ;
  wire [7:0]\SRL_SIG_reg[15][47]_srl16 ;
  wire [7:0]\SRL_SIG_reg[15][7]_srl16 ;
  wire [1:0]Sel_fu_865_p4;
  wire [14:0]ZplateVerContDelta;
  wire [15:0]add_ln1298_fu_1708_p2;
  wire \ap_CS_fsm[2]_i_3_n_5 ;
  wire \ap_CS_fsm[2]_i_4_n_5 ;
  wire \ap_CS_fsm[2]_i_5_n_5 ;
  wire \ap_CS_fsm[2]_i_6_n_5 ;
  wire \ap_CS_fsm[2]_i_8_n_5 ;
  wire \ap_CS_fsm[3]_i_3_n_5 ;
  wire \ap_CS_fsm[3]_i_4__0_n_5 ;
  wire \ap_CS_fsm[3]_i_4_n_5 ;
  wire \ap_CS_fsm[3]_i_5_n_5 ;
  wire \ap_CS_fsm_reg[1] ;
  wire [2:0]\ap_CS_fsm_reg[2] ;
  wire [2:0]\ap_CS_fsm_reg[3] ;
  wire ap_NS_fsm12_out;
  wire ap_ce_reg;
  wire ap_clk;
  wire ap_condition_336;
  wire ap_done;
  wire ap_enable_reg_pp0_iter12;
  wire ap_enable_reg_pp0_iter12_reg;
  wire ap_enable_reg_pp0_iter12_reg_0;
  wire ap_enable_reg_pp0_iter13;
  wire ap_enable_reg_pp0_iter13_reg;
  wire ap_enable_reg_pp0_iter13_reg_0;
  wire ap_enable_reg_pp0_iter13_reg_1;
  wire ap_idle;
  wire \ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[4] ;
  wire \ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[6] ;
  wire [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_2_0 ;
  wire [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_2_1 ;
  wire [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_2_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_6_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_8_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_2_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_2_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_6 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_7_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[3]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_3_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_6_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_2_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_2_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_7_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_11_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_3_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_7_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[1] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[2] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[2]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[4] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[4]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[5] ;
  wire [8:0]\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6]_0 ;
  wire [7:0]\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_0 ;
  wire [5:0]\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_1 ;
  wire [5:0]\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_3 ;
  wire ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_11810;
  wire ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_6_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_11_n_5 ;
  wire [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[0]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[0]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[0]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_2_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_4 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_2_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_2_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_3_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_7_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_4_n_5 ;
  wire [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_10_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_10_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_10_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_11_n_5 ;
  wire [7:0]\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2 ;
  wire [7:0]\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2_0 ;
  wire [1:0]\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_3_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_6_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_9_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[0] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[1] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[1]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[1]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[2] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[2]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[3] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[3]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[4] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[4]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7] ;
  wire [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3] ;
  wire [1:0]\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_3 ;
  wire \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_10_n_5 ;
  wire \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_11_n_5 ;
  wire \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_12_n_5 ;
  wire \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_13_n_5 ;
  wire \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_14_n_5 ;
  wire \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_15_n_5 ;
  wire \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_16_n_5 ;
  wire \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_17_n_5 ;
  wire \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_18_n_5 ;
  wire \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_19_n_5 ;
  wire \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_20_n_5 ;
  wire \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_21_n_5 ;
  wire \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_6_n_5 ;
  wire \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_7_n_5 ;
  wire \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_9_n_5 ;
  wire [7:0]\ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_0 ;
  wire \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_n_10 ;
  wire \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_n_11 ;
  wire \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_n_12 ;
  wire \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_n_8 ;
  wire \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_n_9 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_6_n_5 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_9_n_5 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_6_n_5 ;
  wire ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181[7]_i_2_n_5 ;
  wire [0:0]\ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[5] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[5]_0 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059[4]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[0] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[4] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0 ;
  wire \ap_phi_reg_pp0_iter2_pix_val_V_reg_294[7]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter2_pix_val_V_reg_294[7]_i_4_n_5 ;
  wire [5:0]\ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6] ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[6]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[4] ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[5] ;
  wire [2:0]\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6] ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6]_0 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[4] ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[5] ;
  wire [2:0]\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6] ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6]_0 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[0]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[1]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[2]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[4]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[5]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[6]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[0] ;
  wire [2:0]\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[2] ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[4] ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[5] ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6] ;
  wire [5:0]\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_0 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[4] ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[5] ;
  wire [2:0]\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6] ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6]_0 ;
  wire \ap_return_int_reg[7]_i_2_n_5 ;
  wire \ap_return_int_reg[8]_i_2_n_5 ;
  wire \ap_return_int_reg[8]_i_3_n_5 ;
  wire \ap_return_int_reg_reg[2] ;
  wire \ap_return_int_reg_reg[3] ;
  wire \ap_return_int_reg_reg[6] ;
  wire \ap_return_int_reg_reg[7] ;
  wire ap_rst_n;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_5;
  wire auto_restart_status_reg_n_5;
  wire [15:0]bck_motion_en;
  wire [7:2]bckgndId;
  wire [0:0]boxBottom_fu_405_p2_carry__0;
  wire [15:8]boxColorB;
  wire [15:8]boxColorG;
  wire [15:8]boxColorR;
  wire [3:0]\boxHCoord_reg[15] ;
  wire [0:0]boxRight_fu_400_p2_carry__0;
  wire [15:15]boxSize;
  wire [3:0]\boxVCoord_reg[15] ;
  wire cmp106_fu_386_p2;
  wire cmp2_i_reg_439;
  wire \cmp2_i_reg_439[0]_i_2_n_5 ;
  wire \cmp2_i_reg_439[0]_i_3_n_5 ;
  wire \cmp2_i_reg_439[0]_i_5_n_5 ;
  wire \cmp2_i_reg_439[0]_i_6_n_5 ;
  wire \cmp2_i_reg_439[0]_i_7_n_5 ;
  wire \cmp2_i_reg_439_reg[0] ;
  wire [12:0]\cmp2_i_reg_439_reg[0]_0 ;
  wire \cmp2_i_reg_439_reg[0]_1 ;
  wire [15:0]\cmp35_not_reg_1224_reg[0] ;
  wire [7:1]colorFormat;
  wire [14:12]crossHairX;
  wire [15:0]crossHairY;
  wire \div_cast_reg_412[10]_i_3_n_5 ;
  wire [7:0]dpYUVCoef;
  wire \empty_fu_104[0]_i_3_n_5 ;
  wire \empty_fu_104[0]_i_4_n_5 ;
  wire \empty_fu_104[0]_i_5_n_5 ;
  wire [7:0]enableInput;
  wire [5:0]fid_INST_0_i_1;
  wire fid_in;
  wire [15:0]field_id;
  wire g0_b0__0_i_10_n_5;
  wire g0_b0__0_i_11_n_5;
  wire [9:0]g0_b0__0_i_1_0;
  wire g0_b0__0_i_1_n_10;
  wire g0_b0__0_i_1_n_11;
  wire g0_b0__0_i_1_n_12;
  wire g0_b0__0_i_1_n_9;
  wire g0_b0__0_i_2_n_5;
  wire g0_b0__0_i_3_n_5;
  wire g0_b0__0_i_4_n_5;
  wire g0_b0__0_i_5_n_5;
  wire g0_b0__0_i_6_n_5;
  wire g0_b0__0_i_7_n_5;
  wire g0_b0__0_i_8_n_5;
  wire g0_b0__0_i_9_n_5;
  wire g0_b0__2_i_10_n_5;
  wire g0_b0__2_i_11_n_5;
  wire g0_b0__2_i_12_n_5;
  wire g0_b0__2_i_13_n_5;
  wire g0_b0__2_i_14_n_5;
  wire [9:0]g0_b0__2_i_4_0;
  wire g0_b0__2_i_4_n_10;
  wire g0_b0__2_i_4_n_11;
  wire g0_b0__2_i_4_n_12;
  wire g0_b0__2_i_4_n_9;
  wire g0_b0__2_i_5_n_5;
  wire g0_b0__2_i_6_n_5;
  wire g0_b0__2_i_7_n_5;
  wire g0_b0__2_i_8_n_5;
  wire g0_b0__2_i_9_n_5;
  wire g0_b0_i_10_n_5;
  wire g0_b0_i_11_n_5;
  wire g0_b0_i_12_n_5;
  wire [9:0]g0_b0_i_1_0;
  wire g0_b0_i_1_n_10;
  wire g0_b0_i_1_n_11;
  wire g0_b0_i_1_n_12;
  wire g0_b0_i_1_n_9;
  wire [9:0]g0_b0_i_2;
  wire g0_b0_i_3_n_5;
  wire g0_b0_i_4_n_5;
  wire g0_b0_i_5_n_5;
  wire g0_b0_i_6_n_5;
  wire g0_b0_i_7_n_5;
  wire g0_b0_i_8_n_5;
  wire g0_b0_i_9_n_5;
  wire [8:0]grp_reg_ap_uint_10_s_fu_176_d;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg;
  wire [0:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_new_1_out;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_loc_1_out_o_ap_vld;
  wire [0:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_new_1_out;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg0;
  wire [0:0]grp_tpgPatternCheckerBoard_fu_1385_ap_return_0;
  wire [0:0]grp_tpgPatternCheckerBoard_fu_1385_ap_return_3;
  wire [0:0]grp_tpgPatternTartanColorBars_fu_1413_ap_return_2;
  wire [0:0]grp_tpgPatternTartanColorBars_fu_1413_ap_return_5;
  wire [1:1]\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_barWidth ;
  wire icmp_ln1072_8_fu_1804_p2;
  wire \icmp_ln1072_8_reg_4134[0]_i_3_n_5 ;
  wire \icmp_ln1072_8_reg_4134[0]_i_4_n_5 ;
  wire \icmp_ln1072_8_reg_4134[0]_i_5_n_5 ;
  wire \icmp_ln1072_8_reg_4134[0]_i_6_n_5 ;
  wire \icmp_ln1072_8_reg_4134[0]_i_7_n_5 ;
  wire \icmp_ln1072_8_reg_4134[0]_i_8_n_5 ;
  wire \icmp_ln1072_8_reg_4134_reg[0]_i_2_n_10 ;
  wire \icmp_ln1072_8_reg_4134_reg[0]_i_2_n_11 ;
  wire \icmp_ln1072_8_reg_4134_reg[0]_i_2_n_12 ;
  wire icmp_ln1072_fu_1750_p2;
  wire \icmp_ln1072_reg_4125[0]_i_4_n_5 ;
  wire \icmp_ln1072_reg_4125[0]_i_5_n_5 ;
  wire \icmp_ln1072_reg_4125[0]_i_6_n_5 ;
  wire \icmp_ln1072_reg_4125[0]_i_7_n_5 ;
  wire \icmp_ln1072_reg_4125[0]_i_8_n_5 ;
  wire \icmp_ln1072_reg_4125[0]_i_9_n_5 ;
  wire \icmp_ln1072_reg_4125_reg[0]_i_3_n_10 ;
  wire \icmp_ln1072_reg_4125_reg[0]_i_3_n_11 ;
  wire \icmp_ln1072_reg_4125_reg[0]_i_3_n_12 ;
  wire \icmp_ln1428_1_reg_550[0]_i_10_n_5 ;
  wire \icmp_ln1428_1_reg_550[0]_i_11_n_5 ;
  wire \icmp_ln1428_1_reg_550[0]_i_12_n_5 ;
  wire \icmp_ln1428_1_reg_550[0]_i_13_n_5 ;
  wire \icmp_ln1428_1_reg_550[0]_i_14_n_5 ;
  wire \icmp_ln1428_1_reg_550[0]_i_15_n_5 ;
  wire \icmp_ln1428_1_reg_550[0]_i_16_n_5 ;
  wire \icmp_ln1428_1_reg_550[0]_i_17_n_5 ;
  wire \icmp_ln1428_1_reg_550[0]_i_18_n_5 ;
  wire \icmp_ln1428_1_reg_550[0]_i_19_n_5 ;
  wire \icmp_ln1428_1_reg_550[0]_i_3_n_5 ;
  wire \icmp_ln1428_1_reg_550[0]_i_4_n_5 ;
  wire \icmp_ln1428_1_reg_550[0]_i_5_n_5 ;
  wire \icmp_ln1428_1_reg_550[0]_i_6_n_5 ;
  wire \icmp_ln1428_1_reg_550[0]_i_7_n_5 ;
  wire \icmp_ln1428_1_reg_550[0]_i_8_n_5 ;
  wire \icmp_ln1428_1_reg_550[0]_i_9_n_5 ;
  wire \icmp_ln1428_1_reg_550_reg[0]_i_2_n_10 ;
  wire \icmp_ln1428_1_reg_550_reg[0]_i_2_n_11 ;
  wire \icmp_ln1428_1_reg_550_reg[0]_i_2_n_12 ;
  wire \icmp_ln1428_1_reg_550_reg[0]_i_2_n_8 ;
  wire \icmp_ln1428_1_reg_550_reg[0]_i_2_n_9 ;
  wire icmp_ln1428_fu_264_p2;
  wire \icmp_ln1428_reg_544[0]_i_2_n_5 ;
  wire \icmp_ln1428_reg_544[0]_i_3_n_5 ;
  wire \icmp_ln1428_reg_544[0]_i_4_n_5 ;
  wire \icmp_ln1428_reg_544[0]_i_5_n_5 ;
  wire \icmp_ln1428_reg_544[0]_i_6_n_5 ;
  wire \icmp_ln1428_reg_544[0]_i_7_n_5 ;
  wire [14:0]icmp_ln1844_fu_269_p2_carry;
  wire [7:0]icmp_ln1856_fu_307_p2_carry;
  wire [14:0]icmp_ln1856_fu_307_p2_carry_0;
  wire icmp_ln455_fu_549_p2;
  wire icmp_ln455_reg_616;
  wire icmp_ln520_reg_4037_pp0_iter11_reg;
  wire icmp_ln520_reg_4037_pp0_iter12_reg;
  wire \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0] ;
  wire \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_0 ;
  wire \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_1 ;
  wire \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_2 ;
  wire \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_3 ;
  wire \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_4 ;
  wire \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_5 ;
  wire \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_6 ;
  wire \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_7 ;
  wire \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_8 ;
  wire \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_9 ;
  wire icmp_ln729_reg_706;
  wire icmp_ln729_reg_706_pp0_iter3_reg;
  wire \icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0 ;
  wire \icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0_0 ;
  wire \icmp_ln936_reg_401[0]_i_8_n_5 ;
  wire [39:0]in;
  wire [15:0]int_ZplateHorContDelta0;
  wire \int_ZplateHorContDelta[15]_i_1_n_5 ;
  wire [15:0]\int_ZplateHorContDelta_reg[15]_0 ;
  wire [15:0]\int_ZplateHorContStart_reg[15]_0 ;
  wire [15:0]int_ZplateVerContDelta0;
  wire \int_ZplateVerContDelta[15]_i_1_n_5 ;
  wire [0:0]\int_ZplateVerContDelta_reg[15]_0 ;
  wire [15:0]int_ZplateVerContStart0;
  wire \int_ZplateVerContStart[15]_i_1_n_5 ;
  wire [15:0]\int_ZplateVerContStart_reg[15]_0 ;
  wire int_ap_ready;
  wire int_ap_ready_i_1_n_5;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_5;
  wire int_auto_restart_i_1_n_5;
  wire int_auto_restart_i_2_n_5;
  wire [15:0]int_bck_motion_en0;
  wire \int_bck_motion_en[15]_i_1_n_5 ;
  wire [7:0]int_bckgndId0;
  wire \int_bckgndId[7]_i_1_n_5 ;
  wire \int_bckgndId_reg[0]_0 ;
  wire \int_bckgndId_reg[0]_1 ;
  wire \int_bckgndId_reg[0]_10 ;
  wire \int_bckgndId_reg[0]_2 ;
  wire \int_bckgndId_reg[0]_3 ;
  wire \int_bckgndId_reg[0]_4 ;
  wire \int_bckgndId_reg[0]_5 ;
  wire [1:0]\int_bckgndId_reg[0]_6 ;
  wire \int_bckgndId_reg[0]_7 ;
  wire \int_bckgndId_reg[0]_8 ;
  wire \int_bckgndId_reg[0]_9 ;
  wire \int_bckgndId_reg[1]_0 ;
  wire \int_bckgndId_reg[1]_1 ;
  wire \int_bckgndId_reg[1]_10 ;
  wire \int_bckgndId_reg[1]_11 ;
  wire \int_bckgndId_reg[1]_12 ;
  wire \int_bckgndId_reg[1]_13 ;
  wire \int_bckgndId_reg[1]_14 ;
  wire \int_bckgndId_reg[1]_15 ;
  wire \int_bckgndId_reg[1]_2 ;
  wire \int_bckgndId_reg[1]_3 ;
  wire \int_bckgndId_reg[1]_4 ;
  wire \int_bckgndId_reg[1]_5 ;
  wire \int_bckgndId_reg[1]_6 ;
  wire [2:0]\int_bckgndId_reg[1]_7 ;
  wire [1:0]\int_bckgndId_reg[1]_8 ;
  wire [0:0]\int_bckgndId_reg[1]_9 ;
  wire \int_bckgndId_reg[2]_0 ;
  wire \int_bckgndId_reg[2]_1 ;
  wire \int_bckgndId_reg[2]_2 ;
  wire \int_bckgndId_reg[2]_3 ;
  wire \int_bckgndId_reg[2]_4 ;
  wire \int_bckgndId_reg[4]_0 ;
  wire \int_bckgndId_reg[6]_0 ;
  wire [15:0]int_boxColorB0;
  wire \int_boxColorB[15]_i_1_n_5 ;
  wire [7:0]\int_boxColorB_reg[7]_0 ;
  wire [15:0]int_boxColorG0;
  wire \int_boxColorG[15]_i_1_n_5 ;
  wire \int_boxColorG_reg[3]_0 ;
  wire [7:0]\int_boxColorG_reg[7]_0 ;
  wire \int_boxColorG_reg[7]_1 ;
  wire [15:0]int_boxColorR0;
  wire \int_boxColorR[15]_i_1_n_5 ;
  wire [7:0]\int_boxColorR_reg[7]_0 ;
  wire [15:0]int_boxSize0;
  wire \int_boxSize[15]_i_1_n_5 ;
  wire [14:0]\int_boxSize_reg[14]_0 ;
  wire [0:0]\int_boxSize_reg[15]_0 ;
  wire [0:0]\int_boxSize_reg[15]_1 ;
  wire [7:0]\int_boxSize_reg[15]_2 ;
  wire [7:0]int_colorFormat0;
  wire \int_colorFormat[7]_i_1_n_5 ;
  wire [0:0]\int_colorFormat_reg[0]_0 ;
  wire [31:0]\int_colorFormat_reg[0]_1 ;
  wire \int_colorFormat_reg[0]_2 ;
  wire [47:0]\int_colorFormat_reg[0]_3 ;
  wire [2:0]\int_colorFormat_reg[0]_4 ;
  wire [2:0]\int_colorFormat_reg[0]_5 ;
  wire [2:0]\int_colorFormat_reg[0]_6 ;
  wire \int_colorFormat_reg[7]_0 ;
  wire [15:0]int_crossHairX0;
  wire \int_crossHairX[15]_i_1_n_5 ;
  wire \int_crossHairX_reg[13]_0 ;
  wire [12:0]\int_crossHairX_reg[15]_0 ;
  wire [15:0]int_crossHairY0;
  wire \int_crossHairY[15]_i_1_n_5 ;
  wire [2:0]\int_crossHairY_reg[5]_0 ;
  wire [7:0]int_dpDynamicRange0;
  wire \int_dpDynamicRange[7]_i_1_n_5 ;
  wire \int_dpDynamicRange_reg_n_5_[0] ;
  wire \int_dpDynamicRange_reg_n_5_[1] ;
  wire \int_dpDynamicRange_reg_n_5_[2] ;
  wire \int_dpDynamicRange_reg_n_5_[3] ;
  wire \int_dpDynamicRange_reg_n_5_[4] ;
  wire \int_dpDynamicRange_reg_n_5_[5] ;
  wire \int_dpDynamicRange_reg_n_5_[6] ;
  wire \int_dpDynamicRange_reg_n_5_[7] ;
  wire [7:0]int_dpYUVCoef0;
  wire \int_dpYUVCoef[7]_i_1_n_5 ;
  wire [7:0]int_enableInput0;
  wire \int_enableInput[7]_i_1_n_5 ;
  wire \int_enableInput_reg[0]_0 ;
  wire [15:0]int_field_id0;
  wire \int_field_id[15]_i_1_n_5 ;
  wire \int_field_id_reg[1]_0 ;
  wire int_gie_i_1_n_5;
  wire int_gie_i_2_n_5;
  wire int_gie_i_3_n_5;
  wire int_gie_reg_n_5;
  wire [15:0]int_height0;
  wire \int_height[15]_i_1_n_5 ;
  wire \int_height_reg[0]_0 ;
  wire \int_height_reg[0]_1 ;
  wire \int_height_reg[13]_0 ;
  wire [0:0]\int_height_reg[15]_0 ;
  wire [15:0]\int_height_reg[15]_1 ;
  wire \int_height_reg[15]_2 ;
  wire \int_height_reg[4]_0 ;
  wire [2:0]\int_height_reg[5]_0 ;
  wire [2:0]\int_height_reg[5]_1 ;
  wire \int_height_reg[6]_0 ;
  wire [7:0]\int_height_reg[7]_0 ;
  wire int_ier12_out;
  wire \int_ier[5]_i_2_n_5 ;
  wire \int_ier_reg_n_5_[0] ;
  wire \int_ier_reg_n_5_[2] ;
  wire \int_ier_reg_n_5_[3] ;
  wire \int_ier_reg_n_5_[4] ;
  wire int_isr9_out;
  wire \int_isr[0]_i_1_n_5 ;
  wire \int_isr[1]_i_1_n_5 ;
  wire \int_isr[5]_i_1_n_5 ;
  wire \int_isr_reg_n_5_[0] ;
  wire \int_isr_reg_n_5_[5] ;
  wire [7:0]int_maskId0;
  wire \int_maskId[7]_i_1_n_5 ;
  wire [7:0]int_motionSpeed0;
  wire \int_motionSpeed[7]_i_1_n_5 ;
  wire [0:0]\int_motionSpeed_reg[0]_0 ;
  wire [0:0]\int_motionSpeed_reg[0]_1 ;
  wire [0:0]\int_motionSpeed_reg[0]_2 ;
  wire [2:0]\int_motionSpeed_reg[6]_0 ;
  wire [3:0]\int_motionSpeed_reg[6]_1 ;
  wire [6:0]\int_motionSpeed_reg[6]_2 ;
  wire [7:0]\int_motionSpeed_reg[7]_0 ;
  wire [7:0]int_ovrlayId0;
  wire \int_ovrlayId[7]_i_1_n_5 ;
  wire \int_ovrlayId_reg[0]_0 ;
  wire \int_ovrlayId_reg[0]_1 ;
  wire \int_ovrlayId_reg[1]_0 ;
  wire [15:0]int_passthruEndX0;
  wire \int_passthruEndX[15]_i_1_n_5 ;
  wire [13:0]\int_passthruEndX_reg[15]_0 ;
  wire [0:0]\int_passthruEndX_reg[15]_1 ;
  wire [0:0]\int_passthruEndX_reg[15]_2 ;
  wire [15:0]int_passthruEndY0;
  wire \int_passthruEndY[15]_i_1_n_5 ;
  wire [7:0]\int_passthruEndY_reg[15]_0 ;
  wire [15:0]\int_passthruEndY_reg[15]_1 ;
  wire [15:0]int_passthruStartX0;
  wire \int_passthruStartX[15]_i_1_n_5 ;
  wire [13:0]\int_passthruStartX_reg[15]_0 ;
  wire [15:0]int_passthruStartY0;
  wire \int_passthruStartY[15]_i_1_n_5 ;
  wire [7:0]\int_passthruStartY_reg[15]_0 ;
  wire [15:0]\int_passthruStartY_reg[15]_1 ;
  wire int_task_ap_done;
  wire int_task_ap_done_i_1_n_5;
  wire int_task_ap_done_i_2_n_5;
  wire int_task_ap_done_i_3_n_5;
  wire [15:0]int_width0;
  wire \int_width[15]_i_1_n_5 ;
  wire \int_width_reg[10]_0 ;
  wire [3:0]\int_width_reg[10]_1 ;
  wire \int_width_reg[10]_2 ;
  wire \int_width_reg[10]_3 ;
  wire [10:0]\int_width_reg[11]_0 ;
  wire [10:0]\int_width_reg[11]_1 ;
  wire \int_width_reg[11]_2 ;
  wire \int_width_reg[11]_3 ;
  wire \int_width_reg[12]_0 ;
  wire [0:0]\int_width_reg[13]_0 ;
  wire [0:0]\int_width_reg[13]_1 ;
  wire [0:0]\int_width_reg[13]_2 ;
  wire [0:0]\int_width_reg[13]_3 ;
  wire [0:0]\int_width_reg[13]_4 ;
  wire [0:0]\int_width_reg[13]_5 ;
  wire [7:0]\int_width_reg[15]_0 ;
  wire \int_width_reg[1]_0 ;
  wire \int_width_reg[3]_0 ;
  wire \int_width_reg[4]_0 ;
  wire \int_width_reg[4]_1 ;
  wire [7:0]\int_width_reg[7]_0 ;
  wire \int_width_reg[8]_0 ;
  wire interrupt;
  wire \j_fu_110_reg[6] ;
  wire [7:0]maskId;
  wire or_ln1592_reg_1259;
  wire or_ln1918_2_reg_717_pp0_iter3_reg;
  wire or_ln1918_reg_710_pp0_iter3_reg;
  wire [2:0]\or_ln1918_reg_710_reg[0] ;
  wire \or_ln691_2_reg_4394[0]_i_10_n_5 ;
  wire \or_ln691_2_reg_4394[0]_i_11_n_5 ;
  wire \or_ln691_2_reg_4394[0]_i_12_n_5 ;
  wire \or_ln691_2_reg_4394[0]_i_20_n_5 ;
  wire \or_ln691_2_reg_4394[0]_i_28_n_5 ;
  wire \or_ln691_2_reg_4394[0]_i_29_n_5 ;
  wire \or_ln691_2_reg_4394[0]_i_30_n_5 ;
  wire \or_ln691_2_reg_4394[0]_i_31_n_5 ;
  wire \or_ln691_2_reg_4394[0]_i_32_n_5 ;
  wire \or_ln691_2_reg_4394[0]_i_33_n_5 ;
  wire \or_ln691_2_reg_4394[0]_i_34_n_5 ;
  wire \or_ln691_2_reg_4394[0]_i_35_n_5 ;
  wire \or_ln691_2_reg_4394[0]_i_36_n_5 ;
  wire \or_ln691_2_reg_4394[0]_i_5_n_5 ;
  wire \or_ln691_2_reg_4394[0]_i_6_n_5 ;
  wire \or_ln691_2_reg_4394[0]_i_7_n_5 ;
  wire \or_ln691_2_reg_4394[0]_i_8_n_5 ;
  wire \or_ln691_2_reg_4394[0]_i_9_n_5 ;
  wire [6:0]\or_ln691_2_reg_4394_reg[0] ;
  wire \or_ln691_2_reg_4394_reg[0]_i_3_n_10 ;
  wire \or_ln691_2_reg_4394_reg[0]_i_3_n_11 ;
  wire \or_ln691_2_reg_4394_reg[0]_i_3_n_12 ;
  wire \or_ln691_2_reg_4394_reg[0]_i_3_n_6 ;
  wire \or_ln691_2_reg_4394_reg[0]_i_3_n_7 ;
  wire \or_ln691_2_reg_4394_reg[0]_i_3_n_8 ;
  wire \or_ln691_2_reg_4394_reg[0]_i_3_n_9 ;
  wire [14:0]\or_ln691_2_reg_4394_reg[0]_i_4_0 ;
  wire \or_ln691_2_reg_4394_reg[0]_i_4_n_10 ;
  wire \or_ln691_2_reg_4394_reg[0]_i_4_n_11 ;
  wire \or_ln691_2_reg_4394_reg[0]_i_4_n_12 ;
  wire \or_ln691_2_reg_4394_reg[0]_i_4_n_6 ;
  wire \or_ln691_2_reg_4394_reg[0]_i_4_n_7 ;
  wire \or_ln691_2_reg_4394_reg[0]_i_4_n_8 ;
  wire \or_ln691_2_reg_4394_reg[0]_i_4_n_9 ;
  wire \or_ln691_6_reg_4401[0]_i_10_n_5 ;
  wire \or_ln691_6_reg_4401[0]_i_11_n_5 ;
  wire \or_ln691_6_reg_4401[0]_i_19_n_5 ;
  wire \or_ln691_6_reg_4401[0]_i_27_n_5 ;
  wire \or_ln691_6_reg_4401[0]_i_28_n_5 ;
  wire \or_ln691_6_reg_4401[0]_i_29_n_5 ;
  wire \or_ln691_6_reg_4401[0]_i_30_n_5 ;
  wire \or_ln691_6_reg_4401[0]_i_31_n_5 ;
  wire \or_ln691_6_reg_4401[0]_i_32_n_5 ;
  wire \or_ln691_6_reg_4401[0]_i_33_n_5 ;
  wire \or_ln691_6_reg_4401[0]_i_34_n_5 ;
  wire \or_ln691_6_reg_4401[0]_i_35_n_5 ;
  wire \or_ln691_6_reg_4401[0]_i_4_n_5 ;
  wire \or_ln691_6_reg_4401[0]_i_5_n_5 ;
  wire \or_ln691_6_reg_4401[0]_i_6_n_5 ;
  wire \or_ln691_6_reg_4401[0]_i_7_n_5 ;
  wire \or_ln691_6_reg_4401[0]_i_8_n_5 ;
  wire \or_ln691_6_reg_4401[0]_i_9_n_5 ;
  wire [6:0]\or_ln691_6_reg_4401_reg[0] ;
  wire [6:0]\or_ln691_6_reg_4401_reg[0]_0 ;
  wire \or_ln691_6_reg_4401_reg[0]_i_2_n_10 ;
  wire \or_ln691_6_reg_4401_reg[0]_i_2_n_11 ;
  wire \or_ln691_6_reg_4401_reg[0]_i_2_n_12 ;
  wire \or_ln691_6_reg_4401_reg[0]_i_2_n_6 ;
  wire \or_ln691_6_reg_4401_reg[0]_i_2_n_7 ;
  wire \or_ln691_6_reg_4401_reg[0]_i_2_n_8 ;
  wire \or_ln691_6_reg_4401_reg[0]_i_2_n_9 ;
  wire \or_ln691_6_reg_4401_reg[0]_i_3_n_10 ;
  wire \or_ln691_6_reg_4401_reg[0]_i_3_n_11 ;
  wire \or_ln691_6_reg_4401_reg[0]_i_3_n_12 ;
  wire \or_ln691_6_reg_4401_reg[0]_i_3_n_6 ;
  wire \or_ln691_6_reg_4401_reg[0]_i_3_n_7 ;
  wire \or_ln691_6_reg_4401_reg[0]_i_3_n_8 ;
  wire \or_ln691_6_reg_4401_reg[0]_i_3_n_9 ;
  wire [47:0]out;
  wire [0:0]outpix_val_V_23_reg_4449;
  wire [0:0]outpix_val_V_50_reg_4444;
  wire [7:0]outpix_val_V_51_reg_4329_pp0_iter12_reg;
  wire [5:0]outpix_val_V_54_reg_4339_pp0_iter12_reg;
  wire \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[7]__0 ;
  wire [7:0]ovrlayId;
  wire \p_0_3_0_0_0248379_lcssa395_fu_222_reg[5] ;
  wire [47:0]\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] ;
  wire p_0_in;
  wire p_0_in6_in;
  wire p_1_in1_in;
  wire [7:2]p_26_in;
  wire p_reg_reg_i_18__0_n_5;
  wire [1:0]passthruEndX;
  wire [1:0]passthruStartX;
  wire phi_ln991_loc_fu_116;
  wire [7:0]pixIn9_read_reg_647_pp0_iter2_reg;
  wire [5:0]q0;
  wire \q0_reg[2] ;
  wire \q0_reg[5] ;
  wire [5:0]\q0_reg[6] ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[7] ;
  wire [5:0]q1;
  wire \q1_reg[2] ;
  wire \q1_reg[6] ;
  wire [5:0]\q1_reg[7] ;
  wire \rSerie_V_reg[0] ;
  wire \rSerie_V_reg[21] ;
  wire \rSerie_V_reg[24] ;
  wire [3:0]rampStart_load_reg_1167;
  wire \rampStart_load_reg_1167_reg[0] ;
  wire \rampStart_load_reg_1167_reg[3] ;
  wire [2:0]\rampStart_load_reg_1167_reg[4] ;
  wire \rampStart_load_reg_1167_reg[4]_0 ;
  wire \rampStart_reg[0] ;
  wire [6:0]\rampStart_reg[7] ;
  wire [15:0]rdata;
  wire \rdata[0]_i_12_n_5 ;
  wire \rdata[0]_i_13_n_5 ;
  wire \rdata[0]_i_14_n_5 ;
  wire \rdata[0]_i_15_n_5 ;
  wire \rdata[0]_i_2_n_5 ;
  wire \rdata[0]_i_3_n_5 ;
  wire \rdata[0]_i_5_n_5 ;
  wire \rdata[0]_i_6_n_5 ;
  wire \rdata[0]_i_7_n_5 ;
  wire \rdata[0]_i_8_n_5 ;
  wire \rdata[0]_i_9_n_5 ;
  wire \rdata[10]_i_3_n_5 ;
  wire \rdata[10]_i_4_n_5 ;
  wire \rdata[10]_i_5_n_5 ;
  wire \rdata[10]_i_6_n_5 ;
  wire \rdata[10]_i_7_n_5 ;
  wire \rdata[10]_i_8_n_5 ;
  wire \rdata[10]_i_9_n_5 ;
  wire \rdata[11]_i_3_n_5 ;
  wire \rdata[11]_i_4_n_5 ;
  wire \rdata[11]_i_5_n_5 ;
  wire \rdata[11]_i_6_n_5 ;
  wire \rdata[11]_i_7_n_5 ;
  wire \rdata[11]_i_8_n_5 ;
  wire \rdata[11]_i_9_n_5 ;
  wire \rdata[12]_i_3_n_5 ;
  wire \rdata[12]_i_4_n_5 ;
  wire \rdata[12]_i_5_n_5 ;
  wire \rdata[12]_i_6_n_5 ;
  wire \rdata[12]_i_7_n_5 ;
  wire \rdata[12]_i_8_n_5 ;
  wire \rdata[12]_i_9_n_5 ;
  wire \rdata[13]_i_3_n_5 ;
  wire \rdata[13]_i_4_n_5 ;
  wire \rdata[13]_i_5_n_5 ;
  wire \rdata[13]_i_6_n_5 ;
  wire \rdata[13]_i_7_n_5 ;
  wire \rdata[13]_i_8_n_5 ;
  wire \rdata[13]_i_9_n_5 ;
  wire \rdata[14]_i_3_n_5 ;
  wire \rdata[14]_i_4_n_5 ;
  wire \rdata[14]_i_5_n_5 ;
  wire \rdata[14]_i_6_n_5 ;
  wire \rdata[14]_i_7_n_5 ;
  wire \rdata[14]_i_8_n_5 ;
  wire \rdata[14]_i_9_n_5 ;
  wire \rdata[15]_i_10_n_5 ;
  wire \rdata[15]_i_11_n_5 ;
  wire \rdata[15]_i_4_n_5 ;
  wire \rdata[15]_i_5_n_5 ;
  wire \rdata[15]_i_6_n_5 ;
  wire \rdata[15]_i_7_n_5 ;
  wire \rdata[15]_i_8_n_5 ;
  wire \rdata[15]_i_9_n_5 ;
  wire \rdata[1]_i_10_n_5 ;
  wire \rdata[1]_i_11_n_5 ;
  wire \rdata[1]_i_12_n_5 ;
  wire \rdata[1]_i_13_n_5 ;
  wire \rdata[1]_i_14_n_5 ;
  wire \rdata[1]_i_2_n_5 ;
  wire \rdata[1]_i_3_n_5 ;
  wire \rdata[1]_i_5_n_5 ;
  wire \rdata[1]_i_9_n_5 ;
  wire \rdata[2]_i_10_n_5 ;
  wire \rdata[2]_i_11_n_5 ;
  wire \rdata[2]_i_2_n_5 ;
  wire \rdata[2]_i_3_n_5 ;
  wire \rdata[2]_i_5_n_5 ;
  wire \rdata[2]_i_6_n_5 ;
  wire \rdata[2]_i_7_n_5 ;
  wire \rdata[2]_i_8_n_5 ;
  wire \rdata[2]_i_9_n_5 ;
  wire \rdata[3]_i_10_n_5 ;
  wire \rdata[3]_i_11_n_5 ;
  wire \rdata[3]_i_2_n_5 ;
  wire \rdata[3]_i_3_n_5 ;
  wire \rdata[3]_i_5_n_5 ;
  wire \rdata[3]_i_6_n_5 ;
  wire \rdata[3]_i_7_n_5 ;
  wire \rdata[3]_i_8_n_5 ;
  wire \rdata[3]_i_9_n_5 ;
  wire \rdata[4]_i_10_n_5 ;
  wire \rdata[4]_i_11_n_5 ;
  wire \rdata[4]_i_2_n_5 ;
  wire \rdata[4]_i_3_n_5 ;
  wire \rdata[4]_i_5_n_5 ;
  wire \rdata[4]_i_6_n_5 ;
  wire \rdata[4]_i_7_n_5 ;
  wire \rdata[4]_i_8_n_5 ;
  wire \rdata[4]_i_9_n_5 ;
  wire \rdata[5]_i_10_n_5 ;
  wire \rdata[5]_i_11_n_5 ;
  wire \rdata[5]_i_12_n_5 ;
  wire \rdata[5]_i_13_n_5 ;
  wire \rdata[5]_i_2_n_5 ;
  wire \rdata[5]_i_3_n_5 ;
  wire \rdata[5]_i_4_n_5 ;
  wire \rdata[5]_i_5_n_5 ;
  wire \rdata[5]_i_8_n_5 ;
  wire \rdata[5]_i_9_n_5 ;
  wire \rdata[6]_i_10_n_5 ;
  wire \rdata[6]_i_2_n_5 ;
  wire \rdata[6]_i_3_n_5 ;
  wire \rdata[6]_i_4_n_5 ;
  wire \rdata[6]_i_5_n_5 ;
  wire \rdata[6]_i_6_n_5 ;
  wire \rdata[6]_i_7_n_5 ;
  wire \rdata[6]_i_8_n_5 ;
  wire \rdata[6]_i_9_n_5 ;
  wire \rdata[7]_i_10_n_5 ;
  wire \rdata[7]_i_11_n_5 ;
  wire \rdata[7]_i_2_n_5 ;
  wire \rdata[7]_i_3_n_5 ;
  wire \rdata[7]_i_5_n_5 ;
  wire \rdata[7]_i_6_n_5 ;
  wire \rdata[7]_i_7_n_5 ;
  wire \rdata[7]_i_8_n_5 ;
  wire \rdata[7]_i_9_n_5 ;
  wire \rdata[8]_i_2_n_5 ;
  wire \rdata[8]_i_4_n_5 ;
  wire \rdata[8]_i_5_n_5 ;
  wire \rdata[8]_i_6_n_5 ;
  wire \rdata[8]_i_7_n_5 ;
  wire \rdata[8]_i_8_n_5 ;
  wire \rdata[8]_i_9_n_5 ;
  wire \rdata[9]_i_3_n_5 ;
  wire \rdata[9]_i_4_n_5 ;
  wire \rdata[9]_i_5_n_5 ;
  wire \rdata[9]_i_6_n_5 ;
  wire \rdata[9]_i_7_n_5 ;
  wire \rdata[9]_i_8_n_5 ;
  wire \rdata[9]_i_9_n_5 ;
  wire \rdata_reg[0]_i_10_n_5 ;
  wire \rdata_reg[0]_i_11_n_5 ;
  wire \rdata_reg[0]_i_4_n_5 ;
  wire \rdata_reg[10]_i_2_n_5 ;
  wire \rdata_reg[11]_i_2_n_5 ;
  wire \rdata_reg[12]_i_2_n_5 ;
  wire \rdata_reg[13]_i_2_n_5 ;
  wire \rdata_reg[14]_i_2_n_5 ;
  wire \rdata_reg[15]_i_3_n_5 ;
  wire \rdata_reg[1]_i_4_n_5 ;
  wire \rdata_reg[1]_i_6_n_5 ;
  wire \rdata_reg[1]_i_7_n_5 ;
  wire \rdata_reg[1]_i_8_n_5 ;
  wire \rdata_reg[2]_i_4_n_5 ;
  wire \rdata_reg[3]_i_4_n_5 ;
  wire \rdata_reg[4]_i_4_n_5 ;
  wire \rdata_reg[5]_i_6_n_5 ;
  wire \rdata_reg[5]_i_7_n_5 ;
  wire \rdata_reg[7]_i_4_n_5 ;
  wire \rdata_reg[8]_i_3_n_5 ;
  wire \rdata_reg[9]_i_2_n_5 ;
  wire [7:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARVALID;
  wire [7:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [15:0]s_axi_CTRL_WDATA;
  wire [1:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire \select_ln1929_reg_426_reg[6] ;
  wire [0:0]\select_ln1929_reg_426_reg[6]_0 ;
  wire \sub_ln229_1_reg_4138[0]_i_10_n_5 ;
  wire \sub_ln229_1_reg_4138[0]_i_11_n_5 ;
  wire \sub_ln229_1_reg_4138[0]_i_12_n_5 ;
  wire \sub_ln229_1_reg_4138[0]_i_4_n_5 ;
  wire \sub_ln229_1_reg_4138[0]_i_5_n_5 ;
  wire \sub_ln229_1_reg_4138[0]_i_6_n_5 ;
  wire \sub_ln229_1_reg_4138[0]_i_7_n_5 ;
  wire \sub_ln229_1_reg_4138[0]_i_8_n_5 ;
  wire \sub_ln229_1_reg_4138[0]_i_9_n_5 ;
  wire \sub_ln229_1_reg_4138[10]_i_10_n_5 ;
  wire \sub_ln229_1_reg_4138[10]_i_3_n_5 ;
  wire \sub_ln229_1_reg_4138[10]_i_5_n_5 ;
  wire \sub_ln229_1_reg_4138[10]_i_6_n_5 ;
  wire \sub_ln229_1_reg_4138[10]_i_7_n_5 ;
  wire \sub_ln229_1_reg_4138[10]_i_8_n_5 ;
  wire \sub_ln229_1_reg_4138[7]_i_10_n_5 ;
  wire \sub_ln229_1_reg_4138[7]_i_11_n_5 ;
  wire \sub_ln229_1_reg_4138[7]_i_12_n_5 ;
  wire \sub_ln229_1_reg_4138[7]_i_13_n_5 ;
  wire \sub_ln229_1_reg_4138[7]_i_14_n_5 ;
  wire \sub_ln229_1_reg_4138[7]_i_15_n_5 ;
  wire \sub_ln229_1_reg_4138[7]_i_16_n_5 ;
  wire \sub_ln229_1_reg_4138[7]_i_17_n_5 ;
  wire \sub_ln229_1_reg_4138[7]_i_20_n_5 ;
  wire \sub_ln229_1_reg_4138[7]_i_22_n_5 ;
  wire \sub_ln229_1_reg_4138[7]_i_24_n_5 ;
  wire \sub_ln229_1_reg_4138[7]_i_4_n_5 ;
  wire \sub_ln229_1_reg_4138[7]_i_5_n_5 ;
  wire \sub_ln229_1_reg_4138[7]_i_7_n_5 ;
  wire \sub_ln229_1_reg_4138[7]_i_8_n_5 ;
  wire \sub_ln229_1_reg_4138[7]_i_9_n_5 ;
  wire [2:0]\sub_ln229_1_reg_4138_reg[0] ;
  wire \sub_ln229_1_reg_4138_reg[0]_i_1_n_10 ;
  wire \sub_ln229_1_reg_4138_reg[0]_i_1_n_11 ;
  wire \sub_ln229_1_reg_4138_reg[0]_i_1_n_12 ;
  wire \sub_ln229_1_reg_4138_reg[0]_i_1_n_5 ;
  wire \sub_ln229_1_reg_4138_reg[0]_i_1_n_6 ;
  wire \sub_ln229_1_reg_4138_reg[0]_i_1_n_7 ;
  wire \sub_ln229_1_reg_4138_reg[0]_i_1_n_8 ;
  wire \sub_ln229_1_reg_4138_reg[0]_i_1_n_9 ;
  wire [10:0]\sub_ln229_1_reg_4138_reg[10] ;
  wire [0:0]\sub_ln229_1_reg_4138_reg[10]_0 ;
  wire \sub_ln229_1_reg_4138_reg[10]_i_2_n_11 ;
  wire \sub_ln229_1_reg_4138_reg[10]_i_2_n_12 ;
  wire [1:0]\sub_ln229_1_reg_4138_reg[7] ;
  wire \sub_ln229_1_reg_4138_reg[7]_i_1_n_10 ;
  wire \sub_ln229_1_reg_4138_reg[7]_i_1_n_11 ;
  wire \sub_ln229_1_reg_4138_reg[7]_i_1_n_12 ;
  wire \sub_ln229_1_reg_4138_reg[7]_i_1_n_5 ;
  wire \sub_ln229_1_reg_4138_reg[7]_i_1_n_6 ;
  wire \sub_ln229_1_reg_4138_reg[7]_i_1_n_7 ;
  wire \sub_ln229_1_reg_4138_reg[7]_i_1_n_8 ;
  wire \sub_ln229_1_reg_4138_reg[7]_i_1_n_9 ;
  wire \sub_ln229_reg_4129[0]_i_10_n_5 ;
  wire \sub_ln229_reg_4129[0]_i_11_n_5 ;
  wire \sub_ln229_reg_4129[0]_i_12_n_5 ;
  wire \sub_ln229_reg_4129[0]_i_4_n_5 ;
  wire \sub_ln229_reg_4129[0]_i_5_n_5 ;
  wire \sub_ln229_reg_4129[0]_i_6_n_5 ;
  wire \sub_ln229_reg_4129[0]_i_7_n_5 ;
  wire \sub_ln229_reg_4129[0]_i_8_n_5 ;
  wire \sub_ln229_reg_4129[0]_i_9_n_5 ;
  wire \sub_ln229_reg_4129[10]_i_3_n_5 ;
  wire \sub_ln229_reg_4129[10]_i_5_n_5 ;
  wire \sub_ln229_reg_4129[10]_i_6_n_5 ;
  wire \sub_ln229_reg_4129[10]_i_7_n_5 ;
  wire \sub_ln229_reg_4129[7]_i_10_n_5 ;
  wire \sub_ln229_reg_4129[7]_i_11_n_5 ;
  wire \sub_ln229_reg_4129[7]_i_12_n_5 ;
  wire \sub_ln229_reg_4129[7]_i_13_n_5 ;
  wire \sub_ln229_reg_4129[7]_i_14_n_5 ;
  wire \sub_ln229_reg_4129[7]_i_15_n_5 ;
  wire \sub_ln229_reg_4129[7]_i_16_n_5 ;
  wire \sub_ln229_reg_4129[7]_i_17_n_5 ;
  wire \sub_ln229_reg_4129[7]_i_4_n_5 ;
  wire \sub_ln229_reg_4129[7]_i_5_n_5 ;
  wire \sub_ln229_reg_4129[7]_i_7_n_5 ;
  wire \sub_ln229_reg_4129[7]_i_8_n_5 ;
  wire \sub_ln229_reg_4129[7]_i_9_n_5 ;
  wire [2:0]\sub_ln229_reg_4129_reg[0] ;
  wire \sub_ln229_reg_4129_reg[0]_i_1_n_10 ;
  wire \sub_ln229_reg_4129_reg[0]_i_1_n_11 ;
  wire \sub_ln229_reg_4129_reg[0]_i_1_n_12 ;
  wire \sub_ln229_reg_4129_reg[0]_i_1_n_5 ;
  wire \sub_ln229_reg_4129_reg[0]_i_1_n_6 ;
  wire \sub_ln229_reg_4129_reg[0]_i_1_n_7 ;
  wire \sub_ln229_reg_4129_reg[0]_i_1_n_8 ;
  wire \sub_ln229_reg_4129_reg[0]_i_1_n_9 ;
  wire [10:0]\sub_ln229_reg_4129_reg[10] ;
  wire [0:0]\sub_ln229_reg_4129_reg[10]_0 ;
  wire \sub_ln229_reg_4129_reg[10]_i_2_n_11 ;
  wire \sub_ln229_reg_4129_reg[10]_i_2_n_12 ;
  wire [1:0]\sub_ln229_reg_4129_reg[7] ;
  wire \sub_ln229_reg_4129_reg[7]_i_1_n_10 ;
  wire \sub_ln229_reg_4129_reg[7]_i_1_n_11 ;
  wire \sub_ln229_reg_4129_reg[7]_i_1_n_12 ;
  wire \sub_ln229_reg_4129_reg[7]_i_1_n_5 ;
  wire \sub_ln229_reg_4129_reg[7]_i_1_n_6 ;
  wire \sub_ln229_reg_4129_reg[7]_i_1_n_7 ;
  wire \sub_ln229_reg_4129_reg[7]_i_1_n_8 ;
  wire \sub_ln229_reg_4129_reg[7]_i_1_n_9 ;
  wire \tmp_last_V_reg_405[0]_i_10_n_5 ;
  wire \tmp_last_V_reg_405[0]_i_11_n_5 ;
  wire \tmp_last_V_reg_405[0]_i_12_n_5 ;
  wire \tmp_last_V_reg_405[0]_i_13_n_5 ;
  wire \tmp_last_V_reg_405[0]_i_8_n_5 ;
  wire [7:0]\tmp_last_V_reg_405_reg[0] ;
  wire \tmp_last_V_reg_405_reg[0]_0 ;
  wire \tpgBackground_U0/g0_b0_i_17_n_5 ;
  wire \tpgBackground_U0/g0_b0_i_18_n_5 ;
  wire \tpgBackground_U0/g0_b0_i_19_n_5 ;
  wire \tpgBackground_U0/g0_b0_i_20_n_5 ;
  wire \tpgBackground_U0/g0_b0_i_21_n_5 ;
  wire \tpgBackground_U0/g0_b0_i_22_n_5 ;
  wire \tpgBackground_U0/g0_b0_i_23_n_5 ;
  wire \tpgBackground_U0/g0_b0_i_24_n_5 ;
  wire \tpgBackground_U0/g0_b0_i_25_n_5 ;
  wire \tpgBackground_U0/g0_b0_i_26_n_5 ;
  wire \tpgBackground_U0/g0_b0_i_36_n_5 ;
  wire \tpgBackground_U0/g0_b0_i_37_n_5 ;
  wire \tpgBackground_U0/g0_b0_i_38_n_5 ;
  wire \tpgBackground_U0/g0_b0_i_39_n_5 ;
  wire \tpgBackground_U0/g0_b0_i_40_n_5 ;
  wire \tpgBackground_U0/g0_b0_i_41_n_5 ;
  wire [0:0]trunc_ln320_reg_4408;
  wire [2:0]trunc_ln518_reg_1186;
  wire [9:0]\vBarSel_reg[2]_i_4 ;
  wire \vHatch[0]_i_10_n_5 ;
  wire \vHatch[0]_i_11_n_5 ;
  wire \vHatch[0]_i_12_n_5 ;
  wire [8:0]\vHatch[0]_i_3 ;
  wire \vHatch[0]_i_4_0 ;
  wire \vHatch[0]_i_7_n_5 ;
  wire \vHatch[0]_i_8_n_5 ;
  wire \vHatch[0]_i_9_n_5 ;
  wire waddr;
  wire \waddr_reg_n_5_[0] ;
  wire \waddr_reg_n_5_[1] ;
  wire \waddr_reg_n_5_[2] ;
  wire \waddr_reg_n_5_[3] ;
  wire \waddr_reg_n_5_[4] ;
  wire \waddr_reg_n_5_[5] ;
  wire \waddr_reg_n_5_[6] ;
  wire \waddr_reg_n_5_[7] ;
  wire \xCount_V[9]_i_10_n_5 ;
  wire \xCount_V[9]_i_11_n_5 ;
  wire \xCount_V[9]_i_12_n_5 ;
  wire \xCount_V[9]_i_13_n_5 ;
  wire \xCount_V[9]_i_14_n_5 ;
  wire \xCount_V[9]_i_15_n_5 ;
  wire \xCount_V[9]_i_16_n_5 ;
  wire \xCount_V[9]_i_7_n_5 ;
  wire \xCount_V[9]_i_8_n_5 ;
  wire \xCount_V[9]_i_9_n_5 ;
  wire [7:0]\xCount_V_1_reg[7] ;
  wire [0:0]\xCount_V_1_reg[8] ;
  wire [7:0]\xCount_V_2_reg[7] ;
  wire [0:0]\xCount_V_2_reg[8] ;
  wire [7:0]\xCount_V_3_reg[7] ;
  wire [0:0]\xCount_V_3_reg[8] ;
  wire \xCount_V_6[9]_i_29 ;
  wire \xCount_V_6[9]_i_29_0 ;
  wire \xCount_V_6_reg[3] ;
  wire [1:0]\xCount_V_6_reg[6] ;
  wire \xCount_V_6_reg[7] ;
  wire [0:0]\xCount_V_6_reg[7]_0 ;
  wire \xCount_V_6_reg[9]_i_5 ;
  wire \xCount_V_6_reg[9]_i_5_0 ;
  wire [3:0]\xCount_V_7[8]_i_4 ;
  wire \xCount_V_7_reg[3] ;
  wire [1:0]\xCount_V_7_reg[6] ;
  wire [2:0]\xCount_V_7_reg[7]_i_2 ;
  wire [7:0]\xCount_V_reg[7] ;
  wire [0:0]\xCount_V_reg[8] ;
  wire [9:0]\xCount_V_reg[9]_i_5_0 ;
  wire \xCount_V_reg[9]_i_5_n_10 ;
  wire \xCount_V_reg[9]_i_5_n_11 ;
  wire \xCount_V_reg[9]_i_5_n_12 ;
  wire \xCount_V_reg[9]_i_5_n_9 ;
  wire [0:0]\x_4_reg_4018_pp0_iter10_reg_reg[15] ;
  wire [0:0]\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 ;
  wire [14:0]x_4_reg_4018_pp0_iter8_reg;
  wire x_fu_470;
  wire \yCount_V_2_reg[5] ;
  wire \yCount_V_2_reg[8] ;
  wire [7:0]\yCount_V_3_reg[7] ;
  wire [7:0]\yCount_V_reg[7] ;
  wire \zonePlateVDelta[15]_i_10_n_5 ;
  wire \zonePlateVDelta[15]_i_4_n_5 ;
  wire \zonePlateVDelta[15]_i_5_n_5 ;
  wire \zonePlateVDelta[15]_i_6_n_5 ;
  wire \zonePlateVDelta[15]_i_7_n_5 ;
  wire \zonePlateVDelta[15]_i_8_n_5 ;
  wire \zonePlateVDelta[15]_i_9_n_5 ;
  wire \zonePlateVDelta[7]_i_10_n_5 ;
  wire \zonePlateVDelta[7]_i_3_n_5 ;
  wire \zonePlateVDelta[7]_i_4_n_5 ;
  wire \zonePlateVDelta[7]_i_5_n_5 ;
  wire \zonePlateVDelta[7]_i_6_n_5 ;
  wire \zonePlateVDelta[7]_i_7_n_5 ;
  wire \zonePlateVDelta[7]_i_8_n_5 ;
  wire \zonePlateVDelta[7]_i_9_n_5 ;
  wire [0:0]\zonePlateVDelta_reg[15] ;
  wire [14:0]\zonePlateVDelta_reg[15]_i_2_0 ;
  wire \zonePlateVDelta_reg[15]_i_2_n_10 ;
  wire \zonePlateVDelta_reg[15]_i_2_n_11 ;
  wire \zonePlateVDelta_reg[15]_i_2_n_12 ;
  wire \zonePlateVDelta_reg[15]_i_2_n_6 ;
  wire \zonePlateVDelta_reg[15]_i_2_n_7 ;
  wire \zonePlateVDelta_reg[15]_i_2_n_8 ;
  wire \zonePlateVDelta_reg[15]_i_2_n_9 ;
  wire \zonePlateVDelta_reg[7]_i_2_n_10 ;
  wire \zonePlateVDelta_reg[7]_i_2_n_11 ;
  wire \zonePlateVDelta_reg[7]_i_2_n_12 ;
  wire \zonePlateVDelta_reg[7]_i_2_n_5 ;
  wire \zonePlateVDelta_reg[7]_i_2_n_6 ;
  wire \zonePlateVDelta_reg[7]_i_2_n_7 ;
  wire \zonePlateVDelta_reg[7]_i_2_n_8 ;
  wire \zonePlateVDelta_reg[7]_i_2_n_9 ;
  wire [7:6]\NLW_ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:5]NLW_g0_b0__0_i_1_CO_UNCONNECTED;
  wire [7:0]NLW_g0_b0__0_i_1_O_UNCONNECTED;
  wire [7:5]NLW_g0_b0__2_i_4_CO_UNCONNECTED;
  wire [7:0]NLW_g0_b0__2_i_4_O_UNCONNECTED;
  wire [7:5]NLW_g0_b0_i_1_CO_UNCONNECTED;
  wire [7:0]NLW_g0_b0_i_1_O_UNCONNECTED;
  wire [7:4]\NLW_icmp_ln1072_8_reg_4134_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln1072_8_reg_4134_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:4]\NLW_icmp_ln1072_reg_4125_reg[0]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln1072_reg_4125_reg[0]_i_3_O_UNCONNECTED ;
  wire [7:6]\NLW_icmp_ln1428_1_reg_550_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln1428_1_reg_550_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_or_ln691_2_reg_4394_reg[0]_i_3_O_UNCONNECTED ;
  wire [7:0]\NLW_or_ln691_2_reg_4394_reg[0]_i_4_O_UNCONNECTED ;
  wire [7:0]\NLW_or_ln691_6_reg_4401_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_or_ln691_6_reg_4401_reg[0]_i_3_O_UNCONNECTED ;
  wire [7:1]\NLW_sub_ln229_1_reg_4138_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:2]\NLW_sub_ln229_1_reg_4138_reg[10]_i_2_CO_UNCONNECTED ;
  wire [7:3]\NLW_sub_ln229_1_reg_4138_reg[10]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_sub_ln229_1_reg_4138_reg[7]_i_1_O_UNCONNECTED ;
  wire [7:1]\NLW_sub_ln229_reg_4129_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:2]\NLW_sub_ln229_reg_4129_reg[10]_i_2_CO_UNCONNECTED ;
  wire [7:3]\NLW_sub_ln229_reg_4129_reg[10]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_sub_ln229_reg_4129_reg[7]_i_1_O_UNCONNECTED ;
  wire [7:5]\NLW_xCount_V_reg[9]_i_5_CO_UNCONNECTED ;
  wire [7:0]\NLW_xCount_V_reg[9]_i_5_O_UNCONNECTED ;
  wire [7:7]\NLW_zonePlateVDelta_reg[15]_i_2_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \B_V_data_1_payload_A[0]_i_1__3 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(out[8]),
        .I3(out[0]),
        .O(\int_colorFormat_reg[0]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \B_V_data_1_payload_A[10]_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(out[18]),
        .I3(out[10]),
        .O(\int_colorFormat_reg[0]_1 [10]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \B_V_data_1_payload_A[11]_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(out[19]),
        .I3(out[11]),
        .O(\int_colorFormat_reg[0]_1 [11]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \B_V_data_1_payload_A[12]_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(out[20]),
        .I3(out[12]),
        .O(\int_colorFormat_reg[0]_1 [12]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \B_V_data_1_payload_A[13]_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(out[21]),
        .I3(out[13]),
        .O(\int_colorFormat_reg[0]_1 [13]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \B_V_data_1_payload_A[14]_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(out[22]),
        .I3(out[14]),
        .O(\int_colorFormat_reg[0]_1 [14]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \B_V_data_1_payload_A[15]_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(out[23]),
        .I3(out[15]),
        .O(\int_colorFormat_reg[0]_1 [15]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(out[9]),
        .I3(out[1]),
        .O(\int_colorFormat_reg[0]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \B_V_data_1_payload_A[24]_i_1 
       (.I0(\int_colorFormat_reg[0]_0 ),
        .I1(\int_colorFormat_reg[7]_0 ),
        .I2(out[24]),
        .I3(out[32]),
        .O(\int_colorFormat_reg[0]_1 [16]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \B_V_data_1_payload_A[25]_i_1 
       (.I0(\int_colorFormat_reg[0]_0 ),
        .I1(\int_colorFormat_reg[7]_0 ),
        .I2(out[25]),
        .I3(out[33]),
        .O(\int_colorFormat_reg[0]_1 [17]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \B_V_data_1_payload_A[26]_i_1 
       (.I0(\int_colorFormat_reg[0]_0 ),
        .I1(\int_colorFormat_reg[7]_0 ),
        .I2(out[26]),
        .I3(out[34]),
        .O(\int_colorFormat_reg[0]_1 [18]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \B_V_data_1_payload_A[27]_i_1 
       (.I0(\int_colorFormat_reg[0]_0 ),
        .I1(\int_colorFormat_reg[7]_0 ),
        .I2(out[27]),
        .I3(out[35]),
        .O(\int_colorFormat_reg[0]_1 [19]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \B_V_data_1_payload_A[28]_i_1 
       (.I0(\int_colorFormat_reg[0]_0 ),
        .I1(\int_colorFormat_reg[7]_0 ),
        .I2(out[28]),
        .I3(out[36]),
        .O(\int_colorFormat_reg[0]_1 [20]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \B_V_data_1_payload_A[29]_i_1 
       (.I0(\int_colorFormat_reg[0]_0 ),
        .I1(\int_colorFormat_reg[7]_0 ),
        .I2(out[29]),
        .I3(out[37]),
        .O(\int_colorFormat_reg[0]_1 [21]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \B_V_data_1_payload_A[2]_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(out[10]),
        .I3(out[2]),
        .O(\int_colorFormat_reg[0]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \B_V_data_1_payload_A[30]_i_1 
       (.I0(\int_colorFormat_reg[0]_0 ),
        .I1(\int_colorFormat_reg[7]_0 ),
        .I2(out[30]),
        .I3(out[38]),
        .O(\int_colorFormat_reg[0]_1 [22]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \B_V_data_1_payload_A[31]_i_1 
       (.I0(\int_colorFormat_reg[0]_0 ),
        .I1(\int_colorFormat_reg[7]_0 ),
        .I2(out[31]),
        .I3(out[39]),
        .O(\int_colorFormat_reg[0]_1 [23]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \B_V_data_1_payload_A[32]_i_1 
       (.I0(\int_colorFormat_reg[0]_0 ),
        .I1(\int_colorFormat_reg[7]_0 ),
        .I2(out[32]),
        .I3(out[40]),
        .O(\int_colorFormat_reg[0]_1 [24]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \B_V_data_1_payload_A[33]_i_1 
       (.I0(\int_colorFormat_reg[0]_0 ),
        .I1(\int_colorFormat_reg[7]_0 ),
        .I2(out[33]),
        .I3(out[41]),
        .O(\int_colorFormat_reg[0]_1 [25]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \B_V_data_1_payload_A[34]_i_1 
       (.I0(\int_colorFormat_reg[0]_0 ),
        .I1(\int_colorFormat_reg[7]_0 ),
        .I2(out[34]),
        .I3(out[42]),
        .O(\int_colorFormat_reg[0]_1 [26]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \B_V_data_1_payload_A[35]_i_1 
       (.I0(\int_colorFormat_reg[0]_0 ),
        .I1(\int_colorFormat_reg[7]_0 ),
        .I2(out[35]),
        .I3(out[43]),
        .O(\int_colorFormat_reg[0]_1 [27]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \B_V_data_1_payload_A[36]_i_1 
       (.I0(\int_colorFormat_reg[0]_0 ),
        .I1(\int_colorFormat_reg[7]_0 ),
        .I2(out[36]),
        .I3(out[44]),
        .O(\int_colorFormat_reg[0]_1 [28]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \B_V_data_1_payload_A[37]_i_1 
       (.I0(\int_colorFormat_reg[0]_0 ),
        .I1(\int_colorFormat_reg[7]_0 ),
        .I2(out[37]),
        .I3(out[45]),
        .O(\int_colorFormat_reg[0]_1 [29]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \B_V_data_1_payload_A[38]_i_1 
       (.I0(\int_colorFormat_reg[0]_0 ),
        .I1(\int_colorFormat_reg[7]_0 ),
        .I2(out[38]),
        .I3(out[46]),
        .O(\int_colorFormat_reg[0]_1 [30]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \B_V_data_1_payload_A[39]_i_1 
       (.I0(\int_colorFormat_reg[0]_0 ),
        .I1(\int_colorFormat_reg[7]_0 ),
        .I2(out[39]),
        .I3(out[47]),
        .O(\int_colorFormat_reg[0]_1 [31]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \B_V_data_1_payload_A[3]_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(out[11]),
        .I3(out[3]),
        .O(\int_colorFormat_reg[0]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \B_V_data_1_payload_A[4]_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(out[12]),
        .I3(out[4]),
        .O(\int_colorFormat_reg[0]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \B_V_data_1_payload_A[5]_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(out[13]),
        .I3(out[5]),
        .O(\int_colorFormat_reg[0]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \B_V_data_1_payload_A[6]_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(out[14]),
        .I3(out[6]),
        .O(\int_colorFormat_reg[0]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \B_V_data_1_payload_A[7]_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(out[15]),
        .I3(out[7]),
        .O(\int_colorFormat_reg[0]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \B_V_data_1_payload_A[8]_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(out[16]),
        .I3(out[8]),
        .O(\int_colorFormat_reg[0]_1 [8]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \B_V_data_1_payload_A[9]_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(out[17]),
        .I3(out[9]),
        .O(\int_colorFormat_reg[0]_1 [9]));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_state[1]_i_1__4 
       (.I0(ap_rst_n),
        .O(RSTC));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h8BFB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_CTRL_RREADY),
        .I1(s_axi_CTRL_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_CTRL_ARVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_CTRL_ARVALID),
        .I2(s_axi_CTRL_RREADY),
        .I3(s_axi_CTRL_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_5 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_5 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(RSTC));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_5 ),
        .Q(s_axi_CTRL_RVALID),
        .R(RSTC));
  LUT5 #(
    .INIT(32'hAE0CAE3F)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_CTRL_BREADY),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_CTRL_AWVALID),
        .I3(s_axi_CTRL_BVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[1]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_CTRL_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_CTRL_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_CTRL_WVALID),
        .I2(s_axi_CTRL_BREADY),
        .I3(s_axi_CTRL_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_5 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_5 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(RSTC));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_5 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(RSTC));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_5 ),
        .Q(s_axi_CTRL_BVALID),
        .R(RSTC));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \SRL_SIG_reg[15][0]_srl16_i_2__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [16]),
        .I3(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][0]_srl16_i_2__1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][7]_srl16 [0]),
        .I3(maskId[0]),
        .O(\int_colorFormat_reg[0]_3 [0]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \SRL_SIG_reg[15][10]_srl16_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [2]),
        .I3(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [10]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][10]_srl16_i_1__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][15]_srl16 [2]),
        .I3(maskId[1]),
        .O(\int_colorFormat_reg[0]_3 [10]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \SRL_SIG_reg[15][11]_srl16_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [3]),
        .I3(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [11]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][11]_srl16_i_1__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][15]_srl16 [3]),
        .I3(maskId[1]),
        .O(\int_colorFormat_reg[0]_3 [11]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \SRL_SIG_reg[15][12]_srl16_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [4]),
        .I3(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [12]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][12]_srl16_i_1__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][15]_srl16 [4]),
        .I3(maskId[1]),
        .O(\int_colorFormat_reg[0]_3 [12]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \SRL_SIG_reg[15][13]_srl16_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [5]),
        .I3(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [13]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][13]_srl16_i_1__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][15]_srl16 [5]),
        .I3(maskId[1]),
        .O(\int_colorFormat_reg[0]_3 [13]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \SRL_SIG_reg[15][14]_srl16_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [6]),
        .I3(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [14]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][14]_srl16_i_1__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][15]_srl16 [6]),
        .I3(maskId[1]),
        .O(\int_colorFormat_reg[0]_3 [14]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \SRL_SIG_reg[15][15]_srl16_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [7]),
        .I3(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [15]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][15]_srl16_i_1__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][15]_srl16 [7]),
        .I3(maskId[1]),
        .O(\int_colorFormat_reg[0]_3 [15]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \SRL_SIG_reg[15][16]_srl16_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [8]),
        .I3(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [16]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][16]_srl16_i_1__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][23]_srl16 [0]),
        .I3(maskId[2]),
        .O(\int_colorFormat_reg[0]_3 [16]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \SRL_SIG_reg[15][17]_srl16_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [9]),
        .I3(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [17]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][17]_srl16_i_1__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][23]_srl16 [1]),
        .I3(maskId[2]),
        .O(\int_colorFormat_reg[0]_3 [17]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \SRL_SIG_reg[15][18]_srl16_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [10]),
        .I3(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [18]),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][18]_srl16_i_1__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][23]_srl16 [2]),
        .I3(maskId[2]),
        .O(\int_colorFormat_reg[0]_3 [18]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \SRL_SIG_reg[15][19]_srl16_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [11]),
        .I3(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [19]),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][19]_srl16_i_1__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][23]_srl16 [3]),
        .I3(maskId[2]),
        .O(\int_colorFormat_reg[0]_3 [19]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \SRL_SIG_reg[15][1]_srl16_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [17]),
        .I3(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][1]_srl16_i_1__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][7]_srl16 [1]),
        .I3(maskId[0]),
        .O(\int_colorFormat_reg[0]_3 [1]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \SRL_SIG_reg[15][20]_srl16_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [12]),
        .I3(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [20]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][20]_srl16_i_1__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][23]_srl16 [4]),
        .I3(maskId[2]),
        .O(\int_colorFormat_reg[0]_3 [20]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \SRL_SIG_reg[15][21]_srl16_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [13]),
        .I3(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [21]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][21]_srl16_i_1__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][23]_srl16 [5]),
        .I3(maskId[2]),
        .O(\int_colorFormat_reg[0]_3 [21]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \SRL_SIG_reg[15][22]_srl16_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [14]),
        .I3(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [22]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][22]_srl16_i_1__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][23]_srl16 [6]),
        .I3(maskId[2]),
        .O(\int_colorFormat_reg[0]_3 [22]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \SRL_SIG_reg[15][23]_srl16_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [15]),
        .I3(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [23]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][23]_srl16_i_1__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][23]_srl16 [7]),
        .I3(maskId[2]),
        .O(\int_colorFormat_reg[0]_3 [23]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][24]_srl16_i_1__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][31]_srl16 [0]),
        .I3(maskId[0]),
        .O(\int_colorFormat_reg[0]_3 [24]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][25]_srl16_i_1__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][31]_srl16 [1]),
        .I3(maskId[0]),
        .O(\int_colorFormat_reg[0]_3 [25]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][26]_srl16_i_1__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][31]_srl16 [2]),
        .I3(maskId[0]),
        .O(\int_colorFormat_reg[0]_3 [26]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][27]_srl16_i_1__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][31]_srl16 [3]),
        .I3(maskId[0]),
        .O(\int_colorFormat_reg[0]_3 [27]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][28]_srl16_i_1__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][31]_srl16 [4]),
        .I3(maskId[0]),
        .O(\int_colorFormat_reg[0]_3 [28]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][29]_srl16_i_1__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][31]_srl16 [5]),
        .I3(maskId[0]),
        .O(\int_colorFormat_reg[0]_3 [29]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \SRL_SIG_reg[15][2]_srl16_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [18]),
        .I3(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][2]_srl16_i_1__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][7]_srl16 [2]),
        .I3(maskId[0]),
        .O(\int_colorFormat_reg[0]_3 [2]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][30]_srl16_i_1__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][31]_srl16 [6]),
        .I3(maskId[0]),
        .O(\int_colorFormat_reg[0]_3 [30]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][31]_srl16_i_1__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][31]_srl16 [7]),
        .I3(maskId[0]),
        .O(\int_colorFormat_reg[0]_3 [31]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \SRL_SIG_reg[15][32]_srl16_i_1 
       (.I0(\int_colorFormat_reg[0]_0 ),
        .I1(\int_colorFormat_reg[7]_0 ),
        .I2(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [32]),
        .I3(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [24]),
        .O(in[24]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][32]_srl16_i_1__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][39]_srl16 [0]),
        .I3(maskId[1]),
        .O(\int_colorFormat_reg[0]_3 [32]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \SRL_SIG_reg[15][33]_srl16_i_1 
       (.I0(\int_colorFormat_reg[0]_0 ),
        .I1(\int_colorFormat_reg[7]_0 ),
        .I2(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [33]),
        .I3(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [25]),
        .O(in[25]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][33]_srl16_i_1__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][39]_srl16 [1]),
        .I3(maskId[1]),
        .O(\int_colorFormat_reg[0]_3 [33]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \SRL_SIG_reg[15][34]_srl16_i_1 
       (.I0(\int_colorFormat_reg[0]_0 ),
        .I1(\int_colorFormat_reg[7]_0 ),
        .I2(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [34]),
        .I3(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [26]),
        .O(in[26]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][34]_srl16_i_1__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][39]_srl16 [2]),
        .I3(maskId[1]),
        .O(\int_colorFormat_reg[0]_3 [34]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \SRL_SIG_reg[15][35]_srl16_i_1 
       (.I0(\int_colorFormat_reg[0]_0 ),
        .I1(\int_colorFormat_reg[7]_0 ),
        .I2(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [35]),
        .I3(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [27]),
        .O(in[27]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][35]_srl16_i_1__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][39]_srl16 [3]),
        .I3(maskId[1]),
        .O(\int_colorFormat_reg[0]_3 [35]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \SRL_SIG_reg[15][36]_srl16_i_1 
       (.I0(\int_colorFormat_reg[0]_0 ),
        .I1(\int_colorFormat_reg[7]_0 ),
        .I2(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [36]),
        .I3(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [28]),
        .O(in[28]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][36]_srl16_i_1__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][39]_srl16 [4]),
        .I3(maskId[1]),
        .O(\int_colorFormat_reg[0]_3 [36]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \SRL_SIG_reg[15][37]_srl16_i_1 
       (.I0(\int_colorFormat_reg[0]_0 ),
        .I1(\int_colorFormat_reg[7]_0 ),
        .I2(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [37]),
        .I3(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [29]),
        .O(in[29]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][37]_srl16_i_1__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][39]_srl16 [5]),
        .I3(maskId[1]),
        .O(\int_colorFormat_reg[0]_3 [37]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \SRL_SIG_reg[15][38]_srl16_i_1 
       (.I0(\int_colorFormat_reg[0]_0 ),
        .I1(\int_colorFormat_reg[7]_0 ),
        .I2(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [38]),
        .I3(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [30]),
        .O(in[30]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][38]_srl16_i_1__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][39]_srl16 [6]),
        .I3(maskId[1]),
        .O(\int_colorFormat_reg[0]_3 [38]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \SRL_SIG_reg[15][39]_srl16_i_1 
       (.I0(\int_colorFormat_reg[0]_0 ),
        .I1(\int_colorFormat_reg[7]_0 ),
        .I2(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [39]),
        .I3(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [31]),
        .O(in[31]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][39]_srl16_i_1__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][39]_srl16 [7]),
        .I3(maskId[1]),
        .O(\int_colorFormat_reg[0]_3 [39]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \SRL_SIG_reg[15][3]_srl16_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [19]),
        .I3(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [3]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][3]_srl16_i_1__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][7]_srl16 [3]),
        .I3(maskId[0]),
        .O(\int_colorFormat_reg[0]_3 [3]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \SRL_SIG_reg[15][40]_srl16_i_1 
       (.I0(\int_colorFormat_reg[0]_0 ),
        .I1(\int_colorFormat_reg[7]_0 ),
        .I2(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [40]),
        .I3(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [32]),
        .O(in[32]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][40]_srl16_i_1__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][47]_srl16 [0]),
        .I3(maskId[2]),
        .O(\int_colorFormat_reg[0]_3 [40]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \SRL_SIG_reg[15][41]_srl16_i_1 
       (.I0(\int_colorFormat_reg[0]_0 ),
        .I1(\int_colorFormat_reg[7]_0 ),
        .I2(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [41]),
        .I3(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [33]),
        .O(in[33]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][41]_srl16_i_1__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][47]_srl16 [1]),
        .I3(maskId[2]),
        .O(\int_colorFormat_reg[0]_3 [41]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \SRL_SIG_reg[15][42]_srl16_i_1 
       (.I0(\int_colorFormat_reg[0]_0 ),
        .I1(\int_colorFormat_reg[7]_0 ),
        .I2(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [42]),
        .I3(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [34]),
        .O(in[34]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][42]_srl16_i_1__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][47]_srl16 [2]),
        .I3(maskId[2]),
        .O(\int_colorFormat_reg[0]_3 [42]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \SRL_SIG_reg[15][43]_srl16_i_1 
       (.I0(\int_colorFormat_reg[0]_0 ),
        .I1(\int_colorFormat_reg[7]_0 ),
        .I2(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [43]),
        .I3(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [35]),
        .O(in[35]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][43]_srl16_i_1__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][47]_srl16 [3]),
        .I3(maskId[2]),
        .O(\int_colorFormat_reg[0]_3 [43]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \SRL_SIG_reg[15][44]_srl16_i_1 
       (.I0(\int_colorFormat_reg[0]_0 ),
        .I1(\int_colorFormat_reg[7]_0 ),
        .I2(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [44]),
        .I3(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [36]),
        .O(in[36]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][44]_srl16_i_1__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][47]_srl16 [4]),
        .I3(maskId[2]),
        .O(\int_colorFormat_reg[0]_3 [44]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \SRL_SIG_reg[15][45]_srl16_i_1 
       (.I0(\int_colorFormat_reg[0]_0 ),
        .I1(\int_colorFormat_reg[7]_0 ),
        .I2(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [45]),
        .I3(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [37]),
        .O(in[37]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][45]_srl16_i_1__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][47]_srl16 [5]),
        .I3(maskId[2]),
        .O(\int_colorFormat_reg[0]_3 [45]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \SRL_SIG_reg[15][46]_srl16_i_1 
       (.I0(\int_colorFormat_reg[0]_0 ),
        .I1(\int_colorFormat_reg[7]_0 ),
        .I2(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [46]),
        .I3(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [38]),
        .O(in[38]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][46]_srl16_i_1__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][47]_srl16 [6]),
        .I3(maskId[2]),
        .O(\int_colorFormat_reg[0]_3 [46]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hF780)) 
    \SRL_SIG_reg[15][47]_srl16_i_1 
       (.I0(\int_colorFormat_reg[0]_0 ),
        .I1(\int_colorFormat_reg[7]_0 ),
        .I2(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [47]),
        .I3(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [39]),
        .O(in[39]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][47]_srl16_i_1__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][47]_srl16 [7]),
        .I3(maskId[2]),
        .O(\int_colorFormat_reg[0]_3 [47]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \SRL_SIG_reg[15][4]_srl16_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [20]),
        .I3(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [4]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][4]_srl16_i_1__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][7]_srl16 [4]),
        .I3(maskId[0]),
        .O(\int_colorFormat_reg[0]_3 [4]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \SRL_SIG_reg[15][5]_srl16_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [21]),
        .I3(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [5]),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][5]_srl16_i_1__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][7]_srl16 [5]),
        .I3(maskId[0]),
        .O(\int_colorFormat_reg[0]_3 [5]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \SRL_SIG_reg[15][6]_srl16_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [22]),
        .I3(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [6]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][6]_srl16_i_1__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][7]_srl16 [6]),
        .I3(maskId[0]),
        .O(\int_colorFormat_reg[0]_3 [6]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \SRL_SIG_reg[15][7]_srl16_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [23]),
        .I3(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [7]),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][7]_srl16_i_1__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][7]_srl16 [7]),
        .I3(maskId[0]),
        .O(\int_colorFormat_reg[0]_3 [7]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \SRL_SIG_reg[15][8]_srl16_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [0]),
        .I3(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [8]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][8]_srl16_i_1__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][15]_srl16 [0]),
        .I3(maskId[1]),
        .O(\int_colorFormat_reg[0]_3 [8]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \SRL_SIG_reg[15][9]_srl16_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [1]),
        .I3(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] [9]),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hD0F0)) 
    \SRL_SIG_reg[15][9]_srl16_i_1__0 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\SRL_SIG_reg[15][15]_srl16 [1]),
        .I3(maskId[1]),
        .O(\int_colorFormat_reg[0]_3 [9]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \add_ln1306_2_reg_4206[15]_i_2 
       (.I0(\int_bckgndId_reg[1]_8 [0]),
        .I1(bckgndId[2]),
        .I2(\int_bckgndId_reg[1]_8 [1]),
        .I3(\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_6_n_5 ),
        .O(\int_bckgndId_reg[0]_10 ));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln705_fu_815_p2_carry_i_2
       (.I0(\int_motionSpeed_reg[7]_0 [6]),
        .I1(\rampStart_reg[7] [6]),
        .O(\int_motionSpeed_reg[6]_2 [6]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln705_fu_815_p2_carry_i_3
       (.I0(\int_motionSpeed_reg[7]_0 [5]),
        .I1(\rampStart_reg[7] [5]),
        .O(\int_motionSpeed_reg[6]_2 [5]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln705_fu_815_p2_carry_i_4
       (.I0(\int_motionSpeed_reg[7]_0 [4]),
        .I1(\rampStart_reg[7] [4]),
        .O(\int_motionSpeed_reg[6]_2 [4]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln705_fu_815_p2_carry_i_5
       (.I0(\int_motionSpeed_reg[7]_0 [3]),
        .I1(\rampStart_reg[7] [3]),
        .O(\int_motionSpeed_reg[6]_2 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln705_fu_815_p2_carry_i_6
       (.I0(\int_motionSpeed_reg[7]_0 [2]),
        .I1(\rampStart_reg[7] [2]),
        .O(\int_motionSpeed_reg[6]_2 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln705_fu_815_p2_carry_i_7
       (.I0(\int_motionSpeed_reg[7]_0 [1]),
        .I1(\rampStart_reg[7] [1]),
        .O(\int_motionSpeed_reg[6]_2 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln705_fu_815_p2_carry_i_8
       (.I0(\int_motionSpeed_reg[7]_0 [0]),
        .I1(\rampStart_reg[7] [0]),
        .O(\int_motionSpeed_reg[6]_2 [0]));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[0]_i_5__0 
       (.I0(\int_height_reg[15]_1 [0]),
        .I1(\cmp2_i_reg_439_reg[0]_0 [0]),
        .I2(\int_height_reg[15]_1 [1]),
        .I3(\cmp2_i_reg_439_reg[0]_0 [1]),
        .I4(\int_height_reg[15]_1 [2]),
        .I5(\cmp2_i_reg_439_reg[0]_0 [2]),
        .O(\int_height_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ap_CS_fsm[0]_i_7 
       (.I0(\int_height_reg[15]_1 [15]),
        .I1(\cmp2_i_reg_439_reg[0]_0 [12]),
        .O(\int_height_reg[15]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(ap_start),
        .I1(\ap_CS_fsm_reg[3] [0]),
        .O(\ap_CS_fsm_reg[2] [0]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(\ap_CS_fsm_reg[3] [1]),
        .I1(icmp_ln455_fu_549_p2),
        .O(\ap_CS_fsm_reg[2] [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(\ap_CS_fsm[2]_i_3_n_5 ),
        .I1(\ap_CS_fsm[2]_i_4_n_5 ),
        .I2(\ap_CS_fsm[2]_i_5_n_5 ),
        .I3(\ap_CS_fsm[2]_i_6_n_5 ),
        .I4(\rampStart_reg[0] ),
        .I5(\ap_CS_fsm[2]_i_8_n_5 ),
        .O(\int_height_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(\int_height_reg[15]_1 [6]),
        .I1(\cmp35_not_reg_1224_reg[0] [6]),
        .I2(\cmp35_not_reg_1224_reg[0] [7]),
        .I3(\int_height_reg[15]_1 [7]),
        .I4(\cmp35_not_reg_1224_reg[0] [8]),
        .I5(\int_height_reg[15]_1 [8]),
        .O(\ap_CS_fsm[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(\int_height_reg[15]_1 [9]),
        .I1(\cmp35_not_reg_1224_reg[0] [9]),
        .I2(\cmp35_not_reg_1224_reg[0] [10]),
        .I3(\int_height_reg[15]_1 [10]),
        .I4(\cmp35_not_reg_1224_reg[0] [11]),
        .I5(\int_height_reg[15]_1 [11]),
        .O(\ap_CS_fsm[2]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(\int_height_reg[15]_1 [0]),
        .I1(\cmp35_not_reg_1224_reg[0] [0]),
        .I2(\cmp35_not_reg_1224_reg[0] [1]),
        .I3(\int_height_reg[15]_1 [1]),
        .I4(\cmp35_not_reg_1224_reg[0] [2]),
        .I5(\int_height_reg[15]_1 [2]),
        .O(\ap_CS_fsm[2]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(\int_height_reg[15]_1 [3]),
        .I1(\cmp35_not_reg_1224_reg[0] [3]),
        .I2(\cmp35_not_reg_1224_reg[0] [4]),
        .I3(\int_height_reg[15]_1 [4]),
        .I4(\cmp35_not_reg_1224_reg[0] [5]),
        .I5(\int_height_reg[15]_1 [5]),
        .O(\ap_CS_fsm[2]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[2]_i_8 
       (.I0(\int_height_reg[15]_1 [12]),
        .I1(\cmp35_not_reg_1224_reg[0] [12]),
        .I2(\cmp35_not_reg_1224_reg[0] [14]),
        .I3(\int_height_reg[15]_1 [14]),
        .I4(\cmp35_not_reg_1224_reg[0] [13]),
        .I5(\int_height_reg[15]_1 [13]),
        .O(\ap_CS_fsm[2]_i_8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[3]_i_1__3 
       (.I0(\ap_CS_fsm_reg[3] [2]),
        .I1(icmp_ln455_fu_549_p2),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .O(\ap_CS_fsm_reg[2] [2]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[3]_i_2__2 
       (.I0(\ap_CS_fsm[3]_i_3_n_5 ),
        .I1(bck_motion_en[14]),
        .I2(bck_motion_en[13]),
        .I3(bck_motion_en[15]),
        .I4(bck_motion_en[6]),
        .I5(\ap_CS_fsm[3]_i_4_n_5 ),
        .O(icmp_ln455_fu_549_p2));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(bck_motion_en[0]),
        .I1(bck_motion_en[7]),
        .I2(bck_motion_en[12]),
        .I3(bck_motion_en[2]),
        .O(\ap_CS_fsm[3]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[3]_i_3__0 
       (.I0(Q[11]),
        .I1(Q[9]),
        .I2(Q[7]),
        .I3(\ap_CS_fsm[3]_i_4__0_n_5 ),
        .I4(Q[8]),
        .I5(Q[10]),
        .O(\int_width_reg[11]_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[3]_i_4 
       (.I0(bck_motion_en[4]),
        .I1(bck_motion_en[10]),
        .I2(bck_motion_en[8]),
        .I3(bck_motion_en[9]),
        .I4(\ap_CS_fsm[3]_i_5_n_5 ),
        .O(\ap_CS_fsm[3]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[3]_i_4__0 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Q[4]),
        .O(\ap_CS_fsm[3]_i_4__0_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[3]_i_5 
       (.I0(bck_motion_en[5]),
        .I1(bck_motion_en[1]),
        .I2(bck_motion_en[11]),
        .I3(bck_motion_en[3]),
        .O(\ap_CS_fsm[3]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF45454455)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_2 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_7_n_5 ),
        .I1(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_3 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6] [2]),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_5_n_5 ),
        .I4(\int_bckgndId_reg[1]_1 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_6_n_5 ),
        .O(\rSerie_V_reg[21] ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_4 
       (.I0(icmp_ln520_reg_4037_pp0_iter12_reg),
        .I1(\int_bckgndId_reg[1]_8 [1]),
        .I2(\int_bckgndId_reg[1]_8 [0]),
        .I3(\int_bckgndId_reg[6]_0 ),
        .O(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hAAAAA8200000A820)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_5 
       (.I0(\int_bckgndId_reg[0]_1 ),
        .I1(cmp106_fu_386_p2),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_2_0 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_2_1 ),
        .I4(\int_bckgndId_reg[1]_4 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_2_2 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h2A002A2AFFFFFFFF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_6 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_7_n_5 ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_new_1_out),
        .I2(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_8 ),
        .I3(\int_bckgndId_reg[0]_0 ),
        .I4(outpix_val_V_51_reg_4329_pp0_iter12_reg[0]),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_6_n_5 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_7 
       (.I0(dpYUVCoef[5]),
        .I1(dpYUVCoef[4]),
        .I2(dpYUVCoef[6]),
        .I3(dpYUVCoef[7]),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_8_n_5 ),
        .O(cmp106_fu_386_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_8 
       (.I0(dpYUVCoef[2]),
        .I1(dpYUVCoef[3]),
        .I2(dpYUVCoef[0]),
        .I3(dpYUVCoef[1]),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAEFFA2FFAE00A200)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_2_n_5 ),
        .I1(icmp_ln520_reg_4037_pp0_iter12_reg),
        .I2(\int_bckgndId_reg[1]_5 ),
        .I3(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0] ),
        .I4(q1[0]),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7] [1]),
        .O(\q1_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555444)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_2 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_3_n_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[1] ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6] [3]),
        .I3(\int_bckgndId_reg[1]_1 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_7_n_5 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_5_n_5 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h70770000FFFFFFFF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_3 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_2_1 ),
        .I1(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_8 ),
        .I2(\int_bckgndId_reg[0]_0 ),
        .I3(outpix_val_V_51_reg_4329_pp0_iter12_reg[1]),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_7_n_5 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_6_n_5 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_5 
       (.I0(\int_bckgndId_reg[2]_3 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_2 [0]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_1 [0]),
        .I3(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_5 ),
        .I4(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_9 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_2_0 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2_n_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_3_n_5 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_4_n_5 ),
        .I3(q1[1]),
        .I4(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0] ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7] [2]),
        .O(\q1_reg[7] [1]));
  LUT6 #(
    .INIT(64'h00000000EAEAFFEA)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_7_n_5 ),
        .I1(\int_bckgndId_reg[1]_1 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6] [4]),
        .I3(\int_bckgndId_reg[1]_3 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[2] ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_7_n_5 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_3 
       (.I0(\int_bckgndId_reg[2]_3 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_2 [1]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_1 [1]),
        .I3(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_5 ),
        .I4(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_9 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[2]_0 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_4 
       (.I0(icmp_ln520_reg_4037_pp0_iter12_reg),
        .I1(\int_bckgndId_reg[1]_5 ),
        .I2(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0] ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_5 
       (.I0(\int_bckgndId_reg[1]_1 ),
        .I1(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_3 ),
        .O(\int_bckgndId_reg[1]_3 ));
  LUT6 #(
    .INIT(64'hA200A2A2FFFFFFFF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_7 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_7_n_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2_0 ),
        .I2(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_1 ),
        .I3(\int_bckgndId_reg[0]_0 ),
        .I4(outpix_val_V_51_reg_4329_pp0_iter12_reg[2]),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_6_n_5 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_8 
       (.I0(cmp106_fu_386_p2),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_6 ),
        .O(\q1_reg[2] ));
  LUT6 #(
    .INIT(64'h8888888800808888)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[3]_i_3 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[3]_i_5_n_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_6_n_5 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6] [5]),
        .I3(\int_bckgndId_reg[1]_2 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3] ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_7_n_5 ),
        .O(\rSerie_V_reg[24] ));
  LUT5 #(
    .INIT(32'hF444FFFF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[3]_i_5 
       (.I0(\int_bckgndId_reg[0]_0 ),
        .I1(outpix_val_V_51_reg_4329_pp0_iter12_reg[3]),
        .I2(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_8 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_2_0 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_7_n_5 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[3]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hF0AACCAAFFAACCAA)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7] [4]),
        .I1(q1[2]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_2_n_5 ),
        .I3(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0] ),
        .I4(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_0 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_3_n_5 ),
        .O(\q1_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFFFF88F888F888F8)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_2 
       (.I0(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_1 [2]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_2 [2]),
        .I3(\int_bckgndId_reg[1]_6 ),
        .I4(\int_bckgndId_reg[0]_4 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[4]_0 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFBFBBBB)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_3 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_5_n_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_6_n_5 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6] [6]),
        .I3(\int_bckgndId_reg[1]_2 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[4] ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_7_n_5 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_4 
       (.I0(\int_bckgndId_reg[1]_8 [1]),
        .I1(bckgndId[2]),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_9_n_5 ),
        .I3(icmp_ln520_reg_4037_pp0_iter12_reg),
        .I4(\int_bckgndId_reg[1]_8 [0]),
        .O(\int_bckgndId_reg[1]_6 ));
  LUT5 #(
    .INIT(32'h0DDD0000)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_5 
       (.I0(outpix_val_V_51_reg_4329_pp0_iter12_reg[4]),
        .I1(\int_bckgndId_reg[0]_0 ),
        .I2(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_8 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_3_0 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_7_n_5 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFF7FF00000000)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_6 
       (.I0(icmp_ln520_reg_4037_pp0_iter12_reg),
        .I1(\int_bckgndId_reg[1]_8 [0]),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_6_n_5 ),
        .I3(\int_bckgndId_reg[1]_8 [1]),
        .I4(bckgndId[2]),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_4_n_5 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_7 
       (.I0(\int_bckgndId_reg[1]_8 [1]),
        .I1(\int_bckgndId_reg[2]_0 ),
        .I2(\int_bckgndId_reg[1]_8 [0]),
        .I3(icmp_ln520_reg_4037_pp0_iter12_reg),
        .O(\int_bckgndId_reg[1]_2 ));
  LUT6 #(
    .INIT(64'h55C555C5FFFF00C0)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_2_n_5 ),
        .I1(q1[3]),
        .I2(icmp_ln520_reg_4037_pp0_iter12_reg),
        .I3(\int_bckgndId_reg[1]_5 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7] [5]),
        .I5(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0] ),
        .O(\q1_reg[7] [3]));
  LUT6 #(
    .INIT(64'h88888888888A8A8A)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_2 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_3_n_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_4_n_5 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[5] ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6] [7]),
        .I4(\int_bckgndId_reg[1]_1 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_7_n_5 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000770777077707)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_3 
       (.I0(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_1 [3]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_2 [3]),
        .I3(\int_bckgndId_reg[1]_6 ),
        .I4(\int_bckgndId_reg[0]_4 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_2_0 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hB0BB0000FFFFFFFF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_4 
       (.I0(\int_bckgndId_reg[0]_0 ),
        .I1(outpix_val_V_51_reg_4329_pp0_iter12_reg[5]),
        .I2(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_1 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_2_1 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_7_n_5 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_6_n_5 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h55C555C5FFFF00C0)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_n_5 ),
        .I1(q1[4]),
        .I2(icmp_ln520_reg_4037_pp0_iter12_reg),
        .I3(\int_bckgndId_reg[1]_5 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7] [6]),
        .I5(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0] ),
        .O(\q1_reg[7] [4]));
  LUT6 #(
    .INIT(64'h88888888888A8A8A)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_4_n_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_5_n_5 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6]_0 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6] [8]),
        .I4(\int_bckgndId_reg[1]_1 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_7_n_5 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_3 
       (.I0(\int_bckgndId_reg[1]_8 [1]),
        .I1(bckgndId[2]),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_6_n_5 ),
        .I3(\int_bckgndId_reg[1]_8 [0]),
        .O(\int_bckgndId_reg[1]_5 ));
  LUT6 #(
    .INIT(64'h0000707770777077)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_4 
       (.I0(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_1 [4]),
        .I2(\int_bckgndId_reg[1]_6 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_2 [4]),
        .I4(\int_bckgndId_reg[0]_4 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_0 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hA200A2A2FFFFFFFF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_5 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_7_n_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_1 ),
        .I2(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_1 ),
        .I3(\int_bckgndId_reg[0]_0 ),
        .I4(outpix_val_V_51_reg_4329_pp0_iter12_reg[6]),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_6_n_5 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h00AA002A)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_7 
       (.I0(icmp_ln520_reg_4037_pp0_iter12_reg),
        .I1(\int_bckgndId_reg[1]_8 [1]),
        .I2(\int_bckgndId_reg[1]_8 [0]),
        .I3(\int_bckgndId_reg[6]_0 ),
        .I4(grp_tpgPatternCheckerBoard_fu_1385_ap_return_0),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_10 
       (.I0(\int_bckgndId_reg[1]_8 [0]),
        .I1(\int_bckgndId_reg[1]_8 [1]),
        .I2(\int_bckgndId_reg[6]_0 ),
        .I3(icmp_ln520_reg_4037_pp0_iter12_reg),
        .O(\int_bckgndId_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00D70000FFFFFFFF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_11 
       (.I0(\int_bckgndId_reg[1]_1 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6] [0]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_3_0 [0]),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_7_n_5 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_3_0 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_6_n_5 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_12 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_9_n_5 ),
        .I1(bckgndId[2]),
        .I2(\int_bckgndId_reg[1]_8 [1]),
        .I3(\int_bckgndId_reg[1]_8 [0]),
        .I4(icmp_ln520_reg_4037_pp0_iter12_reg),
        .O(\int_bckgndId_reg[2]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_13 
       (.I0(icmp_ln520_reg_4037_pp0_iter12_reg),
        .I1(\int_bckgndId_reg[1]_8 [0]),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_6_n_5 ),
        .I3(\int_bckgndId_reg[1]_8 [1]),
        .I4(bckgndId[2]),
        .O(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_14 
       (.I0(icmp_ln520_reg_4037_pp0_iter12_reg),
        .I1(\int_bckgndId_reg[1]_8 [0]),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_9_n_5 ),
        .I3(bckgndId[2]),
        .I4(\int_bckgndId_reg[1]_8 [1]),
        .O(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_9 ));
  LUT6 #(
    .INIT(64'hDDF0DDF0FFFF00F0)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_2 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_3_n_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_4_n_5 ),
        .I2(q1[5]),
        .I3(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_0 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7] [7]),
        .I5(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0] ),
        .O(\q1_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFA200A2A2)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_3 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_7_n_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_0 ),
        .I2(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_1 ),
        .I3(\int_bckgndId_reg[0]_0 ),
        .I4(outpix_val_V_51_reg_4329_pp0_iter12_reg[7]),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_11_n_5 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_4 
       (.I0(\int_bckgndId_reg[2]_3 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_2 [5]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_1 [5]),
        .I3(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_5 ),
        .I4(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_9 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_3 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_5 
       (.I0(\int_bckgndId_reg[1]_5 ),
        .I1(icmp_ln520_reg_4037_pp0_iter12_reg),
        .O(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hFFFDFFFF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_6 
       (.I0(icmp_ln520_reg_4037_pp0_iter12_reg),
        .I1(\int_bckgndId_reg[1]_8 [0]),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_9_n_5 ),
        .I3(bckgndId[2]),
        .I4(\int_bckgndId_reg[1]_8 [1]),
        .O(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h10401050)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_7 
       (.I0(\int_bckgndId_reg[6]_0 ),
        .I1(\int_bckgndId_reg[1]_8 [1]),
        .I2(icmp_ln520_reg_4037_pp0_iter12_reg),
        .I3(\int_bckgndId_reg[1]_8 [0]),
        .I4(outpix_val_V_50_reg_4444),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_9 
       (.I0(icmp_ln520_reg_4037_pp0_iter12_reg),
        .I1(\int_bckgndId_reg[6]_0 ),
        .I2(\int_bckgndId_reg[1]_8 [1]),
        .O(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hB0FF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[0]_i_6 
       (.I0(\int_bckgndId_reg[1]_5 ),
        .I1(icmp_ln520_reg_4037_pp0_iter12_reg),
        .I2(\int_bckgndId_reg[1]_6 ),
        .I3(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_11810),
        .O(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[0]_i_8 
       (.I0(\int_bckgndId_reg[1]_8 [1]),
        .I1(\int_bckgndId_reg[1]_8 [0]),
        .I2(\int_bckgndId_reg[2]_0 ),
        .I3(icmp_ln520_reg_4037_pp0_iter12_reg),
        .O(\int_bckgndId_reg[1]_4 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_3 
       (.I0(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_6 ),
        .I1(grp_tpgPatternTartanColorBars_fu_1413_ap_return_2),
        .I2(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_7 ),
        .O(\q1_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h33B3)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_3 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_6_n_5 ),
        .I1(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_11810),
        .I2(\int_bckgndId_reg[0]_0 ),
        .I3(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_5 ),
        .O(\int_bckgndId_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hBFFFFFBFBFFFFF7F)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_6 
       (.I0(\int_bckgndId_reg[1]_8 [0]),
        .I1(icmp_ln520_reg_4037_pp0_iter12_reg),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181[7]_i_2_n_5 ),
        .I3(bckgndId[3]),
        .I4(bckgndId[2]),
        .I5(\int_bckgndId_reg[1]_8 [1]),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hA8AAAAAA)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_10 
       (.I0(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_11810),
        .I1(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_8 ),
        .I2(\int_bckgndId_reg[0]_4 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_11_n_5 ),
        .I4(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0] ),
        .O(ap_enable_reg_pp0_iter13_reg));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_11 
       (.I0(\int_bckgndId_reg[6]_0 ),
        .I1(\int_bckgndId_reg[1]_8 [1]),
        .I2(icmp_ln520_reg_4037_pp0_iter12_reg),
        .I3(\int_bckgndId_reg[1]_8 [0]),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hFF00FD00FD00FD00)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_9 
       (.I0(\int_bckgndId_reg[0]_0 ),
        .I1(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_5 ),
        .I2(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_3 ),
        .I3(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_11810),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3 ),
        .I5(\int_bckgndId_reg[1]_1 ),
        .O(\int_bckgndId_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_4 
       (.I0(\int_bckgndId_reg[0]_1 ),
        .I1(\int_bckgndId_reg[1]_4 ),
        .I2(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_11810),
        .O(\int_bckgndId_reg[0]_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[7]_i_2 
       (.I0(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_5 ),
        .I1(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_11810),
        .O(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h8CCC)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[7]_i_6 
       (.I0(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_3 ),
        .I1(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_11810),
        .I2(\int_bckgndId_reg[0]_0 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_6_n_5 ),
        .O(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_4 ));
  LUT6 #(
    .INIT(64'hF0CCAACCFFCCAACC)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[0]_i_1 
       (.I0(q0[0]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7] [0]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[0]_i_2_n_5 ),
        .I3(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0] ),
        .I4(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_0 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[0]_i_3_n_5 ),
        .O(\q0_reg[6] [0]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[0]_i_2 
       (.I0(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2 [0]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2_0 [0]),
        .I3(\int_bckgndId_reg[1]_6 ),
        .I4(\int_bckgndId_reg[0]_4 ),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_new_1_out),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFFFF0700)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[0]_i_3 
       (.I0(\int_bckgndId_reg[1]_1 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6] [3]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_5_n_5 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[0]_i_5_n_5 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hA200A2A2FFFFFFFF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[0]_i_5 
       (.I0(\int_bckgndId_reg[1]_13 ),
        .I1(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_8 ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_new_1_out),
        .I3(\int_bckgndId_reg[0]_0 ),
        .I4(outpix_val_V_54_reg_4339_pp0_iter12_reg[0]),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_6_n_5 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFF00B8B8FFFFB8B8)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_1 
       (.I0(q0[1]),
        .I1(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7] [1]),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_2_n_5 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_4_n_5 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3_n_5 ),
        .O(\q0_reg[6] [1]));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_2 
       (.I0(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2 [1]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2_0 [1]),
        .I3(\int_bckgndId_reg[1]_6 ),
        .I4(\int_bckgndId_reg[0]_4 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[1]_1 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0700FFFF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3 
       (.I0(\int_bckgndId_reg[1]_1 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6] [4]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_5_n_5 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[1] ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_6_n_5 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[1]_0 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_2_n_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_3_n_5 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_4_n_5 ),
        .I3(q0[2]),
        .I4(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0] ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7] [2]),
        .O(\q0_reg[6] [2]));
  LUT6 #(
    .INIT(64'h00000000FFFF4F44)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_2 
       (.I0(\int_bckgndId_reg[1]_2 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6] [5]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[2] ),
        .I3(\int_bckgndId_reg[1]_3 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_5_n_5 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_5_n_5 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_3 
       (.I0(\int_bckgndId_reg[2]_3 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2_0 [2]),
        .I2(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_9 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[2]_0 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2 [2]),
        .I5(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_5 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hB0BB0000FFFFFFFF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_5 
       (.I0(\int_bckgndId_reg[0]_0 ),
        .I1(outpix_val_V_54_reg_4339_pp0_iter12_reg[1]),
        .I2(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_1 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_2_0 ),
        .I4(\int_bckgndId_reg[1]_13 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_6_n_5 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_7 
       (.I0(cmp106_fu_386_p2),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_4 ),
        .O(\q0_reg[2] ));
  LUT6 #(
    .INIT(64'hFACEFACEFACE0ACE)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_1 
       (.I0(q0[3]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7] [3]),
        .I2(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_0 ),
        .I3(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_2_n_5 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_3_n_5 ),
        .O(\q0_reg[6] [3]));
  LUT6 #(
    .INIT(64'h00000000FFF40000)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_2 
       (.I0(\int_bckgndId_reg[1]_2 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6] [6]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[3] ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_5_n_5 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_6_n_5 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_5_n_5 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF44F444F444F4)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_3 
       (.I0(\int_bckgndId_reg[2]_3 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2_0 [3]),
        .I2(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_9 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[3]_0 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2 [3]),
        .I5(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_5 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h8AA88AA800008AA8)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_5 
       (.I0(\int_bckgndId_reg[1]_13 ),
        .I1(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_1 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_2_1 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_2_0 ),
        .I4(outpix_val_V_54_reg_4339_pp0_iter12_reg[2]),
        .I5(\int_bckgndId_reg[0]_0 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hF0CCAACCFFCCAACC)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_1 
       (.I0(q0[4]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7] [4]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_2_n_5 ),
        .I3(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0] ),
        .I4(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_0 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_3_n_5 ),
        .O(\q0_reg[6] [4]));
  LUT6 #(
    .INIT(64'h4055404055555555)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_2 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_6_n_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_4_n_5 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2 [4]),
        .I3(\int_bckgndId_reg[1]_6 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2_0 [4]),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[4]_0 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0700FFFF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_3 
       (.I0(\int_bckgndId_reg[1]_1 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6] [7]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_5_n_5 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[4] ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_6_n_5 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_7_n_5 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h23330000)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_5 
       (.I0(grp_tpgPatternCheckerBoard_fu_1385_ap_return_3),
        .I1(\int_bckgndId_reg[6]_0 ),
        .I2(\int_bckgndId_reg[1]_8 [0]),
        .I3(\int_bckgndId_reg[1]_8 [1]),
        .I4(icmp_ln520_reg_4037_pp0_iter12_reg),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hA22AA22A0000A22A)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_7 
       (.I0(\int_bckgndId_reg[1]_13 ),
        .I1(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_8 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_3_0 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_3_0 ),
        .I4(outpix_val_V_54_reg_4339_pp0_iter12_reg[3]),
        .I5(\int_bckgndId_reg[0]_0 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h10401050)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_9 
       (.I0(\int_bckgndId_reg[6]_0 ),
        .I1(\int_bckgndId_reg[1]_8 [1]),
        .I2(icmp_ln520_reg_4037_pp0_iter12_reg),
        .I3(\int_bckgndId_reg[1]_8 [0]),
        .I4(outpix_val_V_23_reg_4449),
        .O(\int_bckgndId_reg[1]_13 ));
  LUT6 #(
    .INIT(64'hFFFFAEFFAAAAAEAA)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_8 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_6_n_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2_0 [5]),
        .I2(\int_bckgndId_reg[1]_8 [0]),
        .I3(icmp_ln520_reg_4037_pp0_iter12_reg),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_9_n_5 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2 [5]),
        .O(\p_0_3_0_0_0248379_lcssa395_fu_222_reg[5] ));
  LUT6 #(
    .INIT(64'h44F044F0FFFF00F0)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_2_n_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3_n_5 ),
        .I2(q0[5]),
        .I3(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_0 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7] [6]),
        .I5(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0] ),
        .O(\q0_reg[6] [5]));
  LUT6 #(
    .INIT(64'h50D0000050D050D0)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_2 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_4_n_5 ),
        .I1(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_5 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]_1 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2 [6]),
        .I4(\int_bckgndId_reg[1]_6 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2_0 [6]),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF1010FF10)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3 
       (.I0(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_1 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6] ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]_0 ),
        .I3(outpix_val_V_54_reg_4339_pp0_iter12_reg[4]),
        .I4(\int_bckgndId_reg[0]_0 ),
        .I5(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_2 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_4 
       (.I0(\int_bckgndId_reg[1]_8 [1]),
        .I1(bckgndId[2]),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_9_n_5 ),
        .I3(icmp_ln520_reg_4037_pp0_iter12_reg),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF282828)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_9 
       (.I0(\int_bckgndId_reg[1]_1 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6] [0]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_3_0 [0]),
        .I3(grp_tpgPatternCheckerBoard_fu_1385_ap_return_3),
        .I4(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_3 ),
        .I5(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_8 ),
        .O(\rSerie_V_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFFF404)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_10 
       (.I0(or_ln1592_reg_1259),
        .I1(trunc_ln320_reg_4408),
        .I2(\int_bckgndId_reg[0]_1 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_11_n_5 ),
        .I4(\int_bckgndId_reg[1]_1 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF0800F7FF0000)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_11 
       (.I0(\int_bckgndId_reg[1]_8 [1]),
        .I1(\int_bckgndId_reg[1]_8 [0]),
        .I2(\int_bckgndId_reg[2]_0 ),
        .I3(icmp_ln520_reg_4037_pp0_iter12_reg),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_10_0 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_10_1 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4F44)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_3 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_5_n_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_6_n_5 ),
        .I2(\int_bckgndId_reg[0]_0 ),
        .I3(outpix_val_V_54_reg_4339_pp0_iter12_reg[5]),
        .I4(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_2 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7] ),
        .O(\outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[7]__0 ));
  LUT6 #(
    .INIT(64'hEEAEEEAEEEFEEEAE)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_4 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_6_n_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2 [7]),
        .I2(icmp_ln520_reg_4037_pp0_iter12_reg),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_9_n_5 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2_0 [7]),
        .I5(\int_bckgndId_reg[1]_8 [0]),
        .O(\q0_reg[7] ));
  LUT6 #(
    .INIT(64'h0000D755FFFFD755)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_5 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_10_n_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6] [1]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_3_0 [1]),
        .I3(\int_bckgndId_reg[1]_1 ),
        .I4(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_3 ),
        .I5(grp_tpgPatternCheckerBoard_fu_1385_ap_return_3),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_6 
       (.I0(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_8 ),
        .I1(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_1 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h0400FFFF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_7 
       (.I0(\int_bckgndId_reg[1]_12 ),
        .I1(icmp_ln520_reg_4037_pp0_iter12_reg),
        .I2(\int_bckgndId_reg[1]_8 [0]),
        .I3(outpix_val_V_23_reg_4449),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_6_n_5 ),
        .O(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_9 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_9_n_5 ),
        .I1(bckgndId[2]),
        .I2(\int_bckgndId_reg[1]_8 [1]),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[3]_i_2 
       (.I0(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_6 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3] ),
        .I2(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_7 ),
        .O(\q0_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_2 
       (.I0(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_6 ),
        .I1(grp_tpgPatternTartanColorBars_fu_1413_ap_return_5),
        .I2(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_7 ),
        .O(\q0_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h4CFF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[4]_i_6 
       (.I0(\int_bckgndId_reg[0]_1 ),
        .I1(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_11810),
        .I2(\int_bckgndId_reg[1]_4 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_3 [0]),
        .O(\ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h4CFF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_6 
       (.I0(\int_bckgndId_reg[0]_1 ),
        .I1(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_11810),
        .I2(\int_bckgndId_reg[1]_4 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_3 [1]),
        .O(\ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[6] ));
  LUT6 #(
    .INIT(64'hAAAAA9AA55555655)) 
    \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_10 
       (.I0(\ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_0 [4]),
        .I1(\int_height_reg[15]_1 [11]),
        .I2(\int_height_reg[15]_1 [9]),
        .I3(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_20_n_5 ),
        .I4(\int_height_reg[15]_1 [10]),
        .I5(\int_height_reg[15]_1 [12]),
        .O(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_10_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_11 
       (.I0(\int_height_reg[15]_1 [11]),
        .I1(\int_height_reg[15]_1 [9]),
        .I2(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_20_n_5 ),
        .I3(\int_height_reg[15]_1 [10]),
        .I4(\int_height_reg[15]_1 [12]),
        .O(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h5565)) 
    \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_12 
       (.I0(\int_height_reg[15]_1 [11]),
        .I1(\int_height_reg[15]_1 [10]),
        .I2(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_20_n_5 ),
        .I3(\int_height_reg[15]_1 [9]),
        .O(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_13 
       (.I0(\int_height_reg[15]_1 [10]),
        .I1(\int_height_reg[15]_1 [9]),
        .I2(\int_height_reg[15]_1 [6]),
        .I3(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_21_n_5 ),
        .I4(\int_height_reg[15]_1 [7]),
        .I5(\int_height_reg[15]_1 [8]),
        .O(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_13_n_5 ));
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_14 
       (.I0(\int_height_reg[15]_1 [9]),
        .I1(\int_height_reg[15]_1 [8]),
        .I2(\int_height_reg[15]_1 [7]),
        .I3(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_21_n_5 ),
        .I4(\int_height_reg[15]_1 [6]),
        .O(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'h5555555555555655)) 
    \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_15 
       (.I0(\int_height_reg[15]_1 [8]),
        .I1(\int_height_reg[15]_1 [6]),
        .I2(\int_height_reg[15]_1 [4]),
        .I3(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_18_n_5 ),
        .I4(\int_height_reg[15]_1 [5]),
        .I5(\int_height_reg[15]_1 [7]),
        .O(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_15_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h5565)) 
    \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_16 
       (.I0(\int_height_reg[15]_1 [6]),
        .I1(\int_height_reg[15]_1 [4]),
        .I2(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_18_n_5 ),
        .I3(\int_height_reg[15]_1 [5]),
        .O(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_16_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h55555565)) 
    \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_17 
       (.I0(\int_height_reg[15]_1 [7]),
        .I1(\int_height_reg[15]_1 [5]),
        .I2(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_18_n_5 ),
        .I3(\int_height_reg[15]_1 [4]),
        .I4(\int_height_reg[15]_1 [6]),
        .O(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_17_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_18 
       (.I0(\int_height_reg[15]_1 [3]),
        .I1(\int_height_reg[15]_1 [1]),
        .I2(\int_height_reg[15]_1 [0]),
        .I3(\int_height_reg[15]_1 [2]),
        .O(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_18_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hAAA95556)) 
    \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_19 
       (.I0(trunc_ln518_reg_1186[0]),
        .I1(\int_height_reg[15]_1 [2]),
        .I2(\int_height_reg[15]_1 [0]),
        .I3(\int_height_reg[15]_1 [1]),
        .I4(\int_height_reg[15]_1 [3]),
        .O(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_19_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_20 
       (.I0(\int_height_reg[15]_1 [6]),
        .I1(\int_height_reg[15]_1 [4]),
        .I2(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_18_n_5 ),
        .I3(\int_height_reg[15]_1 [5]),
        .I4(\int_height_reg[15]_1 [7]),
        .I5(\int_height_reg[15]_1 [8]),
        .O(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_20_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_21 
       (.I0(\int_height_reg[15]_1 [5]),
        .I1(\int_height_reg[15]_1 [3]),
        .I2(\int_height_reg[15]_1 [1]),
        .I3(\int_height_reg[15]_1 [0]),
        .I4(\int_height_reg[15]_1 [2]),
        .I5(\int_height_reg[15]_1 [4]),
        .O(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_21_n_5 ));
  LUT4 #(
    .INIT(16'h8A65)) 
    \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_3 
       (.I0(\int_height_reg[15]_1 [15]),
        .I1(\int_height_reg[15]_1 [14]),
        .I2(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_9_n_5 ),
        .I3(\ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_0 [7]),
        .O(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h4008804004800804)) 
    \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_4 
       (.I0(\ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_0 [5]),
        .I1(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_10_n_5 ),
        .I2(\int_height_reg[15]_1 [14]),
        .I3(\int_height_reg[15]_1 [13]),
        .I4(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_11_n_5 ),
        .I5(\ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_0 [6]),
        .O(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_5 
       (.I0(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_12_n_5 ),
        .I1(\ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_0 [3]),
        .I2(\ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_0 [2]),
        .I3(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_13_n_5 ),
        .I4(\ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_0 [1]),
        .I5(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_14_n_5 ),
        .O(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h0000066006600000)) 
    \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_6 
       (.I0(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_15_n_5 ),
        .I1(\ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_0 [0]),
        .I2(Sel_fu_865_p4[0]),
        .I3(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_16_n_5 ),
        .I4(Sel_fu_865_p4[1]),
        .I5(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_17_n_5 ),
        .O(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h0990600900000000)) 
    \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_7 
       (.I0(\int_height_reg[15]_1 [5]),
        .I1(trunc_ln518_reg_1186[2]),
        .I2(trunc_ln518_reg_1186[1]),
        .I3(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_18_n_5 ),
        .I4(\int_height_reg[15]_1 [4]),
        .I5(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_19_n_5 ),
        .O(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_9 
       (.I0(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_11_n_5 ),
        .I1(\int_height_reg[15]_1 [13]),
        .O(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_9_n_5 ));
  CARRY8 \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\NLW_ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_CO_UNCONNECTED [7:6],\int_height_reg[15]_0 ,\ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_n_8 ,\ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_n_9 ,\ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_n_10 ,\ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_n_11 ,\ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_3_n_5 ,\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_4_n_5 ,\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_5_n_5 ,\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_6_n_5 ,\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_7_n_5 ,S}));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h808A)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_6_n_5 ),
        .I1(rampStart_load_reg_1167[0]),
        .I2(\int_bckgndId_reg[2]_2 ),
        .I3(\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0 ),
        .O(\rampStart_load_reg_1167_reg[4] [0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hE0EE)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_6_n_5 ),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0 ),
        .I2(rampStart_load_reg_1167[1]),
        .I3(\int_bckgndId_reg[2]_2 ),
        .O(\rampStart_load_reg_1167_reg[4] [1]));
  LUT6 #(
    .INIT(64'hFFCCCDCCFFCCCCCC)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_1 
       (.I0(\int_bckgndId_reg[2]_0 ),
        .I1(\int_bckgndId_reg[0]_7 ),
        .I2(\int_bckgndId_reg[1]_8 [0]),
        .I3(x_fu_470),
        .I4(\int_bckgndId_reg[2]_1 ),
        .I5(\int_bckgndId_reg[1]_8 [1]),
        .O(ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181));
  LUT4 #(
    .INIT(16'h808A)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_2 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_6_n_5 ),
        .I1(rampStart_load_reg_1167[3]),
        .I2(\int_bckgndId_reg[2]_2 ),
        .I3(\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0 ),
        .O(\rampStart_load_reg_1167_reg[4] [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_3 
       (.I0(bckgndId[2]),
        .I1(bckgndId[3]),
        .I2(bckgndId[6]),
        .I3(bckgndId[4]),
        .I4(bckgndId[5]),
        .I5(bckgndId[7]),
        .O(\int_bckgndId_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0000008000004000)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_4 
       (.I0(\int_bckgndId_reg[1]_8 [0]),
        .I1(x_fu_470),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181[7]_i_2_n_5 ),
        .I3(bckgndId[3]),
        .I4(bckgndId[2]),
        .I5(\int_bckgndId_reg[1]_8 [1]),
        .O(\int_bckgndId_reg[0]_7 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_5 
       (.I0(bckgndId[2]),
        .I1(bckgndId[6]),
        .I2(bckgndId[7]),
        .I3(bckgndId[5]),
        .I4(bckgndId[4]),
        .I5(bckgndId[3]),
        .O(\int_bckgndId_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h0000480004008000)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_6 
       (.I0(\int_bckgndId_reg[1]_8 [0]),
        .I1(x_fu_470),
        .I2(bckgndId[2]),
        .I3(\ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181[7]_i_2_n_5 ),
        .I4(bckgndId[3]),
        .I5(\int_bckgndId_reg[1]_8 [1]),
        .O(\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_7 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_9_n_5 ),
        .I1(bckgndId[2]),
        .I2(\int_bckgndId_reg[1]_8 [1]),
        .I3(x_fu_470),
        .I4(\int_bckgndId_reg[1]_8 [0]),
        .O(\int_bckgndId_reg[2]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_9 
       (.I0(bckgndId[3]),
        .I1(bckgndId[4]),
        .I2(bckgndId[5]),
        .I3(bckgndId[7]),
        .I4(bckgndId[6]),
        .O(\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hF0F0F0E0)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0 ),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7] ),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_4_n_5 ),
        .I3(D[0]),
        .I4(\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_5_n_5 ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_4 
       (.I0(\int_bckgndId_reg[1]_8 [1]),
        .I1(bckgndId[2]),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_6_n_5 ),
        .I3(x_fu_470),
        .I4(\int_bckgndId_reg[1]_8 [0]),
        .O(\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0A00000010000000)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_5 
       (.I0(\int_bckgndId_reg[1]_8 [1]),
        .I1(bckgndId[2]),
        .I2(bckgndId[3]),
        .I3(\ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181[7]_i_2_n_5 ),
        .I4(x_fu_470),
        .I5(\int_bckgndId_reg[1]_8 [0]),
        .O(\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_6 
       (.I0(bckgndId[3]),
        .I1(bckgndId[4]),
        .I2(bckgndId[5]),
        .I3(bckgndId[7]),
        .I4(bckgndId[6]),
        .O(\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h0000400000008000)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181[5]_i_1 
       (.I0(\int_bckgndId_reg[1]_8 [1]),
        .I1(\int_bckgndId_reg[2]_1 ),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[5] ),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg),
        .I4(\ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[5]_0 ),
        .I5(\int_bckgndId_reg[1]_8 [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0000C80004000000)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181[7]_i_1 
       (.I0(\int_bckgndId_reg[1]_8 [0]),
        .I1(x_fu_470),
        .I2(bckgndId[2]),
        .I3(\ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181[7]_i_2_n_5 ),
        .I4(bckgndId[3]),
        .I5(\int_bckgndId_reg[1]_8 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181[7]_i_2 
       (.I0(bckgndId[6]),
        .I1(bckgndId[7]),
        .I2(bckgndId[5]),
        .I3(bckgndId[4]),
        .O(\ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000000070000000)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117[0]_i_1 
       (.I0(\int_bckgndId_reg[1]_8 [0]),
        .I1(\int_bckgndId_reg[1]_8 [1]),
        .I2(\int_bckgndId_reg[2]_1 ),
        .I3(\ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[5] ),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg),
        .I5(\ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[5]_0 ),
        .O(\int_bckgndId_reg[0]_8 ));
  LUT6 #(
    .INIT(64'h2020104000000000)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117[7]_i_1 
       (.I0(\int_bckgndId_reg[1]_8 [1]),
        .I1(bckgndId[3]),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181[7]_i_2_n_5 ),
        .I3(bckgndId[2]),
        .I4(\int_bckgndId_reg[1]_8 [0]),
        .I5(x_fu_470),
        .O(\int_bckgndId_reg[1]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059[0]_i_1 
       (.I0(\int_bckgndId_reg[2]_2 ),
        .I1(rampStart_load_reg_1167[0]),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059[4]_i_2_n_5 ),
        .I3(\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[0] ),
        .O(\rampStart_load_reg_1167_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFF0000FF40FF40)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059[2]_i_1 
       (.I0(\int_bckgndId_reg[1]_8 [1]),
        .I1(\int_bckgndId_reg[2]_1 ),
        .I2(x_fu_470),
        .I3(\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059[4]_i_2_n_5 ),
        .I4(rampStart_load_reg_1167[1]),
        .I5(\int_bckgndId_reg[2]_2 ),
        .O(\int_bckgndId_reg[1]_10 ));
  LUT4 #(
    .INIT(16'hFBEA)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059[4]_i_2_n_5 ),
        .I1(\int_bckgndId_reg[2]_2 ),
        .I2(rampStart_load_reg_1167[2]),
        .I3(\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0 ),
        .O(\rampStart_load_reg_1167_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059[4]_i_1 
       (.I0(\int_bckgndId_reg[2]_2 ),
        .I1(rampStart_load_reg_1167[3]),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059[4]_i_2_n_5 ),
        .I3(\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[0] ),
        .O(\rampStart_load_reg_1167_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0415440404040404)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059[4]_i_2 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[4] ),
        .I1(\int_bckgndId_reg[1]_8 [1]),
        .I2(\int_bckgndId_reg[2]_0 ),
        .I3(bckgndId[2]),
        .I4(bckgndId[3]),
        .I5(\ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181[7]_i_2_n_5 ),
        .O(\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFFAAFFA8)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_4_n_5 ),
        .I1(D[0]),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_5_n_5 ),
        .I3(\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7] ),
        .I4(\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0 ),
        .O(\int_bckgndId_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h40C044C0)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996[0]_i_1 
       (.I0(\int_bckgndId_reg[1]_8 [0]),
        .I1(x_fu_470),
        .I2(\int_bckgndId_reg[2]_1 ),
        .I3(\int_bckgndId_reg[1]_8 [1]),
        .I4(\int_bckgndId_reg[2]_0 ),
        .O(\int_bckgndId_reg[1]_7 [0]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h3000C400)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996[5]_i_1 
       (.I0(\int_bckgndId_reg[2]_0 ),
        .I1(\int_bckgndId_reg[1]_8 [1]),
        .I2(\int_bckgndId_reg[2]_1 ),
        .I3(x_fu_470),
        .I4(\int_bckgndId_reg[1]_8 [0]),
        .O(\int_bckgndId_reg[1]_7 [1]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h0000F400)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996[6]_i_1 
       (.I0(\int_bckgndId_reg[2]_0 ),
        .I1(\int_bckgndId_reg[1]_8 [1]),
        .I2(\int_bckgndId_reg[2]_1 ),
        .I3(x_fu_470),
        .I4(\int_bckgndId_reg[1]_8 [0]),
        .O(\int_bckgndId_reg[1]_7 [2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h3010F000)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933[0]_i_1 
       (.I0(\int_bckgndId_reg[2]_0 ),
        .I1(\int_bckgndId_reg[1]_8 [0]),
        .I2(x_fu_470),
        .I3(\int_bckgndId_reg[2]_1 ),
        .I4(\int_bckgndId_reg[1]_8 [1]),
        .O(\int_bckgndId_reg[0]_6 [0]));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933[6]_i_2 
       (.I0(\int_bckgndId_reg[1]_8 [0]),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[5]_0 ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg),
        .I3(\ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[5] ),
        .I4(\int_bckgndId_reg[2]_1 ),
        .I5(\int_bckgndId_reg[1]_8 [1]),
        .O(\int_bckgndId_reg[0]_9 ));
  LUT6 #(
    .INIT(64'hEAAEEEAEAAAAAEAA)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933[7]_i_1 
       (.I0(\int_bckgndId_reg[0]_7 ),
        .I1(x_fu_470),
        .I2(\int_bckgndId_reg[1]_8 [0]),
        .I3(\int_bckgndId_reg[1]_8 [1]),
        .I4(\int_bckgndId_reg[2]_0 ),
        .I5(\int_bckgndId_reg[2]_1 ),
        .O(\int_bckgndId_reg[0]_6 [1]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_phi_reg_pp0_iter2_pix_val_V_reg_294[7]_i_3 
       (.I0(ovrlayId[6]),
        .I1(ovrlayId[4]),
        .I2(ovrlayId[7]),
        .I3(ovrlayId[5]),
        .O(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_phi_reg_pp0_iter2_pix_val_V_reg_294[7]_i_4 
       (.I0(ovrlayId[2]),
        .I1(ovrlayId[3]),
        .O(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294[7]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[4]_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(or_ln1918_reg_710_pp0_iter3_reg),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6] [0]),
        .I4(\icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0 ),
        .I5(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[4] ),
        .O(\int_colorFormat_reg[0]_4 [0]));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[5]_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(or_ln1918_reg_710_pp0_iter3_reg),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6] [1]),
        .I4(\icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0 ),
        .I5(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[5] ),
        .O(\int_colorFormat_reg[0]_4 [1]));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[6]_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(or_ln1918_reg_710_pp0_iter3_reg),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6] [2]),
        .I4(\icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0 ),
        .I5(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6]_0 ),
        .O(\int_colorFormat_reg[0]_4 [2]));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[6]_i_2 
       (.I0(colorFormat[7]),
        .I1(colorFormat[6]),
        .I2(colorFormat[4]),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[6]_i_4_n_5 ),
        .O(\int_colorFormat_reg[7]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[6]_i_4 
       (.I0(colorFormat[3]),
        .I1(colorFormat[1]),
        .I2(colorFormat[5]),
        .I3(colorFormat[2]),
        .O(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[6]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[4]_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(or_ln1918_reg_710_pp0_iter3_reg),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6] [0]),
        .I4(\icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0 ),
        .I5(\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[4] ),
        .O(\int_colorFormat_reg[0]_5 [0]));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[5]_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(or_ln1918_reg_710_pp0_iter3_reg),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6] [1]),
        .I4(\icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0 ),
        .I5(\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[5] ),
        .O(\int_colorFormat_reg[0]_5 [1]));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[6]_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(or_ln1918_reg_710_pp0_iter3_reg),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6] [2]),
        .I4(\icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0 ),
        .I5(\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6]_0 ),
        .O(\int_colorFormat_reg[0]_5 [2]));
  LUT6 #(
    .INIT(64'h00FFE4E40000E4E4)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[0]_i_1 
       (.I0(\icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0_0 ),
        .I1(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_0 [0]),
        .I2(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[0]_i_2_n_5 ),
        .I3(or_ln1918_2_reg_717_pp0_iter3_reg),
        .I4(\icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0 ),
        .I5(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[2] [0]),
        .O(\ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6] [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[0]_i_2 
       (.I0(\int_boxColorG_reg[7]_0 [0]),
        .I1(\int_colorFormat_reg[7]_0 ),
        .I2(\int_boxColorB_reg[7]_0 [0]),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[0] ),
        .I4(pixIn9_read_reg_647_pp0_iter2_reg[0]),
        .O(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h00FFE4E40000E4E4)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[1]_i_1 
       (.I0(\icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0_0 ),
        .I1(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_0 [1]),
        .I2(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[1]_i_2_n_5 ),
        .I3(or_ln1918_2_reg_717_pp0_iter3_reg),
        .I4(\icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0 ),
        .I5(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[2] [1]),
        .O(\ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6] [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[1]_i_2 
       (.I0(\int_boxColorG_reg[7]_0 [1]),
        .I1(\int_colorFormat_reg[7]_0 ),
        .I2(\int_boxColorB_reg[7]_0 [1]),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[0] ),
        .I4(pixIn9_read_reg_647_pp0_iter2_reg[1]),
        .O(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h00FFE4E40000E4E4)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[2]_i_1 
       (.I0(\icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0_0 ),
        .I1(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_0 [2]),
        .I2(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[2]_i_2_n_5 ),
        .I3(or_ln1918_2_reg_717_pp0_iter3_reg),
        .I4(\icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0 ),
        .I5(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[2] [2]),
        .O(\ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6] [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[2]_i_2 
       (.I0(\int_boxColorG_reg[7]_0 [2]),
        .I1(\int_colorFormat_reg[7]_0 ),
        .I2(\int_boxColorB_reg[7]_0 [2]),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[0] ),
        .I4(pixIn9_read_reg_647_pp0_iter2_reg[2]),
        .O(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[2]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[3]_i_2 
       (.I0(\int_boxColorG_reg[7]_0 [3]),
        .I1(\int_colorFormat_reg[7]_0 ),
        .I2(\int_boxColorB_reg[7]_0 [3]),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[0] ),
        .I4(pixIn9_read_reg_647_pp0_iter2_reg[3]),
        .O(\int_boxColorG_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[4] ),
        .I1(\icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0 ),
        .I2(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[4]_i_3_n_5 ),
        .I3(\icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0_0 ),
        .I4(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_0 [3]),
        .O(\ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6] [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[4]_i_3 
       (.I0(\int_boxColorG_reg[7]_0 [4]),
        .I1(\int_colorFormat_reg[7]_0 ),
        .I2(\int_boxColorB_reg[7]_0 [4]),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[0] ),
        .I4(pixIn9_read_reg_647_pp0_iter2_reg[4]),
        .O(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[4]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[5] ),
        .I1(\icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0 ),
        .I2(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[5]_i_3_n_5 ),
        .I3(\icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0_0 ),
        .I4(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_0 [4]),
        .O(\ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6] [4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[5]_i_3 
       (.I0(\int_boxColorG_reg[7]_0 [5]),
        .I1(\int_colorFormat_reg[7]_0 ),
        .I2(\int_boxColorB_reg[7]_0 [5]),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[0] ),
        .I4(pixIn9_read_reg_647_pp0_iter2_reg[5]),
        .O(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[5]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6] ),
        .I1(\icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0 ),
        .I2(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[6]_i_3_n_5 ),
        .I3(\icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0_0 ),
        .I4(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_0 [5]),
        .O(\ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6] [5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[6]_i_3 
       (.I0(\int_boxColorG_reg[7]_0 [6]),
        .I1(\int_colorFormat_reg[7]_0 ),
        .I2(\int_boxColorB_reg[7]_0 [6]),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[0] ),
        .I4(pixIn9_read_reg_647_pp0_iter2_reg[6]),
        .O(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[6]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[7]_i_2 
       (.I0(\int_boxColorG_reg[7]_0 [7]),
        .I1(\int_colorFormat_reg[7]_0 ),
        .I2(\int_boxColorB_reg[7]_0 [7]),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[0] ),
        .I4(pixIn9_read_reg_647_pp0_iter2_reg[7]),
        .O(\int_boxColorG_reg[7]_1 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[4]_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(or_ln1918_2_reg_717_pp0_iter3_reg),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6] [0]),
        .I4(\icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0 ),
        .I5(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[4] ),
        .O(\int_colorFormat_reg[0]_6 [0]));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[5]_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(or_ln1918_2_reg_717_pp0_iter3_reg),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6] [1]),
        .I4(\icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0 ),
        .I5(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[5] ),
        .O(\int_colorFormat_reg[0]_6 [1]));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[6]_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(or_ln1918_2_reg_717_pp0_iter3_reg),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6] [2]),
        .I4(\icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0 ),
        .I5(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6]_0 ),
        .O(\int_colorFormat_reg[0]_6 [2]));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[7]_i_3 
       (.I0(icmp_ln729_reg_706_pp0_iter3_reg),
        .I1(ovrlayId[3]),
        .I2(ovrlayId[2]),
        .I3(ovrlayId[1]),
        .I4(ovrlayId[0]),
        .I5(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294[7]_i_3_n_5 ),
        .O(\icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[7]_i_5 
       (.I0(icmp_ln729_reg_706_pp0_iter3_reg),
        .I1(ovrlayId[3]),
        .I2(ovrlayId[2]),
        .I3(ovrlayId[0]),
        .I4(ovrlayId[1]),
        .I5(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294[7]_i_3_n_5 ),
        .O(\icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h55555556)) 
    \ap_return_int_reg[0]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\int_width_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAA855555557)) 
    \ap_return_int_reg[1]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(grp_reg_ap_uint_10_s_fu_176_d[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \ap_return_int_reg[2]_i_1 
       (.I0(Q[5]),
        .I1(\int_width_reg[4]_0 ),
        .I2(Q[6]),
        .O(grp_reg_ap_uint_10_s_fu_176_d[1]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \ap_return_int_reg[3]_i_1 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(\int_width_reg[4]_0 ),
        .I3(Q[6]),
        .O(grp_reg_ap_uint_10_s_fu_176_d[2]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \ap_return_int_reg[4]_i_1 
       (.I0(Q[8]),
        .I1(Q[5]),
        .I2(\int_width_reg[4]_0 ),
        .I3(Q[6]),
        .I4(Q[7]),
        .O(grp_reg_ap_uint_10_s_fu_176_d[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \ap_return_int_reg[5]_i_1 
       (.I0(Q[7]),
        .I1(\int_width_reg[4]_0 ),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(grp_reg_ap_uint_10_s_fu_176_d[4]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \ap_return_int_reg[5]_i_2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\int_width_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h5955A6AA)) 
    \ap_return_int_reg[6]_i_1 
       (.I0(\ap_return_int_reg[8]_i_2_n_5 ),
        .I1(Q[8]),
        .I2(\ap_return_int_reg[7]_i_2_n_5 ),
        .I3(Q[9]),
        .I4(Q[10]),
        .O(grp_reg_ap_uint_10_s_fu_176_d[5]));
  LUT6 #(
    .INIT(64'hDDBDDDDD22422222)) 
    \ap_return_int_reg[7]_i_1 
       (.I0(\ap_return_int_reg[8]_i_2_n_5 ),
        .I1(Q[10]),
        .I2(Q[9]),
        .I3(\ap_return_int_reg[7]_i_2_n_5 ),
        .I4(Q[8]),
        .I5(Q[11]),
        .O(grp_reg_ap_uint_10_s_fu_176_d[6]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ap_return_int_reg[7]_i_2 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(\int_width_reg[4]_0 ),
        .I3(Q[7]),
        .O(\ap_return_int_reg[7]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFDBF0240)) 
    \ap_return_int_reg[8]_i_1 
       (.I0(\ap_return_int_reg[8]_i_2_n_5 ),
        .I1(Q[11]),
        .I2(Q[10]),
        .I3(\ap_return_int_reg[8]_i_3_n_5 ),
        .I4(Q[12]),
        .O(grp_reg_ap_uint_10_s_fu_176_d[7]));
  LUT6 #(
    .INIT(64'h8000000000000001)) 
    \ap_return_int_reg[8]_i_2 
       (.I0(Q[7]),
        .I1(\int_width_reg[4]_0 ),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(Q[8]),
        .I5(Q[9]),
        .O(\ap_return_int_reg[8]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \ap_return_int_reg[8]_i_3 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(\int_width_reg[4]_0 ),
        .I4(Q[7]),
        .I5(Q[9]),
        .O(\ap_return_int_reg[8]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_int_reg[9]_i_1 
       (.I0(\int_width_reg[10]_0 ),
        .O(grp_reg_ap_uint_10_s_fu_176_d[8]));
  LUT6 #(
    .INIT(64'h10000008EFFFFFF7)) 
    \ap_return_int_reg[9]_i_2 
       (.I0(\ap_return_int_reg[8]_i_2_n_5 ),
        .I1(\ap_return_int_reg[8]_i_3_n_5 ),
        .I2(Q[10]),
        .I3(Q[11]),
        .I4(Q[12]),
        .I5(Q[13]),
        .O(\int_width_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    auto_restart_status_i_1
       (.I0(p_26_in[7]),
        .I1(ap_start),
        .I2(\ap_CS_fsm_reg[3] [0]),
        .I3(auto_restart_status_reg_n_5),
        .O(auto_restart_status_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_5),
        .Q(auto_restart_status_reg_n_5),
        .R(RSTC));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_405_p2_carry__0_i_1
       (.I0(boxSize),
        .I1(boxBottom_fu_405_p2_carry__0),
        .O(\int_boxSize_reg[15]_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_400_p2_carry__0_i_1
       (.I0(boxSize),
        .I1(boxRight_fu_400_p2_carry__0),
        .O(\int_boxSize_reg[15]_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \cmp2_i_reg_439[0]_i_1 
       (.I0(\cmp2_i_reg_439[0]_i_2_n_5 ),
        .I1(\cmp2_i_reg_439[0]_i_3_n_5 ),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg0),
        .I3(cmp2_i_reg_439),
        .O(\cmp2_i_reg_439_reg[0] ));
  LUT6 #(
    .INIT(64'h0001000000000001)) 
    \cmp2_i_reg_439[0]_i_2 
       (.I0(\cmp2_i_reg_439_reg[0]_1 ),
        .I1(\cmp2_i_reg_439[0]_i_5_n_5 ),
        .I2(\cmp2_i_reg_439[0]_i_6_n_5 ),
        .I3(\cmp2_i_reg_439[0]_i_7_n_5 ),
        .I4(crossHairY[15]),
        .I5(\cmp2_i_reg_439_reg[0]_0 [12]),
        .O(\cmp2_i_reg_439[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \cmp2_i_reg_439[0]_i_3 
       (.I0(crossHairY[12]),
        .I1(\cmp2_i_reg_439_reg[0]_0 [9]),
        .I2(\cmp2_i_reg_439_reg[0]_0 [10]),
        .I3(crossHairY[13]),
        .I4(\cmp2_i_reg_439_reg[0]_0 [11]),
        .I5(crossHairY[14]),
        .O(\cmp2_i_reg_439[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \cmp2_i_reg_439[0]_i_5 
       (.I0(crossHairY[0]),
        .I1(\cmp2_i_reg_439_reg[0]_0 [0]),
        .I2(\cmp2_i_reg_439_reg[0]_0 [2]),
        .I3(crossHairY[2]),
        .I4(\cmp2_i_reg_439_reg[0]_0 [1]),
        .I5(crossHairY[1]),
        .O(\cmp2_i_reg_439[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \cmp2_i_reg_439[0]_i_6 
       (.I0(crossHairY[9]),
        .I1(\cmp2_i_reg_439_reg[0]_0 [6]),
        .I2(\cmp2_i_reg_439_reg[0]_0 [7]),
        .I3(crossHairY[10]),
        .I4(\cmp2_i_reg_439_reg[0]_0 [8]),
        .I5(crossHairY[11]),
        .O(\cmp2_i_reg_439[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \cmp2_i_reg_439[0]_i_7 
       (.I0(crossHairY[6]),
        .I1(\cmp2_i_reg_439_reg[0]_0 [3]),
        .I2(\cmp2_i_reg_439_reg[0]_0 [4]),
        .I3(crossHairY[7]),
        .I4(\cmp2_i_reg_439_reg[0]_0 [5]),
        .I5(crossHairY[8]),
        .O(\cmp2_i_reg_439[0]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp35_not_fu_800_p2_carry_i_1
       (.I0(\int_passthruStartY_reg[15]_1 [15]),
        .I1(\cmp35_not_reg_1224_reg[0] [15]),
        .I2(\int_passthruStartY_reg[15]_1 [14]),
        .I3(\cmp35_not_reg_1224_reg[0] [14]),
        .O(\int_passthruStartY_reg[15]_0 [7]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp35_not_fu_800_p2_carry_i_2
       (.I0(\int_passthruStartY_reg[15]_1 [13]),
        .I1(\cmp35_not_reg_1224_reg[0] [13]),
        .I2(\int_passthruStartY_reg[15]_1 [12]),
        .I3(\cmp35_not_reg_1224_reg[0] [12]),
        .O(\int_passthruStartY_reg[15]_0 [6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp35_not_fu_800_p2_carry_i_3
       (.I0(\int_passthruStartY_reg[15]_1 [11]),
        .I1(\cmp35_not_reg_1224_reg[0] [11]),
        .I2(\int_passthruStartY_reg[15]_1 [10]),
        .I3(\cmp35_not_reg_1224_reg[0] [10]),
        .O(\int_passthruStartY_reg[15]_0 [5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp35_not_fu_800_p2_carry_i_4
       (.I0(\int_passthruStartY_reg[15]_1 [9]),
        .I1(\cmp35_not_reg_1224_reg[0] [9]),
        .I2(\int_passthruStartY_reg[15]_1 [8]),
        .I3(\cmp35_not_reg_1224_reg[0] [8]),
        .O(\int_passthruStartY_reg[15]_0 [4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp35_not_fu_800_p2_carry_i_5
       (.I0(\int_passthruStartY_reg[15]_1 [7]),
        .I1(\cmp35_not_reg_1224_reg[0] [7]),
        .I2(\int_passthruStartY_reg[15]_1 [6]),
        .I3(\cmp35_not_reg_1224_reg[0] [6]),
        .O(\int_passthruStartY_reg[15]_0 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp35_not_fu_800_p2_carry_i_6
       (.I0(\int_passthruStartY_reg[15]_1 [5]),
        .I1(\cmp35_not_reg_1224_reg[0] [5]),
        .I2(\int_passthruStartY_reg[15]_1 [4]),
        .I3(\cmp35_not_reg_1224_reg[0] [4]),
        .O(\int_passthruStartY_reg[15]_0 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp35_not_fu_800_p2_carry_i_7
       (.I0(\int_passthruStartY_reg[15]_1 [3]),
        .I1(\cmp35_not_reg_1224_reg[0] [3]),
        .I2(\int_passthruStartY_reg[15]_1 [2]),
        .I3(\cmp35_not_reg_1224_reg[0] [2]),
        .O(\int_passthruStartY_reg[15]_0 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cmp35_not_fu_800_p2_carry_i_8
       (.I0(\int_passthruStartY_reg[15]_1 [1]),
        .I1(\cmp35_not_reg_1224_reg[0] [1]),
        .I2(\int_passthruStartY_reg[15]_1 [0]),
        .I3(\cmp35_not_reg_1224_reg[0] [0]),
        .O(\int_passthruStartY_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \div_cast_reg_412[10]_i_2 
       (.I0(enableInput[0]),
        .I1(enableInput[2]),
        .I2(enableInput[5]),
        .I3(enableInput[6]),
        .I4(\div_cast_reg_412[10]_i_3_n_5 ),
        .O(\int_enableInput_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \div_cast_reg_412[10]_i_3 
       (.I0(enableInput[3]),
        .I1(enableInput[1]),
        .I2(enableInput[7]),
        .I3(enableInput[4]),
        .O(\div_cast_reg_412[10]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h000000006A6AFF00)) 
    \empty_fu_104[0]_i_2 
       (.I0(field_id[1]),
        .I1(field_id[0]),
        .I2(phi_ln991_loc_fu_116),
        .I3(fid_in),
        .I4(\empty_fu_104[0]_i_3_n_5 ),
        .I5(ap_NS_fsm12_out),
        .O(\int_field_id_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \empty_fu_104[0]_i_3 
       (.I0(\empty_fu_104[0]_i_4_n_5 ),
        .I1(field_id[11]),
        .I2(field_id[10]),
        .I3(field_id[9]),
        .I4(field_id[8]),
        .I5(\empty_fu_104[0]_i_5_n_5 ),
        .O(\empty_fu_104[0]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \empty_fu_104[0]_i_4 
       (.I0(field_id[14]),
        .I1(field_id[15]),
        .I2(field_id[13]),
        .I3(field_id[12]),
        .O(\empty_fu_104[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \empty_fu_104[0]_i_5 
       (.I0(field_id[4]),
        .I1(field_id[5]),
        .I2(field_id[6]),
        .I3(field_id[7]),
        .I4(field_id[3]),
        .I5(field_id[2]),
        .O(\empty_fu_104[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    fid_INST_0_i_4
       (.I0(\int_height_reg[15]_1 [0]),
        .I1(fid_INST_0_i_1[0]),
        .I2(\int_height_reg[15]_1 [1]),
        .I3(fid_INST_0_i_1[1]),
        .I4(\int_height_reg[15]_1 [2]),
        .I5(fid_INST_0_i_1[2]),
        .O(\int_height_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    fid_INST_0_i_5
       (.I0(\int_height_reg[15]_1 [4]),
        .I1(fid_INST_0_i_1[4]),
        .I2(\int_height_reg[15]_1 [5]),
        .I3(fid_INST_0_i_1[5]),
        .I4(fid_INST_0_i_1[3]),
        .I5(\int_height_reg[15]_1 [3]),
        .O(\int_height_reg[4]_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 g0_b0__0_i_1
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_g0_b0__0_i_1_CO_UNCONNECTED[7:5],\xCount_V_2_reg[8] ,g0_b0__0_i_1_n_9,g0_b0__0_i_1_n_10,g0_b0__0_i_1_n_11,g0_b0__0_i_1_n_12}),
        .DI({1'b0,1'b0,1'b0,g0_b0__0_i_2_n_5,g0_b0__0_i_3_n_5,g0_b0__0_i_4_n_5,g0_b0__0_i_5_n_5,g0_b0__0_i_6_n_5}),
        .O(NLW_g0_b0__0_i_1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,g0_b0__0_i_7_n_5,g0_b0__0_i_8_n_5,g0_b0__0_i_9_n_5,g0_b0__0_i_10_n_5,g0_b0__0_i_11_n_5}));
  LUT6 #(
    .INIT(64'hC462319880402010)) 
    g0_b0__0_i_10
       (.I0(g0_b0__0_i_1_0[2]),
        .I1(g0_b0__0_i_1_0[3]),
        .I2(\tpgBackground_U0/g0_b0_i_24_n_5 ),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(\tpgBackground_U0/g0_b0_i_25_n_5 ),
        .O(g0_b0__0_i_10_n_5));
  LUT5 #(
    .INIT(32'h08616108)) 
    g0_b0__0_i_11
       (.I0(\tpgBackground_U0/g0_b0_i_26_n_5 ),
        .I1(Q[4]),
        .I2(g0_b0__0_i_1_0[0]),
        .I3(g0_b0__0_i_1_0[1]),
        .I4(Q[5]),
        .O(g0_b0__0_i_11_n_5));
  LUT6 #(
    .INIT(64'h33033000BFBFB3A0)) 
    g0_b0__0_i_2
       (.I0(\tpgBackground_U0/g0_b0_i_17_n_5 ),
        .I1(g0_b0__0_i_1_0[8]),
        .I2(Q[13]),
        .I3(\tpgBackground_U0/g0_b0_i_18_n_5 ),
        .I4(\tpgBackground_U0/g0_b0_i_19_n_5 ),
        .I5(g0_b0__0_i_1_0[9]),
        .O(g0_b0__0_i_2_n_5));
  LUT6 #(
    .INIT(64'h7331107773301000)) 
    g0_b0__0_i_3
       (.I0(g0_b0__0_i_1_0[6]),
        .I1(g0_b0__0_i_1_0[7]),
        .I2(\tpgBackground_U0/g0_b0_i_20_n_5 ),
        .I3(Q[10]),
        .I4(Q[11]),
        .I5(\tpgBackground_U0/g0_b0_i_21_n_5 ),
        .O(g0_b0__0_i_3_n_5));
  LUT6 #(
    .INIT(64'h0000A00CF0ACFAEC)) 
    g0_b0__0_i_4
       (.I0(\tpgBackground_U0/g0_b0_i_22_n_5 ),
        .I1(\tpgBackground_U0/g0_b0_i_23_n_5 ),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(g0_b0__0_i_1_0[4]),
        .I5(g0_b0__0_i_1_0[5]),
        .O(g0_b0__0_i_4_n_5));
  LUT6 #(
    .INIT(64'h0000A00CF0ACFAEC)) 
    g0_b0__0_i_5
       (.I0(\tpgBackground_U0/g0_b0_i_24_n_5 ),
        .I1(\tpgBackground_U0/g0_b0_i_25_n_5 ),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(g0_b0__0_i_1_0[2]),
        .I5(g0_b0__0_i_1_0[3]),
        .O(g0_b0__0_i_5_n_5));
  LUT5 #(
    .INIT(32'h30171703)) 
    g0_b0__0_i_6
       (.I0(g0_b0__0_i_1_0[0]),
        .I1(g0_b0__0_i_1_0[1]),
        .I2(Q[5]),
        .I3(\tpgBackground_U0/g0_b0_i_26_n_5 ),
        .I4(Q[4]),
        .O(g0_b0__0_i_6_n_5));
  LUT6 #(
    .INIT(64'hF0CCCCF0AA0000AA)) 
    g0_b0__0_i_7
       (.I0(\int_width_reg[12]_0 ),
        .I1(\tpgBackground_U0/g0_b0_i_19_n_5 ),
        .I2(\tpgBackground_U0/g0_b0_i_18_n_5 ),
        .I3(g0_b0__0_i_1_0[9]),
        .I4(Q[13]),
        .I5(g0_b0__0_i_1_0[8]),
        .O(g0_b0__0_i_7_n_5));
  LUT6 #(
    .INIT(64'h8380E02038080E02)) 
    g0_b0__0_i_8
       (.I0(\tpgBackground_U0/g0_b0_i_20_n_5 ),
        .I1(Q[10]),
        .I2(Q[11]),
        .I3(\tpgBackground_U0/g0_b0_i_21_n_5 ),
        .I4(g0_b0__0_i_1_0[6]),
        .I5(g0_b0__0_i_1_0[7]),
        .O(g0_b0__0_i_8_n_5));
  LUT6 #(
    .INIT(64'hC462319880402010)) 
    g0_b0__0_i_9
       (.I0(g0_b0__0_i_1_0[4]),
        .I1(g0_b0__0_i_1_0[5]),
        .I2(\tpgBackground_U0/g0_b0_i_22_n_5 ),
        .I3(Q[8]),
        .I4(Q[9]),
        .I5(\tpgBackground_U0/g0_b0_i_23_n_5 ),
        .O(g0_b0__0_i_9_n_5));
  LUT6 #(
    .INIT(64'hF0CCCCF0AA0000AA)) 
    g0_b0__2_i_10
       (.I0(\int_width_reg[12]_0 ),
        .I1(\tpgBackground_U0/g0_b0_i_19_n_5 ),
        .I2(\tpgBackground_U0/g0_b0_i_18_n_5 ),
        .I3(g0_b0__2_i_4_0[9]),
        .I4(Q[13]),
        .I5(g0_b0__2_i_4_0[8]),
        .O(g0_b0__2_i_10_n_5));
  LUT6 #(
    .INIT(64'h8380E02038080E02)) 
    g0_b0__2_i_11
       (.I0(\tpgBackground_U0/g0_b0_i_20_n_5 ),
        .I1(Q[10]),
        .I2(Q[11]),
        .I3(\tpgBackground_U0/g0_b0_i_21_n_5 ),
        .I4(g0_b0__2_i_4_0[6]),
        .I5(g0_b0__2_i_4_0[7]),
        .O(g0_b0__2_i_11_n_5));
  LUT6 #(
    .INIT(64'hC462319880402010)) 
    g0_b0__2_i_12
       (.I0(g0_b0__2_i_4_0[4]),
        .I1(g0_b0__2_i_4_0[5]),
        .I2(\tpgBackground_U0/g0_b0_i_22_n_5 ),
        .I3(Q[8]),
        .I4(Q[9]),
        .I5(\tpgBackground_U0/g0_b0_i_23_n_5 ),
        .O(g0_b0__2_i_12_n_5));
  LUT6 #(
    .INIT(64'hC462319880402010)) 
    g0_b0__2_i_13
       (.I0(g0_b0__2_i_4_0[2]),
        .I1(g0_b0__2_i_4_0[3]),
        .I2(\tpgBackground_U0/g0_b0_i_24_n_5 ),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(\tpgBackground_U0/g0_b0_i_25_n_5 ),
        .O(g0_b0__2_i_13_n_5));
  LUT5 #(
    .INIT(32'h08616108)) 
    g0_b0__2_i_14
       (.I0(\tpgBackground_U0/g0_b0_i_26_n_5 ),
        .I1(Q[4]),
        .I2(g0_b0__2_i_4_0[0]),
        .I3(g0_b0__2_i_4_0[1]),
        .I4(Q[5]),
        .O(g0_b0__2_i_14_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 g0_b0__2_i_4
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_g0_b0__2_i_4_CO_UNCONNECTED[7:5],\xCount_V_3_reg[8] ,g0_b0__2_i_4_n_9,g0_b0__2_i_4_n_10,g0_b0__2_i_4_n_11,g0_b0__2_i_4_n_12}),
        .DI({1'b0,1'b0,1'b0,g0_b0__2_i_5_n_5,g0_b0__2_i_6_n_5,g0_b0__2_i_7_n_5,g0_b0__2_i_8_n_5,g0_b0__2_i_9_n_5}),
        .O(NLW_g0_b0__2_i_4_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,g0_b0__2_i_10_n_5,g0_b0__2_i_11_n_5,g0_b0__2_i_12_n_5,g0_b0__2_i_13_n_5,g0_b0__2_i_14_n_5}));
  LUT6 #(
    .INIT(64'h33033000BFBFB3A0)) 
    g0_b0__2_i_5
       (.I0(\tpgBackground_U0/g0_b0_i_17_n_5 ),
        .I1(g0_b0__2_i_4_0[8]),
        .I2(Q[13]),
        .I3(\tpgBackground_U0/g0_b0_i_18_n_5 ),
        .I4(\tpgBackground_U0/g0_b0_i_19_n_5 ),
        .I5(g0_b0__2_i_4_0[9]),
        .O(g0_b0__2_i_5_n_5));
  LUT6 #(
    .INIT(64'h7331107773301000)) 
    g0_b0__2_i_6
       (.I0(g0_b0__2_i_4_0[6]),
        .I1(g0_b0__2_i_4_0[7]),
        .I2(\tpgBackground_U0/g0_b0_i_20_n_5 ),
        .I3(Q[10]),
        .I4(Q[11]),
        .I5(\tpgBackground_U0/g0_b0_i_21_n_5 ),
        .O(g0_b0__2_i_6_n_5));
  LUT6 #(
    .INIT(64'h0000A00CF0ACFAEC)) 
    g0_b0__2_i_7
       (.I0(\tpgBackground_U0/g0_b0_i_22_n_5 ),
        .I1(\tpgBackground_U0/g0_b0_i_23_n_5 ),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(g0_b0__2_i_4_0[4]),
        .I5(g0_b0__2_i_4_0[5]),
        .O(g0_b0__2_i_7_n_5));
  LUT6 #(
    .INIT(64'h0000A00CF0ACFAEC)) 
    g0_b0__2_i_8
       (.I0(\tpgBackground_U0/g0_b0_i_24_n_5 ),
        .I1(\tpgBackground_U0/g0_b0_i_25_n_5 ),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(g0_b0__2_i_4_0[2]),
        .I5(g0_b0__2_i_4_0[3]),
        .O(g0_b0__2_i_8_n_5));
  LUT5 #(
    .INIT(32'h30171703)) 
    g0_b0__2_i_9
       (.I0(g0_b0__2_i_4_0[0]),
        .I1(g0_b0__2_i_4_0[1]),
        .I2(Q[5]),
        .I3(\tpgBackground_U0/g0_b0_i_26_n_5 ),
        .I4(Q[4]),
        .O(g0_b0__2_i_9_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 g0_b0_i_1
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_g0_b0_i_1_CO_UNCONNECTED[7:5],\xCount_V_1_reg[8] ,g0_b0_i_1_n_9,g0_b0_i_1_n_10,g0_b0_i_1_n_11,g0_b0_i_1_n_12}),
        .DI({1'b0,1'b0,1'b0,g0_b0_i_3_n_5,g0_b0_i_4_n_5,g0_b0_i_5_n_5,g0_b0_i_6_n_5,g0_b0_i_7_n_5}),
        .O(NLW_g0_b0_i_1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,g0_b0_i_8_n_5,g0_b0_i_9_n_5,g0_b0_i_10_n_5,g0_b0_i_11_n_5,g0_b0_i_12_n_5}));
  LUT6 #(
    .INIT(64'hC462319880402010)) 
    g0_b0_i_10
       (.I0(g0_b0_i_1_0[4]),
        .I1(g0_b0_i_1_0[5]),
        .I2(\tpgBackground_U0/g0_b0_i_22_n_5 ),
        .I3(Q[8]),
        .I4(Q[9]),
        .I5(\tpgBackground_U0/g0_b0_i_23_n_5 ),
        .O(g0_b0_i_10_n_5));
  LUT6 #(
    .INIT(64'hC462319880402010)) 
    g0_b0_i_11
       (.I0(g0_b0_i_1_0[2]),
        .I1(g0_b0_i_1_0[3]),
        .I2(\tpgBackground_U0/g0_b0_i_24_n_5 ),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(\tpgBackground_U0/g0_b0_i_25_n_5 ),
        .O(g0_b0_i_11_n_5));
  LUT5 #(
    .INIT(32'h08616108)) 
    g0_b0_i_12
       (.I0(\tpgBackground_U0/g0_b0_i_26_n_5 ),
        .I1(Q[4]),
        .I2(g0_b0_i_1_0[0]),
        .I3(g0_b0_i_1_0[1]),
        .I4(Q[5]),
        .O(g0_b0_i_12_n_5));
  LUT5 #(
    .INIT(32'h99999996)) 
    g0_b0_i_15
       (.I0(g0_b0_i_2[9]),
        .I1(\int_height_reg[15]_1 [13]),
        .I2(\int_height_reg[15]_1 [11]),
        .I3(\tpgBackground_U0/g0_b0_i_38_n_5 ),
        .I4(\int_height_reg[15]_1 [12]),
        .O(\int_height_reg[5]_0 [1]));
  LUT6 #(
    .INIT(64'h9999999999999996)) 
    g0_b0_i_16
       (.I0(g0_b0_i_2[8]),
        .I1(\int_height_reg[15]_1 [12]),
        .I2(\int_height_reg[15]_1 [10]),
        .I3(\tpgBackground_U0/g0_b0_i_39_n_5 ),
        .I4(\int_height_reg[15]_1 [9]),
        .I5(\int_height_reg[15]_1 [11]),
        .O(\int_height_reg[5]_0 [0]));
  LUT5 #(
    .INIT(32'h99999996)) 
    g0_b0_i_28
       (.I0(g0_b0_i_2[7]),
        .I1(\int_height_reg[15]_1 [11]),
        .I2(\int_height_reg[15]_1 [9]),
        .I3(\tpgBackground_U0/g0_b0_i_39_n_5 ),
        .I4(\int_height_reg[15]_1 [10]),
        .O(\yCount_V_3_reg[7] [7]));
  LUT4 #(
    .INIT(16'h9996)) 
    g0_b0_i_29
       (.I0(g0_b0_i_2[6]),
        .I1(\int_height_reg[15]_1 [10]),
        .I2(\tpgBackground_U0/g0_b0_i_39_n_5 ),
        .I3(\int_height_reg[15]_1 [9]),
        .O(\yCount_V_3_reg[7] [6]));
  LUT6 #(
    .INIT(64'h33033000BFBFB3A0)) 
    g0_b0_i_3
       (.I0(\tpgBackground_U0/g0_b0_i_17_n_5 ),
        .I1(g0_b0_i_1_0[8]),
        .I2(Q[13]),
        .I3(\tpgBackground_U0/g0_b0_i_18_n_5 ),
        .I4(\tpgBackground_U0/g0_b0_i_19_n_5 ),
        .I5(g0_b0_i_1_0[9]),
        .O(g0_b0_i_3_n_5));
  LUT6 #(
    .INIT(64'h9999999999999996)) 
    g0_b0_i_30
       (.I0(g0_b0_i_2[5]),
        .I1(\int_height_reg[15]_1 [9]),
        .I2(\int_height_reg[15]_1 [7]),
        .I3(\tpgBackground_U0/g0_b0_i_40_n_5 ),
        .I4(\int_height_reg[15]_1 [6]),
        .I5(\int_height_reg[15]_1 [8]),
        .O(\yCount_V_3_reg[7] [5]));
  LUT5 #(
    .INIT(32'h99999996)) 
    g0_b0_i_31
       (.I0(g0_b0_i_2[4]),
        .I1(\int_height_reg[15]_1 [8]),
        .I2(\int_height_reg[15]_1 [6]),
        .I3(\tpgBackground_U0/g0_b0_i_40_n_5 ),
        .I4(\int_height_reg[15]_1 [7]),
        .O(\yCount_V_3_reg[7] [4]));
  LUT6 #(
    .INIT(64'h9999999999999996)) 
    g0_b0_i_32
       (.I0(g0_b0_i_2[3]),
        .I1(\int_height_reg[15]_1 [7]),
        .I2(\int_height_reg[15]_1 [5]),
        .I3(\tpgBackground_U0/g0_b0_i_41_n_5 ),
        .I4(\int_height_reg[15]_1 [4]),
        .I5(\int_height_reg[15]_1 [6]),
        .O(\yCount_V_3_reg[7] [3]));
  LUT5 #(
    .INIT(32'h99999996)) 
    g0_b0_i_33
       (.I0(g0_b0_i_2[2]),
        .I1(\int_height_reg[15]_1 [6]),
        .I2(\int_height_reg[15]_1 [4]),
        .I3(\tpgBackground_U0/g0_b0_i_41_n_5 ),
        .I4(\int_height_reg[15]_1 [5]),
        .O(\yCount_V_3_reg[7] [2]));
  LUT4 #(
    .INIT(16'h9996)) 
    g0_b0_i_34
       (.I0(g0_b0_i_2[1]),
        .I1(\int_height_reg[15]_1 [5]),
        .I2(\tpgBackground_U0/g0_b0_i_41_n_5 ),
        .I3(\int_height_reg[15]_1 [4]),
        .O(\yCount_V_3_reg[7] [1]));
  LUT6 #(
    .INIT(64'h9999999999999996)) 
    g0_b0_i_35
       (.I0(g0_b0_i_2[0]),
        .I1(\int_height_reg[15]_1 [4]),
        .I2(\int_height_reg[15]_1 [1]),
        .I3(\int_height_reg[15]_1 [0]),
        .I4(\int_height_reg[15]_1 [3]),
        .I5(\int_height_reg[15]_1 [2]),
        .O(\yCount_V_3_reg[7] [0]));
  LUT6 #(
    .INIT(64'h7331107773301000)) 
    g0_b0_i_4
       (.I0(g0_b0_i_1_0[6]),
        .I1(g0_b0_i_1_0[7]),
        .I2(\tpgBackground_U0/g0_b0_i_20_n_5 ),
        .I3(Q[10]),
        .I4(Q[11]),
        .I5(\tpgBackground_U0/g0_b0_i_21_n_5 ),
        .O(g0_b0_i_4_n_5));
  LUT6 #(
    .INIT(64'h0000A00CF0ACFAEC)) 
    g0_b0_i_5
       (.I0(\tpgBackground_U0/g0_b0_i_22_n_5 ),
        .I1(\tpgBackground_U0/g0_b0_i_23_n_5 ),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(g0_b0_i_1_0[4]),
        .I5(g0_b0_i_1_0[5]),
        .O(g0_b0_i_5_n_5));
  LUT6 #(
    .INIT(64'h0000A00CF0ACFAEC)) 
    g0_b0_i_6
       (.I0(\tpgBackground_U0/g0_b0_i_24_n_5 ),
        .I1(\tpgBackground_U0/g0_b0_i_25_n_5 ),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(g0_b0_i_1_0[2]),
        .I5(g0_b0_i_1_0[3]),
        .O(g0_b0_i_6_n_5));
  LUT5 #(
    .INIT(32'h30171703)) 
    g0_b0_i_7
       (.I0(g0_b0_i_1_0[0]),
        .I1(g0_b0_i_1_0[1]),
        .I2(Q[5]),
        .I3(\tpgBackground_U0/g0_b0_i_26_n_5 ),
        .I4(Q[4]),
        .O(g0_b0_i_7_n_5));
  LUT6 #(
    .INIT(64'hF0CCCCF0AA0000AA)) 
    g0_b0_i_8
       (.I0(\int_width_reg[12]_0 ),
        .I1(\tpgBackground_U0/g0_b0_i_19_n_5 ),
        .I2(\tpgBackground_U0/g0_b0_i_18_n_5 ),
        .I3(g0_b0_i_1_0[9]),
        .I4(Q[13]),
        .I5(g0_b0_i_1_0[8]),
        .O(g0_b0_i_8_n_5));
  LUT6 #(
    .INIT(64'h8380E02038080E02)) 
    g0_b0_i_9
       (.I0(\tpgBackground_U0/g0_b0_i_20_n_5 ),
        .I1(Q[10]),
        .I2(Q[11]),
        .I3(\tpgBackground_U0/g0_b0_i_21_n_5 ),
        .I4(g0_b0_i_1_0[6]),
        .I5(g0_b0_i_1_0[7]),
        .O(g0_b0_i_9_n_5));
  LUT6 #(
    .INIT(64'h0014FFFF00000000)) 
    \grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/ap_phi_reg_pp0_iter2_pix_val_V_reg_294[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294[7]_i_3_n_5 ),
        .I1(ovrlayId[0]),
        .I2(ovrlayId[1]),
        .I3(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294[7]_i_4_n_5 ),
        .I4(icmp_ln729_reg_706),
        .I5(ap_condition_336),
        .O(\int_ovrlayId_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    grp_tpgPatternBox_fu_305_ap_start_reg_i_2
       (.I0(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294[7]_i_3_n_5 ),
        .I1(ovrlayId[1]),
        .I2(ovrlayId[0]),
        .I3(ovrlayId[2]),
        .I4(ovrlayId[3]),
        .O(\int_ovrlayId_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg_i_2
       (.I0(bckgndId[6]),
        .I1(bckgndId[7]),
        .I2(bckgndId[5]),
        .I3(bckgndId[4]),
        .I4(bckgndId[3]),
        .I5(bckgndId[2]),
        .O(\int_bckgndId_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h7)) 
    grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg_i_3
       (.I0(\int_bckgndId_reg[1]_8 [1]),
        .I1(\int_bckgndId_reg[1]_8 [0]),
        .O(\int_bckgndId_reg[1]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg_i_2
       (.I0(bckgndId[2]),
        .I1(\int_bckgndId_reg[1]_8 [1]),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_6_n_5 ),
        .I3(\int_bckgndId_reg[1]_8 [0]),
        .O(\int_bckgndId_reg[2]_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_216_p2_carry__0_i_1
       (.I0(Q[15]),
        .I1(boxSize),
        .O(\int_width_reg[15]_0 [7]));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_216_p2_carry__0_i_2
       (.I0(Q[14]),
        .I1(\int_boxSize_reg[14]_0 [14]),
        .O(\int_width_reg[15]_0 [6]));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_216_p2_carry__0_i_3
       (.I0(Q[13]),
        .I1(\int_boxSize_reg[14]_0 [13]),
        .O(\int_width_reg[15]_0 [5]));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_216_p2_carry__0_i_4
       (.I0(Q[12]),
        .I1(\int_boxSize_reg[14]_0 [12]),
        .O(\int_width_reg[15]_0 [4]));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_216_p2_carry__0_i_5
       (.I0(Q[11]),
        .I1(\int_boxSize_reg[14]_0 [11]),
        .O(\int_width_reg[15]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_216_p2_carry__0_i_6
       (.I0(Q[10]),
        .I1(\int_boxSize_reg[14]_0 [10]),
        .O(\int_width_reg[15]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_216_p2_carry__0_i_7
       (.I0(Q[9]),
        .I1(\int_boxSize_reg[14]_0 [9]),
        .O(\int_width_reg[15]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_216_p2_carry__0_i_8
       (.I0(Q[8]),
        .I1(\int_boxSize_reg[14]_0 [8]),
        .O(\int_width_reg[15]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_216_p2_carry_i_1
       (.I0(Q[7]),
        .I1(\int_boxSize_reg[14]_0 [7]),
        .O(\int_width_reg[7]_0 [7]));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_216_p2_carry_i_2
       (.I0(Q[6]),
        .I1(\int_boxSize_reg[14]_0 [6]),
        .O(\int_width_reg[7]_0 [6]));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_216_p2_carry_i_3
       (.I0(Q[5]),
        .I1(\int_boxSize_reg[14]_0 [5]),
        .O(\int_width_reg[7]_0 [5]));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_216_p2_carry_i_4
       (.I0(Q[4]),
        .I1(\int_boxSize_reg[14]_0 [4]),
        .O(\int_width_reg[7]_0 [4]));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_216_p2_carry_i_5
       (.I0(Q[3]),
        .I1(\int_boxSize_reg[14]_0 [3]),
        .O(\int_width_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_216_p2_carry_i_6
       (.I0(Q[2]),
        .I1(\int_boxSize_reg[14]_0 [2]),
        .O(\int_width_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_216_p2_carry_i_7
       (.I0(Q[1]),
        .I1(\int_boxSize_reg[14]_0 [1]),
        .O(\int_width_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    hMax_fu_216_p2_carry_i_8
       (.I0(Q[0]),
        .I1(\int_boxSize_reg[14]_0 [0]),
        .O(\int_width_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \hdata_flag_1_fu_478[0]_i_2 
       (.I0(icmp_ln520_reg_4037_pp0_iter12_reg),
        .I1(\int_bckgndId_reg[1]_8 [0]),
        .I2(\int_bckgndId_reg[1]_8 [1]),
        .I3(\int_bckgndId_reg[6]_0 ),
        .O(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \hdata_loc_0_fu_266[3]_i_3 
       (.I0(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_8 ),
        .I1(ap_enable_reg_pp0_iter13),
        .O(ap_enable_reg_pp0_iter13_reg_1));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry_i_9
       (.I0(\int_motionSpeed_reg[7]_0 [0]),
        .O(\int_motionSpeed_reg[0]_1 ));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry_i_9__0
       (.I0(\int_motionSpeed_reg[7]_0 [0]),
        .O(\int_motionSpeed_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \icmp_ln1050_reg_4081[0]_i_3 
       (.I0(\int_bckgndId_reg[1]_8 [1]),
        .I1(bckgndId[2]),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_9_n_5 ),
        .O(\int_bckgndId_reg[1]_11 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1072_8_reg_4134[0]_i_1 
       (.I0(\int_width_reg[13]_4 ),
        .O(icmp_ln1072_8_fu_1804_p2));
  LUT5 #(
    .INIT(32'h95550000)) 
    \icmp_ln1072_8_reg_4134[0]_i_3 
       (.I0(Q[13]),
        .I1(\sub_ln229_1_reg_4138[10]_i_8_n_5 ),
        .I2(Q[11]),
        .I3(Q[12]),
        .I4(\sub_ln229_1_reg_4138_reg[10] [10]),
        .O(\icmp_ln1072_8_reg_4134[0]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h9500)) 
    \icmp_ln1072_8_reg_4134[0]_i_4 
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(\sub_ln229_1_reg_4138[10]_i_8_n_5 ),
        .I3(\sub_ln229_1_reg_4138_reg[10] [9]),
        .O(\icmp_ln1072_8_reg_4134[0]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h6AAAFFFF)) 
    \icmp_ln1072_8_reg_4134[0]_i_5 
       (.I0(Q[13]),
        .I1(\sub_ln229_1_reg_4138[10]_i_8_n_5 ),
        .I2(Q[11]),
        .I3(Q[12]),
        .I4(\sub_ln229_1_reg_4138_reg[10] [10]),
        .O(\icmp_ln1072_8_reg_4134[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9CCCC66663333999)) 
    \icmp_ln1072_8_reg_4134[0]_i_6 
       (.I0(\sub_ln229_1_reg_4138_reg[10] [9]),
        .I1(Q[13]),
        .I2(\sub_ln229_1_reg_4138[10]_i_8_n_5 ),
        .I3(Q[11]),
        .I4(Q[12]),
        .I5(\sub_ln229_1_reg_4138_reg[10] [10]),
        .O(\icmp_ln1072_8_reg_4134[0]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h9CC66339)) 
    \icmp_ln1072_8_reg_4134[0]_i_7 
       (.I0(\sub_ln229_1_reg_4138_reg[10] [8]),
        .I1(Q[12]),
        .I2(Q[11]),
        .I3(\sub_ln229_1_reg_4138[10]_i_8_n_5 ),
        .I4(\sub_ln229_1_reg_4138_reg[10] [9]),
        .O(\icmp_ln1072_8_reg_4134[0]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h9CC66339)) 
    \icmp_ln1072_8_reg_4134[0]_i_8 
       (.I0(\sub_ln229_1_reg_4138_reg[10] [7]),
        .I1(Q[11]),
        .I2(\sub_ln229_1_reg_4138[10]_i_10_n_5 ),
        .I3(Q[10]),
        .I4(\sub_ln229_1_reg_4138_reg[10] [8]),
        .O(\icmp_ln1072_8_reg_4134[0]_i_8_n_5 ));
  CARRY8 \icmp_ln1072_8_reg_4134_reg[0]_i_2 
       (.CI(\sub_ln229_1_reg_4138_reg[0]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_icmp_ln1072_8_reg_4134_reg[0]_i_2_CO_UNCONNECTED [7:4],\int_width_reg[13]_4 ,\icmp_ln1072_8_reg_4134_reg[0]_i_2_n_10 ,\icmp_ln1072_8_reg_4134_reg[0]_i_2_n_11 ,\icmp_ln1072_8_reg_4134_reg[0]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\icmp_ln1072_8_reg_4134[0]_i_3_n_5 ,\icmp_ln1072_8_reg_4134[0]_i_4_n_5 ,\sub_ln229_1_reg_4138[10]_i_3_n_5 ,\sub_ln229_1_reg_4138_reg[10]_0 }),
        .O(\NLW_icmp_ln1072_8_reg_4134_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,\icmp_ln1072_8_reg_4134[0]_i_5_n_5 ,\icmp_ln1072_8_reg_4134[0]_i_6_n_5 ,\icmp_ln1072_8_reg_4134[0]_i_7_n_5 ,\icmp_ln1072_8_reg_4134[0]_i_8_n_5 }));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1072_reg_4125[0]_i_2 
       (.I0(\int_width_reg[13]_5 ),
        .O(icmp_ln1072_fu_1750_p2));
  LUT5 #(
    .INIT(32'h95550000)) 
    \icmp_ln1072_reg_4125[0]_i_4 
       (.I0(Q[13]),
        .I1(\sub_ln229_1_reg_4138[10]_i_8_n_5 ),
        .I2(Q[11]),
        .I3(Q[12]),
        .I4(\sub_ln229_reg_4129_reg[10] [10]),
        .O(\icmp_ln1072_reg_4125[0]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h9500)) 
    \icmp_ln1072_reg_4125[0]_i_5 
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(\sub_ln229_1_reg_4138[10]_i_8_n_5 ),
        .I3(\sub_ln229_reg_4129_reg[10] [9]),
        .O(\icmp_ln1072_reg_4125[0]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h6AAAFFFF)) 
    \icmp_ln1072_reg_4125[0]_i_6 
       (.I0(Q[13]),
        .I1(\sub_ln229_1_reg_4138[10]_i_8_n_5 ),
        .I2(Q[11]),
        .I3(Q[12]),
        .I4(\sub_ln229_reg_4129_reg[10] [10]),
        .O(\icmp_ln1072_reg_4125[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9CCCC66663333999)) 
    \icmp_ln1072_reg_4125[0]_i_7 
       (.I0(\sub_ln229_reg_4129_reg[10] [9]),
        .I1(Q[13]),
        .I2(\sub_ln229_1_reg_4138[10]_i_8_n_5 ),
        .I3(Q[11]),
        .I4(Q[12]),
        .I5(\sub_ln229_reg_4129_reg[10] [10]),
        .O(\icmp_ln1072_reg_4125[0]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h9CC66339)) 
    \icmp_ln1072_reg_4125[0]_i_8 
       (.I0(\sub_ln229_reg_4129_reg[10] [8]),
        .I1(Q[12]),
        .I2(Q[11]),
        .I3(\sub_ln229_1_reg_4138[10]_i_8_n_5 ),
        .I4(\sub_ln229_reg_4129_reg[10] [9]),
        .O(\icmp_ln1072_reg_4125[0]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h9CC66339)) 
    \icmp_ln1072_reg_4125[0]_i_9 
       (.I0(\sub_ln229_reg_4129_reg[10] [7]),
        .I1(Q[11]),
        .I2(\sub_ln229_1_reg_4138[10]_i_10_n_5 ),
        .I3(Q[10]),
        .I4(\sub_ln229_reg_4129_reg[10] [8]),
        .O(\icmp_ln1072_reg_4125[0]_i_9_n_5 ));
  CARRY8 \icmp_ln1072_reg_4125_reg[0]_i_3 
       (.CI(\sub_ln229_reg_4129_reg[0]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_icmp_ln1072_reg_4125_reg[0]_i_3_CO_UNCONNECTED [7:4],\int_width_reg[13]_5 ,\icmp_ln1072_reg_4125_reg[0]_i_3_n_10 ,\icmp_ln1072_reg_4125_reg[0]_i_3_n_11 ,\icmp_ln1072_reg_4125_reg[0]_i_3_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\icmp_ln1072_reg_4125[0]_i_4_n_5 ,\icmp_ln1072_reg_4125[0]_i_5_n_5 ,\sub_ln229_reg_4129[10]_i_3_n_5 ,\sub_ln229_reg_4129_reg[10]_0 }),
        .O(\NLW_icmp_ln1072_reg_4125_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,\icmp_ln1072_reg_4125[0]_i_6_n_5 ,\icmp_ln1072_reg_4125[0]_i_7_n_5 ,\icmp_ln1072_reg_4125[0]_i_8_n_5 ,\icmp_ln1072_reg_4125[0]_i_9_n_5 }));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln1428_1_reg_550[0]_i_10 
       (.I0(Q[12]),
        .I1(Q[10]),
        .I2(\icmp_ln1428_1_reg_550[0]_i_18_n_5 ),
        .I3(Q[9]),
        .I4(Q[11]),
        .O(\icmp_ln1428_1_reg_550[0]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h55555556AAAAAAA9)) 
    \icmp_ln1428_1_reg_550[0]_i_11 
       (.I0(x_4_reg_4018_pp0_iter8_reg[11]),
        .I1(Q[11]),
        .I2(Q[9]),
        .I3(\icmp_ln1428_1_reg_550[0]_i_18_n_5 ),
        .I4(Q[10]),
        .I5(Q[12]),
        .O(\icmp_ln1428_1_reg_550[0]_i_11_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln1428_1_reg_550[0]_i_12 
       (.I0(Q[9]),
        .I1(Q[7]),
        .I2(\icmp_ln1428_1_reg_550[0]_i_19_n_5 ),
        .I3(Q[6]),
        .I4(Q[8]),
        .O(\icmp_ln1428_1_reg_550[0]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h55555556AAAAAAA9)) 
    \icmp_ln1428_1_reg_550[0]_i_13 
       (.I0(x_4_reg_4018_pp0_iter8_reg[8]),
        .I1(Q[8]),
        .I2(Q[6]),
        .I3(\icmp_ln1428_1_reg_550[0]_i_19_n_5 ),
        .I4(Q[7]),
        .I5(Q[9]),
        .O(\icmp_ln1428_1_reg_550[0]_i_13_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \icmp_ln1428_1_reg_550[0]_i_14 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(\icmp_ln1428_1_reg_550[0]_i_16_n_5 ),
        .I3(Q[5]),
        .O(\icmp_ln1428_1_reg_550[0]_i_14_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h5565AA9A)) 
    \icmp_ln1428_1_reg_550[0]_i_15 
       (.I0(x_4_reg_4018_pp0_iter8_reg[5]),
        .I1(Q[5]),
        .I2(\icmp_ln1428_1_reg_550[0]_i_16_n_5 ),
        .I3(Q[4]),
        .I4(Q[6]),
        .O(\icmp_ln1428_1_reg_550[0]_i_15_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln1428_1_reg_550[0]_i_16 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\icmp_ln1428_1_reg_550[0]_i_16_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hAAA95556)) 
    \icmp_ln1428_1_reg_550[0]_i_17 
       (.I0(x_4_reg_4018_pp0_iter8_reg[2]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\icmp_ln1428_1_reg_550[0]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \icmp_ln1428_1_reg_550[0]_i_18 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\icmp_ln1428_1_reg_550[0]_i_16_n_5 ),
        .I4(Q[5]),
        .I5(Q[7]),
        .O(\icmp_ln1428_1_reg_550[0]_i_18_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln1428_1_reg_550[0]_i_19 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\icmp_ln1428_1_reg_550[0]_i_19_n_5 ));
  LUT4 #(
    .INIT(16'hA954)) 
    \icmp_ln1428_1_reg_550[0]_i_3 
       (.I0(x_4_reg_4018_pp0_iter8_reg[14]),
        .I1(Q[14]),
        .I2(\icmp_ln1428_1_reg_550[0]_i_9_n_5 ),
        .I3(Q[15]),
        .O(\icmp_ln1428_1_reg_550[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000000090090960)) 
    \icmp_ln1428_1_reg_550[0]_i_4 
       (.I0(Q[14]),
        .I1(x_4_reg_4018_pp0_iter8_reg[13]),
        .I2(x_4_reg_4018_pp0_iter8_reg[12]),
        .I3(\icmp_ln1428_1_reg_550[0]_i_10_n_5 ),
        .I4(Q[13]),
        .I5(\icmp_ln1428_1_reg_550[0]_i_11_n_5 ),
        .O(\icmp_ln1428_1_reg_550[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0000000090090960)) 
    \icmp_ln1428_1_reg_550[0]_i_5 
       (.I0(Q[11]),
        .I1(x_4_reg_4018_pp0_iter8_reg[10]),
        .I2(x_4_reg_4018_pp0_iter8_reg[9]),
        .I3(\icmp_ln1428_1_reg_550[0]_i_12_n_5 ),
        .I4(Q[10]),
        .I5(\icmp_ln1428_1_reg_550[0]_i_13_n_5 ),
        .O(\icmp_ln1428_1_reg_550[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h0000000090090960)) 
    \icmp_ln1428_1_reg_550[0]_i_6 
       (.I0(Q[8]),
        .I1(x_4_reg_4018_pp0_iter8_reg[7]),
        .I2(x_4_reg_4018_pp0_iter8_reg[6]),
        .I3(\icmp_ln1428_1_reg_550[0]_i_14_n_5 ),
        .I4(Q[7]),
        .I5(\icmp_ln1428_1_reg_550[0]_i_15_n_5 ),
        .O(\icmp_ln1428_1_reg_550[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h0990600900000000)) 
    \icmp_ln1428_1_reg_550[0]_i_7 
       (.I0(Q[5]),
        .I1(x_4_reg_4018_pp0_iter8_reg[4]),
        .I2(x_4_reg_4018_pp0_iter8_reg[3]),
        .I3(\icmp_ln1428_1_reg_550[0]_i_16_n_5 ),
        .I4(Q[4]),
        .I5(\icmp_ln1428_1_reg_550[0]_i_17_n_5 ),
        .O(\icmp_ln1428_1_reg_550[0]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h01022010)) 
    \icmp_ln1428_1_reg_550[0]_i_8 
       (.I0(x_4_reg_4018_pp0_iter8_reg[1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(x_4_reg_4018_pp0_iter8_reg[0]),
        .O(\icmp_ln1428_1_reg_550[0]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln1428_1_reg_550[0]_i_9 
       (.I0(Q[13]),
        .I1(Q[11]),
        .I2(Q[9]),
        .I3(\icmp_ln1428_1_reg_550[0]_i_18_n_5 ),
        .I4(Q[10]),
        .I5(Q[12]),
        .O(\icmp_ln1428_1_reg_550[0]_i_9_n_5 ));
  CARRY8 \icmp_ln1428_1_reg_550_reg[0]_i_2 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\NLW_icmp_ln1428_1_reg_550_reg[0]_i_2_CO_UNCONNECTED [7:6],CO,\icmp_ln1428_1_reg_550_reg[0]_i_2_n_8 ,\icmp_ln1428_1_reg_550_reg[0]_i_2_n_9 ,\icmp_ln1428_1_reg_550_reg[0]_i_2_n_10 ,\icmp_ln1428_1_reg_550_reg[0]_i_2_n_11 ,\icmp_ln1428_1_reg_550_reg[0]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln1428_1_reg_550_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,\icmp_ln1428_1_reg_550[0]_i_3_n_5 ,\icmp_ln1428_1_reg_550[0]_i_4_n_5 ,\icmp_ln1428_1_reg_550[0]_i_5_n_5 ,\icmp_ln1428_1_reg_550[0]_i_6_n_5 ,\icmp_ln1428_1_reg_550[0]_i_7_n_5 ,\icmp_ln1428_1_reg_550[0]_i_8_n_5 }));
  LUT5 #(
    .INIT(32'h00008000)) 
    \icmp_ln1428_reg_544[0]_i_1 
       (.I0(\icmp_ln1428_reg_544[0]_i_2_n_5 ),
        .I1(\icmp_ln1428_reg_544[0]_i_3_n_5 ),
        .I2(\icmp_ln1428_reg_544[0]_i_4_n_5 ),
        .I3(\icmp_ln1428_reg_544[0]_i_5_n_5 ),
        .I4(\icmp_ln1428_reg_544[0]_i_6_n_5 ),
        .O(icmp_ln1428_fu_264_p2));
  LUT6 #(
    .INIT(64'h0000000090090960)) 
    \icmp_ln1428_reg_544[0]_i_2 
       (.I0(Q[14]),
        .I1(x_4_reg_4018_pp0_iter8_reg[13]),
        .I2(x_4_reg_4018_pp0_iter8_reg[12]),
        .I3(\icmp_ln1428_1_reg_550[0]_i_10_n_5 ),
        .I4(Q[13]),
        .I5(\icmp_ln1428_1_reg_550[0]_i_11_n_5 ),
        .O(\icmp_ln1428_reg_544[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000000090090960)) 
    \icmp_ln1428_reg_544[0]_i_3 
       (.I0(Q[11]),
        .I1(x_4_reg_4018_pp0_iter8_reg[10]),
        .I2(x_4_reg_4018_pp0_iter8_reg[9]),
        .I3(\icmp_ln1428_1_reg_550[0]_i_12_n_5 ),
        .I4(Q[10]),
        .I5(\icmp_ln1428_1_reg_550[0]_i_13_n_5 ),
        .O(\icmp_ln1428_reg_544[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h8020000008020000)) 
    \icmp_ln1428_reg_544[0]_i_4 
       (.I0(\icmp_ln1428_reg_544[0]_i_7_n_5 ),
        .I1(x_4_reg_4018_pp0_iter8_reg[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(x_4_reg_4018_pp0_iter8_reg[1]),
        .O(\icmp_ln1428_reg_544[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0000000090090960)) 
    \icmp_ln1428_reg_544[0]_i_5 
       (.I0(Q[8]),
        .I1(x_4_reg_4018_pp0_iter8_reg[7]),
        .I2(x_4_reg_4018_pp0_iter8_reg[6]),
        .I3(\icmp_ln1428_1_reg_550[0]_i_14_n_5 ),
        .I4(Q[7]),
        .I5(\icmp_ln1428_1_reg_550[0]_i_15_n_5 ),
        .O(\icmp_ln1428_reg_544[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h57A9)) 
    \icmp_ln1428_reg_544[0]_i_6 
       (.I0(Q[15]),
        .I1(\icmp_ln1428_1_reg_550[0]_i_9_n_5 ),
        .I2(Q[14]),
        .I3(x_4_reg_4018_pp0_iter8_reg[14]),
        .O(\icmp_ln1428_reg_544[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h0990600900000000)) 
    \icmp_ln1428_reg_544[0]_i_7 
       (.I0(Q[5]),
        .I1(x_4_reg_4018_pp0_iter8_reg[4]),
        .I2(x_4_reg_4018_pp0_iter8_reg[3]),
        .I3(\icmp_ln1428_1_reg_550[0]_i_16_n_5 ),
        .I4(Q[4]),
        .I5(\icmp_ln1428_1_reg_550[0]_i_17_n_5 ),
        .O(\icmp_ln1428_reg_544[0]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1844_fu_269_p2_carry_i_10
       (.I0(O[5]),
        .I1(icmp_ln1844_fu_269_p2_carry[12]),
        .I2(O[4]),
        .I3(icmp_ln1844_fu_269_p2_carry[11]),
        .O(\boxHCoord_reg[15] [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1844_fu_269_p2_carry_i_11
       (.I0(O[3]),
        .I1(icmp_ln1844_fu_269_p2_carry[10]),
        .I2(O[2]),
        .I3(icmp_ln1844_fu_269_p2_carry[9]),
        .O(\boxHCoord_reg[15] [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1844_fu_269_p2_carry_i_12
       (.I0(O[1]),
        .I1(icmp_ln1844_fu_269_p2_carry[8]),
        .I2(O[0]),
        .I3(icmp_ln1844_fu_269_p2_carry[7]),
        .O(\boxHCoord_reg[15] [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1844_fu_269_p2_carry_i_9
       (.I0(O[7]),
        .I1(icmp_ln1844_fu_269_p2_carry[14]),
        .I2(O[6]),
        .I3(icmp_ln1844_fu_269_p2_carry[13]),
        .O(\boxHCoord_reg[15] [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1849_fu_291_p2_carry_i_10
       (.I0(\int_motionSpeed_reg[7]_0 [6]),
        .I1(icmp_ln1844_fu_269_p2_carry[6]),
        .I2(\int_motionSpeed_reg[7]_0 [5]),
        .I3(icmp_ln1844_fu_269_p2_carry[5]),
        .O(\int_motionSpeed_reg[6]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1849_fu_291_p2_carry_i_11
       (.I0(\int_motionSpeed_reg[7]_0 [4]),
        .I1(icmp_ln1844_fu_269_p2_carry[4]),
        .I2(\int_motionSpeed_reg[7]_0 [3]),
        .I3(icmp_ln1844_fu_269_p2_carry[3]),
        .O(\int_motionSpeed_reg[6]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1849_fu_291_p2_carry_i_12
       (.I0(\int_motionSpeed_reg[7]_0 [2]),
        .I1(icmp_ln1844_fu_269_p2_carry[2]),
        .I2(\int_motionSpeed_reg[7]_0 [1]),
        .I3(icmp_ln1844_fu_269_p2_carry[1]),
        .O(\int_motionSpeed_reg[6]_0 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln1849_fu_291_p2_carry_i_5
       (.I0(\int_motionSpeed_reg[7]_0 [0]),
        .I1(icmp_ln1844_fu_269_p2_carry[0]),
        .O(\int_motionSpeed_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1856_fu_307_p2_carry_i_10
       (.I0(icmp_ln1856_fu_307_p2_carry[5]),
        .I1(icmp_ln1856_fu_307_p2_carry_0[12]),
        .I2(icmp_ln1856_fu_307_p2_carry[4]),
        .I3(icmp_ln1856_fu_307_p2_carry_0[11]),
        .O(\boxVCoord_reg[15] [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1856_fu_307_p2_carry_i_11
       (.I0(icmp_ln1856_fu_307_p2_carry[3]),
        .I1(icmp_ln1856_fu_307_p2_carry_0[10]),
        .I2(icmp_ln1856_fu_307_p2_carry[2]),
        .I3(icmp_ln1856_fu_307_p2_carry_0[9]),
        .O(\boxVCoord_reg[15] [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1856_fu_307_p2_carry_i_12
       (.I0(icmp_ln1856_fu_307_p2_carry[1]),
        .I1(icmp_ln1856_fu_307_p2_carry_0[8]),
        .I2(icmp_ln1856_fu_307_p2_carry[0]),
        .I3(icmp_ln1856_fu_307_p2_carry_0[7]),
        .O(\boxVCoord_reg[15] [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1856_fu_307_p2_carry_i_9
       (.I0(icmp_ln1856_fu_307_p2_carry[7]),
        .I1(icmp_ln1856_fu_307_p2_carry_0[14]),
        .I2(icmp_ln1856_fu_307_p2_carry[6]),
        .I3(icmp_ln1856_fu_307_p2_carry_0[13]),
        .O(\boxVCoord_reg[15] [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1861_fu_329_p2_carry_i_2
       (.I0(\int_motionSpeed_reg[7]_0 [6]),
        .I1(icmp_ln1856_fu_307_p2_carry_0[6]),
        .I2(\int_motionSpeed_reg[7]_0 [5]),
        .I3(icmp_ln1856_fu_307_p2_carry_0[5]),
        .O(\int_motionSpeed_reg[6]_1 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1861_fu_329_p2_carry_i_3
       (.I0(\int_motionSpeed_reg[7]_0 [4]),
        .I1(icmp_ln1856_fu_307_p2_carry_0[4]),
        .I2(\int_motionSpeed_reg[7]_0 [3]),
        .I3(icmp_ln1856_fu_307_p2_carry_0[3]),
        .O(\int_motionSpeed_reg[6]_1 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1861_fu_329_p2_carry_i_4
       (.I0(\int_motionSpeed_reg[7]_0 [2]),
        .I1(icmp_ln1856_fu_307_p2_carry_0[2]),
        .I2(\int_motionSpeed_reg[7]_0 [1]),
        .I3(icmp_ln1856_fu_307_p2_carry_0[1]),
        .O(\int_motionSpeed_reg[6]_1 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln1861_fu_329_p2_carry_i_5
       (.I0(\int_motionSpeed_reg[7]_0 [0]),
        .I1(icmp_ln1856_fu_307_p2_carry_0[0]),
        .O(\int_motionSpeed_reg[6]_1 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln455_reg_616[0]_i_1 
       (.I0(icmp_ln455_fu_549_p2),
        .I1(\ap_CS_fsm_reg[3] [1]),
        .I2(icmp_ln455_reg_616),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \icmp_ln936_reg_401[0]_i_5 
       (.I0(Q[3]),
        .I1(\tmp_last_V_reg_405_reg[0] [1]),
        .O(\int_width_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hF6FFFFFFFFFFF6FF)) 
    \icmp_ln936_reg_401[0]_i_7 
       (.I0(Q[10]),
        .I1(\tmp_last_V_reg_405_reg[0] [6]),
        .I2(\icmp_ln936_reg_401[0]_i_8_n_5 ),
        .I3(\tmp_last_V_reg_405[0]_i_10_n_5 ),
        .I4(Q[4]),
        .I5(\tmp_last_V_reg_405_reg[0] [2]),
        .O(\int_width_reg[10]_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \icmp_ln936_reg_401[0]_i_8 
       (.I0(Q[7]),
        .I1(\tmp_last_V_reg_405_reg[0] [4]),
        .O(\icmp_ln936_reg_401[0]_i_8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [0]),
        .O(int_ZplateHorContDelta0[0]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [10]),
        .O(int_ZplateHorContDelta0[10]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [11]),
        .O(int_ZplateHorContDelta0[11]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [12]),
        .O(int_ZplateHorContDelta0[12]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [13]),
        .O(int_ZplateHorContDelta0[13]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [14]),
        .O(int_ZplateHorContDelta0[14]));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \int_ZplateHorContDelta[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[7] ),
        .I2(\waddr_reg_n_5_[6] ),
        .I3(p_reg_reg_i_18__0_n_5),
        .I4(\waddr_reg_n_5_[5] ),
        .I5(\waddr_reg_n_5_[4] ),
        .O(\int_ZplateHorContDelta[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [15]),
        .O(int_ZplateHorContDelta0[15]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [1]),
        .O(int_ZplateHorContDelta0[1]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [2]),
        .O(int_ZplateHorContDelta0[2]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [3]),
        .O(int_ZplateHorContDelta0[3]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [4]),
        .O(int_ZplateHorContDelta0[4]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [5]),
        .O(int_ZplateHorContDelta0[5]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [6]),
        .O(int_ZplateHorContDelta0[6]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [7]),
        .O(int_ZplateHorContDelta0[7]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [8]),
        .O(int_ZplateHorContDelta0[8]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateHorContDelta[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContDelta_reg[15]_0 [9]),
        .O(int_ZplateHorContDelta0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[0] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_5 ),
        .D(int_ZplateHorContDelta0[0]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [0]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[10] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_5 ),
        .D(int_ZplateHorContDelta0[10]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [10]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[11] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_5 ),
        .D(int_ZplateHorContDelta0[11]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [11]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[12] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_5 ),
        .D(int_ZplateHorContDelta0[12]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [12]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[13] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_5 ),
        .D(int_ZplateHorContDelta0[13]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [13]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[14] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_5 ),
        .D(int_ZplateHorContDelta0[14]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [14]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[15] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_5 ),
        .D(int_ZplateHorContDelta0[15]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [15]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[1] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_5 ),
        .D(int_ZplateHorContDelta0[1]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [1]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[2] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_5 ),
        .D(int_ZplateHorContDelta0[2]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [2]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[3] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_5 ),
        .D(int_ZplateHorContDelta0[3]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [3]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[4] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_5 ),
        .D(int_ZplateHorContDelta0[4]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [4]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[5] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_5 ),
        .D(int_ZplateHorContDelta0[5]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [5]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[6] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_5 ),
        .D(int_ZplateHorContDelta0[6]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [6]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[7] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_5 ),
        .D(int_ZplateHorContDelta0[7]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [7]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[8] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_5 ),
        .D(int_ZplateHorContDelta0[8]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [8]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContDelta_reg[9] 
       (.C(ap_clk),
        .CE(\int_ZplateHorContDelta[15]_i_1_n_5 ),
        .D(int_ZplateHorContDelta0[9]),
        .Q(\int_ZplateHorContDelta_reg[15]_0 [9]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(C[0]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [0]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(C[10]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [10]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(C[11]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [11]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(C[12]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [12]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(C[13]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [13]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(C[14]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [14]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(C[15]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [15]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(C[1]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [1]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(C[2]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [2]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(C[3]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [3]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(C[4]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [4]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(C[5]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [5]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(C[6]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [6]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(C[7]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [7]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(C[8]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [8]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateHorContStart_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(C[9]),
        .Q(\int_ZplateHorContStart_reg[15]_0 [9]),
        .R(RSTC));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ZplateVerContDelta[0]),
        .O(int_ZplateVerContDelta0[0]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ZplateVerContDelta[10]),
        .O(int_ZplateVerContDelta0[10]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ZplateVerContDelta[11]),
        .O(int_ZplateVerContDelta0[11]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ZplateVerContDelta[12]),
        .O(int_ZplateVerContDelta0[12]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ZplateVerContDelta[13]),
        .O(int_ZplateVerContDelta0[13]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ZplateVerContDelta[14]),
        .O(int_ZplateVerContDelta0[14]));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \int_ZplateVerContDelta[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\waddr_reg_n_5_[7] ),
        .I3(\waddr_reg_n_5_[6] ),
        .I4(p_reg_reg_i_18__0_n_5),
        .I5(\waddr_reg_n_5_[5] ),
        .O(\int_ZplateVerContDelta[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContDelta_reg[15]_0 ),
        .O(int_ZplateVerContDelta0[15]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ZplateVerContDelta[1]),
        .O(int_ZplateVerContDelta0[1]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ZplateVerContDelta[2]),
        .O(int_ZplateVerContDelta0[2]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ZplateVerContDelta[3]),
        .O(int_ZplateVerContDelta0[3]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ZplateVerContDelta[4]),
        .O(int_ZplateVerContDelta0[4]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ZplateVerContDelta[5]),
        .O(int_ZplateVerContDelta0[5]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ZplateVerContDelta[6]),
        .O(int_ZplateVerContDelta0[6]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ZplateVerContDelta[7]),
        .O(int_ZplateVerContDelta0[7]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ZplateVerContDelta[8]),
        .O(int_ZplateVerContDelta0[8]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContDelta[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(ZplateVerContDelta[9]),
        .O(int_ZplateVerContDelta0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[0] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_5 ),
        .D(int_ZplateVerContDelta0[0]),
        .Q(ZplateVerContDelta[0]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[10] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_5 ),
        .D(int_ZplateVerContDelta0[10]),
        .Q(ZplateVerContDelta[10]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[11] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_5 ),
        .D(int_ZplateVerContDelta0[11]),
        .Q(ZplateVerContDelta[11]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[12] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_5 ),
        .D(int_ZplateVerContDelta0[12]),
        .Q(ZplateVerContDelta[12]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[13] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_5 ),
        .D(int_ZplateVerContDelta0[13]),
        .Q(ZplateVerContDelta[13]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[14] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_5 ),
        .D(int_ZplateVerContDelta0[14]),
        .Q(ZplateVerContDelta[14]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[15] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_5 ),
        .D(int_ZplateVerContDelta0[15]),
        .Q(\int_ZplateVerContDelta_reg[15]_0 ),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[1] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_5 ),
        .D(int_ZplateVerContDelta0[1]),
        .Q(ZplateVerContDelta[1]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[2] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_5 ),
        .D(int_ZplateVerContDelta0[2]),
        .Q(ZplateVerContDelta[2]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[3] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_5 ),
        .D(int_ZplateVerContDelta0[3]),
        .Q(ZplateVerContDelta[3]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[4] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_5 ),
        .D(int_ZplateVerContDelta0[4]),
        .Q(ZplateVerContDelta[4]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[5] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_5 ),
        .D(int_ZplateVerContDelta0[5]),
        .Q(ZplateVerContDelta[5]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[6] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_5 ),
        .D(int_ZplateVerContDelta0[6]),
        .Q(ZplateVerContDelta[6]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[7] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_5 ),
        .D(int_ZplateVerContDelta0[7]),
        .Q(ZplateVerContDelta[7]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[8] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_5 ),
        .D(int_ZplateVerContDelta0[8]),
        .Q(ZplateVerContDelta[8]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContDelta_reg[9] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContDelta[15]_i_1_n_5 ),
        .D(int_ZplateVerContDelta0[9]),
        .Q(ZplateVerContDelta[9]),
        .R(RSTC));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [0]),
        .O(int_ZplateVerContStart0[0]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [10]),
        .O(int_ZplateVerContStart0[10]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [11]),
        .O(int_ZplateVerContStart0[11]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [12]),
        .O(int_ZplateVerContStart0[12]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [13]),
        .O(int_ZplateVerContStart0[13]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [14]),
        .O(int_ZplateVerContStart0[14]));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \int_ZplateVerContStart[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[7] ),
        .I2(\waddr_reg_n_5_[6] ),
        .I3(p_reg_reg_i_18__0_n_5),
        .I4(\waddr_reg_n_5_[5] ),
        .I5(\waddr_reg_n_5_[4] ),
        .O(\int_ZplateVerContStart[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [15]),
        .O(int_ZplateVerContStart0[15]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [1]),
        .O(int_ZplateVerContStart0[1]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [2]),
        .O(int_ZplateVerContStart0[2]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [3]),
        .O(int_ZplateVerContStart0[3]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [4]),
        .O(int_ZplateVerContStart0[4]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [5]),
        .O(int_ZplateVerContStart0[5]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [6]),
        .O(int_ZplateVerContStart0[6]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [7]),
        .O(int_ZplateVerContStart0[7]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [8]),
        .O(int_ZplateVerContStart0[8]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ZplateVerContStart[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateVerContStart_reg[15]_0 [9]),
        .O(int_ZplateVerContStart0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[0] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_5 ),
        .D(int_ZplateVerContStart0[0]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [0]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[10] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_5 ),
        .D(int_ZplateVerContStart0[10]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [10]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[11] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_5 ),
        .D(int_ZplateVerContStart0[11]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [11]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[12] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_5 ),
        .D(int_ZplateVerContStart0[12]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [12]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[13] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_5 ),
        .D(int_ZplateVerContStart0[13]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [13]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[14] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_5 ),
        .D(int_ZplateVerContStart0[14]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [14]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[15] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_5 ),
        .D(int_ZplateVerContStart0[15]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [15]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[1] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_5 ),
        .D(int_ZplateVerContStart0[1]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [1]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[2] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_5 ),
        .D(int_ZplateVerContStart0[2]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [2]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[3] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_5 ),
        .D(int_ZplateVerContStart0[3]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [3]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[4] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_5 ),
        .D(int_ZplateVerContStart0[4]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [4]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[5] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_5 ),
        .D(int_ZplateVerContStart0[5]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [5]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[6] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_5 ),
        .D(int_ZplateVerContStart0[6]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [6]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[7] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_5 ),
        .D(int_ZplateVerContStart0[7]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [7]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[8] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_5 ),
        .D(int_ZplateVerContStart0[8]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [8]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ZplateVerContStart_reg[9] 
       (.C(ap_clk),
        .CE(\int_ZplateVerContStart[15]_i_1_n_5 ),
        .D(int_ZplateVerContStart0[9]),
        .Q(\int_ZplateVerContStart_reg[15]_0 [9]),
        .R(RSTC));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(\ap_CS_fsm_reg[3] [0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_26_in[2]),
        .R(RSTC));
  LUT4 #(
    .INIT(16'h7530)) 
    int_ap_ready_i_1
       (.I0(int_task_ap_done_i_2_n_5),
        .I1(p_26_in[7]),
        .I2(ap_done),
        .I3(int_ap_ready),
        .O(int_ap_ready_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_5),
        .Q(int_ap_ready),
        .R(RSTC));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(p_26_in[7]),
        .I1(ap_done),
        .I2(int_ap_start5_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_5));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    int_ap_start_i_3
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(s_axi_CTRL_WSTRB[0]),
        .I3(\int_ier[5]_i_2_n_5 ),
        .I4(\waddr_reg_n_5_[5] ),
        .I5(\waddr_reg_n_5_[4] ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_5),
        .Q(ap_start),
        .R(RSTC));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    int_auto_restart_i_1
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(int_auto_restart_i_2_n_5),
        .I2(\int_ier[5]_i_2_n_5 ),
        .I3(s_axi_CTRL_WSTRB[0]),
        .I4(\waddr_reg_n_5_[3] ),
        .I5(p_26_in[7]),
        .O(int_auto_restart_i_1_n_5));
  LUT2 #(
    .INIT(4'hE)) 
    int_auto_restart_i_2
       (.I0(\waddr_reg_n_5_[4] ),
        .I1(\waddr_reg_n_5_[5] ),
        .O(int_auto_restart_i_2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_5),
        .Q(p_26_in[7]),
        .R(RSTC));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(bck_motion_en[0]),
        .O(int_bck_motion_en0[0]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(bck_motion_en[10]),
        .O(int_bck_motion_en0[10]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(bck_motion_en[11]),
        .O(int_bck_motion_en0[11]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(bck_motion_en[12]),
        .O(int_bck_motion_en0[12]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(bck_motion_en[13]),
        .O(int_bck_motion_en0[13]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(bck_motion_en[14]),
        .O(int_bck_motion_en0[14]));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \int_bck_motion_en[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\waddr_reg_n_5_[4] ),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(p_reg_reg_i_18__0_n_5),
        .I5(\waddr_reg_n_5_[6] ),
        .O(\int_bck_motion_en[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(bck_motion_en[15]),
        .O(int_bck_motion_en0[15]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(bck_motion_en[1]),
        .O(int_bck_motion_en0[1]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(bck_motion_en[2]),
        .O(int_bck_motion_en0[2]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(bck_motion_en[3]),
        .O(int_bck_motion_en0[3]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(bck_motion_en[4]),
        .O(int_bck_motion_en0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(bck_motion_en[5]),
        .O(int_bck_motion_en0[5]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(bck_motion_en[6]),
        .O(int_bck_motion_en0[6]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(bck_motion_en[7]),
        .O(int_bck_motion_en0[7]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(bck_motion_en[8]),
        .O(int_bck_motion_en0[8]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bck_motion_en[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(bck_motion_en[9]),
        .O(int_bck_motion_en0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[0] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_5 ),
        .D(int_bck_motion_en0[0]),
        .Q(bck_motion_en[0]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[10] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_5 ),
        .D(int_bck_motion_en0[10]),
        .Q(bck_motion_en[10]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[11] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_5 ),
        .D(int_bck_motion_en0[11]),
        .Q(bck_motion_en[11]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[12] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_5 ),
        .D(int_bck_motion_en0[12]),
        .Q(bck_motion_en[12]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[13] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_5 ),
        .D(int_bck_motion_en0[13]),
        .Q(bck_motion_en[13]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[14] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_5 ),
        .D(int_bck_motion_en0[14]),
        .Q(bck_motion_en[14]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[15] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_5 ),
        .D(int_bck_motion_en0[15]),
        .Q(bck_motion_en[15]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[1] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_5 ),
        .D(int_bck_motion_en0[1]),
        .Q(bck_motion_en[1]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[2] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_5 ),
        .D(int_bck_motion_en0[2]),
        .Q(bck_motion_en[2]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[3] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_5 ),
        .D(int_bck_motion_en0[3]),
        .Q(bck_motion_en[3]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[4] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_5 ),
        .D(int_bck_motion_en0[4]),
        .Q(bck_motion_en[4]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[5] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_5 ),
        .D(int_bck_motion_en0[5]),
        .Q(bck_motion_en[5]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[6] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_5 ),
        .D(int_bck_motion_en0[6]),
        .Q(bck_motion_en[6]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[7] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_5 ),
        .D(int_bck_motion_en0[7]),
        .Q(bck_motion_en[7]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[8] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_5 ),
        .D(int_bck_motion_en0[8]),
        .Q(bck_motion_en[8]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_bck_motion_en_reg[9] 
       (.C(ap_clk),
        .CE(\int_bck_motion_en[15]_i_1_n_5 ),
        .D(int_bck_motion_en0[9]),
        .Q(bck_motion_en[9]),
        .R(RSTC));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bckgndId_reg[1]_8 [0]),
        .O(int_bckgndId0[0]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_bckgndId_reg[1]_8 [1]),
        .O(int_bckgndId0[1]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(bckgndId[2]),
        .O(int_bckgndId0[2]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(bckgndId[3]),
        .O(int_bckgndId0[3]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(bckgndId[4]),
        .O(int_bckgndId0[4]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(bckgndId[5]),
        .O(int_bckgndId0[5]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(bckgndId[6]),
        .O(int_bckgndId0[6]));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \int_bckgndId[7]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[7] ),
        .I2(\waddr_reg_n_5_[6] ),
        .I3(p_reg_reg_i_18__0_n_5),
        .I4(\waddr_reg_n_5_[5] ),
        .I5(\waddr_reg_n_5_[4] ),
        .O(\int_bckgndId[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_bckgndId[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(bckgndId[7]),
        .O(int_bckgndId0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[0] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_5 ),
        .D(int_bckgndId0[0]),
        .Q(\int_bckgndId_reg[1]_8 [0]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[1] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_5 ),
        .D(int_bckgndId0[1]),
        .Q(\int_bckgndId_reg[1]_8 [1]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[2] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_5 ),
        .D(int_bckgndId0[2]),
        .Q(bckgndId[2]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[3] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_5 ),
        .D(int_bckgndId0[3]),
        .Q(bckgndId[3]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[4] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_5 ),
        .D(int_bckgndId0[4]),
        .Q(bckgndId[4]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[5] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_5 ),
        .D(int_bckgndId0[5]),
        .Q(bckgndId[5]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[6] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_5 ),
        .D(int_bckgndId0[6]),
        .Q(bckgndId[6]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_bckgndId_reg[7] 
       (.C(ap_clk),
        .CE(\int_bckgndId[7]_i_1_n_5 ),
        .D(int_bckgndId0[7]),
        .Q(bckgndId[7]),
        .R(RSTC));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg[7]_0 [0]),
        .O(int_boxColorB0[0]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorB[10]),
        .O(int_boxColorB0[10]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorB[11]),
        .O(int_boxColorB0[11]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorB[12]),
        .O(int_boxColorB0[12]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorB[13]),
        .O(int_boxColorB0[13]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorB[14]),
        .O(int_boxColorB0[14]));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \int_boxColorB[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[6] ),
        .I2(\waddr_reg_n_5_[7] ),
        .I3(p_reg_reg_i_18__0_n_5),
        .I4(\waddr_reg_n_5_[5] ),
        .I5(\waddr_reg_n_5_[4] ),
        .O(\int_boxColorB[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorB[15]),
        .O(int_boxColorB0[15]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg[7]_0 [1]),
        .O(int_boxColorB0[1]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg[7]_0 [2]),
        .O(int_boxColorB0[2]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg[7]_0 [3]),
        .O(int_boxColorB0[3]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg[7]_0 [4]),
        .O(int_boxColorB0[4]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg[7]_0 [5]),
        .O(int_boxColorB0[5]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg[7]_0 [6]),
        .O(int_boxColorB0[6]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorB_reg[7]_0 [7]),
        .O(int_boxColorB0[7]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorB[8]),
        .O(int_boxColorB0[8]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorB[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorB[9]),
        .O(int_boxColorB0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[0] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_5 ),
        .D(int_boxColorB0[0]),
        .Q(\int_boxColorB_reg[7]_0 [0]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[10] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_5 ),
        .D(int_boxColorB0[10]),
        .Q(boxColorB[10]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[11] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_5 ),
        .D(int_boxColorB0[11]),
        .Q(boxColorB[11]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[12] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_5 ),
        .D(int_boxColorB0[12]),
        .Q(boxColorB[12]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[13] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_5 ),
        .D(int_boxColorB0[13]),
        .Q(boxColorB[13]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[14] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_5 ),
        .D(int_boxColorB0[14]),
        .Q(boxColorB[14]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[15] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_5 ),
        .D(int_boxColorB0[15]),
        .Q(boxColorB[15]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[1] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_5 ),
        .D(int_boxColorB0[1]),
        .Q(\int_boxColorB_reg[7]_0 [1]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[2] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_5 ),
        .D(int_boxColorB0[2]),
        .Q(\int_boxColorB_reg[7]_0 [2]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[3] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_5 ),
        .D(int_boxColorB0[3]),
        .Q(\int_boxColorB_reg[7]_0 [3]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[4] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_5 ),
        .D(int_boxColorB0[4]),
        .Q(\int_boxColorB_reg[7]_0 [4]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[5] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_5 ),
        .D(int_boxColorB0[5]),
        .Q(\int_boxColorB_reg[7]_0 [5]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[6] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_5 ),
        .D(int_boxColorB0[6]),
        .Q(\int_boxColorB_reg[7]_0 [6]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[7] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_5 ),
        .D(int_boxColorB0[7]),
        .Q(\int_boxColorB_reg[7]_0 [7]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[8] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_5 ),
        .D(int_boxColorB0[8]),
        .Q(boxColorB[8]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorB_reg[9] 
       (.C(ap_clk),
        .CE(\int_boxColorB[15]_i_1_n_5 ),
        .D(int_boxColorB0[9]),
        .Q(boxColorB[9]),
        .R(RSTC));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorG_reg[7]_0 [0]),
        .O(int_boxColorG0[0]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorG[10]),
        .O(int_boxColorG0[10]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorG[11]),
        .O(int_boxColorG0[11]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorG[12]),
        .O(int_boxColorG0[12]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorG[13]),
        .O(int_boxColorG0[13]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorG[14]),
        .O(int_boxColorG0[14]));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \int_boxColorG[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[6] ),
        .I2(\waddr_reg_n_5_[7] ),
        .I3(p_reg_reg_i_18__0_n_5),
        .I4(\waddr_reg_n_5_[4] ),
        .I5(\waddr_reg_n_5_[5] ),
        .O(\int_boxColorG[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorG[15]),
        .O(int_boxColorG0[15]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorG_reg[7]_0 [1]),
        .O(int_boxColorG0[1]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorG_reg[7]_0 [2]),
        .O(int_boxColorG0[2]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorG_reg[7]_0 [3]),
        .O(int_boxColorG0[3]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorG_reg[7]_0 [4]),
        .O(int_boxColorG0[4]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorG_reg[7]_0 [5]),
        .O(int_boxColorG0[5]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorG_reg[7]_0 [6]),
        .O(int_boxColorG0[6]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorG_reg[7]_0 [7]),
        .O(int_boxColorG0[7]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorG[8]),
        .O(int_boxColorG0[8]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorG[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorG[9]),
        .O(int_boxColorG0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[0] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_5 ),
        .D(int_boxColorG0[0]),
        .Q(\int_boxColorG_reg[7]_0 [0]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[10] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_5 ),
        .D(int_boxColorG0[10]),
        .Q(boxColorG[10]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[11] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_5 ),
        .D(int_boxColorG0[11]),
        .Q(boxColorG[11]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[12] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_5 ),
        .D(int_boxColorG0[12]),
        .Q(boxColorG[12]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[13] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_5 ),
        .D(int_boxColorG0[13]),
        .Q(boxColorG[13]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[14] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_5 ),
        .D(int_boxColorG0[14]),
        .Q(boxColorG[14]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[15] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_5 ),
        .D(int_boxColorG0[15]),
        .Q(boxColorG[15]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[1] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_5 ),
        .D(int_boxColorG0[1]),
        .Q(\int_boxColorG_reg[7]_0 [1]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[2] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_5 ),
        .D(int_boxColorG0[2]),
        .Q(\int_boxColorG_reg[7]_0 [2]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[3] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_5 ),
        .D(int_boxColorG0[3]),
        .Q(\int_boxColorG_reg[7]_0 [3]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[4] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_5 ),
        .D(int_boxColorG0[4]),
        .Q(\int_boxColorG_reg[7]_0 [4]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[5] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_5 ),
        .D(int_boxColorG0[5]),
        .Q(\int_boxColorG_reg[7]_0 [5]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[6] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_5 ),
        .D(int_boxColorG0[6]),
        .Q(\int_boxColorG_reg[7]_0 [6]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[7] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_5 ),
        .D(int_boxColorG0[7]),
        .Q(\int_boxColorG_reg[7]_0 [7]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[8] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_5 ),
        .D(int_boxColorG0[8]),
        .Q(boxColorG[8]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorG_reg[9] 
       (.C(ap_clk),
        .CE(\int_boxColorG[15]_i_1_n_5 ),
        .D(int_boxColorG0[9]),
        .Q(boxColorG[9]),
        .R(RSTC));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg[7]_0 [0]),
        .O(int_boxColorR0[0]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorR[10]),
        .O(int_boxColorR0[10]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorR[11]),
        .O(int_boxColorR0[11]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorR[12]),
        .O(int_boxColorR0[12]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorR[13]),
        .O(int_boxColorR0[13]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorR[14]),
        .O(int_boxColorR0[14]));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \int_boxColorR[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[6] ),
        .I2(\waddr_reg_n_5_[7] ),
        .I3(p_reg_reg_i_18__0_n_5),
        .I4(\waddr_reg_n_5_[4] ),
        .I5(\waddr_reg_n_5_[5] ),
        .O(\int_boxColorR[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorR[15]),
        .O(int_boxColorR0[15]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg[7]_0 [1]),
        .O(int_boxColorR0[1]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg[7]_0 [2]),
        .O(int_boxColorR0[2]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg[7]_0 [3]),
        .O(int_boxColorR0[3]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg[7]_0 [4]),
        .O(int_boxColorR0[4]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg[7]_0 [5]),
        .O(int_boxColorR0[5]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg[7]_0 [6]),
        .O(int_boxColorR0[6]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxColorR_reg[7]_0 [7]),
        .O(int_boxColorR0[7]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorR[8]),
        .O(int_boxColorR0[8]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxColorR[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxColorR[9]),
        .O(int_boxColorR0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[0] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_5 ),
        .D(int_boxColorR0[0]),
        .Q(\int_boxColorR_reg[7]_0 [0]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[10] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_5 ),
        .D(int_boxColorR0[10]),
        .Q(boxColorR[10]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[11] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_5 ),
        .D(int_boxColorR0[11]),
        .Q(boxColorR[11]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[12] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_5 ),
        .D(int_boxColorR0[12]),
        .Q(boxColorR[12]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[13] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_5 ),
        .D(int_boxColorR0[13]),
        .Q(boxColorR[13]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[14] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_5 ),
        .D(int_boxColorR0[14]),
        .Q(boxColorR[14]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[15] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_5 ),
        .D(int_boxColorR0[15]),
        .Q(boxColorR[15]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[1] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_5 ),
        .D(int_boxColorR0[1]),
        .Q(\int_boxColorR_reg[7]_0 [1]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[2] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_5 ),
        .D(int_boxColorR0[2]),
        .Q(\int_boxColorR_reg[7]_0 [2]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[3] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_5 ),
        .D(int_boxColorR0[3]),
        .Q(\int_boxColorR_reg[7]_0 [3]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[4] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_5 ),
        .D(int_boxColorR0[4]),
        .Q(\int_boxColorR_reg[7]_0 [4]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[5] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_5 ),
        .D(int_boxColorR0[5]),
        .Q(\int_boxColorR_reg[7]_0 [5]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[6] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_5 ),
        .D(int_boxColorR0[6]),
        .Q(\int_boxColorR_reg[7]_0 [6]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[7] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_5 ),
        .D(int_boxColorR0[7]),
        .Q(\int_boxColorR_reg[7]_0 [7]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[8] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_5 ),
        .D(int_boxColorR0[8]),
        .Q(boxColorR[8]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxColorR_reg[9] 
       (.C(ap_clk),
        .CE(\int_boxColorR[15]_i_1_n_5 ),
        .D(int_boxColorR0[9]),
        .Q(boxColorR[9]),
        .R(RSTC));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg[14]_0 [0]),
        .O(int_boxSize0[0]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxSize_reg[14]_0 [10]),
        .O(int_boxSize0[10]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxSize_reg[14]_0 [11]),
        .O(int_boxSize0[11]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxSize_reg[14]_0 [12]),
        .O(int_boxSize0[12]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxSize_reg[14]_0 [13]),
        .O(int_boxSize0[13]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxSize_reg[14]_0 [14]),
        .O(int_boxSize0[14]));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \int_boxSize[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\waddr_reg_n_5_[7] ),
        .I3(\waddr_reg_n_5_[6] ),
        .I4(p_reg_reg_i_18__0_n_5),
        .I5(\waddr_reg_n_5_[5] ),
        .O(\int_boxSize[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(boxSize),
        .O(int_boxSize0[15]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg[14]_0 [1]),
        .O(int_boxSize0[1]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg[14]_0 [2]),
        .O(int_boxSize0[2]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg[14]_0 [3]),
        .O(int_boxSize0[3]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg[14]_0 [4]),
        .O(int_boxSize0[4]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg[14]_0 [5]),
        .O(int_boxSize0[5]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg[14]_0 [6]),
        .O(int_boxSize0[6]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_boxSize_reg[14]_0 [7]),
        .O(int_boxSize0[7]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxSize_reg[14]_0 [8]),
        .O(int_boxSize0[8]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_boxSize[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_boxSize_reg[14]_0 [9]),
        .O(int_boxSize0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[0] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_5 ),
        .D(int_boxSize0[0]),
        .Q(\int_boxSize_reg[14]_0 [0]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[10] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_5 ),
        .D(int_boxSize0[10]),
        .Q(\int_boxSize_reg[14]_0 [10]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[11] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_5 ),
        .D(int_boxSize0[11]),
        .Q(\int_boxSize_reg[14]_0 [11]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[12] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_5 ),
        .D(int_boxSize0[12]),
        .Q(\int_boxSize_reg[14]_0 [12]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[13] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_5 ),
        .D(int_boxSize0[13]),
        .Q(\int_boxSize_reg[14]_0 [13]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[14] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_5 ),
        .D(int_boxSize0[14]),
        .Q(\int_boxSize_reg[14]_0 [14]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[15] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_5 ),
        .D(int_boxSize0[15]),
        .Q(boxSize),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[1] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_5 ),
        .D(int_boxSize0[1]),
        .Q(\int_boxSize_reg[14]_0 [1]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[2] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_5 ),
        .D(int_boxSize0[2]),
        .Q(\int_boxSize_reg[14]_0 [2]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[3] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_5 ),
        .D(int_boxSize0[3]),
        .Q(\int_boxSize_reg[14]_0 [3]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[4] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_5 ),
        .D(int_boxSize0[4]),
        .Q(\int_boxSize_reg[14]_0 [4]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[5] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_5 ),
        .D(int_boxSize0[5]),
        .Q(\int_boxSize_reg[14]_0 [5]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[6] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_5 ),
        .D(int_boxSize0[6]),
        .Q(\int_boxSize_reg[14]_0 [6]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[7] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_5 ),
        .D(int_boxSize0[7]),
        .Q(\int_boxSize_reg[14]_0 [7]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[8] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_5 ),
        .D(int_boxSize0[8]),
        .Q(\int_boxSize_reg[14]_0 [8]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_boxSize_reg[9] 
       (.C(ap_clk),
        .CE(\int_boxSize[15]_i_1_n_5 ),
        .D(int_boxSize0[9]),
        .Q(\int_boxSize_reg[14]_0 [9]),
        .R(RSTC));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_colorFormat_reg[0]_0 ),
        .O(int_colorFormat0[0]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(colorFormat[1]),
        .O(int_colorFormat0[1]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(colorFormat[2]),
        .O(int_colorFormat0[2]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(colorFormat[3]),
        .O(int_colorFormat0[3]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(colorFormat[4]),
        .O(int_colorFormat0[4]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(colorFormat[5]),
        .O(int_colorFormat0[5]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(colorFormat[6]),
        .O(int_colorFormat0[6]));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \int_colorFormat[7]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(p_reg_reg_i_18__0_n_5),
        .I2(\waddr_reg_n_5_[6] ),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(\waddr_reg_n_5_[4] ),
        .I5(\waddr_reg_n_5_[5] ),
        .O(\int_colorFormat[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_colorFormat[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(colorFormat[7]),
        .O(int_colorFormat0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[0] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_5 ),
        .D(int_colorFormat0[0]),
        .Q(\int_colorFormat_reg[0]_0 ),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[1] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_5 ),
        .D(int_colorFormat0[1]),
        .Q(colorFormat[1]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[2] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_5 ),
        .D(int_colorFormat0[2]),
        .Q(colorFormat[2]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[3] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_5 ),
        .D(int_colorFormat0[3]),
        .Q(colorFormat[3]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[4] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_5 ),
        .D(int_colorFormat0[4]),
        .Q(colorFormat[4]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[5] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_5 ),
        .D(int_colorFormat0[5]),
        .Q(colorFormat[5]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[6] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_5 ),
        .D(int_colorFormat0[6]),
        .Q(colorFormat[6]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_colorFormat_reg[7] 
       (.C(ap_clk),
        .CE(\int_colorFormat[7]_i_1_n_5 ),
        .D(int_colorFormat0[7]),
        .Q(colorFormat[7]),
        .R(RSTC));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairX_reg[15]_0 [0]),
        .O(int_crossHairX0[0]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairX_reg[15]_0 [10]),
        .O(int_crossHairX0[10]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairX_reg[15]_0 [11]),
        .O(int_crossHairX0[11]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(crossHairX[12]),
        .O(int_crossHairX0[12]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(crossHairX[13]),
        .O(int_crossHairX0[13]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(crossHairX[14]),
        .O(int_crossHairX0[14]));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \int_crossHairX[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(p_reg_reg_i_18__0_n_5),
        .I2(\waddr_reg_n_5_[6] ),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(\waddr_reg_n_5_[4] ),
        .I5(\waddr_reg_n_5_[5] ),
        .O(\int_crossHairX[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairX_reg[15]_0 [12]),
        .O(int_crossHairX0[15]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairX_reg[15]_0 [1]),
        .O(int_crossHairX0[1]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairX_reg[15]_0 [2]),
        .O(int_crossHairX0[2]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairX_reg[15]_0 [3]),
        .O(int_crossHairX0[3]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairX_reg[15]_0 [4]),
        .O(int_crossHairX0[4]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairX_reg[15]_0 [5]),
        .O(int_crossHairX0[5]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairX_reg[15]_0 [6]),
        .O(int_crossHairX0[6]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairX_reg[15]_0 [7]),
        .O(int_crossHairX0[7]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairX_reg[15]_0 [8]),
        .O(int_crossHairX0[8]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairX[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_crossHairX_reg[15]_0 [9]),
        .O(int_crossHairX0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[0] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_5 ),
        .D(int_crossHairX0[0]),
        .Q(\int_crossHairX_reg[15]_0 [0]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[10] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_5 ),
        .D(int_crossHairX0[10]),
        .Q(\int_crossHairX_reg[15]_0 [10]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[11] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_5 ),
        .D(int_crossHairX0[11]),
        .Q(\int_crossHairX_reg[15]_0 [11]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[12] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_5 ),
        .D(int_crossHairX0[12]),
        .Q(crossHairX[12]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[13] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_5 ),
        .D(int_crossHairX0[13]),
        .Q(crossHairX[13]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[14] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_5 ),
        .D(int_crossHairX0[14]),
        .Q(crossHairX[14]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[15] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_5 ),
        .D(int_crossHairX0[15]),
        .Q(\int_crossHairX_reg[15]_0 [12]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[1] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_5 ),
        .D(int_crossHairX0[1]),
        .Q(\int_crossHairX_reg[15]_0 [1]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[2] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_5 ),
        .D(int_crossHairX0[2]),
        .Q(\int_crossHairX_reg[15]_0 [2]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[3] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_5 ),
        .D(int_crossHairX0[3]),
        .Q(\int_crossHairX_reg[15]_0 [3]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[4] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_5 ),
        .D(int_crossHairX0[4]),
        .Q(\int_crossHairX_reg[15]_0 [4]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[5] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_5 ),
        .D(int_crossHairX0[5]),
        .Q(\int_crossHairX_reg[15]_0 [5]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[6] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_5 ),
        .D(int_crossHairX0[6]),
        .Q(\int_crossHairX_reg[15]_0 [6]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[7] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_5 ),
        .D(int_crossHairX0[7]),
        .Q(\int_crossHairX_reg[15]_0 [7]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[8] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_5 ),
        .D(int_crossHairX0[8]),
        .Q(\int_crossHairX_reg[15]_0 [8]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairX_reg[9] 
       (.C(ap_clk),
        .CE(\int_crossHairX[15]_i_1_n_5 ),
        .D(int_crossHairX0[9]),
        .Q(\int_crossHairX_reg[15]_0 [9]),
        .R(RSTC));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(crossHairY[0]),
        .O(int_crossHairY0[0]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(crossHairY[10]),
        .O(int_crossHairY0[10]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(crossHairY[11]),
        .O(int_crossHairY0[11]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(crossHairY[12]),
        .O(int_crossHairY0[12]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(crossHairY[13]),
        .O(int_crossHairY0[13]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(crossHairY[14]),
        .O(int_crossHairY0[14]));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \int_crossHairY[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(p_reg_reg_i_18__0_n_5),
        .I2(\waddr_reg_n_5_[6] ),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(\waddr_reg_n_5_[5] ),
        .I5(\waddr_reg_n_5_[4] ),
        .O(\int_crossHairY[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(crossHairY[15]),
        .O(int_crossHairY0[15]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(crossHairY[1]),
        .O(int_crossHairY0[1]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(crossHairY[2]),
        .O(int_crossHairY0[2]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairY_reg[5]_0 [0]),
        .O(int_crossHairY0[3]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairY_reg[5]_0 [1]),
        .O(int_crossHairY0[4]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_crossHairY_reg[5]_0 [2]),
        .O(int_crossHairY0[5]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(crossHairY[6]),
        .O(int_crossHairY0[6]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(crossHairY[7]),
        .O(int_crossHairY0[7]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(crossHairY[8]),
        .O(int_crossHairY0[8]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_crossHairY[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(crossHairY[9]),
        .O(int_crossHairY0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[0] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_5 ),
        .D(int_crossHairY0[0]),
        .Q(crossHairY[0]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[10] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_5 ),
        .D(int_crossHairY0[10]),
        .Q(crossHairY[10]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[11] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_5 ),
        .D(int_crossHairY0[11]),
        .Q(crossHairY[11]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[12] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_5 ),
        .D(int_crossHairY0[12]),
        .Q(crossHairY[12]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[13] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_5 ),
        .D(int_crossHairY0[13]),
        .Q(crossHairY[13]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[14] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_5 ),
        .D(int_crossHairY0[14]),
        .Q(crossHairY[14]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[15] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_5 ),
        .D(int_crossHairY0[15]),
        .Q(crossHairY[15]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[1] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_5 ),
        .D(int_crossHairY0[1]),
        .Q(crossHairY[1]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[2] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_5 ),
        .D(int_crossHairY0[2]),
        .Q(crossHairY[2]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[3] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_5 ),
        .D(int_crossHairY0[3]),
        .Q(\int_crossHairY_reg[5]_0 [0]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[4] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_5 ),
        .D(int_crossHairY0[4]),
        .Q(\int_crossHairY_reg[5]_0 [1]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[5] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_5 ),
        .D(int_crossHairY0[5]),
        .Q(\int_crossHairY_reg[5]_0 [2]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[6] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_5 ),
        .D(int_crossHairY0[6]),
        .Q(crossHairY[6]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[7] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_5 ),
        .D(int_crossHairY0[7]),
        .Q(crossHairY[7]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[8] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_5 ),
        .D(int_crossHairY0[8]),
        .Q(crossHairY[8]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_crossHairY_reg[9] 
       (.C(ap_clk),
        .CE(\int_crossHairY[15]_i_1_n_5 ),
        .D(int_crossHairY0[9]),
        .Q(crossHairY[9]),
        .R(RSTC));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_dpDynamicRange_reg_n_5_[0] ),
        .O(int_dpDynamicRange0[0]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_dpDynamicRange_reg_n_5_[1] ),
        .O(int_dpDynamicRange0[1]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_dpDynamicRange_reg_n_5_[2] ),
        .O(int_dpDynamicRange0[2]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_dpDynamicRange_reg_n_5_[3] ),
        .O(int_dpDynamicRange0[3]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_dpDynamicRange_reg_n_5_[4] ),
        .O(int_dpDynamicRange0[4]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_dpDynamicRange_reg_n_5_[5] ),
        .O(int_dpDynamicRange0[5]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_dpDynamicRange_reg_n_5_[6] ),
        .O(int_dpDynamicRange0[6]));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \int_dpDynamicRange[7]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[7] ),
        .I2(p_reg_reg_i_18__0_n_5),
        .I3(\waddr_reg_n_5_[6] ),
        .I4(\waddr_reg_n_5_[4] ),
        .I5(\waddr_reg_n_5_[5] ),
        .O(\int_dpDynamicRange[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpDynamicRange[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_dpDynamicRange_reg_n_5_[7] ),
        .O(int_dpDynamicRange0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[0] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_5 ),
        .D(int_dpDynamicRange0[0]),
        .Q(\int_dpDynamicRange_reg_n_5_[0] ),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[1] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_5 ),
        .D(int_dpDynamicRange0[1]),
        .Q(\int_dpDynamicRange_reg_n_5_[1] ),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[2] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_5 ),
        .D(int_dpDynamicRange0[2]),
        .Q(\int_dpDynamicRange_reg_n_5_[2] ),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[3] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_5 ),
        .D(int_dpDynamicRange0[3]),
        .Q(\int_dpDynamicRange_reg_n_5_[3] ),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[4] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_5 ),
        .D(int_dpDynamicRange0[4]),
        .Q(\int_dpDynamicRange_reg_n_5_[4] ),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[5] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_5 ),
        .D(int_dpDynamicRange0[5]),
        .Q(\int_dpDynamicRange_reg_n_5_[5] ),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[6] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_5 ),
        .D(int_dpDynamicRange0[6]),
        .Q(\int_dpDynamicRange_reg_n_5_[6] ),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpDynamicRange_reg[7] 
       (.C(ap_clk),
        .CE(\int_dpDynamicRange[7]_i_1_n_5 ),
        .D(int_dpDynamicRange0[7]),
        .Q(\int_dpDynamicRange_reg_n_5_[7] ),
        .R(RSTC));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpYUVCoef[0]),
        .O(int_dpYUVCoef0[0]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpYUVCoef[1]),
        .O(int_dpYUVCoef0[1]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpYUVCoef[2]),
        .O(int_dpYUVCoef0[2]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpYUVCoef[3]),
        .O(int_dpYUVCoef0[3]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpYUVCoef[4]),
        .O(int_dpYUVCoef0[4]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpYUVCoef[5]),
        .O(int_dpYUVCoef0[5]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpYUVCoef[6]),
        .O(int_dpYUVCoef0[6]));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \int_dpYUVCoef[7]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[7] ),
        .I2(p_reg_reg_i_18__0_n_5),
        .I3(\waddr_reg_n_5_[6] ),
        .I4(\waddr_reg_n_5_[4] ),
        .I5(\waddr_reg_n_5_[5] ),
        .O(\int_dpYUVCoef[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_dpYUVCoef[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(dpYUVCoef[7]),
        .O(int_dpYUVCoef0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[0] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_5 ),
        .D(int_dpYUVCoef0[0]),
        .Q(dpYUVCoef[0]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[1] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_5 ),
        .D(int_dpYUVCoef0[1]),
        .Q(dpYUVCoef[1]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[2] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_5 ),
        .D(int_dpYUVCoef0[2]),
        .Q(dpYUVCoef[2]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[3] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_5 ),
        .D(int_dpYUVCoef0[3]),
        .Q(dpYUVCoef[3]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[4] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_5 ),
        .D(int_dpYUVCoef0[4]),
        .Q(dpYUVCoef[4]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[5] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_5 ),
        .D(int_dpYUVCoef0[5]),
        .Q(dpYUVCoef[5]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[6] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_5 ),
        .D(int_dpYUVCoef0[6]),
        .Q(dpYUVCoef[6]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_dpYUVCoef_reg[7] 
       (.C(ap_clk),
        .CE(\int_dpYUVCoef[7]_i_1_n_5 ),
        .D(int_dpYUVCoef0[7]),
        .Q(dpYUVCoef[7]),
        .R(RSTC));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_enableInput[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(enableInput[0]),
        .O(int_enableInput0[0]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_enableInput[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(enableInput[1]),
        .O(int_enableInput0[1]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_enableInput[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(enableInput[2]),
        .O(int_enableInput0[2]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_enableInput[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(enableInput[3]),
        .O(int_enableInput0[3]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_enableInput[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(enableInput[4]),
        .O(int_enableInput0[4]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_enableInput[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(enableInput[5]),
        .O(int_enableInput0[5]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_enableInput[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(enableInput[6]),
        .O(int_enableInput0[6]));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \int_enableInput[7]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[6] ),
        .I2(\waddr_reg_n_5_[7] ),
        .I3(p_reg_reg_i_18__0_n_5),
        .I4(\waddr_reg_n_5_[5] ),
        .I5(\waddr_reg_n_5_[4] ),
        .O(\int_enableInput[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_enableInput[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(enableInput[7]),
        .O(int_enableInput0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_enableInput_reg[0] 
       (.C(ap_clk),
        .CE(\int_enableInput[7]_i_1_n_5 ),
        .D(int_enableInput0[0]),
        .Q(enableInput[0]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_enableInput_reg[1] 
       (.C(ap_clk),
        .CE(\int_enableInput[7]_i_1_n_5 ),
        .D(int_enableInput0[1]),
        .Q(enableInput[1]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_enableInput_reg[2] 
       (.C(ap_clk),
        .CE(\int_enableInput[7]_i_1_n_5 ),
        .D(int_enableInput0[2]),
        .Q(enableInput[2]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_enableInput_reg[3] 
       (.C(ap_clk),
        .CE(\int_enableInput[7]_i_1_n_5 ),
        .D(int_enableInput0[3]),
        .Q(enableInput[3]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_enableInput_reg[4] 
       (.C(ap_clk),
        .CE(\int_enableInput[7]_i_1_n_5 ),
        .D(int_enableInput0[4]),
        .Q(enableInput[4]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_enableInput_reg[5] 
       (.C(ap_clk),
        .CE(\int_enableInput[7]_i_1_n_5 ),
        .D(int_enableInput0[5]),
        .Q(enableInput[5]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_enableInput_reg[6] 
       (.C(ap_clk),
        .CE(\int_enableInput[7]_i_1_n_5 ),
        .D(int_enableInput0[6]),
        .Q(enableInput[6]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_enableInput_reg[7] 
       (.C(ap_clk),
        .CE(\int_enableInput[7]_i_1_n_5 ),
        .D(int_enableInput0[7]),
        .Q(enableInput[7]),
        .R(RSTC));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(field_id[0]),
        .O(int_field_id0[0]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(field_id[10]),
        .O(int_field_id0[10]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(field_id[11]),
        .O(int_field_id0[11]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(field_id[12]),
        .O(int_field_id0[12]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(field_id[13]),
        .O(int_field_id0[13]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(field_id[14]),
        .O(int_field_id0[14]));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \int_field_id[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\waddr_reg_n_5_[4] ),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(p_reg_reg_i_18__0_n_5),
        .I5(\waddr_reg_n_5_[6] ),
        .O(\int_field_id[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(field_id[15]),
        .O(int_field_id0[15]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(field_id[1]),
        .O(int_field_id0[1]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(field_id[2]),
        .O(int_field_id0[2]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(field_id[3]),
        .O(int_field_id0[3]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(field_id[4]),
        .O(int_field_id0[4]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(field_id[5]),
        .O(int_field_id0[5]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(field_id[6]),
        .O(int_field_id0[6]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(field_id[7]),
        .O(int_field_id0[7]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(field_id[8]),
        .O(int_field_id0[8]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_field_id[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(field_id[9]),
        .O(int_field_id0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[0] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_5 ),
        .D(int_field_id0[0]),
        .Q(field_id[0]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[10] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_5 ),
        .D(int_field_id0[10]),
        .Q(field_id[10]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[11] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_5 ),
        .D(int_field_id0[11]),
        .Q(field_id[11]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[12] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_5 ),
        .D(int_field_id0[12]),
        .Q(field_id[12]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[13] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_5 ),
        .D(int_field_id0[13]),
        .Q(field_id[13]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[14] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_5 ),
        .D(int_field_id0[14]),
        .Q(field_id[14]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[15] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_5 ),
        .D(int_field_id0[15]),
        .Q(field_id[15]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[1] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_5 ),
        .D(int_field_id0[1]),
        .Q(field_id[1]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[2] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_5 ),
        .D(int_field_id0[2]),
        .Q(field_id[2]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[3] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_5 ),
        .D(int_field_id0[3]),
        .Q(field_id[3]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[4] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_5 ),
        .D(int_field_id0[4]),
        .Q(field_id[4]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[5] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_5 ),
        .D(int_field_id0[5]),
        .Q(field_id[5]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[6] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_5 ),
        .D(int_field_id0[6]),
        .Q(field_id[6]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[7] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_5 ),
        .D(int_field_id0[7]),
        .Q(field_id[7]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[8] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_5 ),
        .D(int_field_id0[8]),
        .Q(field_id[8]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_field_id_reg[9] 
       (.C(ap_clk),
        .CE(\int_field_id[15]_i_1_n_5 ),
        .D(int_field_id0[9]),
        .Q(field_id[9]),
        .R(RSTC));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    int_gie_i_1
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(int_gie_i_2_n_5),
        .I2(s_axi_CTRL_WSTRB[0]),
        .I3(\waddr_reg_n_5_[3] ),
        .I4(int_gie_reg_n_5),
        .O(int_gie_i_1_n_5));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    int_gie_i_2
       (.I0(int_gie_i_3_n_5),
        .I1(\waddr_reg_n_5_[6] ),
        .I2(\waddr_reg_n_5_[7] ),
        .I3(\waddr_reg_n_5_[5] ),
        .I4(\waddr_reg_n_5_[4] ),
        .I5(\waddr_reg_n_5_[2] ),
        .O(int_gie_i_2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    int_gie_i_3
       (.I0(\waddr_reg_n_5_[1] ),
        .I1(\waddr_reg_n_5_[0] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_CTRL_WVALID),
        .O(int_gie_i_3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_5),
        .Q(int_gie_reg_n_5),
        .R(RSTC));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_1 [0]),
        .O(int_height0[0]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_1 [10]),
        .O(int_height0[10]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_1 [11]),
        .O(int_height0[11]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_1 [12]),
        .O(int_height0[12]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_1 [13]),
        .O(int_height0[13]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_1 [14]),
        .O(int_height0[14]));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \int_height[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\waddr_reg_n_5_[4] ),
        .I3(p_reg_reg_i_18__0_n_5),
        .I4(\waddr_reg_n_5_[6] ),
        .I5(\waddr_reg_n_5_[7] ),
        .O(\int_height[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_1 [15]),
        .O(int_height0[15]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_1 [1]),
        .O(int_height0[1]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_1 [2]),
        .O(int_height0[2]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_1 [3]),
        .O(int_height0[3]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_1 [4]),
        .O(int_height0[4]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_1 [5]),
        .O(int_height0[5]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_1 [6]),
        .O(int_height0[6]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_height_reg[15]_1 [7]),
        .O(int_height0[7]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_1 [8]),
        .O(int_height0[8]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_height_reg[15]_1 [9]),
        .O(int_height0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[0] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[0]),
        .Q(\int_height_reg[15]_1 [0]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[10] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[10]),
        .Q(\int_height_reg[15]_1 [10]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[11] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[11]),
        .Q(\int_height_reg[15]_1 [11]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[12] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[12]),
        .Q(\int_height_reg[15]_1 [12]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[13] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[13]),
        .Q(\int_height_reg[15]_1 [13]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[14] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[14]),
        .Q(\int_height_reg[15]_1 [14]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[15] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[15]),
        .Q(\int_height_reg[15]_1 [15]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[1] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[1]),
        .Q(\int_height_reg[15]_1 [1]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[2] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[2]),
        .Q(\int_height_reg[15]_1 [2]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[3] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[3]),
        .Q(\int_height_reg[15]_1 [3]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[4] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[4]),
        .Q(\int_height_reg[15]_1 [4]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[5] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[5]),
        .Q(\int_height_reg[15]_1 [5]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[6] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[6]),
        .Q(\int_height_reg[15]_1 [6]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[7] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[7]),
        .Q(\int_height_reg[15]_1 [7]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[8] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[8]),
        .Q(\int_height_reg[15]_1 [8]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[9] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[9]),
        .Q(\int_height_reg[15]_1 [9]),
        .R(RSTC));
  LUT5 #(
    .INIT(32'h01000000)) 
    \int_ier[5]_i_1 
       (.I0(\waddr_reg_n_5_[4] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\int_ier[5]_i_2_n_5 ),
        .I3(\waddr_reg_n_5_[3] ),
        .I4(s_axi_CTRL_WSTRB[0]),
        .O(int_ier12_out));
  LUT3 #(
    .INIT(8'hFE)) 
    \int_ier[5]_i_2 
       (.I0(p_reg_reg_i_18__0_n_5),
        .I1(\waddr_reg_n_5_[6] ),
        .I2(\waddr_reg_n_5_[7] ),
        .O(\int_ier[5]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_CTRL_WDATA[0]),
        .Q(\int_ier_reg_n_5_[0] ),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_CTRL_WDATA[1]),
        .Q(p_0_in6_in),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[2] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_CTRL_WDATA[2]),
        .Q(\int_ier_reg_n_5_[2] ),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[3] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_CTRL_WDATA[3]),
        .Q(\int_ier_reg_n_5_[3] ),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[4] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_CTRL_WDATA[4]),
        .Q(\int_ier_reg_n_5_[4] ),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[5] 
       (.C(ap_clk),
        .CE(int_ier12_out),
        .D(s_axi_CTRL_WDATA[5]),
        .Q(p_0_in),
        .R(RSTC));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(int_isr9_out),
        .I2(ap_done),
        .I3(\int_ier_reg_n_5_[0] ),
        .I4(\int_isr_reg_n_5_[0] ),
        .O(\int_isr[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \int_isr[0]_i_2 
       (.I0(int_gie_i_2_n_5),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(s_axi_CTRL_WSTRB[0]),
        .O(int_isr9_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(int_isr9_out),
        .I2(ap_done),
        .I3(p_0_in6_in),
        .I4(p_1_in1_in),
        .O(\int_isr[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \int_isr[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(int_isr9_out),
        .I2(\int_isr_reg_n_5_[5] ),
        .O(\int_isr[5]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_5 ),
        .Q(\int_isr_reg_n_5_[0] ),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_5 ),
        .Q(p_1_in1_in),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[5]_i_1_n_5 ),
        .Q(\int_isr_reg_n_5_[5] ),
        .R(RSTC));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(maskId[0]),
        .O(int_maskId0[0]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(maskId[1]),
        .O(int_maskId0[1]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(maskId[2]),
        .O(int_maskId0[2]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(maskId[3]),
        .O(int_maskId0[3]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(maskId[4]),
        .O(int_maskId0[4]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(maskId[5]),
        .O(int_maskId0[5]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(maskId[6]),
        .O(int_maskId0[6]));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \int_maskId[7]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\waddr_reg_n_5_[7] ),
        .I3(\waddr_reg_n_5_[6] ),
        .I4(p_reg_reg_i_18__0_n_5),
        .I5(\waddr_reg_n_5_[5] ),
        .O(\int_maskId[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_maskId[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(maskId[7]),
        .O(int_maskId0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[0] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_5 ),
        .D(int_maskId0[0]),
        .Q(maskId[0]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[1] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_5 ),
        .D(int_maskId0[1]),
        .Q(maskId[1]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[2] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_5 ),
        .D(int_maskId0[2]),
        .Q(maskId[2]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[3] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_5 ),
        .D(int_maskId0[3]),
        .Q(maskId[3]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[4] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_5 ),
        .D(int_maskId0[4]),
        .Q(maskId[4]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[5] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_5 ),
        .D(int_maskId0[5]),
        .Q(maskId[5]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[6] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_5 ),
        .D(int_maskId0[6]),
        .Q(maskId[6]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_maskId_reg[7] 
       (.C(ap_clk),
        .CE(\int_maskId[7]_i_1_n_5 ),
        .D(int_maskId0[7]),
        .Q(maskId[7]),
        .R(RSTC));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [0]),
        .O(int_motionSpeed0[0]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [1]),
        .O(int_motionSpeed0[1]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [2]),
        .O(int_motionSpeed0[2]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [3]),
        .O(int_motionSpeed0[3]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [4]),
        .O(int_motionSpeed0[4]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [5]),
        .O(int_motionSpeed0[5]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [6]),
        .O(int_motionSpeed0[6]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \int_motionSpeed[7]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\waddr_reg_n_5_[7] ),
        .I3(\waddr_reg_n_5_[6] ),
        .I4(p_reg_reg_i_18__0_n_5),
        .I5(\waddr_reg_n_5_[5] ),
        .O(\int_motionSpeed[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_motionSpeed[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_motionSpeed_reg[7]_0 [7]),
        .O(int_motionSpeed0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[0] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_5 ),
        .D(int_motionSpeed0[0]),
        .Q(\int_motionSpeed_reg[7]_0 [0]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[1] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_5 ),
        .D(int_motionSpeed0[1]),
        .Q(\int_motionSpeed_reg[7]_0 [1]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[2] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_5 ),
        .D(int_motionSpeed0[2]),
        .Q(\int_motionSpeed_reg[7]_0 [2]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[3] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_5 ),
        .D(int_motionSpeed0[3]),
        .Q(\int_motionSpeed_reg[7]_0 [3]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[4] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_5 ),
        .D(int_motionSpeed0[4]),
        .Q(\int_motionSpeed_reg[7]_0 [4]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[5] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_5 ),
        .D(int_motionSpeed0[5]),
        .Q(\int_motionSpeed_reg[7]_0 [5]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[6] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_5 ),
        .D(int_motionSpeed0[6]),
        .Q(\int_motionSpeed_reg[7]_0 [6]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_motionSpeed_reg[7] 
       (.C(ap_clk),
        .CE(\int_motionSpeed[7]_i_1_n_5 ),
        .D(int_motionSpeed0[7]),
        .Q(\int_motionSpeed_reg[7]_0 [7]),
        .R(RSTC));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ovrlayId[0]),
        .O(int_ovrlayId0[0]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ovrlayId[1]),
        .O(int_ovrlayId0[1]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ovrlayId[2]),
        .O(int_ovrlayId0[2]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ovrlayId[3]),
        .O(int_ovrlayId0[3]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ovrlayId[4]),
        .O(int_ovrlayId0[4]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ovrlayId[5]),
        .O(int_ovrlayId0[5]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ovrlayId[6]),
        .O(int_ovrlayId0[6]));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \int_ovrlayId[7]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[7] ),
        .I2(\waddr_reg_n_5_[6] ),
        .I3(p_reg_reg_i_18__0_n_5),
        .I4(\waddr_reg_n_5_[5] ),
        .I5(\waddr_reg_n_5_[4] ),
        .O(\int_ovrlayId[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ovrlayId[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ovrlayId[7]),
        .O(int_ovrlayId0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[0] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_5 ),
        .D(int_ovrlayId0[0]),
        .Q(ovrlayId[0]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[1] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_5 ),
        .D(int_ovrlayId0[1]),
        .Q(ovrlayId[1]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[2] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_5 ),
        .D(int_ovrlayId0[2]),
        .Q(ovrlayId[2]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[3] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_5 ),
        .D(int_ovrlayId0[3]),
        .Q(ovrlayId[3]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[4] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_5 ),
        .D(int_ovrlayId0[4]),
        .Q(ovrlayId[4]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[5] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_5 ),
        .D(int_ovrlayId0[5]),
        .Q(ovrlayId[5]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[6] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_5 ),
        .D(int_ovrlayId0[6]),
        .Q(ovrlayId[6]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_ovrlayId_reg[7] 
       (.C(ap_clk),
        .CE(\int_ovrlayId[7]_i_1_n_5 ),
        .D(int_ovrlayId0[7]),
        .Q(ovrlayId[7]),
        .R(RSTC));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndX[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(passthruEndX[0]),
        .O(int_passthruEndX0[0]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndX[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruEndX_reg[15]_0 [8]),
        .O(int_passthruEndX0[10]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndX[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruEndX_reg[15]_0 [9]),
        .O(int_passthruEndX0[11]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndX[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruEndX_reg[15]_0 [10]),
        .O(int_passthruEndX0[12]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndX[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruEndX_reg[15]_0 [11]),
        .O(int_passthruEndX0[13]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndX[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruEndX_reg[15]_0 [12]),
        .O(int_passthruEndX0[14]));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \int_passthruEndX[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(p_reg_reg_i_18__0_n_5),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(\waddr_reg_n_5_[6] ),
        .I5(\waddr_reg_n_5_[5] ),
        .O(\int_passthruEndX[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndX[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruEndX_reg[15]_0 [13]),
        .O(int_passthruEndX0[15]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndX[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(passthruEndX[1]),
        .O(int_passthruEndX0[1]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndX[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruEndX_reg[15]_0 [0]),
        .O(int_passthruEndX0[2]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndX[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruEndX_reg[15]_0 [1]),
        .O(int_passthruEndX0[3]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndX[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruEndX_reg[15]_0 [2]),
        .O(int_passthruEndX0[4]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndX[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruEndX_reg[15]_0 [3]),
        .O(int_passthruEndX0[5]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndX[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruEndX_reg[15]_0 [4]),
        .O(int_passthruEndX0[6]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndX[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruEndX_reg[15]_0 [5]),
        .O(int_passthruEndX0[7]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndX[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruEndX_reg[15]_0 [6]),
        .O(int_passthruEndX0[8]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndX[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruEndX_reg[15]_0 [7]),
        .O(int_passthruEndX0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndX_reg[0] 
       (.C(ap_clk),
        .CE(\int_passthruEndX[15]_i_1_n_5 ),
        .D(int_passthruEndX0[0]),
        .Q(passthruEndX[0]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndX_reg[10] 
       (.C(ap_clk),
        .CE(\int_passthruEndX[15]_i_1_n_5 ),
        .D(int_passthruEndX0[10]),
        .Q(\int_passthruEndX_reg[15]_0 [8]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndX_reg[11] 
       (.C(ap_clk),
        .CE(\int_passthruEndX[15]_i_1_n_5 ),
        .D(int_passthruEndX0[11]),
        .Q(\int_passthruEndX_reg[15]_0 [9]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndX_reg[12] 
       (.C(ap_clk),
        .CE(\int_passthruEndX[15]_i_1_n_5 ),
        .D(int_passthruEndX0[12]),
        .Q(\int_passthruEndX_reg[15]_0 [10]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndX_reg[13] 
       (.C(ap_clk),
        .CE(\int_passthruEndX[15]_i_1_n_5 ),
        .D(int_passthruEndX0[13]),
        .Q(\int_passthruEndX_reg[15]_0 [11]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndX_reg[14] 
       (.C(ap_clk),
        .CE(\int_passthruEndX[15]_i_1_n_5 ),
        .D(int_passthruEndX0[14]),
        .Q(\int_passthruEndX_reg[15]_0 [12]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndX_reg[15] 
       (.C(ap_clk),
        .CE(\int_passthruEndX[15]_i_1_n_5 ),
        .D(int_passthruEndX0[15]),
        .Q(\int_passthruEndX_reg[15]_0 [13]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndX_reg[1] 
       (.C(ap_clk),
        .CE(\int_passthruEndX[15]_i_1_n_5 ),
        .D(int_passthruEndX0[1]),
        .Q(passthruEndX[1]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndX_reg[2] 
       (.C(ap_clk),
        .CE(\int_passthruEndX[15]_i_1_n_5 ),
        .D(int_passthruEndX0[2]),
        .Q(\int_passthruEndX_reg[15]_0 [0]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndX_reg[3] 
       (.C(ap_clk),
        .CE(\int_passthruEndX[15]_i_1_n_5 ),
        .D(int_passthruEndX0[3]),
        .Q(\int_passthruEndX_reg[15]_0 [1]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndX_reg[4] 
       (.C(ap_clk),
        .CE(\int_passthruEndX[15]_i_1_n_5 ),
        .D(int_passthruEndX0[4]),
        .Q(\int_passthruEndX_reg[15]_0 [2]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndX_reg[5] 
       (.C(ap_clk),
        .CE(\int_passthruEndX[15]_i_1_n_5 ),
        .D(int_passthruEndX0[5]),
        .Q(\int_passthruEndX_reg[15]_0 [3]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndX_reg[6] 
       (.C(ap_clk),
        .CE(\int_passthruEndX[15]_i_1_n_5 ),
        .D(int_passthruEndX0[6]),
        .Q(\int_passthruEndX_reg[15]_0 [4]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndX_reg[7] 
       (.C(ap_clk),
        .CE(\int_passthruEndX[15]_i_1_n_5 ),
        .D(int_passthruEndX0[7]),
        .Q(\int_passthruEndX_reg[15]_0 [5]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndX_reg[8] 
       (.C(ap_clk),
        .CE(\int_passthruEndX[15]_i_1_n_5 ),
        .D(int_passthruEndX0[8]),
        .Q(\int_passthruEndX_reg[15]_0 [6]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndX_reg[9] 
       (.C(ap_clk),
        .CE(\int_passthruEndX[15]_i_1_n_5 ),
        .D(int_passthruEndX0[9]),
        .Q(\int_passthruEndX_reg[15]_0 [7]),
        .R(RSTC));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndY[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruEndY_reg[15]_1 [0]),
        .O(int_passthruEndY0[0]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndY[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruEndY_reg[15]_1 [10]),
        .O(int_passthruEndY0[10]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndY[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruEndY_reg[15]_1 [11]),
        .O(int_passthruEndY0[11]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndY[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruEndY_reg[15]_1 [12]),
        .O(int_passthruEndY0[12]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndY[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruEndY_reg[15]_1 [13]),
        .O(int_passthruEndY0[13]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndY[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruEndY_reg[15]_1 [14]),
        .O(int_passthruEndY0[14]));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \int_passthruEndY[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(p_reg_reg_i_18__0_n_5),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(\waddr_reg_n_5_[6] ),
        .I5(\waddr_reg_n_5_[5] ),
        .O(\int_passthruEndY[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndY[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruEndY_reg[15]_1 [15]),
        .O(int_passthruEndY0[15]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndY[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruEndY_reg[15]_1 [1]),
        .O(int_passthruEndY0[1]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndY[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruEndY_reg[15]_1 [2]),
        .O(int_passthruEndY0[2]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndY[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruEndY_reg[15]_1 [3]),
        .O(int_passthruEndY0[3]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndY[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruEndY_reg[15]_1 [4]),
        .O(int_passthruEndY0[4]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndY[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruEndY_reg[15]_1 [5]),
        .O(int_passthruEndY0[5]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndY[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruEndY_reg[15]_1 [6]),
        .O(int_passthruEndY0[6]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndY[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruEndY_reg[15]_1 [7]),
        .O(int_passthruEndY0[7]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndY[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruEndY_reg[15]_1 [8]),
        .O(int_passthruEndY0[8]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruEndY[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruEndY_reg[15]_1 [9]),
        .O(int_passthruEndY0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndY_reg[0] 
       (.C(ap_clk),
        .CE(\int_passthruEndY[15]_i_1_n_5 ),
        .D(int_passthruEndY0[0]),
        .Q(\int_passthruEndY_reg[15]_1 [0]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndY_reg[10] 
       (.C(ap_clk),
        .CE(\int_passthruEndY[15]_i_1_n_5 ),
        .D(int_passthruEndY0[10]),
        .Q(\int_passthruEndY_reg[15]_1 [10]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndY_reg[11] 
       (.C(ap_clk),
        .CE(\int_passthruEndY[15]_i_1_n_5 ),
        .D(int_passthruEndY0[11]),
        .Q(\int_passthruEndY_reg[15]_1 [11]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndY_reg[12] 
       (.C(ap_clk),
        .CE(\int_passthruEndY[15]_i_1_n_5 ),
        .D(int_passthruEndY0[12]),
        .Q(\int_passthruEndY_reg[15]_1 [12]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndY_reg[13] 
       (.C(ap_clk),
        .CE(\int_passthruEndY[15]_i_1_n_5 ),
        .D(int_passthruEndY0[13]),
        .Q(\int_passthruEndY_reg[15]_1 [13]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndY_reg[14] 
       (.C(ap_clk),
        .CE(\int_passthruEndY[15]_i_1_n_5 ),
        .D(int_passthruEndY0[14]),
        .Q(\int_passthruEndY_reg[15]_1 [14]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndY_reg[15] 
       (.C(ap_clk),
        .CE(\int_passthruEndY[15]_i_1_n_5 ),
        .D(int_passthruEndY0[15]),
        .Q(\int_passthruEndY_reg[15]_1 [15]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndY_reg[1] 
       (.C(ap_clk),
        .CE(\int_passthruEndY[15]_i_1_n_5 ),
        .D(int_passthruEndY0[1]),
        .Q(\int_passthruEndY_reg[15]_1 [1]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndY_reg[2] 
       (.C(ap_clk),
        .CE(\int_passthruEndY[15]_i_1_n_5 ),
        .D(int_passthruEndY0[2]),
        .Q(\int_passthruEndY_reg[15]_1 [2]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndY_reg[3] 
       (.C(ap_clk),
        .CE(\int_passthruEndY[15]_i_1_n_5 ),
        .D(int_passthruEndY0[3]),
        .Q(\int_passthruEndY_reg[15]_1 [3]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndY_reg[4] 
       (.C(ap_clk),
        .CE(\int_passthruEndY[15]_i_1_n_5 ),
        .D(int_passthruEndY0[4]),
        .Q(\int_passthruEndY_reg[15]_1 [4]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndY_reg[5] 
       (.C(ap_clk),
        .CE(\int_passthruEndY[15]_i_1_n_5 ),
        .D(int_passthruEndY0[5]),
        .Q(\int_passthruEndY_reg[15]_1 [5]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndY_reg[6] 
       (.C(ap_clk),
        .CE(\int_passthruEndY[15]_i_1_n_5 ),
        .D(int_passthruEndY0[6]),
        .Q(\int_passthruEndY_reg[15]_1 [6]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndY_reg[7] 
       (.C(ap_clk),
        .CE(\int_passthruEndY[15]_i_1_n_5 ),
        .D(int_passthruEndY0[7]),
        .Q(\int_passthruEndY_reg[15]_1 [7]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndY_reg[8] 
       (.C(ap_clk),
        .CE(\int_passthruEndY[15]_i_1_n_5 ),
        .D(int_passthruEndY0[8]),
        .Q(\int_passthruEndY_reg[15]_1 [8]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruEndY_reg[9] 
       (.C(ap_clk),
        .CE(\int_passthruEndY[15]_i_1_n_5 ),
        .D(int_passthruEndY0[9]),
        .Q(\int_passthruEndY_reg[15]_1 [9]),
        .R(RSTC));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartX[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(passthruStartX[0]),
        .O(int_passthruStartX0[0]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartX[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruStartX_reg[15]_0 [8]),
        .O(int_passthruStartX0[10]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartX[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruStartX_reg[15]_0 [9]),
        .O(int_passthruStartX0[11]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartX[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruStartX_reg[15]_0 [10]),
        .O(int_passthruStartX0[12]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartX[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruStartX_reg[15]_0 [11]),
        .O(int_passthruStartX0[13]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartX[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruStartX_reg[15]_0 [12]),
        .O(int_passthruStartX0[14]));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \int_passthruStartX[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(p_reg_reg_i_18__0_n_5),
        .I2(\waddr_reg_n_5_[7] ),
        .I3(\waddr_reg_n_5_[6] ),
        .I4(\waddr_reg_n_5_[5] ),
        .I5(\waddr_reg_n_5_[4] ),
        .O(\int_passthruStartX[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartX[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruStartX_reg[15]_0 [13]),
        .O(int_passthruStartX0[15]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartX[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(passthruStartX[1]),
        .O(int_passthruStartX0[1]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartX[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruStartX_reg[15]_0 [0]),
        .O(int_passthruStartX0[2]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartX[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruStartX_reg[15]_0 [1]),
        .O(int_passthruStartX0[3]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartX[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruStartX_reg[15]_0 [2]),
        .O(int_passthruStartX0[4]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartX[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruStartX_reg[15]_0 [3]),
        .O(int_passthruStartX0[5]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartX[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruStartX_reg[15]_0 [4]),
        .O(int_passthruStartX0[6]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartX[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruStartX_reg[15]_0 [5]),
        .O(int_passthruStartX0[7]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartX[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruStartX_reg[15]_0 [6]),
        .O(int_passthruStartX0[8]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartX[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruStartX_reg[15]_0 [7]),
        .O(int_passthruStartX0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartX_reg[0] 
       (.C(ap_clk),
        .CE(\int_passthruStartX[15]_i_1_n_5 ),
        .D(int_passthruStartX0[0]),
        .Q(passthruStartX[0]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartX_reg[10] 
       (.C(ap_clk),
        .CE(\int_passthruStartX[15]_i_1_n_5 ),
        .D(int_passthruStartX0[10]),
        .Q(\int_passthruStartX_reg[15]_0 [8]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartX_reg[11] 
       (.C(ap_clk),
        .CE(\int_passthruStartX[15]_i_1_n_5 ),
        .D(int_passthruStartX0[11]),
        .Q(\int_passthruStartX_reg[15]_0 [9]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartX_reg[12] 
       (.C(ap_clk),
        .CE(\int_passthruStartX[15]_i_1_n_5 ),
        .D(int_passthruStartX0[12]),
        .Q(\int_passthruStartX_reg[15]_0 [10]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartX_reg[13] 
       (.C(ap_clk),
        .CE(\int_passthruStartX[15]_i_1_n_5 ),
        .D(int_passthruStartX0[13]),
        .Q(\int_passthruStartX_reg[15]_0 [11]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartX_reg[14] 
       (.C(ap_clk),
        .CE(\int_passthruStartX[15]_i_1_n_5 ),
        .D(int_passthruStartX0[14]),
        .Q(\int_passthruStartX_reg[15]_0 [12]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartX_reg[15] 
       (.C(ap_clk),
        .CE(\int_passthruStartX[15]_i_1_n_5 ),
        .D(int_passthruStartX0[15]),
        .Q(\int_passthruStartX_reg[15]_0 [13]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartX_reg[1] 
       (.C(ap_clk),
        .CE(\int_passthruStartX[15]_i_1_n_5 ),
        .D(int_passthruStartX0[1]),
        .Q(passthruStartX[1]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartX_reg[2] 
       (.C(ap_clk),
        .CE(\int_passthruStartX[15]_i_1_n_5 ),
        .D(int_passthruStartX0[2]),
        .Q(\int_passthruStartX_reg[15]_0 [0]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartX_reg[3] 
       (.C(ap_clk),
        .CE(\int_passthruStartX[15]_i_1_n_5 ),
        .D(int_passthruStartX0[3]),
        .Q(\int_passthruStartX_reg[15]_0 [1]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartX_reg[4] 
       (.C(ap_clk),
        .CE(\int_passthruStartX[15]_i_1_n_5 ),
        .D(int_passthruStartX0[4]),
        .Q(\int_passthruStartX_reg[15]_0 [2]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartX_reg[5] 
       (.C(ap_clk),
        .CE(\int_passthruStartX[15]_i_1_n_5 ),
        .D(int_passthruStartX0[5]),
        .Q(\int_passthruStartX_reg[15]_0 [3]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartX_reg[6] 
       (.C(ap_clk),
        .CE(\int_passthruStartX[15]_i_1_n_5 ),
        .D(int_passthruStartX0[6]),
        .Q(\int_passthruStartX_reg[15]_0 [4]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartX_reg[7] 
       (.C(ap_clk),
        .CE(\int_passthruStartX[15]_i_1_n_5 ),
        .D(int_passthruStartX0[7]),
        .Q(\int_passthruStartX_reg[15]_0 [5]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartX_reg[8] 
       (.C(ap_clk),
        .CE(\int_passthruStartX[15]_i_1_n_5 ),
        .D(int_passthruStartX0[8]),
        .Q(\int_passthruStartX_reg[15]_0 [6]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartX_reg[9] 
       (.C(ap_clk),
        .CE(\int_passthruStartX[15]_i_1_n_5 ),
        .D(int_passthruStartX0[9]),
        .Q(\int_passthruStartX_reg[15]_0 [7]),
        .R(RSTC));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartY[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruStartY_reg[15]_1 [0]),
        .O(int_passthruStartY0[0]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartY[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruStartY_reg[15]_1 [10]),
        .O(int_passthruStartY0[10]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartY[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruStartY_reg[15]_1 [11]),
        .O(int_passthruStartY0[11]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartY[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruStartY_reg[15]_1 [12]),
        .O(int_passthruStartY0[12]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartY[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruStartY_reg[15]_1 [13]),
        .O(int_passthruStartY0[13]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartY[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruStartY_reg[15]_1 [14]),
        .O(int_passthruStartY0[14]));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \int_passthruStartY[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(p_reg_reg_i_18__0_n_5),
        .I2(\waddr_reg_n_5_[7] ),
        .I3(\waddr_reg_n_5_[6] ),
        .I4(\waddr_reg_n_5_[5] ),
        .I5(\waddr_reg_n_5_[4] ),
        .O(\int_passthruStartY[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartY[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruStartY_reg[15]_1 [15]),
        .O(int_passthruStartY0[15]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartY[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruStartY_reg[15]_1 [1]),
        .O(int_passthruStartY0[1]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartY[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruStartY_reg[15]_1 [2]),
        .O(int_passthruStartY0[2]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartY[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruStartY_reg[15]_1 [3]),
        .O(int_passthruStartY0[3]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartY[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruStartY_reg[15]_1 [4]),
        .O(int_passthruStartY0[4]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartY[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruStartY_reg[15]_1 [5]),
        .O(int_passthruStartY0[5]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartY[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruStartY_reg[15]_1 [6]),
        .O(int_passthruStartY0[6]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartY[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_passthruStartY_reg[15]_1 [7]),
        .O(int_passthruStartY0[7]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartY[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruStartY_reg[15]_1 [8]),
        .O(int_passthruStartY0[8]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_passthruStartY[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_passthruStartY_reg[15]_1 [9]),
        .O(int_passthruStartY0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartY_reg[0] 
       (.C(ap_clk),
        .CE(\int_passthruStartY[15]_i_1_n_5 ),
        .D(int_passthruStartY0[0]),
        .Q(\int_passthruStartY_reg[15]_1 [0]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartY_reg[10] 
       (.C(ap_clk),
        .CE(\int_passthruStartY[15]_i_1_n_5 ),
        .D(int_passthruStartY0[10]),
        .Q(\int_passthruStartY_reg[15]_1 [10]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartY_reg[11] 
       (.C(ap_clk),
        .CE(\int_passthruStartY[15]_i_1_n_5 ),
        .D(int_passthruStartY0[11]),
        .Q(\int_passthruStartY_reg[15]_1 [11]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartY_reg[12] 
       (.C(ap_clk),
        .CE(\int_passthruStartY[15]_i_1_n_5 ),
        .D(int_passthruStartY0[12]),
        .Q(\int_passthruStartY_reg[15]_1 [12]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartY_reg[13] 
       (.C(ap_clk),
        .CE(\int_passthruStartY[15]_i_1_n_5 ),
        .D(int_passthruStartY0[13]),
        .Q(\int_passthruStartY_reg[15]_1 [13]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartY_reg[14] 
       (.C(ap_clk),
        .CE(\int_passthruStartY[15]_i_1_n_5 ),
        .D(int_passthruStartY0[14]),
        .Q(\int_passthruStartY_reg[15]_1 [14]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartY_reg[15] 
       (.C(ap_clk),
        .CE(\int_passthruStartY[15]_i_1_n_5 ),
        .D(int_passthruStartY0[15]),
        .Q(\int_passthruStartY_reg[15]_1 [15]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartY_reg[1] 
       (.C(ap_clk),
        .CE(\int_passthruStartY[15]_i_1_n_5 ),
        .D(int_passthruStartY0[1]),
        .Q(\int_passthruStartY_reg[15]_1 [1]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartY_reg[2] 
       (.C(ap_clk),
        .CE(\int_passthruStartY[15]_i_1_n_5 ),
        .D(int_passthruStartY0[2]),
        .Q(\int_passthruStartY_reg[15]_1 [2]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartY_reg[3] 
       (.C(ap_clk),
        .CE(\int_passthruStartY[15]_i_1_n_5 ),
        .D(int_passthruStartY0[3]),
        .Q(\int_passthruStartY_reg[15]_1 [3]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartY_reg[4] 
       (.C(ap_clk),
        .CE(\int_passthruStartY[15]_i_1_n_5 ),
        .D(int_passthruStartY0[4]),
        .Q(\int_passthruStartY_reg[15]_1 [4]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartY_reg[5] 
       (.C(ap_clk),
        .CE(\int_passthruStartY[15]_i_1_n_5 ),
        .D(int_passthruStartY0[5]),
        .Q(\int_passthruStartY_reg[15]_1 [5]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartY_reg[6] 
       (.C(ap_clk),
        .CE(\int_passthruStartY[15]_i_1_n_5 ),
        .D(int_passthruStartY0[6]),
        .Q(\int_passthruStartY_reg[15]_1 [6]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartY_reg[7] 
       (.C(ap_clk),
        .CE(\int_passthruStartY[15]_i_1_n_5 ),
        .D(int_passthruStartY0[7]),
        .Q(\int_passthruStartY_reg[15]_1 [7]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartY_reg[8] 
       (.C(ap_clk),
        .CE(\int_passthruStartY[15]_i_1_n_5 ),
        .D(int_passthruStartY0[8]),
        .Q(\int_passthruStartY_reg[15]_1 [8]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_passthruStartY_reg[9] 
       (.C(ap_clk),
        .CE(\int_passthruStartY[15]_i_1_n_5 ),
        .D(int_passthruStartY0[9]),
        .Q(\int_passthruStartY_reg[15]_1 [9]),
        .R(RSTC));
  LUT6 #(
    .INIT(64'h2E22FFFF2E222E22)) 
    int_task_ap_done_i_1
       (.I0(ap_done),
        .I1(auto_restart_status_reg_n_5),
        .I2(p_26_in[2]),
        .I3(ap_idle),
        .I4(int_task_ap_done_i_2_n_5),
        .I5(int_task_ap_done),
        .O(int_task_ap_done_i_1_n_5));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    int_task_ap_done_i_2
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(ar_hs),
        .I2(s_axi_CTRL_ARADDR[2]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(s_axi_CTRL_ARADDR[0]),
        .I5(int_task_ap_done_i_3_n_5),
        .O(int_task_ap_done_i_2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    int_task_ap_done_i_3
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .O(int_task_ap_done_i_3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_5),
        .Q(int_task_ap_done),
        .R(RSTC));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[0]),
        .O(int_width0[0]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Q[10]),
        .O(int_width0[10]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Q[11]),
        .O(int_width0[11]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Q[12]),
        .O(int_width0[12]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Q[13]),
        .O(int_width0[13]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Q[14]),
        .O(int_width0[14]));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \int_width[15]_i_1 
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(\waddr_reg_n_5_[5] ),
        .I2(\waddr_reg_n_5_[4] ),
        .I3(p_reg_reg_i_18__0_n_5),
        .I4(\waddr_reg_n_5_[6] ),
        .I5(\waddr_reg_n_5_[7] ),
        .O(\int_width[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Q[15]),
        .O(int_width0[15]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[1]),
        .O(int_width0[1]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[2]),
        .O(int_width0[2]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[3]),
        .O(int_width0[3]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[4]),
        .O(int_width0[4]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[5]),
        .O(int_width0[5]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[6]),
        .O(int_width0[6]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[7]),
        .O(int_width0[7]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Q[8]),
        .O(int_width0[8]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Q[9]),
        .O(int_width0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[0] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[0]),
        .Q(Q[0]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[10] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[10]),
        .Q(Q[10]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[11] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[11]),
        .Q(Q[11]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[12] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[12]),
        .Q(Q[12]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[13] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[13]),
        .Q(Q[13]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[14] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[14]),
        .Q(Q[14]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[15] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[15]),
        .Q(Q[15]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[1] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[1]),
        .Q(Q[1]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[2] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[2]),
        .Q(Q[2]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[3] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[3]),
        .Q(Q[3]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[4] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[4]),
        .Q(Q[4]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[5] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[5]),
        .Q(Q[5]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[6] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[6]),
        .Q(Q[6]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[7] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[7]),
        .Q(Q[7]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[8] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[8]),
        .Q(Q[8]),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[9] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[9]),
        .Q(Q[9]),
        .R(RSTC));
  LUT4 #(
    .INIT(16'hAAA8)) 
    interrupt_INST_0
       (.I0(int_gie_reg_n_5),
        .I1(\int_isr_reg_n_5_[0] ),
        .I2(p_1_in1_in),
        .I3(\int_isr_reg_n_5_[5] ),
        .O(interrupt));
  LUT4 #(
    .INIT(16'hF66F)) 
    \or_ln1064_reg_557[0]_i_3 
       (.I0(\ap_return_int_reg_reg[3] ),
        .I1(\xCount_V_7_reg[7]_i_2 [1]),
        .I2(\ap_return_int_reg_reg[2] ),
        .I3(\xCount_V_7_reg[7]_i_2 [0]),
        .O(\xCount_V_7_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \or_ln1918_reg_710[0]_i_3 
       (.I0(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294[7]_i_3_n_5 ),
        .I1(ovrlayId[0]),
        .I2(ovrlayId[1]),
        .I3(ovrlayId[2]),
        .I4(ovrlayId[3]),
        .O(\int_ovrlayId_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \or_ln1918_reg_710[0]_i_6 
       (.I0(crossHairX[13]),
        .I1(\or_ln1918_reg_710_reg[0] [1]),
        .I2(crossHairX[12]),
        .I3(\or_ln1918_reg_710_reg[0] [0]),
        .I4(\or_ln1918_reg_710_reg[0] [2]),
        .I5(crossHairX[14]),
        .O(\int_crossHairX_reg[13]_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_ln691_2_reg_4394[0]_i_10 
       (.I0(\int_passthruEndX_reg[15]_0 [3]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_4_0 [4]),
        .I2(\int_passthruEndX_reg[15]_0 [2]),
        .I3(\or_ln691_2_reg_4394_reg[0]_i_4_0 [3]),
        .O(\or_ln691_2_reg_4394[0]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_ln691_2_reg_4394[0]_i_11 
       (.I0(\int_passthruEndX_reg[15]_0 [1]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_4_0 [2]),
        .I2(\int_passthruEndX_reg[15]_0 [0]),
        .I3(\or_ln691_2_reg_4394_reg[0]_i_4_0 [1]),
        .O(\or_ln691_2_reg_4394[0]_i_11_n_5 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \or_ln691_2_reg_4394[0]_i_12 
       (.I0(passthruEndX[1]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_4_0 [0]),
        .I2(passthruEndX[0]),
        .O(\or_ln691_2_reg_4394[0]_i_12_n_5 ));
  LUT3 #(
    .INIT(8'h41)) 
    \or_ln691_2_reg_4394[0]_i_20 
       (.I0(passthruEndX[0]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_4_0 [0]),
        .I2(passthruEndX[1]),
        .O(\or_ln691_2_reg_4394[0]_i_20_n_5 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \or_ln691_2_reg_4394[0]_i_28 
       (.I0(\or_ln691_2_reg_4394_reg[0]_i_4_0 [0]),
        .I1(passthruStartX[1]),
        .I2(passthruStartX[0]),
        .O(\or_ln691_2_reg_4394[0]_i_28_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_ln691_2_reg_4394[0]_i_29 
       (.I0(\int_passthruStartX_reg[15]_0 [13]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_4_0 [14]),
        .I2(\int_passthruStartX_reg[15]_0 [12]),
        .I3(\or_ln691_2_reg_4394_reg[0]_i_4_0 [13]),
        .O(\or_ln691_2_reg_4394[0]_i_29_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_ln691_2_reg_4394[0]_i_30 
       (.I0(\int_passthruStartX_reg[15]_0 [11]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_4_0 [12]),
        .I2(\int_passthruStartX_reg[15]_0 [10]),
        .I3(\or_ln691_2_reg_4394_reg[0]_i_4_0 [11]),
        .O(\or_ln691_2_reg_4394[0]_i_30_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_ln691_2_reg_4394[0]_i_31 
       (.I0(\int_passthruStartX_reg[15]_0 [9]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_4_0 [10]),
        .I2(\int_passthruStartX_reg[15]_0 [8]),
        .I3(\or_ln691_2_reg_4394_reg[0]_i_4_0 [9]),
        .O(\or_ln691_2_reg_4394[0]_i_31_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_ln691_2_reg_4394[0]_i_32 
       (.I0(\int_passthruStartX_reg[15]_0 [7]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_4_0 [8]),
        .I2(\int_passthruStartX_reg[15]_0 [6]),
        .I3(\or_ln691_2_reg_4394_reg[0]_i_4_0 [7]),
        .O(\or_ln691_2_reg_4394[0]_i_32_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_ln691_2_reg_4394[0]_i_33 
       (.I0(\int_passthruStartX_reg[15]_0 [5]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_4_0 [6]),
        .I2(\int_passthruStartX_reg[15]_0 [4]),
        .I3(\or_ln691_2_reg_4394_reg[0]_i_4_0 [5]),
        .O(\or_ln691_2_reg_4394[0]_i_33_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_ln691_2_reg_4394[0]_i_34 
       (.I0(\int_passthruStartX_reg[15]_0 [3]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_4_0 [4]),
        .I2(\int_passthruStartX_reg[15]_0 [2]),
        .I3(\or_ln691_2_reg_4394_reg[0]_i_4_0 [3]),
        .O(\or_ln691_2_reg_4394[0]_i_34_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_ln691_2_reg_4394[0]_i_35 
       (.I0(\int_passthruStartX_reg[15]_0 [1]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_4_0 [2]),
        .I2(\int_passthruStartX_reg[15]_0 [0]),
        .I3(\or_ln691_2_reg_4394_reg[0]_i_4_0 [1]),
        .O(\or_ln691_2_reg_4394[0]_i_35_n_5 ));
  LUT3 #(
    .INIT(8'h41)) 
    \or_ln691_2_reg_4394[0]_i_36 
       (.I0(passthruStartX[0]),
        .I1(passthruStartX[1]),
        .I2(\or_ln691_2_reg_4394_reg[0]_i_4_0 [0]),
        .O(\or_ln691_2_reg_4394[0]_i_36_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_ln691_2_reg_4394[0]_i_5 
       (.I0(\int_passthruEndX_reg[15]_0 [13]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_4_0 [14]),
        .I2(\int_passthruEndX_reg[15]_0 [12]),
        .I3(\or_ln691_2_reg_4394_reg[0]_i_4_0 [13]),
        .O(\or_ln691_2_reg_4394[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_ln691_2_reg_4394[0]_i_6 
       (.I0(\int_passthruEndX_reg[15]_0 [11]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_4_0 [12]),
        .I2(\int_passthruEndX_reg[15]_0 [10]),
        .I3(\or_ln691_2_reg_4394_reg[0]_i_4_0 [11]),
        .O(\or_ln691_2_reg_4394[0]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_ln691_2_reg_4394[0]_i_7 
       (.I0(\int_passthruEndX_reg[15]_0 [9]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_4_0 [10]),
        .I2(\int_passthruEndX_reg[15]_0 [8]),
        .I3(\or_ln691_2_reg_4394_reg[0]_i_4_0 [9]),
        .O(\or_ln691_2_reg_4394[0]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_ln691_2_reg_4394[0]_i_8 
       (.I0(\int_passthruEndX_reg[15]_0 [7]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_4_0 [8]),
        .I2(\int_passthruEndX_reg[15]_0 [6]),
        .I3(\or_ln691_2_reg_4394_reg[0]_i_4_0 [7]),
        .O(\or_ln691_2_reg_4394[0]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_ln691_2_reg_4394[0]_i_9 
       (.I0(\int_passthruEndX_reg[15]_0 [5]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_4_0 [6]),
        .I2(\int_passthruEndX_reg[15]_0 [4]),
        .I3(\or_ln691_2_reg_4394_reg[0]_i_4_0 [5]),
        .O(\or_ln691_2_reg_4394[0]_i_9_n_5 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \or_ln691_2_reg_4394_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\int_passthruEndX_reg[15]_1 ,\or_ln691_2_reg_4394_reg[0]_i_3_n_6 ,\or_ln691_2_reg_4394_reg[0]_i_3_n_7 ,\or_ln691_2_reg_4394_reg[0]_i_3_n_8 ,\or_ln691_2_reg_4394_reg[0]_i_3_n_9 ,\or_ln691_2_reg_4394_reg[0]_i_3_n_10 ,\or_ln691_2_reg_4394_reg[0]_i_3_n_11 ,\or_ln691_2_reg_4394_reg[0]_i_3_n_12 }),
        .DI({\or_ln691_2_reg_4394[0]_i_5_n_5 ,\or_ln691_2_reg_4394[0]_i_6_n_5 ,\or_ln691_2_reg_4394[0]_i_7_n_5 ,\or_ln691_2_reg_4394[0]_i_8_n_5 ,\or_ln691_2_reg_4394[0]_i_9_n_5 ,\or_ln691_2_reg_4394[0]_i_10_n_5 ,\or_ln691_2_reg_4394[0]_i_11_n_5 ,\or_ln691_2_reg_4394[0]_i_12_n_5 }),
        .O(\NLW_or_ln691_2_reg_4394_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({\or_ln691_2_reg_4394_reg[0] ,\or_ln691_2_reg_4394[0]_i_20_n_5 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \or_ln691_2_reg_4394_reg[0]_i_4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\x_4_reg_4018_pp0_iter10_reg_reg[15] ,\or_ln691_2_reg_4394_reg[0]_i_4_n_6 ,\or_ln691_2_reg_4394_reg[0]_i_4_n_7 ,\or_ln691_2_reg_4394_reg[0]_i_4_n_8 ,\or_ln691_2_reg_4394_reg[0]_i_4_n_9 ,\or_ln691_2_reg_4394_reg[0]_i_4_n_10 ,\or_ln691_2_reg_4394_reg[0]_i_4_n_11 ,\or_ln691_2_reg_4394_reg[0]_i_4_n_12 }),
        .DI({DI,\or_ln691_2_reg_4394[0]_i_28_n_5 }),
        .O(\NLW_or_ln691_2_reg_4394_reg[0]_i_4_O_UNCONNECTED [7:0]),
        .S({\or_ln691_2_reg_4394[0]_i_29_n_5 ,\or_ln691_2_reg_4394[0]_i_30_n_5 ,\or_ln691_2_reg_4394[0]_i_31_n_5 ,\or_ln691_2_reg_4394[0]_i_32_n_5 ,\or_ln691_2_reg_4394[0]_i_33_n_5 ,\or_ln691_2_reg_4394[0]_i_34_n_5 ,\or_ln691_2_reg_4394[0]_i_35_n_5 ,\or_ln691_2_reg_4394[0]_i_36_n_5 }));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_ln691_6_reg_4401[0]_i_10 
       (.I0(\int_passthruEndX_reg[15]_0 [1]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_4_0 [2]),
        .I2(\int_passthruEndX_reg[15]_0 [0]),
        .I3(\or_ln691_2_reg_4394_reg[0]_i_4_0 [1]),
        .O(\or_ln691_6_reg_4401[0]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \or_ln691_6_reg_4401[0]_i_11 
       (.I0(passthruEndX[1]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_4_0 [0]),
        .O(\or_ln691_6_reg_4401[0]_i_11_n_5 ));
  LUT3 #(
    .INIT(8'h82)) 
    \or_ln691_6_reg_4401[0]_i_19 
       (.I0(passthruEndX[0]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_4_0 [0]),
        .I2(passthruEndX[1]),
        .O(\or_ln691_6_reg_4401[0]_i_19_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \or_ln691_6_reg_4401[0]_i_27 
       (.I0(passthruStartX[1]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_4_0 [0]),
        .O(\or_ln691_6_reg_4401[0]_i_27_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_ln691_6_reg_4401[0]_i_28 
       (.I0(\int_passthruStartX_reg[15]_0 [13]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_4_0 [14]),
        .I2(\int_passthruStartX_reg[15]_0 [12]),
        .I3(\or_ln691_2_reg_4394_reg[0]_i_4_0 [13]),
        .O(\or_ln691_6_reg_4401[0]_i_28_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_ln691_6_reg_4401[0]_i_29 
       (.I0(\int_passthruStartX_reg[15]_0 [11]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_4_0 [12]),
        .I2(\int_passthruStartX_reg[15]_0 [10]),
        .I3(\or_ln691_2_reg_4394_reg[0]_i_4_0 [11]),
        .O(\or_ln691_6_reg_4401[0]_i_29_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_ln691_6_reg_4401[0]_i_30 
       (.I0(\int_passthruStartX_reg[15]_0 [9]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_4_0 [10]),
        .I2(\int_passthruStartX_reg[15]_0 [8]),
        .I3(\or_ln691_2_reg_4394_reg[0]_i_4_0 [9]),
        .O(\or_ln691_6_reg_4401[0]_i_30_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_ln691_6_reg_4401[0]_i_31 
       (.I0(\int_passthruStartX_reg[15]_0 [7]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_4_0 [8]),
        .I2(\int_passthruStartX_reg[15]_0 [6]),
        .I3(\or_ln691_2_reg_4394_reg[0]_i_4_0 [7]),
        .O(\or_ln691_6_reg_4401[0]_i_31_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_ln691_6_reg_4401[0]_i_32 
       (.I0(\int_passthruStartX_reg[15]_0 [5]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_4_0 [6]),
        .I2(\int_passthruStartX_reg[15]_0 [4]),
        .I3(\or_ln691_2_reg_4394_reg[0]_i_4_0 [5]),
        .O(\or_ln691_6_reg_4401[0]_i_32_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_ln691_6_reg_4401[0]_i_33 
       (.I0(\int_passthruStartX_reg[15]_0 [3]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_4_0 [4]),
        .I2(\int_passthruStartX_reg[15]_0 [2]),
        .I3(\or_ln691_2_reg_4394_reg[0]_i_4_0 [3]),
        .O(\or_ln691_6_reg_4401[0]_i_33_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_ln691_6_reg_4401[0]_i_34 
       (.I0(\int_passthruStartX_reg[15]_0 [1]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_4_0 [2]),
        .I2(\int_passthruStartX_reg[15]_0 [0]),
        .I3(\or_ln691_2_reg_4394_reg[0]_i_4_0 [1]),
        .O(\or_ln691_6_reg_4401[0]_i_34_n_5 ));
  LUT3 #(
    .INIT(8'h82)) 
    \or_ln691_6_reg_4401[0]_i_35 
       (.I0(passthruStartX[0]),
        .I1(passthruStartX[1]),
        .I2(\or_ln691_2_reg_4394_reg[0]_i_4_0 [0]),
        .O(\or_ln691_6_reg_4401[0]_i_35_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_ln691_6_reg_4401[0]_i_4 
       (.I0(\int_passthruEndX_reg[15]_0 [13]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_4_0 [14]),
        .I2(\int_passthruEndX_reg[15]_0 [12]),
        .I3(\or_ln691_2_reg_4394_reg[0]_i_4_0 [13]),
        .O(\or_ln691_6_reg_4401[0]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_ln691_6_reg_4401[0]_i_5 
       (.I0(\int_passthruEndX_reg[15]_0 [11]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_4_0 [12]),
        .I2(\int_passthruEndX_reg[15]_0 [10]),
        .I3(\or_ln691_2_reg_4394_reg[0]_i_4_0 [11]),
        .O(\or_ln691_6_reg_4401[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_ln691_6_reg_4401[0]_i_6 
       (.I0(\int_passthruEndX_reg[15]_0 [9]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_4_0 [10]),
        .I2(\int_passthruEndX_reg[15]_0 [8]),
        .I3(\or_ln691_2_reg_4394_reg[0]_i_4_0 [9]),
        .O(\or_ln691_6_reg_4401[0]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_ln691_6_reg_4401[0]_i_7 
       (.I0(\int_passthruEndX_reg[15]_0 [7]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_4_0 [8]),
        .I2(\int_passthruEndX_reg[15]_0 [6]),
        .I3(\or_ln691_2_reg_4394_reg[0]_i_4_0 [7]),
        .O(\or_ln691_6_reg_4401[0]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_ln691_6_reg_4401[0]_i_8 
       (.I0(\int_passthruEndX_reg[15]_0 [5]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_4_0 [6]),
        .I2(\int_passthruEndX_reg[15]_0 [4]),
        .I3(\or_ln691_2_reg_4394_reg[0]_i_4_0 [5]),
        .O(\or_ln691_6_reg_4401[0]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_ln691_6_reg_4401[0]_i_9 
       (.I0(\int_passthruEndX_reg[15]_0 [3]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_4_0 [4]),
        .I2(\int_passthruEndX_reg[15]_0 [2]),
        .I3(\or_ln691_2_reg_4394_reg[0]_i_4_0 [3]),
        .O(\or_ln691_6_reg_4401[0]_i_9_n_5 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \or_ln691_6_reg_4401_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\int_passthruEndX_reg[15]_2 ,\or_ln691_6_reg_4401_reg[0]_i_2_n_6 ,\or_ln691_6_reg_4401_reg[0]_i_2_n_7 ,\or_ln691_6_reg_4401_reg[0]_i_2_n_8 ,\or_ln691_6_reg_4401_reg[0]_i_2_n_9 ,\or_ln691_6_reg_4401_reg[0]_i_2_n_10 ,\or_ln691_6_reg_4401_reg[0]_i_2_n_11 ,\or_ln691_6_reg_4401_reg[0]_i_2_n_12 }),
        .DI({\or_ln691_6_reg_4401[0]_i_4_n_5 ,\or_ln691_6_reg_4401[0]_i_5_n_5 ,\or_ln691_6_reg_4401[0]_i_6_n_5 ,\or_ln691_6_reg_4401[0]_i_7_n_5 ,\or_ln691_6_reg_4401[0]_i_8_n_5 ,\or_ln691_6_reg_4401[0]_i_9_n_5 ,\or_ln691_6_reg_4401[0]_i_10_n_5 ,\or_ln691_6_reg_4401[0]_i_11_n_5 }),
        .O(\NLW_or_ln691_6_reg_4401_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({\or_ln691_6_reg_4401_reg[0] ,\or_ln691_6_reg_4401[0]_i_19_n_5 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \or_ln691_6_reg_4401_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 ,\or_ln691_6_reg_4401_reg[0]_i_3_n_6 ,\or_ln691_6_reg_4401_reg[0]_i_3_n_7 ,\or_ln691_6_reg_4401_reg[0]_i_3_n_8 ,\or_ln691_6_reg_4401_reg[0]_i_3_n_9 ,\or_ln691_6_reg_4401_reg[0]_i_3_n_10 ,\or_ln691_6_reg_4401_reg[0]_i_3_n_11 ,\or_ln691_6_reg_4401_reg[0]_i_3_n_12 }),
        .DI({\or_ln691_6_reg_4401_reg[0]_0 ,\or_ln691_6_reg_4401[0]_i_27_n_5 }),
        .O(\NLW_or_ln691_6_reg_4401_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({\or_ln691_6_reg_4401[0]_i_28_n_5 ,\or_ln691_6_reg_4401[0]_i_29_n_5 ,\or_ln691_6_reg_4401[0]_i_30_n_5 ,\or_ln691_6_reg_4401[0]_i_31_n_5 ,\or_ln691_6_reg_4401[0]_i_32_n_5 ,\or_ln691_6_reg_4401[0]_i_33_n_5 ,\or_ln691_6_reg_4401[0]_i_34_n_5 ,\or_ln691_6_reg_4401[0]_i_35_n_5 }));
  LUT6 #(
    .INIT(64'h0000000000000057)) 
    \outpix_val_V_6_fu_486[7]_i_4 
       (.I0(bckgndId[4]),
        .I1(bckgndId[3]),
        .I2(bckgndId[2]),
        .I3(bckgndId[6]),
        .I4(bckgndId[7]),
        .I5(bckgndId[5]),
        .O(\int_bckgndId_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_10__0
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [7]),
        .O(C[7]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_11__0
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [6]),
        .O(C[6]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_12__0
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [5]),
        .O(C[5]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_13__0
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [4]),
        .O(C[4]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_14__0
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [3]),
        .O(C[3]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_15__0
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [2]),
        .O(C[2]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_16__0
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [1]),
        .O(C[1]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_17__0
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [0]),
        .O(C[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    p_reg_reg_i_18__0
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(s_axi_CTRL_WVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\waddr_reg_n_5_[0] ),
        .I4(\waddr_reg_n_5_[1] ),
        .O(p_reg_reg_i_18__0_n_5));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    p_reg_reg_i_1__0
       (.I0(\waddr_reg_n_5_[3] ),
        .I1(p_reg_reg_i_18__0_n_5),
        .I2(\waddr_reg_n_5_[6] ),
        .I3(\waddr_reg_n_5_[7] ),
        .I4(\waddr_reg_n_5_[5] ),
        .I5(\waddr_reg_n_5_[4] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_2__3
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [15]),
        .O(C[15]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_3__4
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [14]),
        .O(C[14]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_4__4
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [13]),
        .O(C[13]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_5__4
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [12]),
        .O(C[12]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_6__4
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [11]),
        .O(C[11]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_7__4
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [10]),
        .O(C[10]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_8__4
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [9]),
        .O(C[9]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_9__1
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_ZplateHorContStart_reg[15]_0 [8]),
        .O(C[8]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rSerie_V[27]_i_1 
       (.I0(\int_bckgndId_reg[1]_1 ),
        .I1(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_11810),
        .O(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \rSerie_V[27]_i_3 
       (.I0(\int_bckgndId_reg[2]_0 ),
        .I1(\int_bckgndId_reg[1]_8 [1]),
        .I2(icmp_ln520_reg_4037_pp0_iter12_reg),
        .I3(\int_bckgndId_reg[1]_8 [0]),
        .O(\int_bckgndId_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \rampVal[7]_i_3 
       (.I0(ap_enable_reg_pp0_iter12),
        .I1(icmp_ln520_reg_4037_pp0_iter11_reg),
        .I2(\int_bckgndId_reg[1]_8 [1]),
        .I3(bckgndId[2]),
        .I4(\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_9_n_5 ),
        .I5(\int_bckgndId_reg[1]_8 [0]),
        .O(ap_enable_reg_pp0_iter12_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \rampVal_2_flag_1_fu_474[0]_i_2 
       (.I0(\int_bckgndId_reg[1]_8 [0]),
        .I1(\int_bckgndId_reg[1]_8 [1]),
        .I2(\int_bckgndId_reg[2]_0 ),
        .I3(icmp_ln520_reg_4037_pp0_iter12_reg),
        .O(\int_bckgndId_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \rampVal_2_loc_0_fu_258[7]_i_3 
       (.I0(ap_enable_reg_pp0_iter12),
        .I1(icmp_ln520_reg_4037_pp0_iter11_reg),
        .I2(\int_bckgndId_reg[1]_8 [0]),
        .I3(\int_bckgndId_reg[1]_8 [1]),
        .I4(\int_bckgndId_reg[2]_0 ),
        .O(ap_enable_reg_pp0_iter12_reg));
  LUT2 #(
    .INIT(4'h8)) 
    \rampVal_3_flag_1_fu_482[0]_i_2 
       (.I0(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_9 ),
        .I1(ap_enable_reg_pp0_iter13),
        .O(ap_enable_reg_pp0_iter13_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rampVal_3_flag_1_fu_482[0]_i_3 
       (.I0(\int_bckgndId_reg[0]_4 ),
        .I1(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_11810),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_loc_1_out_o_ap_vld));
  LUT2 #(
    .INIT(4'h2)) 
    \rampVal_3_new_0_fu_306[7]_i_3 
       (.I0(\int_bckgndId_reg[1]_8 [0]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_4_n_5 ),
        .O(\int_bckgndId_reg[0]_4 ));
  LUT5 #(
    .INIT(32'hABABABAA)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_5 ),
        .I1(\rdata[15]_i_6_n_5 ),
        .I2(\rdata[0]_i_3_n_5 ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(\rdata_reg[0]_i_4_n_5 ),
        .O(rdata[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_12 
       (.I0(Q[0]),
        .I1(\int_height_reg[15]_1 [0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_ier_reg_n_5_[0] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(ap_start),
        .O(\rdata[0]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_13 
       (.I0(\int_motionSpeed_reg[7]_0 [0]),
        .I1(maskId[0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ovrlayId[0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_bckgndId_reg[1]_8 [0]),
        .O(\rdata[0]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_14 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [0]),
        .I1(crossHairY[0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_crossHairX_reg[15]_0 [0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_colorFormat_reg[0]_0 ),
        .O(\rdata[0]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_15 
       (.I0(\int_boxSize_reg[14]_0 [0]),
        .I1(ZplateVerContDelta[0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_ZplateVerContStart_reg[15]_0 [0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [0]),
        .O(\rdata[0]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'h0000000002020300)) 
    \rdata[0]_i_2 
       (.I0(\int_isr_reg_n_5_[0] ),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(s_axi_CTRL_ARADDR[1]),
        .I3(int_gie_reg_n_5),
        .I4(\rdata[0]_i_5_n_5 ),
        .I5(\rdata[0]_i_6_n_5 ),
        .O(\rdata[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hA0A002A2AAAA02A2)) 
    \rdata[0]_i_3 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(\rdata[0]_i_7_n_5 ),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(\rdata[0]_i_8_n_5 ),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(\rdata[0]_i_9_n_5 ),
        .O(\rdata[0]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \rdata[0]_i_5 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[0]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \rdata[0]_i_6 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .O(\rdata[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_7 
       (.I0(enableInput[0]),
        .I1(\int_boxColorB_reg[7]_0 [0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_boxColorG_reg[7]_0 [0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg[7]_0 [0]),
        .O(\rdata[0]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_8 
       (.I0(\int_passthruEndY_reg[15]_1 [0]),
        .I1(passthruEndX[0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_passthruStartY_reg[15]_1 [0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(passthruStartX[0]),
        .O(\rdata[0]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_9 
       (.I0(bck_motion_en[0]),
        .I1(field_id[0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(dpYUVCoef[0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_dpDynamicRange_reg_n_5_[0] ),
        .O(\rdata[0]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h000000000000F2FF)) 
    \rdata[10]_i_1 
       (.I0(\rdata_reg[10]_i_2_n_5 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\rdata[10]_i_3_n_5 ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(\rdata[10]_i_4_n_5 ),
        .I5(\rdata[15]_i_6_n_5 ),
        .O(rdata[10]));
  LUT6 #(
    .INIT(64'h0000E20000000000)) 
    \rdata[10]_i_3 
       (.I0(field_id[10]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(bck_motion_en[10]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[10]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0101030300030303)) 
    \rdata[10]_i_4 
       (.I0(\rdata[10]_i_7_n_5 ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(\rdata[10]_i_8_n_5 ),
        .I3(\rdata[10]_i_9_n_5 ),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[10]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[10]_i_5 
       (.I0(boxColorB[10]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(boxColorG[10]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(boxColorR[10]),
        .O(\rdata[10]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_6 
       (.I0(\int_passthruEndY_reg[15]_1 [10]),
        .I1(\int_passthruEndX_reg[15]_0 [8]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_passthruStartY_reg[15]_1 [10]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_passthruStartX_reg[15]_0 [8]),
        .O(\rdata[10]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_7 
       (.I0(\int_boxSize_reg[14]_0 [10]),
        .I1(ZplateVerContDelta[10]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_ZplateVerContStart_reg[15]_0 [10]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [10]),
        .O(\rdata[10]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \rdata[10]_i_8 
       (.I0(\int_height_reg[15]_1 [10]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(Q[10]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[10]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[10]_i_9 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [10]),
        .I1(crossHairY[10]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_crossHairX_reg[15]_0 [10]),
        .O(\rdata[10]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h000000000000F2FF)) 
    \rdata[11]_i_1 
       (.I0(\rdata_reg[11]_i_2_n_5 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\rdata[11]_i_3_n_5 ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(\rdata[11]_i_4_n_5 ),
        .I5(\rdata[15]_i_6_n_5 ),
        .O(rdata[11]));
  LUT6 #(
    .INIT(64'h0000E20000000000)) 
    \rdata[11]_i_3 
       (.I0(field_id[11]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(bck_motion_en[11]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[11]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0101030300030303)) 
    \rdata[11]_i_4 
       (.I0(\rdata[11]_i_7_n_5 ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(\rdata[11]_i_8_n_5 ),
        .I3(\rdata[11]_i_9_n_5 ),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[11]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[11]_i_5 
       (.I0(boxColorB[11]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(boxColorG[11]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(boxColorR[11]),
        .O(\rdata[11]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_6 
       (.I0(\int_passthruEndY_reg[15]_1 [11]),
        .I1(\int_passthruEndX_reg[15]_0 [9]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_passthruStartY_reg[15]_1 [11]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_passthruStartX_reg[15]_0 [9]),
        .O(\rdata[11]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_7 
       (.I0(\int_boxSize_reg[14]_0 [11]),
        .I1(ZplateVerContDelta[11]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_ZplateVerContStart_reg[15]_0 [11]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [11]),
        .O(\rdata[11]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \rdata[11]_i_8 
       (.I0(\int_height_reg[15]_1 [11]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(Q[11]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[11]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[11]_i_9 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [11]),
        .I1(crossHairY[11]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_crossHairX_reg[15]_0 [11]),
        .O(\rdata[11]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h000000000000F2FF)) 
    \rdata[12]_i_1 
       (.I0(\rdata_reg[12]_i_2_n_5 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\rdata[12]_i_3_n_5 ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(\rdata[12]_i_4_n_5 ),
        .I5(\rdata[15]_i_6_n_5 ),
        .O(rdata[12]));
  LUT6 #(
    .INIT(64'h0000E20000000000)) 
    \rdata[12]_i_3 
       (.I0(field_id[12]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(bck_motion_en[12]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[12]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0003030301010303)) 
    \rdata[12]_i_4 
       (.I0(\rdata[12]_i_7_n_5 ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(\rdata[12]_i_8_n_5 ),
        .I3(\rdata[12]_i_9_n_5 ),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[12]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[12]_i_5 
       (.I0(boxColorB[12]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(boxColorG[12]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(boxColorR[12]),
        .O(\rdata[12]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_6 
       (.I0(\int_passthruEndY_reg[15]_1 [12]),
        .I1(\int_passthruEndX_reg[15]_0 [10]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_passthruStartY_reg[15]_1 [12]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_passthruStartX_reg[15]_0 [10]),
        .O(\rdata[12]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[12]_i_7 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [12]),
        .I1(crossHairY[12]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(crossHairX[12]),
        .O(\rdata[12]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \rdata[12]_i_8 
       (.I0(\int_height_reg[15]_1 [12]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(Q[12]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[12]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_9 
       (.I0(\int_boxSize_reg[14]_0 [12]),
        .I1(ZplateVerContDelta[12]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_ZplateVerContStart_reg[15]_0 [12]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [12]),
        .O(\rdata[12]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h000000000000F2FF)) 
    \rdata[13]_i_1 
       (.I0(\rdata_reg[13]_i_2_n_5 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\rdata[13]_i_3_n_5 ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(\rdata[13]_i_4_n_5 ),
        .I5(\rdata[15]_i_6_n_5 ),
        .O(rdata[13]));
  LUT6 #(
    .INIT(64'h0000E20000000000)) 
    \rdata[13]_i_3 
       (.I0(field_id[13]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(bck_motion_en[13]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[13]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0101030300030303)) 
    \rdata[13]_i_4 
       (.I0(\rdata[13]_i_7_n_5 ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(\rdata[13]_i_8_n_5 ),
        .I3(\rdata[13]_i_9_n_5 ),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[13]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[13]_i_5 
       (.I0(boxColorB[13]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(boxColorG[13]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(boxColorR[13]),
        .O(\rdata[13]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_6 
       (.I0(\int_passthruEndY_reg[15]_1 [13]),
        .I1(\int_passthruEndX_reg[15]_0 [11]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_passthruStartY_reg[15]_1 [13]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_passthruStartX_reg[15]_0 [11]),
        .O(\rdata[13]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_7 
       (.I0(\int_boxSize_reg[14]_0 [13]),
        .I1(ZplateVerContDelta[13]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_ZplateVerContStart_reg[15]_0 [13]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [13]),
        .O(\rdata[13]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \rdata[13]_i_8 
       (.I0(\int_height_reg[15]_1 [13]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(Q[13]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[13]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[13]_i_9 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [13]),
        .I1(crossHairY[13]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(crossHairX[13]),
        .O(\rdata[13]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h000000000000F2FF)) 
    \rdata[14]_i_1 
       (.I0(\rdata_reg[14]_i_2_n_5 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\rdata[14]_i_3_n_5 ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(\rdata[14]_i_4_n_5 ),
        .I5(\rdata[15]_i_6_n_5 ),
        .O(rdata[14]));
  LUT6 #(
    .INIT(64'h0000E20000000000)) 
    \rdata[14]_i_3 
       (.I0(field_id[14]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(bck_motion_en[14]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[14]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0003030301010303)) 
    \rdata[14]_i_4 
       (.I0(\rdata[14]_i_7_n_5 ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(\rdata[14]_i_8_n_5 ),
        .I3(\rdata[14]_i_9_n_5 ),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[14]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[14]_i_5 
       (.I0(boxColorB[14]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(boxColorG[14]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(boxColorR[14]),
        .O(\rdata[14]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_6 
       (.I0(\int_passthruEndY_reg[15]_1 [14]),
        .I1(\int_passthruEndX_reg[15]_0 [12]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_passthruStartY_reg[15]_1 [14]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_passthruStartX_reg[15]_0 [12]),
        .O(\rdata[14]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[14]_i_7 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [14]),
        .I1(crossHairY[14]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(crossHairX[14]),
        .O(\rdata[14]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \rdata[14]_i_8 
       (.I0(\int_height_reg[15]_1 [14]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(Q[14]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[14]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_9 
       (.I0(\int_boxSize_reg[14]_0 [14]),
        .I1(ZplateVerContDelta[14]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_ZplateVerContStart_reg[15]_0 [14]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [14]),
        .O(\rdata[14]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[15]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \rdata[15]_i_10 
       (.I0(\int_height_reg[15]_1 [15]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(Q[15]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[15]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[15]_i_11 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [15]),
        .I1(crossHairY[15]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_crossHairX_reg[15]_0 [12]),
        .O(\rdata[15]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h000000000000F2FF)) 
    \rdata[15]_i_2 
       (.I0(\rdata_reg[15]_i_3_n_5 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\rdata[15]_i_4_n_5 ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(\rdata[15]_i_5_n_5 ),
        .I5(\rdata[15]_i_6_n_5 ),
        .O(rdata[15]));
  LUT6 #(
    .INIT(64'h0000E20000000000)) 
    \rdata[15]_i_4 
       (.I0(field_id[15]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(bck_motion_en[15]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[15]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0101030300030303)) 
    \rdata[15]_i_5 
       (.I0(\rdata[15]_i_9_n_5 ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(\rdata[15]_i_10_n_5 ),
        .I3(\rdata[15]_i_11_n_5 ),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[15]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \rdata[15]_i_6 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[1]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .O(\rdata[15]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[15]_i_7 
       (.I0(boxColorB[15]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(boxColorG[15]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(boxColorR[15]),
        .O(\rdata[15]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_8 
       (.I0(\int_passthruEndY_reg[15]_1 [15]),
        .I1(\int_passthruEndX_reg[15]_0 [13]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_passthruStartY_reg[15]_1 [15]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_passthruStartX_reg[15]_0 [13]),
        .O(\rdata[15]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_9 
       (.I0(boxSize),
        .I1(\int_ZplateVerContDelta_reg[15]_0 ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_ZplateVerContStart_reg[15]_0 [15]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [15]),
        .O(\rdata[15]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h80FF80FF80FF8080)) 
    \rdata[1]_i_1 
       (.I0(p_1_in1_in),
        .I1(\rdata[1]_i_2_n_5 ),
        .I2(\rdata[5]_i_2_n_5 ),
        .I3(\rdata[1]_i_3_n_5 ),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(\rdata_reg[1]_i_4_n_5 ),
        .O(rdata[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_10 
       (.I0(\int_passthruEndY_reg[15]_1 [1]),
        .I1(passthruEndX[1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_passthruStartY_reg[15]_1 [1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(passthruStartX[1]),
        .O(\rdata[1]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_11 
       (.I0(Q[1]),
        .I1(\int_height_reg[15]_1 [1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(p_0_in6_in),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(int_task_ap_done),
        .O(\rdata[1]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_12 
       (.I0(\int_motionSpeed_reg[7]_0 [1]),
        .I1(maskId[1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ovrlayId[1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_bckgndId_reg[1]_8 [1]),
        .O(\rdata[1]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_13 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [1]),
        .I1(crossHairY[1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_crossHairX_reg[15]_0 [1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(colorFormat[1]),
        .O(\rdata[1]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_14 
       (.I0(\int_boxSize_reg[14]_0 [1]),
        .I1(ZplateVerContDelta[1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_ZplateVerContStart_reg[15]_0 [1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [1]),
        .O(\rdata[1]_i_14_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[1]_i_2 
       (.I0(s_axi_CTRL_ARADDR[0]),
        .I1(s_axi_CTRL_ARADDR[1]),
        .O(\rdata[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFBAAFBFFAAAAAAAA)) 
    \rdata[1]_i_3 
       (.I0(\rdata[15]_i_6_n_5 ),
        .I1(\rdata[1]_i_5_n_5 ),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\rdata_reg[1]_i_6_n_5 ),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[1]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_5 
       (.I0(bck_motion_en[1]),
        .I1(field_id[1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(dpYUVCoef[1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_dpDynamicRange_reg_n_5_[1] ),
        .O(\rdata[1]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_9 
       (.I0(enableInput[1]),
        .I1(\int_boxColorB_reg[7]_0 [1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_boxColorG_reg[7]_0 [1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg[7]_0 [1]),
        .O(\rdata[1]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_5 ),
        .I1(\rdata[2]_i_3_n_5 ),
        .I2(s_axi_CTRL_ARADDR[2]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(s_axi_CTRL_ARADDR[0]),
        .O(rdata[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_10 
       (.I0(Q[2]),
        .I1(\int_height_reg[15]_1 [2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_ier_reg_n_5_[2] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(p_26_in[2]),
        .O(\rdata[2]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_11 
       (.I0(\int_motionSpeed_reg[7]_0 [2]),
        .I1(maskId[2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ovrlayId[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(bckgndId[2]),
        .O(\rdata[2]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hFFEECFEEFCEECCEE)) 
    \rdata[2]_i_2 
       (.I0(\rdata_reg[2]_i_4_n_5 ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\rdata[2]_i_5_n_5 ),
        .I5(\rdata[2]_i_6_n_5 ),
        .O(\rdata[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hF050F0500030F030)) 
    \rdata[2]_i_3 
       (.I0(\rdata[2]_i_7_n_5 ),
        .I1(\rdata[2]_i_8_n_5 ),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\rdata[2]_i_9_n_5 ),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_5 
       (.I0(\int_boxSize_reg[14]_0 [2]),
        .I1(ZplateVerContDelta[2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_ZplateVerContStart_reg[15]_0 [2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [2]),
        .O(\rdata[2]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_6 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [2]),
        .I1(crossHairY[2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_crossHairX_reg[15]_0 [2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(colorFormat[2]),
        .O(\rdata[2]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_7 
       (.I0(\int_passthruEndY_reg[15]_1 [2]),
        .I1(\int_passthruEndX_reg[15]_0 [0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_passthruStartY_reg[15]_1 [2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_passthruStartX_reg[15]_0 [0]),
        .O(\rdata[2]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_8 
       (.I0(enableInput[2]),
        .I1(\int_boxColorB_reg[7]_0 [2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_boxColorG_reg[7]_0 [2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg[7]_0 [2]),
        .O(\rdata[2]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_9 
       (.I0(bck_motion_en[2]),
        .I1(field_id[2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(dpYUVCoef[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_dpDynamicRange_reg_n_5_[2] ),
        .O(\rdata[2]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_5 ),
        .I1(\rdata[3]_i_3_n_5 ),
        .I2(s_axi_CTRL_ARADDR[2]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(s_axi_CTRL_ARADDR[0]),
        .O(rdata[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_10 
       (.I0(Q[3]),
        .I1(\int_height_reg[15]_1 [3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_ier_reg_n_5_[3] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(int_ap_ready),
        .O(\rdata[3]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_11 
       (.I0(\int_motionSpeed_reg[7]_0 [3]),
        .I1(maskId[3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ovrlayId[3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(bckgndId[3]),
        .O(\rdata[3]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hFFEECFEEFCEECCEE)) 
    \rdata[3]_i_2 
       (.I0(\rdata_reg[3]_i_4_n_5 ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\rdata[3]_i_5_n_5 ),
        .I5(\rdata[3]_i_6_n_5 ),
        .O(\rdata[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hF050F0500030F030)) 
    \rdata[3]_i_3 
       (.I0(\rdata[3]_i_7_n_5 ),
        .I1(\rdata[3]_i_8_n_5 ),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\rdata[3]_i_9_n_5 ),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[3]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_5 
       (.I0(\int_boxSize_reg[14]_0 [3]),
        .I1(ZplateVerContDelta[3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_ZplateVerContStart_reg[15]_0 [3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [3]),
        .O(\rdata[3]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_6 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [3]),
        .I1(\int_crossHairY_reg[5]_0 [0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_crossHairX_reg[15]_0 [3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(colorFormat[3]),
        .O(\rdata[3]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_7 
       (.I0(\int_passthruEndY_reg[15]_1 [3]),
        .I1(\int_passthruEndX_reg[15]_0 [1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_passthruStartY_reg[15]_1 [3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_passthruStartX_reg[15]_0 [1]),
        .O(\rdata[3]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_8 
       (.I0(enableInput[3]),
        .I1(\int_boxColorB_reg[7]_0 [3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_boxColorG_reg[7]_0 [3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg[7]_0 [3]),
        .O(\rdata[3]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_9 
       (.I0(bck_motion_en[3]),
        .I1(field_id[3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(dpYUVCoef[3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_dpDynamicRange_reg_n_5_[3] ),
        .O(\rdata[3]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[4]_i_1 
       (.I0(\rdata[4]_i_2_n_5 ),
        .I1(\rdata[4]_i_3_n_5 ),
        .I2(s_axi_CTRL_ARADDR[2]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(s_axi_CTRL_ARADDR[0]),
        .O(rdata[4]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[4]_i_10 
       (.I0(Q[4]),
        .I1(\int_height_reg[15]_1 [4]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_ier_reg_n_5_[4] ),
        .O(\rdata[4]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_11 
       (.I0(\int_motionSpeed_reg[7]_0 [4]),
        .I1(maskId[4]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ovrlayId[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(bckgndId[4]),
        .O(\rdata[4]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hFFEECFEEFCEECCEE)) 
    \rdata[4]_i_2 
       (.I0(\rdata_reg[4]_i_4_n_5 ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\rdata[4]_i_5_n_5 ),
        .I5(\rdata[4]_i_6_n_5 ),
        .O(\rdata[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hA0A002A2AAAA02A2)) 
    \rdata[4]_i_3 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(\rdata[4]_i_7_n_5 ),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(\rdata[4]_i_8_n_5 ),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(\rdata[4]_i_9_n_5 ),
        .O(\rdata[4]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_5 
       (.I0(\int_boxSize_reg[14]_0 [4]),
        .I1(ZplateVerContDelta[4]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_ZplateVerContStart_reg[15]_0 [4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [4]),
        .O(\rdata[4]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_6 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [4]),
        .I1(\int_crossHairY_reg[5]_0 [1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_crossHairX_reg[15]_0 [4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(colorFormat[4]),
        .O(\rdata[4]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_7 
       (.I0(enableInput[4]),
        .I1(\int_boxColorB_reg[7]_0 [4]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_boxColorG_reg[7]_0 [4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg[7]_0 [4]),
        .O(\rdata[4]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_8 
       (.I0(\int_passthruEndY_reg[15]_1 [4]),
        .I1(\int_passthruEndX_reg[15]_0 [2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_passthruStartY_reg[15]_1 [4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_passthruStartX_reg[15]_0 [2]),
        .O(\rdata[4]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_9 
       (.I0(bck_motion_en[4]),
        .I1(field_id[4]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(dpYUVCoef[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_dpDynamicRange_reg_n_5_[4] ),
        .O(\rdata[4]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h0200FFFF02000200)) 
    \rdata[5]_i_1 
       (.I0(\int_isr_reg_n_5_[5] ),
        .I1(s_axi_CTRL_ARADDR[1]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(\rdata[5]_i_2_n_5 ),
        .I4(\rdata[5]_i_3_n_5 ),
        .I5(\rdata[5]_i_4_n_5 ),
        .O(rdata[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_10 
       (.I0(enableInput[5]),
        .I1(\int_boxColorB_reg[7]_0 [5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_boxColorG_reg[7]_0 [5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg[7]_0 [5]),
        .O(\rdata[5]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_11 
       (.I0(\int_passthruEndY_reg[15]_1 [5]),
        .I1(\int_passthruEndX_reg[15]_0 [3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_passthruStartY_reg[15]_1 [5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_passthruStartX_reg[15]_0 [3]),
        .O(\rdata[5]_i_11_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[5]_i_12 
       (.I0(Q[5]),
        .I1(\int_height_reg[15]_1 [5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(p_0_in),
        .O(\rdata[5]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_13 
       (.I0(\int_motionSpeed_reg[7]_0 [5]),
        .I1(maskId[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ovrlayId[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(bckgndId[5]),
        .O(\rdata[5]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \rdata[5]_i_2 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFBAAFBFFAAAAAAAA)) 
    \rdata[5]_i_3 
       (.I0(\rdata[15]_i_6_n_5 ),
        .I1(\rdata[5]_i_5_n_5 ),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\rdata_reg[5]_i_6_n_5 ),
        .I5(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[5]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFEEFCEECFEECCEE)) 
    \rdata[5]_i_4 
       (.I0(\rdata_reg[5]_i_7_n_5 ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\rdata[5]_i_8_n_5 ),
        .I5(\rdata[5]_i_9_n_5 ),
        .O(\rdata[5]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_5 
       (.I0(bck_motion_en[5]),
        .I1(field_id[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(dpYUVCoef[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_dpDynamicRange_reg_n_5_[5] ),
        .O(\rdata[5]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_8 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [5]),
        .I1(\int_crossHairY_reg[5]_0 [2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_crossHairX_reg[15]_0 [5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(colorFormat[5]),
        .O(\rdata[5]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_9 
       (.I0(\int_boxSize_reg[14]_0 [5]),
        .I1(ZplateVerContDelta[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_ZplateVerContStart_reg[15]_0 [5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [5]),
        .O(\rdata[5]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[6]_i_1 
       (.I0(\rdata[6]_i_2_n_5 ),
        .I1(\rdata[6]_i_3_n_5 ),
        .I2(s_axi_CTRL_ARADDR[2]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(s_axi_CTRL_ARADDR[0]),
        .O(rdata[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_10 
       (.I0(\int_motionSpeed_reg[7]_0 [6]),
        .I1(maskId[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ovrlayId[6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(bckgndId[6]),
        .O(\rdata[6]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hFFEECFEEFCEECCEE)) 
    \rdata[6]_i_2 
       (.I0(\rdata[6]_i_4_n_5 ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\rdata[6]_i_5_n_5 ),
        .I5(\rdata[6]_i_6_n_5 ),
        .O(\rdata[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hF050F0500030F030)) 
    \rdata[6]_i_3 
       (.I0(\rdata[6]_i_7_n_5 ),
        .I1(\rdata[6]_i_8_n_5 ),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\rdata[6]_i_9_n_5 ),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[6]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[6]_i_4 
       (.I0(\rdata[6]_i_10_n_5 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(\int_height_reg[15]_1 [6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(Q[6]),
        .I5(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[6]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_5 
       (.I0(\int_boxSize_reg[14]_0 [6]),
        .I1(ZplateVerContDelta[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_ZplateVerContStart_reg[15]_0 [6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [6]),
        .O(\rdata[6]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_6 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [6]),
        .I1(crossHairY[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_crossHairX_reg[15]_0 [6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(colorFormat[6]),
        .O(\rdata[6]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_7 
       (.I0(\int_passthruEndY_reg[15]_1 [6]),
        .I1(\int_passthruEndX_reg[15]_0 [4]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_passthruStartY_reg[15]_1 [6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_passthruStartX_reg[15]_0 [4]),
        .O(\rdata[6]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_8 
       (.I0(enableInput[6]),
        .I1(\int_boxColorB_reg[7]_0 [6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_boxColorG_reg[7]_0 [6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg[7]_0 [6]),
        .O(\rdata[6]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_9 
       (.I0(bck_motion_en[6]),
        .I1(field_id[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(dpYUVCoef[6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_dpDynamicRange_reg_n_5_[6] ),
        .O(\rdata[6]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_5 ),
        .I1(\rdata[7]_i_3_n_5 ),
        .I2(s_axi_CTRL_ARADDR[2]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(s_axi_CTRL_ARADDR[0]),
        .O(rdata[7]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[7]_i_10 
       (.I0(Q[7]),
        .I1(\int_height_reg[15]_1 [7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(p_26_in[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[7]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_11 
       (.I0(\int_motionSpeed_reg[7]_0 [7]),
        .I1(maskId[7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(ovrlayId[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(bckgndId[7]),
        .O(\rdata[7]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFCAFAFFFFCA0A)) 
    \rdata[7]_i_2 
       (.I0(\rdata_reg[7]_i_4_n_5 ),
        .I1(\rdata[7]_i_5_n_5 ),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(\rdata[7]_i_6_n_5 ),
        .O(\rdata[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hF050F0500030F030)) 
    \rdata[7]_i_3 
       (.I0(\rdata[7]_i_7_n_5 ),
        .I1(\rdata[7]_i_8_n_5 ),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\rdata[7]_i_9_n_5 ),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[7]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_5 
       (.I0(\int_boxSize_reg[14]_0 [7]),
        .I1(ZplateVerContDelta[7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_ZplateVerContStart_reg[15]_0 [7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [7]),
        .O(\rdata[7]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_6 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [7]),
        .I1(crossHairY[7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_crossHairX_reg[15]_0 [7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(colorFormat[7]),
        .O(\rdata[7]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_7 
       (.I0(\int_passthruEndY_reg[15]_1 [7]),
        .I1(\int_passthruEndX_reg[15]_0 [5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_passthruStartY_reg[15]_1 [7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_passthruStartX_reg[15]_0 [5]),
        .O(\rdata[7]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_8 
       (.I0(enableInput[7]),
        .I1(\int_boxColorB_reg[7]_0 [7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_boxColorG_reg[7]_0 [7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_boxColorR_reg[7]_0 [7]),
        .O(\rdata[7]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_9 
       (.I0(bck_motion_en[7]),
        .I1(field_id[7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(dpYUVCoef[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_dpDynamicRange_reg_n_5_[7] ),
        .O(\rdata[7]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h000000000000BBFB)) 
    \rdata[8]_i_1 
       (.I0(\rdata[8]_i_2_n_5 ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(\rdata_reg[8]_i_3_n_5 ),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\rdata[8]_i_4_n_5 ),
        .I5(\rdata[15]_i_6_n_5 ),
        .O(rdata[8]));
  LUT6 #(
    .INIT(64'h0000E20000000000)) 
    \rdata[8]_i_2 
       (.I0(field_id[8]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(bck_motion_en[8]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[8]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0003030301010303)) 
    \rdata[8]_i_4 
       (.I0(\rdata[8]_i_7_n_5 ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(\rdata[8]_i_8_n_5 ),
        .I3(\rdata[8]_i_9_n_5 ),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[8]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[8]_i_5 
       (.I0(boxColorB[8]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(boxColorG[8]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(boxColorR[8]),
        .O(\rdata[8]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_6 
       (.I0(\int_passthruEndY_reg[15]_1 [8]),
        .I1(\int_passthruEndX_reg[15]_0 [6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_passthruStartY_reg[15]_1 [8]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_passthruStartX_reg[15]_0 [6]),
        .O(\rdata[8]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[8]_i_7 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [8]),
        .I1(crossHairY[8]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_crossHairX_reg[15]_0 [8]),
        .O(\rdata[8]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \rdata[8]_i_8 
       (.I0(\int_height_reg[15]_1 [8]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(Q[8]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[8]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_9 
       (.I0(\int_boxSize_reg[14]_0 [8]),
        .I1(ZplateVerContDelta[8]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_ZplateVerContStart_reg[15]_0 [8]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [8]),
        .O(\rdata[8]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h000000000000F2FF)) 
    \rdata[9]_i_1 
       (.I0(\rdata_reg[9]_i_2_n_5 ),
        .I1(s_axi_CTRL_ARADDR[6]),
        .I2(\rdata[9]_i_3_n_5 ),
        .I3(s_axi_CTRL_ARADDR[7]),
        .I4(\rdata[9]_i_4_n_5 ),
        .I5(\rdata[15]_i_6_n_5 ),
        .O(rdata[9]));
  LUT6 #(
    .INIT(64'h0000E20000000000)) 
    \rdata[9]_i_3 
       (.I0(field_id[9]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(bck_motion_en[9]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[9]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0101030300030303)) 
    \rdata[9]_i_4 
       (.I0(\rdata[9]_i_7_n_5 ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(\rdata[9]_i_8_n_5 ),
        .I3(\rdata[9]_i_9_n_5 ),
        .I4(s_axi_CTRL_ARADDR[6]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[9]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[9]_i_5 
       (.I0(boxColorB[9]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(boxColorG[9]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(boxColorR[9]),
        .O(\rdata[9]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_6 
       (.I0(\int_passthruEndY_reg[15]_1 [9]),
        .I1(\int_passthruEndX_reg[15]_0 [7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_passthruStartY_reg[15]_1 [9]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_passthruStartX_reg[15]_0 [7]),
        .O(\rdata[9]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_7 
       (.I0(\int_boxSize_reg[14]_0 [9]),
        .I1(ZplateVerContDelta[9]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_ZplateVerContStart_reg[15]_0 [9]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(\int_ZplateHorContDelta_reg[15]_0 [9]),
        .O(\rdata[9]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000E20000)) 
    \rdata[9]_i_8 
       (.I0(\int_height_reg[15]_1 [9]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(Q[9]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[9]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[9]_i_9 
       (.I0(\int_ZplateHorContStart_reg[15]_0 [9]),
        .I1(crossHairY[9]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_crossHairX_reg[15]_0 [9]),
        .O(\rdata[9]_i_9_n_5 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_CTRL_RDATA[0]),
        .R(1'b0));
  MUXF7 \rdata_reg[0]_i_10 
       (.I0(\rdata[0]_i_12_n_5 ),
        .I1(\rdata[0]_i_13_n_5 ),
        .O(\rdata_reg[0]_i_10_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[0]_i_11 
       (.I0(\rdata[0]_i_14_n_5 ),
        .I1(\rdata[0]_i_15_n_5 ),
        .O(\rdata_reg[0]_i_11_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF8 \rdata_reg[0]_i_4 
       (.I0(\rdata_reg[0]_i_10_n_5 ),
        .I1(\rdata_reg[0]_i_11_n_5 ),
        .O(\rdata_reg[0]_i_4_n_5 ),
        .S(s_axi_CTRL_ARADDR[6]));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[10]),
        .Q(s_axi_CTRL_RDATA[10]),
        .R(1'b0));
  MUXF7 \rdata_reg[10]_i_2 
       (.I0(\rdata[10]_i_5_n_5 ),
        .I1(\rdata[10]_i_6_n_5 ),
        .O(\rdata_reg[10]_i_2_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[11]),
        .Q(s_axi_CTRL_RDATA[11]),
        .R(1'b0));
  MUXF7 \rdata_reg[11]_i_2 
       (.I0(\rdata[11]_i_5_n_5 ),
        .I1(\rdata[11]_i_6_n_5 ),
        .O(\rdata_reg[11]_i_2_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[12]),
        .Q(s_axi_CTRL_RDATA[12]),
        .R(1'b0));
  MUXF7 \rdata_reg[12]_i_2 
       (.I0(\rdata[12]_i_5_n_5 ),
        .I1(\rdata[12]_i_6_n_5 ),
        .O(\rdata_reg[12]_i_2_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[13]),
        .Q(s_axi_CTRL_RDATA[13]),
        .R(1'b0));
  MUXF7 \rdata_reg[13]_i_2 
       (.I0(\rdata[13]_i_5_n_5 ),
        .I1(\rdata[13]_i_6_n_5 ),
        .O(\rdata_reg[13]_i_2_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[14]),
        .Q(s_axi_CTRL_RDATA[14]),
        .R(1'b0));
  MUXF7 \rdata_reg[14]_i_2 
       (.I0(\rdata[14]_i_5_n_5 ),
        .I1(\rdata[14]_i_6_n_5 ),
        .O(\rdata_reg[14]_i_2_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[15]),
        .Q(s_axi_CTRL_RDATA[15]),
        .R(1'b0));
  MUXF7 \rdata_reg[15]_i_3 
       (.I0(\rdata[15]_i_7_n_5 ),
        .I1(\rdata[15]_i_8_n_5 ),
        .O(\rdata_reg[15]_i_3_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_CTRL_RDATA[1]),
        .R(1'b0));
  MUXF8 \rdata_reg[1]_i_4 
       (.I0(\rdata_reg[1]_i_7_n_5 ),
        .I1(\rdata_reg[1]_i_8_n_5 ),
        .O(\rdata_reg[1]_i_4_n_5 ),
        .S(s_axi_CTRL_ARADDR[6]));
  MUXF7 \rdata_reg[1]_i_6 
       (.I0(\rdata[1]_i_9_n_5 ),
        .I1(\rdata[1]_i_10_n_5 ),
        .O(\rdata_reg[1]_i_6_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[1]_i_7 
       (.I0(\rdata[1]_i_11_n_5 ),
        .I1(\rdata[1]_i_12_n_5 ),
        .O(\rdata_reg[1]_i_7_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[1]_i_8 
       (.I0(\rdata[1]_i_13_n_5 ),
        .I1(\rdata[1]_i_14_n_5 ),
        .O(\rdata_reg[1]_i_8_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_CTRL_RDATA[2]),
        .R(1'b0));
  MUXF7 \rdata_reg[2]_i_4 
       (.I0(\rdata[2]_i_10_n_5 ),
        .I1(\rdata[2]_i_11_n_5 ),
        .O(\rdata_reg[2]_i_4_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_CTRL_RDATA[3]),
        .R(1'b0));
  MUXF7 \rdata_reg[3]_i_4 
       (.I0(\rdata[3]_i_10_n_5 ),
        .I1(\rdata[3]_i_11_n_5 ),
        .O(\rdata_reg[3]_i_4_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[4]),
        .Q(s_axi_CTRL_RDATA[4]),
        .R(1'b0));
  MUXF7 \rdata_reg[4]_i_4 
       (.I0(\rdata[4]_i_10_n_5 ),
        .I1(\rdata[4]_i_11_n_5 ),
        .O(\rdata_reg[4]_i_4_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[5]),
        .Q(s_axi_CTRL_RDATA[5]),
        .R(1'b0));
  MUXF7 \rdata_reg[5]_i_6 
       (.I0(\rdata[5]_i_10_n_5 ),
        .I1(\rdata[5]_i_11_n_5 ),
        .O(\rdata_reg[5]_i_6_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[5]_i_7 
       (.I0(\rdata[5]_i_12_n_5 ),
        .I1(\rdata[5]_i_13_n_5 ),
        .O(\rdata_reg[5]_i_7_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[6]),
        .Q(s_axi_CTRL_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_CTRL_RDATA[7]),
        .R(1'b0));
  MUXF7 \rdata_reg[7]_i_4 
       (.I0(\rdata[7]_i_10_n_5 ),
        .I1(\rdata[7]_i_11_n_5 ),
        .O(\rdata_reg[7]_i_4_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[8]),
        .Q(s_axi_CTRL_RDATA[8]),
        .R(1'b0));
  MUXF7 \rdata_reg[8]_i_3 
       (.I0(\rdata[8]_i_5_n_5 ),
        .I1(\rdata[8]_i_6_n_5 ),
        .O(\rdata_reg[8]_i_3_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[9]),
        .Q(s_axi_CTRL_RDATA[9]),
        .R(1'b0));
  MUXF7 \rdata_reg[9]_i_2 
       (.I0(\rdata[9]_i_5_n_5 ),
        .I1(\rdata[9]_i_6_n_5 ),
        .O(\rdata_reg[9]_i_2_n_5 ),
        .S(s_axi_CTRL_ARADDR[5]));
  LUT4 #(
    .INIT(16'h22F0)) 
    \select_ln1929_reg_426[6]_i_1 
       (.I0(\int_colorFormat_reg[7]_0 ),
        .I1(\int_colorFormat_reg[0]_0 ),
        .I2(\select_ln1929_reg_426_reg[6] ),
        .I3(\select_ln1929_reg_426_reg[6]_0 ),
        .O(\int_colorFormat_reg[0]_2 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \sub_ln229_1_reg_4138[0]_i_10 
       (.I0(\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_barWidth ),
        .I1(\sub_ln229_1_reg_4138_reg[10] [1]),
        .I2(\int_width_reg[10]_1 [0]),
        .I3(\sub_ln229_1_reg_4138_reg[10] [2]),
        .O(\sub_ln229_1_reg_4138[0]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \sub_ln229_1_reg_4138[0]_i_11 
       (.I0(\sub_ln229_1_reg_4138[7]_i_24_n_5 ),
        .I1(\sub_ln229_1_reg_4138_reg[10] [0]),
        .I2(\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_barWidth ),
        .I3(\sub_ln229_1_reg_4138_reg[10] [1]),
        .O(\sub_ln229_1_reg_4138[0]_i_11_n_5 ));
  LUT5 #(
    .INIT(32'h5556AAA9)) 
    \sub_ln229_1_reg_4138[0]_i_12 
       (.I0(\sub_ln229_1_reg_4138_reg[10] [0]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\sub_ln229_1_reg_4138[0]_i_12_n_5 ));
  LUT5 #(
    .INIT(32'hAAA95556)) 
    \sub_ln229_1_reg_4138[0]_i_4 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\sub_ln229_1_reg_4138_reg[10] [0]),
        .O(\sub_ln229_1_reg_4138[0]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \sub_ln229_1_reg_4138[0]_i_5 
       (.I0(\int_width_reg[10]_1 [2]),
        .I1(\sub_ln229_1_reg_4138_reg[10] [6]),
        .I2(\int_width_reg[10]_1 [3]),
        .I3(\sub_ln229_1_reg_4138_reg[10] [7]),
        .O(\sub_ln229_1_reg_4138[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \sub_ln229_1_reg_4138[0]_i_6 
       (.I0(\int_width_reg[10]_1 [1]),
        .I1(\sub_ln229_1_reg_4138_reg[10] [5]),
        .I2(\int_width_reg[10]_1 [2]),
        .I3(\sub_ln229_1_reg_4138_reg[10] [6]),
        .O(\sub_ln229_1_reg_4138[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9CC6C6C663393939)) 
    \sub_ln229_1_reg_4138[0]_i_7 
       (.I0(\sub_ln229_1_reg_4138_reg[10] [4]),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(\sub_ln229_1_reg_4138[7]_i_20_n_5 ),
        .I4(Q[6]),
        .I5(\sub_ln229_1_reg_4138_reg[10] [5]),
        .O(\sub_ln229_1_reg_4138[0]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h9CC66339)) 
    \sub_ln229_1_reg_4138[0]_i_8 
       (.I0(\sub_ln229_1_reg_4138_reg[10] [3]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(\sub_ln229_1_reg_4138[7]_i_20_n_5 ),
        .I4(\sub_ln229_1_reg_4138_reg[10] [4]),
        .O(\sub_ln229_1_reg_4138[0]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h9CC66339)) 
    \sub_ln229_1_reg_4138[0]_i_9 
       (.I0(\sub_ln229_1_reg_4138_reg[10] [2]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(\sub_ln229_1_reg_4138[7]_i_22_n_5 ),
        .I4(\sub_ln229_1_reg_4138_reg[10] [3]),
        .O(\sub_ln229_1_reg_4138[0]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \sub_ln229_1_reg_4138[10]_i_10 
       (.I0(Q[8]),
        .I1(Q[6]),
        .I2(\sub_ln229_1_reg_4138[7]_i_20_n_5 ),
        .I3(Q[7]),
        .I4(Q[9]),
        .O(\sub_ln229_1_reg_4138[10]_i_10_n_5 ));
  LUT3 #(
    .INIT(8'h90)) 
    \sub_ln229_1_reg_4138[10]_i_3 
       (.I0(Q[11]),
        .I1(\sub_ln229_1_reg_4138[10]_i_8_n_5 ),
        .I2(\sub_ln229_1_reg_4138_reg[10] [8]),
        .O(\sub_ln229_1_reg_4138[10]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h9CCCC66663333999)) 
    \sub_ln229_1_reg_4138[10]_i_5 
       (.I0(\sub_ln229_1_reg_4138_reg[10] [9]),
        .I1(Q[13]),
        .I2(\sub_ln229_1_reg_4138[10]_i_8_n_5 ),
        .I3(Q[11]),
        .I4(Q[12]),
        .I5(\sub_ln229_1_reg_4138_reg[10] [10]),
        .O(\sub_ln229_1_reg_4138[10]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h9CC66339)) 
    \sub_ln229_1_reg_4138[10]_i_6 
       (.I0(\sub_ln229_1_reg_4138_reg[10] [8]),
        .I1(Q[12]),
        .I2(Q[11]),
        .I3(\sub_ln229_1_reg_4138[10]_i_8_n_5 ),
        .I4(\sub_ln229_1_reg_4138_reg[10] [9]),
        .O(\sub_ln229_1_reg_4138[10]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h9CC66339)) 
    \sub_ln229_1_reg_4138[10]_i_7 
       (.I0(\sub_ln229_1_reg_4138_reg[10] [7]),
        .I1(Q[11]),
        .I2(\sub_ln229_1_reg_4138[10]_i_10_n_5 ),
        .I3(Q[10]),
        .I4(\sub_ln229_1_reg_4138_reg[10] [8]),
        .O(\sub_ln229_1_reg_4138[10]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sub_ln229_1_reg_4138[10]_i_8 
       (.I0(Q[10]),
        .I1(Q[9]),
        .I2(Q[7]),
        .I3(\sub_ln229_1_reg_4138[7]_i_20_n_5 ),
        .I4(Q[6]),
        .I5(Q[8]),
        .O(\sub_ln229_1_reg_4138[10]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \sub_ln229_1_reg_4138[10]_i_9 
       (.I0(Q[10]),
        .I1(Q[9]),
        .I2(Q[7]),
        .I3(\sub_ln229_1_reg_4138[7]_i_20_n_5 ),
        .I4(Q[6]),
        .I5(Q[8]),
        .O(\int_width_reg[10]_1 [3]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \sub_ln229_1_reg_4138[7]_i_10 
       (.I0(\int_width_reg[10]_1 [2]),
        .I1(\sub_ln229_1_reg_4138_reg[10] [6]),
        .I2(\int_width_reg[10]_1 [3]),
        .I3(\sub_ln229_1_reg_4138_reg[10] [7]),
        .O(\sub_ln229_1_reg_4138[7]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \sub_ln229_1_reg_4138[7]_i_11 
       (.I0(\int_width_reg[10]_1 [1]),
        .I1(\sub_ln229_1_reg_4138_reg[10] [5]),
        .I2(\int_width_reg[10]_1 [2]),
        .I3(\sub_ln229_1_reg_4138_reg[10] [6]),
        .O(\sub_ln229_1_reg_4138[7]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h9CC6C6C663393939)) 
    \sub_ln229_1_reg_4138[7]_i_12 
       (.I0(\sub_ln229_1_reg_4138_reg[10] [4]),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(\sub_ln229_1_reg_4138[7]_i_20_n_5 ),
        .I4(Q[6]),
        .I5(\sub_ln229_1_reg_4138_reg[10] [5]),
        .O(\sub_ln229_1_reg_4138[7]_i_12_n_5 ));
  LUT5 #(
    .INIT(32'h9CC66339)) 
    \sub_ln229_1_reg_4138[7]_i_13 
       (.I0(\sub_ln229_1_reg_4138_reg[10] [3]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(\sub_ln229_1_reg_4138[7]_i_20_n_5 ),
        .I4(\sub_ln229_1_reg_4138_reg[10] [4]),
        .O(\sub_ln229_1_reg_4138[7]_i_13_n_5 ));
  LUT5 #(
    .INIT(32'h9CC66339)) 
    \sub_ln229_1_reg_4138[7]_i_14 
       (.I0(\sub_ln229_1_reg_4138_reg[10] [2]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(\sub_ln229_1_reg_4138[7]_i_22_n_5 ),
        .I4(\sub_ln229_1_reg_4138_reg[10] [3]),
        .O(\sub_ln229_1_reg_4138[7]_i_14_n_5 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \sub_ln229_1_reg_4138[7]_i_15 
       (.I0(\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_barWidth ),
        .I1(\sub_ln229_1_reg_4138_reg[10] [1]),
        .I2(\int_width_reg[10]_1 [0]),
        .I3(\sub_ln229_1_reg_4138_reg[10] [2]),
        .O(\sub_ln229_1_reg_4138[7]_i_15_n_5 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \sub_ln229_1_reg_4138[7]_i_16 
       (.I0(\sub_ln229_1_reg_4138[7]_i_24_n_5 ),
        .I1(\sub_ln229_1_reg_4138_reg[10] [0]),
        .I2(\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_barWidth ),
        .I3(\sub_ln229_1_reg_4138_reg[10] [1]),
        .O(\sub_ln229_1_reg_4138[7]_i_16_n_5 ));
  LUT5 #(
    .INIT(32'h5556AAA9)) 
    \sub_ln229_1_reg_4138[7]_i_17 
       (.I0(\sub_ln229_1_reg_4138_reg[10] [0]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\sub_ln229_1_reg_4138[7]_i_17_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \sub_ln229_1_reg_4138[7]_i_18 
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(Q[6]),
        .I3(\sub_ln229_1_reg_4138[7]_i_20_n_5 ),
        .I4(Q[7]),
        .O(\int_width_reg[10]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \sub_ln229_1_reg_4138[7]_i_19 
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(\sub_ln229_1_reg_4138[7]_i_20_n_5 ),
        .I3(Q[6]),
        .O(\int_width_reg[10]_1 [1]));
  LUT6 #(
    .INIT(64'hAAA8000000000000)) 
    \sub_ln229_1_reg_4138[7]_i_20 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\sub_ln229_1_reg_4138[7]_i_20_n_5 ));
  LUT6 #(
    .INIT(64'h6666666AAAAAAAAA)) 
    \sub_ln229_1_reg_4138[7]_i_21 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(\int_width_reg[10]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hAAA80000)) 
    \sub_ln229_1_reg_4138[7]_i_22 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\sub_ln229_1_reg_4138[7]_i_22_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h5556AAAA)) 
    \sub_ln229_1_reg_4138[7]_i_23 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_barWidth ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \sub_ln229_1_reg_4138[7]_i_24 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\sub_ln229_1_reg_4138[7]_i_24_n_5 ));
  LUT4 #(
    .INIT(16'h9500)) 
    \sub_ln229_1_reg_4138[7]_i_4 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\sub_ln229_1_reg_4138[7]_i_20_n_5 ),
        .I3(\sub_ln229_1_reg_4138_reg[10] [4]),
        .O(\sub_ln229_1_reg_4138[7]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h90)) 
    \sub_ln229_1_reg_4138[7]_i_5 
       (.I0(Q[6]),
        .I1(\sub_ln229_1_reg_4138[7]_i_20_n_5 ),
        .I2(\sub_ln229_1_reg_4138_reg[10] [3]),
        .O(\sub_ln229_1_reg_4138[7]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h888888802222222A)) 
    \sub_ln229_1_reg_4138[7]_i_7 
       (.I0(\sub_ln229_1_reg_4138_reg[10] [1]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(\sub_ln229_1_reg_4138[7]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'hFFFEAAAB)) 
    \sub_ln229_1_reg_4138[7]_i_8 
       (.I0(\sub_ln229_1_reg_4138_reg[10] [0]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\sub_ln229_1_reg_4138[7]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'hAAA95556)) 
    \sub_ln229_1_reg_4138[7]_i_9 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\sub_ln229_1_reg_4138_reg[10] [0]),
        .O(\sub_ln229_1_reg_4138[7]_i_9_n_5 ));
  CARRY8 \sub_ln229_1_reg_4138_reg[0]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\sub_ln229_1_reg_4138_reg[0]_i_1_n_5 ,\sub_ln229_1_reg_4138_reg[0]_i_1_n_6 ,\sub_ln229_1_reg_4138_reg[0]_i_1_n_7 ,\sub_ln229_1_reg_4138_reg[0]_i_1_n_8 ,\sub_ln229_1_reg_4138_reg[0]_i_1_n_9 ,\sub_ln229_1_reg_4138_reg[0]_i_1_n_10 ,\sub_ln229_1_reg_4138_reg[0]_i_1_n_11 ,\sub_ln229_1_reg_4138_reg[0]_i_1_n_12 }),
        .DI({\sub_ln229_1_reg_4138_reg[0] [2:1],\sub_ln229_1_reg_4138[7]_i_4_n_5 ,\sub_ln229_1_reg_4138[7]_i_5_n_5 ,\sub_ln229_1_reg_4138_reg[0] [0],\sub_ln229_1_reg_4138[7]_i_7_n_5 ,\sub_ln229_1_reg_4138[7]_i_8_n_5 ,\sub_ln229_1_reg_4138[0]_i_4_n_5 }),
        .O({\NLW_sub_ln229_1_reg_4138_reg[0]_i_1_O_UNCONNECTED [7:1],\int_width_reg[11]_1 [0]}),
        .S({\sub_ln229_1_reg_4138[0]_i_5_n_5 ,\sub_ln229_1_reg_4138[0]_i_6_n_5 ,\sub_ln229_1_reg_4138[0]_i_7_n_5 ,\sub_ln229_1_reg_4138[0]_i_8_n_5 ,\sub_ln229_1_reg_4138[0]_i_9_n_5 ,\sub_ln229_1_reg_4138[0]_i_10_n_5 ,\sub_ln229_1_reg_4138[0]_i_11_n_5 ,\sub_ln229_1_reg_4138[0]_i_12_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \sub_ln229_1_reg_4138_reg[10]_i_2 
       (.CI(\sub_ln229_1_reg_4138_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sub_ln229_1_reg_4138_reg[10]_i_2_CO_UNCONNECTED [7:2],\sub_ln229_1_reg_4138_reg[10]_i_2_n_11 ,\sub_ln229_1_reg_4138_reg[10]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\sub_ln229_1_reg_4138[10]_i_3_n_5 ,\sub_ln229_1_reg_4138_reg[10]_0 }),
        .O({\NLW_sub_ln229_1_reg_4138_reg[10]_i_2_O_UNCONNECTED [7:3],\int_width_reg[11]_1 [10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\sub_ln229_1_reg_4138[10]_i_5_n_5 ,\sub_ln229_1_reg_4138[10]_i_6_n_5 ,\sub_ln229_1_reg_4138[10]_i_7_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \sub_ln229_1_reg_4138_reg[7]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\sub_ln229_1_reg_4138_reg[7]_i_1_n_5 ,\sub_ln229_1_reg_4138_reg[7]_i_1_n_6 ,\sub_ln229_1_reg_4138_reg[7]_i_1_n_7 ,\sub_ln229_1_reg_4138_reg[7]_i_1_n_8 ,\sub_ln229_1_reg_4138_reg[7]_i_1_n_9 ,\sub_ln229_1_reg_4138_reg[7]_i_1_n_10 ,\sub_ln229_1_reg_4138_reg[7]_i_1_n_11 ,\sub_ln229_1_reg_4138_reg[7]_i_1_n_12 }),
        .DI({\sub_ln229_1_reg_4138_reg[7] ,\sub_ln229_1_reg_4138[7]_i_4_n_5 ,\sub_ln229_1_reg_4138[7]_i_5_n_5 ,\sub_ln229_1_reg_4138_reg[0] [0],\sub_ln229_1_reg_4138[7]_i_7_n_5 ,\sub_ln229_1_reg_4138[7]_i_8_n_5 ,\sub_ln229_1_reg_4138[7]_i_9_n_5 }),
        .O({\int_width_reg[11]_1 [7:1],\NLW_sub_ln229_1_reg_4138_reg[7]_i_1_O_UNCONNECTED [0]}),
        .S({\sub_ln229_1_reg_4138[7]_i_10_n_5 ,\sub_ln229_1_reg_4138[7]_i_11_n_5 ,\sub_ln229_1_reg_4138[7]_i_12_n_5 ,\sub_ln229_1_reg_4138[7]_i_13_n_5 ,\sub_ln229_1_reg_4138[7]_i_14_n_5 ,\sub_ln229_1_reg_4138[7]_i_15_n_5 ,\sub_ln229_1_reg_4138[7]_i_16_n_5 ,\sub_ln229_1_reg_4138[7]_i_17_n_5 }));
  LUT4 #(
    .INIT(16'hB44B)) 
    \sub_ln229_reg_4129[0]_i_10 
       (.I0(\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_barWidth ),
        .I1(\sub_ln229_reg_4129_reg[10] [1]),
        .I2(\int_width_reg[10]_1 [0]),
        .I3(\sub_ln229_reg_4129_reg[10] [2]),
        .O(\sub_ln229_reg_4129[0]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \sub_ln229_reg_4129[0]_i_11 
       (.I0(\sub_ln229_1_reg_4138[7]_i_24_n_5 ),
        .I1(\sub_ln229_reg_4129_reg[10] [0]),
        .I2(\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_barWidth ),
        .I3(\sub_ln229_reg_4129_reg[10] [1]),
        .O(\sub_ln229_reg_4129[0]_i_11_n_5 ));
  LUT5 #(
    .INIT(32'h5556AAA9)) 
    \sub_ln229_reg_4129[0]_i_12 
       (.I0(\sub_ln229_reg_4129_reg[10] [0]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\sub_ln229_reg_4129[0]_i_12_n_5 ));
  LUT5 #(
    .INIT(32'hAAA95556)) 
    \sub_ln229_reg_4129[0]_i_4 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\sub_ln229_reg_4129_reg[10] [0]),
        .O(\sub_ln229_reg_4129[0]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \sub_ln229_reg_4129[0]_i_5 
       (.I0(\int_width_reg[10]_1 [2]),
        .I1(\sub_ln229_reg_4129_reg[10] [6]),
        .I2(\int_width_reg[10]_1 [3]),
        .I3(\sub_ln229_reg_4129_reg[10] [7]),
        .O(\sub_ln229_reg_4129[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \sub_ln229_reg_4129[0]_i_6 
       (.I0(\int_width_reg[10]_1 [1]),
        .I1(\sub_ln229_reg_4129_reg[10] [5]),
        .I2(\int_width_reg[10]_1 [2]),
        .I3(\sub_ln229_reg_4129_reg[10] [6]),
        .O(\sub_ln229_reg_4129[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9CC6C6C663393939)) 
    \sub_ln229_reg_4129[0]_i_7 
       (.I0(\sub_ln229_reg_4129_reg[10] [4]),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(\sub_ln229_1_reg_4138[7]_i_20_n_5 ),
        .I4(Q[6]),
        .I5(\sub_ln229_reg_4129_reg[10] [5]),
        .O(\sub_ln229_reg_4129[0]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h9CC66339)) 
    \sub_ln229_reg_4129[0]_i_8 
       (.I0(\sub_ln229_reg_4129_reg[10] [3]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(\sub_ln229_1_reg_4138[7]_i_20_n_5 ),
        .I4(\sub_ln229_reg_4129_reg[10] [4]),
        .O(\sub_ln229_reg_4129[0]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h9CC66339)) 
    \sub_ln229_reg_4129[0]_i_9 
       (.I0(\sub_ln229_reg_4129_reg[10] [2]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(\sub_ln229_1_reg_4138[7]_i_22_n_5 ),
        .I4(\sub_ln229_reg_4129_reg[10] [3]),
        .O(\sub_ln229_reg_4129[0]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'h90)) 
    \sub_ln229_reg_4129[10]_i_3 
       (.I0(Q[11]),
        .I1(\sub_ln229_1_reg_4138[10]_i_8_n_5 ),
        .I2(\sub_ln229_reg_4129_reg[10] [8]),
        .O(\sub_ln229_reg_4129[10]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h9CCCC66663333999)) 
    \sub_ln229_reg_4129[10]_i_5 
       (.I0(\sub_ln229_reg_4129_reg[10] [9]),
        .I1(Q[13]),
        .I2(\sub_ln229_1_reg_4138[10]_i_8_n_5 ),
        .I3(Q[11]),
        .I4(Q[12]),
        .I5(\sub_ln229_reg_4129_reg[10] [10]),
        .O(\sub_ln229_reg_4129[10]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'h9CC66339)) 
    \sub_ln229_reg_4129[10]_i_6 
       (.I0(\sub_ln229_reg_4129_reg[10] [8]),
        .I1(Q[12]),
        .I2(Q[11]),
        .I3(\sub_ln229_1_reg_4138[10]_i_8_n_5 ),
        .I4(\sub_ln229_reg_4129_reg[10] [9]),
        .O(\sub_ln229_reg_4129[10]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h9CC66339)) 
    \sub_ln229_reg_4129[10]_i_7 
       (.I0(\sub_ln229_reg_4129_reg[10] [7]),
        .I1(Q[11]),
        .I2(\sub_ln229_1_reg_4138[10]_i_10_n_5 ),
        .I3(Q[10]),
        .I4(\sub_ln229_reg_4129_reg[10] [8]),
        .O(\sub_ln229_reg_4129[10]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \sub_ln229_reg_4129[7]_i_10 
       (.I0(\int_width_reg[10]_1 [2]),
        .I1(\sub_ln229_reg_4129_reg[10] [6]),
        .I2(\int_width_reg[10]_1 [3]),
        .I3(\sub_ln229_reg_4129_reg[10] [7]),
        .O(\sub_ln229_reg_4129[7]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \sub_ln229_reg_4129[7]_i_11 
       (.I0(\int_width_reg[10]_1 [1]),
        .I1(\sub_ln229_reg_4129_reg[10] [5]),
        .I2(\int_width_reg[10]_1 [2]),
        .I3(\sub_ln229_reg_4129_reg[10] [6]),
        .O(\sub_ln229_reg_4129[7]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h9CC6C6C663393939)) 
    \sub_ln229_reg_4129[7]_i_12 
       (.I0(\sub_ln229_reg_4129_reg[10] [4]),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(\sub_ln229_1_reg_4138[7]_i_20_n_5 ),
        .I4(Q[6]),
        .I5(\sub_ln229_reg_4129_reg[10] [5]),
        .O(\sub_ln229_reg_4129[7]_i_12_n_5 ));
  LUT5 #(
    .INIT(32'h9CC66339)) 
    \sub_ln229_reg_4129[7]_i_13 
       (.I0(\sub_ln229_reg_4129_reg[10] [3]),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(\sub_ln229_1_reg_4138[7]_i_20_n_5 ),
        .I4(\sub_ln229_reg_4129_reg[10] [4]),
        .O(\sub_ln229_reg_4129[7]_i_13_n_5 ));
  LUT5 #(
    .INIT(32'h9CC66339)) 
    \sub_ln229_reg_4129[7]_i_14 
       (.I0(\sub_ln229_reg_4129_reg[10] [2]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(\sub_ln229_1_reg_4138[7]_i_22_n_5 ),
        .I4(\sub_ln229_reg_4129_reg[10] [3]),
        .O(\sub_ln229_reg_4129[7]_i_14_n_5 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \sub_ln229_reg_4129[7]_i_15 
       (.I0(\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_barWidth ),
        .I1(\sub_ln229_reg_4129_reg[10] [1]),
        .I2(\int_width_reg[10]_1 [0]),
        .I3(\sub_ln229_reg_4129_reg[10] [2]),
        .O(\sub_ln229_reg_4129[7]_i_15_n_5 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \sub_ln229_reg_4129[7]_i_16 
       (.I0(\sub_ln229_1_reg_4138[7]_i_24_n_5 ),
        .I1(\sub_ln229_reg_4129_reg[10] [0]),
        .I2(\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_barWidth ),
        .I3(\sub_ln229_reg_4129_reg[10] [1]),
        .O(\sub_ln229_reg_4129[7]_i_16_n_5 ));
  LUT5 #(
    .INIT(32'h5556AAA9)) 
    \sub_ln229_reg_4129[7]_i_17 
       (.I0(\sub_ln229_reg_4129_reg[10] [0]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\sub_ln229_reg_4129[7]_i_17_n_5 ));
  LUT4 #(
    .INIT(16'h9500)) 
    \sub_ln229_reg_4129[7]_i_4 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\sub_ln229_1_reg_4138[7]_i_20_n_5 ),
        .I3(\sub_ln229_reg_4129_reg[10] [4]),
        .O(\sub_ln229_reg_4129[7]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h90)) 
    \sub_ln229_reg_4129[7]_i_5 
       (.I0(Q[6]),
        .I1(\sub_ln229_1_reg_4138[7]_i_20_n_5 ),
        .I2(\sub_ln229_reg_4129_reg[10] [3]),
        .O(\sub_ln229_reg_4129[7]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h888888802222222A)) 
    \sub_ln229_reg_4129[7]_i_7 
       (.I0(\sub_ln229_reg_4129_reg[10] [1]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(\sub_ln229_reg_4129[7]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'hFFFEAAAB)) 
    \sub_ln229_reg_4129[7]_i_8 
       (.I0(\sub_ln229_reg_4129_reg[10] [0]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\sub_ln229_reg_4129[7]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'hAAA95556)) 
    \sub_ln229_reg_4129[7]_i_9 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\sub_ln229_reg_4129_reg[10] [0]),
        .O(\sub_ln229_reg_4129[7]_i_9_n_5 ));
  CARRY8 \sub_ln229_reg_4129_reg[0]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\sub_ln229_reg_4129_reg[0]_i_1_n_5 ,\sub_ln229_reg_4129_reg[0]_i_1_n_6 ,\sub_ln229_reg_4129_reg[0]_i_1_n_7 ,\sub_ln229_reg_4129_reg[0]_i_1_n_8 ,\sub_ln229_reg_4129_reg[0]_i_1_n_9 ,\sub_ln229_reg_4129_reg[0]_i_1_n_10 ,\sub_ln229_reg_4129_reg[0]_i_1_n_11 ,\sub_ln229_reg_4129_reg[0]_i_1_n_12 }),
        .DI({\sub_ln229_reg_4129_reg[0] [2:1],\sub_ln229_reg_4129[7]_i_4_n_5 ,\sub_ln229_reg_4129[7]_i_5_n_5 ,\sub_ln229_reg_4129_reg[0] [0],\sub_ln229_reg_4129[7]_i_7_n_5 ,\sub_ln229_reg_4129[7]_i_8_n_5 ,\sub_ln229_reg_4129[0]_i_4_n_5 }),
        .O({\NLW_sub_ln229_reg_4129_reg[0]_i_1_O_UNCONNECTED [7:1],\int_width_reg[11]_0 [0]}),
        .S({\sub_ln229_reg_4129[0]_i_5_n_5 ,\sub_ln229_reg_4129[0]_i_6_n_5 ,\sub_ln229_reg_4129[0]_i_7_n_5 ,\sub_ln229_reg_4129[0]_i_8_n_5 ,\sub_ln229_reg_4129[0]_i_9_n_5 ,\sub_ln229_reg_4129[0]_i_10_n_5 ,\sub_ln229_reg_4129[0]_i_11_n_5 ,\sub_ln229_reg_4129[0]_i_12_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \sub_ln229_reg_4129_reg[10]_i_2 
       (.CI(\sub_ln229_reg_4129_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sub_ln229_reg_4129_reg[10]_i_2_CO_UNCONNECTED [7:2],\sub_ln229_reg_4129_reg[10]_i_2_n_11 ,\sub_ln229_reg_4129_reg[10]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\sub_ln229_reg_4129[10]_i_3_n_5 ,\sub_ln229_reg_4129_reg[10]_0 }),
        .O({\NLW_sub_ln229_reg_4129_reg[10]_i_2_O_UNCONNECTED [7:3],\int_width_reg[11]_0 [10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\sub_ln229_reg_4129[10]_i_5_n_5 ,\sub_ln229_reg_4129[10]_i_6_n_5 ,\sub_ln229_reg_4129[10]_i_7_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \sub_ln229_reg_4129_reg[7]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\sub_ln229_reg_4129_reg[7]_i_1_n_5 ,\sub_ln229_reg_4129_reg[7]_i_1_n_6 ,\sub_ln229_reg_4129_reg[7]_i_1_n_7 ,\sub_ln229_reg_4129_reg[7]_i_1_n_8 ,\sub_ln229_reg_4129_reg[7]_i_1_n_9 ,\sub_ln229_reg_4129_reg[7]_i_1_n_10 ,\sub_ln229_reg_4129_reg[7]_i_1_n_11 ,\sub_ln229_reg_4129_reg[7]_i_1_n_12 }),
        .DI({\sub_ln229_reg_4129_reg[7] ,\sub_ln229_reg_4129[7]_i_4_n_5 ,\sub_ln229_reg_4129[7]_i_5_n_5 ,\sub_ln229_reg_4129_reg[0] [0],\sub_ln229_reg_4129[7]_i_7_n_5 ,\sub_ln229_reg_4129[7]_i_8_n_5 ,\sub_ln229_reg_4129[7]_i_9_n_5 }),
        .O({\int_width_reg[11]_0 [7:1],\NLW_sub_ln229_reg_4129_reg[7]_i_1_O_UNCONNECTED [0]}),
        .S({\sub_ln229_reg_4129[7]_i_10_n_5 ,\sub_ln229_reg_4129[7]_i_11_n_5 ,\sub_ln229_reg_4129[7]_i_12_n_5 ,\sub_ln229_reg_4129[7]_i_13_n_5 ,\sub_ln229_reg_4129[7]_i_14_n_5 ,\sub_ln229_reg_4129[7]_i_15_n_5 ,\sub_ln229_reg_4129[7]_i_16_n_5 ,\sub_ln229_reg_4129[7]_i_17_n_5 }));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_last_V_reg_405[0]_i_10 
       (.I0(Q[8]),
        .I1(\tmp_last_V_reg_405_reg[0] [5]),
        .O(\tmp_last_V_reg_405[0]_i_10_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \tmp_last_V_reg_405[0]_i_11 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\tmp_last_V_reg_405[0]_i_11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h6FF66066)) 
    \tmp_last_V_reg_405[0]_i_12 
       (.I0(Q[3]),
        .I1(\tmp_last_V_reg_405_reg[0] [1]),
        .I2(Q[2]),
        .I3(\tmp_last_V_reg_405_reg[0] [0]),
        .I4(Q[1]),
        .O(\tmp_last_V_reg_405[0]_i_12_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_last_V_reg_405[0]_i_13 
       (.I0(Q[6]),
        .I1(\tmp_last_V_reg_405_reg[0] [3]),
        .O(\tmp_last_V_reg_405[0]_i_13_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp_last_V_reg_405[0]_i_15 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[4]),
        .O(\int_width_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hEFFEFEFFFFFFFFEF)) 
    \tmp_last_V_reg_405[0]_i_3 
       (.I0(\tmp_last_V_reg_405[0]_i_8_n_5 ),
        .I1(\tmp_last_V_reg_405_reg[0]_0 ),
        .I2(\tmp_last_V_reg_405_reg[0] [4]),
        .I3(Q[7]),
        .I4(\ap_CS_fsm[3]_i_4__0_n_5 ),
        .I5(\tmp_last_V_reg_405[0]_i_10_n_5 ),
        .O(\j_fu_110_reg[6] ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_last_V_reg_405[0]_i_4 
       (.I0(Q[11]),
        .I1(\tmp_last_V_reg_405_reg[0] [7]),
        .O(\int_width_reg[11]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_last_V_reg_405[0]_i_5 
       (.I0(Q[10]),
        .I1(Q[8]),
        .I2(\ap_CS_fsm[3]_i_4__0_n_5 ),
        .I3(Q[7]),
        .I4(Q[9]),
        .O(\int_width_reg[10]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \tmp_last_V_reg_405[0]_i_7 
       (.I0(Q[8]),
        .I1(\ap_CS_fsm[3]_i_4__0_n_5 ),
        .I2(Q[7]),
        .O(\int_width_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hFF96FFFFFFB6FFDF)) 
    \tmp_last_V_reg_405[0]_i_8 
       (.I0(\tmp_last_V_reg_405[0]_i_11_n_5 ),
        .I1(Q[4]),
        .I2(\tmp_last_V_reg_405_reg[0] [2]),
        .I3(\tmp_last_V_reg_405[0]_i_12_n_5 ),
        .I4(\tmp_last_V_reg_405[0]_i_13_n_5 ),
        .I5(Q[5]),
        .O(\tmp_last_V_reg_405[0]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tpgBackground_U0/g0_b0_i_14 
       (.I0(\tpgBackground_U0/g0_b0_i_36_n_5 ),
        .I1(\tpgBackground_U0/g0_b0_i_37_n_5 ),
        .O(\int_height_reg[5]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tpgBackground_U0/g0_b0_i_17 
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(\tpgBackground_U0/g0_b0_i_22_n_5 ),
        .I3(Q[10]),
        .I4(Q[11]),
        .I5(Q[12]),
        .O(\tpgBackground_U0/g0_b0_i_17_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \tpgBackground_U0/g0_b0_i_18 
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(\tpgBackground_U0/g0_b0_i_22_n_5 ),
        .I3(Q[10]),
        .I4(Q[11]),
        .I5(Q[12]),
        .O(\tpgBackground_U0/g0_b0_i_18_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \tpgBackground_U0/g0_b0_i_19 
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(\tpgBackground_U0/g0_b0_i_23_n_5 ),
        .I3(Q[9]),
        .I4(Q[8]),
        .I5(Q[12]),
        .O(\tpgBackground_U0/g0_b0_i_19_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tpgBackground_U0/g0_b0_i_20 
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(\tpgBackground_U0/g0_b0_i_24_n_5 ),
        .I3(Q[6]),
        .I4(Q[7]),
        .O(\tpgBackground_U0/g0_b0_i_20_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \tpgBackground_U0/g0_b0_i_21 
       (.I0(\tpgBackground_U0/g0_b0_i_23_n_5 ),
        .I1(Q[9]),
        .I2(Q[8]),
        .O(\tpgBackground_U0/g0_b0_i_21_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \tpgBackground_U0/g0_b0_i_22 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\tpgBackground_U0/g0_b0_i_24_n_5 ),
        .O(\tpgBackground_U0/g0_b0_i_22_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \tpgBackground_U0/g0_b0_i_23 
       (.I0(\tpgBackground_U0/g0_b0_i_25_n_5 ),
        .I1(Q[7]),
        .I2(Q[6]),
        .O(\tpgBackground_U0/g0_b0_i_23_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAA8)) 
    \tpgBackground_U0/g0_b0_i_24 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Q[5]),
        .O(\tpgBackground_U0/g0_b0_i_24_n_5 ));
  LUT6 #(
    .INIT(64'h0000000055555557)) 
    \tpgBackground_U0/g0_b0_i_25 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[5]),
        .O(\tpgBackground_U0/g0_b0_i_25_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tpgBackground_U0/g0_b0_i_26 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\tpgBackground_U0/g0_b0_i_26_n_5 ));
  LUT5 #(
    .INIT(32'h333B3338)) 
    \tpgBackground_U0/g0_b0_i_27 
       (.I0(\tpgBackground_U0/g0_b0_i_21_n_5 ),
        .I1(Q[12]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\tpgBackground_U0/g0_b0_i_20_n_5 ),
        .O(\int_width_reg[12]_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFE)) 
    \tpgBackground_U0/g0_b0_i_36 
       (.I0(\int_height_reg[15]_1 [5]),
        .I1(\int_height_reg[15]_1 [8]),
        .I2(\int_height_reg[15]_1 [4]),
        .I3(\int_height_reg[15]_1 [7]),
        .I4(\tpgBackground_U0/g0_b0_i_41_n_5 ),
        .I5(\int_height_reg[15]_1 [6]),
        .O(\tpgBackground_U0/g0_b0_i_36_n_5 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFE)) 
    \tpgBackground_U0/g0_b0_i_37 
       (.I0(\int_height_reg[15]_1 [9]),
        .I1(\int_height_reg[15]_1 [12]),
        .I2(\int_height_reg[15]_1 [13]),
        .I3(\int_height_reg[15]_1 [11]),
        .I4(\tpgBackground_U0/g0_b0_i_41_n_5 ),
        .I5(\int_height_reg[15]_1 [10]),
        .O(\tpgBackground_U0/g0_b0_i_37_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tpgBackground_U0/g0_b0_i_38 
       (.I0(\int_height_reg[15]_1 [9]),
        .I1(\int_height_reg[15]_1 [7]),
        .I2(\tpgBackground_U0/g0_b0_i_40_n_5 ),
        .I3(\int_height_reg[15]_1 [6]),
        .I4(\int_height_reg[15]_1 [8]),
        .I5(\int_height_reg[15]_1 [10]),
        .O(\tpgBackground_U0/g0_b0_i_38_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tpgBackground_U0/g0_b0_i_39 
       (.I0(\int_height_reg[15]_1 [7]),
        .I1(\int_height_reg[15]_1 [5]),
        .I2(\tpgBackground_U0/g0_b0_i_41_n_5 ),
        .I3(\int_height_reg[15]_1 [4]),
        .I4(\int_height_reg[15]_1 [6]),
        .I5(\int_height_reg[15]_1 [8]),
        .O(\tpgBackground_U0/g0_b0_i_39_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tpgBackground_U0/g0_b0_i_40 
       (.I0(\int_height_reg[15]_1 [4]),
        .I1(\int_height_reg[15]_1 [1]),
        .I2(\int_height_reg[15]_1 [0]),
        .I3(\int_height_reg[15]_1 [3]),
        .I4(\int_height_reg[15]_1 [2]),
        .I5(\int_height_reg[15]_1 [5]),
        .O(\tpgBackground_U0/g0_b0_i_40_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tpgBackground_U0/g0_b0_i_41 
       (.I0(\int_height_reg[15]_1 [1]),
        .I1(\int_height_reg[15]_1 [0]),
        .I2(\int_height_reg[15]_1 [3]),
        .I3(\int_height_reg[15]_1 [2]),
        .O(\tpgBackground_U0/g0_b0_i_41_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tpgBackground_U0/vBarSel[2]_i_6 
       (.I0(\tpgBackground_U0/g0_b0_i_36_n_5 ),
        .I1(\tpgBackground_U0/g0_b0_i_37_n_5 ),
        .O(\int_height_reg[5]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \trunc_ln320_reg_4408[1]_i_3 
       (.I0(\int_bckgndId_reg[2]_0 ),
        .I1(\int_bckgndId_reg[1]_8 [1]),
        .I2(\int_bckgndId_reg[1]_8 [0]),
        .O(\int_bckgndId_reg[1]_15 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \trunc_ln520_1_reg_4047[10]_i_3 
       (.I0(\int_bckgndId_reg[1]_8 [1]),
        .I1(\int_bckgndId_reg[6]_0 ),
        .O(\int_bckgndId_reg[1]_12 ));
  LUT4 #(
    .INIT(16'h9009)) 
    ult_fu_805_p2_carry_i_10
       (.I0(\int_passthruEndY_reg[15]_1 [13]),
        .I1(\cmp35_not_reg_1224_reg[0] [13]),
        .I2(\int_passthruEndY_reg[15]_1 [12]),
        .I3(\cmp35_not_reg_1224_reg[0] [12]),
        .O(\int_passthruEndY_reg[15]_0 [6]));
  LUT4 #(
    .INIT(16'h9009)) 
    ult_fu_805_p2_carry_i_11
       (.I0(\int_passthruEndY_reg[15]_1 [11]),
        .I1(\cmp35_not_reg_1224_reg[0] [11]),
        .I2(\int_passthruEndY_reg[15]_1 [10]),
        .I3(\cmp35_not_reg_1224_reg[0] [10]),
        .O(\int_passthruEndY_reg[15]_0 [5]));
  LUT4 #(
    .INIT(16'h9009)) 
    ult_fu_805_p2_carry_i_12
       (.I0(\int_passthruEndY_reg[15]_1 [9]),
        .I1(\cmp35_not_reg_1224_reg[0] [9]),
        .I2(\int_passthruEndY_reg[15]_1 [8]),
        .I3(\cmp35_not_reg_1224_reg[0] [8]),
        .O(\int_passthruEndY_reg[15]_0 [4]));
  LUT4 #(
    .INIT(16'h9009)) 
    ult_fu_805_p2_carry_i_13
       (.I0(\int_passthruEndY_reg[15]_1 [7]),
        .I1(\cmp35_not_reg_1224_reg[0] [7]),
        .I2(\int_passthruEndY_reg[15]_1 [6]),
        .I3(\cmp35_not_reg_1224_reg[0] [6]),
        .O(\int_passthruEndY_reg[15]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    ult_fu_805_p2_carry_i_14
       (.I0(\int_passthruEndY_reg[15]_1 [5]),
        .I1(\cmp35_not_reg_1224_reg[0] [5]),
        .I2(\int_passthruEndY_reg[15]_1 [4]),
        .I3(\cmp35_not_reg_1224_reg[0] [4]),
        .O(\int_passthruEndY_reg[15]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    ult_fu_805_p2_carry_i_15
       (.I0(\int_passthruEndY_reg[15]_1 [3]),
        .I1(\cmp35_not_reg_1224_reg[0] [3]),
        .I2(\int_passthruEndY_reg[15]_1 [2]),
        .I3(\cmp35_not_reg_1224_reg[0] [2]),
        .O(\int_passthruEndY_reg[15]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    ult_fu_805_p2_carry_i_16
       (.I0(\int_passthruEndY_reg[15]_1 [1]),
        .I1(\cmp35_not_reg_1224_reg[0] [1]),
        .I2(\int_passthruEndY_reg[15]_1 [0]),
        .I3(\cmp35_not_reg_1224_reg[0] [0]),
        .O(\int_passthruEndY_reg[15]_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    ult_fu_805_p2_carry_i_9
       (.I0(\int_passthruEndY_reg[15]_1 [15]),
        .I1(\cmp35_not_reg_1224_reg[0] [15]),
        .I2(\int_passthruEndY_reg[15]_1 [14]),
        .I3(\cmp35_not_reg_1224_reg[0] [14]),
        .O(\int_passthruEndY_reg[15]_0 [7]));
  LUT4 #(
    .INIT(16'h9996)) 
    \vBarSel[2]_i_10 
       (.I0(\vBarSel_reg[2]_i_4 [6]),
        .I1(\int_height_reg[15]_1 [10]),
        .I2(\tpgBackground_U0/g0_b0_i_39_n_5 ),
        .I3(\int_height_reg[15]_1 [9]),
        .O(\yCount_V_reg[7] [6]));
  LUT6 #(
    .INIT(64'h9999999999999996)) 
    \vBarSel[2]_i_11 
       (.I0(\vBarSel_reg[2]_i_4 [5]),
        .I1(\int_height_reg[15]_1 [9]),
        .I2(\int_height_reg[15]_1 [7]),
        .I3(\tpgBackground_U0/g0_b0_i_40_n_5 ),
        .I4(\int_height_reg[15]_1 [6]),
        .I5(\int_height_reg[15]_1 [8]),
        .O(\yCount_V_reg[7] [5]));
  LUT5 #(
    .INIT(32'h99999996)) 
    \vBarSel[2]_i_12 
       (.I0(\vBarSel_reg[2]_i_4 [4]),
        .I1(\int_height_reg[15]_1 [8]),
        .I2(\int_height_reg[15]_1 [6]),
        .I3(\tpgBackground_U0/g0_b0_i_40_n_5 ),
        .I4(\int_height_reg[15]_1 [7]),
        .O(\yCount_V_reg[7] [4]));
  LUT6 #(
    .INIT(64'h9999999999999996)) 
    \vBarSel[2]_i_13 
       (.I0(\vBarSel_reg[2]_i_4 [3]),
        .I1(\int_height_reg[15]_1 [7]),
        .I2(\int_height_reg[15]_1 [5]),
        .I3(\tpgBackground_U0/g0_b0_i_41_n_5 ),
        .I4(\int_height_reg[15]_1 [4]),
        .I5(\int_height_reg[15]_1 [6]),
        .O(\yCount_V_reg[7] [3]));
  LUT5 #(
    .INIT(32'h99999996)) 
    \vBarSel[2]_i_14 
       (.I0(\vBarSel_reg[2]_i_4 [2]),
        .I1(\int_height_reg[15]_1 [6]),
        .I2(\int_height_reg[15]_1 [4]),
        .I3(\tpgBackground_U0/g0_b0_i_41_n_5 ),
        .I4(\int_height_reg[15]_1 [5]),
        .O(\yCount_V_reg[7] [2]));
  LUT4 #(
    .INIT(16'h9996)) 
    \vBarSel[2]_i_15 
       (.I0(\vBarSel_reg[2]_i_4 [1]),
        .I1(\int_height_reg[15]_1 [5]),
        .I2(\tpgBackground_U0/g0_b0_i_41_n_5 ),
        .I3(\int_height_reg[15]_1 [4]),
        .O(\yCount_V_reg[7] [1]));
  LUT6 #(
    .INIT(64'h9999999999999996)) 
    \vBarSel[2]_i_16 
       (.I0(\vBarSel_reg[2]_i_4 [0]),
        .I1(\int_height_reg[15]_1 [4]),
        .I2(\int_height_reg[15]_1 [1]),
        .I3(\int_height_reg[15]_1 [0]),
        .I4(\int_height_reg[15]_1 [3]),
        .I5(\int_height_reg[15]_1 [2]),
        .O(\yCount_V_reg[7] [0]));
  LUT5 #(
    .INIT(32'h99999996)) 
    \vBarSel[2]_i_7 
       (.I0(\vBarSel_reg[2]_i_4 [9]),
        .I1(\int_height_reg[15]_1 [13]),
        .I2(\int_height_reg[15]_1 [11]),
        .I3(\tpgBackground_U0/g0_b0_i_38_n_5 ),
        .I4(\int_height_reg[15]_1 [12]),
        .O(\int_height_reg[5]_1 [1]));
  LUT6 #(
    .INIT(64'h9999999999999996)) 
    \vBarSel[2]_i_8 
       (.I0(\vBarSel_reg[2]_i_4 [8]),
        .I1(\int_height_reg[15]_1 [12]),
        .I2(\int_height_reg[15]_1 [10]),
        .I3(\tpgBackground_U0/g0_b0_i_39_n_5 ),
        .I4(\int_height_reg[15]_1 [9]),
        .I5(\int_height_reg[15]_1 [11]),
        .O(\int_height_reg[5]_1 [0]));
  LUT5 #(
    .INIT(32'h99999996)) 
    \vBarSel[2]_i_9 
       (.I0(\vBarSel_reg[2]_i_4 [7]),
        .I1(\int_height_reg[15]_1 [11]),
        .I2(\int_height_reg[15]_1 [9]),
        .I3(\tpgBackground_U0/g0_b0_i_39_n_5 ),
        .I4(\int_height_reg[15]_1 [10]),
        .O(\yCount_V_reg[7] [7]));
  LUT6 #(
    .INIT(64'h56ABFFFDFFFD56AB)) 
    \vHatch[0]_i_10 
       (.I0(\vHatch[0]_i_3 [3]),
        .I1(\int_height_reg[15]_1 [6]),
        .I2(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_21_n_5 ),
        .I3(\int_height_reg[15]_1 [7]),
        .I4(\vHatch[0]_i_3 [4]),
        .I5(\int_height_reg[15]_1 [8]),
        .O(\vHatch[0]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \vHatch[0]_i_11 
       (.I0(\int_height_reg[15]_1 [11]),
        .I1(\int_height_reg[15]_1 [9]),
        .I2(\int_height_reg[15]_1 [8]),
        .I3(\int_height_reg[15]_1 [10]),
        .I4(\int_height_reg[15]_1 [12]),
        .O(\vHatch[0]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \vHatch[0]_i_12 
       (.I0(\int_height_reg[15]_1 [13]),
        .I1(\int_height_reg[15]_1 [6]),
        .I2(\int_height_reg[15]_1 [5]),
        .I3(\int_height_reg[15]_1 [7]),
        .I4(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_18_n_5 ),
        .I5(\int_height_reg[15]_1 [4]),
        .O(\vHatch[0]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFEFFEEFFEFFFF)) 
    \vHatch[0]_i_4 
       (.I0(\vHatch[0]_i_7_n_5 ),
        .I1(\vHatch[0]_i_8_n_5 ),
        .I2(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_14_n_5 ),
        .I3(\vHatch[0]_i_3 [5]),
        .I4(\vHatch[0]_i_3 [7]),
        .I5(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_12_n_5 ),
        .O(\yCount_V_2_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \vHatch[0]_i_5 
       (.I0(\int_height_reg[15]_1 [13]),
        .I1(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_11_n_5 ),
        .O(\int_height_reg[13]_0 ));
  LUT6 #(
    .INIT(64'h0000000006000006)) 
    \vHatch[0]_i_6 
       (.I0(\vHatch[0]_i_9_n_5 ),
        .I1(\vHatch[0]_i_3 [8]),
        .I2(\vHatch[0]_i_10_n_5 ),
        .I3(\vHatch[0]_i_3 [6]),
        .I4(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_13_n_5 ),
        .I5(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_9_n_5 ),
        .O(\yCount_V_2_reg[8] ));
  LUT6 #(
    .INIT(64'hFF4F4FFF4FFFFF4F)) 
    \vHatch[0]_i_7 
       (.I0(\vHatch[0]_i_11_n_5 ),
        .I1(\vHatch[0]_i_12_n_5 ),
        .I2(\vHatch[0]_i_4_0 ),
        .I3(\vHatch[0]_i_3 [0]),
        .I4(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_18_n_5 ),
        .I5(\int_height_reg[15]_1 [4]),
        .O(\vHatch[0]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h77E7BBDBDD7DEEBE)) 
    \vHatch[0]_i_8 
       (.I0(\vHatch[0]_i_3 [2]),
        .I1(\int_height_reg[15]_1 [5]),
        .I2(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_18_n_5 ),
        .I3(\int_height_reg[15]_1 [4]),
        .I4(\int_height_reg[15]_1 [6]),
        .I5(\vHatch[0]_i_3 [1]),
        .O(\vHatch[0]_i_8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h55555565)) 
    \vHatch[0]_i_9 
       (.I0(\int_height_reg[15]_1 [12]),
        .I1(\int_height_reg[15]_1 [10]),
        .I2(\ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_20_n_5 ),
        .I3(\int_height_reg[15]_1 [9]),
        .I4(\int_height_reg[15]_1 [11]),
        .O(\vHatch[0]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_222_p2_carry__0_i_1
       (.I0(boxSize),
        .I1(\int_height_reg[15]_1 [15]),
        .O(\int_boxSize_reg[15]_2 [7]));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_222_p2_carry__0_i_2
       (.I0(\int_height_reg[15]_1 [14]),
        .I1(\int_boxSize_reg[14]_0 [14]),
        .O(\int_boxSize_reg[15]_2 [6]));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_222_p2_carry__0_i_3
       (.I0(\int_height_reg[15]_1 [13]),
        .I1(\int_boxSize_reg[14]_0 [13]),
        .O(\int_boxSize_reg[15]_2 [5]));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_222_p2_carry__0_i_4
       (.I0(\int_height_reg[15]_1 [12]),
        .I1(\int_boxSize_reg[14]_0 [12]),
        .O(\int_boxSize_reg[15]_2 [4]));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_222_p2_carry__0_i_5
       (.I0(\int_height_reg[15]_1 [11]),
        .I1(\int_boxSize_reg[14]_0 [11]),
        .O(\int_boxSize_reg[15]_2 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_222_p2_carry__0_i_6
       (.I0(\int_height_reg[15]_1 [10]),
        .I1(\int_boxSize_reg[14]_0 [10]),
        .O(\int_boxSize_reg[15]_2 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_222_p2_carry__0_i_7
       (.I0(\int_height_reg[15]_1 [9]),
        .I1(\int_boxSize_reg[14]_0 [9]),
        .O(\int_boxSize_reg[15]_2 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_222_p2_carry__0_i_8
       (.I0(\int_height_reg[15]_1 [8]),
        .I1(\int_boxSize_reg[14]_0 [8]),
        .O(\int_boxSize_reg[15]_2 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_222_p2_carry_i_1
       (.I0(\int_height_reg[15]_1 [7]),
        .I1(\int_boxSize_reg[14]_0 [7]),
        .O(\int_height_reg[7]_0 [7]));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_222_p2_carry_i_2
       (.I0(\int_height_reg[15]_1 [6]),
        .I1(\int_boxSize_reg[14]_0 [6]),
        .O(\int_height_reg[7]_0 [6]));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_222_p2_carry_i_3
       (.I0(\int_height_reg[15]_1 [5]),
        .I1(\int_boxSize_reg[14]_0 [5]),
        .O(\int_height_reg[7]_0 [5]));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_222_p2_carry_i_4
       (.I0(\int_height_reg[15]_1 [4]),
        .I1(\int_boxSize_reg[14]_0 [4]),
        .O(\int_height_reg[7]_0 [4]));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_222_p2_carry_i_5
       (.I0(\int_height_reg[15]_1 [3]),
        .I1(\int_boxSize_reg[14]_0 [3]),
        .O(\int_height_reg[7]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_222_p2_carry_i_6
       (.I0(\int_height_reg[15]_1 [2]),
        .I1(\int_boxSize_reg[14]_0 [2]),
        .O(\int_height_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_222_p2_carry_i_7
       (.I0(\int_height_reg[15]_1 [1]),
        .I1(\int_boxSize_reg[14]_0 [1]),
        .O(\int_height_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    vMax_fu_222_p2_carry_i_8
       (.I0(\int_height_reg[15]_1 [0]),
        .I1(\int_boxSize_reg[14]_0 [0]),
        .O(\int_height_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_CTRL_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[0]),
        .Q(\waddr_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[1]),
        .Q(\waddr_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[2]),
        .Q(\waddr_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[3]),
        .Q(\waddr_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[4]),
        .Q(\waddr_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[5]),
        .Q(\waddr_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[6]),
        .Q(\waddr_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \waddr_reg[7] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[7]),
        .Q(\waddr_reg_n_5_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h6666666666666669)) 
    \xCount_V[7]_i_10 
       (.I0(\xCount_V_reg[9]_i_5_0 [0]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\xCount_V_reg[7] [0]));
  LUT5 #(
    .INIT(32'h9956AA56)) 
    \xCount_V[7]_i_3 
       (.I0(\xCount_V_reg[9]_i_5_0 [7]),
        .I1(Q[10]),
        .I2(\tpgBackground_U0/g0_b0_i_20_n_5 ),
        .I3(Q[11]),
        .I4(\tpgBackground_U0/g0_b0_i_21_n_5 ),
        .O(\xCount_V_reg[7] [7]));
  LUT6 #(
    .INIT(64'hAAA55556AAAA5556)) 
    \xCount_V[7]_i_4 
       (.I0(\xCount_V_reg[9]_i_5_0 [6]),
        .I1(\tpgBackground_U0/g0_b0_i_22_n_5 ),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(Q[10]),
        .I5(\tpgBackground_U0/g0_b0_i_23_n_5 ),
        .O(\xCount_V_reg[7] [6]));
  LUT5 #(
    .INIT(32'h9956AA56)) 
    \xCount_V[7]_i_5 
       (.I0(\xCount_V_reg[9]_i_5_0 [5]),
        .I1(Q[8]),
        .I2(\tpgBackground_U0/g0_b0_i_22_n_5 ),
        .I3(Q[9]),
        .I4(\tpgBackground_U0/g0_b0_i_23_n_5 ),
        .O(\xCount_V_reg[7] [5]));
  LUT6 #(
    .INIT(64'h55555556AAAA5556)) 
    \xCount_V[7]_i_6 
       (.I0(\xCount_V_reg[9]_i_5_0 [4]),
        .I1(\tpgBackground_U0/g0_b0_i_24_n_5 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(\tpgBackground_U0/g0_b0_i_23_n_5 ),
        .O(\xCount_V_reg[7] [4]));
  LUT6 #(
    .INIT(64'hAAAAA99955555666)) 
    \xCount_V[7]_i_7 
       (.I0(\xCount_V_reg[9]_i_5_0 [3]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\tpgBackground_U0/g0_b0_i_26_n_5 ),
        .I4(Q[5]),
        .I5(Q[7]),
        .O(\xCount_V_reg[7] [3]));
  LUT5 #(
    .INIT(32'hA9995666)) 
    \xCount_V[7]_i_8 
       (.I0(\xCount_V_reg[9]_i_5_0 [2]),
        .I1(Q[5]),
        .I2(\tpgBackground_U0/g0_b0_i_26_n_5 ),
        .I3(Q[4]),
        .I4(Q[6]),
        .O(\xCount_V_reg[7] [2]));
  LUT4 #(
    .INIT(16'h9666)) 
    \xCount_V[7]_i_9 
       (.I0(\xCount_V_reg[9]_i_5_0 [1]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\tpgBackground_U0/g0_b0_i_26_n_5 ),
        .O(\xCount_V_reg[7] [1]));
  LUT6 #(
    .INIT(64'h0000A00CF0ACFAEC)) 
    \xCount_V[9]_i_10 
       (.I0(\tpgBackground_U0/g0_b0_i_24_n_5 ),
        .I1(\tpgBackground_U0/g0_b0_i_25_n_5 ),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\xCount_V_reg[9]_i_5_0 [2]),
        .I5(\xCount_V_reg[9]_i_5_0 [3]),
        .O(\xCount_V[9]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'h30171703)) 
    \xCount_V[9]_i_11 
       (.I0(\xCount_V_reg[9]_i_5_0 [0]),
        .I1(\xCount_V_reg[9]_i_5_0 [1]),
        .I2(Q[5]),
        .I3(\tpgBackground_U0/g0_b0_i_26_n_5 ),
        .I4(Q[4]),
        .O(\xCount_V[9]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hF0CCCCF0AA0000AA)) 
    \xCount_V[9]_i_12 
       (.I0(\int_width_reg[12]_0 ),
        .I1(\tpgBackground_U0/g0_b0_i_19_n_5 ),
        .I2(\tpgBackground_U0/g0_b0_i_18_n_5 ),
        .I3(\xCount_V_reg[9]_i_5_0 [9]),
        .I4(Q[13]),
        .I5(\xCount_V_reg[9]_i_5_0 [8]),
        .O(\xCount_V[9]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h8380E02038080E02)) 
    \xCount_V[9]_i_13 
       (.I0(\tpgBackground_U0/g0_b0_i_20_n_5 ),
        .I1(Q[10]),
        .I2(Q[11]),
        .I3(\tpgBackground_U0/g0_b0_i_21_n_5 ),
        .I4(\xCount_V_reg[9]_i_5_0 [6]),
        .I5(\xCount_V_reg[9]_i_5_0 [7]),
        .O(\xCount_V[9]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hC462319880402010)) 
    \xCount_V[9]_i_14 
       (.I0(\xCount_V_reg[9]_i_5_0 [4]),
        .I1(\xCount_V_reg[9]_i_5_0 [5]),
        .I2(\tpgBackground_U0/g0_b0_i_22_n_5 ),
        .I3(Q[8]),
        .I4(Q[9]),
        .I5(\tpgBackground_U0/g0_b0_i_23_n_5 ),
        .O(\xCount_V[9]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hC462319880402010)) 
    \xCount_V[9]_i_15 
       (.I0(\xCount_V_reg[9]_i_5_0 [2]),
        .I1(\xCount_V_reg[9]_i_5_0 [3]),
        .I2(\tpgBackground_U0/g0_b0_i_24_n_5 ),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(\tpgBackground_U0/g0_b0_i_25_n_5 ),
        .O(\xCount_V[9]_i_15_n_5 ));
  LUT5 #(
    .INIT(32'h08616108)) 
    \xCount_V[9]_i_16 
       (.I0(\tpgBackground_U0/g0_b0_i_26_n_5 ),
        .I1(Q[4]),
        .I2(\xCount_V_reg[9]_i_5_0 [0]),
        .I3(\xCount_V_reg[9]_i_5_0 [1]),
        .I4(Q[5]),
        .O(\xCount_V[9]_i_16_n_5 ));
  LUT4 #(
    .INIT(16'hBE82)) 
    \xCount_V[9]_i_17 
       (.I0(\tpgBackground_U0/g0_b0_i_17_n_5 ),
        .I1(Q[13]),
        .I2(\xCount_V_reg[9]_i_5_0 [9]),
        .I3(\tpgBackground_U0/g0_b0_i_19_n_5 ),
        .O(\int_width_reg[13]_2 ));
  LUT6 #(
    .INIT(64'h33033000BFBFB3A0)) 
    \xCount_V[9]_i_7 
       (.I0(\tpgBackground_U0/g0_b0_i_17_n_5 ),
        .I1(\xCount_V_reg[9]_i_5_0 [8]),
        .I2(Q[13]),
        .I3(\tpgBackground_U0/g0_b0_i_18_n_5 ),
        .I4(\tpgBackground_U0/g0_b0_i_19_n_5 ),
        .I5(\xCount_V_reg[9]_i_5_0 [9]),
        .O(\xCount_V[9]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h7331107773301000)) 
    \xCount_V[9]_i_8 
       (.I0(\xCount_V_reg[9]_i_5_0 [6]),
        .I1(\xCount_V_reg[9]_i_5_0 [7]),
        .I2(\tpgBackground_U0/g0_b0_i_20_n_5 ),
        .I3(Q[10]),
        .I4(Q[11]),
        .I5(\tpgBackground_U0/g0_b0_i_21_n_5 ),
        .O(\xCount_V[9]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h0000A00CF0ACFAEC)) 
    \xCount_V[9]_i_9 
       (.I0(\tpgBackground_U0/g0_b0_i_22_n_5 ),
        .I1(\tpgBackground_U0/g0_b0_i_23_n_5 ),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\xCount_V_reg[9]_i_5_0 [4]),
        .I5(\xCount_V_reg[9]_i_5_0 [5]),
        .O(\xCount_V[9]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h6666666666666669)) 
    \xCount_V_1[7]_i_10 
       (.I0(g0_b0_i_1_0[0]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\xCount_V_1_reg[7] [0]));
  LUT5 #(
    .INIT(32'h9956AA56)) 
    \xCount_V_1[7]_i_3 
       (.I0(g0_b0_i_1_0[7]),
        .I1(Q[10]),
        .I2(\tpgBackground_U0/g0_b0_i_20_n_5 ),
        .I3(Q[11]),
        .I4(\tpgBackground_U0/g0_b0_i_21_n_5 ),
        .O(\xCount_V_1_reg[7] [7]));
  LUT6 #(
    .INIT(64'hAAA55556AAAA5556)) 
    \xCount_V_1[7]_i_4 
       (.I0(g0_b0_i_1_0[6]),
        .I1(\tpgBackground_U0/g0_b0_i_22_n_5 ),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(Q[10]),
        .I5(\tpgBackground_U0/g0_b0_i_23_n_5 ),
        .O(\xCount_V_1_reg[7] [6]));
  LUT5 #(
    .INIT(32'h9956AA56)) 
    \xCount_V_1[7]_i_5 
       (.I0(g0_b0_i_1_0[5]),
        .I1(Q[8]),
        .I2(\tpgBackground_U0/g0_b0_i_22_n_5 ),
        .I3(Q[9]),
        .I4(\tpgBackground_U0/g0_b0_i_23_n_5 ),
        .O(\xCount_V_1_reg[7] [5]));
  LUT6 #(
    .INIT(64'h55555556AAAA5556)) 
    \xCount_V_1[7]_i_6 
       (.I0(g0_b0_i_1_0[4]),
        .I1(\tpgBackground_U0/g0_b0_i_24_n_5 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(\tpgBackground_U0/g0_b0_i_23_n_5 ),
        .O(\xCount_V_1_reg[7] [4]));
  LUT6 #(
    .INIT(64'hAAAAA99955555666)) 
    \xCount_V_1[7]_i_7 
       (.I0(g0_b0_i_1_0[3]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\tpgBackground_U0/g0_b0_i_26_n_5 ),
        .I4(Q[5]),
        .I5(Q[7]),
        .O(\xCount_V_1_reg[7] [3]));
  LUT5 #(
    .INIT(32'hA9995666)) 
    \xCount_V_1[7]_i_8 
       (.I0(g0_b0_i_1_0[2]),
        .I1(Q[5]),
        .I2(\tpgBackground_U0/g0_b0_i_26_n_5 ),
        .I3(Q[4]),
        .I4(Q[6]),
        .O(\xCount_V_1_reg[7] [2]));
  LUT4 #(
    .INIT(16'h9666)) 
    \xCount_V_1[7]_i_9 
       (.I0(g0_b0_i_1_0[1]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\tpgBackground_U0/g0_b0_i_26_n_5 ),
        .O(\xCount_V_1_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBE82)) 
    \xCount_V_1[9]_i_6 
       (.I0(\tpgBackground_U0/g0_b0_i_17_n_5 ),
        .I1(Q[13]),
        .I2(g0_b0_i_1_0[9]),
        .I3(\tpgBackground_U0/g0_b0_i_19_n_5 ),
        .O(\int_width_reg[13]_0 ));
  LUT6 #(
    .INIT(64'h6666666666666669)) 
    \xCount_V_2[7]_i_10 
       (.I0(g0_b0__0_i_1_0[0]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\xCount_V_2_reg[7] [0]));
  LUT5 #(
    .INIT(32'h9956AA56)) 
    \xCount_V_2[7]_i_3 
       (.I0(g0_b0__0_i_1_0[7]),
        .I1(Q[10]),
        .I2(\tpgBackground_U0/g0_b0_i_20_n_5 ),
        .I3(Q[11]),
        .I4(\tpgBackground_U0/g0_b0_i_21_n_5 ),
        .O(\xCount_V_2_reg[7] [7]));
  LUT6 #(
    .INIT(64'hAAA55556AAAA5556)) 
    \xCount_V_2[7]_i_4 
       (.I0(g0_b0__0_i_1_0[6]),
        .I1(\tpgBackground_U0/g0_b0_i_22_n_5 ),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(Q[10]),
        .I5(\tpgBackground_U0/g0_b0_i_23_n_5 ),
        .O(\xCount_V_2_reg[7] [6]));
  LUT5 #(
    .INIT(32'h9956AA56)) 
    \xCount_V_2[7]_i_5 
       (.I0(g0_b0__0_i_1_0[5]),
        .I1(Q[8]),
        .I2(\tpgBackground_U0/g0_b0_i_22_n_5 ),
        .I3(Q[9]),
        .I4(\tpgBackground_U0/g0_b0_i_23_n_5 ),
        .O(\xCount_V_2_reg[7] [5]));
  LUT6 #(
    .INIT(64'h55555556AAAA5556)) 
    \xCount_V_2[7]_i_6 
       (.I0(g0_b0__0_i_1_0[4]),
        .I1(\tpgBackground_U0/g0_b0_i_24_n_5 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(\tpgBackground_U0/g0_b0_i_23_n_5 ),
        .O(\xCount_V_2_reg[7] [4]));
  LUT6 #(
    .INIT(64'hAAAAA99955555666)) 
    \xCount_V_2[7]_i_7 
       (.I0(g0_b0__0_i_1_0[3]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\tpgBackground_U0/g0_b0_i_26_n_5 ),
        .I4(Q[5]),
        .I5(Q[7]),
        .O(\xCount_V_2_reg[7] [3]));
  LUT5 #(
    .INIT(32'hA9995666)) 
    \xCount_V_2[7]_i_8 
       (.I0(g0_b0__0_i_1_0[2]),
        .I1(Q[5]),
        .I2(\tpgBackground_U0/g0_b0_i_26_n_5 ),
        .I3(Q[4]),
        .I4(Q[6]),
        .O(\xCount_V_2_reg[7] [2]));
  LUT4 #(
    .INIT(16'h9666)) 
    \xCount_V_2[7]_i_9 
       (.I0(g0_b0__0_i_1_0[1]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\tpgBackground_U0/g0_b0_i_26_n_5 ),
        .O(\xCount_V_2_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBE82)) 
    \xCount_V_2[9]_i_4 
       (.I0(\tpgBackground_U0/g0_b0_i_17_n_5 ),
        .I1(Q[13]),
        .I2(g0_b0__0_i_1_0[9]),
        .I3(\tpgBackground_U0/g0_b0_i_19_n_5 ),
        .O(\int_width_reg[13]_1 ));
  LUT6 #(
    .INIT(64'h6666666666666669)) 
    \xCount_V_3[7]_i_10 
       (.I0(g0_b0__2_i_4_0[0]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(\xCount_V_3_reg[7] [0]));
  LUT5 #(
    .INIT(32'h9956AA56)) 
    \xCount_V_3[7]_i_3 
       (.I0(g0_b0__2_i_4_0[7]),
        .I1(Q[10]),
        .I2(\tpgBackground_U0/g0_b0_i_20_n_5 ),
        .I3(Q[11]),
        .I4(\tpgBackground_U0/g0_b0_i_21_n_5 ),
        .O(\xCount_V_3_reg[7] [7]));
  LUT6 #(
    .INIT(64'hAAA55556AAAA5556)) 
    \xCount_V_3[7]_i_4 
       (.I0(g0_b0__2_i_4_0[6]),
        .I1(\tpgBackground_U0/g0_b0_i_22_n_5 ),
        .I2(Q[8]),
        .I3(Q[9]),
        .I4(Q[10]),
        .I5(\tpgBackground_U0/g0_b0_i_23_n_5 ),
        .O(\xCount_V_3_reg[7] [6]));
  LUT5 #(
    .INIT(32'h9956AA56)) 
    \xCount_V_3[7]_i_5 
       (.I0(g0_b0__2_i_4_0[5]),
        .I1(Q[8]),
        .I2(\tpgBackground_U0/g0_b0_i_22_n_5 ),
        .I3(Q[9]),
        .I4(\tpgBackground_U0/g0_b0_i_23_n_5 ),
        .O(\xCount_V_3_reg[7] [5]));
  LUT6 #(
    .INIT(64'h55555556AAAA5556)) 
    \xCount_V_3[7]_i_6 
       (.I0(g0_b0__2_i_4_0[4]),
        .I1(\tpgBackground_U0/g0_b0_i_24_n_5 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[8]),
        .I5(\tpgBackground_U0/g0_b0_i_23_n_5 ),
        .O(\xCount_V_3_reg[7] [4]));
  LUT6 #(
    .INIT(64'hAAAAA99955555666)) 
    \xCount_V_3[7]_i_7 
       (.I0(g0_b0__2_i_4_0[3]),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\tpgBackground_U0/g0_b0_i_26_n_5 ),
        .I4(Q[5]),
        .I5(Q[7]),
        .O(\xCount_V_3_reg[7] [3]));
  LUT5 #(
    .INIT(32'hA9995666)) 
    \xCount_V_3[7]_i_8 
       (.I0(g0_b0__2_i_4_0[2]),
        .I1(Q[5]),
        .I2(\tpgBackground_U0/g0_b0_i_26_n_5 ),
        .I3(Q[4]),
        .I4(Q[6]),
        .O(\xCount_V_3_reg[7] [2]));
  LUT4 #(
    .INIT(16'h9666)) 
    \xCount_V_3[7]_i_9 
       (.I0(g0_b0__2_i_4_0[1]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\tpgBackground_U0/g0_b0_i_26_n_5 ),
        .O(\xCount_V_3_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBE82)) 
    \xCount_V_3[9]_i_4 
       (.I0(\tpgBackground_U0/g0_b0_i_17_n_5 ),
        .I1(Q[13]),
        .I2(g0_b0__2_i_4_0[9]),
        .I3(\tpgBackground_U0/g0_b0_i_19_n_5 ),
        .O(\int_width_reg[13]_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xCount_V_6[7]_i_4 
       (.I0(\ap_return_int_reg_reg[6] ),
        .I1(\xCount_V_6_reg[9]_i_5_0 ),
        .O(\xCount_V_6_reg[6] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \xCount_V_6[7]_i_7 
       (.I0(\ap_return_int_reg_reg[3] ),
        .I1(\xCount_V_6[9]_i_29 ),
        .O(\xCount_V_6_reg[6] [0]));
  LUT4 #(
    .INIT(16'hF66F)) 
    \xCount_V_6[9]_i_14 
       (.I0(\ap_return_int_reg_reg[3] ),
        .I1(\xCount_V_6[9]_i_29 ),
        .I2(\ap_return_int_reg_reg[2] ),
        .I3(\xCount_V_6[9]_i_29_0 ),
        .O(\xCount_V_6_reg[3] ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \xCount_V_6[9]_i_15 
       (.I0(\ap_return_int_reg_reg[7] ),
        .I1(\xCount_V_6_reg[9]_i_5 ),
        .I2(\ap_return_int_reg_reg[6] ),
        .I3(\xCount_V_6_reg[9]_i_5_0 ),
        .O(\xCount_V_6_reg[7] ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xCount_V_6[9]_i_22 
       (.I0(\ap_return_int_reg_reg[7] ),
        .I1(\xCount_V_6_reg[9]_i_5 ),
        .I2(\ap_return_int_reg_reg[6] ),
        .I3(\xCount_V_6_reg[9]_i_5_0 ),
        .O(\xCount_V_6_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hCCCCCCC3AAAAAAAA)) 
    \xCount_V_6[9]_i_34 
       (.I0(\xCount_V_7[8]_i_4 [1]),
        .I1(Q[7]),
        .I2(Q[5]),
        .I3(\int_width_reg[4]_0 ),
        .I4(Q[6]),
        .I5(ap_ce_reg),
        .O(\ap_return_int_reg_reg[3] ));
  LUT2 #(
    .INIT(4'h9)) 
    \xCount_V_7[7]_i_4 
       (.I0(\ap_return_int_reg_reg[6] ),
        .I1(\xCount_V_7_reg[7]_i_2 [2]),
        .O(\xCount_V_7_reg[6] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \xCount_V_7[7]_i_7 
       (.I0(\ap_return_int_reg_reg[3] ),
        .I1(\xCount_V_7_reg[7]_i_2 [1]),
        .O(\xCount_V_7_reg[6] [0]));
  LUT5 #(
    .INIT(32'h3CC3AAAA)) 
    \xCount_V_7[9]_i_10 
       (.I0(\xCount_V_7[8]_i_4 [2]),
        .I1(\ap_return_int_reg[8]_i_2_n_5 ),
        .I2(\ap_return_int_reg[8]_i_3_n_5 ),
        .I3(Q[10]),
        .I4(ap_ce_reg),
        .O(\ap_return_int_reg_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h333C5555)) 
    \xCount_V_7[9]_i_14 
       (.I0(\xCount_V_7[8]_i_4 [0]),
        .I1(Q[6]),
        .I2(\int_width_reg[4]_0 ),
        .I3(Q[5]),
        .I4(ap_ce_reg),
        .O(\ap_return_int_reg_reg[2] ));
  LUT6 #(
    .INIT(64'hF3CF0C30AAAAAAAA)) 
    \xCount_V_7[9]_i_9 
       (.I0(\xCount_V_7[8]_i_4 [3]),
        .I1(\ap_return_int_reg[8]_i_2_n_5 ),
        .I2(Q[10]),
        .I3(\ap_return_int_reg[8]_i_3_n_5 ),
        .I4(Q[11]),
        .I5(ap_ce_reg),
        .O(\ap_return_int_reg_reg[7] ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \xCount_V_reg[9]_i_5 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_xCount_V_reg[9]_i_5_CO_UNCONNECTED [7:5],\xCount_V_reg[8] ,\xCount_V_reg[9]_i_5_n_9 ,\xCount_V_reg[9]_i_5_n_10 ,\xCount_V_reg[9]_i_5_n_11 ,\xCount_V_reg[9]_i_5_n_12 }),
        .DI({1'b0,1'b0,1'b0,\xCount_V[9]_i_7_n_5 ,\xCount_V[9]_i_8_n_5 ,\xCount_V[9]_i_9_n_5 ,\xCount_V[9]_i_10_n_5 ,\xCount_V[9]_i_11_n_5 }),
        .O(\NLW_xCount_V_reg[9]_i_5_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\xCount_V[9]_i_12_n_5 ,\xCount_V[9]_i_13_n_5 ,\xCount_V[9]_i_14_n_5 ,\xCount_V[9]_i_15_n_5 ,\xCount_V[9]_i_16_n_5 }));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[15]_i_10 
       (.I0(ZplateVerContDelta[8]),
        .I1(\zonePlateVDelta_reg[15]_i_2_0 [8]),
        .O(\zonePlateVDelta[15]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[15]_i_4 
       (.I0(ZplateVerContDelta[14]),
        .I1(\zonePlateVDelta_reg[15]_i_2_0 [14]),
        .O(\zonePlateVDelta[15]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[15]_i_5 
       (.I0(ZplateVerContDelta[13]),
        .I1(\zonePlateVDelta_reg[15]_i_2_0 [13]),
        .O(\zonePlateVDelta[15]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[15]_i_6 
       (.I0(ZplateVerContDelta[12]),
        .I1(\zonePlateVDelta_reg[15]_i_2_0 [12]),
        .O(\zonePlateVDelta[15]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[15]_i_7 
       (.I0(ZplateVerContDelta[11]),
        .I1(\zonePlateVDelta_reg[15]_i_2_0 [11]),
        .O(\zonePlateVDelta[15]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[15]_i_8 
       (.I0(ZplateVerContDelta[10]),
        .I1(\zonePlateVDelta_reg[15]_i_2_0 [10]),
        .O(\zonePlateVDelta[15]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[15]_i_9 
       (.I0(ZplateVerContDelta[9]),
        .I1(\zonePlateVDelta_reg[15]_i_2_0 [9]),
        .O(\zonePlateVDelta[15]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[7]_i_10 
       (.I0(ZplateVerContDelta[0]),
        .I1(\zonePlateVDelta_reg[15]_i_2_0 [0]),
        .O(\zonePlateVDelta[7]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[7]_i_3 
       (.I0(ZplateVerContDelta[7]),
        .I1(\zonePlateVDelta_reg[15]_i_2_0 [7]),
        .O(\zonePlateVDelta[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[7]_i_4 
       (.I0(ZplateVerContDelta[6]),
        .I1(\zonePlateVDelta_reg[15]_i_2_0 [6]),
        .O(\zonePlateVDelta[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[7]_i_5 
       (.I0(ZplateVerContDelta[5]),
        .I1(\zonePlateVDelta_reg[15]_i_2_0 [5]),
        .O(\zonePlateVDelta[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[7]_i_6 
       (.I0(ZplateVerContDelta[4]),
        .I1(\zonePlateVDelta_reg[15]_i_2_0 [4]),
        .O(\zonePlateVDelta[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[7]_i_7 
       (.I0(ZplateVerContDelta[3]),
        .I1(\zonePlateVDelta_reg[15]_i_2_0 [3]),
        .O(\zonePlateVDelta[7]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[7]_i_8 
       (.I0(ZplateVerContDelta[2]),
        .I1(\zonePlateVDelta_reg[15]_i_2_0 [2]),
        .O(\zonePlateVDelta[7]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[7]_i_9 
       (.I0(ZplateVerContDelta[1]),
        .I1(\zonePlateVDelta_reg[15]_i_2_0 [1]),
        .O(\zonePlateVDelta[7]_i_9_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \zonePlateVDelta_reg[15]_i_2 
       (.CI(\zonePlateVDelta_reg[7]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_zonePlateVDelta_reg[15]_i_2_CO_UNCONNECTED [7],\zonePlateVDelta_reg[15]_i_2_n_6 ,\zonePlateVDelta_reg[15]_i_2_n_7 ,\zonePlateVDelta_reg[15]_i_2_n_8 ,\zonePlateVDelta_reg[15]_i_2_n_9 ,\zonePlateVDelta_reg[15]_i_2_n_10 ,\zonePlateVDelta_reg[15]_i_2_n_11 ,\zonePlateVDelta_reg[15]_i_2_n_12 }),
        .DI({1'b0,ZplateVerContDelta[14:8]}),
        .O(add_ln1298_fu_1708_p2[15:8]),
        .S({\zonePlateVDelta_reg[15] ,\zonePlateVDelta[15]_i_4_n_5 ,\zonePlateVDelta[15]_i_5_n_5 ,\zonePlateVDelta[15]_i_6_n_5 ,\zonePlateVDelta[15]_i_7_n_5 ,\zonePlateVDelta[15]_i_8_n_5 ,\zonePlateVDelta[15]_i_9_n_5 ,\zonePlateVDelta[15]_i_10_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \zonePlateVDelta_reg[7]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\zonePlateVDelta_reg[7]_i_2_n_5 ,\zonePlateVDelta_reg[7]_i_2_n_6 ,\zonePlateVDelta_reg[7]_i_2_n_7 ,\zonePlateVDelta_reg[7]_i_2_n_8 ,\zonePlateVDelta_reg[7]_i_2_n_9 ,\zonePlateVDelta_reg[7]_i_2_n_10 ,\zonePlateVDelta_reg[7]_i_2_n_11 ,\zonePlateVDelta_reg[7]_i_2_n_12 }),
        .DI(ZplateVerContDelta[7:0]),
        .O(add_ln1298_fu_1708_p2[7:0]),
        .S({\zonePlateVDelta[7]_i_3_n_5 ,\zonePlateVDelta[7]_i_4_n_5 ,\zonePlateVDelta[7]_i_5_n_5 ,\zonePlateVDelta[7]_i_6_n_5 ,\zonePlateVDelta[7]_i_7_n_5 ,\zonePlateVDelta[7]_i_8_n_5 ,\zonePlateVDelta[7]_i_9_n_5 ,\zonePlateVDelta[7]_i_10_n_5 }));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_MultiPixStream2AXIvideo
   (fid,
    \i_fu_100_reg[5]_0 ,
    grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TUSER,
    grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TLAST,
    phi_ln991_loc_fu_116,
    E,
    \icmp_ln936_reg_401_reg[0] ,
    \icmp_ln936_reg_401_reg[0]_0 ,
    Q,
    \j_fu_110_reg[10] ,
    \j_fu_110_reg[4] ,
    SR,
    grp_v_tpgHlsDataFlow_fu_331_ap_done,
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done_reg,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[1]_0 ,
    RSTC,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    \tmp_user_V_reg_186_reg[0] ,
    ap_done_reg_reg_0,
    m_axis_video_TREADY_int_regslice,
    ovrlayYUV_empty_n,
    \icmp_ln936_reg_401_reg[0]_1 ,
    \tmp_last_V_reg_405[0]_i_2 ,
    \icmp_ln936_reg_401_reg[0]_2 ,
    \tmp_last_V_reg_405_reg[0] ,
    \tmp_last_V_reg_405[0]_i_3 ,
    MultiPixStream2AXIvideo_U0_ap_start,
    \ap_CS_fsm_reg[3]_1 ,
    \ap_CS_fsm_reg[0]_0 ,
    \ap_CS_fsm_reg[0]_1 ,
    fid_INST_0_i_1_0,
    ap_done_reg_reg_1,
    grp_v_tpgHlsDataFlow_fu_331_ap_ready,
    \tmp_last_V_reg_405_reg[0]_0 ,
    \tmp_last_V_reg_405_reg[0]_1 ,
    \tmp_last_V_reg_405_reg[0]_2 ,
    \empty_fu_104_reg[0]_0 ,
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done);
  output fid;
  output [5:0]\i_fu_100_reg[5]_0 ;
  output grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TUSER;
  output grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TLAST;
  output phi_ln991_loc_fu_116;
  output [0:0]E;
  output \icmp_ln936_reg_401_reg[0] ;
  output \icmp_ln936_reg_401_reg[0]_0 ;
  output [0:0]Q;
  output [7:0]\j_fu_110_reg[10] ;
  output \j_fu_110_reg[4] ;
  output [0:0]SR;
  output grp_v_tpgHlsDataFlow_fu_331_ap_done;
  output ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done_reg;
  output [0:0]\ap_CS_fsm_reg[3]_0 ;
  output \ap_CS_fsm_reg[1]_0 ;
  input RSTC;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input \tmp_user_V_reg_186_reg[0] ;
  input [1:0]ap_done_reg_reg_0;
  input m_axis_video_TREADY_int_regslice;
  input ovrlayYUV_empty_n;
  input \icmp_ln936_reg_401_reg[0]_1 ;
  input [7:0]\tmp_last_V_reg_405[0]_i_2 ;
  input \icmp_ln936_reg_401_reg[0]_2 ;
  input \tmp_last_V_reg_405_reg[0] ;
  input \tmp_last_V_reg_405[0]_i_3 ;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input \ap_CS_fsm_reg[3]_1 ;
  input \ap_CS_fsm_reg[0]_0 ;
  input \ap_CS_fsm_reg[0]_1 ;
  input [5:0]fid_INST_0_i_1_0;
  input ap_done_reg_reg_1;
  input grp_v_tpgHlsDataFlow_fu_331_ap_ready;
  input \tmp_last_V_reg_405_reg[0]_0 ;
  input \tmp_last_V_reg_405_reg[0]_1 ;
  input \tmp_last_V_reg_405_reg[0]_2 ;
  input \empty_fu_104_reg[0]_0 ;
  input ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done;

  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [0:0]Q;
  wire RSTC;
  wire [0:0]SR;
  wire \ap_CS_fsm[3]_i_2__1_n_5 ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_1 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state4;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1_n_5;
  wire [1:0]ap_done_reg_reg_0;
  wire ap_done_reg_reg_1;
  wire ap_rst_n;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done_reg;
  wire [0:0]counter;
  wire [0:0]counter_loc_0_fu_112_reg;
  wire empty_fu_104;
  wire \empty_fu_104[0]_i_1_n_5 ;
  wire \empty_fu_104_reg[0]_0 ;
  wire fid;
  wire fidStored;
  wire \fidStored[0]_i_1_n_5 ;
  wire [5:0]fid_INST_0_i_1_0;
  wire fid_INST_0_i_1_n_5;
  wire fid_INST_0_i_2_n_5;
  wire fid_INST_0_i_3_n_5;
  wire fid_preg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_n_21;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_n_22;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_n_23;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_n_24;
  wire grp_v_tpgHlsDataFlow_fu_331_ap_done;
  wire grp_v_tpgHlsDataFlow_fu_331_ap_ready;
  wire grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TLAST;
  wire grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TUSER;
  wire [11:0]i_2_fu_294_p2;
  wire i_2_fu_294_p2_carry__0_n_11;
  wire i_2_fu_294_p2_carry__0_n_12;
  wire i_2_fu_294_p2_carry_n_10;
  wire i_2_fu_294_p2_carry_n_11;
  wire i_2_fu_294_p2_carry_n_12;
  wire i_2_fu_294_p2_carry_n_5;
  wire i_2_fu_294_p2_carry_n_6;
  wire i_2_fu_294_p2_carry_n_7;
  wire i_2_fu_294_p2_carry_n_8;
  wire i_2_fu_294_p2_carry_n_9;
  wire [11:0]i_2_reg_450;
  wire [11:6]i_fu_100;
  wire [5:0]\i_fu_100_reg[5]_0 ;
  wire \icmp_ln936_reg_401_reg[0] ;
  wire \icmp_ln936_reg_401_reg[0]_0 ;
  wire \icmp_ln936_reg_401_reg[0]_1 ;
  wire \icmp_ln936_reg_401_reg[0]_2 ;
  wire [7:0]\j_fu_110_reg[10] ;
  wire \j_fu_110_reg[4] ;
  wire m_axis_video_TREADY_int_regslice;
  wire ovrlayYUV_empty_n;
  wire phi_ln991_loc_fu_116;
  wire shiftReg_ce;
  wire sof_fu_108;
  wire \sof_fu_108[0]_i_1_n_5 ;
  wire [7:0]\tmp_last_V_reg_405[0]_i_2 ;
  wire \tmp_last_V_reg_405[0]_i_3 ;
  wire \tmp_last_V_reg_405_reg[0] ;
  wire \tmp_last_V_reg_405_reg[0]_0 ;
  wire \tmp_last_V_reg_405_reg[0]_1 ;
  wire \tmp_last_V_reg_405_reg[0]_2 ;
  wire \tmp_user_V_reg_186_reg[0] ;
  wire [7:2]NLW_i_2_fu_294_p2_carry__0_CO_UNCONNECTED;
  wire [7:3]NLW_i_2_fu_294_p2_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'hF2FF2222)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(ap_CS_fsm_state2),
        .I1(fid_INST_0_i_1_n_5),
        .I2(ap_done_reg),
        .I3(MultiPixStream2AXIvideo_U0_ap_start),
        .I4(\ap_CS_fsm_reg_n_5_[0] ),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_done_reg),
        .I2(MultiPixStream2AXIvideo_U0_ap_start),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \ap_CS_fsm[3]_i_2__1 
       (.I0(ap_CS_fsm_state2),
        .I1(fid_INST_0_i_1_n_5),
        .O(\ap_CS_fsm[3]_i_2__1_n_5 ));
  LUT6 #(
    .INIT(64'hABAAABAAABAAFFAA)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(ap_done_reg_reg_0[0]),
        .I1(grp_v_tpgHlsDataFlow_fu_331_ap_done),
        .I2(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done),
        .I3(ap_done_reg_reg_0[1]),
        .I4(ap_done_reg_reg_1),
        .I5(grp_v_tpgHlsDataFlow_fu_331_ap_ready),
        .O(\ap_CS_fsm_reg[3]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(RSTC));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(RSTC));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q),
        .R(RSTC));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(RSTC));
  LUT5 #(
    .INIT(32'h08080888)) 
    ap_done_reg_i_1
       (.I0(ap_rst_n),
        .I1(grp_v_tpgHlsDataFlow_fu_331_ap_done),
        .I2(ap_done_reg_reg_0[1]),
        .I3(ap_done_reg_reg_1),
        .I4(grp_v_tpgHlsDataFlow_fu_331_ap_ready),
        .O(ap_done_reg_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    ap_done_reg_i_2
       (.I0(ap_CS_fsm_state2),
        .I1(fid_INST_0_i_1_n_5),
        .I2(ap_done_reg),
        .O(grp_v_tpgHlsDataFlow_fu_331_ap_done));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1_n_5),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done_i_2
       (.I0(grp_v_tpgHlsDataFlow_fu_331_ap_done),
        .I1(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done),
        .O(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done_reg));
  FDRE \counter_loc_0_fu_112_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_n_21),
        .Q(counter_loc_0_fu_112_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_n_24),
        .Q(counter),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFECEFEFE0ECE0E0)) 
    \empty_fu_104[0]_i_1 
       (.I0(fidStored),
        .I1(\empty_fu_104_reg[0]_0 ),
        .I2(SR),
        .I3(\ap_CS_fsm_reg[3]_1 ),
        .I4(ap_CS_fsm_state4),
        .I5(empty_fu_104),
        .O(\empty_fu_104[0]_i_1_n_5 ));
  FDRE \empty_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\empty_fu_104[0]_i_1_n_5 ),
        .Q(empty_fu_104),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \fidStored[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(fid_INST_0_i_1_n_5),
        .I2(empty_fu_104),
        .I3(fidStored),
        .O(\fidStored[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \fidStored_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fidStored[0]_i_1_n_5 ),
        .Q(fidStored),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    fid_INST_0
       (.I0(ap_CS_fsm_state2),
        .I1(fid_INST_0_i_1_n_5),
        .I2(empty_fu_104),
        .I3(fid_preg),
        .O(fid));
  LUT4 #(
    .INIT(16'hFFFE)) 
    fid_INST_0_i_1
       (.I0(fid_INST_0_i_2_n_5),
        .I1(fid_INST_0_i_3_n_5),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .O(fid_INST_0_i_1_n_5));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    fid_INST_0_i_2
       (.I0(i_fu_100[6]),
        .I1(fid_INST_0_i_1_0[0]),
        .I2(fid_INST_0_i_1_0[2]),
        .I3(i_fu_100[8]),
        .I4(fid_INST_0_i_1_0[1]),
        .I5(i_fu_100[7]),
        .O(fid_INST_0_i_2_n_5));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    fid_INST_0_i_3
       (.I0(i_fu_100[9]),
        .I1(fid_INST_0_i_1_0[3]),
        .I2(fid_INST_0_i_1_0[4]),
        .I3(i_fu_100[10]),
        .I4(fid_INST_0_i_1_0[5]),
        .I5(i_fu_100[11]),
        .O(fid_INST_0_i_3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \fid_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fid),
        .Q(fid_preg),
        .R(RSTC));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157
       (.D(ap_NS_fsm[3:2]),
        .E(E),
        .Q(Q),
        .RSTC(RSTC),
        .SR(SR),
        .\ap_CS_fsm_reg[3]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_n_23),
        .\ap_CS_fsm_reg[3]_1 (\ap_CS_fsm[3]_i_2__1_n_5 ),
        .\ap_CS_fsm_reg[3]_2 (\ap_CS_fsm_reg[3]_1 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(ap_done_reg_reg_0[1]),
        .ap_rst_n(ap_rst_n),
        .counter(counter),
        .counter_loc_0_fu_112_reg(counter_loc_0_fu_112_reg),
        .counter_loc_0_fu_112_reg_0_sp_1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_n_24),
        .\counter_reg[0] (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_n_21),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_start_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_start_reg),
        .grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TLAST(grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TLAST),
        .grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TUSER(grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TUSER),
        .\icmp_ln936_reg_401_reg[0]_0 (\icmp_ln936_reg_401_reg[0] ),
        .\icmp_ln936_reg_401_reg[0]_1 (\icmp_ln936_reg_401_reg[0]_0 ),
        .\icmp_ln936_reg_401_reg[0]_2 (\icmp_ln936_reg_401_reg[0]_1 ),
        .\icmp_ln936_reg_401_reg[0]_3 (\icmp_ln936_reg_401_reg[0]_2 ),
        .\j_fu_110_reg[10]_0 (\j_fu_110_reg[10] ),
        .\j_fu_110_reg[4]_0 (\j_fu_110_reg[4] ),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .ovrlayYUV_empty_n(ovrlayYUV_empty_n),
        .phi_ln991_loc_fu_116(phi_ln991_loc_fu_116),
        .\phi_ln991_reg_198_reg[0]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_n_22),
        .shiftReg_ce(shiftReg_ce),
        .sof_fu_108(sof_fu_108),
        .\tmp_last_V_reg_405[0]_i_2_0 (\tmp_last_V_reg_405[0]_i_2 ),
        .\tmp_last_V_reg_405[0]_i_3 (\tmp_last_V_reg_405[0]_i_3 ),
        .\tmp_last_V_reg_405_reg[0]_0 (\tmp_last_V_reg_405_reg[0] ),
        .\tmp_last_V_reg_405_reg[0]_1 (\tmp_last_V_reg_405_reg[0]_0 ),
        .\tmp_last_V_reg_405_reg[0]_2 (\tmp_last_V_reg_405_reg[0]_1 ),
        .\tmp_last_V_reg_405_reg[0]_3 (\tmp_last_V_reg_405_reg[0]_2 ),
        .\tmp_user_V_reg_186_reg[0]_0 (\tmp_user_V_reg_186_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_n_23),
        .Q(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_start_reg),
        .R(RSTC));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 i_2_fu_294_p2_carry
       (.CI(\i_fu_100_reg[5]_0 [0]),
        .CI_TOP(1'b0),
        .CO({i_2_fu_294_p2_carry_n_5,i_2_fu_294_p2_carry_n_6,i_2_fu_294_p2_carry_n_7,i_2_fu_294_p2_carry_n_8,i_2_fu_294_p2_carry_n_9,i_2_fu_294_p2_carry_n_10,i_2_fu_294_p2_carry_n_11,i_2_fu_294_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_294_p2[8:1]),
        .S({i_fu_100[8:6],\i_fu_100_reg[5]_0 [5:1]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 i_2_fu_294_p2_carry__0
       (.CI(i_2_fu_294_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_i_2_fu_294_p2_carry__0_CO_UNCONNECTED[7:2],i_2_fu_294_p2_carry__0_n_11,i_2_fu_294_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i_2_fu_294_p2_carry__0_O_UNCONNECTED[7:3],i_2_fu_294_p2[11:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,i_fu_100[11:9]}));
  LUT1 #(
    .INIT(2'h1)) 
    \i_2_reg_450[0]_i_1 
       (.I0(\i_fu_100_reg[5]_0 [0]),
        .O(i_2_fu_294_p2[0]));
  FDRE \i_2_reg_450_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_294_p2[0]),
        .Q(i_2_reg_450[0]),
        .R(1'b0));
  FDRE \i_2_reg_450_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_294_p2[10]),
        .Q(i_2_reg_450[10]),
        .R(1'b0));
  FDRE \i_2_reg_450_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_294_p2[11]),
        .Q(i_2_reg_450[11]),
        .R(1'b0));
  FDRE \i_2_reg_450_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_294_p2[1]),
        .Q(i_2_reg_450[1]),
        .R(1'b0));
  FDRE \i_2_reg_450_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_294_p2[2]),
        .Q(i_2_reg_450[2]),
        .R(1'b0));
  FDRE \i_2_reg_450_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_294_p2[3]),
        .Q(i_2_reg_450[3]),
        .R(1'b0));
  FDRE \i_2_reg_450_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_294_p2[4]),
        .Q(i_2_reg_450[4]),
        .R(1'b0));
  FDRE \i_2_reg_450_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_294_p2[5]),
        .Q(i_2_reg_450[5]),
        .R(1'b0));
  FDRE \i_2_reg_450_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_294_p2[6]),
        .Q(i_2_reg_450[6]),
        .R(1'b0));
  FDRE \i_2_reg_450_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_294_p2[7]),
        .Q(i_2_reg_450[7]),
        .R(1'b0));
  FDRE \i_2_reg_450_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_294_p2[8]),
        .Q(i_2_reg_450[8]),
        .R(1'b0));
  FDRE \i_2_reg_450_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_2_fu_294_p2[9]),
        .Q(i_2_reg_450[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \i_fu_100[11]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(MultiPixStream2AXIvideo_U0_ap_start),
        .I2(ap_done_reg),
        .O(SR));
  FDRE \i_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_450[0]),
        .Q(\i_fu_100_reg[5]_0 [0]),
        .R(SR));
  FDRE \i_fu_100_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_450[10]),
        .Q(i_fu_100[10]),
        .R(SR));
  FDRE \i_fu_100_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_450[11]),
        .Q(i_fu_100[11]),
        .R(SR));
  FDRE \i_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_450[1]),
        .Q(\i_fu_100_reg[5]_0 [1]),
        .R(SR));
  FDRE \i_fu_100_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_450[2]),
        .Q(\i_fu_100_reg[5]_0 [2]),
        .R(SR));
  FDRE \i_fu_100_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_450[3]),
        .Q(\i_fu_100_reg[5]_0 [3]),
        .R(SR));
  FDRE \i_fu_100_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_450[4]),
        .Q(\i_fu_100_reg[5]_0 [4]),
        .R(SR));
  FDRE \i_fu_100_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_450[5]),
        .Q(\i_fu_100_reg[5]_0 [5]),
        .R(SR));
  FDRE \i_fu_100_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_450[6]),
        .Q(i_fu_100[6]),
        .R(SR));
  FDRE \i_fu_100_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_450[7]),
        .Q(i_fu_100[7]),
        .R(SR));
  FDRE \i_fu_100_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_450[8]),
        .Q(i_fu_100[8]),
        .R(SR));
  FDRE \i_fu_100_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_2_reg_450[9]),
        .Q(i_fu_100[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \mOutPtr[1]_i_3__0 
       (.I0(ap_CS_fsm_state2),
        .I1(fid_INST_0_i_1_n_5),
        .I2(MultiPixStream2AXIvideo_U0_ap_start),
        .O(\ap_CS_fsm_reg[1]_0 ));
  FDRE \phi_ln991_loc_fu_116_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_n_22),
        .Q(phi_ln991_loc_fu_116),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD0FFD0D0D0D0D0D0)) 
    \sof_fu_108[0]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(\ap_CS_fsm_reg[3]_1 ),
        .I2(sof_fu_108),
        .I3(ap_done_reg),
        .I4(MultiPixStream2AXIvideo_U0_ap_start),
        .I5(\ap_CS_fsm_reg_n_5_[0] ),
        .O(\sof_fu_108[0]_i_1_n_5 ));
  FDRE \sof_fu_108_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_fu_108[0]_i_1_n_5 ),
        .Q(sof_fu_108),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2
   (grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TUSER,
    grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TLAST,
    E,
    \icmp_ln936_reg_401_reg[0]_0 ,
    \icmp_ln936_reg_401_reg[0]_1 ,
    \j_fu_110_reg[10]_0 ,
    \j_fu_110_reg[4]_0 ,
    D,
    \counter_reg[0] ,
    \phi_ln991_reg_198_reg[0]_0 ,
    \ap_CS_fsm_reg[3]_0 ,
    counter_loc_0_fu_112_reg_0_sp_1,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    \tmp_user_V_reg_186_reg[0]_0 ,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_start_reg,
    Q,
    ap_enable_reg_pp0_iter1_reg_0,
    m_axis_video_TREADY_int_regslice,
    ovrlayYUV_empty_n,
    \icmp_ln936_reg_401_reg[0]_2 ,
    \tmp_last_V_reg_405[0]_i_2_0 ,
    \icmp_ln936_reg_401_reg[0]_3 ,
    \tmp_last_V_reg_405_reg[0]_0 ,
    \tmp_last_V_reg_405[0]_i_3 ,
    \ap_CS_fsm_reg[3]_1 ,
    \ap_CS_fsm_reg[3]_2 ,
    counter,
    SR,
    counter_loc_0_fu_112_reg,
    sof_fu_108,
    \tmp_last_V_reg_405_reg[0]_1 ,
    \tmp_last_V_reg_405_reg[0]_2 ,
    \tmp_last_V_reg_405_reg[0]_3 ,
    phi_ln991_loc_fu_116,
    RSTC);
  output grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TUSER;
  output grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TLAST;
  output [0:0]E;
  output \icmp_ln936_reg_401_reg[0]_0 ;
  output \icmp_ln936_reg_401_reg[0]_1 ;
  output [7:0]\j_fu_110_reg[10]_0 ;
  output \j_fu_110_reg[4]_0 ;
  output [1:0]D;
  output \counter_reg[0] ;
  output \phi_ln991_reg_198_reg[0]_0 ;
  output \ap_CS_fsm_reg[3]_0 ;
  output counter_loc_0_fu_112_reg_0_sp_1;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input \tmp_user_V_reg_186_reg[0]_0 ;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_start_reg;
  input [0:0]Q;
  input [0:0]ap_enable_reg_pp0_iter1_reg_0;
  input m_axis_video_TREADY_int_regslice;
  input ovrlayYUV_empty_n;
  input \icmp_ln936_reg_401_reg[0]_2 ;
  input [7:0]\tmp_last_V_reg_405[0]_i_2_0 ;
  input \icmp_ln936_reg_401_reg[0]_3 ;
  input \tmp_last_V_reg_405_reg[0]_0 ;
  input \tmp_last_V_reg_405[0]_i_3 ;
  input \ap_CS_fsm_reg[3]_1 ;
  input \ap_CS_fsm_reg[3]_2 ;
  input [0:0]counter;
  input [0:0]SR;
  input [0:0]counter_loc_0_fu_112_reg;
  input sof_fu_108;
  input \tmp_last_V_reg_405_reg[0]_1 ;
  input \tmp_last_V_reg_405_reg[0]_2 ;
  input \tmp_last_V_reg_405_reg[0]_3 ;
  input phi_ln991_loc_fu_116;
  input RSTC;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire RSTC;
  wire [0:0]SR;
  wire \ap_CS_fsm[2]_i_1__3_n_5 ;
  wire \ap_CS_fsm[2]_i_2__0_n_5 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire \ap_CS_fsm_reg[3]_2 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire [1:0]ap_NS_fsm;
  wire ap_NS_fsm19_out;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state2;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_5;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_5;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_n_5;
  wire ap_rst_n;
  wire [0:0]counter;
  wire \counter[0]_i_2_n_5 ;
  wire [0:0]counter_loc_0_fu_112_reg;
  wire counter_loc_0_fu_112_reg_0_sn_1;
  wire \counter_reg[0] ;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_ready;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_phi_ln991_out_ap_vld;
  wire grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TLAST;
  wire grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TUSER;
  wire \icmp_ln936_reg_401[0]_i_1_n_5 ;
  wire \icmp_ln936_reg_401[0]_i_3_n_5 ;
  wire \icmp_ln936_reg_401[0]_i_4_n_5 ;
  wire \icmp_ln936_reg_401[0]_i_6_n_5 ;
  wire \icmp_ln936_reg_401_reg[0]_0 ;
  wire \icmp_ln936_reg_401_reg[0]_1 ;
  wire \icmp_ln936_reg_401_reg[0]_2 ;
  wire \icmp_ln936_reg_401_reg[0]_3 ;
  wire \icmp_ln936_reg_401_reg_n_5_[0] ;
  wire [10:0]j_2_fu_228_p2;
  wire \j_fu_110[10]_i_2_n_5 ;
  wire \j_fu_110[10]_i_5_n_5 ;
  wire [8:0]j_fu_110_reg;
  wire [7:0]\j_fu_110_reg[10]_0 ;
  wire \j_fu_110_reg[4]_0 ;
  wire m_axis_video_TREADY_int_regslice;
  wire ovrlayYUV_empty_n;
  wire p_11_in;
  wire phi_ln991_loc_fu_116;
  wire phi_ln991_reg_198;
  wire \phi_ln991_reg_198[0]_i_1_n_5 ;
  wire \phi_ln991_reg_198_reg[0]_0 ;
  wire shiftReg_ce;
  wire sof_fu_108;
  wire \tmp_last_V_reg_405[0]_i_14_n_5 ;
  wire \tmp_last_V_reg_405[0]_i_1_n_5 ;
  wire [7:0]\tmp_last_V_reg_405[0]_i_2_0 ;
  wire \tmp_last_V_reg_405[0]_i_2_n_5 ;
  wire \tmp_last_V_reg_405[0]_i_3 ;
  wire \tmp_last_V_reg_405[0]_i_6_n_5 ;
  wire \tmp_last_V_reg_405_reg[0]_0 ;
  wire \tmp_last_V_reg_405_reg[0]_1 ;
  wire \tmp_last_V_reg_405_reg[0]_2 ;
  wire \tmp_last_V_reg_405_reg[0]_3 ;
  wire \tmp_user_V_reg_186[0]_i_1_n_5 ;
  wire \tmp_user_V_reg_186_reg[0]_0 ;

  assign counter_loc_0_fu_112_reg_0_sp_1 = counter_loc_0_fu_112_reg_0_sn_1;
  LUT4 #(
    .INIT(16'h2000)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(\tmp_user_V_reg_186_reg[0]_0 ),
        .I1(\icmp_ln936_reg_401_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_5),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(\icmp_ln936_reg_401_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_ready),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_5_[0] ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h888B8888888B888B)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_phi_ln991_out_ap_vld),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_ready),
        .I4(\ap_CS_fsm[2]_i_2__0_n_5 ),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_NS_fsm[1]));
  LUT3 #(
    .INIT(8'h40)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(\ap_CS_fsm[2]_i_2__0_n_5 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm[2]_i_1__3_n_5 ));
  LUT6 #(
    .INIT(64'h1F111F1F11111111)) 
    \ap_CS_fsm[2]_i_1__4 
       (.I0(\ap_CS_fsm_reg[3]_2 ),
        .I1(\ap_CS_fsm_reg[3]_1 ),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_ready),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_start_reg),
        .I4(\ap_CS_fsm_reg_n_5_[0] ),
        .I5(Q),
        .O(D[0]));
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(\icmp_ln936_reg_401[0]_i_3_n_5 ),
        .I1(ap_condition_pp0_exit_iter0_state2),
        .O(\ap_CS_fsm[2]_i_2__0_n_5 ));
  LUT6 #(
    .INIT(64'hF444F4F4F444F444)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(\ap_CS_fsm_reg[3]_1 ),
        .I1(\ap_CS_fsm_reg[3]_2 ),
        .I2(Q),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_ready),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_start_reg),
        .I5(\ap_CS_fsm_reg_n_5_[0] ),
        .O(D[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(RSTC));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(RSTC));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__3_n_5 ),
        .Q(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_phi_ln991_out_ap_vld),
        .R(RSTC));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_phi_ln991_out_ap_vld),
        .Q(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_ready),
        .R(RSTC));
  LUT6 #(
    .INIT(64'hAA800000AA80AA80)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_rst_n),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\ap_CS_fsm[2]_i_2__0_n_5 ),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4F40404000000000)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_NS_fsm19_out),
        .I1(ap_enable_reg_pp0_iter1_reg_n_5),
        .I2(\icmp_ln936_reg_401[0]_i_3_n_5 ),
        .I3(\ap_CS_fsm[2]_i_2__0_n_5 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_5),
        .Q(ap_enable_reg_pp0_iter1_reg_n_5),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'h7F40)) 
    \counter[0]_i_1 
       (.I0(counter_loc_0_fu_112_reg),
        .I1(\counter[0]_i_2_n_5 ),
        .I2(Q),
        .I3(counter),
        .O(counter_loc_0_fu_112_reg_0_sn_1));
  LUT6 #(
    .INIT(64'h8080808000808080)) 
    \counter[0]_i_2 
       (.I0(p_11_in),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TUSER),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1_reg_n_5),
        .I5(\icmp_ln936_reg_401_reg_n_5_[0] ),
        .O(\counter[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'h8BBBB888)) 
    \counter_loc_0_fu_112[0]_i_1 
       (.I0(counter),
        .I1(SR),
        .I2(Q),
        .I3(\counter[0]_i_2_n_5 ),
        .I4(counter_loc_0_fu_112_reg),
        .O(\counter_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'h1F11)) 
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[3]_2 ),
        .I1(\ap_CS_fsm_reg[3]_1 ),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_ready),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_start_reg),
        .O(\ap_CS_fsm_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln936_reg_401[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln936_reg_401[0]_i_3_n_5 ),
        .I3(\icmp_ln936_reg_401_reg_n_5_[0] ),
        .O(\icmp_ln936_reg_401[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000008008)) 
    \icmp_ln936_reg_401[0]_i_2 
       (.I0(\icmp_ln936_reg_401[0]_i_4_n_5 ),
        .I1(\icmp_ln936_reg_401_reg[0]_2 ),
        .I2(\tmp_last_V_reg_405[0]_i_2_0 [5]),
        .I3(j_fu_110_reg[8]),
        .I4(\icmp_ln936_reg_401[0]_i_6_n_5 ),
        .I5(\icmp_ln936_reg_401_reg[0]_3 ),
        .O(ap_condition_pp0_exit_iter0_state2));
  LUT6 #(
    .INIT(64'h000000007FFF0000)) 
    \icmp_ln936_reg_401[0]_i_3 
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(m_axis_video_TREADY_int_regslice),
        .I3(ovrlayYUV_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg_n_5),
        .I5(\icmp_ln936_reg_401_reg_n_5_[0] ),
        .O(\icmp_ln936_reg_401[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln936_reg_401[0]_i_4 
       (.I0(\j_fu_110_reg[10]_0 [3]),
        .I1(\tmp_last_V_reg_405[0]_i_2_0 [4]),
        .I2(\tmp_last_V_reg_405[0]_i_2_0 [3]),
        .I3(j_fu_110_reg[4]),
        .I4(\tmp_last_V_reg_405[0]_i_2_0 [0]),
        .I5(j_fu_110_reg[0]),
        .O(\icmp_ln936_reg_401[0]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \icmp_ln936_reg_401[0]_i_6 
       (.I0(\j_fu_110_reg[10]_0 [0]),
        .I1(\tmp_last_V_reg_405[0]_i_2_0 [1]),
        .I2(\j_fu_110_reg[10]_0 [7]),
        .I3(\tmp_last_V_reg_405[0]_i_2_0 [7]),
        .O(\icmp_ln936_reg_401[0]_i_6_n_5 ));
  FDRE \icmp_ln936_reg_401_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln936_reg_401[0]_i_1_n_5 ),
        .Q(\icmp_ln936_reg_401_reg_n_5_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \j_fu_110[0]_i_1 
       (.I0(j_fu_110_reg[0]),
        .O(j_2_fu_228_p2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_110[10]_i_1 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .O(ap_NS_fsm19_out));
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_110[10]_i_2 
       (.I0(p_11_in),
        .I1(ap_enable_reg_pp0_iter0),
        .O(\j_fu_110[10]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \j_fu_110[10]_i_3 
       (.I0(\j_fu_110_reg[10]_0 [7]),
        .I1(j_fu_110_reg[8]),
        .I2(\j_fu_110_reg[10]_0 [4]),
        .I3(\j_fu_110[10]_i_5_n_5 ),
        .I4(\j_fu_110_reg[10]_0 [5]),
        .I5(\j_fu_110_reg[10]_0 [6]),
        .O(j_2_fu_228_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \j_fu_110[10]_i_4 
       (.I0(\icmp_ln936_reg_401[0]_i_3_n_5 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_condition_pp0_exit_iter0_state2),
        .O(p_11_in));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \j_fu_110[10]_i_5 
       (.I0(\j_fu_110_reg[10]_0 [3]),
        .I1(\j_fu_110_reg[10]_0 [2]),
        .I2(j_fu_110_reg[0]),
        .I3(\j_fu_110_reg[10]_0 [0]),
        .I4(\j_fu_110_reg[10]_0 [1]),
        .I5(j_fu_110_reg[4]),
        .O(\j_fu_110[10]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_fu_110[1]_i_1 
       (.I0(j_fu_110_reg[0]),
        .I1(\j_fu_110_reg[10]_0 [0]),
        .O(j_2_fu_228_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_fu_110[2]_i_1 
       (.I0(\j_fu_110_reg[10]_0 [1]),
        .I1(\j_fu_110_reg[10]_0 [0]),
        .I2(j_fu_110_reg[0]),
        .O(j_2_fu_228_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j_fu_110[3]_i_1 
       (.I0(\j_fu_110_reg[10]_0 [2]),
        .I1(j_fu_110_reg[0]),
        .I2(\j_fu_110_reg[10]_0 [0]),
        .I3(\j_fu_110_reg[10]_0 [1]),
        .O(j_2_fu_228_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \j_fu_110[4]_i_1 
       (.I0(j_fu_110_reg[4]),
        .I1(\j_fu_110_reg[10]_0 [1]),
        .I2(\j_fu_110_reg[10]_0 [0]),
        .I3(j_fu_110_reg[0]),
        .I4(\j_fu_110_reg[10]_0 [2]),
        .O(j_2_fu_228_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \j_fu_110[5]_i_1 
       (.I0(\j_fu_110_reg[10]_0 [3]),
        .I1(\j_fu_110_reg[10]_0 [2]),
        .I2(j_fu_110_reg[0]),
        .I3(\j_fu_110_reg[10]_0 [0]),
        .I4(\j_fu_110_reg[10]_0 [1]),
        .I5(j_fu_110_reg[4]),
        .O(j_2_fu_228_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_fu_110[6]_i_1 
       (.I0(\j_fu_110_reg[10]_0 [4]),
        .I1(\j_fu_110[10]_i_5_n_5 ),
        .O(j_2_fu_228_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_fu_110[7]_i_1 
       (.I0(\j_fu_110_reg[10]_0 [5]),
        .I1(\j_fu_110[10]_i_5_n_5 ),
        .I2(\j_fu_110_reg[10]_0 [4]),
        .O(j_2_fu_228_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j_fu_110[8]_i_1 
       (.I0(j_fu_110_reg[8]),
        .I1(\j_fu_110_reg[10]_0 [4]),
        .I2(\j_fu_110[10]_i_5_n_5 ),
        .I3(\j_fu_110_reg[10]_0 [5]),
        .O(j_2_fu_228_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \j_fu_110[9]_i_1 
       (.I0(\j_fu_110_reg[10]_0 [6]),
        .I1(\j_fu_110_reg[10]_0 [5]),
        .I2(\j_fu_110[10]_i_5_n_5 ),
        .I3(\j_fu_110_reg[10]_0 [4]),
        .I4(j_fu_110_reg[8]),
        .O(j_2_fu_228_p2[9]));
  FDRE \j_fu_110_reg[0] 
       (.C(ap_clk),
        .CE(\j_fu_110[10]_i_2_n_5 ),
        .D(j_2_fu_228_p2[0]),
        .Q(j_fu_110_reg[0]),
        .R(ap_NS_fsm19_out));
  FDRE \j_fu_110_reg[10] 
       (.C(ap_clk),
        .CE(\j_fu_110[10]_i_2_n_5 ),
        .D(j_2_fu_228_p2[10]),
        .Q(\j_fu_110_reg[10]_0 [7]),
        .R(ap_NS_fsm19_out));
  FDRE \j_fu_110_reg[1] 
       (.C(ap_clk),
        .CE(\j_fu_110[10]_i_2_n_5 ),
        .D(j_2_fu_228_p2[1]),
        .Q(\j_fu_110_reg[10]_0 [0]),
        .R(ap_NS_fsm19_out));
  FDRE \j_fu_110_reg[2] 
       (.C(ap_clk),
        .CE(\j_fu_110[10]_i_2_n_5 ),
        .D(j_2_fu_228_p2[2]),
        .Q(\j_fu_110_reg[10]_0 [1]),
        .R(ap_NS_fsm19_out));
  FDRE \j_fu_110_reg[3] 
       (.C(ap_clk),
        .CE(\j_fu_110[10]_i_2_n_5 ),
        .D(j_2_fu_228_p2[3]),
        .Q(\j_fu_110_reg[10]_0 [2]),
        .R(ap_NS_fsm19_out));
  FDRE \j_fu_110_reg[4] 
       (.C(ap_clk),
        .CE(\j_fu_110[10]_i_2_n_5 ),
        .D(j_2_fu_228_p2[4]),
        .Q(j_fu_110_reg[4]),
        .R(ap_NS_fsm19_out));
  FDRE \j_fu_110_reg[5] 
       (.C(ap_clk),
        .CE(\j_fu_110[10]_i_2_n_5 ),
        .D(j_2_fu_228_p2[5]),
        .Q(\j_fu_110_reg[10]_0 [3]),
        .R(ap_NS_fsm19_out));
  FDRE \j_fu_110_reg[6] 
       (.C(ap_clk),
        .CE(\j_fu_110[10]_i_2_n_5 ),
        .D(j_2_fu_228_p2[6]),
        .Q(\j_fu_110_reg[10]_0 [4]),
        .R(ap_NS_fsm19_out));
  FDRE \j_fu_110_reg[7] 
       (.C(ap_clk),
        .CE(\j_fu_110[10]_i_2_n_5 ),
        .D(j_2_fu_228_p2[7]),
        .Q(\j_fu_110_reg[10]_0 [5]),
        .R(ap_NS_fsm19_out));
  FDRE \j_fu_110_reg[8] 
       (.C(ap_clk),
        .CE(\j_fu_110[10]_i_2_n_5 ),
        .D(j_2_fu_228_p2[8]),
        .Q(j_fu_110_reg[8]),
        .R(ap_NS_fsm19_out));
  FDRE \j_fu_110_reg[9] 
       (.C(ap_clk),
        .CE(\j_fu_110[10]_i_2_n_5 ),
        .D(j_2_fu_228_p2[9]),
        .Q(\j_fu_110_reg[10]_0 [6]),
        .R(ap_NS_fsm19_out));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[4]_i_1__1 
       (.I0(\icmp_ln936_reg_401_reg[0]_0 ),
        .I1(shiftReg_ce),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[4]_i_3__1 
       (.I0(\icmp_ln936_reg_401_reg[0]_0 ),
        .I1(shiftReg_ce),
        .O(\icmp_ln936_reg_401_reg[0]_1 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \phi_ln991_loc_fu_116[0]_i_1 
       (.I0(phi_ln991_reg_198),
        .I1(Q),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_phi_ln991_out_ap_vld),
        .I3(phi_ln991_loc_fu_116),
        .O(\phi_ln991_reg_198_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00E2E2E2)) 
    \phi_ln991_reg_198[0]_i_1 
       (.I0(phi_ln991_reg_198),
        .I1(\icmp_ln936_reg_401_reg[0]_0 ),
        .I2(counter_loc_0_fu_112_reg),
        .I3(\ap_CS_fsm_reg_n_5_[0] ),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_start_reg),
        .O(\phi_ln991_reg_198[0]_i_1_n_5 ));
  FDRE \phi_ln991_reg_198_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\phi_ln991_reg_198[0]_i_1_n_5 ),
        .Q(phi_ln991_reg_198),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0222FFFF02220000)) 
    \tmp_last_V_reg_405[0]_i_1 
       (.I0(\tmp_last_V_reg_405[0]_i_2_n_5 ),
        .I1(\tmp_last_V_reg_405_reg[0]_1 ),
        .I2(\tmp_last_V_reg_405_reg[0]_2 ),
        .I3(\tmp_last_V_reg_405_reg[0]_3 ),
        .I4(p_11_in),
        .I5(grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TLAST),
        .O(\tmp_last_V_reg_405[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF0000B00BFFFF)) 
    \tmp_last_V_reg_405[0]_i_14 
       (.I0(\j_fu_110_reg[10]_0 [0]),
        .I1(\tmp_last_V_reg_405[0]_i_2_0 [1]),
        .I2(\tmp_last_V_reg_405[0]_i_2_0 [2]),
        .I3(\j_fu_110_reg[10]_0 [1]),
        .I4(j_fu_110_reg[0]),
        .I5(\tmp_last_V_reg_405[0]_i_2_0 [0]),
        .O(\tmp_last_V_reg_405[0]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'h38C30800080038C3)) 
    \tmp_last_V_reg_405[0]_i_2 
       (.I0(\tmp_last_V_reg_405[0]_i_6_n_5 ),
        .I1(j_fu_110_reg[8]),
        .I2(\tmp_last_V_reg_405[0]_i_2_0 [5]),
        .I3(\tmp_last_V_reg_405_reg[0]_0 ),
        .I4(\j_fu_110_reg[10]_0 [6]),
        .I5(\tmp_last_V_reg_405[0]_i_2_0 [6]),
        .O(\tmp_last_V_reg_405[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h0F40)) 
    \tmp_last_V_reg_405[0]_i_6 
       (.I0(\j_fu_110_reg[10]_0 [7]),
        .I1(\tmp_last_V_reg_405[0]_i_2_0 [7]),
        .I2(\j_fu_110_reg[10]_0 [6]),
        .I3(\tmp_last_V_reg_405[0]_i_2_0 [6]),
        .O(\tmp_last_V_reg_405[0]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hEBBE)) 
    \tmp_last_V_reg_405[0]_i_9 
       (.I0(\tmp_last_V_reg_405[0]_i_14_n_5 ),
        .I1(j_fu_110_reg[4]),
        .I2(\tmp_last_V_reg_405[0]_i_2_0 [3]),
        .I3(\tmp_last_V_reg_405[0]_i_3 ),
        .O(\j_fu_110_reg[4]_0 ));
  FDRE \tmp_last_V_reg_405_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_last_V_reg_405[0]_i_1_n_5 ),
        .Q(grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TLAST),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80BF8080)) 
    \tmp_user_V_reg_186[0]_i_1 
       (.I0(sof_fu_108),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157_ap_start_reg),
        .I3(\icmp_ln936_reg_401_reg[0]_0 ),
        .I4(grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TUSER),
        .O(\tmp_user_V_reg_186[0]_i_1_n_5 ));
  FDRE \tmp_user_V_reg_186_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_user_V_reg_186[0]_i_1_n_5 ),
        .Q(grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TUSER),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1
   (D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    B);
  output [15:0]D;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [14:0]B;

  wire [14:0]B;
  wire [15:0]D;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;

  design_1_v_tpg_0_0_design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_1 design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_1_U
       (.B(B),
        .D(D),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_1
   (D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    B);
  output [15:0]D;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [14:0]B;

  wire [14:0]B;
  wire [15:0]D;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire p_reg_reg_n_110;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("AD"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(0),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,B,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(ap_block_pp0_stage0_subdone),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B,1'b0}),
        .INMODE({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:17],D,p_reg_reg_n_110}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w48_d16_S
   (bckgndYUV_full_n,
    bckgndYUV_empty_n,
    Q,
    out,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    internal_full_n_reg_0,
    internal_empty_n_reg_0,
    internal_empty_n4_out,
    \mOutPtr_reg[3]_0 ,
    in,
    RSTC,
    E,
    D);
  output bckgndYUV_full_n;
  output bckgndYUV_empty_n;
  output [1:0]Q;
  output [47:0]out;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input internal_empty_n_reg_0;
  input internal_empty_n4_out;
  input \mOutPtr_reg[3]_0 ;
  input [47:0]in;
  input RSTC;
  input [0:0]E;
  input [0:0]D;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire RSTC;
  wire ap_clk;
  wire ap_rst_n;
  wire bckgndYUV_empty_n;
  wire bckgndYUV_full_n;
  wire [47:0]in;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1_n_5;
  wire internal_empty_n_i_2__1_n_5;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1_n_5;
  wire internal_full_n_i_2__2_n_5;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__0_n_5 ;
  wire \mOutPtr[2]_i_1_n_5 ;
  wire \mOutPtr[3]_i_1_n_5 ;
  wire \mOutPtr[4]_i_2_n_5 ;
  wire [4:2]mOutPtr_reg;
  wire \mOutPtr_reg[3]_0 ;
  wire [47:0]out;
  wire shiftReg_ce;

  design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w48_d16_S_shiftReg_27 U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram
       (.Q({mOutPtr_reg,Q}),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hDFDFDF0000000000)) 
    internal_empty_n_i_1
       (.I0(internal_empty_n_i_2__1_n_5),
        .I1(mOutPtr_reg[4]),
        .I2(internal_empty_n_reg_0),
        .I3(internal_empty_n4_out),
        .I4(bckgndYUV_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_empty_n_i_2__1
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(internal_empty_n_i_2__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_5),
        .Q(bckgndYUV_empty_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hDDFFD5DD)) 
    internal_full_n_i_1
       (.I0(ap_rst_n),
        .I1(bckgndYUV_full_n),
        .I2(internal_full_n_i_2__2_n_5),
        .I3(shiftReg_ce),
        .I4(internal_full_n_reg_0),
        .O(internal_full_n_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    internal_full_n_i_2__2
       (.I0(mOutPtr_reg[2]),
        .I1(Q[1]),
        .I2(mOutPtr_reg[3]),
        .I3(mOutPtr_reg[4]),
        .I4(Q[0]),
        .O(internal_full_n_i_2__2_n_5));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_5),
        .Q(bckgndYUV_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'hB4D2)) 
    \mOutPtr[2]_i_1 
       (.I0(\mOutPtr_reg[3]_0 ),
        .I1(Q[0]),
        .I2(mOutPtr_reg[2]),
        .I3(Q[1]),
        .O(\mOutPtr[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'hF708EF10)) 
    \mOutPtr[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\mOutPtr_reg[3]_0 ),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAA96AAAAAAA)) 
    \mOutPtr[4]_i_2 
       (.I0(mOutPtr_reg[4]),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\mOutPtr_reg[3]_0 ),
        .O(\mOutPtr[4]_i_2_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__0_n_5 ),
        .Q(Q[0]),
        .S(RSTC));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D),
        .Q(Q[1]),
        .S(RSTC));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1_n_5 ),
        .Q(mOutPtr_reg[2]),
        .S(RSTC));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1_n_5 ),
        .Q(mOutPtr_reg[3]),
        .S(RSTC));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_2_n_5 ),
        .Q(mOutPtr_reg[4]),
        .S(RSTC));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w48_d16_S" *) 
module design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w48_d16_S_4
   (ovrlayYUV_full_n,
    ovrlayYUV_empty_n,
    internal_empty_n_reg_0,
    \int_colorFormat_reg[0] ,
    out,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[4]_0 ,
    m_axis_video_TREADY_int_regslice,
    \B_V_data_1_state[0]_i_2 ,
    Q,
    \B_V_data_1_payload_A_reg[16] ,
    \B_V_data_1_payload_A_reg[16]_0 ,
    \B_V_data_1_payload_A_reg[47] ,
    RSTC,
    E);
  output ovrlayYUV_full_n;
  output ovrlayYUV_empty_n;
  output internal_empty_n_reg_0;
  output [15:0]\int_colorFormat_reg[0] ;
  output [47:0]out;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[4]_0 ;
  input m_axis_video_TREADY_int_regslice;
  input [0:0]\B_V_data_1_state[0]_i_2 ;
  input [0:0]Q;
  input \B_V_data_1_payload_A_reg[16] ;
  input [0:0]\B_V_data_1_payload_A_reg[16]_0 ;
  input [47:0]\B_V_data_1_payload_A_reg[47] ;
  input RSTC;
  input [0:0]E;

  wire \B_V_data_1_payload_A_reg[16] ;
  wire [0:0]\B_V_data_1_payload_A_reg[16]_0 ;
  wire [47:0]\B_V_data_1_payload_A_reg[47] ;
  wire [0:0]\B_V_data_1_state[0]_i_2 ;
  wire [0:0]E;
  wire [0:0]Q;
  wire RSTC;
  wire ap_clk;
  wire ap_rst_n;
  wire [15:0]\int_colorFormat_reg[0] ;
  wire internal_empty_n_i_1__2_n_5;
  wire internal_empty_n_i_2_n_5;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__2_n_5;
  wire internal_full_n_i_2__3_n_5;
  wire \mOutPtr[0]_i_1__1_n_5 ;
  wire \mOutPtr[1]_i_1__1_n_5 ;
  wire \mOutPtr[2]_i_1__1_n_5 ;
  wire \mOutPtr[3]_i_1__1_n_5 ;
  wire \mOutPtr[4]_i_2__0_n_5 ;
  wire [4:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[4]_0 ;
  wire m_axis_video_TREADY_int_regslice;
  wire [47:0]out;
  wire ovrlayYUV_empty_n;
  wire ovrlayYUV_full_n;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'h8000)) 
    \B_V_data_1_state[0]_i_3 
       (.I0(ovrlayYUV_empty_n),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(\B_V_data_1_state[0]_i_2 ),
        .I3(Q),
        .O(internal_empty_n_reg_0));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w48_d16_S_shiftReg_26 U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram
       (.\B_V_data_1_payload_A_reg[16] (\B_V_data_1_payload_A_reg[16] ),
        .\B_V_data_1_payload_A_reg[16]_0 (\B_V_data_1_payload_A_reg[16]_0 ),
        .\B_V_data_1_payload_A_reg[47] (\B_V_data_1_payload_A_reg[47] ),
        .Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .\int_colorFormat_reg[0] (\int_colorFormat_reg[0] ),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'hAA200000)) 
    internal_empty_n_i_1__2
       (.I0(internal_empty_n_i_2_n_5),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(shiftReg_ce),
        .I3(ovrlayYUV_empty_n),
        .I4(ap_rst_n),
        .O(internal_empty_n_i_1__2_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    internal_empty_n_i_2
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(\mOutPtr_reg[4]_0 ),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .I5(mOutPtr_reg[3]),
        .O(internal_empty_n_i_2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_5),
        .Q(ovrlayYUV_empty_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hDDFFD5DD)) 
    internal_full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(ovrlayYUV_full_n),
        .I2(internal_full_n_i_2__3_n_5),
        .I3(shiftReg_ce),
        .I4(\mOutPtr_reg[1]_0 ),
        .O(internal_full_n_i_1__2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'hFFFFFF7F)) 
    internal_full_n_i_2__3
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[3]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[0]),
        .O(internal_full_n_i_2__3_n_5));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_5),
        .Q(ovrlayYUV_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    \mOutPtr[1]_i_1__1 
       (.I0(mOutPtr_reg[0]),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(shiftReg_ce),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT5 #(
    .INIT(32'h4FB0FB04)) 
    \mOutPtr[2]_i_1__1 
       (.I0(shiftReg_ce),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'h77F78808FFEF0010)) 
    \mOutPtr[3]_i_1__1 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(shiftReg_ce),
        .I4(mOutPtr_reg[3]),
        .I5(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAA96AAAAAAA)) 
    \mOutPtr[4]_i_2__0 
       (.I0(mOutPtr_reg[4]),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr_reg[0]),
        .I5(\mOutPtr_reg[4]_0 ),
        .O(\mOutPtr[4]_i_2__0_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__1_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(RSTC));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__1_n_5 ),
        .Q(mOutPtr_reg[1]),
        .S(RSTC));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__1_n_5 ),
        .Q(mOutPtr_reg[2]),
        .S(RSTC));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__1_n_5 ),
        .Q(mOutPtr_reg[3]),
        .S(RSTC));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_2__0_n_5 ),
        .Q(mOutPtr_reg[4]),
        .S(RSTC));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w48_d16_S" *) 
module design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w48_d16_S_5
   (srcYUV_full_n,
    srcYUV_empty_n,
    out,
    ap_clk,
    shiftReg_ce,
    p_0_0_0_0_0242373_lcssa386_fu_2100,
    ap_rst_n,
    internal_empty_n4_out,
    \mOutPtr_reg[3]_0 ,
    in,
    RSTC,
    E);
  output srcYUV_full_n;
  output srcYUV_empty_n;
  output [47:0]out;
  input ap_clk;
  input shiftReg_ce;
  input p_0_0_0_0_0242373_lcssa386_fu_2100;
  input ap_rst_n;
  input internal_empty_n4_out;
  input \mOutPtr_reg[3]_0 ;
  input [47:0]in;
  input RSTC;
  input [0:0]E;

  wire [0:0]E;
  wire RSTC;
  wire ap_clk;
  wire ap_rst_n;
  wire [47:0]in;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__0_n_5;
  wire internal_empty_n_i_2__0_n_5;
  wire internal_empty_n_i_3__0_n_5;
  wire internal_full_n_i_1__0_n_5;
  wire internal_full_n_i_2__1_n_5;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1__3_n_5 ;
  wire \mOutPtr[2]_i_1__0_n_5 ;
  wire \mOutPtr[3]_i_1__0_n_5 ;
  wire \mOutPtr[4]_i_2__1_n_5 ;
  wire [4:0]mOutPtr_reg;
  wire \mOutPtr_reg[3]_0 ;
  wire [47:0]out;
  wire p_0_0_0_0_0242373_lcssa386_fu_2100;
  wire shiftReg_ce;
  wire srcYUV_empty_n;
  wire srcYUV_full_n;

  design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w48_d16_S_shiftReg U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFEFEFE0000000000)) 
    internal_empty_n_i_1__0
       (.I0(mOutPtr_reg[4]),
        .I1(internal_empty_n_i_2__0_n_5),
        .I2(internal_empty_n_i_3__0_n_5),
        .I3(internal_empty_n4_out),
        .I4(srcYUV_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'hE)) 
    internal_empty_n_i_2__0
       (.I0(mOutPtr_reg[2]),
        .I1(mOutPtr_reg[3]),
        .O(internal_empty_n_i_2__0_n_5));
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    internal_empty_n_i_3__0
       (.I0(srcYUV_empty_n),
        .I1(p_0_0_0_0_0242373_lcssa386_fu_2100),
        .I2(shiftReg_ce),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[1]),
        .O(internal_empty_n_i_3__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_5),
        .Q(srcYUV_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAF8A8A8AFFFFFFFF)) 
    internal_full_n_i_1__0
       (.I0(srcYUV_full_n),
        .I1(internal_full_n_i_2__1_n_5),
        .I2(shiftReg_ce),
        .I3(p_0_0_0_0_0242373_lcssa386_fu_2100),
        .I4(srcYUV_empty_n),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    internal_full_n_i_2__1
       (.I0(mOutPtr_reg[4]),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[0]),
        .O(internal_full_n_i_2__1_n_5));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_5),
        .Q(srcYUV_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h65559AAA)) 
    \mOutPtr[1]_i_1__3 
       (.I0(mOutPtr_reg[0]),
        .I1(shiftReg_ce),
        .I2(p_0_0_0_0_0242373_lcssa386_fu_2100),
        .I3(srcYUV_empty_n),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__3_n_5 ));
  LUT6 #(
    .INIT(64'h08FFF700FFF70008)) 
    \mOutPtr[2]_i_1__0 
       (.I0(srcYUV_empty_n),
        .I1(p_0_0_0_0_0242373_lcssa386_fu_2100),
        .I2(shiftReg_ce),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[2]),
        .I5(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__0_n_5 ));
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \mOutPtr[3]_i_1__0 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(\mOutPtr_reg[3]_0 ),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__0_n_5 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \mOutPtr[4]_i_2__1 
       (.I0(mOutPtr_reg[4]),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .I4(\mOutPtr_reg[3]_0 ),
        .I5(mOutPtr_reg[2]),
        .O(\mOutPtr[4]_i_2__1_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(mOutPtr_reg[0]),
        .S(RSTC));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__3_n_5 ),
        .Q(mOutPtr_reg[1]),
        .S(RSTC));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__0_n_5 ),
        .Q(mOutPtr_reg[2]),
        .S(RSTC));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__0_n_5 ),
        .Q(mOutPtr_reg[3]),
        .S(RSTC));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_2__1_n_5 ),
        .Q(mOutPtr_reg[4]),
        .S(RSTC));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w48_d16_S_shiftReg
   (out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [47:0]out;
  input [4:0]Q;
  input shiftReg_ce;
  input [47:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire ap_clk;
  wire [47:0]in;
  wire [47:0]out;
  wire [3:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5__0 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(shiftReg_addr[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_6 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(shiftReg_addr[3]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][24]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][24]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][25]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][25]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][26]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][26]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][27]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][27]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][28]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][28]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][29]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][29]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][30]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][30]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][31]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][31]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][32]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][32]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][33]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][33]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][34]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][34]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][35]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][35]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][36]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][36]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][37]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][37]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][38]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][38]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][39]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][39]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][40]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][40]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(out[40]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][41]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][41]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(out[41]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][42]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][42]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(out[42]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][43]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][43]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(out[43]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][44]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][44]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(out[44]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][45]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][45]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(out[45]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][46]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][46]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(out[46]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][47]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][47]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(out[47]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/srcYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w48_d16_S_shiftReg" *) 
module design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w48_d16_S_shiftReg_26
   (\int_colorFormat_reg[0] ,
    out,
    Q,
    \B_V_data_1_payload_A_reg[16] ,
    \B_V_data_1_payload_A_reg[16]_0 ,
    shiftReg_ce,
    \B_V_data_1_payload_A_reg[47] ,
    ap_clk);
  output [15:0]\int_colorFormat_reg[0] ;
  output [47:0]out;
  input [4:0]Q;
  input \B_V_data_1_payload_A_reg[16] ;
  input [0:0]\B_V_data_1_payload_A_reg[16]_0 ;
  input shiftReg_ce;
  input [47:0]\B_V_data_1_payload_A_reg[47] ;
  input ap_clk;

  wire \B_V_data_1_payload_A_reg[16] ;
  wire [0:0]\B_V_data_1_payload_A_reg[16]_0 ;
  wire [47:0]\B_V_data_1_payload_A_reg[47] ;
  wire [4:0]Q;
  wire ap_clk;
  wire [15:0]\int_colorFormat_reg[0] ;
  wire [47:0]out;
  wire [3:0]shiftReg_addr;
  wire shiftReg_ce;

  LUT5 #(
    .INIT(32'hFD75A820)) 
    \B_V_data_1_payload_A[16]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[16] ),
        .I1(\B_V_data_1_payload_A_reg[16]_0 ),
        .I2(out[0]),
        .I3(out[16]),
        .I4(out[24]),
        .O(\int_colorFormat_reg[0] [0]));
  LUT5 #(
    .INIT(32'hFD75A820)) 
    \B_V_data_1_payload_A[17]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[16] ),
        .I1(\B_V_data_1_payload_A_reg[16]_0 ),
        .I2(out[1]),
        .I3(out[17]),
        .I4(out[25]),
        .O(\int_colorFormat_reg[0] [1]));
  LUT5 #(
    .INIT(32'hFD75A820)) 
    \B_V_data_1_payload_A[18]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[16] ),
        .I1(\B_V_data_1_payload_A_reg[16]_0 ),
        .I2(out[2]),
        .I3(out[18]),
        .I4(out[26]),
        .O(\int_colorFormat_reg[0] [2]));
  LUT5 #(
    .INIT(32'hFD75A820)) 
    \B_V_data_1_payload_A[19]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[16] ),
        .I1(\B_V_data_1_payload_A_reg[16]_0 ),
        .I2(out[3]),
        .I3(out[19]),
        .I4(out[27]),
        .O(\int_colorFormat_reg[0] [3]));
  LUT5 #(
    .INIT(32'hFD75A820)) 
    \B_V_data_1_payload_A[20]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[16] ),
        .I1(\B_V_data_1_payload_A_reg[16]_0 ),
        .I2(out[4]),
        .I3(out[20]),
        .I4(out[28]),
        .O(\int_colorFormat_reg[0] [4]));
  LUT5 #(
    .INIT(32'hFD75A820)) 
    \B_V_data_1_payload_A[21]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[16] ),
        .I1(\B_V_data_1_payload_A_reg[16]_0 ),
        .I2(out[5]),
        .I3(out[21]),
        .I4(out[29]),
        .O(\int_colorFormat_reg[0] [5]));
  LUT5 #(
    .INIT(32'hFD75A820)) 
    \B_V_data_1_payload_A[22]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[16] ),
        .I1(\B_V_data_1_payload_A_reg[16]_0 ),
        .I2(out[6]),
        .I3(out[22]),
        .I4(out[30]),
        .O(\int_colorFormat_reg[0] [6]));
  LUT5 #(
    .INIT(32'hFD75A820)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[16] ),
        .I1(\B_V_data_1_payload_A_reg[16]_0 ),
        .I2(out[7]),
        .I3(out[23]),
        .I4(out[31]),
        .O(\int_colorFormat_reg[0] [7]));
  LUT5 #(
    .INIT(32'hFD75A820)) 
    \B_V_data_1_payload_A[40]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[16] ),
        .I1(\B_V_data_1_payload_A_reg[16]_0 ),
        .I2(out[24]),
        .I3(out[40]),
        .I4(out[16]),
        .O(\int_colorFormat_reg[0] [8]));
  LUT5 #(
    .INIT(32'hFD75A820)) 
    \B_V_data_1_payload_A[41]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[16] ),
        .I1(\B_V_data_1_payload_A_reg[16]_0 ),
        .I2(out[25]),
        .I3(out[41]),
        .I4(out[17]),
        .O(\int_colorFormat_reg[0] [9]));
  LUT5 #(
    .INIT(32'hFD75A820)) 
    \B_V_data_1_payload_A[42]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[16] ),
        .I1(\B_V_data_1_payload_A_reg[16]_0 ),
        .I2(out[26]),
        .I3(out[42]),
        .I4(out[18]),
        .O(\int_colorFormat_reg[0] [10]));
  LUT5 #(
    .INIT(32'hFD75A820)) 
    \B_V_data_1_payload_A[43]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[16] ),
        .I1(\B_V_data_1_payload_A_reg[16]_0 ),
        .I2(out[27]),
        .I3(out[43]),
        .I4(out[19]),
        .O(\int_colorFormat_reg[0] [11]));
  LUT5 #(
    .INIT(32'hFD75A820)) 
    \B_V_data_1_payload_A[44]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[16] ),
        .I1(\B_V_data_1_payload_A_reg[16]_0 ),
        .I2(out[28]),
        .I3(out[44]),
        .I4(out[20]),
        .O(\int_colorFormat_reg[0] [12]));
  LUT5 #(
    .INIT(32'hFD75A820)) 
    \B_V_data_1_payload_A[45]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[16] ),
        .I1(\B_V_data_1_payload_A_reg[16]_0 ),
        .I2(out[29]),
        .I3(out[45]),
        .I4(out[21]),
        .O(\int_colorFormat_reg[0] [13]));
  LUT5 #(
    .INIT(32'hFD75A820)) 
    \B_V_data_1_payload_A[46]_i_1 
       (.I0(\B_V_data_1_payload_A_reg[16] ),
        .I1(\B_V_data_1_payload_A_reg[16]_0 ),
        .I2(out[30]),
        .I3(out[46]),
        .I4(out[22]),
        .O(\int_colorFormat_reg[0] [14]));
  LUT5 #(
    .INIT(32'hFD75A820)) 
    \B_V_data_1_payload_A[47]_i_2 
       (.I0(\B_V_data_1_payload_A_reg[16] ),
        .I1(\B_V_data_1_payload_A_reg[16]_0 ),
        .I2(out[31]),
        .I3(out[47]),
        .I4(out[23]),
        .O(\int_colorFormat_reg[0] [15]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3__1 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4__1 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5__1 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(shiftReg_addr[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_6__0 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(shiftReg_addr[3]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][24]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][24]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][25]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][25]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][26]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][26]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][27]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][27]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][28]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][28]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][29]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][29]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][30]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][30]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][31]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][31]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][32]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][32]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [32]),
        .Q(out[32]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][33]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][33]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [33]),
        .Q(out[33]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][34]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][34]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [34]),
        .Q(out[34]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][35]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][35]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [35]),
        .Q(out[35]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][36]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][36]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [36]),
        .Q(out[36]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][37]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][37]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [37]),
        .Q(out[37]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][38]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][38]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [38]),
        .Q(out[38]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][39]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][39]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [39]),
        .Q(out[39]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][40]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][40]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [40]),
        .Q(out[40]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][41]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][41]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [41]),
        .Q(out[41]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][42]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][42]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [42]),
        .Q(out[42]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][43]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][43]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [43]),
        .Q(out[43]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][44]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][44]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [44]),
        .Q(out[44]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][45]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][45]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [45]),
        .Q(out[45]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][46]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][46]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [46]),
        .Q(out[46]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][47]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][47]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [47]),
        .Q(out[47]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/ovrlayYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\B_V_data_1_payload_A_reg[47] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_fifo_w48_d16_S_shiftReg" *) 
module design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w48_d16_S_shiftReg_27
   (out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [47:0]out;
  input [4:0]Q;
  input shiftReg_ce;
  input [47:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire ap_clk;
  wire [47:0]in;
  wire [47:0]out;
  wire [3:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_2 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3__0 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4__0 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(shiftReg_addr[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(shiftReg_addr[3]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][24]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][24]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][25]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][25]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][26]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][26]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][27]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][27]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][28]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][28]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][29]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][29]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][30]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][30]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][31]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][31]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][32]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][32]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][33]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][33]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][34]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][34]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][35]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][35]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][36]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][36]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][37]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][37]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][38]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][38]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][39]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][39]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][40]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][40]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(out[40]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][41]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][41]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(out[41]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][42]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][42]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(out[42]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][43]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][43]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(out[43]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][44]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][44]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(out[44]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][45]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][45]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(out[45]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][46]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][46]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(out[46]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][47]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][47]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(out[47]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/bckgndYUV_U/U_design_1_v_tpg_0_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init
   (ap_rst_n_0,
    or_ln1918_2_reg_7170,
    SR,
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_ready,
    ap_loop_exit_ready_pp0_iter4_reg_reg__0,
    or_ln1918_2_fu_371_p2,
    D,
    or_ln1918_fu_353_p2,
    DI,
    S,
    \x_fu_114_reg[15] ,
    grp_tpgPatternBox_fu_305_ap_start_reg_reg,
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg_reg,
    E,
    RSTC,
    ap_clk,
    ap_rst_n,
    ap_enable_reg_pp0_iter1,
    CO,
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
    \or_ln1918_2_reg_717_reg[0] ,
    ap_loop_exit_ready_pp0_iter4_reg,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[3]_0 ,
    bckgndYUV_empty_n,
    \ap_CS_fsm_reg[3]_1 ,
    ovrlayYUV_full_n,
    ap_enable_reg_pp0_iter5,
    cmp2_i_reg_439,
    \or_ln1918_reg_710_reg[0] ,
    \or_ln1918_reg_710_reg[0]_0 ,
    \icmp_ln729_reg_706_reg[0] ,
    Q,
    grp_tpgPatternBox_fu_305_ap_start_reg,
    grp_tpgPatternBox_fu_305_ap_start_reg_reg_0);
  output ap_rst_n_0;
  output or_ln1918_2_reg_7170;
  output [0:0]SR;
  output grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_ready;
  output [1:0]ap_loop_exit_ready_pp0_iter4_reg_reg__0;
  output or_ln1918_2_fu_371_p2;
  output [14:0]D;
  output or_ln1918_fu_353_p2;
  output [7:0]DI;
  output [7:0]S;
  output [14:0]\x_fu_114_reg[15] ;
  output grp_tpgPatternBox_fu_305_ap_start_reg_reg;
  output grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg_reg;
  output [0:0]E;
  input RSTC;
  input ap_clk;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1;
  input [0:0]CO;
  input grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg;
  input \or_ln1918_2_reg_717_reg[0] ;
  input ap_loop_exit_ready_pp0_iter4_reg;
  input [1:0]\ap_CS_fsm_reg[3] ;
  input [0:0]\ap_CS_fsm_reg[3]_0 ;
  input bckgndYUV_empty_n;
  input \ap_CS_fsm_reg[3]_1 ;
  input ovrlayYUV_full_n;
  input ap_enable_reg_pp0_iter5;
  input cmp2_i_reg_439;
  input [12:0]\or_ln1918_reg_710_reg[0] ;
  input \or_ln1918_reg_710_reg[0]_0 ;
  input [15:0]\icmp_ln729_reg_706_reg[0] ;
  input [14:0]Q;
  input grp_tpgPatternBox_fu_305_ap_start_reg;
  input grp_tpgPatternBox_fu_305_ap_start_reg_reg_0;

  wire [0:0]CO;
  wire [14:0]D;
  wire [7:0]DI;
  wire [0:0]E;
  wire [14:0]Q;
  wire RSTC;
  wire [7:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[3]_i_2__0_n_5 ;
  wire [1:0]\ap_CS_fsm_reg[3] ;
  wire [0:0]\ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter5;
  wire ap_loop_exit_ready_pp0_iter4_reg;
  wire [1:0]ap_loop_exit_ready_pp0_iter4_reg_reg__0;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_5;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire bckgndYUV_empty_n;
  wire cmp2_i_reg_439;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_ready;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg_reg;
  wire grp_tpgPatternBox_fu_305_ap_start_reg;
  wire grp_tpgPatternBox_fu_305_ap_start_reg_reg;
  wire grp_tpgPatternBox_fu_305_ap_start_reg_reg_0;
  wire [15:0]\icmp_ln729_reg_706_reg[0] ;
  wire or_ln1918_2_fu_371_p2;
  wire or_ln1918_2_reg_7170;
  wire \or_ln1918_2_reg_717[0]_i_2_n_5 ;
  wire \or_ln1918_2_reg_717_reg[0] ;
  wire or_ln1918_fu_353_p2;
  wire \or_ln1918_reg_710[0]_i_10_n_5 ;
  wire \or_ln1918_reg_710[0]_i_4_n_5 ;
  wire \or_ln1918_reg_710[0]_i_5_n_5 ;
  wire \or_ln1918_reg_710[0]_i_7_n_5 ;
  wire \or_ln1918_reg_710[0]_i_8_n_5 ;
  wire \or_ln1918_reg_710[0]_i_9_n_5 ;
  wire [12:0]\or_ln1918_reg_710_reg[0] ;
  wire \or_ln1918_reg_710_reg[0]_0 ;
  wire ovrlayYUV_full_n;
  wire \x_fu_114[15]_i_10_n_5 ;
  wire \x_fu_114[15]_i_11_n_5 ;
  wire \x_fu_114[15]_i_4_n_5 ;
  wire \x_fu_114[15]_i_5_n_5 ;
  wire \x_fu_114[15]_i_6_n_5 ;
  wire \x_fu_114[15]_i_7_n_5 ;
  wire \x_fu_114[15]_i_8_n_5 ;
  wire \x_fu_114[15]_i_9_n_5 ;
  wire \x_fu_114[7]_i_2_n_5 ;
  wire \x_fu_114[7]_i_3_n_5 ;
  wire \x_fu_114[7]_i_4_n_5 ;
  wire \x_fu_114[7]_i_5_n_5 ;
  wire \x_fu_114[7]_i_6_n_5 ;
  wire \x_fu_114[7]_i_7_n_5 ;
  wire \x_fu_114[7]_i_8_n_5 ;
  wire \x_fu_114[7]_i_9_n_5 ;
  wire [14:0]\x_fu_114_reg[15] ;
  wire \x_fu_114_reg[15]_i_3_n_10 ;
  wire \x_fu_114_reg[15]_i_3_n_11 ;
  wire \x_fu_114_reg[15]_i_3_n_12 ;
  wire \x_fu_114_reg[15]_i_3_n_6 ;
  wire \x_fu_114_reg[15]_i_3_n_7 ;
  wire \x_fu_114_reg[15]_i_3_n_8 ;
  wire \x_fu_114_reg[15]_i_3_n_9 ;
  wire \x_fu_114_reg[7]_i_1_n_10 ;
  wire \x_fu_114_reg[7]_i_1_n_11 ;
  wire \x_fu_114_reg[7]_i_1_n_12 ;
  wire \x_fu_114_reg[7]_i_1_n_5 ;
  wire \x_fu_114_reg[7]_i_1_n_6 ;
  wire \x_fu_114_reg[7]_i_1_n_7 ;
  wire \x_fu_114_reg[7]_i_1_n_8 ;
  wire \x_fu_114_reg[7]_i_1_n_9 ;
  wire [7:7]\NLW_x_fu_114_reg[15]_i_3_CO_UNCONNECTED ;
  wire [0:0]\NLW_x_fu_114_reg[7]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hBAFFBABAAAAAAAAA)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(\ap_CS_fsm_reg[3] [0]),
        .I1(\ap_CS_fsm[3]_i_2__0_n_5 ),
        .I2(ap_loop_exit_ready_pp0_iter4_reg),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .I4(ap_done_cache),
        .I5(\ap_CS_fsm_reg[3] [1]),
        .O(ap_loop_exit_ready_pp0_iter4_reg_reg__0[0]));
  LUT6 #(
    .INIT(64'hEFAAEFEFAAAAAAAA)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(\ap_CS_fsm_reg[3]_0 ),
        .I1(\ap_CS_fsm[3]_i_2__0_n_5 ),
        .I2(ap_loop_exit_ready_pp0_iter4_reg),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .I4(ap_done_cache),
        .I5(\ap_CS_fsm_reg[3] [1]),
        .O(ap_loop_exit_ready_pp0_iter4_reg_reg__0[1]));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(bckgndYUV_empty_n),
        .I1(\ap_CS_fsm_reg[3]_1 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ovrlayYUV_full_n),
        .I4(ap_enable_reg_pp0_iter5),
        .O(\ap_CS_fsm[3]_i_2__0_n_5 ));
  LUT4 #(
    .INIT(16'h7530)) 
    ap_done_cache_i_1__1
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .I1(\ap_CS_fsm[3]_i_2__0_n_5 ),
        .I2(ap_loop_exit_ready_pp0_iter4_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_5),
        .Q(ap_done_cache),
        .R(RSTC));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT5 #(
    .INIT(32'h8888A000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(CO),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .I4(\ap_CS_fsm[3]_i_2__0_n_5 ),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1
       (.I0(\ap_CS_fsm[3]_i_2__0_n_5 ),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .I2(CO),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT5 #(
    .INIT(32'hF3BBF3FB)) 
    ap_loop_init_int_i_1__1
       (.I0(ap_loop_exit_ready_pp0_iter4_reg),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(\ap_CS_fsm[3]_i_2__0_n_5 ),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .O(ap_loop_init_int_i_1__1_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT4 #(
    .INIT(16'hFFC8)) 
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg_i_1
       (.I0(CO),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .I2(\ap_CS_fsm[3]_i_2__0_n_5 ),
        .I3(\ap_CS_fsm_reg[3]_0 ),
        .O(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT5 #(
    .INIT(32'hA3A0A0A0)) 
    grp_tpgPatternBox_fu_305_ap_start_reg_i_1
       (.I0(grp_tpgPatternBox_fu_305_ap_start_reg),
        .I1(grp_tpgPatternBox_fu_305_ap_start_reg_reg_0),
        .I2(\ap_CS_fsm[3]_i_2__0_n_5 ),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .I4(CO),
        .O(grp_tpgPatternBox_fu_305_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln729_fu_341_p2_carry_i_1
       (.I0(\icmp_ln729_reg_706_reg[0] [15]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[14]),
        .I4(\icmp_ln729_reg_706_reg[0] [14]),
        .I5(Q[13]),
        .O(DI[7]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln729_fu_341_p2_carry_i_10
       (.I0(Q[12]),
        .I1(\icmp_ln729_reg_706_reg[0] [13]),
        .I2(Q[11]),
        .I3(ap_loop_init_int),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .I5(\icmp_ln729_reg_706_reg[0] [12]),
        .O(S[6]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln729_fu_341_p2_carry_i_11
       (.I0(Q[10]),
        .I1(\icmp_ln729_reg_706_reg[0] [11]),
        .I2(Q[9]),
        .I3(ap_loop_init_int),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .I5(\icmp_ln729_reg_706_reg[0] [10]),
        .O(S[5]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln729_fu_341_p2_carry_i_12
       (.I0(Q[8]),
        .I1(\icmp_ln729_reg_706_reg[0] [9]),
        .I2(Q[7]),
        .I3(ap_loop_init_int),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .I5(\icmp_ln729_reg_706_reg[0] [8]),
        .O(S[4]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln729_fu_341_p2_carry_i_13
       (.I0(Q[6]),
        .I1(\icmp_ln729_reg_706_reg[0] [7]),
        .I2(Q[5]),
        .I3(ap_loop_init_int),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .I5(\icmp_ln729_reg_706_reg[0] [6]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln729_fu_341_p2_carry_i_14
       (.I0(Q[4]),
        .I1(\icmp_ln729_reg_706_reg[0] [5]),
        .I2(Q[3]),
        .I3(ap_loop_init_int),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .I5(\icmp_ln729_reg_706_reg[0] [4]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln729_fu_341_p2_carry_i_15
       (.I0(Q[2]),
        .I1(\icmp_ln729_reg_706_reg[0] [3]),
        .I2(Q[1]),
        .I3(ap_loop_init_int),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .I5(\icmp_ln729_reg_706_reg[0] [2]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h04445111)) 
    icmp_ln729_fu_341_p2_carry_i_16
       (.I0(\icmp_ln729_reg_706_reg[0] [0]),
        .I1(Q[0]),
        .I2(ap_loop_init_int),
        .I3(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .I4(\icmp_ln729_reg_706_reg[0] [1]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln729_fu_341_p2_carry_i_2
       (.I0(\icmp_ln729_reg_706_reg[0] [13]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[12]),
        .I4(\icmp_ln729_reg_706_reg[0] [12]),
        .I5(Q[11]),
        .O(DI[6]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln729_fu_341_p2_carry_i_3
       (.I0(\icmp_ln729_reg_706_reg[0] [11]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[10]),
        .I4(\icmp_ln729_reg_706_reg[0] [10]),
        .I5(Q[9]),
        .O(DI[5]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln729_fu_341_p2_carry_i_4
       (.I0(\icmp_ln729_reg_706_reg[0] [9]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[8]),
        .I4(\icmp_ln729_reg_706_reg[0] [8]),
        .I5(Q[7]),
        .O(DI[4]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln729_fu_341_p2_carry_i_5
       (.I0(\icmp_ln729_reg_706_reg[0] [7]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[6]),
        .I4(\icmp_ln729_reg_706_reg[0] [6]),
        .I5(Q[5]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln729_fu_341_p2_carry_i_6
       (.I0(\icmp_ln729_reg_706_reg[0] [5]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[4]),
        .I4(\icmp_ln729_reg_706_reg[0] [4]),
        .I5(Q[3]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln729_fu_341_p2_carry_i_7
       (.I0(\icmp_ln729_reg_706_reg[0] [3]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[2]),
        .I4(\icmp_ln729_reg_706_reg[0] [2]),
        .I5(Q[1]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'hEAFF80AA)) 
    icmp_ln729_fu_341_p2_carry_i_8
       (.I0(\icmp_ln729_reg_706_reg[0] [1]),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[0]),
        .I4(\icmp_ln729_reg_706_reg[0] [0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln729_fu_341_p2_carry_i_9
       (.I0(Q[14]),
        .I1(\icmp_ln729_reg_706_reg[0] [15]),
        .I2(Q[13]),
        .I3(ap_loop_init_int),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .I5(\icmp_ln729_reg_706_reg[0] [14]),
        .O(S[7]));
  LUT6 #(
    .INIT(64'hAAAAAAEBAAAAAAAA)) 
    \or_ln1918_2_reg_717[0]_i_1 
       (.I0(cmp2_i_reg_439),
        .I1(D[14]),
        .I2(\or_ln1918_reg_710_reg[0] [12]),
        .I3(\or_ln1918_2_reg_717[0]_i_2_n_5 ),
        .I4(\or_ln1918_reg_710[0]_i_5_n_5 ),
        .I5(\or_ln1918_reg_710_reg[0]_0 ),
        .O(or_ln1918_2_fu_371_p2));
  LUT6 #(
    .INIT(64'hBFFBFFFFFFFFBFFB)) 
    \or_ln1918_2_reg_717[0]_i_2 
       (.I0(\or_ln1918_reg_710[0]_i_7_n_5 ),
        .I1(\or_ln1918_reg_710_reg[0] [0]),
        .I2(D[0]),
        .I3(\or_ln1918_reg_710_reg[0] [1]),
        .I4(D[1]),
        .I5(\or_ln1918_reg_710_reg[0] [2]),
        .O(\or_ln1918_2_reg_717[0]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h04)) 
    \or_ln1918_reg_710[0]_i_1 
       (.I0(\ap_CS_fsm[3]_i_2__0_n_5 ),
        .I1(CO),
        .I2(\or_ln1918_2_reg_717_reg[0] ),
        .O(or_ln1918_2_reg_7170));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \or_ln1918_reg_710[0]_i_10 
       (.I0(Q[8]),
        .I1(\or_ln1918_reg_710_reg[0] [9]),
        .I2(Q[10]),
        .I3(ap_loop_init_int),
        .I4(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .I5(\or_ln1918_reg_710_reg[0] [11]),
        .O(\or_ln1918_reg_710[0]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAEBAAAAAAAA)) 
    \or_ln1918_reg_710[0]_i_2 
       (.I0(cmp2_i_reg_439),
        .I1(D[14]),
        .I2(\or_ln1918_reg_710_reg[0] [12]),
        .I3(\or_ln1918_reg_710[0]_i_4_n_5 ),
        .I4(\or_ln1918_reg_710[0]_i_5_n_5 ),
        .I5(\or_ln1918_reg_710_reg[0]_0 ),
        .O(or_ln1918_fu_353_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \or_ln1918_reg_710[0]_i_4 
       (.I0(D[0]),
        .I1(\or_ln1918_reg_710_reg[0] [1]),
        .I2(D[1]),
        .I3(\or_ln1918_reg_710_reg[0] [2]),
        .I4(\or_ln1918_reg_710_reg[0] [0]),
        .I5(\or_ln1918_reg_710[0]_i_7_n_5 ),
        .O(\or_ln1918_reg_710[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDEBBFF9A)) 
    \or_ln1918_reg_710[0]_i_5 
       (.I0(\or_ln1918_reg_710_reg[0] [10]),
        .I1(\or_ln1918_reg_710[0]_i_8_n_5 ),
        .I2(Q[9]),
        .I3(\or_ln1918_reg_710_reg[0] [8]),
        .I4(Q[7]),
        .I5(\or_ln1918_reg_710[0]_i_9_n_5 ),
        .O(\or_ln1918_reg_710[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \or_ln1918_reg_710[0]_i_7 
       (.I0(D[4]),
        .I1(\or_ln1918_reg_710_reg[0] [5]),
        .I2(\or_ln1918_reg_710_reg[0] [3]),
        .I3(D[2]),
        .I4(\or_ln1918_reg_710_reg[0] [4]),
        .I5(D[3]),
        .O(\or_ln1918_reg_710[0]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \or_ln1918_reg_710[0]_i_8 
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\or_ln1918_reg_710[0]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDEBBFF9A)) 
    \or_ln1918_reg_710[0]_i_9 
       (.I0(\or_ln1918_reg_710_reg[0] [7]),
        .I1(\or_ln1918_reg_710[0]_i_8_n_5 ),
        .I2(Q[6]),
        .I3(\or_ln1918_reg_710_reg[0] [6]),
        .I4(Q[5]),
        .I5(\or_ln1918_reg_710[0]_i_10_n_5 ),
        .O(\or_ln1918_reg_710[0]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_2_reg_701[10]_i_1 
       (.I0(Q[9]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .O(D[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_2_reg_701[11]_i_1 
       (.I0(Q[10]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_2_reg_701[12]_i_1 
       (.I0(Q[11]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_2_reg_701[13]_i_1 
       (.I0(Q[12]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_2_reg_701[14]_i_1 
       (.I0(Q[13]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_2_reg_701[15]_i_1 
       (.I0(Q[14]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_2_reg_701[1]_i_1 
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_2_reg_701[2]_i_1 
       (.I0(Q[1]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_2_reg_701[3]_i_1 
       (.I0(Q[2]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_2_reg_701[4]_i_1 
       (.I0(Q[3]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_2_reg_701[5]_i_1 
       (.I0(Q[4]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_2_reg_701[6]_i_1 
       (.I0(Q[5]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_2_reg_701[7]_i_1 
       (.I0(Q[6]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_2_reg_701[8]_i_1 
       (.I0(Q[7]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_2_reg_701[9]_i_1 
       (.I0(Q[8]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \x_fu_114[15]_i_1 
       (.I0(ap_loop_init_int),
        .I1(CO),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .I3(\ap_CS_fsm[3]_i_2__0_n_5 ),
        .O(SR));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_114[15]_i_10 
       (.I0(Q[8]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .O(\x_fu_114[15]_i_10_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_114[15]_i_11 
       (.I0(Q[7]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .O(\x_fu_114[15]_i_11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \x_fu_114[15]_i_2 
       (.I0(\ap_CS_fsm[3]_i_2__0_n_5 ),
        .I1(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .I2(CO),
        .O(E));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_114[15]_i_4 
       (.I0(Q[14]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .O(\x_fu_114[15]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_114[15]_i_5 
       (.I0(Q[13]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .O(\x_fu_114[15]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_114[15]_i_6 
       (.I0(Q[12]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .O(\x_fu_114[15]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_114[15]_i_7 
       (.I0(Q[11]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .O(\x_fu_114[15]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_114[15]_i_8 
       (.I0(Q[10]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .O(\x_fu_114[15]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_114[15]_i_9 
       (.I0(Q[9]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .O(\x_fu_114[15]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_114[7]_i_2 
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .O(\x_fu_114[7]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_114[7]_i_3 
       (.I0(Q[6]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .O(\x_fu_114[7]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_114[7]_i_4 
       (.I0(Q[5]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .O(\x_fu_114[7]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_114[7]_i_5 
       (.I0(Q[4]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .O(\x_fu_114[7]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_114[7]_i_6 
       (.I0(Q[3]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .O(\x_fu_114[7]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_114[7]_i_7 
       (.I0(Q[2]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .O(\x_fu_114[7]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_114[7]_i_8 
       (.I0(Q[1]),
        .I1(ap_loop_init_int),
        .I2(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .O(\x_fu_114[7]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \x_fu_114[7]_i_9 
       (.I0(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[0]),
        .O(\x_fu_114[7]_i_9_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \x_fu_114_reg[15]_i_3 
       (.CI(\x_fu_114_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_x_fu_114_reg[15]_i_3_CO_UNCONNECTED [7],\x_fu_114_reg[15]_i_3_n_6 ,\x_fu_114_reg[15]_i_3_n_7 ,\x_fu_114_reg[15]_i_3_n_8 ,\x_fu_114_reg[15]_i_3_n_9 ,\x_fu_114_reg[15]_i_3_n_10 ,\x_fu_114_reg[15]_i_3_n_11 ,\x_fu_114_reg[15]_i_3_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_114_reg[15] [14:7]),
        .S({\x_fu_114[15]_i_4_n_5 ,\x_fu_114[15]_i_5_n_5 ,\x_fu_114[15]_i_6_n_5 ,\x_fu_114[15]_i_7_n_5 ,\x_fu_114[15]_i_8_n_5 ,\x_fu_114[15]_i_9_n_5 ,\x_fu_114[15]_i_10_n_5 ,\x_fu_114[15]_i_11_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \x_fu_114_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\x_fu_114_reg[7]_i_1_n_5 ,\x_fu_114_reg[7]_i_1_n_6 ,\x_fu_114_reg[7]_i_1_n_7 ,\x_fu_114_reg[7]_i_1_n_8 ,\x_fu_114_reg[7]_i_1_n_9 ,\x_fu_114_reg[7]_i_1_n_10 ,\x_fu_114_reg[7]_i_1_n_11 ,\x_fu_114_reg[7]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\x_fu_114[7]_i_2_n_5 ,1'b0}),
        .O({\x_fu_114_reg[15] [6:0],\NLW_x_fu_114_reg[7]_i_1_O_UNCONNECTED [0]}),
        .S({\x_fu_114[7]_i_3_n_5 ,\x_fu_114[7]_i_4_n_5 ,\x_fu_114[7]_i_5_n_5 ,\x_fu_114[7]_i_6_n_5 ,\x_fu_114[7]_i_7_n_5 ,\x_fu_114[7]_i_8_n_5 ,\x_fu_114[7]_i_9_n_5 ,1'b0}));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init" *) 
module design_1_v_tpg_0_0_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init_28
   (\axi_last_V_fu_112_reg[0] ,
    internal_empty_n_reg,
    \ap_CS_fsm_reg[5] ,
    internal_empty_n4_out,
    E,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_0,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_1,
    D,
    internal_full_n_reg,
    \ap_CS_fsm_reg[5]_0 ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_2,
    SR,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_3,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_4,
    RSTC,
    ap_clk,
    \eol_reg_191_reg[0] ,
    \eol_reg_191_reg[0]_0 ,
    ap_enable_reg_pp0_iter1,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_eol_out,
    p_0_0_0_0_0242373_lcssa386_fu_2100,
    srcYUV_empty_n,
    Q,
    s_axis_video_TVALID_int_regslice,
    srcYUV_full_n,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg,
    \j_fu_104_reg[0] ,
    sof_fu_110,
    \j_fu_104_reg[10] ,
    \j_fu_104[10]_i_4_0 ,
    B_V_data_1_sel_rd_reg,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_s_axis_video_TREADY,
    B_V_data_1_sel_rd_reg_0,
    ap_NS_fsm13_out,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg0,
    ap_rst_n);
  output \axi_last_V_fu_112_reg[0] ;
  output internal_empty_n_reg;
  output \ap_CS_fsm_reg[5] ;
  output internal_empty_n4_out;
  output [0:0]E;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg;
  output [0:0]grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_0;
  output [0:0]grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_1;
  output [10:0]D;
  output internal_full_n_reg;
  output \ap_CS_fsm_reg[5]_0 ;
  output [1:0]grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_2;
  output [0:0]SR;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_3;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_4;
  input RSTC;
  input ap_clk;
  input \eol_reg_191_reg[0] ;
  input \eol_reg_191_reg[0]_0 ;
  input ap_enable_reg_pp0_iter1;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_eol_out;
  input p_0_0_0_0_0242373_lcssa386_fu_2100;
  input srcYUV_empty_n;
  input [1:0]Q;
  input s_axis_video_TVALID_int_regslice;
  input srcYUV_full_n;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg;
  input \j_fu_104_reg[0] ;
  input sof_fu_110;
  input [10:0]\j_fu_104_reg[10] ;
  input [10:0]\j_fu_104[10]_i_4_0 ;
  input B_V_data_1_sel_rd_reg;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_s_axis_video_TREADY;
  input [0:0]B_V_data_1_sel_rd_reg_0;
  input ap_NS_fsm13_out;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg0;
  input ap_rst_n;

  wire B_V_data_1_sel_rd_reg;
  wire [0:0]B_V_data_1_sel_rd_reg_0;
  wire \B_V_data_1_state[1]_i_5_n_5 ;
  wire [10:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire RSTC;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire ap_NS_fsm13_out;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__2_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__2_n_5;
  wire ap_rst_n;
  wire \axi_last_V_fu_112_reg[0] ;
  wire \eol_reg_191_reg[0] ;
  wire \eol_reg_191_reg[0]_0 ;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg0;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg;
  wire [0:0]grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_0;
  wire [0:0]grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_1;
  wire [1:0]grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_2;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_3;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_4;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_eol_out;
  wire icmp_ln805_fu_231_p2;
  wire internal_empty_n4_out;
  wire internal_empty_n_reg;
  wire internal_full_n_reg;
  wire \j_fu_104[10]_i_10_n_5 ;
  wire \j_fu_104[10]_i_11_n_5 ;
  wire \j_fu_104[10]_i_12_n_5 ;
  wire \j_fu_104[10]_i_13_n_5 ;
  wire [10:0]\j_fu_104[10]_i_4_0 ;
  wire \j_fu_104[10]_i_5_n_5 ;
  wire \j_fu_104[10]_i_6_n_5 ;
  wire \j_fu_104[10]_i_8_n_5 ;
  wire \j_fu_104[10]_i_9_n_5 ;
  wire \j_fu_104[6]_i_2_n_5 ;
  wire \j_fu_104[8]_i_2_n_5 ;
  wire \j_fu_104[8]_i_3_n_5 ;
  wire \j_fu_104[9]_i_2_n_5 ;
  wire \j_fu_104_reg[0] ;
  wire [10:0]\j_fu_104_reg[10] ;
  wire p_0_0_0_0_0242373_lcssa386_fu_2100;
  wire s_axis_video_TVALID_int_regslice;
  wire sof_fu_110;
  wire srcYUV_empty_n;
  wire srcYUV_full_n;

  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \B_V_data_1_state[1]_i_3 
       (.I0(B_V_data_1_sel_rd_reg),
        .I1(Q[0]),
        .I2(\B_V_data_1_state[1]_i_5_n_5 ),
        .I3(Q[1]),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_s_axis_video_TREADY),
        .I5(B_V_data_1_sel_rd_reg_0),
        .O(\ap_CS_fsm_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h0000000000E00000)) 
    \B_V_data_1_state[1]_i_5 
       (.I0(srcYUV_full_n),
        .I1(\j_fu_104_reg[0] ),
        .I2(s_axis_video_TVALID_int_regslice),
        .I3(icmp_ln805_fu_231_p2),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg),
        .I5(\j_fu_104[10]_i_6_n_5 ),
        .O(\B_V_data_1_state[1]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h00A8000000000000)) 
    \SRL_SIG_reg[15][0]_srl16_i_1__0 
       (.I0(Q[0]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg),
        .I2(s_axis_video_TVALID_int_regslice),
        .I3(\eol_reg_191_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(srcYUV_full_n),
        .O(\ap_CS_fsm_reg[5] ));
  LUT6 #(
    .INIT(64'hFFC4FFF7FF00FF00)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(icmp_ln805_fu_231_p2),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg),
        .I2(\j_fu_104[10]_i_5_n_5 ),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg0),
        .I4(ap_done_cache),
        .I5(Q[0]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_2[0]));
  LUT6 #(
    .INIT(64'hFF3BFF08FF00FF00)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(icmp_ln805_fu_231_p2),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg),
        .I2(\j_fu_104[10]_i_5_n_5 ),
        .I3(ap_NS_fsm13_out),
        .I4(ap_done_cache),
        .I5(Q[0]),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_2[1]));
  LUT4 #(
    .INIT(16'h3B08)) 
    ap_done_cache_i_1__2
       (.I0(icmp_ln805_fu_231_p2),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg),
        .I2(\j_fu_104[10]_i_5_n_5 ),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__2_n_5),
        .Q(ap_done_cache),
        .R(RSTC));
  LUT5 #(
    .INIT(32'hF4040000)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(icmp_ln805_fu_231_p2),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg),
        .I2(\j_fu_104[10]_i_5_n_5 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_rst_n),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_3));
  LUT5 #(
    .INIT(32'hFB08FFFF)) 
    ap_loop_init_int_i_1__2
       (.I0(icmp_ln805_fu_231_p2),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg),
        .I2(\j_fu_104[10]_i_5_n_5 ),
        .I3(ap_loop_init_int),
        .I4(ap_rst_n),
        .O(ap_loop_init_int_i_1__2_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__2_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \axi_data_V_fu_108[47]_i_1 
       (.I0(\j_fu_104[10]_i_5_n_5 ),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\j_fu_104[10]_i_6_n_5 ),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_1),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_0));
  LUT3 #(
    .INIT(8'hFB)) 
    \axi_data_V_fu_108[47]_i_3 
       (.I0(icmp_ln805_fu_231_p2),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg),
        .I2(\j_fu_104[10]_i_6_n_5 ),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'hFF000000FF00EF20)) 
    \eol_reg_191[0]_i_1 
       (.I0(\eol_reg_191_reg[0] ),
        .I1(\eol_reg_191_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_eol_out),
        .I4(\j_fu_104[10]_i_5_n_5 ),
        .I5(\j_fu_104[8]_i_3_n_5 ),
        .O(\axi_last_V_fu_112_reg[0] ));
  LUT4 #(
    .INIT(16'hFFC4)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_i_1
       (.I0(icmp_ln805_fu_231_p2),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg),
        .I2(\j_fu_104[10]_i_5_n_5 ),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg0),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_4));
  LUT6 #(
    .INIT(64'hAA8AAA8AAA8AFF00)) 
    \icmp_ln805_reg_455[0]_i_1 
       (.I0(icmp_ln805_fu_231_p2),
        .I1(srcYUV_full_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\eol_reg_191_reg[0]_0 ),
        .I4(s_axis_video_TVALID_int_regslice),
        .I5(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg),
        .O(internal_full_n_reg));
  LUT3 #(
    .INIT(8'h2A)) 
    internal_empty_n_i_4__0
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(p_0_0_0_0_0242373_lcssa386_fu_2100),
        .I2(srcYUV_empty_n),
        .O(internal_empty_n4_out));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_104[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_104_reg[10] [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h0800)) 
    \j_fu_104[10]_i_1 
       (.I0(icmp_ln805_fu_231_p2),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg),
        .I2(\j_fu_104[10]_i_5_n_5 ),
        .I3(ap_loop_init_int),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFDEBBFF9A)) 
    \j_fu_104[10]_i_10 
       (.I0(\j_fu_104[10]_i_4_0 [1]),
        .I1(\j_fu_104[8]_i_3_n_5 ),
        .I2(\j_fu_104_reg[10] [1]),
        .I3(\j_fu_104[10]_i_4_0 [0]),
        .I4(\j_fu_104_reg[10] [0]),
        .I5(\j_fu_104[10]_i_13_n_5 ),
        .O(\j_fu_104[10]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \j_fu_104[10]_i_11 
       (.I0(\j_fu_104_reg[10] [4]),
        .I1(\j_fu_104[10]_i_4_0 [4]),
        .I2(\j_fu_104_reg[10] [5]),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg),
        .I5(\j_fu_104[10]_i_4_0 [5]),
        .O(\j_fu_104[10]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \j_fu_104[10]_i_12 
       (.I0(\j_fu_104_reg[10] [6]),
        .I1(\j_fu_104[10]_i_4_0 [6]),
        .I2(\j_fu_104_reg[10] [8]),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg),
        .I5(\j_fu_104[10]_i_4_0 [8]),
        .O(\j_fu_104[10]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \j_fu_104[10]_i_13 
       (.I0(\j_fu_104_reg[10] [9]),
        .I1(\j_fu_104[10]_i_4_0 [9]),
        .I2(\j_fu_104_reg[10] [7]),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg),
        .I5(\j_fu_104[10]_i_4_0 [7]),
        .O(\j_fu_104[10]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h4440444044400000)) 
    \j_fu_104[10]_i_2 
       (.I0(icmp_ln805_fu_231_p2),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg),
        .I2(\j_fu_104[10]_i_6_n_5 ),
        .I3(s_axis_video_TVALID_int_regslice),
        .I4(\j_fu_104_reg[0] ),
        .I5(srcYUV_full_n),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_1));
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \j_fu_104[10]_i_3 
       (.I0(\j_fu_104_reg[10] [10]),
        .I1(\j_fu_104_reg[10] [8]),
        .I2(\j_fu_104[10]_i_8_n_5 ),
        .I3(\j_fu_104_reg[10] [9]),
        .I4(ap_loop_init_int),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h0000000000202202)) 
    \j_fu_104[10]_i_4 
       (.I0(\j_fu_104[10]_i_9_n_5 ),
        .I1(\j_fu_104[10]_i_10_n_5 ),
        .I2(\j_fu_104_reg[10] [3]),
        .I3(\j_fu_104[8]_i_3_n_5 ),
        .I4(\j_fu_104[10]_i_4_0 [3]),
        .I5(\j_fu_104[10]_i_11_n_5 ),
        .O(icmp_ln805_fu_231_p2));
  LUT5 #(
    .INIT(32'h11111F11)) 
    \j_fu_104[10]_i_5 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg),
        .I1(s_axis_video_TVALID_int_regslice),
        .I2(\eol_reg_191_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(srcYUV_full_n),
        .O(\j_fu_104[10]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hCECECECECFC0CECE)) 
    \j_fu_104[10]_i_6 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_eol_out),
        .I1(sof_fu_110),
        .I2(\j_fu_104[8]_i_3_n_5 ),
        .I3(\eol_reg_191_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\eol_reg_191_reg[0]_0 ),
        .O(\j_fu_104[10]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h2A00000000000000)) 
    \j_fu_104[10]_i_8 
       (.I0(\j_fu_104_reg[10] [7]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(\j_fu_104_reg[10] [5]),
        .I4(\j_fu_104[8]_i_2_n_5 ),
        .I5(\j_fu_104_reg[10] [6]),
        .O(\j_fu_104[10]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h0000000021440065)) 
    \j_fu_104[10]_i_9 
       (.I0(\j_fu_104[10]_i_4_0 [10]),
        .I1(\j_fu_104[8]_i_3_n_5 ),
        .I2(\j_fu_104_reg[10] [10]),
        .I3(\j_fu_104[10]_i_4_0 [2]),
        .I4(\j_fu_104_reg[10] [2]),
        .I5(\j_fu_104[10]_i_12_n_5 ),
        .O(\j_fu_104[10]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \j_fu_104[1]_i_1 
       (.I0(\j_fu_104_reg[10] [0]),
        .I1(ap_loop_init_int),
        .I2(\j_fu_104_reg[10] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \j_fu_104[2]_i_1 
       (.I0(\j_fu_104_reg[10] [2]),
        .I1(\j_fu_104_reg[10] [1]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_104_reg[10] [0]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'h060A0A0A)) 
    \j_fu_104[3]_i_1 
       (.I0(\j_fu_104_reg[10] [3]),
        .I1(\j_fu_104_reg[10] [0]),
        .I2(ap_loop_init_int),
        .I3(\j_fu_104_reg[10] [1]),
        .I4(\j_fu_104_reg[10] [2]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h006A00AA00AA00AA)) 
    \j_fu_104[4]_i_1 
       (.I0(\j_fu_104_reg[10] [4]),
        .I1(\j_fu_104_reg[10] [2]),
        .I2(\j_fu_104_reg[10] [1]),
        .I3(\j_fu_104[8]_i_3_n_5 ),
        .I4(\j_fu_104_reg[10] [0]),
        .I5(\j_fu_104_reg[10] [3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'hB444)) 
    \j_fu_104[5]_i_1 
       (.I0(ap_loop_init_int),
        .I1(\j_fu_104_reg[10] [5]),
        .I2(\j_fu_104[6]_i_2_n_5 ),
        .I3(\j_fu_104_reg[10] [4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \j_fu_104[6]_i_1 
       (.I0(\j_fu_104_reg[10] [6]),
        .I1(\j_fu_104_reg[10] [4]),
        .I2(\j_fu_104[6]_i_2_n_5 ),
        .I3(\j_fu_104_reg[10] [5]),
        .I4(ap_loop_init_int),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    \j_fu_104[6]_i_2 
       (.I0(\j_fu_104_reg[10] [3]),
        .I1(\j_fu_104_reg[10] [0]),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(\j_fu_104_reg[10] [1]),
        .I5(\j_fu_104_reg[10] [2]),
        .O(\j_fu_104[6]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h12222222)) 
    \j_fu_104[7]_i_1 
       (.I0(\j_fu_104_reg[10] [7]),
        .I1(ap_loop_init_int),
        .I2(\j_fu_104_reg[10] [5]),
        .I3(\j_fu_104[8]_i_2_n_5 ),
        .I4(\j_fu_104_reg[10] [6]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h00006AAA0000AAAA)) 
    \j_fu_104[8]_i_1 
       (.I0(\j_fu_104_reg[10] [8]),
        .I1(\j_fu_104_reg[10] [6]),
        .I2(\j_fu_104[8]_i_2_n_5 ),
        .I3(\j_fu_104_reg[10] [5]),
        .I4(\j_fu_104[8]_i_3_n_5 ),
        .I5(\j_fu_104_reg[10] [7]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \j_fu_104[8]_i_2 
       (.I0(\j_fu_104_reg[10] [4]),
        .I1(\j_fu_104_reg[10] [2]),
        .I2(\j_fu_104_reg[10] [1]),
        .I3(\j_fu_104[8]_i_3_n_5 ),
        .I4(\j_fu_104_reg[10] [0]),
        .I5(\j_fu_104_reg[10] [3]),
        .O(\j_fu_104[8]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_104[8]_i_3 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\j_fu_104[8]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h12222222)) 
    \j_fu_104[9]_i_1 
       (.I0(\j_fu_104_reg[10] [9]),
        .I1(ap_loop_init_int),
        .I2(\j_fu_104_reg[10] [7]),
        .I3(\j_fu_104[9]_i_2_n_5 ),
        .I4(\j_fu_104_reg[10] [8]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    \j_fu_104[9]_i_2 
       (.I0(\j_fu_104_reg[10] [6]),
        .I1(\j_fu_104_reg[10] [4]),
        .I2(\j_fu_104[6]_i_2_n_5 ),
        .I3(\j_fu_104_reg[10] [5]),
        .I4(ap_loop_init_int),
        .I5(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg),
        .O(\j_fu_104[9]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \mOutPtr[4]_i_1__0 
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(p_0_0_0_0_0242373_lcssa386_fu_2100),
        .I2(srcYUV_empty_n),
        .O(E));
  LUT3 #(
    .INIT(8'hBF)) 
    \mOutPtr[4]_i_3__0 
       (.I0(\ap_CS_fsm_reg[5] ),
        .I1(p_0_0_0_0_0242373_lcssa386_fu_2100),
        .I2(srcYUV_empty_n),
        .O(internal_empty_n_reg));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init" *) 
module design_1_v_tpg_0_0_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init_29
   (ap_done_cache,
    D,
    RSTC,
    ap_done_cache_reg_0,
    ap_clk,
    \ap_CS_fsm_reg[2] ,
    Q,
    ap_done_reg1,
    \ap_CS_fsm_reg[3] );
  output ap_done_cache;
  output [1:0]D;
  input RSTC;
  input ap_done_cache_reg_0;
  input ap_clk;
  input \ap_CS_fsm_reg[2] ;
  input [1:0]Q;
  input ap_done_reg1;
  input \ap_CS_fsm_reg[3] ;

  wire [1:0]D;
  wire [1:0]Q;
  wire RSTC;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg_0;
  wire ap_done_reg1;

  LUT6 #(
    .INIT(64'h4F444F4F44444444)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(Q[0]),
        .I2(ap_done_reg1),
        .I3(\ap_CS_fsm_reg[3] ),
        .I4(ap_done_cache),
        .I5(Q[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hAA08)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(Q[1]),
        .I1(ap_done_cache),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(ap_done_reg1),
        .O(D[1]));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_reg_0),
        .Q(ap_done_cache),
        .R(RSTC));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init" *) 
module design_1_v_tpg_0_0_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init_30
   (E,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_s_axis_video_TREADY,
    D,
    \ap_CS_fsm_reg[8] ,
    \B_V_data_1_state_reg[0] ,
    \axi_last_V_4_reg_97_reg[0] ,
    \ap_CS_fsm_reg[7] ,
    RSTC,
    ap_clk,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_data_V_out_ap_vld,
    Q,
    eol_1_reg_108,
    ap_rst_n,
    s_axis_video_TVALID_int_regslice,
    eol_0_lcssa_reg_169,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_ap_start_reg,
    s_axis_video_TLAST_int_regslice,
    axi_4_2_lcssa_reg_158,
    axi_last_V_4_loc_fu_86);
  output [0:0]E;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_s_axis_video_TREADY;
  output [1:0]D;
  output \ap_CS_fsm_reg[8] ;
  output \B_V_data_1_state_reg[0] ;
  output \axi_last_V_4_reg_97_reg[0] ;
  output \ap_CS_fsm_reg[7] ;
  input RSTC;
  input ap_clk;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_data_V_out_ap_vld;
  input [2:0]Q;
  input eol_1_reg_108;
  input ap_rst_n;
  input s_axis_video_TVALID_int_regslice;
  input eol_0_lcssa_reg_169;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_ap_start_reg;
  input s_axis_video_TLAST_int_regslice;
  input axi_4_2_lcssa_reg_158;
  input axi_last_V_4_loc_fu_86;

  wire \B_V_data_1_state_reg[0] ;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire RSTC;
  wire \ap_CS_fsm_reg[7] ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_5;
  wire ap_done_reg1;
  wire ap_done_reg3;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_5;
  wire ap_rst_n;
  wire axi_4_2_lcssa_reg_158;
  wire axi_last_V_4_loc_fu_86;
  wire \axi_last_V_4_loc_fu_86[0]_i_2_n_5 ;
  wire \axi_last_V_4_reg_97_reg[0] ;
  wire eol_0_lcssa_reg_169;
  wire eol_1_reg_108;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_data_V_out_ap_vld;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TVALID_int_regslice;

  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'h20002A00)) 
    \B_V_data_1_state[1]_i_6 
       (.I0(s_axis_video_TVALID_int_regslice),
        .I1(eol_0_lcssa_reg_169),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_ap_start_reg),
        .I4(eol_1_reg_108),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_s_axis_video_TREADY));
  LUT5 #(
    .INIT(32'hAEAAAEAE)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(ap_done_reg1),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_ap_start_reg),
        .I4(ap_done_cache),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'hB080)) 
    \ap_CS_fsm[8]_i_2 
       (.I0(eol_0_lcssa_reg_169),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_ap_start_reg),
        .I3(eol_1_reg_108),
        .O(ap_done_reg1));
  LUT6 #(
    .INIT(64'hA808A8A8A8080808)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(Q[2]),
        .I1(ap_done_cache),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_ap_start_reg),
        .I3(eol_0_lcssa_reg_169),
        .I4(ap_loop_init_int),
        .I5(eol_1_reg_108),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ap_done_cache_i_1__0
       (.I0(eol_0_lcssa_reg_169),
        .I1(ap_loop_init_int),
        .I2(eol_1_reg_108),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_ap_start_reg),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_5),
        .Q(ap_done_cache),
        .R(RSTC));
  LUT6 #(
    .INIT(64'hF7FFFF55F755FF55)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_rst_n),
        .I1(s_axis_video_TVALID_int_regslice),
        .I2(eol_0_lcssa_reg_169),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_ap_start_reg),
        .I5(eol_1_reg_108),
        .O(ap_loop_init_int_i_1__0_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF8FF888888888888)) 
    \axi_data_V_5_fu_106[47]_i_1 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_data_V_out_ap_vld),
        .I1(Q[0]),
        .I2(ap_loop_init_int),
        .I3(eol_1_reg_108),
        .I4(Q[2]),
        .I5(ap_done_reg3),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'hCCCCC808)) 
    \axi_data_V_5_fu_106[47]_i_4 
       (.I0(eol_1_reg_108),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(eol_0_lcssa_reg_169),
        .I4(s_axis_video_TVALID_int_regslice),
        .O(ap_done_reg3));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \axi_data_V_5_fu_106[47]_i_5 
       (.I0(Q[2]),
        .I1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(eol_0_lcssa_reg_169),
        .O(\ap_CS_fsm_reg[8] ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \axi_last_V_4_loc_fu_86[0]_i_1 
       (.I0(eol_1_reg_108),
        .I1(\axi_last_V_4_loc_fu_86[0]_i_2_n_5 ),
        .I2(axi_4_2_lcssa_reg_158),
        .I3(ap_done_reg1),
        .I4(Q[2]),
        .I5(axi_last_V_4_loc_fu_86),
        .O(\axi_last_V_4_reg_97_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \axi_last_V_4_loc_fu_86[0]_i_2 
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\axi_last_V_4_loc_fu_86[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFBFFFFFF08880000)) 
    \axi_last_V_4_reg_97[0]_i_1 
       (.I0(s_axis_video_TLAST_int_regslice),
        .I1(s_axis_video_TVALID_int_regslice),
        .I2(eol_0_lcssa_reg_169),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_ap_start_reg),
        .I5(eol_1_reg_108),
        .O(\B_V_data_1_state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'hAABAFABA)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_ap_start_reg_i_1
       (.I0(Q[1]),
        .I1(eol_1_reg_108),
        .I2(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_230_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(eol_0_lcssa_reg_169),
        .O(\ap_CS_fsm_reg[7] ));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init" *) 
module design_1_v_tpg_0_0_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init_6
   (ap_done_cache,
    E,
    CO,
    ap_enable_reg_pp0_iter12_reg,
    \icmp_ln520_reg_4037_pp0_iter13_reg_reg[0] ,
    SR,
    \rampStart_load_reg_1167_reg[6] ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1,
    \rampStart_load_reg_1167_reg[3] ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_2,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_3,
    \rampStart_load_reg_1167_reg[7] ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_4,
    \x_fu_470_reg[12] ,
    \outpix_val_V_5_load_reg_1219_reg[7] ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5,
    \outpix_val_V_4_load_reg_1214_reg[7] ,
    \outpix_val_V_3_load_reg_1209_reg[7] ,
    \outpix_val_V_2_load_reg_1204_reg[7] ,
    \outpix_val_V_1_load_reg_1199_reg[7] ,
    \outpix_val_V_load_reg_1194_reg[7] ,
    \x_fu_470_reg[12]_0 ,
    icmp_ln1027_fu_1545_p2,
    ADDRBWRADDR,
    B,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_ready,
    \x_fu_470_reg[15] ,
    \ap_CS_fsm_reg[3] ,
    internal_full_n_reg,
    zonePlateVAddr0,
    \ap_CS_fsm_reg[3]_0 ,
    \zonePlateVDelta_reg[15] ,
    \xBar_V_1_reg[10] ,
    \xBar_V_reg[10] ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_6,
    \int_bckgndId_reg[0] ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_7,
    \int_bckgndId_reg[0]_0 ,
    internal_empty_n_reg,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_8,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_9,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_10,
    \icmp_ln1285_reg_4073_reg[0] ,
    RSTC,
    ap_done_cache_reg_0,
    ap_clk,
    \icmp_ln1285_reg_4073_reg[0]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4] ,
    \trunc_ln520_1_reg_4047_reg[1] ,
    \ap_CS_fsm_reg[3]_1 ,
    ap_rst_n,
    \zonePlateVAddr_reg[15] ,
    icmp_ln520_reg_4037_pp0_iter13_reg,
    ap_enable_reg_pp0_iter14,
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7] ,
    D,
    \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996_reg[7] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[3] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[4] ,
    \zonePlateVAddr_reg[0] ,
    add_ln1298_fu_1708_p2,
    \zonePlateVDelta_reg[15]_0 ,
    \icmp_ln1285_reg_4073_reg[0]_1 ,
    \zonePlateVDelta_loc_0_fu_274_reg[15] ,
    \xBar_V_1_loc_0_fu_290_reg[10] ,
    \xBar_V_1_loc_0_fu_290_reg[0] ,
    \xBar_V_1_loc_0_fu_290_reg[0]_0 ,
    \xBar_V_1_loc_0_fu_290_reg[10]_0 ,
    \outpix_val_V_11_fu_506_reg[7] ,
    \outpix_val_V_6_fu_486_reg[7] ,
    \outpix_val_V_11_fu_506_reg[0] ,
    or_ln691_6_reg_4401_pp0_iter13_reg,
    Q,
    \outpix_val_V_11_fu_506_reg[1] ,
    \outpix_val_V_11_fu_506_reg[2] ,
    \outpix_val_V_11_fu_506_reg[3] ,
    \outpix_val_V_11_fu_506_reg[4] ,
    \outpix_val_V_11_fu_506_reg[5] ,
    \outpix_val_V_11_fu_506_reg[6] ,
    \outpix_val_V_11_fu_506_reg[7]_0 ,
    \outpix_val_V_10_fu_502_reg[7] ,
    \outpix_val_V_10_fu_502_reg[0] ,
    \outpix_val_V_10_fu_502_reg[7]_0 ,
    \outpix_val_V_10_fu_502_reg[1] ,
    \outpix_val_V_10_fu_502_reg[2] ,
    \outpix_val_V_10_fu_502_reg[3] ,
    \outpix_val_V_10_fu_502_reg[4] ,
    \outpix_val_V_10_fu_502_reg[5] ,
    \outpix_val_V_10_fu_502_reg[6] ,
    \outpix_val_V_10_fu_502_reg[7]_1 ,
    \outpix_val_V_9_fu_498_reg[7] ,
    \outpix_val_V_9_fu_498_reg[0] ,
    \outpix_val_V_9_fu_498_reg[7]_0 ,
    \outpix_val_V_9_fu_498_reg[1] ,
    \outpix_val_V_9_fu_498_reg[2] ,
    \outpix_val_V_9_fu_498_reg[3] ,
    \outpix_val_V_9_fu_498_reg[4] ,
    \outpix_val_V_9_fu_498_reg[5] ,
    \outpix_val_V_9_fu_498_reg[6] ,
    \outpix_val_V_9_fu_498_reg[7]_1 ,
    \outpix_val_V_8_fu_494_reg[7] ,
    \outpix_val_V_8_fu_494_reg[0] ,
    or_ln691_2_reg_4394_pp0_iter13_reg,
    \outpix_val_V_8_fu_494_reg[7]_0 ,
    \outpix_val_V_8_fu_494_reg[1] ,
    \outpix_val_V_8_fu_494_reg[2] ,
    \outpix_val_V_8_fu_494_reg[3] ,
    \outpix_val_V_8_fu_494_reg[4] ,
    \outpix_val_V_8_fu_494_reg[5] ,
    \outpix_val_V_8_fu_494_reg[6] ,
    \outpix_val_V_8_fu_494_reg[7]_1 ,
    \outpix_val_V_7_fu_490_reg[7] ,
    \outpix_val_V_7_fu_490_reg[0] ,
    \outpix_val_V_7_fu_490_reg[7]_0 ,
    \outpix_val_V_7_fu_490_reg[1] ,
    \outpix_val_V_7_fu_490_reg[2] ,
    \outpix_val_V_7_fu_490_reg[3] ,
    \outpix_val_V_7_fu_490_reg[4] ,
    \outpix_val_V_7_fu_490_reg[5] ,
    \outpix_val_V_7_fu_490_reg[6] ,
    \outpix_val_V_7_fu_490_reg[7]_1 ,
    \outpix_val_V_6_fu_486_reg[7]_0 ,
    \outpix_val_V_6_fu_486_reg[0] ,
    \outpix_val_V_6_fu_486_reg[7]_1 ,
    \outpix_val_V_6_fu_486_reg[1] ,
    \outpix_val_V_6_fu_486_reg[2] ,
    \outpix_val_V_6_fu_486_reg[3] ,
    \outpix_val_V_6_fu_486_reg[4] ,
    \outpix_val_V_6_fu_486_reg[5] ,
    \outpix_val_V_6_fu_486_reg[6] ,
    \outpix_val_V_6_fu_486_reg[7]_2 ,
    \icmp_ln520_reg_4037_reg[0] ,
    \icmp_ln520_reg_4037_reg[0]_0 ,
    \zonePlateVAddr_reg[7] ,
    \xBar_V_1_loc_0_fu_290_reg[10]_1 ,
    \xBar_V_1_loc_0_fu_290_reg[0]_1 ,
    \ap_CS_fsm_reg[3]_2 ,
    start_for_tpgForeground_U0_full_n,
    \zonePlateVDelta_loc_0_fu_274_reg[0] ,
    grp_v_tpgHlsDataFlow_fu_331_ap_start_reg,
    \zonePlateVDelta_loc_0_fu_274_reg[0]_0 ,
    \zonePlateVDelta_loc_0_fu_274_reg[15]_0 ,
    xBar_V_1,
    xBar_V,
    \xBar_V_loc_0_fu_286_reg[10] ,
    \xBar_V_loc_0_fu_286_reg[0] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[6] ,
    \icmp_ln1050_reg_4081_reg[0] ,
    icmp_ln1050_reg_4081,
    \xBar_V_loc_0_fu_286_reg[1] ,
    \xBar_V_loc_0_fu_286_reg[2] ,
    \xBar_V_loc_0_fu_286_reg[3] ,
    \xBar_V_loc_0_fu_286_reg[4] ,
    \xBar_V_loc_0_fu_286_reg[5] ,
    \xBar_V_loc_0_fu_286_reg[6] ,
    \xBar_V_loc_0_fu_286_reg[7] ,
    \xBar_V_loc_0_fu_286_reg[8] ,
    \xBar_V_loc_0_fu_286_reg[9] ,
    \xBar_V_loc_0_fu_286_reg[10]_0 ,
    \xBar_V_1_loc_0_fu_290_reg[1] ,
    \xBar_V_1_loc_0_fu_290_reg[2] ,
    \xBar_V_1_loc_0_fu_290_reg[3] ,
    \xBar_V_1_loc_0_fu_290_reg[4] ,
    \xBar_V_1_loc_0_fu_290_reg[5] ,
    \xBar_V_1_loc_0_fu_290_reg[6] ,
    \xBar_V_1_loc_0_fu_290_reg[7] ,
    \xBar_V_1_loc_0_fu_290_reg[8] ,
    \xBar_V_1_loc_0_fu_290_reg[9] ,
    \xBar_V_1_loc_0_fu_290_reg[10]_2 ,
    \x_fu_470_reg[15]_0 ,
    srcYUV_empty_n,
    bckgndYUV_full_n,
    ap_enable_reg_pp0_iter15,
    O,
    \icmp_ln1285_reg_4073_reg[0]_2 );
  output ap_done_cache;
  output [0:0]E;
  output [0:0]CO;
  output ap_enable_reg_pp0_iter12_reg;
  output [0:0]\icmp_ln520_reg_4037_pp0_iter13_reg_reg[0] ;
  output [0:0]SR;
  output \rampStart_load_reg_1167_reg[6] ;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg;
  output [0:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1;
  output [0:0]\rampStart_load_reg_1167_reg[3] ;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_2;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_3;
  output \rampStart_load_reg_1167_reg[7] ;
  output [0:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_4;
  output \x_fu_470_reg[12] ;
  output [7:0]\outpix_val_V_5_load_reg_1219_reg[7] ;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5;
  output [7:0]\outpix_val_V_4_load_reg_1214_reg[7] ;
  output [7:0]\outpix_val_V_3_load_reg_1209_reg[7] ;
  output [7:0]\outpix_val_V_2_load_reg_1204_reg[7] ;
  output [7:0]\outpix_val_V_1_load_reg_1199_reg[7] ;
  output [7:0]\outpix_val_V_load_reg_1194_reg[7] ;
  output \x_fu_470_reg[12]_0 ;
  output icmp_ln1027_fu_1545_p2;
  output [9:0]ADDRBWRADDR;
  output [14:0]B;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_ready;
  output [14:0]\x_fu_470_reg[15] ;
  output [0:0]\ap_CS_fsm_reg[3] ;
  output [0:0]internal_full_n_reg;
  output zonePlateVAddr0;
  output [1:0]\ap_CS_fsm_reg[3]_0 ;
  output [15:0]\zonePlateVDelta_reg[15] ;
  output [10:0]\xBar_V_1_reg[10] ;
  output [10:0]\xBar_V_reg[10] ;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_6;
  output \int_bckgndId_reg[0] ;
  output [1:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_7;
  output \int_bckgndId_reg[0]_0 ;
  output [0:0]internal_empty_n_reg;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_8;
  output [15:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_9;
  output [7:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_10;
  output \icmp_ln1285_reg_4073_reg[0] ;
  input RSTC;
  input ap_done_cache_reg_0;
  input ap_clk;
  input \icmp_ln1285_reg_4073_reg[0]_0 ;
  input [1:0]\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4] ;
  input \trunc_ln520_1_reg_4047_reg[1] ;
  input \ap_CS_fsm_reg[3]_1 ;
  input ap_rst_n;
  input \zonePlateVAddr_reg[15] ;
  input icmp_ln520_reg_4037_pp0_iter13_reg;
  input ap_enable_reg_pp0_iter14;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7] ;
  input [7:0]D;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0 ;
  input [0:0]\ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996_reg[7] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[3] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[4] ;
  input \zonePlateVAddr_reg[0] ;
  input [15:0]add_ln1298_fu_1708_p2;
  input [15:0]\zonePlateVDelta_reg[15]_0 ;
  input \icmp_ln1285_reg_4073_reg[0]_1 ;
  input [15:0]\zonePlateVDelta_loc_0_fu_274_reg[15] ;
  input [10:0]\xBar_V_1_loc_0_fu_290_reg[10] ;
  input [0:0]\xBar_V_1_loc_0_fu_290_reg[0] ;
  input \xBar_V_1_loc_0_fu_290_reg[0]_0 ;
  input \xBar_V_1_loc_0_fu_290_reg[10]_0 ;
  input [7:0]\outpix_val_V_11_fu_506_reg[7] ;
  input \outpix_val_V_6_fu_486_reg[7] ;
  input \outpix_val_V_11_fu_506_reg[0] ;
  input or_ln691_6_reg_4401_pp0_iter13_reg;
  input [7:0]Q;
  input \outpix_val_V_11_fu_506_reg[1] ;
  input \outpix_val_V_11_fu_506_reg[2] ;
  input \outpix_val_V_11_fu_506_reg[3] ;
  input \outpix_val_V_11_fu_506_reg[4] ;
  input \outpix_val_V_11_fu_506_reg[5] ;
  input \outpix_val_V_11_fu_506_reg[6] ;
  input \outpix_val_V_11_fu_506_reg[7]_0 ;
  input [7:0]\outpix_val_V_10_fu_502_reg[7] ;
  input \outpix_val_V_10_fu_502_reg[0] ;
  input [7:0]\outpix_val_V_10_fu_502_reg[7]_0 ;
  input \outpix_val_V_10_fu_502_reg[1] ;
  input \outpix_val_V_10_fu_502_reg[2] ;
  input \outpix_val_V_10_fu_502_reg[3] ;
  input \outpix_val_V_10_fu_502_reg[4] ;
  input \outpix_val_V_10_fu_502_reg[5] ;
  input \outpix_val_V_10_fu_502_reg[6] ;
  input \outpix_val_V_10_fu_502_reg[7]_1 ;
  input [7:0]\outpix_val_V_9_fu_498_reg[7] ;
  input \outpix_val_V_9_fu_498_reg[0] ;
  input [7:0]\outpix_val_V_9_fu_498_reg[7]_0 ;
  input \outpix_val_V_9_fu_498_reg[1] ;
  input \outpix_val_V_9_fu_498_reg[2] ;
  input \outpix_val_V_9_fu_498_reg[3] ;
  input \outpix_val_V_9_fu_498_reg[4] ;
  input \outpix_val_V_9_fu_498_reg[5] ;
  input \outpix_val_V_9_fu_498_reg[6] ;
  input \outpix_val_V_9_fu_498_reg[7]_1 ;
  input [7:0]\outpix_val_V_8_fu_494_reg[7] ;
  input \outpix_val_V_8_fu_494_reg[0] ;
  input or_ln691_2_reg_4394_pp0_iter13_reg;
  input [7:0]\outpix_val_V_8_fu_494_reg[7]_0 ;
  input \outpix_val_V_8_fu_494_reg[1] ;
  input \outpix_val_V_8_fu_494_reg[2] ;
  input \outpix_val_V_8_fu_494_reg[3] ;
  input \outpix_val_V_8_fu_494_reg[4] ;
  input \outpix_val_V_8_fu_494_reg[5] ;
  input \outpix_val_V_8_fu_494_reg[6] ;
  input \outpix_val_V_8_fu_494_reg[7]_1 ;
  input [7:0]\outpix_val_V_7_fu_490_reg[7] ;
  input \outpix_val_V_7_fu_490_reg[0] ;
  input [7:0]\outpix_val_V_7_fu_490_reg[7]_0 ;
  input \outpix_val_V_7_fu_490_reg[1] ;
  input \outpix_val_V_7_fu_490_reg[2] ;
  input \outpix_val_V_7_fu_490_reg[3] ;
  input \outpix_val_V_7_fu_490_reg[4] ;
  input \outpix_val_V_7_fu_490_reg[5] ;
  input \outpix_val_V_7_fu_490_reg[6] ;
  input \outpix_val_V_7_fu_490_reg[7]_1 ;
  input [7:0]\outpix_val_V_6_fu_486_reg[7]_0 ;
  input \outpix_val_V_6_fu_486_reg[0] ;
  input [7:0]\outpix_val_V_6_fu_486_reg[7]_1 ;
  input \outpix_val_V_6_fu_486_reg[1] ;
  input \outpix_val_V_6_fu_486_reg[2] ;
  input \outpix_val_V_6_fu_486_reg[3] ;
  input \outpix_val_V_6_fu_486_reg[4] ;
  input \outpix_val_V_6_fu_486_reg[5] ;
  input \outpix_val_V_6_fu_486_reg[6] ;
  input \outpix_val_V_6_fu_486_reg[7]_2 ;
  input [15:0]\icmp_ln520_reg_4037_reg[0] ;
  input [14:0]\icmp_ln520_reg_4037_reg[0]_0 ;
  input \zonePlateVAddr_reg[7] ;
  input \xBar_V_1_loc_0_fu_290_reg[10]_1 ;
  input \xBar_V_1_loc_0_fu_290_reg[0]_1 ;
  input [2:0]\ap_CS_fsm_reg[3]_2 ;
  input start_for_tpgForeground_U0_full_n;
  input \zonePlateVDelta_loc_0_fu_274_reg[0] ;
  input grp_v_tpgHlsDataFlow_fu_331_ap_start_reg;
  input \zonePlateVDelta_loc_0_fu_274_reg[0]_0 ;
  input [15:0]\zonePlateVDelta_loc_0_fu_274_reg[15]_0 ;
  input [10:0]xBar_V_1;
  input [10:0]xBar_V;
  input [10:0]\xBar_V_loc_0_fu_286_reg[10] ;
  input \xBar_V_loc_0_fu_286_reg[0] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[6] ;
  input \icmp_ln1050_reg_4081_reg[0] ;
  input icmp_ln1050_reg_4081;
  input \xBar_V_loc_0_fu_286_reg[1] ;
  input \xBar_V_loc_0_fu_286_reg[2] ;
  input \xBar_V_loc_0_fu_286_reg[3] ;
  input \xBar_V_loc_0_fu_286_reg[4] ;
  input \xBar_V_loc_0_fu_286_reg[5] ;
  input \xBar_V_loc_0_fu_286_reg[6] ;
  input \xBar_V_loc_0_fu_286_reg[7] ;
  input \xBar_V_loc_0_fu_286_reg[8] ;
  input \xBar_V_loc_0_fu_286_reg[9] ;
  input \xBar_V_loc_0_fu_286_reg[10]_0 ;
  input \xBar_V_1_loc_0_fu_290_reg[1] ;
  input \xBar_V_1_loc_0_fu_290_reg[2] ;
  input \xBar_V_1_loc_0_fu_290_reg[3] ;
  input \xBar_V_1_loc_0_fu_290_reg[4] ;
  input \xBar_V_1_loc_0_fu_290_reg[5] ;
  input \xBar_V_1_loc_0_fu_290_reg[6] ;
  input \xBar_V_1_loc_0_fu_290_reg[7] ;
  input \xBar_V_1_loc_0_fu_290_reg[8] ;
  input \xBar_V_1_loc_0_fu_290_reg[9] ;
  input \xBar_V_1_loc_0_fu_290_reg[10]_2 ;
  input \x_fu_470_reg[15]_0 ;
  input srcYUV_empty_n;
  input bckgndYUV_full_n;
  input ap_enable_reg_pp0_iter15;
  input [7:0]O;
  input \icmp_ln1285_reg_4073_reg[0]_2 ;

  wire [9:0]ADDRBWRADDR;
  wire [14:0]B;
  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]O;
  wire [7:0]Q;
  wire RSTC;
  wire [0:0]SR;
  wire [15:0]add_ln1298_fu_1708_p2;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire [1:0]\ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire [2:0]\ap_CS_fsm_reg[3]_2 ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter12_reg;
  wire ap_enable_reg_pp0_iter14;
  wire ap_enable_reg_pp0_iter15;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_5;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[3] ;
  wire [1:0]\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7] ;
  wire [0:0]\ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996_reg[7] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[4] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[6] ;
  wire ap_rst_n;
  wire bckgndYUV_full_n;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_ready;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg;
  wire [0:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1;
  wire [7:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_10;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_2;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_3;
  wire [0:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_4;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_6;
  wire [1:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_7;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_8;
  wire [15:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_9;
  wire [0:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_lhs_out_o;
  wire [15:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o;
  wire grp_v_tpgHlsDataFlow_fu_331_ap_start_reg;
  wire icmp_ln1027_fu_1545_p2;
  wire \icmp_ln1027_reg_4041[0]_i_3_n_5 ;
  wire \icmp_ln1027_reg_4041[0]_i_4_n_5 ;
  wire \icmp_ln1027_reg_4041[0]_i_5_n_5 ;
  wire icmp_ln1050_reg_4081;
  wire \icmp_ln1050_reg_4081_reg[0] ;
  wire \icmp_ln1285_reg_4073_reg[0] ;
  wire \icmp_ln1285_reg_4073_reg[0]_0 ;
  wire \icmp_ln1285_reg_4073_reg[0]_1 ;
  wire \icmp_ln1285_reg_4073_reg[0]_2 ;
  wire \icmp_ln520_reg_4037[0]_i_10_n_5 ;
  wire \icmp_ln520_reg_4037[0]_i_11_n_5 ;
  wire \icmp_ln520_reg_4037[0]_i_12_n_5 ;
  wire \icmp_ln520_reg_4037[0]_i_13_n_5 ;
  wire \icmp_ln520_reg_4037[0]_i_14_n_5 ;
  wire \icmp_ln520_reg_4037[0]_i_15_n_5 ;
  wire \icmp_ln520_reg_4037[0]_i_16_n_5 ;
  wire \icmp_ln520_reg_4037[0]_i_17_n_5 ;
  wire \icmp_ln520_reg_4037[0]_i_2_n_5 ;
  wire \icmp_ln520_reg_4037[0]_i_3_n_5 ;
  wire \icmp_ln520_reg_4037[0]_i_4_n_5 ;
  wire \icmp_ln520_reg_4037[0]_i_5_n_5 ;
  wire \icmp_ln520_reg_4037[0]_i_6_n_5 ;
  wire \icmp_ln520_reg_4037[0]_i_7_n_5 ;
  wire \icmp_ln520_reg_4037[0]_i_8_n_5 ;
  wire \icmp_ln520_reg_4037[0]_i_9_n_5 ;
  wire icmp_ln520_reg_4037_pp0_iter13_reg;
  wire [0:0]\icmp_ln520_reg_4037_pp0_iter13_reg_reg[0] ;
  wire [15:0]\icmp_ln520_reg_4037_reg[0] ;
  wire [14:0]\icmp_ln520_reg_4037_reg[0]_0 ;
  wire \icmp_ln520_reg_4037_reg[0]_i_1_n_10 ;
  wire \icmp_ln520_reg_4037_reg[0]_i_1_n_11 ;
  wire \icmp_ln520_reg_4037_reg[0]_i_1_n_12 ;
  wire \icmp_ln520_reg_4037_reg[0]_i_1_n_6 ;
  wire \icmp_ln520_reg_4037_reg[0]_i_1_n_7 ;
  wire \icmp_ln520_reg_4037_reg[0]_i_1_n_8 ;
  wire \icmp_ln520_reg_4037_reg[0]_i_1_n_9 ;
  wire \int_bckgndId_reg[0] ;
  wire \int_bckgndId_reg[0]_0 ;
  wire [0:0]internal_empty_n_reg;
  wire [0:0]internal_full_n_reg;
  wire or_ln691_2_reg_4394_pp0_iter13_reg;
  wire or_ln691_6_reg_4401_pp0_iter13_reg;
  wire \outpix_val_V_10_fu_502_reg[0] ;
  wire \outpix_val_V_10_fu_502_reg[1] ;
  wire \outpix_val_V_10_fu_502_reg[2] ;
  wire \outpix_val_V_10_fu_502_reg[3] ;
  wire \outpix_val_V_10_fu_502_reg[4] ;
  wire \outpix_val_V_10_fu_502_reg[5] ;
  wire \outpix_val_V_10_fu_502_reg[6] ;
  wire [7:0]\outpix_val_V_10_fu_502_reg[7] ;
  wire [7:0]\outpix_val_V_10_fu_502_reg[7]_0 ;
  wire \outpix_val_V_10_fu_502_reg[7]_1 ;
  wire \outpix_val_V_11_fu_506_reg[0] ;
  wire \outpix_val_V_11_fu_506_reg[1] ;
  wire \outpix_val_V_11_fu_506_reg[2] ;
  wire \outpix_val_V_11_fu_506_reg[3] ;
  wire \outpix_val_V_11_fu_506_reg[4] ;
  wire \outpix_val_V_11_fu_506_reg[5] ;
  wire \outpix_val_V_11_fu_506_reg[6] ;
  wire [7:0]\outpix_val_V_11_fu_506_reg[7] ;
  wire \outpix_val_V_11_fu_506_reg[7]_0 ;
  wire [7:0]\outpix_val_V_1_load_reg_1199_reg[7] ;
  wire [7:0]\outpix_val_V_2_load_reg_1204_reg[7] ;
  wire [7:0]\outpix_val_V_3_load_reg_1209_reg[7] ;
  wire [7:0]\outpix_val_V_4_load_reg_1214_reg[7] ;
  wire [7:0]\outpix_val_V_5_load_reg_1219_reg[7] ;
  wire \outpix_val_V_6_fu_486_reg[0] ;
  wire \outpix_val_V_6_fu_486_reg[1] ;
  wire \outpix_val_V_6_fu_486_reg[2] ;
  wire \outpix_val_V_6_fu_486_reg[3] ;
  wire \outpix_val_V_6_fu_486_reg[4] ;
  wire \outpix_val_V_6_fu_486_reg[5] ;
  wire \outpix_val_V_6_fu_486_reg[6] ;
  wire \outpix_val_V_6_fu_486_reg[7] ;
  wire [7:0]\outpix_val_V_6_fu_486_reg[7]_0 ;
  wire [7:0]\outpix_val_V_6_fu_486_reg[7]_1 ;
  wire \outpix_val_V_6_fu_486_reg[7]_2 ;
  wire \outpix_val_V_7_fu_490_reg[0] ;
  wire \outpix_val_V_7_fu_490_reg[1] ;
  wire \outpix_val_V_7_fu_490_reg[2] ;
  wire \outpix_val_V_7_fu_490_reg[3] ;
  wire \outpix_val_V_7_fu_490_reg[4] ;
  wire \outpix_val_V_7_fu_490_reg[5] ;
  wire \outpix_val_V_7_fu_490_reg[6] ;
  wire [7:0]\outpix_val_V_7_fu_490_reg[7] ;
  wire [7:0]\outpix_val_V_7_fu_490_reg[7]_0 ;
  wire \outpix_val_V_7_fu_490_reg[7]_1 ;
  wire \outpix_val_V_8_fu_494_reg[0] ;
  wire \outpix_val_V_8_fu_494_reg[1] ;
  wire \outpix_val_V_8_fu_494_reg[2] ;
  wire \outpix_val_V_8_fu_494_reg[3] ;
  wire \outpix_val_V_8_fu_494_reg[4] ;
  wire \outpix_val_V_8_fu_494_reg[5] ;
  wire \outpix_val_V_8_fu_494_reg[6] ;
  wire [7:0]\outpix_val_V_8_fu_494_reg[7] ;
  wire [7:0]\outpix_val_V_8_fu_494_reg[7]_0 ;
  wire \outpix_val_V_8_fu_494_reg[7]_1 ;
  wire \outpix_val_V_9_fu_498_reg[0] ;
  wire \outpix_val_V_9_fu_498_reg[1] ;
  wire \outpix_val_V_9_fu_498_reg[2] ;
  wire \outpix_val_V_9_fu_498_reg[3] ;
  wire \outpix_val_V_9_fu_498_reg[4] ;
  wire \outpix_val_V_9_fu_498_reg[5] ;
  wire \outpix_val_V_9_fu_498_reg[6] ;
  wire [7:0]\outpix_val_V_9_fu_498_reg[7] ;
  wire [7:0]\outpix_val_V_9_fu_498_reg[7]_0 ;
  wire \outpix_val_V_9_fu_498_reg[7]_1 ;
  wire [7:0]\outpix_val_V_load_reg_1194_reg[7] ;
  wire q4_reg_i_11_n_5;
  wire q4_reg_i_13_n_5;
  wire [0:0]\rampStart_load_reg_1167_reg[3] ;
  wire \rampStart_load_reg_1167_reg[6] ;
  wire \rampStart_load_reg_1167_reg[7] ;
  wire srcYUV_empty_n;
  wire start_for_tpgForeground_U0_full_n;
  wire \trunc_ln520_1_reg_4047_reg[1] ;
  wire [10:0]xBar_V;
  wire [10:0]xBar_V_1;
  wire \xBar_V_1_loc_0_fu_290[10]_i_4_n_5 ;
  wire [0:0]\xBar_V_1_loc_0_fu_290_reg[0] ;
  wire \xBar_V_1_loc_0_fu_290_reg[0]_0 ;
  wire \xBar_V_1_loc_0_fu_290_reg[0]_1 ;
  wire [10:0]\xBar_V_1_loc_0_fu_290_reg[10] ;
  wire \xBar_V_1_loc_0_fu_290_reg[10]_0 ;
  wire \xBar_V_1_loc_0_fu_290_reg[10]_1 ;
  wire \xBar_V_1_loc_0_fu_290_reg[10]_2 ;
  wire \xBar_V_1_loc_0_fu_290_reg[1] ;
  wire \xBar_V_1_loc_0_fu_290_reg[2] ;
  wire \xBar_V_1_loc_0_fu_290_reg[3] ;
  wire \xBar_V_1_loc_0_fu_290_reg[4] ;
  wire \xBar_V_1_loc_0_fu_290_reg[5] ;
  wire \xBar_V_1_loc_0_fu_290_reg[6] ;
  wire \xBar_V_1_loc_0_fu_290_reg[7] ;
  wire \xBar_V_1_loc_0_fu_290_reg[8] ;
  wire \xBar_V_1_loc_0_fu_290_reg[9] ;
  wire [10:0]\xBar_V_1_reg[10] ;
  wire \xBar_V_loc_0_fu_286_reg[0] ;
  wire [10:0]\xBar_V_loc_0_fu_286_reg[10] ;
  wire \xBar_V_loc_0_fu_286_reg[10]_0 ;
  wire \xBar_V_loc_0_fu_286_reg[1] ;
  wire \xBar_V_loc_0_fu_286_reg[2] ;
  wire \xBar_V_loc_0_fu_286_reg[3] ;
  wire \xBar_V_loc_0_fu_286_reg[4] ;
  wire \xBar_V_loc_0_fu_286_reg[5] ;
  wire \xBar_V_loc_0_fu_286_reg[6] ;
  wire \xBar_V_loc_0_fu_286_reg[7] ;
  wire \xBar_V_loc_0_fu_286_reg[8] ;
  wire \xBar_V_loc_0_fu_286_reg[9] ;
  wire [10:0]\xBar_V_reg[10] ;
  wire \x_fu_470[15]_i_10_n_5 ;
  wire \x_fu_470[15]_i_11_n_5 ;
  wire \x_fu_470[15]_i_12_n_5 ;
  wire \x_fu_470[15]_i_5_n_5 ;
  wire \x_fu_470[15]_i_6_n_5 ;
  wire \x_fu_470[15]_i_7_n_5 ;
  wire \x_fu_470[15]_i_8_n_5 ;
  wire \x_fu_470[15]_i_9_n_5 ;
  wire \x_fu_470[7]_i_2_n_5 ;
  wire \x_fu_470[7]_i_3_n_5 ;
  wire \x_fu_470[7]_i_4_n_5 ;
  wire \x_fu_470[7]_i_5_n_5 ;
  wire \x_fu_470[7]_i_6_n_5 ;
  wire \x_fu_470[7]_i_7_n_5 ;
  wire \x_fu_470[7]_i_8_n_5 ;
  wire \x_fu_470[7]_i_9_n_5 ;
  wire \x_fu_470_reg[12] ;
  wire \x_fu_470_reg[12]_0 ;
  wire [14:0]\x_fu_470_reg[15] ;
  wire \x_fu_470_reg[15]_0 ;
  wire \x_fu_470_reg[15]_i_3_n_10 ;
  wire \x_fu_470_reg[15]_i_3_n_11 ;
  wire \x_fu_470_reg[15]_i_3_n_12 ;
  wire \x_fu_470_reg[15]_i_3_n_6 ;
  wire \x_fu_470_reg[15]_i_3_n_7 ;
  wire \x_fu_470_reg[15]_i_3_n_8 ;
  wire \x_fu_470_reg[15]_i_3_n_9 ;
  wire \x_fu_470_reg[7]_i_1_n_10 ;
  wire \x_fu_470_reg[7]_i_1_n_11 ;
  wire \x_fu_470_reg[7]_i_1_n_12 ;
  wire \x_fu_470_reg[7]_i_1_n_5 ;
  wire \x_fu_470_reg[7]_i_1_n_6 ;
  wire \x_fu_470_reg[7]_i_1_n_7 ;
  wire \x_fu_470_reg[7]_i_1_n_8 ;
  wire \x_fu_470_reg[7]_i_1_n_9 ;
  wire zonePlateVAddr0;
  wire \zonePlateVAddr[15]_i_4_n_5 ;
  wire \zonePlateVAddr_reg[0] ;
  wire \zonePlateVAddr_reg[15] ;
  wire \zonePlateVAddr_reg[7] ;
  wire \zonePlateVDelta_loc_0_fu_274[15]_i_4_n_5 ;
  wire \zonePlateVDelta_loc_0_fu_274_reg[0] ;
  wire \zonePlateVDelta_loc_0_fu_274_reg[0]_0 ;
  wire [15:0]\zonePlateVDelta_loc_0_fu_274_reg[15] ;
  wire [15:0]\zonePlateVDelta_loc_0_fu_274_reg[15]_0 ;
  wire [15:0]\zonePlateVDelta_reg[15] ;
  wire [15:0]\zonePlateVDelta_reg[15]_0 ;
  wire [7:0]\NLW_icmp_ln520_reg_4037_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:7]\NLW_x_fu_470_reg[15]_i_3_CO_UNCONNECTED ;
  wire [0:0]\NLW_x_fu_470_reg[7]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln1292_reg_4077[0]_i_2 
       (.I0(CO),
        .I1(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .O(ap_enable_reg_pp0_iter12_reg));
  LUT6 #(
    .INIT(64'hEFAAEFEFAAAAAAAA)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(\ap_CS_fsm_reg[3]_2 [1]),
        .I1(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[3]_1 ),
        .I3(\zonePlateVAddr_reg[15] ),
        .I4(ap_done_cache),
        .I5(\ap_CS_fsm_reg[3]_2 [2]),
        .O(\ap_CS_fsm_reg[3]_0 [0]));
  LUT5 #(
    .INIT(32'h0808AA08)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(\ap_CS_fsm_reg[3]_2 [2]),
        .I1(ap_done_cache),
        .I2(\zonePlateVAddr_reg[15] ),
        .I3(\ap_CS_fsm_reg[3]_1 ),
        .I4(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[3]_0 [1]));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_reg_0),
        .Q(ap_done_cache),
        .R(RSTC));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_loop_exit_ready_pp0_iter13_reg_reg_srl13_i_1
       (.I0(\zonePlateVAddr_reg[15] ),
        .I1(CO),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_ready));
  LUT5 #(
    .INIT(32'hF3BBF3FB)) 
    ap_loop_init_int_i_1
       (.I0(\ap_CS_fsm_reg[3]_1 ),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I4(\zonePlateVAddr_reg[15] ),
        .O(ap_loop_init_int_i_1_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000EE0E)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[3]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_2),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[3] ),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7] ),
        .I3(D[3]),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_3),
        .O(\rampStart_load_reg_1167_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[3]_i_2 
       (.I0(CO),
        .I1(\zonePlateVAddr_reg[15] ),
        .I2(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I3(\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4] [0]),
        .I4(\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0 ),
        .I5(\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4] [1]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_3));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]_i_8 
       (.I0(CO),
        .I1(\zonePlateVAddr_reg[15] ),
        .I2(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I3(\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4] [0]),
        .I4(\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0 ),
        .I5(\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4] [1]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hEC)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7] ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg),
        .I2(D[6]),
        .O(\rampStart_load_reg_1167_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_2 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_3),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7] ),
        .I2(D[7]),
        .O(\rampStart_load_reg_1167_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]_i_3 
       (.I0(CO),
        .I1(\zonePlateVAddr_reg[15] ),
        .I2(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I3(\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4] [0]),
        .I4(\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4] [1]),
        .I5(\ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[4] ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117[4]_i_1 
       (.I0(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I1(\zonePlateVAddr_reg[15] ),
        .I2(CO),
        .I3(\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0 ),
        .I4(\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4] [1]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0 ),
        .I1(CO),
        .I2(\zonePlateVAddr_reg[15] ),
        .I3(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I4(\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4] [0]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059[4]_i_3 
       (.I0(\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4] [0]),
        .I1(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I2(\zonePlateVAddr_reg[15] ),
        .I3(CO),
        .O(\int_bckgndId_reg[0] ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996[7]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996_reg[7] ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933[4]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_3),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_7[0]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933[6]_i_1 
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[6] ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_7[1]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'hFFC8)) 
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_i_1
       (.I0(CO),
        .I1(\zonePlateVAddr_reg[15] ),
        .I2(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I3(\ap_CS_fsm_reg[3]_2 [1]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1027_reg_4041[0]_i_1 
       (.I0(\x_fu_470_reg[12] ),
        .O(icmp_ln1027_fu_1545_p2));
  LUT6 #(
    .INIT(64'hEEEEFFFFEEEEFFFE)) 
    \icmp_ln1027_reg_4041[0]_i_2 
       (.I0(\icmp_ln1027_reg_4041[0]_i_3_n_5 ),
        .I1(\icmp_ln1027_reg_4041[0]_i_4_n_5 ),
        .I2(\icmp_ln520_reg_4037_reg[0]_0 [11]),
        .I3(\icmp_ln520_reg_4037_reg[0]_0 [12]),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I5(\icmp_ln520_reg_4037_reg[0]_0 [5]),
        .O(\x_fu_470_reg[12] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF33333332)) 
    \icmp_ln1027_reg_4041[0]_i_3 
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [14]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\icmp_ln520_reg_4037_reg[0]_0 [10]),
        .I3(\icmp_ln520_reg_4037_reg[0]_0 [8]),
        .I4(\icmp_ln520_reg_4037_reg[0]_0 [3]),
        .I5(\icmp_ln1027_reg_4041[0]_i_5_n_5 ),
        .O(\icmp_ln1027_reg_4041[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln1027_reg_4041[0]_i_4 
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [2]),
        .I1(\icmp_ln520_reg_4037_reg[0]_0 [9]),
        .I2(\icmp_ln520_reg_4037_reg[0]_0 [6]),
        .I3(ap_loop_init_int),
        .I4(\zonePlateVAddr_reg[15] ),
        .I5(\icmp_ln520_reg_4037_reg[0]_0 [13]),
        .O(\icmp_ln1027_reg_4041[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \icmp_ln1027_reg_4041[0]_i_5 
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [0]),
        .I1(\icmp_ln520_reg_4037_reg[0]_0 [1]),
        .I2(\icmp_ln520_reg_4037_reg[0]_0 [4]),
        .I3(ap_loop_init_int),
        .I4(\zonePlateVAddr_reg[15] ),
        .I5(\icmp_ln520_reg_4037_reg[0]_0 [7]),
        .O(\icmp_ln1027_reg_4041[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFDF00000010)) 
    \icmp_ln1050_reg_4081[0]_i_1 
       (.I0(\x_fu_470_reg[12]_0 ),
        .I1(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I2(CO),
        .I3(\icmp_ln1050_reg_4081_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4] [0]),
        .I5(icmp_ln1050_reg_4081),
        .O(\int_bckgndId_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln1050_reg_4081[0]_i_2 
       (.I0(\x_fu_470_reg[12] ),
        .I1(\zonePlateVAddr_reg[7] ),
        .O(\x_fu_470_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hFF1FFFFF00100000)) 
    \icmp_ln1285_reg_4073[0]_i_1 
       (.I0(\x_fu_470_reg[12] ),
        .I1(\zonePlateVAddr_reg[7] ),
        .I2(\icmp_ln1285_reg_4073_reg[0]_1 ),
        .I3(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I4(CO),
        .I5(\icmp_ln1285_reg_4073_reg[0]_2 ),
        .O(\icmp_ln1285_reg_4073_reg[0] ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \icmp_ln520_reg_4037[0]_i_10 
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [14]),
        .I1(\icmp_ln520_reg_4037_reg[0] [15]),
        .I2(\icmp_ln520_reg_4037_reg[0]_0 [13]),
        .I3(ap_loop_init_int),
        .I4(\zonePlateVAddr_reg[15] ),
        .I5(\icmp_ln520_reg_4037_reg[0] [14]),
        .O(\icmp_ln520_reg_4037[0]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \icmp_ln520_reg_4037[0]_i_11 
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [12]),
        .I1(\icmp_ln520_reg_4037_reg[0] [13]),
        .I2(\icmp_ln520_reg_4037_reg[0]_0 [11]),
        .I3(ap_loop_init_int),
        .I4(\zonePlateVAddr_reg[15] ),
        .I5(\icmp_ln520_reg_4037_reg[0] [12]),
        .O(\icmp_ln520_reg_4037[0]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \icmp_ln520_reg_4037[0]_i_12 
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [10]),
        .I1(\icmp_ln520_reg_4037_reg[0] [11]),
        .I2(\icmp_ln520_reg_4037_reg[0]_0 [9]),
        .I3(ap_loop_init_int),
        .I4(\zonePlateVAddr_reg[15] ),
        .I5(\icmp_ln520_reg_4037_reg[0] [10]),
        .O(\icmp_ln520_reg_4037[0]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \icmp_ln520_reg_4037[0]_i_13 
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [8]),
        .I1(\icmp_ln520_reg_4037_reg[0] [9]),
        .I2(\icmp_ln520_reg_4037_reg[0]_0 [7]),
        .I3(ap_loop_init_int),
        .I4(\zonePlateVAddr_reg[15] ),
        .I5(\icmp_ln520_reg_4037_reg[0] [8]),
        .O(\icmp_ln520_reg_4037[0]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \icmp_ln520_reg_4037[0]_i_14 
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [6]),
        .I1(\icmp_ln520_reg_4037_reg[0] [7]),
        .I2(\icmp_ln520_reg_4037_reg[0]_0 [5]),
        .I3(ap_loop_init_int),
        .I4(\zonePlateVAddr_reg[15] ),
        .I5(\icmp_ln520_reg_4037_reg[0] [6]),
        .O(\icmp_ln520_reg_4037[0]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \icmp_ln520_reg_4037[0]_i_15 
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [4]),
        .I1(\icmp_ln520_reg_4037_reg[0] [5]),
        .I2(\icmp_ln520_reg_4037_reg[0]_0 [3]),
        .I3(ap_loop_init_int),
        .I4(\zonePlateVAddr_reg[15] ),
        .I5(\icmp_ln520_reg_4037_reg[0] [4]),
        .O(\icmp_ln520_reg_4037[0]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    \icmp_ln520_reg_4037[0]_i_16 
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [2]),
        .I1(\icmp_ln520_reg_4037_reg[0] [3]),
        .I2(\icmp_ln520_reg_4037_reg[0]_0 [1]),
        .I3(ap_loop_init_int),
        .I4(\zonePlateVAddr_reg[15] ),
        .I5(\icmp_ln520_reg_4037_reg[0] [2]),
        .O(\icmp_ln520_reg_4037[0]_i_16_n_5 ));
  LUT5 #(
    .INIT(32'h04445111)) 
    \icmp_ln520_reg_4037[0]_i_17 
       (.I0(\icmp_ln520_reg_4037_reg[0] [0]),
        .I1(\icmp_ln520_reg_4037_reg[0]_0 [0]),
        .I2(ap_loop_init_int),
        .I3(\zonePlateVAddr_reg[15] ),
        .I4(\icmp_ln520_reg_4037_reg[0] [1]),
        .O(\icmp_ln520_reg_4037[0]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \icmp_ln520_reg_4037[0]_i_2 
       (.I0(\icmp_ln520_reg_4037_reg[0] [15]),
        .I1(\zonePlateVAddr_reg[15] ),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln520_reg_4037_reg[0]_0 [14]),
        .I4(\icmp_ln520_reg_4037_reg[0] [14]),
        .I5(\icmp_ln520_reg_4037_reg[0]_0 [13]),
        .O(\icmp_ln520_reg_4037[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \icmp_ln520_reg_4037[0]_i_3 
       (.I0(\icmp_ln520_reg_4037_reg[0] [13]),
        .I1(\zonePlateVAddr_reg[15] ),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln520_reg_4037_reg[0]_0 [12]),
        .I4(\icmp_ln520_reg_4037_reg[0] [12]),
        .I5(\icmp_ln520_reg_4037_reg[0]_0 [11]),
        .O(\icmp_ln520_reg_4037[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \icmp_ln520_reg_4037[0]_i_4 
       (.I0(\icmp_ln520_reg_4037_reg[0] [11]),
        .I1(\zonePlateVAddr_reg[15] ),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln520_reg_4037_reg[0]_0 [10]),
        .I4(\icmp_ln520_reg_4037_reg[0] [10]),
        .I5(\icmp_ln520_reg_4037_reg[0]_0 [9]),
        .O(\icmp_ln520_reg_4037[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \icmp_ln520_reg_4037[0]_i_5 
       (.I0(\icmp_ln520_reg_4037_reg[0] [9]),
        .I1(\zonePlateVAddr_reg[15] ),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln520_reg_4037_reg[0]_0 [8]),
        .I4(\icmp_ln520_reg_4037_reg[0] [8]),
        .I5(\icmp_ln520_reg_4037_reg[0]_0 [7]),
        .O(\icmp_ln520_reg_4037[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \icmp_ln520_reg_4037[0]_i_6 
       (.I0(\icmp_ln520_reg_4037_reg[0] [7]),
        .I1(\zonePlateVAddr_reg[15] ),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln520_reg_4037_reg[0]_0 [6]),
        .I4(\icmp_ln520_reg_4037_reg[0] [6]),
        .I5(\icmp_ln520_reg_4037_reg[0]_0 [5]),
        .O(\icmp_ln520_reg_4037[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \icmp_ln520_reg_4037[0]_i_7 
       (.I0(\icmp_ln520_reg_4037_reg[0] [5]),
        .I1(\zonePlateVAddr_reg[15] ),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln520_reg_4037_reg[0]_0 [4]),
        .I4(\icmp_ln520_reg_4037_reg[0] [4]),
        .I5(\icmp_ln520_reg_4037_reg[0]_0 [3]),
        .O(\icmp_ln520_reg_4037[0]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    \icmp_ln520_reg_4037[0]_i_8 
       (.I0(\icmp_ln520_reg_4037_reg[0] [3]),
        .I1(\zonePlateVAddr_reg[15] ),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln520_reg_4037_reg[0]_0 [2]),
        .I4(\icmp_ln520_reg_4037_reg[0] [2]),
        .I5(\icmp_ln520_reg_4037_reg[0]_0 [1]),
        .O(\icmp_ln520_reg_4037[0]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'hEAFF80AA)) 
    \icmp_ln520_reg_4037[0]_i_9 
       (.I0(\icmp_ln520_reg_4037_reg[0] [1]),
        .I1(\zonePlateVAddr_reg[15] ),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln520_reg_4037_reg[0]_0 [0]),
        .I4(\icmp_ln520_reg_4037_reg[0] [0]),
        .O(\icmp_ln520_reg_4037[0]_i_9_n_5 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \icmp_ln520_reg_4037_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({CO,\icmp_ln520_reg_4037_reg[0]_i_1_n_6 ,\icmp_ln520_reg_4037_reg[0]_i_1_n_7 ,\icmp_ln520_reg_4037_reg[0]_i_1_n_8 ,\icmp_ln520_reg_4037_reg[0]_i_1_n_9 ,\icmp_ln520_reg_4037_reg[0]_i_1_n_10 ,\icmp_ln520_reg_4037_reg[0]_i_1_n_11 ,\icmp_ln520_reg_4037_reg[0]_i_1_n_12 }),
        .DI({\icmp_ln520_reg_4037[0]_i_2_n_5 ,\icmp_ln520_reg_4037[0]_i_3_n_5 ,\icmp_ln520_reg_4037[0]_i_4_n_5 ,\icmp_ln520_reg_4037[0]_i_5_n_5 ,\icmp_ln520_reg_4037[0]_i_6_n_5 ,\icmp_ln520_reg_4037[0]_i_7_n_5 ,\icmp_ln520_reg_4037[0]_i_8_n_5 ,\icmp_ln520_reg_4037[0]_i_9_n_5 }),
        .O(\NLW_icmp_ln520_reg_4037_reg[0]_i_1_O_UNCONNECTED [7:0]),
        .S({\icmp_ln520_reg_4037[0]_i_10_n_5 ,\icmp_ln520_reg_4037[0]_i_11_n_5 ,\icmp_ln520_reg_4037[0]_i_12_n_5 ,\icmp_ln520_reg_4037[0]_i_13_n_5 ,\icmp_ln520_reg_4037[0]_i_14_n_5 ,\icmp_ln520_reg_4037[0]_i_15_n_5 ,\icmp_ln520_reg_4037[0]_i_16_n_5 ,\icmp_ln520_reg_4037[0]_i_17_n_5 }));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_10_fu_502[0]_i_1 
       (.I0(\outpix_val_V_10_fu_502_reg[7] [0]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_10_fu_502_reg[0] ),
        .I4(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I5(\outpix_val_V_10_fu_502_reg[7]_0 [0]),
        .O(\outpix_val_V_4_load_reg_1214_reg[7] [0]));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_10_fu_502[1]_i_1 
       (.I0(\outpix_val_V_10_fu_502_reg[7] [1]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_10_fu_502_reg[1] ),
        .I4(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I5(\outpix_val_V_10_fu_502_reg[7]_0 [1]),
        .O(\outpix_val_V_4_load_reg_1214_reg[7] [1]));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_10_fu_502[2]_i_1 
       (.I0(\outpix_val_V_10_fu_502_reg[7] [2]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_10_fu_502_reg[2] ),
        .I4(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I5(\outpix_val_V_10_fu_502_reg[7]_0 [2]),
        .O(\outpix_val_V_4_load_reg_1214_reg[7] [2]));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_10_fu_502[3]_i_1 
       (.I0(\outpix_val_V_10_fu_502_reg[7] [3]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_10_fu_502_reg[3] ),
        .I4(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I5(\outpix_val_V_10_fu_502_reg[7]_0 [3]),
        .O(\outpix_val_V_4_load_reg_1214_reg[7] [3]));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_10_fu_502[4]_i_1 
       (.I0(\outpix_val_V_10_fu_502_reg[7] [4]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_10_fu_502_reg[4] ),
        .I4(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I5(\outpix_val_V_10_fu_502_reg[7]_0 [4]),
        .O(\outpix_val_V_4_load_reg_1214_reg[7] [4]));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_10_fu_502[5]_i_1 
       (.I0(\outpix_val_V_10_fu_502_reg[7] [5]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_10_fu_502_reg[5] ),
        .I4(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I5(\outpix_val_V_10_fu_502_reg[7]_0 [5]),
        .O(\outpix_val_V_4_load_reg_1214_reg[7] [5]));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_10_fu_502[6]_i_1 
       (.I0(\outpix_val_V_10_fu_502_reg[7] [6]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_10_fu_502_reg[6] ),
        .I4(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I5(\outpix_val_V_10_fu_502_reg[7]_0 [6]),
        .O(\outpix_val_V_4_load_reg_1214_reg[7] [6]));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_10_fu_502[7]_i_1 
       (.I0(\outpix_val_V_10_fu_502_reg[7] [7]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_10_fu_502_reg[7]_1 ),
        .I4(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I5(\outpix_val_V_10_fu_502_reg[7]_0 [7]),
        .O(\outpix_val_V_4_load_reg_1214_reg[7] [7]));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_11_fu_506[0]_i_1 
       (.I0(\outpix_val_V_11_fu_506_reg[7] [0]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_11_fu_506_reg[0] ),
        .I4(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I5(Q[0]),
        .O(\outpix_val_V_5_load_reg_1219_reg[7] [0]));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_11_fu_506[1]_i_1 
       (.I0(\outpix_val_V_11_fu_506_reg[7] [1]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_11_fu_506_reg[1] ),
        .I4(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I5(Q[1]),
        .O(\outpix_val_V_5_load_reg_1219_reg[7] [1]));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_11_fu_506[2]_i_1 
       (.I0(\outpix_val_V_11_fu_506_reg[7] [2]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_11_fu_506_reg[2] ),
        .I4(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I5(Q[2]),
        .O(\outpix_val_V_5_load_reg_1219_reg[7] [2]));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_11_fu_506[3]_i_1 
       (.I0(\outpix_val_V_11_fu_506_reg[7] [3]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_11_fu_506_reg[3] ),
        .I4(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I5(Q[3]),
        .O(\outpix_val_V_5_load_reg_1219_reg[7] [3]));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_11_fu_506[4]_i_1 
       (.I0(\outpix_val_V_11_fu_506_reg[7] [4]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_11_fu_506_reg[4] ),
        .I4(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I5(Q[4]),
        .O(\outpix_val_V_5_load_reg_1219_reg[7] [4]));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_11_fu_506[5]_i_1 
       (.I0(\outpix_val_V_11_fu_506_reg[7] [5]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_11_fu_506_reg[5] ),
        .I4(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I5(Q[5]),
        .O(\outpix_val_V_5_load_reg_1219_reg[7] [5]));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_11_fu_506[6]_i_1 
       (.I0(\outpix_val_V_11_fu_506_reg[7] [6]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_11_fu_506_reg[6] ),
        .I4(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I5(Q[6]),
        .O(\outpix_val_V_5_load_reg_1219_reg[7] [6]));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_11_fu_506[7]_i_1 
       (.I0(\outpix_val_V_11_fu_506_reg[7] [7]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_11_fu_506_reg[7]_0 ),
        .I4(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I5(Q[7]),
        .O(\outpix_val_V_5_load_reg_1219_reg[7] [7]));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_6_fu_486[0]_i_1 
       (.I0(\outpix_val_V_6_fu_486_reg[7]_0 [0]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_6_fu_486_reg[0] ),
        .I4(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I5(\outpix_val_V_6_fu_486_reg[7]_1 [0]),
        .O(\outpix_val_V_load_reg_1194_reg[7] [0]));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_6_fu_486[1]_i_1 
       (.I0(\outpix_val_V_6_fu_486_reg[7]_0 [1]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_6_fu_486_reg[1] ),
        .I4(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I5(\outpix_val_V_6_fu_486_reg[7]_1 [1]),
        .O(\outpix_val_V_load_reg_1194_reg[7] [1]));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_6_fu_486[2]_i_1 
       (.I0(\outpix_val_V_6_fu_486_reg[7]_0 [2]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_6_fu_486_reg[2] ),
        .I4(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I5(\outpix_val_V_6_fu_486_reg[7]_1 [2]),
        .O(\outpix_val_V_load_reg_1194_reg[7] [2]));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_6_fu_486[3]_i_1 
       (.I0(\outpix_val_V_6_fu_486_reg[7]_0 [3]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_6_fu_486_reg[3] ),
        .I4(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I5(\outpix_val_V_6_fu_486_reg[7]_1 [3]),
        .O(\outpix_val_V_load_reg_1194_reg[7] [3]));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_6_fu_486[4]_i_1 
       (.I0(\outpix_val_V_6_fu_486_reg[7]_0 [4]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_6_fu_486_reg[4] ),
        .I4(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I5(\outpix_val_V_6_fu_486_reg[7]_1 [4]),
        .O(\outpix_val_V_load_reg_1194_reg[7] [4]));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_6_fu_486[5]_i_1 
       (.I0(\outpix_val_V_6_fu_486_reg[7]_0 [5]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_6_fu_486_reg[5] ),
        .I4(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I5(\outpix_val_V_6_fu_486_reg[7]_1 [5]),
        .O(\outpix_val_V_load_reg_1194_reg[7] [5]));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_6_fu_486[6]_i_1 
       (.I0(\outpix_val_V_6_fu_486_reg[7]_0 [6]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_6_fu_486_reg[6] ),
        .I4(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I5(\outpix_val_V_6_fu_486_reg[7]_1 [6]),
        .O(\outpix_val_V_load_reg_1194_reg[7] [6]));
  LUT5 #(
    .INIT(32'h0F080808)) 
    \outpix_val_V_6_fu_486[7]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(ap_enable_reg_pp0_iter14),
        .I2(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I3(\zonePlateVAddr_reg[15] ),
        .I4(ap_loop_init_int),
        .O(\icmp_ln520_reg_4037_pp0_iter13_reg_reg[0] ));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_6_fu_486[7]_i_2 
       (.I0(\outpix_val_V_6_fu_486_reg[7]_0 [7]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_6_fu_486_reg[7]_2 ),
        .I4(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I5(\outpix_val_V_6_fu_486_reg[7]_1 [7]),
        .O(\outpix_val_V_load_reg_1194_reg[7] [7]));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_7_fu_490[0]_i_1 
       (.I0(\outpix_val_V_7_fu_490_reg[7] [0]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_7_fu_490_reg[0] ),
        .I4(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I5(\outpix_val_V_7_fu_490_reg[7]_0 [0]),
        .O(\outpix_val_V_1_load_reg_1199_reg[7] [0]));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_7_fu_490[1]_i_1 
       (.I0(\outpix_val_V_7_fu_490_reg[7] [1]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_7_fu_490_reg[1] ),
        .I4(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I5(\outpix_val_V_7_fu_490_reg[7]_0 [1]),
        .O(\outpix_val_V_1_load_reg_1199_reg[7] [1]));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_7_fu_490[2]_i_1 
       (.I0(\outpix_val_V_7_fu_490_reg[7] [2]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_7_fu_490_reg[2] ),
        .I4(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I5(\outpix_val_V_7_fu_490_reg[7]_0 [2]),
        .O(\outpix_val_V_1_load_reg_1199_reg[7] [2]));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_7_fu_490[3]_i_1 
       (.I0(\outpix_val_V_7_fu_490_reg[7] [3]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_7_fu_490_reg[3] ),
        .I4(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I5(\outpix_val_V_7_fu_490_reg[7]_0 [3]),
        .O(\outpix_val_V_1_load_reg_1199_reg[7] [3]));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_7_fu_490[4]_i_1 
       (.I0(\outpix_val_V_7_fu_490_reg[7] [4]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_7_fu_490_reg[4] ),
        .I4(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I5(\outpix_val_V_7_fu_490_reg[7]_0 [4]),
        .O(\outpix_val_V_1_load_reg_1199_reg[7] [4]));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_7_fu_490[5]_i_1 
       (.I0(\outpix_val_V_7_fu_490_reg[7] [5]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_7_fu_490_reg[5] ),
        .I4(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I5(\outpix_val_V_7_fu_490_reg[7]_0 [5]),
        .O(\outpix_val_V_1_load_reg_1199_reg[7] [5]));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_7_fu_490[6]_i_1 
       (.I0(\outpix_val_V_7_fu_490_reg[7] [6]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_7_fu_490_reg[6] ),
        .I4(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I5(\outpix_val_V_7_fu_490_reg[7]_0 [6]),
        .O(\outpix_val_V_1_load_reg_1199_reg[7] [6]));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_7_fu_490[7]_i_1 
       (.I0(\outpix_val_V_7_fu_490_reg[7] [7]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_7_fu_490_reg[7]_1 ),
        .I4(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I5(\outpix_val_V_7_fu_490_reg[7]_0 [7]),
        .O(\outpix_val_V_1_load_reg_1199_reg[7] [7]));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_8_fu_494[0]_i_1 
       (.I0(\outpix_val_V_8_fu_494_reg[7] [0]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_8_fu_494_reg[0] ),
        .I4(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I5(\outpix_val_V_8_fu_494_reg[7]_0 [0]),
        .O(\outpix_val_V_2_load_reg_1204_reg[7] [0]));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_8_fu_494[1]_i_1 
       (.I0(\outpix_val_V_8_fu_494_reg[7] [1]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_8_fu_494_reg[1] ),
        .I4(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I5(\outpix_val_V_8_fu_494_reg[7]_0 [1]),
        .O(\outpix_val_V_2_load_reg_1204_reg[7] [1]));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_8_fu_494[2]_i_1 
       (.I0(\outpix_val_V_8_fu_494_reg[7] [2]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_8_fu_494_reg[2] ),
        .I4(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I5(\outpix_val_V_8_fu_494_reg[7]_0 [2]),
        .O(\outpix_val_V_2_load_reg_1204_reg[7] [2]));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_8_fu_494[3]_i_1 
       (.I0(\outpix_val_V_8_fu_494_reg[7] [3]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_8_fu_494_reg[3] ),
        .I4(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I5(\outpix_val_V_8_fu_494_reg[7]_0 [3]),
        .O(\outpix_val_V_2_load_reg_1204_reg[7] [3]));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_8_fu_494[4]_i_1 
       (.I0(\outpix_val_V_8_fu_494_reg[7] [4]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_8_fu_494_reg[4] ),
        .I4(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I5(\outpix_val_V_8_fu_494_reg[7]_0 [4]),
        .O(\outpix_val_V_2_load_reg_1204_reg[7] [4]));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_8_fu_494[5]_i_1 
       (.I0(\outpix_val_V_8_fu_494_reg[7] [5]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_8_fu_494_reg[5] ),
        .I4(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I5(\outpix_val_V_8_fu_494_reg[7]_0 [5]),
        .O(\outpix_val_V_2_load_reg_1204_reg[7] [5]));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_8_fu_494[6]_i_1 
       (.I0(\outpix_val_V_8_fu_494_reg[7] [6]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_8_fu_494_reg[6] ),
        .I4(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I5(\outpix_val_V_8_fu_494_reg[7]_0 [6]),
        .O(\outpix_val_V_2_load_reg_1204_reg[7] [6]));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_8_fu_494[7]_i_1 
       (.I0(\outpix_val_V_8_fu_494_reg[7] [7]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_8_fu_494_reg[7]_1 ),
        .I4(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I5(\outpix_val_V_8_fu_494_reg[7]_0 [7]),
        .O(\outpix_val_V_2_load_reg_1204_reg[7] [7]));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_9_fu_498[0]_i_1 
       (.I0(\outpix_val_V_9_fu_498_reg[7] [0]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_9_fu_498_reg[0] ),
        .I4(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I5(\outpix_val_V_9_fu_498_reg[7]_0 [0]),
        .O(\outpix_val_V_3_load_reg_1209_reg[7] [0]));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_9_fu_498[1]_i_1 
       (.I0(\outpix_val_V_9_fu_498_reg[7] [1]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_9_fu_498_reg[1] ),
        .I4(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I5(\outpix_val_V_9_fu_498_reg[7]_0 [1]),
        .O(\outpix_val_V_3_load_reg_1209_reg[7] [1]));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_9_fu_498[2]_i_1 
       (.I0(\outpix_val_V_9_fu_498_reg[7] [2]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_9_fu_498_reg[2] ),
        .I4(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I5(\outpix_val_V_9_fu_498_reg[7]_0 [2]),
        .O(\outpix_val_V_3_load_reg_1209_reg[7] [2]));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_9_fu_498[3]_i_1 
       (.I0(\outpix_val_V_9_fu_498_reg[7] [3]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_9_fu_498_reg[3] ),
        .I4(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I5(\outpix_val_V_9_fu_498_reg[7]_0 [3]),
        .O(\outpix_val_V_3_load_reg_1209_reg[7] [3]));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_9_fu_498[4]_i_1 
       (.I0(\outpix_val_V_9_fu_498_reg[7] [4]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_9_fu_498_reg[4] ),
        .I4(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I5(\outpix_val_V_9_fu_498_reg[7]_0 [4]),
        .O(\outpix_val_V_3_load_reg_1209_reg[7] [4]));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_9_fu_498[5]_i_1 
       (.I0(\outpix_val_V_9_fu_498_reg[7] [5]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_9_fu_498_reg[5] ),
        .I4(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I5(\outpix_val_V_9_fu_498_reg[7]_0 [5]),
        .O(\outpix_val_V_3_load_reg_1209_reg[7] [5]));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_9_fu_498[6]_i_1 
       (.I0(\outpix_val_V_9_fu_498_reg[7] [6]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_9_fu_498_reg[6] ),
        .I4(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I5(\outpix_val_V_9_fu_498_reg[7]_0 [6]),
        .O(\outpix_val_V_3_load_reg_1209_reg[7] [6]));
  LUT6 #(
    .INIT(64'hBB88BB8BBB88B888)) 
    \outpix_val_V_9_fu_498[7]_i_1 
       (.I0(\outpix_val_V_9_fu_498_reg[7] [7]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I2(\outpix_val_V_6_fu_486_reg[7] ),
        .I3(\outpix_val_V_9_fu_498_reg[7]_1 ),
        .I4(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I5(\outpix_val_V_9_fu_498_reg[7]_0 [7]),
        .O(\outpix_val_V_3_load_reg_1209_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_2
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [14]),
        .I1(ap_loop_init_int),
        .I2(\zonePlateVAddr_reg[15] ),
        .O(B[14]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_3
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [13]),
        .I1(ap_loop_init_int),
        .I2(\zonePlateVAddr_reg[15] ),
        .O(B[13]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_4
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [12]),
        .I1(ap_loop_init_int),
        .I2(\zonePlateVAddr_reg[15] ),
        .O(B[12]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_5
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [11]),
        .I1(ap_loop_init_int),
        .I2(\zonePlateVAddr_reg[15] ),
        .O(B[11]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    p_reg_reg_i_6
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [10]),
        .I1(ap_loop_init_int),
        .I2(\zonePlateVAddr_reg[15] ),
        .O(B[10]));
  LUT6 #(
    .INIT(64'h000055550000666A)) 
    q4_reg_i_1
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [9]),
        .I1(\icmp_ln520_reg_4037_reg[0]_0 [7]),
        .I2(q4_reg_i_11_n_5),
        .I3(\icmp_ln520_reg_4037_reg[0]_0 [6]),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I5(\icmp_ln520_reg_4037_reg[0]_0 [8]),
        .O(ADDRBWRADDR[9]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    q4_reg_i_10
       (.I0(\zonePlateVAddr_reg[15] ),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln520_reg_4037_reg[0]_0 [0]),
        .O(ADDRBWRADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT5 #(
    .INIT(32'h00A8A8A8)) 
    q4_reg_i_11
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [5]),
        .I1(q4_reg_i_13_n_5),
        .I2(\icmp_ln520_reg_4037_reg[0]_0 [4]),
        .I3(ap_loop_init_int),
        .I4(\zonePlateVAddr_reg[15] ),
        .O(q4_reg_i_11_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    q4_reg_i_12
       (.I0(\zonePlateVAddr_reg[15] ),
        .I1(ap_loop_init_int),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5));
  LUT6 #(
    .INIT(64'h0AAA0AAA08880000)) 
    q4_reg_i_13
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [3]),
        .I1(\icmp_ln520_reg_4037_reg[0]_0 [0]),
        .I2(\zonePlateVAddr_reg[15] ),
        .I3(ap_loop_init_int),
        .I4(\icmp_ln520_reg_4037_reg[0]_0 [1]),
        .I5(\icmp_ln520_reg_4037_reg[0]_0 [2]),
        .O(q4_reg_i_13_n_5));
  LUT6 #(
    .INIT(64'hFFA8A8A8FF575757)) 
    q4_reg_i_2
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [7]),
        .I1(q4_reg_i_11_n_5),
        .I2(\icmp_ln520_reg_4037_reg[0]_0 [6]),
        .I3(ap_loop_init_int),
        .I4(\zonePlateVAddr_reg[15] ),
        .I5(\icmp_ln520_reg_4037_reg[0]_0 [8]),
        .O(ADDRBWRADDR[8]));
  LUT6 #(
    .INIT(64'h0505050606060606)) 
    q4_reg_i_3
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [7]),
        .I1(\icmp_ln520_reg_4037_reg[0]_0 [6]),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I3(\icmp_ln520_reg_4037_reg[0]_0 [4]),
        .I4(q4_reg_i_13_n_5),
        .I5(\icmp_ln520_reg_4037_reg[0]_0 [5]),
        .O(ADDRBWRADDR[7]));
  LUT6 #(
    .INIT(64'hEAEAEAD5D5D5D5D5)) 
    q4_reg_i_4
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [6]),
        .I1(\zonePlateVAddr_reg[15] ),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln520_reg_4037_reg[0]_0 [4]),
        .I4(q4_reg_i_13_n_5),
        .I5(\icmp_ln520_reg_4037_reg[0]_0 [5]),
        .O(ADDRBWRADDR[6]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT5 #(
    .INIT(32'hD5D5152A)) 
    q4_reg_i_5
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [5]),
        .I1(ap_loop_init_int),
        .I2(\zonePlateVAddr_reg[15] ),
        .I3(\icmp_ln520_reg_4037_reg[0]_0 [4]),
        .I4(q4_reg_i_13_n_5),
        .O(ADDRBWRADDR[5]));
  LUT6 #(
    .INIT(64'hFFA9FF99FF55FF55)) 
    q4_reg_i_6
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [4]),
        .I1(\icmp_ln520_reg_4037_reg[0]_0 [2]),
        .I2(\icmp_ln520_reg_4037_reg[0]_0 [1]),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .I4(\icmp_ln520_reg_4037_reg[0]_0 [0]),
        .I5(\icmp_ln520_reg_4037_reg[0]_0 [3]),
        .O(ADDRBWRADDR[4]));
  LUT6 #(
    .INIT(64'h1515152A152A152A)) 
    q4_reg_i_7
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [3]),
        .I1(ap_loop_init_int),
        .I2(\zonePlateVAddr_reg[15] ),
        .I3(\icmp_ln520_reg_4037_reg[0]_0 [2]),
        .I4(\icmp_ln520_reg_4037_reg[0]_0 [1]),
        .I5(\icmp_ln520_reg_4037_reg[0]_0 [0]),
        .O(ADDRBWRADDR[3]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'hF999F555)) 
    q4_reg_i_8
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [2]),
        .I1(\icmp_ln520_reg_4037_reg[0]_0 [1]),
        .I2(ap_loop_init_int),
        .I3(\zonePlateVAddr_reg[15] ),
        .I4(\icmp_ln520_reg_4037_reg[0]_0 [0]),
        .O(ADDRBWRADDR[2]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT4 #(
    .INIT(16'h152A)) 
    q4_reg_i_9
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [1]),
        .I1(\zonePlateVAddr_reg[15] ),
        .I2(ap_loop_init_int),
        .I3(\icmp_ln520_reg_4037_reg[0]_0 [0]),
        .O(ADDRBWRADDR[1]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \trunc_ln520_1_reg_4047[10]_i_1 
       (.I0(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I1(CO),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4] [0]),
        .I3(\trunc_ln520_1_reg_4047_reg[1] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln520_1_reg_4047[10]_i_2 
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [9]),
        .I1(ap_loop_init_int),
        .I2(\zonePlateVAddr_reg[15] ),
        .O(B[9]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln520_1_reg_4047[1]_i_1 
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [0]),
        .I1(ap_loop_init_int),
        .I2(\zonePlateVAddr_reg[15] ),
        .O(B[0]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln520_1_reg_4047[2]_i_1 
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [1]),
        .I1(ap_loop_init_int),
        .I2(\zonePlateVAddr_reg[15] ),
        .O(B[1]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln520_1_reg_4047[3]_i_1 
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [2]),
        .I1(ap_loop_init_int),
        .I2(\zonePlateVAddr_reg[15] ),
        .O(B[2]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln520_1_reg_4047[4]_i_1 
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [3]),
        .I1(ap_loop_init_int),
        .I2(\zonePlateVAddr_reg[15] ),
        .O(B[3]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln520_1_reg_4047[5]_i_1 
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [4]),
        .I1(ap_loop_init_int),
        .I2(\zonePlateVAddr_reg[15] ),
        .O(B[4]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln520_1_reg_4047[6]_i_1 
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [5]),
        .I1(ap_loop_init_int),
        .I2(\zonePlateVAddr_reg[15] ),
        .O(B[5]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln520_1_reg_4047[7]_i_1 
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [6]),
        .I1(ap_loop_init_int),
        .I2(\zonePlateVAddr_reg[15] ),
        .O(B[6]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln520_1_reg_4047[8]_i_1 
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [7]),
        .I1(ap_loop_init_int),
        .I2(\zonePlateVAddr_reg[15] ),
        .O(B[7]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \trunc_ln520_1_reg_4047[9]_i_1 
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [8]),
        .I1(ap_loop_init_int),
        .I2(\zonePlateVAddr_reg[15] ),
        .O(B[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \xBar_V_1_loc_0_fu_290[0]_i_1 
       (.I0(xBar_V_1[0]),
        .I1(\xBar_V_1_loc_0_fu_290_reg[10]_1 ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_lhs_out_o),
        .O(\xBar_V_1_reg[10] [0]));
  LUT5 #(
    .INIT(32'hAA00AACA)) 
    \xBar_V_1_loc_0_fu_290[0]_i_2 
       (.I0(\xBar_V_1_loc_0_fu_290_reg[10] [0]),
        .I1(\xBar_V_1_loc_0_fu_290_reg[0] ),
        .I2(\xBar_V_1_loc_0_fu_290_reg[0]_0 ),
        .I3(\xBar_V_1_loc_0_fu_290_reg[10]_0 ),
        .I4(\xBar_V_1_loc_0_fu_290[10]_i_4_n_5 ),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_lhs_out_o));
  LUT6 #(
    .INIT(64'hABABABAAAAAAAAAA)) 
    \xBar_V_1_loc_0_fu_290[10]_i_1 
       (.I0(\xBar_V_1_loc_0_fu_290_reg[10]_1 ),
        .I1(\xBar_V_1_loc_0_fu_290_reg[10]_0 ),
        .I2(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I3(\xBar_V_1_loc_0_fu_290_reg[0]_1 ),
        .I4(\xBar_V_1_loc_0_fu_290[10]_i_4_n_5 ),
        .I5(\ap_CS_fsm_reg[3]_2 [2]),
        .O(\ap_CS_fsm_reg[3] ));
  LUT6 #(
    .INIT(64'hF0AAF000F0BBF011)) 
    \xBar_V_1_loc_0_fu_290[10]_i_2 
       (.I0(\xBar_V_1_loc_0_fu_290_reg[10]_0 ),
        .I1(\xBar_V_1_loc_0_fu_290[10]_i_4_n_5 ),
        .I2(xBar_V_1[10]),
        .I3(\xBar_V_1_loc_0_fu_290_reg[10]_1 ),
        .I4(\xBar_V_1_loc_0_fu_290_reg[10] [10]),
        .I5(\xBar_V_1_loc_0_fu_290_reg[10]_2 ),
        .O(\xBar_V_1_reg[10] [10]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \xBar_V_1_loc_0_fu_290[10]_i_4 
       (.I0(CO),
        .I1(\zonePlateVAddr_reg[15] ),
        .I2(\x_fu_470_reg[12] ),
        .O(\xBar_V_1_loc_0_fu_290[10]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hF0AAF000F0BBF011)) 
    \xBar_V_1_loc_0_fu_290[1]_i_1 
       (.I0(\xBar_V_1_loc_0_fu_290_reg[10]_0 ),
        .I1(\xBar_V_1_loc_0_fu_290[10]_i_4_n_5 ),
        .I2(xBar_V_1[1]),
        .I3(\xBar_V_1_loc_0_fu_290_reg[10]_1 ),
        .I4(\xBar_V_1_loc_0_fu_290_reg[10] [1]),
        .I5(\xBar_V_1_loc_0_fu_290_reg[1] ),
        .O(\xBar_V_1_reg[10] [1]));
  LUT6 #(
    .INIT(64'hF0BBF011F0AAF000)) 
    \xBar_V_1_loc_0_fu_290[2]_i_1 
       (.I0(\xBar_V_1_loc_0_fu_290_reg[10]_0 ),
        .I1(\xBar_V_1_loc_0_fu_290[10]_i_4_n_5 ),
        .I2(xBar_V_1[2]),
        .I3(\xBar_V_1_loc_0_fu_290_reg[10]_1 ),
        .I4(\xBar_V_1_loc_0_fu_290_reg[10] [2]),
        .I5(\xBar_V_1_loc_0_fu_290_reg[2] ),
        .O(\xBar_V_1_reg[10] [2]));
  LUT6 #(
    .INIT(64'hF0BBF011F0AAF000)) 
    \xBar_V_1_loc_0_fu_290[3]_i_1 
       (.I0(\xBar_V_1_loc_0_fu_290_reg[10]_0 ),
        .I1(\xBar_V_1_loc_0_fu_290[10]_i_4_n_5 ),
        .I2(xBar_V_1[3]),
        .I3(\xBar_V_1_loc_0_fu_290_reg[10]_1 ),
        .I4(\xBar_V_1_loc_0_fu_290_reg[10] [3]),
        .I5(\xBar_V_1_loc_0_fu_290_reg[3] ),
        .O(\xBar_V_1_reg[10] [3]));
  LUT6 #(
    .INIT(64'hF0AAF000F0BBF011)) 
    \xBar_V_1_loc_0_fu_290[4]_i_1 
       (.I0(\xBar_V_1_loc_0_fu_290_reg[10]_0 ),
        .I1(\xBar_V_1_loc_0_fu_290[10]_i_4_n_5 ),
        .I2(xBar_V_1[4]),
        .I3(\xBar_V_1_loc_0_fu_290_reg[10]_1 ),
        .I4(\xBar_V_1_loc_0_fu_290_reg[10] [4]),
        .I5(\xBar_V_1_loc_0_fu_290_reg[4] ),
        .O(\xBar_V_1_reg[10] [4]));
  LUT6 #(
    .INIT(64'hF0AAF000F0BBF011)) 
    \xBar_V_1_loc_0_fu_290[5]_i_1 
       (.I0(\xBar_V_1_loc_0_fu_290_reg[10]_0 ),
        .I1(\xBar_V_1_loc_0_fu_290[10]_i_4_n_5 ),
        .I2(xBar_V_1[5]),
        .I3(\xBar_V_1_loc_0_fu_290_reg[10]_1 ),
        .I4(\xBar_V_1_loc_0_fu_290_reg[10] [5]),
        .I5(\xBar_V_1_loc_0_fu_290_reg[5] ),
        .O(\xBar_V_1_reg[10] [5]));
  LUT6 #(
    .INIT(64'hF0AAF000F0BBF011)) 
    \xBar_V_1_loc_0_fu_290[6]_i_1 
       (.I0(\xBar_V_1_loc_0_fu_290_reg[10]_0 ),
        .I1(\xBar_V_1_loc_0_fu_290[10]_i_4_n_5 ),
        .I2(xBar_V_1[6]),
        .I3(\xBar_V_1_loc_0_fu_290_reg[10]_1 ),
        .I4(\xBar_V_1_loc_0_fu_290_reg[10] [6]),
        .I5(\xBar_V_1_loc_0_fu_290_reg[6] ),
        .O(\xBar_V_1_reg[10] [6]));
  LUT6 #(
    .INIT(64'hF0AAF000F0BBF011)) 
    \xBar_V_1_loc_0_fu_290[7]_i_1 
       (.I0(\xBar_V_1_loc_0_fu_290_reg[10]_0 ),
        .I1(\xBar_V_1_loc_0_fu_290[10]_i_4_n_5 ),
        .I2(xBar_V_1[7]),
        .I3(\xBar_V_1_loc_0_fu_290_reg[10]_1 ),
        .I4(\xBar_V_1_loc_0_fu_290_reg[10] [7]),
        .I5(\xBar_V_1_loc_0_fu_290_reg[7] ),
        .O(\xBar_V_1_reg[10] [7]));
  LUT6 #(
    .INIT(64'hF0AAF000F0BBF011)) 
    \xBar_V_1_loc_0_fu_290[8]_i_1 
       (.I0(\xBar_V_1_loc_0_fu_290_reg[10]_0 ),
        .I1(\xBar_V_1_loc_0_fu_290[10]_i_4_n_5 ),
        .I2(xBar_V_1[8]),
        .I3(\xBar_V_1_loc_0_fu_290_reg[10]_1 ),
        .I4(\xBar_V_1_loc_0_fu_290_reg[10] [8]),
        .I5(\xBar_V_1_loc_0_fu_290_reg[8] ),
        .O(\xBar_V_1_reg[10] [8]));
  LUT6 #(
    .INIT(64'hF0AAF000F0BBF011)) 
    \xBar_V_1_loc_0_fu_290[9]_i_1 
       (.I0(\xBar_V_1_loc_0_fu_290_reg[10]_0 ),
        .I1(\xBar_V_1_loc_0_fu_290[10]_i_4_n_5 ),
        .I2(xBar_V_1[9]),
        .I3(\xBar_V_1_loc_0_fu_290_reg[10]_1 ),
        .I4(\xBar_V_1_loc_0_fu_290_reg[10] [9]),
        .I5(\xBar_V_1_loc_0_fu_290_reg[9] ),
        .O(\xBar_V_1_reg[10] [9]));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    \xBar_V_loc_0_fu_286[0]_i_1 
       (.I0(xBar_V[0]),
        .I1(\xBar_V_1_loc_0_fu_290_reg[10]_1 ),
        .I2(\xBar_V_loc_0_fu_286_reg[10] [0]),
        .I3(\xBar_V_1_loc_0_fu_290_reg[10]_0 ),
        .I4(\xBar_V_1_loc_0_fu_290[10]_i_4_n_5 ),
        .I5(\xBar_V_loc_0_fu_286_reg[0] ),
        .O(\xBar_V_reg[10] [0]));
  LUT6 #(
    .INIT(64'hF0BBF011F0AAF000)) 
    \xBar_V_loc_0_fu_286[10]_i_1 
       (.I0(\xBar_V_1_loc_0_fu_290_reg[10]_0 ),
        .I1(\xBar_V_1_loc_0_fu_290[10]_i_4_n_5 ),
        .I2(xBar_V[10]),
        .I3(\xBar_V_1_loc_0_fu_290_reg[10]_1 ),
        .I4(\xBar_V_loc_0_fu_286_reg[10] [10]),
        .I5(\xBar_V_loc_0_fu_286_reg[10]_0 ),
        .O(\xBar_V_reg[10] [10]));
  LUT6 #(
    .INIT(64'hF0AAF000F0BBF011)) 
    \xBar_V_loc_0_fu_286[1]_i_1 
       (.I0(\xBar_V_1_loc_0_fu_290_reg[10]_0 ),
        .I1(\xBar_V_1_loc_0_fu_290[10]_i_4_n_5 ),
        .I2(xBar_V[1]),
        .I3(\xBar_V_1_loc_0_fu_290_reg[10]_1 ),
        .I4(\xBar_V_loc_0_fu_286_reg[10] [1]),
        .I5(\xBar_V_loc_0_fu_286_reg[1] ),
        .O(\xBar_V_reg[10] [1]));
  LUT6 #(
    .INIT(64'hF0BBF011F0AAF000)) 
    \xBar_V_loc_0_fu_286[2]_i_1 
       (.I0(\xBar_V_1_loc_0_fu_290_reg[10]_0 ),
        .I1(\xBar_V_1_loc_0_fu_290[10]_i_4_n_5 ),
        .I2(xBar_V[2]),
        .I3(\xBar_V_1_loc_0_fu_290_reg[10]_1 ),
        .I4(\xBar_V_loc_0_fu_286_reg[10] [2]),
        .I5(\xBar_V_loc_0_fu_286_reg[2] ),
        .O(\xBar_V_reg[10] [2]));
  LUT6 #(
    .INIT(64'hF0BBF011F0AAF000)) 
    \xBar_V_loc_0_fu_286[3]_i_1 
       (.I0(\xBar_V_1_loc_0_fu_290_reg[10]_0 ),
        .I1(\xBar_V_1_loc_0_fu_290[10]_i_4_n_5 ),
        .I2(xBar_V[3]),
        .I3(\xBar_V_1_loc_0_fu_290_reg[10]_1 ),
        .I4(\xBar_V_loc_0_fu_286_reg[10] [3]),
        .I5(\xBar_V_loc_0_fu_286_reg[3] ),
        .O(\xBar_V_reg[10] [3]));
  LUT6 #(
    .INIT(64'hF0AAF000F0BBF011)) 
    \xBar_V_loc_0_fu_286[4]_i_1 
       (.I0(\xBar_V_1_loc_0_fu_290_reg[10]_0 ),
        .I1(\xBar_V_1_loc_0_fu_290[10]_i_4_n_5 ),
        .I2(xBar_V[4]),
        .I3(\xBar_V_1_loc_0_fu_290_reg[10]_1 ),
        .I4(\xBar_V_loc_0_fu_286_reg[10] [4]),
        .I5(\xBar_V_loc_0_fu_286_reg[4] ),
        .O(\xBar_V_reg[10] [4]));
  LUT6 #(
    .INIT(64'hF0AAF000F0BBF011)) 
    \xBar_V_loc_0_fu_286[5]_i_1 
       (.I0(\xBar_V_1_loc_0_fu_290_reg[10]_0 ),
        .I1(\xBar_V_1_loc_0_fu_290[10]_i_4_n_5 ),
        .I2(xBar_V[5]),
        .I3(\xBar_V_1_loc_0_fu_290_reg[10]_1 ),
        .I4(\xBar_V_loc_0_fu_286_reg[10] [5]),
        .I5(\xBar_V_loc_0_fu_286_reg[5] ),
        .O(\xBar_V_reg[10] [5]));
  LUT6 #(
    .INIT(64'hF0AAF000F0BBF011)) 
    \xBar_V_loc_0_fu_286[6]_i_1 
       (.I0(\xBar_V_1_loc_0_fu_290_reg[10]_0 ),
        .I1(\xBar_V_1_loc_0_fu_290[10]_i_4_n_5 ),
        .I2(xBar_V[6]),
        .I3(\xBar_V_1_loc_0_fu_290_reg[10]_1 ),
        .I4(\xBar_V_loc_0_fu_286_reg[10] [6]),
        .I5(\xBar_V_loc_0_fu_286_reg[6] ),
        .O(\xBar_V_reg[10] [6]));
  LUT6 #(
    .INIT(64'hF0AAF000F0BBF011)) 
    \xBar_V_loc_0_fu_286[7]_i_1 
       (.I0(\xBar_V_1_loc_0_fu_290_reg[10]_0 ),
        .I1(\xBar_V_1_loc_0_fu_290[10]_i_4_n_5 ),
        .I2(xBar_V[7]),
        .I3(\xBar_V_1_loc_0_fu_290_reg[10]_1 ),
        .I4(\xBar_V_loc_0_fu_286_reg[10] [7]),
        .I5(\xBar_V_loc_0_fu_286_reg[7] ),
        .O(\xBar_V_reg[10] [7]));
  LUT6 #(
    .INIT(64'hF0AAF000F0BBF011)) 
    \xBar_V_loc_0_fu_286[8]_i_1 
       (.I0(\xBar_V_1_loc_0_fu_290_reg[10]_0 ),
        .I1(\xBar_V_1_loc_0_fu_290[10]_i_4_n_5 ),
        .I2(xBar_V[8]),
        .I3(\xBar_V_1_loc_0_fu_290_reg[10]_1 ),
        .I4(\xBar_V_loc_0_fu_286_reg[10] [8]),
        .I5(\xBar_V_loc_0_fu_286_reg[8] ),
        .O(\xBar_V_reg[10] [8]));
  LUT6 #(
    .INIT(64'hF0AAF000F0BBF011)) 
    \xBar_V_loc_0_fu_286[9]_i_1 
       (.I0(\xBar_V_1_loc_0_fu_290_reg[10]_0 ),
        .I1(\xBar_V_1_loc_0_fu_290[10]_i_4_n_5 ),
        .I2(xBar_V[9]),
        .I3(\xBar_V_1_loc_0_fu_290_reg[10]_1 ),
        .I4(\xBar_V_loc_0_fu_286_reg[10] [9]),
        .I5(\xBar_V_loc_0_fu_286_reg[9] ),
        .O(\xBar_V_reg[10] [9]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \x_fu_470[15]_i_1 
       (.I0(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I1(\zonePlateVAddr_reg[15] ),
        .I2(ap_loop_init_int),
        .I3(CO),
        .O(SR));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_470[15]_i_10 
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [9]),
        .I1(ap_loop_init_int),
        .I2(\zonePlateVAddr_reg[15] ),
        .O(\x_fu_470[15]_i_10_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_470[15]_i_11 
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [8]),
        .I1(ap_loop_init_int),
        .I2(\zonePlateVAddr_reg[15] ),
        .O(\x_fu_470[15]_i_11_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_470[15]_i_12 
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [7]),
        .I1(ap_loop_init_int),
        .I2(\zonePlateVAddr_reg[15] ),
        .O(\x_fu_470[15]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hE0EE000000000000)) 
    \x_fu_470[15]_i_2 
       (.I0(\x_fu_470_reg[15]_0 ),
        .I1(srcYUV_empty_n),
        .I2(bckgndYUV_full_n),
        .I3(ap_enable_reg_pp0_iter15),
        .I4(CO),
        .I5(\zonePlateVAddr_reg[15] ),
        .O(internal_empty_n_reg));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_470[15]_i_5 
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [14]),
        .I1(ap_loop_init_int),
        .I2(\zonePlateVAddr_reg[15] ),
        .O(\x_fu_470[15]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_470[15]_i_6 
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [13]),
        .I1(ap_loop_init_int),
        .I2(\zonePlateVAddr_reg[15] ),
        .O(\x_fu_470[15]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_470[15]_i_7 
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [12]),
        .I1(ap_loop_init_int),
        .I2(\zonePlateVAddr_reg[15] ),
        .O(\x_fu_470[15]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_470[15]_i_8 
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [11]),
        .I1(ap_loop_init_int),
        .I2(\zonePlateVAddr_reg[15] ),
        .O(\x_fu_470[15]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_470[15]_i_9 
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [10]),
        .I1(ap_loop_init_int),
        .I2(\zonePlateVAddr_reg[15] ),
        .O(\x_fu_470[15]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_470[7]_i_2 
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [0]),
        .I1(ap_loop_init_int),
        .I2(\zonePlateVAddr_reg[15] ),
        .O(\x_fu_470[7]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_470[7]_i_3 
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [6]),
        .I1(ap_loop_init_int),
        .I2(\zonePlateVAddr_reg[15] ),
        .O(\x_fu_470[7]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_470[7]_i_4 
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [5]),
        .I1(ap_loop_init_int),
        .I2(\zonePlateVAddr_reg[15] ),
        .O(\x_fu_470[7]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_470[7]_i_5 
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [4]),
        .I1(ap_loop_init_int),
        .I2(\zonePlateVAddr_reg[15] ),
        .O(\x_fu_470[7]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_470[7]_i_6 
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [3]),
        .I1(ap_loop_init_int),
        .I2(\zonePlateVAddr_reg[15] ),
        .O(\x_fu_470[7]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_470[7]_i_7 
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [2]),
        .I1(ap_loop_init_int),
        .I2(\zonePlateVAddr_reg[15] ),
        .O(\x_fu_470[7]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_470[7]_i_8 
       (.I0(\icmp_ln520_reg_4037_reg[0]_0 [1]),
        .I1(ap_loop_init_int),
        .I2(\zonePlateVAddr_reg[15] ),
        .O(\x_fu_470[7]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \x_fu_470[7]_i_9 
       (.I0(\zonePlateVAddr_reg[15] ),
        .I1(ap_loop_init_int),
        .I2(\icmp_ln520_reg_4037_reg[0]_0 [0]),
        .O(\x_fu_470[7]_i_9_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \x_fu_470_reg[15]_i_3 
       (.CI(\x_fu_470_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_x_fu_470_reg[15]_i_3_CO_UNCONNECTED [7],\x_fu_470_reg[15]_i_3_n_6 ,\x_fu_470_reg[15]_i_3_n_7 ,\x_fu_470_reg[15]_i_3_n_8 ,\x_fu_470_reg[15]_i_3_n_9 ,\x_fu_470_reg[15]_i_3_n_10 ,\x_fu_470_reg[15]_i_3_n_11 ,\x_fu_470_reg[15]_i_3_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_470_reg[15] [14:7]),
        .S({\x_fu_470[15]_i_5_n_5 ,\x_fu_470[15]_i_6_n_5 ,\x_fu_470[15]_i_7_n_5 ,\x_fu_470[15]_i_8_n_5 ,\x_fu_470[15]_i_9_n_5 ,\x_fu_470[15]_i_10_n_5 ,\x_fu_470[15]_i_11_n_5 ,\x_fu_470[15]_i_12_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \x_fu_470_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\x_fu_470_reg[7]_i_1_n_5 ,\x_fu_470_reg[7]_i_1_n_6 ,\x_fu_470_reg[7]_i_1_n_7 ,\x_fu_470_reg[7]_i_1_n_8 ,\x_fu_470_reg[7]_i_1_n_9 ,\x_fu_470_reg[7]_i_1_n_10 ,\x_fu_470_reg[7]_i_1_n_11 ,\x_fu_470_reg[7]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\x_fu_470[7]_i_2_n_5 ,1'b0}),
        .O({\x_fu_470_reg[15] [6:0],\NLW_x_fu_470_reg[7]_i_1_O_UNCONNECTED [0]}),
        .S({\x_fu_470[7]_i_3_n_5 ,\x_fu_470[7]_i_4_n_5 ,\x_fu_470[7]_i_5_n_5 ,\x_fu_470[7]_i_6_n_5 ,\x_fu_470[7]_i_7_n_5 ,\x_fu_470[7]_i_8_n_5 ,\x_fu_470[7]_i_9_n_5 ,1'b0}));
  LUT6 #(
    .INIT(64'hFFFF1000EFFF0000)) 
    \zonePlateVAddr[10]_i_1 
       (.I0(\x_fu_470_reg[12] ),
        .I1(\zonePlateVAddr_reg[7] ),
        .I2(CO),
        .I3(\zonePlateVAddr_reg[15] ),
        .I4(O[2]),
        .I5(D[2]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_10[2]));
  LUT6 #(
    .INIT(64'hFFFF1000EFFF0000)) 
    \zonePlateVAddr[11]_i_1 
       (.I0(\x_fu_470_reg[12] ),
        .I1(\zonePlateVAddr_reg[7] ),
        .I2(CO),
        .I3(\zonePlateVAddr_reg[15] ),
        .I4(O[3]),
        .I5(D[3]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_10[3]));
  LUT6 #(
    .INIT(64'hFFFF1000EFFF0000)) 
    \zonePlateVAddr[12]_i_1 
       (.I0(\x_fu_470_reg[12] ),
        .I1(\zonePlateVAddr_reg[7] ),
        .I2(CO),
        .I3(\zonePlateVAddr_reg[15] ),
        .I4(O[4]),
        .I5(D[4]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_10[4]));
  LUT6 #(
    .INIT(64'hFFFF1000EFFF0000)) 
    \zonePlateVAddr[13]_i_1 
       (.I0(\x_fu_470_reg[12] ),
        .I1(\zonePlateVAddr_reg[7] ),
        .I2(CO),
        .I3(\zonePlateVAddr_reg[15] ),
        .I4(O[5]),
        .I5(D[5]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_10[5]));
  LUT6 #(
    .INIT(64'hFFFF1000EFFF0000)) 
    \zonePlateVAddr[14]_i_1 
       (.I0(\x_fu_470_reg[12] ),
        .I1(\zonePlateVAddr_reg[7] ),
        .I2(CO),
        .I3(\zonePlateVAddr_reg[15] ),
        .I4(O[6]),
        .I5(D[6]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_10[6]));
  LUT5 #(
    .INIT(32'h00002A00)) 
    \zonePlateVAddr[15]_i_1 
       (.I0(\ap_CS_fsm_reg[3]_2 [2]),
        .I1(\zonePlateVAddr_reg[0] ),
        .I2(\zonePlateVAddr[15]_i_4_n_5 ),
        .I3(\icmp_ln1285_reg_4073_reg[0]_1 ),
        .I4(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .O(zonePlateVAddr0));
  LUT6 #(
    .INIT(64'hFFFF1000EFFF0000)) 
    \zonePlateVAddr[15]_i_2 
       (.I0(\x_fu_470_reg[12] ),
        .I1(\zonePlateVAddr_reg[7] ),
        .I2(CO),
        .I3(\zonePlateVAddr_reg[15] ),
        .I4(O[7]),
        .I5(D[7]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_10[7]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \zonePlateVAddr[15]_i_4 
       (.I0(\x_fu_470_reg[12] ),
        .I1(\zonePlateVAddr_reg[7] ),
        .I2(CO),
        .I3(\zonePlateVAddr_reg[15] ),
        .O(\zonePlateVAddr[15]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \zonePlateVAddr[7]_i_1 
       (.I0(\x_fu_470_reg[12] ),
        .I1(\zonePlateVAddr_reg[7] ),
        .I2(CO),
        .I3(\zonePlateVAddr_reg[15] ),
        .I4(zonePlateVAddr0),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_8));
  LUT6 #(
    .INIT(64'hFFFF1000EFFF0000)) 
    \zonePlateVAddr[8]_i_1 
       (.I0(\x_fu_470_reg[12] ),
        .I1(\zonePlateVAddr_reg[7] ),
        .I2(CO),
        .I3(\zonePlateVAddr_reg[15] ),
        .I4(O[0]),
        .I5(D[0]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_10[0]));
  LUT6 #(
    .INIT(64'hFFFF1000EFFF0000)) 
    \zonePlateVAddr[9]_i_1 
       (.I0(\x_fu_470_reg[12] ),
        .I1(\zonePlateVAddr_reg[7] ),
        .I2(CO),
        .I3(\zonePlateVAddr_reg[15] ),
        .I4(O[1]),
        .I5(D[1]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_10[1]));
  LUT6 #(
    .INIT(64'hFFFF1000EFFF0000)) 
    \zonePlateVDelta[0]_i_1 
       (.I0(\x_fu_470_reg[12] ),
        .I1(\zonePlateVAddr_reg[7] ),
        .I2(CO),
        .I3(\zonePlateVAddr_reg[15] ),
        .I4(add_ln1298_fu_1708_p2[0]),
        .I5(\zonePlateVDelta_reg[15]_0 [0]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_9[0]));
  LUT6 #(
    .INIT(64'hFFFF1000EFFF0000)) 
    \zonePlateVDelta[10]_i_1 
       (.I0(\x_fu_470_reg[12] ),
        .I1(\zonePlateVAddr_reg[7] ),
        .I2(CO),
        .I3(\zonePlateVAddr_reg[15] ),
        .I4(add_ln1298_fu_1708_p2[10]),
        .I5(\zonePlateVDelta_reg[15]_0 [10]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_9[10]));
  LUT6 #(
    .INIT(64'hFFFF1000EFFF0000)) 
    \zonePlateVDelta[11]_i_1 
       (.I0(\x_fu_470_reg[12] ),
        .I1(\zonePlateVAddr_reg[7] ),
        .I2(CO),
        .I3(\zonePlateVAddr_reg[15] ),
        .I4(add_ln1298_fu_1708_p2[11]),
        .I5(\zonePlateVDelta_reg[15]_0 [11]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_9[11]));
  LUT6 #(
    .INIT(64'hFFFF1000EFFF0000)) 
    \zonePlateVDelta[12]_i_1 
       (.I0(\x_fu_470_reg[12] ),
        .I1(\zonePlateVAddr_reg[7] ),
        .I2(CO),
        .I3(\zonePlateVAddr_reg[15] ),
        .I4(add_ln1298_fu_1708_p2[12]),
        .I5(\zonePlateVDelta_reg[15]_0 [12]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_9[12]));
  LUT6 #(
    .INIT(64'hFFFF1000EFFF0000)) 
    \zonePlateVDelta[13]_i_1 
       (.I0(\x_fu_470_reg[12] ),
        .I1(\zonePlateVAddr_reg[7] ),
        .I2(CO),
        .I3(\zonePlateVAddr_reg[15] ),
        .I4(add_ln1298_fu_1708_p2[13]),
        .I5(\zonePlateVDelta_reg[15]_0 [13]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_9[13]));
  LUT6 #(
    .INIT(64'hFFFF1000EFFF0000)) 
    \zonePlateVDelta[14]_i_1 
       (.I0(\x_fu_470_reg[12] ),
        .I1(\zonePlateVAddr_reg[7] ),
        .I2(CO),
        .I3(\zonePlateVAddr_reg[15] ),
        .I4(add_ln1298_fu_1708_p2[14]),
        .I5(\zonePlateVDelta_reg[15]_0 [14]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_9[14]));
  LUT6 #(
    .INIT(64'hFFFF1000EFFF0000)) 
    \zonePlateVDelta[15]_i_1 
       (.I0(\x_fu_470_reg[12] ),
        .I1(\zonePlateVAddr_reg[7] ),
        .I2(CO),
        .I3(\zonePlateVAddr_reg[15] ),
        .I4(add_ln1298_fu_1708_p2[15]),
        .I5(\zonePlateVDelta_reg[15]_0 [15]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_9[15]));
  LUT6 #(
    .INIT(64'hFFFF1000EFFF0000)) 
    \zonePlateVDelta[1]_i_1 
       (.I0(\x_fu_470_reg[12] ),
        .I1(\zonePlateVAddr_reg[7] ),
        .I2(CO),
        .I3(\zonePlateVAddr_reg[15] ),
        .I4(add_ln1298_fu_1708_p2[1]),
        .I5(\zonePlateVDelta_reg[15]_0 [1]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_9[1]));
  LUT6 #(
    .INIT(64'hFFFF1000EFFF0000)) 
    \zonePlateVDelta[2]_i_1 
       (.I0(\x_fu_470_reg[12] ),
        .I1(\zonePlateVAddr_reg[7] ),
        .I2(CO),
        .I3(\zonePlateVAddr_reg[15] ),
        .I4(add_ln1298_fu_1708_p2[2]),
        .I5(\zonePlateVDelta_reg[15]_0 [2]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_9[2]));
  LUT6 #(
    .INIT(64'hFFFF1000EFFF0000)) 
    \zonePlateVDelta[3]_i_1 
       (.I0(\x_fu_470_reg[12] ),
        .I1(\zonePlateVAddr_reg[7] ),
        .I2(CO),
        .I3(\zonePlateVAddr_reg[15] ),
        .I4(add_ln1298_fu_1708_p2[3]),
        .I5(\zonePlateVDelta_reg[15]_0 [3]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_9[3]));
  LUT6 #(
    .INIT(64'hFFFF1000EFFF0000)) 
    \zonePlateVDelta[4]_i_1 
       (.I0(\x_fu_470_reg[12] ),
        .I1(\zonePlateVAddr_reg[7] ),
        .I2(CO),
        .I3(\zonePlateVAddr_reg[15] ),
        .I4(add_ln1298_fu_1708_p2[4]),
        .I5(\zonePlateVDelta_reg[15]_0 [4]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_9[4]));
  LUT6 #(
    .INIT(64'hFFFF1000EFFF0000)) 
    \zonePlateVDelta[5]_i_1 
       (.I0(\x_fu_470_reg[12] ),
        .I1(\zonePlateVAddr_reg[7] ),
        .I2(CO),
        .I3(\zonePlateVAddr_reg[15] ),
        .I4(add_ln1298_fu_1708_p2[5]),
        .I5(\zonePlateVDelta_reg[15]_0 [5]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_9[5]));
  LUT6 #(
    .INIT(64'hFFFF1000EFFF0000)) 
    \zonePlateVDelta[6]_i_1 
       (.I0(\x_fu_470_reg[12] ),
        .I1(\zonePlateVAddr_reg[7] ),
        .I2(CO),
        .I3(\zonePlateVAddr_reg[15] ),
        .I4(add_ln1298_fu_1708_p2[6]),
        .I5(\zonePlateVDelta_reg[15]_0 [6]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_9[6]));
  LUT6 #(
    .INIT(64'hFFFF1000EFFF0000)) 
    \zonePlateVDelta[7]_i_1 
       (.I0(\x_fu_470_reg[12] ),
        .I1(\zonePlateVAddr_reg[7] ),
        .I2(CO),
        .I3(\zonePlateVAddr_reg[15] ),
        .I4(add_ln1298_fu_1708_p2[7]),
        .I5(\zonePlateVDelta_reg[15]_0 [7]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_9[7]));
  LUT6 #(
    .INIT(64'hFFFF1000EFFF0000)) 
    \zonePlateVDelta[8]_i_1 
       (.I0(\x_fu_470_reg[12] ),
        .I1(\zonePlateVAddr_reg[7] ),
        .I2(CO),
        .I3(\zonePlateVAddr_reg[15] ),
        .I4(add_ln1298_fu_1708_p2[8]),
        .I5(\zonePlateVDelta_reg[15]_0 [8]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_9[8]));
  LUT6 #(
    .INIT(64'hFFFF1000EFFF0000)) 
    \zonePlateVDelta[9]_i_1 
       (.I0(\x_fu_470_reg[12] ),
        .I1(\zonePlateVAddr_reg[7] ),
        .I2(CO),
        .I3(\zonePlateVAddr_reg[15] ),
        .I4(add_ln1298_fu_1708_p2[9]),
        .I5(\zonePlateVDelta_reg[15]_0 [9]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_9[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVDelta_loc_0_fu_274[0]_i_1 
       (.I0(\zonePlateVDelta_loc_0_fu_274_reg[15]_0 [0]),
        .I1(\xBar_V_1_loc_0_fu_290_reg[10]_1 ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o[0]),
        .O(\zonePlateVDelta_reg[15] [0]));
  LUT6 #(
    .INIT(64'hEFE0FFFF4F400000)) 
    \zonePlateVDelta_loc_0_fu_274[0]_i_2 
       (.I0(\zonePlateVAddr_reg[0] ),
        .I1(add_ln1298_fu_1708_p2[0]),
        .I2(\zonePlateVAddr[15]_i_4_n_5 ),
        .I3(\zonePlateVDelta_reg[15]_0 [0]),
        .I4(\icmp_ln1285_reg_4073_reg[0]_1 ),
        .I5(\zonePlateVDelta_loc_0_fu_274_reg[15] [0]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVDelta_loc_0_fu_274[10]_i_1 
       (.I0(\zonePlateVDelta_loc_0_fu_274_reg[15]_0 [10]),
        .I1(\xBar_V_1_loc_0_fu_290_reg[10]_1 ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o[10]),
        .O(\zonePlateVDelta_reg[15] [10]));
  LUT6 #(
    .INIT(64'hEFE0FFFF4F400000)) 
    \zonePlateVDelta_loc_0_fu_274[10]_i_2 
       (.I0(\zonePlateVAddr_reg[0] ),
        .I1(add_ln1298_fu_1708_p2[10]),
        .I2(\zonePlateVAddr[15]_i_4_n_5 ),
        .I3(\zonePlateVDelta_reg[15]_0 [10]),
        .I4(\icmp_ln1285_reg_4073_reg[0]_1 ),
        .I5(\zonePlateVDelta_loc_0_fu_274_reg[15] [10]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVDelta_loc_0_fu_274[11]_i_1 
       (.I0(\zonePlateVDelta_loc_0_fu_274_reg[15]_0 [11]),
        .I1(\xBar_V_1_loc_0_fu_290_reg[10]_1 ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o[11]),
        .O(\zonePlateVDelta_reg[15] [11]));
  LUT6 #(
    .INIT(64'hEFE0FFFF4F400000)) 
    \zonePlateVDelta_loc_0_fu_274[11]_i_2 
       (.I0(\zonePlateVAddr_reg[0] ),
        .I1(add_ln1298_fu_1708_p2[11]),
        .I2(\zonePlateVDelta_loc_0_fu_274[15]_i_4_n_5 ),
        .I3(\zonePlateVDelta_reg[15]_0 [11]),
        .I4(\icmp_ln1285_reg_4073_reg[0]_1 ),
        .I5(\zonePlateVDelta_loc_0_fu_274_reg[15] [11]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVDelta_loc_0_fu_274[12]_i_1 
       (.I0(\zonePlateVDelta_loc_0_fu_274_reg[15]_0 [12]),
        .I1(\xBar_V_1_loc_0_fu_290_reg[10]_1 ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o[12]),
        .O(\zonePlateVDelta_reg[15] [12]));
  LUT6 #(
    .INIT(64'hEFE0FFFF4F400000)) 
    \zonePlateVDelta_loc_0_fu_274[12]_i_2 
       (.I0(\zonePlateVAddr_reg[0] ),
        .I1(add_ln1298_fu_1708_p2[12]),
        .I2(\zonePlateVDelta_loc_0_fu_274[15]_i_4_n_5 ),
        .I3(\zonePlateVDelta_reg[15]_0 [12]),
        .I4(\icmp_ln1285_reg_4073_reg[0]_1 ),
        .I5(\zonePlateVDelta_loc_0_fu_274_reg[15] [12]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVDelta_loc_0_fu_274[13]_i_1 
       (.I0(\zonePlateVDelta_loc_0_fu_274_reg[15]_0 [13]),
        .I1(\xBar_V_1_loc_0_fu_290_reg[10]_1 ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o[13]),
        .O(\zonePlateVDelta_reg[15] [13]));
  LUT6 #(
    .INIT(64'hEFE0FFFF4F400000)) 
    \zonePlateVDelta_loc_0_fu_274[13]_i_2 
       (.I0(\zonePlateVAddr_reg[0] ),
        .I1(add_ln1298_fu_1708_p2[13]),
        .I2(\zonePlateVDelta_loc_0_fu_274[15]_i_4_n_5 ),
        .I3(\zonePlateVDelta_reg[15]_0 [13]),
        .I4(\icmp_ln1285_reg_4073_reg[0]_1 ),
        .I5(\zonePlateVDelta_loc_0_fu_274_reg[15] [13]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVDelta_loc_0_fu_274[14]_i_1 
       (.I0(\zonePlateVDelta_loc_0_fu_274_reg[15]_0 [14]),
        .I1(\xBar_V_1_loc_0_fu_290_reg[10]_1 ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o[14]),
        .O(\zonePlateVDelta_reg[15] [14]));
  LUT6 #(
    .INIT(64'hEFE0FFFF4F400000)) 
    \zonePlateVDelta_loc_0_fu_274[14]_i_2 
       (.I0(\zonePlateVAddr_reg[0] ),
        .I1(add_ln1298_fu_1708_p2[14]),
        .I2(\zonePlateVDelta_loc_0_fu_274[15]_i_4_n_5 ),
        .I3(\zonePlateVDelta_reg[15]_0 [14]),
        .I4(\icmp_ln1285_reg_4073_reg[0]_1 ),
        .I5(\zonePlateVDelta_loc_0_fu_274_reg[15] [14]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o[14]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00E00000)) 
    \zonePlateVDelta_loc_0_fu_274[15]_i_1 
       (.I0(start_for_tpgForeground_U0_full_n),
        .I1(\zonePlateVDelta_loc_0_fu_274_reg[0] ),
        .I2(grp_v_tpgHlsDataFlow_fu_331_ap_start_reg),
        .I3(\zonePlateVDelta_loc_0_fu_274_reg[0]_0 ),
        .I4(\ap_CS_fsm_reg[3]_2 [0]),
        .I5(zonePlateVAddr0),
        .O(internal_full_n_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVDelta_loc_0_fu_274[15]_i_2 
       (.I0(\zonePlateVDelta_loc_0_fu_274_reg[15]_0 [15]),
        .I1(\xBar_V_1_loc_0_fu_290_reg[10]_1 ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o[15]),
        .O(\zonePlateVDelta_reg[15] [15]));
  LUT6 #(
    .INIT(64'hEFE0FFFF4F400000)) 
    \zonePlateVDelta_loc_0_fu_274[15]_i_3 
       (.I0(\zonePlateVAddr_reg[0] ),
        .I1(add_ln1298_fu_1708_p2[15]),
        .I2(\zonePlateVDelta_loc_0_fu_274[15]_i_4_n_5 ),
        .I3(\zonePlateVDelta_reg[15]_0 [15]),
        .I4(\icmp_ln1285_reg_4073_reg[0]_1 ),
        .I5(\zonePlateVDelta_loc_0_fu_274_reg[15] [15]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o[15]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \zonePlateVDelta_loc_0_fu_274[15]_i_4 
       (.I0(\x_fu_470_reg[12] ),
        .I1(\zonePlateVAddr_reg[7] ),
        .I2(CO),
        .I3(\zonePlateVAddr_reg[15] ),
        .O(\zonePlateVDelta_loc_0_fu_274[15]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVDelta_loc_0_fu_274[1]_i_1 
       (.I0(\zonePlateVDelta_loc_0_fu_274_reg[15]_0 [1]),
        .I1(\xBar_V_1_loc_0_fu_290_reg[10]_1 ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o[1]),
        .O(\zonePlateVDelta_reg[15] [1]));
  LUT6 #(
    .INIT(64'hEFE0FFFF4F400000)) 
    \zonePlateVDelta_loc_0_fu_274[1]_i_2 
       (.I0(\zonePlateVAddr_reg[0] ),
        .I1(add_ln1298_fu_1708_p2[1]),
        .I2(\zonePlateVAddr[15]_i_4_n_5 ),
        .I3(\zonePlateVDelta_reg[15]_0 [1]),
        .I4(\icmp_ln1285_reg_4073_reg[0]_1 ),
        .I5(\zonePlateVDelta_loc_0_fu_274_reg[15] [1]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVDelta_loc_0_fu_274[2]_i_1 
       (.I0(\zonePlateVDelta_loc_0_fu_274_reg[15]_0 [2]),
        .I1(\xBar_V_1_loc_0_fu_290_reg[10]_1 ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o[2]),
        .O(\zonePlateVDelta_reg[15] [2]));
  LUT6 #(
    .INIT(64'hEFE0FFFF4F400000)) 
    \zonePlateVDelta_loc_0_fu_274[2]_i_2 
       (.I0(\zonePlateVAddr_reg[0] ),
        .I1(add_ln1298_fu_1708_p2[2]),
        .I2(\zonePlateVDelta_loc_0_fu_274[15]_i_4_n_5 ),
        .I3(\zonePlateVDelta_reg[15]_0 [2]),
        .I4(\icmp_ln1285_reg_4073_reg[0]_1 ),
        .I5(\zonePlateVDelta_loc_0_fu_274_reg[15] [2]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVDelta_loc_0_fu_274[3]_i_1 
       (.I0(\zonePlateVDelta_loc_0_fu_274_reg[15]_0 [3]),
        .I1(\xBar_V_1_loc_0_fu_290_reg[10]_1 ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o[3]),
        .O(\zonePlateVDelta_reg[15] [3]));
  LUT6 #(
    .INIT(64'hEFE0FFFF4F400000)) 
    \zonePlateVDelta_loc_0_fu_274[3]_i_2 
       (.I0(\zonePlateVAddr_reg[0] ),
        .I1(add_ln1298_fu_1708_p2[3]),
        .I2(\zonePlateVDelta_loc_0_fu_274[15]_i_4_n_5 ),
        .I3(\zonePlateVDelta_reg[15]_0 [3]),
        .I4(\icmp_ln1285_reg_4073_reg[0]_1 ),
        .I5(\zonePlateVDelta_loc_0_fu_274_reg[15] [3]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVDelta_loc_0_fu_274[4]_i_1 
       (.I0(\zonePlateVDelta_loc_0_fu_274_reg[15]_0 [4]),
        .I1(\xBar_V_1_loc_0_fu_290_reg[10]_1 ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o[4]),
        .O(\zonePlateVDelta_reg[15] [4]));
  LUT6 #(
    .INIT(64'hEFE0FFFF4F400000)) 
    \zonePlateVDelta_loc_0_fu_274[4]_i_2 
       (.I0(\zonePlateVAddr_reg[0] ),
        .I1(add_ln1298_fu_1708_p2[4]),
        .I2(\zonePlateVAddr[15]_i_4_n_5 ),
        .I3(\zonePlateVDelta_reg[15]_0 [4]),
        .I4(\icmp_ln1285_reg_4073_reg[0]_1 ),
        .I5(\zonePlateVDelta_loc_0_fu_274_reg[15] [4]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVDelta_loc_0_fu_274[5]_i_1 
       (.I0(\zonePlateVDelta_loc_0_fu_274_reg[15]_0 [5]),
        .I1(\xBar_V_1_loc_0_fu_290_reg[10]_1 ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o[5]),
        .O(\zonePlateVDelta_reg[15] [5]));
  LUT6 #(
    .INIT(64'hEFE0FFFF4F400000)) 
    \zonePlateVDelta_loc_0_fu_274[5]_i_2 
       (.I0(\zonePlateVAddr_reg[0] ),
        .I1(add_ln1298_fu_1708_p2[5]),
        .I2(\zonePlateVDelta_loc_0_fu_274[15]_i_4_n_5 ),
        .I3(\zonePlateVDelta_reg[15]_0 [5]),
        .I4(\icmp_ln1285_reg_4073_reg[0]_1 ),
        .I5(\zonePlateVDelta_loc_0_fu_274_reg[15] [5]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVDelta_loc_0_fu_274[6]_i_1 
       (.I0(\zonePlateVDelta_loc_0_fu_274_reg[15]_0 [6]),
        .I1(\xBar_V_1_loc_0_fu_290_reg[10]_1 ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o[6]),
        .O(\zonePlateVDelta_reg[15] [6]));
  LUT6 #(
    .INIT(64'hEFE0FFFF4F400000)) 
    \zonePlateVDelta_loc_0_fu_274[6]_i_2 
       (.I0(\zonePlateVAddr_reg[0] ),
        .I1(add_ln1298_fu_1708_p2[6]),
        .I2(\zonePlateVDelta_loc_0_fu_274[15]_i_4_n_5 ),
        .I3(\zonePlateVDelta_reg[15]_0 [6]),
        .I4(\icmp_ln1285_reg_4073_reg[0]_1 ),
        .I5(\zonePlateVDelta_loc_0_fu_274_reg[15] [6]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVDelta_loc_0_fu_274[7]_i_1 
       (.I0(\zonePlateVDelta_loc_0_fu_274_reg[15]_0 [7]),
        .I1(\xBar_V_1_loc_0_fu_290_reg[10]_1 ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o[7]),
        .O(\zonePlateVDelta_reg[15] [7]));
  LUT6 #(
    .INIT(64'hEFE0FFFF4F400000)) 
    \zonePlateVDelta_loc_0_fu_274[7]_i_2 
       (.I0(\zonePlateVAddr_reg[0] ),
        .I1(add_ln1298_fu_1708_p2[7]),
        .I2(\zonePlateVDelta_loc_0_fu_274[15]_i_4_n_5 ),
        .I3(\zonePlateVDelta_reg[15]_0 [7]),
        .I4(\icmp_ln1285_reg_4073_reg[0]_1 ),
        .I5(\zonePlateVDelta_loc_0_fu_274_reg[15] [7]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVDelta_loc_0_fu_274[8]_i_1 
       (.I0(\zonePlateVDelta_loc_0_fu_274_reg[15]_0 [8]),
        .I1(\xBar_V_1_loc_0_fu_290_reg[10]_1 ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o[8]),
        .O(\zonePlateVDelta_reg[15] [8]));
  LUT6 #(
    .INIT(64'hEFE0FFFF4F400000)) 
    \zonePlateVDelta_loc_0_fu_274[8]_i_2 
       (.I0(\zonePlateVAddr_reg[0] ),
        .I1(add_ln1298_fu_1708_p2[8]),
        .I2(\zonePlateVAddr[15]_i_4_n_5 ),
        .I3(\zonePlateVDelta_reg[15]_0 [8]),
        .I4(\icmp_ln1285_reg_4073_reg[0]_1 ),
        .I5(\zonePlateVDelta_loc_0_fu_274_reg[15] [8]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \zonePlateVDelta_loc_0_fu_274[9]_i_1 
       (.I0(\zonePlateVDelta_loc_0_fu_274_reg[15]_0 [9]),
        .I1(\xBar_V_1_loc_0_fu_290_reg[10]_1 ),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o[9]),
        .O(\zonePlateVDelta_reg[15] [9]));
  LUT6 #(
    .INIT(64'hEFE0FFFF4F400000)) 
    \zonePlateVDelta_loc_0_fu_274[9]_i_2 
       (.I0(\zonePlateVAddr_reg[0] ),
        .I1(add_ln1298_fu_1708_p2[9]),
        .I2(\zonePlateVDelta_loc_0_fu_274[15]_i_4_n_5 ),
        .I3(\zonePlateVDelta_reg[15]_0 [9]),
        .I4(\icmp_ln1285_reg_4073_reg[0]_1 ),
        .I5(\zonePlateVDelta_loc_0_fu_274_reg[15] [9]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta_loc_1_out_o[9]));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16ns_16ns_16_4_1
   (D,
    E,
    \zonePlateVAddr_reg[15] ,
    \zonePlateVAddr_loc_0_fu_278_reg[7] ,
    \zonePlateVAddr_loc_0_fu_278_reg[7]_0 ,
    \ap_CS_fsm_reg[0] ,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    B,
    DSP_ALU_INST,
    \zonePlateVAddr_loc_0_fu_278_reg[0] ,
    \zonePlateVAddr_loc_0_fu_278_reg[0]_0 ,
    \zonePlateVAddr_loc_0_fu_278_reg[0]_1 ,
    ap_enable_reg_pp0_iter1,
    icmp_ln520_reg_4037,
    \zonePlateVAddr_loc_0_fu_278_reg[15] ,
    O,
    \zonePlateVAddr_loc_0_fu_278_reg[15]_0 ,
    \zonePlateVAddr_reg[7] ,
    \zonePlateVAddr_loc_0_fu_278_reg[0]_2 ,
    \zonePlateVAddr_loc_0_fu_278_reg[0]_3 ,
    zonePlateVAddr,
    \y_fu_206_reg[0] ,
    grp_v_tpgHlsDataFlow_fu_331_ap_start_reg,
    \y_fu_206_reg[0]_0 ,
    start_for_tpgForeground_U0_full_n);
  output [15:0]D;
  output [0:0]E;
  output [15:0]\zonePlateVAddr_reg[15] ;
  output [7:0]\zonePlateVAddr_loc_0_fu_278_reg[7] ;
  output [0:0]\zonePlateVAddr_loc_0_fu_278_reg[7]_0 ;
  output \ap_CS_fsm_reg[0] ;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [14:0]B;
  input [15:0]DSP_ALU_INST;
  input \zonePlateVAddr_loc_0_fu_278_reg[0] ;
  input \zonePlateVAddr_loc_0_fu_278_reg[0]_0 ;
  input \zonePlateVAddr_loc_0_fu_278_reg[0]_1 ;
  input ap_enable_reg_pp0_iter1;
  input icmp_ln520_reg_4037;
  input [7:0]\zonePlateVAddr_loc_0_fu_278_reg[15] ;
  input [7:0]O;
  input [15:0]\zonePlateVAddr_loc_0_fu_278_reg[15]_0 ;
  input [7:0]\zonePlateVAddr_reg[7] ;
  input \zonePlateVAddr_loc_0_fu_278_reg[0]_2 ;
  input [1:0]\zonePlateVAddr_loc_0_fu_278_reg[0]_3 ;
  input [15:0]zonePlateVAddr;
  input \y_fu_206_reg[0] ;
  input grp_v_tpgHlsDataFlow_fu_331_ap_start_reg;
  input \y_fu_206_reg[0]_0 ;
  input start_for_tpgForeground_U0_full_n;

  wire [14:0]B;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [7:0]O;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire grp_v_tpgHlsDataFlow_fu_331_ap_start_reg;
  wire icmp_ln520_reg_4037;
  wire start_for_tpgForeground_U0_full_n;
  wire \y_fu_206_reg[0] ;
  wire \y_fu_206_reg[0]_0 ;
  wire [15:0]zonePlateVAddr;
  wire \zonePlateVAddr_loc_0_fu_278_reg[0] ;
  wire \zonePlateVAddr_loc_0_fu_278_reg[0]_0 ;
  wire \zonePlateVAddr_loc_0_fu_278_reg[0]_1 ;
  wire \zonePlateVAddr_loc_0_fu_278_reg[0]_2 ;
  wire [1:0]\zonePlateVAddr_loc_0_fu_278_reg[0]_3 ;
  wire [7:0]\zonePlateVAddr_loc_0_fu_278_reg[15] ;
  wire [15:0]\zonePlateVAddr_loc_0_fu_278_reg[15]_0 ;
  wire [7:0]\zonePlateVAddr_loc_0_fu_278_reg[7] ;
  wire [0:0]\zonePlateVAddr_loc_0_fu_278_reg[7]_0 ;
  wire [15:0]\zonePlateVAddr_reg[15] ;
  wire [7:0]\zonePlateVAddr_reg[7] ;

  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16ns_16ns_16_4_1_DSP48_0 design_1_v_tpg_0_0_mac_muladd_16s_16ns_16ns_16_4_1_DSP48_0_U
       (.B(B),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .E(E),
        .O(O),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm_reg[0] ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .grp_v_tpgHlsDataFlow_fu_331_ap_start_reg(grp_v_tpgHlsDataFlow_fu_331_ap_start_reg),
        .icmp_ln520_reg_4037(icmp_ln520_reg_4037),
        .start_for_tpgForeground_U0_full_n(start_for_tpgForeground_U0_full_n),
        .\y_fu_206_reg[0] (\y_fu_206_reg[0] ),
        .\y_fu_206_reg[0]_0 (\y_fu_206_reg[0]_0 ),
        .zonePlateVAddr(zonePlateVAddr),
        .\zonePlateVAddr_loc_0_fu_278_reg[0] (\zonePlateVAddr_loc_0_fu_278_reg[0] ),
        .\zonePlateVAddr_loc_0_fu_278_reg[0]_0 (\zonePlateVAddr_loc_0_fu_278_reg[0]_0 ),
        .\zonePlateVAddr_loc_0_fu_278_reg[0]_1 (\zonePlateVAddr_loc_0_fu_278_reg[0]_1 ),
        .\zonePlateVAddr_loc_0_fu_278_reg[0]_2 (\zonePlateVAddr_loc_0_fu_278_reg[0]_2 ),
        .\zonePlateVAddr_loc_0_fu_278_reg[0]_3 (\zonePlateVAddr_loc_0_fu_278_reg[0]_3 ),
        .\zonePlateVAddr_loc_0_fu_278_reg[15] (\zonePlateVAddr_loc_0_fu_278_reg[15] ),
        .\zonePlateVAddr_loc_0_fu_278_reg[15]_0 (\zonePlateVAddr_loc_0_fu_278_reg[15]_0 ),
        .\zonePlateVAddr_loc_0_fu_278_reg[7] (\zonePlateVAddr_loc_0_fu_278_reg[7] ),
        .\zonePlateVAddr_loc_0_fu_278_reg[7]_0 (\zonePlateVAddr_loc_0_fu_278_reg[7]_0 ),
        .\zonePlateVAddr_reg[15] (\zonePlateVAddr_reg[15] ),
        .\zonePlateVAddr_reg[7] (\zonePlateVAddr_reg[7] ));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16ns_16ns_16_4_1_DSP48_0
   (D,
    E,
    \zonePlateVAddr_reg[15] ,
    \zonePlateVAddr_loc_0_fu_278_reg[7] ,
    \zonePlateVAddr_loc_0_fu_278_reg[7]_0 ,
    \ap_CS_fsm_reg[0] ,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    B,
    DSP_ALU_INST,
    \zonePlateVAddr_loc_0_fu_278_reg[0] ,
    \zonePlateVAddr_loc_0_fu_278_reg[0]_0 ,
    \zonePlateVAddr_loc_0_fu_278_reg[0]_1 ,
    ap_enable_reg_pp0_iter1,
    icmp_ln520_reg_4037,
    \zonePlateVAddr_loc_0_fu_278_reg[15] ,
    O,
    \zonePlateVAddr_loc_0_fu_278_reg[15]_0 ,
    \zonePlateVAddr_reg[7] ,
    \zonePlateVAddr_loc_0_fu_278_reg[0]_2 ,
    \zonePlateVAddr_loc_0_fu_278_reg[0]_3 ,
    zonePlateVAddr,
    \y_fu_206_reg[0] ,
    grp_v_tpgHlsDataFlow_fu_331_ap_start_reg,
    \y_fu_206_reg[0]_0 ,
    start_for_tpgForeground_U0_full_n);
  output [15:0]D;
  output [0:0]E;
  output [15:0]\zonePlateVAddr_reg[15] ;
  output [7:0]\zonePlateVAddr_loc_0_fu_278_reg[7] ;
  output [0:0]\zonePlateVAddr_loc_0_fu_278_reg[7]_0 ;
  output \ap_CS_fsm_reg[0] ;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [14:0]B;
  input [15:0]DSP_ALU_INST;
  input \zonePlateVAddr_loc_0_fu_278_reg[0] ;
  input \zonePlateVAddr_loc_0_fu_278_reg[0]_0 ;
  input \zonePlateVAddr_loc_0_fu_278_reg[0]_1 ;
  input ap_enable_reg_pp0_iter1;
  input icmp_ln520_reg_4037;
  input [7:0]\zonePlateVAddr_loc_0_fu_278_reg[15] ;
  input [7:0]O;
  input [15:0]\zonePlateVAddr_loc_0_fu_278_reg[15]_0 ;
  input [7:0]\zonePlateVAddr_reg[7] ;
  input \zonePlateVAddr_loc_0_fu_278_reg[0]_2 ;
  input [1:0]\zonePlateVAddr_loc_0_fu_278_reg[0]_3 ;
  input [15:0]zonePlateVAddr;
  input \y_fu_206_reg[0] ;
  input grp_v_tpgHlsDataFlow_fu_331_ap_start_reg;
  input \y_fu_206_reg[0]_0 ;
  input start_for_tpgForeground_U0_full_n;

  wire [14:0]B;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [7:0]O;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire grp_v_tpgHlsDataFlow_fu_331_ap_start_reg;
  wire icmp_ln520_reg_4037;
  wire p_reg_reg_i_23_n_5;
  wire p_reg_reg_i_24_n_5;
  wire p_reg_reg_i_25_n_5;
  wire p_reg_reg_i_26_n_5;
  wire p_reg_reg_i_27_n_5;
  wire p_reg_reg_i_28_n_5;
  wire p_reg_reg_i_29_n_5;
  wire p_reg_reg_i_30_n_5;
  wire p_reg_reg_i_31_n_5;
  wire p_reg_reg_i_32_n_5;
  wire p_reg_reg_i_33_n_5;
  wire p_reg_reg_i_34_n_5;
  wire p_reg_reg_i_35_n_5;
  wire p_reg_reg_i_36_n_5;
  wire p_reg_reg_i_37_n_5;
  wire p_reg_reg_i_38_n_5;
  wire p_reg_reg_i_39_n_5;
  wire p_reg_reg_i_40_n_5;
  wire start_for_tpgForeground_U0_full_n;
  wire \y_fu_206_reg[0] ;
  wire \y_fu_206_reg[0]_0 ;
  wire [15:0]zonePlateVAddr;
  wire \zonePlateVAddr[7]_i_10_n_5 ;
  wire \zonePlateVAddr[7]_i_3_n_5 ;
  wire \zonePlateVAddr[7]_i_4_n_5 ;
  wire \zonePlateVAddr[7]_i_5_n_5 ;
  wire \zonePlateVAddr[7]_i_6_n_5 ;
  wire \zonePlateVAddr[7]_i_7_n_5 ;
  wire \zonePlateVAddr[7]_i_8_n_5 ;
  wire \zonePlateVAddr[7]_i_9_n_5 ;
  wire \zonePlateVAddr_loc_0_fu_278_reg[0] ;
  wire \zonePlateVAddr_loc_0_fu_278_reg[0]_0 ;
  wire \zonePlateVAddr_loc_0_fu_278_reg[0]_1 ;
  wire \zonePlateVAddr_loc_0_fu_278_reg[0]_2 ;
  wire [1:0]\zonePlateVAddr_loc_0_fu_278_reg[0]_3 ;
  wire [7:0]\zonePlateVAddr_loc_0_fu_278_reg[15] ;
  wire [15:0]\zonePlateVAddr_loc_0_fu_278_reg[15]_0 ;
  wire [7:0]\zonePlateVAddr_loc_0_fu_278_reg[7] ;
  wire [0:0]\zonePlateVAddr_loc_0_fu_278_reg[7]_0 ;
  wire [15:0]\zonePlateVAddr_reg[15] ;
  wire [7:0]\zonePlateVAddr_reg[7] ;
  wire \zonePlateVAddr_reg[7]_i_2_n_10 ;
  wire \zonePlateVAddr_reg[7]_i_2_n_11 ;
  wire \zonePlateVAddr_reg[7]_i_2_n_12 ;
  wire \zonePlateVAddr_reg[7]_i_2_n_6 ;
  wire \zonePlateVAddr_reg[7]_i_2_n_7 ;
  wire \zonePlateVAddr_reg[7]_i_2_n_8 ;
  wire \zonePlateVAddr_reg[7]_i_2_n_9 ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[14],B[14],B,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\zonePlateVAddr_reg[15] }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(E),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT4 #(
    .INIT(16'hABAA)) 
    p_reg_reg_i_1
       (.I0(\ap_CS_fsm_reg[0] ),
        .I1(\zonePlateVAddr_loc_0_fu_278_reg[0]_2 ),
        .I2(p_reg_reg_i_23_n_5),
        .I3(\zonePlateVAddr_loc_0_fu_278_reg[0]_3 [1]),
        .O(E));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_10
       (.I0(zonePlateVAddr[12]),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(\zonePlateVAddr_loc_0_fu_278_reg[15]_0 [12]),
        .I3(p_reg_reg_i_24_n_5),
        .I4(p_reg_reg_i_28_n_5),
        .O(\zonePlateVAddr_reg[15] [12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_11
       (.I0(zonePlateVAddr[11]),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(\zonePlateVAddr_loc_0_fu_278_reg[15]_0 [11]),
        .I3(p_reg_reg_i_24_n_5),
        .I4(p_reg_reg_i_29_n_5),
        .O(\zonePlateVAddr_reg[15] [11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_12
       (.I0(zonePlateVAddr[10]),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(\zonePlateVAddr_loc_0_fu_278_reg[15]_0 [10]),
        .I3(p_reg_reg_i_24_n_5),
        .I4(p_reg_reg_i_30_n_5),
        .O(\zonePlateVAddr_reg[15] [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_13
       (.I0(zonePlateVAddr[9]),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(\zonePlateVAddr_loc_0_fu_278_reg[15]_0 [9]),
        .I3(p_reg_reg_i_24_n_5),
        .I4(p_reg_reg_i_31_n_5),
        .O(\zonePlateVAddr_reg[15] [9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_14
       (.I0(zonePlateVAddr[8]),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(\zonePlateVAddr_loc_0_fu_278_reg[15]_0 [8]),
        .I3(p_reg_reg_i_24_n_5),
        .I4(p_reg_reg_i_32_n_5),
        .O(\zonePlateVAddr_reg[15] [8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_15
       (.I0(zonePlateVAddr[7]),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(\zonePlateVAddr_loc_0_fu_278_reg[15]_0 [7]),
        .I3(p_reg_reg_i_24_n_5),
        .I4(p_reg_reg_i_33_n_5),
        .O(\zonePlateVAddr_reg[15] [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_16
       (.I0(zonePlateVAddr[6]),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(\zonePlateVAddr_loc_0_fu_278_reg[15]_0 [6]),
        .I3(p_reg_reg_i_24_n_5),
        .I4(p_reg_reg_i_34_n_5),
        .O(\zonePlateVAddr_reg[15] [6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_17
       (.I0(zonePlateVAddr[5]),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(\zonePlateVAddr_loc_0_fu_278_reg[15]_0 [5]),
        .I3(p_reg_reg_i_24_n_5),
        .I4(p_reg_reg_i_35_n_5),
        .O(\zonePlateVAddr_reg[15] [5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_18
       (.I0(zonePlateVAddr[4]),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(\zonePlateVAddr_loc_0_fu_278_reg[15]_0 [4]),
        .I3(p_reg_reg_i_24_n_5),
        .I4(p_reg_reg_i_36_n_5),
        .O(\zonePlateVAddr_reg[15] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_19
       (.I0(zonePlateVAddr[3]),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(\zonePlateVAddr_loc_0_fu_278_reg[15]_0 [3]),
        .I3(p_reg_reg_i_24_n_5),
        .I4(p_reg_reg_i_37_n_5),
        .O(\zonePlateVAddr_reg[15] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_20
       (.I0(zonePlateVAddr[2]),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(\zonePlateVAddr_loc_0_fu_278_reg[15]_0 [2]),
        .I3(p_reg_reg_i_24_n_5),
        .I4(p_reg_reg_i_38_n_5),
        .O(\zonePlateVAddr_reg[15] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_21
       (.I0(zonePlateVAddr[1]),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(\zonePlateVAddr_loc_0_fu_278_reg[15]_0 [1]),
        .I3(p_reg_reg_i_24_n_5),
        .I4(p_reg_reg_i_39_n_5),
        .O(\zonePlateVAddr_reg[15] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_22
       (.I0(zonePlateVAddr[0]),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(\zonePlateVAddr_loc_0_fu_278_reg[15]_0 [0]),
        .I3(p_reg_reg_i_24_n_5),
        .I4(p_reg_reg_i_40_n_5),
        .O(\zonePlateVAddr_reg[15] [0]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT5 #(
    .INIT(32'h57FFFFFF)) 
    p_reg_reg_i_23
       (.I0(\zonePlateVAddr_loc_0_fu_278_reg[0] ),
        .I1(\zonePlateVAddr_loc_0_fu_278_reg[0]_0 ),
        .I2(\zonePlateVAddr_loc_0_fu_278_reg[0]_1 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(icmp_ln520_reg_4037),
        .O(p_reg_reg_i_23_n_5));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    p_reg_reg_i_24
       (.I0(icmp_ln520_reg_4037),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\zonePlateVAddr_loc_0_fu_278_reg[0] ),
        .O(p_reg_reg_i_24_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_25
       (.I0(\zonePlateVAddr_loc_0_fu_278_reg[15] [7]),
        .I1(\zonePlateVAddr_loc_0_fu_278_reg[0]_0 ),
        .I2(O[7]),
        .I3(\zonePlateVAddr_loc_0_fu_278_reg[0]_1 ),
        .I4(\zonePlateVAddr_loc_0_fu_278_reg[15]_0 [15]),
        .O(p_reg_reg_i_25_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_26
       (.I0(\zonePlateVAddr_loc_0_fu_278_reg[15] [6]),
        .I1(\zonePlateVAddr_loc_0_fu_278_reg[0]_0 ),
        .I2(O[6]),
        .I3(\zonePlateVAddr_loc_0_fu_278_reg[0]_1 ),
        .I4(\zonePlateVAddr_loc_0_fu_278_reg[15]_0 [14]),
        .O(p_reg_reg_i_26_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_27
       (.I0(\zonePlateVAddr_loc_0_fu_278_reg[15] [5]),
        .I1(\zonePlateVAddr_loc_0_fu_278_reg[0]_0 ),
        .I2(O[5]),
        .I3(\zonePlateVAddr_loc_0_fu_278_reg[0]_1 ),
        .I4(\zonePlateVAddr_loc_0_fu_278_reg[15]_0 [13]),
        .O(p_reg_reg_i_27_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_28
       (.I0(\zonePlateVAddr_loc_0_fu_278_reg[15] [4]),
        .I1(\zonePlateVAddr_loc_0_fu_278_reg[0]_0 ),
        .I2(O[4]),
        .I3(\zonePlateVAddr_loc_0_fu_278_reg[0]_1 ),
        .I4(\zonePlateVAddr_loc_0_fu_278_reg[15]_0 [12]),
        .O(p_reg_reg_i_28_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_29
       (.I0(\zonePlateVAddr_loc_0_fu_278_reg[15] [3]),
        .I1(\zonePlateVAddr_loc_0_fu_278_reg[0]_0 ),
        .I2(O[3]),
        .I3(\zonePlateVAddr_loc_0_fu_278_reg[0]_1 ),
        .I4(\zonePlateVAddr_loc_0_fu_278_reg[15]_0 [11]),
        .O(p_reg_reg_i_29_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_30
       (.I0(\zonePlateVAddr_loc_0_fu_278_reg[15] [2]),
        .I1(\zonePlateVAddr_loc_0_fu_278_reg[0]_0 ),
        .I2(O[2]),
        .I3(\zonePlateVAddr_loc_0_fu_278_reg[0]_1 ),
        .I4(\zonePlateVAddr_loc_0_fu_278_reg[15]_0 [10]),
        .O(p_reg_reg_i_30_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_31
       (.I0(\zonePlateVAddr_loc_0_fu_278_reg[15] [1]),
        .I1(\zonePlateVAddr_loc_0_fu_278_reg[0]_0 ),
        .I2(O[1]),
        .I3(\zonePlateVAddr_loc_0_fu_278_reg[0]_1 ),
        .I4(\zonePlateVAddr_loc_0_fu_278_reg[15]_0 [9]),
        .O(p_reg_reg_i_31_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_32
       (.I0(\zonePlateVAddr_loc_0_fu_278_reg[15] [0]),
        .I1(\zonePlateVAddr_loc_0_fu_278_reg[0]_0 ),
        .I2(O[0]),
        .I3(\zonePlateVAddr_loc_0_fu_278_reg[0]_1 ),
        .I4(\zonePlateVAddr_loc_0_fu_278_reg[15]_0 [8]),
        .O(p_reg_reg_i_32_n_5));
  LUT4 #(
    .INIT(16'h00E2)) 
    p_reg_reg_i_33
       (.I0(\zonePlateVAddr_loc_0_fu_278_reg[15]_0 [7]),
        .I1(\zonePlateVAddr_loc_0_fu_278_reg[0]_1 ),
        .I2(\zonePlateVAddr_loc_0_fu_278_reg[7] [7]),
        .I3(\zonePlateVAddr_loc_0_fu_278_reg[0]_0 ),
        .O(p_reg_reg_i_33_n_5));
  LUT4 #(
    .INIT(16'h00E2)) 
    p_reg_reg_i_34
       (.I0(\zonePlateVAddr_loc_0_fu_278_reg[15]_0 [6]),
        .I1(\zonePlateVAddr_loc_0_fu_278_reg[0]_1 ),
        .I2(\zonePlateVAddr_loc_0_fu_278_reg[7] [6]),
        .I3(\zonePlateVAddr_loc_0_fu_278_reg[0]_0 ),
        .O(p_reg_reg_i_34_n_5));
  LUT4 #(
    .INIT(16'h00E2)) 
    p_reg_reg_i_35
       (.I0(\zonePlateVAddr_loc_0_fu_278_reg[15]_0 [5]),
        .I1(\zonePlateVAddr_loc_0_fu_278_reg[0]_1 ),
        .I2(\zonePlateVAddr_loc_0_fu_278_reg[7] [5]),
        .I3(\zonePlateVAddr_loc_0_fu_278_reg[0]_0 ),
        .O(p_reg_reg_i_35_n_5));
  LUT4 #(
    .INIT(16'h00E2)) 
    p_reg_reg_i_36
       (.I0(\zonePlateVAddr_loc_0_fu_278_reg[15]_0 [4]),
        .I1(\zonePlateVAddr_loc_0_fu_278_reg[0]_1 ),
        .I2(\zonePlateVAddr_loc_0_fu_278_reg[7] [4]),
        .I3(\zonePlateVAddr_loc_0_fu_278_reg[0]_0 ),
        .O(p_reg_reg_i_36_n_5));
  LUT4 #(
    .INIT(16'h00E2)) 
    p_reg_reg_i_37
       (.I0(\zonePlateVAddr_loc_0_fu_278_reg[15]_0 [3]),
        .I1(\zonePlateVAddr_loc_0_fu_278_reg[0]_1 ),
        .I2(\zonePlateVAddr_loc_0_fu_278_reg[7] [3]),
        .I3(\zonePlateVAddr_loc_0_fu_278_reg[0]_0 ),
        .O(p_reg_reg_i_37_n_5));
  LUT4 #(
    .INIT(16'h00E2)) 
    p_reg_reg_i_38
       (.I0(\zonePlateVAddr_loc_0_fu_278_reg[15]_0 [2]),
        .I1(\zonePlateVAddr_loc_0_fu_278_reg[0]_1 ),
        .I2(\zonePlateVAddr_loc_0_fu_278_reg[7] [2]),
        .I3(\zonePlateVAddr_loc_0_fu_278_reg[0]_0 ),
        .O(p_reg_reg_i_38_n_5));
  LUT4 #(
    .INIT(16'h00E2)) 
    p_reg_reg_i_39
       (.I0(\zonePlateVAddr_loc_0_fu_278_reg[15]_0 [1]),
        .I1(\zonePlateVAddr_loc_0_fu_278_reg[0]_1 ),
        .I2(\zonePlateVAddr_loc_0_fu_278_reg[7] [1]),
        .I3(\zonePlateVAddr_loc_0_fu_278_reg[0]_0 ),
        .O(p_reg_reg_i_39_n_5));
  LUT4 #(
    .INIT(16'h00E2)) 
    p_reg_reg_i_40
       (.I0(\zonePlateVAddr_loc_0_fu_278_reg[15]_0 [0]),
        .I1(\zonePlateVAddr_loc_0_fu_278_reg[0]_1 ),
        .I2(\zonePlateVAddr_loc_0_fu_278_reg[7] [0]),
        .I3(\zonePlateVAddr_loc_0_fu_278_reg[0]_0 ),
        .O(p_reg_reg_i_40_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_7__3
       (.I0(zonePlateVAddr[15]),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(\zonePlateVAddr_loc_0_fu_278_reg[15]_0 [15]),
        .I3(p_reg_reg_i_24_n_5),
        .I4(p_reg_reg_i_25_n_5),
        .O(\zonePlateVAddr_reg[15] [15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_8__3
       (.I0(zonePlateVAddr[14]),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(\zonePlateVAddr_loc_0_fu_278_reg[15]_0 [14]),
        .I3(p_reg_reg_i_24_n_5),
        .I4(p_reg_reg_i_26_n_5),
        .O(\zonePlateVAddr_reg[15] [14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_9__0
       (.I0(zonePlateVAddr[13]),
        .I1(\ap_CS_fsm_reg[0] ),
        .I2(\zonePlateVAddr_loc_0_fu_278_reg[15]_0 [13]),
        .I3(p_reg_reg_i_24_n_5),
        .I4(p_reg_reg_i_27_n_5),
        .O(\zonePlateVAddr_reg[15] [13]));
  LUT5 #(
    .INIT(32'h20202000)) 
    \y_fu_206[15]_i_1 
       (.I0(\zonePlateVAddr_loc_0_fu_278_reg[0]_3 [0]),
        .I1(\y_fu_206_reg[0] ),
        .I2(grp_v_tpgHlsDataFlow_fu_331_ap_start_reg),
        .I3(\y_fu_206_reg[0]_0 ),
        .I4(start_for_tpgForeground_U0_full_n),
        .O(\ap_CS_fsm_reg[0] ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[7]_i_10 
       (.I0(\zonePlateVAddr_loc_0_fu_278_reg[15]_0 [0]),
        .I1(\zonePlateVAddr_reg[7] [0]),
        .O(\zonePlateVAddr[7]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[7]_i_3 
       (.I0(\zonePlateVAddr_loc_0_fu_278_reg[15]_0 [7]),
        .I1(\zonePlateVAddr_reg[7] [7]),
        .O(\zonePlateVAddr[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[7]_i_4 
       (.I0(\zonePlateVAddr_loc_0_fu_278_reg[15]_0 [6]),
        .I1(\zonePlateVAddr_reg[7] [6]),
        .O(\zonePlateVAddr[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[7]_i_5 
       (.I0(\zonePlateVAddr_loc_0_fu_278_reg[15]_0 [5]),
        .I1(\zonePlateVAddr_reg[7] [5]),
        .O(\zonePlateVAddr[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[7]_i_6 
       (.I0(\zonePlateVAddr_loc_0_fu_278_reg[15]_0 [4]),
        .I1(\zonePlateVAddr_reg[7] [4]),
        .O(\zonePlateVAddr[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[7]_i_7 
       (.I0(\zonePlateVAddr_loc_0_fu_278_reg[15]_0 [3]),
        .I1(\zonePlateVAddr_reg[7] [3]),
        .O(\zonePlateVAddr[7]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[7]_i_8 
       (.I0(\zonePlateVAddr_loc_0_fu_278_reg[15]_0 [2]),
        .I1(\zonePlateVAddr_reg[7] [2]),
        .O(\zonePlateVAddr[7]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[7]_i_9 
       (.I0(\zonePlateVAddr_loc_0_fu_278_reg[15]_0 [1]),
        .I1(\zonePlateVAddr_reg[7] [1]),
        .O(\zonePlateVAddr[7]_i_9_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \zonePlateVAddr_reg[7]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\zonePlateVAddr_loc_0_fu_278_reg[7]_0 ,\zonePlateVAddr_reg[7]_i_2_n_6 ,\zonePlateVAddr_reg[7]_i_2_n_7 ,\zonePlateVAddr_reg[7]_i_2_n_8 ,\zonePlateVAddr_reg[7]_i_2_n_9 ,\zonePlateVAddr_reg[7]_i_2_n_10 ,\zonePlateVAddr_reg[7]_i_2_n_11 ,\zonePlateVAddr_reg[7]_i_2_n_12 }),
        .DI(\zonePlateVAddr_loc_0_fu_278_reg[15]_0 [7:0]),
        .O(\zonePlateVAddr_loc_0_fu_278_reg[7] ),
        .S({\zonePlateVAddr[7]_i_3_n_5 ,\zonePlateVAddr[7]_i_4_n_5 ,\zonePlateVAddr[7]_i_5_n_5 ,\zonePlateVAddr[7]_i_6_n_5 ,\zonePlateVAddr[7]_i_7_n_5 ,\zonePlateVAddr[7]_i_8_n_5 ,\zonePlateVAddr[7]_i_9_n_5 ,\zonePlateVAddr[7]_i_10_n_5 }));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16ns_16s_16_4_1
   (D,
    ap_block_pp0_stage0_subdone,
    \add_ln1306_3_reg_4211_reg[15] ,
    ap_clk,
    RSTC,
    B,
    DSP_ALU_INST,
    C);
  output [15:0]D;
  input ap_block_pp0_stage0_subdone;
  input [0:0]\add_ln1306_3_reg_4211_reg[15] ;
  input ap_clk;
  input RSTC;
  input [14:0]B;
  input [15:0]DSP_ALU_INST;
  input [15:0]C;

  wire [14:0]B;
  wire [15:0]C;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire RSTC;
  wire [0:0]\add_ln1306_3_reg_4211_reg[15] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;

  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16ns_16s_16_4_1_DSP48_2 design_1_v_tpg_0_0_mac_muladd_16s_16ns_16s_16_4_1_DSP48_2_U
       (.B(B),
        .C(C),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .RSTC(RSTC),
        .\add_ln1306_3_reg_4211_reg[15] (\add_ln1306_3_reg_4211_reg[15] ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16ns_16s_16_4_1_DSP48_2
   (D,
    ap_block_pp0_stage0_subdone,
    \add_ln1306_3_reg_4211_reg[15] ,
    ap_clk,
    RSTC,
    B,
    DSP_ALU_INST,
    C);
  output [15:0]D;
  input ap_block_pp0_stage0_subdone;
  input [0:0]\add_ln1306_3_reg_4211_reg[15] ;
  input ap_clk;
  input RSTC;
  input [14:0]B;
  input [15:0]DSP_ALU_INST;
  input [15:0]C;

  wire [14:0]B;
  wire [15:0]C;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire RSTC;
  wire [0:0]\add_ln1306_3_reg_4211_reg[15] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[14],B[14],B,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C[15],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(\add_ln1306_3_reg_4211_reg[15] ),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(RSTC),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1
   (P,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    B,
    DSP_ALU_INST,
    Q);
  output [15:0]P;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]B;
  input [15:0]DSP_ALU_INST;
  input [15:0]Q;

  wire [15:0]B;
  wire [15:0]DSP_ALU_INST;
  wire [15:0]P;
  wire [15:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;

  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_8 design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_8_U
       (.B(B),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .Q(Q),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_8
   (P,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    B,
    DSP_ALU_INST,
    Q);
  output [15:0]P;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [15:0]B;
  input [15:0]DSP_ALU_INST;
  input [15:0]Q;

  wire [15:0]B;
  wire [15:0]DSP_ALU_INST;
  wire [15:0]P;
  wire [15:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[15],B[15],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(ap_block_pp0_stage0_subdone),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1
   (add_ln1259_2_fu_2639_p2,
    D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    Q,
    add_ln1259_reg_4261_pp0_iter11_reg);
  output [0:0]add_ln1259_2_fu_2639_p2;
  output [7:0]D;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [7:0]Q;
  input [15:0]add_ln1259_reg_4261_pp0_iter11_reg;

  wire [7:0]D;
  wire [7:0]Q;
  wire [0:0]add_ln1259_2_fu_2639_p2;
  wire [15:0]add_ln1259_reg_4261_pp0_iter11_reg;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;

  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_9_21 design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_9_U
       (.D(D),
        .Q(Q),
        .add_ln1259_2_fu_2639_p2(add_ln1259_2_fu_2639_p2),
        .add_ln1259_reg_4261_pp0_iter11_reg(add_ln1259_reg_4261_pp0_iter11_reg),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1" *) 
module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_7
   (add_ln1259_5_fu_2673_p2,
    D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    Q,
    add_ln1259_3_reg_4283_pp0_iter11_reg);
  output [0:0]add_ln1259_5_fu_2673_p2;
  output [7:0]D;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [7:0]Q;
  input [15:0]add_ln1259_3_reg_4283_pp0_iter11_reg;

  wire [7:0]D;
  wire [7:0]Q;
  wire [15:0]add_ln1259_3_reg_4283_pp0_iter11_reg;
  wire [0:0]add_ln1259_5_fu_2673_p2;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;

  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_9 design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_9_U
       (.D(D),
        .Q(Q),
        .add_ln1259_3_reg_4283_pp0_iter11_reg(add_ln1259_3_reg_4283_pp0_iter11_reg),
        .add_ln1259_5_fu_2673_p2(add_ln1259_5_fu_2673_p2),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_9
   (add_ln1259_5_fu_2673_p2,
    D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    Q,
    add_ln1259_3_reg_4283_pp0_iter11_reg);
  output [0:0]add_ln1259_5_fu_2673_p2;
  output [7:0]D;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [7:0]Q;
  input [15:0]add_ln1259_3_reg_4283_pp0_iter11_reg;

  wire [7:0]D;
  wire [7:0]Q;
  wire [15:0]add_ln1259_3_reg_4283_pp0_iter11_reg;
  wire [0:0]add_ln1259_5_fu_2673_p2;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire \tmp_21_reg_4434[0]_i_10_n_5 ;
  wire \tmp_21_reg_4434[0]_i_11_n_5 ;
  wire \tmp_21_reg_4434[0]_i_12_n_5 ;
  wire \tmp_21_reg_4434[0]_i_13_n_5 ;
  wire \tmp_21_reg_4434[0]_i_14_n_5 ;
  wire \tmp_21_reg_4434[0]_i_15_n_5 ;
  wire \tmp_21_reg_4434[0]_i_16_n_5 ;
  wire \tmp_21_reg_4434[0]_i_17_n_5 ;
  wire \tmp_21_reg_4434[0]_i_18_n_5 ;
  wire \tmp_21_reg_4434[0]_i_19_n_5 ;
  wire \tmp_21_reg_4434[0]_i_4_n_5 ;
  wire \tmp_21_reg_4434[0]_i_5_n_5 ;
  wire \tmp_21_reg_4434[0]_i_6_n_5 ;
  wire \tmp_21_reg_4434[0]_i_7_n_5 ;
  wire \tmp_21_reg_4434[0]_i_8_n_5 ;
  wire \tmp_21_reg_4434[0]_i_9_n_5 ;
  wire \tmp_21_reg_4434_reg[0]_i_2_n_10 ;
  wire \tmp_21_reg_4434_reg[0]_i_2_n_11 ;
  wire \tmp_21_reg_4434_reg[0]_i_2_n_12 ;
  wire \tmp_21_reg_4434_reg[0]_i_2_n_5 ;
  wire \tmp_21_reg_4434_reg[0]_i_2_n_6 ;
  wire \tmp_21_reg_4434_reg[0]_i_2_n_7 ;
  wire \tmp_21_reg_4434_reg[0]_i_2_n_8 ;
  wire \tmp_21_reg_4434_reg[0]_i_2_n_9 ;
  wire \tmp_21_reg_4434_reg[0]_i_3_n_10 ;
  wire \tmp_21_reg_4434_reg[0]_i_3_n_11 ;
  wire \tmp_21_reg_4434_reg[0]_i_3_n_12 ;
  wire \tmp_21_reg_4434_reg[0]_i_3_n_5 ;
  wire \tmp_21_reg_4434_reg[0]_i_3_n_6 ;
  wire \tmp_21_reg_4434_reg[0]_i_3_n_7 ;
  wire \tmp_21_reg_4434_reg[0]_i_3_n_8 ;
  wire \tmp_21_reg_4434_reg[0]_i_3_n_9 ;
  wire \trunc_ln320_6_reg_4439[7]_i_10_n_5 ;
  wire \trunc_ln320_6_reg_4439[7]_i_11_n_5 ;
  wire \trunc_ln320_6_reg_4439[7]_i_12_n_5 ;
  wire \trunc_ln320_6_reg_4439[7]_i_13_n_5 ;
  wire \trunc_ln320_6_reg_4439[7]_i_14_n_5 ;
  wire \trunc_ln320_6_reg_4439[7]_i_15_n_5 ;
  wire \trunc_ln320_6_reg_4439[7]_i_16_n_5 ;
  wire \trunc_ln320_6_reg_4439[7]_i_17_n_5 ;
  wire \trunc_ln320_6_reg_4439[7]_i_18_n_5 ;
  wire \trunc_ln320_6_reg_4439[7]_i_3_n_5 ;
  wire \trunc_ln320_6_reg_4439[7]_i_4_n_5 ;
  wire \trunc_ln320_6_reg_4439[7]_i_5_n_5 ;
  wire \trunc_ln320_6_reg_4439[7]_i_6_n_5 ;
  wire \trunc_ln320_6_reg_4439[7]_i_7_n_5 ;
  wire \trunc_ln320_6_reg_4439[7]_i_8_n_5 ;
  wire \trunc_ln320_6_reg_4439[7]_i_9_n_5 ;
  wire \trunc_ln320_6_reg_4439_reg[7]_i_1_n_10 ;
  wire \trunc_ln320_6_reg_4439_reg[7]_i_1_n_11 ;
  wire \trunc_ln320_6_reg_4439_reg[7]_i_1_n_12 ;
  wire \trunc_ln320_6_reg_4439_reg[7]_i_1_n_6 ;
  wire \trunc_ln320_6_reg_4439_reg[7]_i_1_n_7 ;
  wire \trunc_ln320_6_reg_4439_reg[7]_i_1_n_8 ;
  wire \trunc_ln320_6_reg_4439_reg[7]_i_1_n_9 ;
  wire \trunc_ln320_6_reg_4439_reg[7]_i_2_n_10 ;
  wire \trunc_ln320_6_reg_4439_reg[7]_i_2_n_11 ;
  wire \trunc_ln320_6_reg_4439_reg[7]_i_2_n_12 ;
  wire \trunc_ln320_6_reg_4439_reg[7]_i_2_n_5 ;
  wire \trunc_ln320_6_reg_4439_reg[7]_i_2_n_6 ;
  wire \trunc_ln320_6_reg_4439_reg[7]_i_2_n_7 ;
  wire \trunc_ln320_6_reg_4439_reg[7]_i_2_n_8 ;
  wire \trunc_ln320_6_reg_4439_reg[7]_i_2_n_9 ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;
  wire [7:0]\NLW_tmp_21_reg_4434_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_tmp_21_reg_4434_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_tmp_21_reg_4434_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_tmp_21_reg_4434_reg[0]_i_3_O_UNCONNECTED ;
  wire [7:7]\NLW_trunc_ln320_6_reg_4439_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_trunc_ln320_6_reg_4439_reg[7]_i_2_O_UNCONNECTED ;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_4434[0]_i_10 
       (.I0(p_reg_reg_n_101),
        .I1(add_ln1259_3_reg_4283_pp0_iter11_reg[9]),
        .O(\tmp_21_reg_4434[0]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_4434[0]_i_11 
       (.I0(p_reg_reg_n_102),
        .I1(add_ln1259_3_reg_4283_pp0_iter11_reg[8]),
        .O(\tmp_21_reg_4434[0]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_4434[0]_i_12 
       (.I0(p_reg_reg_n_103),
        .I1(add_ln1259_3_reg_4283_pp0_iter11_reg[7]),
        .O(\tmp_21_reg_4434[0]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_4434[0]_i_13 
       (.I0(p_reg_reg_n_104),
        .I1(add_ln1259_3_reg_4283_pp0_iter11_reg[6]),
        .O(\tmp_21_reg_4434[0]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_4434[0]_i_14 
       (.I0(p_reg_reg_n_105),
        .I1(add_ln1259_3_reg_4283_pp0_iter11_reg[5]),
        .O(\tmp_21_reg_4434[0]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_4434[0]_i_15 
       (.I0(p_reg_reg_n_106),
        .I1(add_ln1259_3_reg_4283_pp0_iter11_reg[4]),
        .O(\tmp_21_reg_4434[0]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_4434[0]_i_16 
       (.I0(p_reg_reg_n_107),
        .I1(add_ln1259_3_reg_4283_pp0_iter11_reg[3]),
        .O(\tmp_21_reg_4434[0]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_4434[0]_i_17 
       (.I0(p_reg_reg_n_108),
        .I1(add_ln1259_3_reg_4283_pp0_iter11_reg[2]),
        .O(\tmp_21_reg_4434[0]_i_17_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_4434[0]_i_18 
       (.I0(p_reg_reg_n_109),
        .I1(add_ln1259_3_reg_4283_pp0_iter11_reg[1]),
        .O(\tmp_21_reg_4434[0]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_4434[0]_i_19 
       (.I0(p_reg_reg_n_110),
        .I1(add_ln1259_3_reg_4283_pp0_iter11_reg[0]),
        .O(\tmp_21_reg_4434[0]_i_19_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_4434[0]_i_4 
       (.I0(add_ln1259_3_reg_4283_pp0_iter11_reg[15]),
        .I1(p_reg_reg_n_95),
        .O(\tmp_21_reg_4434[0]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_4434[0]_i_5 
       (.I0(p_reg_reg_n_96),
        .I1(add_ln1259_3_reg_4283_pp0_iter11_reg[14]),
        .O(\tmp_21_reg_4434[0]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_4434[0]_i_6 
       (.I0(p_reg_reg_n_97),
        .I1(add_ln1259_3_reg_4283_pp0_iter11_reg[13]),
        .O(\tmp_21_reg_4434[0]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_4434[0]_i_7 
       (.I0(p_reg_reg_n_98),
        .I1(add_ln1259_3_reg_4283_pp0_iter11_reg[12]),
        .O(\tmp_21_reg_4434[0]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_4434[0]_i_8 
       (.I0(p_reg_reg_n_99),
        .I1(add_ln1259_3_reg_4283_pp0_iter11_reg[11]),
        .O(\tmp_21_reg_4434[0]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_4434[0]_i_9 
       (.I0(p_reg_reg_n_100),
        .I1(add_ln1259_3_reg_4283_pp0_iter11_reg[10]),
        .O(\tmp_21_reg_4434[0]_i_9_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_21_reg_4434_reg[0]_i_1 
       (.CI(\tmp_21_reg_4434_reg[0]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO(\NLW_tmp_21_reg_4434_reg[0]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_21_reg_4434_reg[0]_i_1_O_UNCONNECTED [7:1],add_ln1259_5_fu_2673_p2}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln1259_3_reg_4283_pp0_iter11_reg[15]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_21_reg_4434_reg[0]_i_2 
       (.CI(\tmp_21_reg_4434_reg[0]_i_3_n_5 ),
        .CI_TOP(1'b0),
        .CO({\tmp_21_reg_4434_reg[0]_i_2_n_5 ,\tmp_21_reg_4434_reg[0]_i_2_n_6 ,\tmp_21_reg_4434_reg[0]_i_2_n_7 ,\tmp_21_reg_4434_reg[0]_i_2_n_8 ,\tmp_21_reg_4434_reg[0]_i_2_n_9 ,\tmp_21_reg_4434_reg[0]_i_2_n_10 ,\tmp_21_reg_4434_reg[0]_i_2_n_11 ,\tmp_21_reg_4434_reg[0]_i_2_n_12 }),
        .DI({add_ln1259_3_reg_4283_pp0_iter11_reg[15],p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102}),
        .O(\NLW_tmp_21_reg_4434_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({\tmp_21_reg_4434[0]_i_4_n_5 ,\tmp_21_reg_4434[0]_i_5_n_5 ,\tmp_21_reg_4434[0]_i_6_n_5 ,\tmp_21_reg_4434[0]_i_7_n_5 ,\tmp_21_reg_4434[0]_i_8_n_5 ,\tmp_21_reg_4434[0]_i_9_n_5 ,\tmp_21_reg_4434[0]_i_10_n_5 ,\tmp_21_reg_4434[0]_i_11_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_21_reg_4434_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\tmp_21_reg_4434_reg[0]_i_3_n_5 ,\tmp_21_reg_4434_reg[0]_i_3_n_6 ,\tmp_21_reg_4434_reg[0]_i_3_n_7 ,\tmp_21_reg_4434_reg[0]_i_3_n_8 ,\tmp_21_reg_4434_reg[0]_i_3_n_9 ,\tmp_21_reg_4434_reg[0]_i_3_n_10 ,\tmp_21_reg_4434_reg[0]_i_3_n_11 ,\tmp_21_reg_4434_reg[0]_i_3_n_12 }),
        .DI({p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110}),
        .O(\NLW_tmp_21_reg_4434_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({\tmp_21_reg_4434[0]_i_12_n_5 ,\tmp_21_reg_4434[0]_i_13_n_5 ,\tmp_21_reg_4434[0]_i_14_n_5 ,\tmp_21_reg_4434[0]_i_15_n_5 ,\tmp_21_reg_4434[0]_i_16_n_5 ,\tmp_21_reg_4434[0]_i_17_n_5 ,\tmp_21_reg_4434[0]_i_18_n_5 ,\tmp_21_reg_4434[0]_i_19_n_5 }));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_6_reg_4439[7]_i_10 
       (.I0(p_reg_reg_n_102),
        .I1(add_ln1259_3_reg_4283_pp0_iter11_reg[8]),
        .O(\trunc_ln320_6_reg_4439[7]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_6_reg_4439[7]_i_11 
       (.I0(p_reg_reg_n_103),
        .I1(add_ln1259_3_reg_4283_pp0_iter11_reg[7]),
        .O(\trunc_ln320_6_reg_4439[7]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_6_reg_4439[7]_i_12 
       (.I0(p_reg_reg_n_104),
        .I1(add_ln1259_3_reg_4283_pp0_iter11_reg[6]),
        .O(\trunc_ln320_6_reg_4439[7]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_6_reg_4439[7]_i_13 
       (.I0(p_reg_reg_n_105),
        .I1(add_ln1259_3_reg_4283_pp0_iter11_reg[5]),
        .O(\trunc_ln320_6_reg_4439[7]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_6_reg_4439[7]_i_14 
       (.I0(p_reg_reg_n_106),
        .I1(add_ln1259_3_reg_4283_pp0_iter11_reg[4]),
        .O(\trunc_ln320_6_reg_4439[7]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_6_reg_4439[7]_i_15 
       (.I0(p_reg_reg_n_107),
        .I1(add_ln1259_3_reg_4283_pp0_iter11_reg[3]),
        .O(\trunc_ln320_6_reg_4439[7]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_6_reg_4439[7]_i_16 
       (.I0(p_reg_reg_n_108),
        .I1(add_ln1259_3_reg_4283_pp0_iter11_reg[2]),
        .O(\trunc_ln320_6_reg_4439[7]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_6_reg_4439[7]_i_17 
       (.I0(p_reg_reg_n_109),
        .I1(add_ln1259_3_reg_4283_pp0_iter11_reg[1]),
        .O(\trunc_ln320_6_reg_4439[7]_i_17_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_6_reg_4439[7]_i_18 
       (.I0(p_reg_reg_n_110),
        .I1(add_ln1259_3_reg_4283_pp0_iter11_reg[0]),
        .O(\trunc_ln320_6_reg_4439[7]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_6_reg_4439[7]_i_3 
       (.I0(p_reg_reg_n_95),
        .I1(add_ln1259_3_reg_4283_pp0_iter11_reg[15]),
        .O(\trunc_ln320_6_reg_4439[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_6_reg_4439[7]_i_4 
       (.I0(p_reg_reg_n_96),
        .I1(add_ln1259_3_reg_4283_pp0_iter11_reg[14]),
        .O(\trunc_ln320_6_reg_4439[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_6_reg_4439[7]_i_5 
       (.I0(p_reg_reg_n_97),
        .I1(add_ln1259_3_reg_4283_pp0_iter11_reg[13]),
        .O(\trunc_ln320_6_reg_4439[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_6_reg_4439[7]_i_6 
       (.I0(p_reg_reg_n_98),
        .I1(add_ln1259_3_reg_4283_pp0_iter11_reg[12]),
        .O(\trunc_ln320_6_reg_4439[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_6_reg_4439[7]_i_7 
       (.I0(p_reg_reg_n_99),
        .I1(add_ln1259_3_reg_4283_pp0_iter11_reg[11]),
        .O(\trunc_ln320_6_reg_4439[7]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_6_reg_4439[7]_i_8 
       (.I0(p_reg_reg_n_100),
        .I1(add_ln1259_3_reg_4283_pp0_iter11_reg[10]),
        .O(\trunc_ln320_6_reg_4439[7]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_6_reg_4439[7]_i_9 
       (.I0(p_reg_reg_n_101),
        .I1(add_ln1259_3_reg_4283_pp0_iter11_reg[9]),
        .O(\trunc_ln320_6_reg_4439[7]_i_9_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln320_6_reg_4439_reg[7]_i_1 
       (.CI(\trunc_ln320_6_reg_4439_reg[7]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_trunc_ln320_6_reg_4439_reg[7]_i_1_CO_UNCONNECTED [7],\trunc_ln320_6_reg_4439_reg[7]_i_1_n_6 ,\trunc_ln320_6_reg_4439_reg[7]_i_1_n_7 ,\trunc_ln320_6_reg_4439_reg[7]_i_1_n_8 ,\trunc_ln320_6_reg_4439_reg[7]_i_1_n_9 ,\trunc_ln320_6_reg_4439_reg[7]_i_1_n_10 ,\trunc_ln320_6_reg_4439_reg[7]_i_1_n_11 ,\trunc_ln320_6_reg_4439_reg[7]_i_1_n_12 }),
        .DI({1'b0,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102}),
        .O(D),
        .S({\trunc_ln320_6_reg_4439[7]_i_3_n_5 ,\trunc_ln320_6_reg_4439[7]_i_4_n_5 ,\trunc_ln320_6_reg_4439[7]_i_5_n_5 ,\trunc_ln320_6_reg_4439[7]_i_6_n_5 ,\trunc_ln320_6_reg_4439[7]_i_7_n_5 ,\trunc_ln320_6_reg_4439[7]_i_8_n_5 ,\trunc_ln320_6_reg_4439[7]_i_9_n_5 ,\trunc_ln320_6_reg_4439[7]_i_10_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln320_6_reg_4439_reg[7]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\trunc_ln320_6_reg_4439_reg[7]_i_2_n_5 ,\trunc_ln320_6_reg_4439_reg[7]_i_2_n_6 ,\trunc_ln320_6_reg_4439_reg[7]_i_2_n_7 ,\trunc_ln320_6_reg_4439_reg[7]_i_2_n_8 ,\trunc_ln320_6_reg_4439_reg[7]_i_2_n_9 ,\trunc_ln320_6_reg_4439_reg[7]_i_2_n_10 ,\trunc_ln320_6_reg_4439_reg[7]_i_2_n_11 ,\trunc_ln320_6_reg_4439_reg[7]_i_2_n_12 }),
        .DI({p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110}),
        .O(\NLW_trunc_ln320_6_reg_4439_reg[7]_i_2_O_UNCONNECTED [7:0]),
        .S({\trunc_ln320_6_reg_4439[7]_i_11_n_5 ,\trunc_ln320_6_reg_4439[7]_i_12_n_5 ,\trunc_ln320_6_reg_4439[7]_i_13_n_5 ,\trunc_ln320_6_reg_4439[7]_i_14_n_5 ,\trunc_ln320_6_reg_4439[7]_i_15_n_5 ,\trunc_ln320_6_reg_4439[7]_i_16_n_5 ,\trunc_ln320_6_reg_4439[7]_i_17_n_5 ,\trunc_ln320_6_reg_4439[7]_i_18_n_5 }));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_9" *) 
module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_9_21
   (add_ln1259_2_fu_2639_p2,
    D,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    Q,
    add_ln1259_reg_4261_pp0_iter11_reg);
  output [0:0]add_ln1259_2_fu_2639_p2;
  output [7:0]D;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [7:0]Q;
  input [15:0]add_ln1259_reg_4261_pp0_iter11_reg;

  wire [7:0]D;
  wire [7:0]Q;
  wire [0:0]add_ln1259_2_fu_2639_p2;
  wire [15:0]add_ln1259_reg_4261_pp0_iter11_reg;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire \tmp_15_reg_4424[0]_i_10_n_5 ;
  wire \tmp_15_reg_4424[0]_i_11_n_5 ;
  wire \tmp_15_reg_4424[0]_i_12_n_5 ;
  wire \tmp_15_reg_4424[0]_i_13_n_5 ;
  wire \tmp_15_reg_4424[0]_i_14_n_5 ;
  wire \tmp_15_reg_4424[0]_i_15_n_5 ;
  wire \tmp_15_reg_4424[0]_i_16_n_5 ;
  wire \tmp_15_reg_4424[0]_i_17_n_5 ;
  wire \tmp_15_reg_4424[0]_i_18_n_5 ;
  wire \tmp_15_reg_4424[0]_i_19_n_5 ;
  wire \tmp_15_reg_4424[0]_i_20_n_5 ;
  wire \tmp_15_reg_4424[0]_i_5_n_5 ;
  wire \tmp_15_reg_4424[0]_i_6_n_5 ;
  wire \tmp_15_reg_4424[0]_i_7_n_5 ;
  wire \tmp_15_reg_4424[0]_i_8_n_5 ;
  wire \tmp_15_reg_4424[0]_i_9_n_5 ;
  wire \tmp_15_reg_4424_reg[0]_i_3_n_10 ;
  wire \tmp_15_reg_4424_reg[0]_i_3_n_11 ;
  wire \tmp_15_reg_4424_reg[0]_i_3_n_12 ;
  wire \tmp_15_reg_4424_reg[0]_i_3_n_5 ;
  wire \tmp_15_reg_4424_reg[0]_i_3_n_6 ;
  wire \tmp_15_reg_4424_reg[0]_i_3_n_7 ;
  wire \tmp_15_reg_4424_reg[0]_i_3_n_8 ;
  wire \tmp_15_reg_4424_reg[0]_i_3_n_9 ;
  wire \tmp_15_reg_4424_reg[0]_i_4_n_10 ;
  wire \tmp_15_reg_4424_reg[0]_i_4_n_11 ;
  wire \tmp_15_reg_4424_reg[0]_i_4_n_12 ;
  wire \tmp_15_reg_4424_reg[0]_i_4_n_5 ;
  wire \tmp_15_reg_4424_reg[0]_i_4_n_6 ;
  wire \tmp_15_reg_4424_reg[0]_i_4_n_7 ;
  wire \tmp_15_reg_4424_reg[0]_i_4_n_8 ;
  wire \tmp_15_reg_4424_reg[0]_i_4_n_9 ;
  wire \trunc_ln320_3_reg_4429[7]_i_10_n_5 ;
  wire \trunc_ln320_3_reg_4429[7]_i_11_n_5 ;
  wire \trunc_ln320_3_reg_4429[7]_i_12_n_5 ;
  wire \trunc_ln320_3_reg_4429[7]_i_13_n_5 ;
  wire \trunc_ln320_3_reg_4429[7]_i_14_n_5 ;
  wire \trunc_ln320_3_reg_4429[7]_i_15_n_5 ;
  wire \trunc_ln320_3_reg_4429[7]_i_16_n_5 ;
  wire \trunc_ln320_3_reg_4429[7]_i_17_n_5 ;
  wire \trunc_ln320_3_reg_4429[7]_i_18_n_5 ;
  wire \trunc_ln320_3_reg_4429[7]_i_3_n_5 ;
  wire \trunc_ln320_3_reg_4429[7]_i_4_n_5 ;
  wire \trunc_ln320_3_reg_4429[7]_i_5_n_5 ;
  wire \trunc_ln320_3_reg_4429[7]_i_6_n_5 ;
  wire \trunc_ln320_3_reg_4429[7]_i_7_n_5 ;
  wire \trunc_ln320_3_reg_4429[7]_i_8_n_5 ;
  wire \trunc_ln320_3_reg_4429[7]_i_9_n_5 ;
  wire \trunc_ln320_3_reg_4429_reg[7]_i_1_n_10 ;
  wire \trunc_ln320_3_reg_4429_reg[7]_i_1_n_11 ;
  wire \trunc_ln320_3_reg_4429_reg[7]_i_1_n_12 ;
  wire \trunc_ln320_3_reg_4429_reg[7]_i_1_n_6 ;
  wire \trunc_ln320_3_reg_4429_reg[7]_i_1_n_7 ;
  wire \trunc_ln320_3_reg_4429_reg[7]_i_1_n_8 ;
  wire \trunc_ln320_3_reg_4429_reg[7]_i_1_n_9 ;
  wire \trunc_ln320_3_reg_4429_reg[7]_i_2_n_10 ;
  wire \trunc_ln320_3_reg_4429_reg[7]_i_2_n_11 ;
  wire \trunc_ln320_3_reg_4429_reg[7]_i_2_n_12 ;
  wire \trunc_ln320_3_reg_4429_reg[7]_i_2_n_5 ;
  wire \trunc_ln320_3_reg_4429_reg[7]_i_2_n_6 ;
  wire \trunc_ln320_3_reg_4429_reg[7]_i_2_n_7 ;
  wire \trunc_ln320_3_reg_4429_reg[7]_i_2_n_8 ;
  wire \trunc_ln320_3_reg_4429_reg[7]_i_2_n_9 ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;
  wire [7:0]\NLW_tmp_15_reg_4424_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:1]\NLW_tmp_15_reg_4424_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_tmp_15_reg_4424_reg[0]_i_3_O_UNCONNECTED ;
  wire [7:0]\NLW_tmp_15_reg_4424_reg[0]_i_4_O_UNCONNECTED ;
  wire [7:7]\NLW_trunc_ln320_3_reg_4429_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_trunc_ln320_3_reg_4429_reg[7]_i_2_O_UNCONNECTED ;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_4424[0]_i_10 
       (.I0(p_reg_reg_n_100),
        .I1(add_ln1259_reg_4261_pp0_iter11_reg[10]),
        .O(\tmp_15_reg_4424[0]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_4424[0]_i_11 
       (.I0(p_reg_reg_n_101),
        .I1(add_ln1259_reg_4261_pp0_iter11_reg[9]),
        .O(\tmp_15_reg_4424[0]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_4424[0]_i_12 
       (.I0(p_reg_reg_n_102),
        .I1(add_ln1259_reg_4261_pp0_iter11_reg[8]),
        .O(\tmp_15_reg_4424[0]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_4424[0]_i_13 
       (.I0(p_reg_reg_n_103),
        .I1(add_ln1259_reg_4261_pp0_iter11_reg[7]),
        .O(\tmp_15_reg_4424[0]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_4424[0]_i_14 
       (.I0(p_reg_reg_n_104),
        .I1(add_ln1259_reg_4261_pp0_iter11_reg[6]),
        .O(\tmp_15_reg_4424[0]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_4424[0]_i_15 
       (.I0(p_reg_reg_n_105),
        .I1(add_ln1259_reg_4261_pp0_iter11_reg[5]),
        .O(\tmp_15_reg_4424[0]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_4424[0]_i_16 
       (.I0(p_reg_reg_n_106),
        .I1(add_ln1259_reg_4261_pp0_iter11_reg[4]),
        .O(\tmp_15_reg_4424[0]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_4424[0]_i_17 
       (.I0(p_reg_reg_n_107),
        .I1(add_ln1259_reg_4261_pp0_iter11_reg[3]),
        .O(\tmp_15_reg_4424[0]_i_17_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_4424[0]_i_18 
       (.I0(p_reg_reg_n_108),
        .I1(add_ln1259_reg_4261_pp0_iter11_reg[2]),
        .O(\tmp_15_reg_4424[0]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_4424[0]_i_19 
       (.I0(p_reg_reg_n_109),
        .I1(add_ln1259_reg_4261_pp0_iter11_reg[1]),
        .O(\tmp_15_reg_4424[0]_i_19_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_4424[0]_i_20 
       (.I0(p_reg_reg_n_110),
        .I1(add_ln1259_reg_4261_pp0_iter11_reg[0]),
        .O(\tmp_15_reg_4424[0]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_4424[0]_i_5 
       (.I0(add_ln1259_reg_4261_pp0_iter11_reg[15]),
        .I1(p_reg_reg_n_95),
        .O(\tmp_15_reg_4424[0]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_4424[0]_i_6 
       (.I0(p_reg_reg_n_96),
        .I1(add_ln1259_reg_4261_pp0_iter11_reg[14]),
        .O(\tmp_15_reg_4424[0]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_4424[0]_i_7 
       (.I0(p_reg_reg_n_97),
        .I1(add_ln1259_reg_4261_pp0_iter11_reg[13]),
        .O(\tmp_15_reg_4424[0]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_4424[0]_i_8 
       (.I0(p_reg_reg_n_98),
        .I1(add_ln1259_reg_4261_pp0_iter11_reg[12]),
        .O(\tmp_15_reg_4424[0]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_4424[0]_i_9 
       (.I0(p_reg_reg_n_99),
        .I1(add_ln1259_reg_4261_pp0_iter11_reg[11]),
        .O(\tmp_15_reg_4424[0]_i_9_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_15_reg_4424_reg[0]_i_2 
       (.CI(\tmp_15_reg_4424_reg[0]_i_3_n_5 ),
        .CI_TOP(1'b0),
        .CO(\NLW_tmp_15_reg_4424_reg[0]_i_2_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_15_reg_4424_reg[0]_i_2_O_UNCONNECTED [7:1],add_ln1259_2_fu_2639_p2}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln1259_reg_4261_pp0_iter11_reg[15]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_15_reg_4424_reg[0]_i_3 
       (.CI(\tmp_15_reg_4424_reg[0]_i_4_n_5 ),
        .CI_TOP(1'b0),
        .CO({\tmp_15_reg_4424_reg[0]_i_3_n_5 ,\tmp_15_reg_4424_reg[0]_i_3_n_6 ,\tmp_15_reg_4424_reg[0]_i_3_n_7 ,\tmp_15_reg_4424_reg[0]_i_3_n_8 ,\tmp_15_reg_4424_reg[0]_i_3_n_9 ,\tmp_15_reg_4424_reg[0]_i_3_n_10 ,\tmp_15_reg_4424_reg[0]_i_3_n_11 ,\tmp_15_reg_4424_reg[0]_i_3_n_12 }),
        .DI({add_ln1259_reg_4261_pp0_iter11_reg[15],p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102}),
        .O(\NLW_tmp_15_reg_4424_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({\tmp_15_reg_4424[0]_i_5_n_5 ,\tmp_15_reg_4424[0]_i_6_n_5 ,\tmp_15_reg_4424[0]_i_7_n_5 ,\tmp_15_reg_4424[0]_i_8_n_5 ,\tmp_15_reg_4424[0]_i_9_n_5 ,\tmp_15_reg_4424[0]_i_10_n_5 ,\tmp_15_reg_4424[0]_i_11_n_5 ,\tmp_15_reg_4424[0]_i_12_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_15_reg_4424_reg[0]_i_4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\tmp_15_reg_4424_reg[0]_i_4_n_5 ,\tmp_15_reg_4424_reg[0]_i_4_n_6 ,\tmp_15_reg_4424_reg[0]_i_4_n_7 ,\tmp_15_reg_4424_reg[0]_i_4_n_8 ,\tmp_15_reg_4424_reg[0]_i_4_n_9 ,\tmp_15_reg_4424_reg[0]_i_4_n_10 ,\tmp_15_reg_4424_reg[0]_i_4_n_11 ,\tmp_15_reg_4424_reg[0]_i_4_n_12 }),
        .DI({p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110}),
        .O(\NLW_tmp_15_reg_4424_reg[0]_i_4_O_UNCONNECTED [7:0]),
        .S({\tmp_15_reg_4424[0]_i_13_n_5 ,\tmp_15_reg_4424[0]_i_14_n_5 ,\tmp_15_reg_4424[0]_i_15_n_5 ,\tmp_15_reg_4424[0]_i_16_n_5 ,\tmp_15_reg_4424[0]_i_17_n_5 ,\tmp_15_reg_4424[0]_i_18_n_5 ,\tmp_15_reg_4424[0]_i_19_n_5 ,\tmp_15_reg_4424[0]_i_20_n_5 }));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_3_reg_4429[7]_i_10 
       (.I0(p_reg_reg_n_102),
        .I1(add_ln1259_reg_4261_pp0_iter11_reg[8]),
        .O(\trunc_ln320_3_reg_4429[7]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_3_reg_4429[7]_i_11 
       (.I0(p_reg_reg_n_103),
        .I1(add_ln1259_reg_4261_pp0_iter11_reg[7]),
        .O(\trunc_ln320_3_reg_4429[7]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_3_reg_4429[7]_i_12 
       (.I0(p_reg_reg_n_104),
        .I1(add_ln1259_reg_4261_pp0_iter11_reg[6]),
        .O(\trunc_ln320_3_reg_4429[7]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_3_reg_4429[7]_i_13 
       (.I0(p_reg_reg_n_105),
        .I1(add_ln1259_reg_4261_pp0_iter11_reg[5]),
        .O(\trunc_ln320_3_reg_4429[7]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_3_reg_4429[7]_i_14 
       (.I0(p_reg_reg_n_106),
        .I1(add_ln1259_reg_4261_pp0_iter11_reg[4]),
        .O(\trunc_ln320_3_reg_4429[7]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_3_reg_4429[7]_i_15 
       (.I0(p_reg_reg_n_107),
        .I1(add_ln1259_reg_4261_pp0_iter11_reg[3]),
        .O(\trunc_ln320_3_reg_4429[7]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_3_reg_4429[7]_i_16 
       (.I0(p_reg_reg_n_108),
        .I1(add_ln1259_reg_4261_pp0_iter11_reg[2]),
        .O(\trunc_ln320_3_reg_4429[7]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_3_reg_4429[7]_i_17 
       (.I0(p_reg_reg_n_109),
        .I1(add_ln1259_reg_4261_pp0_iter11_reg[1]),
        .O(\trunc_ln320_3_reg_4429[7]_i_17_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_3_reg_4429[7]_i_18 
       (.I0(p_reg_reg_n_110),
        .I1(add_ln1259_reg_4261_pp0_iter11_reg[0]),
        .O(\trunc_ln320_3_reg_4429[7]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_3_reg_4429[7]_i_3 
       (.I0(p_reg_reg_n_95),
        .I1(add_ln1259_reg_4261_pp0_iter11_reg[15]),
        .O(\trunc_ln320_3_reg_4429[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_3_reg_4429[7]_i_4 
       (.I0(p_reg_reg_n_96),
        .I1(add_ln1259_reg_4261_pp0_iter11_reg[14]),
        .O(\trunc_ln320_3_reg_4429[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_3_reg_4429[7]_i_5 
       (.I0(p_reg_reg_n_97),
        .I1(add_ln1259_reg_4261_pp0_iter11_reg[13]),
        .O(\trunc_ln320_3_reg_4429[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_3_reg_4429[7]_i_6 
       (.I0(p_reg_reg_n_98),
        .I1(add_ln1259_reg_4261_pp0_iter11_reg[12]),
        .O(\trunc_ln320_3_reg_4429[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_3_reg_4429[7]_i_7 
       (.I0(p_reg_reg_n_99),
        .I1(add_ln1259_reg_4261_pp0_iter11_reg[11]),
        .O(\trunc_ln320_3_reg_4429[7]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_3_reg_4429[7]_i_8 
       (.I0(p_reg_reg_n_100),
        .I1(add_ln1259_reg_4261_pp0_iter11_reg[10]),
        .O(\trunc_ln320_3_reg_4429[7]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_3_reg_4429[7]_i_9 
       (.I0(p_reg_reg_n_101),
        .I1(add_ln1259_reg_4261_pp0_iter11_reg[9]),
        .O(\trunc_ln320_3_reg_4429[7]_i_9_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln320_3_reg_4429_reg[7]_i_1 
       (.CI(\trunc_ln320_3_reg_4429_reg[7]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_trunc_ln320_3_reg_4429_reg[7]_i_1_CO_UNCONNECTED [7],\trunc_ln320_3_reg_4429_reg[7]_i_1_n_6 ,\trunc_ln320_3_reg_4429_reg[7]_i_1_n_7 ,\trunc_ln320_3_reg_4429_reg[7]_i_1_n_8 ,\trunc_ln320_3_reg_4429_reg[7]_i_1_n_9 ,\trunc_ln320_3_reg_4429_reg[7]_i_1_n_10 ,\trunc_ln320_3_reg_4429_reg[7]_i_1_n_11 ,\trunc_ln320_3_reg_4429_reg[7]_i_1_n_12 }),
        .DI({1'b0,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102}),
        .O(D),
        .S({\trunc_ln320_3_reg_4429[7]_i_3_n_5 ,\trunc_ln320_3_reg_4429[7]_i_4_n_5 ,\trunc_ln320_3_reg_4429[7]_i_5_n_5 ,\trunc_ln320_3_reg_4429[7]_i_6_n_5 ,\trunc_ln320_3_reg_4429[7]_i_7_n_5 ,\trunc_ln320_3_reg_4429[7]_i_8_n_5 ,\trunc_ln320_3_reg_4429[7]_i_9_n_5 ,\trunc_ln320_3_reg_4429[7]_i_10_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln320_3_reg_4429_reg[7]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\trunc_ln320_3_reg_4429_reg[7]_i_2_n_5 ,\trunc_ln320_3_reg_4429_reg[7]_i_2_n_6 ,\trunc_ln320_3_reg_4429_reg[7]_i_2_n_7 ,\trunc_ln320_3_reg_4429_reg[7]_i_2_n_8 ,\trunc_ln320_3_reg_4429_reg[7]_i_2_n_9 ,\trunc_ln320_3_reg_4429_reg[7]_i_2_n_10 ,\trunc_ln320_3_reg_4429_reg[7]_i_2_n_11 ,\trunc_ln320_3_reg_4429_reg[7]_i_2_n_12 }),
        .DI({p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110}),
        .O(\NLW_trunc_ln320_3_reg_4429_reg[7]_i_2_O_UNCONNECTED [7:0]),
        .S({\trunc_ln320_3_reg_4429[7]_i_11_n_5 ,\trunc_ln320_3_reg_4429[7]_i_12_n_5 ,\trunc_ln320_3_reg_4429[7]_i_13_n_5 ,\trunc_ln320_3_reg_4429[7]_i_14_n_5 ,\trunc_ln320_3_reg_4429[7]_i_15_n_5 ,\trunc_ln320_3_reg_4429[7]_i_16_n_5 ,\trunc_ln320_3_reg_4429[7]_i_17_n_5 ,\trunc_ln320_3_reg_4429[7]_i_18_n_5 }));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1
   (P,
    A,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    DSP_ALU_INST,
    add_ln1236_reg_4090,
    Q);
  output [14:0]P;
  output [0:0]A;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [6:0]DSP_ALU_INST;
  input [0:0]add_ln1236_reg_4090;
  input [0:0]Q;

  wire [0:0]A;
  wire [6:0]DSP_ALU_INST;
  wire [14:0]P;
  wire [0:0]Q;
  wire [0:0]add_ln1236_reg_4090;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;

  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_3_20 design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_3_U
       (.A(A),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .Q(Q),
        .add_ln1236_reg_4090(add_ln1236_reg_4090),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1" *) 
module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_8
   (P,
    A,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    DSP_ALU_INST,
    add_ln1236_1_reg_4110,
    Q);
  output [14:0]P;
  output [0:0]A;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [6:0]DSP_ALU_INST;
  input [0:0]add_ln1236_1_reg_4110;
  input [0:0]Q;

  wire [0:0]A;
  wire [6:0]DSP_ALU_INST;
  wire [14:0]P;
  wire [0:0]Q;
  wire [0:0]add_ln1236_1_reg_4110;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;

  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_3 design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_3_U
       (.A(A),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .Q(Q),
        .add_ln1236_1_reg_4110(add_ln1236_1_reg_4110),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_3
   (P,
    A,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    DSP_ALU_INST,
    add_ln1236_1_reg_4110,
    Q);
  output [14:0]P;
  output [0:0]A;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [6:0]DSP_ALU_INST;
  input [0:0]add_ln1236_1_reg_4110;
  input [0:0]Q;

  wire [0:0]A;
  wire [6:0]DSP_ALU_INST;
  wire [14:0]P;
  wire [0:0]Q;
  wire [0:0]add_ln1236_1_reg_4110;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A,DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:15],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_1__2
       (.I0(add_ln1236_1_reg_4110),
        .I1(Q),
        .O(A));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_3" *) 
module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_3_20
   (P,
    A,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    DSP_ALU_INST,
    add_ln1236_reg_4090,
    Q);
  output [14:0]P;
  output [0:0]A;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [6:0]DSP_ALU_INST;
  input [0:0]add_ln1236_reg_4090;
  input [0:0]Q;

  wire [0:0]A;
  wire [6:0]DSP_ALU_INST;
  wire [14:0]P;
  wire [0:0]Q;
  wire [0:0]add_ln1236_reg_4090;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A,DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:15],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_1__1
       (.I0(add_ln1236_reg_4090),
        .I1(Q),
        .O(A));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1
   (p_0_in,
    \add_ln1236_reg_4090_reg[8] ,
    r_1_reg_41660,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A,
    PCOUT,
    add_ln1236_reg_4090,
    Q);
  output [9:0]p_0_in;
  output [6:0]\add_ln1236_reg_4090_reg[8] ;
  input r_1_reg_41660;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [0:0]A;
  input [47:0]PCOUT;
  input [0:0]add_ln1236_reg_4090;
  input [6:0]Q;

  wire [0:0]A;
  wire [47:0]PCOUT;
  wire [6:0]Q;
  wire [0:0]add_ln1236_reg_4090;
  wire [6:0]\add_ln1236_reg_4090_reg[8] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [9:0]p_0_in;
  wire r_1_reg_41660;

  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_7_19 design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_7_U
       (.A(A),
        .PCOUT(PCOUT),
        .Q(Q),
        .add_ln1236_reg_4090(add_ln1236_reg_4090),
        .\add_ln1236_reg_4090_reg[8] (\add_ln1236_reg_4090_reg[8] ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_0_in(p_0_in),
        .r_1_reg_41660(r_1_reg_41660));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1" *) 
module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_9
   (p_0_in,
    r_1_reg_41660,
    \add_ln1236_1_reg_4110_reg[8] ,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A,
    PCOUT,
    \r_1_reg_4166_reg[0] ,
    \r_1_reg_4166_reg[0]_0 ,
    \r_1_reg_4166_reg[0]_1 ,
    icmp_ln520_reg_4037_pp0_iter1_reg,
    add_ln1236_1_reg_4110,
    Q);
  output [9:0]p_0_in;
  output r_1_reg_41660;
  output [6:0]\add_ln1236_1_reg_4110_reg[8] ;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [0:0]A;
  input [47:0]PCOUT;
  input \r_1_reg_4166_reg[0] ;
  input [0:0]\r_1_reg_4166_reg[0]_0 ;
  input \r_1_reg_4166_reg[0]_1 ;
  input icmp_ln520_reg_4037_pp0_iter1_reg;
  input [0:0]add_ln1236_1_reg_4110;
  input [6:0]Q;

  wire [0:0]A;
  wire [47:0]PCOUT;
  wire [6:0]Q;
  wire [0:0]add_ln1236_1_reg_4110;
  wire [6:0]\add_ln1236_1_reg_4110_reg[8] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire icmp_ln520_reg_4037_pp0_iter1_reg;
  wire [9:0]p_0_in;
  wire r_1_reg_41660;
  wire \r_1_reg_4166_reg[0] ;
  wire [0:0]\r_1_reg_4166_reg[0]_0 ;
  wire \r_1_reg_4166_reg[0]_1 ;

  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_7 design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_7_U
       (.A(A),
        .PCOUT(PCOUT),
        .Q(Q),
        .add_ln1236_1_reg_4110(add_ln1236_1_reg_4110),
        .\add_ln1236_1_reg_4110_reg[8] (\add_ln1236_1_reg_4110_reg[8] ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .icmp_ln520_reg_4037_pp0_iter1_reg(icmp_ln520_reg_4037_pp0_iter1_reg),
        .p_0_in(p_0_in),
        .r_1_reg_41660(r_1_reg_41660),
        .\r_1_reg_4166_reg[0] (\r_1_reg_4166_reg[0] ),
        .\r_1_reg_4166_reg[0]_0 (\r_1_reg_4166_reg[0]_0 ),
        .\r_1_reg_4166_reg[0]_1 (\r_1_reg_4166_reg[0]_1 ));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_7
   (p_0_in,
    r_1_reg_41660,
    \add_ln1236_1_reg_4110_reg[8] ,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A,
    PCOUT,
    \r_1_reg_4166_reg[0] ,
    \r_1_reg_4166_reg[0]_0 ,
    \r_1_reg_4166_reg[0]_1 ,
    icmp_ln520_reg_4037_pp0_iter1_reg,
    add_ln1236_1_reg_4110,
    Q);
  output [9:0]p_0_in;
  output r_1_reg_41660;
  output [6:0]\add_ln1236_1_reg_4110_reg[8] ;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [0:0]A;
  input [47:0]PCOUT;
  input \r_1_reg_4166_reg[0] ;
  input [0:0]\r_1_reg_4166_reg[0]_0 ;
  input \r_1_reg_4166_reg[0]_1 ;
  input icmp_ln520_reg_4037_pp0_iter1_reg;
  input [0:0]add_ln1236_1_reg_4110;
  input [6:0]Q;

  wire [0:0]A;
  wire [47:0]PCOUT;
  wire [6:0]Q;
  wire [0:0]add_ln1236_1_reg_4110;
  wire [6:0]\add_ln1236_1_reg_4110_reg[8] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire icmp_ln520_reg_4037_pp0_iter1_reg;
  wire [9:0]p_0_in;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire r_1_reg_41660;
  wire \r_1_reg_4166_reg[0] ;
  wire [0:0]\r_1_reg_4166_reg[0]_0 ;
  wire \r_1_reg_4166_reg[0]_1 ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A,\add_ln1236_1_reg_4110_reg[8] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(r_1_reg_41660),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],p_0_in,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT4 #(
    .INIT(16'h0400)) 
    p_reg_reg_i_1__4
       (.I0(\r_1_reg_4166_reg[0] ),
        .I1(\r_1_reg_4166_reg[0]_0 ),
        .I2(\r_1_reg_4166_reg[0]_1 ),
        .I3(icmp_ln520_reg_4037_pp0_iter1_reg),
        .O(r_1_reg_41660));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_2__1
       (.I0(add_ln1236_1_reg_4110),
        .I1(Q[6]),
        .O(\add_ln1236_1_reg_4110_reg[8] [6]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_3__2
       (.I0(add_ln1236_1_reg_4110),
        .I1(Q[5]),
        .O(\add_ln1236_1_reg_4110_reg[8] [5]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_4__2
       (.I0(add_ln1236_1_reg_4110),
        .I1(Q[4]),
        .O(\add_ln1236_1_reg_4110_reg[8] [4]));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_5__2
       (.I0(add_ln1236_1_reg_4110),
        .I1(Q[3]),
        .O(\add_ln1236_1_reg_4110_reg[8] [3]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_6__2
       (.I0(add_ln1236_1_reg_4110),
        .I1(Q[2]),
        .O(\add_ln1236_1_reg_4110_reg[8] [2]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_7__1
       (.I0(add_ln1236_1_reg_4110),
        .I1(Q[1]),
        .O(\add_ln1236_1_reg_4110_reg[8] [1]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_8__1
       (.I0(add_ln1236_1_reg_4110),
        .I1(Q[0]),
        .O(\add_ln1236_1_reg_4110_reg[8] [0]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_7" *) 
module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_7_19
   (p_0_in,
    \add_ln1236_reg_4090_reg[8] ,
    r_1_reg_41660,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A,
    PCOUT,
    add_ln1236_reg_4090,
    Q);
  output [9:0]p_0_in;
  output [6:0]\add_ln1236_reg_4090_reg[8] ;
  input r_1_reg_41660;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [0:0]A;
  input [47:0]PCOUT;
  input [0:0]add_ln1236_reg_4090;
  input [6:0]Q;

  wire [0:0]A;
  wire [47:0]PCOUT;
  wire [6:0]Q;
  wire [0:0]add_ln1236_reg_4090;
  wire [6:0]\add_ln1236_reg_4090_reg[8] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [9:0]p_0_in;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire r_1_reg_41660;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A,\add_ln1236_reg_4090_reg[8] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(r_1_reg_41660),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],p_0_in,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_2__0
       (.I0(add_ln1236_reg_4090),
        .I1(Q[6]),
        .O(\add_ln1236_reg_4090_reg[8] [6]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_3__0
       (.I0(add_ln1236_reg_4090),
        .I1(Q[5]),
        .O(\add_ln1236_reg_4090_reg[8] [5]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_4__0
       (.I0(add_ln1236_reg_4090),
        .I1(Q[4]),
        .O(\add_ln1236_reg_4090_reg[8] [4]));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_5__0
       (.I0(add_ln1236_reg_4090),
        .I1(Q[3]),
        .O(\add_ln1236_reg_4090_reg[8] [3]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_6__0
       (.I0(add_ln1236_reg_4090),
        .I1(Q[2]),
        .O(\add_ln1236_reg_4090_reg[8] [2]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_7
       (.I0(add_ln1236_reg_4090),
        .I1(Q[1]),
        .O(\add_ln1236_reg_4090_reg[8] [1]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_8
       (.I0(add_ln1236_reg_4090),
        .I1(Q[0]),
        .O(\add_ln1236_reg_4090_reg[8] [0]));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1
   (A,
    add_ln1257_2_fu_2120_p2,
    D,
    r_1_reg_41660,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    DSP_ALU_INST,
    P,
    add_ln1240_1_reg_4100,
    Q,
    \tmp_13_reg_4289_reg[0] );
  output [0:0]A;
  output [0:0]add_ln1257_2_fu_2120_p2;
  output [7:0]D;
  input r_1_reg_41660;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [6:0]DSP_ALU_INST;
  input [14:0]P;
  input [0:0]add_ln1240_1_reg_4100;
  input [0:0]Q;
  input [12:0]\tmp_13_reg_4289_reg[0] ;

  wire [0:0]A;
  wire [7:0]D;
  wire [6:0]DSP_ALU_INST;
  wire [14:0]P;
  wire [0:0]Q;
  wire [0:0]add_ln1240_1_reg_4100;
  wire [0:0]add_ln1257_2_fu_2120_p2;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire r_1_reg_41660;
  wire [12:0]\tmp_13_reg_4289_reg[0] ;

  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_6_18 design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_6_U
       (.A(A),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .Q(Q),
        .add_ln1240_1_reg_4100(add_ln1240_1_reg_4100),
        .add_ln1257_2_fu_2120_p2(add_ln1257_2_fu_2120_p2),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .r_1_reg_41660(r_1_reg_41660),
        .\tmp_13_reg_4289_reg[0] (\tmp_13_reg_4289_reg[0] ));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1" *) 
module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_10
   (A,
    D,
    add_ln1257_6_fu_2196_p2,
    r_1_reg_41660,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    DSP_ALU_INST,
    P,
    add_ln1240_3_reg_4120,
    Q,
    \trunc_ln320_4_reg_4319_reg[7] );
  output [0:0]A;
  output [7:0]D;
  output [0:0]add_ln1257_6_fu_2196_p2;
  input r_1_reg_41660;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [6:0]DSP_ALU_INST;
  input [14:0]P;
  input [0:0]add_ln1240_3_reg_4120;
  input [0:0]Q;
  input [12:0]\trunc_ln320_4_reg_4319_reg[7] ;

  wire [0:0]A;
  wire [7:0]D;
  wire [6:0]DSP_ALU_INST;
  wire [14:0]P;
  wire [0:0]Q;
  wire [0:0]add_ln1240_3_reg_4120;
  wire [0:0]add_ln1257_6_fu_2196_p2;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire r_1_reg_41660;
  wire [12:0]\trunc_ln320_4_reg_4319_reg[7] ;

  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_6 design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_6_U
       (.A(A),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .Q(Q),
        .add_ln1240_3_reg_4120(add_ln1240_3_reg_4120),
        .add_ln1257_6_fu_2196_p2(add_ln1257_6_fu_2196_p2),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .r_1_reg_41660(r_1_reg_41660),
        .\trunc_ln320_4_reg_4319_reg[7] (\trunc_ln320_4_reg_4319_reg[7] ));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_6
   (A,
    D,
    add_ln1257_6_fu_2196_p2,
    r_1_reg_41660,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    DSP_ALU_INST,
    P,
    add_ln1240_3_reg_4120,
    Q,
    \trunc_ln320_4_reg_4319_reg[7] );
  output [0:0]A;
  output [7:0]D;
  output [0:0]add_ln1257_6_fu_2196_p2;
  input r_1_reg_41660;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [6:0]DSP_ALU_INST;
  input [14:0]P;
  input [0:0]add_ln1240_3_reg_4120;
  input [0:0]Q;
  input [12:0]\trunc_ln320_4_reg_4319_reg[7] ;

  wire [0:0]A;
  wire [7:0]D;
  wire [6:0]DSP_ALU_INST;
  wire [14:0]P;
  wire [0:0]Q;
  wire [0:0]add_ln1240_3_reg_4120;
  wire [0:0]add_ln1257_6_fu_2196_p2;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire r_1_reg_41660;
  wire \tmp_19_reg_4309[0]_i_10_n_5 ;
  wire \tmp_19_reg_4309[0]_i_11_n_5 ;
  wire \tmp_19_reg_4309[0]_i_12_n_5 ;
  wire \tmp_19_reg_4309[0]_i_13_n_5 ;
  wire \tmp_19_reg_4309[0]_i_14_n_5 ;
  wire \tmp_19_reg_4309[0]_i_15_n_5 ;
  wire \tmp_19_reg_4309[0]_i_3_n_5 ;
  wire \tmp_19_reg_4309[0]_i_4_n_5 ;
  wire \tmp_19_reg_4309[0]_i_5_n_5 ;
  wire \tmp_19_reg_4309[0]_i_6_n_5 ;
  wire \tmp_19_reg_4309[0]_i_7_n_5 ;
  wire \tmp_19_reg_4309[0]_i_8_n_5 ;
  wire \tmp_19_reg_4309[0]_i_9_n_5 ;
  wire \tmp_19_reg_4309_reg[0]_i_1_n_10 ;
  wire \tmp_19_reg_4309_reg[0]_i_1_n_11 ;
  wire \tmp_19_reg_4309_reg[0]_i_1_n_12 ;
  wire \tmp_19_reg_4309_reg[0]_i_1_n_6 ;
  wire \tmp_19_reg_4309_reg[0]_i_1_n_7 ;
  wire \tmp_19_reg_4309_reg[0]_i_1_n_8 ;
  wire \tmp_19_reg_4309_reg[0]_i_1_n_9 ;
  wire \tmp_19_reg_4309_reg[0]_i_2_n_10 ;
  wire \tmp_19_reg_4309_reg[0]_i_2_n_11 ;
  wire \tmp_19_reg_4309_reg[0]_i_2_n_12 ;
  wire \tmp_19_reg_4309_reg[0]_i_2_n_5 ;
  wire \tmp_19_reg_4309_reg[0]_i_2_n_6 ;
  wire \tmp_19_reg_4309_reg[0]_i_2_n_7 ;
  wire \tmp_19_reg_4309_reg[0]_i_2_n_8 ;
  wire \tmp_19_reg_4309_reg[0]_i_2_n_9 ;
  wire \trunc_ln320_4_reg_4319[7]_i_10_n_5 ;
  wire \trunc_ln320_4_reg_4319[7]_i_11_n_5 ;
  wire \trunc_ln320_4_reg_4319[7]_i_12_n_5 ;
  wire \trunc_ln320_4_reg_4319[7]_i_13_n_5 ;
  wire \trunc_ln320_4_reg_4319[7]_i_14_n_5 ;
  wire \trunc_ln320_4_reg_4319[7]_i_15_n_5 ;
  wire \trunc_ln320_4_reg_4319[7]_i_3_n_5 ;
  wire \trunc_ln320_4_reg_4319[7]_i_4_n_5 ;
  wire \trunc_ln320_4_reg_4319[7]_i_5_n_5 ;
  wire \trunc_ln320_4_reg_4319[7]_i_6_n_5 ;
  wire \trunc_ln320_4_reg_4319[7]_i_7_n_5 ;
  wire \trunc_ln320_4_reg_4319[7]_i_8_n_5 ;
  wire \trunc_ln320_4_reg_4319[7]_i_9_n_5 ;
  wire [12:0]\trunc_ln320_4_reg_4319_reg[7] ;
  wire \trunc_ln320_4_reg_4319_reg[7]_i_1_n_10 ;
  wire \trunc_ln320_4_reg_4319_reg[7]_i_1_n_11 ;
  wire \trunc_ln320_4_reg_4319_reg[7]_i_1_n_12 ;
  wire \trunc_ln320_4_reg_4319_reg[7]_i_1_n_6 ;
  wire \trunc_ln320_4_reg_4319_reg[7]_i_1_n_7 ;
  wire \trunc_ln320_4_reg_4319_reg[7]_i_1_n_8 ;
  wire \trunc_ln320_4_reg_4319_reg[7]_i_1_n_9 ;
  wire \trunc_ln320_4_reg_4319_reg[7]_i_2_n_10 ;
  wire \trunc_ln320_4_reg_4319_reg[7]_i_2_n_11 ;
  wire \trunc_ln320_4_reg_4319_reg[7]_i_2_n_12 ;
  wire \trunc_ln320_4_reg_4319_reg[7]_i_2_n_5 ;
  wire \trunc_ln320_4_reg_4319_reg[7]_i_2_n_6 ;
  wire \trunc_ln320_4_reg_4319_reg[7]_i_2_n_7 ;
  wire \trunc_ln320_4_reg_4319_reg[7]_i_2_n_8 ;
  wire \trunc_ln320_4_reg_4319_reg[7]_i_2_n_9 ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;
  wire [7:0]\NLW_tmp_19_reg_4309_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_tmp_19_reg_4309_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:7]\NLW_trunc_ln320_4_reg_4319_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_trunc_ln320_4_reg_4319_reg[7]_i_2_O_UNCONNECTED ;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A,DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(r_1_reg_41660),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_1__3
       (.I0(add_ln1240_3_reg_4120),
        .I1(Q),
        .O(A));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_4309[0]_i_10 
       (.I0(p_reg_reg_n_105),
        .I1(\trunc_ln320_4_reg_4319_reg[7] [5]),
        .O(\tmp_19_reg_4309[0]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_4309[0]_i_11 
       (.I0(p_reg_reg_n_106),
        .I1(\trunc_ln320_4_reg_4319_reg[7] [4]),
        .O(\tmp_19_reg_4309[0]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_4309[0]_i_12 
       (.I0(p_reg_reg_n_107),
        .I1(\trunc_ln320_4_reg_4319_reg[7] [3]),
        .O(\tmp_19_reg_4309[0]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_4309[0]_i_13 
       (.I0(p_reg_reg_n_108),
        .I1(\trunc_ln320_4_reg_4319_reg[7] [2]),
        .O(\tmp_19_reg_4309[0]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_4309[0]_i_14 
       (.I0(p_reg_reg_n_109),
        .I1(\trunc_ln320_4_reg_4319_reg[7] [1]),
        .O(\tmp_19_reg_4309[0]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_4309[0]_i_15 
       (.I0(p_reg_reg_n_110),
        .I1(\trunc_ln320_4_reg_4319_reg[7] [0]),
        .O(\tmp_19_reg_4309[0]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_4309[0]_i_3 
       (.I0(p_reg_reg_n_98),
        .I1(\trunc_ln320_4_reg_4319_reg[7] [12]),
        .O(\tmp_19_reg_4309[0]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_4309[0]_i_4 
       (.I0(p_reg_reg_n_99),
        .I1(\trunc_ln320_4_reg_4319_reg[7] [11]),
        .O(\tmp_19_reg_4309[0]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_4309[0]_i_5 
       (.I0(p_reg_reg_n_100),
        .I1(\trunc_ln320_4_reg_4319_reg[7] [10]),
        .O(\tmp_19_reg_4309[0]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_4309[0]_i_6 
       (.I0(p_reg_reg_n_101),
        .I1(\trunc_ln320_4_reg_4319_reg[7] [9]),
        .O(\tmp_19_reg_4309[0]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_4309[0]_i_7 
       (.I0(p_reg_reg_n_102),
        .I1(\trunc_ln320_4_reg_4319_reg[7] [8]),
        .O(\tmp_19_reg_4309[0]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_4309[0]_i_8 
       (.I0(p_reg_reg_n_103),
        .I1(\trunc_ln320_4_reg_4319_reg[7] [7]),
        .O(\tmp_19_reg_4309[0]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_reg_4309[0]_i_9 
       (.I0(p_reg_reg_n_104),
        .I1(\trunc_ln320_4_reg_4319_reg[7] [6]),
        .O(\tmp_19_reg_4309[0]_i_9_n_5 ));
  CARRY8 \tmp_19_reg_4309_reg[0]_i_1 
       (.CI(\tmp_19_reg_4309_reg[0]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({add_ln1257_6_fu_2196_p2,\tmp_19_reg_4309_reg[0]_i_1_n_6 ,\tmp_19_reg_4309_reg[0]_i_1_n_7 ,\tmp_19_reg_4309_reg[0]_i_1_n_8 ,\tmp_19_reg_4309_reg[0]_i_1_n_9 ,\tmp_19_reg_4309_reg[0]_i_1_n_10 ,\tmp_19_reg_4309_reg[0]_i_1_n_11 ,\tmp_19_reg_4309_reg[0]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102}),
        .O(\NLW_tmp_19_reg_4309_reg[0]_i_1_O_UNCONNECTED [7:0]),
        .S({p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,\tmp_19_reg_4309[0]_i_3_n_5 ,\tmp_19_reg_4309[0]_i_4_n_5 ,\tmp_19_reg_4309[0]_i_5_n_5 ,\tmp_19_reg_4309[0]_i_6_n_5 ,\tmp_19_reg_4309[0]_i_7_n_5 }));
  CARRY8 \tmp_19_reg_4309_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\tmp_19_reg_4309_reg[0]_i_2_n_5 ,\tmp_19_reg_4309_reg[0]_i_2_n_6 ,\tmp_19_reg_4309_reg[0]_i_2_n_7 ,\tmp_19_reg_4309_reg[0]_i_2_n_8 ,\tmp_19_reg_4309_reg[0]_i_2_n_9 ,\tmp_19_reg_4309_reg[0]_i_2_n_10 ,\tmp_19_reg_4309_reg[0]_i_2_n_11 ,\tmp_19_reg_4309_reg[0]_i_2_n_12 }),
        .DI({p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110}),
        .O(\NLW_tmp_19_reg_4309_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({\tmp_19_reg_4309[0]_i_8_n_5 ,\tmp_19_reg_4309[0]_i_9_n_5 ,\tmp_19_reg_4309[0]_i_10_n_5 ,\tmp_19_reg_4309[0]_i_11_n_5 ,\tmp_19_reg_4309[0]_i_12_n_5 ,\tmp_19_reg_4309[0]_i_13_n_5 ,\tmp_19_reg_4309[0]_i_14_n_5 ,\tmp_19_reg_4309[0]_i_15_n_5 }));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_4_reg_4319[7]_i_10 
       (.I0(p_reg_reg_n_105),
        .I1(\trunc_ln320_4_reg_4319_reg[7] [5]),
        .O(\trunc_ln320_4_reg_4319[7]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_4_reg_4319[7]_i_11 
       (.I0(p_reg_reg_n_106),
        .I1(\trunc_ln320_4_reg_4319_reg[7] [4]),
        .O(\trunc_ln320_4_reg_4319[7]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_4_reg_4319[7]_i_12 
       (.I0(p_reg_reg_n_107),
        .I1(\trunc_ln320_4_reg_4319_reg[7] [3]),
        .O(\trunc_ln320_4_reg_4319[7]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_4_reg_4319[7]_i_13 
       (.I0(p_reg_reg_n_108),
        .I1(\trunc_ln320_4_reg_4319_reg[7] [2]),
        .O(\trunc_ln320_4_reg_4319[7]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_4_reg_4319[7]_i_14 
       (.I0(p_reg_reg_n_109),
        .I1(\trunc_ln320_4_reg_4319_reg[7] [1]),
        .O(\trunc_ln320_4_reg_4319[7]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_4_reg_4319[7]_i_15 
       (.I0(p_reg_reg_n_110),
        .I1(\trunc_ln320_4_reg_4319_reg[7] [0]),
        .O(\trunc_ln320_4_reg_4319[7]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_4_reg_4319[7]_i_3 
       (.I0(p_reg_reg_n_98),
        .I1(\trunc_ln320_4_reg_4319_reg[7] [12]),
        .O(\trunc_ln320_4_reg_4319[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_4_reg_4319[7]_i_4 
       (.I0(p_reg_reg_n_99),
        .I1(\trunc_ln320_4_reg_4319_reg[7] [11]),
        .O(\trunc_ln320_4_reg_4319[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_4_reg_4319[7]_i_5 
       (.I0(p_reg_reg_n_100),
        .I1(\trunc_ln320_4_reg_4319_reg[7] [10]),
        .O(\trunc_ln320_4_reg_4319[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_4_reg_4319[7]_i_6 
       (.I0(p_reg_reg_n_101),
        .I1(\trunc_ln320_4_reg_4319_reg[7] [9]),
        .O(\trunc_ln320_4_reg_4319[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_4_reg_4319[7]_i_7 
       (.I0(p_reg_reg_n_102),
        .I1(\trunc_ln320_4_reg_4319_reg[7] [8]),
        .O(\trunc_ln320_4_reg_4319[7]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_4_reg_4319[7]_i_8 
       (.I0(p_reg_reg_n_103),
        .I1(\trunc_ln320_4_reg_4319_reg[7] [7]),
        .O(\trunc_ln320_4_reg_4319[7]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_4_reg_4319[7]_i_9 
       (.I0(p_reg_reg_n_104),
        .I1(\trunc_ln320_4_reg_4319_reg[7] [6]),
        .O(\trunc_ln320_4_reg_4319[7]_i_9_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln320_4_reg_4319_reg[7]_i_1 
       (.CI(\trunc_ln320_4_reg_4319_reg[7]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_trunc_ln320_4_reg_4319_reg[7]_i_1_CO_UNCONNECTED [7],\trunc_ln320_4_reg_4319_reg[7]_i_1_n_6 ,\trunc_ln320_4_reg_4319_reg[7]_i_1_n_7 ,\trunc_ln320_4_reg_4319_reg[7]_i_1_n_8 ,\trunc_ln320_4_reg_4319_reg[7]_i_1_n_9 ,\trunc_ln320_4_reg_4319_reg[7]_i_1_n_10 ,\trunc_ln320_4_reg_4319_reg[7]_i_1_n_11 ,\trunc_ln320_4_reg_4319_reg[7]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102}),
        .O(D),
        .S({p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,\trunc_ln320_4_reg_4319[7]_i_3_n_5 ,\trunc_ln320_4_reg_4319[7]_i_4_n_5 ,\trunc_ln320_4_reg_4319[7]_i_5_n_5 ,\trunc_ln320_4_reg_4319[7]_i_6_n_5 ,\trunc_ln320_4_reg_4319[7]_i_7_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln320_4_reg_4319_reg[7]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\trunc_ln320_4_reg_4319_reg[7]_i_2_n_5 ,\trunc_ln320_4_reg_4319_reg[7]_i_2_n_6 ,\trunc_ln320_4_reg_4319_reg[7]_i_2_n_7 ,\trunc_ln320_4_reg_4319_reg[7]_i_2_n_8 ,\trunc_ln320_4_reg_4319_reg[7]_i_2_n_9 ,\trunc_ln320_4_reg_4319_reg[7]_i_2_n_10 ,\trunc_ln320_4_reg_4319_reg[7]_i_2_n_11 ,\trunc_ln320_4_reg_4319_reg[7]_i_2_n_12 }),
        .DI({p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110}),
        .O(\NLW_trunc_ln320_4_reg_4319_reg[7]_i_2_O_UNCONNECTED [7:0]),
        .S({\trunc_ln320_4_reg_4319[7]_i_8_n_5 ,\trunc_ln320_4_reg_4319[7]_i_9_n_5 ,\trunc_ln320_4_reg_4319[7]_i_10_n_5 ,\trunc_ln320_4_reg_4319[7]_i_11_n_5 ,\trunc_ln320_4_reg_4319[7]_i_12_n_5 ,\trunc_ln320_4_reg_4319[7]_i_13_n_5 ,\trunc_ln320_4_reg_4319[7]_i_14_n_5 ,\trunc_ln320_4_reg_4319[7]_i_15_n_5 }));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_6" *) 
module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_6_18
   (A,
    add_ln1257_2_fu_2120_p2,
    D,
    r_1_reg_41660,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    DSP_ALU_INST,
    P,
    add_ln1240_1_reg_4100,
    Q,
    \tmp_13_reg_4289_reg[0] );
  output [0:0]A;
  output [0:0]add_ln1257_2_fu_2120_p2;
  output [7:0]D;
  input r_1_reg_41660;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [6:0]DSP_ALU_INST;
  input [14:0]P;
  input [0:0]add_ln1240_1_reg_4100;
  input [0:0]Q;
  input [12:0]\tmp_13_reg_4289_reg[0] ;

  wire [0:0]A;
  wire [7:0]D;
  wire [6:0]DSP_ALU_INST;
  wire [14:0]P;
  wire [0:0]Q;
  wire [0:0]add_ln1240_1_reg_4100;
  wire [0:0]add_ln1257_2_fu_2120_p2;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire r_1_reg_41660;
  wire \tmp_13_reg_4289[0]_i_10_n_5 ;
  wire \tmp_13_reg_4289[0]_i_11_n_5 ;
  wire \tmp_13_reg_4289[0]_i_12_n_5 ;
  wire \tmp_13_reg_4289[0]_i_13_n_5 ;
  wire \tmp_13_reg_4289[0]_i_14_n_5 ;
  wire \tmp_13_reg_4289[0]_i_15_n_5 ;
  wire \tmp_13_reg_4289[0]_i_16_n_5 ;
  wire \tmp_13_reg_4289[0]_i_4_n_5 ;
  wire \tmp_13_reg_4289[0]_i_5_n_5 ;
  wire \tmp_13_reg_4289[0]_i_6_n_5 ;
  wire \tmp_13_reg_4289[0]_i_7_n_5 ;
  wire \tmp_13_reg_4289[0]_i_8_n_5 ;
  wire \tmp_13_reg_4289[0]_i_9_n_5 ;
  wire [12:0]\tmp_13_reg_4289_reg[0] ;
  wire \tmp_13_reg_4289_reg[0]_i_2_n_10 ;
  wire \tmp_13_reg_4289_reg[0]_i_2_n_11 ;
  wire \tmp_13_reg_4289_reg[0]_i_2_n_12 ;
  wire \tmp_13_reg_4289_reg[0]_i_2_n_6 ;
  wire \tmp_13_reg_4289_reg[0]_i_2_n_7 ;
  wire \tmp_13_reg_4289_reg[0]_i_2_n_8 ;
  wire \tmp_13_reg_4289_reg[0]_i_2_n_9 ;
  wire \tmp_13_reg_4289_reg[0]_i_3_n_10 ;
  wire \tmp_13_reg_4289_reg[0]_i_3_n_11 ;
  wire \tmp_13_reg_4289_reg[0]_i_3_n_12 ;
  wire \tmp_13_reg_4289_reg[0]_i_3_n_5 ;
  wire \tmp_13_reg_4289_reg[0]_i_3_n_6 ;
  wire \tmp_13_reg_4289_reg[0]_i_3_n_7 ;
  wire \tmp_13_reg_4289_reg[0]_i_3_n_8 ;
  wire \tmp_13_reg_4289_reg[0]_i_3_n_9 ;
  wire \trunc_ln320_1_reg_4299[7]_i_10_n_5 ;
  wire \trunc_ln320_1_reg_4299[7]_i_11_n_5 ;
  wire \trunc_ln320_1_reg_4299[7]_i_12_n_5 ;
  wire \trunc_ln320_1_reg_4299[7]_i_13_n_5 ;
  wire \trunc_ln320_1_reg_4299[7]_i_14_n_5 ;
  wire \trunc_ln320_1_reg_4299[7]_i_15_n_5 ;
  wire \trunc_ln320_1_reg_4299[7]_i_3_n_5 ;
  wire \trunc_ln320_1_reg_4299[7]_i_4_n_5 ;
  wire \trunc_ln320_1_reg_4299[7]_i_5_n_5 ;
  wire \trunc_ln320_1_reg_4299[7]_i_6_n_5 ;
  wire \trunc_ln320_1_reg_4299[7]_i_7_n_5 ;
  wire \trunc_ln320_1_reg_4299[7]_i_8_n_5 ;
  wire \trunc_ln320_1_reg_4299[7]_i_9_n_5 ;
  wire \trunc_ln320_1_reg_4299_reg[7]_i_1_n_10 ;
  wire \trunc_ln320_1_reg_4299_reg[7]_i_1_n_11 ;
  wire \trunc_ln320_1_reg_4299_reg[7]_i_1_n_12 ;
  wire \trunc_ln320_1_reg_4299_reg[7]_i_1_n_6 ;
  wire \trunc_ln320_1_reg_4299_reg[7]_i_1_n_7 ;
  wire \trunc_ln320_1_reg_4299_reg[7]_i_1_n_8 ;
  wire \trunc_ln320_1_reg_4299_reg[7]_i_1_n_9 ;
  wire \trunc_ln320_1_reg_4299_reg[7]_i_2_n_10 ;
  wire \trunc_ln320_1_reg_4299_reg[7]_i_2_n_11 ;
  wire \trunc_ln320_1_reg_4299_reg[7]_i_2_n_12 ;
  wire \trunc_ln320_1_reg_4299_reg[7]_i_2_n_5 ;
  wire \trunc_ln320_1_reg_4299_reg[7]_i_2_n_6 ;
  wire \trunc_ln320_1_reg_4299_reg[7]_i_2_n_7 ;
  wire \trunc_ln320_1_reg_4299_reg[7]_i_2_n_8 ;
  wire \trunc_ln320_1_reg_4299_reg[7]_i_2_n_9 ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;
  wire [7:0]\NLW_tmp_13_reg_4289_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_tmp_13_reg_4289_reg[0]_i_3_O_UNCONNECTED ;
  wire [7:7]\NLW_trunc_ln320_1_reg_4299_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_trunc_ln320_1_reg_4299_reg[7]_i_2_O_UNCONNECTED ;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A,DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(r_1_reg_41660),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'hB)) 
    p_reg_reg_i_2__4
       (.I0(add_ln1240_1_reg_4100),
        .I1(Q),
        .O(A));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_4289[0]_i_10 
       (.I0(p_reg_reg_n_104),
        .I1(\tmp_13_reg_4289_reg[0] [6]),
        .O(\tmp_13_reg_4289[0]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_4289[0]_i_11 
       (.I0(p_reg_reg_n_105),
        .I1(\tmp_13_reg_4289_reg[0] [5]),
        .O(\tmp_13_reg_4289[0]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_4289[0]_i_12 
       (.I0(p_reg_reg_n_106),
        .I1(\tmp_13_reg_4289_reg[0] [4]),
        .O(\tmp_13_reg_4289[0]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_4289[0]_i_13 
       (.I0(p_reg_reg_n_107),
        .I1(\tmp_13_reg_4289_reg[0] [3]),
        .O(\tmp_13_reg_4289[0]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_4289[0]_i_14 
       (.I0(p_reg_reg_n_108),
        .I1(\tmp_13_reg_4289_reg[0] [2]),
        .O(\tmp_13_reg_4289[0]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_4289[0]_i_15 
       (.I0(p_reg_reg_n_109),
        .I1(\tmp_13_reg_4289_reg[0] [1]),
        .O(\tmp_13_reg_4289[0]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_4289[0]_i_16 
       (.I0(p_reg_reg_n_110),
        .I1(\tmp_13_reg_4289_reg[0] [0]),
        .O(\tmp_13_reg_4289[0]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_4289[0]_i_4 
       (.I0(p_reg_reg_n_98),
        .I1(\tmp_13_reg_4289_reg[0] [12]),
        .O(\tmp_13_reg_4289[0]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_4289[0]_i_5 
       (.I0(p_reg_reg_n_99),
        .I1(\tmp_13_reg_4289_reg[0] [11]),
        .O(\tmp_13_reg_4289[0]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_4289[0]_i_6 
       (.I0(p_reg_reg_n_100),
        .I1(\tmp_13_reg_4289_reg[0] [10]),
        .O(\tmp_13_reg_4289[0]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_4289[0]_i_7 
       (.I0(p_reg_reg_n_101),
        .I1(\tmp_13_reg_4289_reg[0] [9]),
        .O(\tmp_13_reg_4289[0]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_4289[0]_i_8 
       (.I0(p_reg_reg_n_102),
        .I1(\tmp_13_reg_4289_reg[0] [8]),
        .O(\tmp_13_reg_4289[0]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_4289[0]_i_9 
       (.I0(p_reg_reg_n_103),
        .I1(\tmp_13_reg_4289_reg[0] [7]),
        .O(\tmp_13_reg_4289[0]_i_9_n_5 ));
  CARRY8 \tmp_13_reg_4289_reg[0]_i_2 
       (.CI(\tmp_13_reg_4289_reg[0]_i_3_n_5 ),
        .CI_TOP(1'b0),
        .CO({add_ln1257_2_fu_2120_p2,\tmp_13_reg_4289_reg[0]_i_2_n_6 ,\tmp_13_reg_4289_reg[0]_i_2_n_7 ,\tmp_13_reg_4289_reg[0]_i_2_n_8 ,\tmp_13_reg_4289_reg[0]_i_2_n_9 ,\tmp_13_reg_4289_reg[0]_i_2_n_10 ,\tmp_13_reg_4289_reg[0]_i_2_n_11 ,\tmp_13_reg_4289_reg[0]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102}),
        .O(\NLW_tmp_13_reg_4289_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,\tmp_13_reg_4289[0]_i_4_n_5 ,\tmp_13_reg_4289[0]_i_5_n_5 ,\tmp_13_reg_4289[0]_i_6_n_5 ,\tmp_13_reg_4289[0]_i_7_n_5 ,\tmp_13_reg_4289[0]_i_8_n_5 }));
  CARRY8 \tmp_13_reg_4289_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\tmp_13_reg_4289_reg[0]_i_3_n_5 ,\tmp_13_reg_4289_reg[0]_i_3_n_6 ,\tmp_13_reg_4289_reg[0]_i_3_n_7 ,\tmp_13_reg_4289_reg[0]_i_3_n_8 ,\tmp_13_reg_4289_reg[0]_i_3_n_9 ,\tmp_13_reg_4289_reg[0]_i_3_n_10 ,\tmp_13_reg_4289_reg[0]_i_3_n_11 ,\tmp_13_reg_4289_reg[0]_i_3_n_12 }),
        .DI({p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110}),
        .O(\NLW_tmp_13_reg_4289_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({\tmp_13_reg_4289[0]_i_9_n_5 ,\tmp_13_reg_4289[0]_i_10_n_5 ,\tmp_13_reg_4289[0]_i_11_n_5 ,\tmp_13_reg_4289[0]_i_12_n_5 ,\tmp_13_reg_4289[0]_i_13_n_5 ,\tmp_13_reg_4289[0]_i_14_n_5 ,\tmp_13_reg_4289[0]_i_15_n_5 ,\tmp_13_reg_4289[0]_i_16_n_5 }));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_1_reg_4299[7]_i_10 
       (.I0(p_reg_reg_n_105),
        .I1(\tmp_13_reg_4289_reg[0] [5]),
        .O(\trunc_ln320_1_reg_4299[7]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_1_reg_4299[7]_i_11 
       (.I0(p_reg_reg_n_106),
        .I1(\tmp_13_reg_4289_reg[0] [4]),
        .O(\trunc_ln320_1_reg_4299[7]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_1_reg_4299[7]_i_12 
       (.I0(p_reg_reg_n_107),
        .I1(\tmp_13_reg_4289_reg[0] [3]),
        .O(\trunc_ln320_1_reg_4299[7]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_1_reg_4299[7]_i_13 
       (.I0(p_reg_reg_n_108),
        .I1(\tmp_13_reg_4289_reg[0] [2]),
        .O(\trunc_ln320_1_reg_4299[7]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_1_reg_4299[7]_i_14 
       (.I0(p_reg_reg_n_109),
        .I1(\tmp_13_reg_4289_reg[0] [1]),
        .O(\trunc_ln320_1_reg_4299[7]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_1_reg_4299[7]_i_15 
       (.I0(p_reg_reg_n_110),
        .I1(\tmp_13_reg_4289_reg[0] [0]),
        .O(\trunc_ln320_1_reg_4299[7]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_1_reg_4299[7]_i_3 
       (.I0(p_reg_reg_n_98),
        .I1(\tmp_13_reg_4289_reg[0] [12]),
        .O(\trunc_ln320_1_reg_4299[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_1_reg_4299[7]_i_4 
       (.I0(p_reg_reg_n_99),
        .I1(\tmp_13_reg_4289_reg[0] [11]),
        .O(\trunc_ln320_1_reg_4299[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_1_reg_4299[7]_i_5 
       (.I0(p_reg_reg_n_100),
        .I1(\tmp_13_reg_4289_reg[0] [10]),
        .O(\trunc_ln320_1_reg_4299[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_1_reg_4299[7]_i_6 
       (.I0(p_reg_reg_n_101),
        .I1(\tmp_13_reg_4289_reg[0] [9]),
        .O(\trunc_ln320_1_reg_4299[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_1_reg_4299[7]_i_7 
       (.I0(p_reg_reg_n_102),
        .I1(\tmp_13_reg_4289_reg[0] [8]),
        .O(\trunc_ln320_1_reg_4299[7]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_1_reg_4299[7]_i_8 
       (.I0(p_reg_reg_n_103),
        .I1(\tmp_13_reg_4289_reg[0] [7]),
        .O(\trunc_ln320_1_reg_4299[7]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_1_reg_4299[7]_i_9 
       (.I0(p_reg_reg_n_104),
        .I1(\tmp_13_reg_4289_reg[0] [6]),
        .O(\trunc_ln320_1_reg_4299[7]_i_9_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln320_1_reg_4299_reg[7]_i_1 
       (.CI(\trunc_ln320_1_reg_4299_reg[7]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_trunc_ln320_1_reg_4299_reg[7]_i_1_CO_UNCONNECTED [7],\trunc_ln320_1_reg_4299_reg[7]_i_1_n_6 ,\trunc_ln320_1_reg_4299_reg[7]_i_1_n_7 ,\trunc_ln320_1_reg_4299_reg[7]_i_1_n_8 ,\trunc_ln320_1_reg_4299_reg[7]_i_1_n_9 ,\trunc_ln320_1_reg_4299_reg[7]_i_1_n_10 ,\trunc_ln320_1_reg_4299_reg[7]_i_1_n_11 ,\trunc_ln320_1_reg_4299_reg[7]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102}),
        .O(D),
        .S({p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,\trunc_ln320_1_reg_4299[7]_i_3_n_5 ,\trunc_ln320_1_reg_4299[7]_i_4_n_5 ,\trunc_ln320_1_reg_4299[7]_i_5_n_5 ,\trunc_ln320_1_reg_4299[7]_i_6_n_5 ,\trunc_ln320_1_reg_4299[7]_i_7_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln320_1_reg_4299_reg[7]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\trunc_ln320_1_reg_4299_reg[7]_i_2_n_5 ,\trunc_ln320_1_reg_4299_reg[7]_i_2_n_6 ,\trunc_ln320_1_reg_4299_reg[7]_i_2_n_7 ,\trunc_ln320_1_reg_4299_reg[7]_i_2_n_8 ,\trunc_ln320_1_reg_4299_reg[7]_i_2_n_9 ,\trunc_ln320_1_reg_4299_reg[7]_i_2_n_10 ,\trunc_ln320_1_reg_4299_reg[7]_i_2_n_11 ,\trunc_ln320_1_reg_4299_reg[7]_i_2_n_12 }),
        .DI({p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110}),
        .O(\NLW_trunc_ln320_1_reg_4299_reg[7]_i_2_O_UNCONNECTED [7:0]),
        .S({\trunc_ln320_1_reg_4299[7]_i_8_n_5 ,\trunc_ln320_1_reg_4299[7]_i_9_n_5 ,\trunc_ln320_1_reg_4299[7]_i_10_n_5 ,\trunc_ln320_1_reg_4299[7]_i_11_n_5 ,\trunc_ln320_1_reg_4299[7]_i_12_n_5 ,\trunc_ln320_1_reg_4299[7]_i_13_n_5 ,\trunc_ln320_1_reg_4299[7]_i_14_n_5 ,\trunc_ln320_1_reg_4299[7]_i_15_n_5 }));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1
   (D,
    \add_ln1240_1_reg_4100_reg[8] ,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A,
    C,
    add_ln1240_1_reg_4100,
    Q);
  output [15:0]D;
  output [6:0]\add_ln1240_1_reg_4100_reg[8] ;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [0:0]A;
  input [7:0]C;
  input [0:0]add_ln1240_1_reg_4100;
  input [6:0]Q;

  wire [0:0]A;
  wire [7:0]C;
  wire [15:0]D;
  wire [6:0]Q;
  wire [0:0]add_ln1240_1_reg_4100;
  wire [6:0]\add_ln1240_1_reg_4100_reg[8] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;

  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_5_17 design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_5_U
       (.A(A),
        .C(C),
        .D(D),
        .Q(Q),
        .add_ln1240_1_reg_4100(add_ln1240_1_reg_4100),
        .\add_ln1240_1_reg_4100_reg[8] (\add_ln1240_1_reg_4100_reg[8] ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1" *) 
module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_11
   (D,
    \add_ln1240_3_reg_4120_reg[8] ,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A,
    C,
    add_ln1240_3_reg_4120,
    Q);
  output [15:0]D;
  output [6:0]\add_ln1240_3_reg_4120_reg[8] ;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [0:0]A;
  input [7:0]C;
  input [0:0]add_ln1240_3_reg_4120;
  input [6:0]Q;

  wire [0:0]A;
  wire [7:0]C;
  wire [15:0]D;
  wire [6:0]Q;
  wire [0:0]add_ln1240_3_reg_4120;
  wire [6:0]\add_ln1240_3_reg_4120_reg[8] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;

  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_5 design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_5_U
       (.A(A),
        .C(C),
        .D(D),
        .Q(Q),
        .add_ln1240_3_reg_4120(add_ln1240_3_reg_4120),
        .\add_ln1240_3_reg_4120_reg[8] (\add_ln1240_3_reg_4120_reg[8] ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_5
   (D,
    \add_ln1240_3_reg_4120_reg[8] ,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A,
    C,
    add_ln1240_3_reg_4120,
    Q);
  output [15:0]D;
  output [6:0]\add_ln1240_3_reg_4120_reg[8] ;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [0:0]A;
  input [7:0]C;
  input [0:0]add_ln1240_3_reg_4120;
  input [6:0]Q;

  wire [0:0]A;
  wire [7:0]C;
  wire [15:0]D;
  wire [6:0]Q;
  wire [0:0]add_ln1240_3_reg_4120;
  wire [6:0]\add_ln1240_3_reg_4120_reg[8] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A,\add_ln1240_3_reg_4120_reg[8] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,C,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(ap_block_pp0_stage0_subdone),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_2__2
       (.I0(add_ln1240_3_reg_4120),
        .I1(Q[6]),
        .O(\add_ln1240_3_reg_4120_reg[8] [6]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_3__3
       (.I0(add_ln1240_3_reg_4120),
        .I1(Q[5]),
        .O(\add_ln1240_3_reg_4120_reg[8] [5]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_4__3
       (.I0(add_ln1240_3_reg_4120),
        .I1(Q[4]),
        .O(\add_ln1240_3_reg_4120_reg[8] [4]));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_5__3
       (.I0(add_ln1240_3_reg_4120),
        .I1(Q[3]),
        .O(\add_ln1240_3_reg_4120_reg[8] [3]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_6__3
       (.I0(add_ln1240_3_reg_4120),
        .I1(Q[2]),
        .O(\add_ln1240_3_reg_4120_reg[8] [2]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_7__2
       (.I0(add_ln1240_3_reg_4120),
        .I1(Q[1]),
        .O(\add_ln1240_3_reg_4120_reg[8] [1]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_8__2
       (.I0(add_ln1240_3_reg_4120),
        .I1(Q[0]),
        .O(\add_ln1240_3_reg_4120_reg[8] [0]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_5" *) 
module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_5_17
   (D,
    \add_ln1240_1_reg_4100_reg[8] ,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A,
    C,
    add_ln1240_1_reg_4100,
    Q);
  output [15:0]D;
  output [6:0]\add_ln1240_1_reg_4100_reg[8] ;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [0:0]A;
  input [7:0]C;
  input [0:0]add_ln1240_1_reg_4100;
  input [6:0]Q;

  wire [0:0]A;
  wire [7:0]C;
  wire [15:0]D;
  wire [6:0]Q;
  wire [0:0]add_ln1240_1_reg_4100;
  wire [6:0]\add_ln1240_1_reg_4100_reg[8] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A,\add_ln1240_1_reg_4100_reg[8] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,C,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(ap_block_pp0_stage0_subdone),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:16],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_3__1
       (.I0(add_ln1240_1_reg_4100),
        .I1(Q[6]),
        .O(\add_ln1240_1_reg_4100_reg[8] [6]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_4__1
       (.I0(add_ln1240_1_reg_4100),
        .I1(Q[5]),
        .O(\add_ln1240_1_reg_4100_reg[8] [5]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_5__1
       (.I0(add_ln1240_1_reg_4100),
        .I1(Q[4]),
        .O(\add_ln1240_1_reg_4100_reg[8] [4]));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_6__1
       (.I0(add_ln1240_1_reg_4100),
        .I1(Q[3]),
        .O(\add_ln1240_1_reg_4100_reg[8] [3]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_7__0
       (.I0(add_ln1240_1_reg_4100),
        .I1(Q[2]),
        .O(\add_ln1240_1_reg_4100_reg[8] [2]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_8__0
       (.I0(add_ln1240_1_reg_4100),
        .I1(Q[1]),
        .O(\add_ln1240_1_reg_4100_reg[8] [1]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_9
       (.I0(add_ln1240_1_reg_4100),
        .I1(Q[0]),
        .O(\add_ln1240_1_reg_4100_reg[8] [0]));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1
   (PCOUT,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A);
  output [47:0]PCOUT;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [7:0]A;

  wire [7:0]A;
  wire [47:0]PCOUT;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;

  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_16 design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U
       (.A(A),
        .PCOUT(PCOUT),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1" *) 
module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_12
   (PCOUT,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A);
  output [47:0]PCOUT;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [7:0]A;

  wire [7:0]A;
  wire [47:0]PCOUT;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;

  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4 design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U
       (.A(A),
        .PCOUT(PCOUT),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4
   (PCOUT,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A);
  output [47:0]PCOUT;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [7:0]A;

  wire [7:0]A;
  wire [47:0]PCOUT;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4" *) 
module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_16
   (PCOUT,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A);
  output [47:0]PCOUT;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [7:0]A;

  wire [7:0]A;
  wire [47:0]PCOUT;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1
   (D,
    \b_reg_4216_reg[3] ,
    Q,
    DI,
    S,
    \mul_ln1257_2_reg_4245_reg[12] );
  output [11:0]D;
  output \b_reg_4216_reg[3] ;
  input [7:0]Q;
  input [0:0]DI;
  input [1:0]S;
  input \mul_ln1257_2_reg_4245_reg[12] ;

  wire [11:0]D;
  wire [0:0]DI;
  wire [7:0]Q;
  wire [1:0]S;
  wire \b_reg_4216_reg[3] ;
  wire \mul_ln1257_2_reg_4245[0]_i_10_n_5 ;
  wire \mul_ln1257_2_reg_4245[0]_i_11_n_5 ;
  wire \mul_ln1257_2_reg_4245[0]_i_12_n_5 ;
  wire \mul_ln1257_2_reg_4245[0]_i_13_n_5 ;
  wire \mul_ln1257_2_reg_4245[0]_i_2_n_5 ;
  wire \mul_ln1257_2_reg_4245[0]_i_3_n_5 ;
  wire \mul_ln1257_2_reg_4245[0]_i_4_n_5 ;
  wire \mul_ln1257_2_reg_4245[0]_i_5_n_5 ;
  wire \mul_ln1257_2_reg_4245[0]_i_6_n_5 ;
  wire \mul_ln1257_2_reg_4245[0]_i_7_n_5 ;
  wire \mul_ln1257_2_reg_4245[0]_i_8_n_5 ;
  wire \mul_ln1257_2_reg_4245[0]_i_9_n_5 ;
  wire \mul_ln1257_2_reg_4245[10]_i_10_n_5 ;
  wire \mul_ln1257_2_reg_4245[10]_i_11_n_5 ;
  wire \mul_ln1257_2_reg_4245[10]_i_12_n_5 ;
  wire \mul_ln1257_2_reg_4245[10]_i_13_n_5 ;
  wire \mul_ln1257_2_reg_4245[10]_i_14_n_5 ;
  wire \mul_ln1257_2_reg_4245[10]_i_16_n_5 ;
  wire \mul_ln1257_2_reg_4245[10]_i_17_n_5 ;
  wire \mul_ln1257_2_reg_4245[10]_i_18_n_5 ;
  wire \mul_ln1257_2_reg_4245[10]_i_2_n_5 ;
  wire \mul_ln1257_2_reg_4245[10]_i_3_n_5 ;
  wire \mul_ln1257_2_reg_4245[10]_i_4_n_5 ;
  wire \mul_ln1257_2_reg_4245[10]_i_5_n_5 ;
  wire \mul_ln1257_2_reg_4245[10]_i_6_n_5 ;
  wire \mul_ln1257_2_reg_4245[10]_i_7_n_5 ;
  wire \mul_ln1257_2_reg_4245[10]_i_8_n_5 ;
  wire \mul_ln1257_2_reg_4245[10]_i_9_n_5 ;
  wire \mul_ln1257_2_reg_4245[12]_i_3_n_5 ;
  wire \mul_ln1257_2_reg_4245[12]_i_4_n_5 ;
  wire \mul_ln1257_2_reg_4245[12]_i_5_n_5 ;
  wire \mul_ln1257_2_reg_4245_reg[0]_i_1_n_10 ;
  wire \mul_ln1257_2_reg_4245_reg[0]_i_1_n_11 ;
  wire \mul_ln1257_2_reg_4245_reg[0]_i_1_n_12 ;
  wire \mul_ln1257_2_reg_4245_reg[0]_i_1_n_13 ;
  wire \mul_ln1257_2_reg_4245_reg[0]_i_1_n_14 ;
  wire \mul_ln1257_2_reg_4245_reg[0]_i_1_n_15 ;
  wire \mul_ln1257_2_reg_4245_reg[0]_i_1_n_16 ;
  wire \mul_ln1257_2_reg_4245_reg[0]_i_1_n_17 ;
  wire \mul_ln1257_2_reg_4245_reg[0]_i_1_n_18 ;
  wire \mul_ln1257_2_reg_4245_reg[0]_i_1_n_19 ;
  wire \mul_ln1257_2_reg_4245_reg[0]_i_1_n_5 ;
  wire \mul_ln1257_2_reg_4245_reg[0]_i_1_n_6 ;
  wire \mul_ln1257_2_reg_4245_reg[0]_i_1_n_7 ;
  wire \mul_ln1257_2_reg_4245_reg[0]_i_1_n_8 ;
  wire \mul_ln1257_2_reg_4245_reg[0]_i_1_n_9 ;
  wire \mul_ln1257_2_reg_4245_reg[10]_i_1_n_10 ;
  wire \mul_ln1257_2_reg_4245_reg[10]_i_1_n_11 ;
  wire \mul_ln1257_2_reg_4245_reg[10]_i_1_n_12 ;
  wire \mul_ln1257_2_reg_4245_reg[10]_i_1_n_5 ;
  wire \mul_ln1257_2_reg_4245_reg[10]_i_1_n_6 ;
  wire \mul_ln1257_2_reg_4245_reg[10]_i_1_n_7 ;
  wire \mul_ln1257_2_reg_4245_reg[10]_i_1_n_8 ;
  wire \mul_ln1257_2_reg_4245_reg[10]_i_1_n_9 ;
  wire \mul_ln1257_2_reg_4245_reg[12] ;
  wire \mul_ln1257_2_reg_4245_reg[12]_i_2_n_12 ;
  wire \mul_ln1257_2_reg_4245_reg[12]_i_7_n_12 ;
  wire \mul_ln1257_2_reg_4245_reg[12]_i_7_n_19 ;
  wire \mul_ln1257_2_reg_4245_reg[12]_i_7_n_20 ;
  wire [7:1]\NLW_mul_ln1257_2_reg_4245_reg[12]_i_2_CO_UNCONNECTED ;
  wire [7:2]\NLW_mul_ln1257_2_reg_4245_reg[12]_i_2_O_UNCONNECTED ;
  wire [7:1]\NLW_mul_ln1257_2_reg_4245_reg[12]_i_7_CO_UNCONNECTED ;
  wire [7:2]\NLW_mul_ln1257_2_reg_4245_reg[12]_i_7_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hD22D)) 
    \mul_ln1257_2_reg_4245[0]_i_10 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[2]),
        .O(\mul_ln1257_2_reg_4245[0]_i_10_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \mul_ln1257_2_reg_4245[0]_i_11 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\mul_ln1257_2_reg_4245[0]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1257_2_reg_4245[0]_i_12 
       (.I0(Q[2]),
        .I1(Q[0]),
        .O(\mul_ln1257_2_reg_4245[0]_i_12_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln1257_2_reg_4245[0]_i_13 
       (.I0(Q[1]),
        .O(\mul_ln1257_2_reg_4245[0]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \mul_ln1257_2_reg_4245[0]_i_2 
       (.I0(Q[4]),
        .I1(Q[6]),
        .O(\mul_ln1257_2_reg_4245[0]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \mul_ln1257_2_reg_4245[0]_i_3 
       (.I0(Q[3]),
        .I1(Q[5]),
        .O(\mul_ln1257_2_reg_4245[0]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \mul_ln1257_2_reg_4245[0]_i_4 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(\mul_ln1257_2_reg_4245[0]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \mul_ln1257_2_reg_4245[0]_i_5 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(\mul_ln1257_2_reg_4245[0]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1257_2_reg_4245[0]_i_6 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(\mul_ln1257_2_reg_4245[0]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \mul_ln1257_2_reg_4245[0]_i_7 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[7]),
        .I3(Q[5]),
        .O(\mul_ln1257_2_reg_4245[0]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \mul_ln1257_2_reg_4245[0]_i_8 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[6]),
        .I3(Q[4]),
        .O(\mul_ln1257_2_reg_4245[0]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \mul_ln1257_2_reg_4245[0]_i_9 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[5]),
        .I3(Q[3]),
        .O(\mul_ln1257_2_reg_4245[0]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h960069FF69FF9600)) 
    \mul_ln1257_2_reg_4245[10]_i_10 
       (.I0(\b_reg_4216_reg[3] ),
        .I1(Q[4]),
        .I2(Q[6]),
        .I3(\mul_ln1257_2_reg_4245_reg[0]_i_1_n_17 ),
        .I4(\mul_ln1257_2_reg_4245_reg[0]_i_1_n_16 ),
        .I5(\mul_ln1257_2_reg_4245[10]_i_17_n_5 ),
        .O(\mul_ln1257_2_reg_4245[10]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \mul_ln1257_2_reg_4245[10]_i_11 
       (.I0(\mul_ln1257_2_reg_4245_reg[0]_i_1_n_18 ),
        .I1(\mul_ln1257_2_reg_4245_reg[0]_i_1_n_17 ),
        .I2(\b_reg_4216_reg[3] ),
        .I3(Q[4]),
        .I4(Q[6]),
        .O(\mul_ln1257_2_reg_4245[10]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \mul_ln1257_2_reg_4245[10]_i_12 
       (.I0(\mul_ln1257_2_reg_4245[10]_i_6_n_5 ),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(\mul_ln1257_2_reg_4245[10]_i_18_n_5 ),
        .O(\mul_ln1257_2_reg_4245[10]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h655969999AA69666)) 
    \mul_ln1257_2_reg_4245[10]_i_13 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\mul_ln1257_2_reg_4245_reg[0]_i_1_n_19 ),
        .O(\mul_ln1257_2_reg_4245[10]_i_13_n_5 ));
  LUT5 #(
    .INIT(32'h69999666)) 
    \mul_ln1257_2_reg_4245[10]_i_14 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\mul_ln1257_2_reg_4245[10]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hEEEEEAA8A8A88888)) 
    \mul_ln1257_2_reg_4245[10]_i_15 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\b_reg_4216_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mul_ln1257_2_reg_4245[10]_i_16 
       (.I0(Q[4]),
        .I1(Q[6]),
        .I2(\b_reg_4216_reg[3] ),
        .O(\mul_ln1257_2_reg_4245[10]_i_16_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \mul_ln1257_2_reg_4245[10]_i_17 
       (.I0(\b_reg_4216_reg[3] ),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[7]),
        .O(\mul_ln1257_2_reg_4245[10]_i_17_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT5 #(
    .INIT(32'hEEA8A888)) 
    \mul_ln1257_2_reg_4245[10]_i_18 
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[1]),
        .O(\mul_ln1257_2_reg_4245[10]_i_18_n_5 ));
  LUT6 #(
    .INIT(64'h888888888AAAA222)) 
    \mul_ln1257_2_reg_4245[10]_i_2 
       (.I0(\mul_ln1257_2_reg_4245_reg[0]_i_1_n_14 ),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(\b_reg_4216_reg[3] ),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\mul_ln1257_2_reg_4245[10]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hEEEBEFFBEFFBEBBB)) 
    \mul_ln1257_2_reg_4245[10]_i_3 
       (.I0(\mul_ln1257_2_reg_4245_reg[0]_i_1_n_15 ),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(\b_reg_4216_reg[3] ),
        .I5(Q[4]),
        .O(\mul_ln1257_2_reg_4245[10]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hAAA9A955556A6AAA)) 
    \mul_ln1257_2_reg_4245[10]_i_4 
       (.I0(\mul_ln1257_2_reg_4245_reg[0]_i_1_n_15 ),
        .I1(Q[4]),
        .I2(\b_reg_4216_reg[3] ),
        .I3(Q[7]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\mul_ln1257_2_reg_4245[10]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h8228)) 
    \mul_ln1257_2_reg_4245[10]_i_5 
       (.I0(\mul_ln1257_2_reg_4245_reg[0]_i_1_n_17 ),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\b_reg_4216_reg[3] ),
        .O(\mul_ln1257_2_reg_4245[10]_i_5_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln1257_2_reg_4245[10]_i_6 
       (.I0(\mul_ln1257_2_reg_4245_reg[0]_i_1_n_18 ),
        .O(\mul_ln1257_2_reg_4245[10]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h6666666CCCC9C9C9)) 
    \mul_ln1257_2_reg_4245[10]_i_7 
       (.I0(\mul_ln1257_2_reg_4245_reg[0]_i_1_n_14 ),
        .I1(\mul_ln1257_2_reg_4245_reg[0]_i_1_n_13 ),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\mul_ln1257_2_reg_4245[10]_i_16_n_5 ),
        .I5(Q[7]),
        .O(\mul_ln1257_2_reg_4245[10]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hC9C9C993366C6C6C)) 
    \mul_ln1257_2_reg_4245[10]_i_8 
       (.I0(\mul_ln1257_2_reg_4245_reg[0]_i_1_n_15 ),
        .I1(\mul_ln1257_2_reg_4245_reg[0]_i_1_n_14 ),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\mul_ln1257_2_reg_4245[10]_i_16_n_5 ),
        .I5(Q[7]),
        .O(\mul_ln1257_2_reg_4245[10]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \mul_ln1257_2_reg_4245[10]_i_9 
       (.I0(\mul_ln1257_2_reg_4245_reg[0]_i_1_n_15 ),
        .I1(Q[6]),
        .I2(\mul_ln1257_2_reg_4245[10]_i_16_n_5 ),
        .I3(Q[5]),
        .I4(Q[7]),
        .I5(\mul_ln1257_2_reg_4245_reg[0]_i_1_n_16 ),
        .O(\mul_ln1257_2_reg_4245[10]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln1257_2_reg_4245[12]_i_3 
       (.I0(\mul_ln1257_2_reg_4245_reg[0]_i_1_n_13 ),
        .I1(\mul_ln1257_2_reg_4245_reg[12] ),
        .O(\mul_ln1257_2_reg_4245[12]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mul_ln1257_2_reg_4245[12]_i_4 
       (.I0(\mul_ln1257_2_reg_4245_reg[12] ),
        .I1(\mul_ln1257_2_reg_4245_reg[12]_i_7_n_20 ),
        .I2(\mul_ln1257_2_reg_4245_reg[12]_i_7_n_19 ),
        .O(\mul_ln1257_2_reg_4245[12]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h36)) 
    \mul_ln1257_2_reg_4245[12]_i_5 
       (.I0(\mul_ln1257_2_reg_4245_reg[0]_i_1_n_13 ),
        .I1(\mul_ln1257_2_reg_4245_reg[12]_i_7_n_20 ),
        .I2(\mul_ln1257_2_reg_4245_reg[12] ),
        .O(\mul_ln1257_2_reg_4245[12]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1257_2_reg_4245[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .O(D[1]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x6}}" *) 
  CARRY8 \mul_ln1257_2_reg_4245_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\mul_ln1257_2_reg_4245_reg[0]_i_1_n_5 ,\mul_ln1257_2_reg_4245_reg[0]_i_1_n_6 ,\mul_ln1257_2_reg_4245_reg[0]_i_1_n_7 ,\mul_ln1257_2_reg_4245_reg[0]_i_1_n_8 ,\mul_ln1257_2_reg_4245_reg[0]_i_1_n_9 ,\mul_ln1257_2_reg_4245_reg[0]_i_1_n_10 ,\mul_ln1257_2_reg_4245_reg[0]_i_1_n_11 ,\mul_ln1257_2_reg_4245_reg[0]_i_1_n_12 }),
        .DI({\mul_ln1257_2_reg_4245[0]_i_2_n_5 ,\mul_ln1257_2_reg_4245[0]_i_3_n_5 ,\mul_ln1257_2_reg_4245[0]_i_4_n_5 ,\mul_ln1257_2_reg_4245[0]_i_5_n_5 ,\mul_ln1257_2_reg_4245[0]_i_6_n_5 ,Q[2],1'b0,1'b1}),
        .O({\mul_ln1257_2_reg_4245_reg[0]_i_1_n_13 ,\mul_ln1257_2_reg_4245_reg[0]_i_1_n_14 ,\mul_ln1257_2_reg_4245_reg[0]_i_1_n_15 ,\mul_ln1257_2_reg_4245_reg[0]_i_1_n_16 ,\mul_ln1257_2_reg_4245_reg[0]_i_1_n_17 ,\mul_ln1257_2_reg_4245_reg[0]_i_1_n_18 ,\mul_ln1257_2_reg_4245_reg[0]_i_1_n_19 ,D[0]}),
        .S({\mul_ln1257_2_reg_4245[0]_i_7_n_5 ,\mul_ln1257_2_reg_4245[0]_i_8_n_5 ,\mul_ln1257_2_reg_4245[0]_i_9_n_5 ,\mul_ln1257_2_reg_4245[0]_i_10_n_5 ,\mul_ln1257_2_reg_4245[0]_i_11_n_5 ,\mul_ln1257_2_reg_4245[0]_i_12_n_5 ,\mul_ln1257_2_reg_4245[0]_i_13_n_5 ,Q[0]}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x6}}" *) 
  CARRY8 \mul_ln1257_2_reg_4245_reg[10]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\mul_ln1257_2_reg_4245_reg[10]_i_1_n_5 ,\mul_ln1257_2_reg_4245_reg[10]_i_1_n_6 ,\mul_ln1257_2_reg_4245_reg[10]_i_1_n_7 ,\mul_ln1257_2_reg_4245_reg[10]_i_1_n_8 ,\mul_ln1257_2_reg_4245_reg[10]_i_1_n_9 ,\mul_ln1257_2_reg_4245_reg[10]_i_1_n_10 ,\mul_ln1257_2_reg_4245_reg[10]_i_1_n_11 ,\mul_ln1257_2_reg_4245_reg[10]_i_1_n_12 }),
        .DI({\mul_ln1257_2_reg_4245[10]_i_2_n_5 ,\mul_ln1257_2_reg_4245[10]_i_3_n_5 ,\mul_ln1257_2_reg_4245[10]_i_4_n_5 ,\mul_ln1257_2_reg_4245[10]_i_5_n_5 ,\mul_ln1257_2_reg_4245_reg[0]_i_1_n_18 ,\mul_ln1257_2_reg_4245[10]_i_6_n_5 ,\mul_ln1257_2_reg_4245_reg[0]_i_1_n_19 ,Q[0]}),
        .O(D[9:2]),
        .S({\mul_ln1257_2_reg_4245[10]_i_7_n_5 ,\mul_ln1257_2_reg_4245[10]_i_8_n_5 ,\mul_ln1257_2_reg_4245[10]_i_9_n_5 ,\mul_ln1257_2_reg_4245[10]_i_10_n_5 ,\mul_ln1257_2_reg_4245[10]_i_11_n_5 ,\mul_ln1257_2_reg_4245[10]_i_12_n_5 ,\mul_ln1257_2_reg_4245[10]_i_13_n_5 ,\mul_ln1257_2_reg_4245[10]_i_14_n_5 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x6}}" *) 
  CARRY8 \mul_ln1257_2_reg_4245_reg[12]_i_2 
       (.CI(\mul_ln1257_2_reg_4245_reg[10]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_mul_ln1257_2_reg_4245_reg[12]_i_2_CO_UNCONNECTED [7:1],\mul_ln1257_2_reg_4245_reg[12]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\mul_ln1257_2_reg_4245[12]_i_3_n_5 }),
        .O({\NLW_mul_ln1257_2_reg_4245_reg[12]_i_2_O_UNCONNECTED [7:2],D[11:10]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\mul_ln1257_2_reg_4245[12]_i_4_n_5 ,\mul_ln1257_2_reg_4245[12]_i_5_n_5 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x6}}" *) 
  CARRY8 \mul_ln1257_2_reg_4245_reg[12]_i_7 
       (.CI(\mul_ln1257_2_reg_4245_reg[0]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_mul_ln1257_2_reg_4245_reg[12]_i_7_CO_UNCONNECTED [7:1],\mul_ln1257_2_reg_4245_reg[12]_i_7_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DI}),
        .O({\NLW_mul_ln1257_2_reg_4245_reg[12]_i_7_O_UNCONNECTED [7:2],\mul_ln1257_2_reg_4245_reg[12]_i_7_n_19 ,\mul_ln1257_2_reg_4245_reg[12]_i_7_n_20 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,S}));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1" *) 
module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1_13
   (D,
    \b_1_reg_4228_reg[3] ,
    Q,
    DI,
    S,
    \mul_ln1257_5_reg_4267_reg[12] );
  output [11:0]D;
  output \b_1_reg_4228_reg[3] ;
  input [7:0]Q;
  input [0:0]DI;
  input [1:0]S;
  input \mul_ln1257_5_reg_4267_reg[12] ;

  wire [11:0]D;
  wire [0:0]DI;
  wire [7:0]Q;
  wire [1:0]S;
  wire \b_1_reg_4228_reg[3] ;
  wire \mul_ln1257_5_reg_4267[0]_i_10_n_5 ;
  wire \mul_ln1257_5_reg_4267[0]_i_11_n_5 ;
  wire \mul_ln1257_5_reg_4267[0]_i_12_n_5 ;
  wire \mul_ln1257_5_reg_4267[0]_i_13_n_5 ;
  wire \mul_ln1257_5_reg_4267[0]_i_2_n_5 ;
  wire \mul_ln1257_5_reg_4267[0]_i_3_n_5 ;
  wire \mul_ln1257_5_reg_4267[0]_i_4_n_5 ;
  wire \mul_ln1257_5_reg_4267[0]_i_5_n_5 ;
  wire \mul_ln1257_5_reg_4267[0]_i_6_n_5 ;
  wire \mul_ln1257_5_reg_4267[0]_i_7_n_5 ;
  wire \mul_ln1257_5_reg_4267[0]_i_8_n_5 ;
  wire \mul_ln1257_5_reg_4267[0]_i_9_n_5 ;
  wire \mul_ln1257_5_reg_4267[10]_i_10_n_5 ;
  wire \mul_ln1257_5_reg_4267[10]_i_11_n_5 ;
  wire \mul_ln1257_5_reg_4267[10]_i_12_n_5 ;
  wire \mul_ln1257_5_reg_4267[10]_i_13_n_5 ;
  wire \mul_ln1257_5_reg_4267[10]_i_14_n_5 ;
  wire \mul_ln1257_5_reg_4267[10]_i_16_n_5 ;
  wire \mul_ln1257_5_reg_4267[10]_i_17_n_5 ;
  wire \mul_ln1257_5_reg_4267[10]_i_18_n_5 ;
  wire \mul_ln1257_5_reg_4267[10]_i_2_n_5 ;
  wire \mul_ln1257_5_reg_4267[10]_i_3_n_5 ;
  wire \mul_ln1257_5_reg_4267[10]_i_4_n_5 ;
  wire \mul_ln1257_5_reg_4267[10]_i_5_n_5 ;
  wire \mul_ln1257_5_reg_4267[10]_i_6_n_5 ;
  wire \mul_ln1257_5_reg_4267[10]_i_7_n_5 ;
  wire \mul_ln1257_5_reg_4267[10]_i_8_n_5 ;
  wire \mul_ln1257_5_reg_4267[10]_i_9_n_5 ;
  wire \mul_ln1257_5_reg_4267[12]_i_2_n_5 ;
  wire \mul_ln1257_5_reg_4267[12]_i_3_n_5 ;
  wire \mul_ln1257_5_reg_4267[12]_i_4_n_5 ;
  wire \mul_ln1257_5_reg_4267_reg[0]_i_1_n_10 ;
  wire \mul_ln1257_5_reg_4267_reg[0]_i_1_n_11 ;
  wire \mul_ln1257_5_reg_4267_reg[0]_i_1_n_12 ;
  wire \mul_ln1257_5_reg_4267_reg[0]_i_1_n_13 ;
  wire \mul_ln1257_5_reg_4267_reg[0]_i_1_n_14 ;
  wire \mul_ln1257_5_reg_4267_reg[0]_i_1_n_15 ;
  wire \mul_ln1257_5_reg_4267_reg[0]_i_1_n_16 ;
  wire \mul_ln1257_5_reg_4267_reg[0]_i_1_n_17 ;
  wire \mul_ln1257_5_reg_4267_reg[0]_i_1_n_18 ;
  wire \mul_ln1257_5_reg_4267_reg[0]_i_1_n_19 ;
  wire \mul_ln1257_5_reg_4267_reg[0]_i_1_n_5 ;
  wire \mul_ln1257_5_reg_4267_reg[0]_i_1_n_6 ;
  wire \mul_ln1257_5_reg_4267_reg[0]_i_1_n_7 ;
  wire \mul_ln1257_5_reg_4267_reg[0]_i_1_n_8 ;
  wire \mul_ln1257_5_reg_4267_reg[0]_i_1_n_9 ;
  wire \mul_ln1257_5_reg_4267_reg[10]_i_1_n_10 ;
  wire \mul_ln1257_5_reg_4267_reg[10]_i_1_n_11 ;
  wire \mul_ln1257_5_reg_4267_reg[10]_i_1_n_12 ;
  wire \mul_ln1257_5_reg_4267_reg[10]_i_1_n_5 ;
  wire \mul_ln1257_5_reg_4267_reg[10]_i_1_n_6 ;
  wire \mul_ln1257_5_reg_4267_reg[10]_i_1_n_7 ;
  wire \mul_ln1257_5_reg_4267_reg[10]_i_1_n_8 ;
  wire \mul_ln1257_5_reg_4267_reg[10]_i_1_n_9 ;
  wire \mul_ln1257_5_reg_4267_reg[12] ;
  wire \mul_ln1257_5_reg_4267_reg[12]_i_1_n_12 ;
  wire \mul_ln1257_5_reg_4267_reg[12]_i_6_n_12 ;
  wire \mul_ln1257_5_reg_4267_reg[12]_i_6_n_19 ;
  wire \mul_ln1257_5_reg_4267_reg[12]_i_6_n_20 ;
  wire [7:1]\NLW_mul_ln1257_5_reg_4267_reg[12]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_mul_ln1257_5_reg_4267_reg[12]_i_1_O_UNCONNECTED ;
  wire [7:1]\NLW_mul_ln1257_5_reg_4267_reg[12]_i_6_CO_UNCONNECTED ;
  wire [7:2]\NLW_mul_ln1257_5_reg_4267_reg[12]_i_6_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hD22D)) 
    \mul_ln1257_5_reg_4267[0]_i_10 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[2]),
        .O(\mul_ln1257_5_reg_4267[0]_i_10_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \mul_ln1257_5_reg_4267[0]_i_11 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\mul_ln1257_5_reg_4267[0]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1257_5_reg_4267[0]_i_12 
       (.I0(Q[2]),
        .I1(Q[0]),
        .O(\mul_ln1257_5_reg_4267[0]_i_12_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln1257_5_reg_4267[0]_i_13 
       (.I0(Q[1]),
        .O(\mul_ln1257_5_reg_4267[0]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \mul_ln1257_5_reg_4267[0]_i_2 
       (.I0(Q[4]),
        .I1(Q[6]),
        .O(\mul_ln1257_5_reg_4267[0]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \mul_ln1257_5_reg_4267[0]_i_3 
       (.I0(Q[3]),
        .I1(Q[5]),
        .O(\mul_ln1257_5_reg_4267[0]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \mul_ln1257_5_reg_4267[0]_i_4 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(\mul_ln1257_5_reg_4267[0]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \mul_ln1257_5_reg_4267[0]_i_5 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(\mul_ln1257_5_reg_4267[0]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1257_5_reg_4267[0]_i_6 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(\mul_ln1257_5_reg_4267[0]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \mul_ln1257_5_reg_4267[0]_i_7 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[7]),
        .I3(Q[5]),
        .O(\mul_ln1257_5_reg_4267[0]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \mul_ln1257_5_reg_4267[0]_i_8 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[6]),
        .I3(Q[4]),
        .O(\mul_ln1257_5_reg_4267[0]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \mul_ln1257_5_reg_4267[0]_i_9 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[5]),
        .I3(Q[3]),
        .O(\mul_ln1257_5_reg_4267[0]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h960069FF69FF9600)) 
    \mul_ln1257_5_reg_4267[10]_i_10 
       (.I0(\b_1_reg_4228_reg[3] ),
        .I1(Q[4]),
        .I2(Q[6]),
        .I3(\mul_ln1257_5_reg_4267_reg[0]_i_1_n_17 ),
        .I4(\mul_ln1257_5_reg_4267_reg[0]_i_1_n_16 ),
        .I5(\mul_ln1257_5_reg_4267[10]_i_17_n_5 ),
        .O(\mul_ln1257_5_reg_4267[10]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \mul_ln1257_5_reg_4267[10]_i_11 
       (.I0(\mul_ln1257_5_reg_4267_reg[0]_i_1_n_18 ),
        .I1(\mul_ln1257_5_reg_4267_reg[0]_i_1_n_17 ),
        .I2(\b_1_reg_4228_reg[3] ),
        .I3(Q[4]),
        .I4(Q[6]),
        .O(\mul_ln1257_5_reg_4267[10]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \mul_ln1257_5_reg_4267[10]_i_12 
       (.I0(\mul_ln1257_5_reg_4267[10]_i_6_n_5 ),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(\mul_ln1257_5_reg_4267[10]_i_18_n_5 ),
        .O(\mul_ln1257_5_reg_4267[10]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h655969999AA69666)) 
    \mul_ln1257_5_reg_4267[10]_i_13 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[0]),
        .I5(\mul_ln1257_5_reg_4267_reg[0]_i_1_n_19 ),
        .O(\mul_ln1257_5_reg_4267[10]_i_13_n_5 ));
  LUT5 #(
    .INIT(32'h69999666)) 
    \mul_ln1257_5_reg_4267[10]_i_14 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\mul_ln1257_5_reg_4267[10]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hEEEEEAA8A8A88888)) 
    \mul_ln1257_5_reg_4267[10]_i_15 
       (.I0(Q[3]),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(\b_1_reg_4228_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \mul_ln1257_5_reg_4267[10]_i_16 
       (.I0(Q[4]),
        .I1(Q[6]),
        .I2(\b_1_reg_4228_reg[3] ),
        .O(\mul_ln1257_5_reg_4267[10]_i_16_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \mul_ln1257_5_reg_4267[10]_i_17 
       (.I0(\b_1_reg_4228_reg[3] ),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[7]),
        .O(\mul_ln1257_5_reg_4267[10]_i_17_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT5 #(
    .INIT(32'hEEA8A888)) 
    \mul_ln1257_5_reg_4267[10]_i_18 
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[1]),
        .O(\mul_ln1257_5_reg_4267[10]_i_18_n_5 ));
  LUT6 #(
    .INIT(64'h888888888AAAA222)) 
    \mul_ln1257_5_reg_4267[10]_i_2 
       (.I0(\mul_ln1257_5_reg_4267_reg[0]_i_1_n_14 ),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(\b_1_reg_4228_reg[3] ),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\mul_ln1257_5_reg_4267[10]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hEEEBEFFBEFFBEBBB)) 
    \mul_ln1257_5_reg_4267[10]_i_3 
       (.I0(\mul_ln1257_5_reg_4267_reg[0]_i_1_n_15 ),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(\b_1_reg_4228_reg[3] ),
        .I5(Q[4]),
        .O(\mul_ln1257_5_reg_4267[10]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hAAA9A955556A6AAA)) 
    \mul_ln1257_5_reg_4267[10]_i_4 
       (.I0(\mul_ln1257_5_reg_4267_reg[0]_i_1_n_15 ),
        .I1(Q[4]),
        .I2(\b_1_reg_4228_reg[3] ),
        .I3(Q[7]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\mul_ln1257_5_reg_4267[10]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h8228)) 
    \mul_ln1257_5_reg_4267[10]_i_5 
       (.I0(\mul_ln1257_5_reg_4267_reg[0]_i_1_n_17 ),
        .I1(Q[6]),
        .I2(Q[4]),
        .I3(\b_1_reg_4228_reg[3] ),
        .O(\mul_ln1257_5_reg_4267[10]_i_5_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \mul_ln1257_5_reg_4267[10]_i_6 
       (.I0(\mul_ln1257_5_reg_4267_reg[0]_i_1_n_18 ),
        .O(\mul_ln1257_5_reg_4267[10]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h6666666CCCC9C9C9)) 
    \mul_ln1257_5_reg_4267[10]_i_7 
       (.I0(\mul_ln1257_5_reg_4267_reg[0]_i_1_n_14 ),
        .I1(\mul_ln1257_5_reg_4267_reg[0]_i_1_n_13 ),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\mul_ln1257_5_reg_4267[10]_i_16_n_5 ),
        .I5(Q[7]),
        .O(\mul_ln1257_5_reg_4267[10]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hC9C9C993366C6C6C)) 
    \mul_ln1257_5_reg_4267[10]_i_8 
       (.I0(\mul_ln1257_5_reg_4267_reg[0]_i_1_n_15 ),
        .I1(\mul_ln1257_5_reg_4267_reg[0]_i_1_n_14 ),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(\mul_ln1257_5_reg_4267[10]_i_16_n_5 ),
        .I5(Q[7]),
        .O(\mul_ln1257_5_reg_4267[10]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \mul_ln1257_5_reg_4267[10]_i_9 
       (.I0(\mul_ln1257_5_reg_4267_reg[0]_i_1_n_15 ),
        .I1(Q[6]),
        .I2(\mul_ln1257_5_reg_4267[10]_i_16_n_5 ),
        .I3(Q[5]),
        .I4(Q[7]),
        .I5(\mul_ln1257_5_reg_4267_reg[0]_i_1_n_16 ),
        .O(\mul_ln1257_5_reg_4267[10]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln1257_5_reg_4267[12]_i_2 
       (.I0(\mul_ln1257_5_reg_4267_reg[0]_i_1_n_13 ),
        .I1(\mul_ln1257_5_reg_4267_reg[12] ),
        .O(\mul_ln1257_5_reg_4267[12]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mul_ln1257_5_reg_4267[12]_i_3 
       (.I0(\mul_ln1257_5_reg_4267_reg[12] ),
        .I1(\mul_ln1257_5_reg_4267_reg[12]_i_6_n_20 ),
        .I2(\mul_ln1257_5_reg_4267_reg[12]_i_6_n_19 ),
        .O(\mul_ln1257_5_reg_4267[12]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h36)) 
    \mul_ln1257_5_reg_4267[12]_i_4 
       (.I0(\mul_ln1257_5_reg_4267_reg[0]_i_1_n_13 ),
        .I1(\mul_ln1257_5_reg_4267_reg[12]_i_6_n_20 ),
        .I2(\mul_ln1257_5_reg_4267_reg[12] ),
        .O(\mul_ln1257_5_reg_4267[12]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1257_5_reg_4267[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .O(D[1]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x6}}" *) 
  CARRY8 \mul_ln1257_5_reg_4267_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\mul_ln1257_5_reg_4267_reg[0]_i_1_n_5 ,\mul_ln1257_5_reg_4267_reg[0]_i_1_n_6 ,\mul_ln1257_5_reg_4267_reg[0]_i_1_n_7 ,\mul_ln1257_5_reg_4267_reg[0]_i_1_n_8 ,\mul_ln1257_5_reg_4267_reg[0]_i_1_n_9 ,\mul_ln1257_5_reg_4267_reg[0]_i_1_n_10 ,\mul_ln1257_5_reg_4267_reg[0]_i_1_n_11 ,\mul_ln1257_5_reg_4267_reg[0]_i_1_n_12 }),
        .DI({\mul_ln1257_5_reg_4267[0]_i_2_n_5 ,\mul_ln1257_5_reg_4267[0]_i_3_n_5 ,\mul_ln1257_5_reg_4267[0]_i_4_n_5 ,\mul_ln1257_5_reg_4267[0]_i_5_n_5 ,\mul_ln1257_5_reg_4267[0]_i_6_n_5 ,Q[2],1'b0,1'b1}),
        .O({\mul_ln1257_5_reg_4267_reg[0]_i_1_n_13 ,\mul_ln1257_5_reg_4267_reg[0]_i_1_n_14 ,\mul_ln1257_5_reg_4267_reg[0]_i_1_n_15 ,\mul_ln1257_5_reg_4267_reg[0]_i_1_n_16 ,\mul_ln1257_5_reg_4267_reg[0]_i_1_n_17 ,\mul_ln1257_5_reg_4267_reg[0]_i_1_n_18 ,\mul_ln1257_5_reg_4267_reg[0]_i_1_n_19 ,D[0]}),
        .S({\mul_ln1257_5_reg_4267[0]_i_7_n_5 ,\mul_ln1257_5_reg_4267[0]_i_8_n_5 ,\mul_ln1257_5_reg_4267[0]_i_9_n_5 ,\mul_ln1257_5_reg_4267[0]_i_10_n_5 ,\mul_ln1257_5_reg_4267[0]_i_11_n_5 ,\mul_ln1257_5_reg_4267[0]_i_12_n_5 ,\mul_ln1257_5_reg_4267[0]_i_13_n_5 ,Q[0]}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x6}}" *) 
  CARRY8 \mul_ln1257_5_reg_4267_reg[10]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\mul_ln1257_5_reg_4267_reg[10]_i_1_n_5 ,\mul_ln1257_5_reg_4267_reg[10]_i_1_n_6 ,\mul_ln1257_5_reg_4267_reg[10]_i_1_n_7 ,\mul_ln1257_5_reg_4267_reg[10]_i_1_n_8 ,\mul_ln1257_5_reg_4267_reg[10]_i_1_n_9 ,\mul_ln1257_5_reg_4267_reg[10]_i_1_n_10 ,\mul_ln1257_5_reg_4267_reg[10]_i_1_n_11 ,\mul_ln1257_5_reg_4267_reg[10]_i_1_n_12 }),
        .DI({\mul_ln1257_5_reg_4267[10]_i_2_n_5 ,\mul_ln1257_5_reg_4267[10]_i_3_n_5 ,\mul_ln1257_5_reg_4267[10]_i_4_n_5 ,\mul_ln1257_5_reg_4267[10]_i_5_n_5 ,\mul_ln1257_5_reg_4267_reg[0]_i_1_n_18 ,\mul_ln1257_5_reg_4267[10]_i_6_n_5 ,\mul_ln1257_5_reg_4267_reg[0]_i_1_n_19 ,Q[0]}),
        .O(D[9:2]),
        .S({\mul_ln1257_5_reg_4267[10]_i_7_n_5 ,\mul_ln1257_5_reg_4267[10]_i_8_n_5 ,\mul_ln1257_5_reg_4267[10]_i_9_n_5 ,\mul_ln1257_5_reg_4267[10]_i_10_n_5 ,\mul_ln1257_5_reg_4267[10]_i_11_n_5 ,\mul_ln1257_5_reg_4267[10]_i_12_n_5 ,\mul_ln1257_5_reg_4267[10]_i_13_n_5 ,\mul_ln1257_5_reg_4267[10]_i_14_n_5 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x6}}" *) 
  CARRY8 \mul_ln1257_5_reg_4267_reg[12]_i_1 
       (.CI(\mul_ln1257_5_reg_4267_reg[10]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_mul_ln1257_5_reg_4267_reg[12]_i_1_CO_UNCONNECTED [7:1],\mul_ln1257_5_reg_4267_reg[12]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\mul_ln1257_5_reg_4267[12]_i_2_n_5 }),
        .O({\NLW_mul_ln1257_5_reg_4267_reg[12]_i_1_O_UNCONNECTED [7:2],D[11:10]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\mul_ln1257_5_reg_4267[12]_i_3_n_5 ,\mul_ln1257_5_reg_4267[12]_i_4_n_5 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x6}}" *) 
  CARRY8 \mul_ln1257_5_reg_4267_reg[12]_i_6 
       (.CI(\mul_ln1257_5_reg_4267_reg[0]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_mul_ln1257_5_reg_4267_reg[12]_i_6_CO_UNCONNECTED [7:1],\mul_ln1257_5_reg_4267_reg[12]_i_6_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DI}),
        .O({\NLW_mul_ln1257_5_reg_4267_reg[12]_i_6_O_UNCONNECTED [7:2],\mul_ln1257_5_reg_4267_reg[12]_i_6_n_19 ,\mul_ln1257_5_reg_4267_reg[12]_i_6_n_20 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,S}));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1
   (P,
    E,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    out);
  output [27:0]P;
  input [0:0]E;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [19:0]out;

  wire [0:0]E;
  wire [27:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [19:0]out;

  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10_15 design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10_U
       (.E(E),
        .P(P),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .out(out));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1" *) 
module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_14
   (P,
    E,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A,
    ap_enable_reg_pp0_iter8,
    \ap_phi_reg_pp0_iter9_outpix_val_V_74_reg_933_reg[0] );
  output [27:0]P;
  output [0:0]E;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [19:0]A;
  input ap_enable_reg_pp0_iter8;
  input \ap_phi_reg_pp0_iter9_outpix_val_V_74_reg_933_reg[0] ;

  wire [19:0]A;
  wire [0:0]E;
  wire [27:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter8;
  wire \ap_phi_reg_pp0_iter9_outpix_val_V_74_reg_933_reg[0] ;

  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10 design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10_U
       (.A(A),
        .E(E),
        .P(P),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8),
        .\ap_phi_reg_pp0_iter9_outpix_val_V_74_reg_933_reg[0] (\ap_phi_reg_pp0_iter9_outpix_val_V_74_reg_933_reg[0] ));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10
   (P,
    E,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    A,
    ap_enable_reg_pp0_iter8,
    \ap_phi_reg_pp0_iter9_outpix_val_V_74_reg_933_reg[0] );
  output [27:0]P;
  output [0:0]E;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [19:0]A;
  input ap_enable_reg_pp0_iter8;
  input \ap_phi_reg_pp0_iter9_outpix_val_V_74_reg_933_reg[0] ;

  wire [19:0]A;
  wire [0:0]E;
  wire [27:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter8;
  wire \ap_phi_reg_pp0_iter9_outpix_val_V_74_reg_933_reg[0] ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter8),
        .I1(\ap_phi_reg_pp0_iter9_outpix_val_V_74_reg_933_reg[0] ),
        .O(E));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({A[19],A[19],A[19],A[19],A[19],A[19],A[19],A[19],A[19],A[19],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:28],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10" *) 
module design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10_15
   (P,
    E,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    out);
  output [27:0]P;
  input [0:0]E;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [19:0]out;

  wire [0:0]E;
  wire [27:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [19:0]out;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({out[19],out[19],out[19],out[19],out[19],out[19],out[19],out[19],out[19],out[19],out}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:28],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_reg_ap_uint_10_s
   (ap_ce_reg_reg_0,
    ap_enable_reg_pp0_iter12_reg,
    CO,
    sub_ln886_fu_372_p2,
    ap_ce_reg_reg_1,
    \xCount_V_6_reg[0] ,
    ap_enable_reg_pp0_iter12_reg_0,
    \xCount_V_6_reg[8] ,
    \xCount_V_6_reg[7] ,
    \xCount_V_6_reg[7]_0 ,
    \xCount_V_6_reg[6] ,
    \xCount_V_6_reg[5] ,
    \xCount_V_6_reg[4] ,
    \xCount_V_6_reg[2] ,
    \xCount_V_6_reg[1] ,
    \icmp_ln1428_1_reg_550_reg[0] ,
    \ap_return_int_reg_reg[7]_0 ,
    \icmp_ln1404_1_reg_530_reg[0] ,
    \icmp_ln1428_reg_544_reg[0] ,
    ap_enable_reg_pp0_iter1_reg,
    SR,
    ap_clk,
    \xCount_V_6_reg[8]_0 ,
    \xCount_V_6_reg[6]_0 ,
    \xCount_V_6_reg[5]_0 ,
    \xCount_V_6_reg[4]_0 ,
    \xCount_V_6_reg[3] ,
    \xCount_V_6_reg[2]_0 ,
    \xCount_V_6_reg[2]_1 ,
    \xCount_V_6_reg[0]_0 ,
    S,
    \xCount_V_6_reg[9] ,
    DI,
    \icmp_ln1064_2_reg_566_reg[0] ,
    Q,
    \xCount_V_7_reg[7] ,
    \xCount_V_7_reg[2] ,
    \xCount_V_7_reg[2]_0 ,
    \xCount_V_6_reg[0]_1 ,
    ap_enable_reg_pp0_iter1,
    \icmp_ln1064_2_reg_566_reg[0]_0 ,
    \xCount_V_6_reg[9]_0 ,
    \xCount_V_6_reg[9]_1 ,
    \xCount_V_6_reg[9]_2 ,
    \xCount_V_6_reg[8]_1 ,
    \xCount_V_6_reg[6]_1 ,
    \xCount_V_6_reg[5]_1 ,
    \xCount_V_6_reg[4]_1 ,
    ap_phi_reg_pp0_iter1_storemerge1_reg_78,
    \xCount_V_6_reg[1]_0 ,
    \xCount_V_6_reg[1]_1 ,
    \xCount_V_6_reg[1]_2 ,
    \xCount_V_6_reg[1]_3 ,
    \xCount_V_7_reg[9] ,
    \or_ln1064_reg_557_reg[0] ,
    \xCount_V_7_reg[9]_0 ,
    \xCount_V_7_reg[9]_1 ,
    \ap_return_int_reg_reg[9]_0 ,
    \xCount_V_7_reg[9]_2 ,
    \xCount_V_7_reg[7]_i_2_0 ,
    \xCount_V_7[8]_i_12_0 ,
    icmp_ln1064_2_reg_566,
    icmp_ln1428_reg_544,
    or_ln1064_reg_557,
    \xCount_V_7_reg[9]_3 ,
    \xCount_V_6_reg[0]_2 ,
    \xCount_V_6_reg[0]_3 ,
    \xCount_V_6_reg[0]_4 ,
    srcYUV_empty_n,
    bckgndYUV_full_n,
    ap_enable_reg_pp0_iter15);
  output ap_ce_reg_reg_0;
  output ap_enable_reg_pp0_iter12_reg;
  output [0:0]CO;
  output [9:0]sub_ln886_fu_372_p2;
  output [0:0]ap_ce_reg_reg_1;
  output \xCount_V_6_reg[0] ;
  output ap_enable_reg_pp0_iter12_reg_0;
  output \xCount_V_6_reg[8] ;
  output \xCount_V_6_reg[7] ;
  output \xCount_V_6_reg[7]_0 ;
  output \xCount_V_6_reg[6] ;
  output \xCount_V_6_reg[5] ;
  output \xCount_V_6_reg[4] ;
  output \xCount_V_6_reg[2] ;
  output \xCount_V_6_reg[1] ;
  output \icmp_ln1428_1_reg_550_reg[0] ;
  output [3:0]\ap_return_int_reg_reg[7]_0 ;
  output \icmp_ln1404_1_reg_530_reg[0] ;
  output \icmp_ln1428_reg_544_reg[0] ;
  output ap_enable_reg_pp0_iter1_reg;
  output [0:0]SR;
  input ap_clk;
  input \xCount_V_6_reg[8]_0 ;
  input \xCount_V_6_reg[6]_0 ;
  input \xCount_V_6_reg[5]_0 ;
  input \xCount_V_6_reg[4]_0 ;
  input \xCount_V_6_reg[3] ;
  input \xCount_V_6_reg[2]_0 ;
  input \xCount_V_6_reg[2]_1 ;
  input \xCount_V_6_reg[0]_0 ;
  input [2:0]S;
  input \xCount_V_6_reg[9] ;
  input [1:0]DI;
  input [1:0]\icmp_ln1064_2_reg_566_reg[0] ;
  input [9:0]Q;
  input [2:0]\xCount_V_7_reg[7] ;
  input [1:0]\xCount_V_7_reg[2] ;
  input [1:0]\xCount_V_7_reg[2]_0 ;
  input \xCount_V_6_reg[0]_1 ;
  input ap_enable_reg_pp0_iter1;
  input \icmp_ln1064_2_reg_566_reg[0]_0 ;
  input \xCount_V_6_reg[9]_0 ;
  input \xCount_V_6_reg[9]_1 ;
  input \xCount_V_6_reg[9]_2 ;
  input \xCount_V_6_reg[8]_1 ;
  input \xCount_V_6_reg[6]_1 ;
  input \xCount_V_6_reg[5]_1 ;
  input \xCount_V_6_reg[4]_1 ;
  input ap_phi_reg_pp0_iter1_storemerge1_reg_78;
  input \xCount_V_6_reg[1]_0 ;
  input \xCount_V_6_reg[1]_1 ;
  input \xCount_V_6_reg[1]_2 ;
  input \xCount_V_6_reg[1]_3 ;
  input \xCount_V_7_reg[9] ;
  input \or_ln1064_reg_557_reg[0] ;
  input \xCount_V_7_reg[9]_0 ;
  input \xCount_V_7_reg[9]_1 ;
  input [9:0]\ap_return_int_reg_reg[9]_0 ;
  input \xCount_V_7_reg[9]_2 ;
  input [1:0]\xCount_V_7_reg[7]_i_2_0 ;
  input \xCount_V_7[8]_i_12_0 ;
  input icmp_ln1064_2_reg_566;
  input icmp_ln1428_reg_544;
  input or_ln1064_reg_557;
  input \xCount_V_7_reg[9]_3 ;
  input \xCount_V_6_reg[0]_2 ;
  input \xCount_V_6_reg[0]_3 ;
  input \xCount_V_6_reg[0]_4 ;
  input srcYUV_empty_n;
  input bckgndYUV_full_n;
  input ap_enable_reg_pp0_iter15;

  wire [0:0]CO;
  wire [1:0]DI;
  wire [9:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire ap_ce_reg_reg_0;
  wire [0:0]ap_ce_reg_reg_1;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter12_reg;
  wire ap_enable_reg_pp0_iter12_reg_0;
  wire ap_enable_reg_pp0_iter15;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_phi_reg_pp0_iter1_storemerge1_reg_78;
  wire [9:0]ap_return_int_reg;
  wire [3:0]\ap_return_int_reg_reg[7]_0 ;
  wire [9:0]\ap_return_int_reg_reg[9]_0 ;
  wire bckgndYUV_full_n;
  wire icmp_ln1064_2_fu_434_p2;
  wire icmp_ln1064_2_reg_566;
  wire [1:0]\icmp_ln1064_2_reg_566_reg[0] ;
  wire \icmp_ln1064_2_reg_566_reg[0]_0 ;
  wire \icmp_ln1404_1_reg_530_reg[0] ;
  wire \icmp_ln1428_1_reg_550_reg[0] ;
  wire icmp_ln1428_reg_544;
  wire \icmp_ln1428_reg_544_reg[0] ;
  wire or_ln1064_reg_557;
  wire \or_ln1064_reg_557[0]_i_2_n_5 ;
  wire \or_ln1064_reg_557_reg[0] ;
  wire srcYUV_empty_n;
  wire [9:0]sub_ln886_2_fu_440_p2;
  wire [9:0]sub_ln886_fu_372_p2;
  wire \xCount_V_6[0]_i_2_n_5 ;
  wire \xCount_V_6[0]_i_3_n_5 ;
  wire \xCount_V_6[7]_i_10_n_5 ;
  wire \xCount_V_6[7]_i_5_n_5 ;
  wire \xCount_V_6[7]_i_6_n_5 ;
  wire \xCount_V_6[7]_i_8_n_5 ;
  wire \xCount_V_6[7]_i_9_n_5 ;
  wire \xCount_V_6[9]_i_10_n_5 ;
  wire \xCount_V_6[9]_i_11_n_5 ;
  wire \xCount_V_6[9]_i_12_n_5 ;
  wire \xCount_V_6[9]_i_13_n_5 ;
  wire \xCount_V_6[9]_i_16_n_5 ;
  wire \xCount_V_6[9]_i_18_n_5 ;
  wire \xCount_V_6[9]_i_20_n_5 ;
  wire \xCount_V_6[9]_i_21_n_5 ;
  wire \xCount_V_6[9]_i_23_n_5 ;
  wire \xCount_V_6[9]_i_25_n_5 ;
  wire \xCount_V_6[9]_i_26_n_5 ;
  wire \xCount_V_6[9]_i_27_n_5 ;
  wire \xCount_V_6[9]_i_29_n_5 ;
  wire \xCount_V_6[9]_i_31_n_5 ;
  wire \xCount_V_6[9]_i_32_n_5 ;
  wire \xCount_V_6[9]_i_33_n_5 ;
  wire \xCount_V_6[9]_i_9_n_5 ;
  wire \xCount_V_6_reg[0] ;
  wire \xCount_V_6_reg[0]_0 ;
  wire \xCount_V_6_reg[0]_1 ;
  wire \xCount_V_6_reg[0]_2 ;
  wire \xCount_V_6_reg[0]_3 ;
  wire \xCount_V_6_reg[0]_4 ;
  wire \xCount_V_6_reg[1] ;
  wire \xCount_V_6_reg[1]_0 ;
  wire \xCount_V_6_reg[1]_1 ;
  wire \xCount_V_6_reg[1]_2 ;
  wire \xCount_V_6_reg[1]_3 ;
  wire \xCount_V_6_reg[2] ;
  wire \xCount_V_6_reg[2]_0 ;
  wire \xCount_V_6_reg[2]_1 ;
  wire \xCount_V_6_reg[3] ;
  wire \xCount_V_6_reg[4] ;
  wire \xCount_V_6_reg[4]_0 ;
  wire \xCount_V_6_reg[4]_1 ;
  wire \xCount_V_6_reg[5] ;
  wire \xCount_V_6_reg[5]_0 ;
  wire \xCount_V_6_reg[5]_1 ;
  wire \xCount_V_6_reg[6] ;
  wire \xCount_V_6_reg[6]_0 ;
  wire \xCount_V_6_reg[6]_1 ;
  wire \xCount_V_6_reg[7] ;
  wire \xCount_V_6_reg[7]_0 ;
  wire \xCount_V_6_reg[7]_i_2_n_10 ;
  wire \xCount_V_6_reg[7]_i_2_n_11 ;
  wire \xCount_V_6_reg[7]_i_2_n_12 ;
  wire \xCount_V_6_reg[7]_i_2_n_5 ;
  wire \xCount_V_6_reg[7]_i_2_n_6 ;
  wire \xCount_V_6_reg[7]_i_2_n_7 ;
  wire \xCount_V_6_reg[7]_i_2_n_8 ;
  wire \xCount_V_6_reg[7]_i_2_n_9 ;
  wire \xCount_V_6_reg[8] ;
  wire \xCount_V_6_reg[8]_0 ;
  wire \xCount_V_6_reg[8]_1 ;
  wire \xCount_V_6_reg[9] ;
  wire \xCount_V_6_reg[9]_0 ;
  wire \xCount_V_6_reg[9]_1 ;
  wire \xCount_V_6_reg[9]_2 ;
  wire \xCount_V_6_reg[9]_i_5_n_10 ;
  wire \xCount_V_6_reg[9]_i_5_n_11 ;
  wire \xCount_V_6_reg[9]_i_5_n_12 ;
  wire \xCount_V_6_reg[9]_i_5_n_9 ;
  wire \xCount_V_6_reg[9]_i_6_n_12 ;
  wire \xCount_V_7[7]_i_10_n_5 ;
  wire \xCount_V_7[7]_i_5_n_5 ;
  wire \xCount_V_7[7]_i_6_n_5 ;
  wire \xCount_V_7[7]_i_8_n_5 ;
  wire \xCount_V_7[7]_i_9_n_5 ;
  wire \xCount_V_7[8]_i_10_n_5 ;
  wire \xCount_V_7[8]_i_12_0 ;
  wire \xCount_V_7[8]_i_12_n_5 ;
  wire \xCount_V_7[8]_i_3_n_5 ;
  wire \xCount_V_7[8]_i_5_n_5 ;
  wire \xCount_V_7[8]_i_7_n_5 ;
  wire \xCount_V_7[8]_i_8_n_5 ;
  wire \xCount_V_7[9]_i_11_n_5 ;
  wire \xCount_V_7[9]_i_12_n_5 ;
  wire \xCount_V_7[9]_i_15_n_5 ;
  wire \xCount_V_7[9]_i_16_n_5 ;
  wire \xCount_V_7[9]_i_17_n_5 ;
  wire \xCount_V_7[9]_i_4_n_5 ;
  wire \xCount_V_7[9]_i_5_n_5 ;
  wire [1:0]\xCount_V_7_reg[2] ;
  wire [1:0]\xCount_V_7_reg[2]_0 ;
  wire [2:0]\xCount_V_7_reg[7] ;
  wire [1:0]\xCount_V_7_reg[7]_i_2_0 ;
  wire \xCount_V_7_reg[7]_i_2_n_10 ;
  wire \xCount_V_7_reg[7]_i_2_n_11 ;
  wire \xCount_V_7_reg[7]_i_2_n_12 ;
  wire \xCount_V_7_reg[7]_i_2_n_5 ;
  wire \xCount_V_7_reg[7]_i_2_n_6 ;
  wire \xCount_V_7_reg[7]_i_2_n_7 ;
  wire \xCount_V_7_reg[7]_i_2_n_8 ;
  wire \xCount_V_7_reg[7]_i_2_n_9 ;
  wire \xCount_V_7_reg[8]_i_2_n_10 ;
  wire \xCount_V_7_reg[8]_i_2_n_11 ;
  wire \xCount_V_7_reg[8]_i_2_n_12 ;
  wire \xCount_V_7_reg[8]_i_2_n_9 ;
  wire \xCount_V_7_reg[9] ;
  wire \xCount_V_7_reg[9]_0 ;
  wire \xCount_V_7_reg[9]_1 ;
  wire \xCount_V_7_reg[9]_2 ;
  wire \xCount_V_7_reg[9]_3 ;
  wire \xCount_V_7_reg[9]_i_8_n_12 ;
  wire [7:5]\NLW_xCount_V_6_reg[9]_i_5_CO_UNCONNECTED ;
  wire [7:0]\NLW_xCount_V_6_reg[9]_i_5_O_UNCONNECTED ;
  wire [7:1]\NLW_xCount_V_6_reg[9]_i_6_CO_UNCONNECTED ;
  wire [7:2]\NLW_xCount_V_6_reg[9]_i_6_O_UNCONNECTED ;
  wire [7:5]\NLW_xCount_V_7_reg[8]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_xCount_V_7_reg[8]_i_2_O_UNCONNECTED ;
  wire [7:1]\NLW_xCount_V_7_reg[9]_i_8_CO_UNCONNECTED ;
  wire [7:2]\NLW_xCount_V_7_reg[9]_i_8_O_UNCONNECTED ;

  FDRE ap_ce_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter12_reg),
        .Q(ap_ce_reg_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter12_reg_0),
        .O(ap_enable_reg_pp0_iter12_reg));
  FDRE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\ap_return_int_reg_reg[9]_0 [0]),
        .Q(ap_return_int_reg[0]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\ap_return_int_reg_reg[9]_0 [1]),
        .Q(ap_return_int_reg[1]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\ap_return_int_reg_reg[9]_0 [2]),
        .Q(\ap_return_int_reg_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\ap_return_int_reg_reg[9]_0 [3]),
        .Q(\ap_return_int_reg_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\ap_return_int_reg_reg[9]_0 [4]),
        .Q(ap_return_int_reg[4]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\ap_return_int_reg_reg[9]_0 [5]),
        .Q(ap_return_int_reg[5]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\ap_return_int_reg_reg[9]_0 [6]),
        .Q(\ap_return_int_reg_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\ap_return_int_reg_reg[9]_0 [7]),
        .Q(\ap_return_int_reg_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\ap_return_int_reg_reg[9]_0 [8]),
        .Q(ap_return_int_reg[8]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg_reg_0),
        .D(\ap_return_int_reg_reg[9]_0 [9]),
        .Q(ap_return_int_reg[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000002)) 
    \icmp_ln1064_2_reg_566[0]_i_1 
       (.I0(icmp_ln1064_2_fu_434_p2),
        .I1(\xCount_V_6_reg[0]_1 ),
        .I2(\icmp_ln1064_2_reg_566_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter12_reg_0),
        .I4(CO),
        .I5(icmp_ln1064_2_reg_566),
        .O(\icmp_ln1404_1_reg_530_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFBA000000BA)) 
    \or_ln1064_reg_557[0]_i_1 
       (.I0(icmp_ln1428_reg_544),
        .I1(\or_ln1064_reg_557[0]_i_2_n_5 ),
        .I2(\xCount_V_7[9]_i_5_n_5 ),
        .I3(ap_enable_reg_pp0_iter12_reg_0),
        .I4(\xCount_V_6_reg[0]_1 ),
        .I5(or_ln1064_reg_557),
        .O(\icmp_ln1428_reg_544_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \or_ln1064_reg_557[0]_i_2 
       (.I0(\xCount_V_7_reg[9] ),
        .I1(\or_ln1064_reg_557_reg[0] ),
        .I2(\xCount_V_7[9]_i_12_n_5 ),
        .I3(ap_ce_reg_reg_1),
        .I4(\xCount_V_7[9]_i_11_n_5 ),
        .O(\or_ln1064_reg_557[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0040FFFF00400040)) 
    \q0[7]_i_3 
       (.I0(\xCount_V_6_reg[0]_2 ),
        .I1(\xCount_V_6_reg[0]_3 ),
        .I2(\xCount_V_6_reg[0]_4 ),
        .I3(srcYUV_empty_n),
        .I4(bckgndYUV_full_n),
        .I5(ap_enable_reg_pp0_iter15),
        .O(ap_enable_reg_pp0_iter12_reg_0));
  LUT6 #(
    .INIT(64'h22222222FF302222)) 
    \xCount_V_6[0]_i_1 
       (.I0(\xCount_V_6_reg[0]_0 ),
        .I1(\xCount_V_6[0]_i_2_n_5 ),
        .I2(\xCount_V_6[0]_i_3_n_5 ),
        .I3(\xCount_V_6_reg[0]_1 ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_enable_reg_pp0_iter12_reg_0),
        .O(\xCount_V_6_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \xCount_V_6[0]_i_2 
       (.I0(icmp_ln1064_2_fu_434_p2),
        .I1(\xCount_V_6_reg[0]_1 ),
        .I2(\icmp_ln1064_2_reg_566_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter12_reg_0),
        .I4(CO),
        .I5(ap_enable_reg_pp0_iter1),
        .O(\xCount_V_6[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \xCount_V_6[0]_i_3 
       (.I0(ap_phi_reg_pp0_iter1_storemerge1_reg_78),
        .I1(\xCount_V_6[9]_i_9_n_5 ),
        .I2(\xCount_V_6_reg[0]_0 ),
        .I3(\xCount_V_6_reg[9]_0 ),
        .I4(sub_ln886_2_fu_440_p2[0]),
        .O(\xCount_V_6[0]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h00008ABA)) 
    \xCount_V_6[1]_i_1 
       (.I0(sub_ln886_2_fu_440_p2[1]),
        .I1(\icmp_ln1064_2_reg_566_reg[0]_0 ),
        .I2(CO),
        .I3(\xCount_V_6_reg[2]_1 ),
        .I4(\xCount_V_6[9]_i_9_n_5 ),
        .O(\icmp_ln1428_1_reg_550_reg[0] ));
  LUT5 #(
    .INIT(32'h00002EE2)) 
    \xCount_V_6[2]_i_1 
       (.I0(sub_ln886_2_fu_440_p2[2]),
        .I1(\xCount_V_6_reg[9]_0 ),
        .I2(\xCount_V_6_reg[2]_0 ),
        .I3(\xCount_V_6_reg[2]_1 ),
        .I4(\xCount_V_6[9]_i_9_n_5 ),
        .O(\xCount_V_6_reg[2] ));
  LUT6 #(
    .INIT(64'h000000002EEEE222)) 
    \xCount_V_6[3]_i_1 
       (.I0(sub_ln886_2_fu_440_p2[3]),
        .I1(\xCount_V_6_reg[9]_0 ),
        .I2(\xCount_V_6_reg[2]_1 ),
        .I3(\xCount_V_6_reg[2]_0 ),
        .I4(\xCount_V_6_reg[3] ),
        .I5(\xCount_V_6[9]_i_9_n_5 ),
        .O(\xCount_V_6_reg[1] ));
  LUT5 #(
    .INIT(32'h00002EE2)) 
    \xCount_V_6[4]_i_1 
       (.I0(sub_ln886_2_fu_440_p2[4]),
        .I1(\xCount_V_6_reg[9]_0 ),
        .I2(\xCount_V_6_reg[4]_1 ),
        .I3(\xCount_V_6_reg[4]_0 ),
        .I4(\xCount_V_6[9]_i_9_n_5 ),
        .O(\xCount_V_6_reg[4] ));
  LUT5 #(
    .INIT(32'h00002EE2)) 
    \xCount_V_6[5]_i_1 
       (.I0(sub_ln886_2_fu_440_p2[5]),
        .I1(\xCount_V_6_reg[9]_0 ),
        .I2(\xCount_V_6_reg[5]_1 ),
        .I3(\xCount_V_6_reg[5]_0 ),
        .I4(\xCount_V_6[9]_i_9_n_5 ),
        .O(\xCount_V_6_reg[5] ));
  LUT5 #(
    .INIT(32'h00002EE2)) 
    \xCount_V_6[6]_i_1 
       (.I0(sub_ln886_2_fu_440_p2[6]),
        .I1(\xCount_V_6_reg[9]_0 ),
        .I2(\xCount_V_6_reg[6]_1 ),
        .I3(\xCount_V_6_reg[6]_0 ),
        .I4(\xCount_V_6[9]_i_9_n_5 ),
        .O(\xCount_V_6_reg[6] ));
  LUT5 #(
    .INIT(32'h00002EE2)) 
    \xCount_V_6[7]_i_1 
       (.I0(sub_ln886_2_fu_440_p2[7]),
        .I1(\xCount_V_6_reg[9]_0 ),
        .I2(\xCount_V_6_reg[8]_1 ),
        .I3(\xCount_V_6_reg[8]_0 ),
        .I4(\xCount_V_6[9]_i_9_n_5 ),
        .O(\xCount_V_6_reg[7]_0 ));
  LUT4 #(
    .INIT(16'hE21D)) 
    \xCount_V_6[7]_i_10 
       (.I0(ap_return_int_reg[0]),
        .I1(ap_ce_reg_reg_0),
        .I2(\ap_return_int_reg_reg[9]_0 [0]),
        .I3(\xCount_V_6_reg[0]_0 ),
        .O(\xCount_V_6[7]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xCount_V_6[7]_i_5 
       (.I0(\xCount_V_6[9]_i_31_n_5 ),
        .I1(\xCount_V_6_reg[5]_0 ),
        .O(\xCount_V_6[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xCount_V_6[7]_i_6 
       (.I0(\xCount_V_6[9]_i_32_n_5 ),
        .I1(\xCount_V_6_reg[4]_0 ),
        .O(\xCount_V_6[7]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hCCC3AAAA333C5555)) 
    \xCount_V_6[7]_i_8 
       (.I0(\ap_return_int_reg_reg[7]_0 [0]),
        .I1(\xCount_V_7_reg[7]_i_2_0 [1]),
        .I2(\xCount_V_7[8]_i_12_0 ),
        .I3(\xCount_V_7_reg[7]_i_2_0 [0]),
        .I4(ap_ce_reg_reg_0),
        .I5(\xCount_V_6_reg[2]_0 ),
        .O(\xCount_V_6[7]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'hA66A9559)) 
    \xCount_V_6[7]_i_9 
       (.I0(\xCount_V_6_reg[2]_1 ),
        .I1(ap_ce_reg_reg_0),
        .I2(\xCount_V_7[8]_i_12_0 ),
        .I3(\xCount_V_7_reg[7]_i_2_0 [0]),
        .I4(ap_return_int_reg[1]),
        .O(\xCount_V_6[7]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h000000002EEEE222)) 
    \xCount_V_6[8]_i_1 
       (.I0(sub_ln886_2_fu_440_p2[8]),
        .I1(\xCount_V_6_reg[9]_0 ),
        .I2(\xCount_V_6_reg[8]_0 ),
        .I3(\xCount_V_6_reg[8]_1 ),
        .I4(\xCount_V_6_reg[9] ),
        .I5(\xCount_V_6[9]_i_9_n_5 ),
        .O(\xCount_V_6_reg[7] ));
  LUT6 #(
    .INIT(64'h4444444444440040)) 
    \xCount_V_6[9]_i_1 
       (.I0(ap_enable_reg_pp0_iter12_reg_0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln1064_2_fu_434_p2),
        .I3(CO),
        .I4(\xCount_V_6_reg[0]_1 ),
        .I5(\icmp_ln1064_2_reg_566_reg[0]_0 ),
        .O(ap_enable_reg_pp0_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT4 #(
    .INIT(16'h596A)) 
    \xCount_V_6[9]_i_10 
       (.I0(\xCount_V_6_reg[9] ),
        .I1(ap_ce_reg_reg_0),
        .I2(\ap_return_int_reg_reg[9]_0 [8]),
        .I3(ap_return_int_reg[8]),
        .O(\xCount_V_6[9]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h59A9)) 
    \xCount_V_6[9]_i_11 
       (.I0(\xCount_V_6_reg[9]_2 ),
        .I1(ap_return_int_reg[9]),
        .I2(ap_ce_reg_reg_0),
        .I3(\xCount_V_7_reg[9]_2 ),
        .O(\xCount_V_6[9]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \xCount_V_6[9]_i_12 
       (.I0(\xCount_V_6[9]_i_31_n_5 ),
        .I1(\xCount_V_6_reg[5]_0 ),
        .I2(\xCount_V_6[9]_i_32_n_5 ),
        .I3(\xCount_V_6_reg[4]_0 ),
        .O(\xCount_V_6[9]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h00E2E200001D1D00)) 
    \xCount_V_6[9]_i_13 
       (.I0(ap_return_int_reg[0]),
        .I1(ap_ce_reg_reg_0),
        .I2(\ap_return_int_reg_reg[9]_0 [0]),
        .I3(\xCount_V_6[9]_i_33_n_5 ),
        .I4(\xCount_V_6_reg[2]_1 ),
        .I5(\xCount_V_6_reg[0]_0 ),
        .O(\xCount_V_6[9]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h000074007474FF74)) 
    \xCount_V_6[9]_i_16 
       (.I0(\xCount_V_7_reg[9]_2 ),
        .I1(ap_ce_reg_reg_0),
        .I2(ap_return_int_reg[9]),
        .I3(\xCount_V_7[9]_i_15_n_5 ),
        .I4(\xCount_V_6_reg[9] ),
        .I5(\xCount_V_6_reg[9]_2 ),
        .O(\xCount_V_6[9]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'h00CA00CACAFF00CA)) 
    \xCount_V_6[9]_i_18 
       (.I0(ap_return_int_reg[5]),
        .I1(\ap_return_int_reg_reg[9]_0 [5]),
        .I2(ap_ce_reg_reg_0),
        .I3(\xCount_V_6_reg[5]_0 ),
        .I4(\xCount_V_6[9]_i_32_n_5 ),
        .I5(\xCount_V_6_reg[4]_0 ),
        .O(\xCount_V_6[9]_i_18_n_5 ));
  LUT6 #(
    .INIT(64'h000000FF00E2E2FF)) 
    \xCount_V_6[9]_i_20 
       (.I0(ap_return_int_reg[0]),
        .I1(ap_ce_reg_reg_0),
        .I2(\ap_return_int_reg_reg[9]_0 [0]),
        .I3(\xCount_V_6_reg[2]_1 ),
        .I4(\xCount_V_6[9]_i_33_n_5 ),
        .I5(\xCount_V_6_reg[0]_0 ),
        .O(\xCount_V_6[9]_i_20_n_5 ));
  LUT6 #(
    .INIT(64'h748B00000000748B)) 
    \xCount_V_6[9]_i_21 
       (.I0(\xCount_V_7_reg[9]_2 ),
        .I1(ap_ce_reg_reg_0),
        .I2(ap_return_int_reg[9]),
        .I3(\xCount_V_6_reg[9]_2 ),
        .I4(\xCount_V_7[9]_i_15_n_5 ),
        .I5(\xCount_V_6_reg[9] ),
        .O(\xCount_V_6[9]_i_21_n_5 ));
  LUT6 #(
    .INIT(64'hCA0000CA35000035)) 
    \xCount_V_6[9]_i_23 
       (.I0(ap_return_int_reg[5]),
        .I1(\ap_return_int_reg_reg[9]_0 [5]),
        .I2(ap_ce_reg_reg_0),
        .I3(\xCount_V_6_reg[4]_0 ),
        .I4(\xCount_V_6[9]_i_32_n_5 ),
        .I5(\xCount_V_6_reg[5]_0 ),
        .O(\xCount_V_6[9]_i_23_n_5 ));
  LUT6 #(
    .INIT(64'h00E2E200001D1D00)) 
    \xCount_V_6[9]_i_25 
       (.I0(ap_return_int_reg[0]),
        .I1(ap_ce_reg_reg_0),
        .I2(\ap_return_int_reg_reg[9]_0 [0]),
        .I3(\xCount_V_6[9]_i_33_n_5 ),
        .I4(\xCount_V_6_reg[2]_1 ),
        .I5(\xCount_V_6_reg[0]_0 ),
        .O(\xCount_V_6[9]_i_25_n_5 ));
  LUT4 #(
    .INIT(16'h59A9)) 
    \xCount_V_6[9]_i_26 
       (.I0(\xCount_V_6_reg[9]_2 ),
        .I1(ap_return_int_reg[9]),
        .I2(ap_ce_reg_reg_0),
        .I3(\xCount_V_7_reg[9]_2 ),
        .O(\xCount_V_6[9]_i_26_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xCount_V_6[9]_i_27 
       (.I0(\xCount_V_7[9]_i_15_n_5 ),
        .I1(\xCount_V_6_reg[9] ),
        .O(\xCount_V_6[9]_i_27_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF6FF6FFFF)) 
    \xCount_V_6[9]_i_29 
       (.I0(\xCount_V_6_reg[4]_0 ),
        .I1(\xCount_V_6[9]_i_32_n_5 ),
        .I2(\xCount_V_6_reg[5]_0 ),
        .I3(\xCount_V_6[9]_i_31_n_5 ),
        .I4(\xCount_V_6[9]_i_13_n_5 ),
        .I5(\xCount_V_6_reg[1]_3 ),
        .O(\xCount_V_6[9]_i_29_n_5 ));
  LUT6 #(
    .INIT(64'h000000002EEEE222)) 
    \xCount_V_6[9]_i_3 
       (.I0(sub_ln886_2_fu_440_p2[9]),
        .I1(\xCount_V_6_reg[9]_0 ),
        .I2(\xCount_V_6_reg[9] ),
        .I3(\xCount_V_6_reg[9]_1 ),
        .I4(\xCount_V_6_reg[9]_2 ),
        .I5(\xCount_V_6[9]_i_9_n_5 ),
        .O(\xCount_V_6_reg[8] ));
  LUT3 #(
    .INIT(8'hCA)) 
    \xCount_V_6[9]_i_31 
       (.I0(ap_return_int_reg[5]),
        .I1(\ap_return_int_reg_reg[9]_0 [5]),
        .I2(ap_ce_reg_reg_0),
        .O(\xCount_V_6[9]_i_31_n_5 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \xCount_V_6[9]_i_32 
       (.I0(\ap_return_int_reg_reg[9]_0 [4]),
        .I1(ap_return_int_reg[4]),
        .I2(ap_ce_reg_reg_0),
        .O(\xCount_V_6[9]_i_32_n_5 ));
  LUT4 #(
    .INIT(16'h3C55)) 
    \xCount_V_6[9]_i_33 
       (.I0(ap_return_int_reg[1]),
        .I1(\xCount_V_7_reg[7]_i_2_0 [0]),
        .I2(\xCount_V_7[8]_i_12_0 ),
        .I3(ap_ce_reg_reg_0),
        .O(\xCount_V_6[9]_i_33_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \xCount_V_6[9]_i_4 
       (.I0(\xCount_V_6[9]_i_10_n_5 ),
        .I1(\xCount_V_6[9]_i_11_n_5 ),
        .I2(\xCount_V_6[9]_i_12_n_5 ),
        .I3(\xCount_V_6[9]_i_13_n_5 ),
        .I4(\xCount_V_6_reg[1]_3 ),
        .I5(\xCount_V_6_reg[1]_1 ),
        .O(icmp_ln1064_2_fu_434_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000010)) 
    \xCount_V_6[9]_i_9 
       (.I0(\xCount_V_6_reg[1]_0 ),
        .I1(\xCount_V_6[9]_i_10_n_5 ),
        .I2(\xCount_V_6[9]_i_11_n_5 ),
        .I3(\xCount_V_6[9]_i_29_n_5 ),
        .I4(\xCount_V_6_reg[1]_1 ),
        .I5(\xCount_V_6_reg[1]_2 ),
        .O(\xCount_V_6[9]_i_9_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \xCount_V_6_reg[7]_i_2 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\xCount_V_6_reg[7]_i_2_n_5 ,\xCount_V_6_reg[7]_i_2_n_6 ,\xCount_V_6_reg[7]_i_2_n_7 ,\xCount_V_6_reg[7]_i_2_n_8 ,\xCount_V_6_reg[7]_i_2_n_9 ,\xCount_V_6_reg[7]_i_2_n_10 ,\xCount_V_6_reg[7]_i_2_n_11 ,\xCount_V_6_reg[7]_i_2_n_12 }),
        .DI({\xCount_V_6_reg[8]_0 ,\xCount_V_6_reg[6]_0 ,\xCount_V_6_reg[5]_0 ,\xCount_V_6_reg[4]_0 ,\xCount_V_6_reg[3] ,\xCount_V_6_reg[2]_0 ,\xCount_V_6_reg[2]_1 ,\xCount_V_6_reg[0]_0 }),
        .O(sub_ln886_2_fu_440_p2[7:0]),
        .S({S[2:1],\xCount_V_6[7]_i_5_n_5 ,\xCount_V_6[7]_i_6_n_5 ,S[0],\xCount_V_6[7]_i_8_n_5 ,\xCount_V_6[7]_i_9_n_5 ,\xCount_V_6[7]_i_10_n_5 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \xCount_V_6_reg[9]_i_5 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_xCount_V_6_reg[9]_i_5_CO_UNCONNECTED [7:5],CO,\xCount_V_6_reg[9]_i_5_n_9 ,\xCount_V_6_reg[9]_i_5_n_10 ,\xCount_V_6_reg[9]_i_5_n_11 ,\xCount_V_6_reg[9]_i_5_n_12 }),
        .DI({1'b0,1'b0,1'b0,\xCount_V_6[9]_i_16_n_5 ,DI[1],\xCount_V_6[9]_i_18_n_5 ,DI[0],\xCount_V_6[9]_i_20_n_5 }),
        .O(\NLW_xCount_V_6_reg[9]_i_5_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\xCount_V_6[9]_i_21_n_5 ,\icmp_ln1064_2_reg_566_reg[0] [1],\xCount_V_6[9]_i_23_n_5 ,\icmp_ln1064_2_reg_566_reg[0] [0],\xCount_V_6[9]_i_25_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \xCount_V_6_reg[9]_i_6 
       (.CI(\xCount_V_6_reg[7]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_xCount_V_6_reg[9]_i_6_CO_UNCONNECTED [7:1],\xCount_V_6_reg[9]_i_6_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\xCount_V_6_reg[9] }),
        .O({\NLW_xCount_V_6_reg[9]_i_6_O_UNCONNECTED [7:2],sub_ln886_2_fu_440_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\xCount_V_6[9]_i_26_n_5 ,\xCount_V_6[9]_i_27_n_5 }));
  LUT4 #(
    .INIT(16'hE21D)) 
    \xCount_V_7[7]_i_10 
       (.I0(ap_return_int_reg[0]),
        .I1(ap_ce_reg_reg_0),
        .I2(\ap_return_int_reg_reg[9]_0 [0]),
        .I3(Q[0]),
        .O(\xCount_V_7[7]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xCount_V_7[7]_i_5 
       (.I0(\xCount_V_6[9]_i_31_n_5 ),
        .I1(Q[5]),
        .O(\xCount_V_7[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xCount_V_7[7]_i_6 
       (.I0(\xCount_V_6[9]_i_32_n_5 ),
        .I1(Q[4]),
        .O(\xCount_V_7[7]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hAAA6666A99955559)) 
    \xCount_V_7[7]_i_8 
       (.I0(Q[2]),
        .I1(ap_ce_reg_reg_0),
        .I2(\xCount_V_7_reg[7]_i_2_0 [0]),
        .I3(\xCount_V_7[8]_i_12_0 ),
        .I4(\xCount_V_7_reg[7]_i_2_0 [1]),
        .I5(\ap_return_int_reg_reg[7]_0 [0]),
        .O(\xCount_V_7[7]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'hA66A9559)) 
    \xCount_V_7[7]_i_9 
       (.I0(Q[1]),
        .I1(ap_ce_reg_reg_0),
        .I2(\xCount_V_7[8]_i_12_0 ),
        .I3(\xCount_V_7_reg[7]_i_2_0 [0]),
        .I4(ap_return_int_reg[1]),
        .O(\xCount_V_7[7]_i_9_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xCount_V_7[8]_i_10 
       (.I0(Q[5]),
        .I1(\xCount_V_6[9]_i_31_n_5 ),
        .I2(Q[4]),
        .I3(\xCount_V_6[9]_i_32_n_5 ),
        .O(\xCount_V_7[8]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h00E2E200001D1D00)) 
    \xCount_V_7[8]_i_12 
       (.I0(ap_return_int_reg[0]),
        .I1(ap_ce_reg_reg_0),
        .I2(\ap_return_int_reg_reg[9]_0 [0]),
        .I3(\xCount_V_6[9]_i_33_n_5 ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\xCount_V_7[8]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h0074000074FF7474)) 
    \xCount_V_7[8]_i_3 
       (.I0(\xCount_V_7_reg[9]_2 ),
        .I1(ap_ce_reg_reg_0),
        .I2(ap_return_int_reg[9]),
        .I3(Q[8]),
        .I4(\xCount_V_7[9]_i_15_n_5 ),
        .I5(Q[9]),
        .O(\xCount_V_7[8]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \xCount_V_7[8]_i_5 
       (.I0(Q[5]),
        .I1(\xCount_V_6[9]_i_31_n_5 ),
        .I2(\xCount_V_6[9]_i_32_n_5 ),
        .I3(Q[4]),
        .O(\xCount_V_7[8]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h000000FF00E2E2FF)) 
    \xCount_V_7[8]_i_7 
       (.I0(ap_return_int_reg[0]),
        .I1(ap_ce_reg_reg_0),
        .I2(\ap_return_int_reg_reg[9]_0 [0]),
        .I3(Q[1]),
        .I4(\xCount_V_6[9]_i_33_n_5 ),
        .I5(Q[0]),
        .O(\xCount_V_7[8]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h748B00000000748B)) 
    \xCount_V_7[8]_i_8 
       (.I0(\xCount_V_7_reg[9]_2 ),
        .I1(ap_ce_reg_reg_0),
        .I2(ap_return_int_reg[9]),
        .I3(Q[9]),
        .I4(\xCount_V_7[9]_i_15_n_5 ),
        .I5(Q[8]),
        .O(\xCount_V_7[8]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA888A8888)) 
    \xCount_V_7[9]_i_1 
       (.I0(\xCount_V_7_reg[9]_3 ),
        .I1(icmp_ln1428_reg_544),
        .I2(\xCount_V_7_reg[9] ),
        .I3(\xCount_V_7[9]_i_4_n_5 ),
        .I4(\xCount_V_7[9]_i_5_n_5 ),
        .I5(\xCount_V_6_reg[0]_1 ),
        .O(SR));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \xCount_V_7[9]_i_11 
       (.I0(\xCount_V_6[9]_i_32_n_5 ),
        .I1(Q[4]),
        .I2(\xCount_V_6[9]_i_31_n_5 ),
        .I3(Q[5]),
        .O(\xCount_V_7[9]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h00E2E200001D1D00)) 
    \xCount_V_7[9]_i_12 
       (.I0(ap_return_int_reg[0]),
        .I1(ap_ce_reg_reg_0),
        .I2(\ap_return_int_reg_reg[9]_0 [0]),
        .I3(\xCount_V_6[9]_i_33_n_5 ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\xCount_V_7[9]_i_12_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hCA)) 
    \xCount_V_7[9]_i_15 
       (.I0(ap_return_int_reg[8]),
        .I1(\ap_return_int_reg_reg[9]_0 [8]),
        .I2(ap_ce_reg_reg_0),
        .O(\xCount_V_7[9]_i_15_n_5 ));
  LUT4 #(
    .INIT(16'h748B)) 
    \xCount_V_7[9]_i_16 
       (.I0(\xCount_V_7_reg[9]_2 ),
        .I1(ap_ce_reg_reg_0),
        .I2(ap_return_int_reg[9]),
        .I3(Q[9]),
        .O(\xCount_V_7[9]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xCount_V_7[9]_i_17 
       (.I0(\xCount_V_7[9]_i_15_n_5 ),
        .I1(Q[8]),
        .O(\xCount_V_7[9]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFEFFFFF)) 
    \xCount_V_7[9]_i_4 
       (.I0(\xCount_V_7[9]_i_11_n_5 ),
        .I1(ap_ce_reg_reg_1),
        .I2(\xCount_V_7[9]_i_12_n_5 ),
        .I3(\xCount_V_7_reg[9]_0 ),
        .I4(\xCount_V_7_reg[9]_1 ),
        .I5(Q[2]),
        .O(\xCount_V_7[9]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h748B00000000748B)) 
    \xCount_V_7[9]_i_5 
       (.I0(\xCount_V_7_reg[9]_2 ),
        .I1(ap_ce_reg_reg_0),
        .I2(ap_return_int_reg[9]),
        .I3(Q[9]),
        .I4(\xCount_V_7[9]_i_15_n_5 ),
        .I5(Q[8]),
        .O(\xCount_V_7[9]_i_5_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \xCount_V_7_reg[7]_i_2 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\xCount_V_7_reg[7]_i_2_n_5 ,\xCount_V_7_reg[7]_i_2_n_6 ,\xCount_V_7_reg[7]_i_2_n_7 ,\xCount_V_7_reg[7]_i_2_n_8 ,\xCount_V_7_reg[7]_i_2_n_9 ,\xCount_V_7_reg[7]_i_2_n_10 ,\xCount_V_7_reg[7]_i_2_n_11 ,\xCount_V_7_reg[7]_i_2_n_12 }),
        .DI(Q[7:0]),
        .O(sub_ln886_fu_372_p2[7:0]),
        .S({\xCount_V_7_reg[7] [2:1],\xCount_V_7[7]_i_5_n_5 ,\xCount_V_7[7]_i_6_n_5 ,\xCount_V_7_reg[7] [0],\xCount_V_7[7]_i_8_n_5 ,\xCount_V_7[7]_i_9_n_5 ,\xCount_V_7[7]_i_10_n_5 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \xCount_V_7_reg[8]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_xCount_V_7_reg[8]_i_2_CO_UNCONNECTED [7:5],ap_ce_reg_reg_1,\xCount_V_7_reg[8]_i_2_n_9 ,\xCount_V_7_reg[8]_i_2_n_10 ,\xCount_V_7_reg[8]_i_2_n_11 ,\xCount_V_7_reg[8]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,\xCount_V_7[8]_i_3_n_5 ,\xCount_V_7_reg[2] [1],\xCount_V_7[8]_i_5_n_5 ,\xCount_V_7_reg[2] [0],\xCount_V_7[8]_i_7_n_5 }),
        .O(\NLW_xCount_V_7_reg[8]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,\xCount_V_7[8]_i_8_n_5 ,\xCount_V_7_reg[2]_0 [1],\xCount_V_7[8]_i_10_n_5 ,\xCount_V_7_reg[2]_0 [0],\xCount_V_7[8]_i_12_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \xCount_V_7_reg[9]_i_8 
       (.CI(\xCount_V_7_reg[7]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_xCount_V_7_reg[9]_i_8_CO_UNCONNECTED [7:1],\xCount_V_7_reg[9]_i_8_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[8]}),
        .O({\NLW_xCount_V_7_reg[9]_i_8_O_UNCONNECTED [7:2],sub_ln886_fu_372_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\xCount_V_7[9]_i_16_n_5 ,\xCount_V_7[9]_i_17_n_5 }));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_reg_int_s
   (B,
    D,
    ap_clk,
    E);
  output [15:0]B;
  input [15:0]D;
  input ap_clk;
  input [0:0]E;

  wire [15:0]B;
  wire [15:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire [15:0]ap_return_int_reg;
  wire [15:0]d_read_reg_22;

  FDRE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(d_read_reg_22[0]),
        .Q(ap_return_int_reg[0]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(d_read_reg_22[10]),
        .Q(ap_return_int_reg[10]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(d_read_reg_22[11]),
        .Q(ap_return_int_reg[11]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(d_read_reg_22[12]),
        .Q(ap_return_int_reg[12]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(d_read_reg_22[13]),
        .Q(ap_return_int_reg[13]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(d_read_reg_22[14]),
        .Q(ap_return_int_reg[14]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(d_read_reg_22[15]),
        .Q(ap_return_int_reg[15]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(d_read_reg_22[1]),
        .Q(ap_return_int_reg[1]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(d_read_reg_22[2]),
        .Q(ap_return_int_reg[2]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(d_read_reg_22[3]),
        .Q(ap_return_int_reg[3]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(d_read_reg_22[4]),
        .Q(ap_return_int_reg[4]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(d_read_reg_22[5]),
        .Q(ap_return_int_reg[5]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(d_read_reg_22[6]),
        .Q(ap_return_int_reg[6]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(d_read_reg_22[7]),
        .Q(ap_return_int_reg[7]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(d_read_reg_22[8]),
        .Q(ap_return_int_reg[8]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(d_read_reg_22[9]),
        .Q(ap_return_int_reg[9]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(d_read_reg_22[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(d_read_reg_22[10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(d_read_reg_22[11]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(d_read_reg_22[12]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(d_read_reg_22[13]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(d_read_reg_22[14]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(d_read_reg_22[15]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(d_read_reg_22[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(d_read_reg_22[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(d_read_reg_22[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(d_read_reg_22[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(d_read_reg_22[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(d_read_reg_22[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(d_read_reg_22[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(d_read_reg_22[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(d_read_reg_22[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_1
       (.I0(d_read_reg_22[15]),
        .I1(ap_return_int_reg[15]),
        .I2(E),
        .O(B[15]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_10
       (.I0(d_read_reg_22[6]),
        .I1(ap_return_int_reg[6]),
        .I2(E),
        .O(B[6]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_11
       (.I0(d_read_reg_22[5]),
        .I1(ap_return_int_reg[5]),
        .I2(E),
        .O(B[5]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_12
       (.I0(d_read_reg_22[4]),
        .I1(ap_return_int_reg[4]),
        .I2(E),
        .O(B[4]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_13
       (.I0(d_read_reg_22[3]),
        .I1(ap_return_int_reg[3]),
        .I2(E),
        .O(B[3]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_14
       (.I0(d_read_reg_22[2]),
        .I1(ap_return_int_reg[2]),
        .I2(E),
        .O(B[2]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_15
       (.I0(d_read_reg_22[1]),
        .I1(ap_return_int_reg[1]),
        .I2(E),
        .O(B[1]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_16
       (.I0(d_read_reg_22[0]),
        .I1(ap_return_int_reg[0]),
        .I2(E),
        .O(B[0]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_2
       (.I0(d_read_reg_22[14]),
        .I1(ap_return_int_reg[14]),
        .I2(E),
        .O(B[14]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_3
       (.I0(d_read_reg_22[13]),
        .I1(ap_return_int_reg[13]),
        .I2(E),
        .O(B[13]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_4
       (.I0(d_read_reg_22[12]),
        .I1(ap_return_int_reg[12]),
        .I2(E),
        .O(B[12]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_5
       (.I0(d_read_reg_22[11]),
        .I1(ap_return_int_reg[11]),
        .I2(E),
        .O(B[11]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_6
       (.I0(d_read_reg_22[10]),
        .I1(ap_return_int_reg[10]),
        .I2(E),
        .O(B[10]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_7
       (.I0(d_read_reg_22[9]),
        .I1(ap_return_int_reg[9]),
        .I2(E),
        .O(B[9]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_8
       (.I0(d_read_reg_22[8]),
        .I1(ap_return_int_reg[8]),
        .I2(E),
        .O(B[8]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    p_reg_reg_i_9
       (.I0(d_read_reg_22[7]),
        .I1(ap_return_int_reg[7]),
        .I2(E),
        .O(B[7]));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both
   (m_axis_video_TREADY_int_regslice,
    \B_V_data_1_state_reg[0]_0 ,
    D,
    \ap_CS_fsm_reg[5] ,
    ap_done,
    m_axis_video_TDATA,
    RSTC,
    ap_clk,
    m_axis_video_TREADY,
    grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID,
    ap_start,
    Q,
    \B_V_data_1_payload_A_reg[47]_0 );
  output m_axis_video_TREADY_int_regslice;
  output \B_V_data_1_state_reg[0]_0 ;
  output [0:0]D;
  output \ap_CS_fsm_reg[5] ;
  output ap_done;
  output [47:0]m_axis_video_TDATA;
  input RSTC;
  input ap_clk;
  input m_axis_video_TREADY;
  input grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID;
  input ap_start;
  input [1:0]Q;
  input [47:0]\B_V_data_1_payload_A_reg[47]_0 ;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire [47:0]\B_V_data_1_payload_A_reg[47]_0 ;
  wire \B_V_data_1_payload_A_reg_n_5_[0] ;
  wire \B_V_data_1_payload_A_reg_n_5_[10] ;
  wire \B_V_data_1_payload_A_reg_n_5_[11] ;
  wire \B_V_data_1_payload_A_reg_n_5_[12] ;
  wire \B_V_data_1_payload_A_reg_n_5_[13] ;
  wire \B_V_data_1_payload_A_reg_n_5_[14] ;
  wire \B_V_data_1_payload_A_reg_n_5_[15] ;
  wire \B_V_data_1_payload_A_reg_n_5_[16] ;
  wire \B_V_data_1_payload_A_reg_n_5_[17] ;
  wire \B_V_data_1_payload_A_reg_n_5_[18] ;
  wire \B_V_data_1_payload_A_reg_n_5_[19] ;
  wire \B_V_data_1_payload_A_reg_n_5_[1] ;
  wire \B_V_data_1_payload_A_reg_n_5_[20] ;
  wire \B_V_data_1_payload_A_reg_n_5_[21] ;
  wire \B_V_data_1_payload_A_reg_n_5_[22] ;
  wire \B_V_data_1_payload_A_reg_n_5_[23] ;
  wire \B_V_data_1_payload_A_reg_n_5_[24] ;
  wire \B_V_data_1_payload_A_reg_n_5_[25] ;
  wire \B_V_data_1_payload_A_reg_n_5_[26] ;
  wire \B_V_data_1_payload_A_reg_n_5_[27] ;
  wire \B_V_data_1_payload_A_reg_n_5_[28] ;
  wire \B_V_data_1_payload_A_reg_n_5_[29] ;
  wire \B_V_data_1_payload_A_reg_n_5_[2] ;
  wire \B_V_data_1_payload_A_reg_n_5_[30] ;
  wire \B_V_data_1_payload_A_reg_n_5_[31] ;
  wire \B_V_data_1_payload_A_reg_n_5_[32] ;
  wire \B_V_data_1_payload_A_reg_n_5_[33] ;
  wire \B_V_data_1_payload_A_reg_n_5_[34] ;
  wire \B_V_data_1_payload_A_reg_n_5_[35] ;
  wire \B_V_data_1_payload_A_reg_n_5_[36] ;
  wire \B_V_data_1_payload_A_reg_n_5_[37] ;
  wire \B_V_data_1_payload_A_reg_n_5_[38] ;
  wire \B_V_data_1_payload_A_reg_n_5_[39] ;
  wire \B_V_data_1_payload_A_reg_n_5_[3] ;
  wire \B_V_data_1_payload_A_reg_n_5_[40] ;
  wire \B_V_data_1_payload_A_reg_n_5_[41] ;
  wire \B_V_data_1_payload_A_reg_n_5_[42] ;
  wire \B_V_data_1_payload_A_reg_n_5_[43] ;
  wire \B_V_data_1_payload_A_reg_n_5_[44] ;
  wire \B_V_data_1_payload_A_reg_n_5_[45] ;
  wire \B_V_data_1_payload_A_reg_n_5_[46] ;
  wire \B_V_data_1_payload_A_reg_n_5_[47] ;
  wire \B_V_data_1_payload_A_reg_n_5_[4] ;
  wire \B_V_data_1_payload_A_reg_n_5_[5] ;
  wire \B_V_data_1_payload_A_reg_n_5_[6] ;
  wire \B_V_data_1_payload_A_reg_n_5_[7] ;
  wire \B_V_data_1_payload_A_reg_n_5_[8] ;
  wire \B_V_data_1_payload_A_reg_n_5_[9] ;
  wire \B_V_data_1_payload_B_reg_n_5_[0] ;
  wire \B_V_data_1_payload_B_reg_n_5_[10] ;
  wire \B_V_data_1_payload_B_reg_n_5_[11] ;
  wire \B_V_data_1_payload_B_reg_n_5_[12] ;
  wire \B_V_data_1_payload_B_reg_n_5_[13] ;
  wire \B_V_data_1_payload_B_reg_n_5_[14] ;
  wire \B_V_data_1_payload_B_reg_n_5_[15] ;
  wire \B_V_data_1_payload_B_reg_n_5_[16] ;
  wire \B_V_data_1_payload_B_reg_n_5_[17] ;
  wire \B_V_data_1_payload_B_reg_n_5_[18] ;
  wire \B_V_data_1_payload_B_reg_n_5_[19] ;
  wire \B_V_data_1_payload_B_reg_n_5_[1] ;
  wire \B_V_data_1_payload_B_reg_n_5_[20] ;
  wire \B_V_data_1_payload_B_reg_n_5_[21] ;
  wire \B_V_data_1_payload_B_reg_n_5_[22] ;
  wire \B_V_data_1_payload_B_reg_n_5_[23] ;
  wire \B_V_data_1_payload_B_reg_n_5_[24] ;
  wire \B_V_data_1_payload_B_reg_n_5_[25] ;
  wire \B_V_data_1_payload_B_reg_n_5_[26] ;
  wire \B_V_data_1_payload_B_reg_n_5_[27] ;
  wire \B_V_data_1_payload_B_reg_n_5_[28] ;
  wire \B_V_data_1_payload_B_reg_n_5_[29] ;
  wire \B_V_data_1_payload_B_reg_n_5_[2] ;
  wire \B_V_data_1_payload_B_reg_n_5_[30] ;
  wire \B_V_data_1_payload_B_reg_n_5_[31] ;
  wire \B_V_data_1_payload_B_reg_n_5_[32] ;
  wire \B_V_data_1_payload_B_reg_n_5_[33] ;
  wire \B_V_data_1_payload_B_reg_n_5_[34] ;
  wire \B_V_data_1_payload_B_reg_n_5_[35] ;
  wire \B_V_data_1_payload_B_reg_n_5_[36] ;
  wire \B_V_data_1_payload_B_reg_n_5_[37] ;
  wire \B_V_data_1_payload_B_reg_n_5_[38] ;
  wire \B_V_data_1_payload_B_reg_n_5_[39] ;
  wire \B_V_data_1_payload_B_reg_n_5_[3] ;
  wire \B_V_data_1_payload_B_reg_n_5_[40] ;
  wire \B_V_data_1_payload_B_reg_n_5_[41] ;
  wire \B_V_data_1_payload_B_reg_n_5_[42] ;
  wire \B_V_data_1_payload_B_reg_n_5_[43] ;
  wire \B_V_data_1_payload_B_reg_n_5_[44] ;
  wire \B_V_data_1_payload_B_reg_n_5_[45] ;
  wire \B_V_data_1_payload_B_reg_n_5_[46] ;
  wire \B_V_data_1_payload_B_reg_n_5_[47] ;
  wire \B_V_data_1_payload_B_reg_n_5_[4] ;
  wire \B_V_data_1_payload_B_reg_n_5_[5] ;
  wire \B_V_data_1_payload_B_reg_n_5_[6] ;
  wire \B_V_data_1_payload_B_reg_n_5_[7] ;
  wire \B_V_data_1_payload_B_reg_n_5_[8] ;
  wire \B_V_data_1_payload_B_reg_n_5_[9] ;
  wire B_V_data_1_sel_rd_i_1__2_n_5;
  wire B_V_data_1_sel_rd_reg_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_5;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__4_n_5 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire [0:0]D;
  wire [1:0]Q;
  wire RSTC;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_done;
  wire ap_start;
  wire grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID;
  wire [47:0]m_axis_video_TDATA;
  wire m_axis_video_TREADY;
  wire m_axis_video_TREADY_int_regslice;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[47]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [10]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [11]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [12]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [13]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [14]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [15]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [16]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [17]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [18]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [19]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [20]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [21]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [22]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [23]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [24]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [25]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [26]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [27]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [28]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [29]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [30]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [31]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [32]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [33]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[33] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [34]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[34] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [35]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [36]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[36] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [37]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[37] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [38]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[38] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [39]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[39] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [40]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[40] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [41]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[41] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [42]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[42] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [43]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[43] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [44]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[44] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [45]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[45] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [46]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[46] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [47]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[47] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [4]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [5]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [6]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [7]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [8]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_A_reg[47]_0 [9]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[47]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [10]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [11]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [12]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [13]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [14]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [15]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [16]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [17]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [18]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [19]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [20]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [21]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [22]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [23]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [24]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [25]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [26]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [27]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [28]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [29]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [30]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [31]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [32]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [33]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[33] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [34]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[34] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [35]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [36]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[36] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [37]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[37] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [38]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[38] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [39]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[39] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [40]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[40] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [41]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[41] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [42]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[42] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [43]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[43] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [44]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[44] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [45]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[45] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [46]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[46] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [47]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[47] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [4]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [5]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [6]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [7]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [8]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[47]_0 [9]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__2
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(m_axis_video_TREADY),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(B_V_data_1_sel_rd_i_1__2_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__2_n_5),
        .Q(B_V_data_1_sel_rd_reg_n_5),
        .R(RSTC));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(m_axis_video_TREADY_int_regslice),
        .I1(grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(RSTC));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT4 #(
    .INIT(16'hAECC)) 
    \B_V_data_1_state[0]_i_1__4 
       (.I0(grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(m_axis_video_TREADY),
        .I3(m_axis_video_TREADY_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(m_axis_video_TREADY),
        .I1(grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID),
        .I2(m_axis_video_TREADY_int_regslice),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__4_n_5 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(RSTC));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(m_axis_video_TREADY_int_regslice),
        .R(RSTC));
  LUT6 #(
    .INIT(64'hF444FFFF44444444)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(m_axis_video_TREADY_int_regslice),
        .I3(m_axis_video_TREADY),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .I5(Q[1]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT4 #(
    .INIT(16'h0888)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(Q[1]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(m_axis_video_TREADY),
        .I3(m_axis_video_TREADY_int_regslice),
        .O(\ap_CS_fsm_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    int_ap_start_i_2
       (.I0(Q[1]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(m_axis_video_TREADY),
        .I3(m_axis_video_TREADY_int_regslice),
        .O(ap_done));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[10]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[11]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[12]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[13]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[14]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[15]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[16]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[17]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[18]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[19]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[20]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[21]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[22]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[23]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[24]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[24] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[24] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[24]));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[25]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[25] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[25] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[25]));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[26]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[26] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[26] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[26]));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[27]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[27] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[27] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[27]));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[28]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[28] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[28] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[28]));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[29]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[29] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[29] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[29]));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[30]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[30] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[30] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[30]));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[31]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[31] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[31] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[31]));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[32]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[32] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[32] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[32]));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[33]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[33] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[33] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[33]));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[34]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[34] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[34] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[34]));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[35]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[35] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[35] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[35]));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[36]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[36] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[36] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[36]));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[37]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[37] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[37] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[37]));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[38]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[38] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[38] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[38]));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[39]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[39] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[39] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[39]));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[40]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[40] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[40] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[40]));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[41]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[41] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[41] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[41]));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[42]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[42] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[42] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[42]));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[43]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[43] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[43] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[43]));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[44]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[44] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[44] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[44]));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[45]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[45] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[45] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[45]));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[46]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[46] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[46] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[46]));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[47]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[47] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[47] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[47]));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[8]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[9]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .I2(B_V_data_1_sel_rd_reg_n_5),
        .O(m_axis_video_TDATA[9]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_regslice_both" *) 
module design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both_1
   (\B_V_data_1_state_reg[1]_0 ,
    s_axis_video_TVALID_int_regslice,
    \axi_data_V_5_fu_106_reg[47] ,
    \B_V_data_1_payload_B_reg[47]_0 ,
    RSTC,
    ap_clk,
    \axi_data_V_fu_108_reg[47] ,
    \axi_data_V_fu_108_reg[0] ,
    \axi_data_V_5_fu_106_reg[0] ,
    \axi_data_V_5_fu_106_reg[47]_0 ,
    \B_V_data_1_state_reg[0]_0 ,
    s_axis_video_TVALID,
    s_axis_video_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output s_axis_video_TVALID_int_regslice;
  output [47:0]\axi_data_V_5_fu_106_reg[47] ;
  output [47:0]\B_V_data_1_payload_B_reg[47]_0 ;
  input RSTC;
  input ap_clk;
  input [47:0]\axi_data_V_fu_108_reg[47] ;
  input \axi_data_V_fu_108_reg[0] ;
  input \axi_data_V_5_fu_106_reg[0] ;
  input [47:0]\axi_data_V_5_fu_106_reg[47]_0 ;
  input \B_V_data_1_state_reg[0]_0 ;
  input s_axis_video_TVALID;
  input [47:0]s_axis_video_TDATA;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_5_[0] ;
  wire \B_V_data_1_payload_A_reg_n_5_[10] ;
  wire \B_V_data_1_payload_A_reg_n_5_[11] ;
  wire \B_V_data_1_payload_A_reg_n_5_[12] ;
  wire \B_V_data_1_payload_A_reg_n_5_[13] ;
  wire \B_V_data_1_payload_A_reg_n_5_[14] ;
  wire \B_V_data_1_payload_A_reg_n_5_[15] ;
  wire \B_V_data_1_payload_A_reg_n_5_[16] ;
  wire \B_V_data_1_payload_A_reg_n_5_[17] ;
  wire \B_V_data_1_payload_A_reg_n_5_[18] ;
  wire \B_V_data_1_payload_A_reg_n_5_[19] ;
  wire \B_V_data_1_payload_A_reg_n_5_[1] ;
  wire \B_V_data_1_payload_A_reg_n_5_[20] ;
  wire \B_V_data_1_payload_A_reg_n_5_[21] ;
  wire \B_V_data_1_payload_A_reg_n_5_[22] ;
  wire \B_V_data_1_payload_A_reg_n_5_[23] ;
  wire \B_V_data_1_payload_A_reg_n_5_[24] ;
  wire \B_V_data_1_payload_A_reg_n_5_[25] ;
  wire \B_V_data_1_payload_A_reg_n_5_[26] ;
  wire \B_V_data_1_payload_A_reg_n_5_[27] ;
  wire \B_V_data_1_payload_A_reg_n_5_[28] ;
  wire \B_V_data_1_payload_A_reg_n_5_[29] ;
  wire \B_V_data_1_payload_A_reg_n_5_[2] ;
  wire \B_V_data_1_payload_A_reg_n_5_[30] ;
  wire \B_V_data_1_payload_A_reg_n_5_[31] ;
  wire \B_V_data_1_payload_A_reg_n_5_[32] ;
  wire \B_V_data_1_payload_A_reg_n_5_[33] ;
  wire \B_V_data_1_payload_A_reg_n_5_[34] ;
  wire \B_V_data_1_payload_A_reg_n_5_[35] ;
  wire \B_V_data_1_payload_A_reg_n_5_[36] ;
  wire \B_V_data_1_payload_A_reg_n_5_[37] ;
  wire \B_V_data_1_payload_A_reg_n_5_[38] ;
  wire \B_V_data_1_payload_A_reg_n_5_[39] ;
  wire \B_V_data_1_payload_A_reg_n_5_[3] ;
  wire \B_V_data_1_payload_A_reg_n_5_[40] ;
  wire \B_V_data_1_payload_A_reg_n_5_[41] ;
  wire \B_V_data_1_payload_A_reg_n_5_[42] ;
  wire \B_V_data_1_payload_A_reg_n_5_[43] ;
  wire \B_V_data_1_payload_A_reg_n_5_[44] ;
  wire \B_V_data_1_payload_A_reg_n_5_[45] ;
  wire \B_V_data_1_payload_A_reg_n_5_[46] ;
  wire \B_V_data_1_payload_A_reg_n_5_[47] ;
  wire \B_V_data_1_payload_A_reg_n_5_[4] ;
  wire \B_V_data_1_payload_A_reg_n_5_[5] ;
  wire \B_V_data_1_payload_A_reg_n_5_[6] ;
  wire \B_V_data_1_payload_A_reg_n_5_[7] ;
  wire \B_V_data_1_payload_A_reg_n_5_[8] ;
  wire \B_V_data_1_payload_A_reg_n_5_[9] ;
  wire [47:0]\B_V_data_1_payload_B_reg[47]_0 ;
  wire \B_V_data_1_payload_B_reg_n_5_[0] ;
  wire \B_V_data_1_payload_B_reg_n_5_[10] ;
  wire \B_V_data_1_payload_B_reg_n_5_[11] ;
  wire \B_V_data_1_payload_B_reg_n_5_[12] ;
  wire \B_V_data_1_payload_B_reg_n_5_[13] ;
  wire \B_V_data_1_payload_B_reg_n_5_[14] ;
  wire \B_V_data_1_payload_B_reg_n_5_[15] ;
  wire \B_V_data_1_payload_B_reg_n_5_[16] ;
  wire \B_V_data_1_payload_B_reg_n_5_[17] ;
  wire \B_V_data_1_payload_B_reg_n_5_[18] ;
  wire \B_V_data_1_payload_B_reg_n_5_[19] ;
  wire \B_V_data_1_payload_B_reg_n_5_[1] ;
  wire \B_V_data_1_payload_B_reg_n_5_[20] ;
  wire \B_V_data_1_payload_B_reg_n_5_[21] ;
  wire \B_V_data_1_payload_B_reg_n_5_[22] ;
  wire \B_V_data_1_payload_B_reg_n_5_[23] ;
  wire \B_V_data_1_payload_B_reg_n_5_[24] ;
  wire \B_V_data_1_payload_B_reg_n_5_[25] ;
  wire \B_V_data_1_payload_B_reg_n_5_[26] ;
  wire \B_V_data_1_payload_B_reg_n_5_[27] ;
  wire \B_V_data_1_payload_B_reg_n_5_[28] ;
  wire \B_V_data_1_payload_B_reg_n_5_[29] ;
  wire \B_V_data_1_payload_B_reg_n_5_[2] ;
  wire \B_V_data_1_payload_B_reg_n_5_[30] ;
  wire \B_V_data_1_payload_B_reg_n_5_[31] ;
  wire \B_V_data_1_payload_B_reg_n_5_[32] ;
  wire \B_V_data_1_payload_B_reg_n_5_[33] ;
  wire \B_V_data_1_payload_B_reg_n_5_[34] ;
  wire \B_V_data_1_payload_B_reg_n_5_[35] ;
  wire \B_V_data_1_payload_B_reg_n_5_[36] ;
  wire \B_V_data_1_payload_B_reg_n_5_[37] ;
  wire \B_V_data_1_payload_B_reg_n_5_[38] ;
  wire \B_V_data_1_payload_B_reg_n_5_[39] ;
  wire \B_V_data_1_payload_B_reg_n_5_[3] ;
  wire \B_V_data_1_payload_B_reg_n_5_[40] ;
  wire \B_V_data_1_payload_B_reg_n_5_[41] ;
  wire \B_V_data_1_payload_B_reg_n_5_[42] ;
  wire \B_V_data_1_payload_B_reg_n_5_[43] ;
  wire \B_V_data_1_payload_B_reg_n_5_[44] ;
  wire \B_V_data_1_payload_B_reg_n_5_[45] ;
  wire \B_V_data_1_payload_B_reg_n_5_[46] ;
  wire \B_V_data_1_payload_B_reg_n_5_[47] ;
  wire \B_V_data_1_payload_B_reg_n_5_[4] ;
  wire \B_V_data_1_payload_B_reg_n_5_[5] ;
  wire \B_V_data_1_payload_B_reg_n_5_[6] ;
  wire \B_V_data_1_payload_B_reg_n_5_[7] ;
  wire \B_V_data_1_payload_B_reg_n_5_[8] ;
  wire \B_V_data_1_payload_B_reg_n_5_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__1_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__2_n_5;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__3_n_5 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire RSTC;
  wire ap_clk;
  wire \axi_data_V_5_fu_106_reg[0] ;
  wire [47:0]\axi_data_V_5_fu_106_reg[47] ;
  wire [47:0]\axi_data_V_5_fu_106_reg[47]_0 ;
  wire \axi_data_V_fu_108_reg[0] ;
  wire [47:0]\axi_data_V_fu_108_reg[47] ;
  wire [47:0]s_axis_video_TDATA;
  wire s_axis_video_TVALID;
  wire s_axis_video_TVALID_int_regslice;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[47]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(s_axis_video_TVALID_int_regslice),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[10]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[11]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[12]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[13]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[14]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[15]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[16]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[17]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[18]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[19]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[20]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[21]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[22]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[23]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[24]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[25]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[26]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[27]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[28]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[29]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[30]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[31]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[32]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[33]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[33] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[34]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[34] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[35]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[36]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[36] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[37]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[37] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[38]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[38] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[39]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[39] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[40]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[40] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[41]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[41] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[42]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[42] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[43]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[43] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[44]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[44] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[45]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[45] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[46]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[46] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[47]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[47] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[8]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[9]),
        .Q(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[47]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(s_axis_video_TVALID_int_regslice),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[10]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[11]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[12]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[13]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[14]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[15]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[16]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[17]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[18]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[19]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[20]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[21]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[22]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[23]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[24]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[25]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[26]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[27]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[28]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[29]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[30]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[31]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[32]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[33]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[33] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[34]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[34] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[35]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[36]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[36] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[37]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[37] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[38]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[38] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[39]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[39] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[40]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[40] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[41]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[41] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[42]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[42] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[43]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[43] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[44]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[44] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[45]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[45] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[46]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[46] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[47]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[47] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[8]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[9]),
        .Q(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(s_axis_video_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__1_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_5),
        .Q(B_V_data_1_sel),
        .R(RSTC));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__2
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(s_axis_video_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__2_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__2_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(RSTC));
  LUT4 #(
    .INIT(16'hD8F8)) 
    \B_V_data_1_state[0]_i_1__3 
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(s_axis_video_TVALID),
        .I2(s_axis_video_TVALID_int_regslice),
        .I3(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1__3_n_5 ));
  LUT4 #(
    .INIT(16'hDFDD)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(s_axis_video_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(s_axis_video_TVALID),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__3_n_5 ),
        .Q(s_axis_video_TVALID_int_regslice),
        .R(RSTC));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(RSTC));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [0]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [0]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[10]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [10]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [10]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[11]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [11]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [11]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[12]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [12]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [12]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[13]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [13]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [13]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[14]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [14]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [14]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[15]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [15]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [15]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[16]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [16]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [16]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[17]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [17]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [17]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[18]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [18]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [18]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[19]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [19]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [19]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [1]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [1]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[20]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [20]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [20]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[21]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [21]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [21]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[22]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [22]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [22]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[23]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [23]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [23]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[24]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[24] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[24] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [24]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [24]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[25]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[25] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[25] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [25]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [25]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[26]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[26] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[26] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [26]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [26]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[27]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[27] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[27] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [27]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [27]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[28]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[28] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[28] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [28]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [28]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[29]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[29] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[29] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [29]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [29]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [2]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [2]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[30]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[30] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[30] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [30]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [30]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[31]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[31] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[31] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [31]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [31]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[32]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[32] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[32] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [32]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [32]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[33]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[33] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[33] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [33]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [33]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[34]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[34] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[34] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [34]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [34]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[35]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[35] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[35] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [35]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [35]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[36]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[36] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[36] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [36]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [36]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[37]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[37] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[37] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [37]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [37]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[38]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[38] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[38] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [38]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [38]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[39]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[39] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[39] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [39]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [39]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [3]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [3]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[40]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[40] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[40] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [40]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [40]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[41]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[41] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[41] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [41]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [41]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[42]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[42] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[42] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [42]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [42]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[43]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[43] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[43] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [43]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [43]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[44]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[44] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[44] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [44]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [44]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[45]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[45] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[45] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [45]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [45]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[46]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[46] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[46] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [46]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [46]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[47]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[47] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[47] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [47]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [47]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [4]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [4]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [5]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [5]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [6]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [6]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [7]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [7]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[8]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [8]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [8]));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \axi_data_V_5_fu_106[9]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .I2(B_V_data_1_sel),
        .I3(\axi_data_V_5_fu_106_reg[0] ),
        .I4(\axi_data_V_5_fu_106_reg[47]_0 [9]),
        .O(\B_V_data_1_payload_B_reg[47]_0 [9]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[0]_i_1 
       (.I0(\axi_data_V_fu_108_reg[47] [0]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[0] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[0] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [0]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[10]_i_1 
       (.I0(\axi_data_V_fu_108_reg[47] [10]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[10] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[10] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [10]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[11]_i_1 
       (.I0(\axi_data_V_fu_108_reg[47] [11]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[11] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[11] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [11]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[12]_i_1 
       (.I0(\axi_data_V_fu_108_reg[47] [12]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[12] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[12] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [12]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[13]_i_1 
       (.I0(\axi_data_V_fu_108_reg[47] [13]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[13] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[13] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [13]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[14]_i_1 
       (.I0(\axi_data_V_fu_108_reg[47] [14]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[14] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[14] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [14]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[15]_i_1 
       (.I0(\axi_data_V_fu_108_reg[47] [15]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[15] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[15] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [15]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[16]_i_1 
       (.I0(\axi_data_V_fu_108_reg[47] [16]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[16] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[16] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [16]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[17]_i_1 
       (.I0(\axi_data_V_fu_108_reg[47] [17]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[17] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[17] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [17]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[18]_i_1 
       (.I0(\axi_data_V_fu_108_reg[47] [18]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[18] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[18] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [18]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[19]_i_1 
       (.I0(\axi_data_V_fu_108_reg[47] [19]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[19] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[19] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [19]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[1]_i_1 
       (.I0(\axi_data_V_fu_108_reg[47] [1]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[1] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[1] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [1]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[20]_i_1 
       (.I0(\axi_data_V_fu_108_reg[47] [20]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[20] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[20] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [20]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[21]_i_1 
       (.I0(\axi_data_V_fu_108_reg[47] [21]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[21] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[21] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [21]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[22]_i_1 
       (.I0(\axi_data_V_fu_108_reg[47] [22]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[22] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[22] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [22]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[23]_i_1 
       (.I0(\axi_data_V_fu_108_reg[47] [23]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[23] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[23] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [23]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[24]_i_1 
       (.I0(\axi_data_V_fu_108_reg[47] [24]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[24] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[24] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [24]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[25]_i_1 
       (.I0(\axi_data_V_fu_108_reg[47] [25]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[25] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[25] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [25]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[26]_i_1 
       (.I0(\axi_data_V_fu_108_reg[47] [26]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[26] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[26] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [26]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[27]_i_1 
       (.I0(\axi_data_V_fu_108_reg[47] [27]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[27] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[27] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [27]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[28]_i_1 
       (.I0(\axi_data_V_fu_108_reg[47] [28]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[28] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[28] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [28]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[29]_i_1 
       (.I0(\axi_data_V_fu_108_reg[47] [29]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[29] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[29] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [29]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[2]_i_1 
       (.I0(\axi_data_V_fu_108_reg[47] [2]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[2] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[2] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [2]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[30]_i_1 
       (.I0(\axi_data_V_fu_108_reg[47] [30]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[30] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[30] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [30]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[31]_i_1 
       (.I0(\axi_data_V_fu_108_reg[47] [31]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[31] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[31] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [31]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[32]_i_1 
       (.I0(\axi_data_V_fu_108_reg[47] [32]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[32] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[32] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [32]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[33]_i_1 
       (.I0(\axi_data_V_fu_108_reg[47] [33]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[33] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[33] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [33]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[34]_i_1 
       (.I0(\axi_data_V_fu_108_reg[47] [34]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[34] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[34] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [34]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[35]_i_1 
       (.I0(\axi_data_V_fu_108_reg[47] [35]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[35] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[35] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [35]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[36]_i_1 
       (.I0(\axi_data_V_fu_108_reg[47] [36]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[36] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[36] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [36]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[37]_i_1 
       (.I0(\axi_data_V_fu_108_reg[47] [37]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[37] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[37] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [37]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[38]_i_1 
       (.I0(\axi_data_V_fu_108_reg[47] [38]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[38] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[38] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [38]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[39]_i_1 
       (.I0(\axi_data_V_fu_108_reg[47] [39]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[39] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[39] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [39]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[3]_i_1 
       (.I0(\axi_data_V_fu_108_reg[47] [3]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[3] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[3] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [3]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[40]_i_1 
       (.I0(\axi_data_V_fu_108_reg[47] [40]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[40] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[40] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [40]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[41]_i_1 
       (.I0(\axi_data_V_fu_108_reg[47] [41]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[41] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[41] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [41]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[42]_i_1 
       (.I0(\axi_data_V_fu_108_reg[47] [42]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[42] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[42] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [42]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[43]_i_1 
       (.I0(\axi_data_V_fu_108_reg[47] [43]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[43] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[43] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [43]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[44]_i_1 
       (.I0(\axi_data_V_fu_108_reg[47] [44]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[44] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[44] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [44]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[45]_i_1 
       (.I0(\axi_data_V_fu_108_reg[47] [45]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[45] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[45] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [45]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[46]_i_1 
       (.I0(\axi_data_V_fu_108_reg[47] [46]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[46] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[46] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [46]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[47]_i_2 
       (.I0(\axi_data_V_fu_108_reg[47] [47]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[47] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[47] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [47]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[4]_i_1 
       (.I0(\axi_data_V_fu_108_reg[47] [4]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[4] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[4] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [4]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[5]_i_1 
       (.I0(\axi_data_V_fu_108_reg[47] [5]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[5] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[5] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [5]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[6]_i_1 
       (.I0(\axi_data_V_fu_108_reg[47] [6]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[6] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[6] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [6]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[7]_i_1 
       (.I0(\axi_data_V_fu_108_reg[47] [7]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[7] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[7] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [7]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[8]_i_1 
       (.I0(\axi_data_V_fu_108_reg[47] [8]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[8] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[8] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [8]));
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \axi_data_V_fu_108[9]_i_1 
       (.I0(\axi_data_V_fu_108_reg[47] [9]),
        .I1(\axi_data_V_fu_108_reg[0] ),
        .I2(\B_V_data_1_payload_B_reg_n_5_[9] ),
        .I3(\B_V_data_1_payload_A_reg_n_5_[9] ),
        .I4(B_V_data_1_sel),
        .O(\axi_data_V_5_fu_106_reg[47] [9]));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_regslice_both" *) 
module design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both__parameterized1
   (m_axis_video_TLAST,
    RSTC,
    ap_clk,
    ap_rst_n,
    m_axis_video_TREADY,
    grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID,
    grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TLAST);
  output [0:0]m_axis_video_TLAST;
  input RSTC;
  input ap_clk;
  input ap_rst_n;
  input m_axis_video_TREADY;
  input grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID;
  input grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TLAST;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__2_n_5 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__2_n_5 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__4_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_5;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_5 ;
  wire \B_V_data_1_state_reg_n_5_[0] ;
  wire \B_V_data_1_state_reg_n_5_[1] ;
  wire RSTC;
  wire ap_clk;
  wire ap_rst_n;
  wire grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TLAST;
  wire grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1__2 
       (.I0(grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__2_n_5 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__2_n_5 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1__2 
       (.I0(grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__2_n_5 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__2_n_5 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__4
       (.I0(\B_V_data_1_state_reg_n_5_[0] ),
        .I1(m_axis_video_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__4_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__4_n_5),
        .Q(B_V_data_1_sel),
        .R(RSTC));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(\B_V_data_1_state_reg_n_5_[1] ),
        .I1(grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(RSTC));
  LUT5 #(
    .INIT(32'hC8C80888)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(\B_V_data_1_state_reg_n_5_[0] ),
        .I1(ap_rst_n),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(m_axis_video_TREADY),
        .I4(grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID),
        .O(\B_V_data_1_state[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \B_V_data_1_state[1]_i_1__3 
       (.I0(m_axis_video_TREADY),
        .I1(grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_5 ),
        .Q(\B_V_data_1_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_5_[1] ),
        .R(RSTC));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_video_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(m_axis_video_TLAST));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_regslice_both" *) 
module design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both__parameterized1_0
   (m_axis_video_TUSER,
    RSTC,
    ap_clk,
    ap_rst_n,
    m_axis_video_TREADY,
    grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID,
    grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TUSER);
  output [0:0]m_axis_video_TUSER;
  input RSTC;
  input ap_clk;
  input ap_rst_n;
  input m_axis_video_TREADY;
  input grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID;
  input grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TUSER;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__1_n_5 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__1_n_5 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__3_n_5;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_5;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_5 ;
  wire \B_V_data_1_state_reg_n_5_[0] ;
  wire \B_V_data_1_state_reg_n_5_[1] ;
  wire RSTC;
  wire ap_clk;
  wire ap_rst_n;
  wire grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TUSER;
  wire grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1__1 
       (.I0(grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__1_n_5 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__1_n_5 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1__1 
       (.I0(grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__1_n_5 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__1_n_5 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__3
       (.I0(\B_V_data_1_state_reg_n_5_[0] ),
        .I1(m_axis_video_TREADY),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__3_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__3_n_5),
        .Q(B_V_data_1_sel),
        .R(RSTC));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(\B_V_data_1_state_reg_n_5_[1] ),
        .I1(grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(RSTC));
  LUT5 #(
    .INIT(32'hC8C80888)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(\B_V_data_1_state_reg_n_5_[0] ),
        .I1(ap_rst_n),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(m_axis_video_TREADY),
        .I4(grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID),
        .O(\B_V_data_1_state[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \B_V_data_1_state[1]_i_1__2 
       (.I0(m_axis_video_TREADY),
        .I1(grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_5 ),
        .Q(\B_V_data_1_state_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_5_[1] ),
        .R(RSTC));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_video_TUSER[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(m_axis_video_TUSER));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_regslice_both" *) 
module design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both__parameterized1_2
   (\axi_last_V_2_reg_138_reg[0] ,
    \B_V_data_1_payload_B_reg[0]_0 ,
    s_axis_video_TLAST_int_regslice,
    RSTC,
    ap_clk,
    axi_last_V_2_reg_138,
    \axi_last_V_fu_112_reg[0] ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg,
    s_axis_video_TVALID_int_regslice,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_last_V_out,
    B_V_data_1_sel_rd_reg_0,
    s_axis_video_TVALID,
    s_axis_video_TLAST);
  output \axi_last_V_2_reg_138_reg[0] ;
  output \B_V_data_1_payload_B_reg[0]_0 ;
  output s_axis_video_TLAST_int_regslice;
  input RSTC;
  input ap_clk;
  input axi_last_V_2_reg_138;
  input \axi_last_V_fu_112_reg[0] ;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg;
  input s_axis_video_TVALID_int_regslice;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_last_V_out;
  input B_V_data_1_sel_rd_reg_0;
  input s_axis_video_TVALID;
  input [0:0]s_axis_video_TLAST;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__0_n_5 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__0_n_5 ;
  wire \B_V_data_1_payload_B_reg[0]_0 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_5;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__4_n_5;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__1_n_5 ;
  wire \B_V_data_1_state_reg_n_5_[0] ;
  wire \B_V_data_1_state_reg_n_5_[1] ;
  wire RSTC;
  wire ap_clk;
  wire axi_last_V_2_reg_138;
  wire \axi_last_V_2_reg_138_reg[0] ;
  wire \axi_last_V_fu_112_reg[0] ;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_last_V_out;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TVALID;
  wire s_axis_video_TVALID_int_regslice;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1__0 
       (.I0(s_axis_video_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__0_n_5 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__0_n_5 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1__0 
       (.I0(s_axis_video_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__0_n_5 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__0_n_5 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1
       (.I0(\B_V_data_1_state_reg_n_5_[0] ),
        .I1(B_V_data_1_sel_rd_reg_0),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_5),
        .Q(B_V_data_1_sel),
        .R(RSTC));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__4
       (.I0(\B_V_data_1_state_reg_n_5_[1] ),
        .I1(s_axis_video_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__4_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__4_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(RSTC));
  LUT4 #(
    .INIT(16'hD8F8)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(\B_V_data_1_state_reg_n_5_[1] ),
        .I1(s_axis_video_TVALID),
        .I2(\B_V_data_1_state_reg_n_5_[0] ),
        .I3(B_V_data_1_sel_rd_reg_0),
        .O(\B_V_data_1_state[0]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hDFDD)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(\B_V_data_1_state_reg_n_5_[0] ),
        .I1(B_V_data_1_sel_rd_reg_0),
        .I2(s_axis_video_TVALID),
        .I3(\B_V_data_1_state_reg_n_5_[1] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_5 ),
        .Q(\B_V_data_1_state_reg_n_5_[0] ),
        .R(RSTC));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_5_[1] ),
        .R(RSTC));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_V_4_reg_97[0]_i_2 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(s_axis_video_TLAST_int_regslice));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_last_V_fu_112[0]_i_1 
       (.I0(axi_last_V_2_reg_138),
        .I1(\axi_last_V_fu_112_reg[0] ),
        .I2(B_V_data_1_payload_B),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A),
        .O(\axi_last_V_2_reg_138_reg[0] ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \axi_last_V_fu_46[0]_i_1 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .I3(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg),
        .I4(s_axis_video_TVALID_int_regslice),
        .I5(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_last_V_out),
        .O(\B_V_data_1_payload_B_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_regslice_both" *) 
module design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both__parameterized1_3
   (ap_done_reg1,
    \B_V_data_1_payload_A_reg[0]_0 ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg_reg,
    RSTC,
    ap_clk,
    s_axis_video_TVALID_int_regslice,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg,
    ap_done_cache,
    SR,
    B_V_data_1_sel_rd_reg_0,
    s_axis_video_TVALID,
    s_axis_video_TUSER);
  output ap_done_reg1;
  output \B_V_data_1_payload_A_reg[0]_0 ;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg_reg;
  input RSTC;
  input ap_clk;
  input s_axis_video_TVALID_int_regslice;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg;
  input ap_done_cache;
  input [0:0]SR;
  input B_V_data_1_sel_rd_reg_0;
  input s_axis_video_TVALID;
  input [0:0]s_axis_video_TUSER;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_5 ;
  wire \B_V_data_1_payload_A_reg[0]_0 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_5 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_5;
  wire B_V_data_1_sel_rd_reg_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__3_n_5;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__2_n_5 ;
  wire \B_V_data_1_state_reg_n_5_[0] ;
  wire \B_V_data_1_state_reg_n_5_[1] ;
  wire RSTC;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_reg1;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg_reg;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire s_axis_video_TVALID_int_regslice;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(s_axis_video_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1_n_5 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_5 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(s_axis_video_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_5_[1] ),
        .I3(\B_V_data_1_state_reg_n_5_[0] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_5 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_5 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(\B_V_data_1_state_reg_n_5_[0] ),
        .I1(B_V_data_1_sel_rd_reg_0),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_5));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_5),
        .Q(B_V_data_1_sel),
        .R(RSTC));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__3
       (.I0(\B_V_data_1_state_reg_n_5_[1] ),
        .I1(s_axis_video_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__3_n_5));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__3_n_5),
        .Q(B_V_data_1_sel_wr),
        .R(RSTC));
  LUT4 #(
    .INIT(16'hD8F8)) 
    \B_V_data_1_state[0]_i_1__2 
       (.I0(\B_V_data_1_state_reg_n_5_[1] ),
        .I1(s_axis_video_TVALID),
        .I2(\B_V_data_1_state_reg_n_5_[0] ),
        .I3(B_V_data_1_sel_rd_reg_0),
        .O(\B_V_data_1_state[0]_i_1__2_n_5 ));
  LUT4 #(
    .INIT(16'hDFDD)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(\B_V_data_1_state_reg_n_5_[0] ),
        .I1(B_V_data_1_sel_rd_reg_0),
        .I2(s_axis_video_TVALID),
        .I3(\B_V_data_1_state_reg_n_5_[1] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__2_n_5 ),
        .Q(\B_V_data_1_state_reg_n_5_[0] ),
        .R(RSTC));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_5_[1] ),
        .R(RSTC));
  LUT5 #(
    .INIT(32'hE2000000)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(B_V_data_1_payload_A),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_B),
        .I3(s_axis_video_TVALID_int_regslice),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg),
        .O(ap_done_reg1));
  LUT6 #(
    .INIT(64'hE200FFFFE2000000)) 
    ap_done_cache_i_1
       (.I0(B_V_data_1_payload_A),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_B),
        .I3(s_axis_video_TVALID_int_regslice),
        .I4(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg),
        .I5(ap_done_cache),
        .O(\B_V_data_1_payload_A_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2A222AAA)) 
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg_i_1
       (.I0(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg),
        .I1(s_axis_video_TVALID_int_regslice),
        .I2(B_V_data_1_payload_B),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A),
        .I5(SR),
        .O(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg_reg));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0
   (start_for_MultiPixStream2AXIvideo_U0_full_n,
    MultiPixStream2AXIvideo_U0_ap_start,
    ap_clk,
    internal_empty_n_reg_0,
    ap_rst_n,
    tpgForeground_U0_ap_start,
    start_once_reg,
    RSTC,
    E);
  output start_for_MultiPixStream2AXIvideo_U0_full_n;
  output MultiPixStream2AXIvideo_U0_ap_start;
  input ap_clk;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input tpgForeground_U0_ap_start;
  input start_once_reg;
  input RSTC;
  input [0:0]E;

  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire RSTC;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__3_n_5;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__3_n_5;
  wire internal_full_n_i_2__0_n_5;
  wire \mOutPtr[0]_i_1__3_n_5 ;
  wire \mOutPtr[1]_i_2__0_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire tpgForeground_U0_ap_start;

  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__3
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(internal_empty_n_reg_0),
        .I3(internal_full_n_i_2__0_n_5),
        .I4(MultiPixStream2AXIvideo_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_5),
        .Q(MultiPixStream2AXIvideo_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(internal_full_n_i_2__0_n_5),
        .I5(internal_empty_n_reg_0),
        .O(internal_full_n_i_1__3_n_5));
  LUT3 #(
    .INIT(8'h08)) 
    internal_full_n_i_2__0
       (.I0(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I1(tpgForeground_U0_ap_start),
        .I2(start_once_reg),
        .O(internal_full_n_i_2__0_n_5));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_5),
        .Q(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_5 ));
  LUT6 #(
    .INIT(64'h8AAA755575558AAA)) 
    \mOutPtr[1]_i_2__0 
       (.I0(internal_empty_n_reg_0),
        .I1(start_once_reg),
        .I2(tpgForeground_U0_ap_start),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(\mOutPtr_reg_n_5_[0] ),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_2__0_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__3_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(RSTC));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__0_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(RSTC));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_start_for_tpgForeground_U0
   (start_for_tpgForeground_U0_full_n,
    tpgForeground_U0_ap_start,
    ap_clk,
    \mOutPtr_reg[1]_0 ,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    ap_rst_n,
    start_once_reg,
    grp_v_tpgHlsDataFlow_fu_331_ap_start_reg,
    \mOutPtr_reg[0]_0 ,
    RSTC);
  output start_for_tpgForeground_U0_full_n;
  output tpgForeground_U0_ap_start;
  input ap_clk;
  input \mOutPtr_reg[1]_0 ;
  input internal_empty_n_reg_0;
  input internal_empty_n_reg_1;
  input ap_rst_n;
  input start_once_reg;
  input grp_v_tpgHlsDataFlow_fu_331_ap_start_reg;
  input \mOutPtr_reg[0]_0 ;
  input RSTC;

  wire RSTC;
  wire ap_clk;
  wire ap_rst_n;
  wire grp_v_tpgHlsDataFlow_fu_331_ap_start_reg;
  wire internal_empty_n_i_1__1_n_5;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__1_n_5;
  wire \mOutPtr[0]_i_1__2_n_5 ;
  wire \mOutPtr[1]_i_1__0_n_5 ;
  wire \mOutPtr[1]_i_2_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire start_for_tpgForeground_U0_full_n;
  wire start_once_reg;
  wire tpgForeground_U0_ap_start;

  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__1
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(internal_empty_n_reg_0),
        .I3(internal_empty_n_reg_1),
        .I4(tpgForeground_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_5),
        .Q(tpgForeground_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(start_for_tpgForeground_U0_full_n),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .I3(\mOutPtr_reg_n_5_[0] ),
        .I4(internal_empty_n_reg_1),
        .I5(internal_empty_n_reg_0),
        .O(internal_full_n_i_1__1_n_5));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_5),
        .Q(start_for_tpgForeground_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_5 ));
  LUT5 #(
    .INIT(32'hFFDF0020)) 
    \mOutPtr[1]_i_1__0 
       (.I0(start_for_tpgForeground_U0_full_n),
        .I1(start_once_reg),
        .I2(grp_v_tpgHlsDataFlow_fu_331_ap_start_reg),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(internal_empty_n_reg_0),
        .O(\mOutPtr[1]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_2 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_2_n_5 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__0_n_5 ),
        .D(\mOutPtr[0]_i_1__2_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .S(RSTC));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__0_n_5 ),
        .D(\mOutPtr[1]_i_2_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .S(RSTC));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground
   (\icmp_ln1404_1_reg_530_reg[0] ,
    DI,
    grp_tpgPatternCheckerBoard_fu_1385_ap_return_3,
    grp_tpgPatternCheckerBoard_fu_1385_ap_return_0,
    \q1_reg[6] ,
    \q0_reg[6] ,
    \q0_reg[7] ,
    \q1_reg[2] ,
    \q0_reg[2] ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0,
    ap_enable_reg_pp0_iter12_reg,
    \int_width_reg[15] ,
    \icmp_ln520_reg_4037_pp0_iter11_reg_reg[0] ,
    ap_enable_reg_pp0_iter13_reg,
    \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0] ,
    outpix_val_V_50_reg_4444,
    outpix_val_V_23_reg_4449,
    ap_ce_reg_reg,
    \trunc_ln320_reg_4408_reg[7] ,
    \or_ln1592_reg_1259_reg[0]_0 ,
    D,
    Q,
    \ap_CS_fsm_reg[1]_0 ,
    \y_fu_206_reg[15]_0 ,
    \trunc_ln518_reg_1186_reg[3]_0 ,
    \trunc_ln518_reg_1186_reg[4]_0 ,
    \trunc_ln518_reg_1186_reg[5]_0 ,
    \y_3_reg_1179_reg[7]_0 ,
    \y_3_reg_1179_reg[6]_0 ,
    start_once_reg,
    \x_4_reg_4018_pp0_iter8_reg_reg[15]__0 ,
    \rSerie_V_reg[27] ,
    \rSerie_V_reg[4]__0 ,
    outpix_val_V_51_reg_4329_pp0_iter12_reg,
    \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[7]__0 ,
    ap_enable_reg_pp0_iter12_reg_0,
    \y_3_reg_1179_reg[15]_0 ,
    \xCount_V_7_reg[6] ,
    S,
    \yCount_V_2_reg[8] ,
    \ap_return_int_reg_reg[7] ,
    \xCount_V_1_reg[9] ,
    \yCount_V_3_reg[9] ,
    \xCount_V_2_reg[9] ,
    \xCount_V_reg[9] ,
    \yCount_V_reg[9] ,
    \xCount_V_3_reg[9] ,
    ap_enable_reg_pp0_iter13_reg_0,
    \ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[2] ,
    \trunc_ln320_reg_4408_reg[3] ,
    \rampVal_loc_0_fu_298_reg[7]_0 ,
    \or_ln1592_reg_1259_reg[0]_1 ,
    \trunc_ln320_reg_4408_reg[1] ,
    \ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[2] ,
    \trunc_ln320_reg_4408_reg[5] ,
    \trunc_ln320_reg_4408_reg[6] ,
    \q0_reg[5] ,
    \x_4_reg_4018_pp0_iter10_reg_reg[15] ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_2,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_3,
    \zonePlateVDelta_loc_0_fu_274_reg[14]_0 ,
    \xBar_V_1_loc_0_fu_290_reg[10]_0 ,
    \rampStart_load_reg_1167_reg[4]_0 ,
    \rampStart_load_reg_1167_reg[0]_0 ,
    \rampStart_load_reg_1167_reg[5]_0 ,
    \rampStart_load_reg_1167_reg[4]_1 ,
    \rampStart_load_reg_1167_reg[6]_0 ,
    \rampStart_load_reg_1167_reg[7]_0 ,
    \rampVal_3_loc_0_fu_302_reg[6]_0 ,
    \add_ln1488_reg_1244_reg[6]_0 ,
    \add_ln1488_reg_1244_reg[0]_0 ,
    \add_ln1488_reg_1244_reg[7]_0 ,
    \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[1]__0 ,
    \add_ln1488_reg_1244_reg[1]_0 ,
    \gSerie_V_reg[0] ,
    \zonePlateVDelta_loc_0_fu_274_reg[15]_0 ,
    \x_4_reg_4018_pp0_iter10_reg_reg[15]_0 ,
    \x_4_reg_4018_pp0_iter10_reg_reg[15]_1 ,
    \xBar_V_1_loc_0_fu_290_reg[7]_0 ,
    \xBar_V_1_loc_0_fu_290_reg[6]_0 ,
    \xBar_V_1_loc_0_fu_290_reg[6]_1 ,
    \xBar_V_loc_0_fu_286_reg[7]_0 ,
    \xBar_V_loc_0_fu_286_reg[10]_0 ,
    \xBar_V_loc_0_fu_286_reg[6]_0 ,
    \xBar_V_loc_0_fu_286_reg[6]_1 ,
    \rampVal_3_loc_0_fu_302_reg[2]_0 ,
    \rampVal_3_loc_0_fu_302_reg[3]_0 ,
    \rampStart_load_reg_1167_reg[2]_0 ,
    \rampStart_load_reg_1167_reg[1]_0 ,
    \add_ln1488_reg_1244_reg[1]_1 ,
    \hdata_loc_0_fu_266_reg[3]_0 ,
    \hdata_loc_0_fu_266_reg[2]_0 ,
    \add_ln1488_reg_1244_reg[7]_1 ,
    \add_ln1488_reg_1244_reg[6]_1 ,
    \add_ln1488_reg_1244_reg[5]_0 ,
    \add_ln1488_reg_1244_reg[4]_0 ,
    \add_ln1488_reg_1244_reg[3]_0 ,
    \add_ln1488_reg_1244_reg[2]_0 ,
    \ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[6] ,
    \x_4_reg_4018_pp0_iter10_reg_reg[15]_2 ,
    \x_4_reg_4018_pp0_iter10_reg_reg[15]_3 ,
    shiftReg_ce,
    \ap_CS_fsm_reg[3]_0 ,
    ap_sync_reg_tpgBackground_U0_ap_ready_reg,
    ap_sync_tpgBackground_U0_ap_ready,
    \y_fu_206_reg[15]_1 ,
    \or_ln1592_reg_1259_reg[0]_2 ,
    \trunc_ln320_reg_4408_reg[1]_0 ,
    \trunc_ln320_reg_4408_reg[4] ,
    \trunc_ln320_reg_4408_reg[3]_0 ,
    \trunc_ln320_reg_4408_reg[4]_0 ,
    \trunc_ln320_reg_4408_reg[7]_0 ,
    \int_bckgndId_reg[0] ,
    \rampVal_3_loc_0_fu_302_reg[0]_0 ,
    internal_empty_n_reg,
    \q0_reg[7]_0 ,
    \q1_reg[7] ,
    \q1_reg[0] ,
    \q1_reg[0]_0 ,
    \p_0_0_0_0_0242373_lcssa386_fu_210_reg[7]_0 ,
    \ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[0] ,
    in,
    \p_0_3_0_0_0248379_lcssa395_fu_222_reg[7]_0 ,
    \ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[7] ,
    q0,
    q1,
    RSTC,
    ap_clk,
    CO,
    icmp_ln1428_fu_264_p2,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181,
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[4] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[3] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[2] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[0] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7] ,
    E,
    C,
    icmp_ln1072_fu_1750_p2,
    icmp_ln1072_8_fu_1804_p2,
    \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[0] ,
    \rampStart_reg[7]_0 ,
    \rampStart_reg[7]_1 ,
    \cmp35_not_reg_1224_reg[0]_0 ,
    \ult_reg_1229_reg[0]_0 ,
    ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
    \rampVal_3_loc_0_fu_302_reg[7]_0 ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_loc_1_out_o_ap_vld,
    \icmp_ln1285_reg_4073_reg[0] ,
    \hdata_loc_0_fu_266_reg[0]_0 ,
    \rampVal_2_flag_1_fu_474_reg[0] ,
    grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg_reg,
    \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4] ,
    q4_reg,
    grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg_reg,
    grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_reg,
    grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_reg_0,
    \xCount_V_6_reg[7] ,
    \icmp_ln1064_2_reg_566_reg[0] ,
    \xCount_V_7_reg[7] ,
    \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0] ,
    \xCount_V_6_reg[1] ,
    \xCount_V_6_reg[1]_0 ,
    \or_ln1064_reg_557_reg[0] ,
    \xCount_V_7_reg[9] ,
    \ap_return_int_reg_reg[9] ,
    \xCount_V_7_reg[9]_0 ,
    \xCount_V_7_reg[9]_1 ,
    \xCount_V_7_reg[9]_2 ,
    \xCount_V_7_reg[8]_i_2 ,
    \icmp_ln520_reg_4037_reg[0] ,
    \xCount_V_7[8]_i_12 ,
    \ap_CS_fsm[2]_i_2 ,
    \yCount_V_2_reg[0] ,
    \yCount_V_2_reg[0]_0 ,
    \yCount_V_2_reg[0]_1 ,
    \q0_reg[0]_inv ,
    \q1_reg[0]_inv ,
    \xCount_V_1_reg[7] ,
    \xCount_V_1_reg[9]_0 ,
    g0_b0_i_2,
    \q1_reg[0]_inv_0 ,
    \xCount_V_2_reg[7] ,
    \xCount_V_2_reg[9]_0 ,
    \xCount_V_1_reg[9]_i_5 ,
    \xCount_V_reg[0] ,
    \hBarSel_0_reg[0] ,
    \xCount_V_reg[7] ,
    \xCount_V_reg[9]_0 ,
    \vBarSel_reg[2]_i_4 ,
    \yCount_V_reg[0] ,
    \xCount_V_3_reg[7] ,
    \xCount_V_3_reg[9]_0 ,
    cmp106_fu_386_p2,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1 ,
    ap_rst_n,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_1 ,
    bckgndYUV_full_n,
    srcYUV_empty_n,
    \trunc_ln320_reg_4408_reg[1]_1 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[7] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[3] ,
    \rampVal_reg[0]_0 ,
    add_ln1298_fu_1708_p2,
    \zonePlateVDelta_reg[15]_0 ,
    \sub_ln229_reg_4129_reg[10] ,
    \outpix_val_V_6_fu_486_reg[7] ,
    \outpix_val_V_11_fu_506_reg[0] ,
    \rampVal_3_new_0_fu_306_reg[0]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3_0 ,
    \zonePlateVDelta_reg[15]_i_2 ,
    \or_ln691_2_reg_4394_reg[0]_i_3 ,
    \or_ln691_2_reg_4394_reg[0]_i_4 ,
    \sub_ln229_reg_4129_reg[10]_0 ,
    \sub_ln229_reg_4129_reg[10]_1 ,
    \sub_ln229_1_reg_4138_reg[10] ,
    \or_ln691_2_reg_4394_reg[0] ,
    \or_ln691_2_reg_4394_reg[0]_0 ,
    \or_ln691_6_reg_4401_reg[0] ,
    \or_ln691_6_reg_4401_reg[0]_0 ,
    \sub_ln229_1_reg_4138_reg[10]_0 ,
    \hBarSel_0_2_reg[2]_0 ,
    \hBarSel_1_2_reg[1]_0 ,
    \hBarSel_0_2_reg[0]_0 ,
    start_for_tpgForeground_U0_full_n,
    grp_v_tpgHlsDataFlow_fu_331_ap_start_reg,
    \y_fu_206_reg[0]_0 ,
    \rampVal_2_loc_0_fu_258_reg[1]_0 ,
    \hdata_loc_0_fu_266_reg[3]_1 ,
    \rampStart_reg[0]_0 ,
    \cmp35_not_reg_1224_reg[0]_1 ,
    \ult_reg_1229_reg[0]_1 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[6] ,
    \icmp_ln1050_reg_4081_reg[0] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[4] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[7] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[7] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996_reg[6] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[7] ,
    out);
  output \icmp_ln1404_1_reg_530_reg[0] ;
  output [3:0]DI;
  output [0:0]grp_tpgPatternCheckerBoard_fu_1385_ap_return_3;
  output [0:0]grp_tpgPatternCheckerBoard_fu_1385_ap_return_0;
  output \q1_reg[6] ;
  output \q0_reg[6] ;
  output \q0_reg[7] ;
  output \q1_reg[2] ;
  output \q0_reg[2] ;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0;
  output ap_enable_reg_pp0_iter12_reg;
  output [0:0]\int_width_reg[15] ;
  output \icmp_ln520_reg_4037_pp0_iter11_reg_reg[0] ;
  output ap_enable_reg_pp0_iter13_reg;
  output \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0] ;
  output [0:0]outpix_val_V_50_reg_4444;
  output [0:0]outpix_val_V_23_reg_4449;
  output [0:0]ap_ce_reg_reg;
  output \trunc_ln320_reg_4408_reg[7] ;
  output \or_ln1592_reg_1259_reg[0]_0 ;
  output [3:0]D;
  output [6:0]Q;
  output [0:0]\ap_CS_fsm_reg[1]_0 ;
  output [15:0]\y_fu_206_reg[15]_0 ;
  output \trunc_ln518_reg_1186_reg[3]_0 ;
  output \trunc_ln518_reg_1186_reg[4]_0 ;
  output \trunc_ln518_reg_1186_reg[5]_0 ;
  output \y_3_reg_1179_reg[7]_0 ;
  output \y_3_reg_1179_reg[6]_0 ;
  output start_once_reg;
  output [14:0]\x_4_reg_4018_pp0_iter8_reg_reg[15]__0 ;
  output [8:0]\rSerie_V_reg[27] ;
  output [1:0]\rSerie_V_reg[4]__0 ;
  output [7:0]outpix_val_V_51_reg_4329_pp0_iter12_reg;
  output [5:0]\outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[7]__0 ;
  output ap_enable_reg_pp0_iter12_reg_0;
  output [7:0]\y_3_reg_1179_reg[15]_0 ;
  output [2:0]\xCount_V_7_reg[6] ;
  output [0:0]S;
  output [8:0]\yCount_V_2_reg[8] ;
  output [3:0]\ap_return_int_reg_reg[7] ;
  output [9:0]\xCount_V_1_reg[9] ;
  output [9:0]\yCount_V_3_reg[9] ;
  output [9:0]\xCount_V_2_reg[9] ;
  output [9:0]\xCount_V_reg[9] ;
  output [9:0]\yCount_V_reg[9] ;
  output [9:0]\xCount_V_3_reg[9] ;
  output [0:0]ap_enable_reg_pp0_iter13_reg_0;
  output \ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[2] ;
  output \trunc_ln320_reg_4408_reg[3] ;
  output [7:0]\rampVal_loc_0_fu_298_reg[7]_0 ;
  output \or_ln1592_reg_1259_reg[0]_1 ;
  output \trunc_ln320_reg_4408_reg[1] ;
  output \ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[2] ;
  output \trunc_ln320_reg_4408_reg[5] ;
  output \trunc_ln320_reg_4408_reg[6] ;
  output [0:0]\q0_reg[5] ;
  output [14:0]\x_4_reg_4018_pp0_iter10_reg_reg[15] ;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_2;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_3;
  output [14:0]\zonePlateVDelta_loc_0_fu_274_reg[14]_0 ;
  output [10:0]\xBar_V_1_loc_0_fu_290_reg[10]_0 ;
  output \rampStart_load_reg_1167_reg[4]_0 ;
  output [0:0]\rampStart_load_reg_1167_reg[0]_0 ;
  output \rampStart_load_reg_1167_reg[5]_0 ;
  output \rampStart_load_reg_1167_reg[4]_1 ;
  output \rampStart_load_reg_1167_reg[6]_0 ;
  output \rampStart_load_reg_1167_reg[7]_0 ;
  output \rampVal_3_loc_0_fu_302_reg[6]_0 ;
  output \add_ln1488_reg_1244_reg[6]_0 ;
  output [0:0]\add_ln1488_reg_1244_reg[0]_0 ;
  output \add_ln1488_reg_1244_reg[7]_0 ;
  output \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[1]__0 ;
  output \add_ln1488_reg_1244_reg[1]_0 ;
  output [0:0]\gSerie_V_reg[0] ;
  output [0:0]\zonePlateVDelta_loc_0_fu_274_reg[15]_0 ;
  output [6:0]\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 ;
  output [6:0]\x_4_reg_4018_pp0_iter10_reg_reg[15]_1 ;
  output [0:0]\xBar_V_1_loc_0_fu_290_reg[7]_0 ;
  output [1:0]\xBar_V_1_loc_0_fu_290_reg[6]_0 ;
  output [2:0]\xBar_V_1_loc_0_fu_290_reg[6]_1 ;
  output [0:0]\xBar_V_loc_0_fu_286_reg[7]_0 ;
  output [10:0]\xBar_V_loc_0_fu_286_reg[10]_0 ;
  output [1:0]\xBar_V_loc_0_fu_286_reg[6]_0 ;
  output [2:0]\xBar_V_loc_0_fu_286_reg[6]_1 ;
  output \rampVal_3_loc_0_fu_302_reg[2]_0 ;
  output \rampVal_3_loc_0_fu_302_reg[3]_0 ;
  output \rampStart_load_reg_1167_reg[2]_0 ;
  output \rampStart_load_reg_1167_reg[1]_0 ;
  output \add_ln1488_reg_1244_reg[1]_1 ;
  output \hdata_loc_0_fu_266_reg[3]_0 ;
  output \hdata_loc_0_fu_266_reg[2]_0 ;
  output \add_ln1488_reg_1244_reg[7]_1 ;
  output \add_ln1488_reg_1244_reg[6]_1 ;
  output \add_ln1488_reg_1244_reg[5]_0 ;
  output \add_ln1488_reg_1244_reg[4]_0 ;
  output \add_ln1488_reg_1244_reg[3]_0 ;
  output \add_ln1488_reg_1244_reg[2]_0 ;
  output [1:0]\ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[6] ;
  output [6:0]\x_4_reg_4018_pp0_iter10_reg_reg[15]_2 ;
  output [6:0]\x_4_reg_4018_pp0_iter10_reg_reg[15]_3 ;
  output shiftReg_ce;
  output [0:0]\ap_CS_fsm_reg[3]_0 ;
  output ap_sync_reg_tpgBackground_U0_ap_ready_reg;
  output ap_sync_tpgBackground_U0_ap_ready;
  output \y_fu_206_reg[15]_1 ;
  output \or_ln1592_reg_1259_reg[0]_2 ;
  output \trunc_ln320_reg_4408_reg[1]_0 ;
  output \trunc_ln320_reg_4408_reg[4] ;
  output \trunc_ln320_reg_4408_reg[3]_0 ;
  output \trunc_ln320_reg_4408_reg[4]_0 ;
  output \trunc_ln320_reg_4408_reg[7]_0 ;
  output \int_bckgndId_reg[0] ;
  output \rampVal_3_loc_0_fu_302_reg[0]_0 ;
  output [0:0]internal_empty_n_reg;
  output [7:0]\q0_reg[7]_0 ;
  output [5:0]\q1_reg[7] ;
  output [0:0]\q1_reg[0] ;
  output [0:0]\q1_reg[0]_0 ;
  output [5:0]\p_0_0_0_0_0242373_lcssa386_fu_210_reg[7]_0 ;
  output [0:0]\ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[0] ;
  output [47:0]in;
  output [7:0]\p_0_3_0_0_0248379_lcssa395_fu_222_reg[7]_0 ;
  output [0:0]\ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[7] ;
  output [5:0]q0;
  output [5:0]q1;
  input RSTC;
  input ap_clk;
  input [0:0]CO;
  input icmp_ln1428_fu_264_p2;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[4] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[3] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[2] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[0] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7] ;
  input [0:0]E;
  input [15:0]C;
  input icmp_ln1072_fu_1750_p2;
  input icmp_ln1072_8_fu_1804_p2;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[0] ;
  input [7:0]\rampStart_reg[7]_0 ;
  input [6:0]\rampStart_reg[7]_1 ;
  input [7:0]\cmp35_not_reg_1224_reg[0]_0 ;
  input [7:0]\ult_reg_1229_reg[0]_0 ;
  input ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out;
  input \rampVal_3_loc_0_fu_302_reg[7]_0 ;
  input grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_loc_1_out_o_ap_vld;
  input \icmp_ln1285_reg_4073_reg[0] ;
  input \hdata_loc_0_fu_266_reg[0]_0 ;
  input \rampVal_2_flag_1_fu_474_reg[0] ;
  input grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg_reg;
  input [1:0]\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4] ;
  input q4_reg;
  input grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg_reg;
  input grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_reg;
  input grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_reg_0;
  input [1:0]\xCount_V_6_reg[7] ;
  input [0:0]\icmp_ln1064_2_reg_566_reg[0] ;
  input [1:0]\xCount_V_7_reg[7] ;
  input [0:0]\ap_phi_reg_pp0_iter1_empty_reg_90_reg[0] ;
  input \xCount_V_6_reg[1] ;
  input \xCount_V_6_reg[1]_0 ;
  input \or_ln1064_reg_557_reg[0] ;
  input \xCount_V_7_reg[9] ;
  input [9:0]\ap_return_int_reg_reg[9] ;
  input \xCount_V_7_reg[9]_0 ;
  input \xCount_V_7_reg[9]_1 ;
  input \xCount_V_7_reg[9]_2 ;
  input \xCount_V_7_reg[8]_i_2 ;
  input [15:0]\icmp_ln520_reg_4037_reg[0] ;
  input \xCount_V_7[8]_i_12 ;
  input [3:0]\ap_CS_fsm[2]_i_2 ;
  input \yCount_V_2_reg[0] ;
  input \yCount_V_2_reg[0]_0 ;
  input \yCount_V_2_reg[0]_1 ;
  input [0:0]\q0_reg[0]_inv ;
  input [0:0]\q1_reg[0]_inv ;
  input [7:0]\xCount_V_1_reg[7] ;
  input [0:0]\xCount_V_1_reg[9]_0 ;
  input [7:0]g0_b0_i_2;
  input [2:0]\q1_reg[0]_inv_0 ;
  input [7:0]\xCount_V_2_reg[7] ;
  input [0:0]\xCount_V_2_reg[9]_0 ;
  input \xCount_V_1_reg[9]_i_5 ;
  input [0:0]\xCount_V_reg[0] ;
  input [0:0]\hBarSel_0_reg[0] ;
  input [7:0]\xCount_V_reg[7] ;
  input [0:0]\xCount_V_reg[9]_0 ;
  input [7:0]\vBarSel_reg[2]_i_4 ;
  input [2:0]\yCount_V_reg[0] ;
  input [7:0]\xCount_V_3_reg[7] ;
  input [0:0]\xCount_V_3_reg[9]_0 ;
  input cmp106_fu_386_p2;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_2 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_2 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1 ;
  input ap_rst_n;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_2 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_1 ;
  input bckgndYUV_full_n;
  input srcYUV_empty_n;
  input \trunc_ln320_reg_4408_reg[1]_1 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0 ;
  input [1:0]\ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[7] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[3] ;
  input \rampVal_reg[0]_0 ;
  input [15:0]add_ln1298_fu_1708_p2;
  input [15:0]\zonePlateVDelta_reg[15]_0 ;
  input [10:0]\sub_ln229_reg_4129_reg[10] ;
  input \outpix_val_V_6_fu_486_reg[7] ;
  input \outpix_val_V_11_fu_506_reg[0] ;
  input \rampVal_3_new_0_fu_306_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3_0 ;
  input [0:0]\zonePlateVDelta_reg[15]_i_2 ;
  input [13:0]\or_ln691_2_reg_4394_reg[0]_i_3 ;
  input [13:0]\or_ln691_2_reg_4394_reg[0]_i_4 ;
  input [3:0]\sub_ln229_reg_4129_reg[10]_0 ;
  input [0:0]\sub_ln229_reg_4129_reg[10]_1 ;
  input [0:0]\sub_ln229_1_reg_4138_reg[10] ;
  input [0:0]\or_ln691_2_reg_4394_reg[0] ;
  input [0:0]\or_ln691_2_reg_4394_reg[0]_0 ;
  input [0:0]\or_ln691_6_reg_4401_reg[0] ;
  input [0:0]\or_ln691_6_reg_4401_reg[0]_0 ;
  input [10:0]\sub_ln229_1_reg_4138_reg[10]_0 ;
  input \hBarSel_0_2_reg[2]_0 ;
  input \hBarSel_1_2_reg[1]_0 ;
  input \hBarSel_0_2_reg[0]_0 ;
  input start_for_tpgForeground_U0_full_n;
  input grp_v_tpgHlsDataFlow_fu_331_ap_start_reg;
  input \y_fu_206_reg[0]_0 ;
  input \rampVal_2_loc_0_fu_258_reg[1]_0 ;
  input \hdata_loc_0_fu_266_reg[3]_1 ;
  input \rampStart_reg[0]_0 ;
  input [15:0]\cmp35_not_reg_1224_reg[0]_1 ;
  input [15:0]\ult_reg_1229_reg[0]_1 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[6] ;
  input \icmp_ln1050_reg_4081_reg[0] ;
  input [2:0]\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[4] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[7] ;
  input [5:0]\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7] ;
  input [0:0]\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[7] ;
  input [5:0]\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6] ;
  input [2:0]\ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996_reg[6] ;
  input [1:0]\ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[7] ;
  input [47:0]out;

  wire [15:0]C;
  wire [0:0]CO;
  wire [3:0]D;
  wire [3:0]DI;
  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [0:0]E;
  wire [6:0]Q;
  wire RSTC;
  wire [0:0]S;
  wire [8:8]add_ln1236_1_fu_1676_p2;
  wire [8:8]add_ln1236_fu_1664_p2;
  wire [8:8]add_ln1240_1_fu_1670_p2;
  wire [8:8]add_ln1240_3_fu_1682_p2;
  wire [15:0]add_ln1296_fu_1696_p2;
  wire [15:0]add_ln1298_fu_1708_p2;
  wire [7:0]add_ln1488_fu_874_p2;
  wire add_ln1488_fu_874_p2_carry_i_1_n_5;
  wire add_ln1488_fu_874_p2_carry_i_2_n_5;
  wire add_ln1488_fu_874_p2_carry_i_3_n_5;
  wire add_ln1488_fu_874_p2_carry_i_4_n_5;
  wire add_ln1488_fu_874_p2_carry_i_5_n_5;
  wire add_ln1488_fu_874_p2_carry_i_6_n_5;
  wire add_ln1488_fu_874_p2_carry_i_7_n_5;
  wire add_ln1488_fu_874_p2_carry_i_8_n_5;
  wire add_ln1488_fu_874_p2_carry_n_10;
  wire add_ln1488_fu_874_p2_carry_n_11;
  wire add_ln1488_fu_874_p2_carry_n_12;
  wire add_ln1488_fu_874_p2_carry_n_6;
  wire add_ln1488_fu_874_p2_carry_n_7;
  wire add_ln1488_fu_874_p2_carry_n_8;
  wire add_ln1488_fu_874_p2_carry_n_9;
  wire [7:0]add_ln1488_reg_1244;
  wire [0:0]\add_ln1488_reg_1244_reg[0]_0 ;
  wire \add_ln1488_reg_1244_reg[1]_0 ;
  wire \add_ln1488_reg_1244_reg[1]_1 ;
  wire \add_ln1488_reg_1244_reg[2]_0 ;
  wire \add_ln1488_reg_1244_reg[3]_0 ;
  wire \add_ln1488_reg_1244_reg[4]_0 ;
  wire \add_ln1488_reg_1244_reg[5]_0 ;
  wire \add_ln1488_reg_1244_reg[6]_0 ;
  wire \add_ln1488_reg_1244_reg[6]_1 ;
  wire \add_ln1488_reg_1244_reg[7]_0 ;
  wire \add_ln1488_reg_1244_reg[7]_1 ;
  wire [7:0]add_ln705_fu_815_p2;
  wire add_ln705_fu_815_p2_carry_i_1_n_5;
  wire add_ln705_fu_815_p2_carry_n_10;
  wire add_ln705_fu_815_p2_carry_n_11;
  wire add_ln705_fu_815_p2_carry_n_12;
  wire add_ln705_fu_815_p2_carry_n_6;
  wire add_ln705_fu_815_p2_carry_n_7;
  wire add_ln705_fu_815_p2_carry_n_8;
  wire add_ln705_fu_815_p2_carry_n_9;
  wire and_ln1292_reg_4077;
  wire \and_ln1292_reg_4077[0]_i_1_n_5 ;
  wire [3:0]\ap_CS_fsm[2]_i_2 ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[3]_0 ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire [4:0]ap_NS_fsm;
  wire ap_NS_fsm15_out;
  wire [0:0]ap_ce_reg_reg;
  wire ap_clk;
  wire ap_done_cache_i_1_n_5;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter12_reg;
  wire ap_enable_reg_pp0_iter12_reg_0;
  wire ap_enable_reg_pp0_iter13_reg;
  wire [0:0]ap_enable_reg_pp0_iter13_reg_0;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_loop_exit_ready_pp0_iter14_reg;
  wire [0:0]\ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[0] ;
  wire \ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[2] ;
  wire \ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[2] ;
  wire [0:0]\ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[7] ;
  wire [1:0]\ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[6] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2 ;
  wire [5:0]\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7] ;
  wire ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_1 ;
  wire [5:0]\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1 ;
  wire [0:0]\ap_phi_reg_pp0_iter1_empty_reg_90_reg[0] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[3] ;
  wire [2:0]\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[4] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[7] ;
  wire ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181;
  wire [1:0]\ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[7] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[0] ;
  wire [1:0]\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0 ;
  wire [0:0]\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[7] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[0] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[2] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[3] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[4] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0 ;
  wire [2:0]\ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996_reg[6] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[6] ;
  wire [1:0]\ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[7] ;
  wire [3:0]\ap_return_int_reg_reg[7] ;
  wire [9:0]\ap_return_int_reg_reg[9] ;
  wire ap_rst_n;
  wire ap_sync_reg_tpgBackground_U0_ap_ready_reg;
  wire ap_sync_tpgBackground_U0_ap_ready;
  wire bckgndYUV_full_n;
  wire cmp106_fu_386_p2;
  wire cmp11_i_fu_859_p2;
  wire cmp11_i_reg_1239;
  wire \cmp11_i_reg_1239[0]_i_2_n_5 ;
  wire \cmp11_i_reg_1239[0]_i_3_n_5 ;
  wire \cmp11_i_reg_1239[0]_i_4_n_5 ;
  wire cmp35_not_fu_800_p2;
  wire cmp35_not_fu_800_p2_carry_i_10_n_5;
  wire cmp35_not_fu_800_p2_carry_i_11_n_5;
  wire cmp35_not_fu_800_p2_carry_i_12_n_5;
  wire cmp35_not_fu_800_p2_carry_i_13_n_5;
  wire cmp35_not_fu_800_p2_carry_i_14_n_5;
  wire cmp35_not_fu_800_p2_carry_i_15_n_5;
  wire cmp35_not_fu_800_p2_carry_i_16_n_5;
  wire cmp35_not_fu_800_p2_carry_i_9_n_5;
  wire cmp35_not_fu_800_p2_carry_n_10;
  wire cmp35_not_fu_800_p2_carry_n_11;
  wire cmp35_not_fu_800_p2_carry_n_12;
  wire cmp35_not_fu_800_p2_carry_n_6;
  wire cmp35_not_fu_800_p2_carry_n_7;
  wire cmp35_not_fu_800_p2_carry_n_8;
  wire cmp35_not_fu_800_p2_carry_n_9;
  wire cmp35_not_reg_1224;
  wire [7:0]\cmp35_not_reg_1224_reg[0]_0 ;
  wire [15:0]\cmp35_not_reg_1224_reg[0]_1 ;
  wire \flow_control_loop_pipe_sequential_init_U/ap_done_cache ;
  wire [7:0]g0_b0_i_2;
  wire [0:0]\gSerie_V_reg[0] ;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_2;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_3;
  wire [2:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hBarSel_0_2;
  wire [2:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hBarSel_1_2;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_flag_1_out;
  wire [7:1]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_new_1_out;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_193;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_212;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_213;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_274;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_309;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_310;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_311;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_312;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_313;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_314;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_315;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_316;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_317;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_318;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_319;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_320;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_337;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_37;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_38;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_386;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_388;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_39;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_391;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_396;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_398;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_40;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_400;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_402;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_405;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_41;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_410;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_411;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_412;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_413;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_414;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_415;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_416;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_417;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_418;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_419;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_42;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_420;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_421;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_422;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_423;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_424;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_425;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_426;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_427;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_428;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_429;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_43;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_430;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_431;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_432;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_433;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_434;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_435;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_436;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_437;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_438;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_439;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_44;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_440;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_441;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_442;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_443;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_444;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_445;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_446;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_447;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_448;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_449;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_45;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_450;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_451;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_452;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_453;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_454;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_455;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_456;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_457;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_458;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_459;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_46;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_460;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_461;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_462;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_47;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_471;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_472;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_473;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_474;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_475;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_476;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_477;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_478;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_479;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_48;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_480;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_481;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_482;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_483;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_484;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_485;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_488;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_49;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_495;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_496;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_50;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_500;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_51;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_52;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_525;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_526;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_527;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_528;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_529;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_53;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_530;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_531;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_532;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_533;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_534;
  wire [7:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_10_out;
  wire [7:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_11_out;
  wire [7:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_6_out;
  wire [7:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_7_out;
  wire [7:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_8_out;
  wire [7:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_9_out;
  wire [7:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_flag_1_out;
  wire [7:1]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_new_1_out;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_flag_1_out;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_loc_1_out_o_ap_vld;
  wire [6:1]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_new_1_out;
  wire [15:8]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr;
  wire [15:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta;
  wire [0:0]grp_tpgPatternCheckerBoard_fu_1385_ap_return_0;
  wire [0:0]grp_tpgPatternCheckerBoard_fu_1385_ap_return_3;
  wire grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg;
  wire grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg_i_1_n_5;
  wire grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg_reg;
  wire grp_tpgPatternCrossHatch_fu_1369_ap_start_reg;
  wire grp_tpgPatternCrossHatch_fu_1369_ap_start_reg_i_1_n_5;
  wire grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg;
  wire grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_i_1_n_5;
  wire grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_reg;
  wire grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_reg_0;
  wire \grp_tpgPatternTartanColorBars_fu_1413/icmp_ln1336_1_fu_263_p2 ;
  wire \grp_tpgPatternTartanColorBars_fu_1413/icmp_ln1336_fu_251_p2 ;
  wire grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg;
  wire grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg_i_1_n_5;
  wire grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg_reg;
  wire grp_v_tpgHlsDataFlow_fu_331_ap_start_reg;
  wire [2:0]hBarSel_0_2;
  wire hBarSel_0_20;
  wire \hBarSel_0_2_reg[0]_0 ;
  wire \hBarSel_0_2_reg[2]_0 ;
  wire [2:0]hBarSel_0_4_loc_0_fu_294;
  wire [0:0]\hBarSel_0_reg[0] ;
  wire [2:0]hBarSel_1_2;
  wire hBarSel_1_20;
  wire \hBarSel_1_2_reg[1]_0 ;
  wire [2:0]hBarSel_1_4_loc_0_fu_282;
  wire [7:0]hdata;
  wire hdata0;
  wire hdata_flag_0_reg_418;
  wire \hdata_flag_0_reg_418_reg_n_5_[0] ;
  wire \hdata_flag_1_fu_478[0]_i_1_n_5 ;
  wire [7:0]hdata_loc_0_fu_266;
  wire \hdata_loc_0_fu_266_reg[0]_0 ;
  wire \hdata_loc_0_fu_266_reg[2]_0 ;
  wire \hdata_loc_0_fu_266_reg[3]_0 ;
  wire \hdata_loc_0_fu_266_reg[3]_1 ;
  wire [7:0]hdata_new_0_fu_270;
  wire hdata_new_0_fu_2700;
  wire \icmp_ln1050_reg_4081_reg[0] ;
  wire [0:0]\icmp_ln1064_2_reg_566_reg[0] ;
  wire icmp_ln1072_8_fu_1804_p2;
  wire icmp_ln1072_fu_1750_p2;
  wire \icmp_ln1285_reg_4073_reg[0] ;
  wire \icmp_ln1336_1_reg_599[0]_i_2_n_5 ;
  wire \icmp_ln1336_1_reg_599[0]_i_3_n_5 ;
  wire \icmp_ln1336_1_reg_599[0]_i_4_n_5 ;
  wire \icmp_ln1336_1_reg_599[0]_i_5_n_5 ;
  wire \icmp_ln1336_1_reg_599[0]_i_6_n_5 ;
  wire \icmp_ln1404_1_reg_530_reg[0] ;
  wire icmp_ln1428_fu_264_p2;
  wire icmp_ln1592_1_fu_886_p2;
  wire icmp_ln1592_1_reg_1254;
  wire \icmp_ln1592_2_reg_1264[0]_i_1_n_5 ;
  wire \icmp_ln1592_2_reg_1264_reg_n_5_[0] ;
  wire icmp_ln1592_fu_879_p2;
  wire icmp_ln1592_reg_1249;
  wire \icmp_ln520_reg_4037_pp0_iter11_reg_reg[0] ;
  wire \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0] ;
  wire icmp_ln520_reg_4037_pp0_iter7_reg;
  wire icmp_ln520_reg_4037_pp0_iter8_reg;
  wire icmp_ln520_reg_4037_pp0_iter9_reg;
  wire [15:0]\icmp_ln520_reg_4037_reg[0] ;
  wire [47:0]in;
  wire \int_bckgndId_reg[0] ;
  wire [0:0]\int_width_reg[15] ;
  wire [0:0]internal_empty_n_reg;
  wire \or_ln1064_reg_557_reg[0] ;
  wire or_ln1592_fu_893_p2;
  wire \or_ln1592_reg_1259_reg[0]_0 ;
  wire \or_ln1592_reg_1259_reg[0]_1 ;
  wire \or_ln1592_reg_1259_reg[0]_2 ;
  wire [0:0]\or_ln691_2_reg_4394_reg[0] ;
  wire [0:0]\or_ln691_2_reg_4394_reg[0]_0 ;
  wire [13:0]\or_ln691_2_reg_4394_reg[0]_i_3 ;
  wire [13:0]\or_ln691_2_reg_4394_reg[0]_i_4 ;
  wire [0:0]\or_ln691_6_reg_4401_reg[0] ;
  wire [0:0]\or_ln691_6_reg_4401_reg[0]_0 ;
  wire [47:0]out;
  wire \outpix_val_V_11_fu_506_reg[0] ;
  wire [7:0]outpix_val_V_1_fu_238;
  wire [7:0]outpix_val_V_1_load_reg_1199;
  wire [0:0]outpix_val_V_23_reg_4449;
  wire [7:0]outpix_val_V_2_fu_242;
  wire outpix_val_V_2_fu_2420;
  wire [7:0]outpix_val_V_2_load_reg_1204;
  wire [7:0]outpix_val_V_3_fu_246;
  wire [7:0]outpix_val_V_3_load_reg_1209;
  wire [7:0]outpix_val_V_4_fu_250;
  wire [7:0]outpix_val_V_4_load_reg_1214;
  wire [0:0]outpix_val_V_50_reg_4444;
  wire [7:0]outpix_val_V_51_reg_4329_pp0_iter12_reg;
  wire \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[1]__0 ;
  wire [5:0]\outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[7]__0 ;
  wire [7:0]outpix_val_V_5_fu_254;
  wire [7:0]outpix_val_V_5_load_reg_1219;
  wire \outpix_val_V_6_fu_486_reg[7] ;
  wire [7:0]outpix_val_V_fu_234;
  wire [7:0]outpix_val_V_load_reg_1194;
  wire [3:0]p_0_0_0_0_0242373_lcssa386_fu_210;
  wire [5:0]\p_0_0_0_0_0242373_lcssa386_fu_210_reg[7]_0 ;
  wire [7:0]p_0_1_0_0_0244375_lcssa389_fu_214;
  wire [7:0]p_0_2_0_0_0246377_lcssa392_fu_218;
  wire [7:0]\p_0_3_0_0_0248379_lcssa395_fu_222_reg[7]_0 ;
  wire [7:0]p_0_4_0_0_0250381_lcssa398_fu_226;
  wire [7:0]p_0_5_0_0_0252383_lcssa401_fu_230;
  wire [7:0]p_1_in;
  wire [5:0]q0;
  wire \q0[0]_i_1_n_5 ;
  wire \q0[5]_i_1_n_5 ;
  wire \q0[6]_i_1_n_5 ;
  wire \q0[7]_i_1_n_5 ;
  wire [0:0]\q0_reg[0]_inv ;
  wire \q0_reg[2] ;
  wire [0:0]\q0_reg[5] ;
  wire \q0_reg[6] ;
  wire \q0_reg[7] ;
  wire [7:0]\q0_reg[7]_0 ;
  wire [5:0]q1;
  wire \q1[0]_i_1_n_5 ;
  wire \q1[5]_i_1_n_5 ;
  wire \q1[6]_i_1_n_5 ;
  wire \q1[7]_i_1_n_5 ;
  wire [0:0]\q1_reg[0] ;
  wire [0:0]\q1_reg[0]_0 ;
  wire [0:0]\q1_reg[0]_inv ;
  wire [2:0]\q1_reg[0]_inv_0 ;
  wire \q1_reg[2] ;
  wire \q1_reg[6] ;
  wire [5:0]\q1_reg[7] ;
  wire q4_reg;
  wire [8:0]\rSerie_V_reg[27] ;
  wire [1:0]\rSerie_V_reg[4]__0 ;
  wire [7:1]rampStart_load_reg_1167;
  wire [0:0]\rampStart_load_reg_1167_reg[0]_0 ;
  wire \rampStart_load_reg_1167_reg[1]_0 ;
  wire \rampStart_load_reg_1167_reg[2]_0 ;
  wire \rampStart_load_reg_1167_reg[4]_0 ;
  wire \rampStart_load_reg_1167_reg[4]_1 ;
  wire \rampStart_load_reg_1167_reg[5]_0 ;
  wire \rampStart_load_reg_1167_reg[6]_0 ;
  wire \rampStart_load_reg_1167_reg[7]_0 ;
  wire [7:7]rampStart_reg;
  wire \rampStart_reg[0]_0 ;
  wire [7:0]\rampStart_reg[7]_0 ;
  wire [6:0]\rampStart_reg[7]_1 ;
  wire [7:0]rampVal;
  wire rampVal0;
  wire \rampVal[4]_i_2_n_5 ;
  wire \rampVal[5]_i_2_n_5 ;
  wire \rampVal[7]_i_4_n_5 ;
  wire [7:0]rampVal_1;
  wire rampVal_10;
  wire [7:1]rampVal_2;
  wire rampVal_20;
  wire rampVal_2_flag_0_reg_430;
  wire \rampVal_2_flag_0_reg_430_reg_n_5_[0] ;
  wire \rampVal_2_flag_1_fu_474[0]_i_1_n_5 ;
  wire \rampVal_2_flag_1_fu_474_reg[0] ;
  wire [7:1]rampVal_2_loc_0_fu_258;
  wire \rampVal_2_loc_0_fu_258_reg[1]_0 ;
  wire [7:1]rampVal_2_new_0_fu_262;
  wire rampVal_2_new_0_fu_2620;
  wire \rampVal_3_flag_0_reg_406_reg_n_5_[0] ;
  wire \rampVal_3_flag_1_fu_482[0]_i_1_n_5 ;
  wire [7:0]rampVal_3_loc_0_fu_302;
  wire \rampVal_3_loc_0_fu_302_reg[0]_0 ;
  wire \rampVal_3_loc_0_fu_302_reg[2]_0 ;
  wire \rampVal_3_loc_0_fu_302_reg[3]_0 ;
  wire \rampVal_3_loc_0_fu_302_reg[6]_0 ;
  wire \rampVal_3_loc_0_fu_302_reg[7]_0 ;
  wire [7:0]rampVal_3_new_0_fu_306;
  wire rampVal_3_new_0_fu_3060;
  wire \rampVal_3_new_0_fu_306_reg[0]_0 ;
  wire \rampVal_loc_0_fu_298[3]_i_3_n_5 ;
  wire [7:0]\rampVal_loc_0_fu_298_reg[7]_0 ;
  wire \rampVal_reg[0]_0 ;
  wire rev102_fu_853_p2;
  wire rev102_reg_1234;
  wire shiftReg_ce;
  wire srcYUV_empty_n;
  wire start_for_tpgForeground_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1_n_5;
  wire [0:0]\sub_ln229_1_reg_4138_reg[10] ;
  wire [10:0]\sub_ln229_1_reg_4138_reg[10]_0 ;
  wire [10:0]\sub_ln229_reg_4129_reg[10] ;
  wire [3:0]\sub_ln229_reg_4129_reg[10]_0 ;
  wire [0:0]\sub_ln229_reg_4129_reg[10]_1 ;
  wire tpgBackground_U0_ap_ready;
  wire [8:7]\tpgSinTableArray_9bit_U/q2_reg ;
  wire [8:7]\tpgSinTableArray_9bit_U/q3_reg ;
  wire [8:7]\tpgSinTableArray_9bit_U/q4_reg ;
  wire [8:7]\tpgSinTableArray_9bit_U/q5_reg ;
  wire \trunc_ln320_reg_4408_reg[1] ;
  wire \trunc_ln320_reg_4408_reg[1]_0 ;
  wire \trunc_ln320_reg_4408_reg[1]_1 ;
  wire \trunc_ln320_reg_4408_reg[3] ;
  wire \trunc_ln320_reg_4408_reg[3]_0 ;
  wire \trunc_ln320_reg_4408_reg[4] ;
  wire \trunc_ln320_reg_4408_reg[4]_0 ;
  wire \trunc_ln320_reg_4408_reg[5] ;
  wire \trunc_ln320_reg_4408_reg[6] ;
  wire \trunc_ln320_reg_4408_reg[7] ;
  wire \trunc_ln320_reg_4408_reg[7]_0 ;
  wire [2:0]trunc_ln518_reg_1186;
  wire \trunc_ln518_reg_1186_reg[3]_0 ;
  wire \trunc_ln518_reg_1186_reg[4]_0 ;
  wire \trunc_ln518_reg_1186_reg[5]_0 ;
  wire ult_fu_805_p2;
  wire ult_fu_805_p2_carry_i_1_n_5;
  wire ult_fu_805_p2_carry_i_2_n_5;
  wire ult_fu_805_p2_carry_i_3_n_5;
  wire ult_fu_805_p2_carry_i_4_n_5;
  wire ult_fu_805_p2_carry_i_5_n_5;
  wire ult_fu_805_p2_carry_i_6_n_5;
  wire ult_fu_805_p2_carry_i_7_n_5;
  wire ult_fu_805_p2_carry_i_8_n_5;
  wire ult_fu_805_p2_carry_n_10;
  wire ult_fu_805_p2_carry_n_11;
  wire ult_fu_805_p2_carry_n_12;
  wire ult_fu_805_p2_carry_n_6;
  wire ult_fu_805_p2_carry_n_7;
  wire ult_fu_805_p2_carry_n_8;
  wire ult_fu_805_p2_carry_n_9;
  wire ult_reg_1229;
  wire [7:0]\ult_reg_1229_reg[0]_0 ;
  wire [15:0]\ult_reg_1229_reg[0]_1 ;
  wire [7:0]\vBarSel_reg[2]_i_4 ;
  wire [10:0]xBar_V;
  wire xBar_V0;
  wire \xBar_V[10]_i_5_n_5 ;
  wire \xBar_V[5]_i_3_n_5 ;
  wire \xBar_V[6]_i_3_n_5 ;
  wire \xBar_V[9]_i_3_n_5 ;
  wire [10:0]xBar_V_1;
  wire xBar_V_10;
  wire \xBar_V_1[10]_i_2_n_5 ;
  wire \xBar_V_1[5]_i_3_n_5 ;
  wire \xBar_V_1[6]_i_3_n_5 ;
  wire \xBar_V_1[9]_i_8_n_5 ;
  wire \xBar_V_1_loc_0_fu_290[4]_i_3_n_5 ;
  wire \xBar_V_1_loc_0_fu_290[9]_i_3_n_5 ;
  wire [10:0]\xBar_V_1_loc_0_fu_290_reg[10]_0 ;
  wire [1:0]\xBar_V_1_loc_0_fu_290_reg[6]_0 ;
  wire [2:0]\xBar_V_1_loc_0_fu_290_reg[6]_1 ;
  wire [0:0]\xBar_V_1_loc_0_fu_290_reg[7]_0 ;
  wire \xBar_V_loc_0_fu_286[4]_i_3_n_5 ;
  wire \xBar_V_loc_0_fu_286[9]_i_3_n_5 ;
  wire [10:0]\xBar_V_loc_0_fu_286_reg[10]_0 ;
  wire [1:0]\xBar_V_loc_0_fu_286_reg[6]_0 ;
  wire [2:0]\xBar_V_loc_0_fu_286_reg[6]_1 ;
  wire [0:0]\xBar_V_loc_0_fu_286_reg[7]_0 ;
  wire [7:0]\xCount_V_1_reg[7] ;
  wire [9:0]\xCount_V_1_reg[9] ;
  wire [0:0]\xCount_V_1_reg[9]_0 ;
  wire \xCount_V_1_reg[9]_i_5 ;
  wire [7:0]\xCount_V_2_reg[7] ;
  wire [9:0]\xCount_V_2_reg[9] ;
  wire [0:0]\xCount_V_2_reg[9]_0 ;
  wire [7:0]\xCount_V_3_reg[7] ;
  wire [9:0]\xCount_V_3_reg[9] ;
  wire [0:0]\xCount_V_3_reg[9]_0 ;
  wire \xCount_V_6_reg[1] ;
  wire \xCount_V_6_reg[1]_0 ;
  wire [1:0]\xCount_V_6_reg[7] ;
  wire \xCount_V_7[8]_i_12 ;
  wire [2:0]\xCount_V_7_reg[6] ;
  wire [1:0]\xCount_V_7_reg[7] ;
  wire \xCount_V_7_reg[8]_i_2 ;
  wire \xCount_V_7_reg[9] ;
  wire \xCount_V_7_reg[9]_0 ;
  wire \xCount_V_7_reg[9]_1 ;
  wire \xCount_V_7_reg[9]_2 ;
  wire [0:0]\xCount_V_reg[0] ;
  wire [7:0]\xCount_V_reg[7] ;
  wire [9:0]\xCount_V_reg[9] ;
  wire [0:0]\xCount_V_reg[9]_0 ;
  wire [14:0]\x_4_reg_4018_pp0_iter10_reg_reg[15] ;
  wire [6:0]\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 ;
  wire [6:0]\x_4_reg_4018_pp0_iter10_reg_reg[15]_1 ;
  wire [6:0]\x_4_reg_4018_pp0_iter10_reg_reg[15]_2 ;
  wire [6:0]\x_4_reg_4018_pp0_iter10_reg_reg[15]_3 ;
  wire [14:0]\x_4_reg_4018_pp0_iter8_reg_reg[15]__0 ;
  wire [15:1]x_4_reg_4018_pp0_iter9_reg;
  wire \yCount_V_2_reg[0] ;
  wire \yCount_V_2_reg[0]_0 ;
  wire \yCount_V_2_reg[0]_1 ;
  wire [8:0]\yCount_V_2_reg[8] ;
  wire [9:0]\yCount_V_3_reg[9] ;
  wire [2:0]\yCount_V_reg[0] ;
  wire [9:0]\yCount_V_reg[9] ;
  wire [7:0]\y_3_reg_1179_reg[15]_0 ;
  wire \y_3_reg_1179_reg[6]_0 ;
  wire \y_3_reg_1179_reg[7]_0 ;
  wire [15:0]y_4_fu_776_p2;
  wire y_4_fu_776_p2_carry__0_n_10;
  wire y_4_fu_776_p2_carry__0_n_11;
  wire y_4_fu_776_p2_carry__0_n_12;
  wire y_4_fu_776_p2_carry__0_n_7;
  wire y_4_fu_776_p2_carry__0_n_8;
  wire y_4_fu_776_p2_carry__0_n_9;
  wire y_4_fu_776_p2_carry_n_10;
  wire y_4_fu_776_p2_carry_n_11;
  wire y_4_fu_776_p2_carry_n_12;
  wire y_4_fu_776_p2_carry_n_5;
  wire y_4_fu_776_p2_carry_n_6;
  wire y_4_fu_776_p2_carry_n_7;
  wire y_4_fu_776_p2_carry_n_8;
  wire y_4_fu_776_p2_carry_n_9;
  wire \y_fu_206_reg[0]_0 ;
  wire [15:0]\y_fu_206_reg[15]_0 ;
  wire \y_fu_206_reg[15]_1 ;
  wire [15:0]zonePlateVAddr;
  wire zonePlateVAddr0;
  wire \zonePlateVAddr[15]_i_10_n_5 ;
  wire \zonePlateVAddr[15]_i_11_n_5 ;
  wire \zonePlateVAddr[15]_i_12_n_5 ;
  wire \zonePlateVAddr[15]_i_13_n_5 ;
  wire \zonePlateVAddr[15]_i_6_n_5 ;
  wire \zonePlateVAddr[15]_i_7_n_5 ;
  wire \zonePlateVAddr[15]_i_8_n_5 ;
  wire \zonePlateVAddr[15]_i_9_n_5 ;
  wire [15:0]zonePlateVAddr_loc_0_fu_278;
  wire \zonePlateVAddr_reg[15]_i_5_n_10 ;
  wire \zonePlateVAddr_reg[15]_i_5_n_11 ;
  wire \zonePlateVAddr_reg[15]_i_5_n_12 ;
  wire \zonePlateVAddr_reg[15]_i_5_n_6 ;
  wire \zonePlateVAddr_reg[15]_i_5_n_7 ;
  wire \zonePlateVAddr_reg[15]_i_5_n_8 ;
  wire \zonePlateVAddr_reg[15]_i_5_n_9 ;
  wire [15:0]zonePlateVDelta;
  wire [15:15]zonePlateVDelta_loc_0_fu_274;
  wire [14:0]\zonePlateVDelta_loc_0_fu_274_reg[14]_0 ;
  wire [0:0]\zonePlateVDelta_loc_0_fu_274_reg[15]_0 ;
  wire [15:0]\zonePlateVDelta_reg[15]_0 ;
  wire [0:0]\zonePlateVDelta_reg[15]_i_2 ;
  wire [7:7]NLW_add_ln1488_fu_874_p2_carry_CO_UNCONNECTED;
  wire [7:7]NLW_add_ln705_fu_815_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_cmp35_not_fu_800_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_ult_fu_805_p2_carry_O_UNCONNECTED;
  wire [7:6]NLW_y_4_fu_776_p2_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_y_4_fu_776_p2_carry__0_O_UNCONNECTED;
  wire [7:7]\NLW_zonePlateVAddr_reg[15]_i_5_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1236_1_reg_4110[8]_i_1 
       (.I0(\tpgSinTableArray_9bit_U/q3_reg [7]),
        .I1(\tpgSinTableArray_9bit_U/q3_reg [8]),
        .O(add_ln1236_1_fu_1676_p2));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1236_reg_4090[8]_i_2 
       (.I0(\tpgSinTableArray_9bit_U/q5_reg [7]),
        .I1(\tpgSinTableArray_9bit_U/q5_reg [8]),
        .O(add_ln1236_fu_1664_p2));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1240_1_reg_4100[8]_i_1 
       (.I0(\tpgSinTableArray_9bit_U/q4_reg [7]),
        .I1(\tpgSinTableArray_9bit_U/q4_reg [8]),
        .O(add_ln1240_1_fu_1670_p2));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1240_3_reg_4120[8]_i_1 
       (.I0(\tpgSinTableArray_9bit_U/q2_reg [7]),
        .I1(\tpgSinTableArray_9bit_U/q2_reg [8]),
        .O(add_ln1240_3_fu_1682_p2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln1488_fu_874_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln1488_fu_874_p2_carry_CO_UNCONNECTED[7],add_ln1488_fu_874_p2_carry_n_6,add_ln1488_fu_874_p2_carry_n_7,add_ln1488_fu_874_p2_carry_n_8,add_ln1488_fu_874_p2_carry_n_9,add_ln1488_fu_874_p2_carry_n_10,add_ln1488_fu_874_p2_carry_n_11,add_ln1488_fu_874_p2_carry_n_12}),
        .DI({1'b0,rampStart_load_reg_1167[6:5],D[3:1],rampStart_load_reg_1167[1],D[0]}),
        .O(add_ln1488_fu_874_p2),
        .S({add_ln1488_fu_874_p2_carry_i_1_n_5,add_ln1488_fu_874_p2_carry_i_2_n_5,add_ln1488_fu_874_p2_carry_i_3_n_5,add_ln1488_fu_874_p2_carry_i_4_n_5,add_ln1488_fu_874_p2_carry_i_5_n_5,add_ln1488_fu_874_p2_carry_i_6_n_5,add_ln1488_fu_874_p2_carry_i_7_n_5,add_ln1488_fu_874_p2_carry_i_8_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1488_fu_874_p2_carry_i_1
       (.I0(\y_3_reg_1179_reg[7]_0 ),
        .I1(rampStart_load_reg_1167[7]),
        .O(add_ln1488_fu_874_p2_carry_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1488_fu_874_p2_carry_i_2
       (.I0(rampStart_load_reg_1167[6]),
        .I1(\y_3_reg_1179_reg[6]_0 ),
        .O(add_ln1488_fu_874_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1488_fu_874_p2_carry_i_3
       (.I0(rampStart_load_reg_1167[5]),
        .I1(\trunc_ln518_reg_1186_reg[5]_0 ),
        .O(add_ln1488_fu_874_p2_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1488_fu_874_p2_carry_i_4
       (.I0(D[3]),
        .I1(\trunc_ln518_reg_1186_reg[4]_0 ),
        .O(add_ln1488_fu_874_p2_carry_i_4_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1488_fu_874_p2_carry_i_5
       (.I0(D[2]),
        .I1(\trunc_ln518_reg_1186_reg[3]_0 ),
        .O(add_ln1488_fu_874_p2_carry_i_5_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1488_fu_874_p2_carry_i_6
       (.I0(D[1]),
        .I1(trunc_ln518_reg_1186[2]),
        .O(add_ln1488_fu_874_p2_carry_i_6_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1488_fu_874_p2_carry_i_7
       (.I0(rampStart_load_reg_1167[1]),
        .I1(trunc_ln518_reg_1186[1]),
        .O(add_ln1488_fu_874_p2_carry_i_7_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1488_fu_874_p2_carry_i_8
       (.I0(D[0]),
        .I1(trunc_ln518_reg_1186[0]),
        .O(add_ln1488_fu_874_p2_carry_i_8_n_5));
  FDRE \add_ln1488_reg_1244_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln1488_fu_874_p2[0]),
        .Q(add_ln1488_reg_1244[0]),
        .R(1'b0));
  FDRE \add_ln1488_reg_1244_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln1488_fu_874_p2[1]),
        .Q(add_ln1488_reg_1244[1]),
        .R(1'b0));
  FDRE \add_ln1488_reg_1244_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln1488_fu_874_p2[2]),
        .Q(add_ln1488_reg_1244[2]),
        .R(1'b0));
  FDRE \add_ln1488_reg_1244_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln1488_fu_874_p2[3]),
        .Q(add_ln1488_reg_1244[3]),
        .R(1'b0));
  FDRE \add_ln1488_reg_1244_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln1488_fu_874_p2[4]),
        .Q(add_ln1488_reg_1244[4]),
        .R(1'b0));
  FDRE \add_ln1488_reg_1244_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln1488_fu_874_p2[5]),
        .Q(add_ln1488_reg_1244[5]),
        .R(1'b0));
  FDRE \add_ln1488_reg_1244_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln1488_fu_874_p2[6]),
        .Q(add_ln1488_reg_1244[6]),
        .R(1'b0));
  FDRE \add_ln1488_reg_1244_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln1488_fu_874_p2[7]),
        .Q(add_ln1488_reg_1244[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 add_ln705_fu_815_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln705_fu_815_p2_carry_CO_UNCONNECTED[7],add_ln705_fu_815_p2_carry_n_6,add_ln705_fu_815_p2_carry_n_7,add_ln705_fu_815_p2_carry_n_8,add_ln705_fu_815_p2_carry_n_9,add_ln705_fu_815_p2_carry_n_10,add_ln705_fu_815_p2_carry_n_11,add_ln705_fu_815_p2_carry_n_12}),
        .DI({1'b0,\rampStart_reg[7]_0 [6:0]}),
        .O(add_ln705_fu_815_p2),
        .S({add_ln705_fu_815_p2_carry_i_1_n_5,\rampStart_reg[7]_1 }));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln705_fu_815_p2_carry_i_1
       (.I0(rampStart_reg),
        .I1(\rampStart_reg[7]_0 [7]),
        .O(add_ln705_fu_815_p2_carry_i_1_n_5));
  LUT6 #(
    .INIT(64'h2FFFFFFF20000000)) 
    \and_ln1292_reg_4077[0]_i_1 
       (.I0(cmp11_i_reg_1239),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_212),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_274),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_193),
        .I4(\icmp_ln1285_reg_4073_reg[0] ),
        .I5(and_ln1292_reg_4077),
        .O(\and_ln1292_reg_4077[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFABFFAAAAAAAA)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(tpgBackground_U0_ap_ready),
        .I1(start_for_tpgForeground_U0_full_n),
        .I2(start_once_reg),
        .I3(grp_v_tpgHlsDataFlow_fu_331_ap_start_reg),
        .I4(\y_fu_206_reg[0]_0 ),
        .I5(ap_CS_fsm_state1),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hAAAAFEAAAAAAAAAA)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(start_for_tpgForeground_U0_full_n),
        .I2(start_once_reg),
        .I3(grp_v_tpgHlsDataFlow_fu_331_ap_start_reg),
        .I4(\y_fu_206_reg[0]_0 ),
        .I5(ap_CS_fsm_state1),
        .O(ap_NS_fsm[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(\rampStart_reg[0]_0 ),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(\y_fu_206_reg[15]_0 [15]),
        .I1(\ap_CS_fsm[2]_i_2 [3]),
        .O(\y_fu_206_reg[15]_1 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(RSTC));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg[1]_0 ),
        .R(RSTC));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(RSTC));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(RSTC));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(RSTC));
  LUT4 #(
    .INIT(16'h7530)) 
    ap_done_cache_i_1
       (.I0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0),
        .I1(ap_enable_reg_pp0_iter12_reg_0),
        .I2(ap_loop_exit_ready_pp0_iter14_reg),
        .I3(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .O(ap_done_cache_i_1_n_5));
  LUT6 #(
    .INIT(64'h4210000800084210)) 
    \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_8 
       (.I0(trunc_ln518_reg_1186[0]),
        .I1(trunc_ln518_reg_1186[1]),
        .I2(\ap_CS_fsm[2]_i_2 [0]),
        .I3(\ap_CS_fsm[2]_i_2 [1]),
        .I4(trunc_ln518_reg_1186[2]),
        .I5(\ap_CS_fsm[2]_i_2 [2]),
        .O(S));
  LUT2 #(
    .INIT(4'hE)) 
    ap_sync_reg_tpgBackground_U0_ap_ready_i_1
       (.I0(\y_fu_206_reg[0]_0 ),
        .I1(tpgBackground_U0_ap_ready),
        .O(ap_sync_tpgBackground_U0_ap_ready));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cmp11_i_reg_1239[0]_i_1 
       (.I0(\cmp11_i_reg_1239[0]_i_2_n_5 ),
        .I1(\trunc_ln518_reg_1186_reg[3]_0 ),
        .I2(\trunc_ln518_reg_1186_reg[4]_0 ),
        .I3(\y_3_reg_1179_reg[15]_0 [5]),
        .I4(\y_3_reg_1179_reg[15]_0 [1]),
        .I5(\cmp11_i_reg_1239[0]_i_3_n_5 ),
        .O(cmp11_i_fu_859_p2));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp11_i_reg_1239[0]_i_2 
       (.I0(\y_3_reg_1179_reg[6]_0 ),
        .I1(\y_3_reg_1179_reg[7]_0 ),
        .I2(\y_3_reg_1179_reg[15]_0 [6]),
        .I3(\y_3_reg_1179_reg[15]_0 [0]),
        .O(\cmp11_i_reg_1239[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cmp11_i_reg_1239[0]_i_3 
       (.I0(\y_3_reg_1179_reg[15]_0 [4]),
        .I1(trunc_ln518_reg_1186[0]),
        .I2(\y_3_reg_1179_reg[15]_0 [3]),
        .I3(\y_3_reg_1179_reg[15]_0 [2]),
        .I4(\cmp11_i_reg_1239[0]_i_4_n_5 ),
        .O(\cmp11_i_reg_1239[0]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp11_i_reg_1239[0]_i_4 
       (.I0(\trunc_ln518_reg_1186_reg[5]_0 ),
        .I1(trunc_ln518_reg_1186[2]),
        .I2(trunc_ln518_reg_1186[1]),
        .I3(\y_3_reg_1179_reg[15]_0 [7]),
        .O(\cmp11_i_reg_1239[0]_i_4_n_5 ));
  FDRE \cmp11_i_reg_1239_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(cmp11_i_fu_859_p2),
        .Q(cmp11_i_reg_1239),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 cmp35_not_fu_800_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({cmp35_not_fu_800_p2,cmp35_not_fu_800_p2_carry_n_6,cmp35_not_fu_800_p2_carry_n_7,cmp35_not_fu_800_p2_carry_n_8,cmp35_not_fu_800_p2_carry_n_9,cmp35_not_fu_800_p2_carry_n_10,cmp35_not_fu_800_p2_carry_n_11,cmp35_not_fu_800_p2_carry_n_12}),
        .DI(\cmp35_not_reg_1224_reg[0]_0 ),
        .O(NLW_cmp35_not_fu_800_p2_carry_O_UNCONNECTED[7:0]),
        .S({cmp35_not_fu_800_p2_carry_i_9_n_5,cmp35_not_fu_800_p2_carry_i_10_n_5,cmp35_not_fu_800_p2_carry_i_11_n_5,cmp35_not_fu_800_p2_carry_i_12_n_5,cmp35_not_fu_800_p2_carry_i_13_n_5,cmp35_not_fu_800_p2_carry_i_14_n_5,cmp35_not_fu_800_p2_carry_i_15_n_5,cmp35_not_fu_800_p2_carry_i_16_n_5}));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp35_not_fu_800_p2_carry_i_10
       (.I0(\y_fu_206_reg[15]_0 [13]),
        .I1(\cmp35_not_reg_1224_reg[0]_1 [13]),
        .I2(\y_fu_206_reg[15]_0 [12]),
        .I3(\cmp35_not_reg_1224_reg[0]_1 [12]),
        .O(cmp35_not_fu_800_p2_carry_i_10_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp35_not_fu_800_p2_carry_i_11
       (.I0(\y_fu_206_reg[15]_0 [11]),
        .I1(\cmp35_not_reg_1224_reg[0]_1 [11]),
        .I2(\y_fu_206_reg[15]_0 [10]),
        .I3(\cmp35_not_reg_1224_reg[0]_1 [10]),
        .O(cmp35_not_fu_800_p2_carry_i_11_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp35_not_fu_800_p2_carry_i_12
       (.I0(\y_fu_206_reg[15]_0 [9]),
        .I1(\cmp35_not_reg_1224_reg[0]_1 [9]),
        .I2(\y_fu_206_reg[15]_0 [8]),
        .I3(\cmp35_not_reg_1224_reg[0]_1 [8]),
        .O(cmp35_not_fu_800_p2_carry_i_12_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp35_not_fu_800_p2_carry_i_13
       (.I0(\y_fu_206_reg[15]_0 [7]),
        .I1(\cmp35_not_reg_1224_reg[0]_1 [7]),
        .I2(\y_fu_206_reg[15]_0 [6]),
        .I3(\cmp35_not_reg_1224_reg[0]_1 [6]),
        .O(cmp35_not_fu_800_p2_carry_i_13_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp35_not_fu_800_p2_carry_i_14
       (.I0(\y_fu_206_reg[15]_0 [5]),
        .I1(\cmp35_not_reg_1224_reg[0]_1 [5]),
        .I2(\y_fu_206_reg[15]_0 [4]),
        .I3(\cmp35_not_reg_1224_reg[0]_1 [4]),
        .O(cmp35_not_fu_800_p2_carry_i_14_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp35_not_fu_800_p2_carry_i_15
       (.I0(\y_fu_206_reg[15]_0 [3]),
        .I1(\cmp35_not_reg_1224_reg[0]_1 [3]),
        .I2(\y_fu_206_reg[15]_0 [2]),
        .I3(\cmp35_not_reg_1224_reg[0]_1 [2]),
        .O(cmp35_not_fu_800_p2_carry_i_15_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp35_not_fu_800_p2_carry_i_16
       (.I0(\y_fu_206_reg[15]_0 [1]),
        .I1(\cmp35_not_reg_1224_reg[0]_1 [1]),
        .I2(\y_fu_206_reg[15]_0 [0]),
        .I3(\cmp35_not_reg_1224_reg[0]_1 [0]),
        .O(cmp35_not_fu_800_p2_carry_i_16_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp35_not_fu_800_p2_carry_i_9
       (.I0(\y_fu_206_reg[15]_0 [15]),
        .I1(\cmp35_not_reg_1224_reg[0]_1 [15]),
        .I2(\y_fu_206_reg[15]_0 [14]),
        .I3(\cmp35_not_reg_1224_reg[0]_1 [14]),
        .O(cmp35_not_fu_800_p2_carry_i_9_n_5));
  FDRE \cmp35_not_reg_1224_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(cmp35_not_fu_800_p2),
        .Q(cmp35_not_reg_1224),
        .R(1'b0));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442
       (.C(C),
        .CO(CO),
        .D({grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_38,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_39,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_40,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_41,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_42,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_43,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_44,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_45,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_46,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_47,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_48,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_49,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_50,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_51,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_52,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_53}),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .E(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_37),
        .O(add_ln1296_fu_1696_p2[15:8]),
        .Q(\xCount_V_7_reg[6] ),
        .RSTC(RSTC),
        .add_ln1236_1_fu_1676_p2(add_ln1236_1_fu_1676_p2),
        .add_ln1236_fu_1664_p2(add_ln1236_fu_1664_p2),
        .add_ln1240_1_fu_1670_p2(add_ln1240_1_fu_1670_p2),
        .add_ln1240_3_fu_1682_p2(add_ln1240_3_fu_1682_p2),
        .add_ln1298_fu_1708_p2(add_ln1298_fu_1708_p2),
        .\add_ln1306_3_reg_4211_reg[15]_0 (E),
        .\add_ln1488_reg_1244_reg[0] (\add_ln1488_reg_1244_reg[0]_0 ),
        .\add_ln1488_reg_1244_reg[1] (\add_ln1488_reg_1244_reg[1]_0 ),
        .\add_ln1488_reg_1244_reg[1]_0 (\add_ln1488_reg_1244_reg[1]_1 ),
        .\add_ln1488_reg_1244_reg[2] (\add_ln1488_reg_1244_reg[2]_0 ),
        .\add_ln1488_reg_1244_reg[3] (\add_ln1488_reg_1244_reg[3]_0 ),
        .\add_ln1488_reg_1244_reg[4] (\add_ln1488_reg_1244_reg[4]_0 ),
        .\add_ln1488_reg_1244_reg[5] (\add_ln1488_reg_1244_reg[5]_0 ),
        .\add_ln1488_reg_1244_reg[6] (\add_ln1488_reg_1244_reg[6]_0 ),
        .\add_ln1488_reg_1244_reg[6]_0 (\add_ln1488_reg_1244_reg[6]_1 ),
        .\add_ln1488_reg_1244_reg[7] (\add_ln1488_reg_1244_reg[7]_0 ),
        .\add_ln1488_reg_1244_reg[7]_0 (\add_ln1488_reg_1244_reg[7]_1 ),
        .and_ln1292_reg_4077(and_ln1292_reg_4077),
        .\and_ln1292_reg_4077_reg[0]_0 (\and_ln1292_reg_4077[0]_i_1_n_5 ),
        .\ap_CS_fsm_reg[3] (outpix_val_V_2_fu_2420),
        .\ap_CS_fsm_reg[3]_0 (hBarSel_1_20),
        .\ap_CS_fsm_reg[3]_1 (hBarSel_0_20),
        .\ap_CS_fsm_reg[3]_2 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393),
        .\ap_CS_fsm_reg[3]_3 (rampVal_3_new_0_fu_3060),
        .\ap_CS_fsm_reg[3]_4 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_398),
        .\ap_CS_fsm_reg[3]_5 (hdata_new_0_fu_2700),
        .\ap_CS_fsm_reg[3]_6 (rampVal0),
        .\ap_CS_fsm_reg[3]_7 (\ap_CS_fsm_reg[3]_0 ),
        .\ap_CS_fsm_reg[3]_8 (ap_NS_fsm[4:3]),
        .\ap_CS_fsm_reg[4] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_485),
        .ap_NS_fsm15_out(ap_NS_fsm15_out),
        .ap_ce_reg_reg(ap_ce_reg_reg),
        .ap_clk(ap_clk),
        .ap_done_cache(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_done_cache_reg(ap_done_cache_i_1_n_5),
        .ap_enable_reg_pp0_iter10(ap_enable_reg_pp0_iter10),
        .ap_enable_reg_pp0_iter12_reg_0(ap_enable_reg_pp0_iter12_reg),
        .ap_enable_reg_pp0_iter12_reg_1(ap_enable_reg_pp0_iter12_reg_0),
        .ap_enable_reg_pp0_iter12_reg_2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_193),
        .ap_enable_reg_pp0_iter13_reg_0(ap_enable_reg_pp0_iter13_reg),
        .ap_enable_reg_pp0_iter13_reg_1(ap_enable_reg_pp0_iter13_reg_0),
        .ap_enable_reg_pp0_iter1_reg_0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .ap_loop_exit_ready_pp0_iter14_reg(ap_loop_exit_ready_pp0_iter14_reg),
        .\ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[0]_0 (\ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[0] ),
        .\ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[2]_0 (\ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[2] ),
        .\ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[2]_0 (\ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[2] ),
        .\ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[7]_0 (\ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[7] ),
        .\ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[6]_0 (\ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[6] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2 (\or_ln1592_reg_1259_reg[0]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_1 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_3 (\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7] ),
        .ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1 (\rampVal_2_flag_1_fu_474_reg[0] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_2_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_2 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3 (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_2 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3 (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_1 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 (\rampVal_loc_0_fu_298_reg[7]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_2 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0 (\icmp_ln1592_2_reg_1264_reg_n_5_[0] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1 ),
        .\ap_phi_reg_pp0_iter1_empty_reg_90_reg[0] (\ap_phi_reg_pp0_iter1_empty_reg_90_reg[0] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[3]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[3] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[4]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[4] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[7]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[7] ),
        .ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181(ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[7]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[7] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[0]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[0] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_1 (\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0 ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[7]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[7] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[0]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[0] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[2]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[2] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[3]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[3] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[4]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[4] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_1 (\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0 ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996_reg[6]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996_reg[6] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[4]_0 (grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_reg_0),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[6]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[6] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[7]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[7] ),
        .\ap_return_int_reg_reg[7] (\ap_return_int_reg_reg[7] ),
        .\ap_return_int_reg_reg[9] (\ap_return_int_reg_reg[9] ),
        .ap_rst_n(ap_rst_n),
        .bckgndYUV_full_n(bckgndYUV_full_n),
        .cmp106_fu_386_p2(cmp106_fu_386_p2),
        .cmp35_not_reg_1224(cmp35_not_reg_1224),
        .g0_b0_i_2(g0_b0_i_2),
        .\gSerie_V_reg[0]_0 (\gSerie_V_reg[0] ),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_2),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_3),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_213),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_488),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_500),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_6(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_flag_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_flag_1_out),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_flag_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_flag_1_out),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_flag_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_flag_1_out),
        .grp_tpgPatternCheckerBoard_fu_1385_ap_return_0(grp_tpgPatternCheckerBoard_fu_1385_ap_return_0),
        .grp_tpgPatternCheckerBoard_fu_1385_ap_return_3(grp_tpgPatternCheckerBoard_fu_1385_ap_return_3),
        .grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg(grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg),
        .grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg_reg_0(grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg_i_1_n_5),
        .grp_tpgPatternCrossHatch_fu_1369_ap_start_reg(grp_tpgPatternCrossHatch_fu_1369_ap_start_reg),
        .grp_tpgPatternCrossHatch_fu_1369_ap_start_reg_reg_0(grp_tpgPatternCrossHatch_fu_1369_ap_start_reg_i_1_n_5),
        .grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg(grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg),
        .grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_reg_0(grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_i_1_n_5),
        .grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg(grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg),
        .grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg_reg_0(grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg_i_1_n_5),
        .grp_v_tpgHlsDataFlow_fu_331_ap_start_reg(grp_v_tpgHlsDataFlow_fu_331_ap_start_reg),
        .\hBarSel_0_2_reg[0] (\hBarSel_0_2_reg[0]_0 ),
        .\hBarSel_0_2_reg[2] ({grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_474,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_475,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_476}),
        .\hBarSel_0_2_reg[2]_0 (\hBarSel_0_2_reg[2]_0 ),
        .\hBarSel_0_4_loc_0_fu_294_reg[2] (hBarSel_0_2),
        .\hBarSel_0_reg[0] (\hBarSel_0_reg[0] ),
        .\hBarSel_1_2_reg[1] (\hBarSel_1_2_reg[1]_0 ),
        .\hBarSel_1_2_reg[2] ({grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_471,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_472,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_473}),
        .\hBarSel_1_4_loc_0_fu_282_reg[2] (hBarSel_1_2),
        .hdata_flag_0_reg_418(hdata_flag_0_reg_418),
        .\hdata_flag_1_fu_478_reg[0]_0 (\hdata_flag_1_fu_478[0]_i_1_n_5 ),
        .\hdata_loc_0_fu_266_reg[0] (\hdata_loc_0_fu_266_reg[0]_0 ),
        .\hdata_loc_0_fu_266_reg[2] (\hdata_loc_0_fu_266_reg[2]_0 ),
        .\hdata_loc_0_fu_266_reg[3] (\hdata_loc_0_fu_266_reg[3]_0 ),
        .\hdata_loc_0_fu_266_reg[3]_0 (\hdata_loc_0_fu_266_reg[3]_1 ),
        .\hdata_loc_0_fu_266_reg[7] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_new_1_out),
        .\hdata_loc_0_fu_266_reg[7]_0 (hdata_loc_0_fu_266),
        .\hdata_loc_0_fu_266_reg[7]_1 (hdata),
        .\hdata_new_0_fu_270_reg[7] (add_ln1488_reg_1244),
        .\hdata_reg[7] ({grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_477,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_478,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_479,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_480,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_481,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_482,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_483,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_484}),
        .\icmp_ln1027_reg_4041_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_495),
        .\icmp_ln1027_reg_4041_reg[0]_1 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_496),
        .\icmp_ln1027_reg_4041_reg[0]_2 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_525),
        .\icmp_ln1027_reg_4041_reg[0]_3 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_526),
        .\icmp_ln1027_reg_4041_reg[0]_4 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_527),
        .\icmp_ln1027_reg_4041_reg[0]_5 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_528),
        .\icmp_ln1027_reg_4041_reg[0]_6 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_529),
        .\icmp_ln1027_reg_4041_reg[0]_7 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_530),
        .\icmp_ln1027_reg_4041_reg[0]_8 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_531),
        .\icmp_ln1027_reg_4041_reg[0]_9 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_532),
        .\icmp_ln1050_reg_4081_reg[0]_0 (\icmp_ln1050_reg_4081_reg[0] ),
        .\icmp_ln1064_2_reg_566_reg[0] (\icmp_ln1064_2_reg_566_reg[0] ),
        .icmp_ln1072_8_fu_1804_p2(icmp_ln1072_8_fu_1804_p2),
        .\icmp_ln1072_8_reg_4134_pp0_iter10_reg_reg[0]__0_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_388),
        .icmp_ln1072_fu_1750_p2(icmp_ln1072_fu_1750_p2),
        .\icmp_ln1072_reg_4125_pp0_iter10_reg_reg[0]__0_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_391),
        .\icmp_ln1285_reg_4073_reg[0]_0 (\icmp_ln1285_reg_4073_reg[0] ),
        .icmp_ln1336_1_fu_263_p2(\grp_tpgPatternTartanColorBars_fu_1413/icmp_ln1336_1_fu_263_p2 ),
        .icmp_ln1336_fu_251_p2(\grp_tpgPatternTartanColorBars_fu_1413/icmp_ln1336_fu_251_p2 ),
        .\icmp_ln1404_1_reg_530_reg[0] (\icmp_ln1404_1_reg_530_reg[0] ),
        .\icmp_ln1404_reg_526_reg[0] (\y_3_reg_1179_reg[15]_0 ),
        .\icmp_ln1404_reg_526_reg[0]_0 (\y_3_reg_1179_reg[6]_0 ),
        .\icmp_ln1404_reg_526_reg[0]_1 (\y_3_reg_1179_reg[7]_0 ),
        .\icmp_ln1404_reg_526_reg[0]_2 (\trunc_ln518_reg_1186_reg[4]_0 ),
        .icmp_ln1428_fu_264_p2(icmp_ln1428_fu_264_p2),
        .icmp_ln1592_1_reg_1254(icmp_ln1592_1_reg_1254),
        .icmp_ln1592_reg_1249(icmp_ln1592_reg_1249),
        .\icmp_ln520_reg_4037_pp0_iter11_reg_reg[0]_0 (\icmp_ln520_reg_4037_pp0_iter11_reg_reg[0] ),
        .\icmp_ln520_reg_4037_pp0_iter11_reg_reg[0]_1 (rampVal_2_new_0_fu_2620),
        .\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_0 (\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0] ),
        .icmp_ln520_reg_4037_pp0_iter7_reg(icmp_ln520_reg_4037_pp0_iter7_reg),
        .icmp_ln520_reg_4037_pp0_iter8_reg(icmp_ln520_reg_4037_pp0_iter8_reg),
        .icmp_ln520_reg_4037_pp0_iter9_reg(icmp_ln520_reg_4037_pp0_iter9_reg),
        .\icmp_ln520_reg_4037_reg[0]_0 (\icmp_ln520_reg_4037_reg[0] ),
        .in(in),
        .\int_bckgndId_reg[0] (\int_bckgndId_reg[0] ),
        .\int_width_reg[15] (\int_width_reg[15] ),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_full_n_reg(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_396),
        .internal_full_n_reg_0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_400),
        .internal_full_n_reg_1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_402),
        .internal_full_n_reg_2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_405),
        .\or_ln1064_reg_557_reg[0] (\or_ln1064_reg_557_reg[0] ),
        .\or_ln1592_reg_1259_reg[0] (\or_ln1592_reg_1259_reg[0]_1 ),
        .\or_ln1592_reg_1259_reg[0]_0 (\or_ln1592_reg_1259_reg[0]_2 ),
        .\or_ln691_2_reg_4394_reg[0]_0 (\or_ln691_2_reg_4394_reg[0] ),
        .\or_ln691_2_reg_4394_reg[0]_1 (\or_ln691_2_reg_4394_reg[0]_0 ),
        .\or_ln691_2_reg_4394_reg[0]_i_3 (\or_ln691_2_reg_4394_reg[0]_i_3 ),
        .\or_ln691_2_reg_4394_reg[0]_i_4 (\or_ln691_2_reg_4394_reg[0]_i_4 ),
        .\or_ln691_6_reg_4401_reg[0]_0 (\or_ln691_6_reg_4401_reg[0] ),
        .\or_ln691_6_reg_4401_reg[0]_1 (\or_ln691_6_reg_4401_reg[0]_0 ),
        .\outpix_val_V_10_fu_502_reg[7]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_10_out),
        .\outpix_val_V_10_fu_502_reg[7]_1 (outpix_val_V_4_load_reg_1214),
        .\outpix_val_V_11_fu_506_reg[0]_0 (\outpix_val_V_11_fu_506_reg[0] ),
        .\outpix_val_V_11_fu_506_reg[7]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_11_out),
        .\outpix_val_V_11_fu_506_reg[7]_1 (outpix_val_V_5_load_reg_1219),
        .outpix_val_V_23_reg_4449(outpix_val_V_23_reg_4449),
        .\outpix_val_V_41_reg_4536_reg[7]_0 (p_0_5_0_0_0252383_lcssa401_fu_230),
        .\outpix_val_V_42_reg_4530_reg[7]_0 (p_0_4_0_0_0250381_lcssa398_fu_226),
        .\outpix_val_V_43_reg_4524_reg[7]_0 (\p_0_3_0_0_0248379_lcssa395_fu_222_reg[7]_0 ),
        .\outpix_val_V_44_reg_4518_reg[7]_0 (p_0_2_0_0_0246377_lcssa392_fu_218),
        .\outpix_val_V_45_reg_4512_reg[7]_0 (p_0_1_0_0_0244375_lcssa389_fu_214),
        .\outpix_val_V_46_reg_4506_reg[7]_0 ({\p_0_0_0_0_0242373_lcssa386_fu_210_reg[7]_0 [5:2],p_0_0_0_0_0242373_lcssa386_fu_210[3],\p_0_0_0_0_0242373_lcssa386_fu_210_reg[7]_0 [1:0],p_0_0_0_0_0242373_lcssa386_fu_210[0]}),
        .outpix_val_V_50_reg_4444(outpix_val_V_50_reg_4444),
        .outpix_val_V_51_reg_4329_pp0_iter12_reg(outpix_val_V_51_reg_4329_pp0_iter12_reg),
        .\outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[1]__0_0 (\outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[1]__0 ),
        .\outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[7]__0_0 (\outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[7]__0 ),
        .\outpix_val_V_6_fu_486_reg[7]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_6_out),
        .\outpix_val_V_6_fu_486_reg[7]_1 (\outpix_val_V_6_fu_486_reg[7] ),
        .\outpix_val_V_6_fu_486_reg[7]_2 (outpix_val_V_load_reg_1194),
        .\outpix_val_V_7_fu_490_reg[7]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_7_out),
        .\outpix_val_V_7_fu_490_reg[7]_1 (outpix_val_V_1_load_reg_1199),
        .\outpix_val_V_8_fu_494_reg[7]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_8_out),
        .\outpix_val_V_8_fu_494_reg[7]_1 (outpix_val_V_2_load_reg_1204),
        .\outpix_val_V_9_fu_498_reg[7]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_9_out),
        .\outpix_val_V_9_fu_498_reg[7]_1 (outpix_val_V_3_load_reg_1209),
        .q0(q0),
        .\q0_reg[0] (\q0[0]_i_1_n_5 ),
        .\q0_reg[0]_inv (\q0_reg[0]_inv ),
        .\q0_reg[2] (\q0_reg[2] ),
        .\q0_reg[2]_0 (hBarSel_1_4_loc_0_fu_282),
        .\q0_reg[5] (\q0_reg[5] ),
        .\q0_reg[6] (\q0_reg[6] ),
        .\q0_reg[6]_0 (\q0[6]_i_1_n_5 ),
        .\q0_reg[7] (\q0_reg[7] ),
        .\q0_reg[7]_0 (\q0_reg[7]_0 ),
        .\q0_reg[7]_1 ({\q0[7]_i_1_n_5 ,\q0[5]_i_1_n_5 }),
        .q1(q1),
        .\q1_reg[0] (\q1_reg[0] ),
        .\q1_reg[0]_0 (\q1_reg[0]_0 ),
        .\q1_reg[0]_1 (\q1[0]_i_1_n_5 ),
        .\q1_reg[0]_inv (\q1_reg[0]_inv ),
        .\q1_reg[0]_inv_0 (\q1_reg[0]_inv_0 ),
        .\q1_reg[2] (\q1_reg[2] ),
        .\q1_reg[2]_0 (hBarSel_0_4_loc_0_fu_294),
        .\q1_reg[6] (\q1_reg[6] ),
        .\q1_reg[6]_0 (\q1[6]_i_1_n_5 ),
        .\q1_reg[7] (\q1_reg[7] ),
        .\q1_reg[7]_0 ({\q1[7]_i_1_n_5 ,\q1[5]_i_1_n_5 }),
        .q1_reg_0(\tpgSinTableArray_9bit_U/q5_reg ),
        .q3_reg_0(\tpgSinTableArray_9bit_U/q3_reg ),
        .q3_reg_1(\tpgSinTableArray_9bit_U/q2_reg ),
        .q4_reg_0(\tpgSinTableArray_9bit_U/q4_reg ),
        .q4_reg_1(q4_reg),
        .\rSerie_V_reg[27]_0 (\rSerie_V_reg[27] ),
        .\rSerie_V_reg[4]__0_0 (\rSerie_V_reg[4]__0 ),
        .rampStart_load_reg_1167({rampStart_load_reg_1167[7:5],rampStart_load_reg_1167[1]}),
        .\rampStart_load_reg_1167_reg[0] (\rampStart_load_reg_1167_reg[0]_0 ),
        .\rampStart_load_reg_1167_reg[1] (\rampStart_load_reg_1167_reg[1]_0 ),
        .\rampStart_load_reg_1167_reg[2] (\rampStart_load_reg_1167_reg[2]_0 ),
        .\rampStart_load_reg_1167_reg[4] (\rampStart_load_reg_1167_reg[4]_0 ),
        .\rampStart_load_reg_1167_reg[4]_0 (\rampStart_load_reg_1167_reg[4]_1 ),
        .\rampStart_load_reg_1167_reg[5] (\rampStart_load_reg_1167_reg[5]_0 ),
        .\rampStart_load_reg_1167_reg[6] (\rampStart_load_reg_1167_reg[6]_0 ),
        .\rampStart_load_reg_1167_reg[7] (\rampStart_load_reg_1167_reg[7]_0 ),
        .\rampStart_load_reg_1167_reg[7]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal),
        .\rampVal_1_reg[7] (p_1_in),
        .rampVal_2_flag_0_reg_430(rampVal_2_flag_0_reg_430),
        .\rampVal_2_flag_1_fu_474_reg[0]_0 (\rampVal_2_flag_1_fu_474[0]_i_1_n_5 ),
        .\rampVal_2_loc_0_fu_258_reg[1] (\rampVal_2_loc_0_fu_258_reg[1]_0 ),
        .\rampVal_2_loc_0_fu_258_reg[7] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_new_1_out),
        .\rampVal_2_loc_0_fu_258_reg[7]_0 (rampVal_2_loc_0_fu_258),
        .\rampVal_2_loc_0_fu_258_reg[7]_1 (rampVal_2),
        .\rampVal_2_reg[7] ({grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_410,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_411,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_412,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_413,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_414,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_415,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_416}),
        .\rampVal_3_flag_0_reg_406_reg[0] ({ap_CS_fsm_state5,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state1}),
        .\rampVal_3_flag_1_fu_482_reg[0]_0 (\rampVal_3_flag_1_fu_482[0]_i_1_n_5 ),
        .\rampVal_3_loc_0_fu_302_reg[0] (\rampVal_3_loc_0_fu_302_reg[0]_0 ),
        .\rampVal_3_loc_0_fu_302_reg[2] (\rampVal_3_loc_0_fu_302_reg[2]_0 ),
        .\rampVal_3_loc_0_fu_302_reg[3] (\rampVal_3_loc_0_fu_302_reg[3]_0 ),
        .\rampVal_3_loc_0_fu_302_reg[6] (\rampVal_3_loc_0_fu_302_reg[6]_0 ),
        .\rampVal_3_loc_0_fu_302_reg[7] ({grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_337,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_new_1_out}),
        .\rampVal_3_loc_0_fu_302_reg[7]_0 (rampVal_3_loc_0_fu_302),
        .\rampVal_3_loc_0_fu_302_reg[7]_1 (rampVal_1),
        .\rampVal_3_loc_0_fu_302_reg[7]_2 (\rampVal_3_loc_0_fu_302_reg[7]_0 ),
        .\rampVal_3_new_0_fu_306_reg[0] (\rampVal_3_new_0_fu_306_reg[0]_0 ),
        .\rampVal_loc_0_fu_298_reg[3] (\rampVal_loc_0_fu_298[3]_i_3_n_5 ),
        .\rampVal_loc_0_fu_298_reg[7] (rampVal),
        .\rampVal_reg[0] (\rampVal_reg[0]_0 ),
        .\rampVal_reg[4] (\rampVal[4]_i_2_n_5 ),
        .\rampVal_reg[5] (\rampVal[5]_i_2_n_5 ),
        .\rampVal_reg[6] (\rampVal[7]_i_4_n_5 ),
        .\rampVal_reg[7] ({grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_417,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_418,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_419,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_420,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_421,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_422,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_423,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_424}),
        .rev102_reg_1234(rev102_reg_1234),
        .\s_reg[2] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hBarSel_0_2),
        .\s_reg[2]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hBarSel_1_2),
        .shiftReg_ce(shiftReg_ce),
        .srcYUV_empty_n(srcYUV_empty_n),
        .start_for_tpgForeground_U0_full_n(start_for_tpgForeground_U0_full_n),
        .\sub_ln229_1_reg_4138_reg[0]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_534),
        .\sub_ln229_1_reg_4138_reg[10]_0 (\sub_ln229_1_reg_4138_reg[10] ),
        .\sub_ln229_1_reg_4138_reg[10]_1 (\sub_ln229_1_reg_4138_reg[10]_0 ),
        .\sub_ln229_reg_4129_reg[10]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_533),
        .\sub_ln229_reg_4129_reg[10]_1 (\sub_ln229_reg_4129_reg[10] ),
        .\sub_ln229_reg_4129_reg[10]_2 (\sub_ln229_reg_4129_reg[10]_0 ),
        .\sub_ln229_reg_4129_reg[10]_3 (\sub_ln229_reg_4129_reg[10]_1 ),
        .\trunc_ln320_reg_4408_reg[1]_0 (\trunc_ln320_reg_4408_reg[1] ),
        .\trunc_ln320_reg_4408_reg[1]_1 (\trunc_ln320_reg_4408_reg[1]_0 ),
        .\trunc_ln320_reg_4408_reg[1]_2 (\trunc_ln320_reg_4408_reg[1]_1 ),
        .\trunc_ln320_reg_4408_reg[3]_0 (\trunc_ln320_reg_4408_reg[3] ),
        .\trunc_ln320_reg_4408_reg[3]_1 (\trunc_ln320_reg_4408_reg[3]_0 ),
        .\trunc_ln320_reg_4408_reg[4]_0 (\trunc_ln320_reg_4408_reg[4] ),
        .\trunc_ln320_reg_4408_reg[4]_1 (\trunc_ln320_reg_4408_reg[4]_0 ),
        .\trunc_ln320_reg_4408_reg[5]_0 (\trunc_ln320_reg_4408_reg[5] ),
        .\trunc_ln320_reg_4408_reg[6]_0 (\trunc_ln320_reg_4408_reg[6] ),
        .\trunc_ln320_reg_4408_reg[7]_0 (\trunc_ln320_reg_4408_reg[7] ),
        .\trunc_ln320_reg_4408_reg[7]_1 (\trunc_ln320_reg_4408_reg[7]_0 ),
        .trunc_ln518_reg_1186(trunc_ln518_reg_1186),
        .\vBarSel_reg[2]_i_4 (\vBarSel_reg[2]_i_4 ),
        .xBar_V(xBar_V),
        .xBar_V0(xBar_V0),
        .xBar_V_1(xBar_V_1),
        .xBar_V_10(xBar_V_10),
        .\xBar_V_1_loc_0_fu_290_reg[10] (\xBar_V_1_loc_0_fu_290_reg[10]_0 ),
        .\xBar_V_1_loc_0_fu_290_reg[2] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_315),
        .\xBar_V_1_loc_0_fu_290_reg[3] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_316),
        .\xBar_V_1_loc_0_fu_290_reg[4] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_317),
        .\xBar_V_1_loc_0_fu_290_reg[4]_0 (\xBar_V_1_loc_0_fu_290[4]_i_3_n_5 ),
        .\xBar_V_1_loc_0_fu_290_reg[6] (\xBar_V_1_loc_0_fu_290_reg[6]_0 ),
        .\xBar_V_1_loc_0_fu_290_reg[6]_0 (\xBar_V_1_loc_0_fu_290_reg[6]_1 ),
        .\xBar_V_1_loc_0_fu_290_reg[7] (\xBar_V_1_loc_0_fu_290_reg[7]_0 ),
        .\xBar_V_1_loc_0_fu_290_reg[7]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_318),
        .\xBar_V_1_loc_0_fu_290_reg[8] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_319),
        .\xBar_V_1_loc_0_fu_290_reg[9] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_320),
        .\xBar_V_1_loc_0_fu_290_reg[9]_0 (\xBar_V_1_loc_0_fu_290[9]_i_3_n_5 ),
        .\xBar_V_1_reg[10] ({grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_441,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_442,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_443,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_444,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_445,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_446,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_447,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_448,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_449,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_450,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_451}),
        .\xBar_V_1_reg[10]_0 (\xBar_V_1[10]_i_2_n_5 ),
        .\xBar_V_1_reg[5] (\xBar_V_1[5]_i_3_n_5 ),
        .\xBar_V_1_reg[6] (\xBar_V_1[6]_i_3_n_5 ),
        .\xBar_V_1_reg[7] (\xBar_V_1[9]_i_8_n_5 ),
        .\xBar_V_loc_0_fu_286_reg[10] (\xBar_V_loc_0_fu_286_reg[10]_0 ),
        .\xBar_V_loc_0_fu_286_reg[2] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_309),
        .\xBar_V_loc_0_fu_286_reg[3] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_310),
        .\xBar_V_loc_0_fu_286_reg[4] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_311),
        .\xBar_V_loc_0_fu_286_reg[4]_0 (\xBar_V_loc_0_fu_286[4]_i_3_n_5 ),
        .\xBar_V_loc_0_fu_286_reg[6] (\xBar_V_loc_0_fu_286_reg[6]_0 ),
        .\xBar_V_loc_0_fu_286_reg[6]_0 (\xBar_V_loc_0_fu_286_reg[6]_1 ),
        .\xBar_V_loc_0_fu_286_reg[7] (\xBar_V_loc_0_fu_286_reg[7]_0 ),
        .\xBar_V_loc_0_fu_286_reg[7]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_312),
        .\xBar_V_loc_0_fu_286_reg[8] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_313),
        .\xBar_V_loc_0_fu_286_reg[9] (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_314),
        .\xBar_V_loc_0_fu_286_reg[9]_0 (\xBar_V_loc_0_fu_286[9]_i_3_n_5 ),
        .\xBar_V_reg[10] ({grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_452,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_453,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_454,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_455,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_456,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_457,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_458,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_459,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_460,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_461,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_462}),
        .\xBar_V_reg[10]_0 (\xBar_V[10]_i_5_n_5 ),
        .\xBar_V_reg[5] (\xBar_V[5]_i_3_n_5 ),
        .\xBar_V_reg[6] (\xBar_V[6]_i_3_n_5 ),
        .\xBar_V_reg[7] (\xBar_V[9]_i_3_n_5 ),
        .\xCount_V_1_reg[7] (\xCount_V_1_reg[7] ),
        .\xCount_V_1_reg[9] (\xCount_V_1_reg[9] ),
        .\xCount_V_1_reg[9]_0 (\xCount_V_1_reg[9]_0 ),
        .\xCount_V_1_reg[9]_i_5 (\xCount_V_1_reg[9]_i_5 ),
        .\xCount_V_2_reg[7] (\xCount_V_2_reg[7] ),
        .\xCount_V_2_reg[9] (\xCount_V_2_reg[9] ),
        .\xCount_V_2_reg[9]_0 (\xCount_V_2_reg[9]_0 ),
        .\xCount_V_3_reg[7] (\xCount_V_3_reg[7] ),
        .\xCount_V_3_reg[9] (\xCount_V_3_reg[9] ),
        .\xCount_V_3_reg[9]_0 (\xCount_V_3_reg[9]_0 ),
        .\xCount_V_6_reg[1] (\xCount_V_6_reg[1] ),
        .\xCount_V_6_reg[1]_0 (\xCount_V_6_reg[1]_0 ),
        .\xCount_V_6_reg[2] (DI[0]),
        .\xCount_V_6_reg[3] (DI[1]),
        .\xCount_V_6_reg[6] (DI[2]),
        .\xCount_V_6_reg[7] (DI[3]),
        .\xCount_V_6_reg[7]_0 (\xCount_V_6_reg[7] ),
        .\xCount_V_7[8]_i_12 (\xCount_V_7[8]_i_12 ),
        .\xCount_V_7_reg[7] (\xCount_V_7_reg[7] ),
        .\xCount_V_7_reg[8]_i_2 (\xCount_V_7_reg[8]_i_2 ),
        .\xCount_V_7_reg[9] (\xCount_V_7_reg[9] ),
        .\xCount_V_7_reg[9]_0 (\xCount_V_7_reg[9]_0 ),
        .\xCount_V_7_reg[9]_1 (\xCount_V_7_reg[9]_1 ),
        .\xCount_V_7_reg[9]_2 (\xCount_V_7_reg[9]_2 ),
        .\xCount_V_reg[0] (\xCount_V_reg[0] ),
        .\xCount_V_reg[7] (\xCount_V_reg[7] ),
        .\xCount_V_reg[9] (\xCount_V_reg[9] ),
        .\xCount_V_reg[9]_0 (\xCount_V_reg[9]_0 ),
        .\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 (\x_4_reg_4018_pp0_iter10_reg_reg[15] ),
        .\x_4_reg_4018_pp0_iter10_reg_reg[15]_1 (\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 ),
        .\x_4_reg_4018_pp0_iter10_reg_reg[15]_2 (\x_4_reg_4018_pp0_iter10_reg_reg[15]_1 ),
        .\x_4_reg_4018_pp0_iter10_reg_reg[15]_3 (\x_4_reg_4018_pp0_iter10_reg_reg[15]_2 ),
        .\x_4_reg_4018_pp0_iter10_reg_reg[15]_4 (\x_4_reg_4018_pp0_iter10_reg_reg[15]_3 ),
        .\x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0 (\x_4_reg_4018_pp0_iter8_reg_reg[15]__0 ),
        .\x_4_reg_4018_pp0_iter9_reg_reg[15]_0 (x_4_reg_4018_pp0_iter9_reg),
        .\x_fu_470_reg[12]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_212),
        .\x_fu_470_reg[12]_1 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_274),
        .\yCount_V_1_reg[0] (\trunc_ln518_reg_1186_reg[3]_0 ),
        .\yCount_V_2_reg[0] (\yCount_V_2_reg[0] ),
        .\yCount_V_2_reg[0]_0 (\yCount_V_2_reg[0]_0 ),
        .\yCount_V_2_reg[0]_1 (\yCount_V_2_reg[0]_1 ),
        .\yCount_V_2_reg[8] (\yCount_V_2_reg[8] ),
        .\yCount_V_3_reg[9] (\yCount_V_3_reg[9] ),
        .\yCount_V_reg[0] (\yCount_V_reg[0] ),
        .\yCount_V_reg[9] (\yCount_V_reg[9] ),
        .\y_fu_206_reg[0] (start_once_reg),
        .\y_fu_206_reg[0]_0 (\y_fu_206_reg[0]_0 ),
        .\zext_ln1032_cast_reg_4013_reg[0]_0 (D[0]),
        .\zext_ln1032_cast_reg_4013_reg[2]_0 (D[1]),
        .\zext_ln1032_cast_reg_4013_reg[3]_0 (D[2]),
        .\zext_ln1032_cast_reg_4013_reg[4]_0 (D[3]),
        .zonePlateVAddr(zonePlateVAddr),
        .zonePlateVAddr0(zonePlateVAddr0),
        .\zonePlateVAddr_loc_0_fu_278_reg[15] (zonePlateVAddr_loc_0_fu_278),
        .\zonePlateVAddr_loc_0_fu_278_reg[7] (add_ln1296_fu_1696_p2[7:0]),
        .\zonePlateVAddr_loc_0_fu_278_reg[7]_0 (grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_386),
        .\zonePlateVAddr_reg[7] (\trunc_ln518_reg_1186_reg[5]_0 ),
        .\zonePlateVDelta_loc_0_fu_274_reg[15] ({zonePlateVDelta_loc_0_fu_274,\zonePlateVDelta_loc_0_fu_274_reg[14]_0 }),
        .\zonePlateVDelta_loc_0_fu_274_reg[15]_0 (zonePlateVDelta),
        .\zonePlateVDelta_reg[15] ({grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_425,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_426,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_427,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_428,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_429,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_430,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_431,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_432,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_433,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_434,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_435,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_436,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_437,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_438,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_439,grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_440}),
        .\zonePlateVDelta_reg[15]_0 (\zonePlateVDelta_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_488),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0),
        .R(RSTC));
  LUT6 #(
    .INIT(64'hAAAA0300AAAA0000)) 
    grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg_i_1
       (.I0(grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg),
        .I1(grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg_reg),
        .I2(grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_reg),
        .I3(icmp_ln520_reg_4037_pp0_iter8_reg),
        .I4(ap_enable_reg_pp0_iter12_reg_0),
        .I5(ap_enable_reg_pp0_iter9),
        .O(grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg_i_1_n_5));
  LUT6 #(
    .INIT(64'hA0A0A0A0A0A0ACA0)) 
    grp_tpgPatternCrossHatch_fu_1369_ap_start_reg_i_1
       (.I0(grp_tpgPatternCrossHatch_fu_1369_ap_start_reg),
        .I1(icmp_ln520_reg_4037_pp0_iter7_reg),
        .I2(ap_enable_reg_pp0_iter12_reg_0),
        .I3(ap_enable_reg_pp0_iter8),
        .I4(\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4] [0]),
        .I5(q4_reg),
        .O(grp_tpgPatternCrossHatch_fu_1369_ap_start_reg_i_1_n_5));
  LUT6 #(
    .INIT(64'hFFFF000010001000)) 
    grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_i_1
       (.I0(grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_reg),
        .I1(grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_reg_0),
        .I2(icmp_ln520_reg_4037_pp0_iter9_reg),
        .I3(ap_enable_reg_pp0_iter10),
        .I4(grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg),
        .I5(ap_enable_reg_pp0_iter12_reg_0),
        .O(grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_i_1_n_5));
  LUT5 #(
    .INIT(32'hAA30AA00)) 
    grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg_i_1
       (.I0(grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg),
        .I1(grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg_reg),
        .I2(icmp_ln520_reg_4037_pp0_iter8_reg),
        .I3(ap_enable_reg_pp0_iter12_reg_0),
        .I4(ap_enable_reg_pp0_iter9),
        .O(grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_0_2_reg[0] 
       (.C(ap_clk),
        .CE(hBarSel_0_20),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hBarSel_0_2[0]),
        .Q(hBarSel_0_2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_0_2_reg[1] 
       (.C(ap_clk),
        .CE(hBarSel_0_20),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hBarSel_0_2[1]),
        .Q(hBarSel_0_2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_0_2_reg[2] 
       (.C(ap_clk),
        .CE(hBarSel_0_20),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hBarSel_0_2[2]),
        .Q(hBarSel_0_2[2]),
        .R(1'b0));
  FDRE \hBarSel_0_4_loc_0_fu_294_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_391),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_476),
        .Q(hBarSel_0_4_loc_0_fu_294[0]),
        .R(1'b0));
  FDRE \hBarSel_0_4_loc_0_fu_294_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_391),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_475),
        .Q(hBarSel_0_4_loc_0_fu_294[1]),
        .R(1'b0));
  FDRE \hBarSel_0_4_loc_0_fu_294_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_391),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_474),
        .Q(hBarSel_0_4_loc_0_fu_294[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_1_2_reg[0] 
       (.C(ap_clk),
        .CE(hBarSel_1_20),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hBarSel_1_2[0]),
        .Q(hBarSel_1_2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_1_2_reg[1] 
       (.C(ap_clk),
        .CE(hBarSel_1_20),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hBarSel_1_2[1]),
        .Q(hBarSel_1_2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_1_2_reg[2] 
       (.C(ap_clk),
        .CE(hBarSel_1_20),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hBarSel_1_2[2]),
        .Q(hBarSel_1_2[2]),
        .R(1'b0));
  FDRE \hBarSel_1_4_loc_0_fu_282_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_388),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_473),
        .Q(hBarSel_1_4_loc_0_fu_282[0]),
        .R(1'b0));
  FDRE \hBarSel_1_4_loc_0_fu_282_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_388),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_472),
        .Q(hBarSel_1_4_loc_0_fu_282[1]),
        .R(1'b0));
  FDRE \hBarSel_1_4_loc_0_fu_282_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_388),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_471),
        .Q(hBarSel_1_4_loc_0_fu_282[2]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \hdata[7]_i_1 
       (.I0(\hdata_flag_0_reg_418_reg_n_5_[0] ),
        .I1(tpgBackground_U0_ap_ready),
        .O(hdata0));
  FDRE \hdata_flag_0_reg_418_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(hdata_flag_0_reg_418),
        .Q(\hdata_flag_0_reg_418_reg_n_5_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFBFBFB0B080808)) 
    \hdata_flag_1_fu_478[0]_i_1 
       (.I0(\hdata_flag_0_reg_418_reg_n_5_[0] ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_213),
        .I2(ap_enable_reg_pp0_iter12_reg_0),
        .I3(ap_enable_reg_pp0_iter13_reg),
        .I4(\hdata_loc_0_fu_266_reg[0]_0 ),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_flag_1_out),
        .O(\hdata_flag_1_fu_478[0]_i_1_n_5 ));
  FDRE \hdata_loc_0_fu_266_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_398),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_484),
        .Q(hdata_loc_0_fu_266[0]),
        .R(1'b0));
  FDRE \hdata_loc_0_fu_266_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_398),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_483),
        .Q(hdata_loc_0_fu_266[1]),
        .R(1'b0));
  FDRE \hdata_loc_0_fu_266_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_398),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_482),
        .Q(hdata_loc_0_fu_266[2]),
        .R(1'b0));
  FDRE \hdata_loc_0_fu_266_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_398),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_481),
        .Q(hdata_loc_0_fu_266[3]),
        .R(1'b0));
  FDRE \hdata_loc_0_fu_266_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_398),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_480),
        .Q(hdata_loc_0_fu_266[4]),
        .R(1'b0));
  FDRE \hdata_loc_0_fu_266_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_398),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_479),
        .Q(hdata_loc_0_fu_266[5]),
        .R(1'b0));
  FDRE \hdata_loc_0_fu_266_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_398),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_478),
        .Q(hdata_loc_0_fu_266[6]),
        .R(1'b0));
  FDRE \hdata_loc_0_fu_266_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_398),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_477),
        .Q(hdata_loc_0_fu_266[7]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_270_reg[0] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_2700),
        .D(\add_ln1488_reg_1244_reg[0]_0 ),
        .Q(hdata_new_0_fu_270[0]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_270_reg[1] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_2700),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_new_1_out[1]),
        .Q(hdata_new_0_fu_270[1]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_270_reg[2] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_2700),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_new_1_out[2]),
        .Q(hdata_new_0_fu_270[2]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_270_reg[3] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_2700),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_new_1_out[3]),
        .Q(hdata_new_0_fu_270[3]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_270_reg[4] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_2700),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_new_1_out[4]),
        .Q(hdata_new_0_fu_270[4]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_270_reg[5] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_2700),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_new_1_out[5]),
        .Q(hdata_new_0_fu_270[5]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_270_reg[6] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_2700),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_new_1_out[6]),
        .Q(hdata_new_0_fu_270[6]),
        .R(1'b0));
  FDRE \hdata_new_0_fu_270_reg[7] 
       (.C(ap_clk),
        .CE(hdata_new_0_fu_2700),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_new_1_out[7]),
        .Q(hdata_new_0_fu_270[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[0] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_270[0]),
        .Q(hdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[1] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_270[1]),
        .Q(hdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[2] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_270[2]),
        .Q(hdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[3] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_270[3]),
        .Q(hdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[4] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_270[4]),
        .Q(hdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[5] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_270[5]),
        .Q(hdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[6] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_270[6]),
        .Q(hdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \hdata_reg[7] 
       (.C(ap_clk),
        .CE(hdata0),
        .D(hdata_new_0_fu_270[7]),
        .Q(hdata[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \icmp_ln1336_1_reg_599[0]_i_1 
       (.I0(\icmp_ln1336_1_reg_599[0]_i_2_n_5 ),
        .I1(\icmp_ln1336_1_reg_599[0]_i_3_n_5 ),
        .I2(\icmp_ln1336_1_reg_599[0]_i_4_n_5 ),
        .I3(\icmp_ln1336_1_reg_599[0]_i_5_n_5 ),
        .I4(trunc_ln518_reg_1186[0]),
        .I5(\icmp_ln1336_1_reg_599[0]_i_6_n_5 ),
        .O(\grp_tpgPatternTartanColorBars_fu_1413/icmp_ln1336_1_fu_263_p2 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln1336_1_reg_599[0]_i_2 
       (.I0(x_4_reg_4018_pp0_iter9_reg[12]),
        .I1(x_4_reg_4018_pp0_iter9_reg[13]),
        .I2(x_4_reg_4018_pp0_iter9_reg[10]),
        .I3(x_4_reg_4018_pp0_iter9_reg[11]),
        .I4(x_4_reg_4018_pp0_iter9_reg[15]),
        .I5(x_4_reg_4018_pp0_iter9_reg[14]),
        .O(\icmp_ln1336_1_reg_599[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln1336_1_reg_599[0]_i_3 
       (.I0(\y_3_reg_1179_reg[15]_0 [1]),
        .I1(\y_3_reg_1179_reg[15]_0 [2]),
        .I2(\y_3_reg_1179_reg[7]_0 ),
        .I3(\y_3_reg_1179_reg[15]_0 [0]),
        .I4(\y_3_reg_1179_reg[15]_0 [4]),
        .I5(\y_3_reg_1179_reg[15]_0 [3]),
        .O(\icmp_ln1336_1_reg_599[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln1336_1_reg_599[0]_i_4 
       (.I0(\trunc_ln518_reg_1186_reg[3]_0 ),
        .I1(\trunc_ln518_reg_1186_reg[4]_0 ),
        .I2(trunc_ln518_reg_1186[1]),
        .I3(trunc_ln518_reg_1186[2]),
        .I4(\y_3_reg_1179_reg[6]_0 ),
        .I5(\trunc_ln518_reg_1186_reg[5]_0 ),
        .O(\icmp_ln1336_1_reg_599[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln1336_1_reg_599[0]_i_5 
       (.I0(x_4_reg_4018_pp0_iter9_reg[6]),
        .I1(x_4_reg_4018_pp0_iter9_reg[7]),
        .I2(x_4_reg_4018_pp0_iter9_reg[4]),
        .I3(x_4_reg_4018_pp0_iter9_reg[5]),
        .I4(x_4_reg_4018_pp0_iter9_reg[9]),
        .I5(x_4_reg_4018_pp0_iter9_reg[8]),
        .O(\icmp_ln1336_1_reg_599[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln1336_1_reg_599[0]_i_6 
       (.I0(\y_3_reg_1179_reg[15]_0 [7]),
        .I1(x_4_reg_4018_pp0_iter9_reg[1]),
        .I2(\y_3_reg_1179_reg[15]_0 [5]),
        .I3(\y_3_reg_1179_reg[15]_0 [6]),
        .I4(x_4_reg_4018_pp0_iter9_reg[3]),
        .I5(x_4_reg_4018_pp0_iter9_reg[2]),
        .O(\icmp_ln1336_1_reg_599[0]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \icmp_ln1336_reg_594[0]_i_1 
       (.I0(\icmp_ln1336_1_reg_599[0]_i_2_n_5 ),
        .I1(x_4_reg_4018_pp0_iter9_reg[3]),
        .I2(x_4_reg_4018_pp0_iter9_reg[2]),
        .I3(x_4_reg_4018_pp0_iter9_reg[1]),
        .I4(\icmp_ln1336_1_reg_599[0]_i_5_n_5 ),
        .O(\grp_tpgPatternTartanColorBars_fu_1413/icmp_ln1336_fu_251_p2 ));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1592_1_reg_1254[0]_i_1 
       (.I0(\y_3_reg_1179_reg[7]_0 ),
        .I1(\y_3_reg_1179_reg[6]_0 ),
        .O(icmp_ln1592_1_fu_886_p2));
  FDRE \icmp_ln1592_1_reg_1254_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(icmp_ln1592_1_fu_886_p2),
        .Q(icmp_ln1592_1_reg_1254),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h03AA)) 
    \icmp_ln1592_2_reg_1264[0]_i_1 
       (.I0(\icmp_ln1592_2_reg_1264_reg_n_5_[0] ),
        .I1(\y_3_reg_1179_reg[7]_0 ),
        .I2(\y_3_reg_1179_reg[6]_0 ),
        .I3(ap_CS_fsm_state3),
        .O(\icmp_ln1592_2_reg_1264[0]_i_1_n_5 ));
  FDRE \icmp_ln1592_2_reg_1264_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1592_2_reg_1264[0]_i_1_n_5 ),
        .Q(\icmp_ln1592_2_reg_1264_reg_n_5_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1592_reg_1249[0]_i_1 
       (.I0(\y_3_reg_1179_reg[6]_0 ),
        .I1(\y_3_reg_1179_reg[7]_0 ),
        .O(icmp_ln1592_fu_879_p2));
  FDRE \icmp_ln1592_reg_1249_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(icmp_ln1592_fu_879_p2),
        .Q(icmp_ln1592_reg_1249),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    internal_full_n_i_2
       (.I0(\y_fu_206_reg[0]_0 ),
        .I1(grp_v_tpgHlsDataFlow_fu_331_ap_start_reg),
        .I2(start_once_reg),
        .I3(start_for_tpgForeground_U0_full_n),
        .O(ap_sync_reg_tpgBackground_U0_ap_ready_reg));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \or_ln1592_reg_1259[0]_i_1 
       (.I0(\y_3_reg_1179_reg[7]_0 ),
        .I1(\y_3_reg_1179_reg[6]_0 ),
        .O(or_ln1592_fu_893_p2));
  FDRE \or_ln1592_reg_1259_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(or_ln1592_fu_893_p2),
        .Q(\or_ln1592_reg_1259_reg[0]_0 ),
        .R(1'b0));
  FDRE \outpix_val_V_1_fu_238_reg[0] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_7_out[0]),
        .Q(outpix_val_V_1_fu_238[0]),
        .R(1'b0));
  FDRE \outpix_val_V_1_fu_238_reg[1] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_7_out[1]),
        .Q(outpix_val_V_1_fu_238[1]),
        .R(1'b0));
  FDRE \outpix_val_V_1_fu_238_reg[2] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_7_out[2]),
        .Q(outpix_val_V_1_fu_238[2]),
        .R(1'b0));
  FDRE \outpix_val_V_1_fu_238_reg[3] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_7_out[3]),
        .Q(outpix_val_V_1_fu_238[3]),
        .R(1'b0));
  FDRE \outpix_val_V_1_fu_238_reg[4] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_7_out[4]),
        .Q(outpix_val_V_1_fu_238[4]),
        .R(1'b0));
  FDRE \outpix_val_V_1_fu_238_reg[5] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_7_out[5]),
        .Q(outpix_val_V_1_fu_238[5]),
        .R(1'b0));
  FDRE \outpix_val_V_1_fu_238_reg[6] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_7_out[6]),
        .Q(outpix_val_V_1_fu_238[6]),
        .R(1'b0));
  FDRE \outpix_val_V_1_fu_238_reg[7] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_7_out[7]),
        .Q(outpix_val_V_1_fu_238[7]),
        .R(1'b0));
  FDRE \outpix_val_V_1_load_reg_1199_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_1_fu_238[0]),
        .Q(outpix_val_V_1_load_reg_1199[0]),
        .R(1'b0));
  FDRE \outpix_val_V_1_load_reg_1199_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_1_fu_238[1]),
        .Q(outpix_val_V_1_load_reg_1199[1]),
        .R(1'b0));
  FDRE \outpix_val_V_1_load_reg_1199_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_1_fu_238[2]),
        .Q(outpix_val_V_1_load_reg_1199[2]),
        .R(1'b0));
  FDRE \outpix_val_V_1_load_reg_1199_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_1_fu_238[3]),
        .Q(outpix_val_V_1_load_reg_1199[3]),
        .R(1'b0));
  FDRE \outpix_val_V_1_load_reg_1199_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_1_fu_238[4]),
        .Q(outpix_val_V_1_load_reg_1199[4]),
        .R(1'b0));
  FDRE \outpix_val_V_1_load_reg_1199_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_1_fu_238[5]),
        .Q(outpix_val_V_1_load_reg_1199[5]),
        .R(1'b0));
  FDRE \outpix_val_V_1_load_reg_1199_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_1_fu_238[6]),
        .Q(outpix_val_V_1_load_reg_1199[6]),
        .R(1'b0));
  FDRE \outpix_val_V_1_load_reg_1199_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_1_fu_238[7]),
        .Q(outpix_val_V_1_load_reg_1199[7]),
        .R(1'b0));
  FDRE \outpix_val_V_2_fu_242_reg[0] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_8_out[0]),
        .Q(outpix_val_V_2_fu_242[0]),
        .R(1'b0));
  FDRE \outpix_val_V_2_fu_242_reg[1] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_8_out[1]),
        .Q(outpix_val_V_2_fu_242[1]),
        .R(1'b0));
  FDRE \outpix_val_V_2_fu_242_reg[2] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_8_out[2]),
        .Q(outpix_val_V_2_fu_242[2]),
        .R(1'b0));
  FDRE \outpix_val_V_2_fu_242_reg[3] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_8_out[3]),
        .Q(outpix_val_V_2_fu_242[3]),
        .R(1'b0));
  FDRE \outpix_val_V_2_fu_242_reg[4] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_8_out[4]),
        .Q(outpix_val_V_2_fu_242[4]),
        .R(1'b0));
  FDRE \outpix_val_V_2_fu_242_reg[5] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_8_out[5]),
        .Q(outpix_val_V_2_fu_242[5]),
        .R(1'b0));
  FDRE \outpix_val_V_2_fu_242_reg[6] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_8_out[6]),
        .Q(outpix_val_V_2_fu_242[6]),
        .R(1'b0));
  FDRE \outpix_val_V_2_fu_242_reg[7] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_8_out[7]),
        .Q(outpix_val_V_2_fu_242[7]),
        .R(1'b0));
  FDRE \outpix_val_V_2_load_reg_1204_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_2_fu_242[0]),
        .Q(outpix_val_V_2_load_reg_1204[0]),
        .R(1'b0));
  FDRE \outpix_val_V_2_load_reg_1204_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_2_fu_242[1]),
        .Q(outpix_val_V_2_load_reg_1204[1]),
        .R(1'b0));
  FDRE \outpix_val_V_2_load_reg_1204_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_2_fu_242[2]),
        .Q(outpix_val_V_2_load_reg_1204[2]),
        .R(1'b0));
  FDRE \outpix_val_V_2_load_reg_1204_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_2_fu_242[3]),
        .Q(outpix_val_V_2_load_reg_1204[3]),
        .R(1'b0));
  FDRE \outpix_val_V_2_load_reg_1204_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_2_fu_242[4]),
        .Q(outpix_val_V_2_load_reg_1204[4]),
        .R(1'b0));
  FDRE \outpix_val_V_2_load_reg_1204_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_2_fu_242[5]),
        .Q(outpix_val_V_2_load_reg_1204[5]),
        .R(1'b0));
  FDRE \outpix_val_V_2_load_reg_1204_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_2_fu_242[6]),
        .Q(outpix_val_V_2_load_reg_1204[6]),
        .R(1'b0));
  FDRE \outpix_val_V_2_load_reg_1204_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_2_fu_242[7]),
        .Q(outpix_val_V_2_load_reg_1204[7]),
        .R(1'b0));
  FDRE \outpix_val_V_3_fu_246_reg[0] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_9_out[0]),
        .Q(outpix_val_V_3_fu_246[0]),
        .R(1'b0));
  FDRE \outpix_val_V_3_fu_246_reg[1] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_9_out[1]),
        .Q(outpix_val_V_3_fu_246[1]),
        .R(1'b0));
  FDRE \outpix_val_V_3_fu_246_reg[2] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_9_out[2]),
        .Q(outpix_val_V_3_fu_246[2]),
        .R(1'b0));
  FDRE \outpix_val_V_3_fu_246_reg[3] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_9_out[3]),
        .Q(outpix_val_V_3_fu_246[3]),
        .R(1'b0));
  FDRE \outpix_val_V_3_fu_246_reg[4] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_9_out[4]),
        .Q(outpix_val_V_3_fu_246[4]),
        .R(1'b0));
  FDRE \outpix_val_V_3_fu_246_reg[5] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_9_out[5]),
        .Q(outpix_val_V_3_fu_246[5]),
        .R(1'b0));
  FDRE \outpix_val_V_3_fu_246_reg[6] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_9_out[6]),
        .Q(outpix_val_V_3_fu_246[6]),
        .R(1'b0));
  FDRE \outpix_val_V_3_fu_246_reg[7] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_9_out[7]),
        .Q(outpix_val_V_3_fu_246[7]),
        .R(1'b0));
  FDRE \outpix_val_V_3_load_reg_1209_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_3_fu_246[0]),
        .Q(outpix_val_V_3_load_reg_1209[0]),
        .R(1'b0));
  FDRE \outpix_val_V_3_load_reg_1209_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_3_fu_246[1]),
        .Q(outpix_val_V_3_load_reg_1209[1]),
        .R(1'b0));
  FDRE \outpix_val_V_3_load_reg_1209_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_3_fu_246[2]),
        .Q(outpix_val_V_3_load_reg_1209[2]),
        .R(1'b0));
  FDRE \outpix_val_V_3_load_reg_1209_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_3_fu_246[3]),
        .Q(outpix_val_V_3_load_reg_1209[3]),
        .R(1'b0));
  FDRE \outpix_val_V_3_load_reg_1209_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_3_fu_246[4]),
        .Q(outpix_val_V_3_load_reg_1209[4]),
        .R(1'b0));
  FDRE \outpix_val_V_3_load_reg_1209_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_3_fu_246[5]),
        .Q(outpix_val_V_3_load_reg_1209[5]),
        .R(1'b0));
  FDRE \outpix_val_V_3_load_reg_1209_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_3_fu_246[6]),
        .Q(outpix_val_V_3_load_reg_1209[6]),
        .R(1'b0));
  FDRE \outpix_val_V_3_load_reg_1209_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_3_fu_246[7]),
        .Q(outpix_val_V_3_load_reg_1209[7]),
        .R(1'b0));
  FDRE \outpix_val_V_4_fu_250_reg[0] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_10_out[0]),
        .Q(outpix_val_V_4_fu_250[0]),
        .R(1'b0));
  FDRE \outpix_val_V_4_fu_250_reg[1] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_10_out[1]),
        .Q(outpix_val_V_4_fu_250[1]),
        .R(1'b0));
  FDRE \outpix_val_V_4_fu_250_reg[2] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_10_out[2]),
        .Q(outpix_val_V_4_fu_250[2]),
        .R(1'b0));
  FDRE \outpix_val_V_4_fu_250_reg[3] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_10_out[3]),
        .Q(outpix_val_V_4_fu_250[3]),
        .R(1'b0));
  FDRE \outpix_val_V_4_fu_250_reg[4] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_10_out[4]),
        .Q(outpix_val_V_4_fu_250[4]),
        .R(1'b0));
  FDRE \outpix_val_V_4_fu_250_reg[5] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_10_out[5]),
        .Q(outpix_val_V_4_fu_250[5]),
        .R(1'b0));
  FDRE \outpix_val_V_4_fu_250_reg[6] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_10_out[6]),
        .Q(outpix_val_V_4_fu_250[6]),
        .R(1'b0));
  FDRE \outpix_val_V_4_fu_250_reg[7] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_10_out[7]),
        .Q(outpix_val_V_4_fu_250[7]),
        .R(1'b0));
  FDRE \outpix_val_V_4_load_reg_1214_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_4_fu_250[0]),
        .Q(outpix_val_V_4_load_reg_1214[0]),
        .R(1'b0));
  FDRE \outpix_val_V_4_load_reg_1214_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_4_fu_250[1]),
        .Q(outpix_val_V_4_load_reg_1214[1]),
        .R(1'b0));
  FDRE \outpix_val_V_4_load_reg_1214_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_4_fu_250[2]),
        .Q(outpix_val_V_4_load_reg_1214[2]),
        .R(1'b0));
  FDRE \outpix_val_V_4_load_reg_1214_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_4_fu_250[3]),
        .Q(outpix_val_V_4_load_reg_1214[3]),
        .R(1'b0));
  FDRE \outpix_val_V_4_load_reg_1214_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_4_fu_250[4]),
        .Q(outpix_val_V_4_load_reg_1214[4]),
        .R(1'b0));
  FDRE \outpix_val_V_4_load_reg_1214_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_4_fu_250[5]),
        .Q(outpix_val_V_4_load_reg_1214[5]),
        .R(1'b0));
  FDRE \outpix_val_V_4_load_reg_1214_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_4_fu_250[6]),
        .Q(outpix_val_V_4_load_reg_1214[6]),
        .R(1'b0));
  FDRE \outpix_val_V_4_load_reg_1214_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_4_fu_250[7]),
        .Q(outpix_val_V_4_load_reg_1214[7]),
        .R(1'b0));
  FDRE \outpix_val_V_5_fu_254_reg[0] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_11_out[0]),
        .Q(outpix_val_V_5_fu_254[0]),
        .R(1'b0));
  FDRE \outpix_val_V_5_fu_254_reg[1] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_11_out[1]),
        .Q(outpix_val_V_5_fu_254[1]),
        .R(1'b0));
  FDRE \outpix_val_V_5_fu_254_reg[2] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_11_out[2]),
        .Q(outpix_val_V_5_fu_254[2]),
        .R(1'b0));
  FDRE \outpix_val_V_5_fu_254_reg[3] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_11_out[3]),
        .Q(outpix_val_V_5_fu_254[3]),
        .R(1'b0));
  FDRE \outpix_val_V_5_fu_254_reg[4] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_11_out[4]),
        .Q(outpix_val_V_5_fu_254[4]),
        .R(1'b0));
  FDRE \outpix_val_V_5_fu_254_reg[5] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_11_out[5]),
        .Q(outpix_val_V_5_fu_254[5]),
        .R(1'b0));
  FDRE \outpix_val_V_5_fu_254_reg[6] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_11_out[6]),
        .Q(outpix_val_V_5_fu_254[6]),
        .R(1'b0));
  FDRE \outpix_val_V_5_fu_254_reg[7] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_11_out[7]),
        .Q(outpix_val_V_5_fu_254[7]),
        .R(1'b0));
  FDRE \outpix_val_V_5_load_reg_1219_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_5_fu_254[0]),
        .Q(outpix_val_V_5_load_reg_1219[0]),
        .R(1'b0));
  FDRE \outpix_val_V_5_load_reg_1219_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_5_fu_254[1]),
        .Q(outpix_val_V_5_load_reg_1219[1]),
        .R(1'b0));
  FDRE \outpix_val_V_5_load_reg_1219_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_5_fu_254[2]),
        .Q(outpix_val_V_5_load_reg_1219[2]),
        .R(1'b0));
  FDRE \outpix_val_V_5_load_reg_1219_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_5_fu_254[3]),
        .Q(outpix_val_V_5_load_reg_1219[3]),
        .R(1'b0));
  FDRE \outpix_val_V_5_load_reg_1219_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_5_fu_254[4]),
        .Q(outpix_val_V_5_load_reg_1219[4]),
        .R(1'b0));
  FDRE \outpix_val_V_5_load_reg_1219_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_5_fu_254[5]),
        .Q(outpix_val_V_5_load_reg_1219[5]),
        .R(1'b0));
  FDRE \outpix_val_V_5_load_reg_1219_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_5_fu_254[6]),
        .Q(outpix_val_V_5_load_reg_1219[6]),
        .R(1'b0));
  FDRE \outpix_val_V_5_load_reg_1219_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_5_fu_254[7]),
        .Q(outpix_val_V_5_load_reg_1219[7]),
        .R(1'b0));
  FDRE \outpix_val_V_fu_234_reg[0] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_6_out[0]),
        .Q(outpix_val_V_fu_234[0]),
        .R(1'b0));
  FDRE \outpix_val_V_fu_234_reg[1] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_6_out[1]),
        .Q(outpix_val_V_fu_234[1]),
        .R(1'b0));
  FDRE \outpix_val_V_fu_234_reg[2] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_6_out[2]),
        .Q(outpix_val_V_fu_234[2]),
        .R(1'b0));
  FDRE \outpix_val_V_fu_234_reg[3] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_6_out[3]),
        .Q(outpix_val_V_fu_234[3]),
        .R(1'b0));
  FDRE \outpix_val_V_fu_234_reg[4] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_6_out[4]),
        .Q(outpix_val_V_fu_234[4]),
        .R(1'b0));
  FDRE \outpix_val_V_fu_234_reg[5] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_6_out[5]),
        .Q(outpix_val_V_fu_234[5]),
        .R(1'b0));
  FDRE \outpix_val_V_fu_234_reg[6] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_6_out[6]),
        .Q(outpix_val_V_fu_234[6]),
        .R(1'b0));
  FDRE \outpix_val_V_fu_234_reg[7] 
       (.C(ap_clk),
        .CE(outpix_val_V_2_fu_2420),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_outpix_val_V_6_out[7]),
        .Q(outpix_val_V_fu_234[7]),
        .R(1'b0));
  FDRE \outpix_val_V_load_reg_1194_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_fu_234[0]),
        .Q(outpix_val_V_load_reg_1194[0]),
        .R(1'b0));
  FDRE \outpix_val_V_load_reg_1194_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_fu_234[1]),
        .Q(outpix_val_V_load_reg_1194[1]),
        .R(1'b0));
  FDRE \outpix_val_V_load_reg_1194_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_fu_234[2]),
        .Q(outpix_val_V_load_reg_1194[2]),
        .R(1'b0));
  FDRE \outpix_val_V_load_reg_1194_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_fu_234[3]),
        .Q(outpix_val_V_load_reg_1194[3]),
        .R(1'b0));
  FDRE \outpix_val_V_load_reg_1194_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_fu_234[4]),
        .Q(outpix_val_V_load_reg_1194[4]),
        .R(1'b0));
  FDRE \outpix_val_V_load_reg_1194_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_fu_234[5]),
        .Q(outpix_val_V_load_reg_1194[5]),
        .R(1'b0));
  FDRE \outpix_val_V_load_reg_1194_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_fu_234[6]),
        .Q(outpix_val_V_load_reg_1194[6]),
        .R(1'b0));
  FDRE \outpix_val_V_load_reg_1194_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(outpix_val_V_fu_234[7]),
        .Q(outpix_val_V_load_reg_1194[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0242373_lcssa386_fu_210_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[0]),
        .Q(p_0_0_0_0_0242373_lcssa386_fu_210[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0242373_lcssa386_fu_210_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[1]),
        .Q(\p_0_0_0_0_0242373_lcssa386_fu_210_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0242373_lcssa386_fu_210_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[2]),
        .Q(\p_0_0_0_0_0242373_lcssa386_fu_210_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0242373_lcssa386_fu_210_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[3]),
        .Q(p_0_0_0_0_0242373_lcssa386_fu_210[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0242373_lcssa386_fu_210_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[4]),
        .Q(\p_0_0_0_0_0242373_lcssa386_fu_210_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0242373_lcssa386_fu_210_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[5]),
        .Q(\p_0_0_0_0_0242373_lcssa386_fu_210_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0242373_lcssa386_fu_210_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[6]),
        .Q(\p_0_0_0_0_0242373_lcssa386_fu_210_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_0242373_lcssa386_fu_210_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[7]),
        .Q(\p_0_0_0_0_0242373_lcssa386_fu_210_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0244375_lcssa389_fu_214_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[8]),
        .Q(p_0_1_0_0_0244375_lcssa389_fu_214[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0244375_lcssa389_fu_214_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[9]),
        .Q(p_0_1_0_0_0244375_lcssa389_fu_214[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0244375_lcssa389_fu_214_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[10]),
        .Q(p_0_1_0_0_0244375_lcssa389_fu_214[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0244375_lcssa389_fu_214_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[11]),
        .Q(p_0_1_0_0_0244375_lcssa389_fu_214[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0244375_lcssa389_fu_214_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[12]),
        .Q(p_0_1_0_0_0244375_lcssa389_fu_214[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0244375_lcssa389_fu_214_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[13]),
        .Q(p_0_1_0_0_0244375_lcssa389_fu_214[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0244375_lcssa389_fu_214_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[14]),
        .Q(p_0_1_0_0_0244375_lcssa389_fu_214[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_0244375_lcssa389_fu_214_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[15]),
        .Q(p_0_1_0_0_0244375_lcssa389_fu_214[7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0246377_lcssa392_fu_218_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[16]),
        .Q(p_0_2_0_0_0246377_lcssa392_fu_218[0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0246377_lcssa392_fu_218_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[17]),
        .Q(p_0_2_0_0_0246377_lcssa392_fu_218[1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0246377_lcssa392_fu_218_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[18]),
        .Q(p_0_2_0_0_0246377_lcssa392_fu_218[2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0246377_lcssa392_fu_218_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[19]),
        .Q(p_0_2_0_0_0246377_lcssa392_fu_218[3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0246377_lcssa392_fu_218_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[20]),
        .Q(p_0_2_0_0_0246377_lcssa392_fu_218[4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0246377_lcssa392_fu_218_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[21]),
        .Q(p_0_2_0_0_0246377_lcssa392_fu_218[5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0246377_lcssa392_fu_218_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[22]),
        .Q(p_0_2_0_0_0246377_lcssa392_fu_218[6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_0246377_lcssa392_fu_218_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[23]),
        .Q(p_0_2_0_0_0246377_lcssa392_fu_218[7]),
        .R(1'b0));
  FDRE \p_0_3_0_0_0248379_lcssa395_fu_222_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[24]),
        .Q(\p_0_3_0_0_0248379_lcssa395_fu_222_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \p_0_3_0_0_0248379_lcssa395_fu_222_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[25]),
        .Q(\p_0_3_0_0_0248379_lcssa395_fu_222_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \p_0_3_0_0_0248379_lcssa395_fu_222_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[26]),
        .Q(\p_0_3_0_0_0248379_lcssa395_fu_222_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \p_0_3_0_0_0248379_lcssa395_fu_222_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[27]),
        .Q(\p_0_3_0_0_0248379_lcssa395_fu_222_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \p_0_3_0_0_0248379_lcssa395_fu_222_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[28]),
        .Q(\p_0_3_0_0_0248379_lcssa395_fu_222_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \p_0_3_0_0_0248379_lcssa395_fu_222_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[29]),
        .Q(\p_0_3_0_0_0248379_lcssa395_fu_222_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \p_0_3_0_0_0248379_lcssa395_fu_222_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[30]),
        .Q(\p_0_3_0_0_0248379_lcssa395_fu_222_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \p_0_3_0_0_0248379_lcssa395_fu_222_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[31]),
        .Q(\p_0_3_0_0_0248379_lcssa395_fu_222_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \p_0_4_0_0_0250381_lcssa398_fu_226_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[32]),
        .Q(p_0_4_0_0_0250381_lcssa398_fu_226[0]),
        .R(1'b0));
  FDRE \p_0_4_0_0_0250381_lcssa398_fu_226_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[33]),
        .Q(p_0_4_0_0_0250381_lcssa398_fu_226[1]),
        .R(1'b0));
  FDRE \p_0_4_0_0_0250381_lcssa398_fu_226_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[34]),
        .Q(p_0_4_0_0_0250381_lcssa398_fu_226[2]),
        .R(1'b0));
  FDRE \p_0_4_0_0_0250381_lcssa398_fu_226_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[35]),
        .Q(p_0_4_0_0_0250381_lcssa398_fu_226[3]),
        .R(1'b0));
  FDRE \p_0_4_0_0_0250381_lcssa398_fu_226_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[36]),
        .Q(p_0_4_0_0_0250381_lcssa398_fu_226[4]),
        .R(1'b0));
  FDRE \p_0_4_0_0_0250381_lcssa398_fu_226_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[37]),
        .Q(p_0_4_0_0_0250381_lcssa398_fu_226[5]),
        .R(1'b0));
  FDRE \p_0_4_0_0_0250381_lcssa398_fu_226_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[38]),
        .Q(p_0_4_0_0_0250381_lcssa398_fu_226[6]),
        .R(1'b0));
  FDRE \p_0_4_0_0_0250381_lcssa398_fu_226_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[39]),
        .Q(p_0_4_0_0_0250381_lcssa398_fu_226[7]),
        .R(1'b0));
  FDRE \p_0_5_0_0_0252383_lcssa401_fu_230_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[40]),
        .Q(p_0_5_0_0_0252383_lcssa401_fu_230[0]),
        .R(1'b0));
  FDRE \p_0_5_0_0_0252383_lcssa401_fu_230_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[41]),
        .Q(p_0_5_0_0_0252383_lcssa401_fu_230[1]),
        .R(1'b0));
  FDRE \p_0_5_0_0_0252383_lcssa401_fu_230_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[42]),
        .Q(p_0_5_0_0_0252383_lcssa401_fu_230[2]),
        .R(1'b0));
  FDRE \p_0_5_0_0_0252383_lcssa401_fu_230_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[43]),
        .Q(p_0_5_0_0_0252383_lcssa401_fu_230[3]),
        .R(1'b0));
  FDRE \p_0_5_0_0_0252383_lcssa401_fu_230_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[44]),
        .Q(p_0_5_0_0_0252383_lcssa401_fu_230[4]),
        .R(1'b0));
  FDRE \p_0_5_0_0_0252383_lcssa401_fu_230_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[45]),
        .Q(p_0_5_0_0_0252383_lcssa401_fu_230[5]),
        .R(1'b0));
  FDRE \p_0_5_0_0_0252383_lcssa401_fu_230_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[46]),
        .Q(p_0_5_0_0_0252383_lcssa401_fu_230[6]),
        .R(1'b0));
  FDRE \p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[3]_0 ),
        .D(out[47]),
        .Q(p_0_5_0_0_0252383_lcssa401_fu_230[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \q0[0]_i_1 
       (.I0(hBarSel_1_4_loc_0_fu_282[0]),
        .I1(hBarSel_1_4_loc_0_fu_282[1]),
        .I2(hBarSel_1_4_loc_0_fu_282[2]),
        .O(\q0[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \q0[5]_i_1 
       (.I0(hBarSel_1_4_loc_0_fu_282[2]),
        .I1(hBarSel_1_4_loc_0_fu_282[0]),
        .I2(hBarSel_1_4_loc_0_fu_282[1]),
        .O(\q0[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \q0[6]_i_1 
       (.I0(hBarSel_1_4_loc_0_fu_282[2]),
        .I1(hBarSel_1_4_loc_0_fu_282[0]),
        .I2(hBarSel_1_4_loc_0_fu_282[1]),
        .O(\q0[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \q0[7]_i_1 
       (.I0(hBarSel_1_4_loc_0_fu_282[2]),
        .I1(hBarSel_1_4_loc_0_fu_282[1]),
        .I2(hBarSel_1_4_loc_0_fu_282[0]),
        .O(\q0[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \q1[0]_i_1 
       (.I0(hBarSel_0_4_loc_0_fu_294[0]),
        .I1(hBarSel_0_4_loc_0_fu_294[1]),
        .I2(hBarSel_0_4_loc_0_fu_294[2]),
        .O(\q1[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \q1[5]_i_1 
       (.I0(hBarSel_0_4_loc_0_fu_294[2]),
        .I1(hBarSel_0_4_loc_0_fu_294[0]),
        .I2(hBarSel_0_4_loc_0_fu_294[1]),
        .O(\q1[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \q1[6]_i_1 
       (.I0(hBarSel_0_4_loc_0_fu_294[2]),
        .I1(hBarSel_0_4_loc_0_fu_294[0]),
        .I2(hBarSel_0_4_loc_0_fu_294[1]),
        .O(\q1[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \q1[7]_i_1 
       (.I0(hBarSel_0_4_loc_0_fu_294[2]),
        .I1(hBarSel_0_4_loc_0_fu_294[1]),
        .I2(hBarSel_0_4_loc_0_fu_294[0]),
        .O(\q1[7]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rampStart[7]_i_1 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(\rampStart_reg[0]_0 ),
        .O(tpgBackground_U0_ap_ready));
  FDRE \rampStart_load_reg_1167_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1167_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[1]),
        .Q(rampStart_load_reg_1167[1]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1167_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[2]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1167_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[3]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1167_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[4]),
        .Q(D[3]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1167_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[5]),
        .Q(rampStart_load_reg_1167[5]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1167_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(Q[6]),
        .Q(rampStart_load_reg_1167[6]),
        .R(1'b0));
  FDRE \rampStart_load_reg_1167_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(rampStart_reg),
        .Q(rampStart_load_reg_1167[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[0] 
       (.C(ap_clk),
        .CE(tpgBackground_U0_ap_ready),
        .D(add_ln705_fu_815_p2[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[1] 
       (.C(ap_clk),
        .CE(tpgBackground_U0_ap_ready),
        .D(add_ln705_fu_815_p2[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[2] 
       (.C(ap_clk),
        .CE(tpgBackground_U0_ap_ready),
        .D(add_ln705_fu_815_p2[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[3] 
       (.C(ap_clk),
        .CE(tpgBackground_U0_ap_ready),
        .D(add_ln705_fu_815_p2[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[4] 
       (.C(ap_clk),
        .CE(tpgBackground_U0_ap_ready),
        .D(add_ln705_fu_815_p2[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[5] 
       (.C(ap_clk),
        .CE(tpgBackground_U0_ap_ready),
        .D(add_ln705_fu_815_p2[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[6] 
       (.C(ap_clk),
        .CE(tpgBackground_U0_ap_ready),
        .D(add_ln705_fu_815_p2[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampStart_reg[7] 
       (.C(ap_clk),
        .CE(tpgBackground_U0_ap_ready),
        .D(add_ln705_fu_815_p2[7]),
        .Q(rampStart_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \rampVal[4]_i_2 
       (.I0(\rampVal_loc_0_fu_298_reg[7]_0 [4]),
        .I1(\rampVal_loc_0_fu_298_reg[7]_0 [2]),
        .I2(\rampVal_loc_0_fu_298_reg[7]_0 [0]),
        .I3(\rampVal_loc_0_fu_298_reg[7]_0 [1]),
        .I4(\rampVal_loc_0_fu_298_reg[7]_0 [3]),
        .O(\rampVal[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \rampVal[5]_i_2 
       (.I0(\rampVal_loc_0_fu_298_reg[7]_0 [5]),
        .I1(\rampVal_loc_0_fu_298_reg[7]_0 [3]),
        .I2(\rampVal_loc_0_fu_298_reg[7]_0 [1]),
        .I3(\rampVal_loc_0_fu_298_reg[7]_0 [0]),
        .I4(\rampVal_loc_0_fu_298_reg[7]_0 [2]),
        .I5(\rampVal_loc_0_fu_298_reg[7]_0 [4]),
        .O(\rampVal[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rampVal[7]_i_4 
       (.I0(\rampVal_loc_0_fu_298_reg[7]_0 [5]),
        .I1(\rampVal_loc_0_fu_298_reg[7]_0 [3]),
        .I2(\rampVal_loc_0_fu_298_reg[7]_0 [1]),
        .I3(\rampVal_loc_0_fu_298_reg[7]_0 [0]),
        .I4(\rampVal_loc_0_fu_298_reg[7]_0 [2]),
        .I5(\rampVal_loc_0_fu_298_reg[7]_0 [4]),
        .O(\rampVal[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rampVal_1[7]_i_1 
       (.I0(\rampVal_3_flag_0_reg_406_reg_n_5_[0] ),
        .I1(tpgBackground_U0_ap_ready),
        .O(rampVal_10));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[0] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_306[0]),
        .Q(rampVal_1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[1] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_306[1]),
        .Q(rampVal_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[2] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_306[2]),
        .Q(rampVal_1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[3] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_306[3]),
        .Q(rampVal_1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[4] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_306[4]),
        .Q(rampVal_1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[5] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_306[5]),
        .Q(rampVal_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[6] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_306[6]),
        .Q(rampVal_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_1_reg[7] 
       (.C(ap_clk),
        .CE(rampVal_10),
        .D(rampVal_3_new_0_fu_306[7]),
        .Q(rampVal_1[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \rampVal_2[7]_i_1 
       (.I0(\rampVal_2_flag_0_reg_430_reg_n_5_[0] ),
        .I1(tpgBackground_U0_ap_ready),
        .O(rampVal_20));
  FDRE \rampVal_2_flag_0_reg_430_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(rampVal_2_flag_0_reg_430),
        .Q(\rampVal_2_flag_0_reg_430_reg_n_5_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFBBBB00008B88)) 
    \rampVal_2_flag_1_fu_474[0]_i_1 
       (.I0(\rampVal_2_flag_0_reg_430_reg_n_5_[0] ),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_213),
        .I2(\rampVal_2_flag_1_fu_474_reg[0] ),
        .I3(ap_enable_reg_pp0_iter13_reg),
        .I4(ap_enable_reg_pp0_iter12_reg_0),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_flag_1_out),
        .O(\rampVal_2_flag_1_fu_474[0]_i_1_n_5 ));
  FDRE \rampVal_2_loc_0_fu_258_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_405),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_416),
        .Q(rampVal_2_loc_0_fu_258[1]),
        .R(1'b0));
  FDRE \rampVal_2_loc_0_fu_258_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_405),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_415),
        .Q(rampVal_2_loc_0_fu_258[2]),
        .R(1'b0));
  FDRE \rampVal_2_loc_0_fu_258_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_405),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_414),
        .Q(rampVal_2_loc_0_fu_258[3]),
        .R(1'b0));
  FDRE \rampVal_2_loc_0_fu_258_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_405),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_413),
        .Q(rampVal_2_loc_0_fu_258[4]),
        .R(1'b0));
  FDRE \rampVal_2_loc_0_fu_258_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_405),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_412),
        .Q(rampVal_2_loc_0_fu_258[5]),
        .R(1'b0));
  FDRE \rampVal_2_loc_0_fu_258_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_405),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_411),
        .Q(rampVal_2_loc_0_fu_258[6]),
        .R(1'b0));
  FDRE \rampVal_2_loc_0_fu_258_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_405),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_410),
        .Q(rampVal_2_loc_0_fu_258[7]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_262_reg[1] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_2620),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_new_1_out[1]),
        .Q(rampVal_2_new_0_fu_262[1]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_262_reg[2] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_2620),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_new_1_out[2]),
        .Q(rampVal_2_new_0_fu_262[2]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_262_reg[3] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_2620),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_new_1_out[3]),
        .Q(rampVal_2_new_0_fu_262[3]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_262_reg[4] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_2620),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_new_1_out[4]),
        .Q(rampVal_2_new_0_fu_262[4]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_262_reg[5] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_2620),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_new_1_out[5]),
        .Q(rampVal_2_new_0_fu_262[5]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_262_reg[6] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_2620),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_new_1_out[6]),
        .Q(rampVal_2_new_0_fu_262[6]),
        .R(1'b0));
  FDRE \rampVal_2_new_0_fu_262_reg[7] 
       (.C(ap_clk),
        .CE(rampVal_2_new_0_fu_2620),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_new_1_out[7]),
        .Q(rampVal_2_new_0_fu_262[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[1] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_262[1]),
        .Q(rampVal_2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[2] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_262[2]),
        .Q(rampVal_2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[3] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_262[3]),
        .Q(rampVal_2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[4] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_262[4]),
        .Q(rampVal_2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[5] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_262[5]),
        .Q(rampVal_2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[6] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_262[6]),
        .Q(rampVal_2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_2_reg[7] 
       (.C(ap_clk),
        .CE(rampVal_20),
        .D(rampVal_2_new_0_fu_262[7]),
        .Q(rampVal_2[7]),
        .R(1'b0));
  FDRE \rampVal_3_flag_0_reg_406_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[1]),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_485),
        .Q(\rampVal_3_flag_0_reg_406_reg_n_5_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAACCFAFFAACC0A00)) 
    \rampVal_3_flag_1_fu_482[0]_i_1 
       (.I0(\rampVal_3_flag_0_reg_406_reg_n_5_[0] ),
        .I1(\rampVal_3_loc_0_fu_302_reg[7]_0 ),
        .I2(ap_enable_reg_pp0_iter12_reg_0),
        .I3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_213),
        .I4(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_loc_1_out_o_ap_vld),
        .I5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_flag_1_out),
        .O(\rampVal_3_flag_1_fu_482[0]_i_1_n_5 ));
  FDRE \rampVal_3_loc_0_fu_302_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_396),
        .D(p_1_in[0]),
        .Q(rampVal_3_loc_0_fu_302[0]),
        .R(1'b0));
  FDRE \rampVal_3_loc_0_fu_302_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_396),
        .D(p_1_in[1]),
        .Q(rampVal_3_loc_0_fu_302[1]),
        .R(1'b0));
  FDRE \rampVal_3_loc_0_fu_302_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_396),
        .D(p_1_in[2]),
        .Q(rampVal_3_loc_0_fu_302[2]),
        .R(1'b0));
  FDRE \rampVal_3_loc_0_fu_302_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_396),
        .D(p_1_in[3]),
        .Q(rampVal_3_loc_0_fu_302[3]),
        .R(1'b0));
  FDRE \rampVal_3_loc_0_fu_302_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_396),
        .D(p_1_in[4]),
        .Q(rampVal_3_loc_0_fu_302[4]),
        .R(1'b0));
  FDRE \rampVal_3_loc_0_fu_302_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_396),
        .D(p_1_in[5]),
        .Q(rampVal_3_loc_0_fu_302[5]),
        .R(1'b0));
  FDRE \rampVal_3_loc_0_fu_302_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_396),
        .D(p_1_in[6]),
        .Q(rampVal_3_loc_0_fu_302[6]),
        .R(1'b0));
  FDRE \rampVal_3_loc_0_fu_302_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_396),
        .D(p_1_in[7]),
        .Q(rampVal_3_loc_0_fu_302[7]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_306_reg[0] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3060),
        .D(\rampStart_load_reg_1167_reg[0]_0 ),
        .Q(rampVal_3_new_0_fu_306[0]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_306_reg[1] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3060),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_new_1_out[1]),
        .Q(rampVal_3_new_0_fu_306[1]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_306_reg[2] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3060),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_new_1_out[2]),
        .Q(rampVal_3_new_0_fu_306[2]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_306_reg[3] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3060),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_new_1_out[3]),
        .Q(rampVal_3_new_0_fu_306[3]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_306_reg[4] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3060),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_new_1_out[4]),
        .Q(rampVal_3_new_0_fu_306[4]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_306_reg[5] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3060),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_new_1_out[5]),
        .Q(rampVal_3_new_0_fu_306[5]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_306_reg[6] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3060),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_new_1_out[6]),
        .Q(rampVal_3_new_0_fu_306[6]),
        .R(1'b0));
  FDRE \rampVal_3_new_0_fu_306_reg[7] 
       (.C(ap_clk),
        .CE(rampVal_3_new_0_fu_3060),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_337),
        .Q(rampVal_3_new_0_fu_306[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \rampVal_loc_0_fu_298[3]_i_3 
       (.I0(\rampVal_loc_0_fu_298_reg[7]_0 [3]),
        .I1(\rampVal_loc_0_fu_298_reg[7]_0 [1]),
        .I2(\rampVal_loc_0_fu_298_reg[7]_0 [0]),
        .I3(\rampVal_loc_0_fu_298_reg[7]_0 [2]),
        .O(\rampVal_loc_0_fu_298[3]_i_3_n_5 ));
  FDRE \rampVal_loc_0_fu_298_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_400),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_424),
        .Q(\rampVal_loc_0_fu_298_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \rampVal_loc_0_fu_298_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_400),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_423),
        .Q(\rampVal_loc_0_fu_298_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \rampVal_loc_0_fu_298_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_400),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_422),
        .Q(\rampVal_loc_0_fu_298_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \rampVal_loc_0_fu_298_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_400),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_421),
        .Q(\rampVal_loc_0_fu_298_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \rampVal_loc_0_fu_298_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_400),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_420),
        .Q(\rampVal_loc_0_fu_298_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \rampVal_loc_0_fu_298_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_400),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_419),
        .Q(\rampVal_loc_0_fu_298_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \rampVal_loc_0_fu_298_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_400),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_418),
        .Q(\rampVal_loc_0_fu_298_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \rampVal_loc_0_fu_298_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_400),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_417),
        .Q(\rampVal_loc_0_fu_298_reg[7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[0] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal[0]),
        .Q(rampVal[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[1] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal[1]),
        .Q(rampVal[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[2] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal[2]),
        .Q(rampVal[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[3] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal[3]),
        .Q(rampVal[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[4] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal[4]),
        .Q(rampVal[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[5] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal[5]),
        .Q(rampVal[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[6] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal[6]),
        .Q(rampVal[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rampVal_reg[7] 
       (.C(ap_clk),
        .CE(rampVal0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal[7]),
        .Q(rampVal[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rev102_reg_1234[0]_i_1 
       (.I0(ult_reg_1229),
        .O(rev102_fu_853_p2));
  FDRE \rev102_reg_1234_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(rev102_fu_853_p2),
        .Q(rev102_reg_1234),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT5 #(
    .INIT(32'h55105500)) 
    start_once_reg_i_1
       (.I0(tpgBackground_U0_ap_ready),
        .I1(\y_fu_206_reg[0]_0 ),
        .I2(grp_v_tpgHlsDataFlow_fu_331_ap_start_reg),
        .I3(start_once_reg),
        .I4(start_for_tpgForeground_U0_full_n),
        .O(start_once_reg_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1_n_5),
        .Q(start_once_reg),
        .R(RSTC));
  FDRE \trunc_ln518_reg_1186_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\y_fu_206_reg[15]_0 [0]),
        .Q(trunc_ln518_reg_1186[0]),
        .R(1'b0));
  FDRE \trunc_ln518_reg_1186_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\y_fu_206_reg[15]_0 [1]),
        .Q(trunc_ln518_reg_1186[1]),
        .R(1'b0));
  FDRE \trunc_ln518_reg_1186_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\y_fu_206_reg[15]_0 [2]),
        .Q(trunc_ln518_reg_1186[2]),
        .R(1'b0));
  FDRE \trunc_ln518_reg_1186_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\y_fu_206_reg[15]_0 [3]),
        .Q(\trunc_ln518_reg_1186_reg[3]_0 ),
        .R(1'b0));
  FDRE \trunc_ln518_reg_1186_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\y_fu_206_reg[15]_0 [4]),
        .Q(\trunc_ln518_reg_1186_reg[4]_0 ),
        .R(1'b0));
  FDRE \trunc_ln518_reg_1186_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\y_fu_206_reg[15]_0 [5]),
        .Q(\trunc_ln518_reg_1186_reg[5]_0 ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 ult_fu_805_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({ult_fu_805_p2,ult_fu_805_p2_carry_n_6,ult_fu_805_p2_carry_n_7,ult_fu_805_p2_carry_n_8,ult_fu_805_p2_carry_n_9,ult_fu_805_p2_carry_n_10,ult_fu_805_p2_carry_n_11,ult_fu_805_p2_carry_n_12}),
        .DI({ult_fu_805_p2_carry_i_1_n_5,ult_fu_805_p2_carry_i_2_n_5,ult_fu_805_p2_carry_i_3_n_5,ult_fu_805_p2_carry_i_4_n_5,ult_fu_805_p2_carry_i_5_n_5,ult_fu_805_p2_carry_i_6_n_5,ult_fu_805_p2_carry_i_7_n_5,ult_fu_805_p2_carry_i_8_n_5}),
        .O(NLW_ult_fu_805_p2_carry_O_UNCONNECTED[7:0]),
        .S(\ult_reg_1229_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    ult_fu_805_p2_carry_i_1
       (.I0(\y_fu_206_reg[15]_0 [15]),
        .I1(\ult_reg_1229_reg[0]_1 [15]),
        .I2(\ult_reg_1229_reg[0]_1 [14]),
        .I3(\y_fu_206_reg[15]_0 [14]),
        .O(ult_fu_805_p2_carry_i_1_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    ult_fu_805_p2_carry_i_2
       (.I0(\y_fu_206_reg[15]_0 [13]),
        .I1(\ult_reg_1229_reg[0]_1 [13]),
        .I2(\ult_reg_1229_reg[0]_1 [12]),
        .I3(\y_fu_206_reg[15]_0 [12]),
        .O(ult_fu_805_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    ult_fu_805_p2_carry_i_3
       (.I0(\y_fu_206_reg[15]_0 [11]),
        .I1(\ult_reg_1229_reg[0]_1 [11]),
        .I2(\ult_reg_1229_reg[0]_1 [10]),
        .I3(\y_fu_206_reg[15]_0 [10]),
        .O(ult_fu_805_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    ult_fu_805_p2_carry_i_4
       (.I0(\y_fu_206_reg[15]_0 [9]),
        .I1(\ult_reg_1229_reg[0]_1 [9]),
        .I2(\ult_reg_1229_reg[0]_1 [8]),
        .I3(\y_fu_206_reg[15]_0 [8]),
        .O(ult_fu_805_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    ult_fu_805_p2_carry_i_5
       (.I0(\y_fu_206_reg[15]_0 [7]),
        .I1(\ult_reg_1229_reg[0]_1 [7]),
        .I2(\ult_reg_1229_reg[0]_1 [6]),
        .I3(\y_fu_206_reg[15]_0 [6]),
        .O(ult_fu_805_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    ult_fu_805_p2_carry_i_6
       (.I0(\y_fu_206_reg[15]_0 [5]),
        .I1(\ult_reg_1229_reg[0]_1 [5]),
        .I2(\ult_reg_1229_reg[0]_1 [4]),
        .I3(\y_fu_206_reg[15]_0 [4]),
        .O(ult_fu_805_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    ult_fu_805_p2_carry_i_7
       (.I0(\y_fu_206_reg[15]_0 [3]),
        .I1(\ult_reg_1229_reg[0]_1 [3]),
        .I2(\ult_reg_1229_reg[0]_1 [2]),
        .I3(\y_fu_206_reg[15]_0 [2]),
        .O(ult_fu_805_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    ult_fu_805_p2_carry_i_8
       (.I0(\y_fu_206_reg[15]_0 [1]),
        .I1(\ult_reg_1229_reg[0]_1 [1]),
        .I2(\ult_reg_1229_reg[0]_1 [0]),
        .I3(\y_fu_206_reg[15]_0 [0]),
        .O(ult_fu_805_p2_carry_i_8_n_5));
  FDRE \ult_reg_1229_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(ult_fu_805_p2),
        .Q(ult_reg_1229),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    \xBar_V[10]_i_5 
       (.I0(\xBar_V_loc_0_fu_286_reg[10]_0 [10]),
        .I1(\xBar_V_loc_0_fu_286_reg[10]_0 [7]),
        .I2(\xBar_V[9]_i_3_n_5 ),
        .I3(\xBar_V_loc_0_fu_286_reg[10]_0 [8]),
        .I4(\xBar_V_loc_0_fu_286_reg[10]_0 [9]),
        .O(\xBar_V[10]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    \xBar_V[5]_i_3 
       (.I0(\xBar_V_loc_0_fu_286_reg[10]_0 [5]),
        .I1(\xBar_V_loc_0_fu_286_reg[10]_0 [4]),
        .I2(\xBar_V_loc_0_fu_286_reg[10]_0 [1]),
        .I3(\xBar_V_loc_0_fu_286_reg[10]_0 [2]),
        .I4(\xBar_V_loc_0_fu_286_reg[10]_0 [3]),
        .O(\xBar_V[5]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h9555555555555555)) 
    \xBar_V[6]_i_3 
       (.I0(\xBar_V_loc_0_fu_286_reg[10]_0 [6]),
        .I1(\xBar_V_loc_0_fu_286_reg[10]_0 [5]),
        .I2(\xBar_V_loc_0_fu_286_reg[10]_0 [3]),
        .I3(\xBar_V_loc_0_fu_286_reg[10]_0 [2]),
        .I4(\xBar_V_loc_0_fu_286_reg[10]_0 [1]),
        .I5(\xBar_V_loc_0_fu_286_reg[10]_0 [4]),
        .O(\xBar_V[6]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \xBar_V[9]_i_3 
       (.I0(\xBar_V_loc_0_fu_286_reg[10]_0 [5]),
        .I1(\xBar_V_loc_0_fu_286_reg[10]_0 [3]),
        .I2(\xBar_V_loc_0_fu_286_reg[10]_0 [2]),
        .I3(\xBar_V_loc_0_fu_286_reg[10]_0 [1]),
        .I4(\xBar_V_loc_0_fu_286_reg[10]_0 [4]),
        .I5(\xBar_V_loc_0_fu_286_reg[10]_0 [6]),
        .O(\xBar_V[9]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT5 #(
    .INIT(32'h59555555)) 
    \xBar_V_1[10]_i_2 
       (.I0(\xBar_V_1_loc_0_fu_290_reg[10]_0 [10]),
        .I1(\xBar_V_1_loc_0_fu_290_reg[10]_0 [7]),
        .I2(\xBar_V_1[9]_i_8_n_5 ),
        .I3(\xBar_V_1_loc_0_fu_290_reg[10]_0 [8]),
        .I4(\xBar_V_1_loc_0_fu_290_reg[10]_0 [9]),
        .O(\xBar_V_1[10]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    \xBar_V_1[5]_i_3 
       (.I0(\xBar_V_1_loc_0_fu_290_reg[10]_0 [5]),
        .I1(\xBar_V_1_loc_0_fu_290_reg[10]_0 [4]),
        .I2(\xBar_V_1_loc_0_fu_290_reg[10]_0 [1]),
        .I3(\xBar_V_1_loc_0_fu_290_reg[10]_0 [2]),
        .I4(\xBar_V_1_loc_0_fu_290_reg[10]_0 [3]),
        .O(\xBar_V_1[5]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h9555555555555555)) 
    \xBar_V_1[6]_i_3 
       (.I0(\xBar_V_1_loc_0_fu_290_reg[10]_0 [6]),
        .I1(\xBar_V_1_loc_0_fu_290_reg[10]_0 [5]),
        .I2(\xBar_V_1_loc_0_fu_290_reg[10]_0 [3]),
        .I3(\xBar_V_1_loc_0_fu_290_reg[10]_0 [2]),
        .I4(\xBar_V_1_loc_0_fu_290_reg[10]_0 [1]),
        .I5(\xBar_V_1_loc_0_fu_290_reg[10]_0 [4]),
        .O(\xBar_V_1[6]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \xBar_V_1[9]_i_8 
       (.I0(\xBar_V_1_loc_0_fu_290_reg[10]_0 [5]),
        .I1(\xBar_V_1_loc_0_fu_290_reg[10]_0 [3]),
        .I2(\xBar_V_1_loc_0_fu_290_reg[10]_0 [2]),
        .I3(\xBar_V_1_loc_0_fu_290_reg[10]_0 [1]),
        .I4(\xBar_V_1_loc_0_fu_290_reg[10]_0 [4]),
        .I5(\xBar_V_1_loc_0_fu_290_reg[10]_0 [6]),
        .O(\xBar_V_1[9]_i_8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT4 #(
    .INIT(16'h9555)) 
    \xBar_V_1_loc_0_fu_290[4]_i_3 
       (.I0(\xBar_V_1_loc_0_fu_290_reg[10]_0 [4]),
        .I1(\xBar_V_1_loc_0_fu_290_reg[10]_0 [3]),
        .I2(\xBar_V_1_loc_0_fu_290_reg[10]_0 [2]),
        .I3(\xBar_V_1_loc_0_fu_290_reg[10]_0 [1]),
        .O(\xBar_V_1_loc_0_fu_290[4]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT4 #(
    .INIT(16'h5955)) 
    \xBar_V_1_loc_0_fu_290[9]_i_3 
       (.I0(\xBar_V_1_loc_0_fu_290_reg[10]_0 [9]),
        .I1(\xBar_V_1_loc_0_fu_290_reg[10]_0 [8]),
        .I2(\xBar_V_1[9]_i_8_n_5 ),
        .I3(\xBar_V_1_loc_0_fu_290_reg[10]_0 [7]),
        .O(\xBar_V_1_loc_0_fu_290[9]_i_3_n_5 ));
  FDRE \xBar_V_1_loc_0_fu_290_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_451),
        .Q(\xBar_V_1_loc_0_fu_290_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \xBar_V_1_loc_0_fu_290_reg[10] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_441),
        .Q(\xBar_V_1_loc_0_fu_290_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \xBar_V_1_loc_0_fu_290_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_450),
        .Q(\xBar_V_1_loc_0_fu_290_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \xBar_V_1_loc_0_fu_290_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_449),
        .Q(\xBar_V_1_loc_0_fu_290_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \xBar_V_1_loc_0_fu_290_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_448),
        .Q(\xBar_V_1_loc_0_fu_290_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \xBar_V_1_loc_0_fu_290_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_447),
        .Q(\xBar_V_1_loc_0_fu_290_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \xBar_V_1_loc_0_fu_290_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_446),
        .Q(\xBar_V_1_loc_0_fu_290_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \xBar_V_1_loc_0_fu_290_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_445),
        .Q(\xBar_V_1_loc_0_fu_290_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \xBar_V_1_loc_0_fu_290_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_444),
        .Q(\xBar_V_1_loc_0_fu_290_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \xBar_V_1_loc_0_fu_290_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_443),
        .Q(\xBar_V_1_loc_0_fu_290_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \xBar_V_1_loc_0_fu_290_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_442),
        .Q(\xBar_V_1_loc_0_fu_290_reg[10]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_1_reg[0] 
       (.C(ap_clk),
        .CE(xBar_V_10),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_528),
        .Q(xBar_V_1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_1_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_533),
        .Q(xBar_V_1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_1_reg[1] 
       (.C(ap_clk),
        .CE(xBar_V_10),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_527),
        .Q(xBar_V_1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_1_reg[2] 
       (.C(ap_clk),
        .CE(xBar_V_10),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_315),
        .Q(xBar_V_1[2]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_496));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_1_reg[3] 
       (.C(ap_clk),
        .CE(xBar_V_10),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_316),
        .Q(xBar_V_1[3]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_496));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_1_reg[4] 
       (.C(ap_clk),
        .CE(xBar_V_10),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_317),
        .Q(xBar_V_1[4]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_496));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_1_reg[5] 
       (.C(ap_clk),
        .CE(xBar_V_10),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_526),
        .Q(xBar_V_1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_1_reg[6] 
       (.C(ap_clk),
        .CE(xBar_V_10),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_525),
        .Q(xBar_V_1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_1_reg[7] 
       (.C(ap_clk),
        .CE(xBar_V_10),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_318),
        .Q(xBar_V_1[7]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_496));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_1_reg[8] 
       (.C(ap_clk),
        .CE(xBar_V_10),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_319),
        .Q(xBar_V_1[8]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_496));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_1_reg[9] 
       (.C(ap_clk),
        .CE(xBar_V_10),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_320),
        .Q(xBar_V_1[9]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_496));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT4 #(
    .INIT(16'h9555)) 
    \xBar_V_loc_0_fu_286[4]_i_3 
       (.I0(\xBar_V_loc_0_fu_286_reg[10]_0 [4]),
        .I1(\xBar_V_loc_0_fu_286_reg[10]_0 [3]),
        .I2(\xBar_V_loc_0_fu_286_reg[10]_0 [2]),
        .I3(\xBar_V_loc_0_fu_286_reg[10]_0 [1]),
        .O(\xBar_V_loc_0_fu_286[4]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT4 #(
    .INIT(16'h5955)) 
    \xBar_V_loc_0_fu_286[9]_i_3 
       (.I0(\xBar_V_loc_0_fu_286_reg[10]_0 [9]),
        .I1(\xBar_V_loc_0_fu_286_reg[10]_0 [8]),
        .I2(\xBar_V[9]_i_3_n_5 ),
        .I3(\xBar_V_loc_0_fu_286_reg[10]_0 [7]),
        .O(\xBar_V_loc_0_fu_286[9]_i_3_n_5 ));
  FDRE \xBar_V_loc_0_fu_286_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_462),
        .Q(\xBar_V_loc_0_fu_286_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \xBar_V_loc_0_fu_286_reg[10] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_452),
        .Q(\xBar_V_loc_0_fu_286_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \xBar_V_loc_0_fu_286_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_461),
        .Q(\xBar_V_loc_0_fu_286_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \xBar_V_loc_0_fu_286_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_460),
        .Q(\xBar_V_loc_0_fu_286_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \xBar_V_loc_0_fu_286_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_459),
        .Q(\xBar_V_loc_0_fu_286_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \xBar_V_loc_0_fu_286_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_458),
        .Q(\xBar_V_loc_0_fu_286_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \xBar_V_loc_0_fu_286_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_457),
        .Q(\xBar_V_loc_0_fu_286_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \xBar_V_loc_0_fu_286_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_456),
        .Q(\xBar_V_loc_0_fu_286_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \xBar_V_loc_0_fu_286_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_455),
        .Q(\xBar_V_loc_0_fu_286_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \xBar_V_loc_0_fu_286_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_454),
        .Q(\xBar_V_loc_0_fu_286_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \xBar_V_loc_0_fu_286_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_393),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_453),
        .Q(\xBar_V_loc_0_fu_286_reg[10]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_534),
        .Q(xBar_V[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[10] 
       (.C(ap_clk),
        .CE(xBar_V0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_529),
        .Q(xBar_V[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[1] 
       (.C(ap_clk),
        .CE(xBar_V0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_532),
        .Q(xBar_V[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[2] 
       (.C(ap_clk),
        .CE(xBar_V0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_309),
        .Q(xBar_V[2]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_495));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[3] 
       (.C(ap_clk),
        .CE(xBar_V0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_310),
        .Q(xBar_V[3]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_495));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[4] 
       (.C(ap_clk),
        .CE(xBar_V0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_311),
        .Q(xBar_V[4]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_495));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[5] 
       (.C(ap_clk),
        .CE(xBar_V0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_531),
        .Q(xBar_V[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[6] 
       (.C(ap_clk),
        .CE(xBar_V0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_530),
        .Q(xBar_V[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[7] 
       (.C(ap_clk),
        .CE(xBar_V0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_312),
        .Q(xBar_V[7]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_495));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[8] 
       (.C(ap_clk),
        .CE(xBar_V0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_313),
        .Q(xBar_V[8]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_495));
  FDRE #(
    .INIT(1'b0)) 
    \xBar_V_reg[9] 
       (.C(ap_clk),
        .CE(xBar_V0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_314),
        .Q(xBar_V[9]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_495));
  FDRE \y_3_reg_1179_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\y_fu_206_reg[15]_0 [10]),
        .Q(\y_3_reg_1179_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \y_3_reg_1179_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\y_fu_206_reg[15]_0 [11]),
        .Q(\y_3_reg_1179_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \y_3_reg_1179_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\y_fu_206_reg[15]_0 [12]),
        .Q(\y_3_reg_1179_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \y_3_reg_1179_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\y_fu_206_reg[15]_0 [13]),
        .Q(\y_3_reg_1179_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \y_3_reg_1179_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\y_fu_206_reg[15]_0 [14]),
        .Q(\y_3_reg_1179_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \y_3_reg_1179_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\y_fu_206_reg[15]_0 [15]),
        .Q(\y_3_reg_1179_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \y_3_reg_1179_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\y_fu_206_reg[15]_0 [6]),
        .Q(\y_3_reg_1179_reg[6]_0 ),
        .R(1'b0));
  FDRE \y_3_reg_1179_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\y_fu_206_reg[15]_0 [7]),
        .Q(\y_3_reg_1179_reg[7]_0 ),
        .R(1'b0));
  FDRE \y_3_reg_1179_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\y_fu_206_reg[15]_0 [8]),
        .Q(\y_3_reg_1179_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \y_3_reg_1179_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(\y_fu_206_reg[15]_0 [9]),
        .Q(\y_3_reg_1179_reg[15]_0 [1]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 y_4_fu_776_p2_carry
       (.CI(\y_fu_206_reg[15]_0 [0]),
        .CI_TOP(1'b0),
        .CO({y_4_fu_776_p2_carry_n_5,y_4_fu_776_p2_carry_n_6,y_4_fu_776_p2_carry_n_7,y_4_fu_776_p2_carry_n_8,y_4_fu_776_p2_carry_n_9,y_4_fu_776_p2_carry_n_10,y_4_fu_776_p2_carry_n_11,y_4_fu_776_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(y_4_fu_776_p2[8:1]),
        .S(\y_fu_206_reg[15]_0 [8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 y_4_fu_776_p2_carry__0
       (.CI(y_4_fu_776_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_y_4_fu_776_p2_carry__0_CO_UNCONNECTED[7:6],y_4_fu_776_p2_carry__0_n_7,y_4_fu_776_p2_carry__0_n_8,y_4_fu_776_p2_carry__0_n_9,y_4_fu_776_p2_carry__0_n_10,y_4_fu_776_p2_carry__0_n_11,y_4_fu_776_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_y_4_fu_776_p2_carry__0_O_UNCONNECTED[7],y_4_fu_776_p2[15:9]}),
        .S({1'b0,\y_fu_206_reg[15]_0 [15:9]}));
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_206[0]_i_1 
       (.I0(\y_fu_206_reg[15]_0 [0]),
        .O(y_4_fu_776_p2[0]));
  FDRE \y_fu_206_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_776_p2[0]),
        .Q(\y_fu_206_reg[15]_0 [0]),
        .R(ap_NS_fsm15_out));
  FDRE \y_fu_206_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_776_p2[10]),
        .Q(\y_fu_206_reg[15]_0 [10]),
        .R(ap_NS_fsm15_out));
  FDRE \y_fu_206_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_776_p2[11]),
        .Q(\y_fu_206_reg[15]_0 [11]),
        .R(ap_NS_fsm15_out));
  FDRE \y_fu_206_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_776_p2[12]),
        .Q(\y_fu_206_reg[15]_0 [12]),
        .R(ap_NS_fsm15_out));
  FDRE \y_fu_206_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_776_p2[13]),
        .Q(\y_fu_206_reg[15]_0 [13]),
        .R(ap_NS_fsm15_out));
  FDRE \y_fu_206_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_776_p2[14]),
        .Q(\y_fu_206_reg[15]_0 [14]),
        .R(ap_NS_fsm15_out));
  FDRE \y_fu_206_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_776_p2[15]),
        .Q(\y_fu_206_reg[15]_0 [15]),
        .R(ap_NS_fsm15_out));
  FDRE \y_fu_206_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_776_p2[1]),
        .Q(\y_fu_206_reg[15]_0 [1]),
        .R(ap_NS_fsm15_out));
  FDRE \y_fu_206_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_776_p2[2]),
        .Q(\y_fu_206_reg[15]_0 [2]),
        .R(ap_NS_fsm15_out));
  FDRE \y_fu_206_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_776_p2[3]),
        .Q(\y_fu_206_reg[15]_0 [3]),
        .R(ap_NS_fsm15_out));
  FDRE \y_fu_206_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_776_p2[4]),
        .Q(\y_fu_206_reg[15]_0 [4]),
        .R(ap_NS_fsm15_out));
  FDRE \y_fu_206_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_776_p2[5]),
        .Q(\y_fu_206_reg[15]_0 [5]),
        .R(ap_NS_fsm15_out));
  FDRE \y_fu_206_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_776_p2[6]),
        .Q(\y_fu_206_reg[15]_0 [6]),
        .R(ap_NS_fsm15_out));
  FDRE \y_fu_206_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_776_p2[7]),
        .Q(\y_fu_206_reg[15]_0 [7]),
        .R(ap_NS_fsm15_out));
  FDRE \y_fu_206_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_776_p2[8]),
        .Q(\y_fu_206_reg[15]_0 [8]),
        .R(ap_NS_fsm15_out));
  FDRE \y_fu_206_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_776_p2[9]),
        .Q(\y_fu_206_reg[15]_0 [9]),
        .R(ap_NS_fsm15_out));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[15]_i_10 
       (.I0(zonePlateVAddr_loc_0_fu_278[11]),
        .I1(\zonePlateVDelta_loc_0_fu_274_reg[14]_0 [11]),
        .O(\zonePlateVAddr[15]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[15]_i_11 
       (.I0(zonePlateVAddr_loc_0_fu_278[10]),
        .I1(\zonePlateVDelta_loc_0_fu_274_reg[14]_0 [10]),
        .O(\zonePlateVAddr[15]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[15]_i_12 
       (.I0(zonePlateVAddr_loc_0_fu_278[9]),
        .I1(\zonePlateVDelta_loc_0_fu_274_reg[14]_0 [9]),
        .O(\zonePlateVAddr[15]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[15]_i_13 
       (.I0(zonePlateVAddr_loc_0_fu_278[8]),
        .I1(\zonePlateVDelta_loc_0_fu_274_reg[14]_0 [8]),
        .O(\zonePlateVAddr[15]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[15]_i_6 
       (.I0(zonePlateVDelta_loc_0_fu_274),
        .I1(zonePlateVAddr_loc_0_fu_278[15]),
        .O(\zonePlateVAddr[15]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[15]_i_7 
       (.I0(zonePlateVAddr_loc_0_fu_278[14]),
        .I1(\zonePlateVDelta_loc_0_fu_274_reg[14]_0 [14]),
        .O(\zonePlateVAddr[15]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[15]_i_8 
       (.I0(zonePlateVAddr_loc_0_fu_278[13]),
        .I1(\zonePlateVDelta_loc_0_fu_274_reg[14]_0 [13]),
        .O(\zonePlateVAddr[15]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVAddr[15]_i_9 
       (.I0(zonePlateVAddr_loc_0_fu_278[12]),
        .I1(\zonePlateVDelta_loc_0_fu_274_reg[14]_0 [12]),
        .O(\zonePlateVAddr[15]_i_9_n_5 ));
  FDRE \zonePlateVAddr_loc_0_fu_278_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_37),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_53),
        .Q(zonePlateVAddr_loc_0_fu_278[0]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_278_reg[10] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_37),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_43),
        .Q(zonePlateVAddr_loc_0_fu_278[10]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_278_reg[11] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_37),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_42),
        .Q(zonePlateVAddr_loc_0_fu_278[11]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_278_reg[12] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_37),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_41),
        .Q(zonePlateVAddr_loc_0_fu_278[12]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_278_reg[13] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_37),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_40),
        .Q(zonePlateVAddr_loc_0_fu_278[13]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_278_reg[14] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_37),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_39),
        .Q(zonePlateVAddr_loc_0_fu_278[14]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_278_reg[15] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_37),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_38),
        .Q(zonePlateVAddr_loc_0_fu_278[15]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_278_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_37),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_52),
        .Q(zonePlateVAddr_loc_0_fu_278[1]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_278_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_37),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_51),
        .Q(zonePlateVAddr_loc_0_fu_278[2]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_278_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_37),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_50),
        .Q(zonePlateVAddr_loc_0_fu_278[3]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_278_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_37),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_49),
        .Q(zonePlateVAddr_loc_0_fu_278[4]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_278_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_37),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_48),
        .Q(zonePlateVAddr_loc_0_fu_278[5]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_278_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_37),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_47),
        .Q(zonePlateVAddr_loc_0_fu_278[6]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_278_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_37),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_46),
        .Q(zonePlateVAddr_loc_0_fu_278[7]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_278_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_37),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_45),
        .Q(zonePlateVAddr_loc_0_fu_278[8]),
        .R(1'b0));
  FDRE \zonePlateVAddr_loc_0_fu_278_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_37),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_44),
        .Q(zonePlateVAddr_loc_0_fu_278[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[0] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1296_fu_1696_p2[0]),
        .Q(zonePlateVAddr[0]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_500));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[10] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr[10]),
        .Q(zonePlateVAddr[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[11] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr[11]),
        .Q(zonePlateVAddr[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[12] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr[12]),
        .Q(zonePlateVAddr[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[13] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr[13]),
        .Q(zonePlateVAddr[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[14] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr[14]),
        .Q(zonePlateVAddr[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[15] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr[15]),
        .Q(zonePlateVAddr[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \zonePlateVAddr_reg[15]_i_5 
       (.CI(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_386),
        .CI_TOP(1'b0),
        .CO({\NLW_zonePlateVAddr_reg[15]_i_5_CO_UNCONNECTED [7],\zonePlateVAddr_reg[15]_i_5_n_6 ,\zonePlateVAddr_reg[15]_i_5_n_7 ,\zonePlateVAddr_reg[15]_i_5_n_8 ,\zonePlateVAddr_reg[15]_i_5_n_9 ,\zonePlateVAddr_reg[15]_i_5_n_10 ,\zonePlateVAddr_reg[15]_i_5_n_11 ,\zonePlateVAddr_reg[15]_i_5_n_12 }),
        .DI({1'b0,zonePlateVAddr_loc_0_fu_278[14:8]}),
        .O(add_ln1296_fu_1696_p2[15:8]),
        .S({\zonePlateVAddr[15]_i_6_n_5 ,\zonePlateVAddr[15]_i_7_n_5 ,\zonePlateVAddr[15]_i_8_n_5 ,\zonePlateVAddr[15]_i_9_n_5 ,\zonePlateVAddr[15]_i_10_n_5 ,\zonePlateVAddr[15]_i_11_n_5 ,\zonePlateVAddr[15]_i_12_n_5 ,\zonePlateVAddr[15]_i_13_n_5 }));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[1] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1296_fu_1696_p2[1]),
        .Q(zonePlateVAddr[1]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_500));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[2] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1296_fu_1696_p2[2]),
        .Q(zonePlateVAddr[2]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_500));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[3] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1296_fu_1696_p2[3]),
        .Q(zonePlateVAddr[3]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_500));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[4] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1296_fu_1696_p2[4]),
        .Q(zonePlateVAddr[4]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_500));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[5] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1296_fu_1696_p2[5]),
        .Q(zonePlateVAddr[5]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_500));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[6] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1296_fu_1696_p2[6]),
        .Q(zonePlateVAddr[6]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_500));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[7] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(add_ln1296_fu_1696_p2[7]),
        .Q(zonePlateVAddr[7]),
        .R(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_500));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[8] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr[8]),
        .Q(zonePlateVAddr[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVAddr_reg[9] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVAddr[9]),
        .Q(zonePlateVAddr[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \zonePlateVDelta[15]_i_3 
       (.I0(zonePlateVDelta_loc_0_fu_274),
        .I1(\zonePlateVDelta_reg[15]_i_2 ),
        .O(\zonePlateVDelta_loc_0_fu_274_reg[15]_0 ));
  FDRE \zonePlateVDelta_loc_0_fu_274_reg[0] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_402),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_440),
        .Q(\zonePlateVDelta_loc_0_fu_274_reg[14]_0 [0]),
        .R(1'b0));
  FDRE \zonePlateVDelta_loc_0_fu_274_reg[10] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_402),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_430),
        .Q(\zonePlateVDelta_loc_0_fu_274_reg[14]_0 [10]),
        .R(1'b0));
  FDRE \zonePlateVDelta_loc_0_fu_274_reg[11] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_402),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_429),
        .Q(\zonePlateVDelta_loc_0_fu_274_reg[14]_0 [11]),
        .R(1'b0));
  FDRE \zonePlateVDelta_loc_0_fu_274_reg[12] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_402),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_428),
        .Q(\zonePlateVDelta_loc_0_fu_274_reg[14]_0 [12]),
        .R(1'b0));
  FDRE \zonePlateVDelta_loc_0_fu_274_reg[13] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_402),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_427),
        .Q(\zonePlateVDelta_loc_0_fu_274_reg[14]_0 [13]),
        .R(1'b0));
  FDRE \zonePlateVDelta_loc_0_fu_274_reg[14] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_402),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_426),
        .Q(\zonePlateVDelta_loc_0_fu_274_reg[14]_0 [14]),
        .R(1'b0));
  FDRE \zonePlateVDelta_loc_0_fu_274_reg[15] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_402),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_425),
        .Q(zonePlateVDelta_loc_0_fu_274),
        .R(1'b0));
  FDRE \zonePlateVDelta_loc_0_fu_274_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_402),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_439),
        .Q(\zonePlateVDelta_loc_0_fu_274_reg[14]_0 [1]),
        .R(1'b0));
  FDRE \zonePlateVDelta_loc_0_fu_274_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_402),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_438),
        .Q(\zonePlateVDelta_loc_0_fu_274_reg[14]_0 [2]),
        .R(1'b0));
  FDRE \zonePlateVDelta_loc_0_fu_274_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_402),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_437),
        .Q(\zonePlateVDelta_loc_0_fu_274_reg[14]_0 [3]),
        .R(1'b0));
  FDRE \zonePlateVDelta_loc_0_fu_274_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_402),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_436),
        .Q(\zonePlateVDelta_loc_0_fu_274_reg[14]_0 [4]),
        .R(1'b0));
  FDRE \zonePlateVDelta_loc_0_fu_274_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_402),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_435),
        .Q(\zonePlateVDelta_loc_0_fu_274_reg[14]_0 [5]),
        .R(1'b0));
  FDRE \zonePlateVDelta_loc_0_fu_274_reg[6] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_402),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_434),
        .Q(\zonePlateVDelta_loc_0_fu_274_reg[14]_0 [6]),
        .R(1'b0));
  FDRE \zonePlateVDelta_loc_0_fu_274_reg[7] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_402),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_433),
        .Q(\zonePlateVDelta_loc_0_fu_274_reg[14]_0 [7]),
        .R(1'b0));
  FDRE \zonePlateVDelta_loc_0_fu_274_reg[8] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_402),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_432),
        .Q(\zonePlateVDelta_loc_0_fu_274_reg[14]_0 [8]),
        .R(1'b0));
  FDRE \zonePlateVDelta_loc_0_fu_274_reg[9] 
       (.C(ap_clk),
        .CE(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_402),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_n_431),
        .Q(\zonePlateVDelta_loc_0_fu_274_reg[14]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[0] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta[0]),
        .Q(zonePlateVDelta[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[10] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta[10]),
        .Q(zonePlateVDelta[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[11] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta[11]),
        .Q(zonePlateVDelta[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[12] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta[12]),
        .Q(zonePlateVDelta[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[13] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta[13]),
        .Q(zonePlateVDelta[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[14] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta[14]),
        .Q(zonePlateVDelta[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[15] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta[15]),
        .Q(zonePlateVDelta[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[1] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta[1]),
        .Q(zonePlateVDelta[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[2] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta[2]),
        .Q(zonePlateVDelta[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[3] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta[3]),
        .Q(zonePlateVDelta[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[4] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta[4]),
        .Q(zonePlateVDelta[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[5] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta[5]),
        .Q(zonePlateVDelta[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[6] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta[6]),
        .Q(zonePlateVDelta[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[7] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta[7]),
        .Q(zonePlateVDelta[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[8] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta[8]),
        .Q(zonePlateVDelta[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \zonePlateVDelta_reg[9] 
       (.C(ap_clk),
        .CE(zonePlateVAddr0),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_zonePlateVDelta[9]),
        .Q(zonePlateVDelta[9]),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2
   (grp_tpgPatternCrossHatch_fu_1369_ap_start_reg,
    \icmp_ln1404_1_reg_530_reg[0] ,
    \xCount_V_6_reg[7] ,
    \xCount_V_6_reg[6] ,
    \xCount_V_6_reg[3] ,
    \xCount_V_6_reg[2] ,
    grp_tpgPatternCheckerBoard_fu_1385_ap_return_3,
    grp_tpgPatternCheckerBoard_fu_1385_ap_return_0,
    grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg,
    grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg,
    \q1_reg[6] ,
    \q0_reg[6] ,
    \q0_reg[7] ,
    grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg,
    \q1_reg[2] ,
    \q0_reg[2] ,
    ap_enable_reg_pp0_iter8,
    ap_enable_reg_pp0_iter9,
    ap_enable_reg_pp0_iter10,
    ap_enable_reg_pp0_iter12_reg_0,
    \int_width_reg[15] ,
    icmp_ln520_reg_4037_pp0_iter7_reg,
    icmp_ln520_reg_4037_pp0_iter8_reg,
    icmp_ln520_reg_4037_pp0_iter9_reg,
    \icmp_ln520_reg_4037_pp0_iter11_reg_reg[0]_0 ,
    ap_enable_reg_pp0_iter13_reg_0,
    \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_0 ,
    q1_reg_0,
    q4_reg_0,
    outpix_val_V_50_reg_4444,
    E,
    D,
    outpix_val_V_23_reg_4449,
    q3_reg_0,
    q3_reg_1,
    ap_ce_reg_reg,
    \trunc_ln320_reg_4408_reg[7]_0 ,
    ap_done_cache,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_flag_1_out,
    and_ln1292_reg_4077,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_flag_1_out,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_flag_1_out,
    \x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0 ,
    \rSerie_V_reg[27]_0 ,
    \rSerie_V_reg[4]__0_0 ,
    outpix_val_V_51_reg_4329_pp0_iter12_reg,
    \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[7]__0_0 ,
    ap_loop_exit_ready_pp0_iter14_reg,
    Q,
    ap_enable_reg_pp0_iter12_reg_1,
    \yCount_V_2_reg[8] ,
    \ap_return_int_reg_reg[7] ,
    \xCount_V_1_reg[9] ,
    \yCount_V_3_reg[9] ,
    \xCount_V_2_reg[9] ,
    \xCount_V_reg[9] ,
    \yCount_V_reg[9] ,
    \xCount_V_3_reg[9] ,
    ap_enable_reg_pp0_iter13_reg_1,
    \ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[2]_0 ,
    \trunc_ln320_reg_4408_reg[3]_0 ,
    \or_ln1592_reg_1259_reg[0] ,
    \trunc_ln320_reg_4408_reg[1]_0 ,
    \ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[2]_0 ,
    \trunc_ln320_reg_4408_reg[5]_0 ,
    \trunc_ln320_reg_4408_reg[6]_0 ,
    \q0_reg[5] ,
    ap_enable_reg_pp0_iter12_reg_2,
    \x_4_reg_4018_pp0_iter10_reg_reg[15]_0 ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1,
    \x_fu_470_reg[12]_0 ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_2,
    \outpix_val_V_11_fu_506_reg[7]_0 ,
    \outpix_val_V_10_fu_502_reg[7]_0 ,
    \outpix_val_V_9_fu_498_reg[7]_0 ,
    \outpix_val_V_8_fu_494_reg[7]_0 ,
    \outpix_val_V_7_fu_490_reg[7]_0 ,
    \outpix_val_V_6_fu_486_reg[7]_0 ,
    \rampStart_load_reg_1167_reg[4] ,
    \rampStart_load_reg_1167_reg[0] ,
    \rampStart_load_reg_1167_reg[5] ,
    \rampStart_load_reg_1167_reg[4]_0 ,
    \rampStart_load_reg_1167_reg[6] ,
    \rampStart_load_reg_1167_reg[7] ,
    \rampVal_3_loc_0_fu_302_reg[6] ,
    \add_ln1488_reg_1244_reg[6] ,
    \add_ln1488_reg_1244_reg[0] ,
    \add_ln1488_reg_1244_reg[7] ,
    \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[1]__0_0 ,
    \add_ln1488_reg_1244_reg[1] ,
    \x_fu_470_reg[12]_1 ,
    \gSerie_V_reg[0]_0 ,
    \x_4_reg_4018_pp0_iter10_reg_reg[15]_1 ,
    \x_4_reg_4018_pp0_iter10_reg_reg[15]_2 ,
    \xBar_V_1_loc_0_fu_290_reg[7] ,
    \xBar_V_1_loc_0_fu_290_reg[6] ,
    \xBar_V_1_loc_0_fu_290_reg[6]_0 ,
    \xBar_V_loc_0_fu_286_reg[7] ,
    \xBar_V_loc_0_fu_286_reg[6] ,
    \xBar_V_loc_0_fu_286_reg[6]_0 ,
    \rampVal_2_loc_0_fu_258_reg[7] ,
    \xBar_V_loc_0_fu_286_reg[2] ,
    \xBar_V_loc_0_fu_286_reg[3] ,
    \xBar_V_loc_0_fu_286_reg[4] ,
    \xBar_V_loc_0_fu_286_reg[7]_0 ,
    \xBar_V_loc_0_fu_286_reg[8] ,
    \xBar_V_loc_0_fu_286_reg[9] ,
    \xBar_V_1_loc_0_fu_290_reg[2] ,
    \xBar_V_1_loc_0_fu_290_reg[3] ,
    \xBar_V_1_loc_0_fu_290_reg[4] ,
    \xBar_V_1_loc_0_fu_290_reg[7]_0 ,
    \xBar_V_1_loc_0_fu_290_reg[8] ,
    \xBar_V_1_loc_0_fu_290_reg[9] ,
    \rampVal_3_loc_0_fu_302_reg[2] ,
    \rampVal_3_loc_0_fu_302_reg[3] ,
    \rampStart_load_reg_1167_reg[2] ,
    \rampStart_load_reg_1167_reg[1] ,
    \add_ln1488_reg_1244_reg[1]_0 ,
    \hdata_loc_0_fu_266_reg[3] ,
    \hdata_loc_0_fu_266_reg[2] ,
    \hdata_loc_0_fu_266_reg[7] ,
    \add_ln1488_reg_1244_reg[7]_0 ,
    \add_ln1488_reg_1244_reg[6]_0 ,
    \rampVal_3_loc_0_fu_302_reg[7] ,
    \add_ln1488_reg_1244_reg[5] ,
    \add_ln1488_reg_1244_reg[4] ,
    \add_ln1488_reg_1244_reg[3] ,
    \add_ln1488_reg_1244_reg[2] ,
    \rampStart_load_reg_1167_reg[7]_0 ,
    \s_reg[2] ,
    \s_reg[2]_0 ,
    \zonePlateVAddr_loc_0_fu_278_reg[7] ,
    \ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[6]_0 ,
    \x_4_reg_4018_pp0_iter10_reg_reg[15]_3 ,
    \x_4_reg_4018_pp0_iter10_reg_reg[15]_4 ,
    \zonePlateVAddr_loc_0_fu_278_reg[7]_0 ,
    \ap_CS_fsm_reg[3] ,
    \icmp_ln1072_8_reg_4134_pp0_iter10_reg_reg[0]__0_0 ,
    ap_NS_fsm15_out,
    \ap_CS_fsm_reg[3]_0 ,
    \icmp_ln1072_reg_4125_pp0_iter10_reg_reg[0]__0_0 ,
    \ap_CS_fsm_reg[3]_1 ,
    \ap_CS_fsm_reg[3]_2 ,
    xBar_V0,
    xBar_V_10,
    internal_full_n_reg,
    \ap_CS_fsm_reg[3]_3 ,
    \ap_CS_fsm_reg[3]_4 ,
    \ap_CS_fsm_reg[3]_5 ,
    internal_full_n_reg_0,
    \ap_CS_fsm_reg[3]_6 ,
    internal_full_n_reg_1,
    zonePlateVAddr0,
    shiftReg_ce,
    internal_full_n_reg_2,
    \icmp_ln520_reg_4037_pp0_iter11_reg_reg[0]_1 ,
    \ap_CS_fsm_reg[3]_7 ,
    \ap_CS_fsm_reg[3]_8 ,
    \rampVal_2_reg[7] ,
    \rampVal_reg[7] ,
    \zonePlateVDelta_reg[15] ,
    \xBar_V_1_reg[10] ,
    \xBar_V_reg[10] ,
    \rampVal_1_reg[7] ,
    \hBarSel_1_2_reg[2] ,
    \hBarSel_0_2_reg[2] ,
    \hdata_reg[7] ,
    \ap_CS_fsm_reg[4] ,
    hdata_flag_0_reg_418,
    rampVal_2_flag_0_reg_430,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_3,
    \or_ln1592_reg_1259_reg[0]_0 ,
    \trunc_ln320_reg_4408_reg[1]_1 ,
    \trunc_ln320_reg_4408_reg[4]_0 ,
    \trunc_ln320_reg_4408_reg[3]_1 ,
    \trunc_ln320_reg_4408_reg[4]_1 ,
    \trunc_ln320_reg_4408_reg[7]_1 ,
    \icmp_ln1027_reg_4041_reg[0]_0 ,
    \icmp_ln1027_reg_4041_reg[0]_1 ,
    \int_bckgndId_reg[0] ,
    \rampVal_3_loc_0_fu_302_reg[0] ,
    internal_empty_n_reg,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_4,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_6,
    \icmp_ln1027_reg_4041_reg[0]_2 ,
    \icmp_ln1027_reg_4041_reg[0]_3 ,
    \icmp_ln1027_reg_4041_reg[0]_4 ,
    \icmp_ln1027_reg_4041_reg[0]_5 ,
    \icmp_ln1027_reg_4041_reg[0]_6 ,
    \icmp_ln1027_reg_4041_reg[0]_7 ,
    \icmp_ln1027_reg_4041_reg[0]_8 ,
    \icmp_ln1027_reg_4041_reg[0]_9 ,
    \sub_ln229_reg_4129_reg[10]_0 ,
    \sub_ln229_1_reg_4138_reg[0]_0 ,
    \q0_reg[7]_0 ,
    \q1_reg[7] ,
    \q1_reg[0] ,
    \q1_reg[0]_0 ,
    \x_4_reg_4018_pp0_iter9_reg_reg[15]_0 ,
    \ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[0]_0 ,
    in,
    \ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[7]_0 ,
    q0,
    q1,
    RSTC,
    ap_clk,
    CO,
    icmp_ln1428_fu_264_p2,
    ap_enable_reg_pp0_iter1_reg_0,
    add_ln1236_fu_1664_p2,
    add_ln1240_1_fu_1670_p2,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    add_ln1236_1_fu_1676_p2,
    add_ln1240_3_fu_1682_p2,
    ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181,
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[4]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[3]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[2]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[0]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0 ,
    \add_ln1306_3_reg_4211_reg[15]_0 ,
    C,
    icmp_ln1072_fu_1750_p2,
    icmp_ln1072_8_fu_1804_p2,
    \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[0]_0 ,
    icmp_ln1336_1_fu_263_p2,
    icmp_ln1336_fu_251_p2,
    \q1_reg[0]_1 ,
    \q1_reg[6]_0 ,
    \q0_reg[0] ,
    \q0_reg[6]_0 ,
    ap_done_cache_reg,
    \rampVal_3_flag_1_fu_482_reg[0]_0 ,
    \and_ln1292_reg_4077_reg[0]_0 ,
    \hdata_flag_1_fu_478_reg[0]_0 ,
    \rampVal_2_flag_1_fu_474_reg[0]_0 ,
    grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg_reg_0,
    grp_tpgPatternCrossHatch_fu_1369_ap_start_reg_reg_0,
    grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg_reg_0,
    grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_reg_0,
    ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
    \xCount_V_6_reg[7]_0 ,
    \icmp_ln1064_2_reg_566_reg[0] ,
    \xCount_V_7_reg[7] ,
    \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0] ,
    \icmp_ln1404_reg_526_reg[0] ,
    \icmp_ln1404_reg_526_reg[0]_0 ,
    trunc_ln518_reg_1186,
    \icmp_ln1404_reg_526_reg[0]_1 ,
    \zonePlateVAddr_reg[7] ,
    \yCount_V_1_reg[0] ,
    \icmp_ln1404_reg_526_reg[0]_2 ,
    \xCount_V_6_reg[1] ,
    \xCount_V_6_reg[1]_0 ,
    \or_ln1064_reg_557_reg[0] ,
    \xCount_V_7_reg[9] ,
    \ap_return_int_reg_reg[9] ,
    \xCount_V_7_reg[9]_0 ,
    \xCount_V_7_reg[9]_1 ,
    \xCount_V_7_reg[9]_2 ,
    \xCount_V_7_reg[8]_i_2 ,
    \icmp_ln520_reg_4037_reg[0]_0 ,
    \xCount_V_7[8]_i_12 ,
    \yCount_V_2_reg[0] ,
    \yCount_V_2_reg[0]_0 ,
    \yCount_V_2_reg[0]_1 ,
    \q0_reg[0]_inv ,
    \q1_reg[0]_inv ,
    \xCount_V_1_reg[7] ,
    \xCount_V_1_reg[9]_0 ,
    g0_b0_i_2,
    \q1_reg[0]_inv_0 ,
    \xCount_V_2_reg[7] ,
    \xCount_V_2_reg[9]_0 ,
    \xCount_V_1_reg[9]_i_5 ,
    \xCount_V_reg[0] ,
    \hBarSel_0_reg[0] ,
    \xCount_V_reg[7] ,
    \xCount_V_reg[9]_0 ,
    \vBarSel_reg[2]_i_4 ,
    \yCount_V_reg[0] ,
    \xCount_V_3_reg[7] ,
    \xCount_V_3_reg[9]_0 ,
    cmp106_fu_386_p2,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 ,
    \outpix_val_V_41_reg_4536_reg[7]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_2 ,
    \outpix_val_V_42_reg_4530_reg[7]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_2_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_2 ,
    \hdata_loc_0_fu_266_reg[0] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1 ,
    \outpix_val_V_44_reg_4518_reg[7]_0 ,
    \outpix_val_V_45_reg_4512_reg[7]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2 ,
    ap_rst_n,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_2 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[4]_0 ,
    icmp_ln1592_reg_1249,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0 ,
    icmp_ln1592_1_reg_1254,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_2 ,
    bckgndYUV_full_n,
    srcYUV_empty_n,
    q4_reg_1,
    \icmp_ln1285_reg_4073_reg[0]_0 ,
    \trunc_ln320_reg_4408_reg[1]_2 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_1 ,
    rampStart_load_reg_1167,
    \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_1 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[7]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[3]_0 ,
    \zext_ln1032_cast_reg_4013_reg[3]_0 ,
    \rampVal_reg[5] ,
    \rampVal_reg[0] ,
    \rampVal_reg[6] ,
    add_ln1298_fu_1708_p2,
    \zonePlateVDelta_reg[15]_0 ,
    \zonePlateVDelta_loc_0_fu_274_reg[15] ,
    \xBar_V_1_loc_0_fu_290_reg[10] ,
    \sub_ln229_reg_4129_reg[10]_1 ,
    \outpix_val_V_11_fu_506_reg[7]_1 ,
    \outpix_val_V_6_fu_486_reg[7]_1 ,
    \outpix_val_V_11_fu_506_reg[0]_0 ,
    \outpix_val_V_10_fu_502_reg[7]_1 ,
    \outpix_val_V_9_fu_498_reg[7]_1 ,
    \outpix_val_V_8_fu_494_reg[7]_1 ,
    \outpix_val_V_7_fu_490_reg[7]_1 ,
    \outpix_val_V_6_fu_486_reg[7]_2 ,
    \zext_ln1032_cast_reg_4013_reg[4]_0 ,
    \rampVal_3_loc_0_fu_302_reg[7]_0 ,
    \rampVal_3_new_0_fu_306_reg[0] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_2 ,
    \outpix_val_V_46_reg_4506_reg[7]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_3 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3 ,
    \hdata_loc_0_fu_266_reg[7]_0 ,
    \hdata_new_0_fu_270_reg[7] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3_0 ,
    \or_ln691_2_reg_4394_reg[0]_i_3 ,
    \or_ln691_2_reg_4394_reg[0]_i_4 ,
    \sub_ln229_reg_4129_reg[10]_2 ,
    \sub_ln229_reg_4129_reg[10]_3 ,
    \xBar_V_loc_0_fu_286_reg[10] ,
    \sub_ln229_1_reg_4138_reg[10]_0 ,
    rev102_reg_1234,
    cmp35_not_reg_1224,
    \or_ln691_2_reg_4394_reg[0]_0 ,
    \or_ln691_2_reg_4394_reg[0]_1 ,
    \or_ln691_6_reg_4401_reg[0]_0 ,
    \or_ln691_6_reg_4401_reg[0]_1 ,
    \rampVal_2_loc_0_fu_258_reg[7]_0 ,
    \xBar_V_reg[10]_0 ,
    \xBar_V_reg[5] ,
    \xBar_V_reg[6] ,
    \xBar_V_reg[7] ,
    \sub_ln229_1_reg_4138_reg[10]_1 ,
    \xBar_V_loc_0_fu_286_reg[4]_0 ,
    \xBar_V_loc_0_fu_286_reg[9]_0 ,
    \xBar_V_1_reg[5] ,
    \xBar_V_1_reg[6] ,
    \xBar_V_1_reg[7] ,
    \xBar_V_1_loc_0_fu_290_reg[4]_0 ,
    \xBar_V_1_loc_0_fu_290_reg[9]_0 ,
    \xBar_V_1_reg[10]_0 ,
    \zext_ln1032_cast_reg_4013_reg[2]_0 ,
    \zext_ln1032_cast_reg_4013_reg[0]_0 ,
    \rampVal_loc_0_fu_298_reg[3] ,
    \rampVal_reg[4] ,
    \hBarSel_0_2_reg[2]_0 ,
    \q1_reg[2]_0 ,
    \hBarSel_1_2_reg[1] ,
    \hBarSel_0_2_reg[0] ,
    \q0_reg[2]_0 ,
    O,
    \zonePlateVAddr_loc_0_fu_278_reg[15] ,
    \rampVal_3_flag_0_reg_406_reg[0] ,
    start_for_tpgForeground_U0_full_n,
    \y_fu_206_reg[0] ,
    grp_v_tpgHlsDataFlow_fu_331_ap_start_reg,
    \y_fu_206_reg[0]_0 ,
    \rampVal_2_loc_0_fu_258_reg[7]_1 ,
    \rampVal_2_loc_0_fu_258_reg[1] ,
    \rampVal_loc_0_fu_298_reg[7] ,
    \zonePlateVDelta_loc_0_fu_274_reg[15]_0 ,
    xBar_V_1,
    xBar_V,
    \rampVal_3_loc_0_fu_302_reg[7]_1 ,
    \rampVal_3_loc_0_fu_302_reg[7]_2 ,
    \hBarSel_1_4_loc_0_fu_282_reg[2] ,
    \hBarSel_0_4_loc_0_fu_294_reg[2] ,
    zonePlateVAddr,
    \hdata_loc_0_fu_266_reg[7]_1 ,
    \hdata_loc_0_fu_266_reg[3]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[6]_0 ,
    \icmp_ln1050_reg_4081_reg[0]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[4]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[7]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[7]_0 ,
    \outpix_val_V_43_reg_4524_reg[7]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996_reg[6]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \q1_reg[7]_0 );
  output grp_tpgPatternCrossHatch_fu_1369_ap_start_reg;
  output \icmp_ln1404_1_reg_530_reg[0] ;
  output \xCount_V_6_reg[7] ;
  output \xCount_V_6_reg[6] ;
  output \xCount_V_6_reg[3] ;
  output \xCount_V_6_reg[2] ;
  output [0:0]grp_tpgPatternCheckerBoard_fu_1385_ap_return_3;
  output [0:0]grp_tpgPatternCheckerBoard_fu_1385_ap_return_0;
  output grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg;
  output grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg;
  output \q1_reg[6] ;
  output \q0_reg[6] ;
  output \q0_reg[7] ;
  output grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg;
  output \q1_reg[2] ;
  output \q0_reg[2] ;
  output ap_enable_reg_pp0_iter8;
  output ap_enable_reg_pp0_iter9;
  output ap_enable_reg_pp0_iter10;
  output ap_enable_reg_pp0_iter12_reg_0;
  output [0:0]\int_width_reg[15] ;
  output icmp_ln520_reg_4037_pp0_iter7_reg;
  output icmp_ln520_reg_4037_pp0_iter8_reg;
  output icmp_ln520_reg_4037_pp0_iter9_reg;
  output \icmp_ln520_reg_4037_pp0_iter11_reg_reg[0]_0 ;
  output ap_enable_reg_pp0_iter13_reg_0;
  output \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_0 ;
  output [1:0]q1_reg_0;
  output [1:0]q4_reg_0;
  output [0:0]outpix_val_V_50_reg_4444;
  output [0:0]E;
  output [15:0]D;
  output [0:0]outpix_val_V_23_reg_4449;
  output [1:0]q3_reg_0;
  output [1:0]q3_reg_1;
  output ap_ce_reg_reg;
  output \trunc_ln320_reg_4408_reg[7]_0 ;
  output ap_done_cache;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_flag_1_out;
  output and_ln1292_reg_4077;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_flag_1_out;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_flag_1_out;
  output [14:0]\x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0 ;
  output [8:0]\rSerie_V_reg[27]_0 ;
  output [1:0]\rSerie_V_reg[4]__0_0 ;
  output [7:0]outpix_val_V_51_reg_4329_pp0_iter12_reg;
  output [5:0]\outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[7]__0_0 ;
  output ap_loop_exit_ready_pp0_iter14_reg;
  output [2:0]Q;
  output ap_enable_reg_pp0_iter12_reg_1;
  output [8:0]\yCount_V_2_reg[8] ;
  output [3:0]\ap_return_int_reg_reg[7] ;
  output [9:0]\xCount_V_1_reg[9] ;
  output [9:0]\yCount_V_3_reg[9] ;
  output [9:0]\xCount_V_2_reg[9] ;
  output [9:0]\xCount_V_reg[9] ;
  output [9:0]\yCount_V_reg[9] ;
  output [9:0]\xCount_V_3_reg[9] ;
  output ap_enable_reg_pp0_iter13_reg_1;
  output \ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[2]_0 ;
  output \trunc_ln320_reg_4408_reg[3]_0 ;
  output \or_ln1592_reg_1259_reg[0] ;
  output \trunc_ln320_reg_4408_reg[1]_0 ;
  output \ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[2]_0 ;
  output \trunc_ln320_reg_4408_reg[5]_0 ;
  output \trunc_ln320_reg_4408_reg[6]_0 ;
  output [0:0]\q0_reg[5] ;
  output ap_enable_reg_pp0_iter12_reg_2;
  output [14:0]\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 ;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1;
  output \x_fu_470_reg[12]_0 ;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_2;
  output [7:0]\outpix_val_V_11_fu_506_reg[7]_0 ;
  output [7:0]\outpix_val_V_10_fu_502_reg[7]_0 ;
  output [7:0]\outpix_val_V_9_fu_498_reg[7]_0 ;
  output [7:0]\outpix_val_V_8_fu_494_reg[7]_0 ;
  output [7:0]\outpix_val_V_7_fu_490_reg[7]_0 ;
  output [7:0]\outpix_val_V_6_fu_486_reg[7]_0 ;
  output \rampStart_load_reg_1167_reg[4] ;
  output \rampStart_load_reg_1167_reg[0] ;
  output \rampStart_load_reg_1167_reg[5] ;
  output \rampStart_load_reg_1167_reg[4]_0 ;
  output \rampStart_load_reg_1167_reg[6] ;
  output \rampStart_load_reg_1167_reg[7] ;
  output \rampVal_3_loc_0_fu_302_reg[6] ;
  output \add_ln1488_reg_1244_reg[6] ;
  output \add_ln1488_reg_1244_reg[0] ;
  output \add_ln1488_reg_1244_reg[7] ;
  output \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[1]__0_0 ;
  output \add_ln1488_reg_1244_reg[1] ;
  output \x_fu_470_reg[12]_1 ;
  output [0:0]\gSerie_V_reg[0]_0 ;
  output [6:0]\x_4_reg_4018_pp0_iter10_reg_reg[15]_1 ;
  output [6:0]\x_4_reg_4018_pp0_iter10_reg_reg[15]_2 ;
  output [0:0]\xBar_V_1_loc_0_fu_290_reg[7] ;
  output [1:0]\xBar_V_1_loc_0_fu_290_reg[6] ;
  output [2:0]\xBar_V_1_loc_0_fu_290_reg[6]_0 ;
  output [0:0]\xBar_V_loc_0_fu_286_reg[7] ;
  output [1:0]\xBar_V_loc_0_fu_286_reg[6] ;
  output [2:0]\xBar_V_loc_0_fu_286_reg[6]_0 ;
  output [6:0]\rampVal_2_loc_0_fu_258_reg[7] ;
  output \xBar_V_loc_0_fu_286_reg[2] ;
  output \xBar_V_loc_0_fu_286_reg[3] ;
  output \xBar_V_loc_0_fu_286_reg[4] ;
  output \xBar_V_loc_0_fu_286_reg[7]_0 ;
  output \xBar_V_loc_0_fu_286_reg[8] ;
  output \xBar_V_loc_0_fu_286_reg[9] ;
  output \xBar_V_1_loc_0_fu_290_reg[2] ;
  output \xBar_V_1_loc_0_fu_290_reg[3] ;
  output \xBar_V_1_loc_0_fu_290_reg[4] ;
  output \xBar_V_1_loc_0_fu_290_reg[7]_0 ;
  output \xBar_V_1_loc_0_fu_290_reg[8] ;
  output \xBar_V_1_loc_0_fu_290_reg[9] ;
  output \rampVal_3_loc_0_fu_302_reg[2] ;
  output \rampVal_3_loc_0_fu_302_reg[3] ;
  output \rampStart_load_reg_1167_reg[2] ;
  output \rampStart_load_reg_1167_reg[1] ;
  output \add_ln1488_reg_1244_reg[1]_0 ;
  output \hdata_loc_0_fu_266_reg[3] ;
  output \hdata_loc_0_fu_266_reg[2] ;
  output [6:0]\hdata_loc_0_fu_266_reg[7] ;
  output \add_ln1488_reg_1244_reg[7]_0 ;
  output \add_ln1488_reg_1244_reg[6]_0 ;
  output [6:0]\rampVal_3_loc_0_fu_302_reg[7] ;
  output \add_ln1488_reg_1244_reg[5] ;
  output \add_ln1488_reg_1244_reg[4] ;
  output \add_ln1488_reg_1244_reg[3] ;
  output \add_ln1488_reg_1244_reg[2] ;
  output [7:0]\rampStart_load_reg_1167_reg[7]_0 ;
  output [2:0]\s_reg[2] ;
  output [2:0]\s_reg[2]_0 ;
  output [7:0]\zonePlateVAddr_loc_0_fu_278_reg[7] ;
  output [1:0]\ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[6]_0 ;
  output [6:0]\x_4_reg_4018_pp0_iter10_reg_reg[15]_3 ;
  output [6:0]\x_4_reg_4018_pp0_iter10_reg_reg[15]_4 ;
  output [0:0]\zonePlateVAddr_loc_0_fu_278_reg[7]_0 ;
  output [0:0]\ap_CS_fsm_reg[3] ;
  output [0:0]\icmp_ln1072_8_reg_4134_pp0_iter10_reg_reg[0]__0_0 ;
  output ap_NS_fsm15_out;
  output [0:0]\ap_CS_fsm_reg[3]_0 ;
  output [0:0]\icmp_ln1072_reg_4125_pp0_iter10_reg_reg[0]__0_0 ;
  output [0:0]\ap_CS_fsm_reg[3]_1 ;
  output [0:0]\ap_CS_fsm_reg[3]_2 ;
  output xBar_V0;
  output xBar_V_10;
  output [0:0]internal_full_n_reg;
  output [0:0]\ap_CS_fsm_reg[3]_3 ;
  output [0:0]\ap_CS_fsm_reg[3]_4 ;
  output [0:0]\ap_CS_fsm_reg[3]_5 ;
  output [0:0]internal_full_n_reg_0;
  output [0:0]\ap_CS_fsm_reg[3]_6 ;
  output [0:0]internal_full_n_reg_1;
  output zonePlateVAddr0;
  output shiftReg_ce;
  output [0:0]internal_full_n_reg_2;
  output [0:0]\icmp_ln520_reg_4037_pp0_iter11_reg_reg[0]_1 ;
  output [0:0]\ap_CS_fsm_reg[3]_7 ;
  output [1:0]\ap_CS_fsm_reg[3]_8 ;
  output [6:0]\rampVal_2_reg[7] ;
  output [7:0]\rampVal_reg[7] ;
  output [15:0]\zonePlateVDelta_reg[15] ;
  output [10:0]\xBar_V_1_reg[10] ;
  output [10:0]\xBar_V_reg[10] ;
  output [7:0]\rampVal_1_reg[7] ;
  output [2:0]\hBarSel_1_2_reg[2] ;
  output [2:0]\hBarSel_0_2_reg[2] ;
  output [7:0]\hdata_reg[7] ;
  output \ap_CS_fsm_reg[4] ;
  output hdata_flag_0_reg_418;
  output rampVal_2_flag_0_reg_430;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_3;
  output \or_ln1592_reg_1259_reg[0]_0 ;
  output \trunc_ln320_reg_4408_reg[1]_1 ;
  output \trunc_ln320_reg_4408_reg[4]_0 ;
  output \trunc_ln320_reg_4408_reg[3]_1 ;
  output \trunc_ln320_reg_4408_reg[4]_1 ;
  output \trunc_ln320_reg_4408_reg[7]_1 ;
  output \icmp_ln1027_reg_4041_reg[0]_0 ;
  output \icmp_ln1027_reg_4041_reg[0]_1 ;
  output \int_bckgndId_reg[0] ;
  output \rampVal_3_loc_0_fu_302_reg[0] ;
  output [0:0]internal_empty_n_reg;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_4;
  output [15:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5;
  output [7:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_6;
  output \icmp_ln1027_reg_4041_reg[0]_2 ;
  output \icmp_ln1027_reg_4041_reg[0]_3 ;
  output \icmp_ln1027_reg_4041_reg[0]_4 ;
  output \icmp_ln1027_reg_4041_reg[0]_5 ;
  output \icmp_ln1027_reg_4041_reg[0]_6 ;
  output \icmp_ln1027_reg_4041_reg[0]_7 ;
  output \icmp_ln1027_reg_4041_reg[0]_8 ;
  output \icmp_ln1027_reg_4041_reg[0]_9 ;
  output \sub_ln229_reg_4129_reg[10]_0 ;
  output \sub_ln229_1_reg_4138_reg[0]_0 ;
  output [7:0]\q0_reg[7]_0 ;
  output [5:0]\q1_reg[7] ;
  output [0:0]\q1_reg[0] ;
  output [0:0]\q1_reg[0]_0 ;
  output [14:0]\x_4_reg_4018_pp0_iter9_reg_reg[15]_0 ;
  output [0:0]\ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[0]_0 ;
  output [47:0]in;
  output [0:0]\ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[7]_0 ;
  output [5:0]q0;
  output [5:0]q1;
  input RSTC;
  input ap_clk;
  input [0:0]CO;
  input icmp_ln1428_fu_264_p2;
  input ap_enable_reg_pp0_iter1_reg_0;
  input [0:0]add_ln1236_fu_1664_p2;
  input [0:0]add_ln1240_1_fu_1670_p2;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [0:0]add_ln1236_1_fu_1676_p2;
  input [0:0]add_ln1240_3_fu_1682_p2;
  input ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[4]_0 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[3]_0 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[2]_0 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0 ;
  input [0:0]\add_ln1306_3_reg_4211_reg[15]_0 ;
  input [15:0]C;
  input icmp_ln1072_fu_1750_p2;
  input icmp_ln1072_8_fu_1804_p2;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[0]_0 ;
  input icmp_ln1336_1_fu_263_p2;
  input icmp_ln1336_fu_251_p2;
  input \q1_reg[0]_1 ;
  input \q1_reg[6]_0 ;
  input \q0_reg[0] ;
  input \q0_reg[6]_0 ;
  input ap_done_cache_reg;
  input \rampVal_3_flag_1_fu_482_reg[0]_0 ;
  input \and_ln1292_reg_4077_reg[0]_0 ;
  input \hdata_flag_1_fu_478_reg[0]_0 ;
  input \rampVal_2_flag_1_fu_474_reg[0]_0 ;
  input grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg_reg_0;
  input grp_tpgPatternCrossHatch_fu_1369_ap_start_reg_reg_0;
  input grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg_reg_0;
  input grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_reg_0;
  input ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out;
  input [1:0]\xCount_V_6_reg[7]_0 ;
  input [0:0]\icmp_ln1064_2_reg_566_reg[0] ;
  input [1:0]\xCount_V_7_reg[7] ;
  input [0:0]\ap_phi_reg_pp0_iter1_empty_reg_90_reg[0] ;
  input [7:0]\icmp_ln1404_reg_526_reg[0] ;
  input \icmp_ln1404_reg_526_reg[0]_0 ;
  input [2:0]trunc_ln518_reg_1186;
  input \icmp_ln1404_reg_526_reg[0]_1 ;
  input \zonePlateVAddr_reg[7] ;
  input \yCount_V_1_reg[0] ;
  input \icmp_ln1404_reg_526_reg[0]_2 ;
  input \xCount_V_6_reg[1] ;
  input \xCount_V_6_reg[1]_0 ;
  input \or_ln1064_reg_557_reg[0] ;
  input \xCount_V_7_reg[9] ;
  input [9:0]\ap_return_int_reg_reg[9] ;
  input \xCount_V_7_reg[9]_0 ;
  input \xCount_V_7_reg[9]_1 ;
  input \xCount_V_7_reg[9]_2 ;
  input \xCount_V_7_reg[8]_i_2 ;
  input [15:0]\icmp_ln520_reg_4037_reg[0]_0 ;
  input \xCount_V_7[8]_i_12 ;
  input \yCount_V_2_reg[0] ;
  input \yCount_V_2_reg[0]_0 ;
  input \yCount_V_2_reg[0]_1 ;
  input [0:0]\q0_reg[0]_inv ;
  input [0:0]\q1_reg[0]_inv ;
  input [7:0]\xCount_V_1_reg[7] ;
  input [0:0]\xCount_V_1_reg[9]_0 ;
  input [7:0]g0_b0_i_2;
  input [2:0]\q1_reg[0]_inv_0 ;
  input [7:0]\xCount_V_2_reg[7] ;
  input [0:0]\xCount_V_2_reg[9]_0 ;
  input \xCount_V_1_reg[9]_i_5 ;
  input [0:0]\xCount_V_reg[0] ;
  input [0:0]\hBarSel_0_reg[0] ;
  input [7:0]\xCount_V_reg[7] ;
  input [0:0]\xCount_V_reg[9]_0 ;
  input [7:0]\vBarSel_reg[2]_i_4 ;
  input [2:0]\yCount_V_reg[0] ;
  input [7:0]\xCount_V_3_reg[7] ;
  input [0:0]\xCount_V_3_reg[9]_0 ;
  input cmp106_fu_386_p2;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 ;
  input [7:0]\outpix_val_V_41_reg_4536_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_2 ;
  input [7:0]\outpix_val_V_42_reg_4530_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_2 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_2_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0 ;
  input [7:0]\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_2 ;
  input \hdata_loc_0_fu_266_reg[0] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1 ;
  input [7:0]\outpix_val_V_44_reg_4518_reg[7]_0 ;
  input [7:0]\outpix_val_V_45_reg_4512_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2 ;
  input ap_rst_n;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_2 ;
  input [1:0]\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[4]_0 ;
  input icmp_ln1592_reg_1249;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0 ;
  input icmp_ln1592_1_reg_1254;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_2 ;
  input bckgndYUV_full_n;
  input srcYUV_empty_n;
  input q4_reg_1;
  input \icmp_ln1285_reg_4073_reg[0]_0 ;
  input \trunc_ln320_reg_4408_reg[1]_2 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_1 ;
  input [3:0]rampStart_load_reg_1167;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_1 ;
  input [1:0]\ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[3]_0 ;
  input \zext_ln1032_cast_reg_4013_reg[3]_0 ;
  input \rampVal_reg[5] ;
  input \rampVal_reg[0] ;
  input \rampVal_reg[6] ;
  input [15:0]add_ln1298_fu_1708_p2;
  input [15:0]\zonePlateVDelta_reg[15]_0 ;
  input [15:0]\zonePlateVDelta_loc_0_fu_274_reg[15] ;
  input [10:0]\xBar_V_1_loc_0_fu_290_reg[10] ;
  input [10:0]\sub_ln229_reg_4129_reg[10]_1 ;
  input [7:0]\outpix_val_V_11_fu_506_reg[7]_1 ;
  input \outpix_val_V_6_fu_486_reg[7]_1 ;
  input \outpix_val_V_11_fu_506_reg[0]_0 ;
  input [7:0]\outpix_val_V_10_fu_502_reg[7]_1 ;
  input [7:0]\outpix_val_V_9_fu_498_reg[7]_1 ;
  input [7:0]\outpix_val_V_8_fu_494_reg[7]_1 ;
  input [7:0]\outpix_val_V_7_fu_490_reg[7]_1 ;
  input [7:0]\outpix_val_V_6_fu_486_reg[7]_2 ;
  input \zext_ln1032_cast_reg_4013_reg[4]_0 ;
  input [7:0]\rampVal_3_loc_0_fu_302_reg[7]_0 ;
  input \rampVal_3_new_0_fu_306_reg[0] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_2 ;
  input [7:0]\outpix_val_V_46_reg_4506_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_3 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3 ;
  input [7:0]\hdata_loc_0_fu_266_reg[7]_0 ;
  input [7:0]\hdata_new_0_fu_270_reg[7] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3_0 ;
  input [13:0]\or_ln691_2_reg_4394_reg[0]_i_3 ;
  input [13:0]\or_ln691_2_reg_4394_reg[0]_i_4 ;
  input [3:0]\sub_ln229_reg_4129_reg[10]_2 ;
  input [0:0]\sub_ln229_reg_4129_reg[10]_3 ;
  input [10:0]\xBar_V_loc_0_fu_286_reg[10] ;
  input [0:0]\sub_ln229_1_reg_4138_reg[10]_0 ;
  input rev102_reg_1234;
  input cmp35_not_reg_1224;
  input [0:0]\or_ln691_2_reg_4394_reg[0]_0 ;
  input [0:0]\or_ln691_2_reg_4394_reg[0]_1 ;
  input [0:0]\or_ln691_6_reg_4401_reg[0]_0 ;
  input [0:0]\or_ln691_6_reg_4401_reg[0]_1 ;
  input [6:0]\rampVal_2_loc_0_fu_258_reg[7]_0 ;
  input \xBar_V_reg[10]_0 ;
  input \xBar_V_reg[5] ;
  input \xBar_V_reg[6] ;
  input \xBar_V_reg[7] ;
  input [10:0]\sub_ln229_1_reg_4138_reg[10]_1 ;
  input \xBar_V_loc_0_fu_286_reg[4]_0 ;
  input \xBar_V_loc_0_fu_286_reg[9]_0 ;
  input \xBar_V_1_reg[5] ;
  input \xBar_V_1_reg[6] ;
  input \xBar_V_1_reg[7] ;
  input \xBar_V_1_loc_0_fu_290_reg[4]_0 ;
  input \xBar_V_1_loc_0_fu_290_reg[9]_0 ;
  input \xBar_V_1_reg[10]_0 ;
  input \zext_ln1032_cast_reg_4013_reg[2]_0 ;
  input \zext_ln1032_cast_reg_4013_reg[0]_0 ;
  input \rampVal_loc_0_fu_298_reg[3] ;
  input \rampVal_reg[4] ;
  input \hBarSel_0_2_reg[2]_0 ;
  input [2:0]\q1_reg[2]_0 ;
  input \hBarSel_1_2_reg[1] ;
  input \hBarSel_0_2_reg[0] ;
  input [2:0]\q0_reg[2]_0 ;
  input [7:0]O;
  input [15:0]\zonePlateVAddr_loc_0_fu_278_reg[15] ;
  input [3:0]\rampVal_3_flag_0_reg_406_reg[0] ;
  input start_for_tpgForeground_U0_full_n;
  input \y_fu_206_reg[0] ;
  input grp_v_tpgHlsDataFlow_fu_331_ap_start_reg;
  input \y_fu_206_reg[0]_0 ;
  input [6:0]\rampVal_2_loc_0_fu_258_reg[7]_1 ;
  input \rampVal_2_loc_0_fu_258_reg[1] ;
  input [7:0]\rampVal_loc_0_fu_298_reg[7] ;
  input [15:0]\zonePlateVDelta_loc_0_fu_274_reg[15]_0 ;
  input [10:0]xBar_V_1;
  input [10:0]xBar_V;
  input [7:0]\rampVal_3_loc_0_fu_302_reg[7]_1 ;
  input \rampVal_3_loc_0_fu_302_reg[7]_2 ;
  input [2:0]\hBarSel_1_4_loc_0_fu_282_reg[2] ;
  input [2:0]\hBarSel_0_4_loc_0_fu_294_reg[2] ;
  input [15:0]zonePlateVAddr;
  input [7:0]\hdata_loc_0_fu_266_reg[7]_1 ;
  input \hdata_loc_0_fu_266_reg[3]_0 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[6]_0 ;
  input \icmp_ln1050_reg_4081_reg[0]_0 ;
  input [2:0]\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[4]_0 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[7]_0 ;
  input [5:0]\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_0 ;
  input [0:0]\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[7]_0 ;
  input [7:0]\outpix_val_V_43_reg_4524_reg[7]_0 ;
  input [5:0]\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]_0 ;
  input [2:0]\ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996_reg[6]_0 ;
  input [1:0]\ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[7]_0 ;
  input [1:0]\q0_reg[7]_1 ;
  input [1:0]\q1_reg[7]_0 ;

  wire [15:0]C;
  wire [0:0]CO;
  wire [15:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [0:0]E;
  wire [7:0]O;
  wire [2:0]Q;
  wire RSTC;
  wire [0:0]add_ln1236_1_fu_1676_p2;
  wire [8:8]add_ln1236_1_reg_4110;
  wire add_ln1236_1_reg_41100;
  wire [0:0]add_ln1236_fu_1664_p2;
  wire [8:8]add_ln1236_reg_4090;
  wire [0:0]add_ln1240_1_fu_1670_p2;
  wire [8:8]add_ln1240_1_reg_4100;
  wire [0:0]add_ln1240_3_fu_1682_p2;
  wire [8:8]add_ln1240_3_reg_4120;
  wire [16:16]add_ln1257_2_fu_2120_p2;
  wire [15:8]add_ln1257_3_fu_2126_p2;
  wire [16:16]add_ln1257_6_fu_2196_p2;
  wire [15:8]add_ln1257_7_fu_2202_p2;
  wire [16:8]add_ln1258_2_fu_2145_p2;
  wire [16:8]add_ln1258_5_fu_2221_p2;
  wire [16:16]add_ln1259_2_fu_2639_p2;
  wire [15:0]add_ln1259_3_reg_4283;
  wire add_ln1259_3_reg_42830;
  wire \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[0]_srl5_n_5 ;
  wire \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[10]_srl5_n_5 ;
  wire \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[11]_srl5_n_5 ;
  wire \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[12]_srl5_n_5 ;
  wire \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[13]_srl5_n_5 ;
  wire \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[14]_srl5_n_5 ;
  wire \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[15]_srl5_n_5 ;
  wire \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[1]_srl5_n_5 ;
  wire \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[2]_srl5_n_5 ;
  wire \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[3]_srl5_n_5 ;
  wire \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[4]_srl5_n_5 ;
  wire \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[5]_srl5_n_5 ;
  wire \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[6]_srl5_n_5 ;
  wire \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[7]_srl5_n_5 ;
  wire \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[8]_srl5_n_5 ;
  wire \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[9]_srl5_n_5 ;
  wire [15:0]add_ln1259_3_reg_4283_pp0_iter11_reg;
  wire [16:16]add_ln1259_5_fu_2673_p2;
  wire [15:8]add_ln1259_6_fu_2635_p2;
  wire [15:8]add_ln1259_7_fu_2669_p2;
  wire [15:0]add_ln1259_reg_4261;
  wire \add_ln1259_reg_4261_pp0_iter10_reg_reg[0]_srl5_n_5 ;
  wire \add_ln1259_reg_4261_pp0_iter10_reg_reg[10]_srl5_n_5 ;
  wire \add_ln1259_reg_4261_pp0_iter10_reg_reg[11]_srl5_n_5 ;
  wire \add_ln1259_reg_4261_pp0_iter10_reg_reg[12]_srl5_n_5 ;
  wire \add_ln1259_reg_4261_pp0_iter10_reg_reg[13]_srl5_n_5 ;
  wire \add_ln1259_reg_4261_pp0_iter10_reg_reg[14]_srl5_n_5 ;
  wire \add_ln1259_reg_4261_pp0_iter10_reg_reg[15]_srl5_n_5 ;
  wire \add_ln1259_reg_4261_pp0_iter10_reg_reg[1]_srl5_n_5 ;
  wire \add_ln1259_reg_4261_pp0_iter10_reg_reg[2]_srl5_n_5 ;
  wire \add_ln1259_reg_4261_pp0_iter10_reg_reg[3]_srl5_n_5 ;
  wire \add_ln1259_reg_4261_pp0_iter10_reg_reg[4]_srl5_n_5 ;
  wire \add_ln1259_reg_4261_pp0_iter10_reg_reg[5]_srl5_n_5 ;
  wire \add_ln1259_reg_4261_pp0_iter10_reg_reg[6]_srl5_n_5 ;
  wire \add_ln1259_reg_4261_pp0_iter10_reg_reg[7]_srl5_n_5 ;
  wire \add_ln1259_reg_4261_pp0_iter10_reg_reg[8]_srl5_n_5 ;
  wire \add_ln1259_reg_4261_pp0_iter10_reg_reg[9]_srl5_n_5 ;
  wire [15:0]add_ln1259_reg_4261_pp0_iter11_reg;
  wire [15:0]add_ln1298_fu_1708_p2;
  wire [15:0]add_ln1306_2_reg_4206;
  wire add_ln1306_2_reg_42060;
  wire [15:0]add_ln1306_2_reg_4206_pp0_iter4_reg;
  wire [15:0]add_ln1306_3_reg_4211;
  wire \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[0]_srl2_n_5 ;
  wire \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[10]_srl2_n_5 ;
  wire \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[11]_srl2_n_5 ;
  wire \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[12]_srl2_n_5 ;
  wire \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[13]_srl2_n_5 ;
  wire \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[14]_srl2_n_5 ;
  wire \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[15]_srl2_n_5 ;
  wire \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[1]_srl2_n_5 ;
  wire \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[2]_srl2_n_5 ;
  wire \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[3]_srl2_n_5 ;
  wire \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[4]_srl2_n_5 ;
  wire \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[5]_srl2_n_5 ;
  wire \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[6]_srl2_n_5 ;
  wire \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[7]_srl2_n_5 ;
  wire \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[8]_srl2_n_5 ;
  wire \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[9]_srl2_n_5 ;
  wire [15:0]add_ln1306_3_reg_4211_pp0_iter6_reg;
  wire [0:0]\add_ln1306_3_reg_4211_reg[15]_0 ;
  wire [15:5]add_ln1306_fu_2296_p2;
  wire \add_ln1488_reg_1244_reg[0] ;
  wire \add_ln1488_reg_1244_reg[1] ;
  wire \add_ln1488_reg_1244_reg[1]_0 ;
  wire \add_ln1488_reg_1244_reg[2] ;
  wire \add_ln1488_reg_1244_reg[3] ;
  wire \add_ln1488_reg_1244_reg[4] ;
  wire \add_ln1488_reg_1244_reg[5] ;
  wire \add_ln1488_reg_1244_reg[6] ;
  wire \add_ln1488_reg_1244_reg[6]_0 ;
  wire \add_ln1488_reg_1244_reg[7] ;
  wire \add_ln1488_reg_1244_reg[7]_0 ;
  wire [7:1]add_ln320_fu_2605_p2;
  wire add_ln320_reg_44160;
  wire and_ln1292_reg_4077;
  wire \and_ln1292_reg_4077_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire [0:0]\ap_CS_fsm_reg[3]_0 ;
  wire [0:0]\ap_CS_fsm_reg[3]_1 ;
  wire [0:0]\ap_CS_fsm_reg[3]_2 ;
  wire [0:0]\ap_CS_fsm_reg[3]_3 ;
  wire [0:0]\ap_CS_fsm_reg[3]_4 ;
  wire [0:0]\ap_CS_fsm_reg[3]_5 ;
  wire [0:0]\ap_CS_fsm_reg[3]_6 ;
  wire [0:0]\ap_CS_fsm_reg[3]_7 ;
  wire [1:0]\ap_CS_fsm_reg[3]_8 ;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_NS_fsm15_out;
  wire ap_block_pp0_stage0_subdone;
  wire ap_ce_reg_reg;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter12_reg_0;
  wire ap_enable_reg_pp0_iter12_reg_1;
  wire ap_enable_reg_pp0_iter12_reg_2;
  wire ap_enable_reg_pp0_iter13_reg_0;
  wire ap_enable_reg_pp0_iter13_reg_1;
  wire ap_enable_reg_pp0_iter14;
  wire ap_enable_reg_pp0_iter15;
  wire ap_enable_reg_pp0_iter15_i_1_n_5;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_loop_exit_ready_pp0_iter13_reg_reg_srl13_n_5;
  wire ap_loop_exit_ready_pp0_iter14_reg;
  wire [7:0]ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245;
  wire ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450;
  wire [7:5]ap_phi_reg_pp0_iter10_outpix_val_V_70_reg_1181;
  wire [7:0]ap_phi_reg_pp0_iter10_outpix_val_V_71_reg_1117;
  wire [7:0]ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059;
  wire [7:0]ap_phi_reg_pp0_iter10_outpix_val_V_73_reg_996;
  wire [7:0]ap_phi_reg_pp0_iter10_outpix_val_V_74_reg_933;
  wire [7:0]ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245;
  wire ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450;
  wire [7:5]ap_phi_reg_pp0_iter11_outpix_val_V_70_reg_1181;
  wire [7:0]ap_phi_reg_pp0_iter11_outpix_val_V_71_reg_1117;
  wire [7:0]ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059;
  wire [7:0]ap_phi_reg_pp0_iter11_outpix_val_V_73_reg_996;
  wire [7:0]ap_phi_reg_pp0_iter11_outpix_val_V_74_reg_933;
  wire [7:0]ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245;
  wire ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450;
  wire [7:5]ap_phi_reg_pp0_iter12_outpix_val_V_70_reg_1181;
  wire [7:0]ap_phi_reg_pp0_iter12_outpix_val_V_71_reg_1117;
  wire [7:0]ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059;
  wire [7:0]ap_phi_reg_pp0_iter12_outpix_val_V_73_reg_996;
  wire [7:0]ap_phi_reg_pp0_iter12_outpix_val_V_74_reg_933;
  wire [7:1]ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245;
  wire [0:0]\ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[2]_0 ;
  wire [7:5]ap_phi_reg_pp0_iter13_outpix_val_V_70_reg_1181;
  wire [7:0]ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117;
  wire [6:0]ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059;
  wire \ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[2]_0 ;
  wire [0:0]\ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[7]_0 ;
  wire [7:0]ap_phi_reg_pp0_iter13_outpix_val_V_73_reg_996;
  wire [7:0]ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933;
  wire [1:0]\ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[6]_0 ;
  wire [7:0]ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[3]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_3 ;
  wire [5:0]\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_0 ;
  wire [7:0]ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181;
  wire ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[0]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[0]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[0]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]_i_6_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_6_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_7_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_8_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_9_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_6_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_6_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_8_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_1 ;
  wire [7:0]ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_2_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[3]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_6_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[5]_i_6_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[6]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[7]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[7]_i_7_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_0 ;
  wire [7:0]ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_7_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_2 ;
  wire [5:0]\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]_0 ;
  wire [7:0]\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_2 ;
  wire [7:0]ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[0]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[1]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_6_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_0 ;
  wire [7:0]ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[0]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[1]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_7_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_7_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_2 ;
  wire [0:0]\ap_phi_reg_pp0_iter1_empty_reg_90_reg[0] ;
  wire [7:0]ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245;
  wire [3:3]ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_12450_in;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[1]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[5]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[3]_0 ;
  wire [2:0]\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[4]_0 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[7]_0 ;
  wire ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181;
  wire [1:0]\ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[7]_0 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg_n_5_[5] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg_n_5_[7] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[0]_0 ;
  wire [1:0]\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_1 ;
  wire [0:0]\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[7]_0 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg_n_5_[0] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg_n_5_[4] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg_n_5_[6] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg_n_5_[7] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[2]_0 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[3]_0 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[4]_0 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_1 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[0] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[1] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[2] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[3] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[4] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[5] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[6] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[7] ;
  wire [7:0]ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996;
  wire [2:0]\ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996_reg[6]_0 ;
  wire [7:0]ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[4]_0 ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[6]_0 ;
  wire [1:0]\ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[7]_0 ;
  wire [7:0]ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245;
  wire ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450;
  wire [7:5]ap_phi_reg_pp0_iter2_outpix_val_V_70_reg_1181;
  wire [7:0]ap_phi_reg_pp0_iter2_outpix_val_V_71_reg_1117;
  wire [7:0]ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059;
  wire [7:0]ap_phi_reg_pp0_iter2_outpix_val_V_73_reg_996;
  wire [7:0]ap_phi_reg_pp0_iter2_outpix_val_V_74_reg_933;
  wire [7:0]ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245;
  wire [7:5]ap_phi_reg_pp0_iter3_outpix_val_V_70_reg_1181;
  wire [7:0]ap_phi_reg_pp0_iter3_outpix_val_V_71_reg_1117;
  wire [7:0]ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059;
  wire [7:0]ap_phi_reg_pp0_iter3_outpix_val_V_73_reg_996;
  wire [7:0]ap_phi_reg_pp0_iter3_outpix_val_V_74_reg_933;
  wire [7:0]ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245;
  wire ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450;
  wire [7:5]ap_phi_reg_pp0_iter4_outpix_val_V_70_reg_1181;
  wire [7:0]ap_phi_reg_pp0_iter4_outpix_val_V_71_reg_1117;
  wire [7:0]ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059;
  wire [7:0]ap_phi_reg_pp0_iter4_outpix_val_V_73_reg_996;
  wire [7:0]ap_phi_reg_pp0_iter4_outpix_val_V_74_reg_933;
  wire [7:0]ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245;
  wire ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450;
  wire [7:5]ap_phi_reg_pp0_iter5_outpix_val_V_70_reg_1181;
  wire [7:0]ap_phi_reg_pp0_iter5_outpix_val_V_71_reg_1117;
  wire [7:0]ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059;
  wire [7:0]ap_phi_reg_pp0_iter5_outpix_val_V_73_reg_996;
  wire [7:0]ap_phi_reg_pp0_iter5_outpix_val_V_74_reg_933;
  wire [7:0]ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245;
  wire ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450;
  wire [7:5]ap_phi_reg_pp0_iter6_outpix_val_V_70_reg_1181;
  wire [7:0]ap_phi_reg_pp0_iter6_outpix_val_V_71_reg_1117;
  wire [7:0]ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059;
  wire [7:0]ap_phi_reg_pp0_iter6_outpix_val_V_73_reg_996;
  wire [7:0]ap_phi_reg_pp0_iter6_outpix_val_V_74_reg_933;
  wire [7:0]ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245;
  wire ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450;
  wire [7:5]ap_phi_reg_pp0_iter7_outpix_val_V_70_reg_1181;
  wire [7:0]ap_phi_reg_pp0_iter7_outpix_val_V_71_reg_1117;
  wire [7:0]ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059;
  wire [7:0]ap_phi_reg_pp0_iter7_outpix_val_V_73_reg_996;
  wire [7:0]ap_phi_reg_pp0_iter7_outpix_val_V_74_reg_933;
  wire [7:0]ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245;
  wire ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450;
  wire [7:5]ap_phi_reg_pp0_iter8_outpix_val_V_70_reg_1181;
  wire [7:0]ap_phi_reg_pp0_iter8_outpix_val_V_71_reg_1117;
  wire [7:0]ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059;
  wire [7:0]ap_phi_reg_pp0_iter8_outpix_val_V_73_reg_996;
  wire [7:0]ap_phi_reg_pp0_iter8_outpix_val_V_74_reg_933;
  wire [7:0]ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245;
  wire [7:5]ap_phi_reg_pp0_iter9_outpix_val_V_70_reg_1181;
  wire [7:0]ap_phi_reg_pp0_iter9_outpix_val_V_71_reg_1117;
  wire [7:0]ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059;
  wire [7:0]ap_phi_reg_pp0_iter9_outpix_val_V_73_reg_996;
  wire [7:0]ap_phi_reg_pp0_iter9_outpix_val_V_74_reg_933;
  wire [15:0]ap_return;
  wire [3:0]\ap_return_int_reg_reg[7] ;
  wire [9:0]\ap_return_int_reg_reg[9] ;
  wire ap_rst_n;
  wire [15:1]ap_sig_allocacmp_x_4;
  wire \bSerie_V_reg[3]__0_n_5 ;
  wire \bSerie_V_reg[5]_srl8_n_5 ;
  wire \bSerie_V_reg[6]_srl8_n_5 ;
  wire \bSerie_V_reg_n_5_[0] ;
  wire \bSerie_V_reg_n_5_[1] ;
  wire \bSerie_V_reg_n_5_[21] ;
  wire \bSerie_V_reg_n_5_[22] ;
  wire \bSerie_V_reg_n_5_[23] ;
  wire \bSerie_V_reg_n_5_[24] ;
  wire \bSerie_V_reg_n_5_[25] ;
  wire \bSerie_V_reg_n_5_[26] ;
  wire \bSerie_V_reg_n_5_[27] ;
  wire \bSerie_V_reg_n_5_[2] ;
  wire b_1_reg_4228;
  wire b_1_reg_42280;
  wire [7:0]b_1_reg_4228_pp0_iter6_reg;
  wire [7:0]b_1_reg_4228_pp0_iter7_reg;
  wire \b_1_reg_4228_reg_n_5_[0] ;
  wire \b_1_reg_4228_reg_n_5_[1] ;
  wire \b_1_reg_4228_reg_n_5_[2] ;
  wire \b_1_reg_4228_reg_n_5_[3] ;
  wire \b_1_reg_4228_reg_n_5_[4] ;
  wire \b_1_reg_4228_reg_n_5_[5] ;
  wire \b_1_reg_4228_reg_n_5_[6] ;
  wire \b_1_reg_4228_reg_n_5_[7] ;
  wire b_reg_4216;
  wire [7:0]b_reg_4216_pp0_iter6_reg;
  wire [7:0]b_reg_4216_pp0_iter7_reg;
  wire \b_reg_4216_reg_n_5_[0] ;
  wire \b_reg_4216_reg_n_5_[1] ;
  wire \b_reg_4216_reg_n_5_[2] ;
  wire \b_reg_4216_reg_n_5_[3] ;
  wire \b_reg_4216_reg_n_5_[4] ;
  wire \b_reg_4216_reg_n_5_[5] ;
  wire \b_reg_4216_reg_n_5_[6] ;
  wire \b_reg_4216_reg_n_5_[7] ;
  wire bckgndYUV_full_n;
  wire cmp106_fu_386_p2;
  wire cmp35_not_reg_1224;
  wire [15:0]d;
  wire [12:0]dout;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_158;
  wire flow_control_loop_pipe_sequential_init_U_n_159;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_160;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_187;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire flow_control_loop_pipe_sequential_init_U_n_50;
  wire flow_control_loop_pipe_sequential_init_U_n_51;
  wire flow_control_loop_pipe_sequential_init_U_n_52;
  wire flow_control_loop_pipe_sequential_init_U_n_53;
  wire flow_control_loop_pipe_sequential_init_U_n_54;
  wire flow_control_loop_pipe_sequential_init_U_n_55;
  wire flow_control_loop_pipe_sequential_init_U_n_56;
  wire flow_control_loop_pipe_sequential_init_U_n_57;
  wire flow_control_loop_pipe_sequential_init_U_n_58;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire flow_control_loop_pipe_sequential_init_U_n_60;
  wire flow_control_loop_pipe_sequential_init_U_n_61;
  wire flow_control_loop_pipe_sequential_init_U_n_62;
  wire flow_control_loop_pipe_sequential_init_U_n_63;
  wire flow_control_loop_pipe_sequential_init_U_n_64;
  wire flow_control_loop_pipe_sequential_init_U_n_65;
  wire flow_control_loop_pipe_sequential_init_U_n_66;
  wire flow_control_loop_pipe_sequential_init_U_n_67;
  wire flow_control_loop_pipe_sequential_init_U_n_68;
  wire flow_control_loop_pipe_sequential_init_U_n_69;
  wire flow_control_loop_pipe_sequential_init_U_n_72;
  wire flow_control_loop_pipe_sequential_init_U_n_73;
  wire flow_control_loop_pipe_sequential_init_U_n_74;
  wire flow_control_loop_pipe_sequential_init_U_n_75;
  wire flow_control_loop_pipe_sequential_init_U_n_76;
  wire flow_control_loop_pipe_sequential_init_U_n_77;
  wire flow_control_loop_pipe_sequential_init_U_n_78;
  wire flow_control_loop_pipe_sequential_init_U_n_79;
  wire flow_control_loop_pipe_sequential_init_U_n_80;
  wire flow_control_loop_pipe_sequential_init_U_n_81;
  wire [7:0]g0_b0_i_2;
  wire [0:0]\gSerie_V_reg[0]_0 ;
  wire \gSerie_V_reg[3]__0_n_5 ;
  wire \gSerie_V_reg[5]_srl8_n_5 ;
  wire \gSerie_V_reg[6]_srl8_n_5 ;
  wire \gSerie_V_reg_n_5_[0] ;
  wire \gSerie_V_reg_n_5_[1] ;
  wire \gSerie_V_reg_n_5_[21] ;
  wire \gSerie_V_reg_n_5_[22] ;
  wire \gSerie_V_reg_n_5_[23] ;
  wire \gSerie_V_reg_n_5_[24] ;
  wire \gSerie_V_reg_n_5_[25] ;
  wire \gSerie_V_reg_n_5_[26] ;
  wire \gSerie_V_reg_n_5_[27] ;
  wire \gSerie_V_reg_n_5_[2] ;
  wire [6:0]grp_fu_3675_p0;
  wire [6:0]grp_fu_3684_p0;
  wire [6:0]grp_fu_3700_p0;
  wire [6:0]grp_fu_3709_p0;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_ready;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_2;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_3;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_4;
  wire [15:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5;
  wire [7:0]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_6;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_flag_1_out;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_flag_1_out;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_flag_1_out;
  wire [6:5]grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_loc_1_out_o;
  wire [0:0]grp_tpgPatternCheckerBoard_fu_1385_ap_return_0;
  wire [0:0]grp_tpgPatternCheckerBoard_fu_1385_ap_return_3;
  wire grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg;
  wire grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg_reg_0;
  wire grp_tpgPatternCheckerBoard_fu_1385_n_8;
  wire [7:7]grp_tpgPatternCrossHatch_fu_1369_ap_return_0;
  wire [7:7]grp_tpgPatternCrossHatch_fu_1369_ap_return_1;
  wire grp_tpgPatternCrossHatch_fu_1369_ap_start_reg;
  wire grp_tpgPatternCrossHatch_fu_1369_ap_start_reg_reg_0;
  wire grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg;
  wire grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_reg_0;
  wire grp_tpgPatternDPColorSquare_fu_1441_n_10;
  wire grp_tpgPatternDPColorSquare_fu_1441_n_11;
  wire grp_tpgPatternDPColorSquare_fu_1441_n_12;
  wire grp_tpgPatternDPColorSquare_fu_1441_n_13;
  wire grp_tpgPatternDPColorSquare_fu_1441_n_14;
  wire grp_tpgPatternDPColorSquare_fu_1441_n_15;
  wire grp_tpgPatternDPColorSquare_fu_1441_n_16;
  wire grp_tpgPatternDPColorSquare_fu_1441_n_17;
  wire grp_tpgPatternDPColorSquare_fu_1441_n_18;
  wire grp_tpgPatternDPColorSquare_fu_1441_n_19;
  wire grp_tpgPatternDPColorSquare_fu_1441_n_20;
  wire grp_tpgPatternDPColorSquare_fu_1441_n_21;
  wire grp_tpgPatternDPColorSquare_fu_1441_n_23;
  wire grp_tpgPatternDPColorSquare_fu_1441_n_25;
  wire grp_tpgPatternDPColorSquare_fu_1441_n_26;
  wire grp_tpgPatternDPColorSquare_fu_1441_n_27;
  wire grp_tpgPatternDPColorSquare_fu_1441_n_28;
  wire grp_tpgPatternDPColorSquare_fu_1441_n_29;
  wire grp_tpgPatternDPColorSquare_fu_1441_n_30;
  wire grp_tpgPatternDPColorSquare_fu_1441_n_31;
  wire grp_tpgPatternDPColorSquare_fu_1441_n_32;
  wire grp_tpgPatternDPColorSquare_fu_1441_n_33;
  wire grp_tpgPatternDPColorSquare_fu_1441_n_34;
  wire grp_tpgPatternDPColorSquare_fu_1441_n_35;
  wire grp_tpgPatternDPColorSquare_fu_1441_n_36;
  wire grp_tpgPatternDPColorSquare_fu_1441_n_37;
  wire grp_tpgPatternDPColorSquare_fu_1441_n_38;
  wire grp_tpgPatternDPColorSquare_fu_1441_n_8;
  wire grp_tpgPatternDPColorSquare_fu_1441_n_9;
  wire grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg;
  wire grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg_reg_0;
  wire grp_tpgPatternTartanColorBars_fu_1413_n_10;
  wire grp_tpgPatternTartanColorBars_fu_1413_n_41;
  wire grp_tpgPatternTartanColorBars_fu_1413_n_42;
  wire grp_tpgPatternTartanColorBars_fu_1413_n_43;
  wire grp_tpgPatternTartanColorBars_fu_1413_n_44;
  wire grp_tpgPatternTartanColorBars_fu_1413_n_45;
  wire grp_tpgPatternTartanColorBars_fu_1413_n_46;
  wire grp_tpgPatternTartanColorBars_fu_1413_n_47;
  wire grp_tpgPatternTartanColorBars_fu_1413_n_48;
  wire grp_tpgPatternTartanColorBars_fu_1413_n_49;
  wire grp_tpgPatternTartanColorBars_fu_1413_n_50;
  wire grp_tpgPatternTartanColorBars_fu_1413_n_51;
  wire grp_tpgPatternTartanColorBars_fu_1413_n_52;
  wire grp_tpgPatternTartanColorBars_fu_1413_n_53;
  wire grp_tpgPatternTartanColorBars_fu_1413_n_54;
  wire grp_tpgPatternTartanColorBars_fu_1413_n_55;
  wire grp_tpgPatternTartanColorBars_fu_1413_n_56;
  wire grp_tpgPatternTartanColorBars_fu_1413_n_57;
  wire grp_tpgPatternTartanColorBars_fu_1413_n_58;
  wire grp_tpgPatternTartanColorBars_fu_1413_n_59;
  wire grp_tpgPatternTartanColorBars_fu_1413_n_60;
  wire grp_tpgPatternTartanColorBars_fu_1413_n_61;
  wire grp_tpgPatternTartanColorBars_fu_1413_n_62;
  wire grp_tpgPatternTartanColorBars_fu_1413_n_64;
  wire grp_tpgPatternTartanColorBars_fu_1413_n_65;
  wire grp_tpgPatternTartanColorBars_fu_1413_n_66;
  wire grp_tpgPatternTartanColorBars_fu_1413_n_67;
  wire grp_tpgPatternTartanColorBars_fu_1413_n_68;
  wire grp_tpgPatternTartanColorBars_fu_1413_n_69;
  wire grp_tpgPatternTartanColorBars_fu_1413_n_7;
  wire grp_tpgPatternTartanColorBars_fu_1413_n_70;
  wire grp_tpgPatternTartanColorBars_fu_1413_n_71;
  wire grp_v_tpgHlsDataFlow_fu_331_ap_start_reg;
  wire \hBarSel_0_2[2]_i_3_n_5 ;
  wire \hBarSel_0_2_reg[0] ;
  wire [2:0]\hBarSel_0_2_reg[2] ;
  wire \hBarSel_0_2_reg[2]_0 ;
  wire hBarSel_0_3;
  wire \hBarSel_0_4_loc_0_fu_294[0]_i_2_n_5 ;
  wire \hBarSel_0_4_loc_0_fu_294[1]_i_2_n_5 ;
  wire \hBarSel_0_4_loc_0_fu_294[2]_i_3_n_5 ;
  wire [2:0]\hBarSel_0_4_loc_0_fu_294_reg[2] ;
  wire [0:0]\hBarSel_0_reg[0] ;
  wire \hBarSel_1_2_reg[1] ;
  wire [2:0]\hBarSel_1_2_reg[2] ;
  wire \hBarSel_1_4_loc_0_fu_282[0]_i_2_n_5 ;
  wire \hBarSel_1_4_loc_0_fu_282[1]_i_2_n_5 ;
  wire \hBarSel_1_4_loc_0_fu_282[2]_i_3_n_5 ;
  wire [2:0]\hBarSel_1_4_loc_0_fu_282_reg[2] ;
  wire hdata_flag_0_reg_418;
  wire \hdata_flag_1_fu_478_reg[0]_0 ;
  wire \hdata_loc_0_fu_266_reg[0] ;
  wire \hdata_loc_0_fu_266_reg[2] ;
  wire \hdata_loc_0_fu_266_reg[3] ;
  wire \hdata_loc_0_fu_266_reg[3]_0 ;
  wire [6:0]\hdata_loc_0_fu_266_reg[7] ;
  wire [7:0]\hdata_loc_0_fu_266_reg[7]_0 ;
  wire [7:0]\hdata_loc_0_fu_266_reg[7]_1 ;
  wire \hdata_new_0_fu_270[4]_i_2_n_5 ;
  wire \hdata_new_0_fu_270[5]_i_2_n_5 ;
  wire \hdata_new_0_fu_270[6]_i_2_n_5 ;
  wire \hdata_new_0_fu_270[7]_i_3_n_5 ;
  wire [7:0]\hdata_new_0_fu_270_reg[7] ;
  wire [7:0]\hdata_reg[7] ;
  wire icmp_ln1027_fu_1545_p2;
  wire \icmp_ln1027_reg_4041_pp0_iter10_reg_reg[0]__0_n_5 ;
  wire icmp_ln1027_reg_4041_pp0_iter11_reg;
  wire icmp_ln1027_reg_4041_pp0_iter12_reg;
  wire \icmp_ln1027_reg_4041_pp0_iter1_reg_reg_n_5_[0] ;
  wire \icmp_ln1027_reg_4041_pp0_iter9_reg_reg[0]_srl8_n_5 ;
  wire \icmp_ln1027_reg_4041_reg[0]_0 ;
  wire \icmp_ln1027_reg_4041_reg[0]_1 ;
  wire \icmp_ln1027_reg_4041_reg[0]_2 ;
  wire \icmp_ln1027_reg_4041_reg[0]_3 ;
  wire \icmp_ln1027_reg_4041_reg[0]_4 ;
  wire \icmp_ln1027_reg_4041_reg[0]_5 ;
  wire \icmp_ln1027_reg_4041_reg[0]_6 ;
  wire \icmp_ln1027_reg_4041_reg[0]_7 ;
  wire \icmp_ln1027_reg_4041_reg[0]_8 ;
  wire \icmp_ln1027_reg_4041_reg[0]_9 ;
  wire \icmp_ln1027_reg_4041_reg_n_5_[0] ;
  wire icmp_ln1050_reg_4081;
  wire \icmp_ln1050_reg_4081_pp0_iter10_reg_reg[0]_srl10_n_5 ;
  wire icmp_ln1050_reg_4081_pp0_iter11_reg;
  wire \icmp_ln1050_reg_4081_reg[0]_0 ;
  wire [0:0]\icmp_ln1064_2_reg_566_reg[0] ;
  wire icmp_ln1072_8_fu_1804_p2;
  wire icmp_ln1072_8_reg_4134;
  wire icmp_ln1072_8_reg_41340;
  wire icmp_ln1072_8_reg_4134_pp0_iter10_reg;
  wire [0:0]\icmp_ln1072_8_reg_4134_pp0_iter10_reg_reg[0]__0_0 ;
  wire \icmp_ln1072_8_reg_4134_pp0_iter9_reg_reg[0]_srl8_n_5 ;
  wire icmp_ln1072_fu_1750_p2;
  wire icmp_ln1072_reg_4125;
  wire icmp_ln1072_reg_4125_pp0_iter10_reg;
  wire [0:0]\icmp_ln1072_reg_4125_pp0_iter10_reg_reg[0]__0_0 ;
  wire \icmp_ln1072_reg_4125_pp0_iter9_reg_reg[0]_srl8_n_5 ;
  wire \icmp_ln1285_reg_4073[0]_i_2_n_5 ;
  wire \icmp_ln1285_reg_4073[0]_i_3_n_5 ;
  wire \icmp_ln1285_reg_4073[0]_i_4_n_5 ;
  wire \icmp_ln1285_reg_4073[0]_i_5_n_5 ;
  wire \icmp_ln1285_reg_4073_reg[0]_0 ;
  wire \icmp_ln1285_reg_4073_reg_n_5_[0] ;
  wire icmp_ln1336_1_fu_263_p2;
  wire icmp_ln1336_fu_251_p2;
  wire icmp_ln1336_reg_594;
  wire \icmp_ln1404_1_reg_530_reg[0] ;
  wire [7:0]\icmp_ln1404_reg_526_reg[0] ;
  wire \icmp_ln1404_reg_526_reg[0]_0 ;
  wire \icmp_ln1404_reg_526_reg[0]_1 ;
  wire \icmp_ln1404_reg_526_reg[0]_2 ;
  wire icmp_ln1428_fu_264_p2;
  wire icmp_ln1584_reg_43890;
  wire \icmp_ln1584_reg_4389[0]_i_1_n_5 ;
  wire \icmp_ln1584_reg_4389[0]_i_2_n_5 ;
  wire \icmp_ln1584_reg_4389_reg_n_5_[0] ;
  wire icmp_ln1592_1_reg_1254;
  wire icmp_ln1592_reg_1249;
  wire icmp_ln520_reg_4037;
  wire icmp_ln520_reg_4037_pp0_iter10_reg;
  wire \icmp_ln520_reg_4037_pp0_iter11_reg_reg[0]_0 ;
  wire [0:0]\icmp_ln520_reg_4037_pp0_iter11_reg_reg[0]_1 ;
  wire \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_0 ;
  wire icmp_ln520_reg_4037_pp0_iter13_reg;
  wire icmp_ln520_reg_4037_pp0_iter1_reg;
  wire icmp_ln520_reg_4037_pp0_iter2_reg;
  wire icmp_ln520_reg_4037_pp0_iter3_reg;
  wire icmp_ln520_reg_4037_pp0_iter4_reg;
  wire icmp_ln520_reg_4037_pp0_iter5_reg;
  wire icmp_ln520_reg_4037_pp0_iter6_reg;
  wire icmp_ln520_reg_4037_pp0_iter7_reg;
  wire icmp_ln520_reg_4037_pp0_iter8_reg;
  wire icmp_ln520_reg_4037_pp0_iter9_reg;
  wire [15:0]\icmp_ln520_reg_4037_reg[0]_0 ;
  wire [47:0]in;
  wire \int_bckgndId_reg[0] ;
  wire [0:0]\int_width_reg[15] ;
  wire [0:0]internal_empty_n_reg;
  wire [0:0]internal_full_n_reg;
  wire [0:0]internal_full_n_reg_0;
  wire [0:0]internal_full_n_reg_1;
  wire [0:0]internal_full_n_reg_2;
  wire lshr_ln1310_1_reg_43540;
  wire lshr_ln_reg_4349_reg_0_i_10_n_5;
  wire lshr_ln_reg_4349_reg_0_i_11_n_5;
  wire lshr_ln_reg_4349_reg_0_i_12_n_5;
  wire lshr_ln_reg_4349_reg_0_i_13_n_5;
  wire lshr_ln_reg_4349_reg_0_i_14_n_5;
  wire lshr_ln_reg_4349_reg_0_i_15_n_5;
  wire lshr_ln_reg_4349_reg_0_i_16_n_5;
  wire lshr_ln_reg_4349_reg_0_i_17_n_5;
  wire lshr_ln_reg_4349_reg_0_i_18_n_5;
  wire lshr_ln_reg_4349_reg_0_i_19_n_5;
  wire lshr_ln_reg_4349_reg_0_i_2_n_10;
  wire lshr_ln_reg_4349_reg_0_i_2_n_11;
  wire lshr_ln_reg_4349_reg_0_i_2_n_12;
  wire lshr_ln_reg_4349_reg_0_i_2_n_6;
  wire lshr_ln_reg_4349_reg_0_i_2_n_7;
  wire lshr_ln_reg_4349_reg_0_i_2_n_8;
  wire lshr_ln_reg_4349_reg_0_i_2_n_9;
  wire lshr_ln_reg_4349_reg_0_i_3_n_10;
  wire lshr_ln_reg_4349_reg_0_i_3_n_11;
  wire lshr_ln_reg_4349_reg_0_i_3_n_12;
  wire lshr_ln_reg_4349_reg_0_i_3_n_5;
  wire lshr_ln_reg_4349_reg_0_i_3_n_6;
  wire lshr_ln_reg_4349_reg_0_i_3_n_7;
  wire lshr_ln_reg_4349_reg_0_i_3_n_8;
  wire lshr_ln_reg_4349_reg_0_i_3_n_9;
  wire lshr_ln_reg_4349_reg_0_i_4_n_5;
  wire lshr_ln_reg_4349_reg_0_i_5_n_5;
  wire lshr_ln_reg_4349_reg_0_i_6_n_5;
  wire lshr_ln_reg_4349_reg_0_i_7_n_5;
  wire lshr_ln_reg_4349_reg_0_i_8_n_5;
  wire lshr_ln_reg_4349_reg_0_i_9_n_5;
  wire lshr_ln_reg_4349_reg_0_n_100;
  wire lshr_ln_reg_4349_reg_0_n_101;
  wire lshr_ln_reg_4349_reg_0_n_102;
  wire lshr_ln_reg_4349_reg_0_n_103;
  wire lshr_ln_reg_4349_reg_0_n_104;
  wire lshr_ln_reg_4349_reg_0_n_121;
  wire lshr_ln_reg_4349_reg_0_n_122;
  wire lshr_ln_reg_4349_reg_0_n_123;
  wire lshr_ln_reg_4349_reg_0_n_124;
  wire lshr_ln_reg_4349_reg_0_n_125;
  wire lshr_ln_reg_4349_reg_0_n_126;
  wire lshr_ln_reg_4349_reg_0_n_127;
  wire lshr_ln_reg_4349_reg_0_n_128;
  wire lshr_ln_reg_4349_reg_0_n_129;
  wire lshr_ln_reg_4349_reg_0_n_130;
  wire lshr_ln_reg_4349_reg_0_n_131;
  wire lshr_ln_reg_4349_reg_0_n_132;
  wire lshr_ln_reg_4349_reg_0_n_133;
  wire lshr_ln_reg_4349_reg_0_n_134;
  wire lshr_ln_reg_4349_reg_0_n_135;
  wire lshr_ln_reg_4349_reg_0_n_136;
  wire lshr_ln_reg_4349_reg_0_n_89;
  wire lshr_ln_reg_4349_reg_0_n_90;
  wire lshr_ln_reg_4349_reg_0_n_91;
  wire lshr_ln_reg_4349_reg_0_n_92;
  wire lshr_ln_reg_4349_reg_0_n_93;
  wire lshr_ln_reg_4349_reg_0_n_94;
  wire lshr_ln_reg_4349_reg_0_n_95;
  wire lshr_ln_reg_4349_reg_0_n_96;
  wire lshr_ln_reg_4349_reg_0_n_97;
  wire lshr_ln_reg_4349_reg_0_n_98;
  wire lshr_ln_reg_4349_reg_0_n_99;
  wire lshr_ln_reg_4349_reg_1_n_49;
  wire lshr_ln_reg_4349_reg_1_n_50;
  wire lshr_ln_reg_4349_reg_1_n_51;
  wire lshr_ln_reg_4349_reg_1_n_52;
  wire lshr_ln_reg_4349_reg_1_n_65;
  wire lshr_ln_reg_4349_reg_1_n_66;
  wire lshr_ln_reg_4349_reg_1_n_67;
  wire lshr_ln_reg_4349_reg_1_n_68;
  wire mac_muladd_16s_16ns_16ns_16_4_1_U82_n_10;
  wire mac_muladd_16s_16ns_16ns_16_4_1_U82_n_11;
  wire mac_muladd_16s_16ns_16ns_16_4_1_U82_n_12;
  wire mac_muladd_16s_16ns_16ns_16_4_1_U82_n_13;
  wire mac_muladd_16s_16ns_16ns_16_4_1_U82_n_14;
  wire mac_muladd_16s_16ns_16ns_16_4_1_U82_n_15;
  wire mac_muladd_16s_16ns_16ns_16_4_1_U82_n_16;
  wire mac_muladd_16s_16ns_16ns_16_4_1_U82_n_17;
  wire mac_muladd_16s_16ns_16ns_16_4_1_U82_n_18;
  wire mac_muladd_16s_16ns_16ns_16_4_1_U82_n_19;
  wire mac_muladd_16s_16ns_16ns_16_4_1_U82_n_20;
  wire mac_muladd_16s_16ns_16ns_16_4_1_U82_n_5;
  wire mac_muladd_16s_16ns_16ns_16_4_1_U82_n_6;
  wire mac_muladd_16s_16ns_16ns_16_4_1_U82_n_7;
  wire mac_muladd_16s_16ns_16ns_16_4_1_U82_n_8;
  wire mac_muladd_16s_16ns_16ns_16_4_1_U82_n_9;
  wire mac_muladd_16s_16ns_16s_16_4_1_U84_n_10;
  wire mac_muladd_16s_16ns_16s_16_4_1_U84_n_11;
  wire mac_muladd_16s_16ns_16s_16_4_1_U84_n_12;
  wire mac_muladd_16s_16ns_16s_16_4_1_U84_n_13;
  wire mac_muladd_16s_16ns_16s_16_4_1_U84_n_14;
  wire mac_muladd_16s_16ns_16s_16_4_1_U84_n_15;
  wire mac_muladd_16s_16ns_16s_16_4_1_U84_n_16;
  wire mac_muladd_16s_16ns_16s_16_4_1_U84_n_17;
  wire mac_muladd_16s_16ns_16s_16_4_1_U84_n_18;
  wire mac_muladd_16s_16ns_16s_16_4_1_U84_n_19;
  wire mac_muladd_16s_16ns_16s_16_4_1_U84_n_20;
  wire mac_muladd_16s_16ns_16s_16_4_1_U84_n_5;
  wire mac_muladd_16s_16ns_16s_16_4_1_U84_n_6;
  wire mac_muladd_16s_16ns_16s_16_4_1_U84_n_7;
  wire mac_muladd_16s_16ns_16s_16_4_1_U84_n_8;
  wire mac_muladd_16s_16ns_16s_16_4_1_U84_n_9;
  wire mac_muladd_16s_16s_16ns_16_4_1_U95_n_10;
  wire mac_muladd_16s_16s_16ns_16_4_1_U95_n_11;
  wire mac_muladd_16s_16s_16ns_16_4_1_U95_n_12;
  wire mac_muladd_16s_16s_16ns_16_4_1_U95_n_13;
  wire mac_muladd_16s_16s_16ns_16_4_1_U95_n_14;
  wire mac_muladd_16s_16s_16ns_16_4_1_U95_n_15;
  wire mac_muladd_16s_16s_16ns_16_4_1_U95_n_16;
  wire mac_muladd_16s_16s_16ns_16_4_1_U95_n_17;
  wire mac_muladd_16s_16s_16ns_16_4_1_U95_n_18;
  wire mac_muladd_16s_16s_16ns_16_4_1_U95_n_19;
  wire mac_muladd_16s_16s_16ns_16_4_1_U95_n_20;
  wire mac_muladd_16s_16s_16ns_16_4_1_U95_n_5;
  wire mac_muladd_16s_16s_16ns_16_4_1_U95_n_6;
  wire mac_muladd_16s_16s_16ns_16_4_1_U95_n_7;
  wire mac_muladd_16s_16s_16ns_16_4_1_U95_n_8;
  wire mac_muladd_16s_16s_16ns_16_4_1_U95_n_9;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_10;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_11;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_12;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_13;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_14;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_15;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_16;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_17;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_18;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_19;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_20;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_5;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_6;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_7;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_8;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_9;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_10;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_11;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_12;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_13;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_14;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_15;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_16;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_17;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_18;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_19;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_20;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_5;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_6;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_7;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_8;
  wire mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_9;
  wire mac_muladd_8ns_7s_16s_16_4_1_U92_n_10;
  wire mac_muladd_8ns_7s_16s_16_4_1_U92_n_11;
  wire mac_muladd_8ns_7s_16s_16_4_1_U92_n_12;
  wire mac_muladd_8ns_7s_16s_16_4_1_U92_n_13;
  wire mac_muladd_8ns_7s_16s_16_4_1_U92_n_14;
  wire mac_muladd_8ns_7s_16s_16_4_1_U92_n_5;
  wire mac_muladd_8ns_7s_16s_16_4_1_U92_n_6;
  wire mac_muladd_8ns_7s_16s_16_4_1_U92_n_7;
  wire mac_muladd_8ns_7s_16s_16_4_1_U92_n_8;
  wire mac_muladd_8ns_7s_16s_16_4_1_U92_n_9;
  wire mac_muladd_8ns_7s_16s_16_4_1_U94_n_10;
  wire mac_muladd_8ns_7s_16s_16_4_1_U94_n_11;
  wire mac_muladd_8ns_7s_16s_16_4_1_U94_n_12;
  wire mac_muladd_8ns_7s_16s_16_4_1_U94_n_13;
  wire mac_muladd_8ns_7s_16s_16_4_1_U94_n_14;
  wire mac_muladd_8ns_7s_16s_16_4_1_U94_n_5;
  wire mac_muladd_8ns_7s_16s_16_4_1_U94_n_6;
  wire mac_muladd_8ns_7s_16s_16_4_1_U94_n_7;
  wire mac_muladd_8ns_7s_16s_16_4_1_U94_n_8;
  wire mac_muladd_8ns_7s_16s_16_4_1_U94_n_9;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U91_n_5;
  wire mac_muladd_8ns_8ns_15ns_16_4_1_U93_n_5;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U87_n_10;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U87_n_11;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U87_n_12;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U87_n_13;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U87_n_14;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U87_n_15;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U87_n_16;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U87_n_17;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U87_n_18;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U87_n_19;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U87_n_20;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U87_n_5;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U87_n_6;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U87_n_7;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U87_n_8;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U87_n_9;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U90_n_10;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U90_n_11;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U90_n_12;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U90_n_13;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U90_n_14;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U90_n_15;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U90_n_16;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U90_n_17;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U90_n_18;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U90_n_19;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U90_n_20;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U90_n_5;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U90_n_6;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U90_n_7;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U90_n_8;
  wire mac_muladd_8ns_8s_15ns_16_4_1_U90_n_9;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_10;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_11;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_12;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_13;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_14;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_15;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_16;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_17;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_18;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_19;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_20;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_21;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_22;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_23;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_24;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_25;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_26;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_27;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_28;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_29;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_30;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_31;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_32;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_33;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_34;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_35;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_36;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_37;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_38;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_39;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_40;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_41;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_42;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_43;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_44;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_45;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_46;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_47;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_48;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_49;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_5;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_50;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_51;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_52;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_6;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_7;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_8;
  wire mac_muladd_8ns_8s_16s_16_4_1_U86_n_9;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_10;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_11;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_12;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_13;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_14;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_15;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_16;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_17;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_18;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_19;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_20;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_21;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_22;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_23;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_24;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_25;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_26;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_27;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_28;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_29;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_30;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_31;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_32;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_33;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_34;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_35;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_36;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_37;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_38;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_39;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_40;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_41;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_42;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_43;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_44;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_45;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_46;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_47;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_48;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_49;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_5;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_50;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_51;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_52;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_6;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_7;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_8;
  wire mac_muladd_8ns_8s_16s_16_4_1_U89_n_9;
  wire mul_8ns_6ns_13_1_1_U80_n_17;
  wire mul_8ns_6ns_13_1_1_U81_n_10;
  wire mul_8ns_6ns_13_1_1_U81_n_11;
  wire mul_8ns_6ns_13_1_1_U81_n_12;
  wire mul_8ns_6ns_13_1_1_U81_n_13;
  wire mul_8ns_6ns_13_1_1_U81_n_14;
  wire mul_8ns_6ns_13_1_1_U81_n_15;
  wire mul_8ns_6ns_13_1_1_U81_n_16;
  wire mul_8ns_6ns_13_1_1_U81_n_17;
  wire mul_8ns_6ns_13_1_1_U81_n_5;
  wire mul_8ns_6ns_13_1_1_U81_n_6;
  wire mul_8ns_6ns_13_1_1_U81_n_7;
  wire mul_8ns_6ns_13_1_1_U81_n_8;
  wire mul_8ns_6ns_13_1_1_U81_n_9;
  wire [12:0]mul_ln1257_2_reg_4245;
  wire mul_ln1257_2_reg_42450;
  wire \mul_ln1257_2_reg_4245[12]_i_10_n_5 ;
  wire \mul_ln1257_2_reg_4245[12]_i_6_n_5 ;
  wire \mul_ln1257_2_reg_4245[12]_i_8_n_5 ;
  wire \mul_ln1257_2_reg_4245[12]_i_9_n_5 ;
  wire [12:0]mul_ln1257_5_reg_4267;
  wire \mul_ln1257_5_reg_4267[12]_i_5_n_5 ;
  wire \mul_ln1257_5_reg_4267[12]_i_7_n_5 ;
  wire \mul_ln1257_5_reg_4267[12]_i_8_n_5 ;
  wire \mul_ln1257_5_reg_4267[12]_i_9_n_5 ;
  wire mul_ln1311_1_reg_44650;
  wire \mul_ln1311_1_reg_4465_reg_n_5_[19] ;
  wire \mul_ln1311_1_reg_4465_reg_n_5_[20] ;
  wire \mul_ln1311_1_reg_4465_reg_n_5_[21] ;
  wire \mul_ln1311_1_reg_4465_reg_n_5_[22] ;
  wire \mul_ln1311_1_reg_4465_reg_n_5_[23] ;
  wire \mul_ln1311_1_reg_4465_reg_n_5_[24] ;
  wire \mul_ln1311_1_reg_4465_reg_n_5_[25] ;
  wire \mul_ln1311_1_reg_4465_reg_n_5_[26] ;
  wire \mul_ln1311_reg_4454_reg_n_5_[19] ;
  wire \mul_ln1311_reg_4454_reg_n_5_[20] ;
  wire \mul_ln1311_reg_4454_reg_n_5_[21] ;
  wire \mul_ln1311_reg_4454_reg_n_5_[22] ;
  wire \mul_ln1311_reg_4454_reg_n_5_[23] ;
  wire \mul_ln1311_reg_4454_reg_n_5_[24] ;
  wire \mul_ln1311_reg_4454_reg_n_5_[25] ;
  wire \mul_ln1311_reg_4454_reg_n_5_[26] ;
  wire mul_mul_20s_8ns_28_4_1_U98_n_10;
  wire mul_mul_20s_8ns_28_4_1_U98_n_11;
  wire mul_mul_20s_8ns_28_4_1_U98_n_12;
  wire mul_mul_20s_8ns_28_4_1_U98_n_13;
  wire mul_mul_20s_8ns_28_4_1_U98_n_14;
  wire mul_mul_20s_8ns_28_4_1_U98_n_15;
  wire mul_mul_20s_8ns_28_4_1_U98_n_16;
  wire mul_mul_20s_8ns_28_4_1_U98_n_17;
  wire mul_mul_20s_8ns_28_4_1_U98_n_18;
  wire mul_mul_20s_8ns_28_4_1_U98_n_19;
  wire mul_mul_20s_8ns_28_4_1_U98_n_20;
  wire mul_mul_20s_8ns_28_4_1_U98_n_21;
  wire mul_mul_20s_8ns_28_4_1_U98_n_22;
  wire mul_mul_20s_8ns_28_4_1_U98_n_23;
  wire mul_mul_20s_8ns_28_4_1_U98_n_24;
  wire mul_mul_20s_8ns_28_4_1_U98_n_25;
  wire mul_mul_20s_8ns_28_4_1_U98_n_26;
  wire mul_mul_20s_8ns_28_4_1_U98_n_27;
  wire mul_mul_20s_8ns_28_4_1_U98_n_28;
  wire mul_mul_20s_8ns_28_4_1_U98_n_29;
  wire mul_mul_20s_8ns_28_4_1_U98_n_30;
  wire mul_mul_20s_8ns_28_4_1_U98_n_31;
  wire mul_mul_20s_8ns_28_4_1_U98_n_32;
  wire mul_mul_20s_8ns_28_4_1_U98_n_5;
  wire mul_mul_20s_8ns_28_4_1_U98_n_6;
  wire mul_mul_20s_8ns_28_4_1_U98_n_7;
  wire mul_mul_20s_8ns_28_4_1_U98_n_8;
  wire mul_mul_20s_8ns_28_4_1_U98_n_9;
  wire mul_mul_20s_8ns_28_4_1_U99_n_10;
  wire mul_mul_20s_8ns_28_4_1_U99_n_11;
  wire mul_mul_20s_8ns_28_4_1_U99_n_12;
  wire mul_mul_20s_8ns_28_4_1_U99_n_13;
  wire mul_mul_20s_8ns_28_4_1_U99_n_14;
  wire mul_mul_20s_8ns_28_4_1_U99_n_15;
  wire mul_mul_20s_8ns_28_4_1_U99_n_16;
  wire mul_mul_20s_8ns_28_4_1_U99_n_17;
  wire mul_mul_20s_8ns_28_4_1_U99_n_18;
  wire mul_mul_20s_8ns_28_4_1_U99_n_19;
  wire mul_mul_20s_8ns_28_4_1_U99_n_20;
  wire mul_mul_20s_8ns_28_4_1_U99_n_21;
  wire mul_mul_20s_8ns_28_4_1_U99_n_22;
  wire mul_mul_20s_8ns_28_4_1_U99_n_23;
  wire mul_mul_20s_8ns_28_4_1_U99_n_24;
  wire mul_mul_20s_8ns_28_4_1_U99_n_25;
  wire mul_mul_20s_8ns_28_4_1_U99_n_26;
  wire mul_mul_20s_8ns_28_4_1_U99_n_27;
  wire mul_mul_20s_8ns_28_4_1_U99_n_28;
  wire mul_mul_20s_8ns_28_4_1_U99_n_29;
  wire mul_mul_20s_8ns_28_4_1_U99_n_30;
  wire mul_mul_20s_8ns_28_4_1_U99_n_31;
  wire mul_mul_20s_8ns_28_4_1_U99_n_32;
  wire mul_mul_20s_8ns_28_4_1_U99_n_5;
  wire mul_mul_20s_8ns_28_4_1_U99_n_6;
  wire mul_mul_20s_8ns_28_4_1_U99_n_7;
  wire mul_mul_20s_8ns_28_4_1_U99_n_8;
  wire mul_mul_20s_8ns_28_4_1_U99_n_9;
  wire \or_ln1064_reg_557_reg[0] ;
  wire \or_ln1592_reg_1259_reg[0] ;
  wire \or_ln1592_reg_1259_reg[0]_0 ;
  wire or_ln691_2_fu_2457_p2;
  wire or_ln691_2_reg_4394;
  wire \or_ln691_2_reg_4394[0]_i_1_n_5 ;
  wire or_ln691_2_reg_4394_pp0_iter12_reg;
  wire or_ln691_2_reg_4394_pp0_iter13_reg;
  wire [0:0]\or_ln691_2_reg_4394_reg[0]_0 ;
  wire [0:0]\or_ln691_2_reg_4394_reg[0]_1 ;
  wire [13:0]\or_ln691_2_reg_4394_reg[0]_i_3 ;
  wire [13:0]\or_ln691_2_reg_4394_reg[0]_i_4 ;
  wire or_ln691_6_fu_2494_p2;
  wire or_ln691_6_reg_4401;
  wire or_ln691_6_reg_4401_pp0_iter12_reg;
  wire or_ln691_6_reg_4401_pp0_iter13_reg;
  wire [0:0]\or_ln691_6_reg_4401_reg[0]_0 ;
  wire [0:0]\or_ln691_6_reg_4401_reg[0]_1 ;
  wire outpix_val_V_10_fu_502;
  wire \outpix_val_V_10_fu_502[0]_i_2_n_5 ;
  wire \outpix_val_V_10_fu_502[1]_i_2_n_5 ;
  wire \outpix_val_V_10_fu_502[2]_i_2_n_5 ;
  wire \outpix_val_V_10_fu_502[3]_i_2_n_5 ;
  wire \outpix_val_V_10_fu_502[4]_i_2_n_5 ;
  wire \outpix_val_V_10_fu_502[5]_i_2_n_5 ;
  wire \outpix_val_V_10_fu_502[6]_i_2_n_5 ;
  wire \outpix_val_V_10_fu_502[7]_i_2_n_5 ;
  wire [7:0]\outpix_val_V_10_fu_502_reg[7]_0 ;
  wire [7:0]\outpix_val_V_10_fu_502_reg[7]_1 ;
  wire \outpix_val_V_11_fu_506[0]_i_2_n_5 ;
  wire \outpix_val_V_11_fu_506[1]_i_2_n_5 ;
  wire \outpix_val_V_11_fu_506[2]_i_2_n_5 ;
  wire \outpix_val_V_11_fu_506[3]_i_2_n_5 ;
  wire \outpix_val_V_11_fu_506[4]_i_2_n_5 ;
  wire \outpix_val_V_11_fu_506[5]_i_2_n_5 ;
  wire \outpix_val_V_11_fu_506[6]_i_2_n_5 ;
  wire \outpix_val_V_11_fu_506[7]_i_2_n_5 ;
  wire \outpix_val_V_11_fu_506_reg[0]_0 ;
  wire [7:0]\outpix_val_V_11_fu_506_reg[7]_0 ;
  wire [7:0]\outpix_val_V_11_fu_506_reg[7]_1 ;
  wire [0:0]outpix_val_V_23_reg_4449;
  wire outpix_val_V_23_reg_44490;
  wire [7:0]outpix_val_V_41_reg_4536;
  wire outpix_val_V_41_reg_45360;
  wire [7:0]\outpix_val_V_41_reg_4536_reg[7]_0 ;
  wire [7:0]outpix_val_V_42_reg_4530;
  wire [7:0]\outpix_val_V_42_reg_4530_reg[7]_0 ;
  wire [7:0]outpix_val_V_43_reg_4524;
  wire [7:0]\outpix_val_V_43_reg_4524_reg[7]_0 ;
  wire [7:0]outpix_val_V_44_reg_4518;
  wire [7:0]\outpix_val_V_44_reg_4518_reg[7]_0 ;
  wire [7:0]outpix_val_V_45_reg_4512;
  wire [7:0]\outpix_val_V_45_reg_4512_reg[7]_0 ;
  wire [7:0]outpix_val_V_46_reg_4506;
  wire [7:0]\outpix_val_V_46_reg_4506_reg[7]_0 ;
  wire [0:0]outpix_val_V_50_reg_4444;
  wire outpix_val_V_51_reg_4329;
  wire outpix_val_V_51_reg_43290;
  wire \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[0]_srl4_n_5 ;
  wire \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[1]_srl4_n_5 ;
  wire \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[2]_srl4_n_5 ;
  wire \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[3]_srl4_n_5 ;
  wire \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[4]_srl4_n_5 ;
  wire \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[5]_srl4_n_5 ;
  wire \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[6]_srl4_n_5 ;
  wire \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[7]_srl4_n_5 ;
  wire [7:0]outpix_val_V_51_reg_4329_pp0_iter12_reg;
  wire \outpix_val_V_51_reg_4329_reg_n_5_[0] ;
  wire \outpix_val_V_51_reg_4329_reg_n_5_[1] ;
  wire \outpix_val_V_51_reg_4329_reg_n_5_[2] ;
  wire \outpix_val_V_51_reg_4329_reg_n_5_[3] ;
  wire \outpix_val_V_51_reg_4329_reg_n_5_[4] ;
  wire \outpix_val_V_51_reg_4329_reg_n_5_[5] ;
  wire \outpix_val_V_51_reg_4329_reg_n_5_[6] ;
  wire \outpix_val_V_51_reg_4329_reg_n_5_[7] ;
  wire outpix_val_V_52_reg_4334;
  wire \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[0]_srl4_n_5 ;
  wire \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[1]_srl4_n_5 ;
  wire \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[2]_srl4_n_5 ;
  wire \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[3]_srl4_n_5 ;
  wire \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[4]_srl4_n_5 ;
  wire \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[5]_srl4_n_5 ;
  wire \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[6]_srl4_n_5 ;
  wire \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[7]_srl4_n_5 ;
  wire [7:0]outpix_val_V_52_reg_4334_pp0_iter12_reg;
  wire \outpix_val_V_52_reg_4334_reg_n_5_[0] ;
  wire \outpix_val_V_52_reg_4334_reg_n_5_[1] ;
  wire \outpix_val_V_52_reg_4334_reg_n_5_[2] ;
  wire \outpix_val_V_52_reg_4334_reg_n_5_[3] ;
  wire \outpix_val_V_52_reg_4334_reg_n_5_[4] ;
  wire \outpix_val_V_52_reg_4334_reg_n_5_[5] ;
  wire \outpix_val_V_52_reg_4334_reg_n_5_[6] ;
  wire \outpix_val_V_52_reg_4334_reg_n_5_[7] ;
  wire outpix_val_V_54_reg_4339;
  wire \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[0]_srl4_n_5 ;
  wire \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[1]_srl4_n_5 ;
  wire \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[2]_srl4_n_5 ;
  wire \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[3]_srl4_n_5 ;
  wire \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[4]_srl4_n_5 ;
  wire \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[5]_srl4_n_5 ;
  wire \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[6]_srl4_n_5 ;
  wire \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[7]_srl4_n_5 ;
  wire [5:1]outpix_val_V_54_reg_4339_pp0_iter12_reg;
  wire \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[1]__0_0 ;
  wire [5:0]\outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[7]__0_0 ;
  wire \outpix_val_V_54_reg_4339_reg_n_5_[0] ;
  wire \outpix_val_V_54_reg_4339_reg_n_5_[1] ;
  wire \outpix_val_V_54_reg_4339_reg_n_5_[2] ;
  wire \outpix_val_V_54_reg_4339_reg_n_5_[3] ;
  wire \outpix_val_V_54_reg_4339_reg_n_5_[4] ;
  wire \outpix_val_V_54_reg_4339_reg_n_5_[5] ;
  wire \outpix_val_V_54_reg_4339_reg_n_5_[6] ;
  wire \outpix_val_V_54_reg_4339_reg_n_5_[7] ;
  wire outpix_val_V_55_reg_4344;
  wire \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[0]_srl4_n_5 ;
  wire \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[1]_srl4_n_5 ;
  wire \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[2]_srl4_n_5 ;
  wire \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[3]_srl4_n_5 ;
  wire \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[4]_srl4_n_5 ;
  wire \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[5]_srl4_n_5 ;
  wire \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[6]_srl4_n_5 ;
  wire \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[7]_srl4_n_5 ;
  wire [7:0]outpix_val_V_55_reg_4344_pp0_iter12_reg;
  wire \outpix_val_V_55_reg_4344_reg_n_5_[0] ;
  wire \outpix_val_V_55_reg_4344_reg_n_5_[1] ;
  wire \outpix_val_V_55_reg_4344_reg_n_5_[2] ;
  wire \outpix_val_V_55_reg_4344_reg_n_5_[3] ;
  wire \outpix_val_V_55_reg_4344_reg_n_5_[4] ;
  wire \outpix_val_V_55_reg_4344_reg_n_5_[5] ;
  wire \outpix_val_V_55_reg_4344_reg_n_5_[6] ;
  wire \outpix_val_V_55_reg_4344_reg_n_5_[7] ;
  wire \outpix_val_V_6_fu_486[0]_i_2_n_5 ;
  wire \outpix_val_V_6_fu_486[1]_i_2_n_5 ;
  wire \outpix_val_V_6_fu_486[2]_i_2_n_5 ;
  wire \outpix_val_V_6_fu_486[3]_i_2_n_5 ;
  wire \outpix_val_V_6_fu_486[4]_i_2_n_5 ;
  wire \outpix_val_V_6_fu_486[5]_i_2_n_5 ;
  wire \outpix_val_V_6_fu_486[6]_i_2_n_5 ;
  wire \outpix_val_V_6_fu_486[7]_i_3_n_5 ;
  wire [7:0]\outpix_val_V_6_fu_486_reg[7]_0 ;
  wire \outpix_val_V_6_fu_486_reg[7]_1 ;
  wire [7:0]\outpix_val_V_6_fu_486_reg[7]_2 ;
  wire [7:0]outpix_val_V_75_fu_3394_p2;
  wire [7:0]outpix_val_V_75_reg_4712;
  wire outpix_val_V_75_reg_47120;
  wire \outpix_val_V_75_reg_4712[4]_i_2_n_5 ;
  wire \outpix_val_V_75_reg_4712[5]_i_2_n_5 ;
  wire \outpix_val_V_75_reg_4712[7]_i_3_n_5 ;
  wire \outpix_val_V_75_reg_4712[7]_i_4_n_5 ;
  wire [7:0]outpix_val_V_76_fu_3429_p2;
  wire [7:0]outpix_val_V_76_reg_4717;
  wire \outpix_val_V_76_reg_4717[4]_i_2_n_5 ;
  wire \outpix_val_V_76_reg_4717[5]_i_2_n_5 ;
  wire \outpix_val_V_76_reg_4717[7]_i_2_n_5 ;
  wire \outpix_val_V_76_reg_4717[7]_i_3_n_5 ;
  wire \outpix_val_V_7_fu_490[0]_i_2_n_5 ;
  wire \outpix_val_V_7_fu_490[1]_i_2_n_5 ;
  wire \outpix_val_V_7_fu_490[2]_i_2_n_5 ;
  wire \outpix_val_V_7_fu_490[3]_i_2_n_5 ;
  wire \outpix_val_V_7_fu_490[4]_i_2_n_5 ;
  wire \outpix_val_V_7_fu_490[5]_i_2_n_5 ;
  wire \outpix_val_V_7_fu_490[6]_i_2_n_5 ;
  wire \outpix_val_V_7_fu_490[7]_i_2_n_5 ;
  wire [7:0]\outpix_val_V_7_fu_490_reg[7]_0 ;
  wire [7:0]\outpix_val_V_7_fu_490_reg[7]_1 ;
  wire outpix_val_V_81_reg_1358;
  wire \outpix_val_V_81_reg_1358[0]_i_1_n_5 ;
  wire \outpix_val_V_81_reg_1358[1]_i_1_n_5 ;
  wire \outpix_val_V_81_reg_1358[2]_i_1_n_5 ;
  wire \outpix_val_V_81_reg_1358[3]_i_1_n_5 ;
  wire \outpix_val_V_81_reg_1358[4]_i_1_n_5 ;
  wire \outpix_val_V_81_reg_1358[5]_i_1_n_5 ;
  wire \outpix_val_V_81_reg_1358[6]_i_1_n_5 ;
  wire \outpix_val_V_81_reg_1358[7]_i_2_n_5 ;
  wire \outpix_val_V_82_reg_1347[0]_i_1_n_5 ;
  wire \outpix_val_V_82_reg_1347[1]_i_1_n_5 ;
  wire \outpix_val_V_82_reg_1347[2]_i_1_n_5 ;
  wire \outpix_val_V_82_reg_1347[3]_i_1_n_5 ;
  wire \outpix_val_V_82_reg_1347[4]_i_1_n_5 ;
  wire \outpix_val_V_82_reg_1347[5]_i_1_n_5 ;
  wire \outpix_val_V_82_reg_1347[6]_i_1_n_5 ;
  wire \outpix_val_V_82_reg_1347[7]_i_1_n_5 ;
  wire \outpix_val_V_83_reg_1336[0]_i_1_n_5 ;
  wire \outpix_val_V_83_reg_1336[1]_i_1_n_5 ;
  wire \outpix_val_V_83_reg_1336[2]_i_1_n_5 ;
  wire \outpix_val_V_83_reg_1336[3]_i_1_n_5 ;
  wire \outpix_val_V_83_reg_1336[4]_i_1_n_5 ;
  wire \outpix_val_V_83_reg_1336[5]_i_1_n_5 ;
  wire \outpix_val_V_83_reg_1336[6]_i_1_n_5 ;
  wire \outpix_val_V_83_reg_1336[7]_i_1_n_5 ;
  wire \outpix_val_V_84_reg_1325[0]_i_1_n_5 ;
  wire \outpix_val_V_84_reg_1325[1]_i_1_n_5 ;
  wire \outpix_val_V_84_reg_1325[2]_i_1_n_5 ;
  wire \outpix_val_V_84_reg_1325[3]_i_1_n_5 ;
  wire \outpix_val_V_84_reg_1325[4]_i_1_n_5 ;
  wire \outpix_val_V_84_reg_1325[5]_i_1_n_5 ;
  wire \outpix_val_V_84_reg_1325[6]_i_1_n_5 ;
  wire \outpix_val_V_84_reg_1325[7]_i_1_n_5 ;
  wire \outpix_val_V_85_reg_1314[0]_i_1_n_5 ;
  wire \outpix_val_V_85_reg_1314[1]_i_1_n_5 ;
  wire \outpix_val_V_85_reg_1314[2]_i_1_n_5 ;
  wire \outpix_val_V_85_reg_1314[3]_i_1_n_5 ;
  wire \outpix_val_V_85_reg_1314[4]_i_1_n_5 ;
  wire \outpix_val_V_85_reg_1314[5]_i_1_n_5 ;
  wire \outpix_val_V_85_reg_1314[6]_i_1_n_5 ;
  wire \outpix_val_V_85_reg_1314[7]_i_1_n_5 ;
  wire \outpix_val_V_86_reg_1303[0]_i_1_n_5 ;
  wire \outpix_val_V_86_reg_1303[1]_i_1_n_5 ;
  wire \outpix_val_V_86_reg_1303[2]_i_1_n_5 ;
  wire \outpix_val_V_86_reg_1303[3]_i_1_n_5 ;
  wire \outpix_val_V_86_reg_1303[4]_i_1_n_5 ;
  wire \outpix_val_V_86_reg_1303[5]_i_1_n_5 ;
  wire \outpix_val_V_86_reg_1303[6]_i_1_n_5 ;
  wire \outpix_val_V_86_reg_1303[7]_i_1_n_5 ;
  wire \outpix_val_V_8_fu_494[0]_i_2_n_5 ;
  wire \outpix_val_V_8_fu_494[1]_i_2_n_5 ;
  wire \outpix_val_V_8_fu_494[2]_i_2_n_5 ;
  wire \outpix_val_V_8_fu_494[3]_i_2_n_5 ;
  wire \outpix_val_V_8_fu_494[4]_i_2_n_5 ;
  wire \outpix_val_V_8_fu_494[5]_i_2_n_5 ;
  wire \outpix_val_V_8_fu_494[6]_i_2_n_5 ;
  wire \outpix_val_V_8_fu_494[7]_i_2_n_5 ;
  wire [7:0]\outpix_val_V_8_fu_494_reg[7]_0 ;
  wire [7:0]\outpix_val_V_8_fu_494_reg[7]_1 ;
  wire \outpix_val_V_9_fu_498[0]_i_2_n_5 ;
  wire \outpix_val_V_9_fu_498[1]_i_2_n_5 ;
  wire \outpix_val_V_9_fu_498[2]_i_2_n_5 ;
  wire \outpix_val_V_9_fu_498[3]_i_2_n_5 ;
  wire \outpix_val_V_9_fu_498[4]_i_2_n_5 ;
  wire \outpix_val_V_9_fu_498[5]_i_2_n_5 ;
  wire \outpix_val_V_9_fu_498[6]_i_2_n_5 ;
  wire \outpix_val_V_9_fu_498[7]_i_2_n_5 ;
  wire [7:0]\outpix_val_V_9_fu_498_reg[7]_0 ;
  wire [7:0]\outpix_val_V_9_fu_498_reg[7]_1 ;
  wire [5:0]q0;
  wire [6:0]q0_reg;
  wire [0:0]\q0_reg[0]_inv ;
  wire [2:0]\q0_reg[2]_0 ;
  wire [0:0]\q0_reg[5] ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[7] ;
  wire [7:0]\q0_reg[7]_0 ;
  wire [1:0]\q0_reg[7]_1 ;
  wire q0_reg_0_sn_1;
  wire q0_reg_2_sn_1;
  wire q0_reg_6_sn_1;
  wire [5:0]q1;
  wire [6:0]q1_reg;
  wire [0:0]\q1_reg[0] ;
  wire [0:0]\q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire [0:0]\q1_reg[0]_inv ;
  wire [2:0]\q1_reg[0]_inv_0 ;
  wire [2:0]\q1_reg[2]_0 ;
  wire \q1_reg[6]_0 ;
  wire [5:0]\q1_reg[7] ;
  wire [1:0]\q1_reg[7]_0 ;
  wire [1:0]q1_reg_0;
  wire q1_reg_2_sn_1;
  wire q1_reg_6_sn_1;
  wire [6:0]q2_reg;
  wire [6:0]q3_reg;
  wire [1:0]q3_reg_0;
  wire [1:0]q3_reg_1;
  wire [6:0]q4_reg;
  wire [1:0]q4_reg_0;
  wire q4_reg_1;
  wire [6:0]q5_reg;
  wire [8:0]\rSerie_V_reg[27]_0 ;
  wire [1:0]\rSerie_V_reg[4]__0_0 ;
  wire \rSerie_V_reg[5]_srl8_n_5 ;
  wire \rSerie_V_reg[6]_srl8_n_5 ;
  wire \rSerie_V_reg_n_5_[2] ;
  wire [7:0]r_1_reg_4166;
  wire r_1_reg_41660;
  wire \r_1_reg_4166[7]_i_1_n_5 ;
  wire [7:0]r_reg_4143;
  wire \r_reg_4143[7]_i_1_n_5 ;
  wire [3:0]rampStart_load_reg_1167;
  wire \rampStart_load_reg_1167_reg[0] ;
  wire \rampStart_load_reg_1167_reg[1] ;
  wire \rampStart_load_reg_1167_reg[2] ;
  wire \rampStart_load_reg_1167_reg[4] ;
  wire \rampStart_load_reg_1167_reg[4]_0 ;
  wire \rampStart_load_reg_1167_reg[5] ;
  wire \rampStart_load_reg_1167_reg[6] ;
  wire \rampStart_load_reg_1167_reg[7] ;
  wire [7:0]\rampStart_load_reg_1167_reg[7]_0 ;
  wire [7:0]\rampVal_1_reg[7] ;
  wire rampVal_2_flag_0_reg_430;
  wire \rampVal_2_flag_1_fu_474_reg[0]_0 ;
  wire \rampVal_2_loc_0_fu_258_reg[1] ;
  wire [6:0]\rampVal_2_loc_0_fu_258_reg[7] ;
  wire [6:0]\rampVal_2_loc_0_fu_258_reg[7]_0 ;
  wire [6:0]\rampVal_2_loc_0_fu_258_reg[7]_1 ;
  wire \rampVal_2_new_0_fu_262[7]_i_3_n_5 ;
  wire [6:0]\rampVal_2_reg[7] ;
  wire [3:0]\rampVal_3_flag_0_reg_406_reg[0] ;
  wire \rampVal_3_flag_1_fu_482_reg[0]_0 ;
  wire \rampVal_3_loc_0_fu_302_reg[0] ;
  wire \rampVal_3_loc_0_fu_302_reg[2] ;
  wire \rampVal_3_loc_0_fu_302_reg[3] ;
  wire \rampVal_3_loc_0_fu_302_reg[6] ;
  wire [6:0]\rampVal_3_loc_0_fu_302_reg[7] ;
  wire [7:0]\rampVal_3_loc_0_fu_302_reg[7]_0 ;
  wire [7:0]\rampVal_3_loc_0_fu_302_reg[7]_1 ;
  wire \rampVal_3_loc_0_fu_302_reg[7]_2 ;
  wire \rampVal_3_new_0_fu_306[5]_i_2_n_5 ;
  wire \rampVal_3_new_0_fu_306[7]_i_4_n_5 ;
  wire \rampVal_3_new_0_fu_306_reg[0] ;
  wire \rampVal_loc_0_fu_298[1]_i_2_n_5 ;
  wire \rampVal_loc_0_fu_298[2]_i_2_n_5 ;
  wire \rampVal_loc_0_fu_298[3]_i_2_n_5 ;
  wire \rampVal_loc_0_fu_298[4]_i_2_n_5 ;
  wire \rampVal_loc_0_fu_298[7]_i_3_n_5 ;
  wire \rampVal_loc_0_fu_298[7]_i_4_n_5 ;
  wire \rampVal_loc_0_fu_298_reg[3] ;
  wire [7:0]\rampVal_loc_0_fu_298_reg[7] ;
  wire \rampVal_reg[0] ;
  wire \rampVal_reg[4] ;
  wire \rampVal_reg[5] ;
  wire \rampVal_reg[6] ;
  wire [7:0]\rampVal_reg[7] ;
  wire rev102_reg_1234;
  wire [2:0]\s_reg[2] ;
  wire [2:0]\s_reg[2]_0 ;
  wire shiftReg_ce;
  wire srcYUV_empty_n;
  wire start_for_tpgForeground_U0_full_n;
  wire [26:19]sub_ln1311_2_fu_2727_p2;
  wire [26:19]sub_ln1311_fu_2708_p2;
  wire [10:0]sub_ln229_1_reg_4138;
  wire \sub_ln229_1_reg_4138[10]_i_1_n_5 ;
  wire \sub_ln229_1_reg_4138_reg[0]_0 ;
  wire [0:0]\sub_ln229_1_reg_4138_reg[10]_0 ;
  wire [10:0]\sub_ln229_1_reg_4138_reg[10]_1 ;
  wire [10:0]sub_ln229_reg_4129;
  wire \sub_ln229_reg_4129[10]_i_1_n_5 ;
  wire \sub_ln229_reg_4129_reg[10]_0 ;
  wire [10:0]\sub_ln229_reg_4129_reg[10]_1 ;
  wire [3:0]\sub_ln229_reg_4129_reg[10]_2 ;
  wire [0:0]\sub_ln229_reg_4129_reg[10]_3 ;
  wire tmp_13_reg_4289;
  wire tmp_13_reg_42890;
  wire tmp_14_reg_4294;
  wire tmp_15_reg_4424;
  wire tmp_15_reg_44240;
  wire tmp_19_reg_4309;
  wire tmp_20_reg_4314;
  wire tmp_21_reg_4434;
  wire tmp_27_fu_3102_p3;
  wire tmp_29_fu_3150_p3;
  wire tmp_31_fu_3365_p3;
  wire tmp_32_fu_3400_p3;
  wire tpgBarSelYuv_u_U_n_5;
  wire tpgBarSelYuv_u_U_n_6;
  wire tpgBarSelYuv_u_U_n_8;
  wire tpgBarSelYuv_u_ce0;
  wire [7:5]tpgBarSelYuv_u_q0;
  wire [7:7]tpgBarSelYuv_u_q1;
  wire tpgBarSelYuv_v_U_n_10;
  wire tpgBarSelYuv_v_U_n_11;
  wire tpgBarSelYuv_v_U_n_12;
  wire tpgBarSelYuv_v_U_n_13;
  wire tpgBarSelYuv_v_U_n_14;
  wire tpgBarSelYuv_v_U_n_15;
  wire tpgBarSelYuv_v_U_n_16;
  wire tpgBarSelYuv_v_U_n_17;
  wire tpgBarSelYuv_v_U_n_18;
  wire tpgBarSelYuv_v_U_n_19;
  wire tpgBarSelYuv_v_U_n_20;
  wire tpgBarSelYuv_v_U_n_21;
  wire tpgBarSelYuv_v_U_n_22;
  wire tpgBarSelYuv_v_U_n_9;
  wire [6:6]tpgBarSelYuv_v_q0;
  wire [6:0]tpgBarSelYuv_v_q1;
  wire tpgBarSelYuv_y_U_n_13;
  wire tpgBarSelYuv_y_U_n_14;
  wire tpgBarSelYuv_y_U_n_5;
  wire [5:5]tpgBarSelYuv_y_q0;
  wire tpgSinTableArray_9bit_ce0;
  wire [7:0]tpgSinTableArray_9bit_load_1_reg_4095;
  wire tpgSinTableArray_9bit_load_1_reg_40950;
  wire [7:0]tpgSinTableArray_9bit_load_3_reg_4105;
  wire [7:0]tpgSinTableArray_9bit_load_4_reg_4115;
  wire [7:0]tpgSinTableArray_9bit_load_reg_4085;
  wire tpgSinTableArray_ce0;
  wire [7:0]trunc_ln1311_1_reg_4460;
  wire \trunc_ln1311_1_reg_4460[4]_i_10_n_5 ;
  wire \trunc_ln1311_1_reg_4460[4]_i_12_n_5 ;
  wire \trunc_ln1311_1_reg_4460[4]_i_13_n_5 ;
  wire \trunc_ln1311_1_reg_4460[4]_i_14_n_5 ;
  wire \trunc_ln1311_1_reg_4460[4]_i_15_n_5 ;
  wire \trunc_ln1311_1_reg_4460[4]_i_16_n_5 ;
  wire \trunc_ln1311_1_reg_4460[4]_i_17_n_5 ;
  wire \trunc_ln1311_1_reg_4460[4]_i_18_n_5 ;
  wire \trunc_ln1311_1_reg_4460[4]_i_19_n_5 ;
  wire \trunc_ln1311_1_reg_4460[4]_i_20_n_5 ;
  wire \trunc_ln1311_1_reg_4460[4]_i_21_n_5 ;
  wire \trunc_ln1311_1_reg_4460[4]_i_22_n_5 ;
  wire \trunc_ln1311_1_reg_4460[4]_i_23_n_5 ;
  wire \trunc_ln1311_1_reg_4460[4]_i_24_n_5 ;
  wire \trunc_ln1311_1_reg_4460[4]_i_25_n_5 ;
  wire \trunc_ln1311_1_reg_4460[4]_i_26_n_5 ;
  wire \trunc_ln1311_1_reg_4460[4]_i_3_n_5 ;
  wire \trunc_ln1311_1_reg_4460[4]_i_4_n_5 ;
  wire \trunc_ln1311_1_reg_4460[4]_i_5_n_5 ;
  wire \trunc_ln1311_1_reg_4460[4]_i_6_n_5 ;
  wire \trunc_ln1311_1_reg_4460[4]_i_7_n_5 ;
  wire \trunc_ln1311_1_reg_4460[4]_i_8_n_5 ;
  wire \trunc_ln1311_1_reg_4460[4]_i_9_n_5 ;
  wire \trunc_ln1311_1_reg_4460[7]_i_2_n_5 ;
  wire \trunc_ln1311_1_reg_4460[7]_i_3_n_5 ;
  wire \trunc_ln1311_1_reg_4460[7]_i_4_n_5 ;
  wire \trunc_ln1311_1_reg_4460_reg[4]_i_11_n_10 ;
  wire \trunc_ln1311_1_reg_4460_reg[4]_i_11_n_11 ;
  wire \trunc_ln1311_1_reg_4460_reg[4]_i_11_n_12 ;
  wire \trunc_ln1311_1_reg_4460_reg[4]_i_11_n_5 ;
  wire \trunc_ln1311_1_reg_4460_reg[4]_i_11_n_6 ;
  wire \trunc_ln1311_1_reg_4460_reg[4]_i_11_n_7 ;
  wire \trunc_ln1311_1_reg_4460_reg[4]_i_11_n_8 ;
  wire \trunc_ln1311_1_reg_4460_reg[4]_i_11_n_9 ;
  wire \trunc_ln1311_1_reg_4460_reg[4]_i_1_n_10 ;
  wire \trunc_ln1311_1_reg_4460_reg[4]_i_1_n_11 ;
  wire \trunc_ln1311_1_reg_4460_reg[4]_i_1_n_12 ;
  wire \trunc_ln1311_1_reg_4460_reg[4]_i_1_n_5 ;
  wire \trunc_ln1311_1_reg_4460_reg[4]_i_1_n_6 ;
  wire \trunc_ln1311_1_reg_4460_reg[4]_i_1_n_7 ;
  wire \trunc_ln1311_1_reg_4460_reg[4]_i_1_n_8 ;
  wire \trunc_ln1311_1_reg_4460_reg[4]_i_1_n_9 ;
  wire \trunc_ln1311_1_reg_4460_reg[4]_i_2_n_10 ;
  wire \trunc_ln1311_1_reg_4460_reg[4]_i_2_n_11 ;
  wire \trunc_ln1311_1_reg_4460_reg[4]_i_2_n_12 ;
  wire \trunc_ln1311_1_reg_4460_reg[4]_i_2_n_5 ;
  wire \trunc_ln1311_1_reg_4460_reg[4]_i_2_n_6 ;
  wire \trunc_ln1311_1_reg_4460_reg[4]_i_2_n_7 ;
  wire \trunc_ln1311_1_reg_4460_reg[4]_i_2_n_8 ;
  wire \trunc_ln1311_1_reg_4460_reg[4]_i_2_n_9 ;
  wire \trunc_ln1311_1_reg_4460_reg[7]_i_1_n_11 ;
  wire \trunc_ln1311_1_reg_4460_reg[7]_i_1_n_12 ;
  wire [7:0]trunc_ln1311_4_reg_4471;
  wire \trunc_ln1311_4_reg_4471[4]_i_10_n_5 ;
  wire \trunc_ln1311_4_reg_4471[4]_i_12_n_5 ;
  wire \trunc_ln1311_4_reg_4471[4]_i_13_n_5 ;
  wire \trunc_ln1311_4_reg_4471[4]_i_14_n_5 ;
  wire \trunc_ln1311_4_reg_4471[4]_i_15_n_5 ;
  wire \trunc_ln1311_4_reg_4471[4]_i_16_n_5 ;
  wire \trunc_ln1311_4_reg_4471[4]_i_17_n_5 ;
  wire \trunc_ln1311_4_reg_4471[4]_i_18_n_5 ;
  wire \trunc_ln1311_4_reg_4471[4]_i_19_n_5 ;
  wire \trunc_ln1311_4_reg_4471[4]_i_20_n_5 ;
  wire \trunc_ln1311_4_reg_4471[4]_i_21_n_5 ;
  wire \trunc_ln1311_4_reg_4471[4]_i_22_n_5 ;
  wire \trunc_ln1311_4_reg_4471[4]_i_23_n_5 ;
  wire \trunc_ln1311_4_reg_4471[4]_i_24_n_5 ;
  wire \trunc_ln1311_4_reg_4471[4]_i_25_n_5 ;
  wire \trunc_ln1311_4_reg_4471[4]_i_26_n_5 ;
  wire \trunc_ln1311_4_reg_4471[4]_i_3_n_5 ;
  wire \trunc_ln1311_4_reg_4471[4]_i_4_n_5 ;
  wire \trunc_ln1311_4_reg_4471[4]_i_5_n_5 ;
  wire \trunc_ln1311_4_reg_4471[4]_i_6_n_5 ;
  wire \trunc_ln1311_4_reg_4471[4]_i_7_n_5 ;
  wire \trunc_ln1311_4_reg_4471[4]_i_8_n_5 ;
  wire \trunc_ln1311_4_reg_4471[4]_i_9_n_5 ;
  wire \trunc_ln1311_4_reg_4471[7]_i_2_n_5 ;
  wire \trunc_ln1311_4_reg_4471[7]_i_3_n_5 ;
  wire \trunc_ln1311_4_reg_4471[7]_i_4_n_5 ;
  wire \trunc_ln1311_4_reg_4471_reg[4]_i_11_n_10 ;
  wire \trunc_ln1311_4_reg_4471_reg[4]_i_11_n_11 ;
  wire \trunc_ln1311_4_reg_4471_reg[4]_i_11_n_12 ;
  wire \trunc_ln1311_4_reg_4471_reg[4]_i_11_n_5 ;
  wire \trunc_ln1311_4_reg_4471_reg[4]_i_11_n_6 ;
  wire \trunc_ln1311_4_reg_4471_reg[4]_i_11_n_7 ;
  wire \trunc_ln1311_4_reg_4471_reg[4]_i_11_n_8 ;
  wire \trunc_ln1311_4_reg_4471_reg[4]_i_11_n_9 ;
  wire \trunc_ln1311_4_reg_4471_reg[4]_i_1_n_10 ;
  wire \trunc_ln1311_4_reg_4471_reg[4]_i_1_n_11 ;
  wire \trunc_ln1311_4_reg_4471_reg[4]_i_1_n_12 ;
  wire \trunc_ln1311_4_reg_4471_reg[4]_i_1_n_5 ;
  wire \trunc_ln1311_4_reg_4471_reg[4]_i_1_n_6 ;
  wire \trunc_ln1311_4_reg_4471_reg[4]_i_1_n_7 ;
  wire \trunc_ln1311_4_reg_4471_reg[4]_i_1_n_8 ;
  wire \trunc_ln1311_4_reg_4471_reg[4]_i_1_n_9 ;
  wire \trunc_ln1311_4_reg_4471_reg[4]_i_2_n_10 ;
  wire \trunc_ln1311_4_reg_4471_reg[4]_i_2_n_11 ;
  wire \trunc_ln1311_4_reg_4471_reg[4]_i_2_n_12 ;
  wire \trunc_ln1311_4_reg_4471_reg[4]_i_2_n_5 ;
  wire \trunc_ln1311_4_reg_4471_reg[4]_i_2_n_6 ;
  wire \trunc_ln1311_4_reg_4471_reg[4]_i_2_n_7 ;
  wire \trunc_ln1311_4_reg_4471_reg[4]_i_2_n_8 ;
  wire \trunc_ln1311_4_reg_4471_reg[4]_i_2_n_9 ;
  wire \trunc_ln1311_4_reg_4471_reg[7]_i_1_n_11 ;
  wire \trunc_ln1311_4_reg_4471_reg[7]_i_1_n_12 ;
  wire [7:0]trunc_ln320_1_reg_4299;
  wire [7:0]trunc_ln320_2_reg_4304;
  wire \trunc_ln320_2_reg_4304[5]_i_2_n_5 ;
  wire \trunc_ln320_2_reg_4304[5]_i_3_n_5 ;
  wire \trunc_ln320_2_reg_4304[5]_i_4_n_5 ;
  wire \trunc_ln320_2_reg_4304[5]_i_5_n_5 ;
  wire \trunc_ln320_2_reg_4304[5]_i_6_n_5 ;
  wire \trunc_ln320_2_reg_4304[5]_i_7_n_5 ;
  wire \trunc_ln320_2_reg_4304[5]_i_8_n_5 ;
  wire \trunc_ln320_2_reg_4304[7]_i_2_n_5 ;
  wire \trunc_ln320_2_reg_4304_reg[5]_i_1_n_10 ;
  wire \trunc_ln320_2_reg_4304_reg[5]_i_1_n_11 ;
  wire \trunc_ln320_2_reg_4304_reg[5]_i_1_n_12 ;
  wire \trunc_ln320_2_reg_4304_reg[5]_i_1_n_5 ;
  wire \trunc_ln320_2_reg_4304_reg[5]_i_1_n_6 ;
  wire \trunc_ln320_2_reg_4304_reg[5]_i_1_n_7 ;
  wire \trunc_ln320_2_reg_4304_reg[5]_i_1_n_8 ;
  wire \trunc_ln320_2_reg_4304_reg[5]_i_1_n_9 ;
  wire \trunc_ln320_2_reg_4304_reg[7]_i_1_n_12 ;
  wire [7:0]trunc_ln320_3_reg_4429;
  wire [7:0]trunc_ln320_4_reg_4319;
  wire [7:0]trunc_ln320_5_reg_4324;
  wire \trunc_ln320_5_reg_4324[5]_i_2_n_5 ;
  wire \trunc_ln320_5_reg_4324[5]_i_3_n_5 ;
  wire \trunc_ln320_5_reg_4324[5]_i_4_n_5 ;
  wire \trunc_ln320_5_reg_4324[5]_i_5_n_5 ;
  wire \trunc_ln320_5_reg_4324[5]_i_6_n_5 ;
  wire \trunc_ln320_5_reg_4324[5]_i_7_n_5 ;
  wire \trunc_ln320_5_reg_4324[5]_i_8_n_5 ;
  wire \trunc_ln320_5_reg_4324[7]_i_2_n_5 ;
  wire \trunc_ln320_5_reg_4324_reg[5]_i_1_n_10 ;
  wire \trunc_ln320_5_reg_4324_reg[5]_i_1_n_11 ;
  wire \trunc_ln320_5_reg_4324_reg[5]_i_1_n_12 ;
  wire \trunc_ln320_5_reg_4324_reg[5]_i_1_n_5 ;
  wire \trunc_ln320_5_reg_4324_reg[5]_i_1_n_6 ;
  wire \trunc_ln320_5_reg_4324_reg[5]_i_1_n_7 ;
  wire \trunc_ln320_5_reg_4324_reg[5]_i_1_n_8 ;
  wire \trunc_ln320_5_reg_4324_reg[5]_i_1_n_9 ;
  wire \trunc_ln320_5_reg_4324_reg[7]_i_1_n_12 ;
  wire [7:0]trunc_ln320_6_reg_4439;
  wire [6:1]trunc_ln320_reg_4408;
  wire \trunc_ln320_reg_4408_reg[1]_0 ;
  wire \trunc_ln320_reg_4408_reg[1]_1 ;
  wire \trunc_ln320_reg_4408_reg[1]_2 ;
  wire \trunc_ln320_reg_4408_reg[3]_0 ;
  wire \trunc_ln320_reg_4408_reg[3]_1 ;
  wire \trunc_ln320_reg_4408_reg[4]_0 ;
  wire \trunc_ln320_reg_4408_reg[4]_1 ;
  wire \trunc_ln320_reg_4408_reg[5]_0 ;
  wire \trunc_ln320_reg_4408_reg[6]_0 ;
  wire \trunc_ln320_reg_4408_reg[7]_0 ;
  wire \trunc_ln320_reg_4408_reg[7]_1 ;
  wire [2:0]trunc_ln518_reg_1186;
  wire [10:1]trunc_ln520_1_reg_4047;
  wire trunc_ln520_1_reg_40470;
  wire [10:1]trunc_ln520_1_reg_4047_pp0_iter1_reg;
  wire [7:0]\vBarSel_reg[2]_i_4 ;
  wire [10:0]xBar_V;
  wire xBar_V0;
  wire \xBar_V[10]_i_3_n_5 ;
  wire \xBar_V[10]_i_4_n_5 ;
  wire \xBar_V[1]_i_2_n_5 ;
  wire \xBar_V[5]_i_2_n_5 ;
  wire \xBar_V[6]_i_2_n_5 ;
  wire [10:0]xBar_V_1;
  wire xBar_V_10;
  wire \xBar_V_1[0]_i_2_n_5 ;
  wire \xBar_V_1[1]_i_2_n_5 ;
  wire \xBar_V_1[5]_i_2_n_5 ;
  wire \xBar_V_1[6]_i_2_n_5 ;
  wire \xBar_V_1[9]_i_4_n_5 ;
  wire \xBar_V_1[9]_i_5_n_5 ;
  wire \xBar_V_1[9]_i_6_n_5 ;
  wire \xBar_V_1[9]_i_7_n_5 ;
  wire \xBar_V_1_loc_0_fu_290[10]_i_3_n_5 ;
  wire \xBar_V_1_loc_0_fu_290[10]_i_5_n_5 ;
  wire \xBar_V_1_loc_0_fu_290[10]_i_6_n_5 ;
  wire \xBar_V_1_loc_0_fu_290[1]_i_2_n_5 ;
  wire \xBar_V_1_loc_0_fu_290[2]_i_2_n_5 ;
  wire \xBar_V_1_loc_0_fu_290[3]_i_2_n_5 ;
  wire \xBar_V_1_loc_0_fu_290[4]_i_2_n_5 ;
  wire \xBar_V_1_loc_0_fu_290[5]_i_2_n_5 ;
  wire \xBar_V_1_loc_0_fu_290[6]_i_2_n_5 ;
  wire \xBar_V_1_loc_0_fu_290[7]_i_2_n_5 ;
  wire \xBar_V_1_loc_0_fu_290[8]_i_2_n_5 ;
  wire \xBar_V_1_loc_0_fu_290[9]_i_2_n_5 ;
  wire [10:0]\xBar_V_1_loc_0_fu_290_reg[10] ;
  wire \xBar_V_1_loc_0_fu_290_reg[2] ;
  wire \xBar_V_1_loc_0_fu_290_reg[3] ;
  wire \xBar_V_1_loc_0_fu_290_reg[4] ;
  wire \xBar_V_1_loc_0_fu_290_reg[4]_0 ;
  wire [1:0]\xBar_V_1_loc_0_fu_290_reg[6] ;
  wire [2:0]\xBar_V_1_loc_0_fu_290_reg[6]_0 ;
  wire [0:0]\xBar_V_1_loc_0_fu_290_reg[7] ;
  wire \xBar_V_1_loc_0_fu_290_reg[7]_0 ;
  wire \xBar_V_1_loc_0_fu_290_reg[8] ;
  wire \xBar_V_1_loc_0_fu_290_reg[9] ;
  wire \xBar_V_1_loc_0_fu_290_reg[9]_0 ;
  wire [10:0]\xBar_V_1_reg[10] ;
  wire \xBar_V_1_reg[10]_0 ;
  wire \xBar_V_1_reg[5] ;
  wire \xBar_V_1_reg[6] ;
  wire \xBar_V_1_reg[7] ;
  wire \xBar_V_loc_0_fu_286[0]_i_2_n_5 ;
  wire \xBar_V_loc_0_fu_286[10]_i_2_n_5 ;
  wire \xBar_V_loc_0_fu_286[10]_i_3_n_5 ;
  wire \xBar_V_loc_0_fu_286[1]_i_2_n_5 ;
  wire \xBar_V_loc_0_fu_286[2]_i_2_n_5 ;
  wire \xBar_V_loc_0_fu_286[3]_i_2_n_5 ;
  wire \xBar_V_loc_0_fu_286[4]_i_2_n_5 ;
  wire \xBar_V_loc_0_fu_286[5]_i_2_n_5 ;
  wire \xBar_V_loc_0_fu_286[6]_i_2_n_5 ;
  wire \xBar_V_loc_0_fu_286[7]_i_2_n_5 ;
  wire \xBar_V_loc_0_fu_286[8]_i_2_n_5 ;
  wire \xBar_V_loc_0_fu_286[9]_i_2_n_5 ;
  wire [10:0]\xBar_V_loc_0_fu_286_reg[10] ;
  wire \xBar_V_loc_0_fu_286_reg[2] ;
  wire \xBar_V_loc_0_fu_286_reg[3] ;
  wire \xBar_V_loc_0_fu_286_reg[4] ;
  wire \xBar_V_loc_0_fu_286_reg[4]_0 ;
  wire [1:0]\xBar_V_loc_0_fu_286_reg[6] ;
  wire [2:0]\xBar_V_loc_0_fu_286_reg[6]_0 ;
  wire [0:0]\xBar_V_loc_0_fu_286_reg[7] ;
  wire \xBar_V_loc_0_fu_286_reg[7]_0 ;
  wire \xBar_V_loc_0_fu_286_reg[8] ;
  wire \xBar_V_loc_0_fu_286_reg[9] ;
  wire \xBar_V_loc_0_fu_286_reg[9]_0 ;
  wire [10:0]\xBar_V_reg[10] ;
  wire \xBar_V_reg[10]_0 ;
  wire \xBar_V_reg[5] ;
  wire \xBar_V_reg[6] ;
  wire \xBar_V_reg[7] ;
  wire [7:0]\xCount_V_1_reg[7] ;
  wire [9:0]\xCount_V_1_reg[9] ;
  wire [0:0]\xCount_V_1_reg[9]_0 ;
  wire \xCount_V_1_reg[9]_i_5 ;
  wire [7:0]\xCount_V_2_reg[7] ;
  wire [9:0]\xCount_V_2_reg[9] ;
  wire [0:0]\xCount_V_2_reg[9]_0 ;
  wire [7:0]\xCount_V_3_reg[7] ;
  wire [9:0]\xCount_V_3_reg[9] ;
  wire [0:0]\xCount_V_3_reg[9]_0 ;
  wire \xCount_V_6_reg[1] ;
  wire \xCount_V_6_reg[1]_0 ;
  wire \xCount_V_6_reg[2] ;
  wire \xCount_V_6_reg[3] ;
  wire \xCount_V_6_reg[6] ;
  wire \xCount_V_6_reg[7] ;
  wire [1:0]\xCount_V_6_reg[7]_0 ;
  wire \xCount_V_7[8]_i_12 ;
  wire [1:0]\xCount_V_7_reg[7] ;
  wire \xCount_V_7_reg[8]_i_2 ;
  wire \xCount_V_7_reg[9] ;
  wire \xCount_V_7_reg[9]_0 ;
  wire \xCount_V_7_reg[9]_1 ;
  wire \xCount_V_7_reg[9]_2 ;
  wire [0:0]\xCount_V_reg[0] ;
  wire [7:0]\xCount_V_reg[7] ;
  wire [9:0]\xCount_V_reg[9] ;
  wire [0:0]\xCount_V_reg[9]_0 ;
  wire [14:0]\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 ;
  wire [6:0]\x_4_reg_4018_pp0_iter10_reg_reg[15]_1 ;
  wire [6:0]\x_4_reg_4018_pp0_iter10_reg_reg[15]_2 ;
  wire [6:0]\x_4_reg_4018_pp0_iter10_reg_reg[15]_3 ;
  wire [6:0]\x_4_reg_4018_pp0_iter10_reg_reg[15]_4 ;
  wire \x_4_reg_4018_pp0_iter7_reg_reg[10]_srl8_n_5 ;
  wire \x_4_reg_4018_pp0_iter7_reg_reg[11]_srl8_n_5 ;
  wire \x_4_reg_4018_pp0_iter7_reg_reg[12]_srl8_n_5 ;
  wire \x_4_reg_4018_pp0_iter7_reg_reg[13]_srl8_n_5 ;
  wire \x_4_reg_4018_pp0_iter7_reg_reg[14]_srl8_n_5 ;
  wire \x_4_reg_4018_pp0_iter7_reg_reg[15]_srl8_n_5 ;
  wire \x_4_reg_4018_pp0_iter7_reg_reg[1]_srl8_n_5 ;
  wire \x_4_reg_4018_pp0_iter7_reg_reg[2]_srl8_n_5 ;
  wire \x_4_reg_4018_pp0_iter7_reg_reg[3]_srl8_n_5 ;
  wire \x_4_reg_4018_pp0_iter7_reg_reg[4]_srl8_n_5 ;
  wire \x_4_reg_4018_pp0_iter7_reg_reg[5]_srl8_n_5 ;
  wire \x_4_reg_4018_pp0_iter7_reg_reg[6]_srl8_n_5 ;
  wire \x_4_reg_4018_pp0_iter7_reg_reg[7]_srl8_n_5 ;
  wire \x_4_reg_4018_pp0_iter7_reg_reg[8]_srl8_n_5 ;
  wire \x_4_reg_4018_pp0_iter7_reg_reg[9]_srl8_n_5 ;
  wire [14:0]\x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0 ;
  wire [14:0]\x_4_reg_4018_pp0_iter9_reg_reg[15]_0 ;
  wire [15:1]x_5_fu_1653_p2;
  wire \x_fu_470[15]_i_4_n_5 ;
  wire \x_fu_470_reg[12]_0 ;
  wire \x_fu_470_reg[12]_1 ;
  wire \x_fu_470_reg_n_5_[10] ;
  wire \x_fu_470_reg_n_5_[11] ;
  wire \x_fu_470_reg_n_5_[12] ;
  wire \x_fu_470_reg_n_5_[13] ;
  wire \x_fu_470_reg_n_5_[14] ;
  wire \x_fu_470_reg_n_5_[15] ;
  wire \x_fu_470_reg_n_5_[1] ;
  wire \x_fu_470_reg_n_5_[2] ;
  wire \x_fu_470_reg_n_5_[3] ;
  wire \x_fu_470_reg_n_5_[4] ;
  wire \x_fu_470_reg_n_5_[5] ;
  wire \x_fu_470_reg_n_5_[6] ;
  wire \x_fu_470_reg_n_5_[7] ;
  wire \x_fu_470_reg_n_5_[8] ;
  wire \x_fu_470_reg_n_5_[9] ;
  wire [7:7]xor_ln1236_1_fu_1913_p2;
  wire [7:7]xor_ln1236_fu_1847_p2;
  wire [7:7]xor_ln1244_1_fu_2054_p2;
  wire [7:7]xor_ln1244_fu_2013_p2;
  wire xor_ln1543_2_fu_2994_p2;
  wire xor_ln1543_3_fu_3080_p2;
  wire xor_ln1543_4_fu_3128_p2;
  wire xor_ln1543_5_fu_3176_p2;
  wire xor_ln1543_fu_2950_p2;
  wire \yCount_V_1_reg[0] ;
  wire \yCount_V_2_reg[0] ;
  wire \yCount_V_2_reg[0]_0 ;
  wire \yCount_V_2_reg[0]_1 ;
  wire [8:0]\yCount_V_2_reg[8] ;
  wire [9:0]\yCount_V_3_reg[9] ;
  wire [2:0]\yCount_V_reg[0] ;
  wire [9:0]\yCount_V_reg[9] ;
  wire \y_fu_206_reg[0] ;
  wire \y_fu_206_reg[0]_0 ;
  wire [7:0]zext_ln1032_cast_reg_4013_reg;
  wire \zext_ln1032_cast_reg_4013_reg[0]_0 ;
  wire \zext_ln1032_cast_reg_4013_reg[2]_0 ;
  wire \zext_ln1032_cast_reg_4013_reg[3]_0 ;
  wire \zext_ln1032_cast_reg_4013_reg[4]_0 ;
  wire [14:7]zext_ln1258_2_fu_2214_p1;
  wire [14:7]zext_ln1258_fu_2138_p1;
  wire [15:0]zonePlateVAddr;
  wire zonePlateVAddr0;
  wire \zonePlateVAddr[15]_i_3_n_5 ;
  wire [15:0]\zonePlateVAddr_loc_0_fu_278_reg[15] ;
  wire [7:0]\zonePlateVAddr_loc_0_fu_278_reg[7] ;
  wire [0:0]\zonePlateVAddr_loc_0_fu_278_reg[7]_0 ;
  wire \zonePlateVAddr_reg[7] ;
  wire [15:0]\zonePlateVDelta_loc_0_fu_274_reg[15] ;
  wire [15:0]\zonePlateVDelta_loc_0_fu_274_reg[15]_0 ;
  wire [15:0]\zonePlateVDelta_reg[15] ;
  wire [15:0]\zonePlateVDelta_reg[15]_0 ;
  wire NLW_lshr_ln_reg_4349_reg_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_lshr_ln_reg_4349_reg_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_lshr_ln_reg_4349_reg_0_DBITERR_UNCONNECTED;
  wire NLW_lshr_ln_reg_4349_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_lshr_ln_reg_4349_reg_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_lshr_ln_reg_4349_reg_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_lshr_ln_reg_4349_reg_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_lshr_ln_reg_4349_reg_0_CASDOUTPB_UNCONNECTED;
  wire [31:16]NLW_lshr_ln_reg_4349_reg_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_lshr_ln_reg_4349_reg_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_lshr_ln_reg_4349_reg_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_lshr_ln_reg_4349_reg_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_lshr_ln_reg_4349_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_lshr_ln_reg_4349_reg_0_RDADDRECC_UNCONNECTED;
  wire [7:7]NLW_lshr_ln_reg_4349_reg_0_i_2_CO_UNCONNECTED;
  wire [4:0]NLW_lshr_ln_reg_4349_reg_0_i_3_O_UNCONNECTED;
  wire [15:0]NLW_lshr_ln_reg_4349_reg_1_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_lshr_ln_reg_4349_reg_1_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_lshr_ln_reg_4349_reg_1_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_lshr_ln_reg_4349_reg_1_CASDOUTPB_UNCONNECTED;
  wire [15:4]NLW_lshr_ln_reg_4349_reg_1_DOUTADOUT_UNCONNECTED;
  wire [15:4]NLW_lshr_ln_reg_4349_reg_1_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_lshr_ln_reg_4349_reg_1_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_lshr_ln_reg_4349_reg_1_DOUTPBDOUTP_UNCONNECTED;
  wire [2:0]\NLW_trunc_ln1311_1_reg_4460_reg[4]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_trunc_ln1311_1_reg_4460_reg[4]_i_11_O_UNCONNECTED ;
  wire [7:0]\NLW_trunc_ln1311_1_reg_4460_reg[4]_i_2_O_UNCONNECTED ;
  wire [7:2]\NLW_trunc_ln1311_1_reg_4460_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_trunc_ln1311_1_reg_4460_reg[7]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_trunc_ln1311_4_reg_4471_reg[4]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_trunc_ln1311_4_reg_4471_reg[4]_i_11_O_UNCONNECTED ;
  wire [7:0]\NLW_trunc_ln1311_4_reg_4471_reg[4]_i_2_O_UNCONNECTED ;
  wire [7:2]\NLW_trunc_ln1311_4_reg_4471_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_trunc_ln1311_4_reg_4471_reg[7]_i_1_O_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln320_2_reg_4304_reg[5]_i_1_O_UNCONNECTED ;
  wire [7:1]\NLW_trunc_ln320_2_reg_4304_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_trunc_ln320_2_reg_4304_reg[7]_i_1_O_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln320_5_reg_4324_reg[5]_i_1_O_UNCONNECTED ;
  wire [7:1]\NLW_trunc_ln320_5_reg_4324_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_trunc_ln320_5_reg_4324_reg[7]_i_1_O_UNCONNECTED ;

  assign \q0_reg[2]  = q0_reg_2_sn_1;
  assign \q0_reg[6]  = q0_reg_6_sn_1;
  assign q0_reg_0_sn_1 = \q0_reg[0] ;
  assign \q1_reg[2]  = q1_reg_2_sn_1;
  assign \q1_reg[6]  = q1_reg_6_sn_1;
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \SRL_SIG_reg[15][0]_srl16_i_1 
       (.I0(bckgndYUV_full_n),
        .I1(ap_enable_reg_pp0_iter15),
        .I2(ap_enable_reg_pp0_iter12_reg_1),
        .I3(\rampVal_3_flag_0_reg_406_reg[0] [2]),
        .O(shiftReg_ce));
  FDRE \add_ln1236_1_reg_4110_reg[8] 
       (.C(ap_clk),
        .CE(add_ln1236_1_reg_41100),
        .D(add_ln1236_1_fu_1676_p2),
        .Q(add_ln1236_1_reg_4110),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0400)) 
    \add_ln1236_reg_4090[8]_i_1 
       (.I0(ap_enable_reg_pp0_iter12_reg_1),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0 [0]),
        .I2(q4_reg_1),
        .I3(icmp_ln520_reg_4037),
        .O(add_ln1236_1_reg_41100));
  FDRE \add_ln1236_reg_4090_reg[8] 
       (.C(ap_clk),
        .CE(add_ln1236_1_reg_41100),
        .D(add_ln1236_fu_1664_p2),
        .Q(add_ln1236_reg_4090),
        .R(1'b0));
  FDRE \add_ln1240_1_reg_4100_reg[8] 
       (.C(ap_clk),
        .CE(add_ln1236_1_reg_41100),
        .D(add_ln1240_1_fu_1670_p2),
        .Q(add_ln1240_1_reg_4100),
        .R(1'b0));
  FDRE \add_ln1240_3_reg_4120_reg[8] 
       (.C(ap_clk),
        .CE(add_ln1236_1_reg_41100),
        .D(add_ln1240_3_fu_1682_p2),
        .Q(add_ln1240_3_reg_4120),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg[0]_srl5 " *) 
  SRL16E \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_3_reg_4283[0]),
        .Q(\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[0]_srl5_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg[10]_srl5 " *) 
  SRL16E \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[10]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_3_reg_4283[10]),
        .Q(\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[10]_srl5_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg[11]_srl5 " *) 
  SRL16E \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[11]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_3_reg_4283[11]),
        .Q(\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[11]_srl5_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg[12]_srl5 " *) 
  SRL16E \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[12]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_3_reg_4283[12]),
        .Q(\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[12]_srl5_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg[13]_srl5 " *) 
  SRL16E \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[13]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_3_reg_4283[13]),
        .Q(\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[13]_srl5_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg[14]_srl5 " *) 
  SRL16E \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[14]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_3_reg_4283[14]),
        .Q(\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[14]_srl5_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg[15]_srl5 " *) 
  SRL16E \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[15]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_3_reg_4283[15]),
        .Q(\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[15]_srl5_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg[1]_srl5 " *) 
  SRL16E \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_3_reg_4283[1]),
        .Q(\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[1]_srl5_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg[2]_srl5 " *) 
  SRL16E \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_3_reg_4283[2]),
        .Q(\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[2]_srl5_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg[3]_srl5 " *) 
  SRL16E \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_3_reg_4283[3]),
        .Q(\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[3]_srl5_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg[4]_srl5 " *) 
  SRL16E \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_3_reg_4283[4]),
        .Q(\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[4]_srl5_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg[5]_srl5 " *) 
  SRL16E \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_3_reg_4283[5]),
        .Q(\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[5]_srl5_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg[6]_srl5 " *) 
  SRL16E \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_3_reg_4283[6]),
        .Q(\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[6]_srl5_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg[7]_srl5 " *) 
  SRL16E \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_3_reg_4283[7]),
        .Q(\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[7]_srl5_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg[8]_srl5 " *) 
  SRL16E \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[8]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_3_reg_4283[8]),
        .Q(\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[8]_srl5_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_3_reg_4283_pp0_iter10_reg_reg[9]_srl5 " *) 
  SRL16E \add_ln1259_3_reg_4283_pp0_iter10_reg_reg[9]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_3_reg_4283[9]),
        .Q(\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[9]_srl5_n_5 ));
  FDRE \add_ln1259_3_reg_4283_pp0_iter11_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[0]_srl5_n_5 ),
        .Q(add_ln1259_3_reg_4283_pp0_iter11_reg[0]),
        .R(1'b0));
  FDRE \add_ln1259_3_reg_4283_pp0_iter11_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[10]_srl5_n_5 ),
        .Q(add_ln1259_3_reg_4283_pp0_iter11_reg[10]),
        .R(1'b0));
  FDRE \add_ln1259_3_reg_4283_pp0_iter11_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[11]_srl5_n_5 ),
        .Q(add_ln1259_3_reg_4283_pp0_iter11_reg[11]),
        .R(1'b0));
  FDRE \add_ln1259_3_reg_4283_pp0_iter11_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[12]_srl5_n_5 ),
        .Q(add_ln1259_3_reg_4283_pp0_iter11_reg[12]),
        .R(1'b0));
  FDRE \add_ln1259_3_reg_4283_pp0_iter11_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[13]_srl5_n_5 ),
        .Q(add_ln1259_3_reg_4283_pp0_iter11_reg[13]),
        .R(1'b0));
  FDRE \add_ln1259_3_reg_4283_pp0_iter11_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[14]_srl5_n_5 ),
        .Q(add_ln1259_3_reg_4283_pp0_iter11_reg[14]),
        .R(1'b0));
  FDRE \add_ln1259_3_reg_4283_pp0_iter11_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[15]_srl5_n_5 ),
        .Q(add_ln1259_3_reg_4283_pp0_iter11_reg[15]),
        .R(1'b0));
  FDRE \add_ln1259_3_reg_4283_pp0_iter11_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[1]_srl5_n_5 ),
        .Q(add_ln1259_3_reg_4283_pp0_iter11_reg[1]),
        .R(1'b0));
  FDRE \add_ln1259_3_reg_4283_pp0_iter11_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[2]_srl5_n_5 ),
        .Q(add_ln1259_3_reg_4283_pp0_iter11_reg[2]),
        .R(1'b0));
  FDRE \add_ln1259_3_reg_4283_pp0_iter11_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[3]_srl5_n_5 ),
        .Q(add_ln1259_3_reg_4283_pp0_iter11_reg[3]),
        .R(1'b0));
  FDRE \add_ln1259_3_reg_4283_pp0_iter11_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[4]_srl5_n_5 ),
        .Q(add_ln1259_3_reg_4283_pp0_iter11_reg[4]),
        .R(1'b0));
  FDRE \add_ln1259_3_reg_4283_pp0_iter11_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[5]_srl5_n_5 ),
        .Q(add_ln1259_3_reg_4283_pp0_iter11_reg[5]),
        .R(1'b0));
  FDRE \add_ln1259_3_reg_4283_pp0_iter11_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[6]_srl5_n_5 ),
        .Q(add_ln1259_3_reg_4283_pp0_iter11_reg[6]),
        .R(1'b0));
  FDRE \add_ln1259_3_reg_4283_pp0_iter11_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[7]_srl5_n_5 ),
        .Q(add_ln1259_3_reg_4283_pp0_iter11_reg[7]),
        .R(1'b0));
  FDRE \add_ln1259_3_reg_4283_pp0_iter11_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[8]_srl5_n_5 ),
        .Q(add_ln1259_3_reg_4283_pp0_iter11_reg[8]),
        .R(1'b0));
  FDRE \add_ln1259_3_reg_4283_pp0_iter11_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_3_reg_4283_pp0_iter10_reg_reg[9]_srl5_n_5 ),
        .Q(add_ln1259_3_reg_4283_pp0_iter11_reg[9]),
        .R(1'b0));
  FDRE \add_ln1259_3_reg_4283_reg[0] 
       (.C(ap_clk),
        .CE(add_ln1259_3_reg_42830),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U90_n_20),
        .Q(add_ln1259_3_reg_4283[0]),
        .R(1'b0));
  FDRE \add_ln1259_3_reg_4283_reg[10] 
       (.C(ap_clk),
        .CE(add_ln1259_3_reg_42830),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U90_n_10),
        .Q(add_ln1259_3_reg_4283[10]),
        .R(1'b0));
  FDRE \add_ln1259_3_reg_4283_reg[11] 
       (.C(ap_clk),
        .CE(add_ln1259_3_reg_42830),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U90_n_9),
        .Q(add_ln1259_3_reg_4283[11]),
        .R(1'b0));
  FDRE \add_ln1259_3_reg_4283_reg[12] 
       (.C(ap_clk),
        .CE(add_ln1259_3_reg_42830),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U90_n_8),
        .Q(add_ln1259_3_reg_4283[12]),
        .R(1'b0));
  FDRE \add_ln1259_3_reg_4283_reg[13] 
       (.C(ap_clk),
        .CE(add_ln1259_3_reg_42830),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U90_n_7),
        .Q(add_ln1259_3_reg_4283[13]),
        .R(1'b0));
  FDRE \add_ln1259_3_reg_4283_reg[14] 
       (.C(ap_clk),
        .CE(add_ln1259_3_reg_42830),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U90_n_6),
        .Q(add_ln1259_3_reg_4283[14]),
        .R(1'b0));
  FDRE \add_ln1259_3_reg_4283_reg[15] 
       (.C(ap_clk),
        .CE(add_ln1259_3_reg_42830),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U90_n_5),
        .Q(add_ln1259_3_reg_4283[15]),
        .R(1'b0));
  FDRE \add_ln1259_3_reg_4283_reg[1] 
       (.C(ap_clk),
        .CE(add_ln1259_3_reg_42830),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U90_n_19),
        .Q(add_ln1259_3_reg_4283[1]),
        .R(1'b0));
  FDRE \add_ln1259_3_reg_4283_reg[2] 
       (.C(ap_clk),
        .CE(add_ln1259_3_reg_42830),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U90_n_18),
        .Q(add_ln1259_3_reg_4283[2]),
        .R(1'b0));
  FDRE \add_ln1259_3_reg_4283_reg[3] 
       (.C(ap_clk),
        .CE(add_ln1259_3_reg_42830),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U90_n_17),
        .Q(add_ln1259_3_reg_4283[3]),
        .R(1'b0));
  FDRE \add_ln1259_3_reg_4283_reg[4] 
       (.C(ap_clk),
        .CE(add_ln1259_3_reg_42830),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U90_n_16),
        .Q(add_ln1259_3_reg_4283[4]),
        .R(1'b0));
  FDRE \add_ln1259_3_reg_4283_reg[5] 
       (.C(ap_clk),
        .CE(add_ln1259_3_reg_42830),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U90_n_15),
        .Q(add_ln1259_3_reg_4283[5]),
        .R(1'b0));
  FDRE \add_ln1259_3_reg_4283_reg[6] 
       (.C(ap_clk),
        .CE(add_ln1259_3_reg_42830),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U90_n_14),
        .Q(add_ln1259_3_reg_4283[6]),
        .R(1'b0));
  FDRE \add_ln1259_3_reg_4283_reg[7] 
       (.C(ap_clk),
        .CE(add_ln1259_3_reg_42830),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U90_n_13),
        .Q(add_ln1259_3_reg_4283[7]),
        .R(1'b0));
  FDRE \add_ln1259_3_reg_4283_reg[8] 
       (.C(ap_clk),
        .CE(add_ln1259_3_reg_42830),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U90_n_12),
        .Q(add_ln1259_3_reg_4283[8]),
        .R(1'b0));
  FDRE \add_ln1259_3_reg_4283_reg[9] 
       (.C(ap_clk),
        .CE(add_ln1259_3_reg_42830),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U90_n_11),
        .Q(add_ln1259_3_reg_4283[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h04000000)) 
    \add_ln1259_reg_4261[15]_i_1 
       (.I0(ap_enable_reg_pp0_iter12_reg_1),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0 [0]),
        .I2(q4_reg_1),
        .I3(icmp_ln520_reg_4037_pp0_iter4_reg),
        .I4(ap_enable_reg_pp0_iter5),
        .O(add_ln1259_3_reg_42830));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg[0]_srl5 " *) 
  SRL16E \add_ln1259_reg_4261_pp0_iter10_reg_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_reg_4261[0]),
        .Q(\add_ln1259_reg_4261_pp0_iter10_reg_reg[0]_srl5_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg[10]_srl5 " *) 
  SRL16E \add_ln1259_reg_4261_pp0_iter10_reg_reg[10]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_reg_4261[10]),
        .Q(\add_ln1259_reg_4261_pp0_iter10_reg_reg[10]_srl5_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg[11]_srl5 " *) 
  SRL16E \add_ln1259_reg_4261_pp0_iter10_reg_reg[11]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_reg_4261[11]),
        .Q(\add_ln1259_reg_4261_pp0_iter10_reg_reg[11]_srl5_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg[12]_srl5 " *) 
  SRL16E \add_ln1259_reg_4261_pp0_iter10_reg_reg[12]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_reg_4261[12]),
        .Q(\add_ln1259_reg_4261_pp0_iter10_reg_reg[12]_srl5_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg[13]_srl5 " *) 
  SRL16E \add_ln1259_reg_4261_pp0_iter10_reg_reg[13]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_reg_4261[13]),
        .Q(\add_ln1259_reg_4261_pp0_iter10_reg_reg[13]_srl5_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg[14]_srl5 " *) 
  SRL16E \add_ln1259_reg_4261_pp0_iter10_reg_reg[14]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_reg_4261[14]),
        .Q(\add_ln1259_reg_4261_pp0_iter10_reg_reg[14]_srl5_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg[15]_srl5 " *) 
  SRL16E \add_ln1259_reg_4261_pp0_iter10_reg_reg[15]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_reg_4261[15]),
        .Q(\add_ln1259_reg_4261_pp0_iter10_reg_reg[15]_srl5_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg[1]_srl5 " *) 
  SRL16E \add_ln1259_reg_4261_pp0_iter10_reg_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_reg_4261[1]),
        .Q(\add_ln1259_reg_4261_pp0_iter10_reg_reg[1]_srl5_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg[2]_srl5 " *) 
  SRL16E \add_ln1259_reg_4261_pp0_iter10_reg_reg[2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_reg_4261[2]),
        .Q(\add_ln1259_reg_4261_pp0_iter10_reg_reg[2]_srl5_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg[3]_srl5 " *) 
  SRL16E \add_ln1259_reg_4261_pp0_iter10_reg_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_reg_4261[3]),
        .Q(\add_ln1259_reg_4261_pp0_iter10_reg_reg[3]_srl5_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg[4]_srl5 " *) 
  SRL16E \add_ln1259_reg_4261_pp0_iter10_reg_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_reg_4261[4]),
        .Q(\add_ln1259_reg_4261_pp0_iter10_reg_reg[4]_srl5_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg[5]_srl5 " *) 
  SRL16E \add_ln1259_reg_4261_pp0_iter10_reg_reg[5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_reg_4261[5]),
        .Q(\add_ln1259_reg_4261_pp0_iter10_reg_reg[5]_srl5_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg[6]_srl5 " *) 
  SRL16E \add_ln1259_reg_4261_pp0_iter10_reg_reg[6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_reg_4261[6]),
        .Q(\add_ln1259_reg_4261_pp0_iter10_reg_reg[6]_srl5_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg[7]_srl5 " *) 
  SRL16E \add_ln1259_reg_4261_pp0_iter10_reg_reg[7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_reg_4261[7]),
        .Q(\add_ln1259_reg_4261_pp0_iter10_reg_reg[7]_srl5_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg[8]_srl5 " *) 
  SRL16E \add_ln1259_reg_4261_pp0_iter10_reg_reg[8]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_reg_4261[8]),
        .Q(\add_ln1259_reg_4261_pp0_iter10_reg_reg[8]_srl5_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1259_reg_4261_pp0_iter10_reg_reg[9]_srl5 " *) 
  SRL16E \add_ln1259_reg_4261_pp0_iter10_reg_reg[9]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1259_reg_4261[9]),
        .Q(\add_ln1259_reg_4261_pp0_iter10_reg_reg[9]_srl5_n_5 ));
  FDRE \add_ln1259_reg_4261_pp0_iter11_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_reg_4261_pp0_iter10_reg_reg[0]_srl5_n_5 ),
        .Q(add_ln1259_reg_4261_pp0_iter11_reg[0]),
        .R(1'b0));
  FDRE \add_ln1259_reg_4261_pp0_iter11_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_reg_4261_pp0_iter10_reg_reg[10]_srl5_n_5 ),
        .Q(add_ln1259_reg_4261_pp0_iter11_reg[10]),
        .R(1'b0));
  FDRE \add_ln1259_reg_4261_pp0_iter11_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_reg_4261_pp0_iter10_reg_reg[11]_srl5_n_5 ),
        .Q(add_ln1259_reg_4261_pp0_iter11_reg[11]),
        .R(1'b0));
  FDRE \add_ln1259_reg_4261_pp0_iter11_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_reg_4261_pp0_iter10_reg_reg[12]_srl5_n_5 ),
        .Q(add_ln1259_reg_4261_pp0_iter11_reg[12]),
        .R(1'b0));
  FDRE \add_ln1259_reg_4261_pp0_iter11_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_reg_4261_pp0_iter10_reg_reg[13]_srl5_n_5 ),
        .Q(add_ln1259_reg_4261_pp0_iter11_reg[13]),
        .R(1'b0));
  FDRE \add_ln1259_reg_4261_pp0_iter11_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_reg_4261_pp0_iter10_reg_reg[14]_srl5_n_5 ),
        .Q(add_ln1259_reg_4261_pp0_iter11_reg[14]),
        .R(1'b0));
  FDRE \add_ln1259_reg_4261_pp0_iter11_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_reg_4261_pp0_iter10_reg_reg[15]_srl5_n_5 ),
        .Q(add_ln1259_reg_4261_pp0_iter11_reg[15]),
        .R(1'b0));
  FDRE \add_ln1259_reg_4261_pp0_iter11_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_reg_4261_pp0_iter10_reg_reg[1]_srl5_n_5 ),
        .Q(add_ln1259_reg_4261_pp0_iter11_reg[1]),
        .R(1'b0));
  FDRE \add_ln1259_reg_4261_pp0_iter11_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_reg_4261_pp0_iter10_reg_reg[2]_srl5_n_5 ),
        .Q(add_ln1259_reg_4261_pp0_iter11_reg[2]),
        .R(1'b0));
  FDRE \add_ln1259_reg_4261_pp0_iter11_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_reg_4261_pp0_iter10_reg_reg[3]_srl5_n_5 ),
        .Q(add_ln1259_reg_4261_pp0_iter11_reg[3]),
        .R(1'b0));
  FDRE \add_ln1259_reg_4261_pp0_iter11_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_reg_4261_pp0_iter10_reg_reg[4]_srl5_n_5 ),
        .Q(add_ln1259_reg_4261_pp0_iter11_reg[4]),
        .R(1'b0));
  FDRE \add_ln1259_reg_4261_pp0_iter11_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_reg_4261_pp0_iter10_reg_reg[5]_srl5_n_5 ),
        .Q(add_ln1259_reg_4261_pp0_iter11_reg[5]),
        .R(1'b0));
  FDRE \add_ln1259_reg_4261_pp0_iter11_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_reg_4261_pp0_iter10_reg_reg[6]_srl5_n_5 ),
        .Q(add_ln1259_reg_4261_pp0_iter11_reg[6]),
        .R(1'b0));
  FDRE \add_ln1259_reg_4261_pp0_iter11_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_reg_4261_pp0_iter10_reg_reg[7]_srl5_n_5 ),
        .Q(add_ln1259_reg_4261_pp0_iter11_reg[7]),
        .R(1'b0));
  FDRE \add_ln1259_reg_4261_pp0_iter11_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_reg_4261_pp0_iter10_reg_reg[8]_srl5_n_5 ),
        .Q(add_ln1259_reg_4261_pp0_iter11_reg[8]),
        .R(1'b0));
  FDRE \add_ln1259_reg_4261_pp0_iter11_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1259_reg_4261_pp0_iter10_reg_reg[9]_srl5_n_5 ),
        .Q(add_ln1259_reg_4261_pp0_iter11_reg[9]),
        .R(1'b0));
  FDRE \add_ln1259_reg_4261_reg[0] 
       (.C(ap_clk),
        .CE(add_ln1259_3_reg_42830),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U87_n_20),
        .Q(add_ln1259_reg_4261[0]),
        .R(1'b0));
  FDRE \add_ln1259_reg_4261_reg[10] 
       (.C(ap_clk),
        .CE(add_ln1259_3_reg_42830),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U87_n_10),
        .Q(add_ln1259_reg_4261[10]),
        .R(1'b0));
  FDRE \add_ln1259_reg_4261_reg[11] 
       (.C(ap_clk),
        .CE(add_ln1259_3_reg_42830),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U87_n_9),
        .Q(add_ln1259_reg_4261[11]),
        .R(1'b0));
  FDRE \add_ln1259_reg_4261_reg[12] 
       (.C(ap_clk),
        .CE(add_ln1259_3_reg_42830),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U87_n_8),
        .Q(add_ln1259_reg_4261[12]),
        .R(1'b0));
  FDRE \add_ln1259_reg_4261_reg[13] 
       (.C(ap_clk),
        .CE(add_ln1259_3_reg_42830),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U87_n_7),
        .Q(add_ln1259_reg_4261[13]),
        .R(1'b0));
  FDRE \add_ln1259_reg_4261_reg[14] 
       (.C(ap_clk),
        .CE(add_ln1259_3_reg_42830),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U87_n_6),
        .Q(add_ln1259_reg_4261[14]),
        .R(1'b0));
  FDRE \add_ln1259_reg_4261_reg[15] 
       (.C(ap_clk),
        .CE(add_ln1259_3_reg_42830),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U87_n_5),
        .Q(add_ln1259_reg_4261[15]),
        .R(1'b0));
  FDRE \add_ln1259_reg_4261_reg[1] 
       (.C(ap_clk),
        .CE(add_ln1259_3_reg_42830),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U87_n_19),
        .Q(add_ln1259_reg_4261[1]),
        .R(1'b0));
  FDRE \add_ln1259_reg_4261_reg[2] 
       (.C(ap_clk),
        .CE(add_ln1259_3_reg_42830),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U87_n_18),
        .Q(add_ln1259_reg_4261[2]),
        .R(1'b0));
  FDRE \add_ln1259_reg_4261_reg[3] 
       (.C(ap_clk),
        .CE(add_ln1259_3_reg_42830),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U87_n_17),
        .Q(add_ln1259_reg_4261[3]),
        .R(1'b0));
  FDRE \add_ln1259_reg_4261_reg[4] 
       (.C(ap_clk),
        .CE(add_ln1259_3_reg_42830),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U87_n_16),
        .Q(add_ln1259_reg_4261[4]),
        .R(1'b0));
  FDRE \add_ln1259_reg_4261_reg[5] 
       (.C(ap_clk),
        .CE(add_ln1259_3_reg_42830),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U87_n_15),
        .Q(add_ln1259_reg_4261[5]),
        .R(1'b0));
  FDRE \add_ln1259_reg_4261_reg[6] 
       (.C(ap_clk),
        .CE(add_ln1259_3_reg_42830),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U87_n_14),
        .Q(add_ln1259_reg_4261[6]),
        .R(1'b0));
  FDRE \add_ln1259_reg_4261_reg[7] 
       (.C(ap_clk),
        .CE(add_ln1259_3_reg_42830),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U87_n_13),
        .Q(add_ln1259_reg_4261[7]),
        .R(1'b0));
  FDRE \add_ln1259_reg_4261_reg[8] 
       (.C(ap_clk),
        .CE(add_ln1259_3_reg_42830),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U87_n_12),
        .Q(add_ln1259_reg_4261[8]),
        .R(1'b0));
  FDRE \add_ln1259_reg_4261_reg[9] 
       (.C(ap_clk),
        .CE(add_ln1259_3_reg_42830),
        .D(mac_muladd_8ns_8s_15ns_16_4_1_U87_n_11),
        .Q(add_ln1259_reg_4261[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4000)) 
    \add_ln1306_2_reg_4206[15]_i_1 
       (.I0(ap_enable_reg_pp0_iter12_reg_1),
        .I1(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(icmp_ln520_reg_4037_pp0_iter2_reg),
        .O(add_ln1306_2_reg_42060));
  FDRE \add_ln1306_2_reg_4206_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1306_2_reg_4206[0]),
        .Q(add_ln1306_2_reg_4206_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \add_ln1306_2_reg_4206_pp0_iter4_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1306_2_reg_4206[10]),
        .Q(add_ln1306_2_reg_4206_pp0_iter4_reg[10]),
        .R(1'b0));
  FDRE \add_ln1306_2_reg_4206_pp0_iter4_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1306_2_reg_4206[11]),
        .Q(add_ln1306_2_reg_4206_pp0_iter4_reg[11]),
        .R(1'b0));
  FDRE \add_ln1306_2_reg_4206_pp0_iter4_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1306_2_reg_4206[12]),
        .Q(add_ln1306_2_reg_4206_pp0_iter4_reg[12]),
        .R(1'b0));
  FDRE \add_ln1306_2_reg_4206_pp0_iter4_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1306_2_reg_4206[13]),
        .Q(add_ln1306_2_reg_4206_pp0_iter4_reg[13]),
        .R(1'b0));
  FDRE \add_ln1306_2_reg_4206_pp0_iter4_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1306_2_reg_4206[14]),
        .Q(add_ln1306_2_reg_4206_pp0_iter4_reg[14]),
        .R(1'b0));
  FDRE \add_ln1306_2_reg_4206_pp0_iter4_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1306_2_reg_4206[15]),
        .Q(add_ln1306_2_reg_4206_pp0_iter4_reg[15]),
        .R(1'b0));
  FDRE \add_ln1306_2_reg_4206_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1306_2_reg_4206[1]),
        .Q(add_ln1306_2_reg_4206_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \add_ln1306_2_reg_4206_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1306_2_reg_4206[2]),
        .Q(add_ln1306_2_reg_4206_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \add_ln1306_2_reg_4206_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1306_2_reg_4206[3]),
        .Q(add_ln1306_2_reg_4206_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \add_ln1306_2_reg_4206_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1306_2_reg_4206[4]),
        .Q(add_ln1306_2_reg_4206_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \add_ln1306_2_reg_4206_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1306_2_reg_4206[5]),
        .Q(add_ln1306_2_reg_4206_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \add_ln1306_2_reg_4206_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1306_2_reg_4206[6]),
        .Q(add_ln1306_2_reg_4206_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \add_ln1306_2_reg_4206_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1306_2_reg_4206[7]),
        .Q(add_ln1306_2_reg_4206_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \add_ln1306_2_reg_4206_pp0_iter4_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1306_2_reg_4206[8]),
        .Q(add_ln1306_2_reg_4206_pp0_iter4_reg[8]),
        .R(1'b0));
  FDRE \add_ln1306_2_reg_4206_pp0_iter4_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1306_2_reg_4206[9]),
        .Q(add_ln1306_2_reg_4206_pp0_iter4_reg[9]),
        .R(1'b0));
  FDRE \add_ln1306_2_reg_4206_reg[0] 
       (.C(ap_clk),
        .CE(add_ln1306_2_reg_42060),
        .D(mac_muladd_16s_16ns_16ns_16_4_1_U82_n_20),
        .Q(add_ln1306_2_reg_4206[0]),
        .R(1'b0));
  FDRE \add_ln1306_2_reg_4206_reg[10] 
       (.C(ap_clk),
        .CE(add_ln1306_2_reg_42060),
        .D(mac_muladd_16s_16ns_16ns_16_4_1_U82_n_10),
        .Q(add_ln1306_2_reg_4206[10]),
        .R(1'b0));
  FDRE \add_ln1306_2_reg_4206_reg[11] 
       (.C(ap_clk),
        .CE(add_ln1306_2_reg_42060),
        .D(mac_muladd_16s_16ns_16ns_16_4_1_U82_n_9),
        .Q(add_ln1306_2_reg_4206[11]),
        .R(1'b0));
  FDRE \add_ln1306_2_reg_4206_reg[12] 
       (.C(ap_clk),
        .CE(add_ln1306_2_reg_42060),
        .D(mac_muladd_16s_16ns_16ns_16_4_1_U82_n_8),
        .Q(add_ln1306_2_reg_4206[12]),
        .R(1'b0));
  FDRE \add_ln1306_2_reg_4206_reg[13] 
       (.C(ap_clk),
        .CE(add_ln1306_2_reg_42060),
        .D(mac_muladd_16s_16ns_16ns_16_4_1_U82_n_7),
        .Q(add_ln1306_2_reg_4206[13]),
        .R(1'b0));
  FDRE \add_ln1306_2_reg_4206_reg[14] 
       (.C(ap_clk),
        .CE(add_ln1306_2_reg_42060),
        .D(mac_muladd_16s_16ns_16ns_16_4_1_U82_n_6),
        .Q(add_ln1306_2_reg_4206[14]),
        .R(1'b0));
  FDRE \add_ln1306_2_reg_4206_reg[15] 
       (.C(ap_clk),
        .CE(add_ln1306_2_reg_42060),
        .D(mac_muladd_16s_16ns_16ns_16_4_1_U82_n_5),
        .Q(add_ln1306_2_reg_4206[15]),
        .R(1'b0));
  FDRE \add_ln1306_2_reg_4206_reg[1] 
       (.C(ap_clk),
        .CE(add_ln1306_2_reg_42060),
        .D(mac_muladd_16s_16ns_16ns_16_4_1_U82_n_19),
        .Q(add_ln1306_2_reg_4206[1]),
        .R(1'b0));
  FDRE \add_ln1306_2_reg_4206_reg[2] 
       (.C(ap_clk),
        .CE(add_ln1306_2_reg_42060),
        .D(mac_muladd_16s_16ns_16ns_16_4_1_U82_n_18),
        .Q(add_ln1306_2_reg_4206[2]),
        .R(1'b0));
  FDRE \add_ln1306_2_reg_4206_reg[3] 
       (.C(ap_clk),
        .CE(add_ln1306_2_reg_42060),
        .D(mac_muladd_16s_16ns_16ns_16_4_1_U82_n_17),
        .Q(add_ln1306_2_reg_4206[3]),
        .R(1'b0));
  FDRE \add_ln1306_2_reg_4206_reg[4] 
       (.C(ap_clk),
        .CE(add_ln1306_2_reg_42060),
        .D(mac_muladd_16s_16ns_16ns_16_4_1_U82_n_16),
        .Q(add_ln1306_2_reg_4206[4]),
        .R(1'b0));
  FDRE \add_ln1306_2_reg_4206_reg[5] 
       (.C(ap_clk),
        .CE(add_ln1306_2_reg_42060),
        .D(mac_muladd_16s_16ns_16ns_16_4_1_U82_n_15),
        .Q(add_ln1306_2_reg_4206[5]),
        .R(1'b0));
  FDRE \add_ln1306_2_reg_4206_reg[6] 
       (.C(ap_clk),
        .CE(add_ln1306_2_reg_42060),
        .D(mac_muladd_16s_16ns_16ns_16_4_1_U82_n_14),
        .Q(add_ln1306_2_reg_4206[6]),
        .R(1'b0));
  FDRE \add_ln1306_2_reg_4206_reg[7] 
       (.C(ap_clk),
        .CE(add_ln1306_2_reg_42060),
        .D(mac_muladd_16s_16ns_16ns_16_4_1_U82_n_13),
        .Q(add_ln1306_2_reg_4206[7]),
        .R(1'b0));
  FDRE \add_ln1306_2_reg_4206_reg[8] 
       (.C(ap_clk),
        .CE(add_ln1306_2_reg_42060),
        .D(mac_muladd_16s_16ns_16ns_16_4_1_U82_n_12),
        .Q(add_ln1306_2_reg_4206[8]),
        .R(1'b0));
  FDRE \add_ln1306_2_reg_4206_reg[9] 
       (.C(ap_clk),
        .CE(add_ln1306_2_reg_42060),
        .D(mac_muladd_16s_16ns_16ns_16_4_1_U82_n_11),
        .Q(add_ln1306_2_reg_4206[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg[0]_srl2 " *) 
  SRL16E \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1306_3_reg_4211[0]),
        .Q(\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[0]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg[10]_srl2 " *) 
  SRL16E \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1306_3_reg_4211[10]),
        .Q(\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[10]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg[11]_srl2 " *) 
  SRL16E \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1306_3_reg_4211[11]),
        .Q(\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[11]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg[12]_srl2 " *) 
  SRL16E \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1306_3_reg_4211[12]),
        .Q(\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[12]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg[13]_srl2 " *) 
  SRL16E \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1306_3_reg_4211[13]),
        .Q(\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[13]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg[14]_srl2 " *) 
  SRL16E \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1306_3_reg_4211[14]),
        .Q(\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[14]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg[15]_srl2 " *) 
  SRL16E \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1306_3_reg_4211[15]),
        .Q(\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[15]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg[1]_srl2 " *) 
  SRL16E \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1306_3_reg_4211[1]),
        .Q(\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[1]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg[2]_srl2 " *) 
  SRL16E \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1306_3_reg_4211[2]),
        .Q(\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[2]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg[3]_srl2 " *) 
  SRL16E \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1306_3_reg_4211[3]),
        .Q(\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[3]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg[4]_srl2 " *) 
  SRL16E \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1306_3_reg_4211[4]),
        .Q(\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[4]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg[5]_srl2 " *) 
  SRL16E \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1306_3_reg_4211[5]),
        .Q(\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[5]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg[6]_srl2 " *) 
  SRL16E \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1306_3_reg_4211[6]),
        .Q(\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[6]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg[7]_srl2 " *) 
  SRL16E \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1306_3_reg_4211[7]),
        .Q(\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[7]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg[8]_srl2 " *) 
  SRL16E \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1306_3_reg_4211[8]),
        .Q(\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[8]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1306_3_reg_4211_pp0_iter5_reg_reg[9]_srl2 " *) 
  SRL16E \add_ln1306_3_reg_4211_pp0_iter5_reg_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(add_ln1306_3_reg_4211[9]),
        .Q(\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[9]_srl2_n_5 ));
  FDRE \add_ln1306_3_reg_4211_pp0_iter6_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[0]_srl2_n_5 ),
        .Q(add_ln1306_3_reg_4211_pp0_iter6_reg[0]),
        .R(1'b0));
  FDRE \add_ln1306_3_reg_4211_pp0_iter6_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[10]_srl2_n_5 ),
        .Q(add_ln1306_3_reg_4211_pp0_iter6_reg[10]),
        .R(1'b0));
  FDRE \add_ln1306_3_reg_4211_pp0_iter6_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[11]_srl2_n_5 ),
        .Q(add_ln1306_3_reg_4211_pp0_iter6_reg[11]),
        .R(1'b0));
  FDRE \add_ln1306_3_reg_4211_pp0_iter6_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[12]_srl2_n_5 ),
        .Q(add_ln1306_3_reg_4211_pp0_iter6_reg[12]),
        .R(1'b0));
  FDRE \add_ln1306_3_reg_4211_pp0_iter6_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[13]_srl2_n_5 ),
        .Q(add_ln1306_3_reg_4211_pp0_iter6_reg[13]),
        .R(1'b0));
  FDRE \add_ln1306_3_reg_4211_pp0_iter6_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[14]_srl2_n_5 ),
        .Q(add_ln1306_3_reg_4211_pp0_iter6_reg[14]),
        .R(1'b0));
  FDRE \add_ln1306_3_reg_4211_pp0_iter6_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[15]_srl2_n_5 ),
        .Q(add_ln1306_3_reg_4211_pp0_iter6_reg[15]),
        .R(1'b0));
  FDRE \add_ln1306_3_reg_4211_pp0_iter6_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[1]_srl2_n_5 ),
        .Q(add_ln1306_3_reg_4211_pp0_iter6_reg[1]),
        .R(1'b0));
  FDRE \add_ln1306_3_reg_4211_pp0_iter6_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[2]_srl2_n_5 ),
        .Q(add_ln1306_3_reg_4211_pp0_iter6_reg[2]),
        .R(1'b0));
  FDRE \add_ln1306_3_reg_4211_pp0_iter6_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[3]_srl2_n_5 ),
        .Q(add_ln1306_3_reg_4211_pp0_iter6_reg[3]),
        .R(1'b0));
  FDRE \add_ln1306_3_reg_4211_pp0_iter6_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[4]_srl2_n_5 ),
        .Q(add_ln1306_3_reg_4211_pp0_iter6_reg[4]),
        .R(1'b0));
  FDRE \add_ln1306_3_reg_4211_pp0_iter6_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[5]_srl2_n_5 ),
        .Q(add_ln1306_3_reg_4211_pp0_iter6_reg[5]),
        .R(1'b0));
  FDRE \add_ln1306_3_reg_4211_pp0_iter6_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[6]_srl2_n_5 ),
        .Q(add_ln1306_3_reg_4211_pp0_iter6_reg[6]),
        .R(1'b0));
  FDRE \add_ln1306_3_reg_4211_pp0_iter6_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[7]_srl2_n_5 ),
        .Q(add_ln1306_3_reg_4211_pp0_iter6_reg[7]),
        .R(1'b0));
  FDRE \add_ln1306_3_reg_4211_pp0_iter6_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[8]_srl2_n_5 ),
        .Q(add_ln1306_3_reg_4211_pp0_iter6_reg[8]),
        .R(1'b0));
  FDRE \add_ln1306_3_reg_4211_pp0_iter6_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\add_ln1306_3_reg_4211_pp0_iter5_reg_reg[9]_srl2_n_5 ),
        .Q(add_ln1306_3_reg_4211_pp0_iter6_reg[9]),
        .R(1'b0));
  FDRE \add_ln1306_3_reg_4211_reg[0] 
       (.C(ap_clk),
        .CE(add_ln1306_2_reg_42060),
        .D(mac_muladd_16s_16ns_16s_16_4_1_U84_n_20),
        .Q(add_ln1306_3_reg_4211[0]),
        .R(1'b0));
  FDRE \add_ln1306_3_reg_4211_reg[10] 
       (.C(ap_clk),
        .CE(add_ln1306_2_reg_42060),
        .D(mac_muladd_16s_16ns_16s_16_4_1_U84_n_10),
        .Q(add_ln1306_3_reg_4211[10]),
        .R(1'b0));
  FDRE \add_ln1306_3_reg_4211_reg[11] 
       (.C(ap_clk),
        .CE(add_ln1306_2_reg_42060),
        .D(mac_muladd_16s_16ns_16s_16_4_1_U84_n_9),
        .Q(add_ln1306_3_reg_4211[11]),
        .R(1'b0));
  FDRE \add_ln1306_3_reg_4211_reg[12] 
       (.C(ap_clk),
        .CE(add_ln1306_2_reg_42060),
        .D(mac_muladd_16s_16ns_16s_16_4_1_U84_n_8),
        .Q(add_ln1306_3_reg_4211[12]),
        .R(1'b0));
  FDRE \add_ln1306_3_reg_4211_reg[13] 
       (.C(ap_clk),
        .CE(add_ln1306_2_reg_42060),
        .D(mac_muladd_16s_16ns_16s_16_4_1_U84_n_7),
        .Q(add_ln1306_3_reg_4211[13]),
        .R(1'b0));
  FDRE \add_ln1306_3_reg_4211_reg[14] 
       (.C(ap_clk),
        .CE(add_ln1306_2_reg_42060),
        .D(mac_muladd_16s_16ns_16s_16_4_1_U84_n_6),
        .Q(add_ln1306_3_reg_4211[14]),
        .R(1'b0));
  FDRE \add_ln1306_3_reg_4211_reg[15] 
       (.C(ap_clk),
        .CE(add_ln1306_2_reg_42060),
        .D(mac_muladd_16s_16ns_16s_16_4_1_U84_n_5),
        .Q(add_ln1306_3_reg_4211[15]),
        .R(1'b0));
  FDRE \add_ln1306_3_reg_4211_reg[1] 
       (.C(ap_clk),
        .CE(add_ln1306_2_reg_42060),
        .D(mac_muladd_16s_16ns_16s_16_4_1_U84_n_19),
        .Q(add_ln1306_3_reg_4211[1]),
        .R(1'b0));
  FDRE \add_ln1306_3_reg_4211_reg[2] 
       (.C(ap_clk),
        .CE(add_ln1306_2_reg_42060),
        .D(mac_muladd_16s_16ns_16s_16_4_1_U84_n_18),
        .Q(add_ln1306_3_reg_4211[2]),
        .R(1'b0));
  FDRE \add_ln1306_3_reg_4211_reg[3] 
       (.C(ap_clk),
        .CE(add_ln1306_2_reg_42060),
        .D(mac_muladd_16s_16ns_16s_16_4_1_U84_n_17),
        .Q(add_ln1306_3_reg_4211[3]),
        .R(1'b0));
  FDRE \add_ln1306_3_reg_4211_reg[4] 
       (.C(ap_clk),
        .CE(add_ln1306_2_reg_42060),
        .D(mac_muladd_16s_16ns_16s_16_4_1_U84_n_16),
        .Q(add_ln1306_3_reg_4211[4]),
        .R(1'b0));
  FDRE \add_ln1306_3_reg_4211_reg[5] 
       (.C(ap_clk),
        .CE(add_ln1306_2_reg_42060),
        .D(mac_muladd_16s_16ns_16s_16_4_1_U84_n_15),
        .Q(add_ln1306_3_reg_4211[5]),
        .R(1'b0));
  FDRE \add_ln1306_3_reg_4211_reg[6] 
       (.C(ap_clk),
        .CE(add_ln1306_2_reg_42060),
        .D(mac_muladd_16s_16ns_16s_16_4_1_U84_n_14),
        .Q(add_ln1306_3_reg_4211[6]),
        .R(1'b0));
  FDRE \add_ln1306_3_reg_4211_reg[7] 
       (.C(ap_clk),
        .CE(add_ln1306_2_reg_42060),
        .D(mac_muladd_16s_16ns_16s_16_4_1_U84_n_13),
        .Q(add_ln1306_3_reg_4211[7]),
        .R(1'b0));
  FDRE \add_ln1306_3_reg_4211_reg[8] 
       (.C(ap_clk),
        .CE(add_ln1306_2_reg_42060),
        .D(mac_muladd_16s_16ns_16s_16_4_1_U84_n_12),
        .Q(add_ln1306_3_reg_4211[8]),
        .R(1'b0));
  FDRE \add_ln1306_3_reg_4211_reg[9] 
       (.C(ap_clk),
        .CE(add_ln1306_2_reg_42060),
        .D(mac_muladd_16s_16ns_16s_16_4_1_U84_n_11),
        .Q(add_ln1306_3_reg_4211[9]),
        .R(1'b0));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1 am_addmul_16ns_1s_16ns_17_4_1_U83
       (.B(ap_sig_allocacmp_x_4),
        .D(d),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
  FDRE \and_ln1292_reg_4077_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln1292_reg_4077_reg[0]_0 ),
        .Q(and_ln1292_reg_4077),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter9),
        .Q(ap_enable_reg_pp0_iter10),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter11_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter10),
        .Q(ap_enable_reg_pp0_iter11),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter12_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter11),
        .Q(ap_enable_reg_pp0_iter12_reg_0),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter13_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter12_reg_0),
        .Q(ap_enable_reg_pp0_iter13_reg_0),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter14_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter13_reg_0),
        .Q(ap_enable_reg_pp0_iter14),
        .R(RSTC));
  LUT5 #(
    .INIT(32'hCAC00000)) 
    ap_enable_reg_pp0_iter15_i_1
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(ap_enable_reg_pp0_iter15),
        .I2(ap_enable_reg_pp0_iter12_reg_1),
        .I3(ap_enable_reg_pp0_iter14),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter15_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter15_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter15_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter15),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1_reg_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(RSTC));
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_loop_exit_ready_pp0_iter13_reg_reg_srl13 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter13_reg_reg_srl13
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter13_reg_reg_srl13_n_5));
  FDRE ap_loop_exit_ready_pp0_iter14_reg_reg__0
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter13_reg_reg_srl13_n_5),
        .Q(ap_loop_exit_ready_pp0_iter14_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter9),
        .I1(ap_enable_reg_pp0_iter12_reg_1),
        .O(ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245[0]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245[1]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245[2]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245[3]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245[4]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245[5]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245[6]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245[7]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_70_reg_1181_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_70_reg_1181[5]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_70_reg_1181[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_70_reg_1181_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_70_reg_1181[7]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_70_reg_1181[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_71_reg_1117_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_71_reg_1117[0]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_71_reg_1117[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_71_reg_1117_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_71_reg_1117[4]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_71_reg_1117[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_71_reg_1117_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_71_reg_1117[6]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_71_reg_1117[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_71_reg_1117_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_71_reg_1117[7]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_71_reg_1117[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059[0]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059[1]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059[2]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059[3]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059[4]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059[5]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059[6]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059[7]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_73_reg_996_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_73_reg_996[0]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_73_reg_996[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_73_reg_996_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_73_reg_996[5]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_73_reg_996[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_73_reg_996_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_73_reg_996[6]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_73_reg_996[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_73_reg_996_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_73_reg_996[7]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_73_reg_996[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_74_reg_933_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_74_reg_933[0]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_74_reg_933[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_74_reg_933_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_74_reg_933[4]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_74_reg_933[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_74_reg_933_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_74_reg_933[6]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_74_reg_933[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter10_outpix_val_V_74_reg_933_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter9_outpix_val_V_74_reg_933[7]),
        .Q(ap_phi_reg_pp0_iter10_outpix_val_V_74_reg_933[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter10),
        .I1(ap_enable_reg_pp0_iter12_reg_1),
        .O(ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245[0]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245[1]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245[2]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245[3]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245[4]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245[5]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245[6]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_69_reg_1245[7]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_70_reg_1181_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_70_reg_1181[5]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_70_reg_1181[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_70_reg_1181_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_70_reg_1181[7]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_70_reg_1181[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_71_reg_1117_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_71_reg_1117[0]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_71_reg_1117[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_71_reg_1117_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_71_reg_1117[4]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_71_reg_1117[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_71_reg_1117_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_71_reg_1117[6]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_71_reg_1117[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_71_reg_1117_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_71_reg_1117[7]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_71_reg_1117[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059[0]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059[1]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059[2]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059[3]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059[4]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059[5]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059[6]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_72_reg_1059[7]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_73_reg_996_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_73_reg_996[0]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_73_reg_996[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_73_reg_996_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_73_reg_996[5]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_73_reg_996[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_73_reg_996_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_73_reg_996[6]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_73_reg_996[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_73_reg_996_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_73_reg_996[7]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_73_reg_996[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_74_reg_933_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_74_reg_933[0]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_74_reg_933[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_74_reg_933_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_74_reg_933[4]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_74_reg_933[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_74_reg_933_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_74_reg_933[6]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_74_reg_933[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter11_outpix_val_V_74_reg_933_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter10_outpix_val_V_74_reg_933[7]),
        .Q(ap_phi_reg_pp0_iter11_outpix_val_V_74_reg_933[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter11),
        .I1(ap_enable_reg_pp0_iter12_reg_1),
        .O(ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245[0]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245[1]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245[2]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245[3]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245[4]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245[5]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245[6]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_69_reg_1245[7]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_70_reg_1181_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_70_reg_1181[5]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_70_reg_1181[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_70_reg_1181_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_70_reg_1181[7]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_70_reg_1181[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_71_reg_1117_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_71_reg_1117[0]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_71_reg_1117[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_71_reg_1117_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_71_reg_1117[4]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_71_reg_1117[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_71_reg_1117_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_71_reg_1117[6]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_71_reg_1117[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_71_reg_1117_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_71_reg_1117[7]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_71_reg_1117[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059[0]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059[1]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059[2]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059[3]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059[4]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059[5]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059[6]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_72_reg_1059[7]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_73_reg_996_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_73_reg_996[0]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_73_reg_996[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_73_reg_996_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_73_reg_996[5]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_73_reg_996[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_73_reg_996_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_73_reg_996[6]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_73_reg_996[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_73_reg_996_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_73_reg_996[7]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_73_reg_996[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_74_reg_933_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_74_reg_933[0]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_74_reg_933[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_74_reg_933_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_74_reg_933[4]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_74_reg_933[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_74_reg_933_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_74_reg_933[6]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_74_reg_933[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter12_outpix_val_V_74_reg_933_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter11_outpix_val_V_74_reg_933[7]),
        .Q(ap_phi_reg_pp0_iter12_outpix_val_V_74_reg_933[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[0] 
       (.C(ap_clk),
        .CE(tpgBarSelYuv_u_ce0),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245[0]),
        .Q(\ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[0]_0 ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[1] 
       (.C(ap_clk),
        .CE(tpgBarSelYuv_u_ce0),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245[1]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[2] 
       (.C(ap_clk),
        .CE(tpgBarSelYuv_u_ce0),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245[2]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[3] 
       (.C(ap_clk),
        .CE(tpgBarSelYuv_u_ce0),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245[3]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[4] 
       (.C(ap_clk),
        .CE(tpgBarSelYuv_u_ce0),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245[4]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[5] 
       (.C(ap_clk),
        .CE(tpgBarSelYuv_u_ce0),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245[5]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[6] 
       (.C(ap_clk),
        .CE(tpgBarSelYuv_u_ce0),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245[6]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[7] 
       (.C(ap_clk),
        .CE(tpgBarSelYuv_u_ce0),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_69_reg_1245[7]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_70_reg_1181_reg[5] 
       (.C(ap_clk),
        .CE(tpgBarSelYuv_u_ce0),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_70_reg_1181[5]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_70_reg_1181[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_70_reg_1181_reg[7] 
       (.C(ap_clk),
        .CE(tpgBarSelYuv_u_ce0),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_70_reg_1181[7]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_70_reg_1181[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117_reg[0] 
       (.C(ap_clk),
        .CE(tpgBarSelYuv_u_ce0),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_71_reg_1117[0]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117_reg[4] 
       (.C(ap_clk),
        .CE(tpgBarSelYuv_u_ce0),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_71_reg_1117[4]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117_reg[6] 
       (.C(ap_clk),
        .CE(tpgBarSelYuv_u_ce0),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_71_reg_1117[6]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117_reg[7] 
       (.C(ap_clk),
        .CE(tpgBarSelYuv_u_ce0),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_71_reg_1117[7]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[0] 
       (.C(ap_clk),
        .CE(tpgBarSelYuv_u_ce0),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059[0]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[1] 
       (.C(ap_clk),
        .CE(tpgBarSelYuv_u_ce0),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059[1]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[2] 
       (.C(ap_clk),
        .CE(tpgBarSelYuv_u_ce0),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059[2]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[3] 
       (.C(ap_clk),
        .CE(tpgBarSelYuv_u_ce0),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059[3]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[4] 
       (.C(ap_clk),
        .CE(tpgBarSelYuv_u_ce0),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059[4]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[5] 
       (.C(ap_clk),
        .CE(tpgBarSelYuv_u_ce0),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059[5]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[6] 
       (.C(ap_clk),
        .CE(tpgBarSelYuv_u_ce0),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059[6]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[7] 
       (.C(ap_clk),
        .CE(tpgBarSelYuv_u_ce0),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_72_reg_1059[7]),
        .Q(\ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[7]_0 ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_73_reg_996_reg[0] 
       (.C(ap_clk),
        .CE(tpgBarSelYuv_u_ce0),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_73_reg_996[0]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_73_reg_996[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_73_reg_996_reg[5] 
       (.C(ap_clk),
        .CE(tpgBarSelYuv_u_ce0),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_73_reg_996[5]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_73_reg_996[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_73_reg_996_reg[6] 
       (.C(ap_clk),
        .CE(tpgBarSelYuv_u_ce0),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_73_reg_996[6]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_73_reg_996[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_73_reg_996_reg[7] 
       (.C(ap_clk),
        .CE(tpgBarSelYuv_u_ce0),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_73_reg_996[7]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_73_reg_996[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[0] 
       (.C(ap_clk),
        .CE(tpgBarSelYuv_u_ce0),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_74_reg_933[0]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[4] 
       (.C(ap_clk),
        .CE(tpgBarSelYuv_u_ce0),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_74_reg_933[4]),
        .Q(\ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[6]_0 [0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[6] 
       (.C(ap_clk),
        .CE(tpgBarSelYuv_u_ce0),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_74_reg_933[6]),
        .Q(\ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[6]_0 [1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[7] 
       (.C(ap_clk),
        .CE(tpgBarSelYuv_u_ce0),
        .D(ap_phi_reg_pp0_iter12_outpix_val_V_74_reg_933[7]),
        .Q(ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5CFF5C005CFF5CFF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_6 
       (.I0(ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245[2]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2_0 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_0 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2 ),
        .I5(trunc_ln320_reg_4408[2]),
        .O(\ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[2]_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[3]_i_4 
       (.I0(\zext_ln1032_cast_reg_4013_reg[3]_0 ),
        .I1(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I2(\rampVal_3_loc_0_fu_302_reg[7]_0 [3]),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[3]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_9 
       (.I0(\hdata_new_0_fu_270_reg[7] [4]),
        .I1(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I2(\hdata_loc_0_fu_266_reg[7]_0 [4]),
        .O(\add_ln1488_reg_1244_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_6 
       (.I0(rampStart_load_reg_1167[1]),
        .I1(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I2(\rampVal_3_loc_0_fu_302_reg[7]_0 [5]),
        .O(\rampStart_load_reg_1167_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_7 
       (.I0(\hdata_new_0_fu_270_reg[7] [5]),
        .I1(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I2(\hdata_loc_0_fu_266_reg[7]_0 [5]),
        .O(\add_ln1488_reg_1244_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_8 
       (.I0(\hdata_new_0_fu_270_reg[7] [6]),
        .I1(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I2(\hdata_loc_0_fu_266_reg[7]_0 [6]),
        .O(\add_ln1488_reg_1244_reg[6]_0 ));
  LUT5 #(
    .INIT(32'hA2A2A200)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter13_reg_0),
        .I1(ap_enable_reg_pp0_iter15),
        .I2(bckgndYUV_full_n),
        .I3(srcYUV_empty_n),
        .I4(\x_fu_470[15]_i_4_n_5 ),
        .O(ap_enable_reg_pp0_iter13_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_15 
       (.I0(rampStart_load_reg_1167[3]),
        .I1(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I2(\rampVal_3_loc_0_fu_302_reg[7]_0 [7]),
        .O(\rampStart_load_reg_1167_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_8 
       (.I0(\hdata_new_0_fu_270_reg[7] [7]),
        .I1(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I2(\hdata_loc_0_fu_266_reg[7]_0 [7]),
        .O(\add_ln1488_reg_1244_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(tpgBarSelYuv_y_U_n_14),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_0 [0]),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_0 [1]),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(tpgBarSelYuv_y_U_n_13),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_0 [2]),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_0 [3]),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_0 [4]),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_0 [5]),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[0]_i_3 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_2_n_5 ),
        .I1(outpix_val_V_52_reg_4334_pp0_iter12_reg[0]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_0 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT5 #(
    .INIT(32'hBFFFBBBB)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[0]_i_4 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_6_n_5 ),
        .I1(ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117[0]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter13_reg_1),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[0]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[0]_i_5 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_2_n_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_1 ),
        .I2(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .I3(\gSerie_V_reg_n_5_[21] ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[0]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT5 #(
    .INIT(32'hFFFFBBFB)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_5 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1 ),
        .I1(ap_enable_reg_pp0_iter13_reg_1),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0 ),
        .I3(icmp_ln1592_reg_1249),
        .I4(icmp_ln1592_1_reg_1254),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h0000000020220000)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]_i_4 
       (.I0(trunc_ln320_reg_4408[2]),
        .I1(icmp_ln1592_1_reg_1254),
        .I2(icmp_ln1592_reg_1249),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0 ),
        .I4(ap_enable_reg_pp0_iter13_reg_1),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]_i_6 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_2 ),
        .I1(ap_enable_reg_pp0_iter13_reg_0),
        .I2(ap_enable_reg_pp0_iter12_reg_1),
        .I3(\gSerie_V_reg_n_5_[23] ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h0000000020220000)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_6 
       (.I0(trunc_ln320_reg_4408[3]),
        .I1(icmp_ln1592_1_reg_1254),
        .I2(icmp_ln1592_reg_1249),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0 ),
        .I4(ap_enable_reg_pp0_iter13_reg_1),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_2 
       (.I0(ap_enable_reg_pp0_iter13_reg_1),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_2 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000000020220000)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_7 
       (.I0(trunc_ln320_reg_4408[4]),
        .I1(icmp_ln1592_1_reg_1254),
        .I2(icmp_ln1592_reg_1249),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0 ),
        .I4(ap_enable_reg_pp0_iter13_reg_1),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_8 
       (.I0(ap_enable_reg_pp0_iter13_reg_1),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h0000000020220000)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_9 
       (.I0(trunc_ln320_reg_4408[5]),
        .I1(icmp_ln1592_1_reg_1254),
        .I2(icmp_ln1592_reg_1249),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0 ),
        .I4(ap_enable_reg_pp0_iter13_reg_1),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h0000000020220000)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_4 
       (.I0(trunc_ln320_reg_4408[6]),
        .I1(icmp_ln1592_1_reg_1254),
        .I2(icmp_ln1592_reg_1249),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0 ),
        .I4(ap_enable_reg_pp0_iter13_reg_1),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_6 
       (.I0(ap_enable_reg_pp0_iter13_reg_1),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_2_0 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_4 
       (.I0(ap_enable_reg_pp0_iter13_reg_1),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_2 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_5 
       (.I0(ap_enable_reg_pp0_iter13_reg_1),
        .I1(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_0 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_6 
       (.I0(ap_enable_reg_pp0_iter12_reg_1),
        .I1(ap_enable_reg_pp0_iter13_reg_0),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h0000000020220000)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_8 
       (.I0(\trunc_ln320_reg_4408_reg[7]_0 ),
        .I1(icmp_ln1592_1_reg_1254),
        .I2(icmp_ln1592_reg_1249),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0 ),
        .I4(ap_enable_reg_pp0_iter13_reg_1),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_8_n_5 ));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(grp_tpgPatternTartanColorBars_fu_1413_n_58),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(grp_tpgPatternTartanColorBars_fu_1413_n_57),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(grp_tpgPatternDPColorSquare_fu_1441_n_33),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(tpgBarSelYuv_u_U_n_5),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(grp_tpgPatternDPColorSquare_fu_1441_n_32),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(grp_tpgPatternTartanColorBars_fu_1413_n_56),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(grp_tpgPatternDPColorSquare_fu_1441_n_31),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(grp_tpgPatternTartanColorBars_fu_1413_n_55),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDD0DDFFFFFFFF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_2 
       (.I0(\bSerie_V_reg_n_5_[21] ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_4_n_5 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_6_n_5 ),
        .I3(ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117[0]),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_0 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_0 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h00000000AA020000)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_4 
       (.I0(trunc_ln320_reg_4408[2]),
        .I1(icmp_ln1592_reg_1249),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0 ),
        .I3(icmp_ln1592_1_reg_1254),
        .I4(ap_enable_reg_pp0_iter13_reg_1),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h00000000AA020000)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[3]_i_5 
       (.I0(trunc_ln320_reg_4408[3]),
        .I1(icmp_ln1592_reg_1249),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0 ),
        .I3(icmp_ln1592_1_reg_1254),
        .I4(ap_enable_reg_pp0_iter13_reg_1),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[3]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h00000000AA020000)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_4 
       (.I0(trunc_ln320_reg_4408[4]),
        .I1(icmp_ln1592_reg_1249),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0 ),
        .I3(icmp_ln1592_1_reg_1254),
        .I4(ap_enable_reg_pp0_iter13_reg_1),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_6 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_2 ),
        .I1(ap_enable_reg_pp0_iter13_reg_0),
        .I2(ap_enable_reg_pp0_iter12_reg_1),
        .I3(\bSerie_V_reg_n_5_[25] ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h00000000AA020000)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[5]_i_6 
       (.I0(trunc_ln320_reg_4408[5]),
        .I1(icmp_ln1592_reg_1249),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0 ),
        .I3(icmp_ln1592_1_reg_1254),
        .I4(ap_enable_reg_pp0_iter13_reg_1),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[5]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h00000000AA020000)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[6]_i_4 
       (.I0(trunc_ln320_reg_4408[6]),
        .I1(icmp_ln1592_reg_1249),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0 ),
        .I3(icmp_ln1592_1_reg_1254),
        .I4(ap_enable_reg_pp0_iter13_reg_1),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[6]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h02)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[7]_i_3 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_2_n_5 ),
        .I1(trunc_ln320_3_reg_4429[7]),
        .I2(tmp_15_reg_4424),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[7]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT5 #(
    .INIT(32'hBFBFBFBB)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[7]_i_7 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1 ),
        .I1(ap_enable_reg_pp0_iter13_reg_1),
        .I2(icmp_ln1592_1_reg_1254),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0 ),
        .I4(icmp_ln1592_reg_1249),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[7]_i_7_n_5 ));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(grp_tpgPatternTartanColorBars_fu_1413_n_54),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(grp_tpgPatternTartanColorBars_fu_1413_n_53),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(grp_tpgPatternTartanColorBars_fu_1413_n_52),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(grp_tpgPatternTartanColorBars_fu_1413_n_51),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(grp_tpgPatternDPColorSquare_fu_1441_n_29),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(grp_tpgPatternTartanColorBars_fu_1413_n_50),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(grp_tpgPatternDPColorSquare_fu_1441_n_28),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(grp_tpgPatternTartanColorBars_fu_1413_n_49),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_4 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_0 [0]),
        .I1(\zext_ln1032_cast_reg_4013_reg[0]_0 ),
        .I2(\rampVal_3_loc_0_fu_302_reg[7]_0 [1]),
        .I3(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I4(rampStart_load_reg_1167[0]),
        .O(\rampVal_3_loc_0_fu_302_reg[0] ));
  LUT6 #(
    .INIT(64'hDDD0D0DD00000000)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_6 
       (.I0(outpix_val_V_54_reg_4339_pp0_iter12_reg[1]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_2 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3 ),
        .I3(\add_ln1488_reg_1244_reg[1] ),
        .I4(\add_ln1488_reg_1244_reg[0] ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3_0 ),
        .O(\outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[1]__0_0 ));
  LUT6 #(
    .INIT(64'h5CFF5C005CFF5CFF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_4 
       (.I0(ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059[2]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_2 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_0 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2 ),
        .I5(trunc_ln320_reg_4408[2]),
        .O(\ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hC3AAC35533553355)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_6 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_0 [2]),
        .I1(\zext_ln1032_cast_reg_4013_reg[2]_0 ),
        .I2(rampStart_load_reg_1167[0]),
        .I3(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I4(\rampVal_3_loc_0_fu_302_reg[7]_0 [1]),
        .I5(\rampStart_load_reg_1167_reg[0] ),
        .O(\rampVal_3_loc_0_fu_302_reg[2] ));
  LUT6 #(
    .INIT(64'h3C553CAACCAACCAA)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_8 
       (.I0(\hdata_loc_0_fu_266_reg[7]_0 [2]),
        .I1(\hdata_new_0_fu_270_reg[7] [2]),
        .I2(\hdata_new_0_fu_270_reg[7] [1]),
        .I3(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I4(\hdata_loc_0_fu_266_reg[7]_0 [1]),
        .I5(\add_ln1488_reg_1244_reg[0] ),
        .O(\hdata_loc_0_fu_266_reg[2] ));
  LUT6 #(
    .INIT(64'hE21D1D1D1D1D1D1D)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_6 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_0 [3]),
        .I1(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I2(\zext_ln1032_cast_reg_4013_reg[3]_0 ),
        .I3(\rampStart_load_reg_1167_reg[2] ),
        .I4(\rampStart_load_reg_1167_reg[0] ),
        .I5(\rampStart_load_reg_1167_reg[1] ),
        .O(\rampVal_3_loc_0_fu_302_reg[3] ));
  LUT6 #(
    .INIT(64'h757FF5FF7F7FFFFF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_8 
       (.I0(\add_ln1488_reg_1244_reg[0] ),
        .I1(\hdata_new_0_fu_270_reg[7] [1]),
        .I2(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I3(\hdata_loc_0_fu_266_reg[7]_0 [1]),
        .I4(\hdata_new_0_fu_270_reg[7] [2]),
        .I5(\hdata_loc_0_fu_266_reg[7]_0 [2]),
        .O(\add_ln1488_reg_1244_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_10 
       (.I0(\hdata_loc_0_fu_266_reg[7]_0 [3]),
        .I1(\hdata_new_0_fu_270_reg[7] [3]),
        .I2(\hdata_new_0_fu_270[4]_i_2_n_5 ),
        .I3(\hdata_new_0_fu_270_reg[7] [0]),
        .I4(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I5(\hdata_loc_0_fu_266_reg[7]_0 [0]),
        .O(\hdata_loc_0_fu_266_reg[3] ));
  LUT6 #(
    .INIT(64'h87888777FFFFFFFF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_4 
       (.I0(\rampStart_load_reg_1167_reg[0] ),
        .I1(\rampVal_3_new_0_fu_306[5]_i_2_n_5 ),
        .I2(\zext_ln1032_cast_reg_4013_reg[4]_0 ),
        .I3(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I4(\rampVal_3_loc_0_fu_302_reg[7]_0 [4]),
        .I5(\rampVal_3_new_0_fu_306_reg[0] ),
        .O(\rampStart_load_reg_1167_reg[4] ));
  LUT6 #(
    .INIT(64'hFEAEABFBAAAAAAAA)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_4 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3 ),
        .I1(\hdata_loc_0_fu_266_reg[7]_0 [5]),
        .I2(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I3(\hdata_new_0_fu_270_reg[7] [5]),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_7_n_5 ),
        .I5(\hdata_loc_0_fu_266_reg[0] ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h00000000D7777777)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_5 
       (.I0(\rampVal_3_new_0_fu_306_reg[0] ),
        .I1(\rampStart_load_reg_1167_reg[5] ),
        .I2(\rampVal_3_new_0_fu_306[5]_i_2_n_5 ),
        .I3(\rampStart_load_reg_1167_reg[4]_0 ),
        .I4(\rampStart_load_reg_1167_reg[0] ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_0 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h0C000A0A0C000000)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_7 
       (.I0(\hdata_loc_0_fu_266_reg[7]_0 [4]),
        .I1(\hdata_new_0_fu_270_reg[7] [4]),
        .I2(\add_ln1488_reg_1244_reg[1]_0 ),
        .I3(\hdata_new_0_fu_270_reg[7] [3]),
        .I4(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I5(\hdata_loc_0_fu_266_reg[7]_0 [3]),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hD5D5D57F7F7FD57F)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_5 
       (.I0(\rampVal_3_new_0_fu_306_reg[0] ),
        .I1(\rampVal_3_new_0_fu_306[7]_i_4_n_5 ),
        .I2(\rampStart_load_reg_1167_reg[0] ),
        .I3(\rampVal_3_loc_0_fu_302_reg[7]_0 [6]),
        .I4(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I5(rampStart_load_reg_1167[2]),
        .O(\rampVal_3_loc_0_fu_302_reg[6] ));
  LUT6 #(
    .INIT(64'h08A2080808A2A2A2)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_6 
       (.I0(\hdata_loc_0_fu_266_reg[0] ),
        .I1(\add_ln1488_reg_1244_reg[0] ),
        .I2(\hdata_new_0_fu_270[6]_i_2_n_5 ),
        .I3(\hdata_new_0_fu_270_reg[7] [6]),
        .I4(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I5(\hdata_loc_0_fu_266_reg[7]_0 [6]),
        .O(\add_ln1488_reg_1244_reg[6] ));
  LUT6 #(
    .INIT(64'h4055005515555555)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_2 ),
        .I1(\rampStart_load_reg_1167_reg[0] ),
        .I2(\rampVal_3_new_0_fu_306[7]_i_4_n_5 ),
        .I3(\rampVal_3_new_0_fu_306_reg[0] ),
        .I4(\rampStart_load_reg_1167_reg[6] ),
        .I5(\rampStart_load_reg_1167_reg[7] ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h2A802A2A2A808080)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_8 
       (.I0(\hdata_loc_0_fu_266_reg[0] ),
        .I1(\add_ln1488_reg_1244_reg[0] ),
        .I2(\hdata_new_0_fu_270[7]_i_3_n_5 ),
        .I3(\hdata_new_0_fu_270_reg[7] [7]),
        .I4(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I5(\hdata_loc_0_fu_266_reg[7]_0 [7]),
        .O(\add_ln1488_reg_1244_reg[7] ));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]_0 [0]),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]_0 [1]),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]_0 [2]),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]_0 [3]),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]_0 [4]),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(grp_tpgPatternDPColorSquare_fu_1441_n_23),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]_0 [5]),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(tpgBarSelYuv_y_U_n_5),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDDDDDDD0D0000)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[0]_i_2 
       (.I0(\gSerie_V_reg_n_5_[22] ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_4_n_5 ),
        .I2(ap_phi_reg_pp0_iter13_outpix_val_V_73_reg_996[0]),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_0 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_5_n_5 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_6_n_5 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000000020220000)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[1]_i_4 
       (.I0(trunc_ln320_reg_4408[1]),
        .I1(icmp_ln1592_1_reg_1254),
        .I2(icmp_ln1592_reg_1249),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0 ),
        .I4(ap_enable_reg_pp0_iter13_reg_1),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[1]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_6 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_2 ),
        .I1(ap_enable_reg_pp0_iter13_reg_0),
        .I2(ap_enable_reg_pp0_iter12_reg_1),
        .I3(\gSerie_V_reg_n_5_[26] ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_5 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_2 ),
        .I1(ap_enable_reg_pp0_iter13_reg_0),
        .I2(ap_enable_reg_pp0_iter12_reg_1),
        .I3(\gSerie_V_reg_n_5_[27] ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT5 #(
    .INIT(32'hA0E0E0A0)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_4 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_1 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3 ),
        .I2(ap_enable_reg_pp0_iter13_reg_1),
        .I3(\gSerie_V_reg_n_5_[1] ),
        .I4(tmp_27_fu_3102_p3),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_4_n_5 ));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(grp_tpgPatternTartanColorBars_fu_1413_n_48),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(grp_tpgPatternTartanColorBars_fu_1413_n_47),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(grp_tpgPatternDPColorSquare_fu_1441_n_17),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(grp_tpgPatternDPColorSquare_fu_1441_n_16),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(grp_tpgPatternDPColorSquare_fu_1441_n_15),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(grp_tpgPatternDPColorSquare_fu_1441_n_14),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(grp_tpgPatternDPColorSquare_fu_1441_n_13),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(grp_tpgPatternTartanColorBars_fu_1413_n_46),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDDDDDDD0D0000)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[0]_i_2 
       (.I0(\bSerie_V_reg_n_5_[22] ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_4_n_5 ),
        .I2(ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933[0]),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_0 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[7]_i_7_n_5 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_6_n_5 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h00000000AA020000)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[1]_i_4 
       (.I0(trunc_ln320_reg_4408[1]),
        .I1(icmp_ln1592_reg_1249),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0 ),
        .I3(icmp_ln1592_1_reg_1254),
        .I4(ap_enable_reg_pp0_iter13_reg_1),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[1]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_4 
       (.I0(ap_enable_reg_pp0_iter12_reg_1),
        .I1(ap_enable_reg_pp0_iter13_reg_0),
        .I2(\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0 [1]),
        .I3(\ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[4]_0 ),
        .I4(\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0 [0]),
        .I5(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_0 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT2 #(
    .INIT(4'hD)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_7 
       (.I0(ap_enable_reg_pp0_iter13_reg_1),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_0 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_2 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_2_n_5 ),
        .I1(trunc_ln320_6_reg_4439[7]),
        .I2(tmp_21_reg_4434),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT4 #(
    .INIT(16'h6000)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_5 
       (.I0(tmp_29_fu_3150_p3),
        .I1(\bSerie_V_reg_n_5_[1] ),
        .I2(ap_enable_reg_pp0_iter13_reg_1),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h0EFF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_7 
       (.I0(icmp_ln1592_reg_1249),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0 ),
        .I2(icmp_ln1592_1_reg_1254),
        .I3(\trunc_ln320_reg_4408_reg[7]_0 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_7_n_5 ));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(grp_tpgPatternTartanColorBars_fu_1413_n_45),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(grp_tpgPatternDPColorSquare_fu_1441_n_10),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(grp_tpgPatternDPColorSquare_fu_1441_n_9),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(grp_tpgPatternTartanColorBars_fu_1413_n_44),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(grp_tpgPatternDPColorSquare_fu_1441_n_8),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(grp_tpgPatternTartanColorBars_fu_1413_n_43),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(grp_tpgPatternTartanColorBars_fu_1413_n_42),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter13_reg_1),
        .D(grp_tpgPatternTartanColorBars_fu_1413_n_41),
        .Q(ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[1]_i_1 
       (.I0(rampStart_load_reg_1167[0]),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_1 ),
        .O(\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[5]_i_1 
       (.I0(rampStart_load_reg_1167[1]),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_1 ),
        .O(\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[5]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[4]_0 [0]),
        .Q(ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[0]),
        .R(1'b0));
  FDSE \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[1]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[1]),
        .S(\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[4]_0 [1]),
        .Q(ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181),
        .D(ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_12450_in),
        .Q(ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[4]_0 [2]),
        .Q(ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]),
        .R(1'b0));
  FDSE \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[5]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[5]),
        .S(\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[7]_0 ));
  FDSE \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[6]),
        .S(\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[7]_0 ));
  FDSE \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]),
        .S(\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[7]_0 [0]),
        .Q(\ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[7]_0 [1]),
        .Q(\ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[0]_0 ),
        .Q(\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[7]_0 ),
        .Q(\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[0]_0 ),
        .Q(\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[0] ),
        .R(1'b0));
  FDSE \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[1]_i_1_n_5 ),
        .Q(\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[1] ),
        .S(\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[2]_0 ),
        .Q(\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[3]_0 ),
        .Q(\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[4]_0 ),
        .Q(\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[4] ),
        .R(1'b0));
  FDSE \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[5]_i_1_n_5 ),
        .Q(\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[5] ),
        .S(\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0 ));
  FDSE \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[6] ),
        .S(\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0 ));
  FDSE \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[7] ),
        .S(\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996_reg[6]_0 [0]),
        .Q(ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996_reg[6]_0 [1]),
        .Q(ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996_reg[6]_0 [2]),
        .Q(ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181),
        .D(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q(ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[7]_0 [0]),
        .Q(ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181),
        .D(flow_control_loop_pipe_sequential_init_U_n_159),
        .Q(ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181),
        .D(flow_control_loop_pipe_sequential_init_U_n_158),
        .Q(ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[7]_0 [1]),
        .Q(ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter12_reg_1),
        .O(ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[0]),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[1]),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[2]),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[3]),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[4]),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[5]),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[6]),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245[7]),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_70_reg_1181_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg_n_5_[5] ),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_70_reg_1181[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_70_reg_1181_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg_n_5_[7] ),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_70_reg_1181[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_71_reg_1117_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg_n_5_[0] ),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_71_reg_1117[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_71_reg_1117_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg_n_5_[4] ),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_71_reg_1117[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_71_reg_1117_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg_n_5_[6] ),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_71_reg_1117[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_71_reg_1117_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg_n_5_[7] ),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_71_reg_1117[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[0] ),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[1] ),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[2] ),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[3] ),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[4] ),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[5] ),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[6] ),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450),
        .D(\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg_n_5_[7] ),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_73_reg_996_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996[0]),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_73_reg_996[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_73_reg_996_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996[5]),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_73_reg_996[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_73_reg_996_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996[6]),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_73_reg_996[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_73_reg_996_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996[7]),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_73_reg_996[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_74_reg_933_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933[0]),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_74_reg_933[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_74_reg_933_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933[4]),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_74_reg_933[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_74_reg_933_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933[6]),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_74_reg_933[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_outpix_val_V_74_reg_933_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933[7]),
        .Q(ap_phi_reg_pp0_iter2_outpix_val_V_74_reg_933[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245_reg[0] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_ce0),
        .D(ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245[0]),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245_reg[1] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_ce0),
        .D(ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245[1]),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245_reg[2] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_ce0),
        .D(ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245[2]),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245_reg[3] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_ce0),
        .D(ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245[3]),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245_reg[4] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_ce0),
        .D(ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245[4]),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245_reg[5] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_ce0),
        .D(ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245[5]),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245_reg[6] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_ce0),
        .D(ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245[6]),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245_reg[7] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_ce0),
        .D(ap_phi_reg_pp0_iter2_outpix_val_V_69_reg_1245[7]),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_70_reg_1181_reg[5] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_ce0),
        .D(ap_phi_reg_pp0_iter2_outpix_val_V_70_reg_1181[5]),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_70_reg_1181[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_70_reg_1181_reg[7] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_ce0),
        .D(ap_phi_reg_pp0_iter2_outpix_val_V_70_reg_1181[7]),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_70_reg_1181[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_71_reg_1117_reg[0] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_ce0),
        .D(ap_phi_reg_pp0_iter2_outpix_val_V_71_reg_1117[0]),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_71_reg_1117[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_71_reg_1117_reg[4] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_ce0),
        .D(ap_phi_reg_pp0_iter2_outpix_val_V_71_reg_1117[4]),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_71_reg_1117[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_71_reg_1117_reg[6] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_ce0),
        .D(ap_phi_reg_pp0_iter2_outpix_val_V_71_reg_1117[6]),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_71_reg_1117[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_71_reg_1117_reg[7] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_ce0),
        .D(ap_phi_reg_pp0_iter2_outpix_val_V_71_reg_1117[7]),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_71_reg_1117[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059_reg[0] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_ce0),
        .D(ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059[0]),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059_reg[1] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_ce0),
        .D(ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059[1]),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059_reg[2] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_ce0),
        .D(ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059[2]),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059_reg[3] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_ce0),
        .D(ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059[3]),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059_reg[4] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_ce0),
        .D(ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059[4]),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059_reg[5] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_ce0),
        .D(ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059[5]),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059_reg[6] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_ce0),
        .D(ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059[6]),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059_reg[7] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_ce0),
        .D(ap_phi_reg_pp0_iter2_outpix_val_V_72_reg_1059[7]),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_73_reg_996_reg[0] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_ce0),
        .D(ap_phi_reg_pp0_iter2_outpix_val_V_73_reg_996[0]),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_73_reg_996[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_73_reg_996_reg[5] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_ce0),
        .D(ap_phi_reg_pp0_iter2_outpix_val_V_73_reg_996[5]),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_73_reg_996[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_73_reg_996_reg[6] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_ce0),
        .D(ap_phi_reg_pp0_iter2_outpix_val_V_73_reg_996[6]),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_73_reg_996[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_73_reg_996_reg[7] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_ce0),
        .D(ap_phi_reg_pp0_iter2_outpix_val_V_73_reg_996[7]),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_73_reg_996[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_74_reg_933_reg[0] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_ce0),
        .D(ap_phi_reg_pp0_iter2_outpix_val_V_74_reg_933[0]),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_74_reg_933[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_74_reg_933_reg[4] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_ce0),
        .D(ap_phi_reg_pp0_iter2_outpix_val_V_74_reg_933[4]),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_74_reg_933[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_74_reg_933_reg[6] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_ce0),
        .D(ap_phi_reg_pp0_iter2_outpix_val_V_74_reg_933[6]),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_74_reg_933[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_outpix_val_V_74_reg_933_reg[7] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_ce0),
        .D(ap_phi_reg_pp0_iter2_outpix_val_V_74_reg_933[7]),
        .Q(ap_phi_reg_pp0_iter3_outpix_val_V_74_reg_933[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_enable_reg_pp0_iter12_reg_1),
        .O(ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245[0]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245[1]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245[2]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245[3]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245[4]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245[5]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245[6]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_69_reg_1245[7]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_70_reg_1181_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_70_reg_1181[5]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_70_reg_1181[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_70_reg_1181_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_70_reg_1181[7]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_70_reg_1181[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_71_reg_1117_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_71_reg_1117[0]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_71_reg_1117[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_71_reg_1117_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_71_reg_1117[4]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_71_reg_1117[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_71_reg_1117_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_71_reg_1117[6]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_71_reg_1117[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_71_reg_1117_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_71_reg_1117[7]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_71_reg_1117[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059[0]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059[1]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059[2]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059[3]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059[4]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059[5]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059[6]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_72_reg_1059[7]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_73_reg_996_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_73_reg_996[0]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_73_reg_996[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_73_reg_996_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_73_reg_996[5]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_73_reg_996[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_73_reg_996_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_73_reg_996[6]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_73_reg_996[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_73_reg_996_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_73_reg_996[7]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_73_reg_996[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_74_reg_933_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_74_reg_933[0]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_74_reg_933[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_74_reg_933_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_74_reg_933[4]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_74_reg_933[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_74_reg_933_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_74_reg_933[6]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_74_reg_933[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_outpix_val_V_74_reg_933_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter3_outpix_val_V_74_reg_933[7]),
        .Q(ap_phi_reg_pp0_iter4_outpix_val_V_74_reg_933[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(ap_enable_reg_pp0_iter12_reg_1),
        .O(ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245[0]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245[1]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245[2]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245[3]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245[4]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245[5]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245[6]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_69_reg_1245[7]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_70_reg_1181_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_70_reg_1181[5]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_70_reg_1181[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_70_reg_1181_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_70_reg_1181[7]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_70_reg_1181[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_71_reg_1117_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_71_reg_1117[0]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_71_reg_1117[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_71_reg_1117_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_71_reg_1117[4]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_71_reg_1117[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_71_reg_1117_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_71_reg_1117[6]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_71_reg_1117[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_71_reg_1117_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_71_reg_1117[7]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_71_reg_1117[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059[0]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059[1]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059[2]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059[3]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059[4]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059[5]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059[6]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_72_reg_1059[7]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_73_reg_996_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_73_reg_996[0]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_73_reg_996[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_73_reg_996_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_73_reg_996[5]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_73_reg_996[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_73_reg_996_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_73_reg_996[6]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_73_reg_996[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_73_reg_996_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_73_reg_996[7]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_73_reg_996[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_74_reg_933_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_74_reg_933[0]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_74_reg_933[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_74_reg_933_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_74_reg_933[4]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_74_reg_933[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_74_reg_933_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_74_reg_933[6]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_74_reg_933[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_outpix_val_V_74_reg_933_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter4_outpix_val_V_74_reg_933[7]),
        .Q(ap_phi_reg_pp0_iter5_outpix_val_V_74_reg_933[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(ap_enable_reg_pp0_iter12_reg_1),
        .O(ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245[0]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245[1]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245[2]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245[3]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245[4]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245[5]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245[6]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_69_reg_1245[7]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_70_reg_1181_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_70_reg_1181[5]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_70_reg_1181[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_70_reg_1181_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_70_reg_1181[7]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_70_reg_1181[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_71_reg_1117_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_71_reg_1117[0]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_71_reg_1117[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_71_reg_1117_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_71_reg_1117[4]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_71_reg_1117[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_71_reg_1117_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_71_reg_1117[6]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_71_reg_1117[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_71_reg_1117_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_71_reg_1117[7]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_71_reg_1117[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059[0]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059[1]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059[2]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059[3]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059[4]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059[5]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059[6]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_72_reg_1059[7]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_73_reg_996_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_73_reg_996[0]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_73_reg_996[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_73_reg_996_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_73_reg_996[5]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_73_reg_996[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_73_reg_996_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_73_reg_996[6]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_73_reg_996[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_73_reg_996_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_73_reg_996[7]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_73_reg_996[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_74_reg_933_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_74_reg_933[0]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_74_reg_933[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_74_reg_933_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_74_reg_933[4]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_74_reg_933[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_74_reg_933_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_74_reg_933[6]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_74_reg_933[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter6_outpix_val_V_74_reg_933_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter5_outpix_val_V_74_reg_933[7]),
        .Q(ap_phi_reg_pp0_iter6_outpix_val_V_74_reg_933[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter6),
        .I1(ap_enable_reg_pp0_iter12_reg_1),
        .O(ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245[0]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245[1]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245[2]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245[3]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245[4]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245[5]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245[6]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_69_reg_1245[7]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_70_reg_1181_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_70_reg_1181[5]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_70_reg_1181[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_70_reg_1181_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_70_reg_1181[7]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_70_reg_1181[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_71_reg_1117_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_71_reg_1117[0]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_71_reg_1117[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_71_reg_1117_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_71_reg_1117[4]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_71_reg_1117[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_71_reg_1117_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_71_reg_1117[6]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_71_reg_1117[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_71_reg_1117_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_71_reg_1117[7]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_71_reg_1117[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059[0]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059[1]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059[2]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059[3]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059[4]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059[5]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059[6]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_72_reg_1059[7]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_73_reg_996_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_73_reg_996[0]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_73_reg_996[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_73_reg_996_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_73_reg_996[5]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_73_reg_996[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_73_reg_996_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_73_reg_996[6]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_73_reg_996[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_73_reg_996_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_73_reg_996[7]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_73_reg_996[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_74_reg_933_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_74_reg_933[0]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_74_reg_933[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_74_reg_933_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_74_reg_933[4]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_74_reg_933[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_74_reg_933_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_74_reg_933[6]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_74_reg_933[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter7_outpix_val_V_74_reg_933_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter6_outpix_val_V_74_reg_933[7]),
        .Q(ap_phi_reg_pp0_iter7_outpix_val_V_74_reg_933[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter7),
        .I1(ap_enable_reg_pp0_iter12_reg_1),
        .O(ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245[0]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245[1]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245[2]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245[3]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245[4]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245[5]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245[6]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_69_reg_1245[7]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_70_reg_1181_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_70_reg_1181[5]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_70_reg_1181[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_70_reg_1181_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_70_reg_1181[7]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_70_reg_1181[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_71_reg_1117_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_71_reg_1117[0]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_71_reg_1117[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_71_reg_1117_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_71_reg_1117[4]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_71_reg_1117[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_71_reg_1117_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_71_reg_1117[6]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_71_reg_1117[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_71_reg_1117_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_71_reg_1117[7]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_71_reg_1117[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059[0]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059[1]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059[2]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059[3]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059[4]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059[5]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059[6]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_72_reg_1059[7]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_73_reg_996_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_73_reg_996[0]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_73_reg_996[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_73_reg_996_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_73_reg_996[5]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_73_reg_996[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_73_reg_996_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_73_reg_996[6]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_73_reg_996[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_73_reg_996_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_73_reg_996[7]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_73_reg_996[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_74_reg_933_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_74_reg_933[0]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_74_reg_933[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_74_reg_933_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_74_reg_933[4]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_74_reg_933[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_74_reg_933_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_74_reg_933[6]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_74_reg_933[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter8_outpix_val_V_74_reg_933_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_12450),
        .D(ap_phi_reg_pp0_iter7_outpix_val_V_74_reg_933[7]),
        .Q(ap_phi_reg_pp0_iter8_outpix_val_V_74_reg_933[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245_reg[0] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_ce0),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245[0]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245_reg[1] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_ce0),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245[1]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245_reg[2] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_ce0),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245[2]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245_reg[3] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_ce0),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245[3]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245_reg[4] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_ce0),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245[4]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245_reg[5] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_ce0),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245[5]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245_reg[6] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_ce0),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245[6]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245_reg[7] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_ce0),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_69_reg_1245[7]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_69_reg_1245[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_70_reg_1181_reg[5] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_ce0),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_70_reg_1181[5]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_70_reg_1181[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_70_reg_1181_reg[7] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_ce0),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_70_reg_1181[7]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_70_reg_1181[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_71_reg_1117_reg[0] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_ce0),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_71_reg_1117[0]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_71_reg_1117[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_71_reg_1117_reg[4] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_ce0),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_71_reg_1117[4]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_71_reg_1117[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_71_reg_1117_reg[6] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_ce0),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_71_reg_1117[6]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_71_reg_1117[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_71_reg_1117_reg[7] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_ce0),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_71_reg_1117[7]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_71_reg_1117[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059_reg[0] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_ce0),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059[0]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059_reg[1] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_ce0),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059[1]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059_reg[2] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_ce0),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059[2]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059_reg[3] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_ce0),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059[3]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059_reg[4] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_ce0),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059[4]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059_reg[5] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_ce0),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059[5]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059_reg[6] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_ce0),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059[6]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059_reg[7] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_ce0),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_72_reg_1059[7]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_72_reg_1059[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_73_reg_996_reg[0] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_ce0),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_73_reg_996[0]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_73_reg_996[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_73_reg_996_reg[5] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_ce0),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_73_reg_996[5]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_73_reg_996[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_73_reg_996_reg[6] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_ce0),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_73_reg_996[6]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_73_reg_996[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_73_reg_996_reg[7] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_ce0),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_73_reg_996[7]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_73_reg_996[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_74_reg_933_reg[0] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_ce0),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_74_reg_933[0]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_74_reg_933[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_74_reg_933_reg[4] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_ce0),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_74_reg_933[4]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_74_reg_933[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_74_reg_933_reg[6] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_ce0),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_74_reg_933[6]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_74_reg_933[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter9_outpix_val_V_74_reg_933_reg[7] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_ce0),
        .D(ap_phi_reg_pp0_iter8_outpix_val_V_74_reg_933[7]),
        .Q(ap_phi_reg_pp0_iter9_outpix_val_V_74_reg_933[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \bSerie_V[26]_i_1 
       (.I0(\bSerie_V_reg_n_5_[0] ),
        .I1(\bSerie_V_reg[3]__0_n_5 ),
        .O(xor_ln1543_2_fu_2994_p2));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bSerie_V[27]_i_1 
       (.I0(\bSerie_V_reg_n_5_[1] ),
        .I1(tmp_29_fu_3150_p3),
        .O(xor_ln1543_5_fu_3176_p2));
  FDRE #(
    .INIT(1'b1)) 
    \bSerie_V_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .D(\bSerie_V_reg_n_5_[2] ),
        .Q(\bSerie_V_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \bSerie_V_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .D(\bSerie_V_reg[3]__0_n_5 ),
        .Q(\bSerie_V_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_V_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .D(\bSerie_V_reg_n_5_[23] ),
        .Q(\bSerie_V_reg_n_5_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_V_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .D(\bSerie_V_reg_n_5_[24] ),
        .Q(\bSerie_V_reg_n_5_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_V_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .D(\bSerie_V_reg_n_5_[25] ),
        .Q(\bSerie_V_reg_n_5_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_V_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .D(\bSerie_V_reg_n_5_[26] ),
        .Q(\bSerie_V_reg_n_5_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_V_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .D(\bSerie_V_reg_n_5_[27] ),
        .Q(\bSerie_V_reg_n_5_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_V_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .D(xor_ln1543_2_fu_2994_p2),
        .Q(\bSerie_V_reg_n_5_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_V_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .D(xor_ln1543_5_fu_3176_p2),
        .Q(\bSerie_V_reg_n_5_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \bSerie_V_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .D(tmp_29_fu_3150_p3),
        .Q(\bSerie_V_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \bSerie_V_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .D(\bSerie_V_reg[5]_srl8_n_5 ),
        .Q(\bSerie_V_reg[3]__0_n_5 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \bSerie_V_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .D(\bSerie_V_reg[6]_srl8_n_5 ),
        .Q(tmp_29_fu_3150_p3),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/bSerie_V_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/bSerie_V_reg[5]_srl8 " *) 
  SRL16E #(
    .INIT(16'h000F)) 
    \bSerie_V_reg[5]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .CLK(ap_clk),
        .D(\bSerie_V_reg_n_5_[21] ),
        .Q(\bSerie_V_reg[5]_srl8_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/bSerie_V_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/bSerie_V_reg[6]_srl8 " *) 
  SRL16E #(
    .INIT(16'h001E)) 
    \bSerie_V_reg[6]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .CLK(ap_clk),
        .D(\bSerie_V_reg_n_5_[22] ),
        .Q(\bSerie_V_reg[6]_srl8_n_5 ));
  FDRE \b_1_reg_4228_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_1_reg_4228_reg_n_5_[0] ),
        .Q(zext_ln1258_2_fu_2214_p1[7]),
        .R(1'b0));
  FDRE \b_1_reg_4228_pp0_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_1_reg_4228_reg_n_5_[1] ),
        .Q(zext_ln1258_2_fu_2214_p1[8]),
        .R(1'b0));
  FDRE \b_1_reg_4228_pp0_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_1_reg_4228_reg_n_5_[2] ),
        .Q(zext_ln1258_2_fu_2214_p1[9]),
        .R(1'b0));
  FDRE \b_1_reg_4228_pp0_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_1_reg_4228_reg_n_5_[3] ),
        .Q(zext_ln1258_2_fu_2214_p1[10]),
        .R(1'b0));
  FDRE \b_1_reg_4228_pp0_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_1_reg_4228_reg_n_5_[4] ),
        .Q(zext_ln1258_2_fu_2214_p1[11]),
        .R(1'b0));
  FDRE \b_1_reg_4228_pp0_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_1_reg_4228_reg_n_5_[5] ),
        .Q(zext_ln1258_2_fu_2214_p1[12]),
        .R(1'b0));
  FDRE \b_1_reg_4228_pp0_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_1_reg_4228_reg_n_5_[6] ),
        .Q(zext_ln1258_2_fu_2214_p1[13]),
        .R(1'b0));
  FDRE \b_1_reg_4228_pp0_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_1_reg_4228_reg_n_5_[7] ),
        .Q(zext_ln1258_2_fu_2214_p1[14]),
        .R(1'b0));
  FDRE \b_1_reg_4228_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1258_2_fu_2214_p1[7]),
        .Q(b_1_reg_4228_pp0_iter6_reg[0]),
        .R(1'b0));
  FDRE \b_1_reg_4228_pp0_iter6_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1258_2_fu_2214_p1[8]),
        .Q(b_1_reg_4228_pp0_iter6_reg[1]),
        .R(1'b0));
  FDRE \b_1_reg_4228_pp0_iter6_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1258_2_fu_2214_p1[9]),
        .Q(b_1_reg_4228_pp0_iter6_reg[2]),
        .R(1'b0));
  FDRE \b_1_reg_4228_pp0_iter6_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1258_2_fu_2214_p1[10]),
        .Q(b_1_reg_4228_pp0_iter6_reg[3]),
        .R(1'b0));
  FDRE \b_1_reg_4228_pp0_iter6_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1258_2_fu_2214_p1[11]),
        .Q(b_1_reg_4228_pp0_iter6_reg[4]),
        .R(1'b0));
  FDRE \b_1_reg_4228_pp0_iter6_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1258_2_fu_2214_p1[12]),
        .Q(b_1_reg_4228_pp0_iter6_reg[5]),
        .R(1'b0));
  FDRE \b_1_reg_4228_pp0_iter6_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1258_2_fu_2214_p1[13]),
        .Q(b_1_reg_4228_pp0_iter6_reg[6]),
        .R(1'b0));
  FDRE \b_1_reg_4228_pp0_iter6_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1258_2_fu_2214_p1[14]),
        .Q(b_1_reg_4228_pp0_iter6_reg[7]),
        .R(1'b0));
  FDRE \b_1_reg_4228_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_1_reg_4228_pp0_iter6_reg[0]),
        .Q(b_1_reg_4228_pp0_iter7_reg[0]),
        .R(1'b0));
  FDRE \b_1_reg_4228_pp0_iter7_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_1_reg_4228_pp0_iter6_reg[1]),
        .Q(b_1_reg_4228_pp0_iter7_reg[1]),
        .R(1'b0));
  FDRE \b_1_reg_4228_pp0_iter7_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_1_reg_4228_pp0_iter6_reg[2]),
        .Q(b_1_reg_4228_pp0_iter7_reg[2]),
        .R(1'b0));
  FDRE \b_1_reg_4228_pp0_iter7_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_1_reg_4228_pp0_iter6_reg[3]),
        .Q(b_1_reg_4228_pp0_iter7_reg[3]),
        .R(1'b0));
  FDRE \b_1_reg_4228_pp0_iter7_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_1_reg_4228_pp0_iter6_reg[4]),
        .Q(b_1_reg_4228_pp0_iter7_reg[4]),
        .R(1'b0));
  FDRE \b_1_reg_4228_pp0_iter7_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_1_reg_4228_pp0_iter6_reg[5]),
        .Q(b_1_reg_4228_pp0_iter7_reg[5]),
        .R(1'b0));
  FDRE \b_1_reg_4228_pp0_iter7_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_1_reg_4228_pp0_iter6_reg[6]),
        .Q(b_1_reg_4228_pp0_iter7_reg[6]),
        .R(1'b0));
  FDRE \b_1_reg_4228_pp0_iter7_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_1_reg_4228_pp0_iter6_reg[7]),
        .Q(b_1_reg_4228_pp0_iter7_reg[7]),
        .R(1'b0));
  FDSE \b_1_reg_4228_reg[0] 
       (.C(ap_clk),
        .CE(b_1_reg_42280),
        .D(q0_reg[0]),
        .Q(\b_1_reg_4228_reg_n_5_[0] ),
        .S(b_1_reg_4228));
  FDSE \b_1_reg_4228_reg[1] 
       (.C(ap_clk),
        .CE(b_1_reg_42280),
        .D(q0_reg[1]),
        .Q(\b_1_reg_4228_reg_n_5_[1] ),
        .S(b_1_reg_4228));
  FDSE \b_1_reg_4228_reg[2] 
       (.C(ap_clk),
        .CE(b_1_reg_42280),
        .D(q0_reg[2]),
        .Q(\b_1_reg_4228_reg_n_5_[2] ),
        .S(b_1_reg_4228));
  FDSE \b_1_reg_4228_reg[3] 
       (.C(ap_clk),
        .CE(b_1_reg_42280),
        .D(q0_reg[3]),
        .Q(\b_1_reg_4228_reg_n_5_[3] ),
        .S(b_1_reg_4228));
  FDSE \b_1_reg_4228_reg[4] 
       (.C(ap_clk),
        .CE(b_1_reg_42280),
        .D(q0_reg[4]),
        .Q(\b_1_reg_4228_reg_n_5_[4] ),
        .S(b_1_reg_4228));
  FDSE \b_1_reg_4228_reg[5] 
       (.C(ap_clk),
        .CE(b_1_reg_42280),
        .D(q0_reg[5]),
        .Q(\b_1_reg_4228_reg_n_5_[5] ),
        .S(b_1_reg_4228));
  FDSE \b_1_reg_4228_reg[6] 
       (.C(ap_clk),
        .CE(b_1_reg_42280),
        .D(q0_reg[6]),
        .Q(\b_1_reg_4228_reg_n_5_[6] ),
        .S(b_1_reg_4228));
  FDSE \b_1_reg_4228_reg[7] 
       (.C(ap_clk),
        .CE(b_1_reg_42280),
        .D(xor_ln1244_1_fu_2054_p2),
        .Q(\b_1_reg_4228_reg_n_5_[7] ),
        .S(b_1_reg_4228));
  LUT4 #(
    .INIT(16'h0400)) 
    \b_reg_4216[7]_i_2 
       (.I0(ap_enable_reg_pp0_iter12_reg_1),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0 [0]),
        .I2(q4_reg_1),
        .I3(icmp_ln520_reg_4037_pp0_iter3_reg),
        .O(b_1_reg_42280));
  FDRE \b_reg_4216_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_4216_reg_n_5_[0] ),
        .Q(zext_ln1258_fu_2138_p1[7]),
        .R(1'b0));
  FDRE \b_reg_4216_pp0_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_4216_reg_n_5_[1] ),
        .Q(zext_ln1258_fu_2138_p1[8]),
        .R(1'b0));
  FDRE \b_reg_4216_pp0_iter5_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_4216_reg_n_5_[2] ),
        .Q(zext_ln1258_fu_2138_p1[9]),
        .R(1'b0));
  FDRE \b_reg_4216_pp0_iter5_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_4216_reg_n_5_[3] ),
        .Q(zext_ln1258_fu_2138_p1[10]),
        .R(1'b0));
  FDRE \b_reg_4216_pp0_iter5_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_4216_reg_n_5_[4] ),
        .Q(zext_ln1258_fu_2138_p1[11]),
        .R(1'b0));
  FDRE \b_reg_4216_pp0_iter5_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_4216_reg_n_5_[5] ),
        .Q(zext_ln1258_fu_2138_p1[12]),
        .R(1'b0));
  FDRE \b_reg_4216_pp0_iter5_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_4216_reg_n_5_[6] ),
        .Q(zext_ln1258_fu_2138_p1[13]),
        .R(1'b0));
  FDRE \b_reg_4216_pp0_iter5_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\b_reg_4216_reg_n_5_[7] ),
        .Q(zext_ln1258_fu_2138_p1[14]),
        .R(1'b0));
  FDRE \b_reg_4216_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1258_fu_2138_p1[7]),
        .Q(b_reg_4216_pp0_iter6_reg[0]),
        .R(1'b0));
  FDRE \b_reg_4216_pp0_iter6_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1258_fu_2138_p1[8]),
        .Q(b_reg_4216_pp0_iter6_reg[1]),
        .R(1'b0));
  FDRE \b_reg_4216_pp0_iter6_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1258_fu_2138_p1[9]),
        .Q(b_reg_4216_pp0_iter6_reg[2]),
        .R(1'b0));
  FDRE \b_reg_4216_pp0_iter6_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1258_fu_2138_p1[10]),
        .Q(b_reg_4216_pp0_iter6_reg[3]),
        .R(1'b0));
  FDRE \b_reg_4216_pp0_iter6_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1258_fu_2138_p1[11]),
        .Q(b_reg_4216_pp0_iter6_reg[4]),
        .R(1'b0));
  FDRE \b_reg_4216_pp0_iter6_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1258_fu_2138_p1[12]),
        .Q(b_reg_4216_pp0_iter6_reg[5]),
        .R(1'b0));
  FDRE \b_reg_4216_pp0_iter6_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1258_fu_2138_p1[13]),
        .Q(b_reg_4216_pp0_iter6_reg[6]),
        .R(1'b0));
  FDRE \b_reg_4216_pp0_iter6_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln1258_fu_2138_p1[14]),
        .Q(b_reg_4216_pp0_iter6_reg[7]),
        .R(1'b0));
  FDRE \b_reg_4216_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_4216_pp0_iter6_reg[0]),
        .Q(b_reg_4216_pp0_iter7_reg[0]),
        .R(1'b0));
  FDRE \b_reg_4216_pp0_iter7_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_4216_pp0_iter6_reg[1]),
        .Q(b_reg_4216_pp0_iter7_reg[1]),
        .R(1'b0));
  FDRE \b_reg_4216_pp0_iter7_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_4216_pp0_iter6_reg[2]),
        .Q(b_reg_4216_pp0_iter7_reg[2]),
        .R(1'b0));
  FDRE \b_reg_4216_pp0_iter7_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_4216_pp0_iter6_reg[3]),
        .Q(b_reg_4216_pp0_iter7_reg[3]),
        .R(1'b0));
  FDRE \b_reg_4216_pp0_iter7_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_4216_pp0_iter6_reg[4]),
        .Q(b_reg_4216_pp0_iter7_reg[4]),
        .R(1'b0));
  FDRE \b_reg_4216_pp0_iter7_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_4216_pp0_iter6_reg[5]),
        .Q(b_reg_4216_pp0_iter7_reg[5]),
        .R(1'b0));
  FDRE \b_reg_4216_pp0_iter7_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_4216_pp0_iter6_reg[6]),
        .Q(b_reg_4216_pp0_iter7_reg[6]),
        .R(1'b0));
  FDRE \b_reg_4216_pp0_iter7_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(b_reg_4216_pp0_iter6_reg[7]),
        .Q(b_reg_4216_pp0_iter7_reg[7]),
        .R(1'b0));
  FDSE \b_reg_4216_reg[0] 
       (.C(ap_clk),
        .CE(b_1_reg_42280),
        .D(q1_reg[0]),
        .Q(\b_reg_4216_reg_n_5_[0] ),
        .S(b_reg_4216));
  FDSE \b_reg_4216_reg[1] 
       (.C(ap_clk),
        .CE(b_1_reg_42280),
        .D(q1_reg[1]),
        .Q(\b_reg_4216_reg_n_5_[1] ),
        .S(b_reg_4216));
  FDSE \b_reg_4216_reg[2] 
       (.C(ap_clk),
        .CE(b_1_reg_42280),
        .D(q1_reg[2]),
        .Q(\b_reg_4216_reg_n_5_[2] ),
        .S(b_reg_4216));
  FDSE \b_reg_4216_reg[3] 
       (.C(ap_clk),
        .CE(b_1_reg_42280),
        .D(q1_reg[3]),
        .Q(\b_reg_4216_reg_n_5_[3] ),
        .S(b_reg_4216));
  FDSE \b_reg_4216_reg[4] 
       (.C(ap_clk),
        .CE(b_1_reg_42280),
        .D(q1_reg[4]),
        .Q(\b_reg_4216_reg_n_5_[4] ),
        .S(b_reg_4216));
  FDSE \b_reg_4216_reg[5] 
       (.C(ap_clk),
        .CE(b_1_reg_42280),
        .D(q1_reg[5]),
        .Q(\b_reg_4216_reg_n_5_[5] ),
        .S(b_reg_4216));
  FDSE \b_reg_4216_reg[6] 
       (.C(ap_clk),
        .CE(b_1_reg_42280),
        .D(q1_reg[6]),
        .Q(\b_reg_4216_reg_n_5_[6] ),
        .S(b_reg_4216));
  FDSE \b_reg_4216_reg[7] 
       (.C(ap_clk),
        .CE(b_1_reg_42280),
        .D(xor_ln1244_fu_2013_p2),
        .Q(\b_reg_4216_reg_n_5_[7] ),
        .S(b_reg_4216));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init_6 flow_control_loop_pipe_sequential_init_U
       (.ADDRBWRADDR({flow_control_loop_pipe_sequential_init_U_n_72,flow_control_loop_pipe_sequential_init_U_n_73,flow_control_loop_pipe_sequential_init_U_n_74,flow_control_loop_pipe_sequential_init_U_n_75,flow_control_loop_pipe_sequential_init_U_n_76,flow_control_loop_pipe_sequential_init_U_n_77,flow_control_loop_pipe_sequential_init_U_n_78,flow_control_loop_pipe_sequential_init_U_n_79,flow_control_loop_pipe_sequential_init_U_n_80,flow_control_loop_pipe_sequential_init_U_n_81}),
        .B(ap_sig_allocacmp_x_4),
        .CO(\int_width_reg[15] ),
        .D({rampStart_load_reg_1167[3:1],\zext_ln1032_cast_reg_4013_reg[4]_0 ,\zext_ln1032_cast_reg_4013_reg[3]_0 ,\zext_ln1032_cast_reg_4013_reg[2]_0 ,rampStart_load_reg_1167[0],\zext_ln1032_cast_reg_4013_reg[0]_0 }),
        .E(trunc_ln520_1_reg_40470),
        .O(O),
        .Q(outpix_val_V_41_reg_4536),
        .RSTC(RSTC),
        .SR(flow_control_loop_pipe_sequential_init_U_n_10),
        .add_ln1298_fu_1708_p2(add_ln1298_fu_1708_p2),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3]_2 ),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3]_8 ),
        .\ap_CS_fsm_reg[3]_1 (ap_loop_exit_ready_pp0_iter14_reg),
        .\ap_CS_fsm_reg[3]_2 (\rampVal_3_flag_0_reg_406_reg[0] [2:0]),
        .ap_clk(ap_clk),
        .ap_done_cache(ap_done_cache),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter12_reg(ap_enable_reg_pp0_iter12_reg_2),
        .ap_enable_reg_pp0_iter14(ap_enable_reg_pp0_iter14),
        .ap_enable_reg_pp0_iter15(ap_enable_reg_pp0_iter15),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[3] (\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[3]_0 ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4] (\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0 ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_1 ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7] (\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_1 ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996_reg[7] (\ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[7]_0 [1]),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[4] (\ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[4]_0 ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[6] (\ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[6]_0 ),
        .ap_rst_n(ap_rst_n),
        .bckgndYUV_full_n(bckgndYUV_full_n),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_ready(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_ready),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0(flow_control_loop_pipe_sequential_init_U_n_13),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_10(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_6),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_2(flow_control_loop_pipe_sequential_init_U_n_16),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_4(flow_control_loop_pipe_sequential_init_U_n_19),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_2),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_6(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_3),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_7({flow_control_loop_pipe_sequential_init_U_n_158,flow_control_loop_pipe_sequential_init_U_n_159}),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_8(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_4),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_9(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_5),
        .grp_v_tpgHlsDataFlow_fu_331_ap_start_reg(grp_v_tpgHlsDataFlow_fu_331_ap_start_reg),
        .icmp_ln1027_fu_1545_p2(icmp_ln1027_fu_1545_p2),
        .icmp_ln1050_reg_4081(icmp_ln1050_reg_4081),
        .\icmp_ln1050_reg_4081_reg[0] (\icmp_ln1050_reg_4081_reg[0]_0 ),
        .\icmp_ln1285_reg_4073_reg[0] (flow_control_loop_pipe_sequential_init_U_n_187),
        .\icmp_ln1285_reg_4073_reg[0]_0 (ap_enable_reg_pp0_iter12_reg_1),
        .\icmp_ln1285_reg_4073_reg[0]_1 (\icmp_ln1285_reg_4073_reg[0]_0 ),
        .\icmp_ln1285_reg_4073_reg[0]_2 (\icmp_ln1285_reg_4073_reg_n_5_[0] ),
        .icmp_ln520_reg_4037_pp0_iter13_reg(icmp_ln520_reg_4037_pp0_iter13_reg),
        .\icmp_ln520_reg_4037_pp0_iter13_reg_reg[0] (outpix_val_V_10_fu_502),
        .\icmp_ln520_reg_4037_reg[0] (\icmp_ln520_reg_4037_reg[0]_0 ),
        .\icmp_ln520_reg_4037_reg[0]_0 ({\x_fu_470_reg_n_5_[15] ,\x_fu_470_reg_n_5_[14] ,\x_fu_470_reg_n_5_[13] ,\x_fu_470_reg_n_5_[12] ,\x_fu_470_reg_n_5_[11] ,\x_fu_470_reg_n_5_[10] ,\x_fu_470_reg_n_5_[9] ,\x_fu_470_reg_n_5_[8] ,\x_fu_470_reg_n_5_[7] ,\x_fu_470_reg_n_5_[6] ,\x_fu_470_reg_n_5_[5] ,\x_fu_470_reg_n_5_[4] ,\x_fu_470_reg_n_5_[3] ,\x_fu_470_reg_n_5_[2] ,\x_fu_470_reg_n_5_[1] }),
        .\int_bckgndId_reg[0] (\int_bckgndId_reg[0] ),
        .\int_bckgndId_reg[0]_0 (flow_control_loop_pipe_sequential_init_U_n_160),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_full_n_reg(internal_full_n_reg_1),
        .or_ln691_2_reg_4394_pp0_iter13_reg(or_ln691_2_reg_4394_pp0_iter13_reg),
        .or_ln691_6_reg_4401_pp0_iter13_reg(or_ln691_6_reg_4401_pp0_iter13_reg),
        .\outpix_val_V_10_fu_502_reg[0] (\outpix_val_V_10_fu_502[0]_i_2_n_5 ),
        .\outpix_val_V_10_fu_502_reg[1] (\outpix_val_V_10_fu_502[1]_i_2_n_5 ),
        .\outpix_val_V_10_fu_502_reg[2] (\outpix_val_V_10_fu_502[2]_i_2_n_5 ),
        .\outpix_val_V_10_fu_502_reg[3] (\outpix_val_V_10_fu_502[3]_i_2_n_5 ),
        .\outpix_val_V_10_fu_502_reg[4] (\outpix_val_V_10_fu_502[4]_i_2_n_5 ),
        .\outpix_val_V_10_fu_502_reg[5] (\outpix_val_V_10_fu_502[5]_i_2_n_5 ),
        .\outpix_val_V_10_fu_502_reg[6] (\outpix_val_V_10_fu_502[6]_i_2_n_5 ),
        .\outpix_val_V_10_fu_502_reg[7] (\outpix_val_V_10_fu_502_reg[7]_1 ),
        .\outpix_val_V_10_fu_502_reg[7]_0 (outpix_val_V_42_reg_4530),
        .\outpix_val_V_10_fu_502_reg[7]_1 (\outpix_val_V_10_fu_502[7]_i_2_n_5 ),
        .\outpix_val_V_11_fu_506_reg[0] (\outpix_val_V_11_fu_506[0]_i_2_n_5 ),
        .\outpix_val_V_11_fu_506_reg[1] (\outpix_val_V_11_fu_506[1]_i_2_n_5 ),
        .\outpix_val_V_11_fu_506_reg[2] (\outpix_val_V_11_fu_506[2]_i_2_n_5 ),
        .\outpix_val_V_11_fu_506_reg[3] (\outpix_val_V_11_fu_506[3]_i_2_n_5 ),
        .\outpix_val_V_11_fu_506_reg[4] (\outpix_val_V_11_fu_506[4]_i_2_n_5 ),
        .\outpix_val_V_11_fu_506_reg[5] (\outpix_val_V_11_fu_506[5]_i_2_n_5 ),
        .\outpix_val_V_11_fu_506_reg[6] (\outpix_val_V_11_fu_506[6]_i_2_n_5 ),
        .\outpix_val_V_11_fu_506_reg[7] (\outpix_val_V_11_fu_506_reg[7]_1 ),
        .\outpix_val_V_11_fu_506_reg[7]_0 (\outpix_val_V_11_fu_506[7]_i_2_n_5 ),
        .\outpix_val_V_1_load_reg_1199_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_54,flow_control_loop_pipe_sequential_init_U_n_55,flow_control_loop_pipe_sequential_init_U_n_56,flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58,flow_control_loop_pipe_sequential_init_U_n_59,flow_control_loop_pipe_sequential_init_U_n_60,flow_control_loop_pipe_sequential_init_U_n_61}),
        .\outpix_val_V_2_load_reg_1204_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47,flow_control_loop_pipe_sequential_init_U_n_48,flow_control_loop_pipe_sequential_init_U_n_49,flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51,flow_control_loop_pipe_sequential_init_U_n_52,flow_control_loop_pipe_sequential_init_U_n_53}),
        .\outpix_val_V_3_load_reg_1209_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45}),
        .\outpix_val_V_4_load_reg_1214_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37}),
        .\outpix_val_V_5_load_reg_1219_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28}),
        .\outpix_val_V_6_fu_486_reg[0] (\outpix_val_V_6_fu_486[0]_i_2_n_5 ),
        .\outpix_val_V_6_fu_486_reg[1] (\outpix_val_V_6_fu_486[1]_i_2_n_5 ),
        .\outpix_val_V_6_fu_486_reg[2] (\outpix_val_V_6_fu_486[2]_i_2_n_5 ),
        .\outpix_val_V_6_fu_486_reg[3] (\outpix_val_V_6_fu_486[3]_i_2_n_5 ),
        .\outpix_val_V_6_fu_486_reg[4] (\outpix_val_V_6_fu_486[4]_i_2_n_5 ),
        .\outpix_val_V_6_fu_486_reg[5] (\outpix_val_V_6_fu_486[5]_i_2_n_5 ),
        .\outpix_val_V_6_fu_486_reg[6] (\outpix_val_V_6_fu_486[6]_i_2_n_5 ),
        .\outpix_val_V_6_fu_486_reg[7] (\outpix_val_V_6_fu_486_reg[7]_1 ),
        .\outpix_val_V_6_fu_486_reg[7]_0 (\outpix_val_V_6_fu_486_reg[7]_2 ),
        .\outpix_val_V_6_fu_486_reg[7]_1 (outpix_val_V_46_reg_4506),
        .\outpix_val_V_6_fu_486_reg[7]_2 (\outpix_val_V_6_fu_486[7]_i_3_n_5 ),
        .\outpix_val_V_7_fu_490_reg[0] (\outpix_val_V_7_fu_490[0]_i_2_n_5 ),
        .\outpix_val_V_7_fu_490_reg[1] (\outpix_val_V_7_fu_490[1]_i_2_n_5 ),
        .\outpix_val_V_7_fu_490_reg[2] (\outpix_val_V_7_fu_490[2]_i_2_n_5 ),
        .\outpix_val_V_7_fu_490_reg[3] (\outpix_val_V_7_fu_490[3]_i_2_n_5 ),
        .\outpix_val_V_7_fu_490_reg[4] (\outpix_val_V_7_fu_490[4]_i_2_n_5 ),
        .\outpix_val_V_7_fu_490_reg[5] (\outpix_val_V_7_fu_490[5]_i_2_n_5 ),
        .\outpix_val_V_7_fu_490_reg[6] (\outpix_val_V_7_fu_490[6]_i_2_n_5 ),
        .\outpix_val_V_7_fu_490_reg[7] (\outpix_val_V_7_fu_490_reg[7]_1 ),
        .\outpix_val_V_7_fu_490_reg[7]_0 (outpix_val_V_45_reg_4512),
        .\outpix_val_V_7_fu_490_reg[7]_1 (\outpix_val_V_7_fu_490[7]_i_2_n_5 ),
        .\outpix_val_V_8_fu_494_reg[0] (\outpix_val_V_8_fu_494[0]_i_2_n_5 ),
        .\outpix_val_V_8_fu_494_reg[1] (\outpix_val_V_8_fu_494[1]_i_2_n_5 ),
        .\outpix_val_V_8_fu_494_reg[2] (\outpix_val_V_8_fu_494[2]_i_2_n_5 ),
        .\outpix_val_V_8_fu_494_reg[3] (\outpix_val_V_8_fu_494[3]_i_2_n_5 ),
        .\outpix_val_V_8_fu_494_reg[4] (\outpix_val_V_8_fu_494[4]_i_2_n_5 ),
        .\outpix_val_V_8_fu_494_reg[5] (\outpix_val_V_8_fu_494[5]_i_2_n_5 ),
        .\outpix_val_V_8_fu_494_reg[6] (\outpix_val_V_8_fu_494[6]_i_2_n_5 ),
        .\outpix_val_V_8_fu_494_reg[7] (\outpix_val_V_8_fu_494_reg[7]_1 ),
        .\outpix_val_V_8_fu_494_reg[7]_0 (outpix_val_V_44_reg_4518),
        .\outpix_val_V_8_fu_494_reg[7]_1 (\outpix_val_V_8_fu_494[7]_i_2_n_5 ),
        .\outpix_val_V_9_fu_498_reg[0] (\outpix_val_V_9_fu_498[0]_i_2_n_5 ),
        .\outpix_val_V_9_fu_498_reg[1] (\outpix_val_V_9_fu_498[1]_i_2_n_5 ),
        .\outpix_val_V_9_fu_498_reg[2] (\outpix_val_V_9_fu_498[2]_i_2_n_5 ),
        .\outpix_val_V_9_fu_498_reg[3] (\outpix_val_V_9_fu_498[3]_i_2_n_5 ),
        .\outpix_val_V_9_fu_498_reg[4] (\outpix_val_V_9_fu_498[4]_i_2_n_5 ),
        .\outpix_val_V_9_fu_498_reg[5] (\outpix_val_V_9_fu_498[5]_i_2_n_5 ),
        .\outpix_val_V_9_fu_498_reg[6] (\outpix_val_V_9_fu_498[6]_i_2_n_5 ),
        .\outpix_val_V_9_fu_498_reg[7] (\outpix_val_V_9_fu_498_reg[7]_1 ),
        .\outpix_val_V_9_fu_498_reg[7]_0 (outpix_val_V_43_reg_4524),
        .\outpix_val_V_9_fu_498_reg[7]_1 (\outpix_val_V_9_fu_498[7]_i_2_n_5 ),
        .\outpix_val_V_load_reg_1194_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_62,flow_control_loop_pipe_sequential_init_U_n_63,flow_control_loop_pipe_sequential_init_U_n_64,flow_control_loop_pipe_sequential_init_U_n_65,flow_control_loop_pipe_sequential_init_U_n_66,flow_control_loop_pipe_sequential_init_U_n_67,flow_control_loop_pipe_sequential_init_U_n_68,flow_control_loop_pipe_sequential_init_U_n_69}),
        .\rampStart_load_reg_1167_reg[3] (ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_12450_in),
        .\rampStart_load_reg_1167_reg[6] (flow_control_loop_pipe_sequential_init_U_n_11),
        .\rampStart_load_reg_1167_reg[7] (flow_control_loop_pipe_sequential_init_U_n_18),
        .srcYUV_empty_n(srcYUV_empty_n),
        .start_for_tpgForeground_U0_full_n(start_for_tpgForeground_U0_full_n),
        .\trunc_ln520_1_reg_4047_reg[1] (q4_reg_1),
        .xBar_V(xBar_V),
        .xBar_V_1(xBar_V_1),
        .\xBar_V_1_loc_0_fu_290_reg[0] (\sub_ln229_reg_4129_reg[10]_1 [0]),
        .\xBar_V_1_loc_0_fu_290_reg[0]_0 (\xBar_V_1_loc_0_fu_290[10]_i_6_n_5 ),
        .\xBar_V_1_loc_0_fu_290_reg[0]_1 (\xBar_V_1_loc_0_fu_290[10]_i_3_n_5 ),
        .\xBar_V_1_loc_0_fu_290_reg[10] (\xBar_V_1_loc_0_fu_290_reg[10] ),
        .\xBar_V_1_loc_0_fu_290_reg[10]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0 ),
        .\xBar_V_1_loc_0_fu_290_reg[10]_1 (ap_NS_fsm15_out),
        .\xBar_V_1_loc_0_fu_290_reg[10]_2 (\xBar_V_1_loc_0_fu_290[10]_i_5_n_5 ),
        .\xBar_V_1_loc_0_fu_290_reg[1] (\xBar_V_1_loc_0_fu_290[1]_i_2_n_5 ),
        .\xBar_V_1_loc_0_fu_290_reg[2] (\xBar_V_1_loc_0_fu_290[2]_i_2_n_5 ),
        .\xBar_V_1_loc_0_fu_290_reg[3] (\xBar_V_1_loc_0_fu_290[3]_i_2_n_5 ),
        .\xBar_V_1_loc_0_fu_290_reg[4] (\xBar_V_1_loc_0_fu_290[4]_i_2_n_5 ),
        .\xBar_V_1_loc_0_fu_290_reg[5] (\xBar_V_1_loc_0_fu_290[5]_i_2_n_5 ),
        .\xBar_V_1_loc_0_fu_290_reg[6] (\xBar_V_1_loc_0_fu_290[6]_i_2_n_5 ),
        .\xBar_V_1_loc_0_fu_290_reg[7] (\xBar_V_1_loc_0_fu_290[7]_i_2_n_5 ),
        .\xBar_V_1_loc_0_fu_290_reg[8] (\xBar_V_1_loc_0_fu_290[8]_i_2_n_5 ),
        .\xBar_V_1_loc_0_fu_290_reg[9] (\xBar_V_1_loc_0_fu_290[9]_i_2_n_5 ),
        .\xBar_V_1_reg[10] (\xBar_V_1_reg[10] ),
        .\xBar_V_loc_0_fu_286_reg[0] (\xBar_V_loc_0_fu_286[0]_i_2_n_5 ),
        .\xBar_V_loc_0_fu_286_reg[10] (\xBar_V_loc_0_fu_286_reg[10] ),
        .\xBar_V_loc_0_fu_286_reg[10]_0 (\xBar_V_loc_0_fu_286[10]_i_2_n_5 ),
        .\xBar_V_loc_0_fu_286_reg[1] (\xBar_V_loc_0_fu_286[1]_i_2_n_5 ),
        .\xBar_V_loc_0_fu_286_reg[2] (\xBar_V_loc_0_fu_286[2]_i_2_n_5 ),
        .\xBar_V_loc_0_fu_286_reg[3] (\xBar_V_loc_0_fu_286[3]_i_2_n_5 ),
        .\xBar_V_loc_0_fu_286_reg[4] (\xBar_V_loc_0_fu_286[4]_i_2_n_5 ),
        .\xBar_V_loc_0_fu_286_reg[5] (\xBar_V_loc_0_fu_286[5]_i_2_n_5 ),
        .\xBar_V_loc_0_fu_286_reg[6] (\xBar_V_loc_0_fu_286[6]_i_2_n_5 ),
        .\xBar_V_loc_0_fu_286_reg[7] (\xBar_V_loc_0_fu_286[7]_i_2_n_5 ),
        .\xBar_V_loc_0_fu_286_reg[8] (\xBar_V_loc_0_fu_286[8]_i_2_n_5 ),
        .\xBar_V_loc_0_fu_286_reg[9] (\xBar_V_loc_0_fu_286[9]_i_2_n_5 ),
        .\xBar_V_reg[10] (\xBar_V_reg[10] ),
        .\x_fu_470_reg[12] (\x_fu_470_reg[12]_0 ),
        .\x_fu_470_reg[12]_0 (\x_fu_470_reg[12]_1 ),
        .\x_fu_470_reg[15] (x_5_fu_1653_p2),
        .\x_fu_470_reg[15]_0 (\x_fu_470[15]_i_4_n_5 ),
        .zonePlateVAddr0(zonePlateVAddr0),
        .\zonePlateVAddr_reg[0] (\zonePlateVAddr[15]_i_3_n_5 ),
        .\zonePlateVAddr_reg[15] (ap_enable_reg_pp0_iter1_reg_0),
        .\zonePlateVAddr_reg[7] (\icmp_ln1285_reg_4073[0]_i_2_n_5 ),
        .\zonePlateVDelta_loc_0_fu_274_reg[0] (\y_fu_206_reg[0] ),
        .\zonePlateVDelta_loc_0_fu_274_reg[0]_0 (\y_fu_206_reg[0]_0 ),
        .\zonePlateVDelta_loc_0_fu_274_reg[15] (\zonePlateVDelta_loc_0_fu_274_reg[15] ),
        .\zonePlateVDelta_loc_0_fu_274_reg[15]_0 (\zonePlateVDelta_loc_0_fu_274_reg[15]_0 ),
        .\zonePlateVDelta_reg[15] (\zonePlateVDelta_reg[15] ),
        .\zonePlateVDelta_reg[15]_0 (\zonePlateVDelta_reg[15]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gSerie_V[26]_i_1 
       (.I0(\gSerie_V_reg_n_5_[0] ),
        .I1(\gSerie_V_reg[3]__0_n_5 ),
        .O(\gSerie_V_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gSerie_V[27]_i_1 
       (.I0(\gSerie_V_reg_n_5_[1] ),
        .I1(tmp_27_fu_3102_p3),
        .O(xor_ln1543_4_fu_3128_p2));
  FDRE #(
    .INIT(1'b1)) 
    \gSerie_V_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .D(\gSerie_V_reg_n_5_[2] ),
        .Q(\gSerie_V_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gSerie_V_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .D(\gSerie_V_reg[3]__0_n_5 ),
        .Q(\gSerie_V_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gSerie_V_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .D(\gSerie_V_reg_n_5_[23] ),
        .Q(\gSerie_V_reg_n_5_[21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gSerie_V_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .D(\gSerie_V_reg_n_5_[24] ),
        .Q(\gSerie_V_reg_n_5_[22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gSerie_V_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .D(\gSerie_V_reg_n_5_[25] ),
        .Q(\gSerie_V_reg_n_5_[23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gSerie_V_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .D(\gSerie_V_reg_n_5_[26] ),
        .Q(\gSerie_V_reg_n_5_[24] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gSerie_V_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .D(\gSerie_V_reg_n_5_[27] ),
        .Q(\gSerie_V_reg_n_5_[25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gSerie_V_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .D(\gSerie_V_reg[0]_0 ),
        .Q(\gSerie_V_reg_n_5_[26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gSerie_V_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .D(xor_ln1543_4_fu_3128_p2),
        .Q(\gSerie_V_reg_n_5_[27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gSerie_V_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .D(tmp_27_fu_3102_p3),
        .Q(\gSerie_V_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gSerie_V_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .D(\gSerie_V_reg[5]_srl8_n_5 ),
        .Q(\gSerie_V_reg[3]__0_n_5 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gSerie_V_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .D(\gSerie_V_reg[6]_srl8_n_5 ),
        .Q(tmp_27_fu_3102_p3),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/gSerie_V_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/gSerie_V_reg[5]_srl8 " *) 
  SRL16E #(
    .INIT(16'h00F0)) 
    \gSerie_V_reg[5]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .CLK(ap_clk),
        .D(\gSerie_V_reg_n_5_[21] ),
        .Q(\gSerie_V_reg[5]_srl8_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/gSerie_V_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/gSerie_V_reg[6]_srl8 " *) 
  SRL16E #(
    .INIT(16'h001E)) 
    \gSerie_V_reg[6]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .CLK(ap_clk),
        .D(\gSerie_V_reg_n_5_[22] ),
        .Q(\gSerie_V_reg[6]_srl8_n_5 ));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_reg_int_s grp_reg_int_s_fu_1999
       (.B(ap_return),
        .D(d),
        .E(ap_ce_reg_reg),
        .ap_clk(ap_clk));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard grp_tpgPatternCheckerBoard_fu_1385
       (.CO(grp_tpgPatternCheckerBoard_fu_1385_n_8),
        .Q(\xCount_V_1_reg[9] ),
        .RSTC(RSTC),
        .SR(hBarSel_0_3),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_0),
        .g0_b0_i_2_0(g0_b0_i_2),
        .grp_tpgPatternCheckerBoard_fu_1385_ap_return_0(grp_tpgPatternCheckerBoard_fu_1385_ap_return_0),
        .grp_tpgPatternCheckerBoard_fu_1385_ap_return_3(grp_tpgPatternCheckerBoard_fu_1385_ap_return_3),
        .grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg(grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg),
        .icmp_ln1336_reg_594(icmp_ln1336_reg_594),
        .\q0_reg[0]_inv (ap_enable_reg_pp0_iter12_reg_1),
        .\q0_reg[0]_inv_0 (\q0_reg[0]_inv ),
        .\q1_reg[0]_inv (grp_tpgPatternTartanColorBars_fu_1413_n_7),
        .\q1_reg[0]_inv_0 (\q1_reg[0]_inv ),
        .\q1_reg[0]_inv_1 (\q1_reg[0]_inv_0 ),
        .\xCount_V_1_reg[7]_0 (\xCount_V_1_reg[7] ),
        .\xCount_V_1_reg[9]_0 (\xCount_V_1_reg[9]_0 ),
        .\xCount_V_1_reg[9]_i_5_0 (\xCount_V_1_reg[9]_i_5 ),
        .\xCount_V_2_reg[7]_0 (\xCount_V_2_reg[7] ),
        .\xCount_V_2_reg[9]_0 (\xCount_V_2_reg[9] ),
        .\xCount_V_2_reg[9]_1 (\xCount_V_2_reg[9]_0 ),
        .\yCount_V_3_reg[9]_0 (\yCount_V_3_reg[9] ),
        .\yCount_V_3_reg[9]_1 (grp_tpgPatternTartanColorBars_fu_1413_n_10));
  FDRE #(
    .INIT(1'b0)) 
    grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg_reg_0),
        .Q(grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg),
        .R(RSTC));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCrossHatch grp_tpgPatternCrossHatch_fu_1369
       (.CO(CO),
        .DI({\xCount_V_6_reg[7] ,\xCount_V_6_reg[6] ,\xCount_V_6_reg[3] ,\xCount_V_6_reg[2] }),
        .E(ap_ce_reg_reg),
        .Q(Q),
        .RSTC(RSTC),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter12_reg(ap_enable_reg_pp0_iter12_reg_1),
        .ap_enable_reg_pp0_iter15(ap_enable_reg_pp0_iter15),
        .\ap_phi_reg_pp0_iter1_agg_result_0_1_reg_101_reg[0]_0 (\x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0 ),
        .\ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_0 (\ap_phi_reg_pp0_iter1_empty_reg_90_reg[0] ),
        .\ap_return_int_reg_reg[7] (\ap_return_int_reg_reg[7] ),
        .\ap_return_int_reg_reg[9] (\ap_return_int_reg_reg[9] ),
        .bckgndYUV_full_n(bckgndYUV_full_n),
        .grp_tpgPatternCrossHatch_fu_1369_ap_return_0(grp_tpgPatternCrossHatch_fu_1369_ap_return_0),
        .grp_tpgPatternCrossHatch_fu_1369_ap_return_1(grp_tpgPatternCrossHatch_fu_1369_ap_return_1),
        .grp_tpgPatternCrossHatch_fu_1369_ap_start_reg(grp_tpgPatternCrossHatch_fu_1369_ap_start_reg),
        .\icmp_ln1064_2_reg_566_reg[0]_0 (\icmp_ln1064_2_reg_566_reg[0] ),
        .\icmp_ln1404_1_reg_530_reg[0]_0 (\icmp_ln1404_1_reg_530_reg[0] ),
        .\icmp_ln1404_reg_526[0]_i_3_0 (\zonePlateVAddr_reg[7] ),
        .\icmp_ln1404_reg_526[0]_i_3_1 (\yCount_V_1_reg[0] ),
        .\icmp_ln1404_reg_526_reg[0]_0 (\icmp_ln1404_reg_526_reg[0] ),
        .\icmp_ln1404_reg_526_reg[0]_1 (\icmp_ln1404_reg_526_reg[0]_0 ),
        .\icmp_ln1404_reg_526_reg[0]_2 (\icmp_ln1404_reg_526_reg[0]_1 ),
        .\icmp_ln1404_reg_526_reg[0]_3 (\icmp_ln1404_reg_526_reg[0]_2 ),
        .icmp_ln1428_fu_264_p2(icmp_ln1428_fu_264_p2),
        .\or_ln1064_reg_557_reg[0]_0 (\or_ln1064_reg_557_reg[0] ),
        .srcYUV_empty_n(srcYUV_empty_n),
        .trunc_ln518_reg_1186(trunc_ln518_reg_1186),
        .\xCount_V_6_reg[0]_0 (\outpix_val_V_6_fu_486_reg[7]_1 ),
        .\xCount_V_6_reg[0]_1 (ap_enable_reg_pp0_iter12_reg_0),
        .\xCount_V_6_reg[0]_2 (\icmp_ln520_reg_4037_pp0_iter11_reg_reg[0]_0 ),
        .\xCount_V_6_reg[1]_0 (\xCount_V_6_reg[1] ),
        .\xCount_V_6_reg[1]_1 (\xCount_V_6_reg[1]_0 ),
        .\xCount_V_6_reg[7]_0 (\xCount_V_6_reg[7]_0 ),
        .\xCount_V_7[8]_i_12 (\xCount_V_7[8]_i_12 ),
        .\xCount_V_7_reg[7]_0 (\xCount_V_7_reg[7] ),
        .\xCount_V_7_reg[7]_i_2 (\icmp_ln520_reg_4037_reg[0]_0 [6:5]),
        .\xCount_V_7_reg[8]_i_2 (\xCount_V_7_reg[8]_i_2 ),
        .\xCount_V_7_reg[9]_0 (\xCount_V_7_reg[9] ),
        .\xCount_V_7_reg[9]_1 (\xCount_V_7_reg[9]_0 ),
        .\xCount_V_7_reg[9]_2 (\xCount_V_7_reg[9]_1 ),
        .\xCount_V_7_reg[9]_3 (\xCount_V_7_reg[9]_2 ),
        .\yCount_V_2_reg[0]_0 (\yCount_V_2_reg[0] ),
        .\yCount_V_2_reg[0]_1 (\yCount_V_2_reg[0]_0 ),
        .\yCount_V_2_reg[0]_2 (\yCount_V_2_reg[0]_1 ),
        .\yCount_V_2_reg[8]_0 (\yCount_V_2_reg[8] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_tpgPatternCrossHatch_fu_1369_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgPatternCrossHatch_fu_1369_ap_start_reg_reg_0),
        .Q(grp_tpgPatternCrossHatch_fu_1369_ap_start_reg),
        .R(RSTC));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare grp_tpgPatternDPColorSquare_fu_1441
       (.D({grp_tpgPatternDPColorSquare_fu_1441_n_8,grp_tpgPatternDPColorSquare_fu_1441_n_9,grp_tpgPatternDPColorSquare_fu_1441_n_10}),
        .E(ap_enable_reg_pp0_iter13_reg_1),
        .Q({\bSerie_V_reg_n_5_[27] ,\bSerie_V_reg_n_5_[26] ,\bSerie_V_reg_n_5_[24] ,\bSerie_V_reg_n_5_[23] ,\bSerie_V_reg_n_5_[22] }),
        .RSTC(RSTC),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter13_reg(grp_tpgPatternDPColorSquare_fu_1441_n_38),
        .ap_enable_reg_pp0_iter1_reg_0(grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg),
        .ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117({ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117[7:6],ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117[4]}),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_2_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_16 ({ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245[7:3],ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245[1]}),
        .ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3 ({ap_phi_reg_pp0_iter13_outpix_val_V_70_reg_1181[7],ap_phi_reg_pp0_iter13_outpix_val_V_70_reg_1181[5]}),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3_0 (ap_enable_reg_pp0_iter13_reg_0),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1] (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_6_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_4_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_5_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2] (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_8_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]_i_4_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_1 (grp_tpgPatternTartanColorBars_fu_1413_n_67),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]_i_6_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3] (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_6_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4] (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_0 (tpgBarSelYuv_v_U_n_20),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_7_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5] (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_9_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6] ({\gSerie_V_reg_n_5_[27] ,\gSerie_V_reg_n_5_[26] ,\gSerie_V_reg_n_5_[25] ,\gSerie_V_reg_n_5_[24] ,\gSerie_V_reg_n_5_[23] ,\gSerie_V_reg_n_5_[22] ,\gSerie_V_reg_n_5_[0] }),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_4_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_1 (grp_tpgPatternTartanColorBars_fu_1413_n_66),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_2 ({\outpix_val_V_45_reg_4512_reg[7]_0 [6],\outpix_val_V_45_reg_4512_reg[7]_0 [2]}),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7] (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_8_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_1 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[2] (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_4_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[3] (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[3]_i_5_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4] (grp_tpgPatternTartanColorBars_fu_1413_n_65),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_6_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5] (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[5]_i_6_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6] (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_5_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[6]_i_4_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_4_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_2 ({\outpix_val_V_44_reg_4518_reg[7]_0 [6],\outpix_val_V_44_reg_4518_reg[7]_0 [4]}),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_3 (grp_tpgPatternTartanColorBars_fu_1413_n_68),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7] (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[7]_i_7_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_0 (xor_ln1543_2_fu_2994_p2),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_1 (\trunc_ln320_reg_4408_reg[7]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2 (\hdata_loc_0_fu_266_reg[0] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_1 (\rSerie_V_reg[27]_0 [8]),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3 (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_7 ({ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059[6:3],ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059[1:0]}),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5] (\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 [5]),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_3 (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_1 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_4 (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_2 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_5 (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_4_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_6 (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_5_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_3 (ap_phi_reg_pp0_iter13_outpix_val_V_73_reg_996[7:5]),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1] (\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[1]_i_4_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2] (tpgBarSelYuv_v_U_n_17),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3] (\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]_0 (tpgBarSelYuv_u_U_n_8),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4] (grp_tpgPatternTartanColorBars_fu_1413_n_62),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_0 (tpgBarSelYuv_v_U_n_11),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_6_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5] (grp_tpgPatternTartanColorBars_fu_1413_n_64),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_0 (\outpix_val_V_42_reg_4530_reg[7]_0 [5]),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_1 (tpgBarSelYuv_u_q0[5]),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_5_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6] (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_2_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_1 (tpgBarSelYuv_v_U_n_18),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_2 (\gSerie_V_reg[3]__0_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7] (\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_4_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3 ({ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933[7],\ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[6]_0 }),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1] (grp_tpgPatternTartanColorBars_fu_1413_n_61),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_1 (\outpix_val_V_41_reg_4536_reg[7]_0 [1]),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[1]_i_4_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2] (grp_tpgPatternTartanColorBars_fu_1413_n_59),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]_0 (tpgBarSelYuv_v_U_n_9),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3] (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4] (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_0 (grp_tpgPatternTartanColorBars_fu_1413_n_60),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_1 (tpgBarSelYuv_v_U_n_10),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_3 (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_4_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5] (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_7_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_2 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_5_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_6_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_7_n_5 ),
        .\bSerie_V_reg[22] (grp_tpgPatternDPColorSquare_fu_1441_n_25),
        .\bSerie_V_reg[23] (grp_tpgPatternDPColorSquare_fu_1441_n_26),
        .\bSerie_V_reg[24] (grp_tpgPatternDPColorSquare_fu_1441_n_27),
        .\bSerie_V_reg[26] (grp_tpgPatternDPColorSquare_fu_1441_n_30),
        .\bSerie_V_reg[4]__0 (grp_tpgPatternDPColorSquare_fu_1441_n_19),
        .cmp106_fu_386_p2(cmp106_fu_386_p2),
        .\gSerie_V_reg[1] (grp_tpgPatternDPColorSquare_fu_1441_n_21),
        .\gSerie_V_reg[22] (grp_tpgPatternDPColorSquare_fu_1441_n_35),
        .\gSerie_V_reg[23] (grp_tpgPatternDPColorSquare_fu_1441_n_20),
        .\gSerie_V_reg[24] (grp_tpgPatternDPColorSquare_fu_1441_n_36),
        .\gSerie_V_reg[26] (grp_tpgPatternDPColorSquare_fu_1441_n_37),
        .grp_tpgPatternCheckerBoard_fu_1385_ap_return_3(grp_tpgPatternCheckerBoard_fu_1385_ap_return_3),
        .\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0] (grp_tpgPatternDPColorSquare_fu_1441_n_23),
        .\or_ln1592_reg_1259_reg[0] (\or_ln1592_reg_1259_reg[0] ),
        .\or_ln1592_reg_1259_reg[0]_0 (\or_ln1592_reg_1259_reg[0]_0 ),
        .outpix_val_V_52_reg_4334_pp0_iter12_reg(outpix_val_V_52_reg_4334_pp0_iter12_reg[4]),
        .outpix_val_V_54_reg_4339_pp0_iter12_reg(outpix_val_V_54_reg_4339_pp0_iter12_reg[5]),
        .outpix_val_V_55_reg_4344_pp0_iter12_reg({outpix_val_V_55_reg_4344_pp0_iter12_reg[6],outpix_val_V_55_reg_4344_pp0_iter12_reg[4:2]}),
        .\outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[6]__0 ({grp_tpgPatternDPColorSquare_fu_1441_n_13,grp_tpgPatternDPColorSquare_fu_1441_n_14,grp_tpgPatternDPColorSquare_fu_1441_n_15,grp_tpgPatternDPColorSquare_fu_1441_n_16,grp_tpgPatternDPColorSquare_fu_1441_n_17}),
        .\p_0_1_0_0_0244375_lcssa389_fu_214_reg[6] ({grp_tpgPatternDPColorSquare_fu_1441_n_31,grp_tpgPatternDPColorSquare_fu_1441_n_32,grp_tpgPatternDPColorSquare_fu_1441_n_33}),
        .\p_0_2_0_0_0246377_lcssa392_fu_218_reg[6] ({grp_tpgPatternDPColorSquare_fu_1441_n_28,grp_tpgPatternDPColorSquare_fu_1441_n_29}),
        .q0(tpgBarSelYuv_y_q0),
        .\q0_reg[0] (ap_enable_reg_pp0_iter12_reg_1),
        .\q0_reg[1] (\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 ),
        .\q0_reg[2] (q0_reg_2_sn_1),
        .\q0_reg[7] (\q0_reg[7] ),
        .\q1_reg[0] (\q1_reg[0] ),
        .\q1_reg[0]_0 (\q1_reg[0]_0 ),
        .\q1_reg[2] (q1_reg_2_sn_1),
        .tpgBarSelYuv_v_q0(tpgBarSelYuv_v_q0),
        .tpgBarSelYuv_v_q1({tpgBarSelYuv_v_q1[6],tpgBarSelYuv_v_q1[4]}),
        .trunc_ln320_reg_4408(trunc_ln320_reg_4408),
        .\trunc_ln320_reg_4408_reg[1] (\trunc_ln320_reg_4408_reg[1]_0 ),
        .\trunc_ln320_reg_4408_reg[1]_0 (\trunc_ln320_reg_4408_reg[1]_1 ),
        .\trunc_ln320_reg_4408_reg[3] (grp_tpgPatternDPColorSquare_fu_1441_n_11),
        .\trunc_ln320_reg_4408_reg[3]_0 (\trunc_ln320_reg_4408_reg[3]_0 ),
        .\trunc_ln320_reg_4408_reg[3]_1 (\trunc_ln320_reg_4408_reg[3]_1 ),
        .\trunc_ln320_reg_4408_reg[4] (\trunc_ln320_reg_4408_reg[4]_0 ),
        .\trunc_ln320_reg_4408_reg[4]_0 (\trunc_ln320_reg_4408_reg[4]_1 ),
        .\trunc_ln320_reg_4408_reg[5] (grp_tpgPatternDPColorSquare_fu_1441_n_12),
        .\trunc_ln320_reg_4408_reg[5]_0 (\trunc_ln320_reg_4408_reg[5]_0 ),
        .\trunc_ln320_reg_4408_reg[6] (grp_tpgPatternDPColorSquare_fu_1441_n_18),
        .\trunc_ln320_reg_4408_reg[6]_0 (\trunc_ln320_reg_4408_reg[6]_0 ),
        .\trunc_ln320_reg_4408_reg[7] (grp_tpgPatternDPColorSquare_fu_1441_n_34),
        .\trunc_ln320_reg_4408_reg[7]_0 (\trunc_ln320_reg_4408_reg[7]_1 ),
        .trunc_ln518_reg_1186(trunc_ln518_reg_1186),
        .\yCount_V_1[5]_i_4 (\zonePlateVAddr_reg[7] ),
        .\yCount_V_1[5]_i_4_0 (\icmp_ln1404_reg_526_reg[0]_2 ),
        .\yCount_V_1[5]_i_4_1 (\icmp_ln1404_reg_526_reg[0]_1 ),
        .\yCount_V_1[5]_i_4_2 (\icmp_ln1404_reg_526_reg[0]_0 ),
        .\yCount_V_1[5]_i_7 (\icmp_ln1404_reg_526_reg[0] ),
        .\yCount_V_1_reg[0]_0 (\yCount_V_1_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_reg_0),
        .Q(grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg),
        .R(RSTC));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternTartanColorBars grp_tpgPatternTartanColorBars_fu_1413
       (.CO(grp_tpgPatternCheckerBoard_fu_1385_n_8),
        .D({grp_tpgPatternTartanColorBars_fu_1413_n_41,grp_tpgPatternTartanColorBars_fu_1413_n_42,grp_tpgPatternTartanColorBars_fu_1413_n_43,grp_tpgPatternTartanColorBars_fu_1413_n_44,grp_tpgPatternTartanColorBars_fu_1413_n_45}),
        .E(ap_enable_reg_pp0_iter13_reg_1),
        .Q(\xCount_V_reg[9] ),
        .RSTC(RSTC),
        .SR(hBarSel_0_3),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1_0),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0] (\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_1 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_2 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_1 (\rampVal_3_new_0_fu_306_reg[0] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_2 (\rampStart_load_reg_1167_reg[0] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3] ({\outpix_val_V_46_reg_4506_reg[7]_0 [3],\outpix_val_V_46_reg_4506_reg[7]_0 [0]}),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_3 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[3]_i_4_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0] (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[0]_i_3_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[0]_i_4_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[0]_i_5_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_2 (tpgBarSelYuv_v_U_n_19),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1] (grp_tpgPatternDPColorSquare_fu_1441_n_35),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5] (tpgBarSelYuv_u_U_n_6),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_0 (grp_tpgPatternDPColorSquare_fu_1441_n_37),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7] ({\outpix_val_V_45_reg_4512_reg[7]_0 [7],\outpix_val_V_45_reg_4512_reg[7]_0 [5],\outpix_val_V_45_reg_4512_reg[7]_0 [1]}),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0 (grp_tpgPatternDPColorSquare_fu_1441_n_38),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_1 (tpgBarSelYuv_u_q1),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0] (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_5_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_4_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_2_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[1] (grp_tpgPatternDPColorSquare_fu_1441_n_25),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[2] (grp_tpgPatternDPColorSquare_fu_1441_n_26),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[3] (grp_tpgPatternDPColorSquare_fu_1441_n_27),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5] ({\outpix_val_V_44_reg_4518_reg[7]_0 [5],\outpix_val_V_44_reg_4518_reg[7]_0 [3:0]}),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_0 (tpgBarSelYuv_v_U_n_21),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_1 (grp_tpgPatternDPColorSquare_fu_1441_n_30),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6] (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_2_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0 (trunc_ln320_3_reg_4429[6:0]),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7] (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[7]_i_3_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_0 (grp_tpgPatternDPColorSquare_fu_1441_n_34),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_1 (tpgBarSelYuv_v_U_n_22),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0] (\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[0]_i_2_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0]_0 (tpgBarSelYuv_v_U_n_12),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1] (grp_tpgPatternDPColorSquare_fu_1441_n_20),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7] ({\outpix_val_V_42_reg_4530_reg[7]_0 [7],\outpix_val_V_42_reg_4530_reg[7]_0 [1]}),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_0 ({tpgBarSelYuv_u_q0[7],tpgBarSelYuv_u_q0[5]}),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_1 (grp_tpgPatternDPColorSquare_fu_1441_n_21),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[0] (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[0]_i_2_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[0]_0 (tpgBarSelYuv_v_U_n_13),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3] (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]_0 (grp_tpgPatternDPColorSquare_fu_1441_n_11),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]_1 (tpgBarSelYuv_v_U_n_14),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5] (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_4_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_0 ({\bSerie_V_reg_n_5_[27] ,\bSerie_V_reg_n_5_[25] }),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_1 (grp_tpgPatternDPColorSquare_fu_1441_n_12),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_2 (tpgBarSelYuv_v_U_n_15),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6] (grp_tpgPatternDPColorSquare_fu_1441_n_18),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]_0 (\outpix_val_V_41_reg_4536_reg[7]_0 [6]),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]_1 (trunc_ln320_6_reg_4439[6:0]),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_2_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_2 (grp_tpgPatternDPColorSquare_fu_1441_n_19),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_3 (tpgBarSelYuv_v_U_n_16),
        .grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg(grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg),
        .\hBarSel_0_reg[0]_0 (\hBarSel_0_reg[0] ),
        .icmp_ln1336_1_fu_263_p2(icmp_ln1336_1_fu_263_p2),
        .\icmp_ln1336_1_reg_599_reg[0]_0 (grp_tpgPatternTartanColorBars_fu_1413_n_7),
        .\icmp_ln1336_1_reg_599_reg[0]_1 (grp_tpgPatternTartanColorBars_fu_1413_n_10),
        .icmp_ln1336_fu_251_p2(icmp_ln1336_fu_251_p2),
        .icmp_ln1336_reg_594(icmp_ln1336_reg_594),
        .outpix_val_V_52_reg_4334_pp0_iter12_reg({outpix_val_V_52_reg_4334_pp0_iter12_reg[7:5],outpix_val_V_52_reg_4334_pp0_iter12_reg[2:1]}),
        .outpix_val_V_55_reg_4344_pp0_iter12_reg({outpix_val_V_55_reg_4344_pp0_iter12_reg[7],outpix_val_V_55_reg_4344_pp0_iter12_reg[5],outpix_val_V_55_reg_4344_pp0_iter12_reg[1:0]}),
        .\outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[5]__0 (grp_tpgPatternTartanColorBars_fu_1413_n_64),
        .\p_0_0_0_0_0242373_lcssa386_fu_210_reg[0] (grp_tpgPatternTartanColorBars_fu_1413_n_70),
        .\p_0_0_0_0_0242373_lcssa386_fu_210_reg[3] (grp_tpgPatternTartanColorBars_fu_1413_n_71),
        .\p_0_1_0_0_0244375_lcssa389_fu_214_reg[7] ({grp_tpgPatternTartanColorBars_fu_1413_n_55,grp_tpgPatternTartanColorBars_fu_1413_n_56,grp_tpgPatternTartanColorBars_fu_1413_n_57,grp_tpgPatternTartanColorBars_fu_1413_n_58}),
        .\p_0_4_0_0_0250381_lcssa398_fu_226_reg[7] ({grp_tpgPatternTartanColorBars_fu_1413_n_46,grp_tpgPatternTartanColorBars_fu_1413_n_47,grp_tpgPatternTartanColorBars_fu_1413_n_48}),
        .\q0_reg[4] (grp_tpgPatternTartanColorBars_fu_1413_n_59),
        .\q0_reg[5] (\q0_reg[5] ),
        .\q0_reg[6] (q0_reg_6_sn_1),
        .\q0_reg[6]_0 (grp_tpgPatternTartanColorBars_fu_1413_n_61),
        .\q0_reg[6]_1 (grp_tpgPatternTartanColorBars_fu_1413_n_62),
        .\q0_reg[7] (\q0_reg[7]_0 ),
        .\q1_reg[0] (ap_enable_reg_pp0_iter12_reg_1),
        .\q1_reg[4] (grp_tpgPatternTartanColorBars_fu_1413_n_65),
        .\q1_reg[5] (grp_tpgPatternTartanColorBars_fu_1413_n_69),
        .\q1_reg[6] (q1_reg_6_sn_1),
        .\q1_reg[6]_0 (grp_tpgPatternTartanColorBars_fu_1413_n_66),
        .\q1_reg[6]_1 (grp_tpgPatternTartanColorBars_fu_1413_n_67),
        .\q1_reg[6]_2 (grp_tpgPatternTartanColorBars_fu_1413_n_68),
        .\q1_reg[7] ({grp_tpgPatternTartanColorBars_fu_1413_n_49,grp_tpgPatternTartanColorBars_fu_1413_n_50,grp_tpgPatternTartanColorBars_fu_1413_n_51,grp_tpgPatternTartanColorBars_fu_1413_n_52,grp_tpgPatternTartanColorBars_fu_1413_n_53,grp_tpgPatternTartanColorBars_fu_1413_n_54}),
        .\q1_reg[7]_0 (\q1_reg[7] ),
        .tmp_15_reg_4424(tmp_15_reg_4424),
        .tmp_21_reg_4434(tmp_21_reg_4434),
        .\tmp_21_reg_4434_reg[0] (grp_tpgPatternTartanColorBars_fu_1413_n_60),
        .tpgBarSelYuv_v_q0(tpgBarSelYuv_v_q0),
        .tpgBarSelYuv_v_q1({tpgBarSelYuv_v_q1[4],tpgBarSelYuv_v_q1[0]}),
        .\vBarSel_reg[2]_i_4 (\vBarSel_reg[2]_i_4 ),
        .\xCount_V_3_reg[7]_0 (\xCount_V_3_reg[7] ),
        .\xCount_V_3_reg[9]_0 (\xCount_V_3_reg[9] ),
        .\xCount_V_3_reg[9]_1 (\xCount_V_3_reg[9]_0 ),
        .\xCount_V_reg[0]_0 (\xCount_V_reg[0] ),
        .\xCount_V_reg[7]_0 (\xCount_V_reg[7] ),
        .\xCount_V_reg[9]_0 (\xCount_V_reg[9]_0 ),
        .\xCount_V_reg[9]_i_6_0 (\xCount_V_1_reg[9]_i_5 ),
        .\yCount_V_reg[0]_0 (\yCount_V_reg[0] ),
        .\yCount_V_reg[9]_0 (\yCount_V_reg[9] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg_reg_0),
        .Q(grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg),
        .R(RSTC));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'hA3)) 
    \hBarSel_0_2[0]_i_1 
       (.I0(\hBarSel_0_2_reg[0] ),
        .I1(\q1_reg[2]_0 [0]),
        .I2(\icmp_ln1027_reg_4041_pp0_iter10_reg_reg[0]__0_n_5 ),
        .O(\s_reg[2] [0]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT4 #(
    .INIT(16'h8BB8)) 
    \hBarSel_0_2[1]_i_1 
       (.I0(\hBarSel_1_2_reg[1] ),
        .I1(\icmp_ln1027_reg_4041_pp0_iter10_reg_reg[0]__0_n_5 ),
        .I2(\q1_reg[2]_0 [0]),
        .I3(\q1_reg[2]_0 [1]),
        .O(\s_reg[2] [1]));
  LUT5 #(
    .INIT(32'h00002022)) 
    \hBarSel_0_2[2]_i_1 
       (.I0(\rampVal_3_flag_0_reg_406_reg[0] [2]),
        .I1(\hBarSel_0_2[2]_i_3_n_5 ),
        .I2(\icmp_ln1027_reg_4041_pp0_iter10_reg_reg[0]__0_n_5 ),
        .I3(icmp_ln1072_reg_4125_pp0_iter10_reg),
        .I4(ap_enable_reg_pp0_iter12_reg_1),
        .O(\ap_CS_fsm_reg[3]_1 ));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \hBarSel_0_2[2]_i_2 
       (.I0(\hBarSel_0_2_reg[2]_0 ),
        .I1(\icmp_ln1027_reg_4041_pp0_iter10_reg_reg[0]__0_n_5 ),
        .I2(\q1_reg[2]_0 [2]),
        .I3(\q1_reg[2]_0 [1]),
        .I4(\q1_reg[2]_0 [0]),
        .O(\s_reg[2] [2]));
  LUT3 #(
    .INIT(8'hBF)) 
    \hBarSel_0_2[2]_i_3 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0 ),
        .I1(ap_enable_reg_pp0_iter11),
        .I2(icmp_ln520_reg_4037_pp0_iter10_reg),
        .O(\hBarSel_0_2[2]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hBarSel_0_4_loc_0_fu_294[0]_i_1 
       (.I0(\hBarSel_0_4_loc_0_fu_294_reg[2] [0]),
        .I1(ap_NS_fsm15_out),
        .I2(\q1_reg[2]_0 [0]),
        .I3(\hBarSel_0_2[2]_i_3_n_5 ),
        .I4(\hBarSel_0_4_loc_0_fu_294[0]_i_2_n_5 ),
        .O(\hBarSel_0_2_reg[2] [0]));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT4 #(
    .INIT(16'hAAC3)) 
    \hBarSel_0_4_loc_0_fu_294[0]_i_2 
       (.I0(\hBarSel_0_2_reg[0] ),
        .I1(icmp_ln1072_reg_4125_pp0_iter10_reg),
        .I2(\q1_reg[2]_0 [0]),
        .I3(\icmp_ln1027_reg_4041_pp0_iter10_reg_reg[0]__0_n_5 ),
        .O(\hBarSel_0_4_loc_0_fu_294[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hBarSel_0_4_loc_0_fu_294[1]_i_1 
       (.I0(\hBarSel_0_4_loc_0_fu_294_reg[2] [1]),
        .I1(ap_NS_fsm15_out),
        .I2(\q1_reg[2]_0 [1]),
        .I3(\hBarSel_0_2[2]_i_3_n_5 ),
        .I4(\hBarSel_0_4_loc_0_fu_294[1]_i_2_n_5 ),
        .O(\hBarSel_0_2_reg[2] [1]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT5 #(
    .INIT(32'hB8BB8B88)) 
    \hBarSel_0_4_loc_0_fu_294[1]_i_2 
       (.I0(\hBarSel_1_2_reg[1] ),
        .I1(\icmp_ln1027_reg_4041_pp0_iter10_reg_reg[0]__0_n_5 ),
        .I2(icmp_ln1072_reg_4125_pp0_iter10_reg),
        .I3(\q1_reg[2]_0 [0]),
        .I4(\q1_reg[2]_0 [1]),
        .O(\hBarSel_0_4_loc_0_fu_294[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAAAABBABAAAAAAAA)) 
    \hBarSel_0_4_loc_0_fu_294[2]_i_1 
       (.I0(ap_NS_fsm15_out),
        .I1(ap_enable_reg_pp0_iter12_reg_1),
        .I2(icmp_ln1072_reg_4125_pp0_iter10_reg),
        .I3(\icmp_ln1027_reg_4041_pp0_iter10_reg_reg[0]__0_n_5 ),
        .I4(\hBarSel_0_2[2]_i_3_n_5 ),
        .I5(\rampVal_3_flag_0_reg_406_reg[0] [2]),
        .O(\icmp_ln1072_reg_4125_pp0_iter10_reg_reg[0]__0_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hBarSel_0_4_loc_0_fu_294[2]_i_2 
       (.I0(\hBarSel_0_4_loc_0_fu_294_reg[2] [2]),
        .I1(ap_NS_fsm15_out),
        .I2(\q1_reg[2]_0 [2]),
        .I3(\hBarSel_0_2[2]_i_3_n_5 ),
        .I4(\hBarSel_0_4_loc_0_fu_294[2]_i_3_n_5 ),
        .O(\hBarSel_0_2_reg[2] [2]));
  LUT6 #(
    .INIT(64'hB88BBB88BB88BB88)) 
    \hBarSel_0_4_loc_0_fu_294[2]_i_3 
       (.I0(\hBarSel_0_2_reg[2]_0 ),
        .I1(\icmp_ln1027_reg_4041_pp0_iter10_reg_reg[0]__0_n_5 ),
        .I2(icmp_ln1072_reg_4125_pp0_iter10_reg),
        .I3(\q1_reg[2]_0 [2]),
        .I4(\q1_reg[2]_0 [1]),
        .I5(\q1_reg[2]_0 [0]),
        .O(\hBarSel_0_4_loc_0_fu_294[2]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'hA3)) 
    \hBarSel_1_2[0]_i_1 
       (.I0(\hBarSel_0_2_reg[0] ),
        .I1(\q0_reg[2]_0 [0]),
        .I2(\icmp_ln1027_reg_4041_pp0_iter10_reg_reg[0]__0_n_5 ),
        .O(\s_reg[2]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT4 #(
    .INIT(16'h8BB8)) 
    \hBarSel_1_2[1]_i_1 
       (.I0(\hBarSel_1_2_reg[1] ),
        .I1(\icmp_ln1027_reg_4041_pp0_iter10_reg_reg[0]__0_n_5 ),
        .I2(\q0_reg[2]_0 [0]),
        .I3(\q0_reg[2]_0 [1]),
        .O(\s_reg[2]_0 [1]));
  LUT5 #(
    .INIT(32'h00002022)) 
    \hBarSel_1_2[2]_i_1 
       (.I0(\rampVal_3_flag_0_reg_406_reg[0] [2]),
        .I1(\hBarSel_0_2[2]_i_3_n_5 ),
        .I2(\icmp_ln1027_reg_4041_pp0_iter10_reg_reg[0]__0_n_5 ),
        .I3(icmp_ln1072_8_reg_4134_pp0_iter10_reg),
        .I4(ap_enable_reg_pp0_iter12_reg_1),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \hBarSel_1_2[2]_i_2 
       (.I0(\hBarSel_0_2_reg[2]_0 ),
        .I1(\icmp_ln1027_reg_4041_pp0_iter10_reg_reg[0]__0_n_5 ),
        .I2(\q0_reg[2]_0 [2]),
        .I3(\q0_reg[2]_0 [1]),
        .I4(\q0_reg[2]_0 [0]),
        .O(\s_reg[2]_0 [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hBarSel_1_4_loc_0_fu_282[0]_i_1 
       (.I0(\hBarSel_1_4_loc_0_fu_282_reg[2] [0]),
        .I1(ap_NS_fsm15_out),
        .I2(\q0_reg[2]_0 [0]),
        .I3(\hBarSel_0_2[2]_i_3_n_5 ),
        .I4(\hBarSel_1_4_loc_0_fu_282[0]_i_2_n_5 ),
        .O(\hBarSel_1_2_reg[2] [0]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT4 #(
    .INIT(16'hAAC3)) 
    \hBarSel_1_4_loc_0_fu_282[0]_i_2 
       (.I0(\hBarSel_0_2_reg[0] ),
        .I1(icmp_ln1072_8_reg_4134_pp0_iter10_reg),
        .I2(\q0_reg[2]_0 [0]),
        .I3(\icmp_ln1027_reg_4041_pp0_iter10_reg_reg[0]__0_n_5 ),
        .O(\hBarSel_1_4_loc_0_fu_282[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hBarSel_1_4_loc_0_fu_282[1]_i_1 
       (.I0(\hBarSel_1_4_loc_0_fu_282_reg[2] [1]),
        .I1(ap_NS_fsm15_out),
        .I2(\q0_reg[2]_0 [1]),
        .I3(\hBarSel_0_2[2]_i_3_n_5 ),
        .I4(\hBarSel_1_4_loc_0_fu_282[1]_i_2_n_5 ),
        .O(\hBarSel_1_2_reg[2] [1]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT5 #(
    .INIT(32'hB8BB8B88)) 
    \hBarSel_1_4_loc_0_fu_282[1]_i_2 
       (.I0(\hBarSel_1_2_reg[1] ),
        .I1(\icmp_ln1027_reg_4041_pp0_iter10_reg_reg[0]__0_n_5 ),
        .I2(icmp_ln1072_8_reg_4134_pp0_iter10_reg),
        .I3(\q0_reg[2]_0 [0]),
        .I4(\q0_reg[2]_0 [1]),
        .O(\hBarSel_1_4_loc_0_fu_282[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAAAABBABAAAAAAAA)) 
    \hBarSel_1_4_loc_0_fu_282[2]_i_1 
       (.I0(ap_NS_fsm15_out),
        .I1(ap_enable_reg_pp0_iter12_reg_1),
        .I2(icmp_ln1072_8_reg_4134_pp0_iter10_reg),
        .I3(\icmp_ln1027_reg_4041_pp0_iter10_reg_reg[0]__0_n_5 ),
        .I4(\hBarSel_0_2[2]_i_3_n_5 ),
        .I5(\rampVal_3_flag_0_reg_406_reg[0] [2]),
        .O(\icmp_ln1072_8_reg_4134_pp0_iter10_reg_reg[0]__0_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \hBarSel_1_4_loc_0_fu_282[2]_i_2 
       (.I0(\hBarSel_1_4_loc_0_fu_282_reg[2] [2]),
        .I1(ap_NS_fsm15_out),
        .I2(\q0_reg[2]_0 [2]),
        .I3(\hBarSel_0_2[2]_i_3_n_5 ),
        .I4(\hBarSel_1_4_loc_0_fu_282[2]_i_3_n_5 ),
        .O(\hBarSel_1_2_reg[2] [2]));
  LUT6 #(
    .INIT(64'hB88BBB88BB88BB88)) 
    \hBarSel_1_4_loc_0_fu_282[2]_i_3 
       (.I0(\hBarSel_0_2_reg[2]_0 ),
        .I1(\icmp_ln1027_reg_4041_pp0_iter10_reg_reg[0]__0_n_5 ),
        .I2(icmp_ln1072_8_reg_4134_pp0_iter10_reg),
        .I3(\q0_reg[2]_0 [2]),
        .I4(\q0_reg[2]_0 [1]),
        .I5(\q0_reg[2]_0 [0]),
        .O(\hBarSel_1_4_loc_0_fu_282[2]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \hdata_flag_0_reg_418[0]_i_1 
       (.I0(\rampVal_3_flag_0_reg_406_reg[0] [3]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_flag_1_out),
        .O(hdata_flag_0_reg_418));
  FDRE \hdata_flag_1_fu_478_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hdata_flag_1_fu_478_reg[0]_0 ),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_flag_1_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \hdata_loc_0_fu_266[0]_i_1 
       (.I0(\hdata_loc_0_fu_266_reg[7]_1 [0]),
        .I1(ap_NS_fsm15_out),
        .I2(\hdata_new_0_fu_270_reg[7] [0]),
        .I3(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I4(\hdata_loc_0_fu_266_reg[3]_0 ),
        .I5(\hdata_loc_0_fu_266_reg[7]_0 [0]),
        .O(\hdata_reg[7] [0]));
  LUT6 #(
    .INIT(64'h88B8BBBB8BBB8888)) 
    \hdata_loc_0_fu_266[1]_i_1 
       (.I0(\hdata_loc_0_fu_266_reg[7]_1 [1]),
        .I1(ap_NS_fsm15_out),
        .I2(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I3(\hdata_new_0_fu_270_reg[7] [1]),
        .I4(\hdata_loc_0_fu_266_reg[3]_0 ),
        .I5(\hdata_loc_0_fu_266_reg[7]_0 [1]),
        .O(\hdata_reg[7] [1]));
  LUT6 #(
    .INIT(64'h8BB8BBBB8BB88888)) 
    \hdata_loc_0_fu_266[2]_i_1 
       (.I0(\hdata_loc_0_fu_266_reg[7]_1 [2]),
        .I1(ap_NS_fsm15_out),
        .I2(\add_ln1488_reg_1244_reg[2] ),
        .I3(\add_ln1488_reg_1244_reg[1] ),
        .I4(\hdata_loc_0_fu_266_reg[3]_0 ),
        .I5(\hdata_loc_0_fu_266_reg[7]_0 [2]),
        .O(\hdata_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hdata_loc_0_fu_266[2]_i_2 
       (.I0(\hdata_new_0_fu_270_reg[7] [2]),
        .I1(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I2(\hdata_loc_0_fu_266_reg[7]_0 [2]),
        .O(\add_ln1488_reg_1244_reg[2] ));
  LUT6 #(
    .INIT(64'h8BB8BBBB8BB88888)) 
    \hdata_loc_0_fu_266[3]_i_1 
       (.I0(\hdata_loc_0_fu_266_reg[7]_1 [3]),
        .I1(ap_NS_fsm15_out),
        .I2(\add_ln1488_reg_1244_reg[3] ),
        .I3(\hdata_new_0_fu_270[4]_i_2_n_5 ),
        .I4(\hdata_loc_0_fu_266_reg[3]_0 ),
        .I5(\hdata_loc_0_fu_266_reg[7]_0 [3]),
        .O(\hdata_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hdata_loc_0_fu_266[3]_i_2 
       (.I0(\hdata_new_0_fu_270_reg[7] [3]),
        .I1(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I2(\hdata_loc_0_fu_266_reg[7]_0 [3]),
        .O(\add_ln1488_reg_1244_reg[3] ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \hdata_loc_0_fu_266[4]_i_1 
       (.I0(\hdata_loc_0_fu_266_reg[7]_1 [4]),
        .I1(ap_NS_fsm15_out),
        .I2(\hdata_loc_0_fu_266_reg[7] [3]),
        .I3(\hdata_loc_0_fu_266_reg[0] ),
        .I4(ap_enable_reg_pp0_iter13_reg_0),
        .I5(\hdata_loc_0_fu_266_reg[7]_0 [4]),
        .O(\hdata_reg[7] [4]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \hdata_loc_0_fu_266[5]_i_1 
       (.I0(\hdata_loc_0_fu_266_reg[7]_1 [5]),
        .I1(ap_NS_fsm15_out),
        .I2(\hdata_loc_0_fu_266_reg[7] [4]),
        .I3(\hdata_loc_0_fu_266_reg[0] ),
        .I4(ap_enable_reg_pp0_iter13_reg_0),
        .I5(\hdata_loc_0_fu_266_reg[7]_0 [5]),
        .O(\hdata_reg[7] [5]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \hdata_loc_0_fu_266[6]_i_1 
       (.I0(\hdata_loc_0_fu_266_reg[7]_1 [6]),
        .I1(ap_NS_fsm15_out),
        .I2(\hdata_loc_0_fu_266_reg[7] [5]),
        .I3(\hdata_loc_0_fu_266_reg[0] ),
        .I4(ap_enable_reg_pp0_iter13_reg_0),
        .I5(\hdata_loc_0_fu_266_reg[7]_0 [6]),
        .O(\hdata_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \hdata_loc_0_fu_266[7]_i_1 
       (.I0(ap_NS_fsm15_out),
        .I1(\hdata_loc_0_fu_266_reg[0] ),
        .I2(ap_enable_reg_pp0_iter13_reg_1),
        .I3(\rampVal_3_flag_0_reg_406_reg[0] [2]),
        .O(\ap_CS_fsm_reg[3]_4 ));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \hdata_loc_0_fu_266[7]_i_2 
       (.I0(\hdata_loc_0_fu_266_reg[7]_1 [7]),
        .I1(ap_NS_fsm15_out),
        .I2(\hdata_loc_0_fu_266_reg[7] [6]),
        .I3(\hdata_loc_0_fu_266_reg[0] ),
        .I4(ap_enable_reg_pp0_iter13_reg_0),
        .I5(\hdata_loc_0_fu_266_reg[7]_0 [7]),
        .O(\hdata_reg[7] [7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \hdata_new_0_fu_270[0]_i_1 
       (.I0(\hdata_new_0_fu_270_reg[7] [0]),
        .I1(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I2(\hdata_loc_0_fu_266_reg[7]_0 [0]),
        .O(\add_ln1488_reg_1244_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \hdata_new_0_fu_270[1]_i_1 
       (.I0(\hdata_loc_0_fu_266_reg[7]_0 [1]),
        .I1(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I2(\hdata_new_0_fu_270_reg[7] [1]),
        .O(\hdata_loc_0_fu_266_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \hdata_new_0_fu_270[2]_i_1 
       (.I0(\hdata_loc_0_fu_266_reg[7]_0 [2]),
        .I1(\hdata_new_0_fu_270_reg[7] [2]),
        .I2(\hdata_loc_0_fu_266_reg[7]_0 [1]),
        .I3(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I4(\hdata_new_0_fu_270_reg[7] [1]),
        .O(\hdata_loc_0_fu_266_reg[7] [1]));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \hdata_new_0_fu_270[3]_i_1 
       (.I0(\hdata_loc_0_fu_266_reg[7]_0 [3]),
        .I1(\hdata_new_0_fu_270_reg[7] [3]),
        .I2(\add_ln1488_reg_1244_reg[1] ),
        .I3(\hdata_new_0_fu_270_reg[7] [2]),
        .I4(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I5(\hdata_loc_0_fu_266_reg[7]_0 [2]),
        .O(\hdata_loc_0_fu_266_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hdata_new_0_fu_270[3]_i_2 
       (.I0(\hdata_new_0_fu_270_reg[7] [1]),
        .I1(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I2(\hdata_loc_0_fu_266_reg[7]_0 [1]),
        .O(\add_ln1488_reg_1244_reg[1] ));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \hdata_new_0_fu_270[4]_i_1 
       (.I0(\hdata_loc_0_fu_266_reg[7]_0 [4]),
        .I1(\hdata_new_0_fu_270_reg[7] [4]),
        .I2(\hdata_new_0_fu_270[4]_i_2_n_5 ),
        .I3(\hdata_new_0_fu_270_reg[7] [3]),
        .I4(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I5(\hdata_loc_0_fu_266_reg[7]_0 [3]),
        .O(\hdata_loc_0_fu_266_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \hdata_new_0_fu_270[4]_i_2 
       (.I0(\hdata_loc_0_fu_266_reg[7]_0 [2]),
        .I1(\hdata_new_0_fu_270_reg[7] [2]),
        .I2(\hdata_loc_0_fu_266_reg[7]_0 [1]),
        .I3(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I4(\hdata_new_0_fu_270_reg[7] [1]),
        .O(\hdata_new_0_fu_270[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \hdata_new_0_fu_270[5]_i_1 
       (.I0(\hdata_loc_0_fu_266_reg[7]_0 [5]),
        .I1(\hdata_new_0_fu_270_reg[7] [5]),
        .I2(\hdata_new_0_fu_270[5]_i_2_n_5 ),
        .I3(\hdata_new_0_fu_270_reg[7] [4]),
        .I4(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I5(\hdata_loc_0_fu_266_reg[7]_0 [4]),
        .O(\hdata_loc_0_fu_266_reg[7] [4]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \hdata_new_0_fu_270[5]_i_2 
       (.I0(\hdata_loc_0_fu_266_reg[7]_0 [3]),
        .I1(\hdata_new_0_fu_270_reg[7] [3]),
        .I2(\add_ln1488_reg_1244_reg[1] ),
        .I3(\hdata_new_0_fu_270_reg[7] [2]),
        .I4(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I5(\hdata_loc_0_fu_266_reg[7]_0 [2]),
        .O(\hdata_new_0_fu_270[5]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT4 #(
    .INIT(16'h9A95)) 
    \hdata_new_0_fu_270[6]_i_1 
       (.I0(\hdata_new_0_fu_270[6]_i_2_n_5 ),
        .I1(\hdata_new_0_fu_270_reg[7] [6]),
        .I2(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I3(\hdata_loc_0_fu_266_reg[7]_0 [6]),
        .O(\hdata_loc_0_fu_266_reg[7] [5]));
  LUT6 #(
    .INIT(64'h3FFF5F5F3FFFFFFF)) 
    \hdata_new_0_fu_270[6]_i_2 
       (.I0(\hdata_loc_0_fu_266_reg[7]_0 [5]),
        .I1(\hdata_new_0_fu_270_reg[7] [5]),
        .I2(\hdata_new_0_fu_270[5]_i_2_n_5 ),
        .I3(\hdata_new_0_fu_270_reg[7] [4]),
        .I4(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I5(\hdata_loc_0_fu_266_reg[7]_0 [4]),
        .O(\hdata_new_0_fu_270[6]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \hdata_new_0_fu_270[7]_i_1 
       (.I0(\rampVal_3_flag_0_reg_406_reg[0] [2]),
        .I1(ap_enable_reg_pp0_iter13_reg_1),
        .I2(\hdata_loc_0_fu_266_reg[0] ),
        .O(\ap_CS_fsm_reg[3]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT4 #(
    .INIT(16'h1DE2)) 
    \hdata_new_0_fu_270[7]_i_2 
       (.I0(\hdata_loc_0_fu_266_reg[7]_0 [7]),
        .I1(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I2(\hdata_new_0_fu_270_reg[7] [7]),
        .I3(\hdata_new_0_fu_270[7]_i_3_n_5 ),
        .O(\hdata_loc_0_fu_266_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \hdata_new_0_fu_270[7]_i_3 
       (.I0(\hdata_loc_0_fu_266_reg[7]_0 [6]),
        .I1(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I2(\hdata_new_0_fu_270_reg[7] [6]),
        .I3(\hdata_new_0_fu_270[6]_i_2_n_5 ),
        .O(\hdata_new_0_fu_270[7]_i_3_n_5 ));
  FDRE \icmp_ln1027_reg_4041_pp0_iter10_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1027_reg_4041_pp0_iter9_reg_reg[0]_srl8_n_5 ),
        .Q(\icmp_ln1027_reg_4041_pp0_iter10_reg_reg[0]__0_n_5 ),
        .R(1'b0));
  FDRE \icmp_ln1027_reg_4041_pp0_iter11_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1027_reg_4041_pp0_iter10_reg_reg[0]__0_n_5 ),
        .Q(icmp_ln1027_reg_4041_pp0_iter11_reg),
        .R(1'b0));
  FDRE \icmp_ln1027_reg_4041_pp0_iter12_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1027_reg_4041_pp0_iter11_reg),
        .Q(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .R(1'b0));
  FDRE \icmp_ln1027_reg_4041_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1027_reg_4041_reg_n_5_[0] ),
        .Q(\icmp_ln1027_reg_4041_pp0_iter1_reg_reg_n_5_[0] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1027_reg_4041_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1027_reg_4041_pp0_iter9_reg_reg[0]_srl8 " *) 
  SRL16E \icmp_ln1027_reg_4041_pp0_iter9_reg_reg[0]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\icmp_ln1027_reg_4041_pp0_iter1_reg_reg_n_5_[0] ),
        .Q(\icmp_ln1027_reg_4041_pp0_iter9_reg_reg[0]_srl8_n_5 ));
  FDRE \icmp_ln1027_reg_4041_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1027_fu_1545_p2),
        .Q(\icmp_ln1027_reg_4041_reg_n_5_[0] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1050_reg_4081_pp0_iter10_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1050_reg_4081_pp0_iter10_reg_reg[0]_srl10 " *) 
  SRL16E \icmp_ln1050_reg_4081_pp0_iter10_reg_reg[0]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln1050_reg_4081),
        .Q(\icmp_ln1050_reg_4081_pp0_iter10_reg_reg[0]_srl10_n_5 ));
  FDRE \icmp_ln1050_reg_4081_pp0_iter11_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1050_reg_4081_pp0_iter10_reg_reg[0]_srl10_n_5 ),
        .Q(icmp_ln1050_reg_4081_pp0_iter11_reg),
        .R(1'b0));
  FDRE \icmp_ln1050_reg_4081_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_160),
        .Q(icmp_ln1050_reg_4081),
        .R(1'b0));
  FDRE \icmp_ln1072_8_reg_4134_pp0_iter10_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1072_8_reg_4134_pp0_iter9_reg_reg[0]_srl8_n_5 ),
        .Q(icmp_ln1072_8_reg_4134_pp0_iter10_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1072_8_reg_4134_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1072_8_reg_4134_pp0_iter9_reg_reg[0]_srl8 " *) 
  SRL16E \icmp_ln1072_8_reg_4134_pp0_iter9_reg_reg[0]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln1072_8_reg_4134),
        .Q(\icmp_ln1072_8_reg_4134_pp0_iter9_reg_reg[0]_srl8_n_5 ));
  FDRE \icmp_ln1072_8_reg_4134_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln1072_8_reg_41340),
        .D(icmp_ln1072_8_fu_1804_p2),
        .Q(icmp_ln1072_8_reg_4134),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0010)) 
    \icmp_ln1072_reg_4125[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0 ),
        .I1(ap_enable_reg_pp0_iter12_reg_1),
        .I2(icmp_ln520_reg_4037),
        .I3(\icmp_ln1027_reg_4041_reg_n_5_[0] ),
        .O(icmp_ln1072_8_reg_41340));
  FDRE \icmp_ln1072_reg_4125_pp0_iter10_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1072_reg_4125_pp0_iter9_reg_reg[0]_srl8_n_5 ),
        .Q(icmp_ln1072_reg_4125_pp0_iter10_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1072_reg_4125_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1072_reg_4125_pp0_iter9_reg_reg[0]_srl8 " *) 
  SRL16E \icmp_ln1072_reg_4125_pp0_iter9_reg_reg[0]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln1072_reg_4125),
        .Q(\icmp_ln1072_reg_4125_pp0_iter9_reg_reg[0]_srl8_n_5 ));
  FDRE \icmp_ln1072_reg_4125_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln1072_8_reg_41340),
        .D(icmp_ln1072_fu_1750_p2),
        .Q(icmp_ln1072_reg_4125),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln1285_reg_4073[0]_i_2 
       (.I0(\icmp_ln1285_reg_4073[0]_i_3_n_5 ),
        .I1(\zonePlateVAddr_reg[7] ),
        .I2(trunc_ln518_reg_1186[1]),
        .I3(\icmp_ln1404_reg_526_reg[0] [0]),
        .I4(\icmp_ln1404_reg_526_reg[0]_0 ),
        .I5(\icmp_ln1285_reg_4073[0]_i_4_n_5 ),
        .O(\icmp_ln1285_reg_4073[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln1285_reg_4073[0]_i_3 
       (.I0(\icmp_ln1404_reg_526_reg[0]_1 ),
        .I1(trunc_ln518_reg_1186[2]),
        .I2(\icmp_ln1404_reg_526_reg[0] [3]),
        .I3(\icmp_ln1404_reg_526_reg[0] [1]),
        .O(\icmp_ln1285_reg_4073[0]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln1285_reg_4073[0]_i_4 
       (.I0(\icmp_ln1404_reg_526_reg[0] [2]),
        .I1(\icmp_ln1404_reg_526_reg[0] [7]),
        .I2(\icmp_ln1404_reg_526_reg[0] [4]),
        .I3(\icmp_ln1404_reg_526_reg[0] [6]),
        .I4(\icmp_ln1285_reg_4073[0]_i_5_n_5 ),
        .O(\icmp_ln1285_reg_4073[0]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln1285_reg_4073[0]_i_5 
       (.I0(trunc_ln518_reg_1186[0]),
        .I1(\icmp_ln1404_reg_526_reg[0]_2 ),
        .I2(\icmp_ln1404_reg_526_reg[0] [5]),
        .I3(\yCount_V_1_reg[0] ),
        .O(\icmp_ln1285_reg_4073[0]_i_5_n_5 ));
  FDRE \icmp_ln1285_reg_4073_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_187),
        .Q(\icmp_ln1285_reg_4073_reg_n_5_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000003AAAAAAAA)) 
    \icmp_ln1584_reg_4389[0]_i_1 
       (.I0(\icmp_ln1584_reg_4389_reg_n_5_[0] ),
        .I1(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [1]),
        .I2(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [0]),
        .I3(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [3]),
        .I4(\icmp_ln1584_reg_4389[0]_i_2_n_5 ),
        .I5(icmp_ln1584_reg_43890),
        .O(\icmp_ln1584_reg_4389[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln1584_reg_4389[0]_i_2 
       (.I0(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [5]),
        .I1(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [6]),
        .I2(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [2]),
        .I3(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [4]),
        .O(\icmp_ln1584_reg_4389[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \icmp_ln1584_reg_4389[0]_i_3 
       (.I0(ap_enable_reg_pp0_iter12_reg_1),
        .I1(icmp_ln520_reg_4037_pp0_iter10_reg),
        .I2(\trunc_ln320_reg_4408_reg[1]_2 ),
        .O(icmp_ln1584_reg_43890));
  FDRE \icmp_ln1584_reg_4389_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1584_reg_4389[0]_i_1_n_5 ),
        .Q(\icmp_ln1584_reg_4389_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln520_reg_4037_pp0_iter10_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln520_reg_4037_pp0_iter9_reg),
        .Q(icmp_ln520_reg_4037_pp0_iter10_reg),
        .R(1'b0));
  FDRE \icmp_ln520_reg_4037_pp0_iter11_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln520_reg_4037_pp0_iter10_reg),
        .Q(\icmp_ln520_reg_4037_pp0_iter11_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln520_reg_4037_pp0_iter11_reg_reg[0]_0 ),
        .Q(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE \icmp_ln520_reg_4037_pp0_iter13_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_0 ),
        .Q(icmp_ln520_reg_4037_pp0_iter13_reg),
        .R(1'b0));
  FDRE \icmp_ln520_reg_4037_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln520_reg_4037),
        .Q(icmp_ln520_reg_4037_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln520_reg_4037_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln520_reg_4037_pp0_iter1_reg),
        .Q(icmp_ln520_reg_4037_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln520_reg_4037_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln520_reg_4037_pp0_iter2_reg),
        .Q(icmp_ln520_reg_4037_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln520_reg_4037_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln520_reg_4037_pp0_iter3_reg),
        .Q(icmp_ln520_reg_4037_pp0_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln520_reg_4037_pp0_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln520_reg_4037_pp0_iter4_reg),
        .Q(icmp_ln520_reg_4037_pp0_iter5_reg),
        .R(1'b0));
  FDRE \icmp_ln520_reg_4037_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln520_reg_4037_pp0_iter5_reg),
        .Q(icmp_ln520_reg_4037_pp0_iter6_reg),
        .R(1'b0));
  FDRE \icmp_ln520_reg_4037_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln520_reg_4037_pp0_iter6_reg),
        .Q(icmp_ln520_reg_4037_pp0_iter7_reg),
        .R(1'b0));
  FDRE \icmp_ln520_reg_4037_pp0_iter8_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln520_reg_4037_pp0_iter7_reg),
        .Q(icmp_ln520_reg_4037_pp0_iter8_reg),
        .R(1'b0));
  FDRE \icmp_ln520_reg_4037_pp0_iter9_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln520_reg_4037_pp0_iter8_reg),
        .Q(icmp_ln520_reg_4037_pp0_iter9_reg),
        .R(1'b0));
  FDRE \icmp_ln520_reg_4037_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\int_width_reg[15] ),
        .Q(icmp_ln520_reg_4037),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "40960" *) 
  (* RTL_RAM_NAME = "lshr_ln_reg_4349" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h2F1B2BF828D425B0228D1F691C45192115FD12D90FB50C90096C064803240000),
    .INIT_01(256'h613E5E1D5AFC57DB54B951984E764B544832451041ED3ECA3BA838853562323E),
    .INIT_02(256'h932490088CEC89CF86B2839580777D597A3A771C73FD70DE6DBE6A9E677E645E),
    .INIT_03(256'hC4B0C19BBE85BB6EB857B540B228AF10ABF8A8DEA5C5A2AB9F919C76995B9640),
    .INIT_04(256'hF5C3F2B6EFA8EC9AE98BE67CE36CE05CDD4BDA39D727D415D101CDEECADAC7C5),
    .INIT_05(256'h263E233B20381D341A2F172A1423111D0E150B0D080404FB01F1FEE6FBDBF8CF),
    .INIT_06(256'h5604530D50164D1E4A25472B443141353E393B3C383F354132412F422C412940),
    .INIT_07(256'h84F6820E7F247C3A794F7663737670886D996AA967B964C761D55EE25BEE58F9),
    .INIT_08(256'hB2F9B020AD47AA6CA790A4B4A1D69EF79C17993796559372908E8DAA8AC487DE),
    .INIT_09(256'hDFEFDD28DA60D797D4CDD201CF34CC66C997C6C7C3F6C124BE51BB7CB8A7B5D1),
    .INIT_0A(256'h0BBE090A0655039F00E8FE2FFB75F8BAF5FDF340F081EDC1EB00E83EE57AE2B5),
    .INIT_0B(256'h364A33AB310B2E692BC62922267D23D6212E1E841BDA192E168013D211220E70),
    .INIT_0C(256'h5F785CF05A6657DB554E52C050314DA04B0E487A45E5434F40B73E1E3B8338E7),
    .INIT_0D(256'h872F84BF824E7FDB7D667AF0787875FF738471086E8A6C0B698A6708648461FE),
    .INIT_0E(256'hAD58AB02A8A9A650A3F5A1989F399CD99A77981495AF934890E08E768C0B899E),
    .INIT_0F(256'hD1DACF9ECD61CB23C8E2C6A0C45CC216BFCFBD86BB3BB8EFB6A1B451B200AFAD),
    .INIT_10(256'hF49EF280F05FEE3CEC18E9F2E7CAE5A1E375E148DF19DCE8DAB5D881D64BD413),
    .INIT_11(256'h1590138F118C0F880D810B78096E0761055303430131FF1DFD07FAF0F8D7F6BB),
    .INIT_12(256'h349B32B930D52EEF2D072B1D2932274425542362216F1F791D821B88198D1790),
    .INIT_13(256'h51AC4FEB4E274C614A9948CF47034534436441923FBE3DE83C103A36385A367C),
    .INIT_14(256'h6CB16B11696E67C96622647962CE61215F715DC05C0D5A57589F56E6552A536C),
    .INIT_15(256'h859A841B829B81187F937E0C7C837AF8796A77DA764974B5731F71876FEC6E50),
    .INIT_16(256'h9C569AFB999D983E96DC9578941192A9913E8FD18E628CF18B7D8A0888908716),
    .INIT_17(256'hB0D8AFA1AE67AD2CABEEAAADA96BA826A6DFA596A44AA2FCA1ACA05A9F069DAF),
    .INIT_18(256'hC314C201C0ECBFD5BEBCBDA0BC82BB62BA3FB91AB7F3B6CAB59EB470B340B20D),
    .INIT_19(256'hD2FDD210D121D02FCF3BCE44CD4CCC51CB53CA53C951C84DC746C63DC531C424),
    .INIT_1A(256'hE08BDFC4DEFADE2FDD60DC90DBBDDAE8DA10D936D859D77BD699D5B6D4D0D3E8),
    .INIT_1B(256'hEBB4EB14EA71E9CCE924E87AE7CDE71EE66DE5B9E502E44AE38FE2D1E212E14F),
    .INIT_1C(256'hF473F3F9F37DF2FFF27EF1FAF174F0ECF061EFD4EF45EEB3EE1EED87ECEEEC52),
    .INIT_1D(256'hFAC1FA6FFA1AF9C2F968F90CF8ADF84CF7E8F782F71AF6AFF641F5D1F55FF4EA),
    .INIT_1E(256'hFE9BFE70FE42FE12FDE0FDABFD73FD39FCFDFCBEFC7DFC39FBF3FBAAFB5FFB11),
    .INIT_1F(256'hFFFEFFFBFFF4FFECFFE1FFD3FFC3FFB1FF9CFF84FF6AFF4EFF2FFF0EFEEAFEC4),
    .INIT_20(256'hFEEAFF0EFF2FFF4EFF6AFF84FF9CFFB1FFC3FFD3FFE1FFECFFF4FFFBFFFE0000),
    .INIT_21(256'hFB5FFBAAFBF3FC39FC7DFCBEFCFDFD39FD73FDABFDE0FE12FE42FE70FE9BFEC4),
    .INIT_22(256'hF55FF5D1F641F6AFF71AF782F7E8F84CF8ADF90CF968F9C2FA1AFA6FFAC1FB11),
    .INIT_23(256'hECEEED87EE1EEEB3EF45EFD4F061F0ECF174F1FAF27EF2FFF37DF3F9F473F4EA),
    .INIT_24(256'hE212E2D1E38FE44AE502E5B9E66DE71EE7CDE87AE924E9CCEA71EB14EBB4EC52),
    .INIT_25(256'hD4D0D5B6D699D77BD859D936DA10DAE8DBBDDC90DD60DE2FDEFADFC4E08BE14F),
    .INIT_26(256'hC531C63DC746C84DC951CA53CB53CC51CD4CCE44CF3BD02FD121D210D2FDD3E8),
    .INIT_27(256'hB340B470B59EB6CAB7F3B91ABA3FBB62BC82BDA0BEBCBFD5C0ECC201C314C424),
    .INIT_28(256'h9F06A05AA1ACA2FCA44AA596A6DFA826A96BAAADABEEAD2CAE67AFA1B0D8B20D),
    .INIT_29(256'h88908A088B7D8CF18E628FD1913E92A99411957896DC983E999D9AFB9C569DAF),
    .INIT_2A(256'h6FEC7187731F74B5764977DA796A7AF87C837E0C7F938118829B841B859A8716),
    .INIT_2B(256'h552A56E6589F5A575C0D5DC05F71612162CE6479662267C9696E6B116CB16E50),
    .INIT_2C(256'h385A3A363C103DE83FBE419243644534470348CF4A994C614E274FEB51AC536C),
    .INIT_2D(256'h198D1B881D821F79216F23622554274429322B1D2D072EEF30D532B9349B367C),
    .INIT_2E(256'hF8D7FAF0FD07FF1D0131034305530761096E0B780D810F88118C138F15901790),
    .INIT_2F(256'hD64BD881DAB5DCE8DF19E148E375E5A1E7CAE9F2EC18EE3CF05FF280F49EF6BB),
    .INIT_30(256'hB200B451B6A1B8EFBB3BBD86BFCFC216C45CC6A0C8E2CB23CD61CF9ED1DAD413),
    .INIT_31(256'h8C0B8E7690E0934895AF98149A779CD99F39A198A3F5A650A8A9AB02AD58AFAD),
    .INIT_32(256'h64846708698A6C0B6E8A7108738475FF78787AF07D667FDB824E84BF872F899E),
    .INIT_33(256'h3B833E1E40B7434F45E5487A4B0E4DA0503152C0554E57DB5A665CF05F7861FE),
    .INIT_34(256'h112213D21680192E1BDA1E84212E23D6267D29222BC62E69310B33AB364A38E7),
    .INIT_35(256'hE57AE83EEB00EDC1F081F340F5FDF8BAFB75FE2F00E8039F0655090A0BBE0E70),
    .INIT_36(256'hB8A7BB7CBE51C124C3F6C6C7C997CC66CF34D201D4CDD797DA60DD28DFEFE2B5),
    .INIT_37(256'h8AC48DAA908E9372965599379C179EF7A1D6A4B4A790AA6CAD47B020B2F9B5D1),
    .INIT_38(256'h5BEE5EE261D564C767B96AA96D99708873767663794F7C3A7F24820E84F687DE),
    .INIT_39(256'h2C412F4232413541383F3B3C3E3941354431472B4A254D1E5016530D560458F9),
    .INIT_3A(256'hFBDBFEE601F104FB08040B0D0E15111D1423172A1A2F1D342038233B263E2940),
    .INIT_3B(256'hCADACDEED101D415D727DA39DD4BE05CE36CE67CE98BEC9AEFA8F2B6F5C3F8CF),
    .INIT_3C(256'h995B9C769F91A2ABA5C5A8DEABF8AF10B228B540B857BB6EBE85C19BC4B0C7C5),
    .INIT_3D(256'h677E6A9E6DBE70DE73FD771C7A3A7D598077839586B289CF8CEC900893249640),
    .INIT_3E(256'h356238853BA83ECA41ED451048324B544E76519854B957DB5AFC5E1D613E645E),
    .INIT_3F(256'h03240648096C0C900FB512D915FD19211C451F69228D25B028D42BF82F1B323E),
    .INIT_40(256'hD0E5D408D72CDA50DD73E097E3BBE6DFEA03ED27F04BF370F694F9B8FCDC0000),
    .INIT_41(256'h9EC2A1E3A504A825AB47AE68B18AB4ACB7CEBAF0BE13C136C458C77BCA9ECDC2),
    .INIT_42(256'h6CDC6FF873147631794E7C6B7F8982A785C688E48C038F229242956298829BA2),
    .INIT_43(256'h3B503E65417B449247A94AC04DD850F0540857225A3B5D55606F638A66A569C0),
    .INIT_44(256'h0A3D0D4A10581366167519841C941FA422B525C728D92BEB2EFF32123526383B),
    .INIT_45(256'hD9C2DCC5DFC8E2CCE5D1E8D6EBDDEEE3F1EBF4F3F7FCFB05FE0F011A04250731),
    .INIT_46(256'hA9FCACF3AFEAB2E2B5DBB8D5BBCFBECBC1C7C4C4C7C1CABFCDBFD0BED3BFD6C0),
    .INIT_47(256'h7B0A7DF280DC83C686B1899D8C8A8F789267955798479B399E2BA11EA412A707),
    .INIT_48(256'h4D074FE052B9559458705B4C5E2A610963E966C969AB6C8E6F727256753C7822),
    .INIT_49(256'h201122D825A028692B332DFF30CC339A366939393C0A3EDC41AF448447594A2F),
    .INIT_4A(256'hF442F6F6F9ABFC61FF1801D1048B07460A030CC00F7F123F150017C21A861D4B),
    .INIT_4B(256'hC9B6CC55CEF5D197D43AD6DED983DC2ADED2E17CE426E6D2E980EC2EEEDEF190),
    .INIT_4C(256'hA088A310A59AA825AAB2AD40AFCFB260B4F2B786BA1BBCB1BF49C1E2C47DC719),
    .INIT_4D(256'h78D17B417DB28025829A851087888A018C7C8EF8917693F5967698F89B7C9E02),
    .INIT_4E(256'h52A854FE575759B05C0B5E6860C76327658967EC6A516CB86F20718A73F57662),
    .INIT_4F(256'h2E263062329F34DD371E39603BA43DEA4031427A44C54711495F4BAF4E005053),
    .INIT_50(256'h0B620D800FA111C413E8160E18361A5F1C8B1EB820E72318254B277F29B52BED),
    .INIT_51(256'hEA70EC71EE74F078F27FF488F692F89FFAADFCBDFECF00E302F9051007290945),
    .INIT_52(256'hCB65CD47CF2BD111D2F9D4E3D6CED8BCDAACDC9EDE91E087E27EE478E673E870),
    .INIT_53(256'hAE54B015B1D9B39FB567B731B8FDBACCBC9CBE6EC042C218C3F0C5CAC7A6C984),
    .INIT_54(256'h934F94EF9692983799DE9B879D329EDFA08FA240A3F3A5A9A761A91AAAD6AC94),
    .INIT_55(256'h7A667BE57D657EE8806D81F4837D85088696882689B78B4B8CE18E79901491B0),
    .INIT_56(256'h63AA6505666367C269246A886BEF6D576EC2702F719E730F748375F8777078EA),
    .INIT_57(256'h4F28505F519952D454125553569557DA59215A6A5BB65D045E545FA660FA6251),
    .INIT_58(256'h3CEC3DFF3F14402B41444260437E449E45C146E6480D49364A624B904CC04DF3),
    .INIT_59(256'h2D032DF02EDF2FD130C531BC32B433AF34AD35AD36AF37B338BA39C33ACF3BDC),
    .INIT_5A(256'h1F75203C210621D122A023702443251825F026CA27A7288529672A4A2B302C18),
    .INIT_5B(256'h144C14EC158F163416DC1786183318E219931A471AFE1BB61C711D2F1DEE1EB1),
    .INIT_5C(256'h0B8D0C070C830D010D820E060E8C0F140F9F102C10BB114D11E21279131213AE),
    .INIT_5D(256'h053F059105E6063E069806F4075307B40818087E08E6095109BF0A2F0AA10B16),
    .INIT_5E(256'h0165019001BE01EE02200255028D02C703030342038303C7040D045604A104EF),
    .INIT_5F(256'h00020005000C0014001F002D003D004F0064007C009600B200D100F20116013C),
    .INIT_60(256'h011600F200D100B20096007C0064004F003D002D001F0014000C000500020000),
    .INIT_61(256'h04A10456040D03C703830342030302C7028D0255022001EE01BE01900165013C),
    .INIT_62(256'h0AA10A2F09BF095108E6087E081807B4075306F40698063E05E60591053F04EF),
    .INIT_63(256'h1312127911E2114D10BB102C0F9F0F140E8C0E060D820D010C830C070B8D0B16),
    .INIT_64(256'h1DEE1D2F1C711BB61AFE1A47199318E21833178616DC1634158F14EC144C13AE),
    .INIT_65(256'h2B302A4A2967288527A726CA25F025182443237022A021D12106203C1F751EB1),
    .INIT_66(256'h3ACF39C338BA37B336AF35AD34AD33AF32B431BC30C52FD12EDF2DF02D032C18),
    .INIT_67(256'h4CC04B904A624936480D46E645C1449E437E42604144402B3F143DFF3CEC3BDC),
    .INIT_68(256'h60FA5FA65E545D045BB65A6A592157DA56955553541252D45199505F4F284DF3),
    .INIT_69(256'h777075F87483730F719E702F6EC26D576BEF6A88692467C26663650563AA6251),
    .INIT_6A(256'h90148E798CE18B4B89B7882686968508837D81F4806D7EE87D657BE57A6678EA),
    .INIT_6B(256'hAAD6A91AA761A5A9A3F3A240A08F9EDF9D329B8799DE9837969294EF934F91B0),
    .INIT_6C(256'hC7A6C5CAC3F0C218C042BE6EBC9CBACCB8FDB731B567B39FB1D9B015AE54AC94),
    .INIT_6D(256'hE673E478E27EE087DE91DC9EDAACD8BCD6CED4E3D2F9D111CF2BCD47CB65C984),
    .INIT_6E(256'h0729051002F900E3FECFFCBDFAADF89FF692F488F27FF078EE74EC71EA70E870),
    .INIT_6F(256'h29B5277F254B231820E71EB81C8B1A5F1836160E13E811C40FA10D800B620945),
    .INIT_70(256'h4E004BAF495F471144C5427A40313DEA3BA43960371E34DD329F30622E262BED),
    .INIT_71(256'h73F5718A6F206CB86A5167EC6589632760C75E685C0B59B0575754FE52A85053),
    .INIT_72(256'h9B7C98F8967693F591768EF88C7C8A0187888510829A80257DB27B4178D17662),
    .INIT_73(256'hC47DC1E2BF49BCB1BA1BB786B4F2B260AFCFAD40AAB2A825A59AA310A0889E02),
    .INIT_74(256'hEEDEEC2EE980E6D2E426E17CDED2DC2AD983D6DED43AD197CEF5CC55C9B6C719),
    .INIT_75(256'h1A8617C21500123F0F7F0CC00A030746048B01D1FF18FC61F9ABF6F6F442F190),
    .INIT_76(256'h4759448441AF3EDC3C0A39393669339A30CC2DFF2B33286925A022D820111D4B),
    .INIT_77(256'h753C72566F726C8E69AB66C963E961095E2A5B4C5870559452B94FE04D074A2F),
    .INIT_78(256'hA412A11E9E2B9B399847955792678F788C8A899D86B183C680DC7DF27B0A7822),
    .INIT_79(256'hD3BFD0BECDBFCABFC7C1C4C4C1C7BECBBBCFB8D5B5DBB2E2AFEAACF3A9FCA707),
    .INIT_7A(256'h0425011AFE0FFB05F7FCF4F3F1EBEEE3EBDDE8D6E5D1E2CCDFC8DCC5D9C2D6C0),
    .INIT_7B(256'h352632122EFF2BEB28D925C722B51FA41C9419841675136610580D4A0A3D0731),
    .INIT_7C(256'h66A5638A606F5D555A3B5722540850F04DD84AC047A94492417B3E653B50383B),
    .INIT_7D(256'h9882956292428F228C0388E485C682A77F897C6B794E763173146FF86CDC69C0),
    .INIT_7E(256'hCA9EC77BC458C136BE13BAF0B7CEB4ACB18AAE68AB47A825A504A1E39EC29BA2),
    .INIT_7F(256'hFCDCF9B8F694F370F04BED27EA03E6DFE3BBE097DD73DA50D72CD408D0E5CDC2),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    lshr_ln_reg_4349_reg_0
       (.ADDRARDADDR({mac_muladd_16s_16s_16ns_16_4_1_U95_n_5,mac_muladd_16s_16s_16ns_16_4_1_U95_n_6,mac_muladd_16s_16s_16ns_16_4_1_U95_n_7,mac_muladd_16s_16s_16ns_16_4_1_U95_n_8,mac_muladd_16s_16s_16ns_16_4_1_U95_n_9,mac_muladd_16s_16s_16ns_16_4_1_U95_n_10,mac_muladd_16s_16s_16ns_16_4_1_U95_n_11,mac_muladd_16s_16s_16ns_16_4_1_U95_n_12,mac_muladd_16s_16s_16ns_16_4_1_U95_n_13,mac_muladd_16s_16s_16ns_16_4_1_U95_n_14,mac_muladd_16s_16s_16ns_16_4_1_U95_n_15,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({add_ln1306_fu_2296_p2,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_lshr_ln_reg_4349_reg_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_lshr_ln_reg_4349_reg_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_lshr_ln_reg_4349_reg_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_lshr_ln_reg_4349_reg_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_lshr_ln_reg_4349_reg_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_lshr_ln_reg_4349_reg_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_lshr_ln_reg_4349_reg_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_lshr_ln_reg_4349_reg_0_DOUTADOUT_UNCONNECTED[31:16],lshr_ln_reg_4349_reg_0_n_89,lshr_ln_reg_4349_reg_0_n_90,lshr_ln_reg_4349_reg_0_n_91,lshr_ln_reg_4349_reg_0_n_92,lshr_ln_reg_4349_reg_0_n_93,lshr_ln_reg_4349_reg_0_n_94,lshr_ln_reg_4349_reg_0_n_95,lshr_ln_reg_4349_reg_0_n_96,lshr_ln_reg_4349_reg_0_n_97,lshr_ln_reg_4349_reg_0_n_98,lshr_ln_reg_4349_reg_0_n_99,lshr_ln_reg_4349_reg_0_n_100,lshr_ln_reg_4349_reg_0_n_101,lshr_ln_reg_4349_reg_0_n_102,lshr_ln_reg_4349_reg_0_n_103,lshr_ln_reg_4349_reg_0_n_104}),
        .DOUTBDOUT({NLW_lshr_ln_reg_4349_reg_0_DOUTBDOUT_UNCONNECTED[31:16],lshr_ln_reg_4349_reg_0_n_121,lshr_ln_reg_4349_reg_0_n_122,lshr_ln_reg_4349_reg_0_n_123,lshr_ln_reg_4349_reg_0_n_124,lshr_ln_reg_4349_reg_0_n_125,lshr_ln_reg_4349_reg_0_n_126,lshr_ln_reg_4349_reg_0_n_127,lshr_ln_reg_4349_reg_0_n_128,lshr_ln_reg_4349_reg_0_n_129,lshr_ln_reg_4349_reg_0_n_130,lshr_ln_reg_4349_reg_0_n_131,lshr_ln_reg_4349_reg_0_n_132,lshr_ln_reg_4349_reg_0_n_133,lshr_ln_reg_4349_reg_0_n_134,lshr_ln_reg_4349_reg_0_n_135,lshr_ln_reg_4349_reg_0_n_136}),
        .DOUTPADOUTP(NLW_lshr_ln_reg_4349_reg_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_lshr_ln_reg_4349_reg_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_lshr_ln_reg_4349_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(lshr_ln1310_1_reg_43540),
        .ENBWREN(lshr_ln1310_1_reg_43540),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_lshr_ln_reg_4349_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_lshr_ln_reg_4349_reg_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'h20)) 
    lshr_ln_reg_4349_reg_0_i_1
       (.I0(icmp_ln520_reg_4037_pp0_iter6_reg),
        .I1(ap_enable_reg_pp0_iter12_reg_1),
        .I2(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .O(lshr_ln1310_1_reg_43540));
  LUT2 #(
    .INIT(4'h6)) 
    lshr_ln_reg_4349_reg_0_i_10
       (.I0(add_ln1306_3_reg_4211_pp0_iter6_reg[9]),
        .I1(mac_muladd_16s_16s_16ns_16_4_1_U95_n_11),
        .O(lshr_ln_reg_4349_reg_0_i_10_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    lshr_ln_reg_4349_reg_0_i_11
       (.I0(add_ln1306_3_reg_4211_pp0_iter6_reg[8]),
        .I1(mac_muladd_16s_16s_16ns_16_4_1_U95_n_12),
        .O(lshr_ln_reg_4349_reg_0_i_11_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    lshr_ln_reg_4349_reg_0_i_12
       (.I0(add_ln1306_3_reg_4211_pp0_iter6_reg[7]),
        .I1(mac_muladd_16s_16s_16ns_16_4_1_U95_n_13),
        .O(lshr_ln_reg_4349_reg_0_i_12_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    lshr_ln_reg_4349_reg_0_i_13
       (.I0(add_ln1306_3_reg_4211_pp0_iter6_reg[6]),
        .I1(mac_muladd_16s_16s_16ns_16_4_1_U95_n_14),
        .O(lshr_ln_reg_4349_reg_0_i_13_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    lshr_ln_reg_4349_reg_0_i_14
       (.I0(add_ln1306_3_reg_4211_pp0_iter6_reg[5]),
        .I1(mac_muladd_16s_16s_16ns_16_4_1_U95_n_15),
        .O(lshr_ln_reg_4349_reg_0_i_14_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    lshr_ln_reg_4349_reg_0_i_15
       (.I0(add_ln1306_3_reg_4211_pp0_iter6_reg[4]),
        .I1(mac_muladd_16s_16s_16ns_16_4_1_U95_n_16),
        .O(lshr_ln_reg_4349_reg_0_i_15_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    lshr_ln_reg_4349_reg_0_i_16
       (.I0(add_ln1306_3_reg_4211_pp0_iter6_reg[3]),
        .I1(mac_muladd_16s_16s_16ns_16_4_1_U95_n_17),
        .O(lshr_ln_reg_4349_reg_0_i_16_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    lshr_ln_reg_4349_reg_0_i_17
       (.I0(add_ln1306_3_reg_4211_pp0_iter6_reg[2]),
        .I1(mac_muladd_16s_16s_16ns_16_4_1_U95_n_18),
        .O(lshr_ln_reg_4349_reg_0_i_17_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    lshr_ln_reg_4349_reg_0_i_18
       (.I0(add_ln1306_3_reg_4211_pp0_iter6_reg[1]),
        .I1(mac_muladd_16s_16s_16ns_16_4_1_U95_n_19),
        .O(lshr_ln_reg_4349_reg_0_i_18_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    lshr_ln_reg_4349_reg_0_i_19
       (.I0(add_ln1306_3_reg_4211_pp0_iter6_reg[0]),
        .I1(mac_muladd_16s_16s_16ns_16_4_1_U95_n_20),
        .O(lshr_ln_reg_4349_reg_0_i_19_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 lshr_ln_reg_4349_reg_0_i_2
       (.CI(lshr_ln_reg_4349_reg_0_i_3_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_lshr_ln_reg_4349_reg_0_i_2_CO_UNCONNECTED[7],lshr_ln_reg_4349_reg_0_i_2_n_6,lshr_ln_reg_4349_reg_0_i_2_n_7,lshr_ln_reg_4349_reg_0_i_2_n_8,lshr_ln_reg_4349_reg_0_i_2_n_9,lshr_ln_reg_4349_reg_0_i_2_n_10,lshr_ln_reg_4349_reg_0_i_2_n_11,lshr_ln_reg_4349_reg_0_i_2_n_12}),
        .DI({1'b0,add_ln1306_3_reg_4211_pp0_iter6_reg[14:8]}),
        .O(add_ln1306_fu_2296_p2[15:8]),
        .S({lshr_ln_reg_4349_reg_0_i_4_n_5,lshr_ln_reg_4349_reg_0_i_5_n_5,lshr_ln_reg_4349_reg_0_i_6_n_5,lshr_ln_reg_4349_reg_0_i_7_n_5,lshr_ln_reg_4349_reg_0_i_8_n_5,lshr_ln_reg_4349_reg_0_i_9_n_5,lshr_ln_reg_4349_reg_0_i_10_n_5,lshr_ln_reg_4349_reg_0_i_11_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 lshr_ln_reg_4349_reg_0_i_3
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({lshr_ln_reg_4349_reg_0_i_3_n_5,lshr_ln_reg_4349_reg_0_i_3_n_6,lshr_ln_reg_4349_reg_0_i_3_n_7,lshr_ln_reg_4349_reg_0_i_3_n_8,lshr_ln_reg_4349_reg_0_i_3_n_9,lshr_ln_reg_4349_reg_0_i_3_n_10,lshr_ln_reg_4349_reg_0_i_3_n_11,lshr_ln_reg_4349_reg_0_i_3_n_12}),
        .DI(add_ln1306_3_reg_4211_pp0_iter6_reg[7:0]),
        .O({add_ln1306_fu_2296_p2[7:5],NLW_lshr_ln_reg_4349_reg_0_i_3_O_UNCONNECTED[4:0]}),
        .S({lshr_ln_reg_4349_reg_0_i_12_n_5,lshr_ln_reg_4349_reg_0_i_13_n_5,lshr_ln_reg_4349_reg_0_i_14_n_5,lshr_ln_reg_4349_reg_0_i_15_n_5,lshr_ln_reg_4349_reg_0_i_16_n_5,lshr_ln_reg_4349_reg_0_i_17_n_5,lshr_ln_reg_4349_reg_0_i_18_n_5,lshr_ln_reg_4349_reg_0_i_19_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    lshr_ln_reg_4349_reg_0_i_4
       (.I0(add_ln1306_3_reg_4211_pp0_iter6_reg[15]),
        .I1(mac_muladd_16s_16s_16ns_16_4_1_U95_n_5),
        .O(lshr_ln_reg_4349_reg_0_i_4_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    lshr_ln_reg_4349_reg_0_i_5
       (.I0(add_ln1306_3_reg_4211_pp0_iter6_reg[14]),
        .I1(mac_muladd_16s_16s_16ns_16_4_1_U95_n_6),
        .O(lshr_ln_reg_4349_reg_0_i_5_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    lshr_ln_reg_4349_reg_0_i_6
       (.I0(add_ln1306_3_reg_4211_pp0_iter6_reg[13]),
        .I1(mac_muladd_16s_16s_16ns_16_4_1_U95_n_7),
        .O(lshr_ln_reg_4349_reg_0_i_6_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    lshr_ln_reg_4349_reg_0_i_7
       (.I0(add_ln1306_3_reg_4211_pp0_iter6_reg[12]),
        .I1(mac_muladd_16s_16s_16ns_16_4_1_U95_n_8),
        .O(lshr_ln_reg_4349_reg_0_i_7_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    lshr_ln_reg_4349_reg_0_i_8
       (.I0(add_ln1306_3_reg_4211_pp0_iter6_reg[11]),
        .I1(mac_muladd_16s_16s_16ns_16_4_1_U95_n_9),
        .O(lshr_ln_reg_4349_reg_0_i_8_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    lshr_ln_reg_4349_reg_0_i_9
       (.I0(add_ln1306_3_reg_4211_pp0_iter6_reg[10]),
        .I1(mac_muladd_16s_16s_16ns_16_4_1_U95_n_10),
        .O(lshr_ln_reg_4349_reg_0_i_9_n_5));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "40960" *) 
  (* RTL_RAM_NAME = "lshr_ln_reg_4349" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "19" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0101010101010101010101010100000000000000000000000000000000000000),
    .INIT_03(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_04(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_05(256'h0202020202020202020202020202020202020202020101010101010101010101),
    .INIT_06(256'h0202020202020202020202020202020202020202020202020202020202020202),
    .INIT_07(256'h0202020202020202020202020202020202020202020202020202020202020202),
    .INIT_08(256'h0303030303030303030303020202020202020202020202020202020202020202),
    .INIT_09(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0A(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0B(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0C(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0D(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0E(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_0F(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_10(256'h0303030303030303030303030303030303030303030303030303030303030304),
    .INIT_11(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_12(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_13(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_14(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_15(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_16(256'h0303030303030303030303030303030303030303030303030303030303030303),
    .INIT_17(256'h0202020202020202020202020202020202020202030303030303030303030303),
    .INIT_18(256'h0202020202020202020202020202020202020202020202020202020202020202),
    .INIT_19(256'h0202020202020202020202020202020202020202020202020202020202020202),
    .INIT_1A(256'h0101010101010101010102020202020202020202020202020202020202020202),
    .INIT_1B(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_1C(256'h0101010101010101010101010101010101010101010101010101010101010101),
    .INIT_1D(256'h0000000000000000000000000000000000000101010101010101010101010101),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F00),
    .INIT_21(256'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F),
    .INIT_22(256'h0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F),
    .INIT_23(256'h0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_24(256'h0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_25(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_26(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_27(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_28(256'h0C0C0C0C0C0C0C0C0C0C0C0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_29(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2A(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2B(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2C(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2D(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2E(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_2F(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_30(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_31(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_32(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_33(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_34(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_35(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_36(256'h0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_37(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0C0C0C0C0C0C0C0C0C0C0C0C),
    .INIT_38(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_39(256'h0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_3A(256'h0E0E0E0E0E0E0E0E0E0E0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D),
    .INIT_3B(256'h0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_3C(256'h0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_3D(256'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E),
    .INIT_3E(256'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F),
    .INIT_3F(256'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    lshr_ln_reg_4349_reg_1
       (.ADDRARDADDR({mac_muladd_16s_16s_16ns_16_4_1_U95_n_5,mac_muladd_16s_16s_16ns_16_4_1_U95_n_6,mac_muladd_16s_16s_16ns_16_4_1_U95_n_7,mac_muladd_16s_16s_16ns_16_4_1_U95_n_8,mac_muladd_16s_16s_16ns_16_4_1_U95_n_9,mac_muladd_16s_16s_16ns_16_4_1_U95_n_10,mac_muladd_16s_16s_16ns_16_4_1_U95_n_11,mac_muladd_16s_16s_16ns_16_4_1_U95_n_12,mac_muladd_16s_16s_16ns_16_4_1_U95_n_13,mac_muladd_16s_16s_16ns_16_4_1_U95_n_14,mac_muladd_16s_16s_16ns_16_4_1_U95_n_15,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({add_ln1306_fu_2296_p2,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_lshr_ln_reg_4349_reg_1_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_lshr_ln_reg_4349_reg_1_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_lshr_ln_reg_4349_reg_1_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_lshr_ln_reg_4349_reg_1_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT({NLW_lshr_ln_reg_4349_reg_1_DOUTADOUT_UNCONNECTED[15:4],lshr_ln_reg_4349_reg_1_n_49,lshr_ln_reg_4349_reg_1_n_50,lshr_ln_reg_4349_reg_1_n_51,lshr_ln_reg_4349_reg_1_n_52}),
        .DOUTBDOUT({NLW_lshr_ln_reg_4349_reg_1_DOUTBDOUT_UNCONNECTED[15:4],lshr_ln_reg_4349_reg_1_n_65,lshr_ln_reg_4349_reg_1_n_66,lshr_ln_reg_4349_reg_1_n_67,lshr_ln_reg_4349_reg_1_n_68}),
        .DOUTPADOUTP(NLW_lshr_ln_reg_4349_reg_1_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_lshr_ln_reg_4349_reg_1_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(lshr_ln1310_1_reg_43540),
        .ENBWREN(lshr_ln1310_1_reg_43540),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16ns_16ns_16_4_1 mac_muladd_16s_16ns_16ns_16_4_1_U82
       (.B(ap_sig_allocacmp_x_4),
        .D({mac_muladd_16s_16ns_16ns_16_4_1_U82_n_5,mac_muladd_16s_16ns_16ns_16_4_1_U82_n_6,mac_muladd_16s_16ns_16ns_16_4_1_U82_n_7,mac_muladd_16s_16ns_16ns_16_4_1_U82_n_8,mac_muladd_16s_16ns_16ns_16_4_1_U82_n_9,mac_muladd_16s_16ns_16ns_16_4_1_U82_n_10,mac_muladd_16s_16ns_16ns_16_4_1_U82_n_11,mac_muladd_16s_16ns_16ns_16_4_1_U82_n_12,mac_muladd_16s_16ns_16ns_16_4_1_U82_n_13,mac_muladd_16s_16ns_16ns_16_4_1_U82_n_14,mac_muladd_16s_16ns_16ns_16_4_1_U82_n_15,mac_muladd_16s_16ns_16ns_16_4_1_U82_n_16,mac_muladd_16s_16ns_16ns_16_4_1_U82_n_17,mac_muladd_16s_16ns_16ns_16_4_1_U82_n_18,mac_muladd_16s_16ns_16ns_16_4_1_U82_n_19,mac_muladd_16s_16ns_16ns_16_4_1_U82_n_20}),
        .DSP_ALU_INST(DSP_ALU_INST),
        .E(E),
        .O(O),
        .\ap_CS_fsm_reg[0] (ap_NS_fsm15_out),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .grp_v_tpgHlsDataFlow_fu_331_ap_start_reg(grp_v_tpgHlsDataFlow_fu_331_ap_start_reg),
        .icmp_ln520_reg_4037(icmp_ln520_reg_4037),
        .start_for_tpgForeground_U0_full_n(start_for_tpgForeground_U0_full_n),
        .\y_fu_206_reg[0] (\y_fu_206_reg[0]_0 ),
        .\y_fu_206_reg[0]_0 (\y_fu_206_reg[0] ),
        .zonePlateVAddr(zonePlateVAddr),
        .\zonePlateVAddr_loc_0_fu_278_reg[0] (\icmp_ln1285_reg_4073_reg[0]_0 ),
        .\zonePlateVAddr_loc_0_fu_278_reg[0]_0 (\icmp_ln1285_reg_4073_reg_n_5_[0] ),
        .\zonePlateVAddr_loc_0_fu_278_reg[0]_1 (and_ln1292_reg_4077),
        .\zonePlateVAddr_loc_0_fu_278_reg[0]_2 (ap_enable_reg_pp0_iter12_reg_1),
        .\zonePlateVAddr_loc_0_fu_278_reg[0]_3 ({\rampVal_3_flag_0_reg_406_reg[0] [2],\rampVal_3_flag_0_reg_406_reg[0] [0]}),
        .\zonePlateVAddr_loc_0_fu_278_reg[15] ({rampStart_load_reg_1167[3:1],\zext_ln1032_cast_reg_4013_reg[4]_0 ,\zext_ln1032_cast_reg_4013_reg[3]_0 ,\zext_ln1032_cast_reg_4013_reg[2]_0 ,rampStart_load_reg_1167[0],\zext_ln1032_cast_reg_4013_reg[0]_0 }),
        .\zonePlateVAddr_loc_0_fu_278_reg[15]_0 (\zonePlateVAddr_loc_0_fu_278_reg[15] ),
        .\zonePlateVAddr_loc_0_fu_278_reg[7] (\zonePlateVAddr_loc_0_fu_278_reg[7] ),
        .\zonePlateVAddr_loc_0_fu_278_reg[7]_0 (\zonePlateVAddr_loc_0_fu_278_reg[7]_0 ),
        .\zonePlateVAddr_reg[15] (D),
        .\zonePlateVAddr_reg[7] (\zonePlateVDelta_loc_0_fu_274_reg[15] [7:0]));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16ns_16s_16_4_1 mac_muladd_16s_16ns_16s_16_4_1_U84
       (.B(ap_sig_allocacmp_x_4),
        .C(C),
        .D({mac_muladd_16s_16ns_16s_16_4_1_U84_n_5,mac_muladd_16s_16ns_16s_16_4_1_U84_n_6,mac_muladd_16s_16ns_16s_16_4_1_U84_n_7,mac_muladd_16s_16ns_16s_16_4_1_U84_n_8,mac_muladd_16s_16ns_16s_16_4_1_U84_n_9,mac_muladd_16s_16ns_16s_16_4_1_U84_n_10,mac_muladd_16s_16ns_16s_16_4_1_U84_n_11,mac_muladd_16s_16ns_16s_16_4_1_U84_n_12,mac_muladd_16s_16ns_16s_16_4_1_U84_n_13,mac_muladd_16s_16ns_16s_16_4_1_U84_n_14,mac_muladd_16s_16ns_16s_16_4_1_U84_n_15,mac_muladd_16s_16ns_16s_16_4_1_U84_n_16,mac_muladd_16s_16ns_16s_16_4_1_U84_n_17,mac_muladd_16s_16ns_16s_16_4_1_U84_n_18,mac_muladd_16s_16ns_16s_16_4_1_U84_n_19,mac_muladd_16s_16ns_16s_16_4_1_U84_n_20}),
        .DSP_ALU_INST(DSP_ALU_INST_0),
        .RSTC(RSTC),
        .\add_ln1306_3_reg_4211_reg[15] (\add_ln1306_3_reg_4211_reg[15]_0 ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1 mac_muladd_16s_16s_16ns_16_4_1_U95
       (.B(ap_return),
        .DSP_ALU_INST(DSP_ALU_INST_0),
        .P({mac_muladd_16s_16s_16ns_16_4_1_U95_n_5,mac_muladd_16s_16s_16ns_16_4_1_U95_n_6,mac_muladd_16s_16s_16ns_16_4_1_U95_n_7,mac_muladd_16s_16s_16ns_16_4_1_U95_n_8,mac_muladd_16s_16s_16ns_16_4_1_U95_n_9,mac_muladd_16s_16s_16ns_16_4_1_U95_n_10,mac_muladd_16s_16s_16ns_16_4_1_U95_n_11,mac_muladd_16s_16s_16ns_16_4_1_U95_n_12,mac_muladd_16s_16s_16ns_16_4_1_U95_n_13,mac_muladd_16s_16s_16ns_16_4_1_U95_n_14,mac_muladd_16s_16s_16ns_16_4_1_U95_n_15,mac_muladd_16s_16s_16ns_16_4_1_U95_n_16,mac_muladd_16s_16s_16ns_16_4_1_U95_n_17,mac_muladd_16s_16s_16ns_16_4_1_U95_n_18,mac_muladd_16s_16s_16ns_16_4_1_U95_n_19,mac_muladd_16s_16s_16ns_16_4_1_U95_n_20}),
        .Q(add_ln1306_2_reg_4206_pp0_iter4_reg),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1 mac_muladd_8ns_6s_16s_16_4_1_U96
       (.D(add_ln1259_6_fu_2635_p2),
        .Q(b_reg_4216_pp0_iter7_reg),
        .add_ln1259_2_fu_2639_p2(add_ln1259_2_fu_2639_p2),
        .add_ln1259_reg_4261_pp0_iter11_reg(add_ln1259_reg_4261_pp0_iter11_reg),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_7 mac_muladd_8ns_6s_16s_16_4_1_U97
       (.D(add_ln1259_7_fu_2669_p2),
        .Q(b_1_reg_4228_pp0_iter7_reg),
        .add_ln1259_3_reg_4283_pp0_iter11_reg(add_ln1259_3_reg_4283_pp0_iter11_reg),
        .add_ln1259_5_fu_2673_p2(add_ln1259_5_fu_2673_p2),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1 mac_muladd_8ns_7ns_13ns_15_4_1_U85
       (.A(mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_20),
        .DSP_ALU_INST(grp_fu_3675_p0),
        .P({mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_5,mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_6,mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_7,mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_8,mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_9,mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_10,mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_11,mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_12,mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_13,mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_14,mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_15,mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_16,mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_17,mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_18,mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_19}),
        .Q(tpgSinTableArray_9bit_load_reg_4085[7]),
        .add_ln1236_reg_4090(add_ln1236_reg_4090),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_8 mac_muladd_8ns_7ns_13ns_15_4_1_U88
       (.A(mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_20),
        .DSP_ALU_INST(grp_fu_3700_p0),
        .P({mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_5,mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_6,mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_7,mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_8,mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_9,mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_10,mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_11,mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_12,mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_13,mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_14,mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_15,mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_16,mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_17,mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_18,mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_19}),
        .Q(tpgSinTableArray_9bit_load_3_reg_4105[7]),
        .add_ln1236_1_reg_4110(add_ln1236_1_reg_4110),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1 mac_muladd_8ns_7s_16s_16_4_1_U92
       (.A(mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_20),
        .PCOUT({mac_muladd_8ns_8s_16s_16_4_1_U86_n_5,mac_muladd_8ns_8s_16s_16_4_1_U86_n_6,mac_muladd_8ns_8s_16s_16_4_1_U86_n_7,mac_muladd_8ns_8s_16s_16_4_1_U86_n_8,mac_muladd_8ns_8s_16s_16_4_1_U86_n_9,mac_muladd_8ns_8s_16s_16_4_1_U86_n_10,mac_muladd_8ns_8s_16s_16_4_1_U86_n_11,mac_muladd_8ns_8s_16s_16_4_1_U86_n_12,mac_muladd_8ns_8s_16s_16_4_1_U86_n_13,mac_muladd_8ns_8s_16s_16_4_1_U86_n_14,mac_muladd_8ns_8s_16s_16_4_1_U86_n_15,mac_muladd_8ns_8s_16s_16_4_1_U86_n_16,mac_muladd_8ns_8s_16s_16_4_1_U86_n_17,mac_muladd_8ns_8s_16s_16_4_1_U86_n_18,mac_muladd_8ns_8s_16s_16_4_1_U86_n_19,mac_muladd_8ns_8s_16s_16_4_1_U86_n_20,mac_muladd_8ns_8s_16s_16_4_1_U86_n_21,mac_muladd_8ns_8s_16s_16_4_1_U86_n_22,mac_muladd_8ns_8s_16s_16_4_1_U86_n_23,mac_muladd_8ns_8s_16s_16_4_1_U86_n_24,mac_muladd_8ns_8s_16s_16_4_1_U86_n_25,mac_muladd_8ns_8s_16s_16_4_1_U86_n_26,mac_muladd_8ns_8s_16s_16_4_1_U86_n_27,mac_muladd_8ns_8s_16s_16_4_1_U86_n_28,mac_muladd_8ns_8s_16s_16_4_1_U86_n_29,mac_muladd_8ns_8s_16s_16_4_1_U86_n_30,mac_muladd_8ns_8s_16s_16_4_1_U86_n_31,mac_muladd_8ns_8s_16s_16_4_1_U86_n_32,mac_muladd_8ns_8s_16s_16_4_1_U86_n_33,mac_muladd_8ns_8s_16s_16_4_1_U86_n_34,mac_muladd_8ns_8s_16s_16_4_1_U86_n_35,mac_muladd_8ns_8s_16s_16_4_1_U86_n_36,mac_muladd_8ns_8s_16s_16_4_1_U86_n_37,mac_muladd_8ns_8s_16s_16_4_1_U86_n_38,mac_muladd_8ns_8s_16s_16_4_1_U86_n_39,mac_muladd_8ns_8s_16s_16_4_1_U86_n_40,mac_muladd_8ns_8s_16s_16_4_1_U86_n_41,mac_muladd_8ns_8s_16s_16_4_1_U86_n_42,mac_muladd_8ns_8s_16s_16_4_1_U86_n_43,mac_muladd_8ns_8s_16s_16_4_1_U86_n_44,mac_muladd_8ns_8s_16s_16_4_1_U86_n_45,mac_muladd_8ns_8s_16s_16_4_1_U86_n_46,mac_muladd_8ns_8s_16s_16_4_1_U86_n_47,mac_muladd_8ns_8s_16s_16_4_1_U86_n_48,mac_muladd_8ns_8s_16s_16_4_1_U86_n_49,mac_muladd_8ns_8s_16s_16_4_1_U86_n_50,mac_muladd_8ns_8s_16s_16_4_1_U86_n_51,mac_muladd_8ns_8s_16s_16_4_1_U86_n_52}),
        .Q(tpgSinTableArray_9bit_load_reg_4085[6:0]),
        .add_ln1236_reg_4090(add_ln1236_reg_4090),
        .\add_ln1236_reg_4090_reg[8] (grp_fu_3675_p0),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .p_0_in({mac_muladd_8ns_7s_16s_16_4_1_U92_n_5,mac_muladd_8ns_7s_16s_16_4_1_U92_n_6,mac_muladd_8ns_7s_16s_16_4_1_U92_n_7,mac_muladd_8ns_7s_16s_16_4_1_U92_n_8,mac_muladd_8ns_7s_16s_16_4_1_U92_n_9,mac_muladd_8ns_7s_16s_16_4_1_U92_n_10,mac_muladd_8ns_7s_16s_16_4_1_U92_n_11,mac_muladd_8ns_7s_16s_16_4_1_U92_n_12,mac_muladd_8ns_7s_16s_16_4_1_U92_n_13,mac_muladd_8ns_7s_16s_16_4_1_U92_n_14}),
        .r_1_reg_41660(r_1_reg_41660));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_9 mac_muladd_8ns_7s_16s_16_4_1_U94
       (.A(mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_20),
        .PCOUT({mac_muladd_8ns_8s_16s_16_4_1_U89_n_5,mac_muladd_8ns_8s_16s_16_4_1_U89_n_6,mac_muladd_8ns_8s_16s_16_4_1_U89_n_7,mac_muladd_8ns_8s_16s_16_4_1_U89_n_8,mac_muladd_8ns_8s_16s_16_4_1_U89_n_9,mac_muladd_8ns_8s_16s_16_4_1_U89_n_10,mac_muladd_8ns_8s_16s_16_4_1_U89_n_11,mac_muladd_8ns_8s_16s_16_4_1_U89_n_12,mac_muladd_8ns_8s_16s_16_4_1_U89_n_13,mac_muladd_8ns_8s_16s_16_4_1_U89_n_14,mac_muladd_8ns_8s_16s_16_4_1_U89_n_15,mac_muladd_8ns_8s_16s_16_4_1_U89_n_16,mac_muladd_8ns_8s_16s_16_4_1_U89_n_17,mac_muladd_8ns_8s_16s_16_4_1_U89_n_18,mac_muladd_8ns_8s_16s_16_4_1_U89_n_19,mac_muladd_8ns_8s_16s_16_4_1_U89_n_20,mac_muladd_8ns_8s_16s_16_4_1_U89_n_21,mac_muladd_8ns_8s_16s_16_4_1_U89_n_22,mac_muladd_8ns_8s_16s_16_4_1_U89_n_23,mac_muladd_8ns_8s_16s_16_4_1_U89_n_24,mac_muladd_8ns_8s_16s_16_4_1_U89_n_25,mac_muladd_8ns_8s_16s_16_4_1_U89_n_26,mac_muladd_8ns_8s_16s_16_4_1_U89_n_27,mac_muladd_8ns_8s_16s_16_4_1_U89_n_28,mac_muladd_8ns_8s_16s_16_4_1_U89_n_29,mac_muladd_8ns_8s_16s_16_4_1_U89_n_30,mac_muladd_8ns_8s_16s_16_4_1_U89_n_31,mac_muladd_8ns_8s_16s_16_4_1_U89_n_32,mac_muladd_8ns_8s_16s_16_4_1_U89_n_33,mac_muladd_8ns_8s_16s_16_4_1_U89_n_34,mac_muladd_8ns_8s_16s_16_4_1_U89_n_35,mac_muladd_8ns_8s_16s_16_4_1_U89_n_36,mac_muladd_8ns_8s_16s_16_4_1_U89_n_37,mac_muladd_8ns_8s_16s_16_4_1_U89_n_38,mac_muladd_8ns_8s_16s_16_4_1_U89_n_39,mac_muladd_8ns_8s_16s_16_4_1_U89_n_40,mac_muladd_8ns_8s_16s_16_4_1_U89_n_41,mac_muladd_8ns_8s_16s_16_4_1_U89_n_42,mac_muladd_8ns_8s_16s_16_4_1_U89_n_43,mac_muladd_8ns_8s_16s_16_4_1_U89_n_44,mac_muladd_8ns_8s_16s_16_4_1_U89_n_45,mac_muladd_8ns_8s_16s_16_4_1_U89_n_46,mac_muladd_8ns_8s_16s_16_4_1_U89_n_47,mac_muladd_8ns_8s_16s_16_4_1_U89_n_48,mac_muladd_8ns_8s_16s_16_4_1_U89_n_49,mac_muladd_8ns_8s_16s_16_4_1_U89_n_50,mac_muladd_8ns_8s_16s_16_4_1_U89_n_51,mac_muladd_8ns_8s_16s_16_4_1_U89_n_52}),
        .Q(tpgSinTableArray_9bit_load_3_reg_4105[6:0]),
        .add_ln1236_1_reg_4110(add_ln1236_1_reg_4110),
        .\add_ln1236_1_reg_4110_reg[8] (grp_fu_3700_p0),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .icmp_ln520_reg_4037_pp0_iter1_reg(icmp_ln520_reg_4037_pp0_iter1_reg),
        .p_0_in({mac_muladd_8ns_7s_16s_16_4_1_U94_n_5,mac_muladd_8ns_7s_16s_16_4_1_U94_n_6,mac_muladd_8ns_7s_16s_16_4_1_U94_n_7,mac_muladd_8ns_7s_16s_16_4_1_U94_n_8,mac_muladd_8ns_7s_16s_16_4_1_U94_n_9,mac_muladd_8ns_7s_16s_16_4_1_U94_n_10,mac_muladd_8ns_7s_16s_16_4_1_U94_n_11,mac_muladd_8ns_7s_16s_16_4_1_U94_n_12,mac_muladd_8ns_7s_16s_16_4_1_U94_n_13,mac_muladd_8ns_7s_16s_16_4_1_U94_n_14}),
        .r_1_reg_41660(r_1_reg_41660),
        .\r_1_reg_4166_reg[0] (ap_enable_reg_pp0_iter12_reg_1),
        .\r_1_reg_4166_reg[0]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0 [0]),
        .\r_1_reg_4166_reg[0]_1 (q4_reg_1));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1 mac_muladd_8ns_8ns_15ns_16_4_1_U91
       (.A(mac_muladd_8ns_8ns_15ns_16_4_1_U91_n_5),
        .D(add_ln1257_3_fu_2126_p2),
        .DSP_ALU_INST(grp_fu_3684_p0),
        .P({mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_5,mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_6,mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_7,mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_8,mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_9,mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_10,mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_11,mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_12,mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_13,mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_14,mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_15,mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_16,mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_17,mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_18,mac_muladd_8ns_7ns_13ns_15_4_1_U85_n_19}),
        .Q(tpgSinTableArray_9bit_load_1_reg_4095[7]),
        .add_ln1240_1_reg_4100(add_ln1240_1_reg_4100),
        .add_ln1257_2_fu_2120_p2(add_ln1257_2_fu_2120_p2),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .r_1_reg_41660(r_1_reg_41660),
        .\tmp_13_reg_4289_reg[0] (mul_ln1257_2_reg_4245));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_10 mac_muladd_8ns_8ns_15ns_16_4_1_U93
       (.A(mac_muladd_8ns_8ns_15ns_16_4_1_U93_n_5),
        .D(add_ln1257_7_fu_2202_p2),
        .DSP_ALU_INST(grp_fu_3709_p0),
        .P({mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_5,mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_6,mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_7,mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_8,mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_9,mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_10,mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_11,mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_12,mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_13,mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_14,mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_15,mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_16,mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_17,mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_18,mac_muladd_8ns_7ns_13ns_15_4_1_U88_n_19}),
        .Q(tpgSinTableArray_9bit_load_4_reg_4115[7]),
        .add_ln1240_3_reg_4120(add_ln1240_3_reg_4120),
        .add_ln1257_6_fu_2196_p2(add_ln1257_6_fu_2196_p2),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .r_1_reg_41660(r_1_reg_41660),
        .\trunc_ln320_4_reg_4319_reg[7] (mul_ln1257_5_reg_4267));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1 mac_muladd_8ns_8s_15ns_16_4_1_U87
       (.A(mac_muladd_8ns_8ns_15ns_16_4_1_U91_n_5),
        .C(r_reg_4143),
        .D({mac_muladd_8ns_8s_15ns_16_4_1_U87_n_5,mac_muladd_8ns_8s_15ns_16_4_1_U87_n_6,mac_muladd_8ns_8s_15ns_16_4_1_U87_n_7,mac_muladd_8ns_8s_15ns_16_4_1_U87_n_8,mac_muladd_8ns_8s_15ns_16_4_1_U87_n_9,mac_muladd_8ns_8s_15ns_16_4_1_U87_n_10,mac_muladd_8ns_8s_15ns_16_4_1_U87_n_11,mac_muladd_8ns_8s_15ns_16_4_1_U87_n_12,mac_muladd_8ns_8s_15ns_16_4_1_U87_n_13,mac_muladd_8ns_8s_15ns_16_4_1_U87_n_14,mac_muladd_8ns_8s_15ns_16_4_1_U87_n_15,mac_muladd_8ns_8s_15ns_16_4_1_U87_n_16,mac_muladd_8ns_8s_15ns_16_4_1_U87_n_17,mac_muladd_8ns_8s_15ns_16_4_1_U87_n_18,mac_muladd_8ns_8s_15ns_16_4_1_U87_n_19,mac_muladd_8ns_8s_15ns_16_4_1_U87_n_20}),
        .Q(tpgSinTableArray_9bit_load_1_reg_4095[6:0]),
        .add_ln1240_1_reg_4100(add_ln1240_1_reg_4100),
        .\add_ln1240_1_reg_4100_reg[8] (grp_fu_3684_p0),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_11 mac_muladd_8ns_8s_15ns_16_4_1_U90
       (.A(mac_muladd_8ns_8ns_15ns_16_4_1_U93_n_5),
        .C(r_1_reg_4166),
        .D({mac_muladd_8ns_8s_15ns_16_4_1_U90_n_5,mac_muladd_8ns_8s_15ns_16_4_1_U90_n_6,mac_muladd_8ns_8s_15ns_16_4_1_U90_n_7,mac_muladd_8ns_8s_15ns_16_4_1_U90_n_8,mac_muladd_8ns_8s_15ns_16_4_1_U90_n_9,mac_muladd_8ns_8s_15ns_16_4_1_U90_n_10,mac_muladd_8ns_8s_15ns_16_4_1_U90_n_11,mac_muladd_8ns_8s_15ns_16_4_1_U90_n_12,mac_muladd_8ns_8s_15ns_16_4_1_U90_n_13,mac_muladd_8ns_8s_15ns_16_4_1_U90_n_14,mac_muladd_8ns_8s_15ns_16_4_1_U90_n_15,mac_muladd_8ns_8s_15ns_16_4_1_U90_n_16,mac_muladd_8ns_8s_15ns_16_4_1_U90_n_17,mac_muladd_8ns_8s_15ns_16_4_1_U90_n_18,mac_muladd_8ns_8s_15ns_16_4_1_U90_n_19,mac_muladd_8ns_8s_15ns_16_4_1_U90_n_20}),
        .Q(tpgSinTableArray_9bit_load_4_reg_4115[6:0]),
        .add_ln1240_3_reg_4120(add_ln1240_3_reg_4120),
        .\add_ln1240_3_reg_4120_reg[8] (grp_fu_3709_p0),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1 mac_muladd_8ns_8s_16s_16_4_1_U86
       (.A({mac_muladd_8ns_8ns_15ns_16_4_1_U91_n_5,grp_fu_3684_p0}),
        .PCOUT({mac_muladd_8ns_8s_16s_16_4_1_U86_n_5,mac_muladd_8ns_8s_16s_16_4_1_U86_n_6,mac_muladd_8ns_8s_16s_16_4_1_U86_n_7,mac_muladd_8ns_8s_16s_16_4_1_U86_n_8,mac_muladd_8ns_8s_16s_16_4_1_U86_n_9,mac_muladd_8ns_8s_16s_16_4_1_U86_n_10,mac_muladd_8ns_8s_16s_16_4_1_U86_n_11,mac_muladd_8ns_8s_16s_16_4_1_U86_n_12,mac_muladd_8ns_8s_16s_16_4_1_U86_n_13,mac_muladd_8ns_8s_16s_16_4_1_U86_n_14,mac_muladd_8ns_8s_16s_16_4_1_U86_n_15,mac_muladd_8ns_8s_16s_16_4_1_U86_n_16,mac_muladd_8ns_8s_16s_16_4_1_U86_n_17,mac_muladd_8ns_8s_16s_16_4_1_U86_n_18,mac_muladd_8ns_8s_16s_16_4_1_U86_n_19,mac_muladd_8ns_8s_16s_16_4_1_U86_n_20,mac_muladd_8ns_8s_16s_16_4_1_U86_n_21,mac_muladd_8ns_8s_16s_16_4_1_U86_n_22,mac_muladd_8ns_8s_16s_16_4_1_U86_n_23,mac_muladd_8ns_8s_16s_16_4_1_U86_n_24,mac_muladd_8ns_8s_16s_16_4_1_U86_n_25,mac_muladd_8ns_8s_16s_16_4_1_U86_n_26,mac_muladd_8ns_8s_16s_16_4_1_U86_n_27,mac_muladd_8ns_8s_16s_16_4_1_U86_n_28,mac_muladd_8ns_8s_16s_16_4_1_U86_n_29,mac_muladd_8ns_8s_16s_16_4_1_U86_n_30,mac_muladd_8ns_8s_16s_16_4_1_U86_n_31,mac_muladd_8ns_8s_16s_16_4_1_U86_n_32,mac_muladd_8ns_8s_16s_16_4_1_U86_n_33,mac_muladd_8ns_8s_16s_16_4_1_U86_n_34,mac_muladd_8ns_8s_16s_16_4_1_U86_n_35,mac_muladd_8ns_8s_16s_16_4_1_U86_n_36,mac_muladd_8ns_8s_16s_16_4_1_U86_n_37,mac_muladd_8ns_8s_16s_16_4_1_U86_n_38,mac_muladd_8ns_8s_16s_16_4_1_U86_n_39,mac_muladd_8ns_8s_16s_16_4_1_U86_n_40,mac_muladd_8ns_8s_16s_16_4_1_U86_n_41,mac_muladd_8ns_8s_16s_16_4_1_U86_n_42,mac_muladd_8ns_8s_16s_16_4_1_U86_n_43,mac_muladd_8ns_8s_16s_16_4_1_U86_n_44,mac_muladd_8ns_8s_16s_16_4_1_U86_n_45,mac_muladd_8ns_8s_16s_16_4_1_U86_n_46,mac_muladd_8ns_8s_16s_16_4_1_U86_n_47,mac_muladd_8ns_8s_16s_16_4_1_U86_n_48,mac_muladd_8ns_8s_16s_16_4_1_U86_n_49,mac_muladd_8ns_8s_16s_16_4_1_U86_n_50,mac_muladd_8ns_8s_16s_16_4_1_U86_n_51,mac_muladd_8ns_8s_16s_16_4_1_U86_n_52}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_12 mac_muladd_8ns_8s_16s_16_4_1_U89
       (.A({mac_muladd_8ns_8ns_15ns_16_4_1_U93_n_5,grp_fu_3709_p0}),
        .PCOUT({mac_muladd_8ns_8s_16s_16_4_1_U89_n_5,mac_muladd_8ns_8s_16s_16_4_1_U89_n_6,mac_muladd_8ns_8s_16s_16_4_1_U89_n_7,mac_muladd_8ns_8s_16s_16_4_1_U89_n_8,mac_muladd_8ns_8s_16s_16_4_1_U89_n_9,mac_muladd_8ns_8s_16s_16_4_1_U89_n_10,mac_muladd_8ns_8s_16s_16_4_1_U89_n_11,mac_muladd_8ns_8s_16s_16_4_1_U89_n_12,mac_muladd_8ns_8s_16s_16_4_1_U89_n_13,mac_muladd_8ns_8s_16s_16_4_1_U89_n_14,mac_muladd_8ns_8s_16s_16_4_1_U89_n_15,mac_muladd_8ns_8s_16s_16_4_1_U89_n_16,mac_muladd_8ns_8s_16s_16_4_1_U89_n_17,mac_muladd_8ns_8s_16s_16_4_1_U89_n_18,mac_muladd_8ns_8s_16s_16_4_1_U89_n_19,mac_muladd_8ns_8s_16s_16_4_1_U89_n_20,mac_muladd_8ns_8s_16s_16_4_1_U89_n_21,mac_muladd_8ns_8s_16s_16_4_1_U89_n_22,mac_muladd_8ns_8s_16s_16_4_1_U89_n_23,mac_muladd_8ns_8s_16s_16_4_1_U89_n_24,mac_muladd_8ns_8s_16s_16_4_1_U89_n_25,mac_muladd_8ns_8s_16s_16_4_1_U89_n_26,mac_muladd_8ns_8s_16s_16_4_1_U89_n_27,mac_muladd_8ns_8s_16s_16_4_1_U89_n_28,mac_muladd_8ns_8s_16s_16_4_1_U89_n_29,mac_muladd_8ns_8s_16s_16_4_1_U89_n_30,mac_muladd_8ns_8s_16s_16_4_1_U89_n_31,mac_muladd_8ns_8s_16s_16_4_1_U89_n_32,mac_muladd_8ns_8s_16s_16_4_1_U89_n_33,mac_muladd_8ns_8s_16s_16_4_1_U89_n_34,mac_muladd_8ns_8s_16s_16_4_1_U89_n_35,mac_muladd_8ns_8s_16s_16_4_1_U89_n_36,mac_muladd_8ns_8s_16s_16_4_1_U89_n_37,mac_muladd_8ns_8s_16s_16_4_1_U89_n_38,mac_muladd_8ns_8s_16s_16_4_1_U89_n_39,mac_muladd_8ns_8s_16s_16_4_1_U89_n_40,mac_muladd_8ns_8s_16s_16_4_1_U89_n_41,mac_muladd_8ns_8s_16s_16_4_1_U89_n_42,mac_muladd_8ns_8s_16s_16_4_1_U89_n_43,mac_muladd_8ns_8s_16s_16_4_1_U89_n_44,mac_muladd_8ns_8s_16s_16_4_1_U89_n_45,mac_muladd_8ns_8s_16s_16_4_1_U89_n_46,mac_muladd_8ns_8s_16s_16_4_1_U89_n_47,mac_muladd_8ns_8s_16s_16_4_1_U89_n_48,mac_muladd_8ns_8s_16s_16_4_1_U89_n_49,mac_muladd_8ns_8s_16s_16_4_1_U89_n_50,mac_muladd_8ns_8s_16s_16_4_1_U89_n_51,mac_muladd_8ns_8s_16s_16_4_1_U89_n_52}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1 mul_8ns_6ns_13_1_1_U80
       (.D({dout[12:2],dout[0]}),
        .DI(\mul_ln1257_2_reg_4245[12]_i_8_n_5 ),
        .Q({\b_reg_4216_reg_n_5_[7] ,\b_reg_4216_reg_n_5_[6] ,\b_reg_4216_reg_n_5_[5] ,\b_reg_4216_reg_n_5_[4] ,\b_reg_4216_reg_n_5_[3] ,\b_reg_4216_reg_n_5_[2] ,\b_reg_4216_reg_n_5_[1] ,\b_reg_4216_reg_n_5_[0] }),
        .S({\mul_ln1257_2_reg_4245[12]_i_9_n_5 ,\mul_ln1257_2_reg_4245[12]_i_10_n_5 }),
        .\b_reg_4216_reg[3] (mul_8ns_6ns_13_1_1_U80_n_17),
        .\mul_ln1257_2_reg_4245_reg[12] (\mul_ln1257_2_reg_4245[12]_i_6_n_5 ));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1_13 mul_8ns_6ns_13_1_1_U81
       (.D({mul_8ns_6ns_13_1_1_U81_n_5,mul_8ns_6ns_13_1_1_U81_n_6,mul_8ns_6ns_13_1_1_U81_n_7,mul_8ns_6ns_13_1_1_U81_n_8,mul_8ns_6ns_13_1_1_U81_n_9,mul_8ns_6ns_13_1_1_U81_n_10,mul_8ns_6ns_13_1_1_U81_n_11,mul_8ns_6ns_13_1_1_U81_n_12,mul_8ns_6ns_13_1_1_U81_n_13,mul_8ns_6ns_13_1_1_U81_n_14,mul_8ns_6ns_13_1_1_U81_n_15,mul_8ns_6ns_13_1_1_U81_n_16}),
        .DI(\mul_ln1257_5_reg_4267[12]_i_7_n_5 ),
        .Q({\b_1_reg_4228_reg_n_5_[7] ,\b_1_reg_4228_reg_n_5_[6] ,\b_1_reg_4228_reg_n_5_[5] ,\b_1_reg_4228_reg_n_5_[4] ,\b_1_reg_4228_reg_n_5_[3] ,\b_1_reg_4228_reg_n_5_[2] ,\b_1_reg_4228_reg_n_5_[1] ,\b_1_reg_4228_reg_n_5_[0] }),
        .S({\mul_ln1257_5_reg_4267[12]_i_8_n_5 ,\mul_ln1257_5_reg_4267[12]_i_9_n_5 }),
        .\b_1_reg_4228_reg[3] (mul_8ns_6ns_13_1_1_U81_n_17),
        .\mul_ln1257_5_reg_4267_reg[12] (\mul_ln1257_5_reg_4267[12]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \mul_ln1257_2_reg_4245[12]_i_1 
       (.I0(ap_enable_reg_pp0_iter12_reg_1),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0 [0]),
        .I2(q4_reg_1),
        .I3(icmp_ln520_reg_4037_pp0_iter4_reg),
        .O(mul_ln1257_2_reg_42450));
  LUT3 #(
    .INIT(8'hD2)) 
    \mul_ln1257_2_reg_4245[12]_i_10 
       (.I0(\b_reg_4216_reg_n_5_[7] ),
        .I1(\b_reg_4216_reg_n_5_[5] ),
        .I2(\b_reg_4216_reg_n_5_[6] ),
        .O(\mul_ln1257_2_reg_4245[12]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFEAAA)) 
    \mul_ln1257_2_reg_4245[12]_i_6 
       (.I0(\b_reg_4216_reg_n_5_[6] ),
        .I1(\b_reg_4216_reg_n_5_[5] ),
        .I2(mul_8ns_6ns_13_1_1_U80_n_17),
        .I3(\b_reg_4216_reg_n_5_[4] ),
        .I4(\b_reg_4216_reg_n_5_[7] ),
        .O(\mul_ln1257_2_reg_4245[12]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \mul_ln1257_2_reg_4245[12]_i_8 
       (.I0(\b_reg_4216_reg_n_5_[5] ),
        .I1(\b_reg_4216_reg_n_5_[7] ),
        .O(\mul_ln1257_2_reg_4245[12]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1257_2_reg_4245[12]_i_9 
       (.I0(\b_reg_4216_reg_n_5_[6] ),
        .I1(\b_reg_4216_reg_n_5_[7] ),
        .O(\mul_ln1257_2_reg_4245[12]_i_9_n_5 ));
  FDRE \mul_ln1257_2_reg_4245_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln1257_2_reg_42450),
        .D(dout[0]),
        .Q(mul_ln1257_2_reg_4245[0]),
        .R(1'b0));
  FDRE \mul_ln1257_2_reg_4245_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln1257_2_reg_42450),
        .D(dout[10]),
        .Q(mul_ln1257_2_reg_4245[10]),
        .R(1'b0));
  FDRE \mul_ln1257_2_reg_4245_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln1257_2_reg_42450),
        .D(dout[11]),
        .Q(mul_ln1257_2_reg_4245[11]),
        .R(1'b0));
  FDRE \mul_ln1257_2_reg_4245_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln1257_2_reg_42450),
        .D(dout[12]),
        .Q(mul_ln1257_2_reg_4245[12]),
        .R(1'b0));
  FDRE \mul_ln1257_2_reg_4245_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln1257_2_reg_42450),
        .D(\b_reg_4216_reg_n_5_[1] ),
        .Q(mul_ln1257_2_reg_4245[1]),
        .R(1'b0));
  FDRE \mul_ln1257_2_reg_4245_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln1257_2_reg_42450),
        .D(dout[2]),
        .Q(mul_ln1257_2_reg_4245[2]),
        .R(1'b0));
  FDRE \mul_ln1257_2_reg_4245_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln1257_2_reg_42450),
        .D(dout[3]),
        .Q(mul_ln1257_2_reg_4245[3]),
        .R(1'b0));
  FDRE \mul_ln1257_2_reg_4245_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln1257_2_reg_42450),
        .D(dout[4]),
        .Q(mul_ln1257_2_reg_4245[4]),
        .R(1'b0));
  FDRE \mul_ln1257_2_reg_4245_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln1257_2_reg_42450),
        .D(dout[5]),
        .Q(mul_ln1257_2_reg_4245[5]),
        .R(1'b0));
  FDRE \mul_ln1257_2_reg_4245_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln1257_2_reg_42450),
        .D(dout[6]),
        .Q(mul_ln1257_2_reg_4245[6]),
        .R(1'b0));
  FDRE \mul_ln1257_2_reg_4245_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln1257_2_reg_42450),
        .D(dout[7]),
        .Q(mul_ln1257_2_reg_4245[7]),
        .R(1'b0));
  FDRE \mul_ln1257_2_reg_4245_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln1257_2_reg_42450),
        .D(dout[8]),
        .Q(mul_ln1257_2_reg_4245[8]),
        .R(1'b0));
  FDRE \mul_ln1257_2_reg_4245_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln1257_2_reg_42450),
        .D(dout[9]),
        .Q(mul_ln1257_2_reg_4245[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFEAAA)) 
    \mul_ln1257_5_reg_4267[12]_i_5 
       (.I0(\b_1_reg_4228_reg_n_5_[6] ),
        .I1(\b_1_reg_4228_reg_n_5_[5] ),
        .I2(mul_8ns_6ns_13_1_1_U81_n_17),
        .I3(\b_1_reg_4228_reg_n_5_[4] ),
        .I4(\b_1_reg_4228_reg_n_5_[7] ),
        .O(\mul_ln1257_5_reg_4267[12]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \mul_ln1257_5_reg_4267[12]_i_7 
       (.I0(\b_1_reg_4228_reg_n_5_[5] ),
        .I1(\b_1_reg_4228_reg_n_5_[7] ),
        .O(\mul_ln1257_5_reg_4267[12]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1257_5_reg_4267[12]_i_8 
       (.I0(\b_1_reg_4228_reg_n_5_[6] ),
        .I1(\b_1_reg_4228_reg_n_5_[7] ),
        .O(\mul_ln1257_5_reg_4267[12]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \mul_ln1257_5_reg_4267[12]_i_9 
       (.I0(\b_1_reg_4228_reg_n_5_[7] ),
        .I1(\b_1_reg_4228_reg_n_5_[5] ),
        .I2(\b_1_reg_4228_reg_n_5_[6] ),
        .O(\mul_ln1257_5_reg_4267[12]_i_9_n_5 ));
  FDRE \mul_ln1257_5_reg_4267_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln1257_2_reg_42450),
        .D(mul_8ns_6ns_13_1_1_U81_n_16),
        .Q(mul_ln1257_5_reg_4267[0]),
        .R(1'b0));
  FDRE \mul_ln1257_5_reg_4267_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln1257_2_reg_42450),
        .D(mul_8ns_6ns_13_1_1_U81_n_7),
        .Q(mul_ln1257_5_reg_4267[10]),
        .R(1'b0));
  FDRE \mul_ln1257_5_reg_4267_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln1257_2_reg_42450),
        .D(mul_8ns_6ns_13_1_1_U81_n_6),
        .Q(mul_ln1257_5_reg_4267[11]),
        .R(1'b0));
  FDRE \mul_ln1257_5_reg_4267_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln1257_2_reg_42450),
        .D(mul_8ns_6ns_13_1_1_U81_n_5),
        .Q(mul_ln1257_5_reg_4267[12]),
        .R(1'b0));
  FDRE \mul_ln1257_5_reg_4267_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln1257_2_reg_42450),
        .D(\b_1_reg_4228_reg_n_5_[1] ),
        .Q(mul_ln1257_5_reg_4267[1]),
        .R(1'b0));
  FDRE \mul_ln1257_5_reg_4267_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln1257_2_reg_42450),
        .D(mul_8ns_6ns_13_1_1_U81_n_15),
        .Q(mul_ln1257_5_reg_4267[2]),
        .R(1'b0));
  FDRE \mul_ln1257_5_reg_4267_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln1257_2_reg_42450),
        .D(mul_8ns_6ns_13_1_1_U81_n_14),
        .Q(mul_ln1257_5_reg_4267[3]),
        .R(1'b0));
  FDRE \mul_ln1257_5_reg_4267_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln1257_2_reg_42450),
        .D(mul_8ns_6ns_13_1_1_U81_n_13),
        .Q(mul_ln1257_5_reg_4267[4]),
        .R(1'b0));
  FDRE \mul_ln1257_5_reg_4267_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln1257_2_reg_42450),
        .D(mul_8ns_6ns_13_1_1_U81_n_12),
        .Q(mul_ln1257_5_reg_4267[5]),
        .R(1'b0));
  FDRE \mul_ln1257_5_reg_4267_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln1257_2_reg_42450),
        .D(mul_8ns_6ns_13_1_1_U81_n_11),
        .Q(mul_ln1257_5_reg_4267[6]),
        .R(1'b0));
  FDRE \mul_ln1257_5_reg_4267_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln1257_2_reg_42450),
        .D(mul_8ns_6ns_13_1_1_U81_n_10),
        .Q(mul_ln1257_5_reg_4267[7]),
        .R(1'b0));
  FDRE \mul_ln1257_5_reg_4267_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln1257_2_reg_42450),
        .D(mul_8ns_6ns_13_1_1_U81_n_9),
        .Q(mul_ln1257_5_reg_4267[8]),
        .R(1'b0));
  FDRE \mul_ln1257_5_reg_4267_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln1257_2_reg_42450),
        .D(mul_8ns_6ns_13_1_1_U81_n_8),
        .Q(mul_ln1257_5_reg_4267[9]),
        .R(1'b0));
  FDRE \mul_ln1311_1_reg_4465_reg[19] 
       (.C(ap_clk),
        .CE(mul_ln1311_1_reg_44650),
        .D(mul_mul_20s_8ns_28_4_1_U99_n_13),
        .Q(\mul_ln1311_1_reg_4465_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \mul_ln1311_1_reg_4465_reg[20] 
       (.C(ap_clk),
        .CE(mul_ln1311_1_reg_44650),
        .D(mul_mul_20s_8ns_28_4_1_U99_n_12),
        .Q(\mul_ln1311_1_reg_4465_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \mul_ln1311_1_reg_4465_reg[21] 
       (.C(ap_clk),
        .CE(mul_ln1311_1_reg_44650),
        .D(mul_mul_20s_8ns_28_4_1_U99_n_11),
        .Q(\mul_ln1311_1_reg_4465_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \mul_ln1311_1_reg_4465_reg[22] 
       (.C(ap_clk),
        .CE(mul_ln1311_1_reg_44650),
        .D(mul_mul_20s_8ns_28_4_1_U99_n_10),
        .Q(\mul_ln1311_1_reg_4465_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \mul_ln1311_1_reg_4465_reg[23] 
       (.C(ap_clk),
        .CE(mul_ln1311_1_reg_44650),
        .D(mul_mul_20s_8ns_28_4_1_U99_n_9),
        .Q(\mul_ln1311_1_reg_4465_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \mul_ln1311_1_reg_4465_reg[24] 
       (.C(ap_clk),
        .CE(mul_ln1311_1_reg_44650),
        .D(mul_mul_20s_8ns_28_4_1_U99_n_8),
        .Q(\mul_ln1311_1_reg_4465_reg_n_5_[24] ),
        .R(1'b0));
  FDRE \mul_ln1311_1_reg_4465_reg[25] 
       (.C(ap_clk),
        .CE(mul_ln1311_1_reg_44650),
        .D(mul_mul_20s_8ns_28_4_1_U99_n_7),
        .Q(\mul_ln1311_1_reg_4465_reg_n_5_[25] ),
        .R(1'b0));
  FDRE \mul_ln1311_1_reg_4465_reg[26] 
       (.C(ap_clk),
        .CE(mul_ln1311_1_reg_44650),
        .D(mul_mul_20s_8ns_28_4_1_U99_n_6),
        .Q(\mul_ln1311_1_reg_4465_reg_n_5_[26] ),
        .R(1'b0));
  FDRE \mul_ln1311_1_reg_4465_reg[27] 
       (.C(ap_clk),
        .CE(mul_ln1311_1_reg_44650),
        .D(mul_mul_20s_8ns_28_4_1_U99_n_5),
        .Q(tmp_32_fu_3400_p3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \mul_ln1311_reg_4454[27]_i_1 
       (.I0(\icmp_ln520_reg_4037_pp0_iter11_reg_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter12_reg_1),
        .I2(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .O(mul_ln1311_1_reg_44650));
  FDRE \mul_ln1311_reg_4454_reg[19] 
       (.C(ap_clk),
        .CE(mul_ln1311_1_reg_44650),
        .D(mul_mul_20s_8ns_28_4_1_U98_n_13),
        .Q(\mul_ln1311_reg_4454_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \mul_ln1311_reg_4454_reg[20] 
       (.C(ap_clk),
        .CE(mul_ln1311_1_reg_44650),
        .D(mul_mul_20s_8ns_28_4_1_U98_n_12),
        .Q(\mul_ln1311_reg_4454_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \mul_ln1311_reg_4454_reg[21] 
       (.C(ap_clk),
        .CE(mul_ln1311_1_reg_44650),
        .D(mul_mul_20s_8ns_28_4_1_U98_n_11),
        .Q(\mul_ln1311_reg_4454_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \mul_ln1311_reg_4454_reg[22] 
       (.C(ap_clk),
        .CE(mul_ln1311_1_reg_44650),
        .D(mul_mul_20s_8ns_28_4_1_U98_n_10),
        .Q(\mul_ln1311_reg_4454_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \mul_ln1311_reg_4454_reg[23] 
       (.C(ap_clk),
        .CE(mul_ln1311_1_reg_44650),
        .D(mul_mul_20s_8ns_28_4_1_U98_n_9),
        .Q(\mul_ln1311_reg_4454_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \mul_ln1311_reg_4454_reg[24] 
       (.C(ap_clk),
        .CE(mul_ln1311_1_reg_44650),
        .D(mul_mul_20s_8ns_28_4_1_U98_n_8),
        .Q(\mul_ln1311_reg_4454_reg_n_5_[24] ),
        .R(1'b0));
  FDRE \mul_ln1311_reg_4454_reg[25] 
       (.C(ap_clk),
        .CE(mul_ln1311_1_reg_44650),
        .D(mul_mul_20s_8ns_28_4_1_U98_n_7),
        .Q(\mul_ln1311_reg_4454_reg_n_5_[25] ),
        .R(1'b0));
  FDRE \mul_ln1311_reg_4454_reg[26] 
       (.C(ap_clk),
        .CE(mul_ln1311_1_reg_44650),
        .D(mul_mul_20s_8ns_28_4_1_U98_n_6),
        .Q(\mul_ln1311_reg_4454_reg_n_5_[26] ),
        .R(1'b0));
  FDRE \mul_ln1311_reg_4454_reg[27] 
       (.C(ap_clk),
        .CE(mul_ln1311_1_reg_44650),
        .D(mul_mul_20s_8ns_28_4_1_U98_n_5),
        .Q(tmp_31_fu_3365_p3),
        .R(1'b0));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1 mul_mul_20s_8ns_28_4_1_U98
       (.E(tpgSinTableArray_ce0),
        .P({mul_mul_20s_8ns_28_4_1_U98_n_5,mul_mul_20s_8ns_28_4_1_U98_n_6,mul_mul_20s_8ns_28_4_1_U98_n_7,mul_mul_20s_8ns_28_4_1_U98_n_8,mul_mul_20s_8ns_28_4_1_U98_n_9,mul_mul_20s_8ns_28_4_1_U98_n_10,mul_mul_20s_8ns_28_4_1_U98_n_11,mul_mul_20s_8ns_28_4_1_U98_n_12,mul_mul_20s_8ns_28_4_1_U98_n_13,mul_mul_20s_8ns_28_4_1_U98_n_14,mul_mul_20s_8ns_28_4_1_U98_n_15,mul_mul_20s_8ns_28_4_1_U98_n_16,mul_mul_20s_8ns_28_4_1_U98_n_17,mul_mul_20s_8ns_28_4_1_U98_n_18,mul_mul_20s_8ns_28_4_1_U98_n_19,mul_mul_20s_8ns_28_4_1_U98_n_20,mul_mul_20s_8ns_28_4_1_U98_n_21,mul_mul_20s_8ns_28_4_1_U98_n_22,mul_mul_20s_8ns_28_4_1_U98_n_23,mul_mul_20s_8ns_28_4_1_U98_n_24,mul_mul_20s_8ns_28_4_1_U98_n_25,mul_mul_20s_8ns_28_4_1_U98_n_26,mul_mul_20s_8ns_28_4_1_U98_n_27,mul_mul_20s_8ns_28_4_1_U98_n_28,mul_mul_20s_8ns_28_4_1_U98_n_29,mul_mul_20s_8ns_28_4_1_U98_n_30,mul_mul_20s_8ns_28_4_1_U98_n_31,mul_mul_20s_8ns_28_4_1_U98_n_32}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .out({lshr_ln_reg_4349_reg_1_n_49,lshr_ln_reg_4349_reg_1_n_50,lshr_ln_reg_4349_reg_1_n_51,lshr_ln_reg_4349_reg_1_n_52,lshr_ln_reg_4349_reg_0_n_89,lshr_ln_reg_4349_reg_0_n_90,lshr_ln_reg_4349_reg_0_n_91,lshr_ln_reg_4349_reg_0_n_92,lshr_ln_reg_4349_reg_0_n_93,lshr_ln_reg_4349_reg_0_n_94,lshr_ln_reg_4349_reg_0_n_95,lshr_ln_reg_4349_reg_0_n_96,lshr_ln_reg_4349_reg_0_n_97,lshr_ln_reg_4349_reg_0_n_98,lshr_ln_reg_4349_reg_0_n_99,lshr_ln_reg_4349_reg_0_n_100,lshr_ln_reg_4349_reg_0_n_101,lshr_ln_reg_4349_reg_0_n_102,lshr_ln_reg_4349_reg_0_n_103,lshr_ln_reg_4349_reg_0_n_104}));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_14 mul_mul_20s_8ns_28_4_1_U99
       (.A({lshr_ln_reg_4349_reg_1_n_65,lshr_ln_reg_4349_reg_1_n_66,lshr_ln_reg_4349_reg_1_n_67,lshr_ln_reg_4349_reg_1_n_68,lshr_ln_reg_4349_reg_0_n_121,lshr_ln_reg_4349_reg_0_n_122,lshr_ln_reg_4349_reg_0_n_123,lshr_ln_reg_4349_reg_0_n_124,lshr_ln_reg_4349_reg_0_n_125,lshr_ln_reg_4349_reg_0_n_126,lshr_ln_reg_4349_reg_0_n_127,lshr_ln_reg_4349_reg_0_n_128,lshr_ln_reg_4349_reg_0_n_129,lshr_ln_reg_4349_reg_0_n_130,lshr_ln_reg_4349_reg_0_n_131,lshr_ln_reg_4349_reg_0_n_132,lshr_ln_reg_4349_reg_0_n_133,lshr_ln_reg_4349_reg_0_n_134,lshr_ln_reg_4349_reg_0_n_135,lshr_ln_reg_4349_reg_0_n_136}),
        .E(tpgSinTableArray_ce0),
        .P({mul_mul_20s_8ns_28_4_1_U99_n_5,mul_mul_20s_8ns_28_4_1_U99_n_6,mul_mul_20s_8ns_28_4_1_U99_n_7,mul_mul_20s_8ns_28_4_1_U99_n_8,mul_mul_20s_8ns_28_4_1_U99_n_9,mul_mul_20s_8ns_28_4_1_U99_n_10,mul_mul_20s_8ns_28_4_1_U99_n_11,mul_mul_20s_8ns_28_4_1_U99_n_12,mul_mul_20s_8ns_28_4_1_U99_n_13,mul_mul_20s_8ns_28_4_1_U99_n_14,mul_mul_20s_8ns_28_4_1_U99_n_15,mul_mul_20s_8ns_28_4_1_U99_n_16,mul_mul_20s_8ns_28_4_1_U99_n_17,mul_mul_20s_8ns_28_4_1_U99_n_18,mul_mul_20s_8ns_28_4_1_U99_n_19,mul_mul_20s_8ns_28_4_1_U99_n_20,mul_mul_20s_8ns_28_4_1_U99_n_21,mul_mul_20s_8ns_28_4_1_U99_n_22,mul_mul_20s_8ns_28_4_1_U99_n_23,mul_mul_20s_8ns_28_4_1_U99_n_24,mul_mul_20s_8ns_28_4_1_U99_n_25,mul_mul_20s_8ns_28_4_1_U99_n_26,mul_mul_20s_8ns_28_4_1_U99_n_27,mul_mul_20s_8ns_28_4_1_U99_n_28,mul_mul_20s_8ns_28_4_1_U99_n_29,mul_mul_20s_8ns_28_4_1_U99_n_30,mul_mul_20s_8ns_28_4_1_U99_n_31,mul_mul_20s_8ns_28_4_1_U99_n_32}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8),
        .\ap_phi_reg_pp0_iter9_outpix_val_V_74_reg_933_reg[0] (ap_enable_reg_pp0_iter12_reg_1));
  LUT3 #(
    .INIT(8'h04)) 
    \or_ln691_2_reg_4394[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter12_reg_1),
        .I1(icmp_ln520_reg_4037_pp0_iter10_reg),
        .I2(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .O(\or_ln691_2_reg_4394[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_ln691_2_reg_4394[0]_i_13 
       (.I0(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [14]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_3 [13]),
        .I2(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [13]),
        .I3(\or_ln691_2_reg_4394_reg[0]_i_3 [12]),
        .O(\x_4_reg_4018_pp0_iter10_reg_reg[15]_3 [6]));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_ln691_2_reg_4394[0]_i_14 
       (.I0(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [12]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_3 [11]),
        .I2(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [11]),
        .I3(\or_ln691_2_reg_4394_reg[0]_i_3 [10]),
        .O(\x_4_reg_4018_pp0_iter10_reg_reg[15]_3 [5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_ln691_2_reg_4394[0]_i_15 
       (.I0(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [10]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_3 [9]),
        .I2(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [9]),
        .I3(\or_ln691_2_reg_4394_reg[0]_i_3 [8]),
        .O(\x_4_reg_4018_pp0_iter10_reg_reg[15]_3 [4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_ln691_2_reg_4394[0]_i_16 
       (.I0(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [8]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_3 [7]),
        .I2(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [7]),
        .I3(\or_ln691_2_reg_4394_reg[0]_i_3 [6]),
        .O(\x_4_reg_4018_pp0_iter10_reg_reg[15]_3 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_ln691_2_reg_4394[0]_i_17 
       (.I0(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [6]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_3 [5]),
        .I2(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [5]),
        .I3(\or_ln691_2_reg_4394_reg[0]_i_3 [4]),
        .O(\x_4_reg_4018_pp0_iter10_reg_reg[15]_3 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_ln691_2_reg_4394[0]_i_18 
       (.I0(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [4]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_3 [3]),
        .I2(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [3]),
        .I3(\or_ln691_2_reg_4394_reg[0]_i_3 [2]),
        .O(\x_4_reg_4018_pp0_iter10_reg_reg[15]_3 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_ln691_2_reg_4394[0]_i_19 
       (.I0(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [2]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_3 [1]),
        .I2(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [1]),
        .I3(\or_ln691_2_reg_4394_reg[0]_i_3 [0]),
        .O(\x_4_reg_4018_pp0_iter10_reg_reg[15]_3 [0]));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \or_ln691_2_reg_4394[0]_i_2 
       (.I0(rev102_reg_1234),
        .I1(cmp35_not_reg_1224),
        .I2(\or_ln691_2_reg_4394_reg[0]_0 ),
        .I3(\or_ln691_2_reg_4394_reg[0]_1 ),
        .O(or_ln691_2_fu_2457_p2));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_ln691_2_reg_4394[0]_i_21 
       (.I0(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [14]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_4 [13]),
        .I2(\or_ln691_2_reg_4394_reg[0]_i_4 [12]),
        .I3(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [13]),
        .O(\x_4_reg_4018_pp0_iter10_reg_reg[15]_4 [6]));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_ln691_2_reg_4394[0]_i_22 
       (.I0(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [12]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_4 [11]),
        .I2(\or_ln691_2_reg_4394_reg[0]_i_4 [10]),
        .I3(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [11]),
        .O(\x_4_reg_4018_pp0_iter10_reg_reg[15]_4 [5]));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_ln691_2_reg_4394[0]_i_23 
       (.I0(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [10]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_4 [9]),
        .I2(\or_ln691_2_reg_4394_reg[0]_i_4 [8]),
        .I3(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [9]),
        .O(\x_4_reg_4018_pp0_iter10_reg_reg[15]_4 [4]));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_ln691_2_reg_4394[0]_i_24 
       (.I0(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [8]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_4 [7]),
        .I2(\or_ln691_2_reg_4394_reg[0]_i_4 [6]),
        .I3(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [7]),
        .O(\x_4_reg_4018_pp0_iter10_reg_reg[15]_4 [3]));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_ln691_2_reg_4394[0]_i_25 
       (.I0(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [6]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_4 [5]),
        .I2(\or_ln691_2_reg_4394_reg[0]_i_4 [4]),
        .I3(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [5]),
        .O(\x_4_reg_4018_pp0_iter10_reg_reg[15]_4 [2]));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_ln691_2_reg_4394[0]_i_26 
       (.I0(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [4]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_4 [3]),
        .I2(\or_ln691_2_reg_4394_reg[0]_i_4 [2]),
        .I3(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [3]),
        .O(\x_4_reg_4018_pp0_iter10_reg_reg[15]_4 [1]));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_ln691_2_reg_4394[0]_i_27 
       (.I0(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [2]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_4 [1]),
        .I2(\or_ln691_2_reg_4394_reg[0]_i_4 [0]),
        .I3(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [1]),
        .O(\x_4_reg_4018_pp0_iter10_reg_reg[15]_4 [0]));
  FDRE \or_ln691_2_reg_4394_pp0_iter12_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(or_ln691_2_reg_4394),
        .Q(or_ln691_2_reg_4394_pp0_iter12_reg),
        .R(1'b0));
  FDRE \or_ln691_2_reg_4394_pp0_iter13_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(or_ln691_2_reg_4394_pp0_iter12_reg),
        .Q(or_ln691_2_reg_4394_pp0_iter13_reg),
        .R(1'b0));
  FDRE \or_ln691_2_reg_4394_reg[0] 
       (.C(ap_clk),
        .CE(\or_ln691_2_reg_4394[0]_i_1_n_5 ),
        .D(or_ln691_2_fu_2457_p2),
        .Q(or_ln691_2_reg_4394),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \or_ln691_6_reg_4401[0]_i_1 
       (.I0(rev102_reg_1234),
        .I1(cmp35_not_reg_1224),
        .I2(\or_ln691_6_reg_4401_reg[0]_0 ),
        .I3(\or_ln691_6_reg_4401_reg[0]_1 ),
        .O(or_ln691_6_fu_2494_p2));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_ln691_6_reg_4401[0]_i_12 
       (.I0(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [14]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_3 [13]),
        .I2(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [13]),
        .I3(\or_ln691_2_reg_4394_reg[0]_i_3 [12]),
        .O(\x_4_reg_4018_pp0_iter10_reg_reg[15]_1 [6]));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_ln691_6_reg_4401[0]_i_13 
       (.I0(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [12]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_3 [11]),
        .I2(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [11]),
        .I3(\or_ln691_2_reg_4394_reg[0]_i_3 [10]),
        .O(\x_4_reg_4018_pp0_iter10_reg_reg[15]_1 [5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_ln691_6_reg_4401[0]_i_14 
       (.I0(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [10]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_3 [9]),
        .I2(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [9]),
        .I3(\or_ln691_2_reg_4394_reg[0]_i_3 [8]),
        .O(\x_4_reg_4018_pp0_iter10_reg_reg[15]_1 [4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_ln691_6_reg_4401[0]_i_15 
       (.I0(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [8]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_3 [7]),
        .I2(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [7]),
        .I3(\or_ln691_2_reg_4394_reg[0]_i_3 [6]),
        .O(\x_4_reg_4018_pp0_iter10_reg_reg[15]_1 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_ln691_6_reg_4401[0]_i_16 
       (.I0(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [6]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_3 [5]),
        .I2(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [5]),
        .I3(\or_ln691_2_reg_4394_reg[0]_i_3 [4]),
        .O(\x_4_reg_4018_pp0_iter10_reg_reg[15]_1 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_ln691_6_reg_4401[0]_i_17 
       (.I0(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [4]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_3 [3]),
        .I2(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [3]),
        .I3(\or_ln691_2_reg_4394_reg[0]_i_3 [2]),
        .O(\x_4_reg_4018_pp0_iter10_reg_reg[15]_1 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_ln691_6_reg_4401[0]_i_18 
       (.I0(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [2]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_3 [1]),
        .I2(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [1]),
        .I3(\or_ln691_2_reg_4394_reg[0]_i_3 [0]),
        .O(\x_4_reg_4018_pp0_iter10_reg_reg[15]_1 [0]));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_ln691_6_reg_4401[0]_i_20 
       (.I0(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [14]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_4 [13]),
        .I2(\or_ln691_2_reg_4394_reg[0]_i_4 [12]),
        .I3(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [13]),
        .O(\x_4_reg_4018_pp0_iter10_reg_reg[15]_2 [6]));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_ln691_6_reg_4401[0]_i_21 
       (.I0(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [12]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_4 [11]),
        .I2(\or_ln691_2_reg_4394_reg[0]_i_4 [10]),
        .I3(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [11]),
        .O(\x_4_reg_4018_pp0_iter10_reg_reg[15]_2 [5]));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_ln691_6_reg_4401[0]_i_22 
       (.I0(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [10]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_4 [9]),
        .I2(\or_ln691_2_reg_4394_reg[0]_i_4 [8]),
        .I3(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [9]),
        .O(\x_4_reg_4018_pp0_iter10_reg_reg[15]_2 [4]));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_ln691_6_reg_4401[0]_i_23 
       (.I0(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [8]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_4 [7]),
        .I2(\or_ln691_2_reg_4394_reg[0]_i_4 [6]),
        .I3(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [7]),
        .O(\x_4_reg_4018_pp0_iter10_reg_reg[15]_2 [3]));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_ln691_6_reg_4401[0]_i_24 
       (.I0(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [6]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_4 [5]),
        .I2(\or_ln691_2_reg_4394_reg[0]_i_4 [4]),
        .I3(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [5]),
        .O(\x_4_reg_4018_pp0_iter10_reg_reg[15]_2 [2]));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_ln691_6_reg_4401[0]_i_25 
       (.I0(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [4]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_4 [3]),
        .I2(\or_ln691_2_reg_4394_reg[0]_i_4 [2]),
        .I3(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [3]),
        .O(\x_4_reg_4018_pp0_iter10_reg_reg[15]_2 [1]));
  LUT4 #(
    .INIT(16'h44D4)) 
    \or_ln691_6_reg_4401[0]_i_26 
       (.I0(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [2]),
        .I1(\or_ln691_2_reg_4394_reg[0]_i_4 [1]),
        .I2(\or_ln691_2_reg_4394_reg[0]_i_4 [0]),
        .I3(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [1]),
        .O(\x_4_reg_4018_pp0_iter10_reg_reg[15]_2 [0]));
  FDRE \or_ln691_6_reg_4401_pp0_iter12_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(or_ln691_6_reg_4401),
        .Q(or_ln691_6_reg_4401_pp0_iter12_reg),
        .R(1'b0));
  FDRE \or_ln691_6_reg_4401_pp0_iter13_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(or_ln691_6_reg_4401_pp0_iter12_reg),
        .Q(or_ln691_6_reg_4401_pp0_iter13_reg),
        .R(1'b0));
  FDRE \or_ln691_6_reg_4401_reg[0] 
       (.C(ap_clk),
        .CE(\or_ln691_2_reg_4394[0]_i_1_n_5 ),
        .D(or_ln691_6_fu_2494_p2),
        .Q(or_ln691_6_reg_4401),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h70747030)) 
    \outpix_val_V_10_fu_502[0]_i_2 
       (.I0(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I1(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I2(ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[0]),
        .I3(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I4(\outpix_val_V_10_fu_502_reg[7]_0 [0]),
        .O(\outpix_val_V_10_fu_502[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h70747030)) 
    \outpix_val_V_10_fu_502[1]_i_2 
       (.I0(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I1(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I2(ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[1]),
        .I3(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I4(\outpix_val_V_10_fu_502_reg[7]_0 [1]),
        .O(\outpix_val_V_10_fu_502[1]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h70747030)) 
    \outpix_val_V_10_fu_502[2]_i_2 
       (.I0(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I1(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I2(ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[2]),
        .I3(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I4(\outpix_val_V_10_fu_502_reg[7]_0 [2]),
        .O(\outpix_val_V_10_fu_502[2]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h70747030)) 
    \outpix_val_V_10_fu_502[3]_i_2 
       (.I0(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I1(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I2(ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[3]),
        .I3(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I4(\outpix_val_V_10_fu_502_reg[7]_0 [3]),
        .O(\outpix_val_V_10_fu_502[3]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h70747030)) 
    \outpix_val_V_10_fu_502[4]_i_2 
       (.I0(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I1(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I2(ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]),
        .I3(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I4(\outpix_val_V_10_fu_502_reg[7]_0 [4]),
        .O(\outpix_val_V_10_fu_502[4]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h70747030)) 
    \outpix_val_V_10_fu_502[5]_i_2 
       (.I0(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I1(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I2(ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]),
        .I3(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I4(\outpix_val_V_10_fu_502_reg[7]_0 [5]),
        .O(\outpix_val_V_10_fu_502[5]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h70747030)) 
    \outpix_val_V_10_fu_502[6]_i_2 
       (.I0(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I1(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I2(ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]),
        .I3(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I4(\outpix_val_V_10_fu_502_reg[7]_0 [6]),
        .O(\outpix_val_V_10_fu_502[6]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFEF4FF00)) 
    \outpix_val_V_10_fu_502[7]_i_2 
       (.I0(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I1(\outpix_val_V_10_fu_502_reg[7]_0 [7]),
        .I2(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I3(ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]),
        .I4(icmp_ln520_reg_4037_pp0_iter13_reg),
        .O(\outpix_val_V_10_fu_502[7]_i_2_n_5 ));
  FDRE \outpix_val_V_10_fu_502_reg[0] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_37),
        .Q(\outpix_val_V_10_fu_502_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \outpix_val_V_10_fu_502_reg[1] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_36),
        .Q(\outpix_val_V_10_fu_502_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \outpix_val_V_10_fu_502_reg[2] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(\outpix_val_V_10_fu_502_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \outpix_val_V_10_fu_502_reg[3] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_34),
        .Q(\outpix_val_V_10_fu_502_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \outpix_val_V_10_fu_502_reg[4] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(\outpix_val_V_10_fu_502_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \outpix_val_V_10_fu_502_reg[5] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(\outpix_val_V_10_fu_502_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \outpix_val_V_10_fu_502_reg[6] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(\outpix_val_V_10_fu_502_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \outpix_val_V_10_fu_502_reg[7] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(\outpix_val_V_10_fu_502_reg[7]_0 [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h70747030)) 
    \outpix_val_V_11_fu_506[0]_i_2 
       (.I0(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I1(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I2(ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[0]),
        .I3(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I4(\outpix_val_V_11_fu_506_reg[7]_0 [0]),
        .O(\outpix_val_V_11_fu_506[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h70747030)) 
    \outpix_val_V_11_fu_506[1]_i_2 
       (.I0(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I1(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I2(ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[1]),
        .I3(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I4(\outpix_val_V_11_fu_506_reg[7]_0 [1]),
        .O(\outpix_val_V_11_fu_506[1]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h70747030)) 
    \outpix_val_V_11_fu_506[2]_i_2 
       (.I0(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I1(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I2(ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[2]),
        .I3(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I4(\outpix_val_V_11_fu_506_reg[7]_0 [2]),
        .O(\outpix_val_V_11_fu_506[2]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h70747030)) 
    \outpix_val_V_11_fu_506[3]_i_2 
       (.I0(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I1(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I2(ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[3]),
        .I3(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I4(\outpix_val_V_11_fu_506_reg[7]_0 [3]),
        .O(\outpix_val_V_11_fu_506[3]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h70747030)) 
    \outpix_val_V_11_fu_506[4]_i_2 
       (.I0(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I1(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I2(ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[4]),
        .I3(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I4(\outpix_val_V_11_fu_506_reg[7]_0 [4]),
        .O(\outpix_val_V_11_fu_506[4]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h70747030)) 
    \outpix_val_V_11_fu_506[5]_i_2 
       (.I0(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I1(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I2(ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]),
        .I3(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I4(\outpix_val_V_11_fu_506_reg[7]_0 [5]),
        .O(\outpix_val_V_11_fu_506[5]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h70747030)) 
    \outpix_val_V_11_fu_506[6]_i_2 
       (.I0(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I1(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I2(ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[6]),
        .I3(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I4(\outpix_val_V_11_fu_506_reg[7]_0 [6]),
        .O(\outpix_val_V_11_fu_506[6]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFEF4FF00)) 
    \outpix_val_V_11_fu_506[7]_i_2 
       (.I0(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I1(\outpix_val_V_11_fu_506_reg[7]_0 [7]),
        .I2(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I3(ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]),
        .I4(icmp_ln520_reg_4037_pp0_iter13_reg),
        .O(\outpix_val_V_11_fu_506[7]_i_2_n_5 ));
  FDRE \outpix_val_V_11_fu_506_reg[0] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(\outpix_val_V_11_fu_506_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \outpix_val_V_11_fu_506_reg[1] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(\outpix_val_V_11_fu_506_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \outpix_val_V_11_fu_506_reg[2] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(\outpix_val_V_11_fu_506_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \outpix_val_V_11_fu_506_reg[3] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(\outpix_val_V_11_fu_506_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \outpix_val_V_11_fu_506_reg[4] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(\outpix_val_V_11_fu_506_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \outpix_val_V_11_fu_506_reg[5] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(\outpix_val_V_11_fu_506_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \outpix_val_V_11_fu_506_reg[6] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(\outpix_val_V_11_fu_506_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \outpix_val_V_11_fu_506_reg[7] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(\outpix_val_V_11_fu_506_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \outpix_val_V_23_reg_4449_reg[7] 
       (.C(ap_clk),
        .CE(outpix_val_V_23_reg_44490),
        .D(grp_tpgPatternCrossHatch_fu_1369_ap_return_1),
        .Q(outpix_val_V_23_reg_4449),
        .R(1'b0));
  FDRE \outpix_val_V_41_reg_4536_reg[0] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_41_reg_4536_reg[7]_0 [0]),
        .Q(outpix_val_V_41_reg_4536[0]),
        .R(1'b0));
  FDRE \outpix_val_V_41_reg_4536_reg[1] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_41_reg_4536_reg[7]_0 [1]),
        .Q(outpix_val_V_41_reg_4536[1]),
        .R(1'b0));
  FDRE \outpix_val_V_41_reg_4536_reg[2] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_41_reg_4536_reg[7]_0 [2]),
        .Q(outpix_val_V_41_reg_4536[2]),
        .R(1'b0));
  FDRE \outpix_val_V_41_reg_4536_reg[3] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_41_reg_4536_reg[7]_0 [3]),
        .Q(outpix_val_V_41_reg_4536[3]),
        .R(1'b0));
  FDRE \outpix_val_V_41_reg_4536_reg[4] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_41_reg_4536_reg[7]_0 [4]),
        .Q(outpix_val_V_41_reg_4536[4]),
        .R(1'b0));
  FDRE \outpix_val_V_41_reg_4536_reg[5] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_41_reg_4536_reg[7]_0 [5]),
        .Q(outpix_val_V_41_reg_4536[5]),
        .R(1'b0));
  FDRE \outpix_val_V_41_reg_4536_reg[6] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_41_reg_4536_reg[7]_0 [6]),
        .Q(outpix_val_V_41_reg_4536[6]),
        .R(1'b0));
  FDRE \outpix_val_V_41_reg_4536_reg[7] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_41_reg_4536_reg[7]_0 [7]),
        .Q(outpix_val_V_41_reg_4536[7]),
        .R(1'b0));
  FDRE \outpix_val_V_42_reg_4530_reg[0] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_42_reg_4530_reg[7]_0 [0]),
        .Q(outpix_val_V_42_reg_4530[0]),
        .R(1'b0));
  FDRE \outpix_val_V_42_reg_4530_reg[1] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_42_reg_4530_reg[7]_0 [1]),
        .Q(outpix_val_V_42_reg_4530[1]),
        .R(1'b0));
  FDRE \outpix_val_V_42_reg_4530_reg[2] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_42_reg_4530_reg[7]_0 [2]),
        .Q(outpix_val_V_42_reg_4530[2]),
        .R(1'b0));
  FDRE \outpix_val_V_42_reg_4530_reg[3] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_42_reg_4530_reg[7]_0 [3]),
        .Q(outpix_val_V_42_reg_4530[3]),
        .R(1'b0));
  FDRE \outpix_val_V_42_reg_4530_reg[4] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_42_reg_4530_reg[7]_0 [4]),
        .Q(outpix_val_V_42_reg_4530[4]),
        .R(1'b0));
  FDRE \outpix_val_V_42_reg_4530_reg[5] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_42_reg_4530_reg[7]_0 [5]),
        .Q(outpix_val_V_42_reg_4530[5]),
        .R(1'b0));
  FDRE \outpix_val_V_42_reg_4530_reg[6] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_42_reg_4530_reg[7]_0 [6]),
        .Q(outpix_val_V_42_reg_4530[6]),
        .R(1'b0));
  FDRE \outpix_val_V_42_reg_4530_reg[7] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_42_reg_4530_reg[7]_0 [7]),
        .Q(outpix_val_V_42_reg_4530[7]),
        .R(1'b0));
  FDRE \outpix_val_V_43_reg_4524_reg[0] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_43_reg_4524_reg[7]_0 [0]),
        .Q(outpix_val_V_43_reg_4524[0]),
        .R(1'b0));
  FDRE \outpix_val_V_43_reg_4524_reg[1] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_43_reg_4524_reg[7]_0 [1]),
        .Q(outpix_val_V_43_reg_4524[1]),
        .R(1'b0));
  FDRE \outpix_val_V_43_reg_4524_reg[2] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_43_reg_4524_reg[7]_0 [2]),
        .Q(outpix_val_V_43_reg_4524[2]),
        .R(1'b0));
  FDRE \outpix_val_V_43_reg_4524_reg[3] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_43_reg_4524_reg[7]_0 [3]),
        .Q(outpix_val_V_43_reg_4524[3]),
        .R(1'b0));
  FDRE \outpix_val_V_43_reg_4524_reg[4] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_43_reg_4524_reg[7]_0 [4]),
        .Q(outpix_val_V_43_reg_4524[4]),
        .R(1'b0));
  FDRE \outpix_val_V_43_reg_4524_reg[5] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_43_reg_4524_reg[7]_0 [5]),
        .Q(outpix_val_V_43_reg_4524[5]),
        .R(1'b0));
  FDRE \outpix_val_V_43_reg_4524_reg[6] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_43_reg_4524_reg[7]_0 [6]),
        .Q(outpix_val_V_43_reg_4524[6]),
        .R(1'b0));
  FDRE \outpix_val_V_43_reg_4524_reg[7] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_43_reg_4524_reg[7]_0 [7]),
        .Q(outpix_val_V_43_reg_4524[7]),
        .R(1'b0));
  FDRE \outpix_val_V_44_reg_4518_reg[0] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_44_reg_4518_reg[7]_0 [0]),
        .Q(outpix_val_V_44_reg_4518[0]),
        .R(1'b0));
  FDRE \outpix_val_V_44_reg_4518_reg[1] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_44_reg_4518_reg[7]_0 [1]),
        .Q(outpix_val_V_44_reg_4518[1]),
        .R(1'b0));
  FDRE \outpix_val_V_44_reg_4518_reg[2] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_44_reg_4518_reg[7]_0 [2]),
        .Q(outpix_val_V_44_reg_4518[2]),
        .R(1'b0));
  FDRE \outpix_val_V_44_reg_4518_reg[3] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_44_reg_4518_reg[7]_0 [3]),
        .Q(outpix_val_V_44_reg_4518[3]),
        .R(1'b0));
  FDRE \outpix_val_V_44_reg_4518_reg[4] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_44_reg_4518_reg[7]_0 [4]),
        .Q(outpix_val_V_44_reg_4518[4]),
        .R(1'b0));
  FDRE \outpix_val_V_44_reg_4518_reg[5] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_44_reg_4518_reg[7]_0 [5]),
        .Q(outpix_val_V_44_reg_4518[5]),
        .R(1'b0));
  FDRE \outpix_val_V_44_reg_4518_reg[6] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_44_reg_4518_reg[7]_0 [6]),
        .Q(outpix_val_V_44_reg_4518[6]),
        .R(1'b0));
  FDRE \outpix_val_V_44_reg_4518_reg[7] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_44_reg_4518_reg[7]_0 [7]),
        .Q(outpix_val_V_44_reg_4518[7]),
        .R(1'b0));
  FDRE \outpix_val_V_45_reg_4512_reg[0] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_45_reg_4512_reg[7]_0 [0]),
        .Q(outpix_val_V_45_reg_4512[0]),
        .R(1'b0));
  FDRE \outpix_val_V_45_reg_4512_reg[1] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_45_reg_4512_reg[7]_0 [1]),
        .Q(outpix_val_V_45_reg_4512[1]),
        .R(1'b0));
  FDRE \outpix_val_V_45_reg_4512_reg[2] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_45_reg_4512_reg[7]_0 [2]),
        .Q(outpix_val_V_45_reg_4512[2]),
        .R(1'b0));
  FDRE \outpix_val_V_45_reg_4512_reg[3] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_45_reg_4512_reg[7]_0 [3]),
        .Q(outpix_val_V_45_reg_4512[3]),
        .R(1'b0));
  FDRE \outpix_val_V_45_reg_4512_reg[4] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_45_reg_4512_reg[7]_0 [4]),
        .Q(outpix_val_V_45_reg_4512[4]),
        .R(1'b0));
  FDRE \outpix_val_V_45_reg_4512_reg[5] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_45_reg_4512_reg[7]_0 [5]),
        .Q(outpix_val_V_45_reg_4512[5]),
        .R(1'b0));
  FDRE \outpix_val_V_45_reg_4512_reg[6] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_45_reg_4512_reg[7]_0 [6]),
        .Q(outpix_val_V_45_reg_4512[6]),
        .R(1'b0));
  FDRE \outpix_val_V_45_reg_4512_reg[7] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_45_reg_4512_reg[7]_0 [7]),
        .Q(outpix_val_V_45_reg_4512[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \outpix_val_V_46_reg_4506[7]_i_1 
       (.I0(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter12_reg_1),
        .O(outpix_val_V_41_reg_45360));
  FDRE \outpix_val_V_46_reg_4506_reg[0] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_46_reg_4506_reg[7]_0 [0]),
        .Q(outpix_val_V_46_reg_4506[0]),
        .R(1'b0));
  FDRE \outpix_val_V_46_reg_4506_reg[1] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_46_reg_4506_reg[7]_0 [1]),
        .Q(outpix_val_V_46_reg_4506[1]),
        .R(1'b0));
  FDRE \outpix_val_V_46_reg_4506_reg[2] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_46_reg_4506_reg[7]_0 [2]),
        .Q(outpix_val_V_46_reg_4506[2]),
        .R(1'b0));
  FDRE \outpix_val_V_46_reg_4506_reg[3] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_46_reg_4506_reg[7]_0 [3]),
        .Q(outpix_val_V_46_reg_4506[3]),
        .R(1'b0));
  FDRE \outpix_val_V_46_reg_4506_reg[4] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_46_reg_4506_reg[7]_0 [4]),
        .Q(outpix_val_V_46_reg_4506[4]),
        .R(1'b0));
  FDRE \outpix_val_V_46_reg_4506_reg[5] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_46_reg_4506_reg[7]_0 [5]),
        .Q(outpix_val_V_46_reg_4506[5]),
        .R(1'b0));
  FDRE \outpix_val_V_46_reg_4506_reg[6] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_46_reg_4506_reg[7]_0 [6]),
        .Q(outpix_val_V_46_reg_4506[6]),
        .R(1'b0));
  FDRE \outpix_val_V_46_reg_4506_reg[7] 
       (.C(ap_clk),
        .CE(outpix_val_V_41_reg_45360),
        .D(\outpix_val_V_46_reg_4506_reg[7]_0 [7]),
        .Q(outpix_val_V_46_reg_4506[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0004)) 
    \outpix_val_V_50_reg_4444[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter12_reg_1),
        .I1(\icmp_ln520_reg_4037_pp0_iter11_reg_reg[0]_0 ),
        .I2(q4_reg_1),
        .I3(\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0 [0]),
        .O(outpix_val_V_23_reg_44490));
  FDRE \outpix_val_V_50_reg_4444_reg[7] 
       (.C(ap_clk),
        .CE(outpix_val_V_23_reg_44490),
        .D(grp_tpgPatternCrossHatch_fu_1369_ap_return_0),
        .Q(outpix_val_V_50_reg_4444),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h04000000)) 
    \outpix_val_V_51_reg_4329[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter12_reg_1),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0 [0]),
        .I2(q4_reg_1),
        .I3(icmp_ln520_reg_4037_pp0_iter6_reg),
        .I4(tmp_13_reg_4289),
        .O(outpix_val_V_51_reg_4329));
  LUT4 #(
    .INIT(16'h0400)) 
    \outpix_val_V_51_reg_4329[7]_i_2 
       (.I0(ap_enable_reg_pp0_iter12_reg_1),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0 [0]),
        .I2(q4_reg_1),
        .I3(icmp_ln520_reg_4037_pp0_iter6_reg),
        .O(outpix_val_V_51_reg_43290));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_51_reg_4329_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[0]_srl4 " *) 
  SRL16E \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\outpix_val_V_51_reg_4329_reg_n_5_[0] ),
        .Q(\outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[0]_srl4_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_51_reg_4329_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[1]_srl4 " *) 
  SRL16E \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\outpix_val_V_51_reg_4329_reg_n_5_[1] ),
        .Q(\outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[1]_srl4_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_51_reg_4329_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[2]_srl4 " *) 
  SRL16E \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\outpix_val_V_51_reg_4329_reg_n_5_[2] ),
        .Q(\outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[2]_srl4_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_51_reg_4329_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[3]_srl4 " *) 
  SRL16E \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\outpix_val_V_51_reg_4329_reg_n_5_[3] ),
        .Q(\outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[3]_srl4_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_51_reg_4329_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[4]_srl4 " *) 
  SRL16E \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\outpix_val_V_51_reg_4329_reg_n_5_[4] ),
        .Q(\outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[4]_srl4_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_51_reg_4329_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[5]_srl4 " *) 
  SRL16E \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\outpix_val_V_51_reg_4329_reg_n_5_[5] ),
        .Q(\outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[5]_srl4_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_51_reg_4329_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[6]_srl4 " *) 
  SRL16E \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\outpix_val_V_51_reg_4329_reg_n_5_[6] ),
        .Q(\outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[6]_srl4_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_51_reg_4329_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[7]_srl4 " *) 
  SRL16E \outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\outpix_val_V_51_reg_4329_reg_n_5_[7] ),
        .Q(\outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[7]_srl4_n_5 ));
  FDRE \outpix_val_V_51_reg_4329_pp0_iter12_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[0]_srl4_n_5 ),
        .Q(outpix_val_V_51_reg_4329_pp0_iter12_reg[0]),
        .R(1'b0));
  FDRE \outpix_val_V_51_reg_4329_pp0_iter12_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[1]_srl4_n_5 ),
        .Q(outpix_val_V_51_reg_4329_pp0_iter12_reg[1]),
        .R(1'b0));
  FDRE \outpix_val_V_51_reg_4329_pp0_iter12_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[2]_srl4_n_5 ),
        .Q(outpix_val_V_51_reg_4329_pp0_iter12_reg[2]),
        .R(1'b0));
  FDRE \outpix_val_V_51_reg_4329_pp0_iter12_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[3]_srl4_n_5 ),
        .Q(outpix_val_V_51_reg_4329_pp0_iter12_reg[3]),
        .R(1'b0));
  FDRE \outpix_val_V_51_reg_4329_pp0_iter12_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[4]_srl4_n_5 ),
        .Q(outpix_val_V_51_reg_4329_pp0_iter12_reg[4]),
        .R(1'b0));
  FDRE \outpix_val_V_51_reg_4329_pp0_iter12_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[5]_srl4_n_5 ),
        .Q(outpix_val_V_51_reg_4329_pp0_iter12_reg[5]),
        .R(1'b0));
  FDRE \outpix_val_V_51_reg_4329_pp0_iter12_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[6]_srl4_n_5 ),
        .Q(outpix_val_V_51_reg_4329_pp0_iter12_reg[6]),
        .R(1'b0));
  FDRE \outpix_val_V_51_reg_4329_pp0_iter12_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\outpix_val_V_51_reg_4329_pp0_iter11_reg_reg[7]_srl4_n_5 ),
        .Q(outpix_val_V_51_reg_4329_pp0_iter12_reg[7]),
        .R(1'b0));
  FDSE \outpix_val_V_51_reg_4329_reg[0] 
       (.C(ap_clk),
        .CE(outpix_val_V_51_reg_43290),
        .D(trunc_ln320_1_reg_4299[0]),
        .Q(\outpix_val_V_51_reg_4329_reg_n_5_[0] ),
        .S(outpix_val_V_51_reg_4329));
  FDSE \outpix_val_V_51_reg_4329_reg[1] 
       (.C(ap_clk),
        .CE(outpix_val_V_51_reg_43290),
        .D(trunc_ln320_1_reg_4299[1]),
        .Q(\outpix_val_V_51_reg_4329_reg_n_5_[1] ),
        .S(outpix_val_V_51_reg_4329));
  FDSE \outpix_val_V_51_reg_4329_reg[2] 
       (.C(ap_clk),
        .CE(outpix_val_V_51_reg_43290),
        .D(trunc_ln320_1_reg_4299[2]),
        .Q(\outpix_val_V_51_reg_4329_reg_n_5_[2] ),
        .S(outpix_val_V_51_reg_4329));
  FDSE \outpix_val_V_51_reg_4329_reg[3] 
       (.C(ap_clk),
        .CE(outpix_val_V_51_reg_43290),
        .D(trunc_ln320_1_reg_4299[3]),
        .Q(\outpix_val_V_51_reg_4329_reg_n_5_[3] ),
        .S(outpix_val_V_51_reg_4329));
  FDSE \outpix_val_V_51_reg_4329_reg[4] 
       (.C(ap_clk),
        .CE(outpix_val_V_51_reg_43290),
        .D(trunc_ln320_1_reg_4299[4]),
        .Q(\outpix_val_V_51_reg_4329_reg_n_5_[4] ),
        .S(outpix_val_V_51_reg_4329));
  FDSE \outpix_val_V_51_reg_4329_reg[5] 
       (.C(ap_clk),
        .CE(outpix_val_V_51_reg_43290),
        .D(trunc_ln320_1_reg_4299[5]),
        .Q(\outpix_val_V_51_reg_4329_reg_n_5_[5] ),
        .S(outpix_val_V_51_reg_4329));
  FDSE \outpix_val_V_51_reg_4329_reg[6] 
       (.C(ap_clk),
        .CE(outpix_val_V_51_reg_43290),
        .D(trunc_ln320_1_reg_4299[6]),
        .Q(\outpix_val_V_51_reg_4329_reg_n_5_[6] ),
        .S(outpix_val_V_51_reg_4329));
  FDSE \outpix_val_V_51_reg_4329_reg[7] 
       (.C(ap_clk),
        .CE(outpix_val_V_51_reg_43290),
        .D(trunc_ln320_1_reg_4299[7]),
        .Q(\outpix_val_V_51_reg_4329_reg_n_5_[7] ),
        .S(outpix_val_V_51_reg_4329));
  LUT5 #(
    .INIT(32'h04000000)) 
    \outpix_val_V_52_reg_4334[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter12_reg_1),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0 [0]),
        .I2(q4_reg_1),
        .I3(icmp_ln520_reg_4037_pp0_iter6_reg),
        .I4(tmp_14_reg_4294),
        .O(outpix_val_V_52_reg_4334));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_52_reg_4334_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[0]_srl4 " *) 
  SRL16E \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\outpix_val_V_52_reg_4334_reg_n_5_[0] ),
        .Q(\outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[0]_srl4_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_52_reg_4334_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[1]_srl4 " *) 
  SRL16E \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\outpix_val_V_52_reg_4334_reg_n_5_[1] ),
        .Q(\outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[1]_srl4_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_52_reg_4334_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[2]_srl4 " *) 
  SRL16E \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\outpix_val_V_52_reg_4334_reg_n_5_[2] ),
        .Q(\outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[2]_srl4_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_52_reg_4334_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[3]_srl4 " *) 
  SRL16E \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\outpix_val_V_52_reg_4334_reg_n_5_[3] ),
        .Q(\outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[3]_srl4_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_52_reg_4334_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[4]_srl4 " *) 
  SRL16E \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\outpix_val_V_52_reg_4334_reg_n_5_[4] ),
        .Q(\outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[4]_srl4_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_52_reg_4334_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[5]_srl4 " *) 
  SRL16E \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\outpix_val_V_52_reg_4334_reg_n_5_[5] ),
        .Q(\outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[5]_srl4_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_52_reg_4334_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[6]_srl4 " *) 
  SRL16E \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\outpix_val_V_52_reg_4334_reg_n_5_[6] ),
        .Q(\outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[6]_srl4_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_52_reg_4334_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[7]_srl4 " *) 
  SRL16E \outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\outpix_val_V_52_reg_4334_reg_n_5_[7] ),
        .Q(\outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[7]_srl4_n_5 ));
  FDRE \outpix_val_V_52_reg_4334_pp0_iter12_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[0]_srl4_n_5 ),
        .Q(outpix_val_V_52_reg_4334_pp0_iter12_reg[0]),
        .R(1'b0));
  FDRE \outpix_val_V_52_reg_4334_pp0_iter12_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[1]_srl4_n_5 ),
        .Q(outpix_val_V_52_reg_4334_pp0_iter12_reg[1]),
        .R(1'b0));
  FDRE \outpix_val_V_52_reg_4334_pp0_iter12_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[2]_srl4_n_5 ),
        .Q(outpix_val_V_52_reg_4334_pp0_iter12_reg[2]),
        .R(1'b0));
  FDRE \outpix_val_V_52_reg_4334_pp0_iter12_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[3]_srl4_n_5 ),
        .Q(outpix_val_V_52_reg_4334_pp0_iter12_reg[3]),
        .R(1'b0));
  FDRE \outpix_val_V_52_reg_4334_pp0_iter12_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[4]_srl4_n_5 ),
        .Q(outpix_val_V_52_reg_4334_pp0_iter12_reg[4]),
        .R(1'b0));
  FDRE \outpix_val_V_52_reg_4334_pp0_iter12_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[5]_srl4_n_5 ),
        .Q(outpix_val_V_52_reg_4334_pp0_iter12_reg[5]),
        .R(1'b0));
  FDRE \outpix_val_V_52_reg_4334_pp0_iter12_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[6]_srl4_n_5 ),
        .Q(outpix_val_V_52_reg_4334_pp0_iter12_reg[6]),
        .R(1'b0));
  FDRE \outpix_val_V_52_reg_4334_pp0_iter12_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\outpix_val_V_52_reg_4334_pp0_iter11_reg_reg[7]_srl4_n_5 ),
        .Q(outpix_val_V_52_reg_4334_pp0_iter12_reg[7]),
        .R(1'b0));
  FDSE \outpix_val_V_52_reg_4334_reg[0] 
       (.C(ap_clk),
        .CE(outpix_val_V_51_reg_43290),
        .D(trunc_ln320_2_reg_4304[0]),
        .Q(\outpix_val_V_52_reg_4334_reg_n_5_[0] ),
        .S(outpix_val_V_52_reg_4334));
  FDSE \outpix_val_V_52_reg_4334_reg[1] 
       (.C(ap_clk),
        .CE(outpix_val_V_51_reg_43290),
        .D(trunc_ln320_2_reg_4304[1]),
        .Q(\outpix_val_V_52_reg_4334_reg_n_5_[1] ),
        .S(outpix_val_V_52_reg_4334));
  FDSE \outpix_val_V_52_reg_4334_reg[2] 
       (.C(ap_clk),
        .CE(outpix_val_V_51_reg_43290),
        .D(trunc_ln320_2_reg_4304[2]),
        .Q(\outpix_val_V_52_reg_4334_reg_n_5_[2] ),
        .S(outpix_val_V_52_reg_4334));
  FDSE \outpix_val_V_52_reg_4334_reg[3] 
       (.C(ap_clk),
        .CE(outpix_val_V_51_reg_43290),
        .D(trunc_ln320_2_reg_4304[3]),
        .Q(\outpix_val_V_52_reg_4334_reg_n_5_[3] ),
        .S(outpix_val_V_52_reg_4334));
  FDSE \outpix_val_V_52_reg_4334_reg[4] 
       (.C(ap_clk),
        .CE(outpix_val_V_51_reg_43290),
        .D(trunc_ln320_2_reg_4304[4]),
        .Q(\outpix_val_V_52_reg_4334_reg_n_5_[4] ),
        .S(outpix_val_V_52_reg_4334));
  FDSE \outpix_val_V_52_reg_4334_reg[5] 
       (.C(ap_clk),
        .CE(outpix_val_V_51_reg_43290),
        .D(trunc_ln320_2_reg_4304[5]),
        .Q(\outpix_val_V_52_reg_4334_reg_n_5_[5] ),
        .S(outpix_val_V_52_reg_4334));
  FDSE \outpix_val_V_52_reg_4334_reg[6] 
       (.C(ap_clk),
        .CE(outpix_val_V_51_reg_43290),
        .D(trunc_ln320_2_reg_4304[6]),
        .Q(\outpix_val_V_52_reg_4334_reg_n_5_[6] ),
        .S(outpix_val_V_52_reg_4334));
  FDSE \outpix_val_V_52_reg_4334_reg[7] 
       (.C(ap_clk),
        .CE(outpix_val_V_51_reg_43290),
        .D(trunc_ln320_2_reg_4304[7]),
        .Q(\outpix_val_V_52_reg_4334_reg_n_5_[7] ),
        .S(outpix_val_V_52_reg_4334));
  LUT5 #(
    .INIT(32'h04000000)) 
    \outpix_val_V_54_reg_4339[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter12_reg_1),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0 [0]),
        .I2(q4_reg_1),
        .I3(icmp_ln520_reg_4037_pp0_iter6_reg),
        .I4(tmp_19_reg_4309),
        .O(outpix_val_V_54_reg_4339));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_54_reg_4339_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[0]_srl4 " *) 
  SRL16E \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\outpix_val_V_54_reg_4339_reg_n_5_[0] ),
        .Q(\outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[0]_srl4_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_54_reg_4339_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[1]_srl4 " *) 
  SRL16E \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\outpix_val_V_54_reg_4339_reg_n_5_[1] ),
        .Q(\outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[1]_srl4_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_54_reg_4339_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[2]_srl4 " *) 
  SRL16E \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\outpix_val_V_54_reg_4339_reg_n_5_[2] ),
        .Q(\outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[2]_srl4_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_54_reg_4339_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[3]_srl4 " *) 
  SRL16E \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\outpix_val_V_54_reg_4339_reg_n_5_[3] ),
        .Q(\outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[3]_srl4_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_54_reg_4339_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[4]_srl4 " *) 
  SRL16E \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\outpix_val_V_54_reg_4339_reg_n_5_[4] ),
        .Q(\outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[4]_srl4_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_54_reg_4339_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[5]_srl4 " *) 
  SRL16E \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\outpix_val_V_54_reg_4339_reg_n_5_[5] ),
        .Q(\outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[5]_srl4_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_54_reg_4339_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[6]_srl4 " *) 
  SRL16E \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\outpix_val_V_54_reg_4339_reg_n_5_[6] ),
        .Q(\outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[6]_srl4_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_54_reg_4339_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[7]_srl4 " *) 
  SRL16E \outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\outpix_val_V_54_reg_4339_reg_n_5_[7] ),
        .Q(\outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[7]_srl4_n_5 ));
  FDRE \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[0]_srl4_n_5 ),
        .Q(\outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[7]__0_0 [0]),
        .R(1'b0));
  FDRE \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[1]_srl4_n_5 ),
        .Q(outpix_val_V_54_reg_4339_pp0_iter12_reg[1]),
        .R(1'b0));
  FDRE \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[2]_srl4_n_5 ),
        .Q(\outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[7]__0_0 [1]),
        .R(1'b0));
  FDRE \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[3]_srl4_n_5 ),
        .Q(\outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[7]__0_0 [2]),
        .R(1'b0));
  FDRE \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[4]_srl4_n_5 ),
        .Q(\outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[7]__0_0 [3]),
        .R(1'b0));
  FDRE \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[5]_srl4_n_5 ),
        .Q(outpix_val_V_54_reg_4339_pp0_iter12_reg[5]),
        .R(1'b0));
  FDRE \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[6]_srl4_n_5 ),
        .Q(\outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[7]__0_0 [4]),
        .R(1'b0));
  FDRE \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\outpix_val_V_54_reg_4339_pp0_iter11_reg_reg[7]_srl4_n_5 ),
        .Q(\outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[7]__0_0 [5]),
        .R(1'b0));
  FDSE \outpix_val_V_54_reg_4339_reg[0] 
       (.C(ap_clk),
        .CE(outpix_val_V_51_reg_43290),
        .D(trunc_ln320_4_reg_4319[0]),
        .Q(\outpix_val_V_54_reg_4339_reg_n_5_[0] ),
        .S(outpix_val_V_54_reg_4339));
  FDSE \outpix_val_V_54_reg_4339_reg[1] 
       (.C(ap_clk),
        .CE(outpix_val_V_51_reg_43290),
        .D(trunc_ln320_4_reg_4319[1]),
        .Q(\outpix_val_V_54_reg_4339_reg_n_5_[1] ),
        .S(outpix_val_V_54_reg_4339));
  FDSE \outpix_val_V_54_reg_4339_reg[2] 
       (.C(ap_clk),
        .CE(outpix_val_V_51_reg_43290),
        .D(trunc_ln320_4_reg_4319[2]),
        .Q(\outpix_val_V_54_reg_4339_reg_n_5_[2] ),
        .S(outpix_val_V_54_reg_4339));
  FDSE \outpix_val_V_54_reg_4339_reg[3] 
       (.C(ap_clk),
        .CE(outpix_val_V_51_reg_43290),
        .D(trunc_ln320_4_reg_4319[3]),
        .Q(\outpix_val_V_54_reg_4339_reg_n_5_[3] ),
        .S(outpix_val_V_54_reg_4339));
  FDSE \outpix_val_V_54_reg_4339_reg[4] 
       (.C(ap_clk),
        .CE(outpix_val_V_51_reg_43290),
        .D(trunc_ln320_4_reg_4319[4]),
        .Q(\outpix_val_V_54_reg_4339_reg_n_5_[4] ),
        .S(outpix_val_V_54_reg_4339));
  FDSE \outpix_val_V_54_reg_4339_reg[5] 
       (.C(ap_clk),
        .CE(outpix_val_V_51_reg_43290),
        .D(trunc_ln320_4_reg_4319[5]),
        .Q(\outpix_val_V_54_reg_4339_reg_n_5_[5] ),
        .S(outpix_val_V_54_reg_4339));
  FDSE \outpix_val_V_54_reg_4339_reg[6] 
       (.C(ap_clk),
        .CE(outpix_val_V_51_reg_43290),
        .D(trunc_ln320_4_reg_4319[6]),
        .Q(\outpix_val_V_54_reg_4339_reg_n_5_[6] ),
        .S(outpix_val_V_54_reg_4339));
  FDSE \outpix_val_V_54_reg_4339_reg[7] 
       (.C(ap_clk),
        .CE(outpix_val_V_51_reg_43290),
        .D(trunc_ln320_4_reg_4319[7]),
        .Q(\outpix_val_V_54_reg_4339_reg_n_5_[7] ),
        .S(outpix_val_V_54_reg_4339));
  LUT5 #(
    .INIT(32'h04000000)) 
    \outpix_val_V_55_reg_4344[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter12_reg_1),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0 [0]),
        .I2(q4_reg_1),
        .I3(icmp_ln520_reg_4037_pp0_iter6_reg),
        .I4(tmp_20_reg_4314),
        .O(outpix_val_V_55_reg_4344));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_55_reg_4344_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[0]_srl4 " *) 
  SRL16E \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\outpix_val_V_55_reg_4344_reg_n_5_[0] ),
        .Q(\outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[0]_srl4_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_55_reg_4344_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[1]_srl4 " *) 
  SRL16E \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\outpix_val_V_55_reg_4344_reg_n_5_[1] ),
        .Q(\outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[1]_srl4_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_55_reg_4344_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[2]_srl4 " *) 
  SRL16E \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\outpix_val_V_55_reg_4344_reg_n_5_[2] ),
        .Q(\outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[2]_srl4_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_55_reg_4344_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[3]_srl4 " *) 
  SRL16E \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\outpix_val_V_55_reg_4344_reg_n_5_[3] ),
        .Q(\outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[3]_srl4_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_55_reg_4344_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[4]_srl4 " *) 
  SRL16E \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\outpix_val_V_55_reg_4344_reg_n_5_[4] ),
        .Q(\outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[4]_srl4_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_55_reg_4344_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[5]_srl4 " *) 
  SRL16E \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\outpix_val_V_55_reg_4344_reg_n_5_[5] ),
        .Q(\outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[5]_srl4_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_55_reg_4344_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[6]_srl4 " *) 
  SRL16E \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\outpix_val_V_55_reg_4344_reg_n_5_[6] ),
        .Q(\outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[6]_srl4_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_55_reg_4344_pp0_iter11_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[7]_srl4 " *) 
  SRL16E \outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\outpix_val_V_55_reg_4344_reg_n_5_[7] ),
        .Q(\outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[7]_srl4_n_5 ));
  FDRE \outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[0]_srl4_n_5 ),
        .Q(outpix_val_V_55_reg_4344_pp0_iter12_reg[0]),
        .R(1'b0));
  FDRE \outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[1]_srl4_n_5 ),
        .Q(outpix_val_V_55_reg_4344_pp0_iter12_reg[1]),
        .R(1'b0));
  FDRE \outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[2]_srl4_n_5 ),
        .Q(outpix_val_V_55_reg_4344_pp0_iter12_reg[2]),
        .R(1'b0));
  FDRE \outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[3]_srl4_n_5 ),
        .Q(outpix_val_V_55_reg_4344_pp0_iter12_reg[3]),
        .R(1'b0));
  FDRE \outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[4]_srl4_n_5 ),
        .Q(outpix_val_V_55_reg_4344_pp0_iter12_reg[4]),
        .R(1'b0));
  FDRE \outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[5]_srl4_n_5 ),
        .Q(outpix_val_V_55_reg_4344_pp0_iter12_reg[5]),
        .R(1'b0));
  FDRE \outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[6]_srl4_n_5 ),
        .Q(outpix_val_V_55_reg_4344_pp0_iter12_reg[6]),
        .R(1'b0));
  FDRE \outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\outpix_val_V_55_reg_4344_pp0_iter11_reg_reg[7]_srl4_n_5 ),
        .Q(outpix_val_V_55_reg_4344_pp0_iter12_reg[7]),
        .R(1'b0));
  FDSE \outpix_val_V_55_reg_4344_reg[0] 
       (.C(ap_clk),
        .CE(outpix_val_V_51_reg_43290),
        .D(trunc_ln320_5_reg_4324[0]),
        .Q(\outpix_val_V_55_reg_4344_reg_n_5_[0] ),
        .S(outpix_val_V_55_reg_4344));
  FDSE \outpix_val_V_55_reg_4344_reg[1] 
       (.C(ap_clk),
        .CE(outpix_val_V_51_reg_43290),
        .D(trunc_ln320_5_reg_4324[1]),
        .Q(\outpix_val_V_55_reg_4344_reg_n_5_[1] ),
        .S(outpix_val_V_55_reg_4344));
  FDSE \outpix_val_V_55_reg_4344_reg[2] 
       (.C(ap_clk),
        .CE(outpix_val_V_51_reg_43290),
        .D(trunc_ln320_5_reg_4324[2]),
        .Q(\outpix_val_V_55_reg_4344_reg_n_5_[2] ),
        .S(outpix_val_V_55_reg_4344));
  FDSE \outpix_val_V_55_reg_4344_reg[3] 
       (.C(ap_clk),
        .CE(outpix_val_V_51_reg_43290),
        .D(trunc_ln320_5_reg_4324[3]),
        .Q(\outpix_val_V_55_reg_4344_reg_n_5_[3] ),
        .S(outpix_val_V_55_reg_4344));
  FDSE \outpix_val_V_55_reg_4344_reg[4] 
       (.C(ap_clk),
        .CE(outpix_val_V_51_reg_43290),
        .D(trunc_ln320_5_reg_4324[4]),
        .Q(\outpix_val_V_55_reg_4344_reg_n_5_[4] ),
        .S(outpix_val_V_55_reg_4344));
  FDSE \outpix_val_V_55_reg_4344_reg[5] 
       (.C(ap_clk),
        .CE(outpix_val_V_51_reg_43290),
        .D(trunc_ln320_5_reg_4324[5]),
        .Q(\outpix_val_V_55_reg_4344_reg_n_5_[5] ),
        .S(outpix_val_V_55_reg_4344));
  FDSE \outpix_val_V_55_reg_4344_reg[6] 
       (.C(ap_clk),
        .CE(outpix_val_V_51_reg_43290),
        .D(trunc_ln320_5_reg_4324[6]),
        .Q(\outpix_val_V_55_reg_4344_reg_n_5_[6] ),
        .S(outpix_val_V_55_reg_4344));
  FDSE \outpix_val_V_55_reg_4344_reg[7] 
       (.C(ap_clk),
        .CE(outpix_val_V_51_reg_43290),
        .D(trunc_ln320_5_reg_4324[7]),
        .Q(\outpix_val_V_55_reg_4344_reg_n_5_[7] ),
        .S(outpix_val_V_55_reg_4344));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \outpix_val_V_5_fu_254[7]_i_1 
       (.I0(\rampVal_3_flag_0_reg_406_reg[0] [2]),
        .I1(ap_enable_reg_pp0_iter12_reg_1),
        .I2(icmp_ln520_reg_4037_pp0_iter13_reg),
        .O(\ap_CS_fsm_reg[3] ));
  LUT6 #(
    .INIT(64'hBFBFBF8F8080B080)) 
    \outpix_val_V_6_fu_486[0]_i_2 
       (.I0(outpix_val_V_75_reg_4712[0]),
        .I1(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I2(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I3(\outpix_val_V_6_fu_486_reg[7]_0 [0]),
        .I4(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I5(ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]),
        .O(\outpix_val_V_6_fu_486[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBFBFBF8F8080B080)) 
    \outpix_val_V_6_fu_486[1]_i_2 
       (.I0(outpix_val_V_75_reg_4712[1]),
        .I1(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I2(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I3(\outpix_val_V_6_fu_486_reg[7]_0 [1]),
        .I4(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I5(ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]),
        .O(\outpix_val_V_6_fu_486[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBFBFBF8F8080B080)) 
    \outpix_val_V_6_fu_486[2]_i_2 
       (.I0(outpix_val_V_75_reg_4712[2]),
        .I1(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I2(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I3(\outpix_val_V_6_fu_486_reg[7]_0 [2]),
        .I4(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I5(ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]),
        .O(\outpix_val_V_6_fu_486[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBFBFBF8F8080B080)) 
    \outpix_val_V_6_fu_486[3]_i_2 
       (.I0(outpix_val_V_75_reg_4712[3]),
        .I1(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I2(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I3(\outpix_val_V_6_fu_486_reg[7]_0 [3]),
        .I4(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I5(ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[3]),
        .O(\outpix_val_V_6_fu_486[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBFBFBF8F8080B080)) 
    \outpix_val_V_6_fu_486[4]_i_2 
       (.I0(outpix_val_V_75_reg_4712[4]),
        .I1(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I2(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I3(\outpix_val_V_6_fu_486_reg[7]_0 [4]),
        .I4(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I5(ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]),
        .O(\outpix_val_V_6_fu_486[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBFBFBF8F8080B080)) 
    \outpix_val_V_6_fu_486[5]_i_2 
       (.I0(outpix_val_V_75_reg_4712[5]),
        .I1(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I2(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I3(\outpix_val_V_6_fu_486_reg[7]_0 [5]),
        .I4(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I5(ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]),
        .O(\outpix_val_V_6_fu_486[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBFBFBF8F8080B080)) 
    \outpix_val_V_6_fu_486[6]_i_2 
       (.I0(outpix_val_V_75_reg_4712[6]),
        .I1(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I2(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I3(\outpix_val_V_6_fu_486_reg[7]_0 [6]),
        .I4(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I5(ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]),
        .O(\outpix_val_V_6_fu_486[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBFBFBF8F8080B080)) 
    \outpix_val_V_6_fu_486[7]_i_3 
       (.I0(outpix_val_V_75_reg_4712[7]),
        .I1(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I2(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I3(\outpix_val_V_6_fu_486_reg[7]_0 [7]),
        .I4(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I5(ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]),
        .O(\outpix_val_V_6_fu_486[7]_i_3_n_5 ));
  FDRE \outpix_val_V_6_fu_486_reg[0] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_69),
        .Q(\outpix_val_V_6_fu_486_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \outpix_val_V_6_fu_486_reg[1] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_68),
        .Q(\outpix_val_V_6_fu_486_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \outpix_val_V_6_fu_486_reg[2] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_67),
        .Q(\outpix_val_V_6_fu_486_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \outpix_val_V_6_fu_486_reg[3] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_66),
        .Q(\outpix_val_V_6_fu_486_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \outpix_val_V_6_fu_486_reg[4] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_65),
        .Q(\outpix_val_V_6_fu_486_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \outpix_val_V_6_fu_486_reg[5] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_64),
        .Q(\outpix_val_V_6_fu_486_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \outpix_val_V_6_fu_486_reg[6] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_63),
        .Q(\outpix_val_V_6_fu_486_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \outpix_val_V_6_fu_486_reg[7] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_62),
        .Q(\outpix_val_V_6_fu_486_reg[7]_0 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outpix_val_V_75_reg_4712[0]_i_1 
       (.I0(trunc_ln1311_1_reg_4460[0]),
        .I1(tmp_31_fu_3365_p3),
        .I2(\mul_ln1311_reg_4454_reg_n_5_[19] ),
        .O(outpix_val_V_75_fu_3394_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \outpix_val_V_75_reg_4712[1]_i_1 
       (.I0(trunc_ln1311_1_reg_4460[1]),
        .I1(trunc_ln1311_1_reg_4460[0]),
        .I2(tmp_31_fu_3365_p3),
        .I3(\mul_ln1311_reg_4454_reg_n_5_[20] ),
        .O(outpix_val_V_75_fu_3394_p2[1]));
  LUT5 #(
    .INIT(32'h56FF5600)) 
    \outpix_val_V_75_reg_4712[2]_i_1 
       (.I0(trunc_ln1311_1_reg_4460[2]),
        .I1(trunc_ln1311_1_reg_4460[1]),
        .I2(trunc_ln1311_1_reg_4460[0]),
        .I3(tmp_31_fu_3365_p3),
        .I4(\mul_ln1311_reg_4454_reg_n_5_[21] ),
        .O(outpix_val_V_75_fu_3394_p2[2]));
  LUT6 #(
    .INIT(64'h5556FFFF55560000)) 
    \outpix_val_V_75_reg_4712[3]_i_1 
       (.I0(trunc_ln1311_1_reg_4460[3]),
        .I1(trunc_ln1311_1_reg_4460[2]),
        .I2(trunc_ln1311_1_reg_4460[0]),
        .I3(trunc_ln1311_1_reg_4460[1]),
        .I4(tmp_31_fu_3365_p3),
        .I5(\mul_ln1311_reg_4454_reg_n_5_[22] ),
        .O(outpix_val_V_75_fu_3394_p2[3]));
  LUT5 #(
    .INIT(32'hFC035555)) 
    \outpix_val_V_75_reg_4712[4]_i_1 
       (.I0(\mul_ln1311_reg_4454_reg_n_5_[23] ),
        .I1(trunc_ln1311_1_reg_4460[3]),
        .I2(\outpix_val_V_75_reg_4712[4]_i_2_n_5 ),
        .I3(trunc_ln1311_1_reg_4460[4]),
        .I4(tmp_31_fu_3365_p3),
        .O(outpix_val_V_75_fu_3394_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \outpix_val_V_75_reg_4712[4]_i_2 
       (.I0(trunc_ln1311_1_reg_4460[1]),
        .I1(trunc_ln1311_1_reg_4460[0]),
        .I2(trunc_ln1311_1_reg_4460[2]),
        .O(\outpix_val_V_75_reg_4712[4]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hF0660F66)) 
    \outpix_val_V_75_reg_4712[5]_i_1 
       (.I0(\mul_ln1311_reg_4454_reg_n_5_[24] ),
        .I1(\mul_ln1311_reg_4454_reg_n_5_[23] ),
        .I2(trunc_ln1311_1_reg_4460[5]),
        .I3(tmp_31_fu_3365_p3),
        .I4(\outpix_val_V_75_reg_4712[5]_i_2_n_5 ),
        .O(outpix_val_V_75_fu_3394_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \outpix_val_V_75_reg_4712[5]_i_2 
       (.I0(trunc_ln1311_1_reg_4460[3]),
        .I1(trunc_ln1311_1_reg_4460[1]),
        .I2(trunc_ln1311_1_reg_4460[0]),
        .I3(trunc_ln1311_1_reg_4460[2]),
        .I4(trunc_ln1311_1_reg_4460[4]),
        .O(\outpix_val_V_75_reg_4712[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h00FF6A6AFF006A6A)) 
    \outpix_val_V_75_reg_4712[6]_i_1 
       (.I0(\mul_ln1311_reg_4454_reg_n_5_[25] ),
        .I1(\mul_ln1311_reg_4454_reg_n_5_[24] ),
        .I2(\mul_ln1311_reg_4454_reg_n_5_[23] ),
        .I3(trunc_ln1311_1_reg_4460[6]),
        .I4(tmp_31_fu_3365_p3),
        .I5(\outpix_val_V_75_reg_4712[7]_i_4_n_5 ),
        .O(outpix_val_V_75_fu_3394_p2[6]));
  LUT3 #(
    .INIT(8'h40)) 
    \outpix_val_V_75_reg_4712[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter12_reg_1),
        .I1(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_0 ),
        .I2(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .O(outpix_val_V_75_reg_47120));
  LUT6 #(
    .INIT(64'hF066F066F0660F66)) 
    \outpix_val_V_75_reg_4712[7]_i_2 
       (.I0(\mul_ln1311_reg_4454_reg_n_5_[26] ),
        .I1(\outpix_val_V_75_reg_4712[7]_i_3_n_5 ),
        .I2(trunc_ln1311_1_reg_4460[7]),
        .I3(tmp_31_fu_3365_p3),
        .I4(trunc_ln1311_1_reg_4460[6]),
        .I5(\outpix_val_V_75_reg_4712[7]_i_4_n_5 ),
        .O(outpix_val_V_75_fu_3394_p2[7]));
  LUT3 #(
    .INIT(8'h7F)) 
    \outpix_val_V_75_reg_4712[7]_i_3 
       (.I0(\mul_ln1311_reg_4454_reg_n_5_[24] ),
        .I1(\mul_ln1311_reg_4454_reg_n_5_[23] ),
        .I2(\mul_ln1311_reg_4454_reg_n_5_[25] ),
        .O(\outpix_val_V_75_reg_4712[7]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
    \outpix_val_V_75_reg_4712[7]_i_4 
       (.I0(trunc_ln1311_1_reg_4460[5]),
        .I1(trunc_ln1311_1_reg_4460[4]),
        .I2(trunc_ln1311_1_reg_4460[2]),
        .I3(trunc_ln1311_1_reg_4460[0]),
        .I4(trunc_ln1311_1_reg_4460[1]),
        .I5(trunc_ln1311_1_reg_4460[3]),
        .O(\outpix_val_V_75_reg_4712[7]_i_4_n_5 ));
  FDRE \outpix_val_V_75_reg_4712_reg[0] 
       (.C(ap_clk),
        .CE(outpix_val_V_75_reg_47120),
        .D(outpix_val_V_75_fu_3394_p2[0]),
        .Q(outpix_val_V_75_reg_4712[0]),
        .R(1'b0));
  FDRE \outpix_val_V_75_reg_4712_reg[1] 
       (.C(ap_clk),
        .CE(outpix_val_V_75_reg_47120),
        .D(outpix_val_V_75_fu_3394_p2[1]),
        .Q(outpix_val_V_75_reg_4712[1]),
        .R(1'b0));
  FDRE \outpix_val_V_75_reg_4712_reg[2] 
       (.C(ap_clk),
        .CE(outpix_val_V_75_reg_47120),
        .D(outpix_val_V_75_fu_3394_p2[2]),
        .Q(outpix_val_V_75_reg_4712[2]),
        .R(1'b0));
  FDRE \outpix_val_V_75_reg_4712_reg[3] 
       (.C(ap_clk),
        .CE(outpix_val_V_75_reg_47120),
        .D(outpix_val_V_75_fu_3394_p2[3]),
        .Q(outpix_val_V_75_reg_4712[3]),
        .R(1'b0));
  FDRE \outpix_val_V_75_reg_4712_reg[4] 
       (.C(ap_clk),
        .CE(outpix_val_V_75_reg_47120),
        .D(outpix_val_V_75_fu_3394_p2[4]),
        .Q(outpix_val_V_75_reg_4712[4]),
        .R(1'b0));
  FDRE \outpix_val_V_75_reg_4712_reg[5] 
       (.C(ap_clk),
        .CE(outpix_val_V_75_reg_47120),
        .D(outpix_val_V_75_fu_3394_p2[5]),
        .Q(outpix_val_V_75_reg_4712[5]),
        .R(1'b0));
  FDRE \outpix_val_V_75_reg_4712_reg[6] 
       (.C(ap_clk),
        .CE(outpix_val_V_75_reg_47120),
        .D(outpix_val_V_75_fu_3394_p2[6]),
        .Q(outpix_val_V_75_reg_4712[6]),
        .R(1'b0));
  FDRE \outpix_val_V_75_reg_4712_reg[7] 
       (.C(ap_clk),
        .CE(outpix_val_V_75_reg_47120),
        .D(outpix_val_V_75_fu_3394_p2[7]),
        .Q(outpix_val_V_75_reg_4712[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outpix_val_V_76_reg_4717[0]_i_1 
       (.I0(trunc_ln1311_4_reg_4471[0]),
        .I1(tmp_32_fu_3400_p3),
        .I2(\mul_ln1311_1_reg_4465_reg_n_5_[19] ),
        .O(outpix_val_V_76_fu_3429_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \outpix_val_V_76_reg_4717[1]_i_1 
       (.I0(trunc_ln1311_4_reg_4471[1]),
        .I1(trunc_ln1311_4_reg_4471[0]),
        .I2(tmp_32_fu_3400_p3),
        .I3(\mul_ln1311_1_reg_4465_reg_n_5_[20] ),
        .O(outpix_val_V_76_fu_3429_p2[1]));
  LUT5 #(
    .INIT(32'h56FF5600)) 
    \outpix_val_V_76_reg_4717[2]_i_1 
       (.I0(trunc_ln1311_4_reg_4471[2]),
        .I1(trunc_ln1311_4_reg_4471[1]),
        .I2(trunc_ln1311_4_reg_4471[0]),
        .I3(tmp_32_fu_3400_p3),
        .I4(\mul_ln1311_1_reg_4465_reg_n_5_[21] ),
        .O(outpix_val_V_76_fu_3429_p2[2]));
  LUT6 #(
    .INIT(64'h5556FFFF55560000)) 
    \outpix_val_V_76_reg_4717[3]_i_1 
       (.I0(trunc_ln1311_4_reg_4471[3]),
        .I1(trunc_ln1311_4_reg_4471[2]),
        .I2(trunc_ln1311_4_reg_4471[0]),
        .I3(trunc_ln1311_4_reg_4471[1]),
        .I4(tmp_32_fu_3400_p3),
        .I5(\mul_ln1311_1_reg_4465_reg_n_5_[22] ),
        .O(outpix_val_V_76_fu_3429_p2[3]));
  LUT5 #(
    .INIT(32'hFC035555)) 
    \outpix_val_V_76_reg_4717[4]_i_1 
       (.I0(\mul_ln1311_1_reg_4465_reg_n_5_[23] ),
        .I1(trunc_ln1311_4_reg_4471[3]),
        .I2(\outpix_val_V_76_reg_4717[4]_i_2_n_5 ),
        .I3(trunc_ln1311_4_reg_4471[4]),
        .I4(tmp_32_fu_3400_p3),
        .O(outpix_val_V_76_fu_3429_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \outpix_val_V_76_reg_4717[4]_i_2 
       (.I0(trunc_ln1311_4_reg_4471[1]),
        .I1(trunc_ln1311_4_reg_4471[0]),
        .I2(trunc_ln1311_4_reg_4471[2]),
        .O(\outpix_val_V_76_reg_4717[4]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hF0660F66)) 
    \outpix_val_V_76_reg_4717[5]_i_1 
       (.I0(\mul_ln1311_1_reg_4465_reg_n_5_[24] ),
        .I1(\mul_ln1311_1_reg_4465_reg_n_5_[23] ),
        .I2(trunc_ln1311_4_reg_4471[5]),
        .I3(tmp_32_fu_3400_p3),
        .I4(\outpix_val_V_76_reg_4717[5]_i_2_n_5 ),
        .O(outpix_val_V_76_fu_3429_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \outpix_val_V_76_reg_4717[5]_i_2 
       (.I0(trunc_ln1311_4_reg_4471[3]),
        .I1(trunc_ln1311_4_reg_4471[1]),
        .I2(trunc_ln1311_4_reg_4471[0]),
        .I3(trunc_ln1311_4_reg_4471[2]),
        .I4(trunc_ln1311_4_reg_4471[4]),
        .O(\outpix_val_V_76_reg_4717[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h00FF6A6AFF006A6A)) 
    \outpix_val_V_76_reg_4717[6]_i_1 
       (.I0(\mul_ln1311_1_reg_4465_reg_n_5_[25] ),
        .I1(\mul_ln1311_1_reg_4465_reg_n_5_[24] ),
        .I2(\mul_ln1311_1_reg_4465_reg_n_5_[23] ),
        .I3(trunc_ln1311_4_reg_4471[6]),
        .I4(tmp_32_fu_3400_p3),
        .I5(\outpix_val_V_76_reg_4717[7]_i_3_n_5 ),
        .O(outpix_val_V_76_fu_3429_p2[6]));
  LUT6 #(
    .INIT(64'hF066F066F0660F66)) 
    \outpix_val_V_76_reg_4717[7]_i_1 
       (.I0(\mul_ln1311_1_reg_4465_reg_n_5_[26] ),
        .I1(\outpix_val_V_76_reg_4717[7]_i_2_n_5 ),
        .I2(trunc_ln1311_4_reg_4471[7]),
        .I3(tmp_32_fu_3400_p3),
        .I4(trunc_ln1311_4_reg_4471[6]),
        .I5(\outpix_val_V_76_reg_4717[7]_i_3_n_5 ),
        .O(outpix_val_V_76_fu_3429_p2[7]));
  LUT3 #(
    .INIT(8'h7F)) 
    \outpix_val_V_76_reg_4717[7]_i_2 
       (.I0(\mul_ln1311_1_reg_4465_reg_n_5_[24] ),
        .I1(\mul_ln1311_1_reg_4465_reg_n_5_[23] ),
        .I2(\mul_ln1311_1_reg_4465_reg_n_5_[25] ),
        .O(\outpix_val_V_76_reg_4717[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEA)) 
    \outpix_val_V_76_reg_4717[7]_i_3 
       (.I0(trunc_ln1311_4_reg_4471[5]),
        .I1(trunc_ln1311_4_reg_4471[4]),
        .I2(trunc_ln1311_4_reg_4471[2]),
        .I3(trunc_ln1311_4_reg_4471[0]),
        .I4(trunc_ln1311_4_reg_4471[1]),
        .I5(trunc_ln1311_4_reg_4471[3]),
        .O(\outpix_val_V_76_reg_4717[7]_i_3_n_5 ));
  FDRE \outpix_val_V_76_reg_4717_reg[0] 
       (.C(ap_clk),
        .CE(outpix_val_V_75_reg_47120),
        .D(outpix_val_V_76_fu_3429_p2[0]),
        .Q(outpix_val_V_76_reg_4717[0]),
        .R(1'b0));
  FDRE \outpix_val_V_76_reg_4717_reg[1] 
       (.C(ap_clk),
        .CE(outpix_val_V_75_reg_47120),
        .D(outpix_val_V_76_fu_3429_p2[1]),
        .Q(outpix_val_V_76_reg_4717[1]),
        .R(1'b0));
  FDRE \outpix_val_V_76_reg_4717_reg[2] 
       (.C(ap_clk),
        .CE(outpix_val_V_75_reg_47120),
        .D(outpix_val_V_76_fu_3429_p2[2]),
        .Q(outpix_val_V_76_reg_4717[2]),
        .R(1'b0));
  FDRE \outpix_val_V_76_reg_4717_reg[3] 
       (.C(ap_clk),
        .CE(outpix_val_V_75_reg_47120),
        .D(outpix_val_V_76_fu_3429_p2[3]),
        .Q(outpix_val_V_76_reg_4717[3]),
        .R(1'b0));
  FDRE \outpix_val_V_76_reg_4717_reg[4] 
       (.C(ap_clk),
        .CE(outpix_val_V_75_reg_47120),
        .D(outpix_val_V_76_fu_3429_p2[4]),
        .Q(outpix_val_V_76_reg_4717[4]),
        .R(1'b0));
  FDRE \outpix_val_V_76_reg_4717_reg[5] 
       (.C(ap_clk),
        .CE(outpix_val_V_75_reg_47120),
        .D(outpix_val_V_76_fu_3429_p2[5]),
        .Q(outpix_val_V_76_reg_4717[5]),
        .R(1'b0));
  FDRE \outpix_val_V_76_reg_4717_reg[6] 
       (.C(ap_clk),
        .CE(outpix_val_V_75_reg_47120),
        .D(outpix_val_V_76_fu_3429_p2[6]),
        .Q(outpix_val_V_76_reg_4717[6]),
        .R(1'b0));
  FDRE \outpix_val_V_76_reg_4717_reg[7] 
       (.C(ap_clk),
        .CE(outpix_val_V_75_reg_47120),
        .D(outpix_val_V_76_fu_3429_p2[7]),
        .Q(outpix_val_V_76_reg_4717[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h70747030)) 
    \outpix_val_V_7_fu_490[0]_i_2 
       (.I0(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I1(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I2(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[0]),
        .I3(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I4(\outpix_val_V_7_fu_490_reg[7]_0 [0]),
        .O(\outpix_val_V_7_fu_490[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h70747030)) 
    \outpix_val_V_7_fu_490[1]_i_2 
       (.I0(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I1(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I2(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]),
        .I3(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I4(\outpix_val_V_7_fu_490_reg[7]_0 [1]),
        .O(\outpix_val_V_7_fu_490[1]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h70747030)) 
    \outpix_val_V_7_fu_490[2]_i_2 
       (.I0(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I1(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I2(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]),
        .I3(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I4(\outpix_val_V_7_fu_490_reg[7]_0 [2]),
        .O(\outpix_val_V_7_fu_490[2]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h70747030)) 
    \outpix_val_V_7_fu_490[3]_i_2 
       (.I0(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I1(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I2(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]),
        .I3(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I4(\outpix_val_V_7_fu_490_reg[7]_0 [3]),
        .O(\outpix_val_V_7_fu_490[3]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h70747030)) 
    \outpix_val_V_7_fu_490[4]_i_2 
       (.I0(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I1(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I2(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]),
        .I3(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I4(\outpix_val_V_7_fu_490_reg[7]_0 [4]),
        .O(\outpix_val_V_7_fu_490[4]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h70747030)) 
    \outpix_val_V_7_fu_490[5]_i_2 
       (.I0(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I1(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I2(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]),
        .I3(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I4(\outpix_val_V_7_fu_490_reg[7]_0 [5]),
        .O(\outpix_val_V_7_fu_490[5]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h70747030)) 
    \outpix_val_V_7_fu_490[6]_i_2 
       (.I0(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I1(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I2(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]),
        .I3(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I4(\outpix_val_V_7_fu_490_reg[7]_0 [6]),
        .O(\outpix_val_V_7_fu_490[6]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFEBAFF00)) 
    \outpix_val_V_7_fu_490[7]_i_2 
       (.I0(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I1(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I2(\outpix_val_V_7_fu_490_reg[7]_0 [7]),
        .I3(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]),
        .I4(icmp_ln520_reg_4037_pp0_iter13_reg),
        .O(\outpix_val_V_7_fu_490[7]_i_2_n_5 ));
  FDRE \outpix_val_V_7_fu_490_reg[0] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_61),
        .Q(\outpix_val_V_7_fu_490_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \outpix_val_V_7_fu_490_reg[1] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_60),
        .Q(\outpix_val_V_7_fu_490_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \outpix_val_V_7_fu_490_reg[2] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_59),
        .Q(\outpix_val_V_7_fu_490_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \outpix_val_V_7_fu_490_reg[3] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_58),
        .Q(\outpix_val_V_7_fu_490_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \outpix_val_V_7_fu_490_reg[4] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_57),
        .Q(\outpix_val_V_7_fu_490_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \outpix_val_V_7_fu_490_reg[5] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_56),
        .Q(\outpix_val_V_7_fu_490_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \outpix_val_V_7_fu_490_reg[6] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_55),
        .Q(\outpix_val_V_7_fu_490_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \outpix_val_V_7_fu_490_reg[7] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_54),
        .Q(\outpix_val_V_7_fu_490_reg[7]_0 [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_81_reg_1358[0]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_6_fu_486[0]_i_2_n_5 ),
        .I3(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I4(outpix_val_V_46_reg_4506[0]),
        .O(\outpix_val_V_81_reg_1358[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_81_reg_1358[1]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_6_fu_486[1]_i_2_n_5 ),
        .I3(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I4(outpix_val_V_46_reg_4506[1]),
        .O(\outpix_val_V_81_reg_1358[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_81_reg_1358[2]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_6_fu_486[2]_i_2_n_5 ),
        .I3(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I4(outpix_val_V_46_reg_4506[2]),
        .O(\outpix_val_V_81_reg_1358[2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_81_reg_1358[3]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_6_fu_486[3]_i_2_n_5 ),
        .I3(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I4(outpix_val_V_46_reg_4506[3]),
        .O(\outpix_val_V_81_reg_1358[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_81_reg_1358[4]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_6_fu_486[4]_i_2_n_5 ),
        .I3(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I4(outpix_val_V_46_reg_4506[4]),
        .O(\outpix_val_V_81_reg_1358[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_81_reg_1358[5]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_6_fu_486[5]_i_2_n_5 ),
        .I3(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I4(outpix_val_V_46_reg_4506[5]),
        .O(\outpix_val_V_81_reg_1358[5]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_81_reg_1358[6]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_6_fu_486[6]_i_2_n_5 ),
        .I3(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I4(outpix_val_V_46_reg_4506[6]),
        .O(\outpix_val_V_81_reg_1358[6]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h40)) 
    \outpix_val_V_81_reg_1358[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter12_reg_1),
        .I1(ap_enable_reg_pp0_iter14),
        .I2(icmp_ln520_reg_4037_pp0_iter13_reg),
        .O(outpix_val_V_81_reg_1358));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_81_reg_1358[7]_i_2 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_6_fu_486[7]_i_3_n_5 ),
        .I3(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I4(outpix_val_V_46_reg_4506[7]),
        .O(\outpix_val_V_81_reg_1358[7]_i_2_n_5 ));
  FDRE \outpix_val_V_81_reg_1358_reg[0] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_81_reg_1358[0]_i_1_n_5 ),
        .Q(in[0]),
        .R(1'b0));
  FDRE \outpix_val_V_81_reg_1358_reg[1] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_81_reg_1358[1]_i_1_n_5 ),
        .Q(in[1]),
        .R(1'b0));
  FDRE \outpix_val_V_81_reg_1358_reg[2] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_81_reg_1358[2]_i_1_n_5 ),
        .Q(in[2]),
        .R(1'b0));
  FDRE \outpix_val_V_81_reg_1358_reg[3] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_81_reg_1358[3]_i_1_n_5 ),
        .Q(in[3]),
        .R(1'b0));
  FDRE \outpix_val_V_81_reg_1358_reg[4] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_81_reg_1358[4]_i_1_n_5 ),
        .Q(in[4]),
        .R(1'b0));
  FDRE \outpix_val_V_81_reg_1358_reg[5] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_81_reg_1358[5]_i_1_n_5 ),
        .Q(in[5]),
        .R(1'b0));
  FDRE \outpix_val_V_81_reg_1358_reg[6] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_81_reg_1358[6]_i_1_n_5 ),
        .Q(in[6]),
        .R(1'b0));
  FDRE \outpix_val_V_81_reg_1358_reg[7] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_81_reg_1358[7]_i_2_n_5 ),
        .Q(in[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_82_reg_1347[0]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_7_fu_490[0]_i_2_n_5 ),
        .I3(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I4(outpix_val_V_45_reg_4512[0]),
        .O(\outpix_val_V_82_reg_1347[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_82_reg_1347[1]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_7_fu_490[1]_i_2_n_5 ),
        .I3(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I4(outpix_val_V_45_reg_4512[1]),
        .O(\outpix_val_V_82_reg_1347[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_82_reg_1347[2]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_7_fu_490[2]_i_2_n_5 ),
        .I3(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I4(outpix_val_V_45_reg_4512[2]),
        .O(\outpix_val_V_82_reg_1347[2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_82_reg_1347[3]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_7_fu_490[3]_i_2_n_5 ),
        .I3(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I4(outpix_val_V_45_reg_4512[3]),
        .O(\outpix_val_V_82_reg_1347[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_82_reg_1347[4]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_7_fu_490[4]_i_2_n_5 ),
        .I3(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I4(outpix_val_V_45_reg_4512[4]),
        .O(\outpix_val_V_82_reg_1347[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_82_reg_1347[5]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_7_fu_490[5]_i_2_n_5 ),
        .I3(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I4(outpix_val_V_45_reg_4512[5]),
        .O(\outpix_val_V_82_reg_1347[5]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_82_reg_1347[6]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_7_fu_490[6]_i_2_n_5 ),
        .I3(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I4(outpix_val_V_45_reg_4512[6]),
        .O(\outpix_val_V_82_reg_1347[6]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_82_reg_1347[7]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_7_fu_490[7]_i_2_n_5 ),
        .I3(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I4(outpix_val_V_45_reg_4512[7]),
        .O(\outpix_val_V_82_reg_1347[7]_i_1_n_5 ));
  FDRE \outpix_val_V_82_reg_1347_reg[0] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_82_reg_1347[0]_i_1_n_5 ),
        .Q(in[8]),
        .R(1'b0));
  FDRE \outpix_val_V_82_reg_1347_reg[1] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_82_reg_1347[1]_i_1_n_5 ),
        .Q(in[9]),
        .R(1'b0));
  FDRE \outpix_val_V_82_reg_1347_reg[2] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_82_reg_1347[2]_i_1_n_5 ),
        .Q(in[10]),
        .R(1'b0));
  FDRE \outpix_val_V_82_reg_1347_reg[3] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_82_reg_1347[3]_i_1_n_5 ),
        .Q(in[11]),
        .R(1'b0));
  FDRE \outpix_val_V_82_reg_1347_reg[4] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_82_reg_1347[4]_i_1_n_5 ),
        .Q(in[12]),
        .R(1'b0));
  FDRE \outpix_val_V_82_reg_1347_reg[5] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_82_reg_1347[5]_i_1_n_5 ),
        .Q(in[13]),
        .R(1'b0));
  FDRE \outpix_val_V_82_reg_1347_reg[6] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_82_reg_1347[6]_i_1_n_5 ),
        .Q(in[14]),
        .R(1'b0));
  FDRE \outpix_val_V_82_reg_1347_reg[7] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_82_reg_1347[7]_i_1_n_5 ),
        .Q(in[15]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_83_reg_1336[0]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_8_fu_494[0]_i_2_n_5 ),
        .I3(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I4(outpix_val_V_44_reg_4518[0]),
        .O(\outpix_val_V_83_reg_1336[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_83_reg_1336[1]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_8_fu_494[1]_i_2_n_5 ),
        .I3(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I4(outpix_val_V_44_reg_4518[1]),
        .O(\outpix_val_V_83_reg_1336[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_83_reg_1336[2]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_8_fu_494[2]_i_2_n_5 ),
        .I3(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I4(outpix_val_V_44_reg_4518[2]),
        .O(\outpix_val_V_83_reg_1336[2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_83_reg_1336[3]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_8_fu_494[3]_i_2_n_5 ),
        .I3(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I4(outpix_val_V_44_reg_4518[3]),
        .O(\outpix_val_V_83_reg_1336[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_83_reg_1336[4]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_8_fu_494[4]_i_2_n_5 ),
        .I3(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I4(outpix_val_V_44_reg_4518[4]),
        .O(\outpix_val_V_83_reg_1336[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_83_reg_1336[5]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_8_fu_494[5]_i_2_n_5 ),
        .I3(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I4(outpix_val_V_44_reg_4518[5]),
        .O(\outpix_val_V_83_reg_1336[5]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_83_reg_1336[6]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_8_fu_494[6]_i_2_n_5 ),
        .I3(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I4(outpix_val_V_44_reg_4518[6]),
        .O(\outpix_val_V_83_reg_1336[6]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_83_reg_1336[7]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_8_fu_494[7]_i_2_n_5 ),
        .I3(or_ln691_2_reg_4394_pp0_iter13_reg),
        .I4(outpix_val_V_44_reg_4518[7]),
        .O(\outpix_val_V_83_reg_1336[7]_i_1_n_5 ));
  FDRE \outpix_val_V_83_reg_1336_reg[0] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_83_reg_1336[0]_i_1_n_5 ),
        .Q(in[16]),
        .R(1'b0));
  FDRE \outpix_val_V_83_reg_1336_reg[1] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_83_reg_1336[1]_i_1_n_5 ),
        .Q(in[17]),
        .R(1'b0));
  FDRE \outpix_val_V_83_reg_1336_reg[2] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_83_reg_1336[2]_i_1_n_5 ),
        .Q(in[18]),
        .R(1'b0));
  FDRE \outpix_val_V_83_reg_1336_reg[3] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_83_reg_1336[3]_i_1_n_5 ),
        .Q(in[19]),
        .R(1'b0));
  FDRE \outpix_val_V_83_reg_1336_reg[4] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_83_reg_1336[4]_i_1_n_5 ),
        .Q(in[20]),
        .R(1'b0));
  FDRE \outpix_val_V_83_reg_1336_reg[5] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_83_reg_1336[5]_i_1_n_5 ),
        .Q(in[21]),
        .R(1'b0));
  FDRE \outpix_val_V_83_reg_1336_reg[6] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_83_reg_1336[6]_i_1_n_5 ),
        .Q(in[22]),
        .R(1'b0));
  FDRE \outpix_val_V_83_reg_1336_reg[7] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_83_reg_1336[7]_i_1_n_5 ),
        .Q(in[23]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_84_reg_1325[0]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_9_fu_498[0]_i_2_n_5 ),
        .I3(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I4(outpix_val_V_43_reg_4524[0]),
        .O(\outpix_val_V_84_reg_1325[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_84_reg_1325[1]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_9_fu_498[1]_i_2_n_5 ),
        .I3(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I4(outpix_val_V_43_reg_4524[1]),
        .O(\outpix_val_V_84_reg_1325[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_84_reg_1325[2]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_9_fu_498[2]_i_2_n_5 ),
        .I3(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I4(outpix_val_V_43_reg_4524[2]),
        .O(\outpix_val_V_84_reg_1325[2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_84_reg_1325[3]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_9_fu_498[3]_i_2_n_5 ),
        .I3(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I4(outpix_val_V_43_reg_4524[3]),
        .O(\outpix_val_V_84_reg_1325[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_84_reg_1325[4]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_9_fu_498[4]_i_2_n_5 ),
        .I3(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I4(outpix_val_V_43_reg_4524[4]),
        .O(\outpix_val_V_84_reg_1325[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_84_reg_1325[5]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_9_fu_498[5]_i_2_n_5 ),
        .I3(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I4(outpix_val_V_43_reg_4524[5]),
        .O(\outpix_val_V_84_reg_1325[5]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_84_reg_1325[6]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_9_fu_498[6]_i_2_n_5 ),
        .I3(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I4(outpix_val_V_43_reg_4524[6]),
        .O(\outpix_val_V_84_reg_1325[6]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_84_reg_1325[7]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_9_fu_498[7]_i_2_n_5 ),
        .I3(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I4(outpix_val_V_43_reg_4524[7]),
        .O(\outpix_val_V_84_reg_1325[7]_i_1_n_5 ));
  FDRE \outpix_val_V_84_reg_1325_reg[0] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_84_reg_1325[0]_i_1_n_5 ),
        .Q(in[24]),
        .R(1'b0));
  FDRE \outpix_val_V_84_reg_1325_reg[1] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_84_reg_1325[1]_i_1_n_5 ),
        .Q(in[25]),
        .R(1'b0));
  FDRE \outpix_val_V_84_reg_1325_reg[2] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_84_reg_1325[2]_i_1_n_5 ),
        .Q(in[26]),
        .R(1'b0));
  FDRE \outpix_val_V_84_reg_1325_reg[3] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_84_reg_1325[3]_i_1_n_5 ),
        .Q(in[27]),
        .R(1'b0));
  FDRE \outpix_val_V_84_reg_1325_reg[4] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_84_reg_1325[4]_i_1_n_5 ),
        .Q(in[28]),
        .R(1'b0));
  FDRE \outpix_val_V_84_reg_1325_reg[5] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_84_reg_1325[5]_i_1_n_5 ),
        .Q(in[29]),
        .R(1'b0));
  FDRE \outpix_val_V_84_reg_1325_reg[6] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_84_reg_1325[6]_i_1_n_5 ),
        .Q(in[30]),
        .R(1'b0));
  FDRE \outpix_val_V_84_reg_1325_reg[7] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_84_reg_1325[7]_i_1_n_5 ),
        .Q(in[31]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_85_reg_1314[0]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_10_fu_502[0]_i_2_n_5 ),
        .I3(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I4(outpix_val_V_42_reg_4530[0]),
        .O(\outpix_val_V_85_reg_1314[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_85_reg_1314[1]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_10_fu_502[1]_i_2_n_5 ),
        .I3(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I4(outpix_val_V_42_reg_4530[1]),
        .O(\outpix_val_V_85_reg_1314[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_85_reg_1314[2]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_10_fu_502[2]_i_2_n_5 ),
        .I3(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I4(outpix_val_V_42_reg_4530[2]),
        .O(\outpix_val_V_85_reg_1314[2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_85_reg_1314[3]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_10_fu_502[3]_i_2_n_5 ),
        .I3(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I4(outpix_val_V_42_reg_4530[3]),
        .O(\outpix_val_V_85_reg_1314[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_85_reg_1314[4]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_10_fu_502[4]_i_2_n_5 ),
        .I3(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I4(outpix_val_V_42_reg_4530[4]),
        .O(\outpix_val_V_85_reg_1314[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_85_reg_1314[5]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_10_fu_502[5]_i_2_n_5 ),
        .I3(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I4(outpix_val_V_42_reg_4530[5]),
        .O(\outpix_val_V_85_reg_1314[5]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_85_reg_1314[6]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_10_fu_502[6]_i_2_n_5 ),
        .I3(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I4(outpix_val_V_42_reg_4530[6]),
        .O(\outpix_val_V_85_reg_1314[6]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_85_reg_1314[7]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_10_fu_502[7]_i_2_n_5 ),
        .I3(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I4(outpix_val_V_42_reg_4530[7]),
        .O(\outpix_val_V_85_reg_1314[7]_i_1_n_5 ));
  FDRE \outpix_val_V_85_reg_1314_reg[0] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_85_reg_1314[0]_i_1_n_5 ),
        .Q(in[32]),
        .R(1'b0));
  FDRE \outpix_val_V_85_reg_1314_reg[1] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_85_reg_1314[1]_i_1_n_5 ),
        .Q(in[33]),
        .R(1'b0));
  FDRE \outpix_val_V_85_reg_1314_reg[2] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_85_reg_1314[2]_i_1_n_5 ),
        .Q(in[34]),
        .R(1'b0));
  FDRE \outpix_val_V_85_reg_1314_reg[3] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_85_reg_1314[3]_i_1_n_5 ),
        .Q(in[35]),
        .R(1'b0));
  FDRE \outpix_val_V_85_reg_1314_reg[4] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_85_reg_1314[4]_i_1_n_5 ),
        .Q(in[36]),
        .R(1'b0));
  FDRE \outpix_val_V_85_reg_1314_reg[5] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_85_reg_1314[5]_i_1_n_5 ),
        .Q(in[37]),
        .R(1'b0));
  FDRE \outpix_val_V_85_reg_1314_reg[6] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_85_reg_1314[6]_i_1_n_5 ),
        .Q(in[38]),
        .R(1'b0));
  FDRE \outpix_val_V_85_reg_1314_reg[7] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_85_reg_1314[7]_i_1_n_5 ),
        .Q(in[39]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_86_reg_1303[0]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_11_fu_506[0]_i_2_n_5 ),
        .I3(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I4(outpix_val_V_41_reg_4536[0]),
        .O(\outpix_val_V_86_reg_1303[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_86_reg_1303[1]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_11_fu_506[1]_i_2_n_5 ),
        .I3(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I4(outpix_val_V_41_reg_4536[1]),
        .O(\outpix_val_V_86_reg_1303[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_86_reg_1303[2]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_11_fu_506[2]_i_2_n_5 ),
        .I3(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I4(outpix_val_V_41_reg_4536[2]),
        .O(\outpix_val_V_86_reg_1303[2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_86_reg_1303[3]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_11_fu_506[3]_i_2_n_5 ),
        .I3(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I4(outpix_val_V_41_reg_4536[3]),
        .O(\outpix_val_V_86_reg_1303[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_86_reg_1303[4]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_11_fu_506[4]_i_2_n_5 ),
        .I3(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I4(outpix_val_V_41_reg_4536[4]),
        .O(\outpix_val_V_86_reg_1303[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_86_reg_1303[5]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_11_fu_506[5]_i_2_n_5 ),
        .I3(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I4(outpix_val_V_41_reg_4536[5]),
        .O(\outpix_val_V_86_reg_1303[5]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_86_reg_1303[6]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_11_fu_506[6]_i_2_n_5 ),
        .I3(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I4(outpix_val_V_41_reg_4536[6]),
        .O(\outpix_val_V_86_reg_1303[6]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF0F7F080)) 
    \outpix_val_V_86_reg_1303[7]_i_1 
       (.I0(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I1(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I2(\outpix_val_V_11_fu_506[7]_i_2_n_5 ),
        .I3(or_ln691_6_reg_4401_pp0_iter13_reg),
        .I4(outpix_val_V_41_reg_4536[7]),
        .O(\outpix_val_V_86_reg_1303[7]_i_1_n_5 ));
  FDRE \outpix_val_V_86_reg_1303_reg[0] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_86_reg_1303[0]_i_1_n_5 ),
        .Q(in[40]),
        .R(1'b0));
  FDRE \outpix_val_V_86_reg_1303_reg[1] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_86_reg_1303[1]_i_1_n_5 ),
        .Q(in[41]),
        .R(1'b0));
  FDRE \outpix_val_V_86_reg_1303_reg[2] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_86_reg_1303[2]_i_1_n_5 ),
        .Q(in[42]),
        .R(1'b0));
  FDRE \outpix_val_V_86_reg_1303_reg[3] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_86_reg_1303[3]_i_1_n_5 ),
        .Q(in[43]),
        .R(1'b0));
  FDRE \outpix_val_V_86_reg_1303_reg[4] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_86_reg_1303[4]_i_1_n_5 ),
        .Q(in[44]),
        .R(1'b0));
  FDRE \outpix_val_V_86_reg_1303_reg[5] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_86_reg_1303[5]_i_1_n_5 ),
        .Q(in[45]),
        .R(1'b0));
  FDRE \outpix_val_V_86_reg_1303_reg[6] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_86_reg_1303[6]_i_1_n_5 ),
        .Q(in[46]),
        .R(1'b0));
  FDRE \outpix_val_V_86_reg_1303_reg[7] 
       (.C(ap_clk),
        .CE(outpix_val_V_81_reg_1358),
        .D(\outpix_val_V_86_reg_1303[7]_i_1_n_5 ),
        .Q(in[47]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h70747030)) 
    \outpix_val_V_8_fu_494[0]_i_2 
       (.I0(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I1(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I2(ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]),
        .I3(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I4(\outpix_val_V_8_fu_494_reg[7]_0 [0]),
        .O(\outpix_val_V_8_fu_494[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h70747030)) 
    \outpix_val_V_8_fu_494[1]_i_2 
       (.I0(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I1(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I2(ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[1]),
        .I3(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I4(\outpix_val_V_8_fu_494_reg[7]_0 [1]),
        .O(\outpix_val_V_8_fu_494[1]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h70747030)) 
    \outpix_val_V_8_fu_494[2]_i_2 
       (.I0(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I1(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I2(ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]),
        .I3(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I4(\outpix_val_V_8_fu_494_reg[7]_0 [2]),
        .O(\outpix_val_V_8_fu_494[2]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h70747030)) 
    \outpix_val_V_8_fu_494[3]_i_2 
       (.I0(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I1(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I2(ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[3]),
        .I3(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I4(\outpix_val_V_8_fu_494_reg[7]_0 [3]),
        .O(\outpix_val_V_8_fu_494[3]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h70747030)) 
    \outpix_val_V_8_fu_494[4]_i_2 
       (.I0(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I1(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I2(ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]),
        .I3(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I4(\outpix_val_V_8_fu_494_reg[7]_0 [4]),
        .O(\outpix_val_V_8_fu_494[4]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h70747030)) 
    \outpix_val_V_8_fu_494[5]_i_2 
       (.I0(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I1(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I2(ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[5]),
        .I3(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I4(\outpix_val_V_8_fu_494_reg[7]_0 [5]),
        .O(\outpix_val_V_8_fu_494[5]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h70747030)) 
    \outpix_val_V_8_fu_494[6]_i_2 
       (.I0(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I1(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I2(ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[6]),
        .I3(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I4(\outpix_val_V_8_fu_494_reg[7]_0 [6]),
        .O(\outpix_val_V_8_fu_494[6]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFEF4FF00)) 
    \outpix_val_V_8_fu_494[7]_i_2 
       (.I0(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I1(\outpix_val_V_8_fu_494_reg[7]_0 [7]),
        .I2(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I3(ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[7]),
        .I4(icmp_ln520_reg_4037_pp0_iter13_reg),
        .O(\outpix_val_V_8_fu_494[7]_i_2_n_5 ));
  FDRE \outpix_val_V_8_fu_494_reg[0] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_53),
        .Q(\outpix_val_V_8_fu_494_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \outpix_val_V_8_fu_494_reg[1] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_52),
        .Q(\outpix_val_V_8_fu_494_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \outpix_val_V_8_fu_494_reg[2] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_51),
        .Q(\outpix_val_V_8_fu_494_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \outpix_val_V_8_fu_494_reg[3] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_50),
        .Q(\outpix_val_V_8_fu_494_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \outpix_val_V_8_fu_494_reg[4] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_49),
        .Q(\outpix_val_V_8_fu_494_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \outpix_val_V_8_fu_494_reg[5] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_48),
        .Q(\outpix_val_V_8_fu_494_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \outpix_val_V_8_fu_494_reg[6] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_47),
        .Q(\outpix_val_V_8_fu_494_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \outpix_val_V_8_fu_494_reg[7] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_46),
        .Q(\outpix_val_V_8_fu_494_reg[7]_0 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFBFBF0F8080B000)) 
    \outpix_val_V_9_fu_498[0]_i_2 
       (.I0(outpix_val_V_76_reg_4717[0]),
        .I1(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I2(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I3(\outpix_val_V_9_fu_498_reg[7]_0 [0]),
        .I4(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I5(ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[0]),
        .O(\outpix_val_V_9_fu_498[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBFBFBF0F8080B000)) 
    \outpix_val_V_9_fu_498[1]_i_2 
       (.I0(outpix_val_V_76_reg_4717[1]),
        .I1(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I2(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I3(\outpix_val_V_9_fu_498_reg[7]_0 [1]),
        .I4(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I5(ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]),
        .O(\outpix_val_V_9_fu_498[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBFBFBF0F8080B000)) 
    \outpix_val_V_9_fu_498[2]_i_2 
       (.I0(outpix_val_V_76_reg_4717[2]),
        .I1(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I2(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I3(\outpix_val_V_9_fu_498_reg[7]_0 [2]),
        .I4(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I5(ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]),
        .O(\outpix_val_V_9_fu_498[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBFBFBF0F8080B000)) 
    \outpix_val_V_9_fu_498[3]_i_2 
       (.I0(outpix_val_V_76_reg_4717[3]),
        .I1(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I2(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I3(\outpix_val_V_9_fu_498_reg[7]_0 [3]),
        .I4(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I5(ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]),
        .O(\outpix_val_V_9_fu_498[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBFBFBF0F8080B000)) 
    \outpix_val_V_9_fu_498[4]_i_2 
       (.I0(outpix_val_V_76_reg_4717[4]),
        .I1(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I2(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I3(\outpix_val_V_9_fu_498_reg[7]_0 [4]),
        .I4(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I5(ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]),
        .O(\outpix_val_V_9_fu_498[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBFBFBF0F8080B000)) 
    \outpix_val_V_9_fu_498[5]_i_2 
       (.I0(outpix_val_V_76_reg_4717[5]),
        .I1(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I2(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I3(\outpix_val_V_9_fu_498_reg[7]_0 [5]),
        .I4(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I5(ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]),
        .O(\outpix_val_V_9_fu_498[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBFBFBF0F8080B000)) 
    \outpix_val_V_9_fu_498[6]_i_2 
       (.I0(outpix_val_V_76_reg_4717[6]),
        .I1(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I2(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I3(\outpix_val_V_9_fu_498_reg[7]_0 [6]),
        .I4(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I5(ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]),
        .O(\outpix_val_V_9_fu_498[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hBFBFBF0F8080B000)) 
    \outpix_val_V_9_fu_498[7]_i_2 
       (.I0(outpix_val_V_76_reg_4717[7]),
        .I1(\icmp_ln1285_reg_4073_reg[0]_0 ),
        .I2(icmp_ln520_reg_4037_pp0_iter13_reg),
        .I3(\outpix_val_V_9_fu_498_reg[7]_0 [7]),
        .I4(\outpix_val_V_11_fu_506_reg[0]_0 ),
        .I5(ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]),
        .O(\outpix_val_V_9_fu_498[7]_i_2_n_5 ));
  FDRE \outpix_val_V_9_fu_498_reg[0] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_45),
        .Q(\outpix_val_V_9_fu_498_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \outpix_val_V_9_fu_498_reg[1] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_44),
        .Q(\outpix_val_V_9_fu_498_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \outpix_val_V_9_fu_498_reg[2] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_43),
        .Q(\outpix_val_V_9_fu_498_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \outpix_val_V_9_fu_498_reg[3] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_42),
        .Q(\outpix_val_V_9_fu_498_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \outpix_val_V_9_fu_498_reg[4] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_41),
        .Q(\outpix_val_V_9_fu_498_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \outpix_val_V_9_fu_498_reg[5] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_40),
        .Q(\outpix_val_V_9_fu_498_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \outpix_val_V_9_fu_498_reg[6] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_39),
        .Q(\outpix_val_V_9_fu_498_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \outpix_val_V_9_fu_498_reg[7] 
       (.C(ap_clk),
        .CE(outpix_val_V_10_fu_502),
        .D(flow_control_loop_pipe_sequential_init_U_n_38),
        .Q(\outpix_val_V_9_fu_498_reg[7]_0 [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h20002020)) 
    \p_0_5_0_0_0252383_lcssa401_fu_230[7]_i_1 
       (.I0(\rampVal_3_flag_0_reg_406_reg[0] [2]),
        .I1(\x_fu_470[15]_i_4_n_5 ),
        .I2(srcYUV_empty_n),
        .I3(bckgndYUV_full_n),
        .I4(ap_enable_reg_pp0_iter15),
        .O(\ap_CS_fsm_reg[3]_7 ));
  LUT2 #(
    .INIT(4'h6)) 
    \rSerie_V[26]_i_1 
       (.I0(\rSerie_V_reg[27]_0 [0]),
        .I1(\rSerie_V_reg[4]__0_0 [0]),
        .O(xor_ln1543_fu_2950_p2));
  LUT2 #(
    .INIT(4'h6)) 
    \rSerie_V[27]_i_2 
       (.I0(\rSerie_V_reg[27]_0 [1]),
        .I1(\rSerie_V_reg[4]__0_0 [1]),
        .O(xor_ln1543_3_fu_3080_p2));
  FDRE #(
    .INIT(1'b1)) 
    \rSerie_V_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .D(\rSerie_V_reg_n_5_[2] ),
        .Q(\rSerie_V_reg[27]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rSerie_V_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .D(\rSerie_V_reg[4]__0_0 [0]),
        .Q(\rSerie_V_reg[27]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rSerie_V_reg[21] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .D(\rSerie_V_reg[27]_0 [4]),
        .Q(\rSerie_V_reg[27]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rSerie_V_reg[22] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .D(\rSerie_V_reg[27]_0 [5]),
        .Q(\rSerie_V_reg[27]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rSerie_V_reg[23] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .D(\rSerie_V_reg[27]_0 [6]),
        .Q(\rSerie_V_reg[27]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rSerie_V_reg[24] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .D(\rSerie_V_reg[27]_0 [7]),
        .Q(\rSerie_V_reg[27]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rSerie_V_reg[25] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .D(\rSerie_V_reg[27]_0 [8]),
        .Q(\rSerie_V_reg[27]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rSerie_V_reg[26] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .D(xor_ln1543_fu_2950_p2),
        .Q(\rSerie_V_reg[27]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rSerie_V_reg[27] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .D(xor_ln1543_3_fu_3080_p2),
        .Q(\rSerie_V_reg[27]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rSerie_V_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .D(\rSerie_V_reg[4]__0_0 [1]),
        .Q(\rSerie_V_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rSerie_V_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .D(\rSerie_V_reg[5]_srl8_n_5 ),
        .Q(\rSerie_V_reg[4]__0_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rSerie_V_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .D(\rSerie_V_reg[6]_srl8_n_5 ),
        .Q(\rSerie_V_reg[4]__0_0 [1]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/rSerie_V_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/rSerie_V_reg[5]_srl8 " *) 
  SRL16E #(
    .INIT(16'h00CC)) 
    \rSerie_V_reg[5]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .CLK(ap_clk),
        .D(\rSerie_V_reg[27]_0 [2]),
        .Q(\rSerie_V_reg[5]_srl8_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/rSerie_V_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/rSerie_V_reg[6]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0066)) 
    \rSerie_V_reg[6]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .CLK(ap_clk),
        .D(\rSerie_V_reg[27]_0 [3]),
        .Q(\rSerie_V_reg[6]_srl8_n_5 ));
  LUT5 #(
    .INIT(32'h04000000)) 
    \r_1_reg_4166[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter12_reg_1),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0 [0]),
        .I2(q4_reg_1),
        .I3(icmp_ln520_reg_4037_pp0_iter1_reg),
        .I4(add_ln1236_1_reg_4110),
        .O(\r_1_reg_4166[7]_i_1_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_1_reg_4166[7]_i_2 
       (.I0(tpgSinTableArray_9bit_load_3_reg_4105[7]),
        .O(xor_ln1236_1_fu_1913_p2));
  FDSE \r_1_reg_4166_reg[0] 
       (.C(ap_clk),
        .CE(r_1_reg_41660),
        .D(tpgSinTableArray_9bit_load_3_reg_4105[0]),
        .Q(r_1_reg_4166[0]),
        .S(\r_1_reg_4166[7]_i_1_n_5 ));
  FDSE \r_1_reg_4166_reg[1] 
       (.C(ap_clk),
        .CE(r_1_reg_41660),
        .D(tpgSinTableArray_9bit_load_3_reg_4105[1]),
        .Q(r_1_reg_4166[1]),
        .S(\r_1_reg_4166[7]_i_1_n_5 ));
  FDSE \r_1_reg_4166_reg[2] 
       (.C(ap_clk),
        .CE(r_1_reg_41660),
        .D(tpgSinTableArray_9bit_load_3_reg_4105[2]),
        .Q(r_1_reg_4166[2]),
        .S(\r_1_reg_4166[7]_i_1_n_5 ));
  FDSE \r_1_reg_4166_reg[3] 
       (.C(ap_clk),
        .CE(r_1_reg_41660),
        .D(tpgSinTableArray_9bit_load_3_reg_4105[3]),
        .Q(r_1_reg_4166[3]),
        .S(\r_1_reg_4166[7]_i_1_n_5 ));
  FDSE \r_1_reg_4166_reg[4] 
       (.C(ap_clk),
        .CE(r_1_reg_41660),
        .D(tpgSinTableArray_9bit_load_3_reg_4105[4]),
        .Q(r_1_reg_4166[4]),
        .S(\r_1_reg_4166[7]_i_1_n_5 ));
  FDSE \r_1_reg_4166_reg[5] 
       (.C(ap_clk),
        .CE(r_1_reg_41660),
        .D(tpgSinTableArray_9bit_load_3_reg_4105[5]),
        .Q(r_1_reg_4166[5]),
        .S(\r_1_reg_4166[7]_i_1_n_5 ));
  FDSE \r_1_reg_4166_reg[6] 
       (.C(ap_clk),
        .CE(r_1_reg_41660),
        .D(tpgSinTableArray_9bit_load_3_reg_4105[6]),
        .Q(r_1_reg_4166[6]),
        .S(\r_1_reg_4166[7]_i_1_n_5 ));
  FDSE \r_1_reg_4166_reg[7] 
       (.C(ap_clk),
        .CE(r_1_reg_41660),
        .D(xor_ln1236_1_fu_1913_p2),
        .Q(r_1_reg_4166[7]),
        .S(\r_1_reg_4166[7]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h04000000)) 
    \r_reg_4143[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter12_reg_1),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0 [0]),
        .I2(q4_reg_1),
        .I3(icmp_ln520_reg_4037_pp0_iter1_reg),
        .I4(add_ln1236_reg_4090),
        .O(\r_reg_4143[7]_i_1_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_reg_4143[7]_i_2 
       (.I0(tpgSinTableArray_9bit_load_reg_4085[7]),
        .O(xor_ln1236_fu_1847_p2));
  FDSE \r_reg_4143_reg[0] 
       (.C(ap_clk),
        .CE(r_1_reg_41660),
        .D(tpgSinTableArray_9bit_load_reg_4085[0]),
        .Q(r_reg_4143[0]),
        .S(\r_reg_4143[7]_i_1_n_5 ));
  FDSE \r_reg_4143_reg[1] 
       (.C(ap_clk),
        .CE(r_1_reg_41660),
        .D(tpgSinTableArray_9bit_load_reg_4085[1]),
        .Q(r_reg_4143[1]),
        .S(\r_reg_4143[7]_i_1_n_5 ));
  FDSE \r_reg_4143_reg[2] 
       (.C(ap_clk),
        .CE(r_1_reg_41660),
        .D(tpgSinTableArray_9bit_load_reg_4085[2]),
        .Q(r_reg_4143[2]),
        .S(\r_reg_4143[7]_i_1_n_5 ));
  FDSE \r_reg_4143_reg[3] 
       (.C(ap_clk),
        .CE(r_1_reg_41660),
        .D(tpgSinTableArray_9bit_load_reg_4085[3]),
        .Q(r_reg_4143[3]),
        .S(\r_reg_4143[7]_i_1_n_5 ));
  FDSE \r_reg_4143_reg[4] 
       (.C(ap_clk),
        .CE(r_1_reg_41660),
        .D(tpgSinTableArray_9bit_load_reg_4085[4]),
        .Q(r_reg_4143[4]),
        .S(\r_reg_4143[7]_i_1_n_5 ));
  FDSE \r_reg_4143_reg[5] 
       (.C(ap_clk),
        .CE(r_1_reg_41660),
        .D(tpgSinTableArray_9bit_load_reg_4085[5]),
        .Q(r_reg_4143[5]),
        .S(\r_reg_4143[7]_i_1_n_5 ));
  FDSE \r_reg_4143_reg[6] 
       (.C(ap_clk),
        .CE(r_1_reg_41660),
        .D(tpgSinTableArray_9bit_load_reg_4085[6]),
        .Q(r_reg_4143[6]),
        .S(\r_reg_4143[7]_i_1_n_5 ));
  FDSE \r_reg_4143_reg[7] 
       (.C(ap_clk),
        .CE(r_1_reg_41660),
        .D(xor_ln1236_fu_1847_p2),
        .Q(r_reg_4143[7]),
        .S(\r_reg_4143[7]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \rampVal[0]_i_1 
       (.I0(\zext_ln1032_cast_reg_4013_reg[0]_0 ),
        .I1(icmp_ln1050_reg_4081_pp0_iter11_reg),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 [0]),
        .O(\rampStart_load_reg_1167_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT4 #(
    .INIT(16'h8BB8)) 
    \rampVal[1]_i_1 
       (.I0(rampStart_load_reg_1167[0]),
        .I1(icmp_ln1050_reg_4081_pp0_iter11_reg),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 [1]),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 [0]),
        .O(\rampStart_load_reg_1167_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \rampVal[2]_i_1 
       (.I0(\zext_ln1032_cast_reg_4013_reg[2]_0 ),
        .I1(icmp_ln1050_reg_4081_pp0_iter11_reg),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 [2]),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 [0]),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 [1]),
        .O(\rampStart_load_reg_1167_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h8BB8B8B8B8B8B8B8)) 
    \rampVal[3]_i_1 
       (.I0(\zext_ln1032_cast_reg_4013_reg[3]_0 ),
        .I1(icmp_ln1050_reg_4081_pp0_iter11_reg),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 [3]),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 [1]),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 [0]),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 [2]),
        .O(\rampStart_load_reg_1167_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal[4]_i_1 
       (.I0(\zext_ln1032_cast_reg_4013_reg[4]_0 ),
        .I1(icmp_ln1050_reg_4081_pp0_iter11_reg),
        .I2(\rampVal_reg[4] ),
        .O(\rampStart_load_reg_1167_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal[5]_i_1 
       (.I0(rampStart_load_reg_1167[1]),
        .I1(icmp_ln1050_reg_4081_pp0_iter11_reg),
        .I2(\rampVal_reg[5] ),
        .O(\rampStart_load_reg_1167_reg[7]_0 [5]));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \rampVal[6]_i_1 
       (.I0(rampStart_load_reg_1167[2]),
        .I1(icmp_ln1050_reg_4081_pp0_iter11_reg),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 [6]),
        .I3(\rampVal_reg[6] ),
        .O(\rampStart_load_reg_1167_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT5 #(
    .INIT(32'h20202000)) 
    \rampVal[7]_i_1 
       (.I0(\rampVal_3_flag_0_reg_406_reg[0] [2]),
        .I1(ap_enable_reg_pp0_iter12_reg_1),
        .I2(\rampVal_reg[0] ),
        .I3(icmp_ln1027_reg_4041_pp0_iter11_reg),
        .I4(icmp_ln1050_reg_4081_pp0_iter11_reg),
        .O(\ap_CS_fsm_reg[3]_6 ));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \rampVal[7]_i_2 
       (.I0(rampStart_load_reg_1167[3]),
        .I1(icmp_ln1050_reg_4081_pp0_iter11_reg),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 [7]),
        .I3(\rampVal_reg[6] ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 [6]),
        .O(\rampStart_load_reg_1167_reg[7]_0 [7]));
  LUT2 #(
    .INIT(4'h8)) 
    \rampVal_2_flag_0_reg_430[0]_i_1 
       (.I0(\rampVal_3_flag_0_reg_406_reg[0] [3]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_flag_1_out),
        .O(rampVal_2_flag_0_reg_430));
  FDRE \rampVal_2_flag_1_fu_474_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rampVal_2_flag_1_fu_474_reg[0]_0 ),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_2_flag_1_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT5 #(
    .INIT(32'hB8BBBB88)) 
    \rampVal_2_loc_0_fu_258[1]_i_1 
       (.I0(\rampVal_2_loc_0_fu_258_reg[7]_1 [0]),
        .I1(ap_NS_fsm15_out),
        .I2(\icmp_ln1584_reg_4389_reg_n_5_[0] ),
        .I3(\rampVal_2_loc_0_fu_258_reg[1] ),
        .I4(\rampVal_2_loc_0_fu_258_reg[7]_0 [0]),
        .O(\rampVal_2_reg[7] [0]));
  LUT6 #(
    .INIT(64'h888BBBBB8B888888)) 
    \rampVal_2_loc_0_fu_258[2]_i_1 
       (.I0(\rampVal_2_loc_0_fu_258_reg[7]_1 [1]),
        .I1(ap_NS_fsm15_out),
        .I2(\icmp_ln1584_reg_4389_reg_n_5_[0] ),
        .I3(\rampVal_2_loc_0_fu_258_reg[7]_0 [0]),
        .I4(\rampVal_2_loc_0_fu_258_reg[1] ),
        .I5(\rampVal_2_loc_0_fu_258_reg[7]_0 [1]),
        .O(\rampVal_2_reg[7] [1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_2_loc_0_fu_258[3]_i_1 
       (.I0(\rampVal_2_loc_0_fu_258_reg[7]_1 [2]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampVal_2_loc_0_fu_258_reg[7] [2]),
        .I3(\rampVal_2_loc_0_fu_258_reg[1] ),
        .I4(\rampVal_2_loc_0_fu_258_reg[7]_0 [2]),
        .O(\rampVal_2_reg[7] [2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_2_loc_0_fu_258[4]_i_1 
       (.I0(\rampVal_2_loc_0_fu_258_reg[7]_1 [3]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampVal_2_loc_0_fu_258_reg[7] [3]),
        .I3(\rampVal_2_loc_0_fu_258_reg[1] ),
        .I4(\rampVal_2_loc_0_fu_258_reg[7]_0 [3]),
        .O(\rampVal_2_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_2_loc_0_fu_258[5]_i_1 
       (.I0(\rampVal_2_loc_0_fu_258_reg[7]_1 [4]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampVal_2_loc_0_fu_258_reg[7] [4]),
        .I3(\rampVal_2_loc_0_fu_258_reg[1] ),
        .I4(\rampVal_2_loc_0_fu_258_reg[7]_0 [4]),
        .O(\rampVal_2_reg[7] [4]));
  LUT6 #(
    .INIT(64'hB88BBBBBBB888888)) 
    \rampVal_2_loc_0_fu_258[6]_i_1 
       (.I0(\rampVal_2_loc_0_fu_258_reg[7]_1 [5]),
        .I1(ap_NS_fsm15_out),
        .I2(\icmp_ln1584_reg_4389_reg_n_5_[0] ),
        .I3(\rampVal_2_new_0_fu_262[7]_i_3_n_5 ),
        .I4(\rampVal_2_loc_0_fu_258_reg[1] ),
        .I5(\rampVal_2_loc_0_fu_258_reg[7]_0 [5]),
        .O(\rampVal_2_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00E00000)) 
    \rampVal_2_loc_0_fu_258[7]_i_1 
       (.I0(start_for_tpgForeground_U0_full_n),
        .I1(\y_fu_206_reg[0] ),
        .I2(grp_v_tpgHlsDataFlow_fu_331_ap_start_reg),
        .I3(\y_fu_206_reg[0]_0 ),
        .I4(\rampVal_3_flag_0_reg_406_reg[0] [0]),
        .I5(\icmp_ln520_reg_4037_pp0_iter11_reg_reg[0]_1 ),
        .O(internal_full_n_reg_2));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_2_loc_0_fu_258[7]_i_2 
       (.I0(\rampVal_2_loc_0_fu_258_reg[7]_1 [6]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampVal_2_loc_0_fu_258_reg[7] [6]),
        .I3(\rampVal_2_loc_0_fu_258_reg[1] ),
        .I4(\rampVal_2_loc_0_fu_258_reg[7]_0 [6]),
        .O(\rampVal_2_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rampVal_2_new_0_fu_262[1]_i_1 
       (.I0(\icmp_ln1584_reg_4389_reg_n_5_[0] ),
        .I1(\rampVal_2_loc_0_fu_258_reg[7]_0 [0]),
        .O(\rampVal_2_loc_0_fu_258_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'h12)) 
    \rampVal_2_new_0_fu_262[2]_i_1 
       (.I0(\rampVal_2_loc_0_fu_258_reg[7]_0 [1]),
        .I1(\icmp_ln1584_reg_4389_reg_n_5_[0] ),
        .I2(\rampVal_2_loc_0_fu_258_reg[7]_0 [0]),
        .O(\rampVal_2_loc_0_fu_258_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT4 #(
    .INIT(16'h060A)) 
    \rampVal_2_new_0_fu_262[3]_i_1 
       (.I0(\rampVal_2_loc_0_fu_258_reg[7]_0 [2]),
        .I1(\rampVal_2_loc_0_fu_258_reg[7]_0 [1]),
        .I2(\icmp_ln1584_reg_4389_reg_n_5_[0] ),
        .I3(\rampVal_2_loc_0_fu_258_reg[7]_0 [0]),
        .O(\rampVal_2_loc_0_fu_258_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT5 #(
    .INIT(32'h060A0A0A)) 
    \rampVal_2_new_0_fu_262[4]_i_1 
       (.I0(\rampVal_2_loc_0_fu_258_reg[7]_0 [3]),
        .I1(\rampVal_2_loc_0_fu_258_reg[7]_0 [0]),
        .I2(\icmp_ln1584_reg_4389_reg_n_5_[0] ),
        .I3(\rampVal_2_loc_0_fu_258_reg[7]_0 [1]),
        .I4(\rampVal_2_loc_0_fu_258_reg[7]_0 [2]),
        .O(\rampVal_2_loc_0_fu_258_reg[7] [3]));
  LUT6 #(
    .INIT(64'h006A00AA00AA00AA)) 
    \rampVal_2_new_0_fu_262[5]_i_1 
       (.I0(\rampVal_2_loc_0_fu_258_reg[7]_0 [4]),
        .I1(\rampVal_2_loc_0_fu_258_reg[7]_0 [2]),
        .I2(\rampVal_2_loc_0_fu_258_reg[7]_0 [1]),
        .I3(\icmp_ln1584_reg_4389_reg_n_5_[0] ),
        .I4(\rampVal_2_loc_0_fu_258_reg[7]_0 [0]),
        .I5(\rampVal_2_loc_0_fu_258_reg[7]_0 [3]),
        .O(\rampVal_2_loc_0_fu_258_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \rampVal_2_new_0_fu_262[6]_i_1 
       (.I0(\icmp_ln1584_reg_4389_reg_n_5_[0] ),
        .I1(\rampVal_2_loc_0_fu_258_reg[7]_0 [5]),
        .I2(\rampVal_2_new_0_fu_262[7]_i_3_n_5 ),
        .O(\rampVal_2_loc_0_fu_258_reg[7] [5]));
  LUT5 #(
    .INIT(32'h04000000)) 
    \rampVal_2_new_0_fu_262[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter12_reg_1),
        .I1(\icmp_ln520_reg_4037_pp0_iter11_reg_reg[0]_0 ),
        .I2(\trunc_ln320_reg_4408_reg[1]_2 ),
        .I3(\rampVal_3_flag_0_reg_406_reg[0] [2]),
        .I4(ap_enable_reg_pp0_iter12_reg_0),
        .O(\icmp_ln520_reg_4037_pp0_iter11_reg_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \rampVal_2_new_0_fu_262[7]_i_2 
       (.I0(\rampVal_2_loc_0_fu_258_reg[7]_0 [6]),
        .I1(\rampVal_2_new_0_fu_262[7]_i_3_n_5 ),
        .I2(\rampVal_2_loc_0_fu_258_reg[7]_0 [5]),
        .I3(\icmp_ln1584_reg_4389_reg_n_5_[0] ),
        .O(\rampVal_2_loc_0_fu_258_reg[7] [6]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \rampVal_2_new_0_fu_262[7]_i_3 
       (.I0(\rampVal_2_loc_0_fu_258_reg[7]_0 [4]),
        .I1(\rampVal_2_loc_0_fu_258_reg[7]_0 [2]),
        .I2(\rampVal_2_loc_0_fu_258_reg[7]_0 [1]),
        .I3(\icmp_ln1584_reg_4389_reg_n_5_[0] ),
        .I4(\rampVal_2_loc_0_fu_258_reg[7]_0 [0]),
        .I5(\rampVal_2_loc_0_fu_258_reg[7]_0 [3]),
        .O(\rampVal_2_new_0_fu_262[7]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rampVal_3_flag_0_reg_406[0]_i_1 
       (.I0(\rampVal_3_flag_0_reg_406_reg[0] [3]),
        .I1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_flag_1_out),
        .O(\ap_CS_fsm_reg[4] ));
  FDRE \rampVal_3_flag_1_fu_482_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rampVal_3_flag_1_fu_482_reg[0]_0 ),
        .Q(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_flag_1_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \rampVal_3_loc_0_fu_302[0]_i_1 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_1 [0]),
        .I1(ap_NS_fsm15_out),
        .I2(\zext_ln1032_cast_reg_4013_reg[0]_0 ),
        .I3(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I4(\rampVal_3_loc_0_fu_302_reg[7]_2 ),
        .I5(\rampVal_3_loc_0_fu_302_reg[7]_0 [0]),
        .O(\rampVal_1_reg[7] [0]));
  LUT6 #(
    .INIT(64'h88B8BBBB8BBB8888)) 
    \rampVal_3_loc_0_fu_302[1]_i_1 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_1 [1]),
        .I1(ap_NS_fsm15_out),
        .I2(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I3(rampStart_load_reg_1167[0]),
        .I4(\rampVal_3_loc_0_fu_302_reg[7]_2 ),
        .I5(\rampVal_3_loc_0_fu_302_reg[7]_0 [1]),
        .O(\rampVal_1_reg[7] [1]));
  LUT6 #(
    .INIT(64'h8BB8BBBB8BB88888)) 
    \rampVal_3_loc_0_fu_302[2]_i_1 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_1 [2]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampStart_load_reg_1167_reg[2] ),
        .I3(\rampStart_load_reg_1167_reg[1] ),
        .I4(\rampVal_3_loc_0_fu_302_reg[7]_2 ),
        .I5(\rampVal_3_loc_0_fu_302_reg[7]_0 [2]),
        .O(\rampVal_1_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_3_loc_0_fu_302[2]_i_2 
       (.I0(\zext_ln1032_cast_reg_4013_reg[2]_0 ),
        .I1(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I2(\rampVal_3_loc_0_fu_302_reg[7]_0 [2]),
        .O(\rampStart_load_reg_1167_reg[2] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_3_loc_0_fu_302[3]_i_1 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_1 [3]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampVal_3_loc_0_fu_302_reg[7] [2]),
        .I3(\rampVal_3_loc_0_fu_302_reg[7]_2 ),
        .I4(\rampVal_3_loc_0_fu_302_reg[7]_0 [3]),
        .O(\rampVal_1_reg[7] [3]));
  LUT6 #(
    .INIT(64'h8BB8BBBB8BB88888)) 
    \rampVal_3_loc_0_fu_302[4]_i_1 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_1 [4]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampStart_load_reg_1167_reg[4]_0 ),
        .I3(\rampVal_3_new_0_fu_306[5]_i_2_n_5 ),
        .I4(\rampVal_3_loc_0_fu_302_reg[7]_2 ),
        .I5(\rampVal_3_loc_0_fu_302_reg[7]_0 [4]),
        .O(\rampVal_1_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_3_loc_0_fu_302[4]_i_2 
       (.I0(\zext_ln1032_cast_reg_4013_reg[4]_0 ),
        .I1(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I2(\rampVal_3_loc_0_fu_302_reg[7]_0 [4]),
        .O(\rampStart_load_reg_1167_reg[4]_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_3_loc_0_fu_302[5]_i_1 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_1 [5]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampVal_3_loc_0_fu_302_reg[7] [4]),
        .I3(\rampVal_3_loc_0_fu_302_reg[7]_2 ),
        .I4(\rampVal_3_loc_0_fu_302_reg[7]_0 [5]),
        .O(\rampVal_1_reg[7] [5]));
  LUT6 #(
    .INIT(64'h8BB8BBBB8BB88888)) 
    \rampVal_3_loc_0_fu_302[6]_i_1 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_1 [6]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampStart_load_reg_1167_reg[6] ),
        .I3(\rampVal_3_new_0_fu_306[7]_i_4_n_5 ),
        .I4(\rampVal_3_loc_0_fu_302_reg[7]_2 ),
        .I5(\rampVal_3_loc_0_fu_302_reg[7]_0 [6]),
        .O(\rampVal_1_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_3_loc_0_fu_302[6]_i_2 
       (.I0(rampStart_load_reg_1167[2]),
        .I1(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I2(\rampVal_3_loc_0_fu_302_reg[7]_0 [6]),
        .O(\rampStart_load_reg_1167_reg[6] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00E00000)) 
    \rampVal_3_loc_0_fu_302[7]_i_1 
       (.I0(start_for_tpgForeground_U0_full_n),
        .I1(\y_fu_206_reg[0] ),
        .I2(grp_v_tpgHlsDataFlow_fu_331_ap_start_reg),
        .I3(\y_fu_206_reg[0]_0 ),
        .I4(\rampVal_3_flag_0_reg_406_reg[0] [0]),
        .I5(\ap_CS_fsm_reg[3]_3 ),
        .O(internal_full_n_reg));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_3_loc_0_fu_302[7]_i_2 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_1 [7]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampVal_3_loc_0_fu_302_reg[7] [6]),
        .I3(\rampVal_3_loc_0_fu_302_reg[7]_2 ),
        .I4(\rampVal_3_loc_0_fu_302_reg[7]_0 [7]),
        .O(\rampVal_1_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_3_new_0_fu_306[0]_i_1 
       (.I0(\zext_ln1032_cast_reg_4013_reg[0]_0 ),
        .I1(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I2(\rampVal_3_loc_0_fu_302_reg[7]_0 [0]),
        .O(\rampStart_load_reg_1167_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'h1D)) 
    \rampVal_3_new_0_fu_306[1]_i_1 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_0 [1]),
        .I1(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I2(rampStart_load_reg_1167[0]),
        .O(\rampVal_3_loc_0_fu_302_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \rampVal_3_new_0_fu_306[2]_i_1 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_0 [2]),
        .I1(\zext_ln1032_cast_reg_4013_reg[2]_0 ),
        .I2(\rampVal_3_loc_0_fu_302_reg[7]_0 [1]),
        .I3(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I4(rampStart_load_reg_1167[0]),
        .O(\rampVal_3_loc_0_fu_302_reg[7] [1]));
  LUT6 #(
    .INIT(64'h1DFFD1332ECCE200)) 
    \rampVal_3_new_0_fu_306[3]_i_1 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_0 [2]),
        .I1(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I2(\zext_ln1032_cast_reg_4013_reg[2]_0 ),
        .I3(\rampStart_load_reg_1167_reg[1] ),
        .I4(\zext_ln1032_cast_reg_4013_reg[3]_0 ),
        .I5(\rampVal_3_loc_0_fu_302_reg[7]_0 [3]),
        .O(\rampVal_3_loc_0_fu_302_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_3_new_0_fu_306[3]_i_2 
       (.I0(rampStart_load_reg_1167[0]),
        .I1(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I2(\rampVal_3_loc_0_fu_302_reg[7]_0 [1]),
        .O(\rampStart_load_reg_1167_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT4 #(
    .INIT(16'h1DE2)) 
    \rampVal_3_new_0_fu_306[4]_i_1 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_0 [4]),
        .I1(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I2(\zext_ln1032_cast_reg_4013_reg[4]_0 ),
        .I3(\rampVal_3_new_0_fu_306[5]_i_2_n_5 ),
        .O(\rampVal_3_loc_0_fu_302_reg[7] [3]));
  LUT6 #(
    .INIT(64'h1DFFD1332ECCE200)) 
    \rampVal_3_new_0_fu_306[5]_i_1 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_0 [4]),
        .I1(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I2(\zext_ln1032_cast_reg_4013_reg[4]_0 ),
        .I3(\rampVal_3_new_0_fu_306[5]_i_2_n_5 ),
        .I4(rampStart_load_reg_1167[1]),
        .I5(\rampVal_3_loc_0_fu_302_reg[7]_0 [5]),
        .O(\rampVal_3_loc_0_fu_302_reg[7] [4]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \rampVal_3_new_0_fu_306[5]_i_2 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_0 [3]),
        .I1(\zext_ln1032_cast_reg_4013_reg[3]_0 ),
        .I2(\rampStart_load_reg_1167_reg[1] ),
        .I3(\zext_ln1032_cast_reg_4013_reg[2]_0 ),
        .I4(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I5(\rampVal_3_loc_0_fu_302_reg[7]_0 [2]),
        .O(\rampVal_3_new_0_fu_306[5]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT4 #(
    .INIT(16'h1DE2)) 
    \rampVal_3_new_0_fu_306[6]_i_1 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_0 [6]),
        .I1(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I2(rampStart_load_reg_1167[2]),
        .I3(\rampVal_3_new_0_fu_306[7]_i_4_n_5 ),
        .O(\rampVal_3_loc_0_fu_302_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \rampVal_3_new_0_fu_306[7]_i_1 
       (.I0(\rampVal_3_flag_0_reg_406_reg[0] [2]),
        .I1(ap_enable_reg_pp0_iter13_reg_1),
        .I2(\rampVal_3_new_0_fu_306_reg[0] ),
        .O(\ap_CS_fsm_reg[3]_3 ));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \rampVal_3_new_0_fu_306[7]_i_2 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_0 [7]),
        .I1(rampStart_load_reg_1167[3]),
        .I2(\rampVal_3_new_0_fu_306[7]_i_4_n_5 ),
        .I3(rampStart_load_reg_1167[2]),
        .I4(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I5(\rampVal_3_loc_0_fu_302_reg[7]_0 [6]),
        .O(\rampVal_3_loc_0_fu_302_reg[7] [6]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \rampVal_3_new_0_fu_306[7]_i_4 
       (.I0(\rampVal_3_loc_0_fu_302_reg[7]_0 [5]),
        .I1(rampStart_load_reg_1167[1]),
        .I2(\rampVal_3_new_0_fu_306[5]_i_2_n_5 ),
        .I3(\zext_ln1032_cast_reg_4013_reg[4]_0 ),
        .I4(icmp_ln1027_reg_4041_pp0_iter12_reg),
        .I5(\rampVal_3_loc_0_fu_302_reg[7]_0 [4]),
        .O(\rampVal_3_new_0_fu_306[7]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hB888BBBBB8BB8888)) 
    \rampVal_loc_0_fu_298[0]_i_1 
       (.I0(\rampVal_loc_0_fu_298_reg[7] [0]),
        .I1(ap_NS_fsm15_out),
        .I2(zext_ln1032_cast_reg_4013_reg[0]),
        .I3(icmp_ln1050_reg_4081_pp0_iter11_reg),
        .I4(\rampVal_loc_0_fu_298[7]_i_4_n_5 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 [0]),
        .O(\rampVal_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_loc_0_fu_298[1]_i_1 
       (.I0(\rampVal_loc_0_fu_298_reg[7] [1]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampVal_loc_0_fu_298[1]_i_2_n_5 ),
        .I3(\rampVal_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 [1]),
        .O(\rampVal_reg[7] [1]));
  LUT5 #(
    .INIT(32'h8BBBB888)) 
    \rampVal_loc_0_fu_298[1]_i_2 
       (.I0(zext_ln1032_cast_reg_4013_reg[1]),
        .I1(icmp_ln1050_reg_4081_pp0_iter11_reg),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 [0]),
        .I3(icmp_ln1027_reg_4041_pp0_iter11_reg),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 [1]),
        .O(\rampVal_loc_0_fu_298[1]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_loc_0_fu_298[2]_i_1 
       (.I0(\rampVal_loc_0_fu_298_reg[7] [2]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampVal_loc_0_fu_298[2]_i_2_n_5 ),
        .I3(\rampVal_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 [2]),
        .O(\rampVal_reg[7] [2]));
  LUT6 #(
    .INIT(64'h8BBBBBBBB8888888)) 
    \rampVal_loc_0_fu_298[2]_i_2 
       (.I0(zext_ln1032_cast_reg_4013_reg[2]),
        .I1(icmp_ln1050_reg_4081_pp0_iter11_reg),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 [0]),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 [1]),
        .I4(icmp_ln1027_reg_4041_pp0_iter11_reg),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 [2]),
        .O(\rampVal_loc_0_fu_298[2]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_loc_0_fu_298[3]_i_1 
       (.I0(\rampVal_loc_0_fu_298_reg[7] [3]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampVal_loc_0_fu_298[3]_i_2_n_5 ),
        .I3(\rampVal_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 [3]),
        .O(\rampVal_reg[7] [3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_loc_0_fu_298[3]_i_2 
       (.I0(zext_ln1032_cast_reg_4013_reg[3]),
        .I1(icmp_ln1050_reg_4081_pp0_iter11_reg),
        .I2(\rampVal_loc_0_fu_298_reg[3] ),
        .I3(icmp_ln1027_reg_4041_pp0_iter11_reg),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 [3]),
        .O(\rampVal_loc_0_fu_298[3]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_loc_0_fu_298[4]_i_1 
       (.I0(\rampVal_loc_0_fu_298_reg[7] [4]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampVal_loc_0_fu_298[4]_i_2_n_5 ),
        .I3(\rampVal_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 [4]),
        .O(\rampVal_reg[7] [4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rampVal_loc_0_fu_298[4]_i_2 
       (.I0(zext_ln1032_cast_reg_4013_reg[4]),
        .I1(icmp_ln1050_reg_4081_pp0_iter11_reg),
        .I2(\rampVal_reg[4] ),
        .I3(icmp_ln1027_reg_4041_pp0_iter11_reg),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 [4]),
        .O(\rampVal_loc_0_fu_298[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_loc_0_fu_298[5]_i_1 
       (.I0(\rampVal_loc_0_fu_298_reg[7] [5]),
        .I1(ap_NS_fsm15_out),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_loc_1_out_o[5]),
        .O(\rampVal_reg[7] [5]));
  LUT6 #(
    .INIT(64'hCFCFAFFFC0C0A000)) 
    \rampVal_loc_0_fu_298[5]_i_2 
       (.I0(\rampVal_reg[5] ),
        .I1(zext_ln1032_cast_reg_4013_reg[5]),
        .I2(\rampVal_reg[0] ),
        .I3(icmp_ln1027_reg_4041_pp0_iter11_reg),
        .I4(icmp_ln1050_reg_4081_pp0_iter11_reg),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 [5]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_loc_1_out_o[5]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rampVal_loc_0_fu_298[6]_i_1 
       (.I0(\rampVal_loc_0_fu_298_reg[7] [6]),
        .I1(ap_NS_fsm15_out),
        .I2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_loc_1_out_o[6]),
        .O(\rampVal_reg[7] [6]));
  LUT6 #(
    .INIT(64'hCFCF5FFFC0C0A000)) 
    \rampVal_loc_0_fu_298[6]_i_2 
       (.I0(\rampVal_reg[6] ),
        .I1(zext_ln1032_cast_reg_4013_reg[6]),
        .I2(\rampVal_reg[0] ),
        .I3(icmp_ln1027_reg_4041_pp0_iter11_reg),
        .I4(icmp_ln1050_reg_4081_pp0_iter11_reg),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 [6]),
        .O(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_loc_1_out_o[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00E00000)) 
    \rampVal_loc_0_fu_298[7]_i_1 
       (.I0(start_for_tpgForeground_U0_full_n),
        .I1(\y_fu_206_reg[0] ),
        .I2(grp_v_tpgHlsDataFlow_fu_331_ap_start_reg),
        .I3(\y_fu_206_reg[0]_0 ),
        .I4(\rampVal_3_flag_0_reg_406_reg[0] [0]),
        .I5(\ap_CS_fsm_reg[3]_6 ),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'h8B88BBBB8B888B88)) 
    \rampVal_loc_0_fu_298[7]_i_2 
       (.I0(\rampVal_loc_0_fu_298_reg[7] [7]),
        .I1(ap_NS_fsm15_out),
        .I2(\rampVal_loc_0_fu_298[7]_i_3_n_5 ),
        .I3(\rampVal_reg[0] ),
        .I4(\rampVal_loc_0_fu_298[7]_i_4_n_5 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 [7]),
        .O(\rampVal_reg[7] [7]));
  LUT6 #(
    .INIT(64'h0000FFFF95FF95FF)) 
    \rampVal_loc_0_fu_298[7]_i_3 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 [7]),
        .I1(\rampVal_reg[6] ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 [6]),
        .I3(icmp_ln1027_reg_4041_pp0_iter11_reg),
        .I4(zext_ln1032_cast_reg_4013_reg[7]),
        .I5(icmp_ln1050_reg_4081_pp0_iter11_reg),
        .O(\rampVal_loc_0_fu_298[7]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \rampVal_loc_0_fu_298[7]_i_4 
       (.I0(\rampVal_reg[0] ),
        .I1(icmp_ln1027_reg_4041_pp0_iter11_reg),
        .I2(icmp_ln1050_reg_4081_pp0_iter11_reg),
        .O(\rampVal_loc_0_fu_298[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln229_1_reg_4138[0]_i_2 
       (.I0(\xBar_V_loc_0_fu_286_reg[10] [6]),
        .I1(\sub_ln229_reg_4129_reg[10]_2 [2]),
        .O(\xBar_V_loc_0_fu_286_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln229_1_reg_4138[0]_i_3 
       (.I0(\xBar_V_loc_0_fu_286_reg[10] [5]),
        .I1(\sub_ln229_reg_4129_reg[10]_2 [1]),
        .O(\xBar_V_loc_0_fu_286_reg[6]_0 [1]));
  LUT5 #(
    .INIT(32'h00040000)) 
    \sub_ln229_1_reg_4138[10]_i_1 
       (.I0(\icmp_ln1027_reg_4041_reg_n_5_[0] ),
        .I1(icmp_ln520_reg_4037),
        .I2(ap_enable_reg_pp0_iter12_reg_1),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0 ),
        .I4(\sub_ln229_1_reg_4138_reg[10]_0 ),
        .O(\sub_ln229_1_reg_4138[10]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln229_1_reg_4138[10]_i_4 
       (.I0(\xBar_V_loc_0_fu_286_reg[10] [7]),
        .I1(\sub_ln229_reg_4129_reg[10]_2 [3]),
        .O(\xBar_V_loc_0_fu_286_reg[7] ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln229_1_reg_4138[7]_i_2 
       (.I0(\xBar_V_loc_0_fu_286_reg[10] [6]),
        .I1(\sub_ln229_reg_4129_reg[10]_2 [2]),
        .O(\xBar_V_loc_0_fu_286_reg[6] [1]));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln229_1_reg_4138[7]_i_3 
       (.I0(\xBar_V_loc_0_fu_286_reg[10] [5]),
        .I1(\sub_ln229_reg_4129_reg[10]_2 [1]),
        .O(\xBar_V_loc_0_fu_286_reg[6] [0]));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln229_1_reg_4138[7]_i_6 
       (.I0(\xBar_V_loc_0_fu_286_reg[10] [2]),
        .I1(\sub_ln229_reg_4129_reg[10]_2 [0]),
        .O(\xBar_V_loc_0_fu_286_reg[6]_0 [0]));
  FDRE \sub_ln229_1_reg_4138_reg[0] 
       (.C(ap_clk),
        .CE(\sub_ln229_1_reg_4138[10]_i_1_n_5 ),
        .D(\sub_ln229_1_reg_4138_reg[10]_1 [0]),
        .Q(sub_ln229_1_reg_4138[0]),
        .R(1'b0));
  FDRE \sub_ln229_1_reg_4138_reg[10] 
       (.C(ap_clk),
        .CE(\sub_ln229_1_reg_4138[10]_i_1_n_5 ),
        .D(\sub_ln229_1_reg_4138_reg[10]_1 [10]),
        .Q(sub_ln229_1_reg_4138[10]),
        .R(1'b0));
  FDRE \sub_ln229_1_reg_4138_reg[1] 
       (.C(ap_clk),
        .CE(\sub_ln229_1_reg_4138[10]_i_1_n_5 ),
        .D(\sub_ln229_1_reg_4138_reg[10]_1 [1]),
        .Q(sub_ln229_1_reg_4138[1]),
        .R(1'b0));
  FDRE \sub_ln229_1_reg_4138_reg[2] 
       (.C(ap_clk),
        .CE(\sub_ln229_1_reg_4138[10]_i_1_n_5 ),
        .D(\sub_ln229_1_reg_4138_reg[10]_1 [2]),
        .Q(sub_ln229_1_reg_4138[2]),
        .R(1'b0));
  FDRE \sub_ln229_1_reg_4138_reg[3] 
       (.C(ap_clk),
        .CE(\sub_ln229_1_reg_4138[10]_i_1_n_5 ),
        .D(\sub_ln229_1_reg_4138_reg[10]_1 [3]),
        .Q(sub_ln229_1_reg_4138[3]),
        .R(1'b0));
  FDRE \sub_ln229_1_reg_4138_reg[4] 
       (.C(ap_clk),
        .CE(\sub_ln229_1_reg_4138[10]_i_1_n_5 ),
        .D(\sub_ln229_1_reg_4138_reg[10]_1 [4]),
        .Q(sub_ln229_1_reg_4138[4]),
        .R(1'b0));
  FDRE \sub_ln229_1_reg_4138_reg[5] 
       (.C(ap_clk),
        .CE(\sub_ln229_1_reg_4138[10]_i_1_n_5 ),
        .D(\sub_ln229_1_reg_4138_reg[10]_1 [5]),
        .Q(sub_ln229_1_reg_4138[5]),
        .R(1'b0));
  FDRE \sub_ln229_1_reg_4138_reg[6] 
       (.C(ap_clk),
        .CE(\sub_ln229_1_reg_4138[10]_i_1_n_5 ),
        .D(\sub_ln229_1_reg_4138_reg[10]_1 [6]),
        .Q(sub_ln229_1_reg_4138[6]),
        .R(1'b0));
  FDRE \sub_ln229_1_reg_4138_reg[7] 
       (.C(ap_clk),
        .CE(\sub_ln229_1_reg_4138[10]_i_1_n_5 ),
        .D(\sub_ln229_1_reg_4138_reg[10]_1 [7]),
        .Q(sub_ln229_1_reg_4138[7]),
        .R(1'b0));
  FDRE \sub_ln229_1_reg_4138_reg[8] 
       (.C(ap_clk),
        .CE(\sub_ln229_1_reg_4138[10]_i_1_n_5 ),
        .D(\sub_ln229_1_reg_4138_reg[10]_1 [8]),
        .Q(sub_ln229_1_reg_4138[8]),
        .R(1'b0));
  FDRE \sub_ln229_1_reg_4138_reg[9] 
       (.C(ap_clk),
        .CE(\sub_ln229_1_reg_4138[10]_i_1_n_5 ),
        .D(\sub_ln229_1_reg_4138_reg[10]_1 [9]),
        .Q(sub_ln229_1_reg_4138[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln229_reg_4129[0]_i_2 
       (.I0(\xBar_V_1_loc_0_fu_290_reg[10] [6]),
        .I1(\sub_ln229_reg_4129_reg[10]_2 [2]),
        .O(\xBar_V_1_loc_0_fu_290_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln229_reg_4129[0]_i_3 
       (.I0(\xBar_V_1_loc_0_fu_290_reg[10] [5]),
        .I1(\sub_ln229_reg_4129_reg[10]_2 [1]),
        .O(\xBar_V_1_loc_0_fu_290_reg[6]_0 [1]));
  LUT5 #(
    .INIT(32'h00040000)) 
    \sub_ln229_reg_4129[10]_i_1 
       (.I0(\icmp_ln1027_reg_4041_reg_n_5_[0] ),
        .I1(icmp_ln520_reg_4037),
        .I2(ap_enable_reg_pp0_iter12_reg_1),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0 ),
        .I4(\sub_ln229_reg_4129_reg[10]_3 ),
        .O(\sub_ln229_reg_4129[10]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln229_reg_4129[10]_i_4 
       (.I0(\xBar_V_1_loc_0_fu_290_reg[10] [7]),
        .I1(\sub_ln229_reg_4129_reg[10]_2 [3]),
        .O(\xBar_V_1_loc_0_fu_290_reg[7] ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln229_reg_4129[7]_i_2 
       (.I0(\xBar_V_1_loc_0_fu_290_reg[10] [6]),
        .I1(\sub_ln229_reg_4129_reg[10]_2 [2]),
        .O(\xBar_V_1_loc_0_fu_290_reg[6] [1]));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln229_reg_4129[7]_i_3 
       (.I0(\xBar_V_1_loc_0_fu_290_reg[10] [5]),
        .I1(\sub_ln229_reg_4129_reg[10]_2 [1]),
        .O(\xBar_V_1_loc_0_fu_290_reg[6] [0]));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln229_reg_4129[7]_i_6 
       (.I0(\xBar_V_1_loc_0_fu_290_reg[10] [2]),
        .I1(\sub_ln229_reg_4129_reg[10]_2 [0]),
        .O(\xBar_V_1_loc_0_fu_290_reg[6]_0 [0]));
  FDRE \sub_ln229_reg_4129_reg[0] 
       (.C(ap_clk),
        .CE(\sub_ln229_reg_4129[10]_i_1_n_5 ),
        .D(\sub_ln229_reg_4129_reg[10]_1 [0]),
        .Q(sub_ln229_reg_4129[0]),
        .R(1'b0));
  FDRE \sub_ln229_reg_4129_reg[10] 
       (.C(ap_clk),
        .CE(\sub_ln229_reg_4129[10]_i_1_n_5 ),
        .D(\sub_ln229_reg_4129_reg[10]_1 [10]),
        .Q(sub_ln229_reg_4129[10]),
        .R(1'b0));
  FDRE \sub_ln229_reg_4129_reg[1] 
       (.C(ap_clk),
        .CE(\sub_ln229_reg_4129[10]_i_1_n_5 ),
        .D(\sub_ln229_reg_4129_reg[10]_1 [1]),
        .Q(sub_ln229_reg_4129[1]),
        .R(1'b0));
  FDRE \sub_ln229_reg_4129_reg[2] 
       (.C(ap_clk),
        .CE(\sub_ln229_reg_4129[10]_i_1_n_5 ),
        .D(\sub_ln229_reg_4129_reg[10]_1 [2]),
        .Q(sub_ln229_reg_4129[2]),
        .R(1'b0));
  FDRE \sub_ln229_reg_4129_reg[3] 
       (.C(ap_clk),
        .CE(\sub_ln229_reg_4129[10]_i_1_n_5 ),
        .D(\sub_ln229_reg_4129_reg[10]_1 [3]),
        .Q(sub_ln229_reg_4129[3]),
        .R(1'b0));
  FDRE \sub_ln229_reg_4129_reg[4] 
       (.C(ap_clk),
        .CE(\sub_ln229_reg_4129[10]_i_1_n_5 ),
        .D(\sub_ln229_reg_4129_reg[10]_1 [4]),
        .Q(sub_ln229_reg_4129[4]),
        .R(1'b0));
  FDRE \sub_ln229_reg_4129_reg[5] 
       (.C(ap_clk),
        .CE(\sub_ln229_reg_4129[10]_i_1_n_5 ),
        .D(\sub_ln229_reg_4129_reg[10]_1 [5]),
        .Q(sub_ln229_reg_4129[5]),
        .R(1'b0));
  FDRE \sub_ln229_reg_4129_reg[6] 
       (.C(ap_clk),
        .CE(\sub_ln229_reg_4129[10]_i_1_n_5 ),
        .D(\sub_ln229_reg_4129_reg[10]_1 [6]),
        .Q(sub_ln229_reg_4129[6]),
        .R(1'b0));
  FDRE \sub_ln229_reg_4129_reg[7] 
       (.C(ap_clk),
        .CE(\sub_ln229_reg_4129[10]_i_1_n_5 ),
        .D(\sub_ln229_reg_4129_reg[10]_1 [7]),
        .Q(sub_ln229_reg_4129[7]),
        .R(1'b0));
  FDRE \sub_ln229_reg_4129_reg[8] 
       (.C(ap_clk),
        .CE(\sub_ln229_reg_4129[10]_i_1_n_5 ),
        .D(\sub_ln229_reg_4129_reg[10]_1 [8]),
        .Q(sub_ln229_reg_4129[8]),
        .R(1'b0));
  FDRE \sub_ln229_reg_4129_reg[9] 
       (.C(ap_clk),
        .CE(\sub_ln229_reg_4129[10]_i_1_n_5 ),
        .D(\sub_ln229_reg_4129_reg[10]_1 [9]),
        .Q(sub_ln229_reg_4129[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0400)) 
    \tmp_13_reg_4289[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter12_reg_1),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0 [0]),
        .I2(q4_reg_1),
        .I3(icmp_ln520_reg_4037_pp0_iter5_reg),
        .O(tmp_13_reg_42890));
  FDRE \tmp_13_reg_4289_reg[0] 
       (.C(ap_clk),
        .CE(tmp_13_reg_42890),
        .D(add_ln1257_2_fu_2120_p2),
        .Q(tmp_13_reg_4289),
        .R(1'b0));
  FDRE \tmp_14_reg_4294_reg[0] 
       (.C(ap_clk),
        .CE(tmp_13_reg_42890),
        .D(add_ln1258_2_fu_2145_p2[16]),
        .Q(tmp_14_reg_4294),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0400)) 
    \tmp_15_reg_4424[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter12_reg_1),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0 [0]),
        .I2(q4_reg_1),
        .I3(\icmp_ln520_reg_4037_pp0_iter11_reg_reg[0]_0 ),
        .O(tmp_15_reg_44240));
  FDRE \tmp_15_reg_4424_reg[0] 
       (.C(ap_clk),
        .CE(tmp_15_reg_44240),
        .D(add_ln1259_2_fu_2639_p2),
        .Q(tmp_15_reg_4424),
        .R(1'b0));
  FDRE \tmp_19_reg_4309_reg[0] 
       (.C(ap_clk),
        .CE(tmp_13_reg_42890),
        .D(add_ln1257_6_fu_2196_p2),
        .Q(tmp_19_reg_4309),
        .R(1'b0));
  FDRE \tmp_20_reg_4314_reg[0] 
       (.C(ap_clk),
        .CE(tmp_13_reg_42890),
        .D(add_ln1258_5_fu_2221_p2[16]),
        .Q(tmp_20_reg_4314),
        .R(1'b0));
  FDRE \tmp_21_reg_4434_reg[0] 
       (.C(ap_clk),
        .CE(tmp_15_reg_44240),
        .D(add_ln1259_5_fu_2673_p2),
        .Q(tmp_21_reg_4434),
        .R(1'b0));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u16_ROM_AUTO_1R tpgBarSelYuv_u_U
       (.D(tpgBarSelYuv_u_U_n_5),
        .E(tpgBarSelYuv_u_ce0),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3] (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_0 (grp_tpgPatternDPColorSquare_fu_1441_n_36),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_1 (\outpix_val_V_45_reg_4512_reg[7]_0 [3]),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_5_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_3 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_2_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_4 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_4_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_5 (grp_tpgPatternTartanColorBars_fu_1413_n_69),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_6 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3] (\outpix_val_V_42_reg_4530_reg[7]_0 [3]),
        .outpix_val_V_52_reg_4334_pp0_iter12_reg(outpix_val_V_52_reg_4334_pp0_iter12_reg[3]),
        .q0({tpgBarSelYuv_u_q0[7],tpgBarSelYuv_u_q0[5]}),
        .\q0_reg[5]_0 (tpgBarSelYuv_u_U_n_8),
        .\q0_reg[7]_0 (\q0_reg[7]_1 ),
        .q1(tpgBarSelYuv_u_q1),
        .\q1_reg[5]_0 (tpgBarSelYuv_u_U_n_6),
        .\q1_reg[7]_0 (\q1_reg[7]_0 ));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v18_ROM_AUTO_1R tpgBarSelYuv_v_U
       (.E(tpgBarSelYuv_u_ce0),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4] ({\outpix_val_V_45_reg_4512_reg[7]_0 [4],\outpix_val_V_45_reg_4512_reg[7]_0 [0]}),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5] (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7] (\outpix_val_V_44_reg_4518_reg[7]_0 [7]),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0] (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_4_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4] (ap_enable_reg_pp0_iter12_reg_1),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_0 (ap_enable_reg_pp0_iter13_reg_0),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6] ({\outpix_val_V_42_reg_4530_reg[7]_0 [6],\outpix_val_V_42_reg_4530_reg[7]_0 [4],\outpix_val_V_42_reg_4530_reg[7]_0 [2],\outpix_val_V_42_reg_4530_reg[7]_0 [0]}),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2] (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_5_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ({\outpix_val_V_41_reg_4536_reg[7]_0 [7],\outpix_val_V_41_reg_4536_reg[7]_0 [5:2],\outpix_val_V_41_reg_4536_reg[7]_0 [0]}),
        .\p_0_1_0_0_0244375_lcssa389_fu_214_reg[4] (tpgBarSelYuv_v_U_n_20),
        .\p_0_5_0_0_0252383_lcssa401_fu_230_reg[3] (tpgBarSelYuv_v_U_n_14),
        .\p_0_5_0_0_0252383_lcssa401_fu_230_reg[5] (tpgBarSelYuv_v_U_n_15),
        .\q0_reg[0]_0 (tpgBarSelYuv_v_U_n_12),
        .\q0_reg[0]_1 (tpgBarSelYuv_v_U_n_13),
        .\q0_reg[0]_2 (q0_reg_0_sn_1),
        .\q0_reg[4]_0 (tpgBarSelYuv_v_U_n_9),
        .\q0_reg[4]_1 (tpgBarSelYuv_v_U_n_10),
        .\q0_reg[6]_0 (tpgBarSelYuv_v_q0),
        .\q0_reg[6]_1 (tpgBarSelYuv_v_U_n_11),
        .\q0_reg[6]_2 (tpgBarSelYuv_v_U_n_17),
        .\q0_reg[6]_3 (tpgBarSelYuv_v_U_n_18),
        .\q0_reg[6]_4 (\q0_reg[6]_0 ),
        .\q0_reg[7]_0 (tpgBarSelYuv_v_U_n_16),
        .\q0_reg[7]_1 (\q0_reg[2]_0 ),
        .\q1_reg[0]_0 (tpgBarSelYuv_v_U_n_19),
        .\q1_reg[0]_1 (\q1_reg[0]_1 ),
        .\q1_reg[6]_0 ({tpgBarSelYuv_v_q1[6],tpgBarSelYuv_v_q1[4],tpgBarSelYuv_v_q1[0]}),
        .\q1_reg[6]_1 (tpgBarSelYuv_v_U_n_21),
        .\q1_reg[6]_2 (\q1_reg[6]_0 ),
        .\q1_reg[7]_0 (tpgBarSelYuv_v_U_n_22),
        .\q1_reg[7]_1 (\q1_reg[2]_0 ));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y20_ROM_AUTO_1R tpgBarSelYuv_y_U
       (.D(tpgBarSelYuv_y_U_n_5),
        .E(tpgBarSelYuv_u_ce0),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0] (\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0 (grp_tpgPatternTartanColorBars_fu_1413_n_70),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3] (\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1 (grp_tpgPatternTartanColorBars_fu_1413_n_71),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7] (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2_n_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_1 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_1 ({\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 [7],\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 [3],\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 [0]}),
        .q0({q0[5],tpgBarSelYuv_y_q0,q0[4:0]}),
        .\q0_reg[2]_0 (\q0_reg[2]_0 ),
        .q1(q1),
        .\q1_reg[0]_0 (ap_enable_reg_pp0_iter12_reg_0),
        .\q1_reg[0]_1 (ap_enable_reg_pp0_iter12_reg_1),
        .\q1_reg[2]_0 (\q1_reg[2]_0 ),
        .\q1_reg[3]_0 ({tpgBarSelYuv_y_U_n_13,tpgBarSelYuv_y_U_n_14}));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_ROM_AUTO_1R tpgSinTableArray_9bit_U
       (.ADDRBWRADDR({flow_control_loop_pipe_sequential_init_U_n_72,flow_control_loop_pipe_sequential_init_U_n_73,flow_control_loop_pipe_sequential_init_U_n_74,flow_control_loop_pipe_sequential_init_U_n_75,flow_control_loop_pipe_sequential_init_U_n_76,flow_control_loop_pipe_sequential_init_U_n_77,flow_control_loop_pipe_sequential_init_U_n_78,flow_control_loop_pipe_sequential_init_U_n_79,flow_control_loop_pipe_sequential_init_U_n_80,flow_control_loop_pipe_sequential_init_U_n_81}),
        .B(ap_sig_allocacmp_x_4[10:1]),
        .D({xor_ln1244_fu_2013_p2,q1_reg}),
        .E(tpgSinTableArray_9bit_ce0),
        .Q(trunc_ln520_1_reg_4047_pp0_iter1_reg),
        .SS(b_reg_4216),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .icmp_ln520_reg_4037_pp0_iter2_reg(icmp_ln520_reg_4037_pp0_iter2_reg),
        .icmp_ln520_reg_4037_pp0_iter3_reg(icmp_ln520_reg_4037_pp0_iter3_reg),
        .\int_bckgndId_reg[0] (b_1_reg_4228),
        .q1_reg_0({q1_reg_0[0],q5_reg}),
        .q1_reg_1(q1_reg_0[1]),
        .q3_reg_0({q3_reg_0[0],q3_reg}),
        .q3_reg_1({q3_reg_1[0],q2_reg}),
        .q3_reg_2(q3_reg_0[1]),
        .q3_reg_3(q3_reg_1[1]),
        .q3_reg_4(ap_enable_reg_pp0_iter1_reg_0),
        .q4_reg_0({q4_reg_0[0],q4_reg}),
        .q4_reg_1({xor_ln1244_1_fu_2054_p2,q0_reg}),
        .q4_reg_2(q4_reg_0[1]),
        .q4_reg_3(ap_enable_reg_pp0_iter12_reg_1),
        .q4_reg_4(\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0 [0]),
        .q4_reg_5(q4_reg_1));
  FDRE \tpgSinTableArray_9bit_load_1_reg_4095_reg[0] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_load_1_reg_40950),
        .D(q4_reg[0]),
        .Q(tpgSinTableArray_9bit_load_1_reg_4095[0]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_load_1_reg_4095_reg[1] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_load_1_reg_40950),
        .D(q4_reg[1]),
        .Q(tpgSinTableArray_9bit_load_1_reg_4095[1]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_load_1_reg_4095_reg[2] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_load_1_reg_40950),
        .D(q4_reg[2]),
        .Q(tpgSinTableArray_9bit_load_1_reg_4095[2]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_load_1_reg_4095_reg[3] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_load_1_reg_40950),
        .D(q4_reg[3]),
        .Q(tpgSinTableArray_9bit_load_1_reg_4095[3]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_load_1_reg_4095_reg[4] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_load_1_reg_40950),
        .D(q4_reg[4]),
        .Q(tpgSinTableArray_9bit_load_1_reg_4095[4]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_load_1_reg_4095_reg[5] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_load_1_reg_40950),
        .D(q4_reg[5]),
        .Q(tpgSinTableArray_9bit_load_1_reg_4095[5]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_load_1_reg_4095_reg[6] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_load_1_reg_40950),
        .D(q4_reg[6]),
        .Q(tpgSinTableArray_9bit_load_1_reg_4095[6]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_load_1_reg_4095_reg[7] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_load_1_reg_40950),
        .D(q4_reg_0[0]),
        .Q(tpgSinTableArray_9bit_load_1_reg_4095[7]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_load_3_reg_4105_reg[0] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_load_1_reg_40950),
        .D(q3_reg[0]),
        .Q(tpgSinTableArray_9bit_load_3_reg_4105[0]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_load_3_reg_4105_reg[1] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_load_1_reg_40950),
        .D(q3_reg[1]),
        .Q(tpgSinTableArray_9bit_load_3_reg_4105[1]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_load_3_reg_4105_reg[2] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_load_1_reg_40950),
        .D(q3_reg[2]),
        .Q(tpgSinTableArray_9bit_load_3_reg_4105[2]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_load_3_reg_4105_reg[3] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_load_1_reg_40950),
        .D(q3_reg[3]),
        .Q(tpgSinTableArray_9bit_load_3_reg_4105[3]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_load_3_reg_4105_reg[4] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_load_1_reg_40950),
        .D(q3_reg[4]),
        .Q(tpgSinTableArray_9bit_load_3_reg_4105[4]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_load_3_reg_4105_reg[5] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_load_1_reg_40950),
        .D(q3_reg[5]),
        .Q(tpgSinTableArray_9bit_load_3_reg_4105[5]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_load_3_reg_4105_reg[6] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_load_1_reg_40950),
        .D(q3_reg[6]),
        .Q(tpgSinTableArray_9bit_load_3_reg_4105[6]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_load_3_reg_4105_reg[7] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_load_1_reg_40950),
        .D(q3_reg_0[0]),
        .Q(tpgSinTableArray_9bit_load_3_reg_4105[7]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_load_4_reg_4115_reg[0] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_load_1_reg_40950),
        .D(q2_reg[0]),
        .Q(tpgSinTableArray_9bit_load_4_reg_4115[0]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_load_4_reg_4115_reg[1] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_load_1_reg_40950),
        .D(q2_reg[1]),
        .Q(tpgSinTableArray_9bit_load_4_reg_4115[1]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_load_4_reg_4115_reg[2] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_load_1_reg_40950),
        .D(q2_reg[2]),
        .Q(tpgSinTableArray_9bit_load_4_reg_4115[2]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_load_4_reg_4115_reg[3] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_load_1_reg_40950),
        .D(q2_reg[3]),
        .Q(tpgSinTableArray_9bit_load_4_reg_4115[3]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_load_4_reg_4115_reg[4] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_load_1_reg_40950),
        .D(q2_reg[4]),
        .Q(tpgSinTableArray_9bit_load_4_reg_4115[4]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_load_4_reg_4115_reg[5] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_load_1_reg_40950),
        .D(q2_reg[5]),
        .Q(tpgSinTableArray_9bit_load_4_reg_4115[5]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_load_4_reg_4115_reg[6] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_load_1_reg_40950),
        .D(q2_reg[6]),
        .Q(tpgSinTableArray_9bit_load_4_reg_4115[6]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_load_4_reg_4115_reg[7] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_load_1_reg_40950),
        .D(q3_reg_1[0]),
        .Q(tpgSinTableArray_9bit_load_4_reg_4115[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h04000000)) 
    \tpgSinTableArray_9bit_load_reg_4085[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter12_reg_1),
        .I1(\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0 [0]),
        .I2(q4_reg_1),
        .I3(icmp_ln520_reg_4037),
        .I4(ap_enable_reg_pp0_iter1),
        .O(tpgSinTableArray_9bit_load_1_reg_40950));
  FDRE \tpgSinTableArray_9bit_load_reg_4085_reg[0] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_load_1_reg_40950),
        .D(q5_reg[0]),
        .Q(tpgSinTableArray_9bit_load_reg_4085[0]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_load_reg_4085_reg[1] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_load_1_reg_40950),
        .D(q5_reg[1]),
        .Q(tpgSinTableArray_9bit_load_reg_4085[1]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_load_reg_4085_reg[2] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_load_1_reg_40950),
        .D(q5_reg[2]),
        .Q(tpgSinTableArray_9bit_load_reg_4085[2]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_load_reg_4085_reg[3] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_load_1_reg_40950),
        .D(q5_reg[3]),
        .Q(tpgSinTableArray_9bit_load_reg_4085[3]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_load_reg_4085_reg[4] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_load_1_reg_40950),
        .D(q5_reg[4]),
        .Q(tpgSinTableArray_9bit_load_reg_4085[4]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_load_reg_4085_reg[5] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_load_1_reg_40950),
        .D(q5_reg[5]),
        .Q(tpgSinTableArray_9bit_load_reg_4085[5]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_load_reg_4085_reg[6] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_load_1_reg_40950),
        .D(q5_reg[6]),
        .Q(tpgSinTableArray_9bit_load_reg_4085[6]),
        .R(1'b0));
  FDRE \tpgSinTableArray_9bit_load_reg_4085_reg[7] 
       (.C(ap_clk),
        .CE(tpgSinTableArray_9bit_load_1_reg_40950),
        .D(q1_reg_0[0]),
        .Q(tpgSinTableArray_9bit_load_reg_4085[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_4460[4]_i_10 
       (.I0(mul_mul_20s_8ns_28_4_1_U98_n_16),
        .O(\trunc_ln1311_1_reg_4460[4]_i_10_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_4460[4]_i_12 
       (.I0(mul_mul_20s_8ns_28_4_1_U98_n_17),
        .O(\trunc_ln1311_1_reg_4460[4]_i_12_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_4460[4]_i_13 
       (.I0(mul_mul_20s_8ns_28_4_1_U98_n_18),
        .O(\trunc_ln1311_1_reg_4460[4]_i_13_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_4460[4]_i_14 
       (.I0(mul_mul_20s_8ns_28_4_1_U98_n_19),
        .O(\trunc_ln1311_1_reg_4460[4]_i_14_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_4460[4]_i_15 
       (.I0(mul_mul_20s_8ns_28_4_1_U98_n_20),
        .O(\trunc_ln1311_1_reg_4460[4]_i_15_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_4460[4]_i_16 
       (.I0(mul_mul_20s_8ns_28_4_1_U98_n_21),
        .O(\trunc_ln1311_1_reg_4460[4]_i_16_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_4460[4]_i_17 
       (.I0(mul_mul_20s_8ns_28_4_1_U98_n_22),
        .O(\trunc_ln1311_1_reg_4460[4]_i_17_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_4460[4]_i_18 
       (.I0(mul_mul_20s_8ns_28_4_1_U98_n_23),
        .O(\trunc_ln1311_1_reg_4460[4]_i_18_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_4460[4]_i_19 
       (.I0(mul_mul_20s_8ns_28_4_1_U98_n_24),
        .O(\trunc_ln1311_1_reg_4460[4]_i_19_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_4460[4]_i_20 
       (.I0(mul_mul_20s_8ns_28_4_1_U98_n_25),
        .O(\trunc_ln1311_1_reg_4460[4]_i_20_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_4460[4]_i_21 
       (.I0(mul_mul_20s_8ns_28_4_1_U98_n_26),
        .O(\trunc_ln1311_1_reg_4460[4]_i_21_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_4460[4]_i_22 
       (.I0(mul_mul_20s_8ns_28_4_1_U98_n_27),
        .O(\trunc_ln1311_1_reg_4460[4]_i_22_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_4460[4]_i_23 
       (.I0(mul_mul_20s_8ns_28_4_1_U98_n_28),
        .O(\trunc_ln1311_1_reg_4460[4]_i_23_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_4460[4]_i_24 
       (.I0(mul_mul_20s_8ns_28_4_1_U98_n_29),
        .O(\trunc_ln1311_1_reg_4460[4]_i_24_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_4460[4]_i_25 
       (.I0(mul_mul_20s_8ns_28_4_1_U98_n_30),
        .O(\trunc_ln1311_1_reg_4460[4]_i_25_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_4460[4]_i_26 
       (.I0(mul_mul_20s_8ns_28_4_1_U98_n_31),
        .O(\trunc_ln1311_1_reg_4460[4]_i_26_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_4460[4]_i_3 
       (.I0(mul_mul_20s_8ns_28_4_1_U98_n_9),
        .O(\trunc_ln1311_1_reg_4460[4]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_4460[4]_i_4 
       (.I0(mul_mul_20s_8ns_28_4_1_U98_n_10),
        .O(\trunc_ln1311_1_reg_4460[4]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_4460[4]_i_5 
       (.I0(mul_mul_20s_8ns_28_4_1_U98_n_11),
        .O(\trunc_ln1311_1_reg_4460[4]_i_5_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_4460[4]_i_6 
       (.I0(mul_mul_20s_8ns_28_4_1_U98_n_12),
        .O(\trunc_ln1311_1_reg_4460[4]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_4460[4]_i_7 
       (.I0(mul_mul_20s_8ns_28_4_1_U98_n_13),
        .O(\trunc_ln1311_1_reg_4460[4]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_4460[4]_i_8 
       (.I0(mul_mul_20s_8ns_28_4_1_U98_n_14),
        .O(\trunc_ln1311_1_reg_4460[4]_i_8_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_4460[4]_i_9 
       (.I0(mul_mul_20s_8ns_28_4_1_U98_n_15),
        .O(\trunc_ln1311_1_reg_4460[4]_i_9_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_4460[7]_i_2 
       (.I0(mul_mul_20s_8ns_28_4_1_U98_n_6),
        .O(\trunc_ln1311_1_reg_4460[7]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_4460[7]_i_3 
       (.I0(mul_mul_20s_8ns_28_4_1_U98_n_7),
        .O(\trunc_ln1311_1_reg_4460[7]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_1_reg_4460[7]_i_4 
       (.I0(mul_mul_20s_8ns_28_4_1_U98_n_8),
        .O(\trunc_ln1311_1_reg_4460[7]_i_4_n_5 ));
  FDRE \trunc_ln1311_1_reg_4460_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln1311_1_reg_44650),
        .D(sub_ln1311_fu_2708_p2[19]),
        .Q(trunc_ln1311_1_reg_4460[0]),
        .R(1'b0));
  FDRE \trunc_ln1311_1_reg_4460_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln1311_1_reg_44650),
        .D(sub_ln1311_fu_2708_p2[20]),
        .Q(trunc_ln1311_1_reg_4460[1]),
        .R(1'b0));
  FDRE \trunc_ln1311_1_reg_4460_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln1311_1_reg_44650),
        .D(sub_ln1311_fu_2708_p2[21]),
        .Q(trunc_ln1311_1_reg_4460[2]),
        .R(1'b0));
  FDRE \trunc_ln1311_1_reg_4460_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln1311_1_reg_44650),
        .D(sub_ln1311_fu_2708_p2[22]),
        .Q(trunc_ln1311_1_reg_4460[3]),
        .R(1'b0));
  FDRE \trunc_ln1311_1_reg_4460_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln1311_1_reg_44650),
        .D(sub_ln1311_fu_2708_p2[23]),
        .Q(trunc_ln1311_1_reg_4460[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln1311_1_reg_4460_reg[4]_i_1 
       (.CI(\trunc_ln1311_1_reg_4460_reg[4]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln1311_1_reg_4460_reg[4]_i_1_n_5 ,\trunc_ln1311_1_reg_4460_reg[4]_i_1_n_6 ,\trunc_ln1311_1_reg_4460_reg[4]_i_1_n_7 ,\trunc_ln1311_1_reg_4460_reg[4]_i_1_n_8 ,\trunc_ln1311_1_reg_4460_reg[4]_i_1_n_9 ,\trunc_ln1311_1_reg_4460_reg[4]_i_1_n_10 ,\trunc_ln1311_1_reg_4460_reg[4]_i_1_n_11 ,\trunc_ln1311_1_reg_4460_reg[4]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({sub_ln1311_fu_2708_p2[23:19],\NLW_trunc_ln1311_1_reg_4460_reg[4]_i_1_O_UNCONNECTED [2:0]}),
        .S({\trunc_ln1311_1_reg_4460[4]_i_3_n_5 ,\trunc_ln1311_1_reg_4460[4]_i_4_n_5 ,\trunc_ln1311_1_reg_4460[4]_i_5_n_5 ,\trunc_ln1311_1_reg_4460[4]_i_6_n_5 ,\trunc_ln1311_1_reg_4460[4]_i_7_n_5 ,\trunc_ln1311_1_reg_4460[4]_i_8_n_5 ,\trunc_ln1311_1_reg_4460[4]_i_9_n_5 ,\trunc_ln1311_1_reg_4460[4]_i_10_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln1311_1_reg_4460_reg[4]_i_11 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\trunc_ln1311_1_reg_4460_reg[4]_i_11_n_5 ,\trunc_ln1311_1_reg_4460_reg[4]_i_11_n_6 ,\trunc_ln1311_1_reg_4460_reg[4]_i_11_n_7 ,\trunc_ln1311_1_reg_4460_reg[4]_i_11_n_8 ,\trunc_ln1311_1_reg_4460_reg[4]_i_11_n_9 ,\trunc_ln1311_1_reg_4460_reg[4]_i_11_n_10 ,\trunc_ln1311_1_reg_4460_reg[4]_i_11_n_11 ,\trunc_ln1311_1_reg_4460_reg[4]_i_11_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_trunc_ln1311_1_reg_4460_reg[4]_i_11_O_UNCONNECTED [7:0]),
        .S({\trunc_ln1311_1_reg_4460[4]_i_20_n_5 ,\trunc_ln1311_1_reg_4460[4]_i_21_n_5 ,\trunc_ln1311_1_reg_4460[4]_i_22_n_5 ,\trunc_ln1311_1_reg_4460[4]_i_23_n_5 ,\trunc_ln1311_1_reg_4460[4]_i_24_n_5 ,\trunc_ln1311_1_reg_4460[4]_i_25_n_5 ,\trunc_ln1311_1_reg_4460[4]_i_26_n_5 ,mul_mul_20s_8ns_28_4_1_U98_n_32}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln1311_1_reg_4460_reg[4]_i_2 
       (.CI(\trunc_ln1311_1_reg_4460_reg[4]_i_11_n_5 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln1311_1_reg_4460_reg[4]_i_2_n_5 ,\trunc_ln1311_1_reg_4460_reg[4]_i_2_n_6 ,\trunc_ln1311_1_reg_4460_reg[4]_i_2_n_7 ,\trunc_ln1311_1_reg_4460_reg[4]_i_2_n_8 ,\trunc_ln1311_1_reg_4460_reg[4]_i_2_n_9 ,\trunc_ln1311_1_reg_4460_reg[4]_i_2_n_10 ,\trunc_ln1311_1_reg_4460_reg[4]_i_2_n_11 ,\trunc_ln1311_1_reg_4460_reg[4]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln1311_1_reg_4460_reg[4]_i_2_O_UNCONNECTED [7:0]),
        .S({\trunc_ln1311_1_reg_4460[4]_i_12_n_5 ,\trunc_ln1311_1_reg_4460[4]_i_13_n_5 ,\trunc_ln1311_1_reg_4460[4]_i_14_n_5 ,\trunc_ln1311_1_reg_4460[4]_i_15_n_5 ,\trunc_ln1311_1_reg_4460[4]_i_16_n_5 ,\trunc_ln1311_1_reg_4460[4]_i_17_n_5 ,\trunc_ln1311_1_reg_4460[4]_i_18_n_5 ,\trunc_ln1311_1_reg_4460[4]_i_19_n_5 }));
  FDRE \trunc_ln1311_1_reg_4460_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln1311_1_reg_44650),
        .D(sub_ln1311_fu_2708_p2[24]),
        .Q(trunc_ln1311_1_reg_4460[5]),
        .R(1'b0));
  FDRE \trunc_ln1311_1_reg_4460_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln1311_1_reg_44650),
        .D(sub_ln1311_fu_2708_p2[25]),
        .Q(trunc_ln1311_1_reg_4460[6]),
        .R(1'b0));
  FDRE \trunc_ln1311_1_reg_4460_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln1311_1_reg_44650),
        .D(sub_ln1311_fu_2708_p2[26]),
        .Q(trunc_ln1311_1_reg_4460[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln1311_1_reg_4460_reg[7]_i_1 
       (.CI(\trunc_ln1311_1_reg_4460_reg[4]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_trunc_ln1311_1_reg_4460_reg[7]_i_1_CO_UNCONNECTED [7:2],\trunc_ln1311_1_reg_4460_reg[7]_i_1_n_11 ,\trunc_ln1311_1_reg_4460_reg[7]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_trunc_ln1311_1_reg_4460_reg[7]_i_1_O_UNCONNECTED [7:3],sub_ln1311_fu_2708_p2[26:24]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\trunc_ln1311_1_reg_4460[7]_i_2_n_5 ,\trunc_ln1311_1_reg_4460[7]_i_3_n_5 ,\trunc_ln1311_1_reg_4460[7]_i_4_n_5 }));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_4_reg_4471[4]_i_10 
       (.I0(mul_mul_20s_8ns_28_4_1_U99_n_16),
        .O(\trunc_ln1311_4_reg_4471[4]_i_10_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_4_reg_4471[4]_i_12 
       (.I0(mul_mul_20s_8ns_28_4_1_U99_n_17),
        .O(\trunc_ln1311_4_reg_4471[4]_i_12_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_4_reg_4471[4]_i_13 
       (.I0(mul_mul_20s_8ns_28_4_1_U99_n_18),
        .O(\trunc_ln1311_4_reg_4471[4]_i_13_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_4_reg_4471[4]_i_14 
       (.I0(mul_mul_20s_8ns_28_4_1_U99_n_19),
        .O(\trunc_ln1311_4_reg_4471[4]_i_14_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_4_reg_4471[4]_i_15 
       (.I0(mul_mul_20s_8ns_28_4_1_U99_n_20),
        .O(\trunc_ln1311_4_reg_4471[4]_i_15_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_4_reg_4471[4]_i_16 
       (.I0(mul_mul_20s_8ns_28_4_1_U99_n_21),
        .O(\trunc_ln1311_4_reg_4471[4]_i_16_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_4_reg_4471[4]_i_17 
       (.I0(mul_mul_20s_8ns_28_4_1_U99_n_22),
        .O(\trunc_ln1311_4_reg_4471[4]_i_17_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_4_reg_4471[4]_i_18 
       (.I0(mul_mul_20s_8ns_28_4_1_U99_n_23),
        .O(\trunc_ln1311_4_reg_4471[4]_i_18_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_4_reg_4471[4]_i_19 
       (.I0(mul_mul_20s_8ns_28_4_1_U99_n_24),
        .O(\trunc_ln1311_4_reg_4471[4]_i_19_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_4_reg_4471[4]_i_20 
       (.I0(mul_mul_20s_8ns_28_4_1_U99_n_25),
        .O(\trunc_ln1311_4_reg_4471[4]_i_20_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_4_reg_4471[4]_i_21 
       (.I0(mul_mul_20s_8ns_28_4_1_U99_n_26),
        .O(\trunc_ln1311_4_reg_4471[4]_i_21_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_4_reg_4471[4]_i_22 
       (.I0(mul_mul_20s_8ns_28_4_1_U99_n_27),
        .O(\trunc_ln1311_4_reg_4471[4]_i_22_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_4_reg_4471[4]_i_23 
       (.I0(mul_mul_20s_8ns_28_4_1_U99_n_28),
        .O(\trunc_ln1311_4_reg_4471[4]_i_23_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_4_reg_4471[4]_i_24 
       (.I0(mul_mul_20s_8ns_28_4_1_U99_n_29),
        .O(\trunc_ln1311_4_reg_4471[4]_i_24_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_4_reg_4471[4]_i_25 
       (.I0(mul_mul_20s_8ns_28_4_1_U99_n_30),
        .O(\trunc_ln1311_4_reg_4471[4]_i_25_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_4_reg_4471[4]_i_26 
       (.I0(mul_mul_20s_8ns_28_4_1_U99_n_31),
        .O(\trunc_ln1311_4_reg_4471[4]_i_26_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_4_reg_4471[4]_i_3 
       (.I0(mul_mul_20s_8ns_28_4_1_U99_n_9),
        .O(\trunc_ln1311_4_reg_4471[4]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_4_reg_4471[4]_i_4 
       (.I0(mul_mul_20s_8ns_28_4_1_U99_n_10),
        .O(\trunc_ln1311_4_reg_4471[4]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_4_reg_4471[4]_i_5 
       (.I0(mul_mul_20s_8ns_28_4_1_U99_n_11),
        .O(\trunc_ln1311_4_reg_4471[4]_i_5_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_4_reg_4471[4]_i_6 
       (.I0(mul_mul_20s_8ns_28_4_1_U99_n_12),
        .O(\trunc_ln1311_4_reg_4471[4]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_4_reg_4471[4]_i_7 
       (.I0(mul_mul_20s_8ns_28_4_1_U99_n_13),
        .O(\trunc_ln1311_4_reg_4471[4]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_4_reg_4471[4]_i_8 
       (.I0(mul_mul_20s_8ns_28_4_1_U99_n_14),
        .O(\trunc_ln1311_4_reg_4471[4]_i_8_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_4_reg_4471[4]_i_9 
       (.I0(mul_mul_20s_8ns_28_4_1_U99_n_15),
        .O(\trunc_ln1311_4_reg_4471[4]_i_9_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_4_reg_4471[7]_i_2 
       (.I0(mul_mul_20s_8ns_28_4_1_U99_n_6),
        .O(\trunc_ln1311_4_reg_4471[7]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_4_reg_4471[7]_i_3 
       (.I0(mul_mul_20s_8ns_28_4_1_U99_n_7),
        .O(\trunc_ln1311_4_reg_4471[7]_i_3_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1311_4_reg_4471[7]_i_4 
       (.I0(mul_mul_20s_8ns_28_4_1_U99_n_8),
        .O(\trunc_ln1311_4_reg_4471[7]_i_4_n_5 ));
  FDRE \trunc_ln1311_4_reg_4471_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln1311_1_reg_44650),
        .D(sub_ln1311_2_fu_2727_p2[19]),
        .Q(trunc_ln1311_4_reg_4471[0]),
        .R(1'b0));
  FDRE \trunc_ln1311_4_reg_4471_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln1311_1_reg_44650),
        .D(sub_ln1311_2_fu_2727_p2[20]),
        .Q(trunc_ln1311_4_reg_4471[1]),
        .R(1'b0));
  FDRE \trunc_ln1311_4_reg_4471_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln1311_1_reg_44650),
        .D(sub_ln1311_2_fu_2727_p2[21]),
        .Q(trunc_ln1311_4_reg_4471[2]),
        .R(1'b0));
  FDRE \trunc_ln1311_4_reg_4471_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln1311_1_reg_44650),
        .D(sub_ln1311_2_fu_2727_p2[22]),
        .Q(trunc_ln1311_4_reg_4471[3]),
        .R(1'b0));
  FDRE \trunc_ln1311_4_reg_4471_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln1311_1_reg_44650),
        .D(sub_ln1311_2_fu_2727_p2[23]),
        .Q(trunc_ln1311_4_reg_4471[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln1311_4_reg_4471_reg[4]_i_1 
       (.CI(\trunc_ln1311_4_reg_4471_reg[4]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln1311_4_reg_4471_reg[4]_i_1_n_5 ,\trunc_ln1311_4_reg_4471_reg[4]_i_1_n_6 ,\trunc_ln1311_4_reg_4471_reg[4]_i_1_n_7 ,\trunc_ln1311_4_reg_4471_reg[4]_i_1_n_8 ,\trunc_ln1311_4_reg_4471_reg[4]_i_1_n_9 ,\trunc_ln1311_4_reg_4471_reg[4]_i_1_n_10 ,\trunc_ln1311_4_reg_4471_reg[4]_i_1_n_11 ,\trunc_ln1311_4_reg_4471_reg[4]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({sub_ln1311_2_fu_2727_p2[23:19],\NLW_trunc_ln1311_4_reg_4471_reg[4]_i_1_O_UNCONNECTED [2:0]}),
        .S({\trunc_ln1311_4_reg_4471[4]_i_3_n_5 ,\trunc_ln1311_4_reg_4471[4]_i_4_n_5 ,\trunc_ln1311_4_reg_4471[4]_i_5_n_5 ,\trunc_ln1311_4_reg_4471[4]_i_6_n_5 ,\trunc_ln1311_4_reg_4471[4]_i_7_n_5 ,\trunc_ln1311_4_reg_4471[4]_i_8_n_5 ,\trunc_ln1311_4_reg_4471[4]_i_9_n_5 ,\trunc_ln1311_4_reg_4471[4]_i_10_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln1311_4_reg_4471_reg[4]_i_11 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\trunc_ln1311_4_reg_4471_reg[4]_i_11_n_5 ,\trunc_ln1311_4_reg_4471_reg[4]_i_11_n_6 ,\trunc_ln1311_4_reg_4471_reg[4]_i_11_n_7 ,\trunc_ln1311_4_reg_4471_reg[4]_i_11_n_8 ,\trunc_ln1311_4_reg_4471_reg[4]_i_11_n_9 ,\trunc_ln1311_4_reg_4471_reg[4]_i_11_n_10 ,\trunc_ln1311_4_reg_4471_reg[4]_i_11_n_11 ,\trunc_ln1311_4_reg_4471_reg[4]_i_11_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_trunc_ln1311_4_reg_4471_reg[4]_i_11_O_UNCONNECTED [7:0]),
        .S({\trunc_ln1311_4_reg_4471[4]_i_20_n_5 ,\trunc_ln1311_4_reg_4471[4]_i_21_n_5 ,\trunc_ln1311_4_reg_4471[4]_i_22_n_5 ,\trunc_ln1311_4_reg_4471[4]_i_23_n_5 ,\trunc_ln1311_4_reg_4471[4]_i_24_n_5 ,\trunc_ln1311_4_reg_4471[4]_i_25_n_5 ,\trunc_ln1311_4_reg_4471[4]_i_26_n_5 ,mul_mul_20s_8ns_28_4_1_U99_n_32}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln1311_4_reg_4471_reg[4]_i_2 
       (.CI(\trunc_ln1311_4_reg_4471_reg[4]_i_11_n_5 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln1311_4_reg_4471_reg[4]_i_2_n_5 ,\trunc_ln1311_4_reg_4471_reg[4]_i_2_n_6 ,\trunc_ln1311_4_reg_4471_reg[4]_i_2_n_7 ,\trunc_ln1311_4_reg_4471_reg[4]_i_2_n_8 ,\trunc_ln1311_4_reg_4471_reg[4]_i_2_n_9 ,\trunc_ln1311_4_reg_4471_reg[4]_i_2_n_10 ,\trunc_ln1311_4_reg_4471_reg[4]_i_2_n_11 ,\trunc_ln1311_4_reg_4471_reg[4]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_trunc_ln1311_4_reg_4471_reg[4]_i_2_O_UNCONNECTED [7:0]),
        .S({\trunc_ln1311_4_reg_4471[4]_i_12_n_5 ,\trunc_ln1311_4_reg_4471[4]_i_13_n_5 ,\trunc_ln1311_4_reg_4471[4]_i_14_n_5 ,\trunc_ln1311_4_reg_4471[4]_i_15_n_5 ,\trunc_ln1311_4_reg_4471[4]_i_16_n_5 ,\trunc_ln1311_4_reg_4471[4]_i_17_n_5 ,\trunc_ln1311_4_reg_4471[4]_i_18_n_5 ,\trunc_ln1311_4_reg_4471[4]_i_19_n_5 }));
  FDRE \trunc_ln1311_4_reg_4471_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln1311_1_reg_44650),
        .D(sub_ln1311_2_fu_2727_p2[24]),
        .Q(trunc_ln1311_4_reg_4471[5]),
        .R(1'b0));
  FDRE \trunc_ln1311_4_reg_4471_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln1311_1_reg_44650),
        .D(sub_ln1311_2_fu_2727_p2[25]),
        .Q(trunc_ln1311_4_reg_4471[6]),
        .R(1'b0));
  FDRE \trunc_ln1311_4_reg_4471_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln1311_1_reg_44650),
        .D(sub_ln1311_2_fu_2727_p2[26]),
        .Q(trunc_ln1311_4_reg_4471[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \trunc_ln1311_4_reg_4471_reg[7]_i_1 
       (.CI(\trunc_ln1311_4_reg_4471_reg[4]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_trunc_ln1311_4_reg_4471_reg[7]_i_1_CO_UNCONNECTED [7:2],\trunc_ln1311_4_reg_4471_reg[7]_i_1_n_11 ,\trunc_ln1311_4_reg_4471_reg[7]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_trunc_ln1311_4_reg_4471_reg[7]_i_1_O_UNCONNECTED [7:3],sub_ln1311_2_fu_2727_p2[26:24]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\trunc_ln1311_4_reg_4471[7]_i_2_n_5 ,\trunc_ln1311_4_reg_4471[7]_i_3_n_5 ,\trunc_ln1311_4_reg_4471[7]_i_4_n_5 }));
  FDRE \trunc_ln320_1_reg_4299_reg[0] 
       (.C(ap_clk),
        .CE(tmp_13_reg_42890),
        .D(add_ln1257_3_fu_2126_p2[8]),
        .Q(trunc_ln320_1_reg_4299[0]),
        .R(1'b0));
  FDRE \trunc_ln320_1_reg_4299_reg[1] 
       (.C(ap_clk),
        .CE(tmp_13_reg_42890),
        .D(add_ln1257_3_fu_2126_p2[9]),
        .Q(trunc_ln320_1_reg_4299[1]),
        .R(1'b0));
  FDRE \trunc_ln320_1_reg_4299_reg[2] 
       (.C(ap_clk),
        .CE(tmp_13_reg_42890),
        .D(add_ln1257_3_fu_2126_p2[10]),
        .Q(trunc_ln320_1_reg_4299[2]),
        .R(1'b0));
  FDRE \trunc_ln320_1_reg_4299_reg[3] 
       (.C(ap_clk),
        .CE(tmp_13_reg_42890),
        .D(add_ln1257_3_fu_2126_p2[11]),
        .Q(trunc_ln320_1_reg_4299[3]),
        .R(1'b0));
  FDRE \trunc_ln320_1_reg_4299_reg[4] 
       (.C(ap_clk),
        .CE(tmp_13_reg_42890),
        .D(add_ln1257_3_fu_2126_p2[12]),
        .Q(trunc_ln320_1_reg_4299[4]),
        .R(1'b0));
  FDRE \trunc_ln320_1_reg_4299_reg[5] 
       (.C(ap_clk),
        .CE(tmp_13_reg_42890),
        .D(add_ln1257_3_fu_2126_p2[13]),
        .Q(trunc_ln320_1_reg_4299[5]),
        .R(1'b0));
  FDRE \trunc_ln320_1_reg_4299_reg[6] 
       (.C(ap_clk),
        .CE(tmp_13_reg_42890),
        .D(add_ln1257_3_fu_2126_p2[14]),
        .Q(trunc_ln320_1_reg_4299[6]),
        .R(1'b0));
  FDRE \trunc_ln320_1_reg_4299_reg[7] 
       (.C(ap_clk),
        .CE(tmp_13_reg_42890),
        .D(add_ln1257_3_fu_2126_p2[15]),
        .Q(trunc_ln320_1_reg_4299[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_2_reg_4304[5]_i_2 
       (.I0(mac_muladd_8ns_7s_16s_16_4_1_U92_n_7),
        .I1(zext_ln1258_fu_2138_p1[13]),
        .O(\trunc_ln320_2_reg_4304[5]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_2_reg_4304[5]_i_3 
       (.I0(mac_muladd_8ns_7s_16s_16_4_1_U92_n_8),
        .I1(zext_ln1258_fu_2138_p1[12]),
        .O(\trunc_ln320_2_reg_4304[5]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_2_reg_4304[5]_i_4 
       (.I0(mac_muladd_8ns_7s_16s_16_4_1_U92_n_9),
        .I1(zext_ln1258_fu_2138_p1[11]),
        .O(\trunc_ln320_2_reg_4304[5]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_2_reg_4304[5]_i_5 
       (.I0(mac_muladd_8ns_7s_16s_16_4_1_U92_n_10),
        .I1(zext_ln1258_fu_2138_p1[10]),
        .O(\trunc_ln320_2_reg_4304[5]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_2_reg_4304[5]_i_6 
       (.I0(mac_muladd_8ns_7s_16s_16_4_1_U92_n_11),
        .I1(zext_ln1258_fu_2138_p1[9]),
        .O(\trunc_ln320_2_reg_4304[5]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_2_reg_4304[5]_i_7 
       (.I0(mac_muladd_8ns_7s_16s_16_4_1_U92_n_12),
        .I1(zext_ln1258_fu_2138_p1[8]),
        .O(\trunc_ln320_2_reg_4304[5]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_2_reg_4304[5]_i_8 
       (.I0(mac_muladd_8ns_7s_16s_16_4_1_U92_n_13),
        .I1(zext_ln1258_fu_2138_p1[7]),
        .O(\trunc_ln320_2_reg_4304[5]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_2_reg_4304[7]_i_2 
       (.I0(mac_muladd_8ns_7s_16s_16_4_1_U92_n_6),
        .I1(zext_ln1258_fu_2138_p1[14]),
        .O(\trunc_ln320_2_reg_4304[7]_i_2_n_5 ));
  FDRE \trunc_ln320_2_reg_4304_reg[0] 
       (.C(ap_clk),
        .CE(tmp_13_reg_42890),
        .D(add_ln1258_2_fu_2145_p2[8]),
        .Q(trunc_ln320_2_reg_4304[0]),
        .R(1'b0));
  FDRE \trunc_ln320_2_reg_4304_reg[1] 
       (.C(ap_clk),
        .CE(tmp_13_reg_42890),
        .D(add_ln1258_2_fu_2145_p2[9]),
        .Q(trunc_ln320_2_reg_4304[1]),
        .R(1'b0));
  FDRE \trunc_ln320_2_reg_4304_reg[2] 
       (.C(ap_clk),
        .CE(tmp_13_reg_42890),
        .D(add_ln1258_2_fu_2145_p2[10]),
        .Q(trunc_ln320_2_reg_4304[2]),
        .R(1'b0));
  FDRE \trunc_ln320_2_reg_4304_reg[3] 
       (.C(ap_clk),
        .CE(tmp_13_reg_42890),
        .D(add_ln1258_2_fu_2145_p2[11]),
        .Q(trunc_ln320_2_reg_4304[3]),
        .R(1'b0));
  FDRE \trunc_ln320_2_reg_4304_reg[4] 
       (.C(ap_clk),
        .CE(tmp_13_reg_42890),
        .D(add_ln1258_2_fu_2145_p2[12]),
        .Q(trunc_ln320_2_reg_4304[4]),
        .R(1'b0));
  FDRE \trunc_ln320_2_reg_4304_reg[5] 
       (.C(ap_clk),
        .CE(tmp_13_reg_42890),
        .D(add_ln1258_2_fu_2145_p2[13]),
        .Q(trunc_ln320_2_reg_4304[5]),
        .R(1'b0));
  CARRY8 \trunc_ln320_2_reg_4304_reg[5]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\trunc_ln320_2_reg_4304_reg[5]_i_1_n_5 ,\trunc_ln320_2_reg_4304_reg[5]_i_1_n_6 ,\trunc_ln320_2_reg_4304_reg[5]_i_1_n_7 ,\trunc_ln320_2_reg_4304_reg[5]_i_1_n_8 ,\trunc_ln320_2_reg_4304_reg[5]_i_1_n_9 ,\trunc_ln320_2_reg_4304_reg[5]_i_1_n_10 ,\trunc_ln320_2_reg_4304_reg[5]_i_1_n_11 ,\trunc_ln320_2_reg_4304_reg[5]_i_1_n_12 }),
        .DI({mac_muladd_8ns_7s_16s_16_4_1_U92_n_7,mac_muladd_8ns_7s_16s_16_4_1_U92_n_8,mac_muladd_8ns_7s_16s_16_4_1_U92_n_9,mac_muladd_8ns_7s_16s_16_4_1_U92_n_10,mac_muladd_8ns_7s_16s_16_4_1_U92_n_11,mac_muladd_8ns_7s_16s_16_4_1_U92_n_12,mac_muladd_8ns_7s_16s_16_4_1_U92_n_13,1'b0}),
        .O({add_ln1258_2_fu_2145_p2[13:8],\NLW_trunc_ln320_2_reg_4304_reg[5]_i_1_O_UNCONNECTED [1:0]}),
        .S({\trunc_ln320_2_reg_4304[5]_i_2_n_5 ,\trunc_ln320_2_reg_4304[5]_i_3_n_5 ,\trunc_ln320_2_reg_4304[5]_i_4_n_5 ,\trunc_ln320_2_reg_4304[5]_i_5_n_5 ,\trunc_ln320_2_reg_4304[5]_i_6_n_5 ,\trunc_ln320_2_reg_4304[5]_i_7_n_5 ,\trunc_ln320_2_reg_4304[5]_i_8_n_5 ,mac_muladd_8ns_7s_16s_16_4_1_U92_n_14}));
  FDRE \trunc_ln320_2_reg_4304_reg[6] 
       (.C(ap_clk),
        .CE(tmp_13_reg_42890),
        .D(add_ln1258_2_fu_2145_p2[14]),
        .Q(trunc_ln320_2_reg_4304[6]),
        .R(1'b0));
  FDRE \trunc_ln320_2_reg_4304_reg[7] 
       (.C(ap_clk),
        .CE(tmp_13_reg_42890),
        .D(add_ln1258_2_fu_2145_p2[15]),
        .Q(trunc_ln320_2_reg_4304[7]),
        .R(1'b0));
  CARRY8 \trunc_ln320_2_reg_4304_reg[7]_i_1 
       (.CI(\trunc_ln320_2_reg_4304_reg[5]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_trunc_ln320_2_reg_4304_reg[7]_i_1_CO_UNCONNECTED [7:3],add_ln1258_2_fu_2145_p2[16],\NLW_trunc_ln320_2_reg_4304_reg[7]_i_1_CO_UNCONNECTED [1],\trunc_ln320_2_reg_4304_reg[7]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mac_muladd_8ns_7s_16s_16_4_1_U92_n_6}),
        .O({\NLW_trunc_ln320_2_reg_4304_reg[7]_i_1_O_UNCONNECTED [7:2],add_ln1258_2_fu_2145_p2[15:14]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,mac_muladd_8ns_7s_16s_16_4_1_U92_n_5,\trunc_ln320_2_reg_4304[7]_i_2_n_5 }));
  FDRE \trunc_ln320_3_reg_4429_reg[0] 
       (.C(ap_clk),
        .CE(tmp_15_reg_44240),
        .D(add_ln1259_6_fu_2635_p2[8]),
        .Q(trunc_ln320_3_reg_4429[0]),
        .R(1'b0));
  FDRE \trunc_ln320_3_reg_4429_reg[1] 
       (.C(ap_clk),
        .CE(tmp_15_reg_44240),
        .D(add_ln1259_6_fu_2635_p2[9]),
        .Q(trunc_ln320_3_reg_4429[1]),
        .R(1'b0));
  FDRE \trunc_ln320_3_reg_4429_reg[2] 
       (.C(ap_clk),
        .CE(tmp_15_reg_44240),
        .D(add_ln1259_6_fu_2635_p2[10]),
        .Q(trunc_ln320_3_reg_4429[2]),
        .R(1'b0));
  FDRE \trunc_ln320_3_reg_4429_reg[3] 
       (.C(ap_clk),
        .CE(tmp_15_reg_44240),
        .D(add_ln1259_6_fu_2635_p2[11]),
        .Q(trunc_ln320_3_reg_4429[3]),
        .R(1'b0));
  FDRE \trunc_ln320_3_reg_4429_reg[4] 
       (.C(ap_clk),
        .CE(tmp_15_reg_44240),
        .D(add_ln1259_6_fu_2635_p2[12]),
        .Q(trunc_ln320_3_reg_4429[4]),
        .R(1'b0));
  FDRE \trunc_ln320_3_reg_4429_reg[5] 
       (.C(ap_clk),
        .CE(tmp_15_reg_44240),
        .D(add_ln1259_6_fu_2635_p2[13]),
        .Q(trunc_ln320_3_reg_4429[5]),
        .R(1'b0));
  FDRE \trunc_ln320_3_reg_4429_reg[6] 
       (.C(ap_clk),
        .CE(tmp_15_reg_44240),
        .D(add_ln1259_6_fu_2635_p2[14]),
        .Q(trunc_ln320_3_reg_4429[6]),
        .R(1'b0));
  FDRE \trunc_ln320_3_reg_4429_reg[7] 
       (.C(ap_clk),
        .CE(tmp_15_reg_44240),
        .D(add_ln1259_6_fu_2635_p2[15]),
        .Q(trunc_ln320_3_reg_4429[7]),
        .R(1'b0));
  FDRE \trunc_ln320_4_reg_4319_reg[0] 
       (.C(ap_clk),
        .CE(tmp_13_reg_42890),
        .D(add_ln1257_7_fu_2202_p2[8]),
        .Q(trunc_ln320_4_reg_4319[0]),
        .R(1'b0));
  FDRE \trunc_ln320_4_reg_4319_reg[1] 
       (.C(ap_clk),
        .CE(tmp_13_reg_42890),
        .D(add_ln1257_7_fu_2202_p2[9]),
        .Q(trunc_ln320_4_reg_4319[1]),
        .R(1'b0));
  FDRE \trunc_ln320_4_reg_4319_reg[2] 
       (.C(ap_clk),
        .CE(tmp_13_reg_42890),
        .D(add_ln1257_7_fu_2202_p2[10]),
        .Q(trunc_ln320_4_reg_4319[2]),
        .R(1'b0));
  FDRE \trunc_ln320_4_reg_4319_reg[3] 
       (.C(ap_clk),
        .CE(tmp_13_reg_42890),
        .D(add_ln1257_7_fu_2202_p2[11]),
        .Q(trunc_ln320_4_reg_4319[3]),
        .R(1'b0));
  FDRE \trunc_ln320_4_reg_4319_reg[4] 
       (.C(ap_clk),
        .CE(tmp_13_reg_42890),
        .D(add_ln1257_7_fu_2202_p2[12]),
        .Q(trunc_ln320_4_reg_4319[4]),
        .R(1'b0));
  FDRE \trunc_ln320_4_reg_4319_reg[5] 
       (.C(ap_clk),
        .CE(tmp_13_reg_42890),
        .D(add_ln1257_7_fu_2202_p2[13]),
        .Q(trunc_ln320_4_reg_4319[5]),
        .R(1'b0));
  FDRE \trunc_ln320_4_reg_4319_reg[6] 
       (.C(ap_clk),
        .CE(tmp_13_reg_42890),
        .D(add_ln1257_7_fu_2202_p2[14]),
        .Q(trunc_ln320_4_reg_4319[6]),
        .R(1'b0));
  FDRE \trunc_ln320_4_reg_4319_reg[7] 
       (.C(ap_clk),
        .CE(tmp_13_reg_42890),
        .D(add_ln1257_7_fu_2202_p2[15]),
        .Q(trunc_ln320_4_reg_4319[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_5_reg_4324[5]_i_2 
       (.I0(mac_muladd_8ns_7s_16s_16_4_1_U94_n_7),
        .I1(zext_ln1258_2_fu_2214_p1[13]),
        .O(\trunc_ln320_5_reg_4324[5]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_5_reg_4324[5]_i_3 
       (.I0(mac_muladd_8ns_7s_16s_16_4_1_U94_n_8),
        .I1(zext_ln1258_2_fu_2214_p1[12]),
        .O(\trunc_ln320_5_reg_4324[5]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_5_reg_4324[5]_i_4 
       (.I0(mac_muladd_8ns_7s_16s_16_4_1_U94_n_9),
        .I1(zext_ln1258_2_fu_2214_p1[11]),
        .O(\trunc_ln320_5_reg_4324[5]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_5_reg_4324[5]_i_5 
       (.I0(mac_muladd_8ns_7s_16s_16_4_1_U94_n_10),
        .I1(zext_ln1258_2_fu_2214_p1[10]),
        .O(\trunc_ln320_5_reg_4324[5]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_5_reg_4324[5]_i_6 
       (.I0(mac_muladd_8ns_7s_16s_16_4_1_U94_n_11),
        .I1(zext_ln1258_2_fu_2214_p1[9]),
        .O(\trunc_ln320_5_reg_4324[5]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_5_reg_4324[5]_i_7 
       (.I0(mac_muladd_8ns_7s_16s_16_4_1_U94_n_12),
        .I1(zext_ln1258_2_fu_2214_p1[8]),
        .O(\trunc_ln320_5_reg_4324[5]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_5_reg_4324[5]_i_8 
       (.I0(mac_muladd_8ns_7s_16s_16_4_1_U94_n_13),
        .I1(zext_ln1258_2_fu_2214_p1[7]),
        .O(\trunc_ln320_5_reg_4324[5]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln320_5_reg_4324[7]_i_2 
       (.I0(mac_muladd_8ns_7s_16s_16_4_1_U94_n_6),
        .I1(zext_ln1258_2_fu_2214_p1[14]),
        .O(\trunc_ln320_5_reg_4324[7]_i_2_n_5 ));
  FDRE \trunc_ln320_5_reg_4324_reg[0] 
       (.C(ap_clk),
        .CE(tmp_13_reg_42890),
        .D(add_ln1258_5_fu_2221_p2[8]),
        .Q(trunc_ln320_5_reg_4324[0]),
        .R(1'b0));
  FDRE \trunc_ln320_5_reg_4324_reg[1] 
       (.C(ap_clk),
        .CE(tmp_13_reg_42890),
        .D(add_ln1258_5_fu_2221_p2[9]),
        .Q(trunc_ln320_5_reg_4324[1]),
        .R(1'b0));
  FDRE \trunc_ln320_5_reg_4324_reg[2] 
       (.C(ap_clk),
        .CE(tmp_13_reg_42890),
        .D(add_ln1258_5_fu_2221_p2[10]),
        .Q(trunc_ln320_5_reg_4324[2]),
        .R(1'b0));
  FDRE \trunc_ln320_5_reg_4324_reg[3] 
       (.C(ap_clk),
        .CE(tmp_13_reg_42890),
        .D(add_ln1258_5_fu_2221_p2[11]),
        .Q(trunc_ln320_5_reg_4324[3]),
        .R(1'b0));
  FDRE \trunc_ln320_5_reg_4324_reg[4] 
       (.C(ap_clk),
        .CE(tmp_13_reg_42890),
        .D(add_ln1258_5_fu_2221_p2[12]),
        .Q(trunc_ln320_5_reg_4324[4]),
        .R(1'b0));
  FDRE \trunc_ln320_5_reg_4324_reg[5] 
       (.C(ap_clk),
        .CE(tmp_13_reg_42890),
        .D(add_ln1258_5_fu_2221_p2[13]),
        .Q(trunc_ln320_5_reg_4324[5]),
        .R(1'b0));
  CARRY8 \trunc_ln320_5_reg_4324_reg[5]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\trunc_ln320_5_reg_4324_reg[5]_i_1_n_5 ,\trunc_ln320_5_reg_4324_reg[5]_i_1_n_6 ,\trunc_ln320_5_reg_4324_reg[5]_i_1_n_7 ,\trunc_ln320_5_reg_4324_reg[5]_i_1_n_8 ,\trunc_ln320_5_reg_4324_reg[5]_i_1_n_9 ,\trunc_ln320_5_reg_4324_reg[5]_i_1_n_10 ,\trunc_ln320_5_reg_4324_reg[5]_i_1_n_11 ,\trunc_ln320_5_reg_4324_reg[5]_i_1_n_12 }),
        .DI({mac_muladd_8ns_7s_16s_16_4_1_U94_n_7,mac_muladd_8ns_7s_16s_16_4_1_U94_n_8,mac_muladd_8ns_7s_16s_16_4_1_U94_n_9,mac_muladd_8ns_7s_16s_16_4_1_U94_n_10,mac_muladd_8ns_7s_16s_16_4_1_U94_n_11,mac_muladd_8ns_7s_16s_16_4_1_U94_n_12,mac_muladd_8ns_7s_16s_16_4_1_U94_n_13,1'b0}),
        .O({add_ln1258_5_fu_2221_p2[13:8],\NLW_trunc_ln320_5_reg_4324_reg[5]_i_1_O_UNCONNECTED [1:0]}),
        .S({\trunc_ln320_5_reg_4324[5]_i_2_n_5 ,\trunc_ln320_5_reg_4324[5]_i_3_n_5 ,\trunc_ln320_5_reg_4324[5]_i_4_n_5 ,\trunc_ln320_5_reg_4324[5]_i_5_n_5 ,\trunc_ln320_5_reg_4324[5]_i_6_n_5 ,\trunc_ln320_5_reg_4324[5]_i_7_n_5 ,\trunc_ln320_5_reg_4324[5]_i_8_n_5 ,mac_muladd_8ns_7s_16s_16_4_1_U94_n_14}));
  FDRE \trunc_ln320_5_reg_4324_reg[6] 
       (.C(ap_clk),
        .CE(tmp_13_reg_42890),
        .D(add_ln1258_5_fu_2221_p2[14]),
        .Q(trunc_ln320_5_reg_4324[6]),
        .R(1'b0));
  FDRE \trunc_ln320_5_reg_4324_reg[7] 
       (.C(ap_clk),
        .CE(tmp_13_reg_42890),
        .D(add_ln1258_5_fu_2221_p2[15]),
        .Q(trunc_ln320_5_reg_4324[7]),
        .R(1'b0));
  CARRY8 \trunc_ln320_5_reg_4324_reg[7]_i_1 
       (.CI(\trunc_ln320_5_reg_4324_reg[5]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_trunc_ln320_5_reg_4324_reg[7]_i_1_CO_UNCONNECTED [7:3],add_ln1258_5_fu_2221_p2[16],\NLW_trunc_ln320_5_reg_4324_reg[7]_i_1_CO_UNCONNECTED [1],\trunc_ln320_5_reg_4324_reg[7]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mac_muladd_8ns_7s_16s_16_4_1_U94_n_6}),
        .O({\NLW_trunc_ln320_5_reg_4324_reg[7]_i_1_O_UNCONNECTED [7:2],add_ln1258_5_fu_2221_p2[15:14]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,mac_muladd_8ns_7s_16s_16_4_1_U94_n_5,\trunc_ln320_5_reg_4324[7]_i_2_n_5 }));
  FDRE \trunc_ln320_6_reg_4439_reg[0] 
       (.C(ap_clk),
        .CE(tmp_15_reg_44240),
        .D(add_ln1259_7_fu_2669_p2[8]),
        .Q(trunc_ln320_6_reg_4439[0]),
        .R(1'b0));
  FDRE \trunc_ln320_6_reg_4439_reg[1] 
       (.C(ap_clk),
        .CE(tmp_15_reg_44240),
        .D(add_ln1259_7_fu_2669_p2[9]),
        .Q(trunc_ln320_6_reg_4439[1]),
        .R(1'b0));
  FDRE \trunc_ln320_6_reg_4439_reg[2] 
       (.C(ap_clk),
        .CE(tmp_15_reg_44240),
        .D(add_ln1259_7_fu_2669_p2[10]),
        .Q(trunc_ln320_6_reg_4439[2]),
        .R(1'b0));
  FDRE \trunc_ln320_6_reg_4439_reg[3] 
       (.C(ap_clk),
        .CE(tmp_15_reg_44240),
        .D(add_ln1259_7_fu_2669_p2[11]),
        .Q(trunc_ln320_6_reg_4439[3]),
        .R(1'b0));
  FDRE \trunc_ln320_6_reg_4439_reg[4] 
       (.C(ap_clk),
        .CE(tmp_15_reg_44240),
        .D(add_ln1259_7_fu_2669_p2[12]),
        .Q(trunc_ln320_6_reg_4439[4]),
        .R(1'b0));
  FDRE \trunc_ln320_6_reg_4439_reg[5] 
       (.C(ap_clk),
        .CE(tmp_15_reg_44240),
        .D(add_ln1259_7_fu_2669_p2[13]),
        .Q(trunc_ln320_6_reg_4439[5]),
        .R(1'b0));
  FDRE \trunc_ln320_6_reg_4439_reg[6] 
       (.C(ap_clk),
        .CE(tmp_15_reg_44240),
        .D(add_ln1259_7_fu_2669_p2[14]),
        .Q(trunc_ln320_6_reg_4439[6]),
        .R(1'b0));
  FDRE \trunc_ln320_6_reg_4439_reg[7] 
       (.C(ap_clk),
        .CE(tmp_15_reg_44240),
        .D(add_ln1259_7_fu_2669_p2[15]),
        .Q(trunc_ln320_6_reg_4439[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \trunc_ln320_reg_4408[1]_i_1 
       (.I0(ap_enable_reg_pp0_iter12_reg_1),
        .I1(\icmp_ln520_reg_4037_pp0_iter11_reg_reg[0]_0 ),
        .I2(\trunc_ln320_reg_4408_reg[1]_2 ),
        .O(add_ln320_reg_44160));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln320_reg_4408[1]_i_2 
       (.I0(\rampVal_2_loc_0_fu_258_reg[7]_0 [0]),
        .I1(\icmp_ln1584_reg_4389_reg_n_5_[0] ),
        .O(add_ln320_fu_2605_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln320_reg_4408[2]_i_1 
       (.I0(\rampVal_2_loc_0_fu_258_reg[7]_0 [1]),
        .I1(\icmp_ln1584_reg_4389_reg_n_5_[0] ),
        .O(add_ln320_fu_2605_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln320_reg_4408[3]_i_1 
       (.I0(\rampVal_2_loc_0_fu_258_reg[7]_0 [2]),
        .I1(\icmp_ln1584_reg_4389_reg_n_5_[0] ),
        .O(add_ln320_fu_2605_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln320_reg_4408[4]_i_1 
       (.I0(\rampVal_2_loc_0_fu_258_reg[7]_0 [3]),
        .I1(\icmp_ln1584_reg_4389_reg_n_5_[0] ),
        .O(add_ln320_fu_2605_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln320_reg_4408[5]_i_1 
       (.I0(\rampVal_2_loc_0_fu_258_reg[7]_0 [4]),
        .I1(\icmp_ln1584_reg_4389_reg_n_5_[0] ),
        .O(add_ln320_fu_2605_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln320_reg_4408[6]_i_1 
       (.I0(\rampVal_2_loc_0_fu_258_reg[7]_0 [5]),
        .I1(\icmp_ln1584_reg_4389_reg_n_5_[0] ),
        .O(add_ln320_fu_2605_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln320_reg_4408[7]_i_1 
       (.I0(\rampVal_2_loc_0_fu_258_reg[7]_0 [6]),
        .I1(\icmp_ln1584_reg_4389_reg_n_5_[0] ),
        .O(add_ln320_fu_2605_p2[7]));
  FDRE \trunc_ln320_reg_4408_reg[1] 
       (.C(ap_clk),
        .CE(add_ln320_reg_44160),
        .D(add_ln320_fu_2605_p2[1]),
        .Q(trunc_ln320_reg_4408[1]),
        .R(1'b0));
  FDRE \trunc_ln320_reg_4408_reg[2] 
       (.C(ap_clk),
        .CE(add_ln320_reg_44160),
        .D(add_ln320_fu_2605_p2[2]),
        .Q(trunc_ln320_reg_4408[2]),
        .R(1'b0));
  FDRE \trunc_ln320_reg_4408_reg[3] 
       (.C(ap_clk),
        .CE(add_ln320_reg_44160),
        .D(add_ln320_fu_2605_p2[3]),
        .Q(trunc_ln320_reg_4408[3]),
        .R(1'b0));
  FDRE \trunc_ln320_reg_4408_reg[4] 
       (.C(ap_clk),
        .CE(add_ln320_reg_44160),
        .D(add_ln320_fu_2605_p2[4]),
        .Q(trunc_ln320_reg_4408[4]),
        .R(1'b0));
  FDRE \trunc_ln320_reg_4408_reg[5] 
       (.C(ap_clk),
        .CE(add_ln320_reg_44160),
        .D(add_ln320_fu_2605_p2[5]),
        .Q(trunc_ln320_reg_4408[5]),
        .R(1'b0));
  FDRE \trunc_ln320_reg_4408_reg[6] 
       (.C(ap_clk),
        .CE(add_ln320_reg_44160),
        .D(add_ln320_fu_2605_p2[6]),
        .Q(trunc_ln320_reg_4408[6]),
        .R(1'b0));
  FDRE \trunc_ln320_reg_4408_reg[7] 
       (.C(ap_clk),
        .CE(add_ln320_reg_44160),
        .D(add_ln320_fu_2605_p2[7]),
        .Q(\trunc_ln320_reg_4408_reg[7]_0 ),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_4047_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln520_1_reg_4047[10]),
        .Q(trunc_ln520_1_reg_4047_pp0_iter1_reg[10]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_4047_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln520_1_reg_4047[1]),
        .Q(trunc_ln520_1_reg_4047_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_4047_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln520_1_reg_4047[2]),
        .Q(trunc_ln520_1_reg_4047_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_4047_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln520_1_reg_4047[3]),
        .Q(trunc_ln520_1_reg_4047_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_4047_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln520_1_reg_4047[4]),
        .Q(trunc_ln520_1_reg_4047_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_4047_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln520_1_reg_4047[5]),
        .Q(trunc_ln520_1_reg_4047_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_4047_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln520_1_reg_4047[6]),
        .Q(trunc_ln520_1_reg_4047_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_4047_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln520_1_reg_4047[7]),
        .Q(trunc_ln520_1_reg_4047_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_4047_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln520_1_reg_4047[8]),
        .Q(trunc_ln520_1_reg_4047_pp0_iter1_reg[8]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_4047_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln520_1_reg_4047[9]),
        .Q(trunc_ln520_1_reg_4047_pp0_iter1_reg[9]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_4047_reg[10] 
       (.C(ap_clk),
        .CE(trunc_ln520_1_reg_40470),
        .D(ap_sig_allocacmp_x_4[10]),
        .Q(trunc_ln520_1_reg_4047[10]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_4047_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln520_1_reg_40470),
        .D(ap_sig_allocacmp_x_4[1]),
        .Q(trunc_ln520_1_reg_4047[1]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_4047_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln520_1_reg_40470),
        .D(ap_sig_allocacmp_x_4[2]),
        .Q(trunc_ln520_1_reg_4047[2]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_4047_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln520_1_reg_40470),
        .D(ap_sig_allocacmp_x_4[3]),
        .Q(trunc_ln520_1_reg_4047[3]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_4047_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln520_1_reg_40470),
        .D(ap_sig_allocacmp_x_4[4]),
        .Q(trunc_ln520_1_reg_4047[4]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_4047_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln520_1_reg_40470),
        .D(ap_sig_allocacmp_x_4[5]),
        .Q(trunc_ln520_1_reg_4047[5]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_4047_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln520_1_reg_40470),
        .D(ap_sig_allocacmp_x_4[6]),
        .Q(trunc_ln520_1_reg_4047[6]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_4047_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln520_1_reg_40470),
        .D(ap_sig_allocacmp_x_4[7]),
        .Q(trunc_ln520_1_reg_4047[7]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_4047_reg[8] 
       (.C(ap_clk),
        .CE(trunc_ln520_1_reg_40470),
        .D(ap_sig_allocacmp_x_4[8]),
        .Q(trunc_ln520_1_reg_4047[8]),
        .R(1'b0));
  FDRE \trunc_ln520_1_reg_4047_reg[9] 
       (.C(ap_clk),
        .CE(trunc_ln520_1_reg_40470),
        .D(ap_sig_allocacmp_x_4[9]),
        .Q(trunc_ln520_1_reg_4047[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE2FFFFFFE2FF0000)) 
    \xBar_V[0]_i_1 
       (.I0(sub_ln229_1_reg_4138[0]),
        .I1(\xBar_V[10]_i_3_n_5 ),
        .I2(\xBar_V_loc_0_fu_286_reg[10] [0]),
        .I3(\xBar_V_1[9]_i_5_n_5 ),
        .I4(xBar_V0),
        .I5(xBar_V[0]),
        .O(\sub_ln229_1_reg_4138_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h8A8A8AAA00000000)) 
    \xBar_V[10]_i_1 
       (.I0(\rampVal_3_flag_0_reg_406_reg[0] [2]),
        .I1(\xBar_V[10]_i_3_n_5 ),
        .I2(\xBar_V_1[9]_i_5_n_5 ),
        .I3(\xBar_V_1[9]_i_4_n_5 ),
        .I4(icmp_ln1072_8_reg_4134),
        .I5(\xBar_V_1[9]_i_7_n_5 ),
        .O(xBar_V0));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT4 #(
    .INIT(16'h7F00)) 
    \xBar_V[10]_i_2 
       (.I0(\icmp_ln1027_reg_4041_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln520_reg_4037),
        .I3(\xBar_V[10]_i_4_n_5 ),
        .O(\icmp_ln1027_reg_4041_reg[0]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \xBar_V[10]_i_3 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(icmp_ln520_reg_4037),
        .I2(\icmp_ln1027_reg_4041_reg_n_5_[0] ),
        .I3(\sub_ln229_1_reg_4138_reg[10]_0 ),
        .O(\xBar_V[10]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    \xBar_V[10]_i_4 
       (.I0(\xBar_V_reg[10]_0 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln520_reg_4037),
        .I3(\icmp_ln1027_reg_4041_reg_n_5_[0] ),
        .I4(\sub_ln229_1_reg_4138_reg[10]_0 ),
        .I5(sub_ln229_1_reg_4138[10]),
        .O(\xBar_V[10]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT4 #(
    .INIT(16'h7F00)) 
    \xBar_V[1]_i_1 
       (.I0(\icmp_ln1027_reg_4041_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln520_reg_4037),
        .I3(\xBar_V[1]_i_2_n_5 ),
        .O(\icmp_ln1027_reg_4041_reg[0]_9 ));
  LUT6 #(
    .INIT(64'hFFFFFF7F00000040)) 
    \xBar_V[1]_i_2 
       (.I0(\xBar_V_loc_0_fu_286_reg[10] [1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln520_reg_4037),
        .I3(\icmp_ln1027_reg_4041_reg_n_5_[0] ),
        .I4(\sub_ln229_1_reg_4138_reg[10]_0 ),
        .I5(sub_ln229_1_reg_4138[1]),
        .O(\xBar_V[1]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \xBar_V[2]_i_1 
       (.I0(\xBar_V_loc_0_fu_286_reg[10] [2]),
        .I1(\xBar_V_loc_0_fu_286_reg[10] [1]),
        .I2(\xBar_V[10]_i_3_n_5 ),
        .I3(sub_ln229_1_reg_4138[2]),
        .O(\xBar_V_loc_0_fu_286_reg[2] ));
  LUT5 #(
    .INIT(32'h6AFF6A00)) 
    \xBar_V[3]_i_1 
       (.I0(\xBar_V_loc_0_fu_286_reg[10] [3]),
        .I1(\xBar_V_loc_0_fu_286_reg[10] [1]),
        .I2(\xBar_V_loc_0_fu_286_reg[10] [2]),
        .I3(\xBar_V[10]_i_3_n_5 ),
        .I4(sub_ln229_1_reg_4138[3]),
        .O(\xBar_V_loc_0_fu_286_reg[3] ));
  LUT6 #(
    .INIT(64'h6AAAFFFF6AAA0000)) 
    \xBar_V[4]_i_1 
       (.I0(\xBar_V_loc_0_fu_286_reg[10] [4]),
        .I1(\xBar_V_loc_0_fu_286_reg[10] [3]),
        .I2(\xBar_V_loc_0_fu_286_reg[10] [2]),
        .I3(\xBar_V_loc_0_fu_286_reg[10] [1]),
        .I4(\xBar_V[10]_i_3_n_5 ),
        .I5(sub_ln229_1_reg_4138[4]),
        .O(\xBar_V_loc_0_fu_286_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT4 #(
    .INIT(16'h7F00)) 
    \xBar_V[5]_i_1 
       (.I0(\icmp_ln1027_reg_4041_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln520_reg_4037),
        .I3(\xBar_V[5]_i_2_n_5 ),
        .O(\icmp_ln1027_reg_4041_reg[0]_8 ));
  LUT6 #(
    .INIT(64'hFFFFFF7F00000040)) 
    \xBar_V[5]_i_2 
       (.I0(\xBar_V_reg[5] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln520_reg_4037),
        .I3(\icmp_ln1027_reg_4041_reg_n_5_[0] ),
        .I4(\sub_ln229_1_reg_4138_reg[10]_0 ),
        .I5(sub_ln229_1_reg_4138[5]),
        .O(\xBar_V[5]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT4 #(
    .INIT(16'h7F00)) 
    \xBar_V[6]_i_1 
       (.I0(\icmp_ln1027_reg_4041_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln520_reg_4037),
        .I3(\xBar_V[6]_i_2_n_5 ),
        .O(\icmp_ln1027_reg_4041_reg[0]_7 ));
  LUT6 #(
    .INIT(64'hFFFFFF7F00000040)) 
    \xBar_V[6]_i_2 
       (.I0(\xBar_V_reg[6] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln520_reg_4037),
        .I3(\icmp_ln1027_reg_4041_reg_n_5_[0] ),
        .I4(\sub_ln229_1_reg_4138_reg[10]_0 ),
        .I5(sub_ln229_1_reg_4138[6]),
        .O(\xBar_V[6]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h9F90)) 
    \xBar_V[7]_i_1 
       (.I0(\xBar_V_loc_0_fu_286_reg[10] [7]),
        .I1(\xBar_V_reg[7] ),
        .I2(\xBar_V[10]_i_3_n_5 ),
        .I3(sub_ln229_1_reg_4138[7]),
        .O(\xBar_V_loc_0_fu_286_reg[7]_0 ));
  LUT5 #(
    .INIT(32'hA6FFA600)) 
    \xBar_V[8]_i_1 
       (.I0(\xBar_V_loc_0_fu_286_reg[10] [8]),
        .I1(\xBar_V_loc_0_fu_286_reg[10] [7]),
        .I2(\xBar_V_reg[7] ),
        .I3(\xBar_V[10]_i_3_n_5 ),
        .I4(sub_ln229_1_reg_4138[8]),
        .O(\xBar_V_loc_0_fu_286_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \xBar_V[9]_i_1 
       (.I0(xBar_V0),
        .I1(\icmp_ln1027_reg_4041_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln520_reg_4037),
        .O(\icmp_ln1027_reg_4041_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hA6AAFFFFA6AA0000)) 
    \xBar_V[9]_i_2 
       (.I0(\xBar_V_loc_0_fu_286_reg[10] [9]),
        .I1(\xBar_V_loc_0_fu_286_reg[10] [8]),
        .I2(\xBar_V_reg[7] ),
        .I3(\xBar_V_loc_0_fu_286_reg[10] [7]),
        .I4(\xBar_V[10]_i_3_n_5 ),
        .I5(sub_ln229_1_reg_4138[9]),
        .O(\xBar_V_loc_0_fu_286_reg[9] ));
  LUT4 #(
    .INIT(16'h7F00)) 
    \xBar_V_1[0]_i_1 
       (.I0(\icmp_ln1027_reg_4041_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln520_reg_4037),
        .I3(\xBar_V_1[0]_i_2_n_5 ),
        .O(\icmp_ln1027_reg_4041_reg[0]_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    \xBar_V_1[0]_i_2 
       (.I0(\xBar_V_1_loc_0_fu_290_reg[10] [0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln520_reg_4037),
        .I3(\icmp_ln1027_reg_4041_reg_n_5_[0] ),
        .I4(\sub_ln229_reg_4129_reg[10]_3 ),
        .I5(sub_ln229_reg_4129[0]),
        .O(\xBar_V_1[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h7444FFFF74440000)) 
    \xBar_V_1[10]_i_1 
       (.I0(\xBar_V_1_reg[10]_0 ),
        .I1(\xBar_V_1[9]_i_6_n_5 ),
        .I2(\xBar_V_1[9]_i_5_n_5 ),
        .I3(sub_ln229_reg_4129[10]),
        .I4(xBar_V_10),
        .I5(xBar_V_1[10]),
        .O(\sub_ln229_reg_4129_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT4 #(
    .INIT(16'h7F00)) 
    \xBar_V_1[1]_i_1 
       (.I0(\icmp_ln1027_reg_4041_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln520_reg_4037),
        .I3(\xBar_V_1[1]_i_2_n_5 ),
        .O(\icmp_ln1027_reg_4041_reg[0]_4 ));
  LUT6 #(
    .INIT(64'hFFFFFF7F00000040)) 
    \xBar_V_1[1]_i_2 
       (.I0(\xBar_V_1_loc_0_fu_290_reg[10] [1]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln520_reg_4037),
        .I3(\icmp_ln1027_reg_4041_reg_n_5_[0] ),
        .I4(\sub_ln229_reg_4129_reg[10]_3 ),
        .I5(sub_ln229_reg_4129[1]),
        .O(\xBar_V_1[1]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \xBar_V_1[2]_i_1 
       (.I0(\xBar_V_1_loc_0_fu_290_reg[10] [2]),
        .I1(\xBar_V_1_loc_0_fu_290_reg[10] [1]),
        .I2(\xBar_V_1[9]_i_6_n_5 ),
        .I3(sub_ln229_reg_4129[2]),
        .O(\xBar_V_1_loc_0_fu_290_reg[2] ));
  LUT5 #(
    .INIT(32'h6AFF6A00)) 
    \xBar_V_1[3]_i_1 
       (.I0(\xBar_V_1_loc_0_fu_290_reg[10] [3]),
        .I1(\xBar_V_1_loc_0_fu_290_reg[10] [1]),
        .I2(\xBar_V_1_loc_0_fu_290_reg[10] [2]),
        .I3(\xBar_V_1[9]_i_6_n_5 ),
        .I4(sub_ln229_reg_4129[3]),
        .O(\xBar_V_1_loc_0_fu_290_reg[3] ));
  LUT6 #(
    .INIT(64'h6AAAFFFF6AAA0000)) 
    \xBar_V_1[4]_i_1 
       (.I0(\xBar_V_1_loc_0_fu_290_reg[10] [4]),
        .I1(\xBar_V_1_loc_0_fu_290_reg[10] [3]),
        .I2(\xBar_V_1_loc_0_fu_290_reg[10] [2]),
        .I3(\xBar_V_1_loc_0_fu_290_reg[10] [1]),
        .I4(\xBar_V_1[9]_i_6_n_5 ),
        .I5(sub_ln229_reg_4129[4]),
        .O(\xBar_V_1_loc_0_fu_290_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT4 #(
    .INIT(16'h7F00)) 
    \xBar_V_1[5]_i_1 
       (.I0(\icmp_ln1027_reg_4041_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln520_reg_4037),
        .I3(\xBar_V_1[5]_i_2_n_5 ),
        .O(\icmp_ln1027_reg_4041_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFF7F00000040)) 
    \xBar_V_1[5]_i_2 
       (.I0(\xBar_V_1_reg[5] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln520_reg_4037),
        .I3(\icmp_ln1027_reg_4041_reg_n_5_[0] ),
        .I4(\sub_ln229_reg_4129_reg[10]_3 ),
        .I5(sub_ln229_reg_4129[5]),
        .O(\xBar_V_1[5]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT4 #(
    .INIT(16'h7F00)) 
    \xBar_V_1[6]_i_1 
       (.I0(\icmp_ln1027_reg_4041_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln520_reg_4037),
        .I3(\xBar_V_1[6]_i_2_n_5 ),
        .O(\icmp_ln1027_reg_4041_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFF7F00000040)) 
    \xBar_V_1[6]_i_2 
       (.I0(\xBar_V_1_reg[6] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln520_reg_4037),
        .I3(\icmp_ln1027_reg_4041_reg_n_5_[0] ),
        .I4(\sub_ln229_reg_4129_reg[10]_3 ),
        .I5(sub_ln229_reg_4129[6]),
        .O(\xBar_V_1[6]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h9F90)) 
    \xBar_V_1[7]_i_1 
       (.I0(\xBar_V_1_loc_0_fu_290_reg[10] [7]),
        .I1(\xBar_V_1_reg[7] ),
        .I2(\xBar_V_1[9]_i_6_n_5 ),
        .I3(sub_ln229_reg_4129[7]),
        .O(\xBar_V_1_loc_0_fu_290_reg[7]_0 ));
  LUT5 #(
    .INIT(32'hA6FFA600)) 
    \xBar_V_1[8]_i_1 
       (.I0(\xBar_V_1_loc_0_fu_290_reg[10] [8]),
        .I1(\xBar_V_1_loc_0_fu_290_reg[10] [7]),
        .I2(\xBar_V_1_reg[7] ),
        .I3(\xBar_V_1[9]_i_6_n_5 ),
        .I4(sub_ln229_reg_4129[8]),
        .O(\xBar_V_1_loc_0_fu_290_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \xBar_V_1[9]_i_1 
       (.I0(xBar_V_10),
        .I1(\icmp_ln1027_reg_4041_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln520_reg_4037),
        .O(\icmp_ln1027_reg_4041_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAAAA02AA00000000)) 
    \xBar_V_1[9]_i_2 
       (.I0(\rampVal_3_flag_0_reg_406_reg[0] [2]),
        .I1(\xBar_V_1[9]_i_4_n_5 ),
        .I2(icmp_ln1072_reg_4125),
        .I3(\xBar_V_1[9]_i_5_n_5 ),
        .I4(\xBar_V_1[9]_i_6_n_5 ),
        .I5(\xBar_V_1[9]_i_7_n_5 ),
        .O(xBar_V_10));
  LUT6 #(
    .INIT(64'hA6AAFFFFA6AA0000)) 
    \xBar_V_1[9]_i_3 
       (.I0(\xBar_V_1_loc_0_fu_290_reg[10] [9]),
        .I1(\xBar_V_1_loc_0_fu_290_reg[10] [8]),
        .I2(\xBar_V_1_reg[7] ),
        .I3(\xBar_V_1_loc_0_fu_290_reg[10] [7]),
        .I4(\xBar_V_1[9]_i_6_n_5 ),
        .I5(sub_ln229_reg_4129[9]),
        .O(\xBar_V_1_loc_0_fu_290_reg[9] ));
  LUT3 #(
    .INIT(8'hBF)) 
    \xBar_V_1[9]_i_4 
       (.I0(\icmp_ln1027_reg_4041_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(icmp_ln520_reg_4037_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2),
        .O(\xBar_V_1[9]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \xBar_V_1[9]_i_5 
       (.I0(icmp_ln520_reg_4037),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln1027_reg_4041_reg_n_5_[0] ),
        .O(\xBar_V_1[9]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \xBar_V_1[9]_i_6 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(icmp_ln520_reg_4037),
        .I2(\icmp_ln1027_reg_4041_reg_n_5_[0] ),
        .I3(\sub_ln229_reg_4129_reg[10]_3 ),
        .O(\xBar_V_1[9]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \xBar_V_1[9]_i_7 
       (.I0(ap_enable_reg_pp0_iter12_reg_1),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0 ),
        .O(\xBar_V_1[9]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \xBar_V_1_loc_0_fu_290[10]_i_3 
       (.I0(\icmp_ln1027_reg_4041_reg_n_5_[0] ),
        .I1(icmp_ln520_reg_4037),
        .I2(ap_enable_reg_pp0_iter1),
        .O(\xBar_V_1_loc_0_fu_290[10]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h88BB8B8B)) 
    \xBar_V_1_loc_0_fu_290[10]_i_5 
       (.I0(\xBar_V_1_reg[10]_0 ),
        .I1(\xBar_V_1[9]_i_6_n_5 ),
        .I2(\xBar_V_1_loc_0_fu_290_reg[10] [10]),
        .I3(\sub_ln229_reg_4129_reg[10]_1 [10]),
        .I4(\xBar_V_1_loc_0_fu_290[10]_i_6_n_5 ),
        .O(\xBar_V_1_loc_0_fu_290[10]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \xBar_V_1_loc_0_fu_290[10]_i_6 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(icmp_ln520_reg_4037),
        .I2(\icmp_ln1027_reg_4041_reg_n_5_[0] ),
        .I3(\sub_ln229_reg_4129_reg[10]_3 ),
        .O(\xBar_V_1_loc_0_fu_290[10]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h0008F7F70808FFF7)) 
    \xBar_V_1_loc_0_fu_290[1]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(icmp_ln520_reg_4037),
        .I2(\icmp_ln1027_reg_4041_reg_n_5_[0] ),
        .I3(\sub_ln229_reg_4129_reg[10]_3 ),
        .I4(\xBar_V_1_loc_0_fu_290_reg[10] [1]),
        .I5(\sub_ln229_reg_4129_reg[10]_1 [1]),
        .O(\xBar_V_1_loc_0_fu_290[1]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h7B487878)) 
    \xBar_V_1_loc_0_fu_290[2]_i_2 
       (.I0(\xBar_V_1_loc_0_fu_290_reg[10] [1]),
        .I1(\xBar_V_1[9]_i_6_n_5 ),
        .I2(\xBar_V_1_loc_0_fu_290_reg[10] [2]),
        .I3(\sub_ln229_reg_4129_reg[10]_1 [2]),
        .I4(\xBar_V_1_loc_0_fu_290[10]_i_6_n_5 ),
        .O(\xBar_V_1_loc_0_fu_290[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h7F8F70807F807F80)) 
    \xBar_V_1_loc_0_fu_290[3]_i_2 
       (.I0(\xBar_V_1_loc_0_fu_290_reg[10] [1]),
        .I1(\xBar_V_1_loc_0_fu_290_reg[10] [2]),
        .I2(\xBar_V_1[9]_i_6_n_5 ),
        .I3(\xBar_V_1_loc_0_fu_290_reg[10] [3]),
        .I4(\sub_ln229_reg_4129_reg[10]_1 [3]),
        .I5(\xBar_V_1_loc_0_fu_290[10]_i_6_n_5 ),
        .O(\xBar_V_1_loc_0_fu_290[3]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h88BB8B8B)) 
    \xBar_V_1_loc_0_fu_290[4]_i_2 
       (.I0(\xBar_V_1_loc_0_fu_290_reg[4]_0 ),
        .I1(\xBar_V_1[9]_i_6_n_5 ),
        .I2(\xBar_V_1_loc_0_fu_290_reg[10] [4]),
        .I3(\sub_ln229_reg_4129_reg[10]_1 [4]),
        .I4(\xBar_V_1_loc_0_fu_290[10]_i_6_n_5 ),
        .O(\xBar_V_1_loc_0_fu_290[4]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h88BB8B8B)) 
    \xBar_V_1_loc_0_fu_290[5]_i_2 
       (.I0(\xBar_V_1_reg[5] ),
        .I1(\xBar_V_1[9]_i_6_n_5 ),
        .I2(\xBar_V_1_loc_0_fu_290_reg[10] [5]),
        .I3(\sub_ln229_reg_4129_reg[10]_1 [5]),
        .I4(\xBar_V_1_loc_0_fu_290[10]_i_6_n_5 ),
        .O(\xBar_V_1_loc_0_fu_290[5]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h88BB8B8B)) 
    \xBar_V_1_loc_0_fu_290[6]_i_2 
       (.I0(\xBar_V_1_reg[6] ),
        .I1(\xBar_V_1[9]_i_6_n_5 ),
        .I2(\xBar_V_1_loc_0_fu_290_reg[10] [6]),
        .I3(\sub_ln229_reg_4129_reg[10]_1 [6]),
        .I4(\xBar_V_1_loc_0_fu_290[10]_i_6_n_5 ),
        .O(\xBar_V_1_loc_0_fu_290[6]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h487B4B4B)) 
    \xBar_V_1_loc_0_fu_290[7]_i_2 
       (.I0(\xBar_V_1_reg[7] ),
        .I1(\xBar_V_1[9]_i_6_n_5 ),
        .I2(\xBar_V_1_loc_0_fu_290_reg[10] [7]),
        .I3(\sub_ln229_reg_4129_reg[10]_1 [7]),
        .I4(\xBar_V_1_loc_0_fu_290[10]_i_6_n_5 ),
        .O(\xBar_V_1_loc_0_fu_290[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h20D02FDF20DF20DF)) 
    \xBar_V_1_loc_0_fu_290[8]_i_2 
       (.I0(\xBar_V_1_loc_0_fu_290_reg[10] [7]),
        .I1(\xBar_V_1_reg[7] ),
        .I2(\xBar_V_1[9]_i_6_n_5 ),
        .I3(\xBar_V_1_loc_0_fu_290_reg[10] [8]),
        .I4(\sub_ln229_reg_4129_reg[10]_1 [8]),
        .I5(\xBar_V_1_loc_0_fu_290[10]_i_6_n_5 ),
        .O(\xBar_V_1_loc_0_fu_290[8]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h88BB8B8B)) 
    \xBar_V_1_loc_0_fu_290[9]_i_2 
       (.I0(\xBar_V_1_loc_0_fu_290_reg[9]_0 ),
        .I1(\xBar_V_1[9]_i_6_n_5 ),
        .I2(\xBar_V_1_loc_0_fu_290_reg[10] [9]),
        .I3(\sub_ln229_reg_4129_reg[10]_1 [9]),
        .I4(\xBar_V_1_loc_0_fu_290[10]_i_6_n_5 ),
        .O(\xBar_V_1_loc_0_fu_290[9]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAAAAEAAAAAAA2AAA)) 
    \xBar_V_loc_0_fu_286[0]_i_2 
       (.I0(\xBar_V_loc_0_fu_286_reg[10] [0]),
        .I1(\sub_ln229_1_reg_4138_reg[10]_0 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln520_reg_4037),
        .I4(\icmp_ln1027_reg_4041_reg_n_5_[0] ),
        .I5(\sub_ln229_1_reg_4138_reg[10]_1 [0]),
        .O(\xBar_V_loc_0_fu_286[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \xBar_V_loc_0_fu_286[10]_i_2 
       (.I0(\xBar_V_reg[10]_0 ),
        .I1(\xBar_V[10]_i_3_n_5 ),
        .I2(\xBar_V_loc_0_fu_286_reg[10] [10]),
        .I3(\xBar_V_loc_0_fu_286[10]_i_3_n_5 ),
        .I4(\sub_ln229_1_reg_4138_reg[10]_1 [10]),
        .O(\xBar_V_loc_0_fu_286[10]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \xBar_V_loc_0_fu_286[10]_i_3 
       (.I0(\sub_ln229_1_reg_4138_reg[10]_0 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln520_reg_4037),
        .I3(\icmp_ln1027_reg_4041_reg_n_5_[0] ),
        .O(\xBar_V_loc_0_fu_286[10]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0008F7F70808FFF7)) 
    \xBar_V_loc_0_fu_286[1]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(icmp_ln520_reg_4037),
        .I2(\icmp_ln1027_reg_4041_reg_n_5_[0] ),
        .I3(\sub_ln229_1_reg_4138_reg[10]_0 ),
        .I4(\xBar_V_loc_0_fu_286_reg[10] [1]),
        .I5(\sub_ln229_1_reg_4138_reg[10]_1 [1]),
        .O(\xBar_V_loc_0_fu_286[1]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h787B7848)) 
    \xBar_V_loc_0_fu_286[2]_i_2 
       (.I0(\xBar_V_loc_0_fu_286_reg[10] [1]),
        .I1(\xBar_V[10]_i_3_n_5 ),
        .I2(\xBar_V_loc_0_fu_286_reg[10] [2]),
        .I3(\xBar_V_loc_0_fu_286[10]_i_3_n_5 ),
        .I4(\sub_ln229_1_reg_4138_reg[10]_1 [2]),
        .O(\xBar_V_loc_0_fu_286[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h7F807F8F7F807080)) 
    \xBar_V_loc_0_fu_286[3]_i_2 
       (.I0(\xBar_V_loc_0_fu_286_reg[10] [1]),
        .I1(\xBar_V_loc_0_fu_286_reg[10] [2]),
        .I2(\xBar_V[10]_i_3_n_5 ),
        .I3(\xBar_V_loc_0_fu_286_reg[10] [3]),
        .I4(\xBar_V_loc_0_fu_286[10]_i_3_n_5 ),
        .I5(\sub_ln229_1_reg_4138_reg[10]_1 [3]),
        .O(\xBar_V_loc_0_fu_286[3]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h8B888BBB)) 
    \xBar_V_loc_0_fu_286[4]_i_2 
       (.I0(\xBar_V_loc_0_fu_286_reg[4]_0 ),
        .I1(\xBar_V[10]_i_3_n_5 ),
        .I2(\xBar_V_loc_0_fu_286_reg[10] [4]),
        .I3(\xBar_V_loc_0_fu_286[10]_i_3_n_5 ),
        .I4(\sub_ln229_1_reg_4138_reg[10]_1 [4]),
        .O(\xBar_V_loc_0_fu_286[4]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h8B888BBB)) 
    \xBar_V_loc_0_fu_286[5]_i_2 
       (.I0(\xBar_V_reg[5] ),
        .I1(\xBar_V[10]_i_3_n_5 ),
        .I2(\xBar_V_loc_0_fu_286_reg[10] [5]),
        .I3(\xBar_V_loc_0_fu_286[10]_i_3_n_5 ),
        .I4(\sub_ln229_1_reg_4138_reg[10]_1 [5]),
        .O(\xBar_V_loc_0_fu_286[5]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h8B888BBB)) 
    \xBar_V_loc_0_fu_286[6]_i_2 
       (.I0(\xBar_V_reg[6] ),
        .I1(\xBar_V[10]_i_3_n_5 ),
        .I2(\xBar_V_loc_0_fu_286_reg[10] [6]),
        .I3(\xBar_V_loc_0_fu_286[10]_i_3_n_5 ),
        .I4(\sub_ln229_1_reg_4138_reg[10]_1 [6]),
        .O(\xBar_V_loc_0_fu_286[6]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h4B484B7B)) 
    \xBar_V_loc_0_fu_286[7]_i_2 
       (.I0(\xBar_V_reg[7] ),
        .I1(\xBar_V[10]_i_3_n_5 ),
        .I2(\xBar_V_loc_0_fu_286_reg[10] [7]),
        .I3(\xBar_V_loc_0_fu_286[10]_i_3_n_5 ),
        .I4(\sub_ln229_1_reg_4138_reg[10]_1 [7]),
        .O(\xBar_V_loc_0_fu_286[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h20DF20D020DF2FDF)) 
    \xBar_V_loc_0_fu_286[8]_i_2 
       (.I0(\xBar_V_loc_0_fu_286_reg[10] [7]),
        .I1(\xBar_V_reg[7] ),
        .I2(\xBar_V[10]_i_3_n_5 ),
        .I3(\xBar_V_loc_0_fu_286_reg[10] [8]),
        .I4(\xBar_V_loc_0_fu_286[10]_i_3_n_5 ),
        .I5(\sub_ln229_1_reg_4138_reg[10]_1 [8]),
        .O(\xBar_V_loc_0_fu_286[8]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h8B888BBB)) 
    \xBar_V_loc_0_fu_286[9]_i_2 
       (.I0(\xBar_V_loc_0_fu_286_reg[9]_0 ),
        .I1(\xBar_V[10]_i_3_n_5 ),
        .I2(\xBar_V_loc_0_fu_286_reg[10] [9]),
        .I3(\xBar_V_loc_0_fu_286[10]_i_3_n_5 ),
        .I4(\sub_ln229_1_reg_4138_reg[10]_1 [9]),
        .O(\xBar_V_loc_0_fu_286[9]_i_2_n_5 ));
  FDRE \x_4_reg_4018_pp0_iter10_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_4018_pp0_iter9_reg_reg[15]_0 [9]),
        .Q(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [9]),
        .R(1'b0));
  FDRE \x_4_reg_4018_pp0_iter10_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_4018_pp0_iter9_reg_reg[15]_0 [10]),
        .Q(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \x_4_reg_4018_pp0_iter10_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_4018_pp0_iter9_reg_reg[15]_0 [11]),
        .Q(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \x_4_reg_4018_pp0_iter10_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_4018_pp0_iter9_reg_reg[15]_0 [12]),
        .Q(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \x_4_reg_4018_pp0_iter10_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_4018_pp0_iter9_reg_reg[15]_0 [13]),
        .Q(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \x_4_reg_4018_pp0_iter10_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_4018_pp0_iter9_reg_reg[15]_0 [14]),
        .Q(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \x_4_reg_4018_pp0_iter10_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_4018_pp0_iter9_reg_reg[15]_0 [0]),
        .Q(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \x_4_reg_4018_pp0_iter10_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_4018_pp0_iter9_reg_reg[15]_0 [1]),
        .Q(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \x_4_reg_4018_pp0_iter10_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_4018_pp0_iter9_reg_reg[15]_0 [2]),
        .Q(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \x_4_reg_4018_pp0_iter10_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_4018_pp0_iter9_reg_reg[15]_0 [3]),
        .Q(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \x_4_reg_4018_pp0_iter10_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_4018_pp0_iter9_reg_reg[15]_0 [4]),
        .Q(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \x_4_reg_4018_pp0_iter10_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_4018_pp0_iter9_reg_reg[15]_0 [5]),
        .Q(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \x_4_reg_4018_pp0_iter10_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_4018_pp0_iter9_reg_reg[15]_0 [6]),
        .Q(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \x_4_reg_4018_pp0_iter10_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_4018_pp0_iter9_reg_reg[15]_0 [7]),
        .Q(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \x_4_reg_4018_pp0_iter10_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_4018_pp0_iter9_reg_reg[15]_0 [8]),
        .Q(\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 [8]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg[10]_srl8 " *) 
  SRL16E \x_4_reg_4018_pp0_iter7_reg_reg[10]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ap_sig_allocacmp_x_4[10]),
        .Q(\x_4_reg_4018_pp0_iter7_reg_reg[10]_srl8_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg[11]_srl8 " *) 
  SRL16E \x_4_reg_4018_pp0_iter7_reg_reg[11]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ap_sig_allocacmp_x_4[11]),
        .Q(\x_4_reg_4018_pp0_iter7_reg_reg[11]_srl8_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg[12]_srl8 " *) 
  SRL16E \x_4_reg_4018_pp0_iter7_reg_reg[12]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ap_sig_allocacmp_x_4[12]),
        .Q(\x_4_reg_4018_pp0_iter7_reg_reg[12]_srl8_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg[13]_srl8 " *) 
  SRL16E \x_4_reg_4018_pp0_iter7_reg_reg[13]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ap_sig_allocacmp_x_4[13]),
        .Q(\x_4_reg_4018_pp0_iter7_reg_reg[13]_srl8_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg[14]_srl8 " *) 
  SRL16E \x_4_reg_4018_pp0_iter7_reg_reg[14]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ap_sig_allocacmp_x_4[14]),
        .Q(\x_4_reg_4018_pp0_iter7_reg_reg[14]_srl8_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg[15]_srl8 " *) 
  SRL16E \x_4_reg_4018_pp0_iter7_reg_reg[15]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ap_sig_allocacmp_x_4[15]),
        .Q(\x_4_reg_4018_pp0_iter7_reg_reg[15]_srl8_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg[1]_srl8 " *) 
  SRL16E \x_4_reg_4018_pp0_iter7_reg_reg[1]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ap_sig_allocacmp_x_4[1]),
        .Q(\x_4_reg_4018_pp0_iter7_reg_reg[1]_srl8_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg[2]_srl8 " *) 
  SRL16E \x_4_reg_4018_pp0_iter7_reg_reg[2]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ap_sig_allocacmp_x_4[2]),
        .Q(\x_4_reg_4018_pp0_iter7_reg_reg[2]_srl8_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg[3]_srl8 " *) 
  SRL16E \x_4_reg_4018_pp0_iter7_reg_reg[3]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ap_sig_allocacmp_x_4[3]),
        .Q(\x_4_reg_4018_pp0_iter7_reg_reg[3]_srl8_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg[4]_srl8 " *) 
  SRL16E \x_4_reg_4018_pp0_iter7_reg_reg[4]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ap_sig_allocacmp_x_4[4]),
        .Q(\x_4_reg_4018_pp0_iter7_reg_reg[4]_srl8_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg[5]_srl8 " *) 
  SRL16E \x_4_reg_4018_pp0_iter7_reg_reg[5]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ap_sig_allocacmp_x_4[5]),
        .Q(\x_4_reg_4018_pp0_iter7_reg_reg[5]_srl8_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg[6]_srl8 " *) 
  SRL16E \x_4_reg_4018_pp0_iter7_reg_reg[6]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ap_sig_allocacmp_x_4[6]),
        .Q(\x_4_reg_4018_pp0_iter7_reg_reg[6]_srl8_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg[7]_srl8 " *) 
  SRL16E \x_4_reg_4018_pp0_iter7_reg_reg[7]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ap_sig_allocacmp_x_4[7]),
        .Q(\x_4_reg_4018_pp0_iter7_reg_reg[7]_srl8_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg[8]_srl8 " *) 
  SRL16E \x_4_reg_4018_pp0_iter7_reg_reg[8]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ap_sig_allocacmp_x_4[8]),
        .Q(\x_4_reg_4018_pp0_iter7_reg_reg[8]_srl8_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter7_reg_reg[9]_srl8 " *) 
  SRL16E \x_4_reg_4018_pp0_iter7_reg_reg[9]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ap_sig_allocacmp_x_4[9]),
        .Q(\x_4_reg_4018_pp0_iter7_reg_reg[9]_srl8_n_5 ));
  FDRE \x_4_reg_4018_pp0_iter8_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_4018_pp0_iter7_reg_reg[10]_srl8_n_5 ),
        .Q(\x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0 [9]),
        .R(1'b0));
  FDRE \x_4_reg_4018_pp0_iter8_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_4018_pp0_iter7_reg_reg[11]_srl8_n_5 ),
        .Q(\x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0 [10]),
        .R(1'b0));
  FDRE \x_4_reg_4018_pp0_iter8_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_4018_pp0_iter7_reg_reg[12]_srl8_n_5 ),
        .Q(\x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0 [11]),
        .R(1'b0));
  FDRE \x_4_reg_4018_pp0_iter8_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_4018_pp0_iter7_reg_reg[13]_srl8_n_5 ),
        .Q(\x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0 [12]),
        .R(1'b0));
  FDRE \x_4_reg_4018_pp0_iter8_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_4018_pp0_iter7_reg_reg[14]_srl8_n_5 ),
        .Q(\x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0 [13]),
        .R(1'b0));
  FDRE \x_4_reg_4018_pp0_iter8_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_4018_pp0_iter7_reg_reg[15]_srl8_n_5 ),
        .Q(\x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0 [14]),
        .R(1'b0));
  FDRE \x_4_reg_4018_pp0_iter8_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_4018_pp0_iter7_reg_reg[1]_srl8_n_5 ),
        .Q(\x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0 [0]),
        .R(1'b0));
  FDRE \x_4_reg_4018_pp0_iter8_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_4018_pp0_iter7_reg_reg[2]_srl8_n_5 ),
        .Q(\x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0 [1]),
        .R(1'b0));
  FDRE \x_4_reg_4018_pp0_iter8_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_4018_pp0_iter7_reg_reg[3]_srl8_n_5 ),
        .Q(\x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0 [2]),
        .R(1'b0));
  FDRE \x_4_reg_4018_pp0_iter8_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_4018_pp0_iter7_reg_reg[4]_srl8_n_5 ),
        .Q(\x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0 [3]),
        .R(1'b0));
  FDRE \x_4_reg_4018_pp0_iter8_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_4018_pp0_iter7_reg_reg[5]_srl8_n_5 ),
        .Q(\x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0 [4]),
        .R(1'b0));
  FDRE \x_4_reg_4018_pp0_iter8_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_4018_pp0_iter7_reg_reg[6]_srl8_n_5 ),
        .Q(\x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0 [5]),
        .R(1'b0));
  FDRE \x_4_reg_4018_pp0_iter8_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_4018_pp0_iter7_reg_reg[7]_srl8_n_5 ),
        .Q(\x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0 [6]),
        .R(1'b0));
  FDRE \x_4_reg_4018_pp0_iter8_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_4018_pp0_iter7_reg_reg[8]_srl8_n_5 ),
        .Q(\x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0 [7]),
        .R(1'b0));
  FDRE \x_4_reg_4018_pp0_iter8_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_4018_pp0_iter7_reg_reg[9]_srl8_n_5 ),
        .Q(\x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0 [8]),
        .R(1'b0));
  FDRE \x_4_reg_4018_pp0_iter9_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0 [9]),
        .Q(\x_4_reg_4018_pp0_iter9_reg_reg[15]_0 [9]),
        .R(1'b0));
  FDRE \x_4_reg_4018_pp0_iter9_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0 [10]),
        .Q(\x_4_reg_4018_pp0_iter9_reg_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \x_4_reg_4018_pp0_iter9_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0 [11]),
        .Q(\x_4_reg_4018_pp0_iter9_reg_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \x_4_reg_4018_pp0_iter9_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0 [12]),
        .Q(\x_4_reg_4018_pp0_iter9_reg_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \x_4_reg_4018_pp0_iter9_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0 [13]),
        .Q(\x_4_reg_4018_pp0_iter9_reg_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \x_4_reg_4018_pp0_iter9_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0 [14]),
        .Q(\x_4_reg_4018_pp0_iter9_reg_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \x_4_reg_4018_pp0_iter9_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0 [0]),
        .Q(\x_4_reg_4018_pp0_iter9_reg_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \x_4_reg_4018_pp0_iter9_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0 [1]),
        .Q(\x_4_reg_4018_pp0_iter9_reg_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \x_4_reg_4018_pp0_iter9_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0 [2]),
        .Q(\x_4_reg_4018_pp0_iter9_reg_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \x_4_reg_4018_pp0_iter9_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0 [3]),
        .Q(\x_4_reg_4018_pp0_iter9_reg_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \x_4_reg_4018_pp0_iter9_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0 [4]),
        .Q(\x_4_reg_4018_pp0_iter9_reg_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \x_4_reg_4018_pp0_iter9_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0 [5]),
        .Q(\x_4_reg_4018_pp0_iter9_reg_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \x_4_reg_4018_pp0_iter9_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0 [6]),
        .Q(\x_4_reg_4018_pp0_iter9_reg_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \x_4_reg_4018_pp0_iter9_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0 [7]),
        .Q(\x_4_reg_4018_pp0_iter9_reg_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \x_4_reg_4018_pp0_iter9_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_4_reg_4018_pp0_iter8_reg_reg[15]__0_0 [8]),
        .Q(\x_4_reg_4018_pp0_iter9_reg_reg[15]_0 [8]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBF)) 
    \x_fu_470[15]_i_4 
       (.I0(\outpix_val_V_6_fu_486_reg[7]_1 ),
        .I1(ap_enable_reg_pp0_iter12_reg_0),
        .I2(\icmp_ln520_reg_4037_pp0_iter11_reg_reg[0]_0 ),
        .O(\x_fu_470[15]_i_4_n_5 ));
  FDRE \x_fu_470_reg[10] 
       (.C(ap_clk),
        .CE(internal_empty_n_reg),
        .D(x_5_fu_1653_p2[10]),
        .Q(\x_fu_470_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \x_fu_470_reg[11] 
       (.C(ap_clk),
        .CE(internal_empty_n_reg),
        .D(x_5_fu_1653_p2[11]),
        .Q(\x_fu_470_reg_n_5_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \x_fu_470_reg[12] 
       (.C(ap_clk),
        .CE(internal_empty_n_reg),
        .D(x_5_fu_1653_p2[12]),
        .Q(\x_fu_470_reg_n_5_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \x_fu_470_reg[13] 
       (.C(ap_clk),
        .CE(internal_empty_n_reg),
        .D(x_5_fu_1653_p2[13]),
        .Q(\x_fu_470_reg_n_5_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \x_fu_470_reg[14] 
       (.C(ap_clk),
        .CE(internal_empty_n_reg),
        .D(x_5_fu_1653_p2[14]),
        .Q(\x_fu_470_reg_n_5_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \x_fu_470_reg[15] 
       (.C(ap_clk),
        .CE(internal_empty_n_reg),
        .D(x_5_fu_1653_p2[15]),
        .Q(\x_fu_470_reg_n_5_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \x_fu_470_reg[1] 
       (.C(ap_clk),
        .CE(internal_empty_n_reg),
        .D(x_5_fu_1653_p2[1]),
        .Q(\x_fu_470_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \x_fu_470_reg[2] 
       (.C(ap_clk),
        .CE(internal_empty_n_reg),
        .D(x_5_fu_1653_p2[2]),
        .Q(\x_fu_470_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \x_fu_470_reg[3] 
       (.C(ap_clk),
        .CE(internal_empty_n_reg),
        .D(x_5_fu_1653_p2[3]),
        .Q(\x_fu_470_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \x_fu_470_reg[4] 
       (.C(ap_clk),
        .CE(internal_empty_n_reg),
        .D(x_5_fu_1653_p2[4]),
        .Q(\x_fu_470_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \x_fu_470_reg[5] 
       (.C(ap_clk),
        .CE(internal_empty_n_reg),
        .D(x_5_fu_1653_p2[5]),
        .Q(\x_fu_470_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \x_fu_470_reg[6] 
       (.C(ap_clk),
        .CE(internal_empty_n_reg),
        .D(x_5_fu_1653_p2[6]),
        .Q(\x_fu_470_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \x_fu_470_reg[7] 
       (.C(ap_clk),
        .CE(internal_empty_n_reg),
        .D(x_5_fu_1653_p2[7]),
        .Q(\x_fu_470_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \x_fu_470_reg[8] 
       (.C(ap_clk),
        .CE(internal_empty_n_reg),
        .D(x_5_fu_1653_p2[8]),
        .Q(\x_fu_470_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \x_fu_470_reg[9] 
       (.C(ap_clk),
        .CE(internal_empty_n_reg),
        .D(x_5_fu_1653_p2[9]),
        .Q(\x_fu_470_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_10));
  FDRE \zext_ln1032_cast_reg_4013_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1032_cast_reg_4013_reg[0]_0 ),
        .Q(zext_ln1032_cast_reg_4013_reg[0]),
        .R(1'b0));
  FDRE \zext_ln1032_cast_reg_4013_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rampStart_load_reg_1167[0]),
        .Q(zext_ln1032_cast_reg_4013_reg[1]),
        .R(1'b0));
  FDRE \zext_ln1032_cast_reg_4013_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1032_cast_reg_4013_reg[2]_0 ),
        .Q(zext_ln1032_cast_reg_4013_reg[2]),
        .R(1'b0));
  FDRE \zext_ln1032_cast_reg_4013_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1032_cast_reg_4013_reg[3]_0 ),
        .Q(zext_ln1032_cast_reg_4013_reg[3]),
        .R(1'b0));
  FDRE \zext_ln1032_cast_reg_4013_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1032_cast_reg_4013_reg[4]_0 ),
        .Q(zext_ln1032_cast_reg_4013_reg[4]),
        .R(1'b0));
  FDRE \zext_ln1032_cast_reg_4013_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rampStart_load_reg_1167[1]),
        .Q(zext_ln1032_cast_reg_4013_reg[5]),
        .R(1'b0));
  FDRE \zext_ln1032_cast_reg_4013_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rampStart_load_reg_1167[2]),
        .Q(zext_ln1032_cast_reg_4013_reg[6]),
        .R(1'b0));
  FDRE \zext_ln1032_cast_reg_4013_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(rampStart_load_reg_1167[3]),
        .Q(zext_ln1032_cast_reg_4013_reg[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT4 #(
    .INIT(16'hFF7F)) 
    \zonePlateVAddr[15]_i_3 
       (.I0(icmp_ln520_reg_4037),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(and_ln1292_reg_4077),
        .I3(\icmp_ln1285_reg_4073_reg_n_5_[0] ),
        .O(\zonePlateVAddr[15]_i_3_n_5 ));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_ROM_AUTO_1R
   (D,
    q1_reg_0,
    q1_reg_1,
    E,
    q4_reg_0,
    q4_reg_1,
    q4_reg_2,
    q3_reg_0,
    q3_reg_1,
    q3_reg_2,
    q3_reg_3,
    SS,
    \int_bckgndId_reg[0] ,
    ap_clk,
    Q,
    B,
    ADDRBWRADDR,
    q3_reg_4,
    q4_reg_3,
    ap_enable_reg_pp0_iter2,
    q4_reg_4,
    q4_reg_5,
    icmp_ln520_reg_4037_pp0_iter3_reg,
    ap_enable_reg_pp0_iter3,
    icmp_ln520_reg_4037_pp0_iter2_reg);
  output [7:0]D;
  output [7:0]q1_reg_0;
  output [0:0]q1_reg_1;
  output [0:0]E;
  output [7:0]q4_reg_0;
  output [7:0]q4_reg_1;
  output [0:0]q4_reg_2;
  output [7:0]q3_reg_0;
  output [7:0]q3_reg_1;
  output [0:0]q3_reg_2;
  output [0:0]q3_reg_3;
  output [0:0]SS;
  output [0:0]\int_bckgndId_reg[0] ;
  input ap_clk;
  input [9:0]Q;
  input [9:0]B;
  input [9:0]ADDRBWRADDR;
  input q3_reg_4;
  input q4_reg_3;
  input ap_enable_reg_pp0_iter2;
  input [0:0]q4_reg_4;
  input q4_reg_5;
  input icmp_ln520_reg_4037_pp0_iter3_reg;
  input ap_enable_reg_pp0_iter3;
  input icmp_ln520_reg_4037_pp0_iter2_reg;

  wire [9:0]ADDRBWRADDR;
  wire [9:0]B;
  wire [7:0]D;
  wire [0:0]E;
  wire [9:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire icmp_ln520_reg_4037_pp0_iter2_reg;
  wire icmp_ln520_reg_4037_pp0_iter3_reg;
  wire [0:0]\int_bckgndId_reg[0] ;
  wire [8:7]q0_reg;
  wire [8:7]\^q1_reg ;
  wire [7:0]q1_reg_0;
  wire [0:0]q1_reg_1;
  wire q1_reg_i_10_n_5;
  wire q1_reg_i_13_n_5;
  wire q1_reg_i_4_n_5;
  wire q1_reg_i_6_n_5;
  wire q1_reg_i_8_n_5;
  wire [7:0]q3_reg_0;
  wire [7:0]q3_reg_1;
  wire [0:0]q3_reg_2;
  wire [0:0]q3_reg_3;
  wire q3_reg_4;
  wire [7:0]q4_reg_0;
  wire [7:0]q4_reg_1;
  wire [0:0]q4_reg_2;
  wire q4_reg_3;
  wire [0:0]q4_reg_4;
  wire q4_reg_5;
  wire [9:2]sel;
  wire tpgSinTableArray_9bit_ce2;
  wire tpgSinTableArray_9bit_load_2_reg_41940;
  wire [15:0]NLW_q1_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_q1_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_q1_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_q1_reg_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_q1_reg_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_q1_reg_DOUTBDOUT_UNCONNECTED;
  wire [1:1]NLW_q1_reg_DOUTPADOUTP_UNCONNECTED;
  wire [1:1]NLW_q1_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_q3_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_q3_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_q3_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_q3_reg_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_q3_reg_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_q3_reg_DOUTBDOUT_UNCONNECTED;
  wire [1:1]NLW_q3_reg_DOUTPADOUTP_UNCONNECTED;
  wire [1:1]NLW_q3_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [15:0]NLW_q4_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_q4_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_q4_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_q4_reg_CASDOUTPB_UNCONNECTED;
  wire [15:8]NLW_q4_reg_DOUTADOUT_UNCONNECTED;
  wire [15:8]NLW_q4_reg_DOUTBDOUT_UNCONNECTED;
  wire [1:1]NLW_q4_reg_DOUTPADOUTP_UNCONNECTED;
  wire [1:1]NLW_q4_reg_DOUTPBDOUTP_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0000040004000000)) 
    \b_1_reg_4228[7]_i_1 
       (.I0(q4_reg_3),
        .I1(q4_reg_4),
        .I2(q4_reg_5),
        .I3(icmp_ln520_reg_4037_pp0_iter3_reg),
        .I4(q0_reg[8]),
        .I5(q0_reg[7]),
        .O(\int_bckgndId_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \b_1_reg_4228[7]_i_2 
       (.I0(q0_reg[7]),
        .O(q4_reg_1[7]));
  LUT6 #(
    .INIT(64'h0000040004000000)) 
    \b_reg_4216[7]_i_1 
       (.I0(q4_reg_3),
        .I1(q4_reg_4),
        .I2(q4_reg_5),
        .I3(icmp_ln520_reg_4037_pp0_iter3_reg),
        .I4(\^q1_reg [8]),
        .I5(\^q1_reg [7]),
        .O(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \b_reg_4216[7]_i_3 
       (.I0(\^q1_reg [7]),
        .O(D[7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "tpgSinTableArray_9bit_U/q1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE),
    .INITP_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_00(256'h0C0B0B0A0A0A0909090808070707060605050504040303030202010101000000),
    .INIT_01(256'h18181717171616151515141413131312121211111010100F0F0E0E0E0D0D0C0C),
    .INIT_02(256'h242424232322222221212120201F1F1F1E1E1D1D1D1C1C1C1B1B1A1A1A191918),
    .INIT_03(256'h30302F2F2F2E2E2E2D2D2C2C2C2B2B2B2A2A2A29292828282727272626252525),
    .INIT_04(256'h3B3B3B3A3A3A3939393838383737373636363535343434333333323232313130),
    .INIT_05(256'h4646464545454444444343434242424141414040403F3F3F3E3E3E3D3D3D3C3C),
    .INIT_06(256'h5050504F4F4F4F4E4E4E4D4D4D4C4C4C4B4B4B4A4A4A4A494949484848474747),
    .INIT_07(256'h5A59595959585858575757575656565555555554545453535353525252515151),
    .INIT_08(256'h62626261616161606060605F5F5F5F5E5E5E5E5D5D5D5C5C5C5C5B5B5B5B5A5A),
    .INIT_09(256'h6A69696969696868686867676767676666666665656565646464646363636362),
    .INIT_0A(256'h707070706F6F6F6F6F6E6E6E6E6E6D6D6D6D6D6C6C6C6C6C6B6B6B6B6B6A6A6A),
    .INIT_0B(256'h7675757575757575747474747474737373737373727272727271717171717170),
    .INIT_0C(256'h7A7A7A7A79797979797979797878787878787877777777777777767676767676),
    .INIT_0D(256'h7D7D7D7D7D7D7C7C7C7C7C7C7C7C7C7C7C7B7B7B7B7B7B7B7B7B7B7A7A7A7A7A),
    .INIT_0E(256'h7F7F7F7F7F7F7F7F7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7D7D7D7D7D7D7D),
    .INIT_0F(256'h7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F),
    .INIT_10(256'h7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F80),
    .INIT_11(256'h7D7D7D7D7D7D7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7F7F7F7F7F7F7F7F7F),
    .INIT_12(256'h7A7A7A7A7B7B7B7B7B7B7B7B7B7B7C7C7C7C7C7C7C7C7C7C7C7D7D7D7D7D7D7D),
    .INIT_13(256'h7676767676777777777777777878787878787879797979797979797A7A7A7A7A),
    .INIT_14(256'h7171717171717272727272737373737373747474747474757575757575757676),
    .INIT_15(256'h6A6A6B6B6B6B6B6C6C6C6C6C6D6D6D6D6D6E6E6E6E6E6F6F6F6F6F7070707070),
    .INIT_16(256'h6363636364646464656565656666666667676767676868686869696969696A6A),
    .INIT_17(256'h5A5B5B5B5B5C5C5C5C5D5D5D5E5E5E5E5F5F5F5F606060606161616162626262),
    .INIT_18(256'h5151525252535353535454545555555556565657575757585858595959595A5A),
    .INIT_19(256'h47474848484949494A4A4A4A4B4B4B4C4C4C4D4D4D4E4E4E4F4F4F4F50505051),
    .INIT_1A(256'h3C3D3D3D3E3E3E3F3F3F40404041414142424243434344444445454546464647),
    .INIT_1B(256'h313132323233333334343435353636363737373838383939393A3A3A3B3B3B3C),
    .INIT_1C(256'h2525262627272728282829292A2A2A2B2B2B2C2C2C2D2D2E2E2E2F2F2F303030),
    .INIT_1D(256'h19191A1A1A1B1B1C1C1C1D1D1D1E1E1F1F1F2020212121222222232324242425),
    .INIT_1E(256'h0C0D0D0E0E0E0F0F101010111112121213131314141515151616171717181818),
    .INIT_1F(256'h000001010102020303030404050505060607070708080909090A0A0A0B0B0C0C),
    .INIT_20(256'hF3F4F4F5F5F5F6F6F6F7F7F8F8F8F9F9FAFAFAFBFBFCFCFCFDFDFEFEFEFFFF00),
    .INIT_21(256'hE7E7E8E8E8E9E9EAEAEAEBEBECECECEDEDEDEEEEEFEFEFF0F0F1F1F1F2F2F3F3),
    .INIT_22(256'hDBDBDBDCDCDDDDDDDEDEDEDFDFE0E0E0E1E1E2E2E2E3E3E3E4E4E5E5E5E6E6E7),
    .INIT_23(256'hCFCFD0D0D0D1D1D1D2D2D3D3D3D4D4D4D5D5D5D6D6D7D7D7D8D8D8D9D9DADADA),
    .INIT_24(256'hC4C4C4C5C5C5C6C6C6C7C7C7C8C8C8C9C9C9CACACBCBCBCCCCCCCDCDCDCECECF),
    .INIT_25(256'hB9B9B9BABABABBBBBBBCBCBCBDBDBDBEBEBEBFBFBFC0C0C0C1C1C1C2C2C2C3C3),
    .INIT_26(256'hAFAFAFB0B0B0B0B1B1B1B2B2B2B3B3B3B4B4B4B5B5B5B5B6B6B6B7B7B7B8B8B8),
    .INIT_27(256'hA5A6A6A6A6A7A7A7A8A8A8A8A9A9A9AAAAAAAAABABABACACACACADADADAEAEAE),
    .INIT_28(256'h9D9D9D9E9E9E9E9F9F9F9FA0A0A0A0A1A1A1A1A2A2A2A3A3A3A3A4A4A4A4A5A5),
    .INIT_29(256'h959696969696979797979898989898999999999A9A9A9A9B9B9B9B9C9C9C9C9D),
    .INIT_2A(256'h8F8F8F8F90909090909191919191929292929293939393939494949494959595),
    .INIT_2B(256'h898A8A8A8A8A8A8A8B8B8B8B8B8B8C8C8C8C8C8C8D8D8D8D8D8E8E8E8E8E8E8F),
    .INIT_2C(256'h8585858586868686868686868787878787878788888888888888898989898989),
    .INIT_2D(256'h8282828282828383838383838383838383848484848484848484848585858585),
    .INIT_2E(256'h8080808080808080818181818181818181818181818181818182828282828282),
    .INIT_2F(256'h8080808080808080808080808080808080808080808080808080808080808080),
    .INIT_30(256'h8080808080808080808080808080808080808080808080808080808080808080),
    .INIT_31(256'h8282828282828181818181818181818181818181818181808080808080808080),
    .INIT_32(256'h8585858584848484848484848484838383838383838383838382828282828282),
    .INIT_33(256'h8989898989888888888888888787878787878786868686868686868585858585),
    .INIT_34(256'h8E8E8E8E8E8E8D8D8D8D8D8C8C8C8C8C8C8B8B8B8B8B8B8A8A8A8A8A8A8A8989),
    .INIT_35(256'h9595949494949493939393939292929292919191919190909090908F8F8F8F8F),
    .INIT_36(256'h9C9C9C9C9B9B9B9B9A9A9A9A9999999998989898989797979796969696969595),
    .INIT_37(256'hA5A4A4A4A4A3A3A3A3A2A2A2A1A1A1A1A0A0A0A09F9F9F9F9E9E9E9E9D9D9D9D),
    .INIT_38(256'hAEAEADADADACACACACABABABAAAAAAAAA9A9A9A8A8A8A8A7A7A7A6A6A6A6A5A5),
    .INIT_39(256'hB8B8B7B7B7B6B6B6B5B5B5B5B4B4B4B3B3B3B2B2B2B1B1B1B0B0B0B0AFAFAFAE),
    .INIT_3A(256'hC3C2C2C2C1C1C1C0C0C0BFBFBFBEBEBEBDBDBDBCBCBCBBBBBBBABABAB9B9B9B8),
    .INIT_3B(256'hCECECDCDCDCCCCCCCBCBCBCACAC9C9C9C8C8C8C7C7C7C6C6C6C5C5C5C4C4C4C3),
    .INIT_3C(256'hDADAD9D9D8D8D8D7D7D7D6D6D5D5D5D4D4D4D3D3D3D2D2D1D1D1D0D0D0CFCFCF),
    .INIT_3D(256'hE6E6E5E5E5E4E4E3E3E3E2E2E2E1E1E0E0E0DFDFDEDEDEDDDDDDDCDCDBDBDBDA),
    .INIT_3E(256'hF3F2F2F1F1F1F0F0EFEFEFEEEEEDEDEDECECECEBEBEAEAEAE9E9E8E8E8E7E7E7),
    .INIT_3F(256'hFFFFFEFEFEFDFDFCFCFCFBFBFAFAFAF9F9F8F8F8F7F7F6F6F6F5F5F5F4F4F3F3),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    q1_reg
       (.ADDRARDADDR({q1_reg_i_4_n_5,sel[9],q1_reg_i_6_n_5,sel[7],q1_reg_i_8_n_5,sel[5],q1_reg_i_10_n_5,sel[3:2],Q[0],1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({B,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_q1_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_q1_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_q1_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_q1_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b1}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT({NLW_q1_reg_DOUTADOUT_UNCONNECTED[15:8],\^q1_reg [7],D[6:0]}),
        .DOUTBDOUT({NLW_q1_reg_DOUTBDOUT_UNCONNECTED[15:8],q1_reg_0}),
        .DOUTPADOUTP({NLW_q1_reg_DOUTPADOUTP_UNCONNECTED[1],\^q1_reg [8]}),
        .DOUTPBDOUTP({NLW_q1_reg_DOUTPBDOUTP_UNCONNECTED[1],q1_reg_1}),
        .ENARDEN(E),
        .ENBWREN(tpgSinTableArray_9bit_ce2),
        .REGCEAREGCE(tpgSinTableArray_9bit_load_2_reg_41940),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT2 #(
    .INIT(4'h2)) 
    q1_reg_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(q4_reg_3),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'h87)) 
    q1_reg_i_10
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .O(q1_reg_i_10_n_5));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_11
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(sel[3]));
  LUT1 #(
    .INIT(2'h1)) 
    q1_reg_i_12
       (.I0(Q[1]),
        .O(sel[2]));
  LUT6 #(
    .INIT(64'hA8A8A888A888A888)) 
    q1_reg_i_13
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(q1_reg_i_13_n_5));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT2 #(
    .INIT(4'h2)) 
    q1_reg_i_2
       (.I0(q3_reg_4),
        .I1(q4_reg_3),
        .O(tpgSinTableArray_9bit_ce2));
  LUT5 #(
    .INIT(32'h04000000)) 
    q1_reg_i_3
       (.I0(q4_reg_3),
        .I1(q4_reg_4),
        .I2(q4_reg_5),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(icmp_ln520_reg_4037_pp0_iter2_reg),
        .O(tpgSinTableArray_9bit_load_2_reg_41940));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT4 #(
    .INIT(16'hE01F)) 
    q1_reg_i_4
       (.I0(q1_reg_i_13_n_5),
        .I1(Q[7]),
        .I2(Q[8]),
        .I3(Q[9]),
        .O(q1_reg_i_4_n_5));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    q1_reg_i_5
       (.I0(Q[7]),
        .I1(q1_reg_i_13_n_5),
        .I2(Q[8]),
        .O(sel[9]));
  LUT2 #(
    .INIT(4'h9)) 
    q1_reg_i_6
       (.I0(q1_reg_i_13_n_5),
        .I1(Q[7]),
        .O(q1_reg_i_6_n_5));
  LUT6 #(
    .INIT(64'h11151515EEEAEAEA)) 
    q1_reg_i_7
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[6]),
        .O(sel[7]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT5 #(
    .INIT(32'hF80007FF)) 
    q1_reg_i_8
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(q1_reg_i_8_n_5));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT4 #(
    .INIT(16'h15EA)) 
    q1_reg_i_9
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[4]),
        .O(sel[5]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "tpgSinTableArray_9bit_U/q3" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE),
    .INITP_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_00(256'h0C0B0B0A0A0A0909090808070707060605050504040303030202010101000000),
    .INIT_01(256'h18181717171616151515141413131312121211111010100F0F0E0E0E0D0D0C0C),
    .INIT_02(256'h242424232322222221212120201F1F1F1E1E1D1D1D1C1C1C1B1B1A1A1A191918),
    .INIT_03(256'h30302F2F2F2E2E2E2D2D2C2C2C2B2B2B2A2A2A29292828282727272626252525),
    .INIT_04(256'h3B3B3B3A3A3A3939393838383737373636363535343434333333323232313130),
    .INIT_05(256'h4646464545454444444343434242424141414040403F3F3F3E3E3E3D3D3D3C3C),
    .INIT_06(256'h5050504F4F4F4F4E4E4E4D4D4D4C4C4C4B4B4B4A4A4A4A494949484848474747),
    .INIT_07(256'h5A59595959585858575757575656565555555554545453535353525252515151),
    .INIT_08(256'h62626261616161606060605F5F5F5F5E5E5E5E5D5D5D5C5C5C5C5B5B5B5B5A5A),
    .INIT_09(256'h6A69696969696868686867676767676666666665656565646464646363636362),
    .INIT_0A(256'h707070706F6F6F6F6F6E6E6E6E6E6D6D6D6D6D6C6C6C6C6C6B6B6B6B6B6A6A6A),
    .INIT_0B(256'h7675757575757575747474747474737373737373727272727271717171717170),
    .INIT_0C(256'h7A7A7A7A79797979797979797878787878787877777777777777767676767676),
    .INIT_0D(256'h7D7D7D7D7D7D7C7C7C7C7C7C7C7C7C7C7C7B7B7B7B7B7B7B7B7B7B7A7A7A7A7A),
    .INIT_0E(256'h7F7F7F7F7F7F7F7F7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7D7D7D7D7D7D7D),
    .INIT_0F(256'h7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F),
    .INIT_10(256'h7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F80),
    .INIT_11(256'h7D7D7D7D7D7D7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7F7F7F7F7F7F7F7F7F),
    .INIT_12(256'h7A7A7A7A7B7B7B7B7B7B7B7B7B7B7C7C7C7C7C7C7C7C7C7C7C7D7D7D7D7D7D7D),
    .INIT_13(256'h7676767676777777777777777878787878787879797979797979797A7A7A7A7A),
    .INIT_14(256'h7171717171717272727272737373737373747474747474757575757575757676),
    .INIT_15(256'h6A6A6B6B6B6B6B6C6C6C6C6C6D6D6D6D6D6E6E6E6E6E6F6F6F6F6F7070707070),
    .INIT_16(256'h6363636364646464656565656666666667676767676868686869696969696A6A),
    .INIT_17(256'h5A5B5B5B5B5C5C5C5C5D5D5D5E5E5E5E5F5F5F5F606060606161616162626262),
    .INIT_18(256'h5151525252535353535454545555555556565657575757585858595959595A5A),
    .INIT_19(256'h47474848484949494A4A4A4A4B4B4B4C4C4C4D4D4D4E4E4E4F4F4F4F50505051),
    .INIT_1A(256'h3C3D3D3D3E3E3E3F3F3F40404041414142424243434344444445454546464647),
    .INIT_1B(256'h313132323233333334343435353636363737373838383939393A3A3A3B3B3B3C),
    .INIT_1C(256'h2525262627272728282829292A2A2A2B2B2B2C2C2C2D2D2E2E2E2F2F2F303030),
    .INIT_1D(256'h19191A1A1A1B1B1C1C1C1D1D1D1E1E1F1F1F2020212121222222232324242425),
    .INIT_1E(256'h0C0D0D0E0E0E0F0F101010111112121213131314141515151616171717181818),
    .INIT_1F(256'h000001010102020303030404050505060607070708080909090A0A0A0B0B0C0C),
    .INIT_20(256'hF3F4F4F5F5F5F6F6F6F7F7F8F8F8F9F9FAFAFAFBFBFCFCFCFDFDFEFEFEFFFF00),
    .INIT_21(256'hE7E7E8E8E8E9E9EAEAEAEBEBECECECEDEDEDEEEEEFEFEFF0F0F1F1F1F2F2F3F3),
    .INIT_22(256'hDBDBDBDCDCDDDDDDDEDEDEDFDFE0E0E0E1E1E2E2E2E3E3E3E4E4E5E5E5E6E6E7),
    .INIT_23(256'hCFCFD0D0D0D1D1D1D2D2D3D3D3D4D4D4D5D5D5D6D6D7D7D7D8D8D8D9D9DADADA),
    .INIT_24(256'hC4C4C4C5C5C5C6C6C6C7C7C7C8C8C8C9C9C9CACACBCBCBCCCCCCCDCDCDCECECF),
    .INIT_25(256'hB9B9B9BABABABBBBBBBCBCBCBDBDBDBEBEBEBFBFBFC0C0C0C1C1C1C2C2C2C3C3),
    .INIT_26(256'hAFAFAFB0B0B0B0B1B1B1B2B2B2B3B3B3B4B4B4B5B5B5B5B6B6B6B7B7B7B8B8B8),
    .INIT_27(256'hA5A6A6A6A6A7A7A7A8A8A8A8A9A9A9AAAAAAAAABABABACACACACADADADAEAEAE),
    .INIT_28(256'h9D9D9D9E9E9E9E9F9F9F9FA0A0A0A0A1A1A1A1A2A2A2A3A3A3A3A4A4A4A4A5A5),
    .INIT_29(256'h959696969696979797979898989898999999999A9A9A9A9B9B9B9B9C9C9C9C9D),
    .INIT_2A(256'h8F8F8F8F90909090909191919191929292929293939393939494949494959595),
    .INIT_2B(256'h898A8A8A8A8A8A8A8B8B8B8B8B8B8C8C8C8C8C8C8D8D8D8D8D8E8E8E8E8E8E8F),
    .INIT_2C(256'h8585858586868686868686868787878787878788888888888888898989898989),
    .INIT_2D(256'h8282828282828383838383838383838383848484848484848484848585858585),
    .INIT_2E(256'h8080808080808080818181818181818181818181818181818182828282828282),
    .INIT_2F(256'h8080808080808080808080808080808080808080808080808080808080808080),
    .INIT_30(256'h8080808080808080808080808080808080808080808080808080808080808080),
    .INIT_31(256'h8282828282828181818181818181818181818181818181808080808080808080),
    .INIT_32(256'h8585858584848484848484848484838383838383838383838382828282828282),
    .INIT_33(256'h8989898989888888888888888787878787878786868686868686868585858585),
    .INIT_34(256'h8E8E8E8E8E8E8D8D8D8D8D8C8C8C8C8C8C8B8B8B8B8B8B8A8A8A8A8A8A8A8989),
    .INIT_35(256'h9595949494949493939393939292929292919191919190909090908F8F8F8F8F),
    .INIT_36(256'h9C9C9C9C9B9B9B9B9A9A9A9A9999999998989898989797979796969696969595),
    .INIT_37(256'hA5A4A4A4A4A3A3A3A3A2A2A2A1A1A1A1A0A0A0A09F9F9F9F9E9E9E9E9D9D9D9D),
    .INIT_38(256'hAEAEADADADACACACACABABABAAAAAAAAA9A9A9A8A8A8A8A7A7A7A6A6A6A6A5A5),
    .INIT_39(256'hB8B8B7B7B7B6B6B6B5B5B5B5B4B4B4B3B3B3B2B2B2B1B1B1B0B0B0B0AFAFAFAE),
    .INIT_3A(256'hC3C2C2C2C1C1C1C0C0C0BFBFBFBEBEBEBDBDBDBCBCBCBBBBBBBABABAB9B9B9B8),
    .INIT_3B(256'hCECECDCDCDCCCCCCCBCBCBCACAC9C9C9C8C8C8C7C7C7C6C6C6C5C5C5C4C4C4C3),
    .INIT_3C(256'hDADAD9D9D8D8D8D7D7D7D6D6D5D5D5D4D4D4D3D3D3D2D2D1D1D1D0D0D0CFCFCF),
    .INIT_3D(256'hE6E6E5E5E5E4E4E3E3E3E2E2E2E1E1E0E0E0DFDFDEDEDEDDDDDDDCDCDBDBDBDA),
    .INIT_3E(256'hF3F2F2F1F1F1F0F0EFEFEFEEEEEDEDEDECECECEBEBEAEAEAE9E9E8E8E8E7E7E7),
    .INIT_3F(256'hFFFFFEFEFEFDFDFCFCFCFBFBFAFAFAF9F9F8F8F8F7F7F6F6F6F5F5F5F4F4F3F3),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    q3_reg
       (.ADDRARDADDR({B,1'b1,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_q3_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_q3_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_q3_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_q3_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b1}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT({NLW_q3_reg_DOUTADOUT_UNCONNECTED[15:8],q3_reg_0}),
        .DOUTBDOUT({NLW_q3_reg_DOUTBDOUT_UNCONNECTED[15:8],q3_reg_1}),
        .DOUTPADOUTP({NLW_q3_reg_DOUTPADOUTP_UNCONNECTED[1],q3_reg_2}),
        .DOUTPBDOUTP({NLW_q3_reg_DOUTPBDOUTP_UNCONNECTED[1],q3_reg_3}),
        .ENARDEN(tpgSinTableArray_9bit_ce2),
        .ENBWREN(tpgSinTableArray_9bit_ce2),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "18432" *) 
  (* RTL_RAM_NAME = "tpgSinTableArray_9bit_U/q4" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE),
    .INITP_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_06(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INITP_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_00(256'h0C0B0B0A0A0A0909090808070707060605050504040303030202010101000000),
    .INIT_01(256'h18181717171616151515141413131312121211111010100F0F0E0E0E0D0D0C0C),
    .INIT_02(256'h242424232322222221212120201F1F1F1E1E1D1D1D1C1C1C1B1B1A1A1A191918),
    .INIT_03(256'h30302F2F2F2E2E2E2D2D2C2C2C2B2B2B2A2A2A29292828282727272626252525),
    .INIT_04(256'h3B3B3B3A3A3A3939393838383737373636363535343434333333323232313130),
    .INIT_05(256'h4646464545454444444343434242424141414040403F3F3F3E3E3E3D3D3D3C3C),
    .INIT_06(256'h5050504F4F4F4F4E4E4E4D4D4D4C4C4C4B4B4B4A4A4A4A494949484848474747),
    .INIT_07(256'h5A59595959585858575757575656565555555554545453535353525252515151),
    .INIT_08(256'h62626261616161606060605F5F5F5F5E5E5E5E5D5D5D5C5C5C5C5B5B5B5B5A5A),
    .INIT_09(256'h6A69696969696868686867676767676666666665656565646464646363636362),
    .INIT_0A(256'h707070706F6F6F6F6F6E6E6E6E6E6D6D6D6D6D6C6C6C6C6C6B6B6B6B6B6A6A6A),
    .INIT_0B(256'h7675757575757575747474747474737373737373727272727271717171717170),
    .INIT_0C(256'h7A7A7A7A79797979797979797878787878787877777777777777767676767676),
    .INIT_0D(256'h7D7D7D7D7D7D7C7C7C7C7C7C7C7C7C7C7C7B7B7B7B7B7B7B7B7B7B7A7A7A7A7A),
    .INIT_0E(256'h7F7F7F7F7F7F7F7F7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7D7D7D7D7D7D7D),
    .INIT_0F(256'h7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F),
    .INIT_10(256'h7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F80),
    .INIT_11(256'h7D7D7D7D7D7D7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7F7F7F7F7F7F7F7F7F),
    .INIT_12(256'h7A7A7A7A7B7B7B7B7B7B7B7B7B7B7C7C7C7C7C7C7C7C7C7C7C7D7D7D7D7D7D7D),
    .INIT_13(256'h7676767676777777777777777878787878787879797979797979797A7A7A7A7A),
    .INIT_14(256'h7171717171717272727272737373737373747474747474757575757575757676),
    .INIT_15(256'h6A6A6B6B6B6B6B6C6C6C6C6C6D6D6D6D6D6E6E6E6E6E6F6F6F6F6F7070707070),
    .INIT_16(256'h6363636364646464656565656666666667676767676868686869696969696A6A),
    .INIT_17(256'h5A5B5B5B5B5C5C5C5C5D5D5D5E5E5E5E5F5F5F5F606060606161616162626262),
    .INIT_18(256'h5151525252535353535454545555555556565657575757585858595959595A5A),
    .INIT_19(256'h47474848484949494A4A4A4A4B4B4B4C4C4C4D4D4D4E4E4E4F4F4F4F50505051),
    .INIT_1A(256'h3C3D3D3D3E3E3E3F3F3F40404041414142424243434344444445454546464647),
    .INIT_1B(256'h313132323233333334343435353636363737373838383939393A3A3A3B3B3B3C),
    .INIT_1C(256'h2525262627272728282829292A2A2A2B2B2B2C2C2C2D2D2E2E2E2F2F2F303030),
    .INIT_1D(256'h19191A1A1A1B1B1C1C1C1D1D1D1E1E1F1F1F2020212121222222232324242425),
    .INIT_1E(256'h0C0D0D0E0E0E0F0F101010111112121213131314141515151616171717181818),
    .INIT_1F(256'h000001010102020303030404050505060607070708080909090A0A0A0B0B0C0C),
    .INIT_20(256'hF3F4F4F5F5F5F6F6F6F7F7F8F8F8F9F9FAFAFAFBFBFCFCFCFDFDFEFEFEFFFF00),
    .INIT_21(256'hE7E7E8E8E8E9E9EAEAEAEBEBECECECEDEDEDEEEEEFEFEFF0F0F1F1F1F2F2F3F3),
    .INIT_22(256'hDBDBDBDCDCDDDDDDDEDEDEDFDFE0E0E0E1E1E2E2E2E3E3E3E4E4E5E5E5E6E6E7),
    .INIT_23(256'hCFCFD0D0D0D1D1D1D2D2D3D3D3D4D4D4D5D5D5D6D6D7D7D7D8D8D8D9D9DADADA),
    .INIT_24(256'hC4C4C4C5C5C5C6C6C6C7C7C7C8C8C8C9C9C9CACACBCBCBCCCCCCCDCDCDCECECF),
    .INIT_25(256'hB9B9B9BABABABBBBBBBCBCBCBDBDBDBEBEBEBFBFBFC0C0C0C1C1C1C2C2C2C3C3),
    .INIT_26(256'hAFAFAFB0B0B0B0B1B1B1B2B2B2B3B3B3B4B4B4B5B5B5B5B6B6B6B7B7B7B8B8B8),
    .INIT_27(256'hA5A6A6A6A6A7A7A7A8A8A8A8A9A9A9AAAAAAAAABABABACACACACADADADAEAEAE),
    .INIT_28(256'h9D9D9D9E9E9E9E9F9F9F9FA0A0A0A0A1A1A1A1A2A2A2A3A3A3A3A4A4A4A4A5A5),
    .INIT_29(256'h959696969696979797979898989898999999999A9A9A9A9B9B9B9B9C9C9C9C9D),
    .INIT_2A(256'h8F8F8F8F90909090909191919191929292929293939393939494949494959595),
    .INIT_2B(256'h898A8A8A8A8A8A8A8B8B8B8B8B8B8C8C8C8C8C8C8D8D8D8D8D8E8E8E8E8E8E8F),
    .INIT_2C(256'h8585858586868686868686868787878787878788888888888888898989898989),
    .INIT_2D(256'h8282828282828383838383838383838383848484848484848484848585858585),
    .INIT_2E(256'h8080808080808080818181818181818181818181818181818182828282828282),
    .INIT_2F(256'h8080808080808080808080808080808080808080808080808080808080808080),
    .INIT_30(256'h8080808080808080808080808080808080808080808080808080808080808080),
    .INIT_31(256'h8282828282828181818181818181818181818181818181808080808080808080),
    .INIT_32(256'h8585858584848484848484848484838383838383838383838382828282828282),
    .INIT_33(256'h8989898989888888888888888787878787878786868686868686868585858585),
    .INIT_34(256'h8E8E8E8E8E8E8D8D8D8D8D8C8C8C8C8C8C8B8B8B8B8B8B8A8A8A8A8A8A8A8989),
    .INIT_35(256'h9595949494949493939393939292929292919191919190909090908F8F8F8F8F),
    .INIT_36(256'h9C9C9C9C9B9B9B9B9A9A9A9A9999999998989898989797979796969696969595),
    .INIT_37(256'hA5A4A4A4A4A3A3A3A3A2A2A2A1A1A1A1A0A0A0A09F9F9F9F9E9E9E9E9D9D9D9D),
    .INIT_38(256'hAEAEADADADACACACACABABABAAAAAAAAA9A9A9A8A8A8A8A7A7A7A6A6A6A6A5A5),
    .INIT_39(256'hB8B8B7B7B7B6B6B6B5B5B5B5B4B4B4B3B3B3B2B2B2B1B1B1B0B0B0B0AFAFAFAE),
    .INIT_3A(256'hC3C2C2C2C1C1C1C0C0C0BFBFBFBEBEBEBDBDBDBCBCBCBBBBBBBABABAB9B9B9B8),
    .INIT_3B(256'hCECECDCDCDCCCCCCCBCBCBCACAC9C9C9C8C8C8C7C7C7C6C6C6C5C5C5C4C4C4C3),
    .INIT_3C(256'hDADAD9D9D8D8D8D7D7D7D6D6D5D5D5D4D4D4D3D3D3D2D2D1D1D1D0D0D0CFCFCF),
    .INIT_3D(256'hE6E6E5E5E5E4E4E3E3E3E2E2E2E1E1E0E0E0DFDFDEDEDEDDDDDDDCDCDBDBDBDA),
    .INIT_3E(256'hF3F2F2F1F1F1F0F0EFEFEFEEEEEDEDEDECECECEBEBEAEAEAE9E9E8E8E8E7E7E7),
    .INIT_3F(256'hFFFFFEFEFEFDFDFCFCFCFBFBFAFAFAF9F9F8F8F8F7F7F6F6F6F5F5F5F4F4F3F3),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    q4_reg
       (.ADDRARDADDR({ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({q1_reg_i_4_n_5,sel[9],q1_reg_i_6_n_5,sel[7],q1_reg_i_8_n_5,sel[5],q1_reg_i_10_n_5,sel[3:2],Q[0],1'b1,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_q4_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_q4_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_q4_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_q4_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b1}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT({NLW_q4_reg_DOUTADOUT_UNCONNECTED[15:8],q4_reg_0}),
        .DOUTBDOUT({NLW_q4_reg_DOUTBDOUT_UNCONNECTED[15:8],q0_reg[7],q4_reg_1[6:0]}),
        .DOUTPADOUTP({NLW_q4_reg_DOUTPADOUTP_UNCONNECTED[1],q4_reg_2}),
        .DOUTPBDOUTP({NLW_q4_reg_DOUTPBDOUTP_UNCONNECTED[1],q0_reg[8]}),
        .ENARDEN(tpgSinTableArray_9bit_ce2),
        .ENBWREN(E),
        .REGCEAREGCE(1'b1),
        .REGCEB(tpgSinTableArray_9bit_load_2_reg_41940),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgForeground
   (\icmp_ln729_reg_706_reg[0] ,
    ap_enable_reg_pp0_iter5_reg,
    Q,
    O,
    \boxHCoord_reg[15] ,
    \int_height_reg[14] ,
    \boxVCoord_reg[15] ,
    \select_ln1929_reg_426_reg[6]_0 ,
    start_once_reg,
    cmp2_i_reg_439,
    \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0 ,
    icmp_ln729_reg_706_pp0_iter3_reg,
    \or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0 ,
    pixIn9_read_reg_647_pp0_iter2_reg,
    E,
    internal_empty_n4_out,
    D,
    \ap_CS_fsm_reg[3]_0 ,
    ap_enable_reg_pp0_iter1_reg,
    internal_full_n_reg,
    \ap_CS_fsm_reg[2]_0 ,
    shiftReg_ce,
    \ap_CS_fsm_reg[3]_1 ,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[2]_1 ,
    \x_fu_114_reg[14] ,
    \int_boxColorB_reg[4] ,
    \icmp_ln1897_4_reg_751_reg[0] ,
    \pixIn10_read_reg_642_pp0_iter2_reg_reg[5]__0 ,
    \int_boxColorB_reg[6] ,
    \int_boxColorB_reg[4]_0 ,
    \int_boxColorB_reg[5] ,
    \int_boxColorB_reg[6]_0 ,
    \int_boxColorG_reg[4] ,
    \int_boxColorG_reg[5] ,
    \int_boxColorG_reg[6] ,
    start_once_reg_reg_0,
    \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15] ,
    \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15] ,
    \select_ln1929_reg_426_reg[6]_1 ,
    \select_ln1929_reg_426_reg[6]_2 ,
    \select_ln1929_reg_426_reg[6]_3 ,
    \y_fu_86_reg[4]_0 ,
    \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7] ,
    \pixIn_val_V_1_reg_731_pp0_iter3_reg_reg[6] ,
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7] ,
    \pixIn_val_V_2_reg_738_pp0_iter3_reg_reg[6] ,
    \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7] ,
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7] ,
    \ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6] ,
    \pixIn_val_V_4_reg_752_pp0_iter3_reg_reg[2] ,
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7] ,
    \pixIn_val_V_5_reg_759_pp0_iter3_reg_reg[6] ,
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7] ,
    RSTC,
    ap_clk,
    \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7] ,
    out,
    \icmp_ln729_reg_706_reg[0]_0 ,
    icmp_ln1844_fu_269_p2_carry_i_16,
    icmp_ln1844_fu_269_p2_carry_i_12,
    \boxHCoord_reg[7] ,
    \hDir_reg[0] ,
    \hDir_reg[0]_0 ,
    \hDir_reg[0]_1 ,
    \icmp_ln1897_5_reg_756[0]_i_13 ,
    \ap_CS_fsm[0]_i_2_0 ,
    icmp_ln1856_fu_307_p2_carry_i_16,
    icmp_ln1856_fu_307_p2_carry_i_12,
    \boxVCoord_reg[7] ,
    \vDir_reg[0] ,
    \vDir_reg[0]_0 ,
    i__carry__0_i_8__1,
    \select_ln1929_reg_426_reg[6]_4 ,
    \cmp2_i_reg_439_reg[0]_0 ,
    shiftReg_ce_0,
    \mOutPtr_reg[1] ,
    ap_rst_n,
    start_for_tpgForeground_U0_full_n,
    start_once_reg_1,
    grp_v_tpgHlsDataFlow_fu_331_ap_start_reg,
    \mOutPtr_reg[1]_0 ,
    \or_ln1918_2_reg_717_reg[0] ,
    bckgndYUV_empty_n,
    ovrlayYUV_full_n,
    \or_ln1918_reg_710_reg[0] ,
    \or_ln1918_reg_710_reg[0]_0 ,
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0] ,
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]_0 ,
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ,
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[3] ,
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0 ,
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0 ,
    start_once_reg_reg_1,
    start_once_reg_reg_2,
    tpgForeground_U0_ap_start,
    start_for_MultiPixStream2AXIvideo_U0_full_n,
    \mOutPtr_reg[1]_1 ,
    \boxVCoord_reg[7]_0 ,
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0 ,
    \cmp2_i_reg_439[0]_i_2 ,
    boxRight_fu_400_p2_carry__0,
    grp_tpgPatternBox_fu_305_ap_start_reg_reg,
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6] ,
    \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6] ,
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6] ,
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6] );
  output \icmp_ln729_reg_706_reg[0] ;
  output ap_enable_reg_pp0_iter5_reg;
  output [12:0]Q;
  output [7:0]O;
  output [14:0]\boxHCoord_reg[15] ;
  output [7:0]\int_height_reg[14] ;
  output [14:0]\boxVCoord_reg[15] ;
  output \select_ln1929_reg_426_reg[6]_0 ;
  output start_once_reg;
  output cmp2_i_reg_439;
  output \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0 ;
  output icmp_ln729_reg_706_pp0_iter3_reg;
  output \or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0 ;
  output [7:0]pixIn9_read_reg_647_pp0_iter2_reg;
  output [0:0]E;
  output internal_empty_n4_out;
  output [0:0]D;
  output \ap_CS_fsm_reg[3]_0 ;
  output ap_enable_reg_pp0_iter1_reg;
  output internal_full_n_reg;
  output \ap_CS_fsm_reg[2]_0 ;
  output shiftReg_ce;
  output \ap_CS_fsm_reg[3]_1 ;
  output [0:0]\ap_CS_fsm_reg[1]_0 ;
  output [0:0]\ap_CS_fsm_reg[2]_1 ;
  output [2:0]\x_fu_114_reg[14] ;
  output \int_boxColorB_reg[4] ;
  output \icmp_ln1897_4_reg_751_reg[0] ;
  output \pixIn10_read_reg_642_pp0_iter2_reg_reg[5]__0 ;
  output \int_boxColorB_reg[6] ;
  output \int_boxColorB_reg[4]_0 ;
  output \int_boxColorB_reg[5] ;
  output \int_boxColorB_reg[6]_0 ;
  output \int_boxColorG_reg[4] ;
  output \int_boxColorG_reg[5] ;
  output \int_boxColorG_reg[6] ;
  output [0:0]start_once_reg_reg_0;
  output [0:0]\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15] ;
  output [0:0]\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15] ;
  output \select_ln1929_reg_426_reg[6]_1 ;
  output \select_ln1929_reg_426_reg[6]_2 ;
  output \select_ln1929_reg_426_reg[6]_3 ;
  output \y_fu_86_reg[4]_0 ;
  output [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7] ;
  output [2:0]\pixIn_val_V_1_reg_731_pp0_iter3_reg_reg[6] ;
  output [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7] ;
  output [2:0]\pixIn_val_V_2_reg_738_pp0_iter3_reg_reg[6] ;
  output [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7] ;
  output [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7] ;
  output [5:0]\ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6] ;
  output [2:0]\pixIn_val_V_4_reg_752_pp0_iter3_reg_reg[2] ;
  output [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7] ;
  output [2:0]\pixIn_val_V_5_reg_759_pp0_iter3_reg_reg[6] ;
  output [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7] ;
  input RSTC;
  input ap_clk;
  input \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7] ;
  input [47:0]out;
  input [15:0]\icmp_ln729_reg_706_reg[0]_0 ;
  input [7:0]icmp_ln1844_fu_269_p2_carry_i_16;
  input [7:0]icmp_ln1844_fu_269_p2_carry_i_12;
  input [0:0]\boxHCoord_reg[7] ;
  input [3:0]\hDir_reg[0] ;
  input [0:0]\hDir_reg[0]_0 ;
  input [2:0]\hDir_reg[0]_1 ;
  input [0:0]\icmp_ln1897_5_reg_756[0]_i_13 ;
  input [14:0]\ap_CS_fsm[0]_i_2_0 ;
  input [7:0]icmp_ln1856_fu_307_p2_carry_i_16;
  input [7:0]icmp_ln1856_fu_307_p2_carry_i_12;
  input [0:0]\boxVCoord_reg[7] ;
  input [3:0]\vDir_reg[0] ;
  input [3:0]\vDir_reg[0]_0 ;
  input [0:0]i__carry__0_i_8__1;
  input \select_ln1929_reg_426_reg[6]_4 ;
  input \cmp2_i_reg_439_reg[0]_0 ;
  input shiftReg_ce_0;
  input [1:0]\mOutPtr_reg[1] ;
  input ap_rst_n;
  input start_for_tpgForeground_U0_full_n;
  input start_once_reg_1;
  input grp_v_tpgHlsDataFlow_fu_331_ap_start_reg;
  input \mOutPtr_reg[1]_0 ;
  input \or_ln1918_2_reg_717_reg[0] ;
  input bckgndYUV_empty_n;
  input ovrlayYUV_full_n;
  input [12:0]\or_ln1918_reg_710_reg[0] ;
  input \or_ln1918_reg_710_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0] ;
  input \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[3] ;
  input [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0 ;
  input start_once_reg_reg_1;
  input start_once_reg_reg_2;
  input tpgForeground_U0_ap_start;
  input start_for_MultiPixStream2AXIvideo_U0_full_n;
  input \mOutPtr_reg[1]_1 ;
  input [7:0]\boxVCoord_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0 ;
  input [2:0]\cmp2_i_reg_439[0]_i_2 ;
  input [14:0]boxRight_fu_400_p2_carry__0;
  input grp_tpgPatternBox_fu_305_ap_start_reg_reg;
  input [2:0]\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6] ;
  input [2:0]\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6] ;
  input [5:0]\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6] ;
  input [2:0]\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6] ;

  wire [0:0]D;
  wire [0:0]E;
  wire [7:0]O;
  wire [12:0]Q;
  wire RSTC;
  wire [14:0]\ap_CS_fsm[0]_i_2_0 ;
  wire \ap_CS_fsm[0]_i_2_n_5 ;
  wire \ap_CS_fsm[0]_i_3__0_n_5 ;
  wire \ap_CS_fsm[0]_i_4__0_n_5 ;
  wire \ap_CS_fsm[0]_i_6__0_n_5 ;
  wire \ap_CS_fsm[0]_i_8_n_5 ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2]_1 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter5_reg;
  wire [0:0]\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15] ;
  wire [0:0]\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15] ;
  wire \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7] ;
  wire [5:0]\ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6] ;
  wire [2:0]\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6] ;
  wire [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7] ;
  wire [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0 ;
  wire [2:0]\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6] ;
  wire [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7] ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0] ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ;
  wire [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7] ;
  wire [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[3] ;
  wire [5:0]\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6] ;
  wire [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7] ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]_0 ;
  wire [2:0]\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6] ;
  wire [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7] ;
  wire [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0 ;
  wire [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7] ;
  wire ap_rst_n;
  wire bckgndYUV_empty_n;
  wire [14:0]\boxHCoord_reg[15] ;
  wire [0:0]\boxHCoord_reg[7] ;
  wire [14:0]boxRight_fu_400_p2_carry__0;
  wire [14:0]\boxVCoord_reg[15] ;
  wire [0:0]\boxVCoord_reg[7] ;
  wire [7:0]\boxVCoord_reg[7]_0 ;
  wire cmp2_i_reg_439;
  wire [2:0]\cmp2_i_reg_439[0]_i_2 ;
  wire \cmp2_i_reg_439_reg[0]_0 ;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_n_91;
  wire grp_tpgPatternBox_fu_305_ap_start_reg_reg;
  wire grp_v_tpgHlsDataFlow_fu_331_ap_start_reg;
  wire [3:0]\hDir_reg[0] ;
  wire [0:0]\hDir_reg[0]_0 ;
  wire [2:0]\hDir_reg[0]_1 ;
  wire [0:0]i__carry__0_i_8__1;
  wire [7:0]icmp_ln1844_fu_269_p2_carry_i_12;
  wire [7:0]icmp_ln1844_fu_269_p2_carry_i_16;
  wire [7:0]icmp_ln1856_fu_307_p2_carry_i_12;
  wire [7:0]icmp_ln1856_fu_307_p2_carry_i_16;
  wire \icmp_ln1897_4_reg_751_reg[0] ;
  wire [0:0]\icmp_ln1897_5_reg_756[0]_i_13 ;
  wire icmp_ln729_reg_706_pp0_iter3_reg;
  wire \icmp_ln729_reg_706_reg[0] ;
  wire [15:0]\icmp_ln729_reg_706_reg[0]_0 ;
  wire \int_boxColorB_reg[4] ;
  wire \int_boxColorB_reg[4]_0 ;
  wire \int_boxColorB_reg[5] ;
  wire \int_boxColorB_reg[6] ;
  wire \int_boxColorB_reg[6]_0 ;
  wire \int_boxColorG_reg[4] ;
  wire \int_boxColorG_reg[5] ;
  wire \int_boxColorG_reg[6] ;
  wire [7:0]\int_height_reg[14] ;
  wire internal_empty_n4_out;
  wire internal_full_n_reg;
  wire [1:0]\mOutPtr_reg[1] ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire \or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0 ;
  wire \or_ln1918_2_reg_717_reg[0] ;
  wire \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0 ;
  wire [12:0]\or_ln1918_reg_710_reg[0] ;
  wire \or_ln1918_reg_710_reg[0]_0 ;
  wire [47:0]out;
  wire ovrlayYUV_full_n;
  wire \pixIn10_read_reg_642_pp0_iter2_reg_reg[5]__0 ;
  wire [7:0]pixIn9_read_reg_647_pp0_iter2_reg;
  wire [2:0]\pixIn_val_V_1_reg_731_pp0_iter3_reg_reg[6] ;
  wire [2:0]\pixIn_val_V_2_reg_738_pp0_iter3_reg_reg[6] ;
  wire [2:0]\pixIn_val_V_4_reg_752_pp0_iter3_reg_reg[2] ;
  wire [2:0]\pixIn_val_V_5_reg_759_pp0_iter3_reg_reg[6] ;
  wire \select_ln1929_reg_426_reg[6]_0 ;
  wire \select_ln1929_reg_426_reg[6]_1 ;
  wire \select_ln1929_reg_426_reg[6]_2 ;
  wire \select_ln1929_reg_426_reg[6]_3 ;
  wire \select_ln1929_reg_426_reg[6]_4 ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_for_tpgForeground_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_1;
  wire start_once_reg_i_1__0_n_5;
  wire [0:0]start_once_reg_reg_0;
  wire start_once_reg_reg_1;
  wire start_once_reg_reg_2;
  wire tpgForeground_U0_ap_start;
  wire [3:0]\vDir_reg[0] ;
  wire [3:0]\vDir_reg[0]_0 ;
  wire [2:0]\x_fu_114_reg[14] ;
  wire [15:0]y_1_reg_431;
  wire [15:0]y_2_fu_315_p2;
  wire y_2_fu_315_p2_carry__0_n_10;
  wire y_2_fu_315_p2_carry__0_n_11;
  wire y_2_fu_315_p2_carry__0_n_12;
  wire y_2_fu_315_p2_carry__0_n_7;
  wire y_2_fu_315_p2_carry__0_n_8;
  wire y_2_fu_315_p2_carry__0_n_9;
  wire y_2_fu_315_p2_carry_n_10;
  wire y_2_fu_315_p2_carry_n_11;
  wire y_2_fu_315_p2_carry_n_12;
  wire y_2_fu_315_p2_carry_n_5;
  wire y_2_fu_315_p2_carry_n_6;
  wire y_2_fu_315_p2_carry_n_7;
  wire y_2_fu_315_p2_carry_n_8;
  wire y_2_fu_315_p2_carry_n_9;
  wire [5:3]y_fu_86_reg;
  wire \y_fu_86_reg[4]_0 ;
  wire [7:6]NLW_y_2_fu_315_p2_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_y_2_fu_315_p2_carry__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h2F2F2FFF22222222)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(ap_CS_fsm_state3),
        .I1(\ap_CS_fsm[0]_i_2_n_5 ),
        .I2(tpgForeground_U0_ap_start),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(start_once_reg),
        .I5(\ap_CS_fsm_reg_n_5_[0] ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(\ap_CS_fsm[0]_i_3__0_n_5 ),
        .I1(\ap_CS_fsm[0]_i_4__0_n_5 ),
        .I2(start_once_reg_reg_1),
        .I3(\ap_CS_fsm[0]_i_6__0_n_5 ),
        .I4(start_once_reg_reg_2),
        .I5(\ap_CS_fsm[0]_i_8_n_5 ),
        .O(\ap_CS_fsm[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[0]_i_3__0 
       (.I0(Q[3]),
        .I1(\ap_CS_fsm[0]_i_2_0 [6]),
        .I2(\ap_CS_fsm[0]_i_2_0 [8]),
        .I3(Q[5]),
        .I4(\ap_CS_fsm[0]_i_2_0 [7]),
        .I5(Q[4]),
        .O(\ap_CS_fsm[0]_i_3__0_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[0]_i_4__0 
       (.I0(Q[6]),
        .I1(\ap_CS_fsm[0]_i_2_0 [9]),
        .I2(\ap_CS_fsm[0]_i_2_0 [10]),
        .I3(Q[7]),
        .I4(\ap_CS_fsm[0]_i_2_0 [11]),
        .I5(Q[8]),
        .O(\ap_CS_fsm[0]_i_4__0_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[0]_i_6__0 
       (.I0(y_fu_86_reg[3]),
        .I1(\ap_CS_fsm[0]_i_2_0 [3]),
        .I2(\ap_CS_fsm[0]_i_2_0 [4]),
        .I3(y_fu_86_reg[4]),
        .I4(\ap_CS_fsm[0]_i_2_0 [5]),
        .I5(y_fu_86_reg[5]),
        .O(\ap_CS_fsm[0]_i_6__0_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[0]_i_8 
       (.I0(Q[9]),
        .I1(\ap_CS_fsm[0]_i_2_0 [12]),
        .I2(\ap_CS_fsm[0]_i_2_0 [14]),
        .I3(Q[11]),
        .I4(\ap_CS_fsm[0]_i_2_0 [13]),
        .I5(Q[10]),
        .O(\ap_CS_fsm[0]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hA800)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(start_once_reg),
        .I2(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I3(tpgForeground_U0_ap_start),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(RSTC));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg[1]_0 ),
        .R(RSTC));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(RSTC));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(RSTC));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \cmp2_i_reg_439[0]_i_4 
       (.I0(y_fu_86_reg[4]),
        .I1(\cmp2_i_reg_439[0]_i_2 [1]),
        .I2(y_fu_86_reg[5]),
        .I3(\cmp2_i_reg_439[0]_i_2 [2]),
        .I4(\cmp2_i_reg_439[0]_i_2 [0]),
        .I5(y_fu_86_reg[3]),
        .O(\y_fu_86_reg[4]_0 ));
  FDRE \cmp2_i_reg_439_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp2_i_reg_439_reg[0]_0 ),
        .Q(cmp2_i_reg_439),
        .R(1'b0));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175
       (.D(D),
        .E(E),
        .O(O),
        .Q(\boxHCoord_reg[15] ),
        .RSTC(RSTC),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3]_0 ),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3]_1 ),
        .\ap_CS_fsm_reg[3]_1 ({ap_CS_fsm_state4,\ap_CS_fsm_reg[1]_0 }),
        .\ap_CS_fsm_reg[3]_2 (\ap_CS_fsm_reg[2]_1 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter5_reg_0(ap_enable_reg_pp0_iter5_reg),
        .ap_loop_exit_ready_pp0_iter4_reg_reg__0_0(ap_NS_fsm[3:2]),
        .\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15] (\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15] ),
        .\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15] (\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15] ),
        .\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 (\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7] ),
        .\ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6]_0 (\ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6] ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6]_0 (\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6] ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0 (\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7] ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_1 (\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0 ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6]_0 (\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6] ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]_0 (\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7] ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 (\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0] ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 (\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0 (\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7] ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_1 (\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0 ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[3]_0 (\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[3] ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_0 (\select_ln1929_reg_426_reg[6]_0 ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_1 (\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6] ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]_0 (\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7] ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]_1 (\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]_0 ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6]_0 (\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6] ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0 (\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7] ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_1 (\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0 ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]_0 (\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7] ),
        .ap_rst_n(ap_rst_n),
        .bckgndYUV_empty_n(bckgndYUV_empty_n),
        .\boxHCoord_reg[7] (\boxHCoord_reg[7] ),
        .boxRight_fu_400_p2_carry__0(boxRight_fu_400_p2_carry__0),
        .\boxVCoord_reg[15] (\boxVCoord_reg[15] ),
        .\boxVCoord_reg[7] (\boxVCoord_reg[7] ),
        .\boxVCoord_reg[7]_0 (\boxVCoord_reg[7]_0 ),
        .cmp2_i_reg_439(cmp2_i_reg_439),
        .grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg_reg(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_n_91),
        .grp_tpgPatternBox_fu_305_ap_start_reg_reg_0(grp_tpgPatternBox_fu_305_ap_start_reg_reg),
        .\hDir_reg[0] (\hDir_reg[0] ),
        .\hDir_reg[0]_0 (\hDir_reg[0]_0 ),
        .\hDir_reg[0]_1 (\hDir_reg[0]_1 ),
        .i__carry__0_i_8__1(i__carry__0_i_8__1),
        .icmp_ln1844_fu_269_p2_carry_i_12(icmp_ln1844_fu_269_p2_carry_i_12),
        .icmp_ln1844_fu_269_p2_carry_i_16(icmp_ln1844_fu_269_p2_carry_i_16),
        .icmp_ln1856_fu_307_p2_carry_i_12(\ap_CS_fsm[0]_i_2_0 ),
        .icmp_ln1856_fu_307_p2_carry_i_12_0(icmp_ln1856_fu_307_p2_carry_i_12),
        .icmp_ln1856_fu_307_p2_carry_i_16(icmp_ln1856_fu_307_p2_carry_i_16),
        .\icmp_ln1897_4_reg_751_reg[0] (\icmp_ln1897_4_reg_751_reg[0] ),
        .\icmp_ln1897_5_reg_756[0]_i_13 (\icmp_ln1897_5_reg_756[0]_i_13 ),
        .icmp_ln729_reg_706_pp0_iter3_reg(icmp_ln729_reg_706_pp0_iter3_reg),
        .\icmp_ln729_reg_706_reg[0]_0 (\icmp_ln729_reg_706_reg[0] ),
        .\icmp_ln729_reg_706_reg[0]_1 (\icmp_ln729_reg_706_reg[0]_0 ),
        .\int_boxColorB_reg[4] (\int_boxColorB_reg[4] ),
        .\int_boxColorB_reg[4]_0 (\int_boxColorB_reg[4]_0 ),
        .\int_boxColorB_reg[5] (\int_boxColorB_reg[5] ),
        .\int_boxColorB_reg[6] (\int_boxColorB_reg[6] ),
        .\int_boxColorB_reg[6]_0 (\int_boxColorB_reg[6]_0 ),
        .\int_boxColorG_reg[4] (\int_boxColorG_reg[4] ),
        .\int_boxColorG_reg[5] (\int_boxColorG_reg[5] ),
        .\int_boxColorG_reg[6] (\int_boxColorG_reg[6] ),
        .\int_height_reg[14] (\int_height_reg[14] ),
        .internal_empty_n4_out(internal_empty_n4_out),
        .\mOutPtr_reg[1] (\mOutPtr_reg[1] ),
        .\or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0_0 (\or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0 ),
        .\or_ln1918_2_reg_717_reg[0]_0 (\or_ln1918_2_reg_717_reg[0] ),
        .\or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_0 (\or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0 ),
        .\or_ln1918_reg_710_reg[0]_0 (\or_ln1918_reg_710_reg[0] ),
        .\or_ln1918_reg_710_reg[0]_1 (\or_ln1918_reg_710_reg[0]_0 ),
        .out(out),
        .ovrlayYUV_full_n(ovrlayYUV_full_n),
        .\pixIn10_read_reg_642_pp0_iter2_reg_reg[5]__0 (\pixIn10_read_reg_642_pp0_iter2_reg_reg[5]__0 ),
        .pixIn9_read_reg_647_pp0_iter2_reg(pixIn9_read_reg_647_pp0_iter2_reg),
        .\pixIn_val_V_1_reg_731_pp0_iter3_reg_reg[6]_0 (\pixIn_val_V_1_reg_731_pp0_iter3_reg_reg[6] ),
        .\pixIn_val_V_2_reg_738_pp0_iter3_reg_reg[6]_0 (\pixIn_val_V_2_reg_738_pp0_iter3_reg_reg[6] ),
        .\pixIn_val_V_4_reg_752_pp0_iter3_reg_reg[2]_0 (\pixIn_val_V_4_reg_752_pp0_iter3_reg_reg[2] ),
        .\pixIn_val_V_5_reg_759_pp0_iter3_reg_reg[6]_0 (\pixIn_val_V_5_reg_759_pp0_iter3_reg_reg[6] ),
        .\select_ln1929_reg_426_reg[6] (\select_ln1929_reg_426_reg[6]_1 ),
        .\select_ln1929_reg_426_reg[6]_0 (\select_ln1929_reg_426_reg[6]_2 ),
        .\select_ln1929_reg_426_reg[6]_1 (\select_ln1929_reg_426_reg[6]_3 ),
        .shiftReg_ce(shiftReg_ce),
        .shiftReg_ce_0(shiftReg_ce_0),
        .\vDir_reg[0] (\vDir_reg[0] ),
        .\vDir_reg[0]_0 (\vDir_reg[0]_0 ),
        .\x_fu_114_reg[14]_0 (\x_fu_114_reg[14] ),
        .\y_read_reg_635_reg[15] (y_1_reg_431));
  FDRE #(
    .INIT(1'b0)) 
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_n_91),
        .Q(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .R(RSTC));
  LUT4 #(
    .INIT(16'hBF40)) 
    \mOutPtr[1]_i_1__2 
       (.I0(start_once_reg),
        .I1(tpgForeground_U0_ap_start),
        .I2(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I3(\mOutPtr_reg[1]_1 ),
        .O(start_once_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \mOutPtr[1]_i_3 
       (.I0(ap_CS_fsm_state3),
        .I1(\ap_CS_fsm[0]_i_2_n_5 ),
        .I2(tpgForeground_U0_ap_start),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hAAAAA2AA)) 
    \mOutPtr[1]_i_4 
       (.I0(\ap_CS_fsm_reg[2]_0 ),
        .I1(start_for_tpgForeground_U0_full_n),
        .I2(start_once_reg_1),
        .I3(grp_v_tpgHlsDataFlow_fu_331_ap_start_reg),
        .I4(\mOutPtr_reg[1]_0 ),
        .O(internal_full_n_reg));
  FDRE \select_ln1929_reg_426_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln1929_reg_426_reg[6]_4 ),
        .Q(\select_ln1929_reg_426_reg[6]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT5 #(
    .INIT(32'hDDD0D0D0)) 
    start_once_reg_i_1__0
       (.I0(ap_CS_fsm_state3),
        .I1(\ap_CS_fsm[0]_i_2_n_5 ),
        .I2(start_once_reg),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(tpgForeground_U0_ap_start),
        .O(start_once_reg_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__0_n_5),
        .Q(start_once_reg),
        .R(RSTC));
  FDRE \y_1_reg_431_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Q[0]),
        .Q(y_1_reg_431[0]),
        .R(1'b0));
  FDRE \y_1_reg_431_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Q[7]),
        .Q(y_1_reg_431[10]),
        .R(1'b0));
  FDRE \y_1_reg_431_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Q[8]),
        .Q(y_1_reg_431[11]),
        .R(1'b0));
  FDRE \y_1_reg_431_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Q[9]),
        .Q(y_1_reg_431[12]),
        .R(1'b0));
  FDRE \y_1_reg_431_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Q[10]),
        .Q(y_1_reg_431[13]),
        .R(1'b0));
  FDRE \y_1_reg_431_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Q[11]),
        .Q(y_1_reg_431[14]),
        .R(1'b0));
  FDRE \y_1_reg_431_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Q[12]),
        .Q(y_1_reg_431[15]),
        .R(1'b0));
  FDRE \y_1_reg_431_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Q[1]),
        .Q(y_1_reg_431[1]),
        .R(1'b0));
  FDRE \y_1_reg_431_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Q[2]),
        .Q(y_1_reg_431[2]),
        .R(1'b0));
  FDRE \y_1_reg_431_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(y_fu_86_reg[3]),
        .Q(y_1_reg_431[3]),
        .R(1'b0));
  FDRE \y_1_reg_431_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(y_fu_86_reg[4]),
        .Q(y_1_reg_431[4]),
        .R(1'b0));
  FDRE \y_1_reg_431_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(y_fu_86_reg[5]),
        .Q(y_1_reg_431[5]),
        .R(1'b0));
  FDRE \y_1_reg_431_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Q[3]),
        .Q(y_1_reg_431[6]),
        .R(1'b0));
  FDRE \y_1_reg_431_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Q[4]),
        .Q(y_1_reg_431[7]),
        .R(1'b0));
  FDRE \y_1_reg_431_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Q[5]),
        .Q(y_1_reg_431[8]),
        .R(1'b0));
  FDRE \y_1_reg_431_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(Q[6]),
        .Q(y_1_reg_431[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 y_2_fu_315_p2_carry
       (.CI(Q[0]),
        .CI_TOP(1'b0),
        .CO({y_2_fu_315_p2_carry_n_5,y_2_fu_315_p2_carry_n_6,y_2_fu_315_p2_carry_n_7,y_2_fu_315_p2_carry_n_8,y_2_fu_315_p2_carry_n_9,y_2_fu_315_p2_carry_n_10,y_2_fu_315_p2_carry_n_11,y_2_fu_315_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(y_2_fu_315_p2[8:1]),
        .S({Q[5:3],y_fu_86_reg,Q[2:1]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 y_2_fu_315_p2_carry__0
       (.CI(y_2_fu_315_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_y_2_fu_315_p2_carry__0_CO_UNCONNECTED[7:6],y_2_fu_315_p2_carry__0_n_7,y_2_fu_315_p2_carry__0_n_8,y_2_fu_315_p2_carry__0_n_9,y_2_fu_315_p2_carry__0_n_10,y_2_fu_315_p2_carry__0_n_11,y_2_fu_315_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_y_2_fu_315_p2_carry__0_O_UNCONNECTED[7],y_2_fu_315_p2[15:9]}),
        .S({1'b0,Q[12:6]}));
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_86[0]_i_1 
       (.I0(Q[0]),
        .O(y_2_fu_315_p2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \y_fu_86[15]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(\ap_CS_fsm[0]_i_2_n_5 ),
        .O(\ap_CS_fsm_reg[2]_1 ));
  FDRE \y_fu_86_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_1 ),
        .D(y_2_fu_315_p2[0]),
        .Q(Q[0]),
        .R(ap_NS_fsm[1]));
  FDRE \y_fu_86_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_1 ),
        .D(y_2_fu_315_p2[10]),
        .Q(Q[7]),
        .R(ap_NS_fsm[1]));
  FDRE \y_fu_86_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_1 ),
        .D(y_2_fu_315_p2[11]),
        .Q(Q[8]),
        .R(ap_NS_fsm[1]));
  FDRE \y_fu_86_reg[12] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_1 ),
        .D(y_2_fu_315_p2[12]),
        .Q(Q[9]),
        .R(ap_NS_fsm[1]));
  FDRE \y_fu_86_reg[13] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_1 ),
        .D(y_2_fu_315_p2[13]),
        .Q(Q[10]),
        .R(ap_NS_fsm[1]));
  FDRE \y_fu_86_reg[14] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_1 ),
        .D(y_2_fu_315_p2[14]),
        .Q(Q[11]),
        .R(ap_NS_fsm[1]));
  FDRE \y_fu_86_reg[15] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_1 ),
        .D(y_2_fu_315_p2[15]),
        .Q(Q[12]),
        .R(ap_NS_fsm[1]));
  FDRE \y_fu_86_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_1 ),
        .D(y_2_fu_315_p2[1]),
        .Q(Q[1]),
        .R(ap_NS_fsm[1]));
  FDRE \y_fu_86_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_1 ),
        .D(y_2_fu_315_p2[2]),
        .Q(Q[2]),
        .R(ap_NS_fsm[1]));
  FDRE \y_fu_86_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_1 ),
        .D(y_2_fu_315_p2[3]),
        .Q(y_fu_86_reg[3]),
        .R(ap_NS_fsm[1]));
  FDRE \y_fu_86_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_1 ),
        .D(y_2_fu_315_p2[4]),
        .Q(y_fu_86_reg[4]),
        .R(ap_NS_fsm[1]));
  FDRE \y_fu_86_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_1 ),
        .D(y_2_fu_315_p2[5]),
        .Q(y_fu_86_reg[5]),
        .R(ap_NS_fsm[1]));
  FDRE \y_fu_86_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_1 ),
        .D(y_2_fu_315_p2[6]),
        .Q(Q[3]),
        .R(ap_NS_fsm[1]));
  FDRE \y_fu_86_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_1 ),
        .D(y_2_fu_315_p2[7]),
        .Q(Q[4]),
        .R(ap_NS_fsm[1]));
  FDRE \y_fu_86_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_1 ),
        .D(y_2_fu_315_p2[8]),
        .Q(Q[5]),
        .R(ap_NS_fsm[1]));
  FDRE \y_fu_86_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[2]_1 ),
        .D(y_2_fu_315_p2[9]),
        .Q(Q[6]),
        .R(ap_NS_fsm[1]));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2
   (\icmp_ln729_reg_706_reg[0]_0 ,
    ap_enable_reg_pp0_iter5_reg_0,
    O,
    Q,
    \int_height_reg[14] ,
    \boxVCoord_reg[15] ,
    \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_0 ,
    icmp_ln729_reg_706_pp0_iter3_reg,
    \or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0_0 ,
    pixIn9_read_reg_647_pp0_iter2_reg,
    E,
    internal_empty_n4_out,
    D,
    \ap_CS_fsm_reg[3] ,
    ap_enable_reg_pp0_iter1_reg_0,
    shiftReg_ce,
    \ap_CS_fsm_reg[3]_0 ,
    ap_loop_exit_ready_pp0_iter4_reg_reg__0_0,
    \x_fu_114_reg[14]_0 ,
    \int_boxColorB_reg[4] ,
    \icmp_ln1897_4_reg_751_reg[0] ,
    \pixIn10_read_reg_642_pp0_iter2_reg_reg[5]__0 ,
    \int_boxColorB_reg[6] ,
    \int_boxColorB_reg[4]_0 ,
    \int_boxColorB_reg[5] ,
    \int_boxColorB_reg[6]_0 ,
    \int_boxColorG_reg[4] ,
    \int_boxColorG_reg[5] ,
    \int_boxColorG_reg[6] ,
    \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15] ,
    \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15] ,
    \select_ln1929_reg_426_reg[6] ,
    \select_ln1929_reg_426_reg[6]_0 ,
    \select_ln1929_reg_426_reg[6]_1 ,
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg_reg,
    \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]_0 ,
    \pixIn_val_V_1_reg_731_pp0_iter3_reg_reg[6]_0 ,
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0 ,
    \pixIn_val_V_2_reg_738_pp0_iter3_reg_reg[6]_0 ,
    \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]_0 ,
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0 ,
    \ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6]_0 ,
    \pixIn_val_V_4_reg_752_pp0_iter3_reg_reg[2]_0 ,
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]_0 ,
    \pixIn_val_V_5_reg_759_pp0_iter3_reg_reg[6]_0 ,
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0 ,
    RSTC,
    ap_clk,
    \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ,
    out,
    \icmp_ln729_reg_706_reg[0]_1 ,
    icmp_ln1844_fu_269_p2_carry_i_16,
    icmp_ln1844_fu_269_p2_carry_i_12,
    \boxHCoord_reg[7] ,
    \hDir_reg[0] ,
    \hDir_reg[0]_0 ,
    \hDir_reg[0]_1 ,
    \icmp_ln1897_5_reg_756[0]_i_13 ,
    icmp_ln1856_fu_307_p2_carry_i_12,
    icmp_ln1856_fu_307_p2_carry_i_16,
    icmp_ln1856_fu_307_p2_carry_i_12_0,
    \boxVCoord_reg[7] ,
    \vDir_reg[0] ,
    \vDir_reg[0]_0 ,
    i__carry__0_i_8__1,
    shiftReg_ce_0,
    \ap_CS_fsm_reg[3]_1 ,
    \mOutPtr_reg[1] ,
    ap_rst_n,
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg,
    \or_ln1918_2_reg_717_reg[0]_0 ,
    bckgndYUV_empty_n,
    ovrlayYUV_full_n,
    \ap_CS_fsm_reg[3]_2 ,
    cmp2_i_reg_439,
    \or_ln1918_reg_710_reg[0]_0 ,
    \or_ln1918_reg_710_reg[0]_1 ,
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ,
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]_1 ,
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ,
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[3]_0 ,
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_1 ,
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_1 ,
    \boxVCoord_reg[7]_0 ,
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_1 ,
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_0 ,
    boxRight_fu_400_p2_carry__0,
    grp_tpgPatternBox_fu_305_ap_start_reg_reg_0,
    \y_read_reg_635_reg[15] ,
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6]_0 ,
    \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6]_0 ,
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_1 ,
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6]_0 );
  output \icmp_ln729_reg_706_reg[0]_0 ;
  output ap_enable_reg_pp0_iter5_reg_0;
  output [7:0]O;
  output [14:0]Q;
  output [7:0]\int_height_reg[14] ;
  output [14:0]\boxVCoord_reg[15] ;
  output \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_0 ;
  output icmp_ln729_reg_706_pp0_iter3_reg;
  output \or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0_0 ;
  output [7:0]pixIn9_read_reg_647_pp0_iter2_reg;
  output [0:0]E;
  output internal_empty_n4_out;
  output [0:0]D;
  output \ap_CS_fsm_reg[3] ;
  output ap_enable_reg_pp0_iter1_reg_0;
  output shiftReg_ce;
  output \ap_CS_fsm_reg[3]_0 ;
  output [1:0]ap_loop_exit_ready_pp0_iter4_reg_reg__0_0;
  output [2:0]\x_fu_114_reg[14]_0 ;
  output \int_boxColorB_reg[4] ;
  output \icmp_ln1897_4_reg_751_reg[0] ;
  output \pixIn10_read_reg_642_pp0_iter2_reg_reg[5]__0 ;
  output \int_boxColorB_reg[6] ;
  output \int_boxColorB_reg[4]_0 ;
  output \int_boxColorB_reg[5] ;
  output \int_boxColorB_reg[6]_0 ;
  output \int_boxColorG_reg[4] ;
  output \int_boxColorG_reg[5] ;
  output \int_boxColorG_reg[6] ;
  output [0:0]\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15] ;
  output [0:0]\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15] ;
  output \select_ln1929_reg_426_reg[6] ;
  output \select_ln1929_reg_426_reg[6]_0 ;
  output \select_ln1929_reg_426_reg[6]_1 ;
  output grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg_reg;
  output [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]_0 ;
  output [2:0]\pixIn_val_V_1_reg_731_pp0_iter3_reg_reg[6]_0 ;
  output [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0 ;
  output [2:0]\pixIn_val_V_2_reg_738_pp0_iter3_reg_reg[6]_0 ;
  output [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]_0 ;
  output [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0 ;
  output [5:0]\ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6]_0 ;
  output [2:0]\pixIn_val_V_4_reg_752_pp0_iter3_reg_reg[2]_0 ;
  output [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]_0 ;
  output [2:0]\pixIn_val_V_5_reg_759_pp0_iter3_reg_reg[6]_0 ;
  output [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0 ;
  input RSTC;
  input ap_clk;
  input \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ;
  input [47:0]out;
  input [15:0]\icmp_ln729_reg_706_reg[0]_1 ;
  input [7:0]icmp_ln1844_fu_269_p2_carry_i_16;
  input [7:0]icmp_ln1844_fu_269_p2_carry_i_12;
  input [0:0]\boxHCoord_reg[7] ;
  input [3:0]\hDir_reg[0] ;
  input [0:0]\hDir_reg[0]_0 ;
  input [2:0]\hDir_reg[0]_1 ;
  input [0:0]\icmp_ln1897_5_reg_756[0]_i_13 ;
  input [14:0]icmp_ln1856_fu_307_p2_carry_i_12;
  input [7:0]icmp_ln1856_fu_307_p2_carry_i_16;
  input [7:0]icmp_ln1856_fu_307_p2_carry_i_12_0;
  input [0:0]\boxVCoord_reg[7] ;
  input [3:0]\vDir_reg[0] ;
  input [3:0]\vDir_reg[0]_0 ;
  input [0:0]i__carry__0_i_8__1;
  input shiftReg_ce_0;
  input [1:0]\ap_CS_fsm_reg[3]_1 ;
  input [1:0]\mOutPtr_reg[1] ;
  input ap_rst_n;
  input grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg;
  input \or_ln1918_2_reg_717_reg[0]_0 ;
  input bckgndYUV_empty_n;
  input ovrlayYUV_full_n;
  input [0:0]\ap_CS_fsm_reg[3]_2 ;
  input cmp2_i_reg_439;
  input [12:0]\or_ln1918_reg_710_reg[0]_0 ;
  input \or_ln1918_reg_710_reg[0]_1 ;
  input \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]_1 ;
  input \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ;
  input \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[3]_0 ;
  input [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_1 ;
  input [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_1 ;
  input [7:0]\boxVCoord_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_1 ;
  input \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_0 ;
  input [14:0]boxRight_fu_400_p2_carry__0;
  input grp_tpgPatternBox_fu_305_ap_start_reg_reg_0;
  input [15:0]\y_read_reg_635_reg[15] ;
  input [2:0]\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6]_0 ;
  input [2:0]\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6]_0 ;
  input [5:0]\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_1 ;
  input [2:0]\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [7:0]O;
  wire [14:0]Q;
  wire RSTC;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire [1:0]\ap_CS_fsm_reg[3]_1 ;
  wire [0:0]\ap_CS_fsm_reg[3]_2 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter5_reg_0;
  wire ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_n_5;
  wire ap_loop_exit_ready_pp0_iter4_reg;
  wire [1:0]ap_loop_exit_ready_pp0_iter4_reg_reg__0_0;
  wire [0:0]\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15] ;
  wire [0:0]\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15] ;
  wire [7:0]ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283;
  wire [7:0]ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272;
  wire [7:0]ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261;
  wire [7:0]ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250;
  wire [7:0]ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239;
  wire [7:0]ap_phi_reg_pp0_iter2_pix_val_V_reg_294;
  wire \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ;
  wire [7:0]ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283;
  wire ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830;
  wire [7:0]ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272;
  wire [7:0]ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261;
  wire [7:0]ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250;
  wire [7:0]ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239;
  wire [7:0]ap_phi_reg_pp0_iter3_pix_val_V_reg_294;
  wire [7:0]ap_phi_reg_pp0_iter4_pix_val_V_1_reg_283;
  wire ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830;
  wire [7:0]ap_phi_reg_pp0_iter4_pix_val_V_2_reg_272;
  wire [7:0]ap_phi_reg_pp0_iter4_pix_val_V_3_reg_261;
  wire [7:3]ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250;
  wire [5:0]\ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6]_0 ;
  wire [7:0]ap_phi_reg_pp0_iter4_pix_val_V_5_reg_239;
  wire [7:0]ap_phi_reg_pp0_iter4_pix_val_V_reg_294;
  wire ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830;
  wire [2:0]\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6]_0 ;
  wire [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0 ;
  wire [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_1 ;
  wire [2:0]\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6]_0 ;
  wire [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]_0 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ;
  wire [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0 ;
  wire [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_1 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[3]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[7]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[3]_0 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_0 ;
  wire [5:0]\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_1 ;
  wire [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]_0 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]_1 ;
  wire [2:0]\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6]_0 ;
  wire [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0 ;
  wire [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_1 ;
  wire [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]_0 ;
  wire ap_rst_n;
  wire [15:1]ap_sig_allocacmp_x_2;
  wire bckgndYUV_empty_n;
  wire [0:0]\boxHCoord_reg[7] ;
  wire [14:0]boxRight_fu_400_p2_carry__0;
  wire [14:0]\boxVCoord_reg[15] ;
  wire [0:0]\boxVCoord_reg[7] ;
  wire [7:0]\boxVCoord_reg[7]_0 ;
  wire cmp2_i_reg_439;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire flow_control_loop_pipe_sequential_init_U_n_61;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_ready;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg_reg;
  wire grp_tpgPatternBox_fu_305_ap_start_reg;
  wire grp_tpgPatternBox_fu_305_ap_start_reg_reg_0;
  wire grp_tpgPatternBox_fu_305_n_100;
  wire grp_tpgPatternBox_fu_305_n_101;
  wire grp_tpgPatternBox_fu_305_n_102;
  wire grp_tpgPatternBox_fu_305_n_60;
  wire grp_tpgPatternBox_fu_305_n_61;
  wire grp_tpgPatternBox_fu_305_n_62;
  wire grp_tpgPatternBox_fu_305_n_63;
  wire grp_tpgPatternBox_fu_305_n_64;
  wire grp_tpgPatternBox_fu_305_n_69;
  wire grp_tpgPatternBox_fu_305_n_70;
  wire grp_tpgPatternBox_fu_305_n_71;
  wire grp_tpgPatternBox_fu_305_n_72;
  wire grp_tpgPatternBox_fu_305_n_73;
  wire grp_tpgPatternBox_fu_305_n_77;
  wire grp_tpgPatternBox_fu_305_n_78;
  wire grp_tpgPatternBox_fu_305_n_79;
  wire grp_tpgPatternBox_fu_305_n_80;
  wire grp_tpgPatternBox_fu_305_n_81;
  wire grp_tpgPatternBox_fu_305_n_87;
  wire grp_tpgPatternBox_fu_305_n_88;
  wire grp_tpgPatternBox_fu_305_n_89;
  wire grp_tpgPatternBox_fu_305_n_90;
  wire grp_tpgPatternBox_fu_305_n_91;
  wire grp_tpgPatternBox_fu_305_n_92;
  wire grp_tpgPatternBox_fu_305_n_93;
  wire grp_tpgPatternBox_fu_305_n_94;
  wire grp_tpgPatternBox_fu_305_n_95;
  wire grp_tpgPatternBox_fu_305_n_96;
  wire grp_tpgPatternBox_fu_305_n_97;
  wire grp_tpgPatternBox_fu_305_n_98;
  wire grp_tpgPatternBox_fu_305_n_99;
  wire [3:0]\hDir_reg[0] ;
  wire [0:0]\hDir_reg[0]_0 ;
  wire [2:0]\hDir_reg[0]_1 ;
  wire [0:0]i__carry__0_i_8__1;
  wire [7:0]icmp_ln1844_fu_269_p2_carry_i_12;
  wire [7:0]icmp_ln1844_fu_269_p2_carry_i_16;
  wire [14:0]icmp_ln1856_fu_307_p2_carry_i_12;
  wire [7:0]icmp_ln1856_fu_307_p2_carry_i_12_0;
  wire [7:0]icmp_ln1856_fu_307_p2_carry_i_16;
  wire \icmp_ln1897_4_reg_751_reg[0] ;
  wire [0:0]\icmp_ln1897_5_reg_756[0]_i_13 ;
  wire icmp_ln729_fu_341_p2;
  wire icmp_ln729_fu_341_p2_carry_n_10;
  wire icmp_ln729_fu_341_p2_carry_n_11;
  wire icmp_ln729_fu_341_p2_carry_n_12;
  wire icmp_ln729_fu_341_p2_carry_n_6;
  wire icmp_ln729_fu_341_p2_carry_n_7;
  wire icmp_ln729_fu_341_p2_carry_n_8;
  wire icmp_ln729_fu_341_p2_carry_n_9;
  wire \icmp_ln729_reg_706_pp0_iter2_reg_reg[0]_srl2_n_5 ;
  wire icmp_ln729_reg_706_pp0_iter3_reg;
  wire \icmp_ln729_reg_706_reg[0]_0 ;
  wire [15:0]\icmp_ln729_reg_706_reg[0]_1 ;
  wire \int_boxColorB_reg[4] ;
  wire \int_boxColorB_reg[4]_0 ;
  wire \int_boxColorB_reg[5] ;
  wire \int_boxColorB_reg[6] ;
  wire \int_boxColorB_reg[6]_0 ;
  wire \int_boxColorG_reg[4] ;
  wire \int_boxColorG_reg[5] ;
  wire \int_boxColorG_reg[6] ;
  wire [7:0]\int_height_reg[14] ;
  wire internal_empty_n4_out;
  wire [1:0]\mOutPtr_reg[1] ;
  wire or_ln1918_2_fu_371_p2;
  wire or_ln1918_2_reg_717;
  wire or_ln1918_2_reg_7170;
  wire \or_ln1918_2_reg_717_pp0_iter2_reg_reg[0]_srl2_n_5 ;
  wire \or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0_0 ;
  wire \or_ln1918_2_reg_717_reg[0]_0 ;
  wire or_ln1918_fu_353_p2;
  wire or_ln1918_reg_710;
  wire \or_ln1918_reg_710_pp0_iter2_reg_reg[0]_srl2_n_5 ;
  wire \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_0 ;
  wire [12:0]\or_ln1918_reg_710_reg[0]_0 ;
  wire \or_ln1918_reg_710_reg[0]_1 ;
  wire [47:0]out;
  wire ovrlayYUV_full_n;
  wire p_3_in;
  wire \pixIn10_read_reg_642_pp0_iter2_reg_reg[5]__0 ;
  wire [7:0]pixIn9_read_reg_647_pp0_iter2_reg;
  wire [7:0]pixIn_val_V_1_reg_731;
  wire [7:0]pixIn_val_V_1_reg_731_pp0_iter2_reg;
  wire [7:0]pixIn_val_V_1_reg_731_pp0_iter3_reg;
  wire [2:0]\pixIn_val_V_1_reg_731_pp0_iter3_reg_reg[6]_0 ;
  wire [7:0]pixIn_val_V_2_reg_738;
  wire [7:0]pixIn_val_V_2_reg_738_pp0_iter2_reg;
  wire [7:0]pixIn_val_V_2_reg_738_pp0_iter3_reg;
  wire [2:0]\pixIn_val_V_2_reg_738_pp0_iter3_reg_reg[6]_0 ;
  wire [7:0]pixIn_val_V_3_reg_745;
  wire [7:0]pixIn_val_V_3_reg_745_pp0_iter2_reg;
  wire [7:0]pixIn_val_V_3_reg_745_pp0_iter3_reg;
  wire [7:0]pixIn_val_V_4_reg_752;
  wire [7:0]pixIn_val_V_4_reg_752_pp0_iter2_reg;
  wire [7:3]pixIn_val_V_4_reg_752_pp0_iter3_reg;
  wire [2:0]\pixIn_val_V_4_reg_752_pp0_iter3_reg_reg[2]_0 ;
  wire [7:0]pixIn_val_V_5_reg_759;
  wire [7:0]pixIn_val_V_5_reg_759_pp0_iter2_reg;
  wire [7:0]pixIn_val_V_5_reg_759_pp0_iter3_reg;
  wire [2:0]\pixIn_val_V_5_reg_759_pp0_iter3_reg_reg[6]_0 ;
  wire [7:0]pixIn_val_V_reg_724;
  wire [7:0]pixIn_val_V_reg_724_pp0_iter2_reg;
  wire [7:0]pixIn_val_V_reg_724_pp0_iter3_reg;
  wire \select_ln1929_reg_426_reg[6] ;
  wire \select_ln1929_reg_426_reg[6]_0 ;
  wire \select_ln1929_reg_426_reg[6]_1 ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire [3:0]\vDir_reg[0] ;
  wire [3:0]\vDir_reg[0]_0 ;
  wire [15:1]x_2_reg_701;
  wire [15:1]x_3_fu_377_p2;
  wire [2:0]\x_fu_114_reg[14]_0 ;
  wire \x_fu_114_reg_n_5_[10] ;
  wire \x_fu_114_reg_n_5_[11] ;
  wire \x_fu_114_reg_n_5_[12] ;
  wire \x_fu_114_reg_n_5_[13] ;
  wire \x_fu_114_reg_n_5_[14] ;
  wire \x_fu_114_reg_n_5_[15] ;
  wire \x_fu_114_reg_n_5_[1] ;
  wire \x_fu_114_reg_n_5_[2] ;
  wire \x_fu_114_reg_n_5_[3] ;
  wire \x_fu_114_reg_n_5_[4] ;
  wire \x_fu_114_reg_n_5_[5] ;
  wire \x_fu_114_reg_n_5_[6] ;
  wire \x_fu_114_reg_n_5_[7] ;
  wire \x_fu_114_reg_n_5_[8] ;
  wire \x_fu_114_reg_n_5_[9] ;
  wire [15:0]\y_read_reg_635_reg[15] ;
  wire [7:0]NLW_icmp_ln729_fu_341_p2_carry_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h8088888800000000)) 
    \SRL_SIG_reg[15][0]_srl16_i_1__1 
       (.I0(\ap_CS_fsm_reg[3]_1 [1]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(bckgndYUV_empty_n),
        .I3(\icmp_ln729_reg_706_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ovrlayYUV_full_n),
        .O(shiftReg_ce));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(RSTC));
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/ap_loop_exit_ready_pp0_iter3_reg_reg_srl3 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter3_reg_reg_srl3
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_n_5));
  FDRE ap_loop_exit_ready_pp0_iter4_reg_reg__0
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_n_5),
        .Q(ap_loop_exit_ready_pp0_iter4_reg),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[8]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283[0]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[9]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283[1]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[10]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283[2]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[11]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283[3]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[12]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283[4]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[13]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283[5]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[14]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283[6]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[15]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283[7]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[16]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272[0]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[17]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272[1]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[18]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272[2]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[19]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272[3]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[20]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272[4]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[21]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272[5]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[22]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272[6]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[23]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272[7]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[24]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261[0]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[25]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261[1]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[26]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261[2]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[27]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261[3]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[28]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261[4]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[29]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261[5]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[30]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261[6]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[31]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261[7]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[32]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250[0]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[33]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250[1]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[34]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250[2]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[35]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250[3]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[36]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250[4]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[37]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250[5]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[38]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250[6]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[39]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250[7]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[40]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239[0]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[41]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239[1]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[42]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239[2]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[43]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239[3]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[44]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239[4]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[45]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239[5]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[46]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239[6]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[47]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239[7]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  LUT5 #(
    .INIT(32'hD0D000D0)) 
    \ap_phi_reg_pp0_iter2_pix_val_V_reg_294[7]_i_2 
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(ovrlayYUV_full_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln729_reg_706_reg[0]_0 ),
        .I4(bckgndYUV_empty_n),
        .O(ap_enable_reg_pp0_iter5_reg_0));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[0]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_reg_294[0]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[1] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[1]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_reg_294[1]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[2] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[2]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_reg_294[2]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[3] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[3]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_reg_294[3]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[4] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[4]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_reg_294[4]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[5] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[5]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_reg_294[5]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[6] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[6]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_reg_294[6]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter5_reg_0),
        .D(out[7]),
        .Q(ap_phi_reg_pp0_iter2_pix_val_V_reg_294[7]),
        .R(\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7]_0 ));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283[0]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283[1]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283[2]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283[3]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283[4]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283[5]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283[6]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_1_reg_283[7]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272[0]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272[1]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272[2]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272[3]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272[4]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272[5]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272[6]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_2_reg_272[7]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261[0]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261[1]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261[2]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261[3]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261[4]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261[5]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261[6]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_3_reg_261[7]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250[0]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250[1]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250[2]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250[3]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250[4]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250[5]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250[6]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_4_reg_250[7]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239[0]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239[1]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239[2]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239[3]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239[4]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239[5]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239[6]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_5_reg_239[7]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA2A2A2A200A2A2A2)) 
    \ap_phi_reg_pp0_iter3_pix_val_V_reg_294[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(ovrlayYUV_full_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln729_reg_706_reg[0]_0 ),
        .I5(bckgndYUV_empty_n),
        .O(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_reg_294_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_reg_294[0]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_reg_294[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_reg_294_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_reg_294[1]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_reg_294[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_reg_294_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_reg_294[2]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_reg_294[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_reg_294_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_reg_294[3]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_reg_294[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_reg_294_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_reg_294[4]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_reg_294[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_reg_294_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_reg_294[5]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_reg_294[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_reg_294_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_reg_294[6]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_reg_294[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_pix_val_V_reg_294_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter2_pix_val_V_reg_294[7]),
        .Q(ap_phi_reg_pp0_iter3_pix_val_V_reg_294[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_1_reg_283_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283[0]),
        .Q(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_283[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_1_reg_283_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283[1]),
        .Q(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_283[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_1_reg_283_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283[2]),
        .Q(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_283[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_1_reg_283_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283[3]),
        .Q(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_283[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_1_reg_283_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283[4]),
        .Q(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_283[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_1_reg_283_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283[5]),
        .Q(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_283[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_1_reg_283_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283[6]),
        .Q(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_283[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_1_reg_283_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_1_reg_283[7]),
        .Q(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_283[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_2_reg_272_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272[0]),
        .Q(ap_phi_reg_pp0_iter4_pix_val_V_2_reg_272[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_2_reg_272_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272[1]),
        .Q(ap_phi_reg_pp0_iter4_pix_val_V_2_reg_272[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_2_reg_272_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272[2]),
        .Q(ap_phi_reg_pp0_iter4_pix_val_V_2_reg_272[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_2_reg_272_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272[3]),
        .Q(ap_phi_reg_pp0_iter4_pix_val_V_2_reg_272[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_2_reg_272_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272[4]),
        .Q(ap_phi_reg_pp0_iter4_pix_val_V_2_reg_272[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_2_reg_272_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272[5]),
        .Q(ap_phi_reg_pp0_iter4_pix_val_V_2_reg_272[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_2_reg_272_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272[6]),
        .Q(ap_phi_reg_pp0_iter4_pix_val_V_2_reg_272[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_2_reg_272_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_2_reg_272[7]),
        .Q(ap_phi_reg_pp0_iter4_pix_val_V_2_reg_272[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_3_reg_261_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261[0]),
        .Q(ap_phi_reg_pp0_iter4_pix_val_V_3_reg_261[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_3_reg_261_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261[1]),
        .Q(ap_phi_reg_pp0_iter4_pix_val_V_3_reg_261[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_3_reg_261_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261[2]),
        .Q(ap_phi_reg_pp0_iter4_pix_val_V_3_reg_261[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_3_reg_261_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261[3]),
        .Q(ap_phi_reg_pp0_iter4_pix_val_V_3_reg_261[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_3_reg_261_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261[4]),
        .Q(ap_phi_reg_pp0_iter4_pix_val_V_3_reg_261[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_3_reg_261_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261[5]),
        .Q(ap_phi_reg_pp0_iter4_pix_val_V_3_reg_261[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_3_reg_261_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261[6]),
        .Q(ap_phi_reg_pp0_iter4_pix_val_V_3_reg_261[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_3_reg_261_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_3_reg_261[7]),
        .Q(ap_phi_reg_pp0_iter4_pix_val_V_3_reg_261[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250[0]),
        .Q(\ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6]_0 [0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250[1]),
        .Q(\ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6]_0 [1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250[2]),
        .Q(\ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6]_0 [2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250[3]),
        .Q(ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250[4]),
        .Q(\ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6]_0 [3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250[5]),
        .Q(\ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6]_0 [4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250[6]),
        .Q(\ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6]_0 [5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_4_reg_250[7]),
        .Q(ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_5_reg_239_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239[0]),
        .Q(ap_phi_reg_pp0_iter4_pix_val_V_5_reg_239[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_5_reg_239_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239[1]),
        .Q(ap_phi_reg_pp0_iter4_pix_val_V_5_reg_239[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_5_reg_239_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239[2]),
        .Q(ap_phi_reg_pp0_iter4_pix_val_V_5_reg_239[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_5_reg_239_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239[3]),
        .Q(ap_phi_reg_pp0_iter4_pix_val_V_5_reg_239[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_5_reg_239_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239[4]),
        .Q(ap_phi_reg_pp0_iter4_pix_val_V_5_reg_239[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_5_reg_239_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239[5]),
        .Q(ap_phi_reg_pp0_iter4_pix_val_V_5_reg_239[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_5_reg_239_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239[6]),
        .Q(ap_phi_reg_pp0_iter4_pix_val_V_5_reg_239[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_5_reg_239_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_5_reg_239[7]),
        .Q(ap_phi_reg_pp0_iter4_pix_val_V_5_reg_239[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA2A2A2A200A2A2A2)) 
    \ap_phi_reg_pp0_iter4_pix_val_V_reg_294[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(ovrlayYUV_full_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln729_reg_706_reg[0]_0 ),
        .I5(bckgndYUV_empty_n),
        .O(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_reg_294_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_reg_294[0]),
        .Q(ap_phi_reg_pp0_iter4_pix_val_V_reg_294[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_reg_294_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_reg_294[1]),
        .Q(ap_phi_reg_pp0_iter4_pix_val_V_reg_294[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_reg_294_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_reg_294[2]),
        .Q(ap_phi_reg_pp0_iter4_pix_val_V_reg_294[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_reg_294_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_reg_294[3]),
        .Q(ap_phi_reg_pp0_iter4_pix_val_V_reg_294[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_reg_294_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_reg_294[4]),
        .Q(ap_phi_reg_pp0_iter4_pix_val_V_reg_294[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_reg_294_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_reg_294[5]),
        .Q(ap_phi_reg_pp0_iter4_pix_val_V_reg_294[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_reg_294_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_reg_294[6]),
        .Q(ap_phi_reg_pp0_iter4_pix_val_V_reg_294[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter4_pix_val_V_reg_294_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_pix_val_V_1_reg_2830),
        .D(ap_phi_reg_pp0_iter3_pix_val_V_reg_294[7]),
        .Q(ap_phi_reg_pp0_iter4_pix_val_V_reg_294[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(grp_tpgPatternBox_fu_305_n_81),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(grp_tpgPatternBox_fu_305_n_80),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(grp_tpgPatternBox_fu_305_n_79),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(grp_tpgPatternBox_fu_305_n_78),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6]_0 [0]),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6]_0 [1]),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6]_0 [2]),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(grp_tpgPatternBox_fu_305_n_77),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(grp_tpgPatternBox_fu_305_n_73),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(grp_tpgPatternBox_fu_305_n_72),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(grp_tpgPatternBox_fu_305_n_71),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(grp_tpgPatternBox_fu_305_n_70),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6]_0 [0]),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6]_0 [1]),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6]_0 [2]),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(grp_tpgPatternBox_fu_305_n_69),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(grp_tpgPatternBox_fu_305_n_102),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(grp_tpgPatternBox_fu_305_n_101),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(grp_tpgPatternBox_fu_305_n_100),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(grp_tpgPatternBox_fu_305_n_99),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0 [3]),
        .R(1'b0));
  FDSE \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(grp_tpgPatternBox_fu_305_n_98),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0 [4]),
        .S(1'b0));
  FDSE \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(grp_tpgPatternBox_fu_305_n_97),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0 [5]),
        .S(1'b0));
  FDSE \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(grp_tpgPatternBox_fu_305_n_96),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0 [6]),
        .S(1'b0));
  FDSE \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(grp_tpgPatternBox_fu_305_n_95),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0 [7]),
        .S(1'b0));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[3]_i_1 
       (.I0(pixIn_val_V_4_reg_752_pp0_iter3_reg[3]),
        .I1(\or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0_0 ),
        .I2(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[3]_0 ),
        .I4(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ),
        .I5(ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250[3]),
        .O(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[3]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[4]_i_2 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_0 ),
        .I1(\or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0_0 ),
        .I2(pixIn_val_V_4_reg_752_pp0_iter3_reg[4]),
        .O(\select_ln1929_reg_426_reg[6]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[5]_i_2 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_0 ),
        .I1(\or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0_0 ),
        .I2(pixIn_val_V_4_reg_752_pp0_iter3_reg[5]),
        .O(\select_ln1929_reg_426_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[6]_i_2 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_0 ),
        .I1(\or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0_0 ),
        .I2(pixIn_val_V_4_reg_752_pp0_iter3_reg[6]),
        .O(\select_ln1929_reg_426_reg[6] ));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[7]_i_1 
       (.I0(\or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0_0 ),
        .I1(pixIn_val_V_4_reg_752_pp0_iter3_reg[7]),
        .I2(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]_1 ),
        .I4(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ),
        .I5(ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250[7]),
        .O(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_1 [0]),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_1 [1]),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_1 [2]),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[3]_i_1_n_5 ),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_1 [3]),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_1 [4]),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_1 [5]),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[7]_i_1_n_5 ),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(grp_tpgPatternBox_fu_305_n_64),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(grp_tpgPatternBox_fu_305_n_63),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(grp_tpgPatternBox_fu_305_n_62),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(grp_tpgPatternBox_fu_305_n_61),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6]_0 [0]),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6]_0 [1]),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6]_0 [2]),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(grp_tpgPatternBox_fu_305_n_60),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA2A2A2A200A2A2A2)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(ovrlayYUV_full_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln729_reg_706_reg[0]_0 ),
        .I5(bckgndYUV_empty_n),
        .O(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830));
  FDRE \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(grp_tpgPatternBox_fu_305_n_94),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(grp_tpgPatternBox_fu_305_n_93),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(grp_tpgPatternBox_fu_305_n_92),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(grp_tpgPatternBox_fu_305_n_91),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]_0 [3]),
        .R(1'b0));
  FDSE \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(grp_tpgPatternBox_fu_305_n_90),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]_0 [4]),
        .S(1'b0));
  FDSE \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(grp_tpgPatternBox_fu_305_n_89),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]_0 [5]),
        .S(1'b0));
  FDSE \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(grp_tpgPatternBox_fu_305_n_88),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]_0 [6]),
        .S(1'b0));
  FDSE \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter5_pix_val_V_1_reg_2830),
        .D(grp_tpgPatternBox_fu_305_n_87),
        .Q(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]_0 [7]),
        .S(1'b0));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln729_fu_341_p2),
        .D({ap_sig_allocacmp_x_2[15],\x_fu_114_reg[14]_0 ,ap_sig_allocacmp_x_2[11:1]}),
        .DI({flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35}),
        .E(flow_control_loop_pipe_sequential_init_U_n_61),
        .Q({\x_fu_114_reg_n_5_[15] ,\x_fu_114_reg_n_5_[14] ,\x_fu_114_reg_n_5_[13] ,\x_fu_114_reg_n_5_[12] ,\x_fu_114_reg_n_5_[11] ,\x_fu_114_reg_n_5_[10] ,\x_fu_114_reg_n_5_[9] ,\x_fu_114_reg_n_5_[8] ,\x_fu_114_reg_n_5_[7] ,\x_fu_114_reg_n_5_[6] ,\x_fu_114_reg_n_5_[5] ,\x_fu_114_reg_n_5_[4] ,\x_fu_114_reg_n_5_[3] ,\x_fu_114_reg_n_5_[2] ,\x_fu_114_reg_n_5_[1] }),
        .RSTC(RSTC),
        .S({flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_7),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3]_1 ),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3]_2 ),
        .\ap_CS_fsm_reg[3]_1 (\icmp_ln729_reg_706_reg[0]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .ap_loop_exit_ready_pp0_iter4_reg(ap_loop_exit_ready_pp0_iter4_reg),
        .ap_loop_exit_ready_pp0_iter4_reg_reg__0(ap_loop_exit_ready_pp0_iter4_reg_reg__0_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(flow_control_loop_pipe_sequential_init_U_n_5),
        .bckgndYUV_empty_n(bckgndYUV_empty_n),
        .cmp2_i_reg_439(cmp2_i_reg_439),
        .grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_ready(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_ready),
        .grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg),
        .grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg_reg(grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg_reg),
        .grp_tpgPatternBox_fu_305_ap_start_reg(grp_tpgPatternBox_fu_305_ap_start_reg),
        .grp_tpgPatternBox_fu_305_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_59),
        .grp_tpgPatternBox_fu_305_ap_start_reg_reg_0(grp_tpgPatternBox_fu_305_ap_start_reg_reg_0),
        .\icmp_ln729_reg_706_reg[0] (\icmp_ln729_reg_706_reg[0]_1 ),
        .or_ln1918_2_fu_371_p2(or_ln1918_2_fu_371_p2),
        .or_ln1918_2_reg_7170(or_ln1918_2_reg_7170),
        .\or_ln1918_2_reg_717_reg[0] (\or_ln1918_2_reg_717_reg[0]_0 ),
        .or_ln1918_fu_353_p2(or_ln1918_fu_353_p2),
        .\or_ln1918_reg_710_reg[0] (\or_ln1918_reg_710_reg[0]_0 ),
        .\or_ln1918_reg_710_reg[0]_0 (\or_ln1918_reg_710_reg[0]_1 ),
        .ovrlayYUV_full_n(ovrlayYUV_full_n),
        .\x_fu_114_reg[15] (x_3_fu_377_p2));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternBox grp_tpgPatternBox_fu_305
       (.D({grp_tpgPatternBox_fu_305_n_60,grp_tpgPatternBox_fu_305_n_61,grp_tpgPatternBox_fu_305_n_62,grp_tpgPatternBox_fu_305_n_63,grp_tpgPatternBox_fu_305_n_64}),
        .O(O),
        .Q(Q),
        .RSTC(RSTC),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_0 (\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15] ),
        .\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_0 (\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15] ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7] ({pixIn_val_V_1_reg_731_pp0_iter3_reg[7],pixIn_val_V_1_reg_731_pp0_iter3_reg[3:0]}),
        .\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0 (ap_phi_reg_pp0_iter4_pix_val_V_1_reg_283),
        .\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_1 (\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_1 ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7] ({pixIn_val_V_2_reg_738_pp0_iter3_reg[7],pixIn_val_V_2_reg_738_pp0_iter3_reg[3:0]}),
        .\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]_0 (ap_phi_reg_pp0_iter4_pix_val_V_2_reg_272),
        .\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0] (\or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0_0 ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 (\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 (\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7] (\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_1 ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0 (pixIn_val_V_3_reg_745_pp0_iter3_reg),
        .\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_1 (ap_phi_reg_pp0_iter4_pix_val_V_3_reg_261),
        .\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7] ({pixIn_val_V_5_reg_759_pp0_iter3_reg[7],pixIn_val_V_5_reg_759_pp0_iter3_reg[3:0]}),
        .\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0 (ap_phi_reg_pp0_iter4_pix_val_V_5_reg_239),
        .\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_1 (\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_1 ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[0] (\or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_0 ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7] (pixIn_val_V_reg_724_pp0_iter3_reg),
        .\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]_0 (ap_phi_reg_pp0_iter4_pix_val_V_reg_294),
        .bckgndYUV_empty_n(bckgndYUV_empty_n),
        .\boxHCoord_reg[7]_0 (\boxHCoord_reg[7] ),
        .boxRight_fu_400_p2_carry__0_0(boxRight_fu_400_p2_carry__0),
        .\boxVCoord_reg[15]_0 (\boxVCoord_reg[15] ),
        .\boxVCoord_reg[7]_0 (\boxVCoord_reg[7] ),
        .\boxVCoord_reg[7]_1 (\boxVCoord_reg[7]_0 ),
        .grp_tpgPatternBox_fu_305_ap_start_reg(grp_tpgPatternBox_fu_305_ap_start_reg),
        .\hDir_reg[0]_0 (\hDir_reg[0] ),
        .\hDir_reg[0]_1 (\hDir_reg[0]_0 ),
        .\hDir_reg[0]_2 (\hDir_reg[0]_1 ),
        .i__carry__0_i_8__1_0(i__carry__0_i_8__1),
        .icmp_ln1844_fu_269_p2_carry_i_12(\icmp_ln729_reg_706_reg[0]_1 [14:0]),
        .icmp_ln1844_fu_269_p2_carry_i_12_0(icmp_ln1844_fu_269_p2_carry_i_12),
        .icmp_ln1844_fu_269_p2_carry_i_16_0(icmp_ln1844_fu_269_p2_carry_i_16),
        .icmp_ln1856_fu_307_p2_carry_i_12(icmp_ln1856_fu_307_p2_carry_i_12),
        .icmp_ln1856_fu_307_p2_carry_i_12_0(icmp_ln1856_fu_307_p2_carry_i_12_0),
        .icmp_ln1856_fu_307_p2_carry_i_16_0(icmp_ln1856_fu_307_p2_carry_i_16),
        .\icmp_ln1897_4_reg_751_reg[0]_0 (\icmp_ln1897_4_reg_751_reg[0] ),
        .\icmp_ln1897_4_reg_751_reg[0]_1 (\icmp_ln729_reg_706_reg[0]_0 ),
        .\icmp_ln1897_5_reg_756[0]_i_13_0 (\icmp_ln1897_5_reg_756[0]_i_13 ),
        .\int_boxColorB_reg[4] (\int_boxColorB_reg[4] ),
        .\int_boxColorB_reg[4]_0 (\int_boxColorB_reg[4]_0 ),
        .\int_boxColorB_reg[5] (\int_boxColorB_reg[5] ),
        .\int_boxColorB_reg[6] (\int_boxColorB_reg[6] ),
        .\int_boxColorB_reg[6]_0 (\int_boxColorB_reg[6]_0 ),
        .\int_boxColorG_reg[4] (\int_boxColorG_reg[4] ),
        .\int_boxColorG_reg[5] (\int_boxColorG_reg[5] ),
        .\int_boxColorG_reg[6] (\int_boxColorG_reg[6] ),
        .\int_height_reg[14] (\int_height_reg[14] ),
        .\or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0 ({grp_tpgPatternBox_fu_305_n_95,grp_tpgPatternBox_fu_305_n_96,grp_tpgPatternBox_fu_305_n_97,grp_tpgPatternBox_fu_305_n_98,grp_tpgPatternBox_fu_305_n_99,grp_tpgPatternBox_fu_305_n_100,grp_tpgPatternBox_fu_305_n_101,grp_tpgPatternBox_fu_305_n_102}),
        .\or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0 ({grp_tpgPatternBox_fu_305_n_69,grp_tpgPatternBox_fu_305_n_70,grp_tpgPatternBox_fu_305_n_71,grp_tpgPatternBox_fu_305_n_72,grp_tpgPatternBox_fu_305_n_73}),
        .\or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_0 ({grp_tpgPatternBox_fu_305_n_77,grp_tpgPatternBox_fu_305_n_78,grp_tpgPatternBox_fu_305_n_79,grp_tpgPatternBox_fu_305_n_80,grp_tpgPatternBox_fu_305_n_81}),
        .\or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_1 ({grp_tpgPatternBox_fu_305_n_87,grp_tpgPatternBox_fu_305_n_88,grp_tpgPatternBox_fu_305_n_89,grp_tpgPatternBox_fu_305_n_90,grp_tpgPatternBox_fu_305_n_91,grp_tpgPatternBox_fu_305_n_92,grp_tpgPatternBox_fu_305_n_93,grp_tpgPatternBox_fu_305_n_94}),
        .out(out),
        .ovrlayYUV_full_n(ovrlayYUV_full_n),
        .\pixIn10_read_reg_642_pp0_iter2_reg_reg[5]__0_0 (\pixIn10_read_reg_642_pp0_iter2_reg_reg[5]__0 ),
        .pixIn9_read_reg_647_pp0_iter2_reg(pixIn9_read_reg_647_pp0_iter2_reg),
        .\vDir_reg[0]_0 (\vDir_reg[0] ),
        .\vDir_reg[0]_1 (\vDir_reg[0]_0 ),
        .\x_read_reg_627_reg[15]_0 (x_2_reg_701),
        .\y_read_reg_635_reg[15]_0 (\y_read_reg_635_reg[15] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_tpgPatternBox_fu_305_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_59),
        .Q(grp_tpgPatternBox_fu_305_ap_start_reg),
        .R(RSTC));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 icmp_ln729_fu_341_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln729_fu_341_p2,icmp_ln729_fu_341_p2_carry_n_6,icmp_ln729_fu_341_p2_carry_n_7,icmp_ln729_fu_341_p2_carry_n_8,icmp_ln729_fu_341_p2_carry_n_9,icmp_ln729_fu_341_p2_carry_n_10,icmp_ln729_fu_341_p2_carry_n_11,icmp_ln729_fu_341_p2_carry_n_12}),
        .DI({flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35}),
        .O(NLW_icmp_ln729_fu_341_p2_carry_O_UNCONNECTED[7:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43}));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/icmp_ln729_reg_706_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/icmp_ln729_reg_706_pp0_iter2_reg_reg[0]_srl2 " *) 
  SRL16E \icmp_ln729_reg_706_pp0_iter2_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\icmp_ln729_reg_706_reg[0]_0 ),
        .Q(\icmp_ln729_reg_706_pp0_iter2_reg_reg[0]_srl2_n_5 ));
  FDRE \icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln729_reg_706_pp0_iter2_reg_reg[0]_srl2_n_5 ),
        .Q(icmp_ln729_reg_706_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln729_reg_706_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln729_fu_341_p2),
        .Q(\icmp_ln729_reg_706_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    internal_empty_n_i_3
       (.I0(shiftReg_ce_0),
        .I1(\ap_CS_fsm_reg[3]_1 [1]),
        .I2(p_3_in),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\mOutPtr_reg[1] [0]),
        .I5(\mOutPtr_reg[1] [1]),
        .O(\ap_CS_fsm_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    internal_empty_n_i_4
       (.I0(shiftReg_ce_0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(p_3_in),
        .I3(\ap_CS_fsm_reg[3]_1 [1]),
        .O(internal_empty_n4_out));
  LUT6 #(
    .INIT(64'hA200000000000000)) 
    internal_full_n_i_3
       (.I0(\ap_CS_fsm_reg[3]_1 [1]),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(ovrlayYUV_full_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln729_reg_706_reg[0]_0 ),
        .I5(bckgndYUV_empty_n),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h55559555AAAA6AAA)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg[1] [0]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(p_3_in),
        .I3(\ap_CS_fsm_reg[3]_1 [1]),
        .I4(shiftReg_ce_0),
        .I5(\mOutPtr_reg[1] [1]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \mOutPtr[4]_i_1 
       (.I0(shiftReg_ce_0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(p_3_in),
        .I3(\ap_CS_fsm_reg[3]_1 [1]),
        .O(E));
  LUT4 #(
    .INIT(16'h0080)) 
    \mOutPtr[4]_i_3 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(p_3_in),
        .I2(\ap_CS_fsm_reg[3]_1 [1]),
        .I3(shiftReg_ce_0),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/or_ln1918_2_reg_717_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/or_ln1918_2_reg_717_pp0_iter2_reg_reg[0]_srl2 " *) 
  SRL16E \or_ln1918_2_reg_717_pp0_iter2_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(or_ln1918_2_reg_717),
        .Q(\or_ln1918_2_reg_717_pp0_iter2_reg_reg[0]_srl2_n_5 ));
  FDRE \or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\or_ln1918_2_reg_717_pp0_iter2_reg_reg[0]_srl2_n_5 ),
        .Q(\or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0_0 ),
        .R(1'b0));
  FDRE \or_ln1918_2_reg_717_reg[0] 
       (.C(ap_clk),
        .CE(or_ln1918_2_reg_7170),
        .D(or_ln1918_2_fu_371_p2),
        .Q(or_ln1918_2_reg_717),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/or_ln1918_reg_710_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/or_ln1918_reg_710_pp0_iter2_reg_reg[0]_srl2 " *) 
  SRL16E \or_ln1918_reg_710_pp0_iter2_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(or_ln1918_reg_710),
        .Q(\or_ln1918_reg_710_pp0_iter2_reg_reg[0]_srl2_n_5 ));
  FDRE \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\or_ln1918_reg_710_pp0_iter2_reg_reg[0]_srl2_n_5 ),
        .Q(\or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_0 ),
        .R(1'b0));
  FDRE \or_ln1918_reg_710_reg[0] 
       (.C(ap_clk),
        .CE(or_ln1918_2_reg_7170),
        .D(or_ln1918_fu_353_p2),
        .Q(or_ln1918_reg_710),
        .R(1'b0));
  FDRE \pixIn_val_V_1_reg_731_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_1_reg_731[0]),
        .Q(pixIn_val_V_1_reg_731_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \pixIn_val_V_1_reg_731_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_1_reg_731[1]),
        .Q(pixIn_val_V_1_reg_731_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \pixIn_val_V_1_reg_731_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_1_reg_731[2]),
        .Q(pixIn_val_V_1_reg_731_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \pixIn_val_V_1_reg_731_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_1_reg_731[3]),
        .Q(pixIn_val_V_1_reg_731_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \pixIn_val_V_1_reg_731_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_1_reg_731[4]),
        .Q(pixIn_val_V_1_reg_731_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \pixIn_val_V_1_reg_731_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_1_reg_731[5]),
        .Q(pixIn_val_V_1_reg_731_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \pixIn_val_V_1_reg_731_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_1_reg_731[6]),
        .Q(pixIn_val_V_1_reg_731_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \pixIn_val_V_1_reg_731_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_1_reg_731[7]),
        .Q(pixIn_val_V_1_reg_731_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \pixIn_val_V_1_reg_731_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_1_reg_731_pp0_iter2_reg[0]),
        .Q(pixIn_val_V_1_reg_731_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \pixIn_val_V_1_reg_731_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_1_reg_731_pp0_iter2_reg[1]),
        .Q(pixIn_val_V_1_reg_731_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \pixIn_val_V_1_reg_731_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_1_reg_731_pp0_iter2_reg[2]),
        .Q(pixIn_val_V_1_reg_731_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \pixIn_val_V_1_reg_731_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_1_reg_731_pp0_iter2_reg[3]),
        .Q(pixIn_val_V_1_reg_731_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \pixIn_val_V_1_reg_731_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_1_reg_731_pp0_iter2_reg[4]),
        .Q(\pixIn_val_V_1_reg_731_pp0_iter3_reg_reg[6]_0 [0]),
        .R(1'b0));
  FDRE \pixIn_val_V_1_reg_731_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_1_reg_731_pp0_iter2_reg[5]),
        .Q(\pixIn_val_V_1_reg_731_pp0_iter3_reg_reg[6]_0 [1]),
        .R(1'b0));
  FDRE \pixIn_val_V_1_reg_731_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_1_reg_731_pp0_iter2_reg[6]),
        .Q(\pixIn_val_V_1_reg_731_pp0_iter3_reg_reg[6]_0 [2]),
        .R(1'b0));
  FDRE \pixIn_val_V_1_reg_731_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_1_reg_731_pp0_iter2_reg[7]),
        .Q(pixIn_val_V_1_reg_731_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \pixIn_val_V_1_reg_731_reg[0] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[8]),
        .Q(pixIn_val_V_1_reg_731[0]),
        .R(1'b0));
  FDRE \pixIn_val_V_1_reg_731_reg[1] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[9]),
        .Q(pixIn_val_V_1_reg_731[1]),
        .R(1'b0));
  FDRE \pixIn_val_V_1_reg_731_reg[2] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[10]),
        .Q(pixIn_val_V_1_reg_731[2]),
        .R(1'b0));
  FDRE \pixIn_val_V_1_reg_731_reg[3] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[11]),
        .Q(pixIn_val_V_1_reg_731[3]),
        .R(1'b0));
  FDRE \pixIn_val_V_1_reg_731_reg[4] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[12]),
        .Q(pixIn_val_V_1_reg_731[4]),
        .R(1'b0));
  FDRE \pixIn_val_V_1_reg_731_reg[5] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[13]),
        .Q(pixIn_val_V_1_reg_731[5]),
        .R(1'b0));
  FDRE \pixIn_val_V_1_reg_731_reg[6] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[14]),
        .Q(pixIn_val_V_1_reg_731[6]),
        .R(1'b0));
  FDRE \pixIn_val_V_1_reg_731_reg[7] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[15]),
        .Q(pixIn_val_V_1_reg_731[7]),
        .R(1'b0));
  FDRE \pixIn_val_V_2_reg_738_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_2_reg_738[0]),
        .Q(pixIn_val_V_2_reg_738_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \pixIn_val_V_2_reg_738_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_2_reg_738[1]),
        .Q(pixIn_val_V_2_reg_738_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \pixIn_val_V_2_reg_738_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_2_reg_738[2]),
        .Q(pixIn_val_V_2_reg_738_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \pixIn_val_V_2_reg_738_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_2_reg_738[3]),
        .Q(pixIn_val_V_2_reg_738_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \pixIn_val_V_2_reg_738_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_2_reg_738[4]),
        .Q(pixIn_val_V_2_reg_738_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \pixIn_val_V_2_reg_738_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_2_reg_738[5]),
        .Q(pixIn_val_V_2_reg_738_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \pixIn_val_V_2_reg_738_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_2_reg_738[6]),
        .Q(pixIn_val_V_2_reg_738_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \pixIn_val_V_2_reg_738_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_2_reg_738[7]),
        .Q(pixIn_val_V_2_reg_738_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \pixIn_val_V_2_reg_738_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_2_reg_738_pp0_iter2_reg[0]),
        .Q(pixIn_val_V_2_reg_738_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \pixIn_val_V_2_reg_738_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_2_reg_738_pp0_iter2_reg[1]),
        .Q(pixIn_val_V_2_reg_738_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \pixIn_val_V_2_reg_738_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_2_reg_738_pp0_iter2_reg[2]),
        .Q(pixIn_val_V_2_reg_738_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \pixIn_val_V_2_reg_738_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_2_reg_738_pp0_iter2_reg[3]),
        .Q(pixIn_val_V_2_reg_738_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \pixIn_val_V_2_reg_738_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_2_reg_738_pp0_iter2_reg[4]),
        .Q(\pixIn_val_V_2_reg_738_pp0_iter3_reg_reg[6]_0 [0]),
        .R(1'b0));
  FDRE \pixIn_val_V_2_reg_738_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_2_reg_738_pp0_iter2_reg[5]),
        .Q(\pixIn_val_V_2_reg_738_pp0_iter3_reg_reg[6]_0 [1]),
        .R(1'b0));
  FDRE \pixIn_val_V_2_reg_738_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_2_reg_738_pp0_iter2_reg[6]),
        .Q(\pixIn_val_V_2_reg_738_pp0_iter3_reg_reg[6]_0 [2]),
        .R(1'b0));
  FDRE \pixIn_val_V_2_reg_738_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_2_reg_738_pp0_iter2_reg[7]),
        .Q(pixIn_val_V_2_reg_738_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \pixIn_val_V_2_reg_738_reg[0] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[16]),
        .Q(pixIn_val_V_2_reg_738[0]),
        .R(1'b0));
  FDRE \pixIn_val_V_2_reg_738_reg[1] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[17]),
        .Q(pixIn_val_V_2_reg_738[1]),
        .R(1'b0));
  FDRE \pixIn_val_V_2_reg_738_reg[2] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[18]),
        .Q(pixIn_val_V_2_reg_738[2]),
        .R(1'b0));
  FDRE \pixIn_val_V_2_reg_738_reg[3] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[19]),
        .Q(pixIn_val_V_2_reg_738[3]),
        .R(1'b0));
  FDRE \pixIn_val_V_2_reg_738_reg[4] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[20]),
        .Q(pixIn_val_V_2_reg_738[4]),
        .R(1'b0));
  FDRE \pixIn_val_V_2_reg_738_reg[5] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[21]),
        .Q(pixIn_val_V_2_reg_738[5]),
        .R(1'b0));
  FDRE \pixIn_val_V_2_reg_738_reg[6] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[22]),
        .Q(pixIn_val_V_2_reg_738[6]),
        .R(1'b0));
  FDRE \pixIn_val_V_2_reg_738_reg[7] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[23]),
        .Q(pixIn_val_V_2_reg_738[7]),
        .R(1'b0));
  FDRE \pixIn_val_V_3_reg_745_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_3_reg_745[0]),
        .Q(pixIn_val_V_3_reg_745_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \pixIn_val_V_3_reg_745_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_3_reg_745[1]),
        .Q(pixIn_val_V_3_reg_745_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \pixIn_val_V_3_reg_745_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_3_reg_745[2]),
        .Q(pixIn_val_V_3_reg_745_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \pixIn_val_V_3_reg_745_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_3_reg_745[3]),
        .Q(pixIn_val_V_3_reg_745_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \pixIn_val_V_3_reg_745_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_3_reg_745[4]),
        .Q(pixIn_val_V_3_reg_745_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \pixIn_val_V_3_reg_745_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_3_reg_745[5]),
        .Q(pixIn_val_V_3_reg_745_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \pixIn_val_V_3_reg_745_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_3_reg_745[6]),
        .Q(pixIn_val_V_3_reg_745_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \pixIn_val_V_3_reg_745_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_3_reg_745[7]),
        .Q(pixIn_val_V_3_reg_745_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \pixIn_val_V_3_reg_745_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_3_reg_745_pp0_iter2_reg[0]),
        .Q(pixIn_val_V_3_reg_745_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \pixIn_val_V_3_reg_745_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_3_reg_745_pp0_iter2_reg[1]),
        .Q(pixIn_val_V_3_reg_745_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \pixIn_val_V_3_reg_745_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_3_reg_745_pp0_iter2_reg[2]),
        .Q(pixIn_val_V_3_reg_745_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \pixIn_val_V_3_reg_745_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_3_reg_745_pp0_iter2_reg[3]),
        .Q(pixIn_val_V_3_reg_745_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \pixIn_val_V_3_reg_745_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_3_reg_745_pp0_iter2_reg[4]),
        .Q(pixIn_val_V_3_reg_745_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \pixIn_val_V_3_reg_745_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_3_reg_745_pp0_iter2_reg[5]),
        .Q(pixIn_val_V_3_reg_745_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \pixIn_val_V_3_reg_745_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_3_reg_745_pp0_iter2_reg[6]),
        .Q(pixIn_val_V_3_reg_745_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \pixIn_val_V_3_reg_745_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_3_reg_745_pp0_iter2_reg[7]),
        .Q(pixIn_val_V_3_reg_745_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \pixIn_val_V_3_reg_745_reg[0] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[24]),
        .Q(pixIn_val_V_3_reg_745[0]),
        .R(1'b0));
  FDRE \pixIn_val_V_3_reg_745_reg[1] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[25]),
        .Q(pixIn_val_V_3_reg_745[1]),
        .R(1'b0));
  FDRE \pixIn_val_V_3_reg_745_reg[2] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[26]),
        .Q(pixIn_val_V_3_reg_745[2]),
        .R(1'b0));
  FDRE \pixIn_val_V_3_reg_745_reg[3] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[27]),
        .Q(pixIn_val_V_3_reg_745[3]),
        .R(1'b0));
  FDRE \pixIn_val_V_3_reg_745_reg[4] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[28]),
        .Q(pixIn_val_V_3_reg_745[4]),
        .R(1'b0));
  FDRE \pixIn_val_V_3_reg_745_reg[5] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[29]),
        .Q(pixIn_val_V_3_reg_745[5]),
        .R(1'b0));
  FDRE \pixIn_val_V_3_reg_745_reg[6] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[30]),
        .Q(pixIn_val_V_3_reg_745[6]),
        .R(1'b0));
  FDRE \pixIn_val_V_3_reg_745_reg[7] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[31]),
        .Q(pixIn_val_V_3_reg_745[7]),
        .R(1'b0));
  FDRE \pixIn_val_V_4_reg_752_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_4_reg_752[0]),
        .Q(pixIn_val_V_4_reg_752_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \pixIn_val_V_4_reg_752_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_4_reg_752[1]),
        .Q(pixIn_val_V_4_reg_752_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \pixIn_val_V_4_reg_752_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_4_reg_752[2]),
        .Q(pixIn_val_V_4_reg_752_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \pixIn_val_V_4_reg_752_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_4_reg_752[3]),
        .Q(pixIn_val_V_4_reg_752_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \pixIn_val_V_4_reg_752_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_4_reg_752[4]),
        .Q(pixIn_val_V_4_reg_752_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \pixIn_val_V_4_reg_752_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_4_reg_752[5]),
        .Q(pixIn_val_V_4_reg_752_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \pixIn_val_V_4_reg_752_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_4_reg_752[6]),
        .Q(pixIn_val_V_4_reg_752_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \pixIn_val_V_4_reg_752_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_4_reg_752[7]),
        .Q(pixIn_val_V_4_reg_752_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \pixIn_val_V_4_reg_752_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_4_reg_752_pp0_iter2_reg[0]),
        .Q(\pixIn_val_V_4_reg_752_pp0_iter3_reg_reg[2]_0 [0]),
        .R(1'b0));
  FDRE \pixIn_val_V_4_reg_752_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_4_reg_752_pp0_iter2_reg[1]),
        .Q(\pixIn_val_V_4_reg_752_pp0_iter3_reg_reg[2]_0 [1]),
        .R(1'b0));
  FDRE \pixIn_val_V_4_reg_752_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_4_reg_752_pp0_iter2_reg[2]),
        .Q(\pixIn_val_V_4_reg_752_pp0_iter3_reg_reg[2]_0 [2]),
        .R(1'b0));
  FDRE \pixIn_val_V_4_reg_752_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_4_reg_752_pp0_iter2_reg[3]),
        .Q(pixIn_val_V_4_reg_752_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \pixIn_val_V_4_reg_752_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_4_reg_752_pp0_iter2_reg[4]),
        .Q(pixIn_val_V_4_reg_752_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \pixIn_val_V_4_reg_752_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_4_reg_752_pp0_iter2_reg[5]),
        .Q(pixIn_val_V_4_reg_752_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \pixIn_val_V_4_reg_752_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_4_reg_752_pp0_iter2_reg[6]),
        .Q(pixIn_val_V_4_reg_752_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \pixIn_val_V_4_reg_752_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_4_reg_752_pp0_iter2_reg[7]),
        .Q(pixIn_val_V_4_reg_752_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \pixIn_val_V_4_reg_752_reg[0] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[32]),
        .Q(pixIn_val_V_4_reg_752[0]),
        .R(1'b0));
  FDRE \pixIn_val_V_4_reg_752_reg[1] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[33]),
        .Q(pixIn_val_V_4_reg_752[1]),
        .R(1'b0));
  FDRE \pixIn_val_V_4_reg_752_reg[2] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[34]),
        .Q(pixIn_val_V_4_reg_752[2]),
        .R(1'b0));
  FDRE \pixIn_val_V_4_reg_752_reg[3] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[35]),
        .Q(pixIn_val_V_4_reg_752[3]),
        .R(1'b0));
  FDRE \pixIn_val_V_4_reg_752_reg[4] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[36]),
        .Q(pixIn_val_V_4_reg_752[4]),
        .R(1'b0));
  FDRE \pixIn_val_V_4_reg_752_reg[5] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[37]),
        .Q(pixIn_val_V_4_reg_752[5]),
        .R(1'b0));
  FDRE \pixIn_val_V_4_reg_752_reg[6] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[38]),
        .Q(pixIn_val_V_4_reg_752[6]),
        .R(1'b0));
  FDRE \pixIn_val_V_4_reg_752_reg[7] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[39]),
        .Q(pixIn_val_V_4_reg_752[7]),
        .R(1'b0));
  FDRE \pixIn_val_V_5_reg_759_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_5_reg_759[0]),
        .Q(pixIn_val_V_5_reg_759_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \pixIn_val_V_5_reg_759_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_5_reg_759[1]),
        .Q(pixIn_val_V_5_reg_759_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \pixIn_val_V_5_reg_759_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_5_reg_759[2]),
        .Q(pixIn_val_V_5_reg_759_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \pixIn_val_V_5_reg_759_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_5_reg_759[3]),
        .Q(pixIn_val_V_5_reg_759_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \pixIn_val_V_5_reg_759_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_5_reg_759[4]),
        .Q(pixIn_val_V_5_reg_759_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \pixIn_val_V_5_reg_759_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_5_reg_759[5]),
        .Q(pixIn_val_V_5_reg_759_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \pixIn_val_V_5_reg_759_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_5_reg_759[6]),
        .Q(pixIn_val_V_5_reg_759_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \pixIn_val_V_5_reg_759_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_5_reg_759[7]),
        .Q(pixIn_val_V_5_reg_759_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \pixIn_val_V_5_reg_759_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_5_reg_759_pp0_iter2_reg[0]),
        .Q(pixIn_val_V_5_reg_759_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \pixIn_val_V_5_reg_759_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_5_reg_759_pp0_iter2_reg[1]),
        .Q(pixIn_val_V_5_reg_759_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \pixIn_val_V_5_reg_759_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_5_reg_759_pp0_iter2_reg[2]),
        .Q(pixIn_val_V_5_reg_759_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \pixIn_val_V_5_reg_759_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_5_reg_759_pp0_iter2_reg[3]),
        .Q(pixIn_val_V_5_reg_759_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \pixIn_val_V_5_reg_759_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_5_reg_759_pp0_iter2_reg[4]),
        .Q(\pixIn_val_V_5_reg_759_pp0_iter3_reg_reg[6]_0 [0]),
        .R(1'b0));
  FDRE \pixIn_val_V_5_reg_759_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_5_reg_759_pp0_iter2_reg[5]),
        .Q(\pixIn_val_V_5_reg_759_pp0_iter3_reg_reg[6]_0 [1]),
        .R(1'b0));
  FDRE \pixIn_val_V_5_reg_759_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_5_reg_759_pp0_iter2_reg[6]),
        .Q(\pixIn_val_V_5_reg_759_pp0_iter3_reg_reg[6]_0 [2]),
        .R(1'b0));
  FDRE \pixIn_val_V_5_reg_759_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_5_reg_759_pp0_iter2_reg[7]),
        .Q(pixIn_val_V_5_reg_759_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \pixIn_val_V_5_reg_759_reg[0] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[40]),
        .Q(pixIn_val_V_5_reg_759[0]),
        .R(1'b0));
  FDRE \pixIn_val_V_5_reg_759_reg[1] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[41]),
        .Q(pixIn_val_V_5_reg_759[1]),
        .R(1'b0));
  FDRE \pixIn_val_V_5_reg_759_reg[2] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[42]),
        .Q(pixIn_val_V_5_reg_759[2]),
        .R(1'b0));
  FDRE \pixIn_val_V_5_reg_759_reg[3] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[43]),
        .Q(pixIn_val_V_5_reg_759[3]),
        .R(1'b0));
  FDRE \pixIn_val_V_5_reg_759_reg[4] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[44]),
        .Q(pixIn_val_V_5_reg_759[4]),
        .R(1'b0));
  FDRE \pixIn_val_V_5_reg_759_reg[5] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[45]),
        .Q(pixIn_val_V_5_reg_759[5]),
        .R(1'b0));
  FDRE \pixIn_val_V_5_reg_759_reg[6] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[46]),
        .Q(pixIn_val_V_5_reg_759[6]),
        .R(1'b0));
  FDRE \pixIn_val_V_5_reg_759_reg[7] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[47]),
        .Q(pixIn_val_V_5_reg_759[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hDD000D00)) 
    \pixIn_val_V_reg_724[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(ovrlayYUV_full_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln729_reg_706_reg[0]_0 ),
        .I4(bckgndYUV_empty_n),
        .O(p_3_in));
  FDRE \pixIn_val_V_reg_724_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_reg_724[0]),
        .Q(pixIn_val_V_reg_724_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \pixIn_val_V_reg_724_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_reg_724[1]),
        .Q(pixIn_val_V_reg_724_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \pixIn_val_V_reg_724_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_reg_724[2]),
        .Q(pixIn_val_V_reg_724_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \pixIn_val_V_reg_724_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_reg_724[3]),
        .Q(pixIn_val_V_reg_724_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \pixIn_val_V_reg_724_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_reg_724[4]),
        .Q(pixIn_val_V_reg_724_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \pixIn_val_V_reg_724_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_reg_724[5]),
        .Q(pixIn_val_V_reg_724_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \pixIn_val_V_reg_724_pp0_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_reg_724[6]),
        .Q(pixIn_val_V_reg_724_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \pixIn_val_V_reg_724_pp0_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_reg_724[7]),
        .Q(pixIn_val_V_reg_724_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \pixIn_val_V_reg_724_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_reg_724_pp0_iter2_reg[0]),
        .Q(pixIn_val_V_reg_724_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \pixIn_val_V_reg_724_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_reg_724_pp0_iter2_reg[1]),
        .Q(pixIn_val_V_reg_724_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \pixIn_val_V_reg_724_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_reg_724_pp0_iter2_reg[2]),
        .Q(pixIn_val_V_reg_724_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \pixIn_val_V_reg_724_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_reg_724_pp0_iter2_reg[3]),
        .Q(pixIn_val_V_reg_724_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \pixIn_val_V_reg_724_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_reg_724_pp0_iter2_reg[4]),
        .Q(pixIn_val_V_reg_724_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \pixIn_val_V_reg_724_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_reg_724_pp0_iter2_reg[5]),
        .Q(pixIn_val_V_reg_724_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \pixIn_val_V_reg_724_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_reg_724_pp0_iter2_reg[6]),
        .Q(pixIn_val_V_reg_724_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \pixIn_val_V_reg_724_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(pixIn_val_V_reg_724_pp0_iter2_reg[7]),
        .Q(pixIn_val_V_reg_724_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \pixIn_val_V_reg_724_reg[0] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[0]),
        .Q(pixIn_val_V_reg_724[0]),
        .R(1'b0));
  FDRE \pixIn_val_V_reg_724_reg[1] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[1]),
        .Q(pixIn_val_V_reg_724[1]),
        .R(1'b0));
  FDRE \pixIn_val_V_reg_724_reg[2] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[2]),
        .Q(pixIn_val_V_reg_724[2]),
        .R(1'b0));
  FDRE \pixIn_val_V_reg_724_reg[3] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[3]),
        .Q(pixIn_val_V_reg_724[3]),
        .R(1'b0));
  FDRE \pixIn_val_V_reg_724_reg[4] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[4]),
        .Q(pixIn_val_V_reg_724[4]),
        .R(1'b0));
  FDRE \pixIn_val_V_reg_724_reg[5] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[5]),
        .Q(pixIn_val_V_reg_724[5]),
        .R(1'b0));
  FDRE \pixIn_val_V_reg_724_reg[6] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[6]),
        .Q(pixIn_val_V_reg_724[6]),
        .R(1'b0));
  FDRE \pixIn_val_V_reg_724_reg[7] 
       (.C(ap_clk),
        .CE(p_3_in),
        .D(out[7]),
        .Q(pixIn_val_V_reg_724[7]),
        .R(1'b0));
  FDRE \x_2_reg_701_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_x_2[10]),
        .Q(x_2_reg_701[10]),
        .R(1'b0));
  FDRE \x_2_reg_701_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_x_2[11]),
        .Q(x_2_reg_701[11]),
        .R(1'b0));
  FDRE \x_2_reg_701_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_fu_114_reg[14]_0 [0]),
        .Q(x_2_reg_701[12]),
        .R(1'b0));
  FDRE \x_2_reg_701_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_fu_114_reg[14]_0 [1]),
        .Q(x_2_reg_701[13]),
        .R(1'b0));
  FDRE \x_2_reg_701_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_fu_114_reg[14]_0 [2]),
        .Q(x_2_reg_701[14]),
        .R(1'b0));
  FDRE \x_2_reg_701_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_x_2[15]),
        .Q(x_2_reg_701[15]),
        .R(1'b0));
  FDRE \x_2_reg_701_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_x_2[1]),
        .Q(x_2_reg_701[1]),
        .R(1'b0));
  FDRE \x_2_reg_701_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_x_2[2]),
        .Q(x_2_reg_701[2]),
        .R(1'b0));
  FDRE \x_2_reg_701_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_x_2[3]),
        .Q(x_2_reg_701[3]),
        .R(1'b0));
  FDRE \x_2_reg_701_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_x_2[4]),
        .Q(x_2_reg_701[4]),
        .R(1'b0));
  FDRE \x_2_reg_701_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_x_2[5]),
        .Q(x_2_reg_701[5]),
        .R(1'b0));
  FDRE \x_2_reg_701_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_x_2[6]),
        .Q(x_2_reg_701[6]),
        .R(1'b0));
  FDRE \x_2_reg_701_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_x_2[7]),
        .Q(x_2_reg_701[7]),
        .R(1'b0));
  FDRE \x_2_reg_701_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_x_2[8]),
        .Q(x_2_reg_701[8]),
        .R(1'b0));
  FDRE \x_2_reg_701_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_sig_allocacmp_x_2[9]),
        .Q(x_2_reg_701[9]),
        .R(1'b0));
  FDRE \x_fu_114_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_61),
        .D(x_3_fu_377_p2[10]),
        .Q(\x_fu_114_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \x_fu_114_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_61),
        .D(x_3_fu_377_p2[11]),
        .Q(\x_fu_114_reg_n_5_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \x_fu_114_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_61),
        .D(x_3_fu_377_p2[12]),
        .Q(\x_fu_114_reg_n_5_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \x_fu_114_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_61),
        .D(x_3_fu_377_p2[13]),
        .Q(\x_fu_114_reg_n_5_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \x_fu_114_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_61),
        .D(x_3_fu_377_p2[14]),
        .Q(\x_fu_114_reg_n_5_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \x_fu_114_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_61),
        .D(x_3_fu_377_p2[15]),
        .Q(\x_fu_114_reg_n_5_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \x_fu_114_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_61),
        .D(x_3_fu_377_p2[1]),
        .Q(\x_fu_114_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \x_fu_114_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_61),
        .D(x_3_fu_377_p2[2]),
        .Q(\x_fu_114_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \x_fu_114_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_61),
        .D(x_3_fu_377_p2[3]),
        .Q(\x_fu_114_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \x_fu_114_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_61),
        .D(x_3_fu_377_p2[4]),
        .Q(\x_fu_114_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \x_fu_114_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_61),
        .D(x_3_fu_377_p2[5]),
        .Q(\x_fu_114_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \x_fu_114_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_61),
        .D(x_3_fu_377_p2[6]),
        .Q(\x_fu_114_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \x_fu_114_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_61),
        .D(x_3_fu_377_p2[7]),
        .Q(\x_fu_114_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \x_fu_114_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_61),
        .D(x_3_fu_377_p2[8]),
        .Q(\x_fu_114_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \x_fu_114_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_61),
        .D(x_3_fu_377_p2[9]),
        .Q(\x_fu_114_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternBox
   (ap_block_pp0_stage0_subdone,
    O,
    Q,
    \int_height_reg[14] ,
    \boxVCoord_reg[15]_0 ,
    pixIn9_read_reg_647_pp0_iter2_reg,
    D,
    \int_boxColorB_reg[4] ,
    \icmp_ln1897_4_reg_751_reg[0]_0 ,
    \pixIn10_read_reg_642_pp0_iter2_reg_reg[5]__0_0 ,
    \int_boxColorB_reg[6] ,
    \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0 ,
    \int_boxColorB_reg[4]_0 ,
    \int_boxColorB_reg[5] ,
    \int_boxColorB_reg[6]_0 ,
    \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_0 ,
    \int_boxColorG_reg[4] ,
    \int_boxColorG_reg[5] ,
    \int_boxColorG_reg[6] ,
    \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_0 ,
    \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_0 ,
    \or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_1 ,
    \or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0 ,
    RSTC,
    grp_tpgPatternBox_fu_305_ap_start_reg,
    ap_clk,
    icmp_ln1844_fu_269_p2_carry_i_12,
    icmp_ln1844_fu_269_p2_carry_i_16_0,
    icmp_ln1844_fu_269_p2_carry_i_12_0,
    \boxHCoord_reg[7]_0 ,
    \hDir_reg[0]_0 ,
    \hDir_reg[0]_1 ,
    \hDir_reg[0]_2 ,
    \icmp_ln1897_5_reg_756[0]_i_13_0 ,
    icmp_ln1856_fu_307_p2_carry_i_12,
    icmp_ln1856_fu_307_p2_carry_i_16_0,
    icmp_ln1856_fu_307_p2_carry_i_12_0,
    \boxVCoord_reg[7]_0 ,
    \vDir_reg[0]_0 ,
    \vDir_reg[0]_1 ,
    i__carry__0_i_8__1_0,
    out,
    ap_enable_reg_pp0_iter5,
    ovrlayYUV_full_n,
    ap_enable_reg_pp0_iter1,
    \icmp_ln1897_4_reg_751_reg[0]_1 ,
    bckgndYUV_empty_n,
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7] ,
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0] ,
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ,
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ,
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0 ,
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_1 ,
    \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7] ,
    \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[0] ,
    \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]_0 ,
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7] ,
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0 ,
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_1 ,
    \boxVCoord_reg[7]_1 ,
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7] ,
    boxRight_fu_400_p2_carry__0_0,
    \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7] ,
    \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]_0 ,
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0 ,
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_1 ,
    \x_read_reg_627_reg[15]_0 ,
    \y_read_reg_635_reg[15]_0 );
  output ap_block_pp0_stage0_subdone;
  output [7:0]O;
  output [14:0]Q;
  output [7:0]\int_height_reg[14] ;
  output [14:0]\boxVCoord_reg[15]_0 ;
  output [7:0]pixIn9_read_reg_647_pp0_iter2_reg;
  output [4:0]D;
  output \int_boxColorB_reg[4] ;
  output \icmp_ln1897_4_reg_751_reg[0]_0 ;
  output \pixIn10_read_reg_642_pp0_iter2_reg_reg[5]__0_0 ;
  output \int_boxColorB_reg[6] ;
  output [4:0]\or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0 ;
  output \int_boxColorB_reg[4]_0 ;
  output \int_boxColorB_reg[5] ;
  output \int_boxColorB_reg[6]_0 ;
  output [4:0]\or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_0 ;
  output \int_boxColorG_reg[4] ;
  output \int_boxColorG_reg[5] ;
  output \int_boxColorG_reg[6] ;
  output [0:0]\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_0 ;
  output [0:0]\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_0 ;
  output [7:0]\or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_1 ;
  output [7:0]\or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0 ;
  input RSTC;
  input grp_tpgPatternBox_fu_305_ap_start_reg;
  input ap_clk;
  input [14:0]icmp_ln1844_fu_269_p2_carry_i_12;
  input [7:0]icmp_ln1844_fu_269_p2_carry_i_16_0;
  input [7:0]icmp_ln1844_fu_269_p2_carry_i_12_0;
  input [0:0]\boxHCoord_reg[7]_0 ;
  input [3:0]\hDir_reg[0]_0 ;
  input [0:0]\hDir_reg[0]_1 ;
  input [2:0]\hDir_reg[0]_2 ;
  input [0:0]\icmp_ln1897_5_reg_756[0]_i_13_0 ;
  input [14:0]icmp_ln1856_fu_307_p2_carry_i_12;
  input [7:0]icmp_ln1856_fu_307_p2_carry_i_16_0;
  input [7:0]icmp_ln1856_fu_307_p2_carry_i_12_0;
  input [0:0]\boxVCoord_reg[7]_0 ;
  input [3:0]\vDir_reg[0]_0 ;
  input [3:0]\vDir_reg[0]_1 ;
  input [0:0]i__carry__0_i_8__1_0;
  input [47:0]out;
  input ap_enable_reg_pp0_iter5;
  input ovrlayYUV_full_n;
  input ap_enable_reg_pp0_iter1;
  input \icmp_ln1897_4_reg_751_reg[0]_1 ;
  input bckgndYUV_empty_n;
  input [4:0]\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7] ;
  input \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0] ;
  input \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ;
  input [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_1 ;
  input [4:0]\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7] ;
  input \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[0] ;
  input [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]_0 ;
  input [4:0]\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7] ;
  input [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_1 ;
  input [7:0]\boxVCoord_reg[7]_1 ;
  input [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7] ;
  input [14:0]boxRight_fu_400_p2_carry__0_0;
  input [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7] ;
  input [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_1 ;
  input [14:0]\x_read_reg_627_reg[15]_0 ;
  input [15:0]\y_read_reg_635_reg[15]_0 ;

  wire [4:0]D;
  wire [7:0]O;
  wire [14:0]Q;
  wire RSTC;
  wire \_inferred__3/i__carry__0_n_10 ;
  wire \_inferred__3/i__carry__0_n_11 ;
  wire \_inferred__3/i__carry__0_n_12 ;
  wire \_inferred__3/i__carry__0_n_6 ;
  wire \_inferred__3/i__carry__0_n_7 ;
  wire \_inferred__3/i__carry__0_n_8 ;
  wire \_inferred__3/i__carry__0_n_9 ;
  wire \_inferred__3/i__carry_n_10 ;
  wire \_inferred__3/i__carry_n_11 ;
  wire \_inferred__3/i__carry_n_12 ;
  wire \_inferred__3/i__carry_n_5 ;
  wire \_inferred__3/i__carry_n_6 ;
  wire \_inferred__3/i__carry_n_7 ;
  wire \_inferred__3/i__carry_n_8 ;
  wire \_inferred__3/i__carry_n_9 ;
  wire \_inferred__6/i__carry__0_n_10 ;
  wire \_inferred__6/i__carry__0_n_11 ;
  wire \_inferred__6/i__carry__0_n_12 ;
  wire \_inferred__6/i__carry__0_n_6 ;
  wire \_inferred__6/i__carry__0_n_7 ;
  wire \_inferred__6/i__carry__0_n_8 ;
  wire \_inferred__6/i__carry__0_n_9 ;
  wire \_inferred__6/i__carry_n_10 ;
  wire \_inferred__6/i__carry_n_11 ;
  wire \_inferred__6/i__carry_n_12 ;
  wire \_inferred__6/i__carry_n_5 ;
  wire \_inferred__6/i__carry_n_6 ;
  wire \_inferred__6/i__carry_n_7 ;
  wire \_inferred__6/i__carry_n_8 ;
  wire \_inferred__6/i__carry_n_9 ;
  wire \_inferred__7/i__carry__0_n_10 ;
  wire \_inferred__7/i__carry__0_n_11 ;
  wire \_inferred__7/i__carry__0_n_12 ;
  wire \_inferred__7/i__carry__0_n_5 ;
  wire \_inferred__7/i__carry__0_n_6 ;
  wire \_inferred__7/i__carry__0_n_7 ;
  wire \_inferred__7/i__carry__0_n_8 ;
  wire \_inferred__7/i__carry__0_n_9 ;
  wire \_inferred__7/i__carry_n_10 ;
  wire \_inferred__7/i__carry_n_11 ;
  wire \_inferred__7/i__carry_n_12 ;
  wire \_inferred__7/i__carry_n_5 ;
  wire \_inferred__7/i__carry_n_6 ;
  wire \_inferred__7/i__carry_n_7 ;
  wire \_inferred__7/i__carry_n_8 ;
  wire \_inferred__7/i__carry_n_9 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_192;
  wire ap_condition_248;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_enable_reg_pp0_iter5;
  wire [14:0]ap_phi_reg_pp0_iter2_boxLeft_reg_194;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_10_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_11_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_12_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_13_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_14_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_15_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_16_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_17_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_6_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_7_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_8_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_9_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_10_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_11_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_12_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_13_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_14_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_15_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_16_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_17_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_18_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_6_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_7_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_8_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_9_n_5 ;
  wire [0:0]\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_0 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_10 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_11 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_12 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_13 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_14 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_15 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_16 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_17 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_18 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_19 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_20 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_6 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_7 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_8 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_9 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_10 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_11 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_12 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_13 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_14 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_15 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_16 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_17 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_18 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_19 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_20 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_6 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_8 ;
  wire \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_9 ;
  wire [14:0]ap_phi_reg_pp0_iter2_boxTop_reg_203;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_10_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_11_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_12_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_13_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_14_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_15_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_16_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_6_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_7_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_8_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_9_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_10_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_11_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_12_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_13_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_14_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_15_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_16_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_17_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_18_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_6_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_7_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_8_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_9_n_5 ;
  wire [0:0]\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_0 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_10 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_11 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_12 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_13 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_14 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_15 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_16 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_17 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_18 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_19 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_20 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_6 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_8 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_9 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_10 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_11 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_12 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_13 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_14 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_15 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_16 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_17 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_18 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_19 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_20 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_6 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_7 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_8 ;
  wire \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_9 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[0]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[1]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[2]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[3]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[6]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[7]_i_2_n_5 ;
  wire [4:0]\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7] ;
  wire [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0 ;
  wire [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_1 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[0]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[1]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[2]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[3]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[7]_i_2_n_5 ;
  wire [4:0]\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7] ;
  wire [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]_0 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[0]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[1]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[2]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[3]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[4]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[5]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[6]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[7]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0] ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ;
  wire [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7] ;
  wire [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0 ;
  wire [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_1 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[0]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[1]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[2]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[3]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[7]_i_2_n_5 ;
  wire [4:0]\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7] ;
  wire [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0 ;
  wire [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_1 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[0]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[1]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[2]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[3]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[4]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[5]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[6]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[7]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[0] ;
  wire [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7] ;
  wire [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]_0 ;
  wire bckgndYUV_empty_n;
  wire boxBottom_fu_405_p2_carry__0_i_2_n_5;
  wire boxBottom_fu_405_p2_carry__0_i_3_n_5;
  wire boxBottom_fu_405_p2_carry__0_i_4_n_5;
  wire boxBottom_fu_405_p2_carry__0_i_5_n_5;
  wire boxBottom_fu_405_p2_carry__0_i_6_n_5;
  wire boxBottom_fu_405_p2_carry__0_i_7_n_5;
  wire boxBottom_fu_405_p2_carry__0_i_8_n_5;
  wire boxBottom_fu_405_p2_carry__0_n_10;
  wire boxBottom_fu_405_p2_carry__0_n_11;
  wire boxBottom_fu_405_p2_carry__0_n_12;
  wire boxBottom_fu_405_p2_carry__0_n_13;
  wire boxBottom_fu_405_p2_carry__0_n_14;
  wire boxBottom_fu_405_p2_carry__0_n_15;
  wire boxBottom_fu_405_p2_carry__0_n_16;
  wire boxBottom_fu_405_p2_carry__0_n_17;
  wire boxBottom_fu_405_p2_carry__0_n_18;
  wire boxBottom_fu_405_p2_carry__0_n_19;
  wire boxBottom_fu_405_p2_carry__0_n_20;
  wire boxBottom_fu_405_p2_carry__0_n_6;
  wire boxBottom_fu_405_p2_carry__0_n_7;
  wire boxBottom_fu_405_p2_carry__0_n_8;
  wire boxBottom_fu_405_p2_carry__0_n_9;
  wire boxBottom_fu_405_p2_carry_i_1_n_5;
  wire boxBottom_fu_405_p2_carry_i_2_n_5;
  wire boxBottom_fu_405_p2_carry_i_3_n_5;
  wire boxBottom_fu_405_p2_carry_i_4_n_5;
  wire boxBottom_fu_405_p2_carry_i_5_n_5;
  wire boxBottom_fu_405_p2_carry_i_6_n_5;
  wire boxBottom_fu_405_p2_carry_i_7_n_5;
  wire boxBottom_fu_405_p2_carry_i_8_n_5;
  wire boxBottom_fu_405_p2_carry_n_10;
  wire boxBottom_fu_405_p2_carry_n_11;
  wire boxBottom_fu_405_p2_carry_n_12;
  wire boxBottom_fu_405_p2_carry_n_13;
  wire boxBottom_fu_405_p2_carry_n_14;
  wire boxBottom_fu_405_p2_carry_n_15;
  wire boxBottom_fu_405_p2_carry_n_16;
  wire boxBottom_fu_405_p2_carry_n_17;
  wire boxBottom_fu_405_p2_carry_n_18;
  wire boxBottom_fu_405_p2_carry_n_19;
  wire boxBottom_fu_405_p2_carry_n_20;
  wire boxBottom_fu_405_p2_carry_n_5;
  wire boxBottom_fu_405_p2_carry_n_6;
  wire boxBottom_fu_405_p2_carry_n_7;
  wire boxBottom_fu_405_p2_carry_n_8;
  wire boxBottom_fu_405_p2_carry_n_9;
  wire [0:0]boxHCoord;
  wire \boxHCoord[15]_i_2_n_5 ;
  wire \boxHCoord[15]_i_3_n_5 ;
  wire \boxHCoord[15]_i_4_n_5 ;
  wire \boxHCoord[15]_i_5_n_5 ;
  wire \boxHCoord[15]_i_6_n_5 ;
  wire \boxHCoord[15]_i_7_n_5 ;
  wire \boxHCoord[15]_i_8_n_5 ;
  wire \boxHCoord[15]_i_9_n_5 ;
  wire [0:0]\boxHCoord_reg[7]_0 ;
  wire [15:0]boxRight_cast_fu_410_p1;
  wire [14:0]boxRight_fu_400_p2_carry__0_0;
  wire boxRight_fu_400_p2_carry__0_i_2_n_5;
  wire boxRight_fu_400_p2_carry__0_i_3_n_5;
  wire boxRight_fu_400_p2_carry__0_i_4_n_5;
  wire boxRight_fu_400_p2_carry__0_i_5_n_5;
  wire boxRight_fu_400_p2_carry__0_i_6_n_5;
  wire boxRight_fu_400_p2_carry__0_i_7_n_5;
  wire boxRight_fu_400_p2_carry__0_i_8_n_5;
  wire boxRight_fu_400_p2_carry__0_n_10;
  wire boxRight_fu_400_p2_carry__0_n_11;
  wire boxRight_fu_400_p2_carry__0_n_12;
  wire boxRight_fu_400_p2_carry__0_n_6;
  wire boxRight_fu_400_p2_carry__0_n_7;
  wire boxRight_fu_400_p2_carry__0_n_8;
  wire boxRight_fu_400_p2_carry__0_n_9;
  wire boxRight_fu_400_p2_carry_i_1_n_5;
  wire boxRight_fu_400_p2_carry_i_2_n_5;
  wire boxRight_fu_400_p2_carry_i_3_n_5;
  wire boxRight_fu_400_p2_carry_i_4_n_5;
  wire boxRight_fu_400_p2_carry_i_5_n_5;
  wire boxRight_fu_400_p2_carry_i_6_n_5;
  wire boxRight_fu_400_p2_carry_i_7_n_5;
  wire boxRight_fu_400_p2_carry_i_8_n_5;
  wire boxRight_fu_400_p2_carry_n_10;
  wire boxRight_fu_400_p2_carry_n_11;
  wire boxRight_fu_400_p2_carry_n_12;
  wire boxRight_fu_400_p2_carry_n_5;
  wire boxRight_fu_400_p2_carry_n_6;
  wire boxRight_fu_400_p2_carry_n_7;
  wire boxRight_fu_400_p2_carry_n_8;
  wire boxRight_fu_400_p2_carry_n_9;
  wire [0:0]boxVCoord;
  wire [14:0]\boxVCoord_reg[15]_0 ;
  wire [0:0]\boxVCoord_reg[7]_0 ;
  wire [7:0]\boxVCoord_reg[7]_1 ;
  wire grp_tpgPatternBox_fu_305_ap_start_reg;
  wire \hDir[0]_i_1_n_5 ;
  wire [3:0]\hDir_reg[0]_0 ;
  wire [0:0]\hDir_reg[0]_1 ;
  wire [2:0]\hDir_reg[0]_2 ;
  wire \hDir_reg_n_5_[0] ;
  wire [7:0]hMax_fu_216_p2;
  wire hMax_fu_216_p2_carry__0_n_10;
  wire hMax_fu_216_p2_carry__0_n_11;
  wire hMax_fu_216_p2_carry__0_n_12;
  wire hMax_fu_216_p2_carry__0_n_6;
  wire hMax_fu_216_p2_carry__0_n_7;
  wire hMax_fu_216_p2_carry__0_n_8;
  wire hMax_fu_216_p2_carry__0_n_9;
  wire hMax_fu_216_p2_carry_n_10;
  wire hMax_fu_216_p2_carry_n_11;
  wire hMax_fu_216_p2_carry_n_12;
  wire hMax_fu_216_p2_carry_n_5;
  wire hMax_fu_216_p2_carry_n_6;
  wire hMax_fu_216_p2_carry_n_7;
  wire hMax_fu_216_p2_carry_n_8;
  wire hMax_fu_216_p2_carry_n_9;
  wire i__carry__0_i_1__0_n_5;
  wire i__carry__0_i_1__1_n_5;
  wire i__carry__0_i_1_n_5;
  wire i__carry__0_i_2__0_n_5;
  wire i__carry__0_i_2__1_n_5;
  wire i__carry__0_i_2_n_5;
  wire i__carry__0_i_3__0_n_5;
  wire i__carry__0_i_3__1_n_5;
  wire i__carry__0_i_3_n_5;
  wire i__carry__0_i_4__0_n_5;
  wire i__carry__0_i_4__1_n_5;
  wire i__carry__0_i_4_n_5;
  wire i__carry__0_i_5__0_n_5;
  wire i__carry__0_i_5__1_n_5;
  wire i__carry__0_i_5_n_5;
  wire i__carry__0_i_6__0_n_5;
  wire i__carry__0_i_6__1_n_5;
  wire i__carry__0_i_6_n_5;
  wire i__carry__0_i_7__0_n_5;
  wire i__carry__0_i_7__1_n_5;
  wire i__carry__0_i_7_n_5;
  wire i__carry__0_i_8__0_n_5;
  wire [0:0]i__carry__0_i_8__1_0;
  wire i__carry__0_i_8__1_n_5;
  wire i__carry__0_i_8_n_5;
  wire i__carry__0_i_9__0_n_5;
  wire i__carry__0_i_9_n_5;
  wire i__carry_i_1__0_n_5;
  wire i__carry_i_1__1_n_5;
  wire i__carry_i_1_n_5;
  wire i__carry_i_2__0_n_5;
  wire i__carry_i_2__1_n_5;
  wire i__carry_i_2_n_5;
  wire i__carry_i_3__0_n_5;
  wire i__carry_i_3__1_n_5;
  wire i__carry_i_3_n_5;
  wire i__carry_i_4__0_n_5;
  wire i__carry_i_4__1_n_5;
  wire i__carry_i_4_n_5;
  wire i__carry_i_5__0_n_5;
  wire i__carry_i_5__1_n_5;
  wire i__carry_i_5_n_5;
  wire i__carry_i_6__0_n_5;
  wire i__carry_i_6__1_n_5;
  wire i__carry_i_6_n_5;
  wire i__carry_i_7__0_n_5;
  wire i__carry_i_7__1_n_5;
  wire i__carry_i_7_n_5;
  wire i__carry_i_8__0_n_5;
  wire i__carry_i_8__1_n_5;
  wire i__carry_i_8_n_5;
  wire icmp_ln1844_fu_269_p2;
  wire [14:0]icmp_ln1844_fu_269_p2_carry_i_12;
  wire [7:0]icmp_ln1844_fu_269_p2_carry_i_12_0;
  wire icmp_ln1844_fu_269_p2_carry_i_13_n_5;
  wire icmp_ln1844_fu_269_p2_carry_i_14_n_5;
  wire icmp_ln1844_fu_269_p2_carry_i_15_n_5;
  wire [7:0]icmp_ln1844_fu_269_p2_carry_i_16_0;
  wire icmp_ln1844_fu_269_p2_carry_i_16_n_5;
  wire icmp_ln1844_fu_269_p2_carry_i_1_n_5;
  wire icmp_ln1844_fu_269_p2_carry_i_2_n_5;
  wire icmp_ln1844_fu_269_p2_carry_i_3_n_5;
  wire icmp_ln1844_fu_269_p2_carry_i_4_n_5;
  wire icmp_ln1844_fu_269_p2_carry_i_5_n_5;
  wire icmp_ln1844_fu_269_p2_carry_i_6_n_5;
  wire icmp_ln1844_fu_269_p2_carry_i_7_n_5;
  wire icmp_ln1844_fu_269_p2_carry_i_8_n_5;
  wire icmp_ln1844_fu_269_p2_carry_n_10;
  wire icmp_ln1844_fu_269_p2_carry_n_11;
  wire icmp_ln1844_fu_269_p2_carry_n_12;
  wire icmp_ln1844_fu_269_p2_carry_n_6;
  wire icmp_ln1844_fu_269_p2_carry_n_7;
  wire icmp_ln1844_fu_269_p2_carry_n_8;
  wire icmp_ln1844_fu_269_p2_carry_n_9;
  wire icmp_ln1849_fu_291_p2;
  wire icmp_ln1849_fu_291_p2_carry_i_13_n_5;
  wire icmp_ln1849_fu_291_p2_carry_i_1_n_5;
  wire icmp_ln1849_fu_291_p2_carry_i_2_n_5;
  wire icmp_ln1849_fu_291_p2_carry_i_3_n_5;
  wire icmp_ln1849_fu_291_p2_carry_i_4_n_5;
  wire icmp_ln1849_fu_291_p2_carry_i_6_n_5;
  wire icmp_ln1849_fu_291_p2_carry_i_7_n_5;
  wire icmp_ln1849_fu_291_p2_carry_i_8_n_5;
  wire icmp_ln1849_fu_291_p2_carry_i_9_n_5;
  wire icmp_ln1849_fu_291_p2_carry_n_10;
  wire icmp_ln1849_fu_291_p2_carry_n_11;
  wire icmp_ln1849_fu_291_p2_carry_n_12;
  wire icmp_ln1849_fu_291_p2_carry_n_6;
  wire icmp_ln1849_fu_291_p2_carry_n_7;
  wire icmp_ln1849_fu_291_p2_carry_n_8;
  wire icmp_ln1849_fu_291_p2_carry_n_9;
  wire icmp_ln1856_fu_307_p2;
  wire [14:0]icmp_ln1856_fu_307_p2_carry_i_12;
  wire [7:0]icmp_ln1856_fu_307_p2_carry_i_12_0;
  wire icmp_ln1856_fu_307_p2_carry_i_13_n_5;
  wire icmp_ln1856_fu_307_p2_carry_i_14_n_5;
  wire icmp_ln1856_fu_307_p2_carry_i_15_n_5;
  wire [7:0]icmp_ln1856_fu_307_p2_carry_i_16_0;
  wire icmp_ln1856_fu_307_p2_carry_i_16_n_5;
  wire icmp_ln1856_fu_307_p2_carry_i_1_n_5;
  wire icmp_ln1856_fu_307_p2_carry_i_2_n_5;
  wire icmp_ln1856_fu_307_p2_carry_i_3_n_5;
  wire icmp_ln1856_fu_307_p2_carry_i_4_n_5;
  wire icmp_ln1856_fu_307_p2_carry_i_5_n_5;
  wire icmp_ln1856_fu_307_p2_carry_i_6_n_5;
  wire icmp_ln1856_fu_307_p2_carry_i_7_n_5;
  wire icmp_ln1856_fu_307_p2_carry_i_8_n_5;
  wire icmp_ln1856_fu_307_p2_carry_n_10;
  wire icmp_ln1856_fu_307_p2_carry_n_11;
  wire icmp_ln1856_fu_307_p2_carry_n_12;
  wire icmp_ln1856_fu_307_p2_carry_n_6;
  wire icmp_ln1856_fu_307_p2_carry_n_7;
  wire icmp_ln1856_fu_307_p2_carry_n_8;
  wire icmp_ln1856_fu_307_p2_carry_n_9;
  wire icmp_ln1861_fu_329_p2;
  wire icmp_ln1861_fu_329_p2_carry_i_10_n_5;
  wire icmp_ln1861_fu_329_p2_carry_i_11_n_5;
  wire icmp_ln1861_fu_329_p2_carry_i_12_n_5;
  wire icmp_ln1861_fu_329_p2_carry_i_13_n_5;
  wire icmp_ln1861_fu_329_p2_carry_i_1_n_5;
  wire icmp_ln1861_fu_329_p2_carry_i_6_n_5;
  wire icmp_ln1861_fu_329_p2_carry_i_7_n_5;
  wire icmp_ln1861_fu_329_p2_carry_i_8_n_5;
  wire icmp_ln1861_fu_329_p2_carry_i_9_n_5;
  wire icmp_ln1861_fu_329_p2_carry_n_10;
  wire icmp_ln1861_fu_329_p2_carry_n_11;
  wire icmp_ln1861_fu_329_p2_carry_n_12;
  wire icmp_ln1861_fu_329_p2_carry_n_6;
  wire icmp_ln1861_fu_329_p2_carry_n_7;
  wire icmp_ln1861_fu_329_p2_carry_n_8;
  wire icmp_ln1861_fu_329_p2_carry_n_9;
  wire icmp_ln1897_1_fu_425_p2;
  wire icmp_ln1897_1_fu_425_p2_carry_i_10_n_5;
  wire icmp_ln1897_1_fu_425_p2_carry_i_11_n_5;
  wire icmp_ln1897_1_fu_425_p2_carry_i_12_n_5;
  wire icmp_ln1897_1_fu_425_p2_carry_i_13_n_5;
  wire icmp_ln1897_1_fu_425_p2_carry_i_14_n_5;
  wire icmp_ln1897_1_fu_425_p2_carry_i_15_n_5;
  wire icmp_ln1897_1_fu_425_p2_carry_i_16_n_5;
  wire icmp_ln1897_1_fu_425_p2_carry_i_1_n_5;
  wire icmp_ln1897_1_fu_425_p2_carry_i_2_n_5;
  wire icmp_ln1897_1_fu_425_p2_carry_i_3_n_5;
  wire icmp_ln1897_1_fu_425_p2_carry_i_4_n_5;
  wire icmp_ln1897_1_fu_425_p2_carry_i_5_n_5;
  wire icmp_ln1897_1_fu_425_p2_carry_i_6_n_5;
  wire icmp_ln1897_1_fu_425_p2_carry_i_7_n_5;
  wire icmp_ln1897_1_fu_425_p2_carry_i_8_n_5;
  wire icmp_ln1897_1_fu_425_p2_carry_i_9_n_5;
  wire icmp_ln1897_1_fu_425_p2_carry_n_10;
  wire icmp_ln1897_1_fu_425_p2_carry_n_11;
  wire icmp_ln1897_1_fu_425_p2_carry_n_12;
  wire icmp_ln1897_1_fu_425_p2_carry_n_6;
  wire icmp_ln1897_1_fu_425_p2_carry_n_7;
  wire icmp_ln1897_1_fu_425_p2_carry_n_8;
  wire icmp_ln1897_1_fu_425_p2_carry_n_9;
  wire icmp_ln1897_2_fu_436_p2;
  wire icmp_ln1897_2_fu_436_p2_carry_i_10_n_5;
  wire icmp_ln1897_2_fu_436_p2_carry_i_11_n_5;
  wire icmp_ln1897_2_fu_436_p2_carry_i_12_n_5;
  wire icmp_ln1897_2_fu_436_p2_carry_i_13_n_5;
  wire icmp_ln1897_2_fu_436_p2_carry_i_14_n_5;
  wire icmp_ln1897_2_fu_436_p2_carry_i_15_n_5;
  wire icmp_ln1897_2_fu_436_p2_carry_i_16_n_5;
  wire icmp_ln1897_2_fu_436_p2_carry_i_1_n_5;
  wire icmp_ln1897_2_fu_436_p2_carry_i_2_n_5;
  wire icmp_ln1897_2_fu_436_p2_carry_i_3_n_5;
  wire icmp_ln1897_2_fu_436_p2_carry_i_4_n_5;
  wire icmp_ln1897_2_fu_436_p2_carry_i_5_n_5;
  wire icmp_ln1897_2_fu_436_p2_carry_i_6_n_5;
  wire icmp_ln1897_2_fu_436_p2_carry_i_7_n_5;
  wire icmp_ln1897_2_fu_436_p2_carry_i_8_n_5;
  wire icmp_ln1897_2_fu_436_p2_carry_i_9_n_5;
  wire icmp_ln1897_2_fu_436_p2_carry_n_10;
  wire icmp_ln1897_2_fu_436_p2_carry_n_11;
  wire icmp_ln1897_2_fu_436_p2_carry_n_12;
  wire icmp_ln1897_2_fu_436_p2_carry_n_6;
  wire icmp_ln1897_2_fu_436_p2_carry_n_7;
  wire icmp_ln1897_2_fu_436_p2_carry_n_8;
  wire icmp_ln1897_2_fu_436_p2_carry_n_9;
  wire icmp_ln1897_2_reg_741;
  wire icmp_ln1897_3_fu_441_p2;
  wire icmp_ln1897_3_fu_441_p2_carry_i_10_n_5;
  wire icmp_ln1897_3_fu_441_p2_carry_i_11_n_5;
  wire icmp_ln1897_3_fu_441_p2_carry_i_12_n_5;
  wire icmp_ln1897_3_fu_441_p2_carry_i_13_n_5;
  wire icmp_ln1897_3_fu_441_p2_carry_i_14_n_5;
  wire icmp_ln1897_3_fu_441_p2_carry_i_15_n_5;
  wire icmp_ln1897_3_fu_441_p2_carry_i_16_n_5;
  wire icmp_ln1897_3_fu_441_p2_carry_i_1_n_5;
  wire icmp_ln1897_3_fu_441_p2_carry_i_2_n_5;
  wire icmp_ln1897_3_fu_441_p2_carry_i_3_n_5;
  wire icmp_ln1897_3_fu_441_p2_carry_i_4_n_5;
  wire icmp_ln1897_3_fu_441_p2_carry_i_5_n_5;
  wire icmp_ln1897_3_fu_441_p2_carry_i_6_n_5;
  wire icmp_ln1897_3_fu_441_p2_carry_i_7_n_5;
  wire icmp_ln1897_3_fu_441_p2_carry_i_8_n_5;
  wire icmp_ln1897_3_fu_441_p2_carry_i_9_n_5;
  wire icmp_ln1897_3_fu_441_p2_carry_n_10;
  wire icmp_ln1897_3_fu_441_p2_carry_n_11;
  wire icmp_ln1897_3_fu_441_p2_carry_n_12;
  wire icmp_ln1897_3_fu_441_p2_carry_n_6;
  wire icmp_ln1897_3_fu_441_p2_carry_n_7;
  wire icmp_ln1897_3_fu_441_p2_carry_n_8;
  wire icmp_ln1897_3_fu_441_p2_carry_n_9;
  wire icmp_ln1897_3_reg_746;
  wire icmp_ln1897_4_fu_452_p2;
  wire icmp_ln1897_4_reg_751;
  wire \icmp_ln1897_4_reg_751[0]_i_10_n_5 ;
  wire \icmp_ln1897_4_reg_751[0]_i_11_n_5 ;
  wire \icmp_ln1897_4_reg_751[0]_i_12_n_5 ;
  wire \icmp_ln1897_4_reg_751[0]_i_13_n_5 ;
  wire \icmp_ln1897_4_reg_751[0]_i_14_n_5 ;
  wire \icmp_ln1897_4_reg_751[0]_i_15_n_5 ;
  wire \icmp_ln1897_4_reg_751[0]_i_16_n_5 ;
  wire \icmp_ln1897_4_reg_751[0]_i_17_n_5 ;
  wire \icmp_ln1897_4_reg_751[0]_i_2_n_5 ;
  wire \icmp_ln1897_4_reg_751[0]_i_3_n_5 ;
  wire \icmp_ln1897_4_reg_751[0]_i_4_n_5 ;
  wire \icmp_ln1897_4_reg_751[0]_i_5_n_5 ;
  wire \icmp_ln1897_4_reg_751[0]_i_6_n_5 ;
  wire \icmp_ln1897_4_reg_751[0]_i_7_n_5 ;
  wire \icmp_ln1897_4_reg_751[0]_i_8_n_5 ;
  wire \icmp_ln1897_4_reg_751[0]_i_9_n_5 ;
  wire \icmp_ln1897_4_reg_751_reg[0]_0 ;
  wire \icmp_ln1897_4_reg_751_reg[0]_1 ;
  wire \icmp_ln1897_4_reg_751_reg[0]_i_1_n_10 ;
  wire \icmp_ln1897_4_reg_751_reg[0]_i_1_n_11 ;
  wire \icmp_ln1897_4_reg_751_reg[0]_i_1_n_12 ;
  wire \icmp_ln1897_4_reg_751_reg[0]_i_1_n_6 ;
  wire \icmp_ln1897_4_reg_751_reg[0]_i_1_n_7 ;
  wire \icmp_ln1897_4_reg_751_reg[0]_i_1_n_8 ;
  wire \icmp_ln1897_4_reg_751_reg[0]_i_1_n_9 ;
  wire icmp_ln1897_5_fu_458_p2;
  wire icmp_ln1897_5_reg_756;
  wire \icmp_ln1897_5_reg_756[0]_i_10_n_5 ;
  wire \icmp_ln1897_5_reg_756[0]_i_11_n_5 ;
  wire \icmp_ln1897_5_reg_756[0]_i_12_n_5 ;
  wire [0:0]\icmp_ln1897_5_reg_756[0]_i_13_0 ;
  wire \icmp_ln1897_5_reg_756[0]_i_13_n_5 ;
  wire \icmp_ln1897_5_reg_756[0]_i_14_n_5 ;
  wire \icmp_ln1897_5_reg_756[0]_i_15_n_5 ;
  wire \icmp_ln1897_5_reg_756[0]_i_16_n_5 ;
  wire \icmp_ln1897_5_reg_756[0]_i_17_n_5 ;
  wire \icmp_ln1897_5_reg_756[0]_i_2_n_5 ;
  wire \icmp_ln1897_5_reg_756[0]_i_3_n_5 ;
  wire \icmp_ln1897_5_reg_756[0]_i_4_n_5 ;
  wire \icmp_ln1897_5_reg_756[0]_i_5_n_5 ;
  wire \icmp_ln1897_5_reg_756[0]_i_6_n_5 ;
  wire \icmp_ln1897_5_reg_756[0]_i_7_n_5 ;
  wire \icmp_ln1897_5_reg_756[0]_i_8_n_5 ;
  wire \icmp_ln1897_5_reg_756[0]_i_9_n_5 ;
  wire \icmp_ln1897_5_reg_756_reg[0]_i_1_n_10 ;
  wire \icmp_ln1897_5_reg_756_reg[0]_i_1_n_11 ;
  wire \icmp_ln1897_5_reg_756_reg[0]_i_1_n_12 ;
  wire \icmp_ln1897_5_reg_756_reg[0]_i_1_n_6 ;
  wire \icmp_ln1897_5_reg_756_reg[0]_i_1_n_7 ;
  wire \icmp_ln1897_5_reg_756_reg[0]_i_1_n_8 ;
  wire \icmp_ln1897_5_reg_756_reg[0]_i_1_n_9 ;
  wire \int_boxColorB_reg[4] ;
  wire \int_boxColorB_reg[4]_0 ;
  wire \int_boxColorB_reg[5] ;
  wire \int_boxColorB_reg[6] ;
  wire \int_boxColorB_reg[6]_0 ;
  wire \int_boxColorG_reg[4] ;
  wire \int_boxColorG_reg[5] ;
  wire \int_boxColorG_reg[6] ;
  wire [7:0]\int_height_reg[14] ;
  wire or_ln1897_fu_430_p2;
  wire or_ln1897_reg_735;
  wire [7:0]\or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0 ;
  wire [4:0]\or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0 ;
  wire [4:0]\or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_0 ;
  wire [7:0]\or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_1 ;
  wire [47:0]out;
  wire ovrlayYUV_full_n;
  wire \pixIn10_read_reg_642_pp0_iter1_reg_reg[0]_srl2_n_5 ;
  wire \pixIn10_read_reg_642_pp0_iter1_reg_reg[1]_srl2_n_5 ;
  wire \pixIn10_read_reg_642_pp0_iter1_reg_reg[2]_srl2_n_5 ;
  wire \pixIn10_read_reg_642_pp0_iter1_reg_reg[3]_srl2_n_5 ;
  wire \pixIn10_read_reg_642_pp0_iter1_reg_reg[4]_srl2_n_5 ;
  wire \pixIn10_read_reg_642_pp0_iter1_reg_reg[5]_srl2_n_5 ;
  wire \pixIn10_read_reg_642_pp0_iter1_reg_reg[6]_srl2_n_5 ;
  wire \pixIn10_read_reg_642_pp0_iter1_reg_reg[7]_srl2_n_5 ;
  wire [7:0]pixIn10_read_reg_642_pp0_iter2_reg;
  wire \pixIn10_read_reg_642_pp0_iter2_reg_reg[5]__0_0 ;
  wire \pixIn6_read_reg_662_pp0_iter1_reg_reg[0]_srl2_n_5 ;
  wire \pixIn6_read_reg_662_pp0_iter1_reg_reg[1]_srl2_n_5 ;
  wire \pixIn6_read_reg_662_pp0_iter1_reg_reg[2]_srl2_n_5 ;
  wire \pixIn6_read_reg_662_pp0_iter1_reg_reg[3]_srl2_n_5 ;
  wire \pixIn6_read_reg_662_pp0_iter1_reg_reg[4]_srl2_n_5 ;
  wire \pixIn6_read_reg_662_pp0_iter1_reg_reg[5]_srl2_n_5 ;
  wire \pixIn6_read_reg_662_pp0_iter1_reg_reg[6]_srl2_n_5 ;
  wire \pixIn6_read_reg_662_pp0_iter1_reg_reg[7]_srl2_n_5 ;
  wire [7:0]pixIn6_read_reg_662_pp0_iter2_reg;
  wire \pixIn7_read_reg_657_pp0_iter1_reg_reg[0]_srl2_n_5 ;
  wire \pixIn7_read_reg_657_pp0_iter1_reg_reg[1]_srl2_n_5 ;
  wire \pixIn7_read_reg_657_pp0_iter1_reg_reg[2]_srl2_n_5 ;
  wire \pixIn7_read_reg_657_pp0_iter1_reg_reg[3]_srl2_n_5 ;
  wire \pixIn7_read_reg_657_pp0_iter1_reg_reg[4]_srl2_n_5 ;
  wire \pixIn7_read_reg_657_pp0_iter1_reg_reg[5]_srl2_n_5 ;
  wire \pixIn7_read_reg_657_pp0_iter1_reg_reg[6]_srl2_n_5 ;
  wire \pixIn7_read_reg_657_pp0_iter1_reg_reg[7]_srl2_n_5 ;
  wire [7:0]pixIn7_read_reg_657_pp0_iter2_reg;
  wire \pixIn8_read_reg_652_pp0_iter1_reg_reg[0]_srl2_n_5 ;
  wire \pixIn8_read_reg_652_pp0_iter1_reg_reg[1]_srl2_n_5 ;
  wire \pixIn8_read_reg_652_pp0_iter1_reg_reg[2]_srl2_n_5 ;
  wire \pixIn8_read_reg_652_pp0_iter1_reg_reg[3]_srl2_n_5 ;
  wire \pixIn8_read_reg_652_pp0_iter1_reg_reg[4]_srl2_n_5 ;
  wire \pixIn8_read_reg_652_pp0_iter1_reg_reg[5]_srl2_n_5 ;
  wire \pixIn8_read_reg_652_pp0_iter1_reg_reg[6]_srl2_n_5 ;
  wire \pixIn8_read_reg_652_pp0_iter1_reg_reg[7]_srl2_n_5 ;
  wire [7:0]pixIn8_read_reg_652_pp0_iter2_reg;
  wire \pixIn9_read_reg_647_pp0_iter1_reg_reg[0]_srl2_n_5 ;
  wire \pixIn9_read_reg_647_pp0_iter1_reg_reg[1]_srl2_n_5 ;
  wire \pixIn9_read_reg_647_pp0_iter1_reg_reg[2]_srl2_n_5 ;
  wire \pixIn9_read_reg_647_pp0_iter1_reg_reg[3]_srl2_n_5 ;
  wire \pixIn9_read_reg_647_pp0_iter1_reg_reg[4]_srl2_n_5 ;
  wire \pixIn9_read_reg_647_pp0_iter1_reg_reg[5]_srl2_n_5 ;
  wire \pixIn9_read_reg_647_pp0_iter1_reg_reg[6]_srl2_n_5 ;
  wire \pixIn9_read_reg_647_pp0_iter1_reg_reg[7]_srl2_n_5 ;
  wire [7:0]pixIn9_read_reg_647_pp0_iter2_reg;
  wire \pixIn_read_reg_667_pp0_iter1_reg_reg[0]_srl2_n_5 ;
  wire \pixIn_read_reg_667_pp0_iter1_reg_reg[1]_srl2_n_5 ;
  wire \pixIn_read_reg_667_pp0_iter1_reg_reg[2]_srl2_n_5 ;
  wire \pixIn_read_reg_667_pp0_iter1_reg_reg[3]_srl2_n_5 ;
  wire \pixIn_read_reg_667_pp0_iter1_reg_reg[4]_srl2_n_5 ;
  wire \pixIn_read_reg_667_pp0_iter1_reg_reg[5]_srl2_n_5 ;
  wire \pixIn_read_reg_667_pp0_iter1_reg_reg[6]_srl2_n_5 ;
  wire \pixIn_read_reg_667_pp0_iter1_reg_reg[7]_srl2_n_5 ;
  wire [7:0]pixIn_read_reg_667_pp0_iter2_reg;
  wire [15:0]select_ln1866_fu_353_p3;
  wire [15:0]select_ln1870_fu_379_p3;
  wire \vDir[0]_i_1_n_5 ;
  wire [3:0]\vDir_reg[0]_0 ;
  wire [3:0]\vDir_reg[0]_1 ;
  wire \vDir_reg_n_5_[0] ;
  wire [7:0]vMax_fu_222_p20_out;
  wire vMax_fu_222_p2_carry__0_n_10;
  wire vMax_fu_222_p2_carry__0_n_11;
  wire vMax_fu_222_p2_carry__0_n_12;
  wire vMax_fu_222_p2_carry__0_n_6;
  wire vMax_fu_222_p2_carry__0_n_7;
  wire vMax_fu_222_p2_carry__0_n_8;
  wire vMax_fu_222_p2_carry__0_n_9;
  wire vMax_fu_222_p2_carry_n_10;
  wire vMax_fu_222_p2_carry_n_11;
  wire vMax_fu_222_p2_carry_n_12;
  wire vMax_fu_222_p2_carry_n_5;
  wire vMax_fu_222_p2_carry_n_6;
  wire vMax_fu_222_p2_carry_n_7;
  wire vMax_fu_222_p2_carry_n_8;
  wire vMax_fu_222_p2_carry_n_9;
  wire [15:1]x_read_reg_627;
  wire [15:1]x_read_reg_627_pp0_iter1_reg;
  wire [14:0]\x_read_reg_627_reg[15]_0 ;
  wire [15:0]y_read_reg_635;
  wire [15:0]y_read_reg_635_pp0_iter1_reg;
  wire [15:0]\y_read_reg_635_reg[15]_0 ;
  wire [7:7]\NLW__inferred__3/i__carry__0_CO_UNCONNECTED ;
  wire [7:7]\NLW__inferred__6/i__carry__0_CO_UNCONNECTED ;
  wire [7:0]\NLW__inferred__7/i__carry_O_UNCONNECTED ;
  wire [7:0]\NLW__inferred__7/i__carry__0_O_UNCONNECTED ;
  wire [7:7]\NLW_ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_CO_UNCONNECTED ;
  wire [7:7]\NLW_ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_CO_UNCONNECTED ;
  wire [7:7]NLW_boxBottom_fu_405_p2_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_boxRight_fu_400_p2_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_hMax_fu_216_p2_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln1844_fu_269_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln1849_fu_291_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln1856_fu_307_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln1861_fu_329_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln1897_1_fu_425_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln1897_2_fu_436_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln1897_3_fu_441_p2_carry_O_UNCONNECTED;
  wire [7:0]\NLW_icmp_ln1897_4_reg_751_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln1897_5_reg_756_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:7]NLW_vMax_fu_222_p2_carry__0_CO_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \_inferred__3/i__carry 
       (.CI(boxHCoord),
        .CI_TOP(1'b0),
        .CO({\_inferred__3/i__carry_n_5 ,\_inferred__3/i__carry_n_6 ,\_inferred__3/i__carry_n_7 ,\_inferred__3/i__carry_n_8 ,\_inferred__3/i__carry_n_9 ,\_inferred__3/i__carry_n_10 ,\_inferred__3/i__carry_n_11 ,\_inferred__3/i__carry_n_12 }),
        .DI({Q[6:0],i__carry_i_1_n_5}),
        .O(select_ln1866_fu_353_p3[7:0]),
        .S({i__carry_i_2__0_n_5,i__carry_i_3__0_n_5,i__carry_i_4__0_n_5,i__carry_i_5__0_n_5,i__carry_i_6__0_n_5,i__carry_i_7__0_n_5,i__carry_i_8__0_n_5,\boxHCoord_reg[7]_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \_inferred__3/i__carry__0 
       (.CI(\_inferred__3/i__carry_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW__inferred__3/i__carry__0_CO_UNCONNECTED [7],\_inferred__3/i__carry__0_n_6 ,\_inferred__3/i__carry__0_n_7 ,\_inferred__3/i__carry__0_n_8 ,\_inferred__3/i__carry__0_n_9 ,\_inferred__3/i__carry__0_n_10 ,\_inferred__3/i__carry__0_n_11 ,\_inferred__3/i__carry__0_n_12 }),
        .DI({1'b0,Q[12:7],i__carry__0_i_1_n_5}),
        .O(select_ln1866_fu_353_p3[15:8]),
        .S({i__carry__0_i_2_n_5,i__carry__0_i_3_n_5,i__carry__0_i_4_n_5,i__carry__0_i_5_n_5,i__carry__0_i_6_n_5,i__carry__0_i_7_n_5,i__carry__0_i_8_n_5,i__carry__0_i_9_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \_inferred__6/i__carry 
       (.CI(boxVCoord),
        .CI_TOP(1'b0),
        .CO({\_inferred__6/i__carry_n_5 ,\_inferred__6/i__carry_n_6 ,\_inferred__6/i__carry_n_7 ,\_inferred__6/i__carry_n_8 ,\_inferred__6/i__carry_n_9 ,\_inferred__6/i__carry_n_10 ,\_inferred__6/i__carry_n_11 ,\_inferred__6/i__carry_n_12 }),
        .DI({\boxVCoord_reg[15]_0 [6:0],i__carry_i_1__0_n_5}),
        .O(select_ln1870_fu_379_p3[7:0]),
        .S({i__carry_i_2__1_n_5,i__carry_i_3__1_n_5,i__carry_i_4__1_n_5,i__carry_i_5__1_n_5,i__carry_i_6__1_n_5,i__carry_i_7__1_n_5,i__carry_i_8__1_n_5,\boxVCoord_reg[7]_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \_inferred__6/i__carry__0 
       (.CI(\_inferred__6/i__carry_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW__inferred__6/i__carry__0_CO_UNCONNECTED [7],\_inferred__6/i__carry__0_n_6 ,\_inferred__6/i__carry__0_n_7 ,\_inferred__6/i__carry__0_n_8 ,\_inferred__6/i__carry__0_n_9 ,\_inferred__6/i__carry__0_n_10 ,\_inferred__6/i__carry__0_n_11 ,\_inferred__6/i__carry__0_n_12 }),
        .DI({1'b0,\boxVCoord_reg[15]_0 [12:7],i__carry__0_i_1__0_n_5}),
        .O(select_ln1870_fu_379_p3[15:8]),
        .S({i__carry__0_i_2__0_n_5,i__carry__0_i_3__0_n_5,i__carry__0_i_4__0_n_5,i__carry__0_i_5__0_n_5,i__carry__0_i_6__0_n_5,i__carry__0_i_7__0_n_5,i__carry__0_i_8__0_n_5,i__carry__0_i_9__0_n_5}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \_inferred__7/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\_inferred__7/i__carry_n_5 ,\_inferred__7/i__carry_n_6 ,\_inferred__7/i__carry_n_7 ,\_inferred__7/i__carry_n_8 ,\_inferred__7/i__carry_n_9 ,\_inferred__7/i__carry_n_10 ,\_inferred__7/i__carry_n_11 ,\_inferred__7/i__carry_n_12 }),
        .DI(y_read_reg_635_pp0_iter1_reg[7:0]),
        .O(\NLW__inferred__7/i__carry_O_UNCONNECTED [7:0]),
        .S({i__carry_i_1__1_n_5,i__carry_i_2_n_5,i__carry_i_3_n_5,i__carry_i_4_n_5,i__carry_i_5_n_5,i__carry_i_6_n_5,i__carry_i_7_n_5,i__carry_i_8_n_5}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \_inferred__7/i__carry__0 
       (.CI(\_inferred__7/i__carry_n_5 ),
        .CI_TOP(1'b0),
        .CO({\_inferred__7/i__carry__0_n_5 ,\_inferred__7/i__carry__0_n_6 ,\_inferred__7/i__carry__0_n_7 ,\_inferred__7/i__carry__0_n_8 ,\_inferred__7/i__carry__0_n_9 ,\_inferred__7/i__carry__0_n_10 ,\_inferred__7/i__carry__0_n_11 ,\_inferred__7/i__carry__0_n_12 }),
        .DI(y_read_reg_635_pp0_iter1_reg[15:8]),
        .O(\NLW__inferred__7/i__carry__0_O_UNCONNECTED [7:0]),
        .S({i__carry__0_i_1__1_n_5,i__carry__0_i_2__1_n_5,i__carry__0_i_3__1_n_5,i__carry__0_i_4__1_n_5,i__carry__0_i_5__1_n_5,i__carry__0_i_6__1_n_5,i__carry__0_i_7__1_n_5,i__carry__0_i_8__1_n_5}));
  LUT5 #(
    .INIT(32'hDDDD0DDD)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(ovrlayYUV_full_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln1897_4_reg_751_reg[0]_1 ),
        .I4(bckgndYUV_empty_n),
        .O(ap_block_pp0_stage0_subdone));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_tpgPatternBox_fu_305_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1_0),
        .R(RSTC));
  LUT6 #(
    .INIT(64'hA2A2A2A200A2A2A2)) 
    \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_0),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(ovrlayYUV_full_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln1897_4_reg_751_reg[0]_1 ),
        .I5(bckgndYUV_empty_n),
        .O(ap_condition_192));
  LUT5 #(
    .INIT(32'hFFD1002E)) 
    \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_10 
       (.I0(icmp_ln1844_fu_269_p2),
        .I1(\hDir_reg_n_5_[0] ),
        .I2(icmp_ln1849_fu_291_p2),
        .I3(\boxHCoord[15]_i_2_n_5 ),
        .I4(Q[14]),
        .O(\ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'hFFD1002E)) 
    \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_11 
       (.I0(icmp_ln1844_fu_269_p2),
        .I1(\hDir_reg_n_5_[0] ),
        .I2(icmp_ln1849_fu_291_p2),
        .I3(\boxHCoord[15]_i_2_n_5 ),
        .I4(Q[13]),
        .O(\ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_11_n_5 ));
  LUT5 #(
    .INIT(32'hFFD1002E)) 
    \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_12 
       (.I0(icmp_ln1844_fu_269_p2),
        .I1(\hDir_reg_n_5_[0] ),
        .I2(icmp_ln1849_fu_291_p2),
        .I3(\boxHCoord[15]_i_2_n_5 ),
        .I4(Q[12]),
        .O(\ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_12_n_5 ));
  LUT5 #(
    .INIT(32'hFFD1002E)) 
    \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_13 
       (.I0(icmp_ln1844_fu_269_p2),
        .I1(\hDir_reg_n_5_[0] ),
        .I2(icmp_ln1849_fu_291_p2),
        .I3(\boxHCoord[15]_i_2_n_5 ),
        .I4(Q[11]),
        .O(\ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_13_n_5 ));
  LUT5 #(
    .INIT(32'hFFD1002E)) 
    \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_14 
       (.I0(icmp_ln1844_fu_269_p2),
        .I1(\hDir_reg_n_5_[0] ),
        .I2(icmp_ln1849_fu_291_p2),
        .I3(\boxHCoord[15]_i_2_n_5 ),
        .I4(Q[10]),
        .O(\ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_14_n_5 ));
  LUT5 #(
    .INIT(32'hFFD1002E)) 
    \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_15 
       (.I0(icmp_ln1844_fu_269_p2),
        .I1(\hDir_reg_n_5_[0] ),
        .I2(icmp_ln1849_fu_291_p2),
        .I3(\boxHCoord[15]_i_2_n_5 ),
        .I4(Q[9]),
        .O(\ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_15_n_5 ));
  LUT5 #(
    .INIT(32'hFFD1002E)) 
    \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_16 
       (.I0(icmp_ln1844_fu_269_p2),
        .I1(\hDir_reg_n_5_[0] ),
        .I2(icmp_ln1849_fu_291_p2),
        .I3(\boxHCoord[15]_i_2_n_5 ),
        .I4(Q[8]),
        .O(\ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_16_n_5 ));
  LUT5 #(
    .INIT(32'hFFD1002E)) 
    \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_17 
       (.I0(icmp_ln1844_fu_269_p2),
        .I1(\hDir_reg_n_5_[0] ),
        .I2(icmp_ln1849_fu_291_p2),
        .I3(\boxHCoord[15]_i_2_n_5 ),
        .I4(Q[7]),
        .O(\ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_17_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_3 
       (.I0(Q[13]),
        .I1(\boxHCoord[15]_i_2_n_5 ),
        .O(\ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_4 
       (.I0(Q[12]),
        .I1(\boxHCoord[15]_i_2_n_5 ),
        .O(\ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_5 
       (.I0(Q[11]),
        .I1(\boxHCoord[15]_i_2_n_5 ),
        .O(\ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_6 
       (.I0(Q[10]),
        .I1(\boxHCoord[15]_i_2_n_5 ),
        .O(\ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_7 
       (.I0(Q[9]),
        .I1(\boxHCoord[15]_i_2_n_5 ),
        .O(\ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_8 
       (.I0(Q[8]),
        .I1(\boxHCoord[15]_i_2_n_5 ),
        .O(\ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_9 
       (.I0(Q[7]),
        .I1(\boxHCoord[15]_i_2_n_5 ),
        .O(\ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_10 
       (.I0(boxHCoord),
        .I1(\boxHCoord[15]_i_2_n_5 ),
        .O(\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF748B00008B74)) 
    \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_11 
       (.I0(icmp_ln1849_fu_291_p2),
        .I1(\hDir_reg_n_5_[0] ),
        .I2(icmp_ln1844_fu_269_p2),
        .I3(\boxVCoord_reg[7]_1 [7]),
        .I4(\boxHCoord[15]_i_2_n_5 ),
        .I5(Q[6]),
        .O(\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF748B00008B74)) 
    \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_12 
       (.I0(icmp_ln1849_fu_291_p2),
        .I1(\hDir_reg_n_5_[0] ),
        .I2(icmp_ln1844_fu_269_p2),
        .I3(\boxVCoord_reg[7]_1 [6]),
        .I4(\boxHCoord[15]_i_2_n_5 ),
        .I5(Q[5]),
        .O(\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF748B00008B74)) 
    \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_13 
       (.I0(icmp_ln1849_fu_291_p2),
        .I1(\hDir_reg_n_5_[0] ),
        .I2(icmp_ln1844_fu_269_p2),
        .I3(\boxVCoord_reg[7]_1 [5]),
        .I4(\boxHCoord[15]_i_2_n_5 ),
        .I5(Q[4]),
        .O(\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF748B00008B74)) 
    \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_14 
       (.I0(icmp_ln1849_fu_291_p2),
        .I1(\hDir_reg_n_5_[0] ),
        .I2(icmp_ln1844_fu_269_p2),
        .I3(\boxVCoord_reg[7]_1 [4]),
        .I4(\boxHCoord[15]_i_2_n_5 ),
        .I5(Q[3]),
        .O(\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF748B00008B74)) 
    \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_15 
       (.I0(icmp_ln1849_fu_291_p2),
        .I1(\hDir_reg_n_5_[0] ),
        .I2(icmp_ln1844_fu_269_p2),
        .I3(\boxVCoord_reg[7]_1 [3]),
        .I4(\boxHCoord[15]_i_2_n_5 ),
        .I5(Q[2]),
        .O(\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF748B00008B74)) 
    \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_16 
       (.I0(icmp_ln1849_fu_291_p2),
        .I1(\hDir_reg_n_5_[0] ),
        .I2(icmp_ln1844_fu_269_p2),
        .I3(\boxVCoord_reg[7]_1 [2]),
        .I4(\boxHCoord[15]_i_2_n_5 ),
        .I5(Q[1]),
        .O(\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF748B00008B74)) 
    \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_17 
       (.I0(icmp_ln1849_fu_291_p2),
        .I1(\hDir_reg_n_5_[0] ),
        .I2(icmp_ln1844_fu_269_p2),
        .I3(\boxVCoord_reg[7]_1 [1]),
        .I4(\boxHCoord[15]_i_2_n_5 ),
        .I5(Q[0]),
        .O(\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF748B00008B74)) 
    \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_18 
       (.I0(icmp_ln1849_fu_291_p2),
        .I1(\hDir_reg_n_5_[0] ),
        .I2(icmp_ln1844_fu_269_p2),
        .I3(\boxVCoord_reg[7]_1 [0]),
        .I4(\boxHCoord[15]_i_2_n_5 ),
        .I5(boxHCoord),
        .O(\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_18_n_5 ));
  LUT4 #(
    .INIT(16'h002E)) 
    \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_2 
       (.I0(icmp_ln1844_fu_269_p2),
        .I1(\hDir_reg_n_5_[0] ),
        .I2(icmp_ln1849_fu_291_p2),
        .I3(\boxHCoord[15]_i_2_n_5 ),
        .O(\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_3 
       (.I0(Q[6]),
        .I1(\boxHCoord[15]_i_2_n_5 ),
        .O(\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_4 
       (.I0(Q[5]),
        .I1(\boxHCoord[15]_i_2_n_5 ),
        .O(\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_5 
       (.I0(Q[4]),
        .I1(\boxHCoord[15]_i_2_n_5 ),
        .O(\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_6 
       (.I0(Q[3]),
        .I1(\boxHCoord[15]_i_2_n_5 ),
        .O(\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_7 
       (.I0(Q[2]),
        .I1(\boxHCoord[15]_i_2_n_5 ),
        .O(\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_8 
       (.I0(Q[1]),
        .I1(\boxHCoord[15]_i_2_n_5 ),
        .O(\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_9 
       (.I0(Q[0]),
        .I1(\boxHCoord[15]_i_2_n_5 ),
        .O(\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_9_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_192),
        .D(\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_20 ),
        .Q(ap_phi_reg_pp0_iter2_boxLeft_reg_194[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_192),
        .D(\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_18 ),
        .Q(ap_phi_reg_pp0_iter2_boxLeft_reg_194[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_192),
        .D(\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_17 ),
        .Q(ap_phi_reg_pp0_iter2_boxLeft_reg_194[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_192),
        .D(\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_16 ),
        .Q(ap_phi_reg_pp0_iter2_boxLeft_reg_194[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_192),
        .D(\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_15 ),
        .Q(ap_phi_reg_pp0_iter2_boxLeft_reg_194[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_192),
        .D(\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_14 ),
        .Q(ap_phi_reg_pp0_iter2_boxLeft_reg_194[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_192),
        .D(\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_13 ),
        .Q(\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_0 ),
        .R(1'b0));
  CARRY8 \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2 
       (.CI(\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_CO_UNCONNECTED [7],\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_6 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_7 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_8 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_9 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_10 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_11 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_12 }),
        .DI({1'b0,\ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_3_n_5 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_4_n_5 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_5_n_5 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_6_n_5 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_7_n_5 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_8_n_5 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_9_n_5 }),
        .O({\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_13 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_14 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_15 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_16 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_17 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_18 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_19 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_20 }),
        .S({\ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_10_n_5 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_11_n_5 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_12_n_5 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_13_n_5 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_14_n_5 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_15_n_5 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_16_n_5 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194[15]_i_17_n_5 }));
  FDRE \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_192),
        .D(\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_19 ),
        .Q(ap_phi_reg_pp0_iter2_boxLeft_reg_194[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_192),
        .D(\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_18 ),
        .Q(ap_phi_reg_pp0_iter2_boxLeft_reg_194[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_192),
        .D(\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_17 ),
        .Q(ap_phi_reg_pp0_iter2_boxLeft_reg_194[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_192),
        .D(\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_16 ),
        .Q(ap_phi_reg_pp0_iter2_boxLeft_reg_194[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_192),
        .D(\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_15 ),
        .Q(ap_phi_reg_pp0_iter2_boxLeft_reg_194[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_192),
        .D(\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_14 ),
        .Q(ap_phi_reg_pp0_iter2_boxLeft_reg_194[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_192),
        .D(\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_13 ),
        .Q(ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]),
        .R(1'b0));
  CARRY8 \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1 
       (.CI(\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_5 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_6 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_7 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_8 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_9 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_10 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_11 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_12 }),
        .DI({\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_3_n_5 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_4_n_5 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_5_n_5 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_6_n_5 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_7_n_5 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_8_n_5 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_9_n_5 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_10_n_5 }),
        .O({\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_13 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_14 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_15 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_16 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_17 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_18 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_19 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[7]_i_1_n_20 }),
        .S({\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_11_n_5 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_12_n_5 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_13_n_5 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_14_n_5 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_15_n_5 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_16_n_5 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_17_n_5 ,\ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]_i_18_n_5 }));
  FDRE \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_192),
        .D(\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_20 ),
        .Q(ap_phi_reg_pp0_iter2_boxLeft_reg_194[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_192),
        .D(\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_i_2_n_19 ),
        .Q(ap_phi_reg_pp0_iter2_boxLeft_reg_194[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFC5003A)) 
    \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_10 
       (.I0(icmp_ln1856_fu_307_p2),
        .I1(icmp_ln1861_fu_329_p2),
        .I2(\vDir_reg_n_5_[0] ),
        .I3(\boxHCoord[15]_i_2_n_5 ),
        .I4(\boxVCoord_reg[15]_0 [13]),
        .O(\ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'hFFC5003A)) 
    \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_11 
       (.I0(icmp_ln1856_fu_307_p2),
        .I1(icmp_ln1861_fu_329_p2),
        .I2(\vDir_reg_n_5_[0] ),
        .I3(\boxHCoord[15]_i_2_n_5 ),
        .I4(\boxVCoord_reg[15]_0 [12]),
        .O(\ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_11_n_5 ));
  LUT5 #(
    .INIT(32'hFFC5003A)) 
    \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_12 
       (.I0(icmp_ln1856_fu_307_p2),
        .I1(icmp_ln1861_fu_329_p2),
        .I2(\vDir_reg_n_5_[0] ),
        .I3(\boxHCoord[15]_i_2_n_5 ),
        .I4(\boxVCoord_reg[15]_0 [11]),
        .O(\ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_12_n_5 ));
  LUT5 #(
    .INIT(32'hFFC5003A)) 
    \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_13 
       (.I0(icmp_ln1856_fu_307_p2),
        .I1(icmp_ln1861_fu_329_p2),
        .I2(\vDir_reg_n_5_[0] ),
        .I3(\boxHCoord[15]_i_2_n_5 ),
        .I4(\boxVCoord_reg[15]_0 [10]),
        .O(\ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_13_n_5 ));
  LUT5 #(
    .INIT(32'hFFC5003A)) 
    \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_14 
       (.I0(icmp_ln1856_fu_307_p2),
        .I1(icmp_ln1861_fu_329_p2),
        .I2(\vDir_reg_n_5_[0] ),
        .I3(\boxHCoord[15]_i_2_n_5 ),
        .I4(\boxVCoord_reg[15]_0 [9]),
        .O(\ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_14_n_5 ));
  LUT5 #(
    .INIT(32'hFFC5003A)) 
    \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_15 
       (.I0(icmp_ln1856_fu_307_p2),
        .I1(icmp_ln1861_fu_329_p2),
        .I2(\vDir_reg_n_5_[0] ),
        .I3(\boxHCoord[15]_i_2_n_5 ),
        .I4(\boxVCoord_reg[15]_0 [8]),
        .O(\ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_15_n_5 ));
  LUT5 #(
    .INIT(32'hFFC5003A)) 
    \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_16 
       (.I0(icmp_ln1856_fu_307_p2),
        .I1(icmp_ln1861_fu_329_p2),
        .I2(\vDir_reg_n_5_[0] ),
        .I3(\boxHCoord[15]_i_2_n_5 ),
        .I4(\boxVCoord_reg[15]_0 [7]),
        .O(\ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_2 
       (.I0(\boxVCoord_reg[15]_0 [13]),
        .I1(\boxHCoord[15]_i_2_n_5 ),
        .O(\ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_3 
       (.I0(\boxVCoord_reg[15]_0 [12]),
        .I1(\boxHCoord[15]_i_2_n_5 ),
        .O(\ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_4 
       (.I0(\boxVCoord_reg[15]_0 [11]),
        .I1(\boxHCoord[15]_i_2_n_5 ),
        .O(\ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_5 
       (.I0(\boxVCoord_reg[15]_0 [10]),
        .I1(\boxHCoord[15]_i_2_n_5 ),
        .O(\ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_6 
       (.I0(\boxVCoord_reg[15]_0 [9]),
        .I1(\boxHCoord[15]_i_2_n_5 ),
        .O(\ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_7 
       (.I0(\boxVCoord_reg[15]_0 [8]),
        .I1(\boxHCoord[15]_i_2_n_5 ),
        .O(\ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_8 
       (.I0(\boxVCoord_reg[15]_0 [7]),
        .I1(\boxHCoord[15]_i_2_n_5 ),
        .O(\ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'hFFC5003A)) 
    \ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_9 
       (.I0(icmp_ln1856_fu_307_p2),
        .I1(icmp_ln1861_fu_329_p2),
        .I2(\vDir_reg_n_5_[0] ),
        .I3(\boxHCoord[15]_i_2_n_5 ),
        .I4(\boxVCoord_reg[15]_0 [14]),
        .O(\ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_10 
       (.I0(boxVCoord),
        .I1(\boxHCoord[15]_i_2_n_5 ),
        .O(\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF728D00008D72)) 
    \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_11 
       (.I0(\vDir_reg_n_5_[0] ),
        .I1(icmp_ln1861_fu_329_p2),
        .I2(icmp_ln1856_fu_307_p2),
        .I3(\boxVCoord_reg[7]_1 [7]),
        .I4(\boxHCoord[15]_i_2_n_5 ),
        .I5(\boxVCoord_reg[15]_0 [6]),
        .O(\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF728D00008D72)) 
    \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_12 
       (.I0(\vDir_reg_n_5_[0] ),
        .I1(icmp_ln1861_fu_329_p2),
        .I2(icmp_ln1856_fu_307_p2),
        .I3(\boxVCoord_reg[7]_1 [6]),
        .I4(\boxHCoord[15]_i_2_n_5 ),
        .I5(\boxVCoord_reg[15]_0 [5]),
        .O(\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF728D00008D72)) 
    \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_13 
       (.I0(\vDir_reg_n_5_[0] ),
        .I1(icmp_ln1861_fu_329_p2),
        .I2(icmp_ln1856_fu_307_p2),
        .I3(\boxVCoord_reg[7]_1 [5]),
        .I4(\boxHCoord[15]_i_2_n_5 ),
        .I5(\boxVCoord_reg[15]_0 [4]),
        .O(\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF728D00008D72)) 
    \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_14 
       (.I0(\vDir_reg_n_5_[0] ),
        .I1(icmp_ln1861_fu_329_p2),
        .I2(icmp_ln1856_fu_307_p2),
        .I3(\boxVCoord_reg[7]_1 [4]),
        .I4(\boxHCoord[15]_i_2_n_5 ),
        .I5(\boxVCoord_reg[15]_0 [3]),
        .O(\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF728D00008D72)) 
    \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_15 
       (.I0(\vDir_reg_n_5_[0] ),
        .I1(icmp_ln1861_fu_329_p2),
        .I2(icmp_ln1856_fu_307_p2),
        .I3(\boxVCoord_reg[7]_1 [3]),
        .I4(\boxHCoord[15]_i_2_n_5 ),
        .I5(\boxVCoord_reg[15]_0 [2]),
        .O(\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF728D00008D72)) 
    \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_16 
       (.I0(\vDir_reg_n_5_[0] ),
        .I1(icmp_ln1861_fu_329_p2),
        .I2(icmp_ln1856_fu_307_p2),
        .I3(\boxVCoord_reg[7]_1 [2]),
        .I4(\boxHCoord[15]_i_2_n_5 ),
        .I5(\boxVCoord_reg[15]_0 [1]),
        .O(\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF728D00008D72)) 
    \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_17 
       (.I0(\vDir_reg_n_5_[0] ),
        .I1(icmp_ln1861_fu_329_p2),
        .I2(icmp_ln1856_fu_307_p2),
        .I3(\boxVCoord_reg[7]_1 [1]),
        .I4(\boxHCoord[15]_i_2_n_5 ),
        .I5(\boxVCoord_reg[15]_0 [0]),
        .O(\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF728D00008D72)) 
    \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_18 
       (.I0(\vDir_reg_n_5_[0] ),
        .I1(icmp_ln1861_fu_329_p2),
        .I2(icmp_ln1856_fu_307_p2),
        .I3(\boxVCoord_reg[7]_1 [0]),
        .I4(\boxHCoord[15]_i_2_n_5 ),
        .I5(boxVCoord),
        .O(\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_18_n_5 ));
  LUT4 #(
    .INIT(16'h003A)) 
    \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_2 
       (.I0(icmp_ln1856_fu_307_p2),
        .I1(icmp_ln1861_fu_329_p2),
        .I2(\vDir_reg_n_5_[0] ),
        .I3(\boxHCoord[15]_i_2_n_5 ),
        .O(\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_3 
       (.I0(\boxVCoord_reg[15]_0 [6]),
        .I1(\boxHCoord[15]_i_2_n_5 ),
        .O(\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_4 
       (.I0(\boxVCoord_reg[15]_0 [5]),
        .I1(\boxHCoord[15]_i_2_n_5 ),
        .O(\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_5 
       (.I0(\boxVCoord_reg[15]_0 [4]),
        .I1(\boxHCoord[15]_i_2_n_5 ),
        .O(\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_6 
       (.I0(\boxVCoord_reg[15]_0 [3]),
        .I1(\boxHCoord[15]_i_2_n_5 ),
        .O(\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_7 
       (.I0(\boxVCoord_reg[15]_0 [2]),
        .I1(\boxHCoord[15]_i_2_n_5 ),
        .O(\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_8 
       (.I0(\boxVCoord_reg[15]_0 [1]),
        .I1(\boxHCoord[15]_i_2_n_5 ),
        .O(\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_9 
       (.I0(\boxVCoord_reg[15]_0 [0]),
        .I1(\boxHCoord[15]_i_2_n_5 ),
        .O(\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_9_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_192),
        .D(\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_20 ),
        .Q(ap_phi_reg_pp0_iter2_boxTop_reg_203[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_192),
        .D(\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_18 ),
        .Q(ap_phi_reg_pp0_iter2_boxTop_reg_203[10]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_192),
        .D(\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_17 ),
        .Q(ap_phi_reg_pp0_iter2_boxTop_reg_203[11]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_192),
        .D(\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_16 ),
        .Q(ap_phi_reg_pp0_iter2_boxTop_reg_203[12]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_192),
        .D(\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_15 ),
        .Q(ap_phi_reg_pp0_iter2_boxTop_reg_203[13]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_192),
        .D(\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_14 ),
        .Q(ap_phi_reg_pp0_iter2_boxTop_reg_203[14]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_192),
        .D(\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_13 ),
        .Q(\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_0 ),
        .R(1'b0));
  CARRY8 \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1 
       (.CI(\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_CO_UNCONNECTED [7],\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_6 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_7 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_8 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_9 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_10 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_11 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_12 }),
        .DI({1'b0,\ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_2_n_5 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_3_n_5 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_4_n_5 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_5_n_5 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_6_n_5 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_7_n_5 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_8_n_5 }),
        .O({\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_13 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_14 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_15 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_16 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_17 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_18 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_19 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_20 }),
        .S({\ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_9_n_5 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_10_n_5 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_11_n_5 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_12_n_5 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_13_n_5 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_14_n_5 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_15_n_5 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203[15]_i_16_n_5 }));
  FDRE \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_192),
        .D(\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_19 ),
        .Q(ap_phi_reg_pp0_iter2_boxTop_reg_203[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_192),
        .D(\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_18 ),
        .Q(ap_phi_reg_pp0_iter2_boxTop_reg_203[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_192),
        .D(\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_17 ),
        .Q(ap_phi_reg_pp0_iter2_boxTop_reg_203[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_192),
        .D(\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_16 ),
        .Q(ap_phi_reg_pp0_iter2_boxTop_reg_203[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_192),
        .D(\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_15 ),
        .Q(ap_phi_reg_pp0_iter2_boxTop_reg_203[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_192),
        .D(\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_14 ),
        .Q(ap_phi_reg_pp0_iter2_boxTop_reg_203[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_192),
        .D(\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_13 ),
        .Q(ap_phi_reg_pp0_iter2_boxTop_reg_203[7]),
        .R(1'b0));
  CARRY8 \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1 
       (.CI(\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_5 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_6 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_7 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_8 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_9 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_10 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_11 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_12 }),
        .DI({\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_3_n_5 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_4_n_5 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_5_n_5 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_6_n_5 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_7_n_5 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_8_n_5 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_9_n_5 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_10_n_5 }),
        .O({\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_13 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_14 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_15 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_16 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_17 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_18 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_19 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[7]_i_1_n_20 }),
        .S({\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_11_n_5 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_12_n_5 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_13_n_5 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_14_n_5 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_15_n_5 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_16_n_5 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_17_n_5 ,\ap_phi_reg_pp0_iter2_boxTop_reg_203[7]_i_18_n_5 }));
  FDRE \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_192),
        .D(\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_20 ),
        .Q(ap_phi_reg_pp0_iter2_boxTop_reg_203[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_192),
        .D(\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_i_1_n_19 ),
        .Q(ap_phi_reg_pp0_iter2_boxTop_reg_203[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7] [0]),
        .I1(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[0]_i_2_n_5 ),
        .I4(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ),
        .I5(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0 [0]),
        .O(\or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_0 [0]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[0]_i_2 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_1 [0]),
        .I1(or_ln1897_reg_735),
        .I2(icmp_ln1897_3_reg_746),
        .I3(icmp_ln1897_2_reg_741),
        .I4(pixIn6_read_reg_662_pp0_iter2_reg[0]),
        .O(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7] [1]),
        .I1(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[1]_i_2_n_5 ),
        .I4(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ),
        .I5(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0 [1]),
        .O(\or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_0 [1]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[1]_i_2 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_1 [1]),
        .I1(or_ln1897_reg_735),
        .I2(icmp_ln1897_3_reg_746),
        .I3(icmp_ln1897_2_reg_741),
        .I4(pixIn6_read_reg_662_pp0_iter2_reg[1]),
        .O(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7] [2]),
        .I1(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[2]_i_2_n_5 ),
        .I4(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ),
        .I5(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0 [2]),
        .O(\or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_0 [2]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[2]_i_2 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_1 [2]),
        .I1(or_ln1897_reg_735),
        .I2(icmp_ln1897_3_reg_746),
        .I3(icmp_ln1897_2_reg_741),
        .I4(pixIn6_read_reg_662_pp0_iter2_reg[2]),
        .O(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7] [3]),
        .I1(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[3]_i_2_n_5 ),
        .I4(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ),
        .I5(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0 [3]),
        .O(\or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_0 [3]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[3]_i_2 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_1 [3]),
        .I1(or_ln1897_reg_735),
        .I2(icmp_ln1897_3_reg_746),
        .I3(icmp_ln1897_2_reg_741),
        .I4(pixIn6_read_reg_662_pp0_iter2_reg[3]),
        .O(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[3]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[4]_i_2 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_1 [4]),
        .I1(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[6]_i_5_n_5 ),
        .I2(pixIn6_read_reg_662_pp0_iter2_reg[4]),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ),
        .I4(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0 [4]),
        .O(\int_boxColorG_reg[4] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[5]_i_2 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_1 [5]),
        .I1(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[6]_i_5_n_5 ),
        .I2(pixIn6_read_reg_662_pp0_iter2_reg[5]),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ),
        .I4(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0 [5]),
        .O(\int_boxColorG_reg[5] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[6]_i_3 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_1 [6]),
        .I1(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[6]_i_5_n_5 ),
        .I2(pixIn6_read_reg_662_pp0_iter2_reg[6]),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ),
        .I4(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0 [6]),
        .O(\int_boxColorG_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[6]_i_5 
       (.I0(or_ln1897_reg_735),
        .I1(icmp_ln1897_3_reg_746),
        .I2(icmp_ln1897_2_reg_741),
        .O(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[6]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7] [4]),
        .I2(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[7]_i_2_n_5 ),
        .I4(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ),
        .I5(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0 [7]),
        .O(\or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_0 [4]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[7]_i_2 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_1 [7]),
        .I1(or_ln1897_reg_735),
        .I2(icmp_ln1897_3_reg_746),
        .I3(icmp_ln1897_2_reg_741),
        .I4(pixIn6_read_reg_662_pp0_iter2_reg[7]),
        .O(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7] [0]),
        .I1(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[0]_i_2_n_5 ),
        .I4(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ),
        .I5(\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]_0 [0]),
        .O(\or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[0]_i_2 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_1 [0]),
        .I1(or_ln1897_reg_735),
        .I2(icmp_ln1897_3_reg_746),
        .I3(icmp_ln1897_2_reg_741),
        .I4(pixIn7_read_reg_657_pp0_iter2_reg[0]),
        .O(\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7] [1]),
        .I1(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[1]_i_2_n_5 ),
        .I4(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ),
        .I5(\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]_0 [1]),
        .O(\or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0 [1]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[1]_i_2 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_1 [1]),
        .I1(or_ln1897_reg_735),
        .I2(icmp_ln1897_3_reg_746),
        .I3(icmp_ln1897_2_reg_741),
        .I4(pixIn7_read_reg_657_pp0_iter2_reg[1]),
        .O(\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7] [2]),
        .I1(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[2]_i_2_n_5 ),
        .I4(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ),
        .I5(\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]_0 [2]),
        .O(\or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0 [2]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[2]_i_2 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_1 [2]),
        .I1(or_ln1897_reg_735),
        .I2(icmp_ln1897_3_reg_746),
        .I3(icmp_ln1897_2_reg_741),
        .I4(pixIn7_read_reg_657_pp0_iter2_reg[2]),
        .O(\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7] [3]),
        .I1(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[3]_i_2_n_5 ),
        .I4(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ),
        .I5(\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]_0 [3]),
        .O(\or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0 [3]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[3]_i_2 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_1 [3]),
        .I1(or_ln1897_reg_735),
        .I2(icmp_ln1897_3_reg_746),
        .I3(icmp_ln1897_2_reg_741),
        .I4(pixIn7_read_reg_657_pp0_iter2_reg[3]),
        .O(\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[3]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[4]_i_2 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_1 [4]),
        .I1(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[6]_i_5_n_5 ),
        .I2(pixIn7_read_reg_657_pp0_iter2_reg[4]),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ),
        .I4(\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]_0 [4]),
        .O(\int_boxColorB_reg[4]_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[5]_i_2 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_1 [5]),
        .I1(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[6]_i_5_n_5 ),
        .I2(pixIn7_read_reg_657_pp0_iter2_reg[5]),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ),
        .I4(\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]_0 [5]),
        .O(\int_boxColorB_reg[5] ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[6]_i_2 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_1 [6]),
        .I1(\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283[6]_i_5_n_5 ),
        .I2(pixIn7_read_reg_657_pp0_iter2_reg[6]),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ),
        .I4(\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]_0 [6]),
        .O(\int_boxColorB_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7] [4]),
        .I2(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[7]_i_2_n_5 ),
        .I4(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ),
        .I5(\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7]_0 [7]),
        .O(\or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0 [4]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[7]_i_2 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_1 [7]),
        .I1(or_ln1897_reg_735),
        .I2(icmp_ln1897_3_reg_746),
        .I3(icmp_ln1897_2_reg_741),
        .I4(pixIn7_read_reg_657_pp0_iter2_reg[7]),
        .O(\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h7520757575202020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ),
        .I1(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0 [0]),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[0]_i_2_n_5 ),
        .I4(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ),
        .I5(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_1 [0]),
        .O(\or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0 [0]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[0]_i_2 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7] [0]),
        .I1(icmp_ln1897_4_reg_751),
        .I2(icmp_ln1897_5_reg_756),
        .I3(or_ln1897_reg_735),
        .I4(pixIn8_read_reg_652_pp0_iter2_reg[0]),
        .O(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h7520757575202020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ),
        .I1(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0 [1]),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[1]_i_2_n_5 ),
        .I4(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ),
        .I5(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_1 [1]),
        .O(\or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0 [1]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[1]_i_2 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7] [1]),
        .I1(icmp_ln1897_4_reg_751),
        .I2(icmp_ln1897_5_reg_756),
        .I3(or_ln1897_reg_735),
        .I4(pixIn8_read_reg_652_pp0_iter2_reg[1]),
        .O(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h7520757575202020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ),
        .I1(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0 [2]),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[2]_i_2_n_5 ),
        .I4(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ),
        .I5(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_1 [2]),
        .O(\or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0 [2]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[2]_i_2 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7] [2]),
        .I1(icmp_ln1897_4_reg_751),
        .I2(icmp_ln1897_5_reg_756),
        .I3(or_ln1897_reg_735),
        .I4(pixIn8_read_reg_652_pp0_iter2_reg[2]),
        .O(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h7520757575202020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ),
        .I1(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0 [3]),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[3]_i_2_n_5 ),
        .I4(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ),
        .I5(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_1 [3]),
        .O(\or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0 [3]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[3]_i_2 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7] [3]),
        .I1(icmp_ln1897_4_reg_751),
        .I2(icmp_ln1897_5_reg_756),
        .I3(or_ln1897_reg_735),
        .I4(pixIn8_read_reg_652_pp0_iter2_reg[3]),
        .O(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFDA8FDFDFDA8A8A8)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ),
        .I1(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0 [4]),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[4]_i_2_n_5 ),
        .I4(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ),
        .I5(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_1 [4]),
        .O(\or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0 [4]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[4]_i_2 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7] [4]),
        .I1(icmp_ln1897_4_reg_751),
        .I2(icmp_ln1897_5_reg_756),
        .I3(or_ln1897_reg_735),
        .I4(pixIn8_read_reg_652_pp0_iter2_reg[4]),
        .O(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFDA8FDFDFDA8A8A8)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ),
        .I1(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0 [5]),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[5]_i_2_n_5 ),
        .I4(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ),
        .I5(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_1 [5]),
        .O(\or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0 [5]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[5]_i_2 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7] [5]),
        .I1(icmp_ln1897_4_reg_751),
        .I2(icmp_ln1897_5_reg_756),
        .I3(or_ln1897_reg_735),
        .I4(pixIn8_read_reg_652_pp0_iter2_reg[5]),
        .O(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFDA8FDFDFDA8A8A8)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ),
        .I1(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0 [6]),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[6]_i_2_n_5 ),
        .I4(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ),
        .I5(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_1 [6]),
        .O(\or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0 [6]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[6]_i_2 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7] [6]),
        .I1(icmp_ln1897_4_reg_751),
        .I2(icmp_ln1897_5_reg_756),
        .I3(or_ln1897_reg_735),
        .I4(pixIn8_read_reg_652_pp0_iter2_reg[6]),
        .O(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFDA8FDFDFDA8A8A8)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ),
        .I1(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0 [7]),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[7]_i_2_n_5 ),
        .I4(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ),
        .I5(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_1 [7]),
        .O(\or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0 [7]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[7]_i_2 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7] [7]),
        .I1(icmp_ln1897_4_reg_751),
        .I2(icmp_ln1897_5_reg_756),
        .I3(or_ln1897_reg_735),
        .I4(pixIn8_read_reg_652_pp0_iter2_reg[7]),
        .O(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261[7]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250[7]_i_3 
       (.I0(icmp_ln1897_4_reg_751),
        .I1(icmp_ln1897_5_reg_756),
        .I2(or_ln1897_reg_735),
        .O(\icmp_ln1897_4_reg_751_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7] [0]),
        .I1(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[0]_i_2_n_5 ),
        .I4(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ),
        .I5(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0 [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[0]_i_2 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_1 [0]),
        .I1(icmp_ln1897_4_reg_751),
        .I2(icmp_ln1897_5_reg_756),
        .I3(or_ln1897_reg_735),
        .I4(pixIn10_read_reg_642_pp0_iter2_reg[0]),
        .O(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7] [1]),
        .I1(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[1]_i_2_n_5 ),
        .I4(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ),
        .I5(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0 [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[1]_i_2 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_1 [1]),
        .I1(icmp_ln1897_4_reg_751),
        .I2(icmp_ln1897_5_reg_756),
        .I3(or_ln1897_reg_735),
        .I4(pixIn10_read_reg_642_pp0_iter2_reg[1]),
        .O(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7] [2]),
        .I1(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[2]_i_2_n_5 ),
        .I4(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ),
        .I5(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0 [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hAAAAACAA)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[2]_i_2 
       (.I0(pixIn10_read_reg_642_pp0_iter2_reg[2]),
        .I1(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_1 [2]),
        .I2(icmp_ln1897_4_reg_751),
        .I3(icmp_ln1897_5_reg_756),
        .I4(or_ln1897_reg_735),
        .O(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7] [3]),
        .I1(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[3]_i_2_n_5 ),
        .I4(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ),
        .I5(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0 [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[3]_i_2 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_1 [3]),
        .I1(icmp_ln1897_4_reg_751),
        .I2(icmp_ln1897_5_reg_756),
        .I3(or_ln1897_reg_735),
        .I4(pixIn10_read_reg_642_pp0_iter2_reg[3]),
        .O(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[3]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[4]_i_2 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_1 [4]),
        .I1(\icmp_ln1897_4_reg_751_reg[0]_0 ),
        .I2(pixIn10_read_reg_642_pp0_iter2_reg[4]),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ),
        .I4(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0 [4]),
        .O(\int_boxColorB_reg[4] ));
  LUT5 #(
    .INIT(32'hCAFFCA00)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[5]_i_2 
       (.I0(pixIn10_read_reg_642_pp0_iter2_reg[5]),
        .I1(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_1 [5]),
        .I2(\icmp_ln1897_4_reg_751_reg[0]_0 ),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ),
        .I4(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0 [5]),
        .O(\pixIn10_read_reg_642_pp0_iter2_reg_reg[5]__0_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[6]_i_2 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_1 [6]),
        .I1(\icmp_ln1897_4_reg_751_reg[0]_0 ),
        .I2(pixIn10_read_reg_642_pp0_iter2_reg[6]),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ),
        .I4(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0 [6]),
        .O(\int_boxColorB_reg[6] ));
  LUT6 #(
    .INIT(64'hEFE0EFEFEFE0E0E0)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7] [4]),
        .I2(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[7]_i_2_n_5 ),
        .I4(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ),
        .I5(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0 [7]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[7]_i_2 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_1 [7]),
        .I1(icmp_ln1897_4_reg_751),
        .I2(icmp_ln1897_5_reg_756),
        .I3(or_ln1897_reg_735),
        .I4(pixIn10_read_reg_642_pp0_iter2_reg[7]),
        .O(\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h7520757575202020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ),
        .I1(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7] [0]),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294[0]_i_2_n_5 ),
        .I4(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ),
        .I5(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]_0 [0]),
        .O(\or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_1 [0]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[0]_i_2 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7] [0]),
        .I1(or_ln1897_reg_735),
        .I2(icmp_ln1897_3_reg_746),
        .I3(icmp_ln1897_2_reg_741),
        .I4(pixIn_read_reg_667_pp0_iter2_reg[0]),
        .O(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h7520757575202020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ),
        .I1(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7] [1]),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294[1]_i_2_n_5 ),
        .I4(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ),
        .I5(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]_0 [1]),
        .O(\or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_1 [1]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[1]_i_2 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7] [1]),
        .I1(or_ln1897_reg_735),
        .I2(icmp_ln1897_3_reg_746),
        .I3(icmp_ln1897_2_reg_741),
        .I4(pixIn_read_reg_667_pp0_iter2_reg[1]),
        .O(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h7520757575202020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ),
        .I1(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7] [2]),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294[2]_i_2_n_5 ),
        .I4(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ),
        .I5(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]_0 [2]),
        .O(\or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_1 [2]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[2]_i_2 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7] [2]),
        .I1(or_ln1897_reg_735),
        .I2(icmp_ln1897_3_reg_746),
        .I3(icmp_ln1897_2_reg_741),
        .I4(pixIn_read_reg_667_pp0_iter2_reg[2]),
        .O(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h7520757575202020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ),
        .I1(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7] [3]),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294[3]_i_2_n_5 ),
        .I4(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ),
        .I5(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]_0 [3]),
        .O(\or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_1 [3]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[3]_i_2 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7] [3]),
        .I1(or_ln1897_reg_735),
        .I2(icmp_ln1897_3_reg_746),
        .I3(icmp_ln1897_2_reg_741),
        .I4(pixIn_read_reg_667_pp0_iter2_reg[3]),
        .O(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFDA8FDFDFDA8A8A8)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ),
        .I1(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7] [4]),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294[4]_i_2_n_5 ),
        .I4(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ),
        .I5(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]_0 [4]),
        .O(\or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_1 [4]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[4]_i_2 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7] [4]),
        .I1(or_ln1897_reg_735),
        .I2(icmp_ln1897_3_reg_746),
        .I3(icmp_ln1897_2_reg_741),
        .I4(pixIn_read_reg_667_pp0_iter2_reg[4]),
        .O(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFDA8FDFDFDA8A8A8)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ),
        .I1(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7] [5]),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294[5]_i_2_n_5 ),
        .I4(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ),
        .I5(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]_0 [5]),
        .O(\or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_1 [5]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[5]_i_2 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7] [5]),
        .I1(or_ln1897_reg_735),
        .I2(icmp_ln1897_3_reg_746),
        .I3(icmp_ln1897_2_reg_741),
        .I4(pixIn_read_reg_667_pp0_iter2_reg[5]),
        .O(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFDA8FDFDFDA8A8A8)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ),
        .I1(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7] [6]),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294[6]_i_2_n_5 ),
        .I4(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ),
        .I5(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]_0 [6]),
        .O(\or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_1 [6]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[6]_i_2 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7] [6]),
        .I1(or_ln1897_reg_735),
        .I2(icmp_ln1897_3_reg_746),
        .I3(icmp_ln1897_2_reg_741),
        .I4(pixIn_read_reg_667_pp0_iter2_reg[6]),
        .O(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFDA8FDFDFDA8A8A8)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[7]_i_2 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ),
        .I1(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7] [7]),
        .I3(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294[7]_i_4_n_5 ),
        .I4(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_1 ),
        .I5(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7]_0 [7]),
        .O(\or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0_1 [7]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \ap_phi_reg_pp0_iter5_pix_val_V_reg_294[7]_i_4 
       (.I0(\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7] [7]),
        .I1(or_ln1897_reg_735),
        .I2(icmp_ln1897_3_reg_746),
        .I3(icmp_ln1897_2_reg_741),
        .I4(pixIn_read_reg_667_pp0_iter2_reg[7]),
        .O(\ap_phi_reg_pp0_iter5_pix_val_V_reg_294[7]_i_4_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 boxBottom_fu_405_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({boxBottom_fu_405_p2_carry_n_5,boxBottom_fu_405_p2_carry_n_6,boxBottom_fu_405_p2_carry_n_7,boxBottom_fu_405_p2_carry_n_8,boxBottom_fu_405_p2_carry_n_9,boxBottom_fu_405_p2_carry_n_10,boxBottom_fu_405_p2_carry_n_11,boxBottom_fu_405_p2_carry_n_12}),
        .DI(ap_phi_reg_pp0_iter2_boxTop_reg_203[7:0]),
        .O({boxBottom_fu_405_p2_carry_n_13,boxBottom_fu_405_p2_carry_n_14,boxBottom_fu_405_p2_carry_n_15,boxBottom_fu_405_p2_carry_n_16,boxBottom_fu_405_p2_carry_n_17,boxBottom_fu_405_p2_carry_n_18,boxBottom_fu_405_p2_carry_n_19,boxBottom_fu_405_p2_carry_n_20}),
        .S({boxBottom_fu_405_p2_carry_i_1_n_5,boxBottom_fu_405_p2_carry_i_2_n_5,boxBottom_fu_405_p2_carry_i_3_n_5,boxBottom_fu_405_p2_carry_i_4_n_5,boxBottom_fu_405_p2_carry_i_5_n_5,boxBottom_fu_405_p2_carry_i_6_n_5,boxBottom_fu_405_p2_carry_i_7_n_5,boxBottom_fu_405_p2_carry_i_8_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 boxBottom_fu_405_p2_carry__0
       (.CI(boxBottom_fu_405_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_boxBottom_fu_405_p2_carry__0_CO_UNCONNECTED[7],boxBottom_fu_405_p2_carry__0_n_6,boxBottom_fu_405_p2_carry__0_n_7,boxBottom_fu_405_p2_carry__0_n_8,boxBottom_fu_405_p2_carry__0_n_9,boxBottom_fu_405_p2_carry__0_n_10,boxBottom_fu_405_p2_carry__0_n_11,boxBottom_fu_405_p2_carry__0_n_12}),
        .DI({1'b0,ap_phi_reg_pp0_iter2_boxTop_reg_203[14:8]}),
        .O({boxBottom_fu_405_p2_carry__0_n_13,boxBottom_fu_405_p2_carry__0_n_14,boxBottom_fu_405_p2_carry__0_n_15,boxBottom_fu_405_p2_carry__0_n_16,boxBottom_fu_405_p2_carry__0_n_17,boxBottom_fu_405_p2_carry__0_n_18,boxBottom_fu_405_p2_carry__0_n_19,boxBottom_fu_405_p2_carry__0_n_20}),
        .S({i__carry__0_i_8__1_0,boxBottom_fu_405_p2_carry__0_i_2_n_5,boxBottom_fu_405_p2_carry__0_i_3_n_5,boxBottom_fu_405_p2_carry__0_i_4_n_5,boxBottom_fu_405_p2_carry__0_i_5_n_5,boxBottom_fu_405_p2_carry__0_i_6_n_5,boxBottom_fu_405_p2_carry__0_i_7_n_5,boxBottom_fu_405_p2_carry__0_i_8_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_405_p2_carry__0_i_2
       (.I0(ap_phi_reg_pp0_iter2_boxTop_reg_203[14]),
        .I1(boxRight_fu_400_p2_carry__0_0[14]),
        .O(boxBottom_fu_405_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_405_p2_carry__0_i_3
       (.I0(ap_phi_reg_pp0_iter2_boxTop_reg_203[13]),
        .I1(boxRight_fu_400_p2_carry__0_0[13]),
        .O(boxBottom_fu_405_p2_carry__0_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_405_p2_carry__0_i_4
       (.I0(ap_phi_reg_pp0_iter2_boxTop_reg_203[12]),
        .I1(boxRight_fu_400_p2_carry__0_0[12]),
        .O(boxBottom_fu_405_p2_carry__0_i_4_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_405_p2_carry__0_i_5
       (.I0(ap_phi_reg_pp0_iter2_boxTop_reg_203[11]),
        .I1(boxRight_fu_400_p2_carry__0_0[11]),
        .O(boxBottom_fu_405_p2_carry__0_i_5_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_405_p2_carry__0_i_6
       (.I0(ap_phi_reg_pp0_iter2_boxTop_reg_203[10]),
        .I1(boxRight_fu_400_p2_carry__0_0[10]),
        .O(boxBottom_fu_405_p2_carry__0_i_6_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_405_p2_carry__0_i_7
       (.I0(ap_phi_reg_pp0_iter2_boxTop_reg_203[9]),
        .I1(boxRight_fu_400_p2_carry__0_0[9]),
        .O(boxBottom_fu_405_p2_carry__0_i_7_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_405_p2_carry__0_i_8
       (.I0(ap_phi_reg_pp0_iter2_boxTop_reg_203[8]),
        .I1(boxRight_fu_400_p2_carry__0_0[8]),
        .O(boxBottom_fu_405_p2_carry__0_i_8_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_405_p2_carry_i_1
       (.I0(ap_phi_reg_pp0_iter2_boxTop_reg_203[7]),
        .I1(boxRight_fu_400_p2_carry__0_0[7]),
        .O(boxBottom_fu_405_p2_carry_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_405_p2_carry_i_2
       (.I0(ap_phi_reg_pp0_iter2_boxTop_reg_203[6]),
        .I1(boxRight_fu_400_p2_carry__0_0[6]),
        .O(boxBottom_fu_405_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_405_p2_carry_i_3
       (.I0(ap_phi_reg_pp0_iter2_boxTop_reg_203[5]),
        .I1(boxRight_fu_400_p2_carry__0_0[5]),
        .O(boxBottom_fu_405_p2_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_405_p2_carry_i_4
       (.I0(ap_phi_reg_pp0_iter2_boxTop_reg_203[4]),
        .I1(boxRight_fu_400_p2_carry__0_0[4]),
        .O(boxBottom_fu_405_p2_carry_i_4_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_405_p2_carry_i_5
       (.I0(ap_phi_reg_pp0_iter2_boxTop_reg_203[3]),
        .I1(boxRight_fu_400_p2_carry__0_0[3]),
        .O(boxBottom_fu_405_p2_carry_i_5_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_405_p2_carry_i_6
       (.I0(ap_phi_reg_pp0_iter2_boxTop_reg_203[2]),
        .I1(boxRight_fu_400_p2_carry__0_0[2]),
        .O(boxBottom_fu_405_p2_carry_i_6_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_405_p2_carry_i_7
       (.I0(ap_phi_reg_pp0_iter2_boxTop_reg_203[1]),
        .I1(boxRight_fu_400_p2_carry__0_0[1]),
        .O(boxBottom_fu_405_p2_carry_i_7_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    boxBottom_fu_405_p2_carry_i_8
       (.I0(ap_phi_reg_pp0_iter2_boxTop_reg_203[0]),
        .I1(boxRight_fu_400_p2_carry__0_0[0]),
        .O(boxBottom_fu_405_p2_carry_i_8_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    \boxHCoord[15]_i_1 
       (.I0(ap_condition_192),
        .I1(\boxHCoord[15]_i_2_n_5 ),
        .O(ap_condition_248));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \boxHCoord[15]_i_2 
       (.I0(y_read_reg_635[1]),
        .I1(y_read_reg_635[13]),
        .I2(x_read_reg_627[5]),
        .I3(\boxHCoord[15]_i_3_n_5 ),
        .I4(\boxHCoord[15]_i_4_n_5 ),
        .I5(\boxHCoord[15]_i_5_n_5 ),
        .O(\boxHCoord[15]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \boxHCoord[15]_i_3 
       (.I0(x_read_reg_627[15]),
        .I1(x_read_reg_627[1]),
        .I2(x_read_reg_627[12]),
        .I3(y_read_reg_635[2]),
        .O(\boxHCoord[15]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \boxHCoord[15]_i_4 
       (.I0(x_read_reg_627[4]),
        .I1(y_read_reg_635[15]),
        .I2(y_read_reg_635[6]),
        .I3(y_read_reg_635[10]),
        .I4(\boxHCoord[15]_i_6_n_5 ),
        .O(\boxHCoord[15]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \boxHCoord[15]_i_5 
       (.I0(\boxHCoord[15]_i_7_n_5 ),
        .I1(y_read_reg_635[0]),
        .I2(x_read_reg_627[2]),
        .I3(y_read_reg_635[14]),
        .I4(y_read_reg_635[8]),
        .I5(\boxHCoord[15]_i_8_n_5 ),
        .O(\boxHCoord[15]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \boxHCoord[15]_i_6 
       (.I0(y_read_reg_635[11]),
        .I1(x_read_reg_627[11]),
        .I2(x_read_reg_627[6]),
        .I3(y_read_reg_635[3]),
        .O(\boxHCoord[15]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \boxHCoord[15]_i_7 
       (.I0(x_read_reg_627[9]),
        .I1(y_read_reg_635[5]),
        .I2(x_read_reg_627[14]),
        .I3(x_read_reg_627[3]),
        .O(\boxHCoord[15]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \boxHCoord[15]_i_8 
       (.I0(y_read_reg_635[4]),
        .I1(y_read_reg_635[7]),
        .I2(x_read_reg_627[8]),
        .I3(x_read_reg_627[13]),
        .I4(\boxHCoord[15]_i_9_n_5 ),
        .O(\boxHCoord[15]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \boxHCoord[15]_i_9 
       (.I0(x_read_reg_627[10]),
        .I1(y_read_reg_635[9]),
        .I2(y_read_reg_635[12]),
        .I3(x_read_reg_627[7]),
        .O(\boxHCoord[15]_i_9_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(select_ln1866_fu_353_p3[0]),
        .Q(boxHCoord),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(select_ln1866_fu_353_p3[10]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(select_ln1866_fu_353_p3[11]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(select_ln1866_fu_353_p3[12]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(select_ln1866_fu_353_p3[13]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(select_ln1866_fu_353_p3[14]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(select_ln1866_fu_353_p3[15]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(select_ln1866_fu_353_p3[1]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(select_ln1866_fu_353_p3[2]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(select_ln1866_fu_353_p3[3]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(select_ln1866_fu_353_p3[4]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(select_ln1866_fu_353_p3[5]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(select_ln1866_fu_353_p3[6]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(select_ln1866_fu_353_p3[7]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(select_ln1866_fu_353_p3[8]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxHCoord_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(select_ln1866_fu_353_p3[9]),
        .Q(Q[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 boxRight_fu_400_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({boxRight_fu_400_p2_carry_n_5,boxRight_fu_400_p2_carry_n_6,boxRight_fu_400_p2_carry_n_7,boxRight_fu_400_p2_carry_n_8,boxRight_fu_400_p2_carry_n_9,boxRight_fu_400_p2_carry_n_10,boxRight_fu_400_p2_carry_n_11,boxRight_fu_400_p2_carry_n_12}),
        .DI(ap_phi_reg_pp0_iter2_boxLeft_reg_194[7:0]),
        .O(boxRight_cast_fu_410_p1[7:0]),
        .S({boxRight_fu_400_p2_carry_i_1_n_5,boxRight_fu_400_p2_carry_i_2_n_5,boxRight_fu_400_p2_carry_i_3_n_5,boxRight_fu_400_p2_carry_i_4_n_5,boxRight_fu_400_p2_carry_i_5_n_5,boxRight_fu_400_p2_carry_i_6_n_5,boxRight_fu_400_p2_carry_i_7_n_5,boxRight_fu_400_p2_carry_i_8_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 boxRight_fu_400_p2_carry__0
       (.CI(boxRight_fu_400_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_boxRight_fu_400_p2_carry__0_CO_UNCONNECTED[7],boxRight_fu_400_p2_carry__0_n_6,boxRight_fu_400_p2_carry__0_n_7,boxRight_fu_400_p2_carry__0_n_8,boxRight_fu_400_p2_carry__0_n_9,boxRight_fu_400_p2_carry__0_n_10,boxRight_fu_400_p2_carry__0_n_11,boxRight_fu_400_p2_carry__0_n_12}),
        .DI({1'b0,ap_phi_reg_pp0_iter2_boxLeft_reg_194[14:8]}),
        .O(boxRight_cast_fu_410_p1[15:8]),
        .S({\icmp_ln1897_5_reg_756[0]_i_13_0 ,boxRight_fu_400_p2_carry__0_i_2_n_5,boxRight_fu_400_p2_carry__0_i_3_n_5,boxRight_fu_400_p2_carry__0_i_4_n_5,boxRight_fu_400_p2_carry__0_i_5_n_5,boxRight_fu_400_p2_carry__0_i_6_n_5,boxRight_fu_400_p2_carry__0_i_7_n_5,boxRight_fu_400_p2_carry__0_i_8_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_400_p2_carry__0_i_2
       (.I0(ap_phi_reg_pp0_iter2_boxLeft_reg_194[14]),
        .I1(boxRight_fu_400_p2_carry__0_0[14]),
        .O(boxRight_fu_400_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_400_p2_carry__0_i_3
       (.I0(ap_phi_reg_pp0_iter2_boxLeft_reg_194[13]),
        .I1(boxRight_fu_400_p2_carry__0_0[13]),
        .O(boxRight_fu_400_p2_carry__0_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_400_p2_carry__0_i_4
       (.I0(ap_phi_reg_pp0_iter2_boxLeft_reg_194[12]),
        .I1(boxRight_fu_400_p2_carry__0_0[12]),
        .O(boxRight_fu_400_p2_carry__0_i_4_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_400_p2_carry__0_i_5
       (.I0(ap_phi_reg_pp0_iter2_boxLeft_reg_194[11]),
        .I1(boxRight_fu_400_p2_carry__0_0[11]),
        .O(boxRight_fu_400_p2_carry__0_i_5_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_400_p2_carry__0_i_6
       (.I0(ap_phi_reg_pp0_iter2_boxLeft_reg_194[10]),
        .I1(boxRight_fu_400_p2_carry__0_0[10]),
        .O(boxRight_fu_400_p2_carry__0_i_6_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_400_p2_carry__0_i_7
       (.I0(ap_phi_reg_pp0_iter2_boxLeft_reg_194[9]),
        .I1(boxRight_fu_400_p2_carry__0_0[9]),
        .O(boxRight_fu_400_p2_carry__0_i_7_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_400_p2_carry__0_i_8
       (.I0(ap_phi_reg_pp0_iter2_boxLeft_reg_194[8]),
        .I1(boxRight_fu_400_p2_carry__0_0[8]),
        .O(boxRight_fu_400_p2_carry__0_i_8_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_400_p2_carry_i_1
       (.I0(ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]),
        .I1(boxRight_fu_400_p2_carry__0_0[7]),
        .O(boxRight_fu_400_p2_carry_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_400_p2_carry_i_2
       (.I0(ap_phi_reg_pp0_iter2_boxLeft_reg_194[6]),
        .I1(boxRight_fu_400_p2_carry__0_0[6]),
        .O(boxRight_fu_400_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_400_p2_carry_i_3
       (.I0(ap_phi_reg_pp0_iter2_boxLeft_reg_194[5]),
        .I1(boxRight_fu_400_p2_carry__0_0[5]),
        .O(boxRight_fu_400_p2_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_400_p2_carry_i_4
       (.I0(ap_phi_reg_pp0_iter2_boxLeft_reg_194[4]),
        .I1(boxRight_fu_400_p2_carry__0_0[4]),
        .O(boxRight_fu_400_p2_carry_i_4_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_400_p2_carry_i_5
       (.I0(ap_phi_reg_pp0_iter2_boxLeft_reg_194[3]),
        .I1(boxRight_fu_400_p2_carry__0_0[3]),
        .O(boxRight_fu_400_p2_carry_i_5_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_400_p2_carry_i_6
       (.I0(ap_phi_reg_pp0_iter2_boxLeft_reg_194[2]),
        .I1(boxRight_fu_400_p2_carry__0_0[2]),
        .O(boxRight_fu_400_p2_carry_i_6_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_400_p2_carry_i_7
       (.I0(ap_phi_reg_pp0_iter2_boxLeft_reg_194[1]),
        .I1(boxRight_fu_400_p2_carry__0_0[1]),
        .O(boxRight_fu_400_p2_carry_i_7_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    boxRight_fu_400_p2_carry_i_8
       (.I0(ap_phi_reg_pp0_iter2_boxLeft_reg_194[0]),
        .I1(boxRight_fu_400_p2_carry__0_0[0]),
        .O(boxRight_fu_400_p2_carry_i_8_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(select_ln1870_fu_379_p3[0]),
        .Q(boxVCoord),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(select_ln1870_fu_379_p3[10]),
        .Q(\boxVCoord_reg[15]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(select_ln1870_fu_379_p3[11]),
        .Q(\boxVCoord_reg[15]_0 [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(select_ln1870_fu_379_p3[12]),
        .Q(\boxVCoord_reg[15]_0 [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(select_ln1870_fu_379_p3[13]),
        .Q(\boxVCoord_reg[15]_0 [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(select_ln1870_fu_379_p3[14]),
        .Q(\boxVCoord_reg[15]_0 [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(select_ln1870_fu_379_p3[15]),
        .Q(\boxVCoord_reg[15]_0 [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(select_ln1870_fu_379_p3[1]),
        .Q(\boxVCoord_reg[15]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(select_ln1870_fu_379_p3[2]),
        .Q(\boxVCoord_reg[15]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(select_ln1870_fu_379_p3[3]),
        .Q(\boxVCoord_reg[15]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(select_ln1870_fu_379_p3[4]),
        .Q(\boxVCoord_reg[15]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(select_ln1870_fu_379_p3[5]),
        .Q(\boxVCoord_reg[15]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(select_ln1870_fu_379_p3[6]),
        .Q(\boxVCoord_reg[15]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(select_ln1870_fu_379_p3[7]),
        .Q(\boxVCoord_reg[15]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(select_ln1870_fu_379_p3[8]),
        .Q(\boxVCoord_reg[15]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \boxVCoord_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(select_ln1870_fu_379_p3[9]),
        .Q(\boxVCoord_reg[15]_0 [8]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hDDFF2020)) 
    \hDir[0]_i_1 
       (.I0(ap_condition_192),
        .I1(\boxHCoord[15]_i_2_n_5 ),
        .I2(icmp_ln1844_fu_269_p2),
        .I3(icmp_ln1849_fu_291_p2),
        .I4(\hDir_reg_n_5_[0] ),
        .O(\hDir[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \hDir_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hDir[0]_i_1_n_5 ),
        .Q(\hDir_reg_n_5_[0] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 hMax_fu_216_p2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({hMax_fu_216_p2_carry_n_5,hMax_fu_216_p2_carry_n_6,hMax_fu_216_p2_carry_n_7,hMax_fu_216_p2_carry_n_8,hMax_fu_216_p2_carry_n_9,hMax_fu_216_p2_carry_n_10,hMax_fu_216_p2_carry_n_11,hMax_fu_216_p2_carry_n_12}),
        .DI(icmp_ln1844_fu_269_p2_carry_i_12[7:0]),
        .O(hMax_fu_216_p2),
        .S(icmp_ln1844_fu_269_p2_carry_i_16_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 hMax_fu_216_p2_carry__0
       (.CI(hMax_fu_216_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_hMax_fu_216_p2_carry__0_CO_UNCONNECTED[7],hMax_fu_216_p2_carry__0_n_6,hMax_fu_216_p2_carry__0_n_7,hMax_fu_216_p2_carry__0_n_8,hMax_fu_216_p2_carry__0_n_9,hMax_fu_216_p2_carry__0_n_10,hMax_fu_216_p2_carry__0_n_11,hMax_fu_216_p2_carry__0_n_12}),
        .DI({1'b0,icmp_ln1844_fu_269_p2_carry_i_12[14:8]}),
        .O(O),
        .S(icmp_ln1844_fu_269_p2_carry_i_12_0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1
       (.I0(Q[7]),
        .O(i__carry__0_i_1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1__0
       (.I0(\boxVCoord_reg[15]_0 [7]),
        .O(i__carry__0_i_1__0_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__1
       (.I0(y_read_reg_635_pp0_iter1_reg[15]),
        .I1(boxBottom_fu_405_p2_carry__0_n_13),
        .O(i__carry__0_i_1__1_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2
       (.I0(Q[13]),
        .I1(Q[14]),
        .O(i__carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__0
       (.I0(\boxVCoord_reg[15]_0 [13]),
        .I1(\boxVCoord_reg[15]_0 [14]),
        .O(i__carry__0_i_2__0_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__1
       (.I0(y_read_reg_635_pp0_iter1_reg[14]),
        .I1(boxBottom_fu_405_p2_carry__0_n_14),
        .O(i__carry__0_i_2__1_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3
       (.I0(Q[12]),
        .I1(Q[13]),
        .O(i__carry__0_i_3_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3__0
       (.I0(\boxVCoord_reg[15]_0 [12]),
        .I1(\boxVCoord_reg[15]_0 [13]),
        .O(i__carry__0_i_3__0_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3__1
       (.I0(y_read_reg_635_pp0_iter1_reg[13]),
        .I1(boxBottom_fu_405_p2_carry__0_n_15),
        .O(i__carry__0_i_3__1_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4
       (.I0(Q[11]),
        .I1(Q[12]),
        .O(i__carry__0_i_4_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__0
       (.I0(\boxVCoord_reg[15]_0 [11]),
        .I1(\boxVCoord_reg[15]_0 [12]),
        .O(i__carry__0_i_4__0_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__1
       (.I0(y_read_reg_635_pp0_iter1_reg[12]),
        .I1(boxBottom_fu_405_p2_carry__0_n_16),
        .O(i__carry__0_i_4__1_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_5
       (.I0(Q[10]),
        .I1(Q[11]),
        .O(i__carry__0_i_5_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_5__0
       (.I0(\boxVCoord_reg[15]_0 [10]),
        .I1(\boxVCoord_reg[15]_0 [11]),
        .O(i__carry__0_i_5__0_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_5__1
       (.I0(y_read_reg_635_pp0_iter1_reg[11]),
        .I1(boxBottom_fu_405_p2_carry__0_n_17),
        .O(i__carry__0_i_5__1_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_6
       (.I0(Q[9]),
        .I1(Q[10]),
        .O(i__carry__0_i_6_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_6__0
       (.I0(\boxVCoord_reg[15]_0 [9]),
        .I1(\boxVCoord_reg[15]_0 [10]),
        .O(i__carry__0_i_6__0_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_6__1
       (.I0(y_read_reg_635_pp0_iter1_reg[10]),
        .I1(boxBottom_fu_405_p2_carry__0_n_18),
        .O(i__carry__0_i_6__1_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_7
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(i__carry__0_i_7_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_7__0
       (.I0(\boxVCoord_reg[15]_0 [8]),
        .I1(\boxVCoord_reg[15]_0 [9]),
        .O(i__carry__0_i_7__0_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_7__1
       (.I0(y_read_reg_635_pp0_iter1_reg[9]),
        .I1(boxBottom_fu_405_p2_carry__0_n_19),
        .O(i__carry__0_i_7__1_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_8
       (.I0(Q[7]),
        .I1(Q[8]),
        .O(i__carry__0_i_8_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_8__0
       (.I0(\boxVCoord_reg[15]_0 [7]),
        .I1(\boxVCoord_reg[15]_0 [8]),
        .O(i__carry__0_i_8__0_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_8__1
       (.I0(y_read_reg_635_pp0_iter1_reg[8]),
        .I1(boxBottom_fu_405_p2_carry__0_n_20),
        .O(i__carry__0_i_8__1_n_5));
  LUT5 #(
    .INIT(32'hEAEF1510)) 
    i__carry__0_i_9
       (.I0(\boxHCoord[15]_i_2_n_5 ),
        .I1(icmp_ln1849_fu_291_p2),
        .I2(\hDir_reg_n_5_[0] ),
        .I3(icmp_ln1844_fu_269_p2),
        .I4(Q[7]),
        .O(i__carry__0_i_9_n_5));
  LUT5 #(
    .INIT(32'hEAFB1504)) 
    i__carry__0_i_9__0
       (.I0(\boxHCoord[15]_i_2_n_5 ),
        .I1(\vDir_reg_n_5_[0] ),
        .I2(icmp_ln1861_fu_329_p2),
        .I3(icmp_ln1856_fu_307_p2),
        .I4(\boxVCoord_reg[15]_0 [7]),
        .O(i__carry__0_i_9__0_n_5));
  LUT4 #(
    .INIT(16'h1510)) 
    i__carry_i_1
       (.I0(\boxHCoord[15]_i_2_n_5 ),
        .I1(icmp_ln1849_fu_291_p2),
        .I2(\hDir_reg_n_5_[0] ),
        .I3(icmp_ln1844_fu_269_p2),
        .O(i__carry_i_1_n_5));
  LUT4 #(
    .INIT(16'h1504)) 
    i__carry_i_1__0
       (.I0(\boxHCoord[15]_i_2_n_5 ),
        .I1(\vDir_reg_n_5_[0] ),
        .I2(icmp_ln1861_fu_329_p2),
        .I3(icmp_ln1856_fu_307_p2),
        .O(i__carry_i_1__0_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__1
       (.I0(y_read_reg_635_pp0_iter1_reg[7]),
        .I1(boxBottom_fu_405_p2_carry_n_13),
        .O(i__carry_i_1__1_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2
       (.I0(y_read_reg_635_pp0_iter1_reg[6]),
        .I1(boxBottom_fu_405_p2_carry_n_14),
        .O(i__carry_i_2_n_5));
  LUT6 #(
    .INIT(64'h1510EAEFEAEF1510)) 
    i__carry_i_2__0
       (.I0(\boxHCoord[15]_i_2_n_5 ),
        .I1(icmp_ln1849_fu_291_p2),
        .I2(\hDir_reg_n_5_[0] ),
        .I3(icmp_ln1844_fu_269_p2),
        .I4(\boxVCoord_reg[7]_1 [7]),
        .I5(Q[6]),
        .O(i__carry_i_2__0_n_5));
  LUT6 #(
    .INIT(64'h1504EAFBEAFB1504)) 
    i__carry_i_2__1
       (.I0(\boxHCoord[15]_i_2_n_5 ),
        .I1(\vDir_reg_n_5_[0] ),
        .I2(icmp_ln1861_fu_329_p2),
        .I3(icmp_ln1856_fu_307_p2),
        .I4(\boxVCoord_reg[7]_1 [7]),
        .I5(\boxVCoord_reg[15]_0 [6]),
        .O(i__carry_i_2__1_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3
       (.I0(y_read_reg_635_pp0_iter1_reg[5]),
        .I1(boxBottom_fu_405_p2_carry_n_15),
        .O(i__carry_i_3_n_5));
  LUT6 #(
    .INIT(64'h1510EAEFEAEF1510)) 
    i__carry_i_3__0
       (.I0(\boxHCoord[15]_i_2_n_5 ),
        .I1(icmp_ln1849_fu_291_p2),
        .I2(\hDir_reg_n_5_[0] ),
        .I3(icmp_ln1844_fu_269_p2),
        .I4(\boxVCoord_reg[7]_1 [6]),
        .I5(Q[5]),
        .O(i__carry_i_3__0_n_5));
  LUT6 #(
    .INIT(64'h1504EAFBEAFB1504)) 
    i__carry_i_3__1
       (.I0(\boxHCoord[15]_i_2_n_5 ),
        .I1(\vDir_reg_n_5_[0] ),
        .I2(icmp_ln1861_fu_329_p2),
        .I3(icmp_ln1856_fu_307_p2),
        .I4(\boxVCoord_reg[7]_1 [6]),
        .I5(\boxVCoord_reg[15]_0 [5]),
        .O(i__carry_i_3__1_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4
       (.I0(y_read_reg_635_pp0_iter1_reg[4]),
        .I1(boxBottom_fu_405_p2_carry_n_16),
        .O(i__carry_i_4_n_5));
  LUT6 #(
    .INIT(64'h1510EAEFEAEF1510)) 
    i__carry_i_4__0
       (.I0(\boxHCoord[15]_i_2_n_5 ),
        .I1(icmp_ln1849_fu_291_p2),
        .I2(\hDir_reg_n_5_[0] ),
        .I3(icmp_ln1844_fu_269_p2),
        .I4(\boxVCoord_reg[7]_1 [5]),
        .I5(Q[4]),
        .O(i__carry_i_4__0_n_5));
  LUT6 #(
    .INIT(64'h1504EAFBEAFB1504)) 
    i__carry_i_4__1
       (.I0(\boxHCoord[15]_i_2_n_5 ),
        .I1(\vDir_reg_n_5_[0] ),
        .I2(icmp_ln1861_fu_329_p2),
        .I3(icmp_ln1856_fu_307_p2),
        .I4(\boxVCoord_reg[7]_1 [5]),
        .I5(\boxVCoord_reg[15]_0 [4]),
        .O(i__carry_i_4__1_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_5
       (.I0(y_read_reg_635_pp0_iter1_reg[3]),
        .I1(boxBottom_fu_405_p2_carry_n_17),
        .O(i__carry_i_5_n_5));
  LUT6 #(
    .INIT(64'h1510EAEFEAEF1510)) 
    i__carry_i_5__0
       (.I0(\boxHCoord[15]_i_2_n_5 ),
        .I1(icmp_ln1849_fu_291_p2),
        .I2(\hDir_reg_n_5_[0] ),
        .I3(icmp_ln1844_fu_269_p2),
        .I4(\boxVCoord_reg[7]_1 [4]),
        .I5(Q[3]),
        .O(i__carry_i_5__0_n_5));
  LUT6 #(
    .INIT(64'h1504EAFBEAFB1504)) 
    i__carry_i_5__1
       (.I0(\boxHCoord[15]_i_2_n_5 ),
        .I1(\vDir_reg_n_5_[0] ),
        .I2(icmp_ln1861_fu_329_p2),
        .I3(icmp_ln1856_fu_307_p2),
        .I4(\boxVCoord_reg[7]_1 [4]),
        .I5(\boxVCoord_reg[15]_0 [3]),
        .O(i__carry_i_5__1_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_6
       (.I0(y_read_reg_635_pp0_iter1_reg[2]),
        .I1(boxBottom_fu_405_p2_carry_n_18),
        .O(i__carry_i_6_n_5));
  LUT6 #(
    .INIT(64'h1510EAEFEAEF1510)) 
    i__carry_i_6__0
       (.I0(\boxHCoord[15]_i_2_n_5 ),
        .I1(icmp_ln1849_fu_291_p2),
        .I2(\hDir_reg_n_5_[0] ),
        .I3(icmp_ln1844_fu_269_p2),
        .I4(\boxVCoord_reg[7]_1 [3]),
        .I5(Q[2]),
        .O(i__carry_i_6__0_n_5));
  LUT6 #(
    .INIT(64'h1504EAFBEAFB1504)) 
    i__carry_i_6__1
       (.I0(\boxHCoord[15]_i_2_n_5 ),
        .I1(\vDir_reg_n_5_[0] ),
        .I2(icmp_ln1861_fu_329_p2),
        .I3(icmp_ln1856_fu_307_p2),
        .I4(\boxVCoord_reg[7]_1 [3]),
        .I5(\boxVCoord_reg[15]_0 [2]),
        .O(i__carry_i_6__1_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_7
       (.I0(y_read_reg_635_pp0_iter1_reg[1]),
        .I1(boxBottom_fu_405_p2_carry_n_19),
        .O(i__carry_i_7_n_5));
  LUT6 #(
    .INIT(64'h1510EAEFEAEF1510)) 
    i__carry_i_7__0
       (.I0(\boxHCoord[15]_i_2_n_5 ),
        .I1(icmp_ln1849_fu_291_p2),
        .I2(\hDir_reg_n_5_[0] ),
        .I3(icmp_ln1844_fu_269_p2),
        .I4(\boxVCoord_reg[7]_1 [2]),
        .I5(Q[1]),
        .O(i__carry_i_7__0_n_5));
  LUT6 #(
    .INIT(64'h1504EAFBEAFB1504)) 
    i__carry_i_7__1
       (.I0(\boxHCoord[15]_i_2_n_5 ),
        .I1(\vDir_reg_n_5_[0] ),
        .I2(icmp_ln1861_fu_329_p2),
        .I3(icmp_ln1856_fu_307_p2),
        .I4(\boxVCoord_reg[7]_1 [2]),
        .I5(\boxVCoord_reg[15]_0 [1]),
        .O(i__carry_i_7__1_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_8
       (.I0(y_read_reg_635_pp0_iter1_reg[0]),
        .I1(boxBottom_fu_405_p2_carry_n_20),
        .O(i__carry_i_8_n_5));
  LUT6 #(
    .INIT(64'h1510EAEFEAEF1510)) 
    i__carry_i_8__0
       (.I0(\boxHCoord[15]_i_2_n_5 ),
        .I1(icmp_ln1849_fu_291_p2),
        .I2(\hDir_reg_n_5_[0] ),
        .I3(icmp_ln1844_fu_269_p2),
        .I4(\boxVCoord_reg[7]_1 [1]),
        .I5(Q[0]),
        .O(i__carry_i_8__0_n_5));
  LUT6 #(
    .INIT(64'h1504EAFBEAFB1504)) 
    i__carry_i_8__1
       (.I0(\boxHCoord[15]_i_2_n_5 ),
        .I1(\vDir_reg_n_5_[0] ),
        .I2(icmp_ln1861_fu_329_p2),
        .I3(icmp_ln1856_fu_307_p2),
        .I4(\boxVCoord_reg[7]_1 [1]),
        .I5(\boxVCoord_reg[15]_0 [0]),
        .O(i__carry_i_8__1_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 icmp_ln1844_fu_269_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln1844_fu_269_p2,icmp_ln1844_fu_269_p2_carry_n_6,icmp_ln1844_fu_269_p2_carry_n_7,icmp_ln1844_fu_269_p2_carry_n_8,icmp_ln1844_fu_269_p2_carry_n_9,icmp_ln1844_fu_269_p2_carry_n_10,icmp_ln1844_fu_269_p2_carry_n_11,icmp_ln1844_fu_269_p2_carry_n_12}),
        .DI({icmp_ln1844_fu_269_p2_carry_i_1_n_5,icmp_ln1844_fu_269_p2_carry_i_2_n_5,icmp_ln1844_fu_269_p2_carry_i_3_n_5,icmp_ln1844_fu_269_p2_carry_i_4_n_5,icmp_ln1844_fu_269_p2_carry_i_5_n_5,icmp_ln1844_fu_269_p2_carry_i_6_n_5,icmp_ln1844_fu_269_p2_carry_i_7_n_5,icmp_ln1844_fu_269_p2_carry_i_8_n_5}),
        .O(NLW_icmp_ln1844_fu_269_p2_carry_O_UNCONNECTED[7:0]),
        .S({\hDir_reg[0]_0 ,icmp_ln1844_fu_269_p2_carry_i_13_n_5,icmp_ln1844_fu_269_p2_carry_i_14_n_5,icmp_ln1844_fu_269_p2_carry_i_15_n_5,icmp_ln1844_fu_269_p2_carry_i_16_n_5}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1844_fu_269_p2_carry_i_1
       (.I0(Q[14]),
        .I1(O[7]),
        .I2(Q[13]),
        .I3(O[6]),
        .O(icmp_ln1844_fu_269_p2_carry_i_1_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1844_fu_269_p2_carry_i_13
       (.I0(hMax_fu_216_p2[7]),
        .I1(Q[6]),
        .I2(hMax_fu_216_p2[6]),
        .I3(Q[5]),
        .O(icmp_ln1844_fu_269_p2_carry_i_13_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1844_fu_269_p2_carry_i_14
       (.I0(hMax_fu_216_p2[5]),
        .I1(Q[4]),
        .I2(hMax_fu_216_p2[4]),
        .I3(Q[3]),
        .O(icmp_ln1844_fu_269_p2_carry_i_14_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1844_fu_269_p2_carry_i_15
       (.I0(hMax_fu_216_p2[3]),
        .I1(Q[2]),
        .I2(hMax_fu_216_p2[2]),
        .I3(Q[1]),
        .O(icmp_ln1844_fu_269_p2_carry_i_15_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1844_fu_269_p2_carry_i_16
       (.I0(hMax_fu_216_p2[1]),
        .I1(Q[0]),
        .I2(hMax_fu_216_p2[0]),
        .I3(boxHCoord),
        .O(icmp_ln1844_fu_269_p2_carry_i_16_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1844_fu_269_p2_carry_i_2
       (.I0(Q[12]),
        .I1(O[5]),
        .I2(Q[11]),
        .I3(O[4]),
        .O(icmp_ln1844_fu_269_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1844_fu_269_p2_carry_i_3
       (.I0(Q[10]),
        .I1(O[3]),
        .I2(Q[9]),
        .I3(O[2]),
        .O(icmp_ln1844_fu_269_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1844_fu_269_p2_carry_i_4
       (.I0(Q[8]),
        .I1(O[1]),
        .I2(Q[7]),
        .I3(O[0]),
        .O(icmp_ln1844_fu_269_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1844_fu_269_p2_carry_i_5
       (.I0(Q[6]),
        .I1(hMax_fu_216_p2[7]),
        .I2(Q[5]),
        .I3(hMax_fu_216_p2[6]),
        .O(icmp_ln1844_fu_269_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1844_fu_269_p2_carry_i_6
       (.I0(Q[4]),
        .I1(hMax_fu_216_p2[5]),
        .I2(Q[3]),
        .I3(hMax_fu_216_p2[4]),
        .O(icmp_ln1844_fu_269_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1844_fu_269_p2_carry_i_7
       (.I0(Q[2]),
        .I1(hMax_fu_216_p2[3]),
        .I2(Q[1]),
        .I3(hMax_fu_216_p2[2]),
        .O(icmp_ln1844_fu_269_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1844_fu_269_p2_carry_i_8
       (.I0(Q[0]),
        .I1(hMax_fu_216_p2[1]),
        .I2(boxHCoord),
        .I3(hMax_fu_216_p2[0]),
        .O(icmp_ln1844_fu_269_p2_carry_i_8_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 icmp_ln1849_fu_291_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln1849_fu_291_p2,icmp_ln1849_fu_291_p2_carry_n_6,icmp_ln1849_fu_291_p2_carry_n_7,icmp_ln1849_fu_291_p2_carry_n_8,icmp_ln1849_fu_291_p2_carry_n_9,icmp_ln1849_fu_291_p2_carry_n_10,icmp_ln1849_fu_291_p2_carry_n_11,icmp_ln1849_fu_291_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,icmp_ln1849_fu_291_p2_carry_i_1_n_5,icmp_ln1849_fu_291_p2_carry_i_2_n_5,icmp_ln1849_fu_291_p2_carry_i_3_n_5,icmp_ln1849_fu_291_p2_carry_i_4_n_5,\hDir_reg[0]_1 }),
        .O(NLW_icmp_ln1849_fu_291_p2_carry_O_UNCONNECTED[7:0]),
        .S({icmp_ln1849_fu_291_p2_carry_i_6_n_5,icmp_ln1849_fu_291_p2_carry_i_7_n_5,icmp_ln1849_fu_291_p2_carry_i_8_n_5,icmp_ln1849_fu_291_p2_carry_i_9_n_5,\hDir_reg[0]_2 ,icmp_ln1849_fu_291_p2_carry_i_13_n_5}));
  LUT3 #(
    .INIT(8'h04)) 
    icmp_ln1849_fu_291_p2_carry_i_1
       (.I0(Q[8]),
        .I1(\boxVCoord_reg[7]_1 [7]),
        .I2(Q[7]),
        .O(icmp_ln1849_fu_291_p2_carry_i_1_n_5));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln1849_fu_291_p2_carry_i_13
       (.I0(boxHCoord),
        .I1(\boxVCoord_reg[7]_1 [0]),
        .I2(Q[0]),
        .O(icmp_ln1849_fu_291_p2_carry_i_13_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1849_fu_291_p2_carry_i_2
       (.I0(Q[6]),
        .I1(\boxVCoord_reg[7]_1 [6]),
        .I2(\boxVCoord_reg[7]_1 [5]),
        .I3(Q[5]),
        .O(icmp_ln1849_fu_291_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1849_fu_291_p2_carry_i_3
       (.I0(Q[4]),
        .I1(\boxVCoord_reg[7]_1 [4]),
        .I2(\boxVCoord_reg[7]_1 [3]),
        .I3(Q[3]),
        .O(icmp_ln1849_fu_291_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1849_fu_291_p2_carry_i_4
       (.I0(Q[2]),
        .I1(\boxVCoord_reg[7]_1 [2]),
        .I2(\boxVCoord_reg[7]_1 [1]),
        .I3(Q[1]),
        .O(icmp_ln1849_fu_291_p2_carry_i_4_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1849_fu_291_p2_carry_i_6
       (.I0(Q[13]),
        .I1(Q[14]),
        .O(icmp_ln1849_fu_291_p2_carry_i_6_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1849_fu_291_p2_carry_i_7
       (.I0(Q[11]),
        .I1(Q[12]),
        .O(icmp_ln1849_fu_291_p2_carry_i_7_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1849_fu_291_p2_carry_i_8
       (.I0(Q[9]),
        .I1(Q[10]),
        .O(icmp_ln1849_fu_291_p2_carry_i_8_n_5));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln1849_fu_291_p2_carry_i_9
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(\boxVCoord_reg[7]_1 [7]),
        .O(icmp_ln1849_fu_291_p2_carry_i_9_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 icmp_ln1856_fu_307_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln1856_fu_307_p2,icmp_ln1856_fu_307_p2_carry_n_6,icmp_ln1856_fu_307_p2_carry_n_7,icmp_ln1856_fu_307_p2_carry_n_8,icmp_ln1856_fu_307_p2_carry_n_9,icmp_ln1856_fu_307_p2_carry_n_10,icmp_ln1856_fu_307_p2_carry_n_11,icmp_ln1856_fu_307_p2_carry_n_12}),
        .DI({icmp_ln1856_fu_307_p2_carry_i_1_n_5,icmp_ln1856_fu_307_p2_carry_i_2_n_5,icmp_ln1856_fu_307_p2_carry_i_3_n_5,icmp_ln1856_fu_307_p2_carry_i_4_n_5,icmp_ln1856_fu_307_p2_carry_i_5_n_5,icmp_ln1856_fu_307_p2_carry_i_6_n_5,icmp_ln1856_fu_307_p2_carry_i_7_n_5,icmp_ln1856_fu_307_p2_carry_i_8_n_5}),
        .O(NLW_icmp_ln1856_fu_307_p2_carry_O_UNCONNECTED[7:0]),
        .S({\vDir_reg[0]_0 ,icmp_ln1856_fu_307_p2_carry_i_13_n_5,icmp_ln1856_fu_307_p2_carry_i_14_n_5,icmp_ln1856_fu_307_p2_carry_i_15_n_5,icmp_ln1856_fu_307_p2_carry_i_16_n_5}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1856_fu_307_p2_carry_i_1
       (.I0(\boxVCoord_reg[15]_0 [14]),
        .I1(\int_height_reg[14] [7]),
        .I2(\boxVCoord_reg[15]_0 [13]),
        .I3(\int_height_reg[14] [6]),
        .O(icmp_ln1856_fu_307_p2_carry_i_1_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1856_fu_307_p2_carry_i_13
       (.I0(vMax_fu_222_p20_out[7]),
        .I1(\boxVCoord_reg[15]_0 [6]),
        .I2(vMax_fu_222_p20_out[6]),
        .I3(\boxVCoord_reg[15]_0 [5]),
        .O(icmp_ln1856_fu_307_p2_carry_i_13_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1856_fu_307_p2_carry_i_14
       (.I0(vMax_fu_222_p20_out[5]),
        .I1(\boxVCoord_reg[15]_0 [4]),
        .I2(vMax_fu_222_p20_out[4]),
        .I3(\boxVCoord_reg[15]_0 [3]),
        .O(icmp_ln1856_fu_307_p2_carry_i_14_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1856_fu_307_p2_carry_i_15
       (.I0(vMax_fu_222_p20_out[3]),
        .I1(\boxVCoord_reg[15]_0 [2]),
        .I2(vMax_fu_222_p20_out[2]),
        .I3(\boxVCoord_reg[15]_0 [1]),
        .O(icmp_ln1856_fu_307_p2_carry_i_15_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1856_fu_307_p2_carry_i_16
       (.I0(vMax_fu_222_p20_out[1]),
        .I1(\boxVCoord_reg[15]_0 [0]),
        .I2(vMax_fu_222_p20_out[0]),
        .I3(boxVCoord),
        .O(icmp_ln1856_fu_307_p2_carry_i_16_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1856_fu_307_p2_carry_i_2
       (.I0(\boxVCoord_reg[15]_0 [12]),
        .I1(\int_height_reg[14] [5]),
        .I2(\boxVCoord_reg[15]_0 [11]),
        .I3(\int_height_reg[14] [4]),
        .O(icmp_ln1856_fu_307_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1856_fu_307_p2_carry_i_3
       (.I0(\boxVCoord_reg[15]_0 [10]),
        .I1(\int_height_reg[14] [3]),
        .I2(\boxVCoord_reg[15]_0 [9]),
        .I3(\int_height_reg[14] [2]),
        .O(icmp_ln1856_fu_307_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1856_fu_307_p2_carry_i_4
       (.I0(\boxVCoord_reg[15]_0 [8]),
        .I1(\int_height_reg[14] [1]),
        .I2(\boxVCoord_reg[15]_0 [7]),
        .I3(\int_height_reg[14] [0]),
        .O(icmp_ln1856_fu_307_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1856_fu_307_p2_carry_i_5
       (.I0(\boxVCoord_reg[15]_0 [6]),
        .I1(vMax_fu_222_p20_out[7]),
        .I2(\boxVCoord_reg[15]_0 [5]),
        .I3(vMax_fu_222_p20_out[6]),
        .O(icmp_ln1856_fu_307_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1856_fu_307_p2_carry_i_6
       (.I0(\boxVCoord_reg[15]_0 [4]),
        .I1(vMax_fu_222_p20_out[5]),
        .I2(\boxVCoord_reg[15]_0 [3]),
        .I3(vMax_fu_222_p20_out[4]),
        .O(icmp_ln1856_fu_307_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1856_fu_307_p2_carry_i_7
       (.I0(\boxVCoord_reg[15]_0 [2]),
        .I1(vMax_fu_222_p20_out[3]),
        .I2(\boxVCoord_reg[15]_0 [1]),
        .I3(vMax_fu_222_p20_out[2]),
        .O(icmp_ln1856_fu_307_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1856_fu_307_p2_carry_i_8
       (.I0(\boxVCoord_reg[15]_0 [0]),
        .I1(vMax_fu_222_p20_out[1]),
        .I2(boxVCoord),
        .I3(vMax_fu_222_p20_out[0]),
        .O(icmp_ln1856_fu_307_p2_carry_i_8_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 icmp_ln1861_fu_329_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln1861_fu_329_p2,icmp_ln1861_fu_329_p2_carry_n_6,icmp_ln1861_fu_329_p2_carry_n_7,icmp_ln1861_fu_329_p2_carry_n_8,icmp_ln1861_fu_329_p2_carry_n_9,icmp_ln1861_fu_329_p2_carry_n_10,icmp_ln1861_fu_329_p2_carry_n_11,icmp_ln1861_fu_329_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,icmp_ln1861_fu_329_p2_carry_i_1_n_5,\vDir_reg[0]_1 }),
        .O(NLW_icmp_ln1861_fu_329_p2_carry_O_UNCONNECTED[7:0]),
        .S({icmp_ln1861_fu_329_p2_carry_i_6_n_5,icmp_ln1861_fu_329_p2_carry_i_7_n_5,icmp_ln1861_fu_329_p2_carry_i_8_n_5,icmp_ln1861_fu_329_p2_carry_i_9_n_5,icmp_ln1861_fu_329_p2_carry_i_10_n_5,icmp_ln1861_fu_329_p2_carry_i_11_n_5,icmp_ln1861_fu_329_p2_carry_i_12_n_5,icmp_ln1861_fu_329_p2_carry_i_13_n_5}));
  LUT3 #(
    .INIT(8'h04)) 
    icmp_ln1861_fu_329_p2_carry_i_1
       (.I0(\boxVCoord_reg[15]_0 [8]),
        .I1(\boxVCoord_reg[7]_1 [7]),
        .I2(\boxVCoord_reg[15]_0 [7]),
        .O(icmp_ln1861_fu_329_p2_carry_i_1_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1861_fu_329_p2_carry_i_10
       (.I0(\boxVCoord_reg[15]_0 [6]),
        .I1(\boxVCoord_reg[7]_1 [6]),
        .I2(\boxVCoord_reg[15]_0 [5]),
        .I3(\boxVCoord_reg[7]_1 [5]),
        .O(icmp_ln1861_fu_329_p2_carry_i_10_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1861_fu_329_p2_carry_i_11
       (.I0(\boxVCoord_reg[15]_0 [4]),
        .I1(\boxVCoord_reg[7]_1 [4]),
        .I2(\boxVCoord_reg[15]_0 [3]),
        .I3(\boxVCoord_reg[7]_1 [3]),
        .O(icmp_ln1861_fu_329_p2_carry_i_11_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1861_fu_329_p2_carry_i_12
       (.I0(\boxVCoord_reg[15]_0 [2]),
        .I1(\boxVCoord_reg[7]_1 [2]),
        .I2(\boxVCoord_reg[15]_0 [1]),
        .I3(\boxVCoord_reg[7]_1 [1]),
        .O(icmp_ln1861_fu_329_p2_carry_i_12_n_5));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln1861_fu_329_p2_carry_i_13
       (.I0(boxVCoord),
        .I1(\boxVCoord_reg[15]_0 [0]),
        .I2(\boxVCoord_reg[7]_1 [0]),
        .O(icmp_ln1861_fu_329_p2_carry_i_13_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1861_fu_329_p2_carry_i_6
       (.I0(\boxVCoord_reg[15]_0 [13]),
        .I1(\boxVCoord_reg[15]_0 [14]),
        .O(icmp_ln1861_fu_329_p2_carry_i_6_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1861_fu_329_p2_carry_i_7
       (.I0(\boxVCoord_reg[15]_0 [11]),
        .I1(\boxVCoord_reg[15]_0 [12]),
        .O(icmp_ln1861_fu_329_p2_carry_i_7_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1861_fu_329_p2_carry_i_8
       (.I0(\boxVCoord_reg[15]_0 [9]),
        .I1(\boxVCoord_reg[15]_0 [10]),
        .O(icmp_ln1861_fu_329_p2_carry_i_8_n_5));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln1861_fu_329_p2_carry_i_9
       (.I0(\boxVCoord_reg[15]_0 [8]),
        .I1(\boxVCoord_reg[15]_0 [7]),
        .I2(\boxVCoord_reg[7]_1 [7]),
        .O(icmp_ln1861_fu_329_p2_carry_i_9_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 icmp_ln1897_1_fu_425_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln1897_1_fu_425_p2,icmp_ln1897_1_fu_425_p2_carry_n_6,icmp_ln1897_1_fu_425_p2_carry_n_7,icmp_ln1897_1_fu_425_p2_carry_n_8,icmp_ln1897_1_fu_425_p2_carry_n_9,icmp_ln1897_1_fu_425_p2_carry_n_10,icmp_ln1897_1_fu_425_p2_carry_n_11,icmp_ln1897_1_fu_425_p2_carry_n_12}),
        .DI({icmp_ln1897_1_fu_425_p2_carry_i_1_n_5,icmp_ln1897_1_fu_425_p2_carry_i_2_n_5,icmp_ln1897_1_fu_425_p2_carry_i_3_n_5,icmp_ln1897_1_fu_425_p2_carry_i_4_n_5,icmp_ln1897_1_fu_425_p2_carry_i_5_n_5,icmp_ln1897_1_fu_425_p2_carry_i_6_n_5,icmp_ln1897_1_fu_425_p2_carry_i_7_n_5,icmp_ln1897_1_fu_425_p2_carry_i_8_n_5}),
        .O(NLW_icmp_ln1897_1_fu_425_p2_carry_O_UNCONNECTED[7:0]),
        .S({icmp_ln1897_1_fu_425_p2_carry_i_9_n_5,icmp_ln1897_1_fu_425_p2_carry_i_10_n_5,icmp_ln1897_1_fu_425_p2_carry_i_11_n_5,icmp_ln1897_1_fu_425_p2_carry_i_12_n_5,icmp_ln1897_1_fu_425_p2_carry_i_13_n_5,icmp_ln1897_1_fu_425_p2_carry_i_14_n_5,icmp_ln1897_1_fu_425_p2_carry_i_15_n_5,icmp_ln1897_1_fu_425_p2_carry_i_16_n_5}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1897_1_fu_425_p2_carry_i_1
       (.I0(\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_0 ),
        .I1(y_read_reg_635_pp0_iter1_reg[15]),
        .I2(ap_phi_reg_pp0_iter2_boxTop_reg_203[14]),
        .I3(y_read_reg_635_pp0_iter1_reg[14]),
        .O(icmp_ln1897_1_fu_425_p2_carry_i_1_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1897_1_fu_425_p2_carry_i_10
       (.I0(y_read_reg_635_pp0_iter1_reg[13]),
        .I1(ap_phi_reg_pp0_iter2_boxTop_reg_203[13]),
        .I2(y_read_reg_635_pp0_iter1_reg[12]),
        .I3(ap_phi_reg_pp0_iter2_boxTop_reg_203[12]),
        .O(icmp_ln1897_1_fu_425_p2_carry_i_10_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1897_1_fu_425_p2_carry_i_11
       (.I0(y_read_reg_635_pp0_iter1_reg[11]),
        .I1(ap_phi_reg_pp0_iter2_boxTop_reg_203[11]),
        .I2(y_read_reg_635_pp0_iter1_reg[10]),
        .I3(ap_phi_reg_pp0_iter2_boxTop_reg_203[10]),
        .O(icmp_ln1897_1_fu_425_p2_carry_i_11_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1897_1_fu_425_p2_carry_i_12
       (.I0(y_read_reg_635_pp0_iter1_reg[9]),
        .I1(ap_phi_reg_pp0_iter2_boxTop_reg_203[9]),
        .I2(y_read_reg_635_pp0_iter1_reg[8]),
        .I3(ap_phi_reg_pp0_iter2_boxTop_reg_203[8]),
        .O(icmp_ln1897_1_fu_425_p2_carry_i_12_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1897_1_fu_425_p2_carry_i_13
       (.I0(y_read_reg_635_pp0_iter1_reg[7]),
        .I1(ap_phi_reg_pp0_iter2_boxTop_reg_203[7]),
        .I2(y_read_reg_635_pp0_iter1_reg[6]),
        .I3(ap_phi_reg_pp0_iter2_boxTop_reg_203[6]),
        .O(icmp_ln1897_1_fu_425_p2_carry_i_13_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1897_1_fu_425_p2_carry_i_14
       (.I0(y_read_reg_635_pp0_iter1_reg[5]),
        .I1(ap_phi_reg_pp0_iter2_boxTop_reg_203[5]),
        .I2(y_read_reg_635_pp0_iter1_reg[4]),
        .I3(ap_phi_reg_pp0_iter2_boxTop_reg_203[4]),
        .O(icmp_ln1897_1_fu_425_p2_carry_i_14_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1897_1_fu_425_p2_carry_i_15
       (.I0(y_read_reg_635_pp0_iter1_reg[3]),
        .I1(ap_phi_reg_pp0_iter2_boxTop_reg_203[3]),
        .I2(y_read_reg_635_pp0_iter1_reg[2]),
        .I3(ap_phi_reg_pp0_iter2_boxTop_reg_203[2]),
        .O(icmp_ln1897_1_fu_425_p2_carry_i_15_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1897_1_fu_425_p2_carry_i_16
       (.I0(y_read_reg_635_pp0_iter1_reg[1]),
        .I1(ap_phi_reg_pp0_iter2_boxTop_reg_203[1]),
        .I2(y_read_reg_635_pp0_iter1_reg[0]),
        .I3(ap_phi_reg_pp0_iter2_boxTop_reg_203[0]),
        .O(icmp_ln1897_1_fu_425_p2_carry_i_16_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1897_1_fu_425_p2_carry_i_2
       (.I0(ap_phi_reg_pp0_iter2_boxTop_reg_203[13]),
        .I1(y_read_reg_635_pp0_iter1_reg[13]),
        .I2(ap_phi_reg_pp0_iter2_boxTop_reg_203[12]),
        .I3(y_read_reg_635_pp0_iter1_reg[12]),
        .O(icmp_ln1897_1_fu_425_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1897_1_fu_425_p2_carry_i_3
       (.I0(ap_phi_reg_pp0_iter2_boxTop_reg_203[11]),
        .I1(y_read_reg_635_pp0_iter1_reg[11]),
        .I2(ap_phi_reg_pp0_iter2_boxTop_reg_203[10]),
        .I3(y_read_reg_635_pp0_iter1_reg[10]),
        .O(icmp_ln1897_1_fu_425_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1897_1_fu_425_p2_carry_i_4
       (.I0(ap_phi_reg_pp0_iter2_boxTop_reg_203[9]),
        .I1(y_read_reg_635_pp0_iter1_reg[9]),
        .I2(ap_phi_reg_pp0_iter2_boxTop_reg_203[8]),
        .I3(y_read_reg_635_pp0_iter1_reg[8]),
        .O(icmp_ln1897_1_fu_425_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1897_1_fu_425_p2_carry_i_5
       (.I0(ap_phi_reg_pp0_iter2_boxTop_reg_203[7]),
        .I1(y_read_reg_635_pp0_iter1_reg[7]),
        .I2(ap_phi_reg_pp0_iter2_boxTop_reg_203[6]),
        .I3(y_read_reg_635_pp0_iter1_reg[6]),
        .O(icmp_ln1897_1_fu_425_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1897_1_fu_425_p2_carry_i_6
       (.I0(ap_phi_reg_pp0_iter2_boxTop_reg_203[5]),
        .I1(y_read_reg_635_pp0_iter1_reg[5]),
        .I2(ap_phi_reg_pp0_iter2_boxTop_reg_203[4]),
        .I3(y_read_reg_635_pp0_iter1_reg[4]),
        .O(icmp_ln1897_1_fu_425_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1897_1_fu_425_p2_carry_i_7
       (.I0(ap_phi_reg_pp0_iter2_boxTop_reg_203[3]),
        .I1(y_read_reg_635_pp0_iter1_reg[3]),
        .I2(ap_phi_reg_pp0_iter2_boxTop_reg_203[2]),
        .I3(y_read_reg_635_pp0_iter1_reg[2]),
        .O(icmp_ln1897_1_fu_425_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1897_1_fu_425_p2_carry_i_8
       (.I0(ap_phi_reg_pp0_iter2_boxTop_reg_203[1]),
        .I1(y_read_reg_635_pp0_iter1_reg[1]),
        .I2(ap_phi_reg_pp0_iter2_boxTop_reg_203[0]),
        .I3(y_read_reg_635_pp0_iter1_reg[0]),
        .O(icmp_ln1897_1_fu_425_p2_carry_i_8_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1897_1_fu_425_p2_carry_i_9
       (.I0(y_read_reg_635_pp0_iter1_reg[15]),
        .I1(\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15]_0 ),
        .I2(y_read_reg_635_pp0_iter1_reg[14]),
        .I3(ap_phi_reg_pp0_iter2_boxTop_reg_203[14]),
        .O(icmp_ln1897_1_fu_425_p2_carry_i_9_n_5));
  (* COMPARATOR_THRESHOLD = "14" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 icmp_ln1897_2_fu_436_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln1897_2_fu_436_p2,icmp_ln1897_2_fu_436_p2_carry_n_6,icmp_ln1897_2_fu_436_p2_carry_n_7,icmp_ln1897_2_fu_436_p2_carry_n_8,icmp_ln1897_2_fu_436_p2_carry_n_9,icmp_ln1897_2_fu_436_p2_carry_n_10,icmp_ln1897_2_fu_436_p2_carry_n_11,icmp_ln1897_2_fu_436_p2_carry_n_12}),
        .DI({icmp_ln1897_2_fu_436_p2_carry_i_1_n_5,icmp_ln1897_2_fu_436_p2_carry_i_2_n_5,icmp_ln1897_2_fu_436_p2_carry_i_3_n_5,icmp_ln1897_2_fu_436_p2_carry_i_4_n_5,icmp_ln1897_2_fu_436_p2_carry_i_5_n_5,icmp_ln1897_2_fu_436_p2_carry_i_6_n_5,icmp_ln1897_2_fu_436_p2_carry_i_7_n_5,icmp_ln1897_2_fu_436_p2_carry_i_8_n_5}),
        .O(NLW_icmp_ln1897_2_fu_436_p2_carry_O_UNCONNECTED[7:0]),
        .S({icmp_ln1897_2_fu_436_p2_carry_i_9_n_5,icmp_ln1897_2_fu_436_p2_carry_i_10_n_5,icmp_ln1897_2_fu_436_p2_carry_i_11_n_5,icmp_ln1897_2_fu_436_p2_carry_i_12_n_5,icmp_ln1897_2_fu_436_p2_carry_i_13_n_5,icmp_ln1897_2_fu_436_p2_carry_i_14_n_5,icmp_ln1897_2_fu_436_p2_carry_i_15_n_5,icmp_ln1897_2_fu_436_p2_carry_i_16_n_5}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1897_2_fu_436_p2_carry_i_1
       (.I0(\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_0 ),
        .I1(x_read_reg_627_pp0_iter1_reg[15]),
        .I2(ap_phi_reg_pp0_iter2_boxLeft_reg_194[14]),
        .I3(x_read_reg_627_pp0_iter1_reg[14]),
        .O(icmp_ln1897_2_fu_436_p2_carry_i_1_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1897_2_fu_436_p2_carry_i_10
       (.I0(ap_phi_reg_pp0_iter2_boxLeft_reg_194[13]),
        .I1(x_read_reg_627_pp0_iter1_reg[13]),
        .I2(ap_phi_reg_pp0_iter2_boxLeft_reg_194[12]),
        .I3(x_read_reg_627_pp0_iter1_reg[12]),
        .O(icmp_ln1897_2_fu_436_p2_carry_i_10_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1897_2_fu_436_p2_carry_i_11
       (.I0(ap_phi_reg_pp0_iter2_boxLeft_reg_194[11]),
        .I1(x_read_reg_627_pp0_iter1_reg[11]),
        .I2(ap_phi_reg_pp0_iter2_boxLeft_reg_194[10]),
        .I3(x_read_reg_627_pp0_iter1_reg[10]),
        .O(icmp_ln1897_2_fu_436_p2_carry_i_11_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1897_2_fu_436_p2_carry_i_12
       (.I0(ap_phi_reg_pp0_iter2_boxLeft_reg_194[9]),
        .I1(x_read_reg_627_pp0_iter1_reg[9]),
        .I2(ap_phi_reg_pp0_iter2_boxLeft_reg_194[8]),
        .I3(x_read_reg_627_pp0_iter1_reg[8]),
        .O(icmp_ln1897_2_fu_436_p2_carry_i_12_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1897_2_fu_436_p2_carry_i_13
       (.I0(ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]),
        .I1(x_read_reg_627_pp0_iter1_reg[7]),
        .I2(ap_phi_reg_pp0_iter2_boxLeft_reg_194[6]),
        .I3(x_read_reg_627_pp0_iter1_reg[6]),
        .O(icmp_ln1897_2_fu_436_p2_carry_i_13_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1897_2_fu_436_p2_carry_i_14
       (.I0(ap_phi_reg_pp0_iter2_boxLeft_reg_194[5]),
        .I1(x_read_reg_627_pp0_iter1_reg[5]),
        .I2(ap_phi_reg_pp0_iter2_boxLeft_reg_194[4]),
        .I3(x_read_reg_627_pp0_iter1_reg[4]),
        .O(icmp_ln1897_2_fu_436_p2_carry_i_14_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1897_2_fu_436_p2_carry_i_15
       (.I0(ap_phi_reg_pp0_iter2_boxLeft_reg_194[3]),
        .I1(x_read_reg_627_pp0_iter1_reg[3]),
        .I2(ap_phi_reg_pp0_iter2_boxLeft_reg_194[2]),
        .I3(x_read_reg_627_pp0_iter1_reg[2]),
        .O(icmp_ln1897_2_fu_436_p2_carry_i_15_n_5));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln1897_2_fu_436_p2_carry_i_16
       (.I0(ap_phi_reg_pp0_iter2_boxLeft_reg_194[0]),
        .I1(ap_phi_reg_pp0_iter2_boxLeft_reg_194[1]),
        .I2(x_read_reg_627_pp0_iter1_reg[1]),
        .O(icmp_ln1897_2_fu_436_p2_carry_i_16_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1897_2_fu_436_p2_carry_i_2
       (.I0(x_read_reg_627_pp0_iter1_reg[13]),
        .I1(ap_phi_reg_pp0_iter2_boxLeft_reg_194[13]),
        .I2(ap_phi_reg_pp0_iter2_boxLeft_reg_194[12]),
        .I3(x_read_reg_627_pp0_iter1_reg[12]),
        .O(icmp_ln1897_2_fu_436_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1897_2_fu_436_p2_carry_i_3
       (.I0(x_read_reg_627_pp0_iter1_reg[11]),
        .I1(ap_phi_reg_pp0_iter2_boxLeft_reg_194[11]),
        .I2(ap_phi_reg_pp0_iter2_boxLeft_reg_194[10]),
        .I3(x_read_reg_627_pp0_iter1_reg[10]),
        .O(icmp_ln1897_2_fu_436_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1897_2_fu_436_p2_carry_i_4
       (.I0(x_read_reg_627_pp0_iter1_reg[9]),
        .I1(ap_phi_reg_pp0_iter2_boxLeft_reg_194[9]),
        .I2(ap_phi_reg_pp0_iter2_boxLeft_reg_194[8]),
        .I3(x_read_reg_627_pp0_iter1_reg[8]),
        .O(icmp_ln1897_2_fu_436_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1897_2_fu_436_p2_carry_i_5
       (.I0(x_read_reg_627_pp0_iter1_reg[7]),
        .I1(ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]),
        .I2(ap_phi_reg_pp0_iter2_boxLeft_reg_194[6]),
        .I3(x_read_reg_627_pp0_iter1_reg[6]),
        .O(icmp_ln1897_2_fu_436_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1897_2_fu_436_p2_carry_i_6
       (.I0(x_read_reg_627_pp0_iter1_reg[5]),
        .I1(ap_phi_reg_pp0_iter2_boxLeft_reg_194[5]),
        .I2(ap_phi_reg_pp0_iter2_boxLeft_reg_194[4]),
        .I3(x_read_reg_627_pp0_iter1_reg[4]),
        .O(icmp_ln1897_2_fu_436_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln1897_2_fu_436_p2_carry_i_7
       (.I0(x_read_reg_627_pp0_iter1_reg[3]),
        .I1(ap_phi_reg_pp0_iter2_boxLeft_reg_194[3]),
        .I2(ap_phi_reg_pp0_iter2_boxLeft_reg_194[2]),
        .I3(x_read_reg_627_pp0_iter1_reg[2]),
        .O(icmp_ln1897_2_fu_436_p2_carry_i_7_n_5));
  LUT3 #(
    .INIT(8'hD4)) 
    icmp_ln1897_2_fu_436_p2_carry_i_8
       (.I0(x_read_reg_627_pp0_iter1_reg[1]),
        .I1(ap_phi_reg_pp0_iter2_boxLeft_reg_194[1]),
        .I2(ap_phi_reg_pp0_iter2_boxLeft_reg_194[0]),
        .O(icmp_ln1897_2_fu_436_p2_carry_i_8_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1897_2_fu_436_p2_carry_i_9
       (.I0(x_read_reg_627_pp0_iter1_reg[15]),
        .I1(\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_0 ),
        .I2(ap_phi_reg_pp0_iter2_boxLeft_reg_194[14]),
        .I3(x_read_reg_627_pp0_iter1_reg[14]),
        .O(icmp_ln1897_2_fu_436_p2_carry_i_9_n_5));
  FDRE \icmp_ln1897_2_reg_741_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1897_2_fu_436_p2),
        .Q(icmp_ln1897_2_reg_741),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "14" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 icmp_ln1897_3_fu_441_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln1897_3_fu_441_p2,icmp_ln1897_3_fu_441_p2_carry_n_6,icmp_ln1897_3_fu_441_p2_carry_n_7,icmp_ln1897_3_fu_441_p2_carry_n_8,icmp_ln1897_3_fu_441_p2_carry_n_9,icmp_ln1897_3_fu_441_p2_carry_n_10,icmp_ln1897_3_fu_441_p2_carry_n_11,icmp_ln1897_3_fu_441_p2_carry_n_12}),
        .DI({icmp_ln1897_3_fu_441_p2_carry_i_1_n_5,icmp_ln1897_3_fu_441_p2_carry_i_2_n_5,icmp_ln1897_3_fu_441_p2_carry_i_3_n_5,icmp_ln1897_3_fu_441_p2_carry_i_4_n_5,icmp_ln1897_3_fu_441_p2_carry_i_5_n_5,icmp_ln1897_3_fu_441_p2_carry_i_6_n_5,icmp_ln1897_3_fu_441_p2_carry_i_7_n_5,icmp_ln1897_3_fu_441_p2_carry_i_8_n_5}),
        .O(NLW_icmp_ln1897_3_fu_441_p2_carry_O_UNCONNECTED[7:0]),
        .S({icmp_ln1897_3_fu_441_p2_carry_i_9_n_5,icmp_ln1897_3_fu_441_p2_carry_i_10_n_5,icmp_ln1897_3_fu_441_p2_carry_i_11_n_5,icmp_ln1897_3_fu_441_p2_carry_i_12_n_5,icmp_ln1897_3_fu_441_p2_carry_i_13_n_5,icmp_ln1897_3_fu_441_p2_carry_i_14_n_5,icmp_ln1897_3_fu_441_p2_carry_i_15_n_5,icmp_ln1897_3_fu_441_p2_carry_i_16_n_5}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1897_3_fu_441_p2_carry_i_1
       (.I0(boxRight_cast_fu_410_p1[15]),
        .I1(x_read_reg_627_pp0_iter1_reg[15]),
        .I2(boxRight_cast_fu_410_p1[14]),
        .I3(x_read_reg_627_pp0_iter1_reg[14]),
        .O(icmp_ln1897_3_fu_441_p2_carry_i_1_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1897_3_fu_441_p2_carry_i_10
       (.I0(x_read_reg_627_pp0_iter1_reg[13]),
        .I1(boxRight_cast_fu_410_p1[13]),
        .I2(x_read_reg_627_pp0_iter1_reg[12]),
        .I3(boxRight_cast_fu_410_p1[12]),
        .O(icmp_ln1897_3_fu_441_p2_carry_i_10_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1897_3_fu_441_p2_carry_i_11
       (.I0(x_read_reg_627_pp0_iter1_reg[11]),
        .I1(boxRight_cast_fu_410_p1[11]),
        .I2(x_read_reg_627_pp0_iter1_reg[10]),
        .I3(boxRight_cast_fu_410_p1[10]),
        .O(icmp_ln1897_3_fu_441_p2_carry_i_11_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1897_3_fu_441_p2_carry_i_12
       (.I0(x_read_reg_627_pp0_iter1_reg[9]),
        .I1(boxRight_cast_fu_410_p1[9]),
        .I2(x_read_reg_627_pp0_iter1_reg[8]),
        .I3(boxRight_cast_fu_410_p1[8]),
        .O(icmp_ln1897_3_fu_441_p2_carry_i_12_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1897_3_fu_441_p2_carry_i_13
       (.I0(x_read_reg_627_pp0_iter1_reg[7]),
        .I1(boxRight_cast_fu_410_p1[7]),
        .I2(x_read_reg_627_pp0_iter1_reg[6]),
        .I3(boxRight_cast_fu_410_p1[6]),
        .O(icmp_ln1897_3_fu_441_p2_carry_i_13_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1897_3_fu_441_p2_carry_i_14
       (.I0(x_read_reg_627_pp0_iter1_reg[5]),
        .I1(boxRight_cast_fu_410_p1[5]),
        .I2(x_read_reg_627_pp0_iter1_reg[4]),
        .I3(boxRight_cast_fu_410_p1[4]),
        .O(icmp_ln1897_3_fu_441_p2_carry_i_14_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1897_3_fu_441_p2_carry_i_15
       (.I0(x_read_reg_627_pp0_iter1_reg[3]),
        .I1(boxRight_cast_fu_410_p1[3]),
        .I2(x_read_reg_627_pp0_iter1_reg[2]),
        .I3(boxRight_cast_fu_410_p1[2]),
        .O(icmp_ln1897_3_fu_441_p2_carry_i_15_n_5));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln1897_3_fu_441_p2_carry_i_16
       (.I0(boxRight_cast_fu_410_p1[0]),
        .I1(x_read_reg_627_pp0_iter1_reg[1]),
        .I2(boxRight_cast_fu_410_p1[1]),
        .O(icmp_ln1897_3_fu_441_p2_carry_i_16_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1897_3_fu_441_p2_carry_i_2
       (.I0(boxRight_cast_fu_410_p1[13]),
        .I1(x_read_reg_627_pp0_iter1_reg[13]),
        .I2(boxRight_cast_fu_410_p1[12]),
        .I3(x_read_reg_627_pp0_iter1_reg[12]),
        .O(icmp_ln1897_3_fu_441_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1897_3_fu_441_p2_carry_i_3
       (.I0(boxRight_cast_fu_410_p1[11]),
        .I1(x_read_reg_627_pp0_iter1_reg[11]),
        .I2(boxRight_cast_fu_410_p1[10]),
        .I3(x_read_reg_627_pp0_iter1_reg[10]),
        .O(icmp_ln1897_3_fu_441_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1897_3_fu_441_p2_carry_i_4
       (.I0(boxRight_cast_fu_410_p1[9]),
        .I1(x_read_reg_627_pp0_iter1_reg[9]),
        .I2(boxRight_cast_fu_410_p1[8]),
        .I3(x_read_reg_627_pp0_iter1_reg[8]),
        .O(icmp_ln1897_3_fu_441_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1897_3_fu_441_p2_carry_i_5
       (.I0(boxRight_cast_fu_410_p1[7]),
        .I1(x_read_reg_627_pp0_iter1_reg[7]),
        .I2(boxRight_cast_fu_410_p1[6]),
        .I3(x_read_reg_627_pp0_iter1_reg[6]),
        .O(icmp_ln1897_3_fu_441_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1897_3_fu_441_p2_carry_i_6
       (.I0(boxRight_cast_fu_410_p1[5]),
        .I1(x_read_reg_627_pp0_iter1_reg[5]),
        .I2(boxRight_cast_fu_410_p1[4]),
        .I3(x_read_reg_627_pp0_iter1_reg[4]),
        .O(icmp_ln1897_3_fu_441_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1897_3_fu_441_p2_carry_i_7
       (.I0(boxRight_cast_fu_410_p1[3]),
        .I1(x_read_reg_627_pp0_iter1_reg[3]),
        .I2(boxRight_cast_fu_410_p1[2]),
        .I3(x_read_reg_627_pp0_iter1_reg[2]),
        .O(icmp_ln1897_3_fu_441_p2_carry_i_7_n_5));
  LUT3 #(
    .INIT(8'hB2)) 
    icmp_ln1897_3_fu_441_p2_carry_i_8
       (.I0(boxRight_cast_fu_410_p1[1]),
        .I1(x_read_reg_627_pp0_iter1_reg[1]),
        .I2(boxRight_cast_fu_410_p1[0]),
        .O(icmp_ln1897_3_fu_441_p2_carry_i_8_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1897_3_fu_441_p2_carry_i_9
       (.I0(x_read_reg_627_pp0_iter1_reg[15]),
        .I1(boxRight_cast_fu_410_p1[15]),
        .I2(x_read_reg_627_pp0_iter1_reg[14]),
        .I3(boxRight_cast_fu_410_p1[14]),
        .O(icmp_ln1897_3_fu_441_p2_carry_i_9_n_5));
  FDRE \icmp_ln1897_3_reg_746_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1897_3_fu_441_p2),
        .Q(icmp_ln1897_3_reg_746),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1897_4_reg_751[0]_i_10 
       (.I0(x_read_reg_627_pp0_iter1_reg[15]),
        .I1(\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_0 ),
        .I2(ap_phi_reg_pp0_iter2_boxLeft_reg_194[14]),
        .I3(x_read_reg_627_pp0_iter1_reg[14]),
        .O(\icmp_ln1897_4_reg_751[0]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1897_4_reg_751[0]_i_11 
       (.I0(ap_phi_reg_pp0_iter2_boxLeft_reg_194[13]),
        .I1(x_read_reg_627_pp0_iter1_reg[13]),
        .I2(ap_phi_reg_pp0_iter2_boxLeft_reg_194[12]),
        .I3(x_read_reg_627_pp0_iter1_reg[12]),
        .O(\icmp_ln1897_4_reg_751[0]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1897_4_reg_751[0]_i_12 
       (.I0(ap_phi_reg_pp0_iter2_boxLeft_reg_194[11]),
        .I1(x_read_reg_627_pp0_iter1_reg[11]),
        .I2(ap_phi_reg_pp0_iter2_boxLeft_reg_194[10]),
        .I3(x_read_reg_627_pp0_iter1_reg[10]),
        .O(\icmp_ln1897_4_reg_751[0]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1897_4_reg_751[0]_i_13 
       (.I0(ap_phi_reg_pp0_iter2_boxLeft_reg_194[9]),
        .I1(x_read_reg_627_pp0_iter1_reg[9]),
        .I2(ap_phi_reg_pp0_iter2_boxLeft_reg_194[8]),
        .I3(x_read_reg_627_pp0_iter1_reg[8]),
        .O(\icmp_ln1897_4_reg_751[0]_i_13_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1897_4_reg_751[0]_i_14 
       (.I0(ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]),
        .I1(x_read_reg_627_pp0_iter1_reg[7]),
        .I2(ap_phi_reg_pp0_iter2_boxLeft_reg_194[6]),
        .I3(x_read_reg_627_pp0_iter1_reg[6]),
        .O(\icmp_ln1897_4_reg_751[0]_i_14_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1897_4_reg_751[0]_i_15 
       (.I0(ap_phi_reg_pp0_iter2_boxLeft_reg_194[5]),
        .I1(x_read_reg_627_pp0_iter1_reg[5]),
        .I2(ap_phi_reg_pp0_iter2_boxLeft_reg_194[4]),
        .I3(x_read_reg_627_pp0_iter1_reg[4]),
        .O(\icmp_ln1897_4_reg_751[0]_i_15_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1897_4_reg_751[0]_i_16 
       (.I0(ap_phi_reg_pp0_iter2_boxLeft_reg_194[3]),
        .I1(x_read_reg_627_pp0_iter1_reg[3]),
        .I2(ap_phi_reg_pp0_iter2_boxLeft_reg_194[2]),
        .I3(x_read_reg_627_pp0_iter1_reg[2]),
        .O(\icmp_ln1897_4_reg_751[0]_i_16_n_5 ));
  LUT3 #(
    .INIT(8'h82)) 
    \icmp_ln1897_4_reg_751[0]_i_17 
       (.I0(ap_phi_reg_pp0_iter2_boxLeft_reg_194[0]),
        .I1(ap_phi_reg_pp0_iter2_boxLeft_reg_194[1]),
        .I2(x_read_reg_627_pp0_iter1_reg[1]),
        .O(\icmp_ln1897_4_reg_751[0]_i_17_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1897_4_reg_751[0]_i_2 
       (.I0(\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15]_0 ),
        .I1(x_read_reg_627_pp0_iter1_reg[15]),
        .I2(ap_phi_reg_pp0_iter2_boxLeft_reg_194[14]),
        .I3(x_read_reg_627_pp0_iter1_reg[14]),
        .O(\icmp_ln1897_4_reg_751[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \icmp_ln1897_4_reg_751[0]_i_3 
       (.I0(x_read_reg_627_pp0_iter1_reg[13]),
        .I1(ap_phi_reg_pp0_iter2_boxLeft_reg_194[13]),
        .I2(ap_phi_reg_pp0_iter2_boxLeft_reg_194[12]),
        .I3(x_read_reg_627_pp0_iter1_reg[12]),
        .O(\icmp_ln1897_4_reg_751[0]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \icmp_ln1897_4_reg_751[0]_i_4 
       (.I0(x_read_reg_627_pp0_iter1_reg[11]),
        .I1(ap_phi_reg_pp0_iter2_boxLeft_reg_194[11]),
        .I2(ap_phi_reg_pp0_iter2_boxLeft_reg_194[10]),
        .I3(x_read_reg_627_pp0_iter1_reg[10]),
        .O(\icmp_ln1897_4_reg_751[0]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \icmp_ln1897_4_reg_751[0]_i_5 
       (.I0(x_read_reg_627_pp0_iter1_reg[9]),
        .I1(ap_phi_reg_pp0_iter2_boxLeft_reg_194[9]),
        .I2(ap_phi_reg_pp0_iter2_boxLeft_reg_194[8]),
        .I3(x_read_reg_627_pp0_iter1_reg[8]),
        .O(\icmp_ln1897_4_reg_751[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \icmp_ln1897_4_reg_751[0]_i_6 
       (.I0(x_read_reg_627_pp0_iter1_reg[7]),
        .I1(ap_phi_reg_pp0_iter2_boxLeft_reg_194[7]),
        .I2(ap_phi_reg_pp0_iter2_boxLeft_reg_194[6]),
        .I3(x_read_reg_627_pp0_iter1_reg[6]),
        .O(\icmp_ln1897_4_reg_751[0]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \icmp_ln1897_4_reg_751[0]_i_7 
       (.I0(x_read_reg_627_pp0_iter1_reg[5]),
        .I1(ap_phi_reg_pp0_iter2_boxLeft_reg_194[5]),
        .I2(ap_phi_reg_pp0_iter2_boxLeft_reg_194[4]),
        .I3(x_read_reg_627_pp0_iter1_reg[4]),
        .O(\icmp_ln1897_4_reg_751[0]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \icmp_ln1897_4_reg_751[0]_i_8 
       (.I0(x_read_reg_627_pp0_iter1_reg[3]),
        .I1(ap_phi_reg_pp0_iter2_boxLeft_reg_194[3]),
        .I2(ap_phi_reg_pp0_iter2_boxLeft_reg_194[2]),
        .I3(x_read_reg_627_pp0_iter1_reg[2]),
        .O(\icmp_ln1897_4_reg_751[0]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1897_4_reg_751[0]_i_9 
       (.I0(ap_phi_reg_pp0_iter2_boxLeft_reg_194[1]),
        .I1(x_read_reg_627_pp0_iter1_reg[1]),
        .O(\icmp_ln1897_4_reg_751[0]_i_9_n_5 ));
  FDRE \icmp_ln1897_4_reg_751_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1897_4_fu_452_p2),
        .Q(icmp_ln1897_4_reg_751),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \icmp_ln1897_4_reg_751_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln1897_4_fu_452_p2,\icmp_ln1897_4_reg_751_reg[0]_i_1_n_6 ,\icmp_ln1897_4_reg_751_reg[0]_i_1_n_7 ,\icmp_ln1897_4_reg_751_reg[0]_i_1_n_8 ,\icmp_ln1897_4_reg_751_reg[0]_i_1_n_9 ,\icmp_ln1897_4_reg_751_reg[0]_i_1_n_10 ,\icmp_ln1897_4_reg_751_reg[0]_i_1_n_11 ,\icmp_ln1897_4_reg_751_reg[0]_i_1_n_12 }),
        .DI({\icmp_ln1897_4_reg_751[0]_i_2_n_5 ,\icmp_ln1897_4_reg_751[0]_i_3_n_5 ,\icmp_ln1897_4_reg_751[0]_i_4_n_5 ,\icmp_ln1897_4_reg_751[0]_i_5_n_5 ,\icmp_ln1897_4_reg_751[0]_i_6_n_5 ,\icmp_ln1897_4_reg_751[0]_i_7_n_5 ,\icmp_ln1897_4_reg_751[0]_i_8_n_5 ,\icmp_ln1897_4_reg_751[0]_i_9_n_5 }),
        .O(\NLW_icmp_ln1897_4_reg_751_reg[0]_i_1_O_UNCONNECTED [7:0]),
        .S({\icmp_ln1897_4_reg_751[0]_i_10_n_5 ,\icmp_ln1897_4_reg_751[0]_i_11_n_5 ,\icmp_ln1897_4_reg_751[0]_i_12_n_5 ,\icmp_ln1897_4_reg_751[0]_i_13_n_5 ,\icmp_ln1897_4_reg_751[0]_i_14_n_5 ,\icmp_ln1897_4_reg_751[0]_i_15_n_5 ,\icmp_ln1897_4_reg_751[0]_i_16_n_5 ,\icmp_ln1897_4_reg_751[0]_i_17_n_5 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1897_5_reg_756[0]_i_10 
       (.I0(x_read_reg_627_pp0_iter1_reg[15]),
        .I1(boxRight_cast_fu_410_p1[15]),
        .I2(x_read_reg_627_pp0_iter1_reg[14]),
        .I3(boxRight_cast_fu_410_p1[14]),
        .O(\icmp_ln1897_5_reg_756[0]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1897_5_reg_756[0]_i_11 
       (.I0(x_read_reg_627_pp0_iter1_reg[13]),
        .I1(boxRight_cast_fu_410_p1[13]),
        .I2(x_read_reg_627_pp0_iter1_reg[12]),
        .I3(boxRight_cast_fu_410_p1[12]),
        .O(\icmp_ln1897_5_reg_756[0]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1897_5_reg_756[0]_i_12 
       (.I0(x_read_reg_627_pp0_iter1_reg[11]),
        .I1(boxRight_cast_fu_410_p1[11]),
        .I2(x_read_reg_627_pp0_iter1_reg[10]),
        .I3(boxRight_cast_fu_410_p1[10]),
        .O(\icmp_ln1897_5_reg_756[0]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1897_5_reg_756[0]_i_13 
       (.I0(x_read_reg_627_pp0_iter1_reg[9]),
        .I1(boxRight_cast_fu_410_p1[9]),
        .I2(x_read_reg_627_pp0_iter1_reg[8]),
        .I3(boxRight_cast_fu_410_p1[8]),
        .O(\icmp_ln1897_5_reg_756[0]_i_13_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1897_5_reg_756[0]_i_14 
       (.I0(x_read_reg_627_pp0_iter1_reg[7]),
        .I1(boxRight_cast_fu_410_p1[7]),
        .I2(x_read_reg_627_pp0_iter1_reg[6]),
        .I3(boxRight_cast_fu_410_p1[6]),
        .O(\icmp_ln1897_5_reg_756[0]_i_14_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1897_5_reg_756[0]_i_15 
       (.I0(x_read_reg_627_pp0_iter1_reg[5]),
        .I1(boxRight_cast_fu_410_p1[5]),
        .I2(x_read_reg_627_pp0_iter1_reg[4]),
        .I3(boxRight_cast_fu_410_p1[4]),
        .O(\icmp_ln1897_5_reg_756[0]_i_15_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1897_5_reg_756[0]_i_16 
       (.I0(x_read_reg_627_pp0_iter1_reg[3]),
        .I1(boxRight_cast_fu_410_p1[3]),
        .I2(x_read_reg_627_pp0_iter1_reg[2]),
        .I3(boxRight_cast_fu_410_p1[2]),
        .O(\icmp_ln1897_5_reg_756[0]_i_16_n_5 ));
  LUT3 #(
    .INIT(8'h82)) 
    \icmp_ln1897_5_reg_756[0]_i_17 
       (.I0(boxRight_cast_fu_410_p1[0]),
        .I1(x_read_reg_627_pp0_iter1_reg[1]),
        .I2(boxRight_cast_fu_410_p1[1]),
        .O(\icmp_ln1897_5_reg_756[0]_i_17_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1897_5_reg_756[0]_i_2 
       (.I0(boxRight_cast_fu_410_p1[15]),
        .I1(x_read_reg_627_pp0_iter1_reg[15]),
        .I2(boxRight_cast_fu_410_p1[14]),
        .I3(x_read_reg_627_pp0_iter1_reg[14]),
        .O(\icmp_ln1897_5_reg_756[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1897_5_reg_756[0]_i_3 
       (.I0(boxRight_cast_fu_410_p1[13]),
        .I1(x_read_reg_627_pp0_iter1_reg[13]),
        .I2(boxRight_cast_fu_410_p1[12]),
        .I3(x_read_reg_627_pp0_iter1_reg[12]),
        .O(\icmp_ln1897_5_reg_756[0]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1897_5_reg_756[0]_i_4 
       (.I0(boxRight_cast_fu_410_p1[11]),
        .I1(x_read_reg_627_pp0_iter1_reg[11]),
        .I2(boxRight_cast_fu_410_p1[10]),
        .I3(x_read_reg_627_pp0_iter1_reg[10]),
        .O(\icmp_ln1897_5_reg_756[0]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1897_5_reg_756[0]_i_5 
       (.I0(boxRight_cast_fu_410_p1[9]),
        .I1(x_read_reg_627_pp0_iter1_reg[9]),
        .I2(boxRight_cast_fu_410_p1[8]),
        .I3(x_read_reg_627_pp0_iter1_reg[8]),
        .O(\icmp_ln1897_5_reg_756[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1897_5_reg_756[0]_i_6 
       (.I0(boxRight_cast_fu_410_p1[7]),
        .I1(x_read_reg_627_pp0_iter1_reg[7]),
        .I2(boxRight_cast_fu_410_p1[6]),
        .I3(x_read_reg_627_pp0_iter1_reg[6]),
        .O(\icmp_ln1897_5_reg_756[0]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1897_5_reg_756[0]_i_7 
       (.I0(boxRight_cast_fu_410_p1[5]),
        .I1(x_read_reg_627_pp0_iter1_reg[5]),
        .I2(boxRight_cast_fu_410_p1[4]),
        .I3(x_read_reg_627_pp0_iter1_reg[4]),
        .O(\icmp_ln1897_5_reg_756[0]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1897_5_reg_756[0]_i_8 
       (.I0(boxRight_cast_fu_410_p1[3]),
        .I1(x_read_reg_627_pp0_iter1_reg[3]),
        .I2(boxRight_cast_fu_410_p1[2]),
        .I3(x_read_reg_627_pp0_iter1_reg[2]),
        .O(\icmp_ln1897_5_reg_756[0]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1897_5_reg_756[0]_i_9 
       (.I0(boxRight_cast_fu_410_p1[1]),
        .I1(x_read_reg_627_pp0_iter1_reg[1]),
        .O(\icmp_ln1897_5_reg_756[0]_i_9_n_5 ));
  FDRE \icmp_ln1897_5_reg_756_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1897_5_fu_458_p2),
        .Q(icmp_ln1897_5_reg_756),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \icmp_ln1897_5_reg_756_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln1897_5_fu_458_p2,\icmp_ln1897_5_reg_756_reg[0]_i_1_n_6 ,\icmp_ln1897_5_reg_756_reg[0]_i_1_n_7 ,\icmp_ln1897_5_reg_756_reg[0]_i_1_n_8 ,\icmp_ln1897_5_reg_756_reg[0]_i_1_n_9 ,\icmp_ln1897_5_reg_756_reg[0]_i_1_n_10 ,\icmp_ln1897_5_reg_756_reg[0]_i_1_n_11 ,\icmp_ln1897_5_reg_756_reg[0]_i_1_n_12 }),
        .DI({\icmp_ln1897_5_reg_756[0]_i_2_n_5 ,\icmp_ln1897_5_reg_756[0]_i_3_n_5 ,\icmp_ln1897_5_reg_756[0]_i_4_n_5 ,\icmp_ln1897_5_reg_756[0]_i_5_n_5 ,\icmp_ln1897_5_reg_756[0]_i_6_n_5 ,\icmp_ln1897_5_reg_756[0]_i_7_n_5 ,\icmp_ln1897_5_reg_756[0]_i_8_n_5 ,\icmp_ln1897_5_reg_756[0]_i_9_n_5 }),
        .O(\NLW_icmp_ln1897_5_reg_756_reg[0]_i_1_O_UNCONNECTED [7:0]),
        .S({\icmp_ln1897_5_reg_756[0]_i_10_n_5 ,\icmp_ln1897_5_reg_756[0]_i_11_n_5 ,\icmp_ln1897_5_reg_756[0]_i_12_n_5 ,\icmp_ln1897_5_reg_756[0]_i_13_n_5 ,\icmp_ln1897_5_reg_756[0]_i_14_n_5 ,\icmp_ln1897_5_reg_756[0]_i_15_n_5 ,\icmp_ln1897_5_reg_756[0]_i_16_n_5 ,\icmp_ln1897_5_reg_756[0]_i_17_n_5 }));
  LUT2 #(
    .INIT(4'hE)) 
    \or_ln1897_reg_735[0]_i_1 
       (.I0(icmp_ln1897_1_fu_425_p2),
        .I1(\_inferred__7/i__carry__0_n_5 ),
        .O(or_ln1897_fu_430_p2));
  FDRE \or_ln1897_reg_735_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(or_ln1897_fu_430_p2),
        .Q(or_ln1897_reg_735),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn10_read_reg_642_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn10_read_reg_642_pp0_iter1_reg_reg[0]_srl2 " *) 
  SRL16E \pixIn10_read_reg_642_pp0_iter1_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[40]),
        .Q(\pixIn10_read_reg_642_pp0_iter1_reg_reg[0]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn10_read_reg_642_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn10_read_reg_642_pp0_iter1_reg_reg[1]_srl2 " *) 
  SRL16E \pixIn10_read_reg_642_pp0_iter1_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[41]),
        .Q(\pixIn10_read_reg_642_pp0_iter1_reg_reg[1]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn10_read_reg_642_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn10_read_reg_642_pp0_iter1_reg_reg[2]_srl2 " *) 
  SRL16E \pixIn10_read_reg_642_pp0_iter1_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[42]),
        .Q(\pixIn10_read_reg_642_pp0_iter1_reg_reg[2]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn10_read_reg_642_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn10_read_reg_642_pp0_iter1_reg_reg[3]_srl2 " *) 
  SRL16E \pixIn10_read_reg_642_pp0_iter1_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[43]),
        .Q(\pixIn10_read_reg_642_pp0_iter1_reg_reg[3]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn10_read_reg_642_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn10_read_reg_642_pp0_iter1_reg_reg[4]_srl2 " *) 
  SRL16E \pixIn10_read_reg_642_pp0_iter1_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[44]),
        .Q(\pixIn10_read_reg_642_pp0_iter1_reg_reg[4]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn10_read_reg_642_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn10_read_reg_642_pp0_iter1_reg_reg[5]_srl2 " *) 
  SRL16E \pixIn10_read_reg_642_pp0_iter1_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[45]),
        .Q(\pixIn10_read_reg_642_pp0_iter1_reg_reg[5]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn10_read_reg_642_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn10_read_reg_642_pp0_iter1_reg_reg[6]_srl2 " *) 
  SRL16E \pixIn10_read_reg_642_pp0_iter1_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[46]),
        .Q(\pixIn10_read_reg_642_pp0_iter1_reg_reg[6]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn10_read_reg_642_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn10_read_reg_642_pp0_iter1_reg_reg[7]_srl2 " *) 
  SRL16E \pixIn10_read_reg_642_pp0_iter1_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[47]),
        .Q(\pixIn10_read_reg_642_pp0_iter1_reg_reg[7]_srl2_n_5 ));
  FDRE \pixIn10_read_reg_642_pp0_iter2_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn10_read_reg_642_pp0_iter1_reg_reg[0]_srl2_n_5 ),
        .Q(pixIn10_read_reg_642_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \pixIn10_read_reg_642_pp0_iter2_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn10_read_reg_642_pp0_iter1_reg_reg[1]_srl2_n_5 ),
        .Q(pixIn10_read_reg_642_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \pixIn10_read_reg_642_pp0_iter2_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn10_read_reg_642_pp0_iter1_reg_reg[2]_srl2_n_5 ),
        .Q(pixIn10_read_reg_642_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \pixIn10_read_reg_642_pp0_iter2_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn10_read_reg_642_pp0_iter1_reg_reg[3]_srl2_n_5 ),
        .Q(pixIn10_read_reg_642_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \pixIn10_read_reg_642_pp0_iter2_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn10_read_reg_642_pp0_iter1_reg_reg[4]_srl2_n_5 ),
        .Q(pixIn10_read_reg_642_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \pixIn10_read_reg_642_pp0_iter2_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn10_read_reg_642_pp0_iter1_reg_reg[5]_srl2_n_5 ),
        .Q(pixIn10_read_reg_642_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \pixIn10_read_reg_642_pp0_iter2_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn10_read_reg_642_pp0_iter1_reg_reg[6]_srl2_n_5 ),
        .Q(pixIn10_read_reg_642_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \pixIn10_read_reg_642_pp0_iter2_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn10_read_reg_642_pp0_iter1_reg_reg[7]_srl2_n_5 ),
        .Q(pixIn10_read_reg_642_pp0_iter2_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn6_read_reg_662_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn6_read_reg_662_pp0_iter1_reg_reg[0]_srl2 " *) 
  SRL16E \pixIn6_read_reg_662_pp0_iter1_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[8]),
        .Q(\pixIn6_read_reg_662_pp0_iter1_reg_reg[0]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn6_read_reg_662_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn6_read_reg_662_pp0_iter1_reg_reg[1]_srl2 " *) 
  SRL16E \pixIn6_read_reg_662_pp0_iter1_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[9]),
        .Q(\pixIn6_read_reg_662_pp0_iter1_reg_reg[1]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn6_read_reg_662_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn6_read_reg_662_pp0_iter1_reg_reg[2]_srl2 " *) 
  SRL16E \pixIn6_read_reg_662_pp0_iter1_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[10]),
        .Q(\pixIn6_read_reg_662_pp0_iter1_reg_reg[2]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn6_read_reg_662_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn6_read_reg_662_pp0_iter1_reg_reg[3]_srl2 " *) 
  SRL16E \pixIn6_read_reg_662_pp0_iter1_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[11]),
        .Q(\pixIn6_read_reg_662_pp0_iter1_reg_reg[3]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn6_read_reg_662_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn6_read_reg_662_pp0_iter1_reg_reg[4]_srl2 " *) 
  SRL16E \pixIn6_read_reg_662_pp0_iter1_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[12]),
        .Q(\pixIn6_read_reg_662_pp0_iter1_reg_reg[4]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn6_read_reg_662_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn6_read_reg_662_pp0_iter1_reg_reg[5]_srl2 " *) 
  SRL16E \pixIn6_read_reg_662_pp0_iter1_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[13]),
        .Q(\pixIn6_read_reg_662_pp0_iter1_reg_reg[5]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn6_read_reg_662_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn6_read_reg_662_pp0_iter1_reg_reg[6]_srl2 " *) 
  SRL16E \pixIn6_read_reg_662_pp0_iter1_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[14]),
        .Q(\pixIn6_read_reg_662_pp0_iter1_reg_reg[6]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn6_read_reg_662_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn6_read_reg_662_pp0_iter1_reg_reg[7]_srl2 " *) 
  SRL16E \pixIn6_read_reg_662_pp0_iter1_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[15]),
        .Q(\pixIn6_read_reg_662_pp0_iter1_reg_reg[7]_srl2_n_5 ));
  FDRE \pixIn6_read_reg_662_pp0_iter2_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn6_read_reg_662_pp0_iter1_reg_reg[0]_srl2_n_5 ),
        .Q(pixIn6_read_reg_662_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \pixIn6_read_reg_662_pp0_iter2_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn6_read_reg_662_pp0_iter1_reg_reg[1]_srl2_n_5 ),
        .Q(pixIn6_read_reg_662_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \pixIn6_read_reg_662_pp0_iter2_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn6_read_reg_662_pp0_iter1_reg_reg[2]_srl2_n_5 ),
        .Q(pixIn6_read_reg_662_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \pixIn6_read_reg_662_pp0_iter2_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn6_read_reg_662_pp0_iter1_reg_reg[3]_srl2_n_5 ),
        .Q(pixIn6_read_reg_662_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \pixIn6_read_reg_662_pp0_iter2_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn6_read_reg_662_pp0_iter1_reg_reg[4]_srl2_n_5 ),
        .Q(pixIn6_read_reg_662_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \pixIn6_read_reg_662_pp0_iter2_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn6_read_reg_662_pp0_iter1_reg_reg[5]_srl2_n_5 ),
        .Q(pixIn6_read_reg_662_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \pixIn6_read_reg_662_pp0_iter2_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn6_read_reg_662_pp0_iter1_reg_reg[6]_srl2_n_5 ),
        .Q(pixIn6_read_reg_662_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \pixIn6_read_reg_662_pp0_iter2_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn6_read_reg_662_pp0_iter1_reg_reg[7]_srl2_n_5 ),
        .Q(pixIn6_read_reg_662_pp0_iter2_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn7_read_reg_657_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn7_read_reg_657_pp0_iter1_reg_reg[0]_srl2 " *) 
  SRL16E \pixIn7_read_reg_657_pp0_iter1_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[16]),
        .Q(\pixIn7_read_reg_657_pp0_iter1_reg_reg[0]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn7_read_reg_657_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn7_read_reg_657_pp0_iter1_reg_reg[1]_srl2 " *) 
  SRL16E \pixIn7_read_reg_657_pp0_iter1_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[17]),
        .Q(\pixIn7_read_reg_657_pp0_iter1_reg_reg[1]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn7_read_reg_657_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn7_read_reg_657_pp0_iter1_reg_reg[2]_srl2 " *) 
  SRL16E \pixIn7_read_reg_657_pp0_iter1_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[18]),
        .Q(\pixIn7_read_reg_657_pp0_iter1_reg_reg[2]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn7_read_reg_657_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn7_read_reg_657_pp0_iter1_reg_reg[3]_srl2 " *) 
  SRL16E \pixIn7_read_reg_657_pp0_iter1_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[19]),
        .Q(\pixIn7_read_reg_657_pp0_iter1_reg_reg[3]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn7_read_reg_657_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn7_read_reg_657_pp0_iter1_reg_reg[4]_srl2 " *) 
  SRL16E \pixIn7_read_reg_657_pp0_iter1_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[20]),
        .Q(\pixIn7_read_reg_657_pp0_iter1_reg_reg[4]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn7_read_reg_657_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn7_read_reg_657_pp0_iter1_reg_reg[5]_srl2 " *) 
  SRL16E \pixIn7_read_reg_657_pp0_iter1_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[21]),
        .Q(\pixIn7_read_reg_657_pp0_iter1_reg_reg[5]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn7_read_reg_657_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn7_read_reg_657_pp0_iter1_reg_reg[6]_srl2 " *) 
  SRL16E \pixIn7_read_reg_657_pp0_iter1_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[22]),
        .Q(\pixIn7_read_reg_657_pp0_iter1_reg_reg[6]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn7_read_reg_657_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn7_read_reg_657_pp0_iter1_reg_reg[7]_srl2 " *) 
  SRL16E \pixIn7_read_reg_657_pp0_iter1_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[23]),
        .Q(\pixIn7_read_reg_657_pp0_iter1_reg_reg[7]_srl2_n_5 ));
  FDRE \pixIn7_read_reg_657_pp0_iter2_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn7_read_reg_657_pp0_iter1_reg_reg[0]_srl2_n_5 ),
        .Q(pixIn7_read_reg_657_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \pixIn7_read_reg_657_pp0_iter2_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn7_read_reg_657_pp0_iter1_reg_reg[1]_srl2_n_5 ),
        .Q(pixIn7_read_reg_657_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \pixIn7_read_reg_657_pp0_iter2_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn7_read_reg_657_pp0_iter1_reg_reg[2]_srl2_n_5 ),
        .Q(pixIn7_read_reg_657_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \pixIn7_read_reg_657_pp0_iter2_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn7_read_reg_657_pp0_iter1_reg_reg[3]_srl2_n_5 ),
        .Q(pixIn7_read_reg_657_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \pixIn7_read_reg_657_pp0_iter2_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn7_read_reg_657_pp0_iter1_reg_reg[4]_srl2_n_5 ),
        .Q(pixIn7_read_reg_657_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \pixIn7_read_reg_657_pp0_iter2_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn7_read_reg_657_pp0_iter1_reg_reg[5]_srl2_n_5 ),
        .Q(pixIn7_read_reg_657_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \pixIn7_read_reg_657_pp0_iter2_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn7_read_reg_657_pp0_iter1_reg_reg[6]_srl2_n_5 ),
        .Q(pixIn7_read_reg_657_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \pixIn7_read_reg_657_pp0_iter2_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn7_read_reg_657_pp0_iter1_reg_reg[7]_srl2_n_5 ),
        .Q(pixIn7_read_reg_657_pp0_iter2_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn8_read_reg_652_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn8_read_reg_652_pp0_iter1_reg_reg[0]_srl2 " *) 
  SRL16E \pixIn8_read_reg_652_pp0_iter1_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[24]),
        .Q(\pixIn8_read_reg_652_pp0_iter1_reg_reg[0]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn8_read_reg_652_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn8_read_reg_652_pp0_iter1_reg_reg[1]_srl2 " *) 
  SRL16E \pixIn8_read_reg_652_pp0_iter1_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[25]),
        .Q(\pixIn8_read_reg_652_pp0_iter1_reg_reg[1]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn8_read_reg_652_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn8_read_reg_652_pp0_iter1_reg_reg[2]_srl2 " *) 
  SRL16E \pixIn8_read_reg_652_pp0_iter1_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[26]),
        .Q(\pixIn8_read_reg_652_pp0_iter1_reg_reg[2]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn8_read_reg_652_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn8_read_reg_652_pp0_iter1_reg_reg[3]_srl2 " *) 
  SRL16E \pixIn8_read_reg_652_pp0_iter1_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[27]),
        .Q(\pixIn8_read_reg_652_pp0_iter1_reg_reg[3]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn8_read_reg_652_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn8_read_reg_652_pp0_iter1_reg_reg[4]_srl2 " *) 
  SRL16E \pixIn8_read_reg_652_pp0_iter1_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[28]),
        .Q(\pixIn8_read_reg_652_pp0_iter1_reg_reg[4]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn8_read_reg_652_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn8_read_reg_652_pp0_iter1_reg_reg[5]_srl2 " *) 
  SRL16E \pixIn8_read_reg_652_pp0_iter1_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[29]),
        .Q(\pixIn8_read_reg_652_pp0_iter1_reg_reg[5]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn8_read_reg_652_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn8_read_reg_652_pp0_iter1_reg_reg[6]_srl2 " *) 
  SRL16E \pixIn8_read_reg_652_pp0_iter1_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[30]),
        .Q(\pixIn8_read_reg_652_pp0_iter1_reg_reg[6]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn8_read_reg_652_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn8_read_reg_652_pp0_iter1_reg_reg[7]_srl2 " *) 
  SRL16E \pixIn8_read_reg_652_pp0_iter1_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[31]),
        .Q(\pixIn8_read_reg_652_pp0_iter1_reg_reg[7]_srl2_n_5 ));
  FDRE \pixIn8_read_reg_652_pp0_iter2_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn8_read_reg_652_pp0_iter1_reg_reg[0]_srl2_n_5 ),
        .Q(pixIn8_read_reg_652_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \pixIn8_read_reg_652_pp0_iter2_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn8_read_reg_652_pp0_iter1_reg_reg[1]_srl2_n_5 ),
        .Q(pixIn8_read_reg_652_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \pixIn8_read_reg_652_pp0_iter2_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn8_read_reg_652_pp0_iter1_reg_reg[2]_srl2_n_5 ),
        .Q(pixIn8_read_reg_652_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \pixIn8_read_reg_652_pp0_iter2_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn8_read_reg_652_pp0_iter1_reg_reg[3]_srl2_n_5 ),
        .Q(pixIn8_read_reg_652_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \pixIn8_read_reg_652_pp0_iter2_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn8_read_reg_652_pp0_iter1_reg_reg[4]_srl2_n_5 ),
        .Q(pixIn8_read_reg_652_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \pixIn8_read_reg_652_pp0_iter2_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn8_read_reg_652_pp0_iter1_reg_reg[5]_srl2_n_5 ),
        .Q(pixIn8_read_reg_652_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \pixIn8_read_reg_652_pp0_iter2_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn8_read_reg_652_pp0_iter1_reg_reg[6]_srl2_n_5 ),
        .Q(pixIn8_read_reg_652_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \pixIn8_read_reg_652_pp0_iter2_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn8_read_reg_652_pp0_iter1_reg_reg[7]_srl2_n_5 ),
        .Q(pixIn8_read_reg_652_pp0_iter2_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn9_read_reg_647_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn9_read_reg_647_pp0_iter1_reg_reg[0]_srl2 " *) 
  SRL16E \pixIn9_read_reg_647_pp0_iter1_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[32]),
        .Q(\pixIn9_read_reg_647_pp0_iter1_reg_reg[0]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn9_read_reg_647_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn9_read_reg_647_pp0_iter1_reg_reg[1]_srl2 " *) 
  SRL16E \pixIn9_read_reg_647_pp0_iter1_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[33]),
        .Q(\pixIn9_read_reg_647_pp0_iter1_reg_reg[1]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn9_read_reg_647_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn9_read_reg_647_pp0_iter1_reg_reg[2]_srl2 " *) 
  SRL16E \pixIn9_read_reg_647_pp0_iter1_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[34]),
        .Q(\pixIn9_read_reg_647_pp0_iter1_reg_reg[2]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn9_read_reg_647_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn9_read_reg_647_pp0_iter1_reg_reg[3]_srl2 " *) 
  SRL16E \pixIn9_read_reg_647_pp0_iter1_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[35]),
        .Q(\pixIn9_read_reg_647_pp0_iter1_reg_reg[3]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn9_read_reg_647_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn9_read_reg_647_pp0_iter1_reg_reg[4]_srl2 " *) 
  SRL16E \pixIn9_read_reg_647_pp0_iter1_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[36]),
        .Q(\pixIn9_read_reg_647_pp0_iter1_reg_reg[4]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn9_read_reg_647_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn9_read_reg_647_pp0_iter1_reg_reg[5]_srl2 " *) 
  SRL16E \pixIn9_read_reg_647_pp0_iter1_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[37]),
        .Q(\pixIn9_read_reg_647_pp0_iter1_reg_reg[5]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn9_read_reg_647_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn9_read_reg_647_pp0_iter1_reg_reg[6]_srl2 " *) 
  SRL16E \pixIn9_read_reg_647_pp0_iter1_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[38]),
        .Q(\pixIn9_read_reg_647_pp0_iter1_reg_reg[6]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn9_read_reg_647_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn9_read_reg_647_pp0_iter1_reg_reg[7]_srl2 " *) 
  SRL16E \pixIn9_read_reg_647_pp0_iter1_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[39]),
        .Q(\pixIn9_read_reg_647_pp0_iter1_reg_reg[7]_srl2_n_5 ));
  FDRE \pixIn9_read_reg_647_pp0_iter2_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn9_read_reg_647_pp0_iter1_reg_reg[0]_srl2_n_5 ),
        .Q(pixIn9_read_reg_647_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \pixIn9_read_reg_647_pp0_iter2_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn9_read_reg_647_pp0_iter1_reg_reg[1]_srl2_n_5 ),
        .Q(pixIn9_read_reg_647_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \pixIn9_read_reg_647_pp0_iter2_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn9_read_reg_647_pp0_iter1_reg_reg[2]_srl2_n_5 ),
        .Q(pixIn9_read_reg_647_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \pixIn9_read_reg_647_pp0_iter2_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn9_read_reg_647_pp0_iter1_reg_reg[3]_srl2_n_5 ),
        .Q(pixIn9_read_reg_647_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \pixIn9_read_reg_647_pp0_iter2_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn9_read_reg_647_pp0_iter1_reg_reg[4]_srl2_n_5 ),
        .Q(pixIn9_read_reg_647_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \pixIn9_read_reg_647_pp0_iter2_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn9_read_reg_647_pp0_iter1_reg_reg[5]_srl2_n_5 ),
        .Q(pixIn9_read_reg_647_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \pixIn9_read_reg_647_pp0_iter2_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn9_read_reg_647_pp0_iter1_reg_reg[6]_srl2_n_5 ),
        .Q(pixIn9_read_reg_647_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \pixIn9_read_reg_647_pp0_iter2_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn9_read_reg_647_pp0_iter1_reg_reg[7]_srl2_n_5 ),
        .Q(pixIn9_read_reg_647_pp0_iter2_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn_read_reg_667_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn_read_reg_667_pp0_iter1_reg_reg[0]_srl2 " *) 
  SRL16E \pixIn_read_reg_667_pp0_iter1_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[0]),
        .Q(\pixIn_read_reg_667_pp0_iter1_reg_reg[0]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn_read_reg_667_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn_read_reg_667_pp0_iter1_reg_reg[1]_srl2 " *) 
  SRL16E \pixIn_read_reg_667_pp0_iter1_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[1]),
        .Q(\pixIn_read_reg_667_pp0_iter1_reg_reg[1]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn_read_reg_667_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn_read_reg_667_pp0_iter1_reg_reg[2]_srl2 " *) 
  SRL16E \pixIn_read_reg_667_pp0_iter1_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[2]),
        .Q(\pixIn_read_reg_667_pp0_iter1_reg_reg[2]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn_read_reg_667_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn_read_reg_667_pp0_iter1_reg_reg[3]_srl2 " *) 
  SRL16E \pixIn_read_reg_667_pp0_iter1_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[3]),
        .Q(\pixIn_read_reg_667_pp0_iter1_reg_reg[3]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn_read_reg_667_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn_read_reg_667_pp0_iter1_reg_reg[4]_srl2 " *) 
  SRL16E \pixIn_read_reg_667_pp0_iter1_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[4]),
        .Q(\pixIn_read_reg_667_pp0_iter1_reg_reg[4]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn_read_reg_667_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn_read_reg_667_pp0_iter1_reg_reg[5]_srl2 " *) 
  SRL16E \pixIn_read_reg_667_pp0_iter1_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[5]),
        .Q(\pixIn_read_reg_667_pp0_iter1_reg_reg[5]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn_read_reg_667_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn_read_reg_667_pp0_iter1_reg_reg[6]_srl2 " *) 
  SRL16E \pixIn_read_reg_667_pp0_iter1_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[6]),
        .Q(\pixIn_read_reg_667_pp0_iter1_reg_reg[6]_srl2_n_5 ));
  (* srl_bus_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn_read_reg_667_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\grp_v_tpgHlsDataFlow_fu_331/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/pixIn_read_reg_667_pp0_iter1_reg_reg[7]_srl2 " *) 
  SRL16E \pixIn_read_reg_667_pp0_iter1_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(out[7]),
        .Q(\pixIn_read_reg_667_pp0_iter1_reg_reg[7]_srl2_n_5 ));
  FDRE \pixIn_read_reg_667_pp0_iter2_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn_read_reg_667_pp0_iter1_reg_reg[0]_srl2_n_5 ),
        .Q(pixIn_read_reg_667_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \pixIn_read_reg_667_pp0_iter2_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn_read_reg_667_pp0_iter1_reg_reg[1]_srl2_n_5 ),
        .Q(pixIn_read_reg_667_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \pixIn_read_reg_667_pp0_iter2_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn_read_reg_667_pp0_iter1_reg_reg[2]_srl2_n_5 ),
        .Q(pixIn_read_reg_667_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \pixIn_read_reg_667_pp0_iter2_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn_read_reg_667_pp0_iter1_reg_reg[3]_srl2_n_5 ),
        .Q(pixIn_read_reg_667_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \pixIn_read_reg_667_pp0_iter2_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn_read_reg_667_pp0_iter1_reg_reg[4]_srl2_n_5 ),
        .Q(pixIn_read_reg_667_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \pixIn_read_reg_667_pp0_iter2_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn_read_reg_667_pp0_iter1_reg_reg[5]_srl2_n_5 ),
        .Q(pixIn_read_reg_667_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \pixIn_read_reg_667_pp0_iter2_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn_read_reg_667_pp0_iter1_reg_reg[6]_srl2_n_5 ),
        .Q(pixIn_read_reg_667_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \pixIn_read_reg_667_pp0_iter2_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\pixIn_read_reg_667_pp0_iter1_reg_reg[7]_srl2_n_5 ),
        .Q(pixIn_read_reg_667_pp0_iter2_reg[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hDD20FF20)) 
    \vDir[0]_i_1 
       (.I0(ap_condition_192),
        .I1(\boxHCoord[15]_i_2_n_5 ),
        .I2(icmp_ln1856_fu_307_p2),
        .I3(\vDir_reg_n_5_[0] ),
        .I4(icmp_ln1861_fu_329_p2),
        .O(\vDir[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \vDir_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vDir[0]_i_1_n_5 ),
        .Q(\vDir_reg_n_5_[0] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 vMax_fu_222_p2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({vMax_fu_222_p2_carry_n_5,vMax_fu_222_p2_carry_n_6,vMax_fu_222_p2_carry_n_7,vMax_fu_222_p2_carry_n_8,vMax_fu_222_p2_carry_n_9,vMax_fu_222_p2_carry_n_10,vMax_fu_222_p2_carry_n_11,vMax_fu_222_p2_carry_n_12}),
        .DI(icmp_ln1856_fu_307_p2_carry_i_12[7:0]),
        .O(vMax_fu_222_p20_out),
        .S(icmp_ln1856_fu_307_p2_carry_i_16_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 vMax_fu_222_p2_carry__0
       (.CI(vMax_fu_222_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_vMax_fu_222_p2_carry__0_CO_UNCONNECTED[7],vMax_fu_222_p2_carry__0_n_6,vMax_fu_222_p2_carry__0_n_7,vMax_fu_222_p2_carry__0_n_8,vMax_fu_222_p2_carry__0_n_9,vMax_fu_222_p2_carry__0_n_10,vMax_fu_222_p2_carry__0_n_11,vMax_fu_222_p2_carry__0_n_12}),
        .DI({1'b0,icmp_ln1856_fu_307_p2_carry_i_12[14:8]}),
        .O(\int_height_reg[14] ),
        .S(icmp_ln1856_fu_307_p2_carry_i_12_0));
  FDRE \x_read_reg_627_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(x_read_reg_627[10]),
        .Q(x_read_reg_627_pp0_iter1_reg[10]),
        .R(1'b0));
  FDRE \x_read_reg_627_pp0_iter1_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(x_read_reg_627[11]),
        .Q(x_read_reg_627_pp0_iter1_reg[11]),
        .R(1'b0));
  FDRE \x_read_reg_627_pp0_iter1_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(x_read_reg_627[12]),
        .Q(x_read_reg_627_pp0_iter1_reg[12]),
        .R(1'b0));
  FDRE \x_read_reg_627_pp0_iter1_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(x_read_reg_627[13]),
        .Q(x_read_reg_627_pp0_iter1_reg[13]),
        .R(1'b0));
  FDRE \x_read_reg_627_pp0_iter1_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(x_read_reg_627[14]),
        .Q(x_read_reg_627_pp0_iter1_reg[14]),
        .R(1'b0));
  FDRE \x_read_reg_627_pp0_iter1_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(x_read_reg_627[15]),
        .Q(x_read_reg_627_pp0_iter1_reg[15]),
        .R(1'b0));
  FDRE \x_read_reg_627_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(x_read_reg_627[1]),
        .Q(x_read_reg_627_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \x_read_reg_627_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(x_read_reg_627[2]),
        .Q(x_read_reg_627_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \x_read_reg_627_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(x_read_reg_627[3]),
        .Q(x_read_reg_627_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \x_read_reg_627_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(x_read_reg_627[4]),
        .Q(x_read_reg_627_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \x_read_reg_627_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(x_read_reg_627[5]),
        .Q(x_read_reg_627_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \x_read_reg_627_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(x_read_reg_627[6]),
        .Q(x_read_reg_627_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \x_read_reg_627_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(x_read_reg_627[7]),
        .Q(x_read_reg_627_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \x_read_reg_627_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(x_read_reg_627[8]),
        .Q(x_read_reg_627_pp0_iter1_reg[8]),
        .R(1'b0));
  FDRE \x_read_reg_627_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(x_read_reg_627[9]),
        .Q(x_read_reg_627_pp0_iter1_reg[9]),
        .R(1'b0));
  FDRE \x_read_reg_627_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_read_reg_627_reg[15]_0 [9]),
        .Q(x_read_reg_627[10]),
        .R(1'b0));
  FDRE \x_read_reg_627_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_read_reg_627_reg[15]_0 [10]),
        .Q(x_read_reg_627[11]),
        .R(1'b0));
  FDRE \x_read_reg_627_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_read_reg_627_reg[15]_0 [11]),
        .Q(x_read_reg_627[12]),
        .R(1'b0));
  FDRE \x_read_reg_627_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_read_reg_627_reg[15]_0 [12]),
        .Q(x_read_reg_627[13]),
        .R(1'b0));
  FDRE \x_read_reg_627_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_read_reg_627_reg[15]_0 [13]),
        .Q(x_read_reg_627[14]),
        .R(1'b0));
  FDRE \x_read_reg_627_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_read_reg_627_reg[15]_0 [14]),
        .Q(x_read_reg_627[15]),
        .R(1'b0));
  FDRE \x_read_reg_627_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_read_reg_627_reg[15]_0 [0]),
        .Q(x_read_reg_627[1]),
        .R(1'b0));
  FDRE \x_read_reg_627_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_read_reg_627_reg[15]_0 [1]),
        .Q(x_read_reg_627[2]),
        .R(1'b0));
  FDRE \x_read_reg_627_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_read_reg_627_reg[15]_0 [2]),
        .Q(x_read_reg_627[3]),
        .R(1'b0));
  FDRE \x_read_reg_627_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_read_reg_627_reg[15]_0 [3]),
        .Q(x_read_reg_627[4]),
        .R(1'b0));
  FDRE \x_read_reg_627_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_read_reg_627_reg[15]_0 [4]),
        .Q(x_read_reg_627[5]),
        .R(1'b0));
  FDRE \x_read_reg_627_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_read_reg_627_reg[15]_0 [5]),
        .Q(x_read_reg_627[6]),
        .R(1'b0));
  FDRE \x_read_reg_627_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_read_reg_627_reg[15]_0 [6]),
        .Q(x_read_reg_627[7]),
        .R(1'b0));
  FDRE \x_read_reg_627_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_read_reg_627_reg[15]_0 [7]),
        .Q(x_read_reg_627[8]),
        .R(1'b0));
  FDRE \x_read_reg_627_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\x_read_reg_627_reg[15]_0 [8]),
        .Q(x_read_reg_627[9]),
        .R(1'b0));
  FDRE \y_read_reg_635_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(y_read_reg_635[0]),
        .Q(y_read_reg_635_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \y_read_reg_635_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(y_read_reg_635[10]),
        .Q(y_read_reg_635_pp0_iter1_reg[10]),
        .R(1'b0));
  FDRE \y_read_reg_635_pp0_iter1_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(y_read_reg_635[11]),
        .Q(y_read_reg_635_pp0_iter1_reg[11]),
        .R(1'b0));
  FDRE \y_read_reg_635_pp0_iter1_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(y_read_reg_635[12]),
        .Q(y_read_reg_635_pp0_iter1_reg[12]),
        .R(1'b0));
  FDRE \y_read_reg_635_pp0_iter1_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(y_read_reg_635[13]),
        .Q(y_read_reg_635_pp0_iter1_reg[13]),
        .R(1'b0));
  FDRE \y_read_reg_635_pp0_iter1_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(y_read_reg_635[14]),
        .Q(y_read_reg_635_pp0_iter1_reg[14]),
        .R(1'b0));
  FDRE \y_read_reg_635_pp0_iter1_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(y_read_reg_635[15]),
        .Q(y_read_reg_635_pp0_iter1_reg[15]),
        .R(1'b0));
  FDRE \y_read_reg_635_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(y_read_reg_635[1]),
        .Q(y_read_reg_635_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \y_read_reg_635_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(y_read_reg_635[2]),
        .Q(y_read_reg_635_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \y_read_reg_635_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(y_read_reg_635[3]),
        .Q(y_read_reg_635_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \y_read_reg_635_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(y_read_reg_635[4]),
        .Q(y_read_reg_635_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \y_read_reg_635_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(y_read_reg_635[5]),
        .Q(y_read_reg_635_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \y_read_reg_635_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(y_read_reg_635[6]),
        .Q(y_read_reg_635_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \y_read_reg_635_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(y_read_reg_635[7]),
        .Q(y_read_reg_635_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \y_read_reg_635_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(y_read_reg_635[8]),
        .Q(y_read_reg_635_pp0_iter1_reg[8]),
        .R(1'b0));
  FDRE \y_read_reg_635_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(y_read_reg_635[9]),
        .Q(y_read_reg_635_pp0_iter1_reg[9]),
        .R(1'b0));
  FDRE \y_read_reg_635_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\y_read_reg_635_reg[15]_0 [0]),
        .Q(y_read_reg_635[0]),
        .R(1'b0));
  FDRE \y_read_reg_635_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\y_read_reg_635_reg[15]_0 [10]),
        .Q(y_read_reg_635[10]),
        .R(1'b0));
  FDRE \y_read_reg_635_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\y_read_reg_635_reg[15]_0 [11]),
        .Q(y_read_reg_635[11]),
        .R(1'b0));
  FDRE \y_read_reg_635_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\y_read_reg_635_reg[15]_0 [12]),
        .Q(y_read_reg_635[12]),
        .R(1'b0));
  FDRE \y_read_reg_635_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\y_read_reg_635_reg[15]_0 [13]),
        .Q(y_read_reg_635[13]),
        .R(1'b0));
  FDRE \y_read_reg_635_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\y_read_reg_635_reg[15]_0 [14]),
        .Q(y_read_reg_635[14]),
        .R(1'b0));
  FDRE \y_read_reg_635_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\y_read_reg_635_reg[15]_0 [15]),
        .Q(y_read_reg_635[15]),
        .R(1'b0));
  FDRE \y_read_reg_635_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\y_read_reg_635_reg[15]_0 [1]),
        .Q(y_read_reg_635[1]),
        .R(1'b0));
  FDRE \y_read_reg_635_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\y_read_reg_635_reg[15]_0 [2]),
        .Q(y_read_reg_635[2]),
        .R(1'b0));
  FDRE \y_read_reg_635_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\y_read_reg_635_reg[15]_0 [3]),
        .Q(y_read_reg_635[3]),
        .R(1'b0));
  FDRE \y_read_reg_635_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\y_read_reg_635_reg[15]_0 [4]),
        .Q(y_read_reg_635[4]),
        .R(1'b0));
  FDRE \y_read_reg_635_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\y_read_reg_635_reg[15]_0 [5]),
        .Q(y_read_reg_635[5]),
        .R(1'b0));
  FDRE \y_read_reg_635_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\y_read_reg_635_reg[15]_0 [6]),
        .Q(y_read_reg_635[6]),
        .R(1'b0));
  FDRE \y_read_reg_635_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\y_read_reg_635_reg[15]_0 [7]),
        .Q(y_read_reg_635[7]),
        .R(1'b0));
  FDRE \y_read_reg_635_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\y_read_reg_635_reg[15]_0 [8]),
        .Q(y_read_reg_635[8]),
        .R(1'b0));
  FDRE \y_read_reg_635_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\y_read_reg_635_reg[15]_0 [9]),
        .Q(y_read_reg_635[9]),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard
   (grp_tpgPatternCheckerBoard_fu_1385_ap_return_3,
    grp_tpgPatternCheckerBoard_fu_1385_ap_return_0,
    ap_enable_reg_pp0_iter1,
    CO,
    Q,
    \yCount_V_3_reg[9]_0 ,
    \xCount_V_2_reg[9]_0 ,
    ap_clk,
    RSTC,
    ap_block_pp0_stage0_subdone,
    grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg,
    \q0_reg[0]_inv ,
    icmp_ln1336_reg_594,
    \q1_reg[0]_inv ,
    \q0_reg[0]_inv_0 ,
    \q1_reg[0]_inv_0 ,
    \xCount_V_1_reg[7]_0 ,
    \xCount_V_1_reg[9]_0 ,
    g0_b0_i_2_0,
    \q1_reg[0]_inv_1 ,
    \xCount_V_2_reg[7]_0 ,
    \xCount_V_2_reg[9]_1 ,
    \xCount_V_1_reg[9]_i_5_0 ,
    SR,
    \yCount_V_3_reg[9]_1 );
  output [0:0]grp_tpgPatternCheckerBoard_fu_1385_ap_return_3;
  output [0:0]grp_tpgPatternCheckerBoard_fu_1385_ap_return_0;
  output ap_enable_reg_pp0_iter1;
  output [0:0]CO;
  output [9:0]Q;
  output [9:0]\yCount_V_3_reg[9]_0 ;
  output [9:0]\xCount_V_2_reg[9]_0 ;
  input ap_clk;
  input RSTC;
  input ap_block_pp0_stage0_subdone;
  input grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg;
  input \q0_reg[0]_inv ;
  input icmp_ln1336_reg_594;
  input \q1_reg[0]_inv ;
  input [0:0]\q0_reg[0]_inv_0 ;
  input [0:0]\q1_reg[0]_inv_0 ;
  input [7:0]\xCount_V_1_reg[7]_0 ;
  input [0:0]\xCount_V_1_reg[9]_0 ;
  input [7:0]g0_b0_i_2_0;
  input [2:0]\q1_reg[0]_inv_1 ;
  input [7:0]\xCount_V_2_reg[7]_0 ;
  input [0:0]\xCount_V_2_reg[9]_1 ;
  input \xCount_V_1_reg[9]_i_5_0 ;
  input [0:0]SR;
  input [0:0]\yCount_V_3_reg[9]_1 ;

  wire [0:0]CO;
  wire [9:0]Q;
  wire RSTC;
  wire [0:0]SR;
  wire [9:0]add_ln885_fu_353_p2;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_164;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire [9:0]data;
  wire g0_b0_i_13_n_10;
  wire g0_b0_i_13_n_11;
  wire g0_b0_i_13_n_12;
  wire g0_b0_i_13_n_5;
  wire g0_b0_i_13_n_6;
  wire g0_b0_i_13_n_7;
  wire g0_b0_i_13_n_8;
  wire g0_b0_i_13_n_9;
  wire [7:0]g0_b0_i_2_0;
  wire g0_b0_i_2_n_11;
  wire g0_b0_i_2_n_12;
  wire [0:0]grp_tpgPatternCheckerBoard_fu_1385_ap_return_0;
  wire [0:0]grp_tpgPatternCheckerBoard_fu_1385_ap_return_3;
  wire grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg;
  wire \hBarSel_0_3[0]_i_1_n_5 ;
  wire [0:0]hBarSel_0_3_reg;
  wire \hBarSel_1_3[0]_i_1_n_5 ;
  wire [0:0]hBarSel_1_3_reg;
  wire icmp_ln1336_reg_594;
  wire [9:0]p_0_in;
  wire \q0_reg[0]_inv ;
  wire [0:0]\q0_reg[0]_inv_0 ;
  wire \q1_reg[0]_inv ;
  wire [0:0]\q1_reg[0]_inv_0 ;
  wire [2:0]\q1_reg[0]_inv_1 ;
  wire [0:0]tpgCheckerBoardArray_q0;
  wire [0:0]tpgCheckerBoardArray_q1;
  wire \vBarSel_2[0]_i_1_n_5 ;
  wire [0:0]vBarSel_2_reg;
  wire \xCount_V_1[0]_i_1_n_5 ;
  wire \xCount_V_1[1]_i_1_n_5 ;
  wire \xCount_V_1[2]_i_1_n_5 ;
  wire \xCount_V_1[3]_i_1_n_5 ;
  wire \xCount_V_1[4]_i_1_n_5 ;
  wire \xCount_V_1[5]_i_1_n_5 ;
  wire \xCount_V_1[6]_i_1_n_5 ;
  wire \xCount_V_1[6]_i_2_n_5 ;
  wire \xCount_V_1[7]_i_1_n_5 ;
  wire \xCount_V_1[8]_i_1_n_5 ;
  wire \xCount_V_1[9]_i_3_n_5 ;
  wire \xCount_V_1[9]_i_4_n_5 ;
  wire \xCount_V_1[9]_i_7_n_5 ;
  wire [7:0]\xCount_V_1_reg[7]_0 ;
  wire \xCount_V_1_reg[7]_i_2_n_10 ;
  wire \xCount_V_1_reg[7]_i_2_n_11 ;
  wire \xCount_V_1_reg[7]_i_2_n_12 ;
  wire \xCount_V_1_reg[7]_i_2_n_13 ;
  wire \xCount_V_1_reg[7]_i_2_n_14 ;
  wire \xCount_V_1_reg[7]_i_2_n_15 ;
  wire \xCount_V_1_reg[7]_i_2_n_16 ;
  wire \xCount_V_1_reg[7]_i_2_n_17 ;
  wire \xCount_V_1_reg[7]_i_2_n_18 ;
  wire \xCount_V_1_reg[7]_i_2_n_19 ;
  wire \xCount_V_1_reg[7]_i_2_n_20 ;
  wire \xCount_V_1_reg[7]_i_2_n_5 ;
  wire \xCount_V_1_reg[7]_i_2_n_6 ;
  wire \xCount_V_1_reg[7]_i_2_n_7 ;
  wire \xCount_V_1_reg[7]_i_2_n_8 ;
  wire \xCount_V_1_reg[7]_i_2_n_9 ;
  wire [0:0]\xCount_V_1_reg[9]_0 ;
  wire \xCount_V_1_reg[9]_i_5_0 ;
  wire \xCount_V_1_reg[9]_i_5_n_12 ;
  wire \xCount_V_1_reg[9]_i_5_n_19 ;
  wire \xCount_V_1_reg[9]_i_5_n_20 ;
  wire \xCount_V_2[6]_i_2_n_5 ;
  wire \xCount_V_2[9]_i_2_n_5 ;
  wire \xCount_V_2[9]_i_5_n_5 ;
  wire [7:0]\xCount_V_2_reg[7]_0 ;
  wire \xCount_V_2_reg[7]_i_2_n_10 ;
  wire \xCount_V_2_reg[7]_i_2_n_11 ;
  wire \xCount_V_2_reg[7]_i_2_n_12 ;
  wire \xCount_V_2_reg[7]_i_2_n_5 ;
  wire \xCount_V_2_reg[7]_i_2_n_6 ;
  wire \xCount_V_2_reg[7]_i_2_n_7 ;
  wire \xCount_V_2_reg[7]_i_2_n_8 ;
  wire \xCount_V_2_reg[7]_i_2_n_9 ;
  wire [9:0]\xCount_V_2_reg[9]_0 ;
  wire [0:0]\xCount_V_2_reg[9]_1 ;
  wire \xCount_V_2_reg[9]_i_3_n_12 ;
  wire yCount_V_3;
  wire \yCount_V_3[9]_i_4_n_5 ;
  wire [9:0]\yCount_V_3_reg[9]_0 ;
  wire [0:0]\yCount_V_3_reg[9]_1 ;
  wire [7:0]NLW_g0_b0_i_13_O_UNCONNECTED;
  wire [7:3]NLW_g0_b0_i_2_CO_UNCONNECTED;
  wire [7:0]NLW_g0_b0_i_2_O_UNCONNECTED;
  wire [7:1]\NLW_xCount_V_1_reg[9]_i_5_CO_UNCONNECTED ;
  wire [7:2]\NLW_xCount_V_1_reg[9]_i_5_O_UNCONNECTED ;
  wire [7:1]\NLW_xCount_V_2_reg[9]_i_3_CO_UNCONNECTED ;
  wire [7:2]\NLW_xCount_V_2_reg[9]_i_3_O_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(RSTC));
  CARRY8 g0_b0_i_13
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({g0_b0_i_13_n_5,g0_b0_i_13_n_6,g0_b0_i_13_n_7,g0_b0_i_13_n_8,g0_b0_i_13_n_9,g0_b0_i_13_n_10,g0_b0_i_13_n_11,g0_b0_i_13_n_12}),
        .DI(\yCount_V_3_reg[9]_0 [7:0]),
        .O(NLW_g0_b0_i_13_O_UNCONNECTED[7:0]),
        .S(g0_b0_i_2_0));
  CARRY8 g0_b0_i_2
       (.CI(g0_b0_i_13_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_g0_b0_i_2_CO_UNCONNECTED[7:3],CO,g0_b0_i_2_n_11,g0_b0_i_2_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\yCount_V_3_reg[9]_0 [9:8]}),
        .O(NLW_g0_b0_i_2_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\q1_reg[0]_inv_1 }));
  LUT5 #(
    .INIT(32'hBFBB0004)) 
    \hBarSel_0_3[0]_i_1 
       (.I0(\q0_reg[0]_inv ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln1336_reg_594),
        .I3(\q1_reg[0]_inv_0 ),
        .I4(hBarSel_0_3_reg),
        .O(\hBarSel_0_3[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_0_3_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hBarSel_0_3[0]_i_1_n_5 ),
        .Q(hBarSel_0_3_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB0004)) 
    \hBarSel_1_3[0]_i_1 
       (.I0(\q0_reg[0]_inv ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln1336_reg_594),
        .I3(\q0_reg[0]_inv_0 ),
        .I4(hBarSel_1_3_reg),
        .O(\hBarSel_1_3[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_1_3_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\hBarSel_1_3[0]_i_1_n_5 ),
        .Q(hBarSel_1_3_reg),
        .R(1'b0));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y20_ROM_AUTO_1R_25 tpgBarSelYuv_y20_U
       (.ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .grp_tpgPatternCheckerBoard_fu_1385_ap_return_0(grp_tpgPatternCheckerBoard_fu_1385_ap_return_0),
        .grp_tpgPatternCheckerBoard_fu_1385_ap_return_3(grp_tpgPatternCheckerBoard_fu_1385_ap_return_3),
        .\q0_reg[7]_0 (\q0_reg[0]_inv ),
        .tpgCheckerBoardArray_q0(tpgCheckerBoardArray_q0),
        .tpgCheckerBoardArray_q1(tpgCheckerBoardArray_q1));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgCheckerBoardArray_ROM_AUTO_1R tpgCheckerBoardArray_U
       (.CO(CO),
        .E(ap_condition_164),
        .ap_clk(ap_clk),
        .hBarSel_0_3_reg(hBarSel_0_3_reg),
        .hBarSel_1_3_reg(hBarSel_1_3_reg),
        .icmp_ln1336_reg_594(icmp_ln1336_reg_594),
        .\q0_reg[0]_inv_0 (ap_enable_reg_pp0_iter1),
        .\q0_reg[0]_inv_1 (\q0_reg[0]_inv ),
        .\q0_reg[0]_inv_2 (\q0_reg[0]_inv_0 ),
        .\q1_reg[0]_inv_0 (\q1_reg[0]_inv ),
        .\q1_reg[0]_inv_1 (\q1_reg[0]_inv_0 ),
        .tpgCheckerBoardArray_q0(tpgCheckerBoardArray_q0),
        .tpgCheckerBoardArray_q1(tpgCheckerBoardArray_q1),
        .vBarSel_2_reg(vBarSel_2_reg));
  LUT6 #(
    .INIT(64'hA2A2A2A2A6AAAAAA)) 
    \vBarSel_2[0]_i_1 
       (.I0(vBarSel_2_reg),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\q0_reg[0]_inv ),
        .I3(CO),
        .I4(icmp_ln1336_reg_594),
        .I5(\q1_reg[0]_inv ),
        .O(\vBarSel_2[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vBarSel_2[0]_i_1_n_5 ),
        .Q(vBarSel_2_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \xCount_V_1[0]_i_1 
       (.I0(Q[0]),
        .I1(\q0_reg[0]_inv_0 ),
        .I2(\xCount_V_1_reg[7]_i_2_n_20 ),
        .O(\xCount_V_1[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \xCount_V_1[1]_i_1 
       (.I0(Q[1]),
        .I1(\q0_reg[0]_inv_0 ),
        .I2(\xCount_V_1_reg[7]_i_2_n_19 ),
        .O(\xCount_V_1[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \xCount_V_1[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\q0_reg[0]_inv_0 ),
        .I3(\xCount_V_1_reg[7]_i_2_n_18 ),
        .O(\xCount_V_1[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT5 #(
    .INIT(32'h6AFF6A00)) 
    \xCount_V_1[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\q0_reg[0]_inv_0 ),
        .I4(\xCount_V_1_reg[7]_i_2_n_17 ),
        .O(\xCount_V_1[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h6AAAFFFF6AAA0000)) 
    \xCount_V_1[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\q0_reg[0]_inv_0 ),
        .I5(\xCount_V_1_reg[7]_i_2_n_16 ),
        .O(\xCount_V_1[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hA6FFA600)) 
    \xCount_V_1[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(\xCount_V_1[6]_i_2_n_5 ),
        .I3(\q0_reg[0]_inv_0 ),
        .I4(\xCount_V_1_reg[7]_i_2_n_15 ),
        .O(\xCount_V_1[5]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h9AAAFFFF9AAA0000)) 
    \xCount_V_1[6]_i_1 
       (.I0(Q[6]),
        .I1(\xCount_V_1[6]_i_2_n_5 ),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\q0_reg[0]_inv_0 ),
        .I5(\xCount_V_1_reg[7]_i_2_n_14 ),
        .O(\xCount_V_1[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \xCount_V_1[6]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\xCount_V_1[6]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h9F90)) 
    \xCount_V_1[7]_i_1 
       (.I0(Q[7]),
        .I1(\xCount_V_1[9]_i_4_n_5 ),
        .I2(\q0_reg[0]_inv_0 ),
        .I3(\xCount_V_1_reg[7]_i_2_n_13 ),
        .O(\xCount_V_1[7]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hA6FFA600)) 
    \xCount_V_1[8]_i_1 
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(\xCount_V_1[9]_i_4_n_5 ),
        .I3(\q0_reg[0]_inv_0 ),
        .I4(\xCount_V_1_reg[9]_i_5_n_20 ),
        .O(\xCount_V_1[8]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hA6AAFFFFA6AA0000)) 
    \xCount_V_1[9]_i_3 
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(\xCount_V_1[9]_i_4_n_5 ),
        .I3(Q[7]),
        .I4(\q0_reg[0]_inv_0 ),
        .I5(\xCount_V_1_reg[9]_i_5_n_19 ),
        .O(\xCount_V_1[9]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \xCount_V_1[9]_i_4 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\xCount_V_1[9]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xCount_V_1[9]_i_7 
       (.I0(Q[8]),
        .I1(\xCount_V_1_reg[9]_i_5_0 ),
        .O(\xCount_V_1[9]_i_7_n_5 ));
  FDSE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_164),
        .D(\xCount_V_1[0]_i_1_n_5 ),
        .Q(Q[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_164),
        .D(\xCount_V_1[1]_i_1_n_5 ),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_164),
        .D(\xCount_V_1[2]_i_1_n_5 ),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_164),
        .D(\xCount_V_1[3]_i_1_n_5 ),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_164),
        .D(\xCount_V_1[4]_i_1_n_5 ),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_164),
        .D(\xCount_V_1[5]_i_1_n_5 ),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_164),
        .D(\xCount_V_1[6]_i_1_n_5 ),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_164),
        .D(\xCount_V_1[7]_i_1_n_5 ),
        .Q(Q[7]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \xCount_V_1_reg[7]_i_2 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\xCount_V_1_reg[7]_i_2_n_5 ,\xCount_V_1_reg[7]_i_2_n_6 ,\xCount_V_1_reg[7]_i_2_n_7 ,\xCount_V_1_reg[7]_i_2_n_8 ,\xCount_V_1_reg[7]_i_2_n_9 ,\xCount_V_1_reg[7]_i_2_n_10 ,\xCount_V_1_reg[7]_i_2_n_11 ,\xCount_V_1_reg[7]_i_2_n_12 }),
        .DI(Q[7:0]),
        .O({\xCount_V_1_reg[7]_i_2_n_13 ,\xCount_V_1_reg[7]_i_2_n_14 ,\xCount_V_1_reg[7]_i_2_n_15 ,\xCount_V_1_reg[7]_i_2_n_16 ,\xCount_V_1_reg[7]_i_2_n_17 ,\xCount_V_1_reg[7]_i_2_n_18 ,\xCount_V_1_reg[7]_i_2_n_19 ,\xCount_V_1_reg[7]_i_2_n_20 }),
        .S(\xCount_V_1_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_164),
        .D(\xCount_V_1[8]_i_1_n_5 ),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_1_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_164),
        .D(\xCount_V_1[9]_i_3_n_5 ),
        .Q(Q[9]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \xCount_V_1_reg[9]_i_5 
       (.CI(\xCount_V_1_reg[7]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_xCount_V_1_reg[9]_i_5_CO_UNCONNECTED [7:1],\xCount_V_1_reg[9]_i_5_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[8]}),
        .O({\NLW_xCount_V_1_reg[9]_i_5_O_UNCONNECTED [7:2],\xCount_V_1_reg[9]_i_5_n_19 ,\xCount_V_1_reg[9]_i_5_n_20 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\xCount_V_1_reg[9]_0 ,\xCount_V_1[9]_i_7_n_5 }));
  LUT3 #(
    .INIT(8'hB8)) 
    \xCount_V_2[0]_i_1 
       (.I0(\xCount_V_2_reg[9]_0 [0]),
        .I1(\q1_reg[0]_inv_0 ),
        .I2(data[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \xCount_V_2[1]_i_1 
       (.I0(\xCount_V_2_reg[9]_0 [1]),
        .I1(\q1_reg[0]_inv_0 ),
        .I2(data[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \xCount_V_2[2]_i_1 
       (.I0(\xCount_V_2_reg[9]_0 [2]),
        .I1(\xCount_V_2_reg[9]_0 [1]),
        .I2(\q1_reg[0]_inv_0 ),
        .I3(data[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT5 #(
    .INIT(32'h6AFF6A00)) 
    \xCount_V_2[3]_i_1 
       (.I0(\xCount_V_2_reg[9]_0 [3]),
        .I1(\xCount_V_2_reg[9]_0 [2]),
        .I2(\xCount_V_2_reg[9]_0 [1]),
        .I3(\q1_reg[0]_inv_0 ),
        .I4(data[3]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h6AAAFFFF6AAA0000)) 
    \xCount_V_2[4]_i_1 
       (.I0(\xCount_V_2_reg[9]_0 [4]),
        .I1(\xCount_V_2_reg[9]_0 [1]),
        .I2(\xCount_V_2_reg[9]_0 [2]),
        .I3(\xCount_V_2_reg[9]_0 [3]),
        .I4(\q1_reg[0]_inv_0 ),
        .I5(data[4]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'hA6FFA600)) 
    \xCount_V_2[5]_i_1 
       (.I0(\xCount_V_2_reg[9]_0 [5]),
        .I1(\xCount_V_2_reg[9]_0 [4]),
        .I2(\xCount_V_2[6]_i_2_n_5 ),
        .I3(\q1_reg[0]_inv_0 ),
        .I4(data[5]),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h9AAAFFFF9AAA0000)) 
    \xCount_V_2[6]_i_1 
       (.I0(\xCount_V_2_reg[9]_0 [6]),
        .I1(\xCount_V_2[6]_i_2_n_5 ),
        .I2(\xCount_V_2_reg[9]_0 [4]),
        .I3(\xCount_V_2_reg[9]_0 [5]),
        .I4(\q1_reg[0]_inv_0 ),
        .I5(data[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \xCount_V_2[6]_i_2 
       (.I0(\xCount_V_2_reg[9]_0 [3]),
        .I1(\xCount_V_2_reg[9]_0 [2]),
        .I2(\xCount_V_2_reg[9]_0 [1]),
        .O(\xCount_V_2[6]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h9F90)) 
    \xCount_V_2[7]_i_1 
       (.I0(\xCount_V_2_reg[9]_0 [7]),
        .I1(\xCount_V_2[9]_i_2_n_5 ),
        .I2(\q1_reg[0]_inv_0 ),
        .I3(data[7]),
        .O(p_0_in[7]));
  LUT5 #(
    .INIT(32'hA6FFA600)) 
    \xCount_V_2[8]_i_1 
       (.I0(\xCount_V_2_reg[9]_0 [8]),
        .I1(\xCount_V_2_reg[9]_0 [7]),
        .I2(\xCount_V_2[9]_i_2_n_5 ),
        .I3(\q1_reg[0]_inv_0 ),
        .I4(data[8]),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'hA6AAFFFFA6AA0000)) 
    \xCount_V_2[9]_i_1 
       (.I0(\xCount_V_2_reg[9]_0 [9]),
        .I1(\xCount_V_2_reg[9]_0 [8]),
        .I2(\xCount_V_2[9]_i_2_n_5 ),
        .I3(\xCount_V_2_reg[9]_0 [7]),
        .I4(\q1_reg[0]_inv_0 ),
        .I5(data[9]),
        .O(p_0_in[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \xCount_V_2[9]_i_2 
       (.I0(\xCount_V_2_reg[9]_0 [3]),
        .I1(\xCount_V_2_reg[9]_0 [2]),
        .I2(\xCount_V_2_reg[9]_0 [1]),
        .I3(\xCount_V_2_reg[9]_0 [4]),
        .I4(\xCount_V_2_reg[9]_0 [5]),
        .I5(\xCount_V_2_reg[9]_0 [6]),
        .O(\xCount_V_2[9]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xCount_V_2[9]_i_5 
       (.I0(\xCount_V_2_reg[9]_0 [8]),
        .I1(\xCount_V_1_reg[9]_i_5_0 ),
        .O(\xCount_V_2[9]_i_5_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_164),
        .D(p_0_in[0]),
        .Q(\xCount_V_2_reg[9]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_164),
        .D(p_0_in[1]),
        .Q(\xCount_V_2_reg[9]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_164),
        .D(p_0_in[2]),
        .Q(\xCount_V_2_reg[9]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_164),
        .D(p_0_in[3]),
        .Q(\xCount_V_2_reg[9]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_164),
        .D(p_0_in[4]),
        .Q(\xCount_V_2_reg[9]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_164),
        .D(p_0_in[5]),
        .Q(\xCount_V_2_reg[9]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_164),
        .D(p_0_in[6]),
        .Q(\xCount_V_2_reg[9]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_164),
        .D(p_0_in[7]),
        .Q(\xCount_V_2_reg[9]_0 [7]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \xCount_V_2_reg[7]_i_2 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\xCount_V_2_reg[7]_i_2_n_5 ,\xCount_V_2_reg[7]_i_2_n_6 ,\xCount_V_2_reg[7]_i_2_n_7 ,\xCount_V_2_reg[7]_i_2_n_8 ,\xCount_V_2_reg[7]_i_2_n_9 ,\xCount_V_2_reg[7]_i_2_n_10 ,\xCount_V_2_reg[7]_i_2_n_11 ,\xCount_V_2_reg[7]_i_2_n_12 }),
        .DI(\xCount_V_2_reg[9]_0 [7:0]),
        .O(data[7:0]),
        .S(\xCount_V_2_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_164),
        .D(p_0_in[8]),
        .Q(\xCount_V_2_reg[9]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_2_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_164),
        .D(p_0_in[9]),
        .Q(\xCount_V_2_reg[9]_0 [9]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \xCount_V_2_reg[9]_i_3 
       (.CI(\xCount_V_2_reg[7]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_xCount_V_2_reg[9]_i_3_CO_UNCONNECTED [7:1],\xCount_V_2_reg[9]_i_3_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\xCount_V_2_reg[9]_0 [8]}),
        .O({\NLW_xCount_V_2_reg[9]_i_3_O_UNCONNECTED [7:2],data[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\xCount_V_2_reg[9]_1 ,\xCount_V_2[9]_i_5_n_5 }));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount_V_3[0]_i_1 
       (.I0(\yCount_V_3_reg[9]_0 [0]),
        .O(add_ln885_fu_353_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \yCount_V_3[1]_i_1 
       (.I0(\yCount_V_3_reg[9]_0 [0]),
        .I1(\yCount_V_3_reg[9]_0 [1]),
        .O(add_ln885_fu_353_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \yCount_V_3[2]_i_1 
       (.I0(\yCount_V_3_reg[9]_0 [1]),
        .I1(\yCount_V_3_reg[9]_0 [0]),
        .I2(\yCount_V_3_reg[9]_0 [2]),
        .O(add_ln885_fu_353_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \yCount_V_3[3]_i_1 
       (.I0(\yCount_V_3_reg[9]_0 [2]),
        .I1(\yCount_V_3_reg[9]_0 [0]),
        .I2(\yCount_V_3_reg[9]_0 [1]),
        .I3(\yCount_V_3_reg[9]_0 [3]),
        .O(add_ln885_fu_353_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \yCount_V_3[4]_i_1 
       (.I0(\yCount_V_3_reg[9]_0 [3]),
        .I1(\yCount_V_3_reg[9]_0 [1]),
        .I2(\yCount_V_3_reg[9]_0 [0]),
        .I3(\yCount_V_3_reg[9]_0 [2]),
        .I4(\yCount_V_3_reg[9]_0 [4]),
        .O(add_ln885_fu_353_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \yCount_V_3[5]_i_1 
       (.I0(\yCount_V_3_reg[9]_0 [4]),
        .I1(\yCount_V_3_reg[9]_0 [2]),
        .I2(\yCount_V_3_reg[9]_0 [0]),
        .I3(\yCount_V_3_reg[9]_0 [1]),
        .I4(\yCount_V_3_reg[9]_0 [3]),
        .I5(\yCount_V_3_reg[9]_0 [5]),
        .O(add_ln885_fu_353_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \yCount_V_3[6]_i_1 
       (.I0(\yCount_V_3[9]_i_4_n_5 ),
        .I1(\yCount_V_3_reg[9]_0 [6]),
        .O(add_ln885_fu_353_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \yCount_V_3[7]_i_1 
       (.I0(\yCount_V_3_reg[9]_0 [6]),
        .I1(\yCount_V_3[9]_i_4_n_5 ),
        .I2(\yCount_V_3_reg[9]_0 [7]),
        .O(add_ln885_fu_353_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \yCount_V_3[8]_i_1 
       (.I0(\yCount_V_3_reg[9]_0 [7]),
        .I1(\yCount_V_3[9]_i_4_n_5 ),
        .I2(\yCount_V_3_reg[9]_0 [6]),
        .I3(\yCount_V_3_reg[9]_0 [8]),
        .O(add_ln885_fu_353_p2[8]));
  LUT4 #(
    .INIT(16'h0040)) 
    \yCount_V_3[9]_i_2 
       (.I0(CO),
        .I1(icmp_ln1336_reg_594),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\q0_reg[0]_inv ),
        .O(yCount_V_3));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \yCount_V_3[9]_i_3 
       (.I0(\yCount_V_3_reg[9]_0 [8]),
        .I1(\yCount_V_3_reg[9]_0 [6]),
        .I2(\yCount_V_3[9]_i_4_n_5 ),
        .I3(\yCount_V_3_reg[9]_0 [7]),
        .I4(\yCount_V_3_reg[9]_0 [9]),
        .O(add_ln885_fu_353_p2[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \yCount_V_3[9]_i_4 
       (.I0(\yCount_V_3_reg[9]_0 [4]),
        .I1(\yCount_V_3_reg[9]_0 [2]),
        .I2(\yCount_V_3_reg[9]_0 [0]),
        .I3(\yCount_V_3_reg[9]_0 [1]),
        .I4(\yCount_V_3_reg[9]_0 [3]),
        .I5(\yCount_V_3_reg[9]_0 [5]),
        .O(\yCount_V_3[9]_i_4_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[0] 
       (.C(ap_clk),
        .CE(yCount_V_3),
        .D(add_ln885_fu_353_p2[0]),
        .Q(\yCount_V_3_reg[9]_0 [0]),
        .R(\yCount_V_3_reg[9]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[1] 
       (.C(ap_clk),
        .CE(yCount_V_3),
        .D(add_ln885_fu_353_p2[1]),
        .Q(\yCount_V_3_reg[9]_0 [1]),
        .R(\yCount_V_3_reg[9]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[2] 
       (.C(ap_clk),
        .CE(yCount_V_3),
        .D(add_ln885_fu_353_p2[2]),
        .Q(\yCount_V_3_reg[9]_0 [2]),
        .R(\yCount_V_3_reg[9]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[3] 
       (.C(ap_clk),
        .CE(yCount_V_3),
        .D(add_ln885_fu_353_p2[3]),
        .Q(\yCount_V_3_reg[9]_0 [3]),
        .R(\yCount_V_3_reg[9]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[4] 
       (.C(ap_clk),
        .CE(yCount_V_3),
        .D(add_ln885_fu_353_p2[4]),
        .Q(\yCount_V_3_reg[9]_0 [4]),
        .R(\yCount_V_3_reg[9]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[5] 
       (.C(ap_clk),
        .CE(yCount_V_3),
        .D(add_ln885_fu_353_p2[5]),
        .Q(\yCount_V_3_reg[9]_0 [5]),
        .R(\yCount_V_3_reg[9]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[6] 
       (.C(ap_clk),
        .CE(yCount_V_3),
        .D(add_ln885_fu_353_p2[6]),
        .Q(\yCount_V_3_reg[9]_0 [6]),
        .R(\yCount_V_3_reg[9]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[7] 
       (.C(ap_clk),
        .CE(yCount_V_3),
        .D(add_ln885_fu_353_p2[7]),
        .Q(\yCount_V_3_reg[9]_0 [7]),
        .R(\yCount_V_3_reg[9]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[8] 
       (.C(ap_clk),
        .CE(yCount_V_3),
        .D(add_ln885_fu_353_p2[8]),
        .Q(\yCount_V_3_reg[9]_0 [8]),
        .R(\yCount_V_3_reg[9]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_3_reg[9] 
       (.C(ap_clk),
        .CE(yCount_V_3),
        .D(add_ln885_fu_353_p2[9]),
        .Q(\yCount_V_3_reg[9]_0 [9]),
        .R(\yCount_V_3_reg[9]_1 ));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u16_ROM_AUTO_1R
   (D,
    \q1_reg[5]_0 ,
    q1,
    \q0_reg[5]_0 ,
    q0,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_3 ,
    outpix_val_V_52_reg_4334_pp0_iter12_reg,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_4 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_5 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_6 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3] ,
    E,
    \q0_reg[7]_0 ,
    ap_clk,
    \q1_reg[7]_0 );
  output [0:0]D;
  output \q1_reg[5]_0 ;
  output [0:0]q1;
  output \q0_reg[5]_0 ;
  output [1:0]q0;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_0 ;
  input [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_2 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_3 ;
  input [0:0]outpix_val_V_52_reg_4334_pp0_iter12_reg;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_4 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_5 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_6 ;
  input [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3] ;
  input [0:0]E;
  input [1:0]\q0_reg[7]_0 ;
  input ap_clk;
  input [1:0]\q1_reg[7]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_0 ;
  wire [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_3 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_4 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_6 ;
  wire [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3] ;
  wire [0:0]outpix_val_V_52_reg_4334_pp0_iter12_reg;
  wire [1:0]q0;
  wire \q0_reg[5]_0 ;
  wire [1:0]\q0_reg[7]_0 ;
  wire [0:0]q1;
  wire \q1_reg[5]_0 ;
  wire [1:0]\q1_reg[7]_0 ;
  wire [5:5]tpgBarSelYuv_u_q1;

  LUT6 #(
    .INIT(64'hAE000000AEAEAEAE)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_2_n_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3] ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_0 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_1 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_2 ),
        .I5(\q1_reg[5]_0 ),
        .O(D));
  LUT6 #(
    .INIT(64'hFFFFFFFFF8FFF8F8)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_2 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_3 ),
        .I1(outpix_val_V_52_reg_4334_pp0_iter12_reg),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_4 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_2 ),
        .I4(tpgBarSelYuv_u_q1),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_5 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_5 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_6 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_2 ),
        .I2(tpgBarSelYuv_u_q1),
        .O(\q1_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT4 #(
    .INIT(16'h0131)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[3]_i_4 
       (.I0(q0[0]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_6 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3]_2 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3] ),
        .O(\q0_reg[5]_0 ));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[7]_0 [0]),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[7]_0 [1]),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1_reg[7]_0 [0]),
        .Q(tpgBarSelYuv_u_q1),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1_reg[7]_0 [1]),
        .Q(q1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u16_ROM_AUTO_1R" *) 
module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u16_ROM_AUTO_1R_22
   (\p_0_4_0_0_0250381_lcssa398_fu_226_reg[7] ,
    \p_0_1_0_0_0244375_lcssa389_fu_214_reg[7] ,
    \q0_reg[5]_0 ,
    \outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[5]__0 ,
    \q1_reg[5]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_3 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_4 ,
    outpix_val_V_55_reg_4344_pp0_iter12_reg,
    outpix_val_V_52_reg_4334_pp0_iter12_reg,
    E,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_2 ,
    \q1_reg[5]_1 ,
    D,
    ap_clk,
    \q1_reg[7]_0 );
  output [1:0]\p_0_4_0_0_0250381_lcssa398_fu_226_reg[7] ;
  output [2:0]\p_0_1_0_0_0244375_lcssa389_fu_214_reg[7] ;
  output [0:0]\q0_reg[5]_0 ;
  output \outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[5]__0 ;
  output \q1_reg[5]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1] ;
  input [1:0]\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_0 ;
  input [1:0]\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_0 ;
  input [2:0]\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_2 ;
  input [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_3 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_4 ;
  input [2:0]outpix_val_V_55_reg_4344_pp0_iter12_reg;
  input [2:0]outpix_val_V_52_reg_4334_pp0_iter12_reg;
  input [0:0]E;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_2 ;
  input [0:0]\q1_reg[5]_1 ;
  input [1:0]D;
  input ap_clk;
  input [1:0]\q1_reg[7]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0 ;
  wire [2:0]\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_2 ;
  wire [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_3 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_4 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[1]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_1 ;
  wire [1:0]\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7] ;
  wire [1:0]\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_1 ;
  wire [7:5]grp_tpgPatternTartanColorBars_fu_1413_ap_return_1;
  wire [7:7]grp_tpgPatternTartanColorBars_fu_1413_ap_return_4;
  wire [2:0]outpix_val_V_52_reg_4334_pp0_iter12_reg;
  wire [2:0]outpix_val_V_55_reg_4344_pp0_iter12_reg;
  wire \outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[5]__0 ;
  wire [2:0]\p_0_1_0_0_0244375_lcssa389_fu_214_reg[7] ;
  wire [1:0]\p_0_4_0_0_0250381_lcssa398_fu_226_reg[7] ;
  wire [0:0]\q0_reg[5]_0 ;
  wire \q1_reg[5]_0 ;
  wire [0:0]\q1_reg[5]_1 ;
  wire [1:0]\q1_reg[7]_0 ;

  LUT6 #(
    .INIT(64'hAE000000AEAEAEAE)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_2_n_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1] ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_0 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_1 [0]),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7] ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5] ),
        .O(\p_0_1_0_0_0244375_lcssa389_fu_214_reg[7] [0]));
  LUT5 #(
    .INIT(32'hFFD5D5D5)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_2 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_0 ),
        .I1(grp_tpgPatternTartanColorBars_fu_1413_ap_return_1[5]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_1 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_4 ),
        .I4(outpix_val_V_52_reg_4334_pp0_iter12_reg[0]),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h80)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_4 
       (.I0(grp_tpgPatternTartanColorBars_fu_1413_ap_return_1[5]),
        .I1(E),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_2 ),
        .O(\q1_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAEAE00AE00AE00AE)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_2_n_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1] ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_0 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5] ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_1 [1]),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7] ),
        .O(\p_0_1_0_0_0244375_lcssa389_fu_214_reg[7] [1]));
  LUT5 #(
    .INIT(32'hFF8F8F8F)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_2 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_4 ),
        .I1(outpix_val_V_52_reg_4334_pp0_iter12_reg[1]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_0 ),
        .I3(grp_tpgPatternTartanColorBars_fu_1413_ap_return_1[5]),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_1 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_2_n_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_2 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_1 [2]),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_3 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7] ),
        .O(\p_0_1_0_0_0244375_lcssa389_fu_214_reg[7] [2]));
  LUT5 #(
    .INIT(32'h4F4FFF4F)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_2 
       (.I0(outpix_val_V_52_reg_4334_pp0_iter12_reg[2]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_4 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_0 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_1 ),
        .I4(grp_tpgPatternTartanColorBars_fu_1413_ap_return_1[7]),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hEEEEE0EEEEEEE000)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[1]_i_2_n_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1] ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7] [0]),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7] ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_0 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_0 [0]),
        .O(\p_0_4_0_0_0250381_lcssa398_fu_226_reg[7] [0]));
  LUT5 #(
    .INIT(32'hFFD5D5D5)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[1]_i_2 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_0 ),
        .I1(\q0_reg[5]_0 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_1 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_4 ),
        .I4(outpix_val_V_55_reg_4344_pp0_iter12_reg[0]),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[1]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_3 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_4 ),
        .I1(outpix_val_V_55_reg_4344_pp0_iter12_reg[1]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_1 ),
        .I3(\q0_reg[5]_0 ),
        .O(\outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[5]__0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_2_n_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_1 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7] [1]),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_0 [1]),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7] ),
        .O(\p_0_4_0_0_0250381_lcssa398_fu_226_reg[7] [1]));
  LUT5 #(
    .INIT(32'h4F4FFF4F)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_2 
       (.I0(outpix_val_V_55_reg_4344_pp0_iter12_reg[2]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_4 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_0 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_1 ),
        .I4(grp_tpgPatternTartanColorBars_fu_1413_ap_return_4),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_2_n_5 ));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q1_reg[5]_1 ),
        .D(D[0]),
        .Q(\q0_reg[5]_0 ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q1_reg[5]_1 ),
        .D(D[1]),
        .Q(grp_tpgPatternTartanColorBars_fu_1413_ap_return_4),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(\q1_reg[5]_1 ),
        .D(\q1_reg[7]_0 [0]),
        .Q(grp_tpgPatternTartanColorBars_fu_1413_ap_return_1[5]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(\q1_reg[5]_1 ),
        .D(\q1_reg[7]_0 [1]),
        .Q(grp_tpgPatternTartanColorBars_fu_1413_ap_return_1[7]),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v18_ROM_AUTO_1R
   (\q1_reg[6]_0 ,
    \q0_reg[6]_0 ,
    \q0_reg[4]_0 ,
    \q0_reg[4]_1 ,
    \q0_reg[6]_1 ,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \p_0_5_0_0_0252383_lcssa401_fu_230_reg[3] ,
    \p_0_5_0_0_0252383_lcssa401_fu_230_reg[5] ,
    \q0_reg[7]_0 ,
    \q0_reg[6]_2 ,
    \q0_reg[6]_3 ,
    \q1_reg[0]_0 ,
    \p_0_1_0_0_0244375_lcssa389_fu_214_reg[4] ,
    \q1_reg[6]_1 ,
    \q1_reg[7]_0 ,
    E,
    \q1_reg[0]_1 ,
    ap_clk,
    \q1_reg[6]_2 ,
    \q0_reg[0]_2 ,
    \q0_reg[6]_4 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7] ,
    \q0_reg[7]_1 ,
    \q1_reg[7]_1 );
  output [2:0]\q1_reg[6]_0 ;
  output [0:0]\q0_reg[6]_0 ;
  output \q0_reg[4]_0 ;
  output \q0_reg[4]_1 ;
  output \q0_reg[6]_1 ;
  output \q0_reg[0]_0 ;
  output \q0_reg[0]_1 ;
  output \p_0_5_0_0_0252383_lcssa401_fu_230_reg[3] ;
  output \p_0_5_0_0_0252383_lcssa401_fu_230_reg[5] ;
  output \q0_reg[7]_0 ;
  output \q0_reg[6]_2 ;
  output \q0_reg[6]_3 ;
  output \q1_reg[0]_0 ;
  output \p_0_1_0_0_0244375_lcssa389_fu_214_reg[4] ;
  output \q1_reg[6]_1 ;
  output \q1_reg[7]_0 ;
  input [0:0]E;
  input \q1_reg[0]_1 ;
  input ap_clk;
  input \q1_reg[6]_2 ;
  input \q0_reg[0]_2 ;
  input \q0_reg[6]_4 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_1 ;
  input [5:0]\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ;
  input [3:0]\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5] ;
  input [1:0]\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4] ;
  input [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7] ;
  input [2:0]\q0_reg[7]_1 ;
  input [2:0]\q1_reg[7]_1 ;

  wire [0:0]E;
  wire ap_clk;
  wire [1:0]\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5] ;
  wire [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_1 ;
  wire [3:0]\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2] ;
  wire [5:0]\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ;
  wire \p_0_1_0_0_0244375_lcssa389_fu_214_reg[4] ;
  wire \p_0_5_0_0_0252383_lcssa401_fu_230_reg[3] ;
  wire \p_0_5_0_0_0252383_lcssa401_fu_230_reg[5] ;
  wire \q0[4]_i_1__0_n_5 ;
  wire \q0[7]_i_1__8_n_5 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[4]_1 ;
  wire [0:0]\q0_reg[6]_0 ;
  wire \q0_reg[6]_1 ;
  wire \q0_reg[6]_2 ;
  wire \q0_reg[6]_3 ;
  wire \q0_reg[6]_4 ;
  wire \q0_reg[7]_0 ;
  wire [2:0]\q0_reg[7]_1 ;
  wire \q1[4]_i_1__0_n_5 ;
  wire \q1[7]_i_1__0__0_n_5 ;
  wire \q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire [2:0]\q1_reg[6]_0 ;
  wire \q1_reg[6]_1 ;
  wire \q1_reg[6]_2 ;
  wire \q1_reg[7]_0 ;
  wire [2:0]\q1_reg[7]_1 ;
  wire [7:0]tpgBarSelYuv_v_q0;
  wire [7:7]tpgBarSelYuv_v_q1;

  LUT4 #(
    .INIT(16'hF444)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[0]_i_7 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2] ),
        .I1(\q1_reg[6]_0 [0]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0] ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4] [0]),
        .O(\q1_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT4 #(
    .INIT(16'h202F)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_5 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4] [1]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2] ),
        .I3(\q1_reg[6]_0 [2]),
        .O(\p_0_1_0_0_0244375_lcssa389_fu_214_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[5]_i_4 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5] ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2] ),
        .I2(\q1_reg[6]_0 [2]),
        .O(\q1_reg[6]_1 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[7]_i_5 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2] ),
        .I1(tpgBarSelYuv_v_q1),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0] ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7] ),
        .O(\q1_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[0]_i_4 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2] ),
        .I1(tpgBarSelYuv_v_q0[0]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0] ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6] [0]),
        .O(\q0_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT4 #(
    .INIT(16'h0131)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[2]_i_3 
       (.I0(\q0_reg[6]_0 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5] ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2] ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6] [1]),
        .O(\q0_reg[6]_2 ));
  LUT6 #(
    .INIT(64'h44444F4444444444)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_4 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2] ),
        .I1(\q0_reg[6]_0 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4] ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_0 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_1 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6] [2]),
        .O(\q0_reg[6]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT4 #(
    .INIT(16'h0131)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_4 
       (.I0(\q0_reg[6]_0 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5] ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2] ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6] [3]),
        .O(\q0_reg[6]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[0]_i_4 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2] ),
        .I1(tpgBarSelYuv_v_q0[0]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0] ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] [0]),
        .O(\q0_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h44444F4444444444)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[2]_i_4 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2] ),
        .I1(tpgBarSelYuv_v_q0[4]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4] ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_0 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_1 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] [1]),
        .O(\q0_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT4 #(
    .INIT(16'h202F)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[3]_i_4 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] [2]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2] ),
        .I3(\q0_reg[6]_0 ),
        .O(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[3] ));
  LUT6 #(
    .INIT(64'h44444F4444444444)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[4]_i_4 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2] ),
        .I1(tpgBarSelYuv_v_q0[4]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4] ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_0 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_1 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] [3]),
        .O(\q0_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT4 #(
    .INIT(16'h202F)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_5 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] [4]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2] ),
        .I3(\q0_reg[6]_0 ),
        .O(\p_0_5_0_0_0252383_lcssa401_fu_230_reg[5] ));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_4 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2] ),
        .I1(tpgBarSelYuv_v_q0[7]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0] ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] [5]),
        .O(\q0_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \q0[4]_i_1__0 
       (.I0(\q0_reg[7]_1 [0]),
        .I1(\q0_reg[7]_1 [1]),
        .I2(\q0_reg[7]_1 [2]),
        .O(\q0[4]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \q0[7]_i_1__8 
       (.I0(\q0_reg[7]_1 [1]),
        .I1(\q0_reg[7]_1 [0]),
        .I2(\q0_reg[7]_1 [2]),
        .O(\q0[7]_i_1__8_n_5 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[0]_2 ),
        .Q(tpgBarSelYuv_v_q0[0]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1__0_n_5 ),
        .Q(tpgBarSelYuv_v_q0[4]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[6]_4 ),
        .Q(\q0_reg[6]_0 ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_1__8_n_5 ),
        .Q(tpgBarSelYuv_v_q0[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \q1[4]_i_1__0 
       (.I0(\q1_reg[7]_1 [0]),
        .I1(\q1_reg[7]_1 [1]),
        .I2(\q1_reg[7]_1 [2]),
        .O(\q1[4]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \q1[7]_i_1__0__0 
       (.I0(\q1_reg[7]_1 [1]),
        .I1(\q1_reg[7]_1 [0]),
        .I2(\q1_reg[7]_1 [2]),
        .O(\q1[7]_i_1__0__0_n_5 ));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1_reg[0]_1 ),
        .Q(\q1_reg[6]_0 [0]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1[4]_i_1__0_n_5 ),
        .Q(\q1_reg[6]_0 [1]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1_reg[6]_2 ),
        .Q(\q1_reg[6]_0 [2]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1[7]_i_1__0__0_n_5 ),
        .Q(tpgBarSelYuv_v_q1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v18_ROM_AUTO_1R" *) 
module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v18_ROM_AUTO_1R_23
   (\q1_reg[6]_0 ,
    \q0_reg[6]_0 ,
    D,
    \q1_reg[7]_0 ,
    \gSerie_V_reg[22] ,
    \q0_reg[4]_0 ,
    \tmp_21_reg_4434_reg[0] ,
    \q0_reg[6]_1 ,
    \q0_reg[6]_2 ,
    \q1_reg[0]_0 ,
    \q1_reg[4]_0 ,
    \q1_reg[6]_1 ,
    \q1_reg[6]_2 ,
    \q1_reg[6]_3 ,
    E,
    \q1_reg[0]_1 ,
    ap_clk,
    \q1_reg[6]_4 ,
    \q0_reg[0]_0 ,
    \q0_reg[6]_3 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6] ,
    tpgBarSelYuv_v_q0,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_3 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[1] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[2] ,
    tpgBarSelYuv_v_q1,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[3] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[0] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[0]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6] ,
    outpix_val_V_55_reg_4344_pp0_iter12_reg,
    tmp_21_reg_4434,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_2 ,
    tmp_15_reg_4424,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0 ,
    outpix_val_V_52_reg_4334_pp0_iter12_reg,
    \q0_reg[7]_0 ,
    \q1_reg[7]_1 );
  output \q1_reg[6]_0 ;
  output \q0_reg[6]_0 ;
  output [4:0]D;
  output [5:0]\q1_reg[7]_0 ;
  output [0:0]\gSerie_V_reg[22] ;
  output \q0_reg[4]_0 ;
  output \tmp_21_reg_4434_reg[0] ;
  output \q0_reg[6]_1 ;
  output \q0_reg[6]_2 ;
  output [0:0]\q1_reg[0]_0 ;
  output \q1_reg[4]_0 ;
  output \q1_reg[6]_1 ;
  output \q1_reg[6]_2 ;
  output \q1_reg[6]_3 ;
  input [0:0]E;
  input \q1_reg[0]_1 ;
  input ap_clk;
  input \q1_reg[6]_4 ;
  input \q0_reg[0]_0 ;
  input \q0_reg[6]_3 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5] ;
  input [1:0]\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_2 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6] ;
  input [0:0]tpgBarSelYuv_v_q0;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0] ;
  input [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_2 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_3 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[1] ;
  input [4:0]\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[2] ;
  input [1:0]tpgBarSelYuv_v_q1;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[3] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[0] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6] ;
  input [0:0]outpix_val_V_55_reg_4344_pp0_iter12_reg;
  input tmp_21_reg_4434;
  input [6:0]\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_2 ;
  input tmp_15_reg_4424;
  input [6:0]\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0 ;
  input [1:0]outpix_val_V_52_reg_4334_pp0_iter12_reg;
  input [1:0]\q0_reg[7]_0 ;
  input [1:0]\q1_reg[7]_1 ;

  wire [4:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[0]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[1]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[3]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[5]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[1] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[2] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[3] ;
  wire [4:0]\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6] ;
  wire [6:0]\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[0]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[0]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[3]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[6]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[0] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5] ;
  wire [1:0]\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6] ;
  wire [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]_0 ;
  wire [6:0]\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_3 ;
  wire [0:0]\gSerie_V_reg[22] ;
  wire [7:0]grp_tpgPatternTartanColorBars_fu_1413_ap_return_2;
  wire [7:0]grp_tpgPatternTartanColorBars_fu_1413_ap_return_5;
  wire [1:0]outpix_val_V_52_reg_4334_pp0_iter12_reg;
  wire [0:0]outpix_val_V_55_reg_4344_pp0_iter12_reg;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[6]_1 ;
  wire \q0_reg[6]_2 ;
  wire \q0_reg[6]_3 ;
  wire [1:0]\q0_reg[7]_0 ;
  wire [0:0]\q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire \q1_reg[4]_0 ;
  wire \q1_reg[6]_0 ;
  wire \q1_reg[6]_1 ;
  wire \q1_reg[6]_2 ;
  wire \q1_reg[6]_3 ;
  wire \q1_reg[6]_4 ;
  wire [5:0]\q1_reg[7]_0 ;
  wire [1:0]\q1_reg[7]_1 ;
  wire tmp_15_reg_4424;
  wire tmp_21_reg_4434;
  wire \tmp_21_reg_4434_reg[0] ;
  wire [0:0]tpgBarSelYuv_v_q0;
  wire [1:0]tpgBarSelYuv_v_q1;

  LUT6 #(
    .INIT(64'hFFFFFFFFBBAB0000)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[0]_i_2_n_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_0 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_2 ),
        .O(\q1_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[0]_i_2 
       (.I0(grp_tpgPatternTartanColorBars_fu_1413_ap_return_2[0]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]_i_3 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ),
        .I1(\q1_reg[6]_0 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6] ),
        .I3(outpix_val_V_52_reg_4334_pp0_iter12_reg[0]),
        .O(\q1_reg[6]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_3 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ),
        .I1(\q1_reg[6]_0 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6] ),
        .I3(outpix_val_V_52_reg_4334_pp0_iter12_reg[1]),
        .O(\q1_reg[6]_1 ));
  LUT6 #(
    .INIT(64'hF0DDF0DDFFFFF000)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_1 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_3_n_5 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5] [0]),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_0 ),
        .I4(tpgBarSelYuv_v_q1[0]),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0] ),
        .O(\q1_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_3 
       (.I0(tmp_15_reg_4424),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0 [0]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6] ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ),
        .I4(grp_tpgPatternTartanColorBars_fu_1413_ap_return_2[0]),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hAE000000AEAEAEAE)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[1]_i_2_n_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3] ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[1] ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5] [1]),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0] ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_0 ),
        .O(\q1_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFFFD5D5D5D5D5)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[1]_i_2 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 ),
        .I1(\q1_reg[6]_0 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ),
        .I3(tmp_15_reg_4424),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0 [1]),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6] ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hEEE000E0EEE0EEE0)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_2_n_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[2] ),
        .I2(tpgBarSelYuv_v_q1[1]),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5] [2]),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_0 ),
        .O(\q1_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFE0FFE0FFE0FF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_2 
       (.I0(tmp_15_reg_4424),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0 [2]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6] ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 ),
        .I4(grp_tpgPatternTartanColorBars_fu_1413_ap_return_2[4]),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAE000000AEAEAEAE)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[3]_i_2_n_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3] ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[3] ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5] [3]),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0] ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_0 ),
        .O(\q1_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFFFD5D5D5D5D5)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[3]_i_2 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 ),
        .I1(\q1_reg[6]_0 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ),
        .I3(tmp_15_reg_4424),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0 [3]),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6] ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[3]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFFF88888)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_3 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ),
        .I1(grp_tpgPatternTartanColorBars_fu_1413_ap_return_2[4]),
        .I2(tmp_15_reg_4424),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0 [4]),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6] ),
        .O(\q1_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAEAE00AE00AE00AE)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[5]_i_2_n_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3] ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_1 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_0 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5] [4]),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0] ),
        .O(\q1_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFFE0FFE0FFE0FF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[5]_i_2 
       (.I0(tmp_15_reg_4424),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0 [5]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6] ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 ),
        .I4(\q1_reg[6]_0 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[5]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFFF88888)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[6]_i_3 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ),
        .I1(\q1_reg[6]_0 ),
        .I2(tmp_15_reg_4424),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0 [6]),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6] ),
        .O(\q1_reg[6]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80B08080)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[7]_i_1 
       (.I0(grp_tpgPatternTartanColorBars_fu_1413_ap_return_2[7]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7] ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_0 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_1 ),
        .O(\q1_reg[7]_0 [5]));
  LUT5 #(
    .INIT(32'hFFFFF200)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3] ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[0]_i_3_n_5 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0]_0 ),
        .O(\gSerie_V_reg[22] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[0]_i_3 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6] ),
        .I1(outpix_val_V_55_reg_4344_pp0_iter12_reg),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ),
        .I3(grp_tpgPatternTartanColorBars_fu_1413_ap_return_5[0]),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_3 
       (.I0(\q0_reg[6]_0 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ),
        .O(\q0_reg[6]_2 ));
  LUT5 #(
    .INIT(32'hFFFFF200)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3] ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[0]_i_3_n_5 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[0]_0 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[0]_i_3 
       (.I0(tmp_21_reg_4434),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]_1 [0]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6] ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ),
        .I4(grp_tpgPatternTartanColorBars_fu_1413_ap_return_5[0]),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT5 #(
    .INIT(32'hFFF88888)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[1]_i_3 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ),
        .I1(\q0_reg[6]_0 ),
        .I2(tmp_21_reg_4434),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]_1 [1]),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6] ),
        .O(\q0_reg[6]_1 ));
  LUT5 #(
    .INIT(32'hFFF88888)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[2]_i_3 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ),
        .I1(grp_tpgPatternTartanColorBars_fu_1413_ap_return_5[4]),
        .I2(tmp_21_reg_4434),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]_1 [2]),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6] ),
        .O(\q0_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h00000000EAEEEAEA)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[3]_i_2_n_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3] ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]_0 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5] ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_0 [0]),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]_1 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFD5D5D5D5D5)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[3]_i_2 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 ),
        .I1(\q0_reg[6]_0 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ),
        .I3(tmp_21_reg_4434),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]_1 [3]),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6] ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[3]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFFE0E0E0)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[4]_i_3 
       (.I0(tmp_21_reg_4434),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]_1 [4]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6] ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ),
        .I4(grp_tpgPatternTartanColorBars_fu_1413_ap_return_5[4]),
        .O(\tmp_21_reg_4434_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000EAEEEAEA)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_2_n_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3] ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_1 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5] ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_0 [1]),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_2 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFFFD5D5D5D5D5)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_2 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 ),
        .I1(\q0_reg[6]_0 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ),
        .I3(tmp_21_reg_4434),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]_1 [5]),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6] ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hEEE000E0EEE0EEE0)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[6]_i_2_n_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6] ),
        .I2(tpgBarSelYuv_v_q0),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0] ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]_0 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFE0FFE0FFE0FF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[6]_i_2 
       (.I0(tmp_21_reg_4434),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]_1 [6]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6] ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 ),
        .I4(\q0_reg[6]_0 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80B08080)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_1 
       (.I0(grp_tpgPatternTartanColorBars_fu_1413_ap_return_5[7]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_2 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_3 ),
        .O(D[4]));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[0]_0 ),
        .Q(grp_tpgPatternTartanColorBars_fu_1413_ap_return_5[0]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[7]_0 [0]),
        .Q(grp_tpgPatternTartanColorBars_fu_1413_ap_return_5[4]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[6]_3 ),
        .Q(\q0_reg[6]_0 ),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[7]_0 [1]),
        .Q(grp_tpgPatternTartanColorBars_fu_1413_ap_return_5[7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1_reg[0]_1 ),
        .Q(grp_tpgPatternTartanColorBars_fu_1413_ap_return_2[0]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1_reg[7]_1 [0]),
        .Q(grp_tpgPatternTartanColorBars_fu_1413_ap_return_2[4]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1_reg[6]_4 ),
        .Q(\q1_reg[6]_0 ),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1_reg[7]_1 [1]),
        .Q(grp_tpgPatternTartanColorBars_fu_1413_ap_return_2[7]),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y20_ROM_AUTO_1R
   (D,
    q0,
    \q1_reg[3]_0 ,
    E,
    q1,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2 ,
    \q1_reg[0]_0 ,
    \q1_reg[0]_1 ,
    \q0_reg[2]_0 ,
    \q1_reg[2]_0 ,
    ap_clk);
  output [0:0]D;
  output [6:0]q0;
  output [1:0]\q1_reg[3]_0 ;
  output [0:0]E;
  output [5:0]q1;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3] ;
  input [2:0]\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2 ;
  input \q1_reg[0]_0 ;
  input \q1_reg[0]_1 ;
  input [2:0]\q0_reg[2]_0 ;
  input [2:0]\q1_reg[2]_0 ;
  input ap_clk;

  wire [0:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 ;
  wire [2:0]\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_1 ;
  wire [6:0]q0;
  wire \q0[0]_i_1__5_n_5 ;
  wire \q0[1]_i_1_n_5 ;
  wire \q0[2]_i_1__2_n_5 ;
  wire \q0[3]_i_1_n_5 ;
  wire \q0[4]_i_1_n_5 ;
  wire \q0[5]_i_1__6_n_5 ;
  wire \q0[6]_i_1__5_n_5 ;
  wire \q0[7]_i_2_n_5 ;
  wire [2:0]\q0_reg[2]_0 ;
  wire [5:0]q1;
  wire \q1[0]_i_1__5_n_5 ;
  wire \q1[1]_i_1_n_5 ;
  wire \q1[2]_i_1__2_n_5 ;
  wire \q1[3]_i_1_n_5 ;
  wire \q1[4]_i_1_n_5 ;
  wire \q1[5]_i_1__6_n_5 ;
  wire \q1[6]_i_1__5_n_5 ;
  wire \q1[7]_i_1__0_n_5 ;
  wire \q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire [2:0]\q1_reg[2]_0 ;
  wire [1:0]\q1_reg[3]_0 ;
  wire [7:7]tpgBarSelYuv_y_q0;
  wire [3:0]tpgBarSelYuv_y_q1;

  LUT6 #(
    .INIT(64'h0ACAFACAFACAFACA)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_1 [0]),
        .I1(tpgBarSelYuv_y_q1[0]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3] ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0] ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0 ),
        .O(\q1_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'hFF0FAAAACCCCEEEE)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[3]_i_1 
       (.I0(tpgBarSelYuv_y_q1[3]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_1 [1]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3] ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0 ),
        .O(\q1_reg[3]_0 [1]));
  LUT6 #(
    .INIT(64'h44F044F0FFFF00F0)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7] ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 ),
        .I2(tpgBarSelYuv_y_q0),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3] ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_1 [2]),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0 ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'h5B)) 
    \q0[0]_i_1__5 
       (.I0(\q0_reg[2]_0 [2]),
        .I1(\q0_reg[2]_0 [1]),
        .I2(\q0_reg[2]_0 [0]),
        .O(\q0[0]_i_1__5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \q0[1]_i_1 
       (.I0(\q0_reg[2]_0 [2]),
        .I1(\q0_reg[2]_0 [0]),
        .O(\q0[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \q0[2]_i_1__2 
       (.I0(\q0_reg[2]_0 [1]),
        .I1(\q0_reg[2]_0 [0]),
        .I2(\q0_reg[2]_0 [2]),
        .O(\q0[2]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \q0[3]_i_1 
       (.I0(\q0_reg[2]_0 [2]),
        .I1(\q0_reg[2]_0 [1]),
        .I2(\q0_reg[2]_0 [0]),
        .O(\q0[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \q0[4]_i_1 
       (.I0(\q0_reg[2]_0 [1]),
        .I1(\q0_reg[2]_0 [2]),
        .I2(\q0_reg[2]_0 [0]),
        .O(\q0[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \q0[5]_i_1__6 
       (.I0(\q0_reg[2]_0 [2]),
        .I1(\q0_reg[2]_0 [1]),
        .I2(\q0_reg[2]_0 [0]),
        .O(\q0[5]_i_1__6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q0[6]_i_1__5 
       (.I0(\q0_reg[2]_0 [1]),
        .O(\q0[6]_i_1__5_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \q0[7]_i_1__4 
       (.I0(\q1_reg[0]_0 ),
        .I1(\q1_reg[0]_1 ),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \q0[7]_i_2 
       (.I0(\q0_reg[2]_0 [2]),
        .O(\q0[7]_i_2_n_5 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[0]_i_1__5_n_5 ),
        .Q(q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1_n_5 ),
        .Q(q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_1__2_n_5 ),
        .Q(q0[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[3]_i_1_n_5 ),
        .Q(q0[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[4]_i_1_n_5 ),
        .Q(q0[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[5]_i_1__6_n_5 ),
        .Q(q0[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[6]_i_1__5_n_5 ),
        .Q(q0[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[7]_i_2_n_5 ),
        .Q(tpgBarSelYuv_y_q0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'h5B)) 
    \q1[0]_i_1__5 
       (.I0(\q1_reg[2]_0 [2]),
        .I1(\q1_reg[2]_0 [1]),
        .I2(\q1_reg[2]_0 [0]),
        .O(\q1[0]_i_1__5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \q1[1]_i_1 
       (.I0(\q1_reg[2]_0 [2]),
        .I1(\q1_reg[2]_0 [0]),
        .O(\q1[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \q1[2]_i_1__2 
       (.I0(\q1_reg[2]_0 [1]),
        .I1(\q1_reg[2]_0 [0]),
        .I2(\q1_reg[2]_0 [2]),
        .O(\q1[2]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \q1[3]_i_1 
       (.I0(\q1_reg[2]_0 [2]),
        .I1(\q1_reg[2]_0 [1]),
        .I2(\q1_reg[2]_0 [0]),
        .O(\q1[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \q1[4]_i_1 
       (.I0(\q1_reg[2]_0 [1]),
        .I1(\q1_reg[2]_0 [2]),
        .I2(\q1_reg[2]_0 [0]),
        .O(\q1[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \q1[5]_i_1__6 
       (.I0(\q1_reg[2]_0 [2]),
        .I1(\q1_reg[2]_0 [1]),
        .I2(\q1_reg[2]_0 [0]),
        .O(\q1[5]_i_1__6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q1[6]_i_1__5 
       (.I0(\q1_reg[2]_0 [1]),
        .O(\q1[6]_i_1__5_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q1[7]_i_1__0 
       (.I0(\q1_reg[2]_0 [2]),
        .O(\q1[7]_i_1__0_n_5 ));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1[0]_i_1__5_n_5 ),
        .Q(tpgBarSelYuv_y_q1[0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1[1]_i_1_n_5 ),
        .Q(q1[0]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1[2]_i_1__2_n_5 ),
        .Q(q1[1]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1[3]_i_1_n_5 ),
        .Q(tpgBarSelYuv_y_q1[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1[4]_i_1_n_5 ),
        .Q(q1[2]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1[5]_i_1__6_n_5 ),
        .Q(q1[3]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1[6]_i_1__5_n_5 ),
        .Q(q1[4]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1[7]_i_1__0_n_5 ),
        .Q(q1[5]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y20_ROM_AUTO_1R" *) 
module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y20_ROM_AUTO_1R_24
   (\p_0_0_0_0_0242373_lcssa386_fu_210_reg[0] ,
    \p_0_0_0_0_0242373_lcssa386_fu_210_reg[3] ,
    E,
    \q0_reg[7]_0 ,
    \q1_reg[7]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2 ,
    ap_enable_reg_pp0_iter2,
    \q1_reg[0]_0 ,
    D,
    ap_clk,
    \q1_reg[7]_1 );
  output \p_0_0_0_0_0242373_lcssa386_fu_210_reg[0] ;
  output \p_0_0_0_0_0242373_lcssa386_fu_210_reg[3] ;
  output [0:0]E;
  output [7:0]\q0_reg[7]_0 ;
  output [5:0]\q1_reg[7]_0 ;
  input [1:0]\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_2 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2 ;
  input ap_enable_reg_pp0_iter2;
  input \q1_reg[0]_0 ;
  input [7:0]D;
  input ap_clk;
  input [7:0]\q1_reg[7]_1 ;

  wire [7:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_2 ;
  wire [1:0]\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2 ;
  wire [3:0]grp_tpgPatternTartanColorBars_fu_1413_ap_return_0;
  wire \p_0_0_0_0_0242373_lcssa386_fu_210_reg[0] ;
  wire \p_0_0_0_0_0242373_lcssa386_fu_210_reg[3] ;
  wire [7:0]\q0_reg[7]_0 ;
  wire \q1_reg[0]_0 ;
  wire [5:0]\q1_reg[7]_0 ;
  wire [7:0]\q1_reg[7]_1 ;

  LUT6 #(
    .INIT(64'h00000DDDDDDD0DDD)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_3 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3] [0]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0] ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0 ),
        .I3(grp_tpgPatternTartanColorBars_fu_1413_ap_return_0[0]),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_1 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_2 ),
        .O(\p_0_0_0_0_0242373_lcssa386_fu_210_reg[0] ));
  LUT6 #(
    .INIT(64'h00000DDD0DDD0DDD)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[3]_i_2 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3] [1]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0 ),
        .I2(grp_tpgPatternTartanColorBars_fu_1413_ap_return_0[3]),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2 ),
        .O(\p_0_0_0_0_0242373_lcssa386_fu_210_reg[3] ));
  LUT2 #(
    .INIT(4'h2)) 
    \q0[7]_i_1__6 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\q1_reg[0]_0 ),
        .O(E));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\q0_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\q0_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\q0_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\q0_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\q0_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\q0_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\q0_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\q0_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1_reg[7]_1 [0]),
        .Q(grp_tpgPatternTartanColorBars_fu_1413_ap_return_0[0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1_reg[7]_1 [1]),
        .Q(\q1_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1_reg[7]_1 [2]),
        .Q(\q1_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1_reg[7]_1 [3]),
        .Q(grp_tpgPatternTartanColorBars_fu_1413_ap_return_0[3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1_reg[7]_1 [4]),
        .Q(\q1_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1_reg[7]_1 [5]),
        .Q(\q1_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1_reg[7]_1 [6]),
        .Q(\q1_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1_reg[7]_1 [7]),
        .Q(\q1_reg[7]_0 [5]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y20_ROM_AUTO_1R" *) 
module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y20_ROM_AUTO_1R_25
   (grp_tpgPatternCheckerBoard_fu_1385_ap_return_3,
    grp_tpgPatternCheckerBoard_fu_1385_ap_return_0,
    tpgCheckerBoardArray_q0,
    ap_clk,
    tpgCheckerBoardArray_q1,
    ap_enable_reg_pp0_iter2,
    \q0_reg[7]_0 );
  output [0:0]grp_tpgPatternCheckerBoard_fu_1385_ap_return_3;
  output [0:0]grp_tpgPatternCheckerBoard_fu_1385_ap_return_0;
  input [0:0]tpgCheckerBoardArray_q0;
  input ap_clk;
  input [0:0]tpgCheckerBoardArray_q1;
  input ap_enable_reg_pp0_iter2;
  input \q0_reg[7]_0 ;

  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire [0:0]grp_tpgPatternCheckerBoard_fu_1385_ap_return_0;
  wire [0:0]grp_tpgPatternCheckerBoard_fu_1385_ap_return_3;
  wire \q0[7]_i_1__5_n_5 ;
  wire \q0_reg[7]_0 ;
  wire [0:0]tpgCheckerBoardArray_q0;
  wire [0:0]tpgCheckerBoardArray_q1;

  LUT2 #(
    .INIT(4'h2)) 
    \q0[7]_i_1__5 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(\q0_reg[7]_0 ),
        .O(\q0[7]_i_1__5_n_5 ));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0[7]_i_1__5_n_5 ),
        .D(tpgCheckerBoardArray_q0),
        .Q(grp_tpgPatternCheckerBoard_fu_1385_ap_return_3),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(\q0[7]_i_1__5_n_5 ),
        .D(tpgCheckerBoardArray_q1),
        .Q(grp_tpgPatternCheckerBoard_fu_1385_ap_return_0),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgCheckerBoardArray_ROM_AUTO_1R
   (tpgCheckerBoardArray_q0,
    E,
    tpgCheckerBoardArray_q1,
    ap_clk,
    \q0_reg[0]_inv_0 ,
    \q0_reg[0]_inv_1 ,
    hBarSel_1_3_reg,
    \q0_reg[0]_inv_2 ,
    icmp_ln1336_reg_594,
    \q1_reg[0]_inv_0 ,
    CO,
    vBarSel_2_reg,
    hBarSel_0_3_reg,
    \q1_reg[0]_inv_1 );
  output [0:0]tpgCheckerBoardArray_q0;
  output [0:0]E;
  output [0:0]tpgCheckerBoardArray_q1;
  input ap_clk;
  input \q0_reg[0]_inv_0 ;
  input \q0_reg[0]_inv_1 ;
  input [0:0]hBarSel_1_3_reg;
  input [0:0]\q0_reg[0]_inv_2 ;
  input icmp_ln1336_reg_594;
  input \q1_reg[0]_inv_0 ;
  input [0:0]CO;
  input [0:0]vBarSel_2_reg;
  input [0:0]hBarSel_0_3_reg;
  input [0:0]\q1_reg[0]_inv_1 ;

  wire [0:0]CO;
  wire [0:0]E;
  wire ap_clk;
  wire g0_b0__0_n_5;
  wire [0:0]hBarSel_0_3_reg;
  wire [0:0]hBarSel_1_3_reg;
  wire icmp_ln1336_reg_594;
  wire p_0_out;
  wire \q0_reg[0]_inv_0 ;
  wire \q0_reg[0]_inv_1 ;
  wire [0:0]\q0_reg[0]_inv_2 ;
  wire \q1_reg[0]_inv_0 ;
  wire [0:0]\q1_reg[0]_inv_1 ;
  wire [0:0]tpgCheckerBoardArray_q0;
  wire [0:0]tpgCheckerBoardArray_q1;
  wire [0:0]vBarSel_2_reg;

  LUT6 #(
    .INIT(64'hF6F9F609F606F6F6)) 
    g0_b0
       (.I0(hBarSel_1_3_reg),
        .I1(\q0_reg[0]_inv_2 ),
        .I2(icmp_ln1336_reg_594),
        .I3(\q1_reg[0]_inv_0 ),
        .I4(CO),
        .I5(vBarSel_2_reg),
        .O(p_0_out));
  LUT6 #(
    .INIT(64'hF6F9F609F606F6F6)) 
    g0_b0__0
       (.I0(hBarSel_0_3_reg),
        .I1(\q1_reg[0]_inv_1 ),
        .I2(icmp_ln1336_reg_594),
        .I3(\q1_reg[0]_inv_0 ),
        .I4(CO),
        .I5(vBarSel_2_reg),
        .O(g0_b0__0_n_5));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \q0_reg[0]_inv 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out),
        .Q(tpgCheckerBoardArray_q0),
        .R(1'b0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \q1_reg[0]_inv 
       (.C(ap_clk),
        .CE(E),
        .D(g0_b0__0_n_5),
        .Q(tpgCheckerBoardArray_q1),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \xCount_V_1[9]_i_2 
       (.I0(\q0_reg[0]_inv_0 ),
        .I1(\q0_reg[0]_inv_1 ),
        .O(E));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCrossHatch
   (ap_block_pp0_stage0_subdone,
    \icmp_ln1404_1_reg_530_reg[0]_0 ,
    DI,
    E,
    Q,
    ap_enable_reg_pp0_iter12_reg,
    \yCount_V_2_reg[8]_0 ,
    \ap_return_int_reg_reg[7] ,
    grp_tpgPatternCrossHatch_fu_1369_ap_return_0,
    grp_tpgPatternCrossHatch_fu_1369_ap_return_1,
    RSTC,
    grp_tpgPatternCrossHatch_fu_1369_ap_start_reg,
    ap_clk,
    CO,
    icmp_ln1428_fu_264_p2,
    \xCount_V_6_reg[7]_0 ,
    \icmp_ln1064_2_reg_566_reg[0]_0 ,
    \xCount_V_7_reg[7]_0 ,
    \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_0 ,
    \ap_phi_reg_pp0_iter1_agg_result_0_1_reg_101_reg[0]_0 ,
    \icmp_ln1404_reg_526_reg[0]_0 ,
    \icmp_ln1404_reg_526_reg[0]_1 ,
    trunc_ln518_reg_1186,
    \icmp_ln1404_reg_526_reg[0]_2 ,
    \icmp_ln1404_reg_526[0]_i_3_0 ,
    \icmp_ln1404_reg_526[0]_i_3_1 ,
    \icmp_ln1404_reg_526_reg[0]_3 ,
    \xCount_V_6_reg[1]_0 ,
    \xCount_V_6_reg[1]_1 ,
    \or_ln1064_reg_557_reg[0]_0 ,
    \xCount_V_7_reg[9]_0 ,
    \ap_return_int_reg_reg[9] ,
    \xCount_V_7_reg[9]_1 ,
    \xCount_V_7_reg[9]_2 ,
    \xCount_V_7_reg[9]_3 ,
    \xCount_V_7_reg[8]_i_2 ,
    \xCount_V_7_reg[7]_i_2 ,
    \xCount_V_7[8]_i_12 ,
    \yCount_V_2_reg[0]_0 ,
    \yCount_V_2_reg[0]_1 ,
    \yCount_V_2_reg[0]_2 ,
    \xCount_V_6_reg[0]_0 ,
    \xCount_V_6_reg[0]_1 ,
    \xCount_V_6_reg[0]_2 ,
    srcYUV_empty_n,
    bckgndYUV_full_n,
    ap_enable_reg_pp0_iter15);
  output ap_block_pp0_stage0_subdone;
  output \icmp_ln1404_1_reg_530_reg[0]_0 ;
  output [3:0]DI;
  output [0:0]E;
  output [2:0]Q;
  output ap_enable_reg_pp0_iter12_reg;
  output [8:0]\yCount_V_2_reg[8]_0 ;
  output [3:0]\ap_return_int_reg_reg[7] ;
  output [0:0]grp_tpgPatternCrossHatch_fu_1369_ap_return_0;
  output [0:0]grp_tpgPatternCrossHatch_fu_1369_ap_return_1;
  input RSTC;
  input grp_tpgPatternCrossHatch_fu_1369_ap_start_reg;
  input ap_clk;
  input [0:0]CO;
  input icmp_ln1428_fu_264_p2;
  input [1:0]\xCount_V_6_reg[7]_0 ;
  input [0:0]\icmp_ln1064_2_reg_566_reg[0]_0 ;
  input [1:0]\xCount_V_7_reg[7]_0 ;
  input [0:0]\ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_0 ;
  input [14:0]\ap_phi_reg_pp0_iter1_agg_result_0_1_reg_101_reg[0]_0 ;
  input [7:0]\icmp_ln1404_reg_526_reg[0]_0 ;
  input \icmp_ln1404_reg_526_reg[0]_1 ;
  input [2:0]trunc_ln518_reg_1186;
  input \icmp_ln1404_reg_526_reg[0]_2 ;
  input \icmp_ln1404_reg_526[0]_i_3_0 ;
  input \icmp_ln1404_reg_526[0]_i_3_1 ;
  input \icmp_ln1404_reg_526_reg[0]_3 ;
  input \xCount_V_6_reg[1]_0 ;
  input \xCount_V_6_reg[1]_1 ;
  input \or_ln1064_reg_557_reg[0]_0 ;
  input \xCount_V_7_reg[9]_0 ;
  input [9:0]\ap_return_int_reg_reg[9] ;
  input \xCount_V_7_reg[9]_1 ;
  input \xCount_V_7_reg[9]_2 ;
  input \xCount_V_7_reg[9]_3 ;
  input \xCount_V_7_reg[8]_i_2 ;
  input [1:0]\xCount_V_7_reg[7]_i_2 ;
  input \xCount_V_7[8]_i_12 ;
  input \yCount_V_2_reg[0]_0 ;
  input \yCount_V_2_reg[0]_1 ;
  input \yCount_V_2_reg[0]_2 ;
  input \xCount_V_6_reg[0]_0 ;
  input \xCount_V_6_reg[0]_1 ;
  input \xCount_V_6_reg[0]_2 ;
  input srcYUV_empty_n;
  input bckgndYUV_full_n;
  input ap_enable_reg_pp0_iter15;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [0:0]E;
  wire [2:0]Q;
  wire RSTC;
  wire [9:0]add_ln885_fu_304_p2;
  wire \and_ln1404_reg_535[0]_i_1_n_5 ;
  wire and_ln1404_reg_535_pp0_iter1_reg;
  wire \and_ln1404_reg_535_reg_n_5_[0] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_185;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter12_reg;
  wire ap_enable_reg_pp0_iter15;
  wire ap_enable_reg_pp0_iter2;
  wire ap_phi_reg_pp0_iter1_agg_result_0_1_reg_101;
  wire [14:0]\ap_phi_reg_pp0_iter1_agg_result_0_1_reg_101_reg[0]_0 ;
  wire ap_phi_reg_pp0_iter1_empty_reg_90;
  wire [0:0]\ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_0 ;
  wire ap_phi_reg_pp0_iter1_storemerge1_reg_78;
  wire ap_phi_reg_pp0_iter1_storemerge1_reg_780;
  wire \ap_phi_reg_pp0_iter1_storemerge1_reg_78[0]_i_1_n_5 ;
  wire ap_phi_reg_pp0_iter2_agg_result_0_1_reg_101;
  wire \ap_phi_reg_pp0_iter2_agg_result_0_1_reg_101[0]_i_1_n_5 ;
  wire ap_phi_reg_pp0_iter2_empty_reg_90;
  wire ap_phi_reg_pp0_iter3_agg_result_0_1_reg_101;
  wire \ap_phi_reg_pp0_iter3_agg_result_0_1_reg_101[0]_i_1_n_5 ;
  wire ap_phi_reg_pp0_iter3_empty_reg_90;
  wire \ap_phi_reg_pp0_iter3_empty_reg_90[0]_i_1_n_5 ;
  wire [3:0]\ap_return_int_reg_reg[7] ;
  wire [9:0]\ap_return_int_reg_reg[9] ;
  wire bckgndYUV_full_n;
  wire grp_reg_ap_uint_10_s_fu_176_n_19;
  wire grp_reg_ap_uint_10_s_fu_176_n_21;
  wire grp_reg_ap_uint_10_s_fu_176_n_22;
  wire grp_reg_ap_uint_10_s_fu_176_n_23;
  wire grp_reg_ap_uint_10_s_fu_176_n_24;
  wire grp_reg_ap_uint_10_s_fu_176_n_25;
  wire grp_reg_ap_uint_10_s_fu_176_n_26;
  wire grp_reg_ap_uint_10_s_fu_176_n_27;
  wire grp_reg_ap_uint_10_s_fu_176_n_28;
  wire grp_reg_ap_uint_10_s_fu_176_n_29;
  wire grp_reg_ap_uint_10_s_fu_176_n_34;
  wire grp_reg_ap_uint_10_s_fu_176_n_35;
  wire grp_reg_ap_uint_10_s_fu_176_n_36;
  wire grp_reg_ap_uint_10_s_fu_176_n_37;
  wire [0:0]grp_tpgPatternCrossHatch_fu_1369_ap_return_0;
  wire [0:0]grp_tpgPatternCrossHatch_fu_1369_ap_return_1;
  wire grp_tpgPatternCrossHatch_fu_1369_ap_start_reg;
  wire icmp_ln1064_2_reg_566;
  wire icmp_ln1064_2_reg_566_pp0_iter2_reg;
  wire [0:0]\icmp_ln1064_2_reg_566_reg[0]_0 ;
  wire icmp_ln1072_5_fu_428_p25_in;
  wire icmp_ln1072_5_reg_562;
  wire \icmp_ln1072_5_reg_562[0]_i_1_n_5 ;
  wire \icmp_ln1072_5_reg_562_pp0_iter2_reg_reg_n_5_[0] ;
  wire icmp_ln1072_fu_354_p2;
  wire icmp_ln1404_1_fu_210_p2;
  wire \icmp_ln1404_1_reg_530[0]_i_2_n_5 ;
  wire \icmp_ln1404_1_reg_530[0]_i_3_n_5 ;
  wire \icmp_ln1404_1_reg_530[0]_i_4_n_5 ;
  wire icmp_ln1404_1_reg_530_pp0_iter1_reg;
  wire \icmp_ln1404_1_reg_530_pp0_iter2_reg_reg_n_5_[0] ;
  wire \icmp_ln1404_1_reg_530_reg[0]_0 ;
  wire icmp_ln1404_fu_200_p2;
  wire \icmp_ln1404_reg_526[0]_i_2_n_5 ;
  wire \icmp_ln1404_reg_526[0]_i_3_0 ;
  wire \icmp_ln1404_reg_526[0]_i_3_1 ;
  wire \icmp_ln1404_reg_526[0]_i_3_n_5 ;
  wire \icmp_ln1404_reg_526[0]_i_4_n_5 ;
  wire icmp_ln1404_reg_526_pp0_iter1_reg;
  wire [7:0]\icmp_ln1404_reg_526_reg[0]_0 ;
  wire \icmp_ln1404_reg_526_reg[0]_1 ;
  wire \icmp_ln1404_reg_526_reg[0]_2 ;
  wire \icmp_ln1404_reg_526_reg[0]_3 ;
  wire \icmp_ln1404_reg_526_reg_n_5_[0] ;
  wire \icmp_ln1428_1_reg_550[0]_i_1_n_5 ;
  wire icmp_ln1428_1_reg_550_pp0_iter1_reg;
  wire icmp_ln1428_1_reg_550_pp0_iter2_reg;
  wire \icmp_ln1428_1_reg_550_reg_n_5_[0] ;
  wire icmp_ln1428_fu_264_p2;
  wire icmp_ln1428_reg_544;
  wire or_ln1064_reg_557;
  wire or_ln1064_reg_557_pp0_iter2_reg;
  wire \or_ln1064_reg_557_reg[0]_0 ;
  wire [9:0]select_ln1072_fu_414_p3;
  wire srcYUV_empty_n;
  wire [9:0]sub_ln886_fu_372_p2;
  wire [2:0]trunc_ln518_reg_1186;
  wire vHatch;
  wire vHatch0;
  wire \vHatch[0]_i_2_n_5 ;
  wire \vHatch[0]_i_3_n_5 ;
  wire xCount_V_6;
  wire \xCount_V_6[4]_i_2_n_5 ;
  wire \xCount_V_6[5]_i_2_n_5 ;
  wire \xCount_V_6[6]_i_2_n_5 ;
  wire \xCount_V_6[7]_i_3_n_5 ;
  wire \xCount_V_6[8]_i_2_n_5 ;
  wire \xCount_V_6[9]_i_17_n_5 ;
  wire \xCount_V_6[9]_i_19_n_5 ;
  wire \xCount_V_6[9]_i_24_n_5 ;
  wire \xCount_V_6[9]_i_28_n_5 ;
  wire \xCount_V_6[9]_i_30_n_5 ;
  wire \xCount_V_6[9]_i_7_n_5 ;
  wire \xCount_V_6[9]_i_8_n_5 ;
  wire \xCount_V_6_reg[0]_0 ;
  wire \xCount_V_6_reg[0]_1 ;
  wire \xCount_V_6_reg[0]_2 ;
  wire \xCount_V_6_reg[1]_0 ;
  wire \xCount_V_6_reg[1]_1 ;
  wire [1:0]\xCount_V_6_reg[7]_0 ;
  wire \xCount_V_6_reg_n_5_[0] ;
  wire \xCount_V_6_reg_n_5_[1] ;
  wire \xCount_V_6_reg_n_5_[4] ;
  wire \xCount_V_6_reg_n_5_[5] ;
  wire \xCount_V_6_reg_n_5_[8] ;
  wire \xCount_V_6_reg_n_5_[9] ;
  wire \xCount_V_7[5]_i_2_n_5 ;
  wire \xCount_V_7[6]_i_2_n_5 ;
  wire \xCount_V_7[7]_i_3_n_5 ;
  wire \xCount_V_7[8]_i_11_n_5 ;
  wire \xCount_V_7[8]_i_12 ;
  wire \xCount_V_7[8]_i_4_n_5 ;
  wire \xCount_V_7[8]_i_6_n_5 ;
  wire \xCount_V_7[8]_i_9_n_5 ;
  wire \xCount_V_7[9]_i_13_n_5 ;
  wire \xCount_V_7[9]_i_3_n_5 ;
  wire \xCount_V_7[9]_i_6_n_5 ;
  wire \xCount_V_7[9]_i_7_n_5 ;
  wire [1:0]\xCount_V_7_reg[7]_0 ;
  wire [1:0]\xCount_V_7_reg[7]_i_2 ;
  wire \xCount_V_7_reg[8]_i_2 ;
  wire \xCount_V_7_reg[9]_0 ;
  wire \xCount_V_7_reg[9]_1 ;
  wire \xCount_V_7_reg[9]_2 ;
  wire \xCount_V_7_reg[9]_3 ;
  wire \xCount_V_7_reg_n_5_[0] ;
  wire \xCount_V_7_reg_n_5_[1] ;
  wire \xCount_V_7_reg_n_5_[4] ;
  wire \xCount_V_7_reg_n_5_[5] ;
  wire \xCount_V_7_reg_n_5_[7] ;
  wire \xCount_V_7_reg_n_5_[8] ;
  wire \xCount_V_7_reg_n_5_[9] ;
  wire \yCount_V_2[9]_i_2_n_5 ;
  wire [9:9]yCount_V_2_reg;
  wire \yCount_V_2_reg[0]_0 ;
  wire \yCount_V_2_reg[0]_1 ;
  wire \yCount_V_2_reg[0]_2 ;
  wire [8:0]\yCount_V_2_reg[8]_0 ;

  LUT5 #(
    .INIT(32'hFFF80008)) 
    \and_ln1404_reg_535[0]_i_1 
       (.I0(icmp_ln1404_1_fu_210_p2),
        .I1(\ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter12_reg),
        .I3(icmp_ln1404_fu_200_p2),
        .I4(\and_ln1404_reg_535_reg_n_5_[0] ),
        .O(\and_ln1404_reg_535[0]_i_1_n_5 ));
  FDRE \and_ln1404_reg_535_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\and_ln1404_reg_535_reg_n_5_[0] ),
        .Q(and_ln1404_reg_535_pp0_iter1_reg),
        .R(1'b0));
  FDRE \and_ln1404_reg_535_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln1404_reg_535[0]_i_1_n_5 ),
        .Q(\and_ln1404_reg_535_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_tpgPatternCrossHatch_fu_1369_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(RSTC));
  FDRE \ap_phi_reg_pp0_iter1_agg_result_0_1_reg_101_reg[0] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter1_storemerge1_reg_78[0]_i_1_n_5 ),
        .D(icmp_ln1404_1_fu_210_p2),
        .Q(ap_phi_reg_pp0_iter1_agg_result_0_1_reg_101),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \ap_phi_reg_pp0_iter1_empty_reg_90[0]_i_1 
       (.I0(icmp_ln1404_1_fu_210_p2),
        .I1(icmp_ln1404_fu_200_p2),
        .I2(\ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_0 ),
        .O(ap_condition_185));
  FDRE \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter1_storemerge1_reg_78[0]_i_1_n_5 ),
        .D(ap_condition_185),
        .Q(ap_phi_reg_pp0_iter1_empty_reg_90),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter1_storemerge1_reg_78[0]_i_1 
       (.I0(grp_tpgPatternCrossHatch_fu_1369_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter12_reg),
        .O(\ap_phi_reg_pp0_iter1_storemerge1_reg_78[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter1_storemerge1_reg_78[0]_i_2 
       (.I0(CO),
        .I1(icmp_ln1404_1_fu_210_p2),
        .O(ap_phi_reg_pp0_iter1_storemerge1_reg_780));
  FDRE \ap_phi_reg_pp0_iter1_storemerge1_reg_78_reg[0] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter1_storemerge1_reg_78[0]_i_1_n_5 ),
        .D(ap_phi_reg_pp0_iter1_storemerge1_reg_780),
        .Q(ap_phi_reg_pp0_iter1_storemerge1_reg_78),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter2_agg_result_0_1_reg_101[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter12_reg),
        .O(\ap_phi_reg_pp0_iter2_agg_result_0_1_reg_101[0]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_agg_result_0_1_reg_101_reg[0] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter2_agg_result_0_1_reg_101[0]_i_1_n_5 ),
        .D(ap_phi_reg_pp0_iter1_agg_result_0_1_reg_101),
        .Q(ap_phi_reg_pp0_iter2_agg_result_0_1_reg_101),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_reg_90_reg[0] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter2_agg_result_0_1_reg_101[0]_i_1_n_5 ),
        .D(ap_phi_reg_pp0_iter1_empty_reg_90),
        .Q(ap_phi_reg_pp0_iter2_empty_reg_90),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter3_agg_result_0_1_reg_101[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter12_reg),
        .O(\ap_phi_reg_pp0_iter3_agg_result_0_1_reg_101[0]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter3_agg_result_0_1_reg_101_reg[0] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter3_agg_result_0_1_reg_101[0]_i_1_n_5 ),
        .D(ap_phi_reg_pp0_iter2_agg_result_0_1_reg_101),
        .Q(ap_phi_reg_pp0_iter3_agg_result_0_1_reg_101),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEEFA220A)) 
    \ap_phi_reg_pp0_iter3_empty_reg_90[0]_i_1 
       (.I0(vHatch),
        .I1(icmp_ln1404_1_reg_530_pp0_iter1_reg),
        .I2(and_ln1404_reg_535_pp0_iter1_reg),
        .I3(icmp_ln1404_reg_526_pp0_iter1_reg),
        .I4(ap_phi_reg_pp0_iter2_empty_reg_90),
        .O(\ap_phi_reg_pp0_iter3_empty_reg_90[0]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter3_empty_reg_90_reg[0] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter3_agg_result_0_1_reg_101[0]_i_1_n_5 ),
        .D(\ap_phi_reg_pp0_iter3_empty_reg_90[0]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_empty_reg_90),
        .R(1'b0));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_reg_ap_uint_10_s grp_reg_ap_uint_10_s_fu_176
       (.CO(icmp_ln1072_5_fu_428_p25_in),
        .DI({\xCount_V_6[9]_i_17_n_5 ,\xCount_V_6[9]_i_19_n_5 }),
        .Q({\xCount_V_7_reg_n_5_[9] ,\xCount_V_7_reg_n_5_[8] ,\xCount_V_7_reg_n_5_[7] ,Q[2],\xCount_V_7_reg_n_5_[5] ,\xCount_V_7_reg_n_5_[4] ,Q[1:0],\xCount_V_7_reg_n_5_[1] ,\xCount_V_7_reg_n_5_[0] }),
        .S({\xCount_V_6[7]_i_3_n_5 ,\xCount_V_6_reg[7]_0 }),
        .SR(grp_reg_ap_uint_10_s_fu_176_n_37),
        .ap_ce_reg_reg_0(E),
        .ap_ce_reg_reg_1(icmp_ln1072_fu_354_p2),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter12_reg(ap_block_pp0_stage0_subdone),
        .ap_enable_reg_pp0_iter12_reg_0(ap_enable_reg_pp0_iter12_reg),
        .ap_enable_reg_pp0_iter15(ap_enable_reg_pp0_iter15),
        .ap_enable_reg_pp0_iter1_reg(grp_reg_ap_uint_10_s_fu_176_n_36),
        .ap_phi_reg_pp0_iter1_storemerge1_reg_78(ap_phi_reg_pp0_iter1_storemerge1_reg_78),
        .\ap_return_int_reg_reg[7]_0 (\ap_return_int_reg_reg[7] ),
        .\ap_return_int_reg_reg[9]_0 (\ap_return_int_reg_reg[9] ),
        .bckgndYUV_full_n(bckgndYUV_full_n),
        .icmp_ln1064_2_reg_566(icmp_ln1064_2_reg_566),
        .\icmp_ln1064_2_reg_566_reg[0] ({\icmp_ln1064_2_reg_566_reg[0]_0 ,\xCount_V_6[9]_i_24_n_5 }),
        .\icmp_ln1064_2_reg_566_reg[0]_0 (\icmp_ln1428_1_reg_550_reg_n_5_[0] ),
        .\icmp_ln1404_1_reg_530_reg[0] (grp_reg_ap_uint_10_s_fu_176_n_34),
        .\icmp_ln1428_1_reg_550_reg[0] (grp_reg_ap_uint_10_s_fu_176_n_29),
        .icmp_ln1428_reg_544(icmp_ln1428_reg_544),
        .\icmp_ln1428_reg_544_reg[0] (grp_reg_ap_uint_10_s_fu_176_n_35),
        .or_ln1064_reg_557(or_ln1064_reg_557),
        .\or_ln1064_reg_557_reg[0] (\or_ln1064_reg_557_reg[0]_0 ),
        .srcYUV_empty_n(srcYUV_empty_n),
        .sub_ln886_fu_372_p2(sub_ln886_fu_372_p2),
        .\xCount_V_6_reg[0] (grp_reg_ap_uint_10_s_fu_176_n_19),
        .\xCount_V_6_reg[0]_0 (\xCount_V_6_reg_n_5_[0] ),
        .\xCount_V_6_reg[0]_1 (\icmp_ln1404_1_reg_530_reg[0]_0 ),
        .\xCount_V_6_reg[0]_2 (\xCount_V_6_reg[0]_0 ),
        .\xCount_V_6_reg[0]_3 (\xCount_V_6_reg[0]_1 ),
        .\xCount_V_6_reg[0]_4 (\xCount_V_6_reg[0]_2 ),
        .\xCount_V_6_reg[1] (grp_reg_ap_uint_10_s_fu_176_n_28),
        .\xCount_V_6_reg[1]_0 (\xCount_V_6[9]_i_28_n_5 ),
        .\xCount_V_6_reg[1]_1 (\xCount_V_6_reg[1]_0 ),
        .\xCount_V_6_reg[1]_2 (\xCount_V_6[9]_i_30_n_5 ),
        .\xCount_V_6_reg[1]_3 (\xCount_V_6_reg[1]_1 ),
        .\xCount_V_6_reg[2] (grp_reg_ap_uint_10_s_fu_176_n_27),
        .\xCount_V_6_reg[2]_0 (DI[0]),
        .\xCount_V_6_reg[2]_1 (\xCount_V_6_reg_n_5_[1] ),
        .\xCount_V_6_reg[3] (DI[1]),
        .\xCount_V_6_reg[4] (grp_reg_ap_uint_10_s_fu_176_n_26),
        .\xCount_V_6_reg[4]_0 (\xCount_V_6_reg_n_5_[4] ),
        .\xCount_V_6_reg[4]_1 (\xCount_V_6[4]_i_2_n_5 ),
        .\xCount_V_6_reg[5] (grp_reg_ap_uint_10_s_fu_176_n_25),
        .\xCount_V_6_reg[5]_0 (\xCount_V_6_reg_n_5_[5] ),
        .\xCount_V_6_reg[5]_1 (\xCount_V_6[5]_i_2_n_5 ),
        .\xCount_V_6_reg[6] (grp_reg_ap_uint_10_s_fu_176_n_24),
        .\xCount_V_6_reg[6]_0 (DI[2]),
        .\xCount_V_6_reg[6]_1 (\xCount_V_6[6]_i_2_n_5 ),
        .\xCount_V_6_reg[7] (grp_reg_ap_uint_10_s_fu_176_n_22),
        .\xCount_V_6_reg[7]_0 (grp_reg_ap_uint_10_s_fu_176_n_23),
        .\xCount_V_6_reg[8] (grp_reg_ap_uint_10_s_fu_176_n_21),
        .\xCount_V_6_reg[8]_0 (DI[3]),
        .\xCount_V_6_reg[8]_1 (\xCount_V_6[8]_i_2_n_5 ),
        .\xCount_V_6_reg[9] (\xCount_V_6_reg_n_5_[8] ),
        .\xCount_V_6_reg[9]_0 (\xCount_V_6[9]_i_7_n_5 ),
        .\xCount_V_6_reg[9]_1 (\xCount_V_6[9]_i_8_n_5 ),
        .\xCount_V_6_reg[9]_2 (\xCount_V_6_reg_n_5_[9] ),
        .\xCount_V_7[8]_i_12_0 (\xCount_V_7[8]_i_12 ),
        .\xCount_V_7_reg[2] ({\xCount_V_7[8]_i_4_n_5 ,\xCount_V_7[8]_i_6_n_5 }),
        .\xCount_V_7_reg[2]_0 ({\xCount_V_7[8]_i_9_n_5 ,\xCount_V_7[8]_i_11_n_5 }),
        .\xCount_V_7_reg[7] ({\xCount_V_7[7]_i_3_n_5 ,\xCount_V_7_reg[7]_0 }),
        .\xCount_V_7_reg[7]_i_2_0 (\xCount_V_7_reg[7]_i_2 ),
        .\xCount_V_7_reg[9] (\xCount_V_7[9]_i_3_n_5 ),
        .\xCount_V_7_reg[9]_0 (\xCount_V_7[9]_i_13_n_5 ),
        .\xCount_V_7_reg[9]_1 (\xCount_V_7_reg[9]_0 ),
        .\xCount_V_7_reg[9]_2 (\xCount_V_7_reg[9]_3 ),
        .\xCount_V_7_reg[9]_3 (\ap_phi_reg_pp0_iter2_agg_result_0_1_reg_101[0]_i_1_n_5 ));
  FDRE \icmp_ln1064_2_reg_566_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1064_2_reg_566),
        .Q(icmp_ln1064_2_reg_566_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln1064_2_reg_566_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_reg_ap_uint_10_s_fu_176_n_34),
        .Q(icmp_ln1064_2_reg_566),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \icmp_ln1072_5_reg_562[0]_i_1 
       (.I0(icmp_ln1072_5_fu_428_p25_in),
        .I1(ap_enable_reg_pp0_iter12_reg),
        .I2(\icmp_ln1428_1_reg_550_reg_n_5_[0] ),
        .I3(\icmp_ln1404_1_reg_530_reg[0]_0 ),
        .I4(icmp_ln1072_5_reg_562),
        .O(\icmp_ln1072_5_reg_562[0]_i_1_n_5 ));
  FDRE \icmp_ln1072_5_reg_562_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1072_5_reg_562),
        .Q(\icmp_ln1072_5_reg_562_pp0_iter2_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln1072_5_reg_562_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1072_5_reg_562[0]_i_1_n_5 ),
        .Q(icmp_ln1072_5_reg_562),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \icmp_ln1404_1_reg_530[0]_i_1 
       (.I0(\icmp_ln1404_1_reg_530[0]_i_2_n_5 ),
        .I1(\icmp_ln1404_1_reg_530[0]_i_3_n_5 ),
        .I2(\icmp_ln1404_1_reg_530[0]_i_4_n_5 ),
        .I3(\ap_phi_reg_pp0_iter1_agg_result_0_1_reg_101_reg[0]_0 [5]),
        .I4(\ap_phi_reg_pp0_iter1_agg_result_0_1_reg_101_reg[0]_0 [0]),
        .I5(\ap_phi_reg_pp0_iter1_agg_result_0_1_reg_101_reg[0]_0 [4]),
        .O(icmp_ln1404_1_fu_210_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln1404_1_reg_530[0]_i_2 
       (.I0(\ap_phi_reg_pp0_iter1_agg_result_0_1_reg_101_reg[0]_0 [12]),
        .I1(\ap_phi_reg_pp0_iter1_agg_result_0_1_reg_101_reg[0]_0 [9]),
        .I2(\ap_phi_reg_pp0_iter1_agg_result_0_1_reg_101_reg[0]_0 [10]),
        .I3(\ap_phi_reg_pp0_iter1_agg_result_0_1_reg_101_reg[0]_0 [6]),
        .O(\icmp_ln1404_1_reg_530[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln1404_1_reg_530[0]_i_3 
       (.I0(\ap_phi_reg_pp0_iter1_agg_result_0_1_reg_101_reg[0]_0 [11]),
        .I1(\ap_phi_reg_pp0_iter1_agg_result_0_1_reg_101_reg[0]_0 [13]),
        .I2(\ap_phi_reg_pp0_iter1_agg_result_0_1_reg_101_reg[0]_0 [14]),
        .I3(\ap_phi_reg_pp0_iter1_agg_result_0_1_reg_101_reg[0]_0 [2]),
        .O(\icmp_ln1404_1_reg_530[0]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln1404_1_reg_530[0]_i_4 
       (.I0(\ap_phi_reg_pp0_iter1_agg_result_0_1_reg_101_reg[0]_0 [1]),
        .I1(\ap_phi_reg_pp0_iter1_agg_result_0_1_reg_101_reg[0]_0 [3]),
        .I2(\ap_phi_reg_pp0_iter1_agg_result_0_1_reg_101_reg[0]_0 [7]),
        .I3(\ap_phi_reg_pp0_iter1_agg_result_0_1_reg_101_reg[0]_0 [8]),
        .O(\icmp_ln1404_1_reg_530[0]_i_4_n_5 ));
  FDRE \icmp_ln1404_1_reg_530_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1404_1_reg_530_reg[0]_0 ),
        .Q(icmp_ln1404_1_reg_530_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln1404_1_reg_530_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1404_1_reg_530_pp0_iter1_reg),
        .Q(\icmp_ln1404_1_reg_530_pp0_iter2_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln1404_1_reg_530_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1404_1_fu_210_p2),
        .Q(\icmp_ln1404_1_reg_530_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln1404_reg_526[0]_i_1 
       (.I0(\icmp_ln1404_reg_526[0]_i_2_n_5 ),
        .I1(\icmp_ln1404_reg_526_reg[0]_0 [6]),
        .I2(\icmp_ln1404_reg_526_reg[0]_1 ),
        .I3(\icmp_ln1404_reg_526_reg[0]_0 [0]),
        .I4(trunc_ln518_reg_1186[2]),
        .I5(\icmp_ln1404_reg_526[0]_i_3_n_5 ),
        .O(icmp_ln1404_fu_200_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln1404_reg_526[0]_i_2 
       (.I0(\icmp_ln1404_reg_526_reg[0]_0 [2]),
        .I1(trunc_ln518_reg_1186[0]),
        .I2(\icmp_ln1404_reg_526_reg[0]_3 ),
        .I3(\icmp_ln1404_reg_526_reg[0]_0 [7]),
        .O(\icmp_ln1404_reg_526[0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln1404_reg_526[0]_i_3 
       (.I0(\icmp_ln1404_reg_526_reg[0]_2 ),
        .I1(trunc_ln518_reg_1186[1]),
        .I2(\icmp_ln1404_reg_526_reg[0]_0 [4]),
        .I3(\icmp_ln1404_reg_526_reg[0]_0 [3]),
        .I4(\icmp_ln1404_reg_526[0]_i_4_n_5 ),
        .O(\icmp_ln1404_reg_526[0]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln1404_reg_526[0]_i_4 
       (.I0(\icmp_ln1404_reg_526_reg[0]_0 [5]),
        .I1(\icmp_ln1404_reg_526[0]_i_3_0 ),
        .I2(\icmp_ln1404_reg_526[0]_i_3_1 ),
        .I3(\icmp_ln1404_reg_526_reg[0]_0 [1]),
        .O(\icmp_ln1404_reg_526[0]_i_4_n_5 ));
  FDRE \icmp_ln1404_reg_526_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1404_reg_526_reg_n_5_[0] ),
        .Q(icmp_ln1404_reg_526_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln1404_reg_526_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1404_fu_200_p2),
        .Q(\icmp_ln1404_reg_526_reg_n_5_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1428_1_reg_550[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter12_reg),
        .I1(icmp_ln1404_1_fu_210_p2),
        .O(\icmp_ln1428_1_reg_550[0]_i_1_n_5 ));
  FDRE \icmp_ln1428_1_reg_550_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1428_1_reg_550_reg_n_5_[0] ),
        .Q(icmp_ln1428_1_reg_550_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln1428_1_reg_550_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1428_1_reg_550_pp0_iter1_reg),
        .Q(icmp_ln1428_1_reg_550_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln1428_1_reg_550_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln1428_1_reg_550[0]_i_1_n_5 ),
        .D(CO),
        .Q(\icmp_ln1428_1_reg_550_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln1428_reg_544_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln1428_1_reg_550[0]_i_1_n_5 ),
        .D(icmp_ln1428_fu_264_p2),
        .Q(icmp_ln1428_reg_544),
        .R(1'b0));
  FDRE \or_ln1064_reg_557_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(or_ln1064_reg_557),
        .Q(or_ln1064_reg_557_pp0_iter2_reg),
        .R(1'b0));
  FDRE \or_ln1064_reg_557_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_reg_ap_uint_10_s_fu_176_n_35),
        .Q(or_ln1064_reg_557),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF0F04)) 
    \outpix_val_V_23_reg_4449[7]_i_1 
       (.I0(\icmp_ln1072_5_reg_562_pp0_iter2_reg_reg_n_5_[0] ),
        .I1(icmp_ln1064_2_reg_566_pp0_iter2_reg),
        .I2(\icmp_ln1404_1_reg_530_pp0_iter2_reg_reg_n_5_[0] ),
        .I3(icmp_ln1428_1_reg_550_pp0_iter2_reg),
        .I4(ap_phi_reg_pp0_iter3_empty_reg_90),
        .O(grp_tpgPatternCrossHatch_fu_1369_ap_return_1));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \outpix_val_V_50_reg_4444[7]_i_2 
       (.I0(ap_phi_reg_pp0_iter3_agg_result_0_1_reg_101),
        .I1(\icmp_ln1404_1_reg_530_pp0_iter2_reg_reg_n_5_[0] ),
        .I2(ap_phi_reg_pp0_iter3_empty_reg_90),
        .I3(or_ln1064_reg_557_pp0_iter2_reg),
        .O(grp_tpgPatternCrossHatch_fu_1369_ap_return_0));
  LUT5 #(
    .INIT(32'h20200020)) 
    \vHatch[0]_i_1 
       (.I0(\vHatch[0]_i_3_n_5 ),
        .I1(ap_enable_reg_pp0_iter12_reg),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln1404_reg_526_reg_n_5_[0] ),
        .I4(\icmp_ln1404_1_reg_530_reg[0]_0 ),
        .O(vHatch0));
  LUT4 #(
    .INIT(16'h0008)) 
    \vHatch[0]_i_2 
       (.I0(\icmp_ln1404_1_reg_530_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter12_reg),
        .I3(\vHatch[0]_i_3_n_5 ),
        .O(\vHatch[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hEFEEEEEFEEEEEEEE)) 
    \vHatch[0]_i_3 
       (.I0(\and_ln1404_reg_535_reg_n_5_[0] ),
        .I1(\icmp_ln1404_reg_526_reg_n_5_[0] ),
        .I2(\yCount_V_2_reg[0]_0 ),
        .I3(yCount_V_2_reg),
        .I4(\yCount_V_2_reg[0]_1 ),
        .I5(\yCount_V_2_reg[0]_2 ),
        .O(\vHatch[0]_i_3_n_5 ));
  FDSE #(
    .INIT(1'b0)) 
    \vHatch_reg[0] 
       (.C(ap_clk),
        .CE(\vHatch[0]_i_2_n_5 ),
        .D(1'b0),
        .Q(vHatch),
        .S(vHatch0));
  LUT3 #(
    .INIT(8'h80)) 
    \xCount_V_6[4]_i_2 
       (.I0(DI[1]),
        .I1(DI[0]),
        .I2(\xCount_V_6_reg_n_5_[1] ),
        .O(\xCount_V_6[4]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \xCount_V_6[5]_i_2 
       (.I0(\xCount_V_6_reg_n_5_[4] ),
        .I1(\xCount_V_6_reg_n_5_[1] ),
        .I2(DI[0]),
        .I3(DI[1]),
        .O(\xCount_V_6[5]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \xCount_V_6[6]_i_2 
       (.I0(\xCount_V_6_reg_n_5_[5] ),
        .I1(DI[1]),
        .I2(DI[0]),
        .I3(\xCount_V_6_reg_n_5_[1] ),
        .I4(\xCount_V_6_reg_n_5_[4] ),
        .O(\xCount_V_6[6]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \xCount_V_6[7]_i_3 
       (.I0(DI[3]),
        .I1(\xCount_V_7_reg[9]_1 ),
        .O(\xCount_V_6[7]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \xCount_V_6[8]_i_2 
       (.I0(DI[2]),
        .I1(\xCount_V_6_reg_n_5_[4] ),
        .I2(\xCount_V_6_reg_n_5_[1] ),
        .I3(DI[0]),
        .I4(DI[1]),
        .I5(\xCount_V_6_reg_n_5_[5] ),
        .O(\xCount_V_6[8]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \xCount_V_6[9]_i_17 
       (.I0(DI[3]),
        .I1(\xCount_V_7_reg[9]_1 ),
        .I2(\xCount_V_7_reg[9]_2 ),
        .I3(DI[2]),
        .O(\xCount_V_6[9]_i_17_n_5 ));
  LUT4 #(
    .INIT(16'h444D)) 
    \xCount_V_6[9]_i_19 
       (.I0(DI[1]),
        .I1(\xCount_V_7_reg[8]_i_2 ),
        .I2(DI[0]),
        .I3(\xCount_V_7_reg[9]_0 ),
        .O(\xCount_V_6[9]_i_19_n_5 ));
  LUT3 #(
    .INIT(8'h04)) 
    \xCount_V_6[9]_i_2 
       (.I0(ap_enable_reg_pp0_iter12_reg),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln1404_1_reg_530_reg[0]_0 ),
        .O(xCount_V_6));
  LUT4 #(
    .INIT(16'h6006)) 
    \xCount_V_6[9]_i_24 
       (.I0(DI[0]),
        .I1(\xCount_V_7_reg[9]_0 ),
        .I2(DI[1]),
        .I3(\xCount_V_7_reg[8]_i_2 ),
        .O(\xCount_V_6[9]_i_24_n_5 ));
  LUT2 #(
    .INIT(4'hE)) 
    \xCount_V_6[9]_i_28 
       (.I0(\icmp_ln1404_1_reg_530_reg[0]_0 ),
        .I1(icmp_ln1072_5_fu_428_p25_in),
        .O(\xCount_V_6[9]_i_28_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xCount_V_6[9]_i_30 
       (.I0(\icmp_ln1428_1_reg_550_reg_n_5_[0] ),
        .I1(\icmp_ln1404_1_reg_530_reg[0]_0 ),
        .O(\xCount_V_6[9]_i_30_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \xCount_V_6[9]_i_7 
       (.I0(icmp_ln1072_5_fu_428_p25_in),
        .I1(\icmp_ln1428_1_reg_550_reg_n_5_[0] ),
        .I2(\icmp_ln1404_1_reg_530_reg[0]_0 ),
        .O(\xCount_V_6[9]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \xCount_V_6[9]_i_8 
       (.I0(DI[3]),
        .I1(\xCount_V_6[8]_i_2_n_5 ),
        .O(\xCount_V_6[9]_i_8_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_6_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_reg_ap_uint_10_s_fu_176_n_19),
        .Q(\xCount_V_6_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_6_reg[1] 
       (.C(ap_clk),
        .CE(xCount_V_6),
        .D(grp_reg_ap_uint_10_s_fu_176_n_29),
        .Q(\xCount_V_6_reg_n_5_[1] ),
        .R(grp_reg_ap_uint_10_s_fu_176_n_36));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_6_reg[2] 
       (.C(ap_clk),
        .CE(xCount_V_6),
        .D(grp_reg_ap_uint_10_s_fu_176_n_27),
        .Q(DI[0]),
        .R(grp_reg_ap_uint_10_s_fu_176_n_36));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_6_reg[3] 
       (.C(ap_clk),
        .CE(xCount_V_6),
        .D(grp_reg_ap_uint_10_s_fu_176_n_28),
        .Q(DI[1]),
        .R(grp_reg_ap_uint_10_s_fu_176_n_36));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_6_reg[4] 
       (.C(ap_clk),
        .CE(xCount_V_6),
        .D(grp_reg_ap_uint_10_s_fu_176_n_26),
        .Q(\xCount_V_6_reg_n_5_[4] ),
        .R(grp_reg_ap_uint_10_s_fu_176_n_36));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_6_reg[5] 
       (.C(ap_clk),
        .CE(xCount_V_6),
        .D(grp_reg_ap_uint_10_s_fu_176_n_25),
        .Q(\xCount_V_6_reg_n_5_[5] ),
        .R(grp_reg_ap_uint_10_s_fu_176_n_36));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_6_reg[6] 
       (.C(ap_clk),
        .CE(xCount_V_6),
        .D(grp_reg_ap_uint_10_s_fu_176_n_24),
        .Q(DI[2]),
        .R(grp_reg_ap_uint_10_s_fu_176_n_36));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_6_reg[7] 
       (.C(ap_clk),
        .CE(xCount_V_6),
        .D(grp_reg_ap_uint_10_s_fu_176_n_23),
        .Q(DI[3]),
        .R(grp_reg_ap_uint_10_s_fu_176_n_36));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_6_reg[8] 
       (.C(ap_clk),
        .CE(xCount_V_6),
        .D(grp_reg_ap_uint_10_s_fu_176_n_22),
        .Q(\xCount_V_6_reg_n_5_[8] ),
        .R(grp_reg_ap_uint_10_s_fu_176_n_36));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_6_reg[9] 
       (.C(ap_clk),
        .CE(xCount_V_6),
        .D(grp_reg_ap_uint_10_s_fu_176_n_21),
        .Q(\xCount_V_6_reg_n_5_[9] ),
        .R(grp_reg_ap_uint_10_s_fu_176_n_36));
  LUT4 #(
    .INIT(16'hFB08)) 
    \xCount_V_7[0]_i_1 
       (.I0(\xCount_V_7_reg_n_5_[0] ),
        .I1(icmp_ln1072_fu_354_p2),
        .I2(icmp_ln1428_reg_544),
        .I3(sub_ln886_fu_372_p2[0]),
        .O(select_ln1072_fu_414_p3[0]));
  LUT4 #(
    .INIT(16'hF704)) 
    \xCount_V_7[1]_i_1 
       (.I0(\xCount_V_7_reg_n_5_[1] ),
        .I1(icmp_ln1072_fu_354_p2),
        .I2(icmp_ln1428_reg_544),
        .I3(sub_ln886_fu_372_p2[1]),
        .O(select_ln1072_fu_414_p3[1]));
  LUT5 #(
    .INIT(32'hFF6F0060)) 
    \xCount_V_7[2]_i_1 
       (.I0(\xCount_V_7_reg_n_5_[1] ),
        .I1(Q[0]),
        .I2(icmp_ln1072_fu_354_p2),
        .I3(icmp_ln1428_reg_544),
        .I4(sub_ln886_fu_372_p2[2]),
        .O(select_ln1072_fu_414_p3[2]));
  LUT6 #(
    .INIT(64'hFFFF6AFF00006A00)) 
    \xCount_V_7[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\xCount_V_7_reg_n_5_[1] ),
        .I3(icmp_ln1072_fu_354_p2),
        .I4(icmp_ln1428_reg_544),
        .I5(sub_ln886_fu_372_p2[3]),
        .O(select_ln1072_fu_414_p3[3]));
  LUT6 #(
    .INIT(64'h6AAAFFFF6AAA0000)) 
    \xCount_V_7[4]_i_1 
       (.I0(\xCount_V_7_reg_n_5_[4] ),
        .I1(\xCount_V_7_reg_n_5_[1] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\xCount_V_7[9]_i_7_n_5 ),
        .I5(sub_ln886_fu_372_p2[4]),
        .O(select_ln1072_fu_414_p3[4]));
  LUT5 #(
    .INIT(32'hFF6F0060)) 
    \xCount_V_7[5]_i_1 
       (.I0(\xCount_V_7_reg_n_5_[5] ),
        .I1(\xCount_V_7[5]_i_2_n_5 ),
        .I2(icmp_ln1072_fu_354_p2),
        .I3(icmp_ln1428_reg_544),
        .I4(sub_ln886_fu_372_p2[5]),
        .O(select_ln1072_fu_414_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \xCount_V_7[5]_i_2 
       (.I0(\xCount_V_7_reg_n_5_[4] ),
        .I1(\xCount_V_7_reg_n_5_[1] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\xCount_V_7[5]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFF6F0060)) 
    \xCount_V_7[6]_i_1 
       (.I0(Q[2]),
        .I1(\xCount_V_7[6]_i_2_n_5 ),
        .I2(icmp_ln1072_fu_354_p2),
        .I3(icmp_ln1428_reg_544),
        .I4(sub_ln886_fu_372_p2[6]),
        .O(select_ln1072_fu_414_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \xCount_V_7[6]_i_2 
       (.I0(\xCount_V_7_reg_n_5_[5] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\xCount_V_7_reg_n_5_[1] ),
        .I4(\xCount_V_7_reg_n_5_[4] ),
        .O(\xCount_V_7[6]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT5 #(
    .INIT(32'hFF6F0060)) 
    \xCount_V_7[7]_i_1 
       (.I0(\xCount_V_7_reg_n_5_[7] ),
        .I1(\xCount_V_7[9]_i_6_n_5 ),
        .I2(icmp_ln1072_fu_354_p2),
        .I3(icmp_ln1428_reg_544),
        .I4(sub_ln886_fu_372_p2[7]),
        .O(select_ln1072_fu_414_p3[7]));
  LUT2 #(
    .INIT(4'h9)) 
    \xCount_V_7[7]_i_3 
       (.I0(\xCount_V_7_reg_n_5_[7] ),
        .I1(\xCount_V_7_reg[9]_1 ),
        .O(\xCount_V_7[7]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFF6AFF00006A00)) 
    \xCount_V_7[8]_i_1 
       (.I0(\xCount_V_7_reg_n_5_[8] ),
        .I1(\xCount_V_7[9]_i_6_n_5 ),
        .I2(\xCount_V_7_reg_n_5_[7] ),
        .I3(icmp_ln1072_fu_354_p2),
        .I4(icmp_ln1428_reg_544),
        .I5(sub_ln886_fu_372_p2[8]),
        .O(select_ln1072_fu_414_p3[8]));
  LUT4 #(
    .INIT(16'h6006)) 
    \xCount_V_7[8]_i_11 
       (.I0(Q[0]),
        .I1(\xCount_V_7_reg[9]_0 ),
        .I2(Q[1]),
        .I3(\xCount_V_7_reg[8]_i_2 ),
        .O(\xCount_V_7[8]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \xCount_V_7[8]_i_4 
       (.I0(\xCount_V_7_reg_n_5_[7] ),
        .I1(\xCount_V_7_reg[9]_1 ),
        .I2(\xCount_V_7_reg[9]_2 ),
        .I3(Q[2]),
        .O(\xCount_V_7[8]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h444D)) 
    \xCount_V_7[8]_i_6 
       (.I0(Q[1]),
        .I1(\xCount_V_7_reg[8]_i_2 ),
        .I2(Q[0]),
        .I3(\xCount_V_7_reg[9]_0 ),
        .O(\xCount_V_7[8]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \xCount_V_7[8]_i_9 
       (.I0(\xCount_V_7_reg_n_5_[7] ),
        .I1(\xCount_V_7_reg[9]_1 ),
        .I2(\xCount_V_7_reg[9]_2 ),
        .I3(Q[2]),
        .O(\xCount_V_7[8]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xCount_V_7[9]_i_13 
       (.I0(Q[1]),
        .I1(\xCount_V_7_reg[8]_i_2 ),
        .O(\xCount_V_7[9]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h6AAAFFFF6AAA0000)) 
    \xCount_V_7[9]_i_2 
       (.I0(\xCount_V_7_reg_n_5_[9] ),
        .I1(\xCount_V_7_reg_n_5_[7] ),
        .I2(\xCount_V_7[9]_i_6_n_5 ),
        .I3(\xCount_V_7_reg_n_5_[8] ),
        .I4(\xCount_V_7[9]_i_7_n_5 ),
        .I5(sub_ln886_fu_372_p2[9]),
        .O(select_ln1072_fu_414_p3[9]));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \xCount_V_7[9]_i_3 
       (.I0(\xCount_V_7_reg_n_5_[7] ),
        .I1(\xCount_V_7_reg[9]_1 ),
        .I2(\xCount_V_7_reg[9]_2 ),
        .I3(Q[2]),
        .O(\xCount_V_7[9]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \xCount_V_7[9]_i_6 
       (.I0(Q[2]),
        .I1(\xCount_V_7_reg_n_5_[4] ),
        .I2(\xCount_V_7_reg_n_5_[1] ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\xCount_V_7_reg_n_5_[5] ),
        .O(\xCount_V_7[9]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \xCount_V_7[9]_i_7 
       (.I0(icmp_ln1072_fu_354_p2),
        .I1(icmp_ln1428_reg_544),
        .O(\xCount_V_7[9]_i_7_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_7_reg[0] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter2_agg_result_0_1_reg_101[0]_i_1_n_5 ),
        .D(select_ln1072_fu_414_p3[0]),
        .Q(\xCount_V_7_reg_n_5_[0] ),
        .R(grp_reg_ap_uint_10_s_fu_176_n_37));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_7_reg[1] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter2_agg_result_0_1_reg_101[0]_i_1_n_5 ),
        .D(select_ln1072_fu_414_p3[1]),
        .Q(\xCount_V_7_reg_n_5_[1] ),
        .R(grp_reg_ap_uint_10_s_fu_176_n_37));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_7_reg[2] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter2_agg_result_0_1_reg_101[0]_i_1_n_5 ),
        .D(select_ln1072_fu_414_p3[2]),
        .Q(Q[0]),
        .R(grp_reg_ap_uint_10_s_fu_176_n_37));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_7_reg[3] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter2_agg_result_0_1_reg_101[0]_i_1_n_5 ),
        .D(select_ln1072_fu_414_p3[3]),
        .Q(Q[1]),
        .R(grp_reg_ap_uint_10_s_fu_176_n_37));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_7_reg[4] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter2_agg_result_0_1_reg_101[0]_i_1_n_5 ),
        .D(select_ln1072_fu_414_p3[4]),
        .Q(\xCount_V_7_reg_n_5_[4] ),
        .R(grp_reg_ap_uint_10_s_fu_176_n_37));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_7_reg[5] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter2_agg_result_0_1_reg_101[0]_i_1_n_5 ),
        .D(select_ln1072_fu_414_p3[5]),
        .Q(\xCount_V_7_reg_n_5_[5] ),
        .R(grp_reg_ap_uint_10_s_fu_176_n_37));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_7_reg[6] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter2_agg_result_0_1_reg_101[0]_i_1_n_5 ),
        .D(select_ln1072_fu_414_p3[6]),
        .Q(Q[2]),
        .R(grp_reg_ap_uint_10_s_fu_176_n_37));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_7_reg[7] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter2_agg_result_0_1_reg_101[0]_i_1_n_5 ),
        .D(select_ln1072_fu_414_p3[7]),
        .Q(\xCount_V_7_reg_n_5_[7] ),
        .R(grp_reg_ap_uint_10_s_fu_176_n_37));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_7_reg[8] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter2_agg_result_0_1_reg_101[0]_i_1_n_5 ),
        .D(select_ln1072_fu_414_p3[8]),
        .Q(\xCount_V_7_reg_n_5_[8] ),
        .R(grp_reg_ap_uint_10_s_fu_176_n_37));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_7_reg[9] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter2_agg_result_0_1_reg_101[0]_i_1_n_5 ),
        .D(select_ln1072_fu_414_p3[9]),
        .Q(\xCount_V_7_reg_n_5_[9] ),
        .R(grp_reg_ap_uint_10_s_fu_176_n_37));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount_V_2[0]_i_1 
       (.I0(\yCount_V_2_reg[8]_0 [0]),
        .O(add_ln885_fu_304_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \yCount_V_2[1]_i_1 
       (.I0(\yCount_V_2_reg[8]_0 [1]),
        .I1(\yCount_V_2_reg[8]_0 [0]),
        .O(add_ln885_fu_304_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \yCount_V_2[2]_i_1 
       (.I0(\yCount_V_2_reg[8]_0 [2]),
        .I1(\yCount_V_2_reg[8]_0 [0]),
        .I2(\yCount_V_2_reg[8]_0 [1]),
        .O(add_ln885_fu_304_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \yCount_V_2[3]_i_1 
       (.I0(\yCount_V_2_reg[8]_0 [3]),
        .I1(\yCount_V_2_reg[8]_0 [2]),
        .I2(\yCount_V_2_reg[8]_0 [1]),
        .I3(\yCount_V_2_reg[8]_0 [0]),
        .O(add_ln885_fu_304_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \yCount_V_2[4]_i_1 
       (.I0(\yCount_V_2_reg[8]_0 [4]),
        .I1(\yCount_V_2_reg[8]_0 [3]),
        .I2(\yCount_V_2_reg[8]_0 [0]),
        .I3(\yCount_V_2_reg[8]_0 [1]),
        .I4(\yCount_V_2_reg[8]_0 [2]),
        .O(add_ln885_fu_304_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \yCount_V_2[5]_i_1 
       (.I0(\yCount_V_2_reg[8]_0 [5]),
        .I1(\yCount_V_2_reg[8]_0 [4]),
        .I2(\yCount_V_2_reg[8]_0 [2]),
        .I3(\yCount_V_2_reg[8]_0 [1]),
        .I4(\yCount_V_2_reg[8]_0 [0]),
        .I5(\yCount_V_2_reg[8]_0 [3]),
        .O(add_ln885_fu_304_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \yCount_V_2[6]_i_1 
       (.I0(\yCount_V_2_reg[8]_0 [6]),
        .I1(\yCount_V_2[9]_i_2_n_5 ),
        .O(add_ln885_fu_304_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \yCount_V_2[7]_i_1 
       (.I0(\yCount_V_2_reg[8]_0 [7]),
        .I1(\yCount_V_2[9]_i_2_n_5 ),
        .I2(\yCount_V_2_reg[8]_0 [6]),
        .O(add_ln885_fu_304_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \yCount_V_2[8]_i_1 
       (.I0(\yCount_V_2_reg[8]_0 [8]),
        .I1(\yCount_V_2_reg[8]_0 [7]),
        .I2(\yCount_V_2_reg[8]_0 [6]),
        .I3(\yCount_V_2[9]_i_2_n_5 ),
        .O(add_ln885_fu_304_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \yCount_V_2[9]_i_1 
       (.I0(yCount_V_2_reg),
        .I1(\yCount_V_2[9]_i_2_n_5 ),
        .I2(\yCount_V_2_reg[8]_0 [6]),
        .I3(\yCount_V_2_reg[8]_0 [7]),
        .I4(\yCount_V_2_reg[8]_0 [8]),
        .O(add_ln885_fu_304_p2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \yCount_V_2[9]_i_2 
       (.I0(\yCount_V_2_reg[8]_0 [5]),
        .I1(\yCount_V_2_reg[8]_0 [4]),
        .I2(\yCount_V_2_reg[8]_0 [2]),
        .I3(\yCount_V_2_reg[8]_0 [1]),
        .I4(\yCount_V_2_reg[8]_0 [0]),
        .I5(\yCount_V_2_reg[8]_0 [3]),
        .O(\yCount_V_2[9]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[0] 
       (.C(ap_clk),
        .CE(\vHatch[0]_i_2_n_5 ),
        .D(add_ln885_fu_304_p2[0]),
        .Q(\yCount_V_2_reg[8]_0 [0]),
        .R(vHatch0));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[1] 
       (.C(ap_clk),
        .CE(\vHatch[0]_i_2_n_5 ),
        .D(add_ln885_fu_304_p2[1]),
        .Q(\yCount_V_2_reg[8]_0 [1]),
        .R(vHatch0));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[2] 
       (.C(ap_clk),
        .CE(\vHatch[0]_i_2_n_5 ),
        .D(add_ln885_fu_304_p2[2]),
        .Q(\yCount_V_2_reg[8]_0 [2]),
        .R(vHatch0));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[3] 
       (.C(ap_clk),
        .CE(\vHatch[0]_i_2_n_5 ),
        .D(add_ln885_fu_304_p2[3]),
        .Q(\yCount_V_2_reg[8]_0 [3]),
        .R(vHatch0));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[4] 
       (.C(ap_clk),
        .CE(\vHatch[0]_i_2_n_5 ),
        .D(add_ln885_fu_304_p2[4]),
        .Q(\yCount_V_2_reg[8]_0 [4]),
        .R(vHatch0));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[5] 
       (.C(ap_clk),
        .CE(\vHatch[0]_i_2_n_5 ),
        .D(add_ln885_fu_304_p2[5]),
        .Q(\yCount_V_2_reg[8]_0 [5]),
        .R(vHatch0));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[6] 
       (.C(ap_clk),
        .CE(\vHatch[0]_i_2_n_5 ),
        .D(add_ln885_fu_304_p2[6]),
        .Q(\yCount_V_2_reg[8]_0 [6]),
        .R(vHatch0));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[7] 
       (.C(ap_clk),
        .CE(\vHatch[0]_i_2_n_5 ),
        .D(add_ln885_fu_304_p2[7]),
        .Q(\yCount_V_2_reg[8]_0 [7]),
        .R(vHatch0));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[8] 
       (.C(ap_clk),
        .CE(\vHatch[0]_i_2_n_5 ),
        .D(add_ln885_fu_304_p2[8]),
        .Q(\yCount_V_2_reg[8]_0 [8]),
        .R(vHatch0));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_2_reg[9] 
       (.C(ap_clk),
        .CE(\vHatch[0]_i_2_n_5 ),
        .D(add_ln885_fu_304_p2[9]),
        .Q(yCount_V_2_reg),
        .R(vHatch0));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare
   (\q0_reg[7] ,
    \q1_reg[2] ,
    \q0_reg[2] ,
    D,
    \trunc_ln320_reg_4408_reg[3] ,
    \trunc_ln320_reg_4408_reg[5] ,
    \outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[6]__0 ,
    \trunc_ln320_reg_4408_reg[6] ,
    \bSerie_V_reg[4]__0 ,
    \gSerie_V_reg[23] ,
    \gSerie_V_reg[1] ,
    \trunc_ln320_reg_4408_reg[3]_0 ,
    \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0] ,
    \or_ln1592_reg_1259_reg[0] ,
    \bSerie_V_reg[22] ,
    \bSerie_V_reg[23] ,
    \bSerie_V_reg[24] ,
    \p_0_2_0_0_0246377_lcssa392_fu_218_reg[6] ,
    \bSerie_V_reg[26] ,
    \p_0_1_0_0_0244375_lcssa389_fu_214_reg[6] ,
    \trunc_ln320_reg_4408_reg[7] ,
    \gSerie_V_reg[22] ,
    \gSerie_V_reg[24] ,
    \gSerie_V_reg[26] ,
    ap_enable_reg_pp0_iter13_reg,
    \trunc_ln320_reg_4408_reg[1] ,
    \trunc_ln320_reg_4408_reg[5]_0 ,
    \trunc_ln320_reg_4408_reg[6]_0 ,
    \or_ln1592_reg_1259_reg[0]_0 ,
    \trunc_ln320_reg_4408_reg[1]_0 ,
    \trunc_ln320_reg_4408_reg[4] ,
    \trunc_ln320_reg_4408_reg[3]_1 ,
    \trunc_ln320_reg_4408_reg[4]_0 ,
    \trunc_ln320_reg_4408_reg[7]_0 ,
    \q1_reg[0] ,
    \q1_reg[0]_0 ,
    ap_clk,
    RSTC,
    ap_block_pp0_stage0_subdone,
    ap_enable_reg_pp0_iter1_reg_0,
    cmp106_fu_386_p2,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6] ,
    tpgBarSelYuv_v_q0,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7] ,
    trunc_ln320_reg_4408,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1] ,
    ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
    Q,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_3 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4 ,
    E,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6] ,
    outpix_val_V_55_reg_4344_pp0_iter12_reg,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_3 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_7 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_1 ,
    q0,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_3 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_4 ,
    outpix_val_V_54_reg_4339_pp0_iter12_reg,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_5 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_6 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_0 ,
    grp_tpgPatternCheckerBoard_fu_1385_ap_return_3,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[2] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[3] ,
    ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_2 ,
    tpgBarSelYuv_v_q1,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_3 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3 ,
    outpix_val_V_52_reg_4334_pp0_iter12_reg,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_16 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3 ,
    \q0_reg[0] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_2 ,
    \q0_reg[1] ,
    trunc_ln518_reg_1186,
    \yCount_V_1_reg[0]_0 ,
    \yCount_V_1[5]_i_7 ,
    \yCount_V_1[5]_i_4 ,
    \yCount_V_1[5]_i_4_0 ,
    \yCount_V_1[5]_i_4_1 ,
    \yCount_V_1[5]_i_4_2 );
  output \q0_reg[7] ;
  output \q1_reg[2] ;
  output \q0_reg[2] ;
  output [2:0]D;
  output \trunc_ln320_reg_4408_reg[3] ;
  output \trunc_ln320_reg_4408_reg[5] ;
  output [4:0]\outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[6]__0 ;
  output \trunc_ln320_reg_4408_reg[6] ;
  output \bSerie_V_reg[4]__0 ;
  output \gSerie_V_reg[23] ;
  output \gSerie_V_reg[1] ;
  output \trunc_ln320_reg_4408_reg[3]_0 ;
  output [0:0]\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0] ;
  output \or_ln1592_reg_1259_reg[0] ;
  output \bSerie_V_reg[22] ;
  output \bSerie_V_reg[23] ;
  output \bSerie_V_reg[24] ;
  output [1:0]\p_0_2_0_0_0246377_lcssa392_fu_218_reg[6] ;
  output \bSerie_V_reg[26] ;
  output [2:0]\p_0_1_0_0_0244375_lcssa389_fu_214_reg[6] ;
  output \trunc_ln320_reg_4408_reg[7] ;
  output \gSerie_V_reg[22] ;
  output \gSerie_V_reg[24] ;
  output \gSerie_V_reg[26] ;
  output ap_enable_reg_pp0_iter13_reg;
  output \trunc_ln320_reg_4408_reg[1] ;
  output \trunc_ln320_reg_4408_reg[5]_0 ;
  output \trunc_ln320_reg_4408_reg[6]_0 ;
  output \or_ln1592_reg_1259_reg[0]_0 ;
  output \trunc_ln320_reg_4408_reg[1]_0 ;
  output \trunc_ln320_reg_4408_reg[4] ;
  output \trunc_ln320_reg_4408_reg[3]_1 ;
  output \trunc_ln320_reg_4408_reg[4]_0 ;
  output \trunc_ln320_reg_4408_reg[7]_0 ;
  output [0:0]\q1_reg[0] ;
  output [0:0]\q1_reg[0]_0 ;
  input ap_clk;
  input RSTC;
  input ap_block_pp0_stage0_subdone;
  input ap_enable_reg_pp0_iter1_reg_0;
  input cmp106_fu_386_p2;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_0 ;
  input [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6] ;
  input [0:0]tpgBarSelYuv_v_q0;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7] ;
  input [5:0]trunc_ln320_reg_4408;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1] ;
  input ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out;
  input [4:0]Q;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_2 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_3 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4 ;
  input [0:0]E;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6] ;
  input [3:0]outpix_val_V_55_reg_4344_pp0_iter12_reg;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_1 ;
  input [6:0]\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6] ;
  input [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_2 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0 ;
  input [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_2 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_0 ;
  input [2:0]\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_3 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5] ;
  input [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_1 ;
  input [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7] ;
  input [5:0]\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_7 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_1 ;
  input [0:0]q0;
  input [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_2 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_3 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_4 ;
  input [0:0]outpix_val_V_54_reg_4339_pp0_iter12_reg;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_5 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_6 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_0 ;
  input [0:0]grp_tpgPatternCheckerBoard_fu_1385_ap_return_3;
  input [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_2 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[2] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[3] ;
  input [2:0]ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4] ;
  input [1:0]\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_2 ;
  input [1:0]tpgBarSelYuv_v_q1;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_1 ;
  input [1:0]\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_2 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_3 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_1 ;
  input [1:0]\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3 ;
  input [0:0]outpix_val_V_52_reg_4334_pp0_iter12_reg;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_1 ;
  input [5:0]\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_16 ;
  input [2:0]\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3 ;
  input \q0_reg[0] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_2 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_2 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_2 ;
  input [14:0]\q0_reg[1] ;
  input [2:0]trunc_ln518_reg_1186;
  input \yCount_V_1_reg[0]_0 ;
  input [7:0]\yCount_V_1[5]_i_7 ;
  input \yCount_V_1[5]_i_4 ;
  input \yCount_V_1[5]_i_4_0 ;
  input \yCount_V_1[5]_i_4_1 ;
  input \yCount_V_1[5]_i_4_2 ;

  wire [2:0]D;
  wire DPtpgBarArray_U_n_10;
  wire DPtpgBarArray_U_n_11;
  wire DPtpgBarArray_U_n_12;
  wire DPtpgBarArray_U_n_13;
  wire DPtpgBarArray_U_n_14;
  wire DPtpgBarArray_U_n_15;
  wire DPtpgBarArray_U_n_16;
  wire DPtpgBarArray_U_n_17;
  wire DPtpgBarArray_U_n_18;
  wire DPtpgBarArray_U_n_19;
  wire DPtpgBarArray_U_n_20;
  wire DPtpgBarArray_U_n_21;
  wire DPtpgBarArray_U_n_22;
  wire DPtpgBarArray_U_n_23;
  wire DPtpgBarArray_U_n_24;
  wire DPtpgBarArray_U_n_25;
  wire DPtpgBarArray_U_n_26;
  wire DPtpgBarArray_U_n_27;
  wire DPtpgBarArray_U_n_28;
  wire DPtpgBarArray_U_n_29;
  wire DPtpgBarArray_U_n_30;
  wire DPtpgBarArray_U_n_31;
  wire DPtpgBarArray_U_n_32;
  wire DPtpgBarArray_U_n_33;
  wire DPtpgBarArray_U_n_34;
  wire DPtpgBarArray_U_n_35;
  wire DPtpgBarArray_U_n_36;
  wire DPtpgBarArray_U_n_37;
  wire DPtpgBarArray_U_n_38;
  wire DPtpgBarArray_U_n_39;
  wire DPtpgBarArray_U_n_40;
  wire DPtpgBarArray_U_n_41;
  wire DPtpgBarArray_U_n_42;
  wire DPtpgBarArray_U_n_43;
  wire DPtpgBarArray_U_n_44;
  wire DPtpgBarArray_U_n_45;
  wire DPtpgBarArray_U_n_46;
  wire DPtpgBarArray_U_n_47;
  wire DPtpgBarArray_U_n_48;
  wire DPtpgBarArray_U_n_5;
  wire DPtpgBarArray_U_n_50;
  wire DPtpgBarArray_U_n_51;
  wire DPtpgBarArray_U_n_52;
  wire DPtpgBarArray_U_n_53;
  wire DPtpgBarArray_U_n_54;
  wire DPtpgBarArray_U_n_55;
  wire DPtpgBarArray_U_n_56;
  wire DPtpgBarArray_U_n_57;
  wire DPtpgBarArray_U_n_58;
  wire DPtpgBarArray_U_n_59;
  wire DPtpgBarArray_U_n_60;
  wire DPtpgBarArray_U_n_61;
  wire DPtpgBarArray_U_n_62;
  wire DPtpgBarArray_U_n_7;
  wire DPtpgBarArray_U_n_9;
  wire [0:0]DPtpgBarArray_q0;
  wire [0:0]DPtpgBarArray_q1;
  wire DPtpgBarSelYuv_601_u_U_n_5;
  wire DPtpgBarSelYuv_601_u_U_n_6;
  wire DPtpgBarSelYuv_601_v_U_n_5;
  wire DPtpgBarSelYuv_601_v_U_n_6;
  wire DPtpgBarSelYuv_601_v_U_n_7;
  wire DPtpgBarSelYuv_709_u_U_n_5;
  wire DPtpgBarSelYuv_709_u_U_n_6;
  wire DPtpgBarSelYuv_709_u_U_n_7;
  wire DPtpgBarSelYuv_709_u_U_n_8;
  wire DPtpgBarSelYuv_709_v_U_n_16;
  wire DPtpgBarSelYuv_709_v_U_n_17;
  wire DPtpgBarSelYuv_709_v_U_n_18;
  wire DPtpgBarSelYuv_709_v_U_n_5;
  wire DPtpgBarSelYuv_709_v_U_n_6;
  wire DPtpgBarSelYuv_709_y_U_n_12;
  wire DPtpgBarSelYuv_709_y_U_n_13;
  wire DPtpgBarSelYuv_709_y_U_n_14;
  wire DPtpgBarSelYuv_709_y_U_n_15;
  wire DPtpgBarSelYuv_709_y_U_n_17;
  wire DPtpgBarSelYuv_709_y_U_n_18;
  wire DPtpgBarSelYuv_709_y_U_n_19;
  wire DPtpgBarSelYuv_709_y_U_n_20;
  wire DPtpgBarSelYuv_709_y_U_n_21;
  wire DPtpgBarSelYuv_709_y_U_n_5;
  wire [0:0]E;
  wire [4:0]Q;
  wire RSTC;
  wire [2:0]add_ln1730_1_fu_520_p2;
  wire [2:0]add_ln1730_fu_423_p2;
  wire [1:0]add_ln885_fu_362_p2;
  wire [2:2]add_ln886_1_fu_508_p2;
  wire [2:2]add_ln886_fu_411_p2;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter13_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire [2:0]ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_0 ;
  wire [5:0]\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_16 ;
  wire ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4 ;
  wire [1:0]\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5] ;
  wire [6:0]\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_1 ;
  wire [1:0]\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[2] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[3] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_1 ;
  wire [1:0]\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_3 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7] ;
  wire [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_0 ;
  wire [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3 ;
  wire [5:0]\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_7 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_1 ;
  wire [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_3 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_4 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_6 ;
  wire [2:0]\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_3 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5] ;
  wire [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_0 ;
  wire [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_1 ;
  wire [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7] ;
  wire [2:0]\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_0 ;
  wire [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_3 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_2 ;
  wire \bSerie_V_reg[22] ;
  wire \bSerie_V_reg[23] ;
  wire \bSerie_V_reg[24] ;
  wire \bSerie_V_reg[26] ;
  wire \bSerie_V_reg[4]__0 ;
  wire cmp106_fu_386_p2;
  wire \gSerie_V_reg[1] ;
  wire \gSerie_V_reg[22] ;
  wire \gSerie_V_reg[23] ;
  wire \gSerie_V_reg[24] ;
  wire \gSerie_V_reg[26] ;
  wire [0:0]grp_tpgPatternCheckerBoard_fu_1385_ap_return_3;
  wire grp_tpgPatternDPColorSquare_fu_1441_ap_ready;
  wire hBarSel_0_1;
  wire \hBarSel_0_1_reg_n_5_[0] ;
  wire \hBarSel_0_1_reg_n_5_[1] ;
  wire \hBarSel_0_1_reg_n_5_[2] ;
  wire hBarSel_1_1;
  wire \hBarSel_1_1_reg_n_5_[0] ;
  wire \hBarSel_1_1_reg_n_5_[1] ;
  wire \hBarSel_1_1_reg_n_5_[2] ;
  wire [0:0]\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0] ;
  wire \or_ln1592_reg_1259_reg[0] ;
  wire \or_ln1592_reg_1259_reg[0]_0 ;
  wire [0:0]outpix_val_V_52_reg_4334_pp0_iter12_reg;
  wire [0:0]outpix_val_V_54_reg_4339_pp0_iter12_reg;
  wire [3:0]outpix_val_V_55_reg_4344_pp0_iter12_reg;
  wire [4:0]\outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[6]__0 ;
  wire [2:0]\p_0_1_0_0_0244375_lcssa389_fu_214_reg[6] ;
  wire [1:0]\p_0_2_0_0_0246377_lcssa392_fu_218_reg[6] ;
  wire [1:1]p_1_in;
  wire [0:0]q0;
  wire \q0_reg[0] ;
  wire [14:0]\q0_reg[1] ;
  wire \q0_reg[2] ;
  wire \q0_reg[7] ;
  wire [0:0]\q1_reg[0] ;
  wire [0:0]\q1_reg[0]_0 ;
  wire \q1_reg[2] ;
  wire [0:0]tpgBarSelYuv_v_q0;
  wire [1:0]tpgBarSelYuv_v_q1;
  wire [5:0]trunc_ln320_reg_4408;
  wire \trunc_ln320_reg_4408_reg[1] ;
  wire \trunc_ln320_reg_4408_reg[1]_0 ;
  wire \trunc_ln320_reg_4408_reg[3] ;
  wire \trunc_ln320_reg_4408_reg[3]_0 ;
  wire \trunc_ln320_reg_4408_reg[3]_1 ;
  wire \trunc_ln320_reg_4408_reg[4] ;
  wire \trunc_ln320_reg_4408_reg[4]_0 ;
  wire \trunc_ln320_reg_4408_reg[5] ;
  wire \trunc_ln320_reg_4408_reg[5]_0 ;
  wire \trunc_ln320_reg_4408_reg[6] ;
  wire \trunc_ln320_reg_4408_reg[6]_0 ;
  wire \trunc_ln320_reg_4408_reg[7] ;
  wire \trunc_ln320_reg_4408_reg[7]_0 ;
  wire [2:0]trunc_ln518_reg_1186;
  wire vBarSel_1;
  wire \vBarSel_1[0]_i_1_n_5 ;
  wire \xCount_V_4[3]_i_1_n_5 ;
  wire \xCount_V_4[4]_i_1_n_5 ;
  wire \xCount_V_4[5]_i_1_n_5 ;
  wire \xCount_V_4_reg_n_5_[1] ;
  wire \xCount_V_4_reg_n_5_[2] ;
  wire \xCount_V_4_reg_n_5_[3] ;
  wire \xCount_V_4_reg_n_5_[4] ;
  wire \xCount_V_4_reg_n_5_[5] ;
  wire [5:5]xCount_V_5;
  wire \xCount_V_5[1]_i_1_n_5 ;
  wire \xCount_V_5[3]_i_1_n_5 ;
  wire \xCount_V_5[4]_i_1_n_5 ;
  wire \xCount_V_5[5]_i_2_n_5 ;
  wire \xCount_V_5_reg_n_5_[1] ;
  wire \xCount_V_5_reg_n_5_[2] ;
  wire \xCount_V_5_reg_n_5_[3] ;
  wire \xCount_V_5_reg_n_5_[4] ;
  wire \xCount_V_5_reg_n_5_[5] ;
  wire yCount_V_1;
  wire \yCount_V_1[2]_i_1_n_5 ;
  wire \yCount_V_1[3]_i_1_n_5 ;
  wire \yCount_V_1[4]_i_1_n_5 ;
  wire \yCount_V_1[5]_i_1_n_5 ;
  wire \yCount_V_1[5]_i_3_n_5 ;
  wire \yCount_V_1[5]_i_4 ;
  wire \yCount_V_1[5]_i_4_0 ;
  wire \yCount_V_1[5]_i_4_1 ;
  wire \yCount_V_1[5]_i_4_2 ;
  wire [7:0]\yCount_V_1[5]_i_7 ;
  wire [5:0]yCount_V_1_reg;
  wire \yCount_V_1_reg[0]_0 ;

  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarArray_ROM_AUTO_1R DPtpgBarArray_U
       (.D({DPtpgBarArray_U_n_11,DPtpgBarArray_U_n_12}),
        .E(grp_tpgPatternDPColorSquare_fu_1441_ap_ready),
        .Q(DPtpgBarArray_q0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(DPtpgBarArray_U_n_45),
        .ap_enable_reg_pp0_iter1_reg_0(DPtpgBarArray_U_n_46),
        .ap_enable_reg_pp0_iter1_reg_1(DPtpgBarArray_U_n_47),
        .ap_enable_reg_pp0_iter1_reg_2(DPtpgBarArray_U_n_48),
        .\q0_reg[0]_0 (DPtpgBarArray_U_n_9),
        .\q0_reg[0]_1 (DPtpgBarArray_U_n_21),
        .\q0_reg[0]_2 (DPtpgBarArray_U_n_25),
        .\q0_reg[0]_3 ({DPtpgBarArray_U_n_27,DPtpgBarArray_U_n_28,DPtpgBarArray_U_n_29}),
        .\q0_reg[0]_4 ({DPtpgBarArray_U_n_39,DPtpgBarArray_U_n_40,DPtpgBarArray_U_n_41,DPtpgBarArray_U_n_42,DPtpgBarArray_U_n_43}),
        .\q0_reg[1]_0 (DPtpgBarArray_U_n_5),
        .\q0_reg[1]_1 (DPtpgBarArray_U_n_16),
        .\q0_reg[1]_2 (DPtpgBarArray_U_n_18),
        .\q0_reg[1]_3 (DPtpgBarArray_U_n_22),
        .\q0_reg[1]_4 (DPtpgBarArray_U_n_23),
        .\q0_reg[1]_5 (DPtpgBarArray_U_n_55),
        .\q0_reg[1]_6 (\q0_reg[1] ),
        .\q0_reg[1]_7 ({\xCount_V_4_reg_n_5_[5] ,\xCount_V_4_reg_n_5_[4] ,\xCount_V_4_reg_n_5_[3] ,\xCount_V_4_reg_n_5_[2] ,\xCount_V_4_reg_n_5_[1] }),
        .\q0_reg[2]_0 ({DPtpgBarArray_U_n_14,DPtpgBarArray_U_n_15}),
        .\q0_reg[2]_1 (DPtpgBarArray_U_n_44),
        .\q0_reg[2]_2 (DPtpgBarArray_U_n_56),
        .\q0_reg[2]_3 ({DPtpgBarArray_U_n_59,DPtpgBarArray_U_n_60}),
        .\q0_reg[2]_4 ({\hBarSel_1_1_reg_n_5_[2] ,\hBarSel_1_1_reg_n_5_[1] ,\hBarSel_1_1_reg_n_5_[0] }),
        .\q1_reg[0]_0 (DPtpgBarArray_q1),
        .\q1_reg[0]_1 (DPtpgBarArray_U_n_10),
        .\q1_reg[0]_2 (DPtpgBarArray_U_n_19),
        .\q1_reg[0]_3 (DPtpgBarArray_U_n_24),
        .\q1_reg[0]_4 ({DPtpgBarArray_U_n_30,DPtpgBarArray_U_n_31,DPtpgBarArray_U_n_32}),
        .\q1_reg[0]_5 ({DPtpgBarArray_U_n_33,DPtpgBarArray_U_n_34,DPtpgBarArray_U_n_35,DPtpgBarArray_U_n_36,DPtpgBarArray_U_n_37}),
        .\q1_reg[0]_6 (\q0_reg[0] ),
        .\q1_reg[0]_7 (ap_enable_reg_pp0_iter1_reg_0),
        .\q1_reg[1]_0 (DPtpgBarArray_U_n_7),
        .\q1_reg[1]_1 (DPtpgBarArray_U_n_13),
        .\q1_reg[1]_2 (DPtpgBarArray_U_n_17),
        .\q1_reg[1]_3 (DPtpgBarArray_U_n_20),
        .\q1_reg[1]_4 (DPtpgBarArray_U_n_26),
        .\q1_reg[1]_5 (DPtpgBarArray_U_n_57),
        .\q1_reg[1]_6 ({\xCount_V_5_reg_n_5_[5] ,\xCount_V_5_reg_n_5_[4] ,\xCount_V_5_reg_n_5_[3] ,\xCount_V_5_reg_n_5_[2] ,\xCount_V_5_reg_n_5_[1] }),
        .\q1_reg[2]_0 (DPtpgBarArray_U_n_38),
        .\q1_reg[2]_1 (DPtpgBarArray_U_n_58),
        .\q1_reg[2]_2 ({DPtpgBarArray_U_n_61,DPtpgBarArray_U_n_62}),
        .\q1_reg[2]_3 ({\hBarSel_0_1_reg_n_5_[2] ,\hBarSel_0_1_reg_n_5_[1] ,\hBarSel_0_1_reg_n_5_[0] }),
        .trunc_ln518_reg_1186(trunc_ln518_reg_1186),
        .\trunc_ln518_reg_1186_reg[1] (DPtpgBarArray_U_n_54),
        .vBarSel_1(vBarSel_1),
        .\xCount_V_4_reg[5] (DPtpgBarArray_U_n_52),
        .\xCount_V_5_reg[5] (DPtpgBarArray_U_n_50),
        .\x_4_reg_4018_pp0_iter10_reg_reg[15] (DPtpgBarArray_U_n_51),
        .\yCount_V_1[5]_i_4_0 (\yCount_V_1[5]_i_4 ),
        .\yCount_V_1[5]_i_4_1 (\yCount_V_1[5]_i_4_0 ),
        .\yCount_V_1[5]_i_4_2 (\yCount_V_1[5]_i_4_1 ),
        .\yCount_V_1[5]_i_4_3 (\yCount_V_1[5]_i_4_2 ),
        .\yCount_V_1[5]_i_7_0 (\yCount_V_1[5]_i_7 ),
        .\yCount_V_1_reg[0] (yCount_V_1_reg),
        .\yCount_V_1_reg[0]_0 (\yCount_V_1_reg[0]_0 ),
        .\yCount_V_1_reg[4] (DPtpgBarArray_U_n_53));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u_ROM_AUTO_1R DPtpgBarSelYuv_601_u_U
       (.D({DPtpgBarArray_U_n_11,DPtpgBarArray_U_n_12}),
        .E(DPtpgBarSelYuv_709_y_U_n_5),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117(ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117[1]),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_3_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3 [0]),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_3_1 (DPtpgBarSelYuv_709_u_U_n_7),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_4_0 (DPtpgBarSelYuv_709_u_U_n_5),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4_0 (E),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4_2 (DPtpgBarSelYuv_601_v_U_n_6),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3] (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4] (\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_1 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5] (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6] [5:3]),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_3 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[3]_i_3_0 (DPtpgBarSelYuv_709_u_U_n_8),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_2_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_3 [1:0]),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_2_1 (DPtpgBarSelYuv_709_u_U_n_6),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_2_0 (DPtpgBarSelYuv_601_v_U_n_7),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3] (\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4] (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_1 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5] (\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_1 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_1 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_3 (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_4 (\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_2 ),
        .cmp106_fu_386_p2(cmp106_fu_386_p2),
        .\gSerie_V_reg[24] (\gSerie_V_reg[24] ),
        .\gSerie_V_reg[26] (\gSerie_V_reg[26] ),
        .outpix_val_V_52_reg_4334_pp0_iter12_reg(outpix_val_V_52_reg_4334_pp0_iter12_reg),
        .\outpix_val_V_52_reg_4334_pp0_iter12_reg_reg[4]__0 (\p_0_1_0_0_0244375_lcssa389_fu_214_reg[6] [1]),
        .outpix_val_V_55_reg_4344_pp0_iter12_reg(outpix_val_V_55_reg_4344_pp0_iter12_reg[2:1]),
        .\p_0_4_0_0_0250381_lcssa398_fu_226_reg[5] (\outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[6]__0 [3:1]),
        .\q0_reg[3]_0 (DPtpgBarSelYuv_601_u_U_n_6),
        .\q0_reg[3]_1 (DPtpgBarArray_U_n_47),
        .\q0_reg[3]_2 (DPtpgBarArray_U_n_55),
        .\q0_reg[5]_0 ({DPtpgBarArray_U_n_14,DPtpgBarArray_U_n_15}),
        .\q1_reg[3]_0 (DPtpgBarSelYuv_601_u_U_n_5),
        .\q1_reg[3]_1 (DPtpgBarArray_U_n_45),
        .\q1_reg[3]_2 (DPtpgBarArray_U_n_57));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v_ROM_AUTO_1R DPtpgBarSelYuv_601_v_U
       (.D(DPtpgBarArray_U_n_27),
        .E(DPtpgBarSelYuv_709_y_U_n_5),
        .Q(DPtpgBarSelYuv_709_v_U_n_18),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117(ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117[1:0]),
        .ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3_0 (E),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_2_0 ({DPtpgBarSelYuv_709_v_U_n_16,DPtpgBarSelYuv_709_v_U_n_17}),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[5]_i_3_0 (DPtpgBarSelYuv_709_v_U_n_5),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[2] (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[2] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[3] (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[3] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4] (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_2 [0]),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_1 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_3 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_3 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_4 (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5] (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_0 (Q[3:1]),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[2]_i_2_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3 [0]),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_3_0 (DPtpgBarSelYuv_709_v_U_n_6),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2] (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3] (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5] (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5] ),
        .\bSerie_V_reg[23] (\bSerie_V_reg[23] ),
        .\bSerie_V_reg[24] (\bSerie_V_reg[24] ),
        .\bSerie_V_reg[26] (\bSerie_V_reg[26] ),
        .cmp106_fu_386_p2(cmp106_fu_386_p2),
        .\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0] (D[1]),
        .\p_0_2_0_0_0246377_lcssa392_fu_218_reg[4] (\p_0_2_0_0_0246377_lcssa392_fu_218_reg[6] [0]),
        .\q0_reg[3]_0 (DPtpgBarArray_U_n_47),
        .\q0_reg[4]_0 (DPtpgBarSelYuv_601_v_U_n_5),
        .\q0_reg[4]_1 (DPtpgBarArray_U_n_5),
        .\q0_reg[5]_0 (DPtpgBarSelYuv_601_v_U_n_7),
        .\q0_reg[5]_1 (DPtpgBarArray_U_n_21),
        .\q1_reg[3]_0 (DPtpgBarArray_U_n_45),
        .\q1_reg[3]_1 (DPtpgBarArray_U_n_30),
        .\q1_reg[4]_0 (DPtpgBarArray_U_n_7),
        .\q1_reg[5]_0 (DPtpgBarSelYuv_601_v_U_n_6),
        .\q1_reg[5]_1 (DPtpgBarArray_U_n_19),
        .tpgBarSelYuv_v_q1(tpgBarSelYuv_v_q1[0]),
        .trunc_ln320_reg_4408({trunc_ln320_reg_4408[4],trunc_ln320_reg_4408[2:1]}),
        .\trunc_ln320_reg_4408_reg[3] (\trunc_ln320_reg_4408_reg[3] ),
        .\trunc_ln320_reg_4408_reg[5] (\trunc_ln320_reg_4408_reg[5] ));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y_ROM_AUTO_1R DPtpgBarSelYuv_601_y_U
       (.D({DPtpgBarArray_U_n_30,DPtpgBarArray_q1,DPtpgBarArray_U_n_31,DPtpgBarArray_U_n_32}),
        .E(DPtpgBarSelYuv_709_y_U_n_5),
        .Q({DPtpgBarSelYuv_709_y_U_n_17,DPtpgBarSelYuv_709_y_U_n_18,DPtpgBarSelYuv_709_y_U_n_19,DPtpgBarSelYuv_709_y_U_n_20,DPtpgBarSelYuv_709_y_U_n_21}),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_16 [4:0]),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_2 ({DPtpgBarSelYuv_709_y_U_n_12,DPtpgBarSelYuv_709_y_U_n_13,DPtpgBarSelYuv_709_y_U_n_14,DPtpgBarSelYuv_709_y_U_n_15}),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_1 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_3 (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_2 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3 (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_7_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_7 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5] (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_1 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_2 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_3 (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_3 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_4 (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_4 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_5 (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_5 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_6 (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_6 ),
        .cmp106_fu_386_p2(cmp106_fu_386_p2),
        .grp_tpgPatternCheckerBoard_fu_1385_ap_return_3(grp_tpgPatternCheckerBoard_fu_1385_ap_return_3),
        .\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0] (\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0] ),
        .\or_ln1592_reg_1259_reg[0] (\or_ln1592_reg_1259_reg[0] ),
        .\or_ln1592_reg_1259_reg[0]_0 (\or_ln1592_reg_1259_reg[0]_0 ),
        .outpix_val_V_54_reg_4339_pp0_iter12_reg(outpix_val_V_54_reg_4339_pp0_iter12_reg),
        .q0(q0),
        .\q0_reg[5]_0 ({DPtpgBarArray_U_n_27,DPtpgBarArray_q0,DPtpgBarArray_U_n_28,DPtpgBarArray_U_n_29}),
        .\q0_reg[6]_0 (DPtpgBarArray_U_n_55),
        .\q1_reg[0]_0 (\q1_reg[0]_0 ),
        .\q1_reg[6]_0 (DPtpgBarArray_U_n_57),
        .trunc_ln320_reg_4408({trunc_ln320_reg_4408[5:2],trunc_ln320_reg_4408[0]}),
        .\trunc_ln320_reg_4408_reg[1] (\trunc_ln320_reg_4408_reg[1] ),
        .\trunc_ln320_reg_4408_reg[1]_0 (\trunc_ln320_reg_4408_reg[1]_0 ),
        .\trunc_ln320_reg_4408_reg[3] (\trunc_ln320_reg_4408_reg[3]_0 ),
        .\trunc_ln320_reg_4408_reg[3]_0 (\trunc_ln320_reg_4408_reg[3]_1 ),
        .\trunc_ln320_reg_4408_reg[4] (\trunc_ln320_reg_4408_reg[4] ),
        .\trunc_ln320_reg_4408_reg[4]_0 (\trunc_ln320_reg_4408_reg[4]_0 ),
        .\trunc_ln320_reg_4408_reg[5] (\trunc_ln320_reg_4408_reg[5]_0 ),
        .\trunc_ln320_reg_4408_reg[6] (\trunc_ln320_reg_4408_reg[6]_0 ));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u_ROM_AUTO_1R DPtpgBarSelYuv_709_u_U
       (.E(DPtpgBarSelYuv_709_y_U_n_5),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter13_reg(ap_enable_reg_pp0_iter13_reg),
        .ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117(ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117[1]),
        .ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]_i_2_0 (DPtpgBarSelYuv_601_u_U_n_5),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3 [1]),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3_2 (\q0_reg[0] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3_3 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2] (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_1 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_3 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_2 [0]),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_4 (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_1 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_5 (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_6 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_2 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7] (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_1 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[2]_i_2_0 (DPtpgBarSelYuv_601_u_U_n_6),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_3_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_3 [2:1]),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_3_1 (E),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2] (\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2]_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2]_3 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6] [3]),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7] (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7] ),
        .cmp106_fu_386_p2(cmp106_fu_386_p2),
        .\gSerie_V_reg[1] (\gSerie_V_reg[1] ),
        .outpix_val_V_55_reg_4344_pp0_iter12_reg(outpix_val_V_55_reg_4344_pp0_iter12_reg[0]),
        .\outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[2]__0 (\outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[6]__0 [0]),
        .\p_0_1_0_0_0244375_lcssa389_fu_214_reg[2] (\p_0_1_0_0_0244375_lcssa389_fu_214_reg[6] [0]),
        .\q0_reg[3]_0 (DPtpgBarSelYuv_709_u_U_n_8),
        .\q0_reg[3]_1 (DPtpgBarArray_U_n_23),
        .\q0_reg[4]_0 (DPtpgBarSelYuv_709_u_U_n_6),
        .\q0_reg[4]_1 (DPtpgBarArray_U_n_9),
        .\q0_reg[7]_0 (DPtpgBarArray_U_n_48),
        .\q0_reg[7]_1 (DPtpgBarArray_U_n_44),
        .\q1_reg[3]_0 (DPtpgBarSelYuv_709_u_U_n_7),
        .\q1_reg[3]_1 (DPtpgBarArray_U_n_26),
        .\q1_reg[4]_0 (DPtpgBarSelYuv_709_u_U_n_5),
        .\q1_reg[4]_1 (DPtpgBarArray_U_n_10),
        .\q1_reg[7]_0 (DPtpgBarArray_U_n_46),
        .\q1_reg[7]_1 (DPtpgBarArray_U_n_38),
        .tpgBarSelYuv_v_q1(tpgBarSelYuv_v_q1[1]));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v_ROM_AUTO_1R DPtpgBarSelYuv_709_v_U
       (.D({D[2],D[0]}),
        .E(DPtpgBarSelYuv_709_y_U_n_5),
        .Q({Q[4:3],Q[1:0]}),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117(ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117[2:1]),
        .ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6] ({\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6] [6],\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6] [0]}),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_1 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_2 [1]),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6] (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_3 (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_1 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_4 (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_3 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_5 (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_2 [1]),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7] (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_1 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_1 (E),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_3 (\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_3 [1]),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6] (\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_1 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_2 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[4]_i_2_0 (DPtpgBarSelYuv_601_v_U_n_5),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3 [2:1]),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1] (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_1 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_2 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4] (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_1 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_2 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_3 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_3 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_2 ),
        .\bSerie_V_reg[22] (\bSerie_V_reg[22] ),
        .\bSerie_V_reg[4]__0 (\bSerie_V_reg[4]__0 ),
        .cmp106_fu_386_p2(cmp106_fu_386_p2),
        .outpix_val_V_55_reg_4344_pp0_iter12_reg(outpix_val_V_55_reg_4344_pp0_iter12_reg[3]),
        .\outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[6]__0 (\outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[6]__0 [4]),
        .\p_0_1_0_0_0244375_lcssa389_fu_214_reg[6] (\p_0_1_0_0_0244375_lcssa389_fu_214_reg[6] [2]),
        .\p_0_2_0_0_0246377_lcssa392_fu_218_reg[6] (\p_0_2_0_0_0246377_lcssa392_fu_218_reg[6] [1]),
        .\q0_reg[1]_0 (DPtpgBarArray_U_n_25),
        .\q0_reg[3]_0 (DPtpgBarSelYuv_709_v_U_n_18),
        .\q0_reg[4]_0 ({DPtpgBarArray_U_n_59,DPtpgBarArray_U_n_60}),
        .\q0_reg[6]_0 (DPtpgBarSelYuv_709_v_U_n_6),
        .\q0_reg[6]_1 (DPtpgBarArray_U_n_47),
        .\q0_reg[6]_2 (DPtpgBarArray_U_n_18),
        .\q0_reg[7]_0 (DPtpgBarArray_U_n_16),
        .\q1_reg[1]_0 (DPtpgBarArray_U_n_24),
        .\q1_reg[4]_0 ({DPtpgBarSelYuv_709_v_U_n_16,DPtpgBarSelYuv_709_v_U_n_17}),
        .\q1_reg[4]_1 ({DPtpgBarArray_U_n_61,DPtpgBarArray_U_n_62}),
        .\q1_reg[6]_0 (DPtpgBarSelYuv_709_v_U_n_5),
        .\q1_reg[6]_1 (DPtpgBarArray_U_n_45),
        .\q1_reg[6]_2 (DPtpgBarArray_U_n_17),
        .\q1_reg[7]_0 (DPtpgBarArray_U_n_13),
        .tpgBarSelYuv_v_q0(tpgBarSelYuv_v_q0),
        .tpgBarSelYuv_v_q1(tpgBarSelYuv_v_q1[1]),
        .trunc_ln320_reg_4408(trunc_ln320_reg_4408[0]),
        .\trunc_ln320_reg_4408_reg[6] (\trunc_ln320_reg_4408_reg[6] ),
        .\trunc_ln320_reg_4408_reg[7] (\trunc_ln320_reg_4408_reg[7] ));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y_ROM_AUTO_1R DPtpgBarSelYuv_709_y_U
       (.D({DPtpgBarArray_U_n_33,DPtpgBarArray_U_n_34,DPtpgBarArray_U_n_35,DPtpgBarArray_U_n_36,DPtpgBarArray_U_n_37}),
        .E(DPtpgBarSelYuv_709_y_U_n_5),
        .Q({DPtpgBarSelYuv_709_y_U_n_12,DPtpgBarSelYuv_709_y_U_n_13,DPtpgBarSelYuv_709_y_U_n_14,DPtpgBarSelYuv_709_y_U_n_15,\q1_reg[0] }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_11 (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_1 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_11_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_11_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_16_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_16 [5]),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_3_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_3_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_3_2 (E),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_3_3 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3 [0]),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1] (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_1 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[1]_i_3_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_3 [0]),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1] (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6] [2:1]),
        .\gSerie_V_reg[22] (\gSerie_V_reg[22] ),
        .\gSerie_V_reg[23] (\gSerie_V_reg[23] ),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[2]_1 (DPtpgBarArray_U_n_22),
        .\q0_reg[6]_0 ({DPtpgBarSelYuv_709_y_U_n_17,DPtpgBarSelYuv_709_y_U_n_18,DPtpgBarSelYuv_709_y_U_n_19,DPtpgBarSelYuv_709_y_U_n_20,DPtpgBarSelYuv_709_y_U_n_21}),
        .\q0_reg[6]_1 ({DPtpgBarArray_U_n_39,DPtpgBarArray_U_n_40,DPtpgBarArray_U_n_41,DPtpgBarArray_U_n_42,DPtpgBarArray_U_n_43}),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q0_reg[7]_1 (DPtpgBarArray_U_n_56),
        .\q1_reg[2]_0 (\q1_reg[2] ),
        .\q1_reg[2]_1 (DPtpgBarArray_U_n_20),
        .\q1_reg[7]_0 (DPtpgBarArray_U_n_58),
        .trunc_ln320_reg_4408(trunc_ln320_reg_4408[0]),
        .\trunc_ln320_reg_4408_reg[7] (\trunc_ln320_reg_4408_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1_reg_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(RSTC));
  LUT1 #(
    .INIT(2'h1)) 
    \hBarSel_0_1[0]_i_1 
       (.I0(\hBarSel_0_1_reg_n_5_[0] ),
        .O(add_ln1730_fu_423_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \hBarSel_0_1[1]_i_1 
       (.I0(\hBarSel_0_1_reg_n_5_[0] ),
        .I1(\hBarSel_0_1_reg_n_5_[1] ),
        .O(add_ln1730_fu_423_p2[1]));
  LUT3 #(
    .INIT(8'h08)) 
    \hBarSel_0_1[2]_i_1 
       (.I0(DPtpgBarArray_U_n_50),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(\q0_reg[0] ),
        .O(hBarSel_0_1));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \hBarSel_0_1[2]_i_2 
       (.I0(\hBarSel_0_1_reg_n_5_[1] ),
        .I1(\hBarSel_0_1_reg_n_5_[0] ),
        .I2(\hBarSel_0_1_reg_n_5_[2] ),
        .O(add_ln1730_fu_423_p2[2]));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_0_1_reg[0] 
       (.C(ap_clk),
        .CE(hBarSel_0_1),
        .D(add_ln1730_fu_423_p2[0]),
        .Q(\hBarSel_0_1_reg_n_5_[0] ),
        .R(xCount_V_5));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_0_1_reg[1] 
       (.C(ap_clk),
        .CE(hBarSel_0_1),
        .D(add_ln1730_fu_423_p2[1]),
        .Q(\hBarSel_0_1_reg_n_5_[1] ),
        .R(xCount_V_5));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_0_1_reg[2] 
       (.C(ap_clk),
        .CE(hBarSel_0_1),
        .D(add_ln1730_fu_423_p2[2]),
        .Q(\hBarSel_0_1_reg_n_5_[2] ),
        .R(xCount_V_5));
  LUT1 #(
    .INIT(2'h1)) 
    \hBarSel_1_1[0]_i_1 
       (.I0(\hBarSel_1_1_reg_n_5_[0] ),
        .O(add_ln1730_1_fu_520_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \hBarSel_1_1[1]_i_1 
       (.I0(\hBarSel_1_1_reg_n_5_[0] ),
        .I1(\hBarSel_1_1_reg_n_5_[1] ),
        .O(add_ln1730_1_fu_520_p2[1]));
  LUT3 #(
    .INIT(8'h08)) 
    \hBarSel_1_1[2]_i_1 
       (.I0(DPtpgBarArray_U_n_52),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(\q0_reg[0] ),
        .O(hBarSel_1_1));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \hBarSel_1_1[2]_i_2 
       (.I0(\hBarSel_1_1_reg_n_5_[1] ),
        .I1(\hBarSel_1_1_reg_n_5_[0] ),
        .I2(\hBarSel_1_1_reg_n_5_[2] ),
        .O(add_ln1730_1_fu_520_p2[2]));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_1_1_reg[0] 
       (.C(ap_clk),
        .CE(hBarSel_1_1),
        .D(add_ln1730_1_fu_520_p2[0]),
        .Q(\hBarSel_1_1_reg_n_5_[0] ),
        .R(xCount_V_5));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_1_1_reg[1] 
       (.C(ap_clk),
        .CE(hBarSel_1_1),
        .D(add_ln1730_1_fu_520_p2[1]),
        .Q(\hBarSel_1_1_reg_n_5_[1] ),
        .R(xCount_V_5));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_1_1_reg[2] 
       (.C(ap_clk),
        .CE(hBarSel_1_1),
        .D(add_ln1730_1_fu_520_p2[2]),
        .Q(\hBarSel_1_1_reg_n_5_[2] ),
        .R(xCount_V_5));
  LUT6 #(
    .INIT(64'hAAAAA8AAAAAAA4AA)) 
    \vBarSel_1[0]_i_1 
       (.I0(vBarSel_1),
        .I1(DPtpgBarArray_U_n_54),
        .I2(\q0_reg[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(DPtpgBarArray_U_n_51),
        .I5(DPtpgBarArray_U_n_53),
        .O(\vBarSel_1[0]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\vBarSel_1[0]_i_1_n_5 ),
        .Q(vBarSel_1),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \xCount_V_4[1]_i_1 
       (.I0(\xCount_V_4_reg_n_5_[1] ),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xCount_V_4[2]_i_1 
       (.I0(\xCount_V_4_reg_n_5_[1] ),
        .I1(\xCount_V_4_reg_n_5_[2] ),
        .O(add_ln886_1_fu_508_p2));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \xCount_V_4[3]_i_1 
       (.I0(\xCount_V_4_reg_n_5_[2] ),
        .I1(\xCount_V_4_reg_n_5_[1] ),
        .I2(\xCount_V_4_reg_n_5_[3] ),
        .O(\xCount_V_4[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \xCount_V_4[4]_i_1 
       (.I0(\xCount_V_4_reg_n_5_[3] ),
        .I1(\xCount_V_4_reg_n_5_[1] ),
        .I2(\xCount_V_4_reg_n_5_[2] ),
        .I3(\xCount_V_4_reg_n_5_[4] ),
        .O(\xCount_V_4[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \xCount_V_4[5]_i_1 
       (.I0(\xCount_V_4_reg_n_5_[4] ),
        .I1(\xCount_V_4_reg_n_5_[2] ),
        .I2(\xCount_V_4_reg_n_5_[1] ),
        .I3(\xCount_V_4_reg_n_5_[3] ),
        .I4(\xCount_V_4_reg_n_5_[5] ),
        .O(\xCount_V_4[5]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_4_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgPatternDPColorSquare_fu_1441_ap_ready),
        .D(p_1_in),
        .Q(\xCount_V_4_reg_n_5_[1] ),
        .R(xCount_V_5));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_4_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgPatternDPColorSquare_fu_1441_ap_ready),
        .D(add_ln886_1_fu_508_p2),
        .Q(\xCount_V_4_reg_n_5_[2] ),
        .R(xCount_V_5));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_4_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgPatternDPColorSquare_fu_1441_ap_ready),
        .D(\xCount_V_4[3]_i_1_n_5 ),
        .Q(\xCount_V_4_reg_n_5_[3] ),
        .R(xCount_V_5));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_4_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgPatternDPColorSquare_fu_1441_ap_ready),
        .D(\xCount_V_4[4]_i_1_n_5 ),
        .Q(\xCount_V_4_reg_n_5_[4] ),
        .R(xCount_V_5));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_4_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgPatternDPColorSquare_fu_1441_ap_ready),
        .D(\xCount_V_4[5]_i_1_n_5 ),
        .Q(\xCount_V_4_reg_n_5_[5] ),
        .R(xCount_V_5));
  LUT1 #(
    .INIT(2'h1)) 
    \xCount_V_5[1]_i_1 
       (.I0(\xCount_V_5_reg_n_5_[1] ),
        .O(\xCount_V_5[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \xCount_V_5[2]_i_1 
       (.I0(\xCount_V_5_reg_n_5_[1] ),
        .I1(\xCount_V_5_reg_n_5_[2] ),
        .O(add_ln886_fu_411_p2));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \xCount_V_5[3]_i_1 
       (.I0(\xCount_V_5_reg_n_5_[2] ),
        .I1(\xCount_V_5_reg_n_5_[1] ),
        .I2(\xCount_V_5_reg_n_5_[3] ),
        .O(\xCount_V_5[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \xCount_V_5[4]_i_1 
       (.I0(\xCount_V_5_reg_n_5_[3] ),
        .I1(\xCount_V_5_reg_n_5_[1] ),
        .I2(\xCount_V_5_reg_n_5_[2] ),
        .I3(\xCount_V_5_reg_n_5_[4] ),
        .O(\xCount_V_5[4]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h10)) 
    \xCount_V_5[5]_i_1 
       (.I0(DPtpgBarArray_U_n_51),
        .I1(\q0_reg[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .O(xCount_V_5));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \xCount_V_5[5]_i_2 
       (.I0(\xCount_V_5_reg_n_5_[4] ),
        .I1(\xCount_V_5_reg_n_5_[2] ),
        .I2(\xCount_V_5_reg_n_5_[1] ),
        .I3(\xCount_V_5_reg_n_5_[3] ),
        .I4(\xCount_V_5_reg_n_5_[5] ),
        .O(\xCount_V_5[5]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_5_reg[1] 
       (.C(ap_clk),
        .CE(grp_tpgPatternDPColorSquare_fu_1441_ap_ready),
        .D(\xCount_V_5[1]_i_1_n_5 ),
        .Q(\xCount_V_5_reg_n_5_[1] ),
        .R(xCount_V_5));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_5_reg[2] 
       (.C(ap_clk),
        .CE(grp_tpgPatternDPColorSquare_fu_1441_ap_ready),
        .D(add_ln886_fu_411_p2),
        .Q(\xCount_V_5_reg_n_5_[2] ),
        .R(xCount_V_5));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_5_reg[3] 
       (.C(ap_clk),
        .CE(grp_tpgPatternDPColorSquare_fu_1441_ap_ready),
        .D(\xCount_V_5[3]_i_1_n_5 ),
        .Q(\xCount_V_5_reg_n_5_[3] ),
        .R(xCount_V_5));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_5_reg[4] 
       (.C(ap_clk),
        .CE(grp_tpgPatternDPColorSquare_fu_1441_ap_ready),
        .D(\xCount_V_5[4]_i_1_n_5 ),
        .Q(\xCount_V_5_reg_n_5_[4] ),
        .R(xCount_V_5));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_5_reg[5] 
       (.C(ap_clk),
        .CE(grp_tpgPatternDPColorSquare_fu_1441_ap_ready),
        .D(\xCount_V_5[5]_i_2_n_5 ),
        .Q(\xCount_V_5_reg_n_5_[5] ),
        .R(xCount_V_5));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount_V_1[0]_i_1 
       (.I0(yCount_V_1_reg[0]),
        .O(add_ln885_fu_362_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \yCount_V_1[1]_i_1 
       (.I0(yCount_V_1_reg[0]),
        .I1(yCount_V_1_reg[1]),
        .O(add_ln885_fu_362_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \yCount_V_1[2]_i_1 
       (.I0(yCount_V_1_reg[1]),
        .I1(yCount_V_1_reg[0]),
        .I2(yCount_V_1_reg[2]),
        .O(\yCount_V_1[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \yCount_V_1[3]_i_1 
       (.I0(yCount_V_1_reg[2]),
        .I1(yCount_V_1_reg[0]),
        .I2(yCount_V_1_reg[1]),
        .I3(yCount_V_1_reg[3]),
        .O(\yCount_V_1[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \yCount_V_1[4]_i_1 
       (.I0(yCount_V_1_reg[3]),
        .I1(yCount_V_1_reg[1]),
        .I2(yCount_V_1_reg[0]),
        .I3(yCount_V_1_reg[2]),
        .I4(yCount_V_1_reg[4]),
        .O(\yCount_V_1[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h01000300)) 
    \yCount_V_1[5]_i_1 
       (.I0(DPtpgBarArray_U_n_54),
        .I1(DPtpgBarArray_U_n_51),
        .I2(\q0_reg[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(DPtpgBarArray_U_n_53),
        .O(\yCount_V_1[5]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \yCount_V_1[5]_i_2 
       (.I0(DPtpgBarArray_U_n_53),
        .I1(DPtpgBarArray_U_n_51),
        .I2(\q0_reg[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .O(yCount_V_1));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \yCount_V_1[5]_i_3 
       (.I0(yCount_V_1_reg[4]),
        .I1(yCount_V_1_reg[2]),
        .I2(yCount_V_1_reg[0]),
        .I3(yCount_V_1_reg[1]),
        .I4(yCount_V_1_reg[3]),
        .I5(yCount_V_1_reg[5]),
        .O(\yCount_V_1[5]_i_3_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_1_reg[0] 
       (.C(ap_clk),
        .CE(yCount_V_1),
        .D(add_ln885_fu_362_p2[0]),
        .Q(yCount_V_1_reg[0]),
        .R(\yCount_V_1[5]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_1_reg[1] 
       (.C(ap_clk),
        .CE(yCount_V_1),
        .D(add_ln885_fu_362_p2[1]),
        .Q(yCount_V_1_reg[1]),
        .R(\yCount_V_1[5]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_1_reg[2] 
       (.C(ap_clk),
        .CE(yCount_V_1),
        .D(\yCount_V_1[2]_i_1_n_5 ),
        .Q(yCount_V_1_reg[2]),
        .R(\yCount_V_1[5]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_1_reg[3] 
       (.C(ap_clk),
        .CE(yCount_V_1),
        .D(\yCount_V_1[3]_i_1_n_5 ),
        .Q(yCount_V_1_reg[3]),
        .R(\yCount_V_1[5]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_1_reg[4] 
       (.C(ap_clk),
        .CE(yCount_V_1),
        .D(\yCount_V_1[4]_i_1_n_5 ),
        .Q(yCount_V_1_reg[4]),
        .R(\yCount_V_1[5]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_1_reg[5] 
       (.C(ap_clk),
        .CE(yCount_V_1),
        .D(\yCount_V_1[5]_i_3_n_5 ),
        .Q(yCount_V_1_reg[5]),
        .R(\yCount_V_1[5]_i_1_n_5 ));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarArray_ROM_AUTO_1R
   (\q0_reg[1]_0 ,
    Q,
    \q1_reg[1]_0 ,
    \q1_reg[0]_0 ,
    \q0_reg[0]_0 ,
    \q1_reg[0]_1 ,
    D,
    \q1_reg[1]_1 ,
    \q0_reg[2]_0 ,
    \q0_reg[1]_1 ,
    \q1_reg[1]_2 ,
    \q0_reg[1]_2 ,
    \q1_reg[0]_2 ,
    \q1_reg[1]_3 ,
    \q0_reg[0]_1 ,
    \q0_reg[1]_3 ,
    \q0_reg[1]_4 ,
    \q1_reg[0]_3 ,
    \q0_reg[0]_2 ,
    \q1_reg[1]_4 ,
    \q0_reg[0]_3 ,
    \q1_reg[0]_4 ,
    \q1_reg[0]_5 ,
    \q1_reg[2]_0 ,
    \q0_reg[0]_4 ,
    \q0_reg[2]_1 ,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter1_reg_1,
    ap_enable_reg_pp0_iter1_reg_2,
    E,
    \xCount_V_5_reg[5] ,
    \x_4_reg_4018_pp0_iter10_reg_reg[15] ,
    \xCount_V_4_reg[5] ,
    \yCount_V_1_reg[4] ,
    \trunc_ln518_reg_1186_reg[1] ,
    \q0_reg[1]_5 ,
    \q0_reg[2]_2 ,
    \q1_reg[1]_5 ,
    \q1_reg[2]_1 ,
    \q0_reg[2]_3 ,
    \q1_reg[2]_2 ,
    ap_enable_reg_pp0_iter1,
    \q1_reg[0]_6 ,
    \q1_reg[0]_7 ,
    \q1_reg[2]_3 ,
    \q0_reg[2]_4 ,
    vBarSel_1,
    \q0_reg[1]_6 ,
    \q0_reg[1]_7 ,
    \yCount_V_1_reg[0] ,
    trunc_ln518_reg_1186,
    \yCount_V_1_reg[0]_0 ,
    \yCount_V_1[5]_i_7_0 ,
    \yCount_V_1[5]_i_4_0 ,
    \yCount_V_1[5]_i_4_1 ,
    \yCount_V_1[5]_i_4_2 ,
    \yCount_V_1[5]_i_4_3 ,
    \q1_reg[1]_6 ,
    ap_clk);
  output \q0_reg[1]_0 ;
  output [0:0]Q;
  output \q1_reg[1]_0 ;
  output [0:0]\q1_reg[0]_0 ;
  output \q0_reg[0]_0 ;
  output \q1_reg[0]_1 ;
  output [1:0]D;
  output \q1_reg[1]_1 ;
  output [1:0]\q0_reg[2]_0 ;
  output \q0_reg[1]_1 ;
  output \q1_reg[1]_2 ;
  output \q0_reg[1]_2 ;
  output \q1_reg[0]_2 ;
  output \q1_reg[1]_3 ;
  output \q0_reg[0]_1 ;
  output \q0_reg[1]_3 ;
  output \q0_reg[1]_4 ;
  output \q1_reg[0]_3 ;
  output \q0_reg[0]_2 ;
  output \q1_reg[1]_4 ;
  output [2:0]\q0_reg[0]_3 ;
  output [2:0]\q1_reg[0]_4 ;
  output [4:0]\q1_reg[0]_5 ;
  output \q1_reg[2]_0 ;
  output [4:0]\q0_reg[0]_4 ;
  output \q0_reg[2]_1 ;
  output ap_enable_reg_pp0_iter1_reg;
  output ap_enable_reg_pp0_iter1_reg_0;
  output ap_enable_reg_pp0_iter1_reg_1;
  output ap_enable_reg_pp0_iter1_reg_2;
  output [0:0]E;
  output \xCount_V_5_reg[5] ;
  output \x_4_reg_4018_pp0_iter10_reg_reg[15] ;
  output \xCount_V_4_reg[5] ;
  output \yCount_V_1_reg[4] ;
  output \trunc_ln518_reg_1186_reg[1] ;
  output \q0_reg[1]_5 ;
  output \q0_reg[2]_2 ;
  output \q1_reg[1]_5 ;
  output \q1_reg[2]_1 ;
  output [1:0]\q0_reg[2]_3 ;
  output [1:0]\q1_reg[2]_2 ;
  input ap_enable_reg_pp0_iter1;
  input \q1_reg[0]_6 ;
  input \q1_reg[0]_7 ;
  input [2:0]\q1_reg[2]_3 ;
  input [2:0]\q0_reg[2]_4 ;
  input vBarSel_1;
  input [14:0]\q0_reg[1]_6 ;
  input [4:0]\q0_reg[1]_7 ;
  input [5:0]\yCount_V_1_reg[0] ;
  input [2:0]trunc_ln518_reg_1186;
  input \yCount_V_1_reg[0]_0 ;
  input [7:0]\yCount_V_1[5]_i_7_0 ;
  input \yCount_V_1[5]_i_4_0 ;
  input \yCount_V_1[5]_i_4_1 ;
  input \yCount_V_1[5]_i_4_2 ;
  input \yCount_V_1[5]_i_4_3 ;
  input [4:0]\q1_reg[1]_6 ;
  input ap_clk;

  wire [1:0]D;
  wire [0:0]DPtpgBarArray_address0;
  wire [0:0]DPtpgBarArray_address1;
  wire [2:1]DPtpgBarArray_q0;
  wire [2:1]DPtpgBarArray_q1;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_1;
  wire ap_enable_reg_pp0_iter1_reg_2;
  wire ap_phi_mux_vBarSel_3_loc_2_phi_fu_268_p8;
  wire \q0[1]_i_1__1_n_5 ;
  wire \q0[2]_i_2_n_5 ;
  wire \q0[2]_i_6_n_5 ;
  wire \q0[2]_i_7_n_5 ;
  wire \q0[2]_i_8_n_5 ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire [2:0]\q0_reg[0]_3 ;
  wire [4:0]\q0_reg[0]_4 ;
  wire \q0_reg[1]_0 ;
  wire \q0_reg[1]_1 ;
  wire \q0_reg[1]_2 ;
  wire \q0_reg[1]_3 ;
  wire \q0_reg[1]_4 ;
  wire \q0_reg[1]_5 ;
  wire [14:0]\q0_reg[1]_6 ;
  wire [4:0]\q0_reg[1]_7 ;
  wire [1:0]\q0_reg[2]_0 ;
  wire \q0_reg[2]_1 ;
  wire \q0_reg[2]_2 ;
  wire [1:0]\q0_reg[2]_3 ;
  wire [2:0]\q0_reg[2]_4 ;
  wire \q1[1]_i_1__1_n_5 ;
  wire \q1[2]_i_1_n_5 ;
  wire [0:0]\q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire \q1_reg[0]_2 ;
  wire \q1_reg[0]_3 ;
  wire [2:0]\q1_reg[0]_4 ;
  wire [4:0]\q1_reg[0]_5 ;
  wire \q1_reg[0]_6 ;
  wire \q1_reg[0]_7 ;
  wire \q1_reg[1]_0 ;
  wire \q1_reg[1]_1 ;
  wire \q1_reg[1]_2 ;
  wire \q1_reg[1]_3 ;
  wire \q1_reg[1]_4 ;
  wire \q1_reg[1]_5 ;
  wire [4:0]\q1_reg[1]_6 ;
  wire \q1_reg[2]_0 ;
  wire \q1_reg[2]_1 ;
  wire [1:0]\q1_reg[2]_2 ;
  wire [2:0]\q1_reg[2]_3 ;
  wire [2:0]trunc_ln518_reg_1186;
  wire \trunc_ln518_reg_1186_reg[1] ;
  wire vBarSel_1;
  wire \xCount_V_4_reg[5] ;
  wire \xCount_V_5_reg[5] ;
  wire \x_4_reg_4018_pp0_iter10_reg_reg[15] ;
  wire \yCount_V_1[5]_i_4_0 ;
  wire \yCount_V_1[5]_i_4_1 ;
  wire \yCount_V_1[5]_i_4_2 ;
  wire \yCount_V_1[5]_i_4_3 ;
  wire \yCount_V_1[5]_i_6_n_5 ;
  wire [7:0]\yCount_V_1[5]_i_7_0 ;
  wire \yCount_V_1[5]_i_7_n_5 ;
  wire \yCount_V_1[5]_i_8_n_5 ;
  wire [5:0]\yCount_V_1_reg[0] ;
  wire \yCount_V_1_reg[0]_0 ;
  wire \yCount_V_1_reg[4] ;

  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \q0[0]_i_1__2 
       (.I0(DPtpgBarArray_q0[1]),
        .I1(DPtpgBarArray_q0[2]),
        .I2(Q),
        .O(\q0_reg[0]_4 [0]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \q0[0]_i_1__3 
       (.I0(\xCount_V_4_reg[5] ),
        .I1(\x_4_reg_4018_pp0_iter10_reg_reg[15] ),
        .I2(\q0_reg[2]_4 [0]),
        .O(DPtpgBarArray_address0));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \q0[0]_i_1__4 
       (.I0(DPtpgBarArray_q0[1]),
        .I1(Q),
        .I2(DPtpgBarArray_q0[2]),
        .O(\q0_reg[0]_3 [0]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT5 #(
    .INIT(32'hBBB74888)) 
    \q0[1]_i_1__1 
       (.I0(\q0_reg[2]_4 [1]),
        .I1(\x_4_reg_4018_pp0_iter10_reg_reg[15] ),
        .I2(\xCount_V_4_reg[5] ),
        .I3(\q0_reg[2]_4 [0]),
        .I4(ap_phi_mux_vBarSel_3_loc_2_phi_fu_268_p8),
        .O(\q0[1]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \q0[1]_i_1__2 
       (.I0(DPtpgBarArray_q0[1]),
        .I1(DPtpgBarArray_q0[2]),
        .I2(Q),
        .O(\q0_reg[0]_3 [1]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \q0[1]_i_1__3 
       (.I0(Q),
        .I1(DPtpgBarArray_q0[2]),
        .O(\q0_reg[0]_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \q0[2]_i_1 
       (.I0(\q1_reg[0]_7 ),
        .I1(\q1_reg[0]_6 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \q0[2]_i_1__0 
       (.I0(DPtpgBarArray_q0[1]),
        .I1(DPtpgBarArray_q0[2]),
        .O(\q0_reg[1]_3 ));
  LUT6 #(
    .INIT(64'hAF8F5F7F70F08000)) 
    \q0[2]_i_2 
       (.I0(\q0_reg[2]_4 [1]),
        .I1(\q0_reg[2]_4 [0]),
        .I2(\x_4_reg_4018_pp0_iter10_reg_reg[15] ),
        .I3(\xCount_V_4_reg[5] ),
        .I4(\q0_reg[2]_4 [2]),
        .I5(ap_phi_mux_vBarSel_3_loc_2_phi_fu_268_p8),
        .O(\q0[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \q0[2]_i_3 
       (.I0(\q0[2]_i_6_n_5 ),
        .I1(\q0[2]_i_7_n_5 ),
        .I2(\q0_reg[1]_6 [14]),
        .I3(\q0_reg[1]_6 [13]),
        .I4(\q0_reg[1]_6 [0]),
        .I5(\q0[2]_i_8_n_5 ),
        .O(\x_4_reg_4018_pp0_iter10_reg_reg[15] ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \q0[2]_i_4 
       (.I0(\q0_reg[1]_7 [4]),
        .I1(\q0_reg[1]_7 [2]),
        .I2(\q0_reg[1]_7 [0]),
        .I3(\q0_reg[1]_7 [1]),
        .I4(\q0_reg[1]_7 [3]),
        .O(\xCount_V_4_reg[5] ));
  LUT4 #(
    .INIT(16'hC988)) 
    \q0[2]_i_5 
       (.I0(\x_4_reg_4018_pp0_iter10_reg_reg[15] ),
        .I1(vBarSel_1),
        .I2(\yCount_V_1_reg[4] ),
        .I3(\trunc_ln518_reg_1186_reg[1] ),
        .O(ap_phi_mux_vBarSel_3_loc_2_phi_fu_268_p8));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \q0[2]_i_6 
       (.I0(\q0_reg[1]_6 [6]),
        .I1(\q0_reg[1]_6 [5]),
        .I2(\q0_reg[1]_6 [8]),
        .I3(\q0_reg[1]_6 [7]),
        .O(\q0[2]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \q0[2]_i_7 
       (.I0(\q0_reg[1]_6 [2]),
        .I1(\q0_reg[1]_6 [1]),
        .I2(\q0_reg[1]_6 [4]),
        .I3(\q0_reg[1]_6 [3]),
        .O(\q0[2]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \q0[2]_i_8 
       (.I0(\q0_reg[1]_6 [10]),
        .I1(\q0_reg[1]_6 [9]),
        .I2(\q0_reg[1]_6 [12]),
        .I3(\q0_reg[1]_6 [11]),
        .O(\q0[2]_i_8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q0[3]_i_1__1 
       (.I0(Q),
        .I1(DPtpgBarArray_q0[2]),
        .O(\q0_reg[2]_3 [0]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q0[3]_i_1__2 
       (.I0(DPtpgBarArray_q0[1]),
        .I1(DPtpgBarArray_q0[2]),
        .O(\q0_reg[1]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \q0[3]_i_1__3 
       (.I0(DPtpgBarArray_q0[1]),
        .I1(DPtpgBarArray_q0[2]),
        .O(\q0_reg[0]_4 [1]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \q0[3]_i_1__4 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\q1_reg[0]_6 ),
        .I2(DPtpgBarArray_q0[2]),
        .O(ap_enable_reg_pp0_iter1_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \q0[4]_i_1__3 
       (.I0(DPtpgBarArray_q0[1]),
        .I1(DPtpgBarArray_q0[2]),
        .I2(Q),
        .O(\q0_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \q0[4]_i_1__4 
       (.I0(Q),
        .I1(DPtpgBarArray_q0[2]),
        .I2(DPtpgBarArray_q0[1]),
        .O(\q0_reg[0]_4 [2]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \q0[4]_i_1__5 
       (.I0(Q),
        .I1(DPtpgBarArray_q0[1]),
        .I2(DPtpgBarArray_q0[2]),
        .O(\q0_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'h6C)) 
    \q0[4]_i_1__6 
       (.I0(DPtpgBarArray_q0[2]),
        .I1(DPtpgBarArray_q0[1]),
        .I2(Q),
        .O(\q0_reg[2]_3 [1]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \q0[4]_i_1__7 
       (.I0(Q),
        .I1(DPtpgBarArray_q0[2]),
        .I2(DPtpgBarArray_q0[1]),
        .O(\q0_reg[2]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \q0[5]_i_1__2 
       (.I0(Q),
        .O(\q0_reg[0]_3 [2]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'h6B)) 
    \q0[5]_i_1__3 
       (.I0(DPtpgBarArray_q0[1]),
        .I1(DPtpgBarArray_q0[2]),
        .I2(Q),
        .O(\q0_reg[0]_4 [3]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \q0[5]_i_1__4 
       (.I0(DPtpgBarArray_q0[2]),
        .I1(Q),
        .I2(DPtpgBarArray_q0[1]),
        .O(\q0_reg[2]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \q0[5]_i_1__5 
       (.I0(Q),
        .I1(DPtpgBarArray_q0[2]),
        .I2(DPtpgBarArray_q0[1]),
        .O(\q0_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \q0[6]_i_1__2 
       (.I0(DPtpgBarArray_q0[1]),
        .O(\q0_reg[1]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \q0[6]_i_1__3 
       (.I0(Q),
        .I1(DPtpgBarArray_q0[2]),
        .I2(DPtpgBarArray_q0[1]),
        .O(\q0_reg[0]_4 [4]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \q0[6]_i_1__4 
       (.I0(DPtpgBarArray_q0[1]),
        .I1(Q),
        .O(\q0_reg[1]_2 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q0[7]_i_1__2 
       (.I0(DPtpgBarArray_q0[2]),
        .O(\q0_reg[2]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \q0[7]_i_1__3 
       (.I0(DPtpgBarArray_q0[1]),
        .I1(Q),
        .I2(DPtpgBarArray_q0[2]),
        .O(\q0_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \q0[7]_i_1__7 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\q1_reg[0]_6 ),
        .I2(Q),
        .O(ap_enable_reg_pp0_iter1_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \q0[7]_i_2__1 
       (.I0(DPtpgBarArray_q0[2]),
        .I1(DPtpgBarArray_q0[1]),
        .O(\q0_reg[2]_1 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(DPtpgBarArray_address0),
        .Q(Q),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[1]_i_1__1_n_5 ),
        .Q(DPtpgBarArray_q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0[2]_i_2_n_5 ),
        .Q(DPtpgBarArray_q0[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \q1[0]_i_1__2 
       (.I0(DPtpgBarArray_q1[1]),
        .I1(DPtpgBarArray_q1[2]),
        .I2(\q1_reg[0]_0 ),
        .O(\q1_reg[0]_5 [0]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \q1[0]_i_1__3 
       (.I0(\xCount_V_5_reg[5] ),
        .I1(\x_4_reg_4018_pp0_iter10_reg_reg[15] ),
        .I2(\q1_reg[2]_3 [0]),
        .O(DPtpgBarArray_address1));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \q1[0]_i_1__4 
       (.I0(DPtpgBarArray_q1[1]),
        .I1(\q1_reg[0]_0 ),
        .I2(DPtpgBarArray_q1[2]),
        .O(\q1_reg[0]_4 [0]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT5 #(
    .INIT(32'hBBB74888)) 
    \q1[1]_i_1__1 
       (.I0(\q1_reg[2]_3 [1]),
        .I1(\x_4_reg_4018_pp0_iter10_reg_reg[15] ),
        .I2(\xCount_V_5_reg[5] ),
        .I3(\q1_reg[2]_3 [0]),
        .I4(ap_phi_mux_vBarSel_3_loc_2_phi_fu_268_p8),
        .O(\q1[1]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \q1[1]_i_1__2 
       (.I0(DPtpgBarArray_q1[1]),
        .I1(DPtpgBarArray_q1[2]),
        .I2(\q1_reg[0]_0 ),
        .O(\q1_reg[0]_4 [1]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \q1[1]_i_1__3 
       (.I0(\q1_reg[0]_0 ),
        .I1(DPtpgBarArray_q1[2]),
        .O(\q1_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hAF8F5F7F70F08000)) 
    \q1[2]_i_1 
       (.I0(\q1_reg[2]_3 [1]),
        .I1(\q1_reg[2]_3 [0]),
        .I2(\x_4_reg_4018_pp0_iter10_reg_reg[15] ),
        .I3(\xCount_V_5_reg[5] ),
        .I4(\q1_reg[2]_3 [2]),
        .I5(ap_phi_mux_vBarSel_3_loc_2_phi_fu_268_p8),
        .O(\q1[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \q1[2]_i_1__0 
       (.I0(DPtpgBarArray_q1[1]),
        .I1(DPtpgBarArray_q1[2]),
        .O(\q1_reg[1]_3 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \q1[2]_i_2 
       (.I0(\q1_reg[1]_6 [4]),
        .I1(\q1_reg[1]_6 [2]),
        .I2(\q1_reg[1]_6 [0]),
        .I3(\q1_reg[1]_6 [1]),
        .I4(\q1_reg[1]_6 [3]),
        .O(\xCount_V_5_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q1[3]_i_1__1 
       (.I0(\q1_reg[0]_0 ),
        .I1(DPtpgBarArray_q1[2]),
        .O(\q1_reg[2]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \q1[3]_i_1__2 
       (.I0(DPtpgBarArray_q1[1]),
        .I1(DPtpgBarArray_q1[2]),
        .O(\q1_reg[1]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \q1[3]_i_1__3 
       (.I0(DPtpgBarArray_q1[1]),
        .I1(DPtpgBarArray_q1[2]),
        .O(\q1_reg[0]_5 [1]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \q1[3]_i_1__4 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\q1_reg[0]_6 ),
        .I2(DPtpgBarArray_q1[2]),
        .O(ap_enable_reg_pp0_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \q1[4]_i_1__3 
       (.I0(DPtpgBarArray_q1[1]),
        .I1(DPtpgBarArray_q1[2]),
        .I2(\q1_reg[0]_0 ),
        .O(\q1_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \q1[4]_i_1__4 
       (.I0(\q1_reg[0]_0 ),
        .I1(DPtpgBarArray_q1[2]),
        .I2(DPtpgBarArray_q1[1]),
        .O(\q1_reg[0]_5 [2]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \q1[4]_i_1__5 
       (.I0(\q1_reg[0]_0 ),
        .I1(DPtpgBarArray_q1[1]),
        .I2(DPtpgBarArray_q1[2]),
        .O(\q1_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'h6C)) 
    \q1[4]_i_1__6 
       (.I0(DPtpgBarArray_q1[2]),
        .I1(DPtpgBarArray_q1[1]),
        .I2(\q1_reg[0]_0 ),
        .O(\q1_reg[2]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \q1[4]_i_1__7 
       (.I0(\q1_reg[0]_0 ),
        .I1(DPtpgBarArray_q1[2]),
        .I2(DPtpgBarArray_q1[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \q1[5]_i_1__2 
       (.I0(\q1_reg[0]_0 ),
        .O(\q1_reg[0]_4 [2]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'h6B)) 
    \q1[5]_i_1__3 
       (.I0(DPtpgBarArray_q1[1]),
        .I1(DPtpgBarArray_q1[2]),
        .I2(\q1_reg[0]_0 ),
        .O(\q1_reg[0]_5 [3]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \q1[5]_i_1__4 
       (.I0(DPtpgBarArray_q1[2]),
        .I1(\q1_reg[0]_0 ),
        .I2(DPtpgBarArray_q1[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \q1[5]_i_1__5 
       (.I0(\q1_reg[0]_0 ),
        .I1(DPtpgBarArray_q1[2]),
        .I2(DPtpgBarArray_q1[1]),
        .O(\q1_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \q1[6]_i_1__2 
       (.I0(DPtpgBarArray_q1[1]),
        .O(\q1_reg[1]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \q1[6]_i_1__3 
       (.I0(DPtpgBarArray_q1[1]),
        .I1(\q1_reg[0]_0 ),
        .O(\q1_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \q1[6]_i_2 
       (.I0(\q1_reg[0]_0 ),
        .I1(DPtpgBarArray_q1[2]),
        .I2(DPtpgBarArray_q1[1]),
        .O(\q1_reg[0]_5 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    \q1[7]_i_1__4 
       (.I0(DPtpgBarArray_q1[2]),
        .O(\q1_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \q1[7]_i_1__5 
       (.I0(DPtpgBarArray_q1[1]),
        .I1(\q1_reg[0]_0 ),
        .I2(DPtpgBarArray_q1[2]),
        .O(\q1_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \q1[7]_i_1__6 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\q1_reg[0]_6 ),
        .I2(\q1_reg[0]_0 ),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \q1[7]_i_2 
       (.I0(DPtpgBarArray_q1[2]),
        .I1(DPtpgBarArray_q1[1]),
        .O(\q1_reg[2]_0 ));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(DPtpgBarArray_address1),
        .Q(\q1_reg[0]_0 ),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1[1]_i_1__1_n_5 ),
        .Q(DPtpgBarArray_q1[1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1[2]_i_1_n_5 ),
        .Q(DPtpgBarArray_q1[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \yCount_V_1[5]_i_4 
       (.I0(\yCount_V_1[5]_i_6_n_5 ),
        .I1(trunc_ln518_reg_1186[1]),
        .I2(trunc_ln518_reg_1186[0]),
        .I3(\yCount_V_1_reg[0]_0 ),
        .I4(trunc_ln518_reg_1186[2]),
        .I5(\yCount_V_1[5]_i_7_n_5 ),
        .O(\trunc_ln518_reg_1186_reg[1] ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \yCount_V_1[5]_i_5 
       (.I0(\yCount_V_1_reg[0] [4]),
        .I1(\yCount_V_1_reg[0] [2]),
        .I2(\yCount_V_1_reg[0] [0]),
        .I3(\yCount_V_1_reg[0] [1]),
        .I4(\yCount_V_1_reg[0] [3]),
        .I5(\yCount_V_1_reg[0] [5]),
        .O(\yCount_V_1_reg[4] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \yCount_V_1[5]_i_6 
       (.I0(\yCount_V_1[5]_i_4_0 ),
        .I1(\yCount_V_1[5]_i_4_1 ),
        .I2(\yCount_V_1[5]_i_4_2 ),
        .I3(\yCount_V_1[5]_i_4_3 ),
        .O(\yCount_V_1[5]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \yCount_V_1[5]_i_7 
       (.I0(\yCount_V_1[5]_i_7_0 [2]),
        .I1(\yCount_V_1[5]_i_7_0 [3]),
        .I2(\yCount_V_1[5]_i_7_0 [0]),
        .I3(\yCount_V_1[5]_i_7_0 [1]),
        .I4(\yCount_V_1[5]_i_8_n_5 ),
        .O(\yCount_V_1[5]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \yCount_V_1[5]_i_8 
       (.I0(\yCount_V_1[5]_i_7_0 [5]),
        .I1(\yCount_V_1[5]_i_7_0 [4]),
        .I2(\yCount_V_1[5]_i_7_0 [7]),
        .I3(\yCount_V_1[5]_i_7_0 [6]),
        .O(\yCount_V_1[5]_i_8_n_5 ));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u_ROM_AUTO_1R
   (\q1_reg[3]_0 ,
    \q0_reg[3]_0 ,
    \p_0_4_0_0_0250381_lcssa398_fu_226_reg[5] ,
    \gSerie_V_reg[24] ,
    \outpix_val_V_52_reg_4334_pp0_iter12_reg_reg[4]__0 ,
    \gSerie_V_reg[26] ,
    \q1_reg[3]_1 ,
    E,
    \q1_reg[3]_2 ,
    ap_clk,
    \q0_reg[3]_1 ,
    \q0_reg[3]_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4] ,
    outpix_val_V_55_reg_4344_pp0_iter12_reg,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_2_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[3]_i_3_0 ,
    cmp106_fu_386_p2,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_2_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_3 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_2_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_3_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_3_1 ,
    outpix_val_V_52_reg_4334_pp0_iter12_reg,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_2 ,
    ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_4_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_3 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_4 ,
    D,
    \q0_reg[5]_0 );
  output \q1_reg[3]_0 ;
  output \q0_reg[3]_0 ;
  output [2:0]\p_0_4_0_0_0250381_lcssa398_fu_226_reg[5] ;
  output \gSerie_V_reg[24] ;
  output [0:0]\outpix_val_V_52_reg_4334_pp0_iter12_reg_reg[4]__0 ;
  output \gSerie_V_reg[26] ;
  input \q1_reg[3]_1 ;
  input [0:0]E;
  input \q1_reg[3]_2 ;
  input ap_clk;
  input \q0_reg[3]_1 ;
  input \q0_reg[3]_2 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4] ;
  input [1:0]outpix_val_V_55_reg_4344_pp0_iter12_reg;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]_1 ;
  input [2:0]\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_2 ;
  input [1:0]\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_2_0 ;
  input [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[3]_i_3_0 ;
  input cmp106_fu_386_p2;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_2_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5] ;
  input [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_1 ;
  input [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_2 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_3 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_2_0 ;
  input [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_3_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_3_1 ;
  input [0:0]outpix_val_V_52_reg_4334_pp0_iter12_reg;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_2 ;
  input [0:0]ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_4_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_3 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4_2 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_2 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_4 ;
  input [1:0]D;
  input [1:0]\q0_reg[5]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire [0:0]ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117;
  wire [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_3_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_3_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_4_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_6_n_5 ;
  wire [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_7_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_2 ;
  wire [2:0]\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_3 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[3]_i_3_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[3]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[3]_i_5_n_5 ;
  wire [1:0]\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_2_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_2_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_2_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5] ;
  wire [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_1 ;
  wire [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_3 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_4 ;
  wire cmp106_fu_386_p2;
  wire \gSerie_V_reg[24] ;
  wire \gSerie_V_reg[26] ;
  wire [0:0]outpix_val_V_52_reg_4334_pp0_iter12_reg;
  wire [0:0]\outpix_val_V_52_reg_4334_pp0_iter12_reg_reg[4]__0 ;
  wire [1:0]outpix_val_V_55_reg_4344_pp0_iter12_reg;
  wire [2:0]\p_0_4_0_0_0250381_lcssa398_fu_226_reg[5] ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[3]_1 ;
  wire \q0_reg[3]_2 ;
  wire [1:0]\q0_reg[5]_0 ;
  wire \q0_reg_n_5_[4] ;
  wire \q0_reg_n_5_[5] ;
  wire \q1_reg[3]_0 ;
  wire \q1_reg[3]_1 ;
  wire \q1_reg[3]_2 ;
  wire \q1_reg_n_5_[4] ;
  wire \q1_reg_n_5_[5] ;

  LUT6 #(
    .INIT(64'hDDDDDDDD00000DDD)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_3 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5] [0]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_0 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_5_n_5 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_1 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3] ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_2 ),
        .O(\gSerie_V_reg[24] ));
  LUT6 #(
    .INIT(64'hAEA2AEA2AEAEA2A2)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_5 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_3_0 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4_0 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4_1 ),
        .I3(\q1_reg[3]_0 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_3_1 ),
        .I5(cmp106_fu_386_p2),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h00000000F8F8FFF8)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4] ),
        .I1(outpix_val_V_52_reg_4334_pp0_iter12_reg),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_0 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]_0 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_4_n_5 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_1 ),
        .O(\outpix_val_V_52_reg_4334_pp0_iter12_reg_reg[4]__0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDD00000DDD)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_4 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5] [1]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_0 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_6_n_5 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_1 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_2 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_2 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hAEA2AEA2AEAEA2A2)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_6 
       (.I0(ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4_0 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4_1 ),
        .I3(\q1_reg_n_5_[4] ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_4_0 ),
        .I5(cmp106_fu_386_p2),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[4]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hDDDDDDDD00000DDD)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5] [2]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_0 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_7_n_5 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_1 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_3 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_2 ),
        .O(\gSerie_V_reg[26] ));
  LUT6 #(
    .INIT(64'hAEA2AEA2AEAEA2A2)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_7 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_3_0 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4_0 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4_1 ),
        .I3(\q1_reg_n_5_[5] ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4_2 ),
        .I5(cmp106_fu_386_p2),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h00000000F8F8FFF8)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4] ),
        .I1(outpix_val_V_55_reg_4344_pp0_iter12_reg[0]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3] ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]_0 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[3]_i_3_n_5 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]_1 ),
        .O(\p_0_4_0_0_0250381_lcssa398_fu_226_reg[5] [0]));
  LUT6 #(
    .INIT(64'hDDDDDDDD00000DDD)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[3]_i_3 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5] [1]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_0 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[3]_i_5_n_5 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_1 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3] ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_2 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[3]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hAEA2AEA2AEAEA2A2)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[3]_i_5 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_2_0 [0]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4_0 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4_1 ),
        .I3(\q0_reg[3]_0 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[3]_i_3_0 ),
        .I5(cmp106_fu_386_p2),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[3]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF2F2F2)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4] ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_2_n_5 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_0 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4] ),
        .I4(outpix_val_V_55_reg_4344_pp0_iter12_reg[1]),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_1 ),
        .O(\p_0_4_0_0_0250381_lcssa398_fu_226_reg[5] [1]));
  LUT6 #(
    .INIT(64'hABBB0000FFFFFFFF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_2 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_2 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4]_2 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_1 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_5_n_5 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4]_2 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]_0 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAEA2AEA2AEAEA2A2)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_5 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_2_0 [1]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4_0 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4_1 ),
        .I3(\q0_reg_n_5_[4] ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_2_1 ),
        .I5(cmp106_fu_386_p2),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hF0DDF0DDFFFFF000)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_2_n_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5] ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_0 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_1 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_2 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_3 ),
        .O(\p_0_4_0_0_0250381_lcssa398_fu_226_reg[5] [2]));
  LUT6 #(
    .INIT(64'hABBB0000FFFFFFFF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_2 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_2 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_3 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_1 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_4_n_5 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[5]_4 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3]_0 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAEA2AEA2AEAEA2A2)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_4 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[4]_i_2_0 [0]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4_0 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[5]_i_4_1 ),
        .I3(\q0_reg_n_5_[5] ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_2_0 ),
        .I5(cmp106_fu_386_p2),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_4_n_5 ));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[3]_2 ),
        .Q(\q0_reg[3]_0 ),
        .R(\q0_reg[3]_1 ));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[5]_0 [0]),
        .Q(\q0_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[5]_0 [1]),
        .Q(\q0_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1_reg[3]_2 ),
        .Q(\q1_reg[3]_0 ),
        .R(\q1_reg[3]_1 ));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\q1_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\q1_reg_n_5_[5] ),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v_ROM_AUTO_1R
   (\q0_reg[4]_0 ,
    \q1_reg[5]_0 ,
    \q0_reg[5]_0 ,
    \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0] ,
    \trunc_ln320_reg_4408_reg[3] ,
    \trunc_ln320_reg_4408_reg[5] ,
    \bSerie_V_reg[23] ,
    \bSerie_V_reg[24] ,
    \p_0_2_0_0_0246377_lcssa392_fu_218_reg[4] ,
    \bSerie_V_reg[26] ,
    E,
    \q1_reg[4]_0 ,
    ap_clk,
    \q0_reg[4]_1 ,
    \q1_reg[5]_1 ,
    \q0_reg[5]_1 ,
    \q0_reg[3]_0 ,
    D,
    \q1_reg[3]_0 ,
    \q1_reg[3]_1 ,
    Q,
    cmp106_fu_386_p2,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_3_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5] ,
    trunc_ln320_reg_4408,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5] ,
    ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[2] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[3] ,
    ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_2_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_1 ,
    tpgBarSelYuv_v_q1,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[5]_i_3_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[2]_i_2_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_3 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_4 );
  output \q0_reg[4]_0 ;
  output \q1_reg[5]_0 ;
  output \q0_reg[5]_0 ;
  output [0:0]\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0] ;
  output \trunc_ln320_reg_4408_reg[3] ;
  output \trunc_ln320_reg_4408_reg[5] ;
  output \bSerie_V_reg[23] ;
  output \bSerie_V_reg[24] ;
  output [0:0]\p_0_2_0_0_0246377_lcssa392_fu_218_reg[4] ;
  output \bSerie_V_reg[26] ;
  input [0:0]E;
  input \q1_reg[4]_0 ;
  input ap_clk;
  input \q0_reg[4]_1 ;
  input \q1_reg[5]_1 ;
  input \q0_reg[5]_1 ;
  input \q0_reg[3]_0 ;
  input [0:0]D;
  input \q1_reg[3]_0 ;
  input [0:0]\q1_reg[3]_1 ;
  input [0:0]Q;
  input cmp106_fu_386_p2;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_3_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]_2 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5] ;
  input [2:0]trunc_ln320_reg_4408;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5] ;
  input ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out;
  input [2:0]\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[2] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[3] ;
  input [1:0]ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117;
  input [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3_1 ;
  input [1:0]\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_2_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4] ;
  input [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_1 ;
  input [0:0]tpgBarSelYuv_v_q1;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_2 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_2 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[5]_i_3_0 ;
  input [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[2]_i_2_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3_2 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_3 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_4 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire [1:0]ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117;
  wire ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out;
  wire [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[3]_i_4_n_5 ;
  wire [1:0]\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_2_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[5]_i_3_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[5]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[2] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[3] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4] ;
  wire [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_3 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_4 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5] ;
  wire [2:0]\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_2 ;
  wire [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[2]_i_2_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[2]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[2]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_3_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_0 ;
  wire \bSerie_V_reg[23] ;
  wire \bSerie_V_reg[24] ;
  wire \bSerie_V_reg[26] ;
  wire cmp106_fu_386_p2;
  wire [5:3]grp_tpgPatternDPColorSquare_fu_1441_ap_return_5;
  wire [0:0]\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0] ;
  wire [0:0]\p_0_2_0_0_0246377_lcssa392_fu_218_reg[4] ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[4]_1 ;
  wire \q0_reg[5]_0 ;
  wire \q0_reg[5]_1 ;
  wire \q0_reg_n_5_[3] ;
  wire \q1_reg[3]_0 ;
  wire [0:0]\q1_reg[3]_1 ;
  wire \q1_reg[4]_0 ;
  wire \q1_reg[5]_0 ;
  wire \q1_reg[5]_1 ;
  wire \q1_reg_n_5_[3] ;
  wire \q1_reg_n_5_[4] ;
  wire [0:0]tpgBarSelYuv_v_q1;
  wire [2:0]trunc_ln320_reg_4408;
  wire \trunc_ln320_reg_4408_reg[3] ;
  wire \trunc_ln320_reg_4408_reg[5] ;

  LUT6 #(
    .INIT(64'h80AA808080AA80AA)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]_0 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_0 [0]),
        .I2(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5] ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[2] ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_5_n_5 ),
        .O(\bSerie_V_reg[23] ));
  LUT5 #(
    .INIT(32'h5700F7FF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_5 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3_2 ),
        .I1(\q1_reg_n_5_[3] ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3_1 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3_0 ),
        .I4(ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117[0]),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h0000FF07FF07FF07)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[3]_i_3 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[3]_i_4_n_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_1 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[3] ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5] ),
        .I4(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_0 [1]),
        .O(\bSerie_V_reg[24] ));
  LUT6 #(
    .INIT(64'hAEA2AEA2AEAEA2A2)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[3]_i_4 
       (.I0(ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117[1]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3_0 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3_1 ),
        .I3(\q1_reg_n_5_[3] ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_2_0 [0]),
        .I5(cmp106_fu_386_p2),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[3]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hF0DDF0DDFFFFF000)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_2_n_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4] ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_0 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_1 ),
        .I4(tpgBarSelYuv_v_q1),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_2 ),
        .O(\p_0_2_0_0_0246377_lcssa392_fu_218_reg[4] ));
  LUT6 #(
    .INIT(64'hABBB0000FFFFFFFF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_2 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5] ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_3 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_1 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_5_n_5 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[4]_4 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]_0 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAEA2AEA2AEAEA2A2)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_5 
       (.I0(ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117[0]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3_0 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3_1 ),
        .I3(\q1_reg_n_5_[4] ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_2_0 [1]),
        .I5(cmp106_fu_386_p2),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[4]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h0000FF07FF07FF07)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[5]_i_3 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[5]_i_5_n_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_1 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_2 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5] ),
        .I4(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_0 [2]),
        .O(\bSerie_V_reg[26] ));
  LUT6 #(
    .INIT(64'hAEA2AEA2AEAEA2A2)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[5]_i_5 
       (.I0(ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117[1]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3_0 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3_1 ),
        .I3(\q1_reg[5]_0 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[5]_i_3_0 ),
        .I5(cmp106_fu_386_p2),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[5]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFF08)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2] ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]_0 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[2]_i_2_n_5 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]_1 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[2]_2 ),
        .O(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0] ));
  LUT6 #(
    .INIT(64'h0000FF8AFF8AFF8A)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[2]_i_2 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[2]_i_5_n_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5] ),
        .I2(trunc_ln320_reg_4408[0]),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5] ),
        .I4(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_0 [1]),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[2]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h750575F5)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[2]_i_5 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[2]_i_2_0 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3_2 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3_0 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[2]_i_3_1 ),
        .I4(\q0_reg_n_5_[3] ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[2]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h0455555504550455)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[3]_i_3 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5] ),
        .I1(trunc_ln320_reg_4408[1]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5] ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3] ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_0 ),
        .I5(grp_tpgPatternDPColorSquare_fu_1441_ap_return_5[3]),
        .O(\trunc_ln320_reg_4408_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[3]_i_5 
       (.I0(\q0_reg_n_5_[3] ),
        .I1(Q),
        .I2(cmp106_fu_386_p2),
        .O(grp_tpgPatternDPColorSquare_fu_1441_ap_return_5[3]));
  LUT6 #(
    .INIT(64'h0455555504550455)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_3 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5] ),
        .I1(trunc_ln320_reg_4408[2]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5] ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3] ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_0 ),
        .I5(grp_tpgPatternDPColorSquare_fu_1441_ap_return_5[5]),
        .O(\trunc_ln320_reg_4408_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_8 
       (.I0(\q0_reg[5]_0 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_3_0 ),
        .I2(cmp106_fu_386_p2),
        .O(grp_tpgPatternDPColorSquare_fu_1441_ap_return_5[5]));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D),
        .Q(\q0_reg_n_5_[3] ),
        .R(\q0_reg[3]_0 ));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[4]_1 ),
        .Q(\q0_reg[4]_0 ),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[5]_1 ),
        .Q(\q0_reg[5]_0 ),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1_reg[3]_1 ),
        .Q(\q1_reg_n_5_[3] ),
        .R(\q1_reg[3]_0 ));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1_reg[4]_0 ),
        .Q(\q1_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1_reg[5]_1 ),
        .Q(\q1_reg[5]_0 ),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y_ROM_AUTO_1R
   (\trunc_ln320_reg_4408_reg[3] ,
    \icmp_ln520_reg_4037_pp0_iter12_reg_reg[0] ,
    \or_ln1592_reg_1259_reg[0] ,
    \trunc_ln320_reg_4408_reg[1] ,
    \trunc_ln320_reg_4408_reg[5] ,
    \trunc_ln320_reg_4408_reg[6] ,
    \or_ln1592_reg_1259_reg[0]_0 ,
    \trunc_ln320_reg_4408_reg[1]_0 ,
    \trunc_ln320_reg_4408_reg[4] ,
    \trunc_ln320_reg_4408_reg[3]_0 ,
    \trunc_ln320_reg_4408_reg[4]_0 ,
    \q1_reg[0]_0 ,
    E,
    \q1_reg[6]_0 ,
    ap_clk,
    \q0_reg[6]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_7_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_0 ,
    Q,
    cmp106_fu_386_p2,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2 ,
    trunc_ln320_reg_4408,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_1 ,
    q0,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_3 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_4 ,
    outpix_val_V_54_reg_4339_pp0_iter12_reg,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_5 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_6 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_1 ,
    grp_tpgPatternCheckerBoard_fu_1385_ap_return_3,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_3 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_2 ,
    D,
    \q0_reg[5]_0 );
  output \trunc_ln320_reg_4408_reg[3] ;
  output [0:0]\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0] ;
  output \or_ln1592_reg_1259_reg[0] ;
  output \trunc_ln320_reg_4408_reg[1] ;
  output \trunc_ln320_reg_4408_reg[5] ;
  output \trunc_ln320_reg_4408_reg[6] ;
  output \or_ln1592_reg_1259_reg[0]_0 ;
  output \trunc_ln320_reg_4408_reg[1]_0 ;
  output \trunc_ln320_reg_4408_reg[4] ;
  output \trunc_ln320_reg_4408_reg[3]_0 ;
  output \trunc_ln320_reg_4408_reg[4]_0 ;
  output [0:0]\q1_reg[0]_0 ;
  input [0:0]E;
  input \q1_reg[6]_0 ;
  input ap_clk;
  input \q0_reg[6]_0 ;
  input [5:0]\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_7_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_0 ;
  input [4:0]Q;
  input cmp106_fu_386_p2;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2 ;
  input [4:0]trunc_ln320_reg_4408;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_1 ;
  input [0:0]q0;
  input [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_2 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_3 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_4 ;
  input [0:0]outpix_val_V_54_reg_4339_pp0_iter12_reg;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_5 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_6 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_1 ;
  input [0:0]grp_tpgPatternCheckerBoard_fu_1385_ap_return_3;
  input [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_2 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_3 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3 ;
  input [4:0]\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_1 ;
  input [3:0]\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_2 ;
  input [3:0]D;
  input [3:0]\q0_reg[5]_0 ;

  wire [3:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_6_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[3]_i_7_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_10_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_8_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_0 ;
  wire [4:0]\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_1 ;
  wire [3:0]\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_9_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[0]_i_6_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_7_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_7_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_8_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_1 ;
  wire [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_3 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_6_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_9_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3 ;
  wire [5:0]\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_7_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_8_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_1 ;
  wire [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_3 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_4 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_6 ;
  wire cmp106_fu_386_p2;
  wire [0:0]grp_tpgPatternCheckerBoard_fu_1385_ap_return_3;
  wire [0:0]\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0] ;
  wire \or_ln1592_reg_1259_reg[0] ;
  wire \or_ln1592_reg_1259_reg[0]_0 ;
  wire [0:0]outpix_val_V_54_reg_4339_pp0_iter12_reg;
  wire [0:0]q0;
  wire [3:0]\q0_reg[5]_0 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg_n_5_[0] ;
  wire \q0_reg_n_5_[1] ;
  wire \q0_reg_n_5_[4] ;
  wire \q0_reg_n_5_[5] ;
  wire \q0_reg_n_5_[6] ;
  wire [0:0]\q1_reg[0]_0 ;
  wire \q1_reg[6]_0 ;
  wire \q1_reg_n_5_[1] ;
  wire \q1_reg_n_5_[4] ;
  wire \q1_reg_n_5_[5] ;
  wire \q1_reg_n_5_[6] ;
  wire [4:0]trunc_ln320_reg_4408;
  wire \trunc_ln320_reg_4408_reg[1] ;
  wire \trunc_ln320_reg_4408_reg[1]_0 ;
  wire \trunc_ln320_reg_4408_reg[3] ;
  wire \trunc_ln320_reg_4408_reg[3]_0 ;
  wire \trunc_ln320_reg_4408_reg[4] ;
  wire \trunc_ln320_reg_4408_reg[4]_0 ;
  wire \trunc_ln320_reg_4408_reg[5] ;
  wire \trunc_ln320_reg_4408_reg[6] ;

  LUT5 #(
    .INIT(32'h0008AA08)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_4 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2 ),
        .I1(trunc_ln320_reg_4408[0]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_0 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_1 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_6_n_5 ),
        .O(\trunc_ln320_reg_4408_reg[1] ));
  LUT5 #(
    .INIT(32'h47474477)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_6 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_1 [0]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_0 ),
        .I2(\q1_reg_n_5_[1] ),
        .I3(\q1_reg_n_5_[6] ),
        .I4(cmp106_fu_386_p2),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hFD0DFFFF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[3]_i_6 
       (.I0(trunc_ln320_reg_4408[1]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_0 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_1 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[3]_i_7_n_5 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2 ),
        .O(\trunc_ln320_reg_4408_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h47474477)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[3]_i_7 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_1 [1]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_0 ),
        .I2(\q1_reg_n_5_[5] ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_2 [0]),
        .I4(cmp106_fu_386_p2),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[3]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h47474477)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_10 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_1 [2]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_0 ),
        .I2(\q1_reg_n_5_[4] ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_2 [1]),
        .I4(cmp106_fu_386_p2),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'hFD0DFFFF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_8 
       (.I0(trunc_ln320_reg_4408[2]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_0 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_1 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_10_n_5 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2 ),
        .O(\trunc_ln320_reg_4408_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h0008AA08)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_5 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2 ),
        .I1(trunc_ln320_reg_4408[3]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_0 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_1 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_8_n_5 ),
        .O(\trunc_ln320_reg_4408_reg[5] ));
  LUT5 #(
    .INIT(32'h47474477)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_8 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_1 [3]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_0 ),
        .I2(\q1_reg_n_5_[5] ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_2 [2]),
        .I4(cmp106_fu_386_p2),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h0008AA08)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2 ),
        .I1(trunc_ln320_reg_4408[4]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_0 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_1 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_9_n_5 ),
        .O(\trunc_ln320_reg_4408_reg[6] ));
  LUT5 #(
    .INIT(32'h47474477)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_9 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_1 [4]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_0 ),
        .I2(\q1_reg_n_5_[6] ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_2 [3]),
        .I4(cmp106_fu_386_p2),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_9_n_5 ));
  LUT4 #(
    .INIT(16'hE2FF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[0]_i_4 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_0 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_1 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[0]_i_6_n_5 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2 ),
        .O(\or_ln1592_reg_1259_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h47474477)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[0]_i_6 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_7_0 [0]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_0 ),
        .I2(\q0_reg_n_5_[0] ),
        .I3(Q[0]),
        .I4(cmp106_fu_386_p2),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[0]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hFD0DFFFF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_5 
       (.I0(trunc_ln320_reg_4408[0]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_0 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_1 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_7_n_5 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2 ),
        .O(\trunc_ln320_reg_4408_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h47474477)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_7 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_7_0 [1]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_0 ),
        .I2(\q0_reg_n_5_[1] ),
        .I3(\q0_reg_n_5_[6] ),
        .I4(cmp106_fu_386_p2),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'h0008AA08)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_4 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2 ),
        .I1(trunc_ln320_reg_4408[1]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_0 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_1 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_7_n_5 ),
        .O(\trunc_ln320_reg_4408_reg[3] ));
  LUT5 #(
    .INIT(32'h47474477)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_7 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_7_0 [2]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_0 ),
        .I2(\q0_reg_n_5_[5] ),
        .I3(Q[1]),
        .I4(cmp106_fu_386_p2),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'hFD0DFFFF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_6 
       (.I0(trunc_ln320_reg_4408[2]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_0 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_1 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_8_n_5 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2 ),
        .O(\trunc_ln320_reg_4408_reg[4] ));
  LUT5 #(
    .INIT(32'h47474477)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_8 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_7_0 [3]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_0 ),
        .I2(\q0_reg_n_5_[4] ),
        .I3(Q[2]),
        .I4(cmp106_fu_386_p2),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hAEFFA2FFAE00A200)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_n_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5] ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_1 ),
        .I4(q0),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_2 ),
        .O(\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000BABAFFBA)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_3 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_4 ),
        .I2(outpix_val_V_54_reg_4339_pp0_iter12_reg),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_3_n_5 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_5 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_6 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFCCCFDCDFDCD)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_3 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_6_n_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_0 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_1 ),
        .I3(grp_tpgPatternCheckerBoard_fu_1385_ap_return_3),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_2 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_3 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_6 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_9_n_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_1 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_0 ),
        .I3(trunc_ln320_reg_4408[3]),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'h47474477)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_9 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_7_0 [4]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_0 ),
        .I2(\q0_reg_n_5_[5] ),
        .I3(Q[3]),
        .I4(cmp106_fu_386_p2),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF47440000)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_7 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_8_n_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_1 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_0 ),
        .I3(trunc_ln320_reg_4408[4]),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3 ),
        .O(\or_ln1592_reg_1259_reg[0] ));
  LUT5 #(
    .INIT(32'h47474477)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_8 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_7_0 [5]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_6_0 ),
        .I2(\q0_reg_n_5_[6] ),
        .I3(Q[4]),
        .I4(cmp106_fu_386_p2),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_8_n_5 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[5]_0 [0]),
        .Q(\q0_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[5]_0 [1]),
        .Q(\q0_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[5]_0 [2]),
        .Q(\q0_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[5]_0 [3]),
        .Q(\q0_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[6]_0 ),
        .Q(\q0_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\q1_reg[0]_0 ),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\q1_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\q1_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\q1_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1_reg[6]_0 ),
        .Q(\q1_reg_n_5_[6] ),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u_ROM_AUTO_1R
   (\q1_reg[4]_0 ,
    \q0_reg[4]_0 ,
    \q1_reg[3]_0 ,
    \q0_reg[3]_0 ,
    \outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[2]__0 ,
    \gSerie_V_reg[1] ,
    \p_0_1_0_0_0244375_lcssa389_fu_214_reg[2] ,
    ap_enable_reg_pp0_iter13_reg,
    E,
    \q1_reg[4]_1 ,
    ap_clk,
    \q0_reg[4]_1 ,
    \q1_reg[3]_1 ,
    \q1_reg[7]_0 ,
    \q1_reg[7]_1 ,
    \q0_reg[3]_1 ,
    \q0_reg[7]_0 ,
    \q0_reg[7]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2]_0 ,
    outpix_val_V_55_reg_4344_pp0_iter12_reg,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2]_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2]_3 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_3_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_3_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[2]_i_2_0 ,
    cmp106_fu_386_p2,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_3 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_4 ,
    tpgBarSelYuv_v_q1,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_5 ,
    ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]_i_2_0 ,
    ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3_3 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_6 );
  output \q1_reg[4]_0 ;
  output \q0_reg[4]_0 ;
  output \q1_reg[3]_0 ;
  output \q0_reg[3]_0 ;
  output [0:0]\outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[2]__0 ;
  output \gSerie_V_reg[1] ;
  output [0:0]\p_0_1_0_0_0244375_lcssa389_fu_214_reg[2] ;
  output ap_enable_reg_pp0_iter13_reg;
  input [0:0]E;
  input \q1_reg[4]_1 ;
  input ap_clk;
  input \q0_reg[4]_1 ;
  input \q1_reg[3]_1 ;
  input \q1_reg[7]_0 ;
  input \q1_reg[7]_1 ;
  input \q0_reg[3]_1 ;
  input \q0_reg[7]_0 ;
  input \q0_reg[7]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2]_0 ;
  input [0:0]outpix_val_V_55_reg_4344_pp0_iter12_reg;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2]_2 ;
  input [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2]_3 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_1 ;
  input [1:0]\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_3_0 ;
  input [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_3_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[2]_i_2_0 ;
  input cmp106_fu_386_p2;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_2 ;
  input [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_3 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_4 ;
  input [0:0]tpgBarSelYuv_v_q1;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_5 ;
  input [0:0]ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]_i_2_0 ;
  input ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_2 ;
  input [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3_2 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3_3 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_6 ;

  wire [0:0]E;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter13_reg;
  wire [0:0]ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117;
  wire ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]_i_2_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3_0 ;
  wire [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3_3 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_7_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_2 ;
  wire [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_3 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_4 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_6 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[2]_i_2_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[2]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[2]_i_4_n_5 ;
  wire [1:0]\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_3_0 ;
  wire [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_3_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2]_2 ;
  wire [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2]_3 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_1 ;
  wire cmp106_fu_386_p2;
  wire \gSerie_V_reg[1] ;
  wire [0:0]outpix_val_V_55_reg_4344_pp0_iter12_reg;
  wire [0:0]\outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[2]__0 ;
  wire [0:0]\p_0_1_0_0_0244375_lcssa389_fu_214_reg[2] ;
  wire \q0_reg[3]_0 ;
  wire \q0_reg[3]_1 ;
  wire \q0_reg[4]_0 ;
  wire \q0_reg[4]_1 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q0_reg_n_5_[7] ;
  wire \q1_reg[3]_0 ;
  wire \q1_reg[3]_1 ;
  wire \q1_reg[4]_0 ;
  wire \q1_reg[4]_1 ;
  wire \q1_reg[7]_0 ;
  wire \q1_reg[7]_1 ;
  wire \q1_reg_n_5_[7] ;
  wire [0:0]tpgBarSelYuv_v_q1;

  LUT6 #(
    .INIT(64'hF0DDF0DDFFFFF000)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]_i_2_n_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_2 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_3 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_4 ),
        .I4(tpgBarSelYuv_v_q1),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_5 ),
        .O(\p_0_1_0_0_0244375_lcssa389_fu_214_reg[2] ));
  LUT6 #(
    .INIT(64'hABBB0000FFFFFFFF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]_i_2 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_1 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_0 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2] ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]_i_5_n_5 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_6 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2]_1 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAEA2AEA2AEAEA2A2)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]_i_5 
       (.I0(ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_3_1 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3_0 ),
        .I3(\q1_reg[3]_0 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]_i_2_0 ),
        .I5(cmp106_fu_386_p2),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[2]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00F4)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_7_n_5 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7] ),
        .I3(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_1 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_2 ),
        .O(ap_enable_reg_pp0_iter13_reg));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_7 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3_1 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3_2 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3_3 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3_0 ),
        .I4(\q1_reg_n_5_[7] ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h00000000EAEAFFEA)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2] ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2]_0 ),
        .I2(outpix_val_V_55_reg_4344_pp0_iter12_reg),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2]_1 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[2]_i_2_n_5 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2]_2 ),
        .O(\outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[2]__0 ));
  LUT6 #(
    .INIT(64'hDDDDDDDD00000DDD)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[2]_i_2 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[2]_3 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7] ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[2]_i_4_n_5 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2] ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_0 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[2]_1 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[2]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hAEA2AEA2AEAEA2A2)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[2]_i_4 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_3_0 [0]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_3_1 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3_0 ),
        .I3(\q0_reg[3]_0 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[2]_i_2_0 ),
        .I5(cmp106_fu_386_p2),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[2]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFEEEFEEEFEEEFEFE)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_3 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_0 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_1 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7] ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7] ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_5_n_5 ),
        .O(\gSerie_V_reg[1] ));
  LUT4 #(
    .INIT(16'h5535)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_5 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_3_0 [1]),
        .I1(\q0_reg_n_5_[7] ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_3_1 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3_0 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[7]_i_5_n_5 ));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[3]_1 ),
        .Q(\q0_reg[3]_0 ),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[4]_1 ),
        .Q(\q0_reg[4]_0 ),
        .R(1'b0));
  FDSE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[7]_1 ),
        .Q(\q0_reg_n_5_[7] ),
        .S(\q0_reg[7]_0 ));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1_reg[3]_1 ),
        .Q(\q1_reg[3]_0 ),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1_reg[4]_1 ),
        .Q(\q1_reg[4]_0 ),
        .R(1'b0));
  FDSE \q1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1_reg[7]_1 ),
        .Q(\q1_reg_n_5_[7] ),
        .S(\q1_reg[7]_0 ));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v_ROM_AUTO_1R
   (\q1_reg[6]_0 ,
    \q0_reg[6]_0 ,
    D,
    \outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[6]__0 ,
    \trunc_ln320_reg_4408_reg[6] ,
    \bSerie_V_reg[4]__0 ,
    \bSerie_V_reg[22] ,
    \p_0_1_0_0_0244375_lcssa389_fu_214_reg[6] ,
    \p_0_2_0_0_0246377_lcssa392_fu_218_reg[6] ,
    \trunc_ln320_reg_4408_reg[7] ,
    \q1_reg[4]_0 ,
    \q0_reg[3]_0 ,
    \q1_reg[6]_1 ,
    E,
    \q1_reg[6]_2 ,
    ap_clk,
    \q0_reg[6]_1 ,
    \q0_reg[6]_2 ,
    \q0_reg[1]_0 ,
    \q1_reg[1]_0 ,
    \q0_reg[7]_0 ,
    \q1_reg[7]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6] ,
    tpgBarSelYuv_v_q0,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_3 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0 ,
    ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
    Q,
    cmp106_fu_386_p2,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[4]_i_2_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6] ,
    outpix_val_V_55_reg_4344_pp0_iter12_reg,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_0 ,
    trunc_ln320_reg_4408,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_3 ,
    tpgBarSelYuv_v_q1,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_4 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_5 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0 ,
    ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_3 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_2 ,
    \q1_reg[4]_1 ,
    \q0_reg[4]_0 );
  output \q1_reg[6]_0 ;
  output \q0_reg[6]_0 ;
  output [1:0]D;
  output [0:0]\outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[6]__0 ;
  output \trunc_ln320_reg_4408_reg[6] ;
  output \bSerie_V_reg[4]__0 ;
  output \bSerie_V_reg[22] ;
  output [0:0]\p_0_1_0_0_0244375_lcssa389_fu_214_reg[6] ;
  output [0:0]\p_0_2_0_0_0246377_lcssa392_fu_218_reg[6] ;
  output \trunc_ln320_reg_4408_reg[7] ;
  output [1:0]\q1_reg[4]_0 ;
  output [0:0]\q0_reg[3]_0 ;
  input \q1_reg[6]_1 ;
  input [0:0]E;
  input \q1_reg[6]_2 ;
  input ap_clk;
  input \q0_reg[6]_1 ;
  input \q0_reg[6]_2 ;
  input \q0_reg[1]_0 ;
  input \q1_reg[1]_0 ;
  input \q0_reg[7]_0 ;
  input \q1_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_0 ;
  input [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6] ;
  input [0:0]tpgBarSelYuv_v_q0;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_2 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_3 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0 ;
  input ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out;
  input [3:0]Q;
  input cmp106_fu_386_p2;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[4]_i_2_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_0 ;
  input [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6] ;
  input [0:0]outpix_val_V_55_reg_4344_pp0_iter12_reg;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_1 ;
  input [1:0]\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6] ;
  input [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_2 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_1 ;
  input [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_2 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_2 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_0 ;
  input [0:0]trunc_ln320_reg_4408;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_1 ;
  input [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_2 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_3 ;
  input [0:0]tpgBarSelYuv_v_q1;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_4 ;
  input [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_5 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_1 ;
  input [1:0]\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0 ;
  input [1:0]ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_2 ;
  input [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_3 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_2 ;
  input [1:0]\q1_reg[4]_1 ;
  input [1:0]\q0_reg[4]_0 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire ap_clk;
  wire [1:0]ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117;
  wire ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_5_n_5 ;
  wire [1:0]\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_1 ;
  wire [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[1]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[6]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[7]_i_8_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_3 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_4 ;
  wire [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_5 ;
  wire [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_0 ;
  wire [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_2 ;
  wire [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_3 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_1 ;
  wire [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[1]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[1]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[4]_i_2_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[4]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[4]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[6]_i_4_n_5 ;
  wire [1:0]\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_6_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_0 ;
  wire [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_3 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_2 ;
  wire \bSerie_V_reg[22] ;
  wire \bSerie_V_reg[4]__0 ;
  wire cmp106_fu_386_p2;
  wire [0:0]outpix_val_V_55_reg_4344_pp0_iter12_reg;
  wire [0:0]\outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[6]__0 ;
  wire [0:0]\p_0_1_0_0_0244375_lcssa389_fu_214_reg[6] ;
  wire [0:0]\p_0_2_0_0_0246377_lcssa392_fu_218_reg[6] ;
  wire \q0_reg[1]_0 ;
  wire [0:0]\q0_reg[3]_0 ;
  wire [1:0]\q0_reg[4]_0 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[6]_1 ;
  wire \q0_reg[6]_2 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg_n_5_[1] ;
  wire \q0_reg_n_5_[4] ;
  wire \q0_reg_n_5_[7] ;
  wire \q1_reg[1]_0 ;
  wire [1:0]\q1_reg[4]_0 ;
  wire [1:0]\q1_reg[4]_1 ;
  wire \q1_reg[6]_0 ;
  wire \q1_reg[6]_1 ;
  wire \q1_reg[6]_2 ;
  wire \q1_reg[7]_0 ;
  wire \q1_reg_n_5_[1] ;
  wire \q1_reg_n_5_[7] ;
  wire [0:0]tpgBarSelYuv_v_q0;
  wire [0:0]tpgBarSelYuv_v_q1;
  wire [0:0]trunc_ln320_reg_4408;
  wire \trunc_ln320_reg_4408_reg[6] ;
  wire \trunc_ln320_reg_4408_reg[7] ;

  LUT6 #(
    .INIT(64'hF0DDF0DDFFFFF000)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_2_n_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_1 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_2 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_3 ),
        .I4(tpgBarSelYuv_v_q1),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6] ),
        .O(\p_0_1_0_0_0244375_lcssa389_fu_214_reg[6] ));
  LUT6 #(
    .INIT(64'hF400F4F4FFFFFFFF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_2 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_0 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_5_n_5 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_2 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6] [1]),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4] ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h5700F7FF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_5 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_2 ),
        .I1(\q1_reg[6]_0 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_0 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_1 ),
        .I4(ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117[0]),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDD000D0D0)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[1]_i_3 
       (.I0(Q[0]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_2 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[1]_i_4_n_5 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_0 ),
        .I4(trunc_ln320_reg_4408),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0 ),
        .O(\bSerie_V_reg[22] ));
  LUT5 #(
    .INIT(32'h5700F7FF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[1]_i_4 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_2 ),
        .I1(\q1_reg_n_5_[1] ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_0 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_1 ),
        .I4(ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117[0]),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[1]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hF0DDF0DDFFFFF000)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[6]_i_2_n_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_4 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_5 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_3 ),
        .I4(tpgBarSelYuv_v_q1),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6] ),
        .O(\p_0_2_0_0_0246377_lcssa392_fu_218_reg[6] ));
  LUT6 #(
    .INIT(64'hBA00BABAFFFFFFFF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[6]_i_2 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_1 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[6]_i_5_n_5 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_2 ),
        .I4(Q[3]),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4] ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[6]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFAEAAAAFFAE)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[7]_i_4 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_1 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_0 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[7]_i_8_n_5 ),
        .I4(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7] ),
        .O(\trunc_ln320_reg_4408_reg[7] ));
  LUT5 #(
    .INIT(32'hBA8A0A0A)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[7]_i_8 
       (.I0(ap_phi_reg_pp0_iter13_outpix_val_V_71_reg_1117[1]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_0 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_1 ),
        .I3(\q1_reg_n_5_[7] ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_2 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[7]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h00000000F8F8FFF8)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6] ),
        .I1(outpix_val_V_55_reg_4344_pp0_iter12_reg),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_0 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4] ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_n_5 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_1 ),
        .O(\outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[6]__0 ));
  LUT6 #(
    .INIT(64'hD7D7D7D70000D700)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3 
       (.I0(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6] [0]),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6]_2 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_5_n_5 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[6]_0 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_n_5 ));
  LUT5 #(
    .INIT(32'h5700F7FF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_5 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_2 ),
        .I1(\q0_reg[6]_0 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_0 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_1 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_3 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hDFDCDFDFDFDCDCDC)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[1]_i_2_n_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1] ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_0 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_1 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6] ),
        .I5(tpgBarSelYuv_v_q0),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h70777070FFFFFFFF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[1]_i_2 
       (.I0(Q[1]),
        .I1(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_2 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[1]_i_5_n_5 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4] ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[1]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h750575F5)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[1]_i_5 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0 [0]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_2 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_1 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_0 ),
        .I4(\q0_reg_n_5_[1] ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[1]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFF08)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[1]_0 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4] ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[4]_i_2_n_5 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_0 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_1 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000FF04FF04FF04)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[4]_i_2 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[4]_i_5_n_5 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_2 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4]_3 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0 ),
        .I4(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .I5(Q[2]),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[4]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h00E40000)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[4]_i_5 
       (.I0(cmp106_fu_386_p2),
        .I1(\q0_reg_n_5_[4] ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[4]_i_2_0 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_0 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_1 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[4]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hAAAA202220222022)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[6]_i_3 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4] ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_1 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[6]_i_4_n_5 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7] ),
        .I5(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .O(\trunc_ln320_reg_4408_reg[6] ));
  LUT5 #(
    .INIT(32'h750575F5)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[6]_i_4 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0 [0]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_2 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_1 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_0 ),
        .I4(\q0_reg[6]_0 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[6]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hEEEEEEEFEFEFEEEF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_6_n_5 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_2 ),
        .O(\bSerie_V_reg[4]__0 ));
  LUT4 #(
    .INIT(16'h515D)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_6 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3_0 [1]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_1 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[6]_i_3_0 ),
        .I3(\q0_reg_n_5_[7] ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_6_n_5 ));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[1]_0 ),
        .Q(\q0_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[4]_0 [0]),
        .Q(\q0_reg[3]_0 ),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[4]_0 [1]),
        .Q(\q0_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[6]_2 ),
        .Q(\q0_reg[6]_0 ),
        .R(\q0_reg[6]_1 ));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[7]_0 ),
        .Q(\q0_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1_reg[1]_0 ),
        .Q(\q1_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1_reg[4]_1 [0]),
        .Q(\q1_reg[4]_0 [0]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1_reg[4]_1 [1]),
        .Q(\q1_reg[4]_0 [1]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1_reg[6]_2 ),
        .Q(\q1_reg[6]_0 ),
        .R(\q1_reg[6]_1 ));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1_reg[7]_0 ),
        .Q(\q1_reg_n_5_[7] ),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y_ROM_AUTO_1R
   (E,
    \q0_reg[7]_0 ,
    \q1_reg[2]_0 ,
    \q0_reg[2]_0 ,
    \gSerie_V_reg[23] ,
    \gSerie_V_reg[22] ,
    \trunc_ln320_reg_4408_reg[7] ,
    Q,
    \q0_reg[6]_0 ,
    \q1_reg[7]_0 ,
    ap_clk,
    \q0_reg[7]_1 ,
    \q1_reg[2]_1 ,
    \q0_reg[2]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_1 ,
    trunc_ln320_reg_4408,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_3_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_3_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_3_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[1]_i_3_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_16_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_3_3 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_11 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_11_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_11_1 ,
    ap_enable_reg_pp0_iter1,
    \q0_reg[0]_0 ,
    D,
    \q0_reg[6]_1 );
  output [0:0]E;
  output \q0_reg[7]_0 ;
  output \q1_reg[2]_0 ;
  output \q0_reg[2]_0 ;
  output \gSerie_V_reg[23] ;
  output \gSerie_V_reg[22] ;
  output \trunc_ln320_reg_4408_reg[7] ;
  output [4:0]Q;
  output [4:0]\q0_reg[6]_0 ;
  input \q1_reg[7]_0 ;
  input ap_clk;
  input \q0_reg[7]_1 ;
  input \q1_reg[2]_1 ;
  input \q0_reg[2]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_0 ;
  input [1:0]\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_1 ;
  input [0:0]trunc_ln320_reg_4408;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_3_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_3_1 ;
  input [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_3_2 ;
  input [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[1]_i_3_0 ;
  input [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_16_0 ;
  input [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_3_3 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_11 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_11_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_11_1 ;
  input ap_enable_reg_pp0_iter1;
  input \q0_reg[0]_0 ;
  input [4:0]D;
  input [4:0]\q0_reg[6]_1 ;

  wire [4:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_11 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_11_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_11_1 ;
  wire [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_16_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_17_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_3_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_3_1 ;
  wire [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_3_2 ;
  wire [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_3_3 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_4_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_1 ;
  wire [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[1]_i_3_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[1]_i_5_n_5 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_0 ;
  wire [1:0]\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_1 ;
  wire \gSerie_V_reg[22] ;
  wire \gSerie_V_reg[23] ;
  wire \q0_reg[0]_0 ;
  wire \q0_reg[2]_0 ;
  wire \q0_reg[2]_1 ;
  wire [4:0]\q0_reg[6]_0 ;
  wire [4:0]\q0_reg[6]_1 ;
  wire \q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire \q1_reg[2]_0 ;
  wire \q1_reg[2]_1 ;
  wire \q1_reg[7]_0 ;
  wire \q1_reg_n_5_[7] ;
  wire [0:0]trunc_ln320_reg_4408;
  wire \trunc_ln320_reg_4408_reg[7] ;

  LUT5 #(
    .INIT(32'hFD0DFFFF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_16 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_11 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_11_0 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_3_0 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_17_n_5 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_11_1 ),
        .O(\trunc_ln320_reg_4408_reg[7] ));
  LUT3 #(
    .INIT(8'h47)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_17 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_16_0 ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_3_1 ),
        .I2(\q1_reg_n_5_[7] ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'hDDDDDDDDD000D0D0)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_3 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_1 [0]),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_0 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_4_n_5 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_1 ),
        .I4(trunc_ln320_reg_4408),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1] ),
        .O(\gSerie_V_reg[22] ));
  LUT5 #(
    .INIT(32'h5700F7FF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_4 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_3_0 ),
        .I1(\q1_reg[2]_0 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_3_1 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_3_2 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_3_3 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h2022AAAA20222022)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[1]_i_3 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1] ),
        .I1(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1] ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_0 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[1]_i_5_n_5 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_0 ),
        .I5(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_1 [1]),
        .O(\gSerie_V_reg[23] ));
  LUT5 #(
    .INIT(32'h5700F7FF)) 
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[1]_i_5 
       (.I0(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_3_0 ),
        .I1(\q0_reg[2]_0 ),
        .I2(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_3_1 ),
        .I3(\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[1]_i_3_2 ),
        .I4(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[1]_i_3_0 ),
        .O(\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[1]_i_5_n_5 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[6]_1 [0]),
        .Q(\q0_reg[6]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[2]_1 ),
        .Q(\q0_reg[2]_0 ),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[6]_1 [1]),
        .Q(\q0_reg[6]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[6]_1 [2]),
        .Q(\q0_reg[6]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[6]_1 [3]),
        .Q(\q0_reg[6]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[6]_1 [4]),
        .Q(\q0_reg[6]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q0_reg[7]_1 ),
        .Q(\q0_reg[7]_0 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \q1[6]_i_1__4 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\q0_reg[0]_0 ),
        .O(E));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1_reg[2]_1 ),
        .Q(\q1_reg[2]_0 ),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\q1_reg[7]_0 ),
        .Q(\q1_reg_n_5_[7] ),
        .R(1'b0));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternTartanColorBars
   (\q1_reg[6] ,
    \q0_reg[6] ,
    \icmp_ln1336_1_reg_599_reg[0]_0 ,
    icmp_ln1336_reg_594,
    SR,
    \icmp_ln1336_1_reg_599_reg[0]_1 ,
    Q,
    \yCount_V_reg[9]_0 ,
    \xCount_V_3_reg[9]_0 ,
    D,
    \p_0_4_0_0_0250381_lcssa398_fu_226_reg[7] ,
    \q1_reg[7] ,
    \p_0_1_0_0_0244375_lcssa389_fu_214_reg[7] ,
    \q0_reg[4] ,
    \tmp_21_reg_4434_reg[0] ,
    \q0_reg[6]_0 ,
    \q0_reg[6]_1 ,
    \q0_reg[5] ,
    \outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[5]__0 ,
    \q1_reg[4] ,
    \q1_reg[6]_0 ,
    \q1_reg[6]_1 ,
    \q1_reg[6]_2 ,
    \q1_reg[5] ,
    \p_0_0_0_0_0242373_lcssa386_fu_210_reg[0] ,
    \p_0_0_0_0_0242373_lcssa386_fu_210_reg[3] ,
    \q0_reg[7] ,
    \q1_reg[7]_0 ,
    RSTC,
    ap_block_pp0_stage0_subdone,
    grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg,
    ap_clk,
    icmp_ln1336_1_fu_263_p2,
    icmp_ln1336_fu_251_p2,
    ap_enable_reg_pp0_iter1,
    \q1_reg[0] ,
    CO,
    \xCount_V_reg[0]_0 ,
    \hBarSel_0_reg[0]_0 ,
    \xCount_V_reg[7]_0 ,
    \xCount_V_reg[9]_0 ,
    \vBarSel_reg[2]_i_4 ,
    \yCount_V_reg[0]_0 ,
    \xCount_V_3_reg[7]_0 ,
    \xCount_V_3_reg[9]_1 ,
    \xCount_V_reg[9]_i_6_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6] ,
    tpgBarSelYuv_v_q0,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_3 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[1] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[2] ,
    tpgBarSelYuv_v_q1,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[3] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[0] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[0]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6] ,
    outpix_val_V_55_reg_4344_pp0_iter12_reg,
    tmp_21_reg_4434,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_2 ,
    tmp_15_reg_4424,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0 ,
    outpix_val_V_52_reg_4334_pp0_iter12_reg,
    E,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2 );
  output \q1_reg[6] ;
  output \q0_reg[6] ;
  output \icmp_ln1336_1_reg_599_reg[0]_0 ;
  output icmp_ln1336_reg_594;
  output [0:0]SR;
  output [0:0]\icmp_ln1336_1_reg_599_reg[0]_1 ;
  output [9:0]Q;
  output [9:0]\yCount_V_reg[9]_0 ;
  output [9:0]\xCount_V_3_reg[9]_0 ;
  output [4:0]D;
  output [2:0]\p_0_4_0_0_0250381_lcssa398_fu_226_reg[7] ;
  output [5:0]\q1_reg[7] ;
  output [3:0]\p_0_1_0_0_0244375_lcssa389_fu_214_reg[7] ;
  output \q0_reg[4] ;
  output \tmp_21_reg_4434_reg[0] ;
  output \q0_reg[6]_0 ;
  output \q0_reg[6]_1 ;
  output [0:0]\q0_reg[5] ;
  output \outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[5]__0 ;
  output \q1_reg[4] ;
  output \q1_reg[6]_0 ;
  output \q1_reg[6]_1 ;
  output \q1_reg[6]_2 ;
  output \q1_reg[5] ;
  output \p_0_0_0_0_0242373_lcssa386_fu_210_reg[0] ;
  output \p_0_0_0_0_0242373_lcssa386_fu_210_reg[3] ;
  output [7:0]\q0_reg[7] ;
  output [5:0]\q1_reg[7]_0 ;
  input RSTC;
  input ap_block_pp0_stage0_subdone;
  input grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg;
  input ap_clk;
  input icmp_ln1336_1_fu_263_p2;
  input icmp_ln1336_fu_251_p2;
  input ap_enable_reg_pp0_iter1;
  input \q1_reg[0] ;
  input [0:0]CO;
  input [0:0]\xCount_V_reg[0]_0 ;
  input [0:0]\hBarSel_0_reg[0]_0 ;
  input [7:0]\xCount_V_reg[7]_0 ;
  input [0:0]\xCount_V_reg[9]_0 ;
  input [7:0]\vBarSel_reg[2]_i_4 ;
  input [2:0]\yCount_V_reg[0]_0 ;
  input [7:0]\xCount_V_3_reg[7]_0 ;
  input [0:0]\xCount_V_3_reg[9]_1 ;
  input \xCount_V_reg[9]_i_6_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5] ;
  input [1:0]\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_2 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6] ;
  input [0:0]tpgBarSelYuv_v_q0;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0] ;
  input [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_2 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_3 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1] ;
  input [1:0]\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7] ;
  input [1:0]\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[1] ;
  input [4:0]\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[2] ;
  input [1:0]tpgBarSelYuv_v_q1;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[3] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1] ;
  input [2:0]\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0 ;
  input [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[0] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6] ;
  input [3:0]outpix_val_V_55_reg_4344_pp0_iter12_reg;
  input tmp_21_reg_4434;
  input [6:0]\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_2 ;
  input tmp_15_reg_4424;
  input [6:0]\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0 ;
  input [4:0]outpix_val_V_52_reg_4334_pp0_iter12_reg;
  input [0:0]E;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0] ;
  input [1:0]\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_2 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2 ;

  wire [0:0]CO;
  wire [4:0]D;
  wire [0:0]E;
  wire [9:0]Q;
  wire RSTC;
  wire [0:0]SR;
  wire [2:0]add_ln1348_fu_324_p2;
  wire [9:0]add_ln885_fu_337_p2;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_0;
  wire ap_enable_reg_pp0_iter2;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_2 ;
  wire [1:0]\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_0 ;
  wire [2:0]\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0 ;
  wire [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[1] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[2] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[3] ;
  wire [4:0]\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6] ;
  wire [6:0]\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1] ;
  wire [1:0]\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7] ;
  wire [1:0]\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[0] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5] ;
  wire [1:0]\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6] ;
  wire [0:0]\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]_0 ;
  wire [6:0]\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_3 ;
  wire [9:0]data;
  wire grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg;
  wire hBarSel_0;
  wire \hBarSel_0[0]_i_1_n_5 ;
  wire \hBarSel_0[1]_i_1_n_5 ;
  wire \hBarSel_0[2]_i_1_n_5 ;
  wire [2:0]hBarSel_0_reg;
  wire [0:0]\hBarSel_0_reg[0]_0 ;
  wire [2:0]hBarSel_1;
  wire [2:0]hBarSel_1_reg;
  wire icmp_ln1336_1_fu_263_p2;
  wire \icmp_ln1336_1_reg_599_reg[0]_0 ;
  wire [0:0]\icmp_ln1336_1_reg_599_reg[0]_1 ;
  wire icmp_ln1336_fu_251_p2;
  wire icmp_ln1336_reg_594;
  wire [4:0]outpix_val_V_52_reg_4334_pp0_iter12_reg;
  wire [3:0]outpix_val_V_55_reg_4344_pp0_iter12_reg;
  wire \outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[5]__0 ;
  wire \p_0_0_0_0_0242373_lcssa386_fu_210_reg[0] ;
  wire \p_0_0_0_0_0242373_lcssa386_fu_210_reg[3] ;
  wire [3:0]\p_0_1_0_0_0244375_lcssa389_fu_214_reg[7] ;
  wire [2:0]\p_0_4_0_0_0250381_lcssa398_fu_226_reg[7] ;
  wire [9:0]p_0_in;
  wire \q0_reg[4] ;
  wire [0:0]\q0_reg[5] ;
  wire \q0_reg[6] ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[6]_1 ;
  wire [7:0]\q0_reg[7] ;
  wire \q1_reg[0] ;
  wire \q1_reg[4] ;
  wire \q1_reg[5] ;
  wire \q1_reg[6] ;
  wire \q1_reg[6]_0 ;
  wire \q1_reg[6]_1 ;
  wire \q1_reg[6]_2 ;
  wire [5:0]\q1_reg[7] ;
  wire [5:0]\q1_reg[7]_0 ;
  wire tmp_15_reg_4424;
  wire tmp_21_reg_4434;
  wire \tmp_21_reg_4434_reg[0] ;
  wire [0:0]tpgBarSelYuv_v_q0;
  wire [1:0]tpgBarSelYuv_v_q1;
  wire tpgBarSelYuv_y21_U_n_7;
  wire tpgTartanBarArray_U_n_10;
  wire tpgTartanBarArray_U_n_11;
  wire tpgTartanBarArray_U_n_12;
  wire tpgTartanBarArray_U_n_13;
  wire tpgTartanBarArray_U_n_14;
  wire tpgTartanBarArray_U_n_15;
  wire tpgTartanBarArray_U_n_16;
  wire tpgTartanBarArray_U_n_17;
  wire tpgTartanBarArray_U_n_18;
  wire tpgTartanBarArray_U_n_19;
  wire tpgTartanBarArray_U_n_20;
  wire tpgTartanBarArray_U_n_21;
  wire tpgTartanBarArray_U_n_22;
  wire tpgTartanBarArray_U_n_23;
  wire tpgTartanBarArray_U_n_24;
  wire tpgTartanBarArray_U_n_25;
  wire tpgTartanBarArray_U_n_26;
  wire tpgTartanBarArray_U_n_27;
  wire tpgTartanBarArray_U_n_28;
  wire tpgTartanBarArray_U_n_29;
  wire tpgTartanBarArray_U_n_30;
  wire tpgTartanBarArray_U_n_31;
  wire tpgTartanBarArray_U_n_32;
  wire tpgTartanBarArray_U_n_33;
  wire tpgTartanBarArray_U_n_34;
  wire tpgTartanBarArray_U_n_5;
  wire tpgTartanBarArray_U_n_6;
  wire tpgTartanBarArray_U_n_7;
  wire tpgTartanBarArray_U_n_8;
  wire tpgTartanBarArray_U_n_9;
  wire vBarSel;
  wire \vBarSel[2]_i_1_n_5 ;
  wire [7:0]\vBarSel_reg[2]_i_4 ;
  wire \vBarSel_reg_n_5_[0] ;
  wire \vBarSel_reg_n_5_[1] ;
  wire \vBarSel_reg_n_5_[2] ;
  wire \xCount_V[0]_i_1_n_5 ;
  wire \xCount_V[1]_i_1_n_5 ;
  wire \xCount_V[2]_i_1_n_5 ;
  wire \xCount_V[3]_i_1_n_5 ;
  wire \xCount_V[4]_i_1_n_5 ;
  wire \xCount_V[5]_i_1_n_5 ;
  wire \xCount_V[6]_i_1_n_5 ;
  wire \xCount_V[6]_i_2_n_5 ;
  wire \xCount_V[7]_i_1_n_5 ;
  wire \xCount_V[8]_i_1_n_5 ;
  wire \xCount_V[9]_i_18_n_5 ;
  wire \xCount_V[9]_i_3_n_5 ;
  wire \xCount_V[9]_i_4_n_5 ;
  wire \xCount_V_3[6]_i_2_n_5 ;
  wire \xCount_V_3[9]_i_2_n_5 ;
  wire \xCount_V_3[9]_i_5_n_5 ;
  wire [7:0]\xCount_V_3_reg[7]_0 ;
  wire \xCount_V_3_reg[7]_i_2_n_10 ;
  wire \xCount_V_3_reg[7]_i_2_n_11 ;
  wire \xCount_V_3_reg[7]_i_2_n_12 ;
  wire \xCount_V_3_reg[7]_i_2_n_5 ;
  wire \xCount_V_3_reg[7]_i_2_n_6 ;
  wire \xCount_V_3_reg[7]_i_2_n_7 ;
  wire \xCount_V_3_reg[7]_i_2_n_8 ;
  wire \xCount_V_3_reg[7]_i_2_n_9 ;
  wire [9:0]\xCount_V_3_reg[9]_0 ;
  wire [0:0]\xCount_V_3_reg[9]_1 ;
  wire \xCount_V_3_reg[9]_i_3_n_12 ;
  wire [0:0]\xCount_V_reg[0]_0 ;
  wire [7:0]\xCount_V_reg[7]_0 ;
  wire \xCount_V_reg[7]_i_2_n_10 ;
  wire \xCount_V_reg[7]_i_2_n_11 ;
  wire \xCount_V_reg[7]_i_2_n_12 ;
  wire \xCount_V_reg[7]_i_2_n_13 ;
  wire \xCount_V_reg[7]_i_2_n_14 ;
  wire \xCount_V_reg[7]_i_2_n_15 ;
  wire \xCount_V_reg[7]_i_2_n_16 ;
  wire \xCount_V_reg[7]_i_2_n_17 ;
  wire \xCount_V_reg[7]_i_2_n_18 ;
  wire \xCount_V_reg[7]_i_2_n_19 ;
  wire \xCount_V_reg[7]_i_2_n_20 ;
  wire \xCount_V_reg[7]_i_2_n_5 ;
  wire \xCount_V_reg[7]_i_2_n_6 ;
  wire \xCount_V_reg[7]_i_2_n_7 ;
  wire \xCount_V_reg[7]_i_2_n_8 ;
  wire \xCount_V_reg[7]_i_2_n_9 ;
  wire [0:0]\xCount_V_reg[9]_0 ;
  wire \xCount_V_reg[9]_i_6_0 ;
  wire \xCount_V_reg[9]_i_6_n_12 ;
  wire \xCount_V_reg[9]_i_6_n_19 ;
  wire \xCount_V_reg[9]_i_6_n_20 ;
  wire yCount_V;
  wire \yCount_V[9]_i_1_n_5 ;
  wire \yCount_V[9]_i_4_n_5 ;
  wire [2:0]\yCount_V_reg[0]_0 ;
  wire [9:0]\yCount_V_reg[9]_0 ;
  wire [7:1]\NLW_xCount_V_3_reg[9]_i_3_CO_UNCONNECTED ;
  wire [7:2]\NLW_xCount_V_3_reg[9]_i_3_O_UNCONNECTED ;
  wire [7:1]\NLW_xCount_V_reg[9]_i_6_CO_UNCONNECTED ;
  wire [7:2]\NLW_xCount_V_reg[9]_i_6_O_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1_0),
        .R(RSTC));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(RSTC));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \hBarSel_0[0]_i_1 
       (.I0(hBarSel_0_reg[0]),
        .I1(\hBarSel_0_reg[0]_0 ),
        .O(\hBarSel_0[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \hBarSel_0[1]_i_1 
       (.I0(hBarSel_0_reg[0]),
        .I1(\hBarSel_0_reg[0]_0 ),
        .I2(hBarSel_0_reg[1]),
        .O(\hBarSel_0[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \hBarSel_0[2]_i_1 
       (.I0(hBarSel_0_reg[1]),
        .I1(\hBarSel_0_reg[0]_0 ),
        .I2(hBarSel_0_reg[0]),
        .I3(hBarSel_0_reg[2]),
        .O(\hBarSel_0[2]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_0_reg[0] 
       (.C(ap_clk),
        .CE(tpgTartanBarArray_U_n_30),
        .D(\hBarSel_0[0]_i_1_n_5 ),
        .Q(hBarSel_0_reg[0]),
        .R(hBarSel_0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_0_reg[1] 
       (.C(ap_clk),
        .CE(tpgTartanBarArray_U_n_30),
        .D(\hBarSel_0[1]_i_1_n_5 ),
        .Q(hBarSel_0_reg[1]),
        .R(hBarSel_0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_0_reg[2] 
       (.C(ap_clk),
        .CE(tpgTartanBarArray_U_n_30),
        .D(\hBarSel_0[2]_i_1_n_5 ),
        .Q(hBarSel_0_reg[2]),
        .R(hBarSel_0));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \hBarSel_1[0]_i_1 
       (.I0(hBarSel_1_reg[0]),
        .I1(\xCount_V_reg[0]_0 ),
        .O(hBarSel_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \hBarSel_1[1]_i_1 
       (.I0(hBarSel_1_reg[0]),
        .I1(\xCount_V_reg[0]_0 ),
        .I2(hBarSel_1_reg[1]),
        .O(hBarSel_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \hBarSel_1[2]_i_1 
       (.I0(hBarSel_1_reg[1]),
        .I1(\xCount_V_reg[0]_0 ),
        .I2(hBarSel_1_reg[0]),
        .I3(hBarSel_1_reg[2]),
        .O(hBarSel_1[2]));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_1_reg[0] 
       (.C(ap_clk),
        .CE(tpgTartanBarArray_U_n_30),
        .D(hBarSel_1[0]),
        .Q(hBarSel_1_reg[0]),
        .R(hBarSel_0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_1_reg[1] 
       (.C(ap_clk),
        .CE(tpgTartanBarArray_U_n_30),
        .D(hBarSel_1[1]),
        .Q(hBarSel_1_reg[1]),
        .R(hBarSel_0));
  FDRE #(
    .INIT(1'b0)) 
    \hBarSel_1_reg[2] 
       (.C(ap_clk),
        .CE(tpgTartanBarArray_U_n_30),
        .D(hBarSel_1[2]),
        .Q(hBarSel_1_reg[2]),
        .R(hBarSel_0));
  FDRE \icmp_ln1336_1_reg_599_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1336_1_fu_263_p2),
        .Q(\icmp_ln1336_1_reg_599_reg[0]_0 ),
        .R(1'b0));
  FDRE \icmp_ln1336_reg_594_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1336_fu_251_p2),
        .Q(icmp_ln1336_reg_594),
        .R(1'b0));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u16_ROM_AUTO_1R_22 tpgBarSelYuv_u17_U
       (.D({tpgTartanBarArray_U_n_6,tpgTartanBarArray_U_n_7}),
        .E(E),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[3]_i_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1] (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[1] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5] (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[5]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7] (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_3 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_1 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_4 (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1] (\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[1]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7] (\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[7]_1 ),
        .outpix_val_V_52_reg_4334_pp0_iter12_reg({outpix_val_V_52_reg_4334_pp0_iter12_reg[4],outpix_val_V_52_reg_4334_pp0_iter12_reg[2],outpix_val_V_52_reg_4334_pp0_iter12_reg[0]}),
        .outpix_val_V_55_reg_4344_pp0_iter12_reg(outpix_val_V_55_reg_4344_pp0_iter12_reg[3:1]),
        .\outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[5]__0 (\outpix_val_V_55_reg_4344_pp0_iter12_reg_reg[5]__0 ),
        .\p_0_1_0_0_0244375_lcssa389_fu_214_reg[7] (\p_0_1_0_0_0244375_lcssa389_fu_214_reg[7] [3:1]),
        .\p_0_4_0_0_0250381_lcssa398_fu_226_reg[7] (\p_0_4_0_0_0250381_lcssa398_fu_226_reg[7] [2:1]),
        .\q0_reg[5]_0 (\q0_reg[5] ),
        .\q1_reg[5]_0 (\q1_reg[5] ),
        .\q1_reg[5]_1 (tpgBarSelYuv_y21_U_n_7),
        .\q1_reg[7]_0 ({tpgTartanBarArray_U_n_8,tpgTartanBarArray_U_n_9}));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v18_ROM_AUTO_1R_23 tpgBarSelYuv_v19_U
       (.D(D),
        .E(tpgBarSelYuv_y21_U_n_7),
        .ap_clk(ap_clk),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0] (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_1 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0]_2 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0] (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0]_1 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[1] (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[1] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[2] (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[2] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[3] (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[3] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5] (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[5]_1 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6] (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[6]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7] (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[7]_1 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0] (\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[0]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[0] (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[0] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[0]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[0]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3] (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3]_1 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5] (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_1 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[5]_2 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6] (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[6]_1 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_2 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_3 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_3 ),
        .\gSerie_V_reg[22] (\p_0_4_0_0_0250381_lcssa398_fu_226_reg[7] [0]),
        .outpix_val_V_52_reg_4334_pp0_iter12_reg({outpix_val_V_52_reg_4334_pp0_iter12_reg[3],outpix_val_V_52_reg_4334_pp0_iter12_reg[1]}),
        .outpix_val_V_55_reg_4344_pp0_iter12_reg(outpix_val_V_55_reg_4344_pp0_iter12_reg[0]),
        .\q0_reg[0]_0 (tpgTartanBarArray_U_n_12),
        .\q0_reg[4]_0 (\q0_reg[4] ),
        .\q0_reg[6]_0 (\q0_reg[6] ),
        .\q0_reg[6]_1 (\q0_reg[6]_0 ),
        .\q0_reg[6]_2 (\q0_reg[6]_1 ),
        .\q0_reg[6]_3 (tpgTartanBarArray_U_n_11),
        .\q0_reg[7]_0 ({tpgTartanBarArray_U_n_31,tpgTartanBarArray_U_n_32}),
        .\q1_reg[0]_0 (\p_0_1_0_0_0244375_lcssa389_fu_214_reg[7] [0]),
        .\q1_reg[0]_1 (tpgTartanBarArray_U_n_13),
        .\q1_reg[4]_0 (\q1_reg[4] ),
        .\q1_reg[6]_0 (\q1_reg[6] ),
        .\q1_reg[6]_1 (\q1_reg[6]_0 ),
        .\q1_reg[6]_2 (\q1_reg[6]_1 ),
        .\q1_reg[6]_3 (\q1_reg[6]_2 ),
        .\q1_reg[6]_4 (tpgTartanBarArray_U_n_10),
        .\q1_reg[7]_0 (\q1_reg[7] ),
        .\q1_reg[7]_1 ({tpgTartanBarArray_U_n_33,tpgTartanBarArray_U_n_34}),
        .tmp_15_reg_4424(tmp_15_reg_4424),
        .tmp_21_reg_4434(tmp_21_reg_4434),
        .\tmp_21_reg_4434_reg[0] (\tmp_21_reg_4434_reg[0] ),
        .tpgBarSelYuv_v_q0(tpgBarSelYuv_v_q0),
        .tpgBarSelYuv_v_q1(tpgBarSelYuv_v_q1));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y20_ROM_AUTO_1R_24 tpgBarSelYuv_y21_U
       (.D({tpgTartanBarArray_U_n_14,tpgTartanBarArray_U_n_15,tpgTartanBarArray_U_n_16,tpgTartanBarArray_U_n_17,tpgTartanBarArray_U_n_18,tpgTartanBarArray_U_n_19,tpgTartanBarArray_U_n_20,tpgTartanBarArray_U_n_21}),
        .E(tpgBarSelYuv_y21_U_n_7),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0] (\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_1 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_2 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3] (\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2 ),
        .\p_0_0_0_0_0242373_lcssa386_fu_210_reg[0] (\p_0_0_0_0_0242373_lcssa386_fu_210_reg[0] ),
        .\p_0_0_0_0_0242373_lcssa386_fu_210_reg[3] (\p_0_0_0_0_0242373_lcssa386_fu_210_reg[3] ),
        .\q0_reg[7]_0 (\q0_reg[7] ),
        .\q1_reg[0]_0 (\q1_reg[0] ),
        .\q1_reg[7]_0 (\q1_reg[7]_0 ),
        .\q1_reg[7]_1 ({tpgTartanBarArray_U_n_22,tpgTartanBarArray_U_n_23,tpgTartanBarArray_U_n_24,tpgTartanBarArray_U_n_25,tpgTartanBarArray_U_n_26,tpgTartanBarArray_U_n_27,tpgTartanBarArray_U_n_28,tpgTartanBarArray_U_n_29}));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternTartanColorBars_tpgTartanBarArray_ROM_AUTO_1R tpgTartanBarArray_U
       (.CO(tpgTartanBarArray_U_n_5),
        .D({tpgTartanBarArray_U_n_6,tpgTartanBarArray_U_n_7}),
        .E(tpgTartanBarArray_U_n_30),
        .Q({\vBarSel_reg_n_5_[2] ,\vBarSel_reg_n_5_[1] ,\vBarSel_reg_n_5_[0] }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_0(ap_enable_reg_pp0_iter1_0),
        .\q0_reg[0]_0 (tpgTartanBarArray_U_n_12),
        .\q0_reg[1]_0 ({tpgTartanBarArray_U_n_31,tpgTartanBarArray_U_n_32}),
        .\q0_reg[2]_0 (tpgTartanBarArray_U_n_11),
        .\q0_reg[2]_1 ({tpgTartanBarArray_U_n_14,tpgTartanBarArray_U_n_15,tpgTartanBarArray_U_n_16,tpgTartanBarArray_U_n_17,tpgTartanBarArray_U_n_18,tpgTartanBarArray_U_n_19,tpgTartanBarArray_U_n_20,tpgTartanBarArray_U_n_21}),
        .\q0_reg[2]_2 (icmp_ln1336_reg_594),
        .\q0_reg[2]_3 (hBarSel_1_reg),
        .\q0_reg[2]_4 (\xCount_V_reg[0]_0 ),
        .\q1_reg[0]_0 (tpgTartanBarArray_U_n_13),
        .\q1_reg[0]_1 (\q1_reg[0] ),
        .\q1_reg[1]_0 ({tpgTartanBarArray_U_n_33,tpgTartanBarArray_U_n_34}),
        .\q1_reg[2]_0 ({tpgTartanBarArray_U_n_8,tpgTartanBarArray_U_n_9}),
        .\q1_reg[2]_1 (tpgTartanBarArray_U_n_10),
        .\q1_reg[2]_2 ({tpgTartanBarArray_U_n_22,tpgTartanBarArray_U_n_23,tpgTartanBarArray_U_n_24,tpgTartanBarArray_U_n_25,tpgTartanBarArray_U_n_26,tpgTartanBarArray_U_n_27,tpgTartanBarArray_U_n_28,tpgTartanBarArray_U_n_29}),
        .\q1_reg[2]_3 (\icmp_ln1336_1_reg_599_reg[0]_0 ),
        .\q1_reg[2]_4 (hBarSel_0_reg),
        .\q1_reg[2]_5 (\hBarSel_0_reg[0]_0 ),
        .\vBarSel_reg[2]_i_4_0 (\vBarSel_reg[2]_i_4 ),
        .\yCount_V_reg[0] (\yCount_V_reg[9]_0 ),
        .\yCount_V_reg[0]_0 (\yCount_V_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \vBarSel[0]_i_1 
       (.I0(\vBarSel_reg_n_5_[0] ),
        .O(add_ln1348_fu_324_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \vBarSel[1]_i_1 
       (.I0(\vBarSel_reg_n_5_[0] ),
        .I1(\vBarSel_reg_n_5_[1] ),
        .O(add_ln1348_fu_324_p2[1]));
  LUT3 #(
    .INIT(8'h40)) 
    \vBarSel[2]_i_1 
       (.I0(\q1_reg[0] ),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(\icmp_ln1336_1_reg_599_reg[0]_0 ),
        .O(\vBarSel[2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h04000000)) 
    \vBarSel[2]_i_2 
       (.I0(\icmp_ln1336_1_reg_599_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(\q1_reg[0] ),
        .I3(icmp_ln1336_reg_594),
        .I4(tpgTartanBarArray_U_n_5),
        .O(vBarSel));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \vBarSel[2]_i_3 
       (.I0(\vBarSel_reg_n_5_[1] ),
        .I1(\vBarSel_reg_n_5_[0] ),
        .I2(\vBarSel_reg_n_5_[2] ),
        .O(add_ln1348_fu_324_p2[2]));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_reg[0] 
       (.C(ap_clk),
        .CE(vBarSel),
        .D(add_ln1348_fu_324_p2[0]),
        .Q(\vBarSel_reg_n_5_[0] ),
        .R(\vBarSel[2]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_reg[1] 
       (.C(ap_clk),
        .CE(vBarSel),
        .D(add_ln1348_fu_324_p2[1]),
        .Q(\vBarSel_reg_n_5_[1] ),
        .R(\vBarSel[2]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \vBarSel_reg[2] 
       (.C(ap_clk),
        .CE(vBarSel),
        .D(add_ln1348_fu_324_p2[2]),
        .Q(\vBarSel_reg_n_5_[2] ),
        .R(\vBarSel[2]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \xCount_V[0]_i_1 
       (.I0(Q[0]),
        .I1(\xCount_V_reg[0]_0 ),
        .I2(\xCount_V_reg[7]_i_2_n_20 ),
        .O(\xCount_V[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \xCount_V[1]_i_1 
       (.I0(Q[1]),
        .I1(\xCount_V_reg[0]_0 ),
        .I2(\xCount_V_reg[7]_i_2_n_19 ),
        .O(\xCount_V[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \xCount_V[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(\xCount_V_reg[0]_0 ),
        .I3(\xCount_V_reg[7]_i_2_n_18 ),
        .O(\xCount_V[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT5 #(
    .INIT(32'h6AFF6A00)) 
    \xCount_V[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(\xCount_V_reg[0]_0 ),
        .I4(\xCount_V_reg[7]_i_2_n_17 ),
        .O(\xCount_V[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h6AAAFFFF6AAA0000)) 
    \xCount_V[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\xCount_V_reg[0]_0 ),
        .I5(\xCount_V_reg[7]_i_2_n_16 ),
        .O(\xCount_V[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hA6FFA600)) 
    \xCount_V[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(\xCount_V[6]_i_2_n_5 ),
        .I3(\xCount_V_reg[0]_0 ),
        .I4(\xCount_V_reg[7]_i_2_n_15 ),
        .O(\xCount_V[5]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h9AAAFFFF9AAA0000)) 
    \xCount_V[6]_i_1 
       (.I0(Q[6]),
        .I1(\xCount_V[6]_i_2_n_5 ),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\xCount_V_reg[0]_0 ),
        .I5(\xCount_V_reg[7]_i_2_n_14 ),
        .O(\xCount_V[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \xCount_V[6]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\xCount_V[6]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT4 #(
    .INIT(16'h9F90)) 
    \xCount_V[7]_i_1 
       (.I0(Q[7]),
        .I1(\xCount_V[9]_i_4_n_5 ),
        .I2(\xCount_V_reg[0]_0 ),
        .I3(\xCount_V_reg[7]_i_2_n_13 ),
        .O(\xCount_V[7]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hA6FFA600)) 
    \xCount_V[8]_i_1 
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(\xCount_V[9]_i_4_n_5 ),
        .I3(\xCount_V_reg[0]_0 ),
        .I4(\xCount_V_reg[9]_i_6_n_20 ),
        .O(\xCount_V[8]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h40)) 
    \xCount_V[9]_i_1 
       (.I0(\q1_reg[0] ),
        .I1(ap_enable_reg_pp0_iter1_0),
        .I2(icmp_ln1336_reg_594),
        .O(hBarSel_0));
  LUT2 #(
    .INIT(4'h6)) 
    \xCount_V[9]_i_18 
       (.I0(Q[8]),
        .I1(\xCount_V_reg[9]_i_6_0 ),
        .O(\xCount_V[9]_i_18_n_5 ));
  LUT6 #(
    .INIT(64'hA6AAFFFFA6AA0000)) 
    \xCount_V[9]_i_3 
       (.I0(Q[9]),
        .I1(Q[8]),
        .I2(\xCount_V[9]_i_4_n_5 ),
        .I3(Q[7]),
        .I4(\xCount_V_reg[0]_0 ),
        .I5(\xCount_V_reg[9]_i_6_n_19 ),
        .O(\xCount_V[9]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \xCount_V[9]_i_4 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\xCount_V[9]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \xCount_V_1[9]_i_1 
       (.I0(icmp_ln1336_reg_594),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\q1_reg[0] ),
        .O(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \xCount_V_3[0]_i_1 
       (.I0(\xCount_V_3_reg[9]_0 [0]),
        .I1(\hBarSel_0_reg[0]_0 ),
        .I2(data[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \xCount_V_3[1]_i_1 
       (.I0(\xCount_V_3_reg[9]_0 [1]),
        .I1(\hBarSel_0_reg[0]_0 ),
        .I2(data[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \xCount_V_3[2]_i_1 
       (.I0(\xCount_V_3_reg[9]_0 [2]),
        .I1(\xCount_V_3_reg[9]_0 [1]),
        .I2(\hBarSel_0_reg[0]_0 ),
        .I3(data[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT5 #(
    .INIT(32'h6AFF6A00)) 
    \xCount_V_3[3]_i_1 
       (.I0(\xCount_V_3_reg[9]_0 [3]),
        .I1(\xCount_V_3_reg[9]_0 [2]),
        .I2(\xCount_V_3_reg[9]_0 [1]),
        .I3(\hBarSel_0_reg[0]_0 ),
        .I4(data[3]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h6AAAFFFF6AAA0000)) 
    \xCount_V_3[4]_i_1 
       (.I0(\xCount_V_3_reg[9]_0 [4]),
        .I1(\xCount_V_3_reg[9]_0 [1]),
        .I2(\xCount_V_3_reg[9]_0 [2]),
        .I3(\xCount_V_3_reg[9]_0 [3]),
        .I4(\hBarSel_0_reg[0]_0 ),
        .I5(data[4]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'hA6FFA600)) 
    \xCount_V_3[5]_i_1 
       (.I0(\xCount_V_3_reg[9]_0 [5]),
        .I1(\xCount_V_3_reg[9]_0 [4]),
        .I2(\xCount_V_3[6]_i_2_n_5 ),
        .I3(\hBarSel_0_reg[0]_0 ),
        .I4(data[5]),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'h9AAAFFFF9AAA0000)) 
    \xCount_V_3[6]_i_1 
       (.I0(\xCount_V_3_reg[9]_0 [6]),
        .I1(\xCount_V_3[6]_i_2_n_5 ),
        .I2(\xCount_V_3_reg[9]_0 [4]),
        .I3(\xCount_V_3_reg[9]_0 [5]),
        .I4(\hBarSel_0_reg[0]_0 ),
        .I5(data[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \xCount_V_3[6]_i_2 
       (.I0(\xCount_V_3_reg[9]_0 [3]),
        .I1(\xCount_V_3_reg[9]_0 [2]),
        .I2(\xCount_V_3_reg[9]_0 [1]),
        .O(\xCount_V_3[6]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT4 #(
    .INIT(16'h9F90)) 
    \xCount_V_3[7]_i_1 
       (.I0(\xCount_V_3_reg[9]_0 [7]),
        .I1(\xCount_V_3[9]_i_2_n_5 ),
        .I2(\hBarSel_0_reg[0]_0 ),
        .I3(data[7]),
        .O(p_0_in[7]));
  LUT5 #(
    .INIT(32'hA6FFA600)) 
    \xCount_V_3[8]_i_1 
       (.I0(\xCount_V_3_reg[9]_0 [8]),
        .I1(\xCount_V_3_reg[9]_0 [7]),
        .I2(\xCount_V_3[9]_i_2_n_5 ),
        .I3(\hBarSel_0_reg[0]_0 ),
        .I4(data[8]),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'hA6AAFFFFA6AA0000)) 
    \xCount_V_3[9]_i_1 
       (.I0(\xCount_V_3_reg[9]_0 [9]),
        .I1(\xCount_V_3_reg[9]_0 [8]),
        .I2(\xCount_V_3[9]_i_2_n_5 ),
        .I3(\xCount_V_3_reg[9]_0 [7]),
        .I4(\hBarSel_0_reg[0]_0 ),
        .I5(data[9]),
        .O(p_0_in[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \xCount_V_3[9]_i_2 
       (.I0(\xCount_V_3_reg[9]_0 [3]),
        .I1(\xCount_V_3_reg[9]_0 [2]),
        .I2(\xCount_V_3_reg[9]_0 [1]),
        .I3(\xCount_V_3_reg[9]_0 [4]),
        .I4(\xCount_V_3_reg[9]_0 [5]),
        .I5(\xCount_V_3_reg[9]_0 [6]),
        .O(\xCount_V_3[9]_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \xCount_V_3[9]_i_5 
       (.I0(\xCount_V_3_reg[9]_0 [8]),
        .I1(\xCount_V_reg[9]_i_6_0 ),
        .O(\xCount_V_3[9]_i_5_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[0] 
       (.C(ap_clk),
        .CE(tpgTartanBarArray_U_n_30),
        .D(p_0_in[0]),
        .Q(\xCount_V_3_reg[9]_0 [0]),
        .R(hBarSel_0));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[1] 
       (.C(ap_clk),
        .CE(tpgTartanBarArray_U_n_30),
        .D(p_0_in[1]),
        .Q(\xCount_V_3_reg[9]_0 [1]),
        .R(hBarSel_0));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[2] 
       (.C(ap_clk),
        .CE(tpgTartanBarArray_U_n_30),
        .D(p_0_in[2]),
        .Q(\xCount_V_3_reg[9]_0 [2]),
        .R(hBarSel_0));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[3] 
       (.C(ap_clk),
        .CE(tpgTartanBarArray_U_n_30),
        .D(p_0_in[3]),
        .Q(\xCount_V_3_reg[9]_0 [3]),
        .R(hBarSel_0));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[4] 
       (.C(ap_clk),
        .CE(tpgTartanBarArray_U_n_30),
        .D(p_0_in[4]),
        .Q(\xCount_V_3_reg[9]_0 [4]),
        .R(hBarSel_0));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[5] 
       (.C(ap_clk),
        .CE(tpgTartanBarArray_U_n_30),
        .D(p_0_in[5]),
        .Q(\xCount_V_3_reg[9]_0 [5]),
        .R(hBarSel_0));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[6] 
       (.C(ap_clk),
        .CE(tpgTartanBarArray_U_n_30),
        .D(p_0_in[6]),
        .Q(\xCount_V_3_reg[9]_0 [6]),
        .R(hBarSel_0));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[7] 
       (.C(ap_clk),
        .CE(tpgTartanBarArray_U_n_30),
        .D(p_0_in[7]),
        .Q(\xCount_V_3_reg[9]_0 [7]),
        .R(hBarSel_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \xCount_V_3_reg[7]_i_2 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\xCount_V_3_reg[7]_i_2_n_5 ,\xCount_V_3_reg[7]_i_2_n_6 ,\xCount_V_3_reg[7]_i_2_n_7 ,\xCount_V_3_reg[7]_i_2_n_8 ,\xCount_V_3_reg[7]_i_2_n_9 ,\xCount_V_3_reg[7]_i_2_n_10 ,\xCount_V_3_reg[7]_i_2_n_11 ,\xCount_V_3_reg[7]_i_2_n_12 }),
        .DI(\xCount_V_3_reg[9]_0 [7:0]),
        .O(data[7:0]),
        .S(\xCount_V_3_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[8] 
       (.C(ap_clk),
        .CE(tpgTartanBarArray_U_n_30),
        .D(p_0_in[8]),
        .Q(\xCount_V_3_reg[9]_0 [8]),
        .R(hBarSel_0));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_3_reg[9] 
       (.C(ap_clk),
        .CE(tpgTartanBarArray_U_n_30),
        .D(p_0_in[9]),
        .Q(\xCount_V_3_reg[9]_0 [9]),
        .R(hBarSel_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \xCount_V_3_reg[9]_i_3 
       (.CI(\xCount_V_3_reg[7]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_xCount_V_3_reg[9]_i_3_CO_UNCONNECTED [7:1],\xCount_V_3_reg[9]_i_3_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\xCount_V_3_reg[9]_0 [8]}),
        .O({\NLW_xCount_V_3_reg[9]_i_3_O_UNCONNECTED [7:2],data[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\xCount_V_3_reg[9]_1 ,\xCount_V_3[9]_i_5_n_5 }));
  FDSE #(
    .INIT(1'b0)) 
    \xCount_V_reg[0] 
       (.C(ap_clk),
        .CE(tpgTartanBarArray_U_n_30),
        .D(\xCount_V[0]_i_1_n_5 ),
        .Q(Q[0]),
        .S(hBarSel_0));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[1] 
       (.C(ap_clk),
        .CE(tpgTartanBarArray_U_n_30),
        .D(\xCount_V[1]_i_1_n_5 ),
        .Q(Q[1]),
        .R(hBarSel_0));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[2] 
       (.C(ap_clk),
        .CE(tpgTartanBarArray_U_n_30),
        .D(\xCount_V[2]_i_1_n_5 ),
        .Q(Q[2]),
        .R(hBarSel_0));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[3] 
       (.C(ap_clk),
        .CE(tpgTartanBarArray_U_n_30),
        .D(\xCount_V[3]_i_1_n_5 ),
        .Q(Q[3]),
        .R(hBarSel_0));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[4] 
       (.C(ap_clk),
        .CE(tpgTartanBarArray_U_n_30),
        .D(\xCount_V[4]_i_1_n_5 ),
        .Q(Q[4]),
        .R(hBarSel_0));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[5] 
       (.C(ap_clk),
        .CE(tpgTartanBarArray_U_n_30),
        .D(\xCount_V[5]_i_1_n_5 ),
        .Q(Q[5]),
        .R(hBarSel_0));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[6] 
       (.C(ap_clk),
        .CE(tpgTartanBarArray_U_n_30),
        .D(\xCount_V[6]_i_1_n_5 ),
        .Q(Q[6]),
        .R(hBarSel_0));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[7] 
       (.C(ap_clk),
        .CE(tpgTartanBarArray_U_n_30),
        .D(\xCount_V[7]_i_1_n_5 ),
        .Q(Q[7]),
        .R(hBarSel_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \xCount_V_reg[7]_i_2 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\xCount_V_reg[7]_i_2_n_5 ,\xCount_V_reg[7]_i_2_n_6 ,\xCount_V_reg[7]_i_2_n_7 ,\xCount_V_reg[7]_i_2_n_8 ,\xCount_V_reg[7]_i_2_n_9 ,\xCount_V_reg[7]_i_2_n_10 ,\xCount_V_reg[7]_i_2_n_11 ,\xCount_V_reg[7]_i_2_n_12 }),
        .DI(Q[7:0]),
        .O({\xCount_V_reg[7]_i_2_n_13 ,\xCount_V_reg[7]_i_2_n_14 ,\xCount_V_reg[7]_i_2_n_15 ,\xCount_V_reg[7]_i_2_n_16 ,\xCount_V_reg[7]_i_2_n_17 ,\xCount_V_reg[7]_i_2_n_18 ,\xCount_V_reg[7]_i_2_n_19 ,\xCount_V_reg[7]_i_2_n_20 }),
        .S(\xCount_V_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[8] 
       (.C(ap_clk),
        .CE(tpgTartanBarArray_U_n_30),
        .D(\xCount_V[8]_i_1_n_5 ),
        .Q(Q[8]),
        .R(hBarSel_0));
  FDRE #(
    .INIT(1'b0)) 
    \xCount_V_reg[9] 
       (.C(ap_clk),
        .CE(tpgTartanBarArray_U_n_30),
        .D(\xCount_V[9]_i_3_n_5 ),
        .Q(Q[9]),
        .R(hBarSel_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \xCount_V_reg[9]_i_6 
       (.CI(\xCount_V_reg[7]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_xCount_V_reg[9]_i_6_CO_UNCONNECTED [7:1],\xCount_V_reg[9]_i_6_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[8]}),
        .O({\NLW_xCount_V_reg[9]_i_6_O_UNCONNECTED [7:2],\xCount_V_reg[9]_i_6_n_19 ,\xCount_V_reg[9]_i_6_n_20 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\xCount_V_reg[9]_0 ,\xCount_V[9]_i_18_n_5 }));
  LUT1 #(
    .INIT(2'h1)) 
    \yCount_V[0]_i_1 
       (.I0(\yCount_V_reg[9]_0 [0]),
        .O(add_ln885_fu_337_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \yCount_V[1]_i_1 
       (.I0(\yCount_V_reg[9]_0 [0]),
        .I1(\yCount_V_reg[9]_0 [1]),
        .O(add_ln885_fu_337_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \yCount_V[2]_i_1 
       (.I0(\yCount_V_reg[9]_0 [1]),
        .I1(\yCount_V_reg[9]_0 [0]),
        .I2(\yCount_V_reg[9]_0 [2]),
        .O(add_ln885_fu_337_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \yCount_V[3]_i_1 
       (.I0(\yCount_V_reg[9]_0 [2]),
        .I1(\yCount_V_reg[9]_0 [0]),
        .I2(\yCount_V_reg[9]_0 [1]),
        .I3(\yCount_V_reg[9]_0 [3]),
        .O(add_ln885_fu_337_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \yCount_V[4]_i_1 
       (.I0(\yCount_V_reg[9]_0 [3]),
        .I1(\yCount_V_reg[9]_0 [1]),
        .I2(\yCount_V_reg[9]_0 [0]),
        .I3(\yCount_V_reg[9]_0 [2]),
        .I4(\yCount_V_reg[9]_0 [4]),
        .O(add_ln885_fu_337_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \yCount_V[5]_i_1 
       (.I0(\yCount_V_reg[9]_0 [4]),
        .I1(\yCount_V_reg[9]_0 [2]),
        .I2(\yCount_V_reg[9]_0 [0]),
        .I3(\yCount_V_reg[9]_0 [1]),
        .I4(\yCount_V_reg[9]_0 [3]),
        .I5(\yCount_V_reg[9]_0 [5]),
        .O(add_ln885_fu_337_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \yCount_V[6]_i_1 
       (.I0(\yCount_V[9]_i_4_n_5 ),
        .I1(\yCount_V_reg[9]_0 [6]),
        .O(add_ln885_fu_337_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \yCount_V[7]_i_1 
       (.I0(\yCount_V_reg[9]_0 [6]),
        .I1(\yCount_V[9]_i_4_n_5 ),
        .I2(\yCount_V_reg[9]_0 [7]),
        .O(add_ln885_fu_337_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \yCount_V[8]_i_1 
       (.I0(\yCount_V_reg[9]_0 [7]),
        .I1(\yCount_V[9]_i_4_n_5 ),
        .I2(\yCount_V_reg[9]_0 [6]),
        .I3(\yCount_V_reg[9]_0 [8]),
        .O(add_ln885_fu_337_p2[8]));
  LUT5 #(
    .INIT(32'h00F80000)) 
    \yCount_V[9]_i_1 
       (.I0(tpgTartanBarArray_U_n_5),
        .I1(icmp_ln1336_reg_594),
        .I2(\icmp_ln1336_1_reg_599_reg[0]_0 ),
        .I3(\q1_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1_0),
        .O(\yCount_V[9]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \yCount_V[9]_i_2 
       (.I0(tpgTartanBarArray_U_n_5),
        .I1(icmp_ln1336_reg_594),
        .I2(\q1_reg[0] ),
        .I3(ap_enable_reg_pp0_iter1_0),
        .O(yCount_V));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \yCount_V[9]_i_3 
       (.I0(\yCount_V_reg[9]_0 [8]),
        .I1(\yCount_V_reg[9]_0 [6]),
        .I2(\yCount_V[9]_i_4_n_5 ),
        .I3(\yCount_V_reg[9]_0 [7]),
        .I4(\yCount_V_reg[9]_0 [9]),
        .O(add_ln885_fu_337_p2[9]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \yCount_V[9]_i_4 
       (.I0(\yCount_V_reg[9]_0 [4]),
        .I1(\yCount_V_reg[9]_0 [2]),
        .I2(\yCount_V_reg[9]_0 [0]),
        .I3(\yCount_V_reg[9]_0 [1]),
        .I4(\yCount_V_reg[9]_0 [3]),
        .I5(\yCount_V_reg[9]_0 [5]),
        .O(\yCount_V[9]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT5 #(
    .INIT(32'h00EA0000)) 
    \yCount_V_3[9]_i_1 
       (.I0(\icmp_ln1336_1_reg_599_reg[0]_0 ),
        .I1(icmp_ln1336_reg_594),
        .I2(CO),
        .I3(\q1_reg[0] ),
        .I4(ap_enable_reg_pp0_iter1),
        .O(\icmp_ln1336_1_reg_599_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[0] 
       (.C(ap_clk),
        .CE(yCount_V),
        .D(add_ln885_fu_337_p2[0]),
        .Q(\yCount_V_reg[9]_0 [0]),
        .R(\yCount_V[9]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[1] 
       (.C(ap_clk),
        .CE(yCount_V),
        .D(add_ln885_fu_337_p2[1]),
        .Q(\yCount_V_reg[9]_0 [1]),
        .R(\yCount_V[9]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[2] 
       (.C(ap_clk),
        .CE(yCount_V),
        .D(add_ln885_fu_337_p2[2]),
        .Q(\yCount_V_reg[9]_0 [2]),
        .R(\yCount_V[9]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[3] 
       (.C(ap_clk),
        .CE(yCount_V),
        .D(add_ln885_fu_337_p2[3]),
        .Q(\yCount_V_reg[9]_0 [3]),
        .R(\yCount_V[9]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[4] 
       (.C(ap_clk),
        .CE(yCount_V),
        .D(add_ln885_fu_337_p2[4]),
        .Q(\yCount_V_reg[9]_0 [4]),
        .R(\yCount_V[9]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[5] 
       (.C(ap_clk),
        .CE(yCount_V),
        .D(add_ln885_fu_337_p2[5]),
        .Q(\yCount_V_reg[9]_0 [5]),
        .R(\yCount_V[9]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[6] 
       (.C(ap_clk),
        .CE(yCount_V),
        .D(add_ln885_fu_337_p2[6]),
        .Q(\yCount_V_reg[9]_0 [6]),
        .R(\yCount_V[9]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[7] 
       (.C(ap_clk),
        .CE(yCount_V),
        .D(add_ln885_fu_337_p2[7]),
        .Q(\yCount_V_reg[9]_0 [7]),
        .R(\yCount_V[9]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[8] 
       (.C(ap_clk),
        .CE(yCount_V),
        .D(add_ln885_fu_337_p2[8]),
        .Q(\yCount_V_reg[9]_0 [8]),
        .R(\yCount_V[9]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \yCount_V_reg[9] 
       (.C(ap_clk),
        .CE(yCount_V),
        .D(add_ln885_fu_337_p2[9]),
        .Q(\yCount_V_reg[9]_0 [9]),
        .R(\yCount_V[9]_i_1_n_5 ));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgPatternTartanColorBars_tpgTartanBarArray_ROM_AUTO_1R
   (CO,
    D,
    \q1_reg[2]_0 ,
    \q1_reg[2]_1 ,
    \q0_reg[2]_0 ,
    \q0_reg[0]_0 ,
    \q1_reg[0]_0 ,
    \q0_reg[2]_1 ,
    \q1_reg[2]_2 ,
    E,
    \q0_reg[1]_0 ,
    \q1_reg[1]_0 ,
    \q1_reg[2]_3 ,
    \q0_reg[2]_2 ,
    Q,
    \q1_reg[2]_4 ,
    \q1_reg[2]_5 ,
    \q0_reg[2]_3 ,
    \q0_reg[2]_4 ,
    \yCount_V_reg[0] ,
    \vBarSel_reg[2]_i_4_0 ,
    \yCount_V_reg[0]_0 ,
    ap_enable_reg_pp0_iter1_0,
    \q1_reg[0]_1 ,
    ap_clk);
  output [0:0]CO;
  output [1:0]D;
  output [1:0]\q1_reg[2]_0 ;
  output \q1_reg[2]_1 ;
  output \q0_reg[2]_0 ;
  output \q0_reg[0]_0 ;
  output \q1_reg[0]_0 ;
  output [7:0]\q0_reg[2]_1 ;
  output [7:0]\q1_reg[2]_2 ;
  output [0:0]E;
  output [1:0]\q0_reg[1]_0 ;
  output [1:0]\q1_reg[1]_0 ;
  input \q1_reg[2]_3 ;
  input \q0_reg[2]_2 ;
  input [2:0]Q;
  input [2:0]\q1_reg[2]_4 ;
  input [0:0]\q1_reg[2]_5 ;
  input [2:0]\q0_reg[2]_3 ;
  input [0:0]\q0_reg[2]_4 ;
  input [9:0]\yCount_V_reg[0] ;
  input [7:0]\vBarSel_reg[2]_i_4_0 ;
  input [2:0]\yCount_V_reg[0]_0 ;
  input ap_enable_reg_pp0_iter1_0;
  input \q1_reg[0]_1 ;
  input ap_clk;

  wire [0:0]CO;
  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_0;
  wire [2:0]ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8;
  wire g0_b0__2_n_5;
  wire g0_b1__0_n_5;
  wire g0_b2__0_n_5;
  wire [2:0]p_0_out;
  wire \q0_reg[0]_0 ;
  wire [1:0]\q0_reg[1]_0 ;
  wire \q0_reg[2]_0 ;
  wire [7:0]\q0_reg[2]_1 ;
  wire \q0_reg[2]_2 ;
  wire [2:0]\q0_reg[2]_3 ;
  wire [0:0]\q0_reg[2]_4 ;
  wire \q1_reg[0]_0 ;
  wire \q1_reg[0]_1 ;
  wire [1:0]\q1_reg[1]_0 ;
  wire [1:0]\q1_reg[2]_0 ;
  wire \q1_reg[2]_1 ;
  wire [7:0]\q1_reg[2]_2 ;
  wire \q1_reg[2]_3 ;
  wire [2:0]\q1_reg[2]_4 ;
  wire [0:0]\q1_reg[2]_5 ;
  wire [2:0]tpgTartanBarArray_address0;
  wire [2:0]tpgTartanBarArray_address1;
  wire [2:0]tpgTartanBarArray_q0;
  wire [2:0]tpgTartanBarArray_q1;
  wire [7:0]\vBarSel_reg[2]_i_4_0 ;
  wire \vBarSel_reg[2]_i_4_n_11 ;
  wire \vBarSel_reg[2]_i_4_n_12 ;
  wire \vBarSel_reg[2]_i_5_n_10 ;
  wire \vBarSel_reg[2]_i_5_n_11 ;
  wire \vBarSel_reg[2]_i_5_n_12 ;
  wire \vBarSel_reg[2]_i_5_n_5 ;
  wire \vBarSel_reg[2]_i_5_n_6 ;
  wire \vBarSel_reg[2]_i_5_n_7 ;
  wire \vBarSel_reg[2]_i_5_n_8 ;
  wire \vBarSel_reg[2]_i_5_n_9 ;
  wire [9:0]\yCount_V_reg[0] ;
  wire [2:0]\yCount_V_reg[0]_0 ;
  wire [7:3]\NLW_vBarSel_reg[2]_i_4_CO_UNCONNECTED ;
  wire [7:0]\NLW_vBarSel_reg[2]_i_4_O_UNCONNECTED ;
  wire [7:0]\NLW_vBarSel_reg[2]_i_5_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0F714D55AAB28EF0)) 
    g0_b0__1
       (.I0(tpgTartanBarArray_address0[0]),
        .I1(tpgTartanBarArray_address0[1]),
        .I2(tpgTartanBarArray_address0[2]),
        .I3(ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8[0]),
        .I4(ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8[1]),
        .I5(ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8[2]),
        .O(p_0_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'h09)) 
    g0_b0__1_i_1
       (.I0(\q0_reg[2]_4 ),
        .I1(\q0_reg[2]_3 [0]),
        .I2(\q0_reg[2]_2 ),
        .O(tpgTartanBarArray_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT4 #(
    .INIT(16'h009A)) 
    g0_b0__1_i_2
       (.I0(\q0_reg[2]_3 [1]),
        .I1(\q0_reg[2]_4 ),
        .I2(\q0_reg[2]_3 [0]),
        .I3(\q0_reg[2]_2 ),
        .O(tpgTartanBarArray_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT5 #(
    .INIT(32'h0000A6AA)) 
    g0_b0__1_i_3
       (.I0(\q0_reg[2]_3 [2]),
        .I1(\q0_reg[2]_3 [0]),
        .I2(\q0_reg[2]_4 ),
        .I3(\q0_reg[2]_3 [1]),
        .I4(\q0_reg[2]_2 ),
        .O(tpgTartanBarArray_address0[2]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT4 #(
    .INIT(16'h1540)) 
    g0_b0__1_i_4
       (.I0(\q1_reg[2]_3 ),
        .I1(\q0_reg[2]_2 ),
        .I2(CO),
        .I3(Q[0]),
        .O(ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8[0]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    g0_b0__1_i_5
       (.I0(\q0_reg[2]_2 ),
        .I1(CO),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\q1_reg[2]_3 ),
        .O(ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8[1]));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    g0_b0__1_i_6
       (.I0(Q[0]),
        .I1(CO),
        .I2(\q0_reg[2]_2 ),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(\q1_reg[2]_3 ),
        .O(ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8[2]));
  LUT6 #(
    .INIT(64'h0F714D55AAB28EF0)) 
    g0_b0__2
       (.I0(tpgTartanBarArray_address1[0]),
        .I1(tpgTartanBarArray_address1[1]),
        .I2(tpgTartanBarArray_address1[2]),
        .I3(ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8[0]),
        .I4(ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8[1]),
        .I5(ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8[2]),
        .O(g0_b0__2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'h09)) 
    g0_b0__2_i_1
       (.I0(\q1_reg[2]_5 ),
        .I1(\q1_reg[2]_4 [0]),
        .I2(\q0_reg[2]_2 ),
        .O(tpgTartanBarArray_address1[0]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'h009A)) 
    g0_b0__2_i_2
       (.I0(\q1_reg[2]_4 [1]),
        .I1(\q1_reg[2]_5 ),
        .I2(\q1_reg[2]_4 [0]),
        .I3(\q0_reg[2]_2 ),
        .O(tpgTartanBarArray_address1[1]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT5 #(
    .INIT(32'h0000A6AA)) 
    g0_b0__2_i_3
       (.I0(\q1_reg[2]_4 [2]),
        .I1(\q1_reg[2]_4 [0]),
        .I2(\q1_reg[2]_5 ),
        .I3(\q1_reg[2]_4 [1]),
        .I4(\q0_reg[2]_2 ),
        .O(tpgTartanBarArray_address1[2]));
  LUT6 #(
    .INIT(64'h69E8D433CC2B1796)) 
    g0_b1
       (.I0(tpgTartanBarArray_address0[0]),
        .I1(tpgTartanBarArray_address0[1]),
        .I2(tpgTartanBarArray_address0[2]),
        .I3(ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8[0]),
        .I4(ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8[1]),
        .I5(ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8[2]),
        .O(p_0_out[1]));
  LUT6 #(
    .INIT(64'h69E8D433CC2B1796)) 
    g0_b1__0
       (.I0(tpgTartanBarArray_address1[0]),
        .I1(tpgTartanBarArray_address1[1]),
        .I2(tpgTartanBarArray_address1[2]),
        .I3(ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8[0]),
        .I4(ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8[1]),
        .I5(ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8[2]),
        .O(g0_b1__0_n_5));
  LUT6 #(
    .INIT(64'hAA4D8E0FF071B255)) 
    g0_b2
       (.I0(tpgTartanBarArray_address0[0]),
        .I1(tpgTartanBarArray_address0[1]),
        .I2(tpgTartanBarArray_address0[2]),
        .I3(ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8[0]),
        .I4(ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8[1]),
        .I5(ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8[2]),
        .O(p_0_out[2]));
  LUT6 #(
    .INIT(64'hAA4D8E0FF071B255)) 
    g0_b2__0
       (.I0(tpgTartanBarArray_address1[0]),
        .I1(tpgTartanBarArray_address1[1]),
        .I2(tpgTartanBarArray_address1[2]),
        .I3(ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8[0]),
        .I4(ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8[1]),
        .I5(ap_phi_mux_vBarSel_loc_2_phi_fu_192_p8[2]),
        .O(g0_b2__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'h5B)) 
    \q0[0]_i_1__0 
       (.I0(tpgTartanBarArray_q0[2]),
        .I1(tpgTartanBarArray_q0[1]),
        .I2(tpgTartanBarArray_q0[0]),
        .O(\q0_reg[2]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \q0[0]_i_1__1 
       (.I0(tpgTartanBarArray_q0[0]),
        .I1(tpgTartanBarArray_q0[1]),
        .I2(tpgTartanBarArray_q0[2]),
        .O(\q0_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \q0[1]_i_1__0 
       (.I0(tpgTartanBarArray_q0[2]),
        .I1(tpgTartanBarArray_q0[0]),
        .O(\q0_reg[2]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \q0[2]_i_1__1 
       (.I0(tpgTartanBarArray_q0[1]),
        .I1(tpgTartanBarArray_q0[0]),
        .I2(tpgTartanBarArray_q0[2]),
        .O(\q0_reg[2]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \q0[3]_i_1__0 
       (.I0(tpgTartanBarArray_q0[2]),
        .I1(tpgTartanBarArray_q0[1]),
        .I2(tpgTartanBarArray_q0[0]),
        .O(\q0_reg[2]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \q0[4]_i_1__1 
       (.I0(tpgTartanBarArray_q0[1]),
        .I1(tpgTartanBarArray_q0[2]),
        .I2(tpgTartanBarArray_q0[0]),
        .O(\q0_reg[2]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \q0[4]_i_1__2 
       (.I0(tpgTartanBarArray_q0[0]),
        .I1(tpgTartanBarArray_q0[1]),
        .I2(tpgTartanBarArray_q0[2]),
        .O(\q0_reg[1]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \q0[5]_i_1__0 
       (.I0(tpgTartanBarArray_q0[2]),
        .I1(tpgTartanBarArray_q0[1]),
        .I2(tpgTartanBarArray_q0[0]),
        .O(\q0_reg[2]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \q0[5]_i_1__1 
       (.I0(tpgTartanBarArray_q0[2]),
        .I1(tpgTartanBarArray_q0[0]),
        .I2(tpgTartanBarArray_q0[1]),
        .O(D[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \q0[6]_i_1__0 
       (.I0(tpgTartanBarArray_q0[1]),
        .O(\q0_reg[2]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \q0[6]_i_1__1 
       (.I0(tpgTartanBarArray_q0[2]),
        .I1(tpgTartanBarArray_q0[0]),
        .I2(tpgTartanBarArray_q0[1]),
        .O(\q0_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \q0[7]_i_1__0 
       (.I0(tpgTartanBarArray_q0[1]),
        .I1(tpgTartanBarArray_q0[0]),
        .I2(tpgTartanBarArray_q0[2]),
        .O(\q0_reg[1]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \q0[7]_i_1__1 
       (.I0(tpgTartanBarArray_q0[2]),
        .I1(tpgTartanBarArray_q0[1]),
        .I2(tpgTartanBarArray_q0[0]),
        .O(D[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \q0[7]_i_2__0 
       (.I0(tpgTartanBarArray_q0[2]),
        .O(\q0_reg[2]_1 [7]));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out[0]),
        .Q(tpgTartanBarArray_q0[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out[1]),
        .Q(tpgTartanBarArray_q0[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out[2]),
        .Q(tpgTartanBarArray_q0[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'h5B)) 
    \q1[0]_i_1__0 
       (.I0(tpgTartanBarArray_q1[2]),
        .I1(tpgTartanBarArray_q1[1]),
        .I2(tpgTartanBarArray_q1[0]),
        .O(\q1_reg[2]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'h68)) 
    \q1[0]_i_1__1 
       (.I0(tpgTartanBarArray_q1[0]),
        .I1(tpgTartanBarArray_q1[1]),
        .I2(tpgTartanBarArray_q1[2]),
        .O(\q1_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \q1[1]_i_1__0 
       (.I0(tpgTartanBarArray_q1[2]),
        .I1(tpgTartanBarArray_q1[0]),
        .O(\q1_reg[2]_2 [1]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \q1[2]_i_1__1 
       (.I0(tpgTartanBarArray_q1[1]),
        .I1(tpgTartanBarArray_q1[0]),
        .I2(tpgTartanBarArray_q1[2]),
        .O(\q1_reg[2]_2 [2]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \q1[3]_i_1__0 
       (.I0(tpgTartanBarArray_q1[2]),
        .I1(tpgTartanBarArray_q1[1]),
        .I2(tpgTartanBarArray_q1[0]),
        .O(\q1_reg[2]_2 [3]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    \q1[4]_i_1__1 
       (.I0(tpgTartanBarArray_q1[1]),
        .I1(tpgTartanBarArray_q1[2]),
        .I2(tpgTartanBarArray_q1[0]),
        .O(\q1_reg[2]_2 [4]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \q1[4]_i_1__2 
       (.I0(tpgTartanBarArray_q1[0]),
        .I1(tpgTartanBarArray_q1[1]),
        .I2(tpgTartanBarArray_q1[2]),
        .O(\q1_reg[1]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'h17)) 
    \q1[5]_i_1__0 
       (.I0(tpgTartanBarArray_q1[2]),
        .I1(tpgTartanBarArray_q1[1]),
        .I2(tpgTartanBarArray_q1[0]),
        .O(\q1_reg[2]_2 [5]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'h70)) 
    \q1[5]_i_1__1 
       (.I0(tpgTartanBarArray_q1[2]),
        .I1(tpgTartanBarArray_q1[0]),
        .I2(tpgTartanBarArray_q1[1]),
        .O(\q1_reg[2]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \q1[6]_i_1__0 
       (.I0(tpgTartanBarArray_q1[1]),
        .O(\q1_reg[2]_2 [6]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \q1[6]_i_1__1 
       (.I0(tpgTartanBarArray_q1[2]),
        .I1(tpgTartanBarArray_q1[0]),
        .I2(tpgTartanBarArray_q1[1]),
        .O(\q1_reg[2]_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \q1[7]_i_1__1 
       (.I0(tpgTartanBarArray_q1[2]),
        .O(\q1_reg[2]_2 [7]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hD5)) 
    \q1[7]_i_1__2 
       (.I0(tpgTartanBarArray_q1[1]),
        .I1(tpgTartanBarArray_q1[0]),
        .I2(tpgTartanBarArray_q1[2]),
        .O(\q1_reg[1]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \q1[7]_i_1__3 
       (.I0(tpgTartanBarArray_q1[2]),
        .I1(tpgTartanBarArray_q1[1]),
        .I2(tpgTartanBarArray_q1[0]),
        .O(\q1_reg[2]_0 [1]));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(g0_b0__2_n_5),
        .Q(tpgTartanBarArray_q1[0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(g0_b1__0_n_5),
        .Q(tpgTartanBarArray_q1[1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(g0_b2__0_n_5),
        .Q(tpgTartanBarArray_q1[2]),
        .R(1'b0));
  CARRY8 \vBarSel_reg[2]_i_4 
       (.CI(\vBarSel_reg[2]_i_5_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_vBarSel_reg[2]_i_4_CO_UNCONNECTED [7:3],CO,\vBarSel_reg[2]_i_4_n_11 ,\vBarSel_reg[2]_i_4_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\yCount_V_reg[0] [9:8]}),
        .O(\NLW_vBarSel_reg[2]_i_4_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\yCount_V_reg[0]_0 }));
  CARRY8 \vBarSel_reg[2]_i_5 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\vBarSel_reg[2]_i_5_n_5 ,\vBarSel_reg[2]_i_5_n_6 ,\vBarSel_reg[2]_i_5_n_7 ,\vBarSel_reg[2]_i_5_n_8 ,\vBarSel_reg[2]_i_5_n_9 ,\vBarSel_reg[2]_i_5_n_10 ,\vBarSel_reg[2]_i_5_n_11 ,\vBarSel_reg[2]_i_5_n_12 }),
        .DI(\yCount_V_reg[0] [7:0]),
        .O(\NLW_vBarSel_reg[2]_i_5_O_UNCONNECTED [7:0]),
        .S(\vBarSel_reg[2]_i_4_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \xCount_V[9]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_0),
        .I1(\q1_reg[0]_1 ),
        .O(E));
endmodule

(* C_S_AXI_CTRL_ADDR_WIDTH = "8" *) (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ap_ST_fsm_state1 = "6'b000001" *) 
(* ap_ST_fsm_state2 = "6'b000010" *) (* ap_ST_fsm_state3 = "6'b000100" *) (* ap_ST_fsm_state4 = "6'b001000" *) 
(* ap_ST_fsm_state5 = "6'b010000" *) (* ap_ST_fsm_state6 = "6'b100000" *) (* hls_module = "yes" *) 
module design_1_v_tpg_0_0_design_1_v_tpg_0_0_v_tpg
   (ap_local_block,
    ap_clk,
    ap_rst_n,
    s_axis_video_TDATA,
    s_axis_video_TVALID,
    s_axis_video_TREADY,
    s_axis_video_TKEEP,
    s_axis_video_TSTRB,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    s_axis_video_TID,
    s_axis_video_TDEST,
    fid_in,
    m_axis_video_TDATA,
    m_axis_video_TVALID,
    m_axis_video_TREADY,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST,
    fid,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_AWADDR,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_BRESP,
    interrupt);
  output ap_local_block;
  input ap_clk;
  input ap_rst_n;
  input [47:0]s_axis_video_TDATA;
  input s_axis_video_TVALID;
  output s_axis_video_TREADY;
  input [5:0]s_axis_video_TKEEP;
  input [5:0]s_axis_video_TSTRB;
  input [0:0]s_axis_video_TUSER;
  input [0:0]s_axis_video_TLAST;
  input [0:0]s_axis_video_TID;
  input [0:0]s_axis_video_TDEST;
  input fid_in;
  output [47:0]m_axis_video_TDATA;
  output m_axis_video_TVALID;
  input m_axis_video_TREADY;
  output [5:0]m_axis_video_TKEEP;
  output [5:0]m_axis_video_TSTRB;
  output [0:0]m_axis_video_TUSER;
  output [0:0]m_axis_video_TLAST;
  output [0:0]m_axis_video_TID;
  output [0:0]m_axis_video_TDEST;
  output fid;
  input s_axi_CTRL_AWVALID;
  output s_axi_CTRL_AWREADY;
  input [7:0]s_axi_CTRL_AWADDR;
  input s_axi_CTRL_WVALID;
  output s_axi_CTRL_WREADY;
  input [31:0]s_axi_CTRL_WDATA;
  input [3:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_ARVALID;
  output s_axi_CTRL_ARREADY;
  input [7:0]s_axi_CTRL_ARADDR;
  output s_axi_CTRL_RVALID;
  input s_axi_CTRL_RREADY;
  output [31:0]s_axi_CTRL_RDATA;
  output [1:0]s_axi_CTRL_RRESP;
  output s_axi_CTRL_BVALID;
  input s_axi_CTRL_BREADY;
  output [1:0]s_axi_CTRL_BRESP;
  output interrupt;

  wire \<const0> ;
  wire [47:0]\AXIvideo2MultiPixStream_U0/axi_0_2_lcssa_reg_148 ;
  wire [47:0]\AXIvideo2MultiPixStream_U0/axi_data_V_5_fu_106 ;
  wire \AXIvideo2MultiPixStream_U0/axi_last_V_2_reg_138 ;
  wire \AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181/ap_done_reg1 ;
  wire \AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181/flow_control_loop_pipe_sequential_init_U/ap_done_cache ;
  wire \AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg ;
  wire \AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg0 ;
  wire \AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_last_V_out ;
  wire [47:0]\AXIvideo2MultiPixStream_U0/p_0_in ;
  wire [47:0]\AXIvideo2MultiPixStream_U0/p_1_in ;
  wire [7:0]\AXIvideo2MultiPixStream_U0/p_Result_1_fu_292_p4 ;
  wire [7:0]\AXIvideo2MultiPixStream_U0/p_Result_2_fu_302_p4 ;
  wire [7:0]\AXIvideo2MultiPixStream_U0/p_Result_s_fu_278_p4 ;
  wire [7:0]\AXIvideo2MultiPixStream_U0/ret_1_fu_329_p4 ;
  wire [7:0]\AXIvideo2MultiPixStream_U0/ret_s_fu_312_p4 ;
  wire [47:0]AXIvideo2MultiPixStream_U0_srcYUV_din;
  wire CTRL_s_axi_U_n_100;
  wire CTRL_s_axi_U_n_101;
  wire CTRL_s_axi_U_n_102;
  wire CTRL_s_axi_U_n_103;
  wire CTRL_s_axi_U_n_104;
  wire CTRL_s_axi_U_n_105;
  wire CTRL_s_axi_U_n_106;
  wire CTRL_s_axi_U_n_107;
  wire CTRL_s_axi_U_n_108;
  wire CTRL_s_axi_U_n_109;
  wire CTRL_s_axi_U_n_110;
  wire CTRL_s_axi_U_n_111;
  wire CTRL_s_axi_U_n_112;
  wire CTRL_s_axi_U_n_113;
  wire CTRL_s_axi_U_n_114;
  wire CTRL_s_axi_U_n_115;
  wire CTRL_s_axi_U_n_116;
  wire CTRL_s_axi_U_n_117;
  wire CTRL_s_axi_U_n_118;
  wire CTRL_s_axi_U_n_119;
  wire CTRL_s_axi_U_n_120;
  wire CTRL_s_axi_U_n_121;
  wire CTRL_s_axi_U_n_122;
  wire CTRL_s_axi_U_n_123;
  wire CTRL_s_axi_U_n_124;
  wire CTRL_s_axi_U_n_125;
  wire CTRL_s_axi_U_n_127;
  wire CTRL_s_axi_U_n_128;
  wire CTRL_s_axi_U_n_129;
  wire CTRL_s_axi_U_n_130;
  wire CTRL_s_axi_U_n_131;
  wire CTRL_s_axi_U_n_132;
  wire CTRL_s_axi_U_n_133;
  wire CTRL_s_axi_U_n_134;
  wire CTRL_s_axi_U_n_135;
  wire CTRL_s_axi_U_n_136;
  wire CTRL_s_axi_U_n_137;
  wire CTRL_s_axi_U_n_138;
  wire CTRL_s_axi_U_n_139;
  wire CTRL_s_axi_U_n_140;
  wire CTRL_s_axi_U_n_141;
  wire CTRL_s_axi_U_n_142;
  wire CTRL_s_axi_U_n_143;
  wire CTRL_s_axi_U_n_144;
  wire CTRL_s_axi_U_n_145;
  wire CTRL_s_axi_U_n_146;
  wire CTRL_s_axi_U_n_147;
  wire CTRL_s_axi_U_n_148;
  wire CTRL_s_axi_U_n_149;
  wire CTRL_s_axi_U_n_150;
  wire CTRL_s_axi_U_n_151;
  wire CTRL_s_axi_U_n_152;
  wire CTRL_s_axi_U_n_153;
  wire CTRL_s_axi_U_n_154;
  wire CTRL_s_axi_U_n_155;
  wire CTRL_s_axi_U_n_156;
  wire CTRL_s_axi_U_n_157;
  wire CTRL_s_axi_U_n_158;
  wire CTRL_s_axi_U_n_159;
  wire CTRL_s_axi_U_n_160;
  wire CTRL_s_axi_U_n_161;
  wire CTRL_s_axi_U_n_162;
  wire CTRL_s_axi_U_n_163;
  wire CTRL_s_axi_U_n_164;
  wire CTRL_s_axi_U_n_165;
  wire CTRL_s_axi_U_n_166;
  wire CTRL_s_axi_U_n_167;
  wire CTRL_s_axi_U_n_168;
  wire CTRL_s_axi_U_n_169;
  wire CTRL_s_axi_U_n_172;
  wire CTRL_s_axi_U_n_173;
  wire CTRL_s_axi_U_n_174;
  wire CTRL_s_axi_U_n_175;
  wire CTRL_s_axi_U_n_176;
  wire CTRL_s_axi_U_n_177;
  wire CTRL_s_axi_U_n_178;
  wire CTRL_s_axi_U_n_179;
  wire CTRL_s_axi_U_n_182;
  wire CTRL_s_axi_U_n_186;
  wire CTRL_s_axi_U_n_187;
  wire CTRL_s_axi_U_n_188;
  wire CTRL_s_axi_U_n_189;
  wire CTRL_s_axi_U_n_191;
  wire CTRL_s_axi_U_n_192;
  wire CTRL_s_axi_U_n_193;
  wire CTRL_s_axi_U_n_194;
  wire CTRL_s_axi_U_n_195;
  wire CTRL_s_axi_U_n_196;
  wire CTRL_s_axi_U_n_197;
  wire CTRL_s_axi_U_n_198;
  wire CTRL_s_axi_U_n_199;
  wire CTRL_s_axi_U_n_200;
  wire CTRL_s_axi_U_n_201;
  wire CTRL_s_axi_U_n_202;
  wire CTRL_s_axi_U_n_203;
  wire CTRL_s_axi_U_n_204;
  wire CTRL_s_axi_U_n_205;
  wire CTRL_s_axi_U_n_206;
  wire CTRL_s_axi_U_n_207;
  wire CTRL_s_axi_U_n_208;
  wire CTRL_s_axi_U_n_210;
  wire CTRL_s_axi_U_n_212;
  wire CTRL_s_axi_U_n_213;
  wire CTRL_s_axi_U_n_289;
  wire CTRL_s_axi_U_n_290;
  wire CTRL_s_axi_U_n_291;
  wire CTRL_s_axi_U_n_292;
  wire CTRL_s_axi_U_n_293;
  wire CTRL_s_axi_U_n_294;
  wire CTRL_s_axi_U_n_295;
  wire CTRL_s_axi_U_n_296;
  wire CTRL_s_axi_U_n_297;
  wire CTRL_s_axi_U_n_298;
  wire CTRL_s_axi_U_n_315;
  wire CTRL_s_axi_U_n_316;
  wire CTRL_s_axi_U_n_317;
  wire CTRL_s_axi_U_n_318;
  wire CTRL_s_axi_U_n_319;
  wire CTRL_s_axi_U_n_320;
  wire CTRL_s_axi_U_n_321;
  wire CTRL_s_axi_U_n_322;
  wire CTRL_s_axi_U_n_339;
  wire CTRL_s_axi_U_n_34;
  wire CTRL_s_axi_U_n_35;
  wire CTRL_s_axi_U_n_353;
  wire CTRL_s_axi_U_n_354;
  wire CTRL_s_axi_U_n_355;
  wire CTRL_s_axi_U_n_356;
  wire CTRL_s_axi_U_n_357;
  wire CTRL_s_axi_U_n_358;
  wire CTRL_s_axi_U_n_359;
  wire CTRL_s_axi_U_n_36;
  wire CTRL_s_axi_U_n_360;
  wire CTRL_s_axi_U_n_361;
  wire CTRL_s_axi_U_n_362;
  wire CTRL_s_axi_U_n_363;
  wire CTRL_s_axi_U_n_364;
  wire CTRL_s_axi_U_n_365;
  wire CTRL_s_axi_U_n_366;
  wire CTRL_s_axi_U_n_367;
  wire CTRL_s_axi_U_n_368;
  wire CTRL_s_axi_U_n_369;
  wire CTRL_s_axi_U_n_37;
  wire CTRL_s_axi_U_n_378;
  wire CTRL_s_axi_U_n_379;
  wire CTRL_s_axi_U_n_38;
  wire CTRL_s_axi_U_n_380;
  wire CTRL_s_axi_U_n_381;
  wire CTRL_s_axi_U_n_39;
  wire CTRL_s_axi_U_n_397;
  wire CTRL_s_axi_U_n_398;
  wire CTRL_s_axi_U_n_399;
  wire CTRL_s_axi_U_n_40;
  wire CTRL_s_axi_U_n_400;
  wire CTRL_s_axi_U_n_401;
  wire CTRL_s_axi_U_n_402;
  wire CTRL_s_axi_U_n_403;
  wire CTRL_s_axi_U_n_404;
  wire CTRL_s_axi_U_n_405;
  wire CTRL_s_axi_U_n_41;
  wire CTRL_s_axi_U_n_414;
  wire CTRL_s_axi_U_n_42;
  wire CTRL_s_axi_U_n_423;
  wire CTRL_s_axi_U_n_424;
  wire CTRL_s_axi_U_n_426;
  wire CTRL_s_axi_U_n_427;
  wire CTRL_s_axi_U_n_428;
  wire CTRL_s_axi_U_n_429;
  wire CTRL_s_axi_U_n_430;
  wire CTRL_s_axi_U_n_431;
  wire CTRL_s_axi_U_n_432;
  wire CTRL_s_axi_U_n_433;
  wire CTRL_s_axi_U_n_437;
  wire CTRL_s_axi_U_n_438;
  wire CTRL_s_axi_U_n_439;
  wire CTRL_s_axi_U_n_440;
  wire CTRL_s_axi_U_n_441;
  wire CTRL_s_axi_U_n_442;
  wire CTRL_s_axi_U_n_443;
  wire CTRL_s_axi_U_n_444;
  wire CTRL_s_axi_U_n_445;
  wire CTRL_s_axi_U_n_446;
  wire CTRL_s_axi_U_n_452;
  wire CTRL_s_axi_U_n_530;
  wire CTRL_s_axi_U_n_531;
  wire CTRL_s_axi_U_n_532;
  wire CTRL_s_axi_U_n_533;
  wire CTRL_s_axi_U_n_534;
  wire CTRL_s_axi_U_n_535;
  wire CTRL_s_axi_U_n_536;
  wire CTRL_s_axi_U_n_537;
  wire CTRL_s_axi_U_n_538;
  wire CTRL_s_axi_U_n_539;
  wire CTRL_s_axi_U_n_540;
  wire CTRL_s_axi_U_n_541;
  wire CTRL_s_axi_U_n_542;
  wire CTRL_s_axi_U_n_543;
  wire CTRL_s_axi_U_n_544;
  wire CTRL_s_axi_U_n_545;
  wire CTRL_s_axi_U_n_546;
  wire CTRL_s_axi_U_n_547;
  wire CTRL_s_axi_U_n_548;
  wire CTRL_s_axi_U_n_549;
  wire CTRL_s_axi_U_n_550;
  wire CTRL_s_axi_U_n_551;
  wire CTRL_s_axi_U_n_552;
  wire CTRL_s_axi_U_n_553;
  wire CTRL_s_axi_U_n_554;
  wire CTRL_s_axi_U_n_555;
  wire CTRL_s_axi_U_n_556;
  wire CTRL_s_axi_U_n_557;
  wire CTRL_s_axi_U_n_558;
  wire CTRL_s_axi_U_n_559;
  wire CTRL_s_axi_U_n_560;
  wire CTRL_s_axi_U_n_561;
  wire CTRL_s_axi_U_n_562;
  wire CTRL_s_axi_U_n_563;
  wire CTRL_s_axi_U_n_564;
  wire CTRL_s_axi_U_n_565;
  wire CTRL_s_axi_U_n_566;
  wire CTRL_s_axi_U_n_567;
  wire CTRL_s_axi_U_n_568;
  wire CTRL_s_axi_U_n_569;
  wire CTRL_s_axi_U_n_570;
  wire CTRL_s_axi_U_n_571;
  wire CTRL_s_axi_U_n_572;
  wire CTRL_s_axi_U_n_573;
  wire CTRL_s_axi_U_n_574;
  wire CTRL_s_axi_U_n_575;
  wire CTRL_s_axi_U_n_576;
  wire CTRL_s_axi_U_n_577;
  wire CTRL_s_axi_U_n_59;
  wire CTRL_s_axi_U_n_60;
  wire CTRL_s_axi_U_n_61;
  wire CTRL_s_axi_U_n_62;
  wire CTRL_s_axi_U_n_63;
  wire CTRL_s_axi_U_n_64;
  wire CTRL_s_axi_U_n_650;
  wire CTRL_s_axi_U_n_67;
  wire CTRL_s_axi_U_n_68;
  wire CTRL_s_axi_U_n_69;
  wire CTRL_s_axi_U_n_699;
  wire CTRL_s_axi_U_n_70;
  wire CTRL_s_axi_U_n_700;
  wire CTRL_s_axi_U_n_701;
  wire CTRL_s_axi_U_n_702;
  wire CTRL_s_axi_U_n_703;
  wire CTRL_s_axi_U_n_704;
  wire CTRL_s_axi_U_n_705;
  wire CTRL_s_axi_U_n_706;
  wire CTRL_s_axi_U_n_707;
  wire CTRL_s_axi_U_n_708;
  wire CTRL_s_axi_U_n_709;
  wire CTRL_s_axi_U_n_71;
  wire CTRL_s_axi_U_n_72;
  wire CTRL_s_axi_U_n_73;
  wire CTRL_s_axi_U_n_74;
  wire CTRL_s_axi_U_n_75;
  wire CTRL_s_axi_U_n_76;
  wire CTRL_s_axi_U_n_77;
  wire CTRL_s_axi_U_n_78;
  wire CTRL_s_axi_U_n_79;
  wire CTRL_s_axi_U_n_80;
  wire CTRL_s_axi_U_n_81;
  wire CTRL_s_axi_U_n_82;
  wire CTRL_s_axi_U_n_83;
  wire CTRL_s_axi_U_n_84;
  wire CTRL_s_axi_U_n_85;
  wire CTRL_s_axi_U_n_86;
  wire CTRL_s_axi_U_n_87;
  wire CTRL_s_axi_U_n_88;
  wire CTRL_s_axi_U_n_89;
  wire CTRL_s_axi_U_n_90;
  wire CTRL_s_axi_U_n_91;
  wire CTRL_s_axi_U_n_92;
  wire CTRL_s_axi_U_n_93;
  wire CTRL_s_axi_U_n_94;
  wire CTRL_s_axi_U_n_95;
  wire CTRL_s_axi_U_n_98;
  wire CTRL_s_axi_U_n_99;
  wire \MultiPixStream2AXIvideo_U0/ap_NS_fsm12_out ;
  wire [10:1]\MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157/j_fu_110_reg ;
  wire [5:0]\MultiPixStream2AXIvideo_U0/i_fu_100 ;
  wire \MultiPixStream2AXIvideo_U0/phi_ln991_loc_fu_116 ;
  wire [15:0]ZplateHorContDelta;
  wire [15:0]ZplateHorContStart;
  wire [15:15]ZplateVerContDelta;
  wire [15:0]ZplateVerContStart;
  wire [31:0]add_ln457_fu_559_p2;
  wire [31:0]add_ln457_reg_620;
  wire \add_ln457_reg_620_reg[16]_i_1_n_10 ;
  wire \add_ln457_reg_620_reg[16]_i_1_n_11 ;
  wire \add_ln457_reg_620_reg[16]_i_1_n_12 ;
  wire \add_ln457_reg_620_reg[16]_i_1_n_5 ;
  wire \add_ln457_reg_620_reg[16]_i_1_n_6 ;
  wire \add_ln457_reg_620_reg[16]_i_1_n_7 ;
  wire \add_ln457_reg_620_reg[16]_i_1_n_8 ;
  wire \add_ln457_reg_620_reg[16]_i_1_n_9 ;
  wire \add_ln457_reg_620_reg[24]_i_1_n_10 ;
  wire \add_ln457_reg_620_reg[24]_i_1_n_11 ;
  wire \add_ln457_reg_620_reg[24]_i_1_n_12 ;
  wire \add_ln457_reg_620_reg[24]_i_1_n_5 ;
  wire \add_ln457_reg_620_reg[24]_i_1_n_6 ;
  wire \add_ln457_reg_620_reg[24]_i_1_n_7 ;
  wire \add_ln457_reg_620_reg[24]_i_1_n_8 ;
  wire \add_ln457_reg_620_reg[24]_i_1_n_9 ;
  wire \add_ln457_reg_620_reg[31]_i_1_n_10 ;
  wire \add_ln457_reg_620_reg[31]_i_1_n_11 ;
  wire \add_ln457_reg_620_reg[31]_i_1_n_12 ;
  wire \add_ln457_reg_620_reg[31]_i_1_n_7 ;
  wire \add_ln457_reg_620_reg[31]_i_1_n_8 ;
  wire \add_ln457_reg_620_reg[31]_i_1_n_9 ;
  wire \add_ln457_reg_620_reg[8]_i_1_n_10 ;
  wire \add_ln457_reg_620_reg[8]_i_1_n_11 ;
  wire \add_ln457_reg_620_reg[8]_i_1_n_12 ;
  wire \add_ln457_reg_620_reg[8]_i_1_n_5 ;
  wire \add_ln457_reg_620_reg[8]_i_1_n_6 ;
  wire \add_ln457_reg_620_reg[8]_i_1_n_7 ;
  wire \add_ln457_reg_620_reg[8]_i_1_n_8 ;
  wire \add_ln457_reg_620_reg[8]_i_1_n_9 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire [5:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg_n_5;
  wire [1:0]bckgndId;
  wire [7:0]boxColorB;
  wire [7:0]boxColorG;
  wire [7:0]boxColorR;
  wire [14:0]boxSize;
  wire [0:0]colorFormat;
  wire [31:0]count;
  wire count0;
  wire count_new_0_reg_320;
  wire \count_new_0_reg_320[31]_i_2_n_5 ;
  wire \count_new_0_reg_320[31]_i_3_n_5 ;
  wire \count_new_0_reg_320[31]_i_4_n_5 ;
  wire \count_new_0_reg_320[31]_i_5_n_5 ;
  wire \count_new_0_reg_320[31]_i_6_n_5 ;
  wire \count_new_0_reg_320[31]_i_7_n_5 ;
  wire \count_new_0_reg_320[31]_i_8_n_5 ;
  wire \count_new_0_reg_320_reg_n_5_[0] ;
  wire \count_new_0_reg_320_reg_n_5_[10] ;
  wire \count_new_0_reg_320_reg_n_5_[11] ;
  wire \count_new_0_reg_320_reg_n_5_[12] ;
  wire \count_new_0_reg_320_reg_n_5_[13] ;
  wire \count_new_0_reg_320_reg_n_5_[14] ;
  wire \count_new_0_reg_320_reg_n_5_[15] ;
  wire \count_new_0_reg_320_reg_n_5_[16] ;
  wire \count_new_0_reg_320_reg_n_5_[17] ;
  wire \count_new_0_reg_320_reg_n_5_[18] ;
  wire \count_new_0_reg_320_reg_n_5_[19] ;
  wire \count_new_0_reg_320_reg_n_5_[1] ;
  wire \count_new_0_reg_320_reg_n_5_[20] ;
  wire \count_new_0_reg_320_reg_n_5_[21] ;
  wire \count_new_0_reg_320_reg_n_5_[22] ;
  wire \count_new_0_reg_320_reg_n_5_[23] ;
  wire \count_new_0_reg_320_reg_n_5_[24] ;
  wire \count_new_0_reg_320_reg_n_5_[25] ;
  wire \count_new_0_reg_320_reg_n_5_[26] ;
  wire \count_new_0_reg_320_reg_n_5_[27] ;
  wire \count_new_0_reg_320_reg_n_5_[28] ;
  wire \count_new_0_reg_320_reg_n_5_[29] ;
  wire \count_new_0_reg_320_reg_n_5_[2] ;
  wire \count_new_0_reg_320_reg_n_5_[30] ;
  wire \count_new_0_reg_320_reg_n_5_[31] ;
  wire \count_new_0_reg_320_reg_n_5_[3] ;
  wire \count_new_0_reg_320_reg_n_5_[4] ;
  wire \count_new_0_reg_320_reg_n_5_[5] ;
  wire \count_new_0_reg_320_reg_n_5_[6] ;
  wire \count_new_0_reg_320_reg_n_5_[7] ;
  wire \count_new_0_reg_320_reg_n_5_[8] ;
  wire \count_new_0_reg_320_reg_n_5_[9] ;
  wire [15:0]crossHairX;
  wire [5:3]crossHairY;
  wire fid;
  wire fid_in;
  wire grp_v_tpgHlsDataFlow_fu_331_ap_start_reg;
  wire [47:0]grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TDATA;
  wire grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TLAST;
  wire grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TUSER;
  wire grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID;
  wire grp_v_tpgHlsDataFlow_fu_331_n_134;
  wire grp_v_tpgHlsDataFlow_fu_331_n_14;
  wire grp_v_tpgHlsDataFlow_fu_331_n_15;
  wire grp_v_tpgHlsDataFlow_fu_331_n_154;
  wire grp_v_tpgHlsDataFlow_fu_331_n_155;
  wire grp_v_tpgHlsDataFlow_fu_331_n_156;
  wire grp_v_tpgHlsDataFlow_fu_331_n_157;
  wire grp_v_tpgHlsDataFlow_fu_331_n_158;
  wire grp_v_tpgHlsDataFlow_fu_331_n_159;
  wire grp_v_tpgHlsDataFlow_fu_331_n_16;
  wire grp_v_tpgHlsDataFlow_fu_331_n_160;
  wire grp_v_tpgHlsDataFlow_fu_331_n_161;
  wire grp_v_tpgHlsDataFlow_fu_331_n_162;
  wire grp_v_tpgHlsDataFlow_fu_331_n_164;
  wire grp_v_tpgHlsDataFlow_fu_331_n_190;
  wire grp_v_tpgHlsDataFlow_fu_331_n_191;
  wire grp_v_tpgHlsDataFlow_fu_331_n_192;
  wire grp_v_tpgHlsDataFlow_fu_331_n_193;
  wire grp_v_tpgHlsDataFlow_fu_331_n_194;
  wire grp_v_tpgHlsDataFlow_fu_331_n_195;
  wire grp_v_tpgHlsDataFlow_fu_331_n_196;
  wire grp_v_tpgHlsDataFlow_fu_331_n_197;
  wire grp_v_tpgHlsDataFlow_fu_331_n_198;
  wire grp_v_tpgHlsDataFlow_fu_331_n_199;
  wire grp_v_tpgHlsDataFlow_fu_331_n_200;
  wire grp_v_tpgHlsDataFlow_fu_331_n_201;
  wire grp_v_tpgHlsDataFlow_fu_331_n_206;
  wire grp_v_tpgHlsDataFlow_fu_331_n_278;
  wire grp_v_tpgHlsDataFlow_fu_331_n_279;
  wire grp_v_tpgHlsDataFlow_fu_331_n_294;
  wire grp_v_tpgHlsDataFlow_fu_331_n_301;
  wire grp_v_tpgHlsDataFlow_fu_331_n_303;
  wire grp_v_tpgHlsDataFlow_fu_331_n_304;
  wire grp_v_tpgHlsDataFlow_fu_331_n_305;
  wire grp_v_tpgHlsDataFlow_fu_331_n_324;
  wire grp_v_tpgHlsDataFlow_fu_331_n_325;
  wire grp_v_tpgHlsDataFlow_fu_331_n_326;
  wire grp_v_tpgHlsDataFlow_fu_331_n_353;
  wire grp_v_tpgHlsDataFlow_fu_331_n_355;
  wire grp_v_tpgHlsDataFlow_fu_331_n_356;
  wire grp_v_tpgHlsDataFlow_fu_331_n_357;
  wire grp_v_tpgHlsDataFlow_fu_331_n_358;
  wire grp_v_tpgHlsDataFlow_fu_331_n_359;
  wire grp_v_tpgHlsDataFlow_fu_331_n_372;
  wire grp_v_tpgHlsDataFlow_fu_331_n_374;
  wire grp_v_tpgHlsDataFlow_fu_331_n_375;
  wire grp_v_tpgHlsDataFlow_fu_331_n_376;
  wire grp_v_tpgHlsDataFlow_fu_331_n_378;
  wire grp_v_tpgHlsDataFlow_fu_331_n_379;
  wire grp_v_tpgHlsDataFlow_fu_331_n_380;
  wire grp_v_tpgHlsDataFlow_fu_331_n_381;
  wire grp_v_tpgHlsDataFlow_fu_331_n_382;
  wire grp_v_tpgHlsDataFlow_fu_331_n_383;
  wire grp_v_tpgHlsDataFlow_fu_331_n_384;
  wire grp_v_tpgHlsDataFlow_fu_331_n_385;
  wire grp_v_tpgHlsDataFlow_fu_331_n_386;
  wire grp_v_tpgHlsDataFlow_fu_331_n_387;
  wire grp_v_tpgHlsDataFlow_fu_331_n_388;
  wire grp_v_tpgHlsDataFlow_fu_331_n_389;
  wire grp_v_tpgHlsDataFlow_fu_331_n_390;
  wire grp_v_tpgHlsDataFlow_fu_331_n_391;
  wire grp_v_tpgHlsDataFlow_fu_331_n_392;
  wire grp_v_tpgHlsDataFlow_fu_331_n_393;
  wire grp_v_tpgHlsDataFlow_fu_331_n_394;
  wire grp_v_tpgHlsDataFlow_fu_331_n_395;
  wire grp_v_tpgHlsDataFlow_fu_331_n_396;
  wire grp_v_tpgHlsDataFlow_fu_331_n_397;
  wire grp_v_tpgHlsDataFlow_fu_331_n_398;
  wire grp_v_tpgHlsDataFlow_fu_331_n_399;
  wire grp_v_tpgHlsDataFlow_fu_331_n_411;
  wire grp_v_tpgHlsDataFlow_fu_331_n_412;
  wire grp_v_tpgHlsDataFlow_fu_331_n_413;
  wire grp_v_tpgHlsDataFlow_fu_331_n_414;
  wire grp_v_tpgHlsDataFlow_fu_331_n_415;
  wire grp_v_tpgHlsDataFlow_fu_331_n_416;
  wire grp_v_tpgHlsDataFlow_fu_331_n_417;
  wire grp_v_tpgHlsDataFlow_fu_331_n_418;
  wire grp_v_tpgHlsDataFlow_fu_331_n_419;
  wire grp_v_tpgHlsDataFlow_fu_331_n_420;
  wire grp_v_tpgHlsDataFlow_fu_331_n_421;
  wire grp_v_tpgHlsDataFlow_fu_331_n_422;
  wire grp_v_tpgHlsDataFlow_fu_331_n_423;
  wire grp_v_tpgHlsDataFlow_fu_331_n_424;
  wire grp_v_tpgHlsDataFlow_fu_331_n_425;
  wire grp_v_tpgHlsDataFlow_fu_331_n_426;
  wire grp_v_tpgHlsDataFlow_fu_331_n_427;
  wire grp_v_tpgHlsDataFlow_fu_331_n_428;
  wire grp_v_tpgHlsDataFlow_fu_331_n_429;
  wire grp_v_tpgHlsDataFlow_fu_331_n_430;
  wire grp_v_tpgHlsDataFlow_fu_331_n_431;
  wire grp_v_tpgHlsDataFlow_fu_331_n_432;
  wire grp_v_tpgHlsDataFlow_fu_331_n_433;
  wire grp_v_tpgHlsDataFlow_fu_331_n_434;
  wire grp_v_tpgHlsDataFlow_fu_331_n_435;
  wire grp_v_tpgHlsDataFlow_fu_331_n_436;
  wire grp_v_tpgHlsDataFlow_fu_331_n_437;
  wire grp_v_tpgHlsDataFlow_fu_331_n_438;
  wire grp_v_tpgHlsDataFlow_fu_331_n_439;
  wire grp_v_tpgHlsDataFlow_fu_331_n_440;
  wire grp_v_tpgHlsDataFlow_fu_331_n_441;
  wire grp_v_tpgHlsDataFlow_fu_331_n_442;
  wire grp_v_tpgHlsDataFlow_fu_331_n_443;
  wire grp_v_tpgHlsDataFlow_fu_331_n_5;
  wire grp_v_tpgHlsDataFlow_fu_331_n_532;
  wire grp_v_tpgHlsDataFlow_fu_331_n_533;
  wire grp_v_tpgHlsDataFlow_fu_331_n_534;
  wire grp_v_tpgHlsDataFlow_fu_331_n_535;
  wire grp_v_tpgHlsDataFlow_fu_331_n_536;
  wire grp_v_tpgHlsDataFlow_fu_331_n_537;
  wire grp_v_tpgHlsDataFlow_fu_331_n_538;
  wire grp_v_tpgHlsDataFlow_fu_331_n_539;
  wire grp_v_tpgHlsDataFlow_fu_331_n_541;
  wire grp_v_tpgHlsDataFlow_fu_331_n_560;
  wire grp_v_tpgHlsDataFlow_fu_331_n_561;
  wire grp_v_tpgHlsDataFlow_fu_331_n_562;
  wire grp_v_tpgHlsDataFlow_fu_331_n_563;
  wire grp_v_tpgHlsDataFlow_fu_331_n_567;
  wire grp_v_tpgHlsDataFlow_fu_331_n_568;
  wire grp_v_tpgHlsDataFlow_fu_331_n_569;
  wire grp_v_tpgHlsDataFlow_fu_331_n_573;
  wire grp_v_tpgHlsDataFlow_fu_331_n_574;
  wire grp_v_tpgHlsDataFlow_fu_331_n_575;
  wire grp_v_tpgHlsDataFlow_fu_331_n_584;
  wire grp_v_tpgHlsDataFlow_fu_331_n_586;
  wire grp_v_tpgHlsDataFlow_fu_331_n_587;
  wire grp_v_tpgHlsDataFlow_fu_331_n_588;
  wire grp_v_tpgHlsDataFlow_fu_331_n_589;
  wire grp_v_tpgHlsDataFlow_fu_331_n_590;
  wire grp_v_tpgHlsDataFlow_fu_331_n_591;
  wire grp_v_tpgHlsDataFlow_fu_331_n_592;
  wire grp_v_tpgHlsDataFlow_fu_331_n_595;
  wire grp_v_tpgHlsDataFlow_fu_331_n_596;
  wire grp_v_tpgHlsDataFlow_fu_331_n_597;
  wire grp_v_tpgHlsDataFlow_fu_331_n_598;
  wire grp_v_tpgHlsDataFlow_fu_331_n_599;
  wire grp_v_tpgHlsDataFlow_fu_331_n_6;
  wire grp_v_tpgHlsDataFlow_fu_331_n_600;
  wire grp_v_tpgHlsDataFlow_fu_331_n_601;
  wire grp_v_tpgHlsDataFlow_fu_331_n_602;
  wire grp_v_tpgHlsDataFlow_fu_331_n_603;
  wire grp_v_tpgHlsDataFlow_fu_331_n_604;
  wire grp_v_tpgHlsDataFlow_fu_331_n_605;
  wire grp_v_tpgHlsDataFlow_fu_331_n_7;
  wire grp_v_tpgHlsDataFlow_fu_331_n_727;
  wire grp_v_tpgHlsDataFlow_fu_331_n_728;
  wire grp_v_tpgHlsDataFlow_fu_331_n_8;
  wire grp_v_tpgHlsDataFlow_fu_331_n_9;
  wire [15:0]height;
  wire icmp_ln455_reg_616;
  wire [15:0]int_ZplateHorContStart0;
  wire interrupt;
  wire [47:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire m_axis_video_TREADY_int_regslice;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire [7:0]motionSpeed;
  wire [47:0]ovrlayYUV_dout;
  wire p_0_in;
  wire [15:2]passthruEndX;
  wire [15:0]passthruEndY;
  wire [15:2]passthruStartX;
  wire [15:0]passthruStartY;
  wire regslice_both_m_axis_video_V_data_V_U_n_8;
  wire regslice_both_s_axis_video_V_last_V_U_n_5;
  wire regslice_both_s_axis_video_V_last_V_U_n_6;
  wire regslice_both_s_axis_video_V_user_V_U_n_6;
  wire regslice_both_s_axis_video_V_user_V_U_n_7;
  wire s;
  wire \s[0]_i_10_n_5 ;
  wire \s[0]_i_11_n_5 ;
  wire \s[0]_i_12_n_5 ;
  wire \s[0]_i_13_n_5 ;
  wire \s[0]_i_14_n_5 ;
  wire \s[0]_i_15_n_5 ;
  wire \s[0]_i_16_n_5 ;
  wire \s[0]_i_17_n_5 ;
  wire \s[0]_i_18_n_5 ;
  wire \s[0]_i_19_n_5 ;
  wire \s[0]_i_20_n_5 ;
  wire \s[0]_i_21_n_5 ;
  wire \s[0]_i_4_n_5 ;
  wire \s[0]_i_6_n_5 ;
  wire \s[0]_i_7_n_5 ;
  wire \s[0]_i_8_n_5 ;
  wire \s[0]_i_9_n_5 ;
  wire [7:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [7:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]\^s_axi_CTRL_RDATA ;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [47:0]s_axis_video_TDATA;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TREADY;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire s_axis_video_TVALID_int_regslice;
  wire \s_reg[0]_i_2_n_10 ;
  wire \s_reg[0]_i_2_n_11 ;
  wire \s_reg[0]_i_2_n_12 ;
  wire \s_reg[0]_i_2_n_13 ;
  wire \s_reg[0]_i_2_n_14 ;
  wire \s_reg[0]_i_2_n_15 ;
  wire \s_reg[0]_i_2_n_16 ;
  wire \s_reg[0]_i_2_n_17 ;
  wire \s_reg[0]_i_2_n_18 ;
  wire \s_reg[0]_i_2_n_19 ;
  wire \s_reg[0]_i_2_n_20 ;
  wire \s_reg[0]_i_2_n_5 ;
  wire \s_reg[0]_i_2_n_6 ;
  wire \s_reg[0]_i_2_n_7 ;
  wire \s_reg[0]_i_2_n_8 ;
  wire \s_reg[0]_i_2_n_9 ;
  wire \s_reg[0]_i_3_n_10 ;
  wire \s_reg[0]_i_3_n_11 ;
  wire \s_reg[0]_i_3_n_12 ;
  wire \s_reg[0]_i_3_n_7 ;
  wire \s_reg[0]_i_3_n_8 ;
  wire \s_reg[0]_i_3_n_9 ;
  wire \s_reg[0]_i_5_n_10 ;
  wire \s_reg[0]_i_5_n_11 ;
  wire \s_reg[0]_i_5_n_12 ;
  wire \s_reg[0]_i_5_n_5 ;
  wire \s_reg[0]_i_5_n_6 ;
  wire \s_reg[0]_i_5_n_7 ;
  wire \s_reg[0]_i_5_n_8 ;
  wire \s_reg[0]_i_5_n_9 ;
  wire \s_reg[16]_i_1_n_10 ;
  wire \s_reg[16]_i_1_n_11 ;
  wire \s_reg[16]_i_1_n_12 ;
  wire \s_reg[16]_i_1_n_13 ;
  wire \s_reg[16]_i_1_n_14 ;
  wire \s_reg[16]_i_1_n_15 ;
  wire \s_reg[16]_i_1_n_16 ;
  wire \s_reg[16]_i_1_n_17 ;
  wire \s_reg[16]_i_1_n_18 ;
  wire \s_reg[16]_i_1_n_19 ;
  wire \s_reg[16]_i_1_n_20 ;
  wire \s_reg[16]_i_1_n_5 ;
  wire \s_reg[16]_i_1_n_6 ;
  wire \s_reg[16]_i_1_n_7 ;
  wire \s_reg[16]_i_1_n_8 ;
  wire \s_reg[16]_i_1_n_9 ;
  wire \s_reg[24]_i_1_n_10 ;
  wire \s_reg[24]_i_1_n_11 ;
  wire \s_reg[24]_i_1_n_12 ;
  wire \s_reg[24]_i_1_n_13 ;
  wire \s_reg[24]_i_1_n_14 ;
  wire \s_reg[24]_i_1_n_15 ;
  wire \s_reg[24]_i_1_n_16 ;
  wire \s_reg[24]_i_1_n_17 ;
  wire \s_reg[24]_i_1_n_18 ;
  wire \s_reg[24]_i_1_n_19 ;
  wire \s_reg[24]_i_1_n_20 ;
  wire \s_reg[24]_i_1_n_6 ;
  wire \s_reg[24]_i_1_n_7 ;
  wire \s_reg[24]_i_1_n_8 ;
  wire \s_reg[24]_i_1_n_9 ;
  wire \s_reg[8]_i_1_n_10 ;
  wire \s_reg[8]_i_1_n_11 ;
  wire \s_reg[8]_i_1_n_12 ;
  wire \s_reg[8]_i_1_n_13 ;
  wire \s_reg[8]_i_1_n_14 ;
  wire \s_reg[8]_i_1_n_15 ;
  wire \s_reg[8]_i_1_n_16 ;
  wire \s_reg[8]_i_1_n_17 ;
  wire \s_reg[8]_i_1_n_18 ;
  wire \s_reg[8]_i_1_n_19 ;
  wire \s_reg[8]_i_1_n_20 ;
  wire \s_reg[8]_i_1_n_5 ;
  wire \s_reg[8]_i_1_n_6 ;
  wire \s_reg[8]_i_1_n_7 ;
  wire \s_reg[8]_i_1_n_8 ;
  wire \s_reg[8]_i_1_n_9 ;
  wire \s_reg_n_5_[0] ;
  wire \s_reg_n_5_[1] ;
  wire \s_reg_n_5_[2] ;
  wire [28:0]tmp_1_fu_574_p4;
  wire [1:0]\tpgBackground_U0/Sel_fu_865_p4 ;
  wire [15:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1298_fu_1708_p2 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_enable_reg_pp0_iter12 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_enable_reg_pp0_iter13 ;
  wire [0:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245 ;
  wire [7:7]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059 ;
  wire [6:4]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_11810 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out ;
  wire [4:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_12450_in ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCheckerBoard_fu_1385/icmp_ln1072_6_fu_386_p2 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCheckerBoard_fu_1385/icmp_ln1072_7_fu_465_p2 ;
  wire [9:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCheckerBoard_fu_1385/xCount_V_1 ;
  wire [9:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCheckerBoard_fu_1385/xCount_V_2_reg ;
  wire [9:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCheckerBoard_fu_1385/yCount_V_3_reg ;
  wire [7:7]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCheckerBoard_fu_1385_ap_return_0 ;
  wire [7:7]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCheckerBoard_fu_1385_ap_return_3 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCrossHatch_fu_1369/ap_ce_reg ;
  wire [7:2]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCrossHatch_fu_1369/ap_return_int_reg ;
  wire [9:1]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCrossHatch_fu_1369/grp_reg_ap_uint_10_s_fu_176_d ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCrossHatch_fu_1369/icmp_ln1404_2_fu_222_p2 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCrossHatch_fu_1369/icmp_ln1428_1_fu_280_p2 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCrossHatch_fu_1369/icmp_ln1428_fu_264_p2 ;
  wire [8:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCrossHatch_fu_1369/yCount_V_2_reg ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternDPColorSquare_fu_1441/cmp106_fu_386_p2 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413/icmp_ln1072_1_fu_370_p2 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413/icmp_ln1072_2_fu_459_p2 ;
  wire [9:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413/xCount_V ;
  wire [9:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413/xCount_V_3_reg ;
  wire [9:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413/yCount_V_reg ;
  wire [7:1]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413_ap_return_0 ;
  wire [6:6]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413_ap_return_2 ;
  wire [7:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413_ap_return_3 ;
  wire [5:5]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413_ap_return_4 ;
  wire [6:6]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413_ap_return_5 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1072_8_fu_1804_p2 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1072_fu_1750_p2 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln520_fu_1539_p2 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln520_reg_4037_pp0_iter11_reg ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln520_reg_4037_pp0_iter12_reg ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln691_1_fu_2437_p2 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln691_2_fu_2468_p2 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln691_3_fu_2473_p2 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln691_fu_2433_p2 ;
  wire [7:7]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_23_reg_4449 ;
  wire [7:7]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_50_reg_4444 ;
  wire [7:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_51_reg_4329_pp0_iter12_reg ;
  wire [7:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_54_reg_4339_pp0_iter12_reg ;
  wire [10:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/sub_ln229_1_fu_1815_p2 ;
  wire [10:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/sub_ln229_fu_1761_p2 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/tmp_25_fu_3054_p3 ;
  wire [6:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/tpgBarSelYuv_y_q0 ;
  wire [7:1]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/tpgBarSelYuv_y_q1 ;
  wire [7:7]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln320_reg_4408 ;
  wire [15:1]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter10_reg ;
  wire [15:1]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter8_reg ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_fu_470 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/xor_ln1543_1_fu_2972_p2 ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg ;
  wire [7:2]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_barWidth ;
  wire [0:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_new_1_out ;
  wire \tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_loc_1_out_o_ap_vld ;
  wire [0:0]\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_new_1_out ;
  wire \tpgBackground_U0/or_ln1592_reg_1259 ;
  wire [7:1]\tpgBackground_U0/p_0_0_0_0_0242373_lcssa386_fu_210 ;
  wire [7:0]\tpgBackground_U0/p_0_3_0_0_0248379_lcssa395_fu_222 ;
  wire [4:0]\tpgBackground_U0/rampStart_load_reg_1167 ;
  wire [6:0]\tpgBackground_U0/rampStart_reg ;
  wire [7:0]\tpgBackground_U0/rampVal_loc_0_fu_298 ;
  wire [5:3]\tpgBackground_U0/trunc_ln518_reg_1186 ;
  wire [10:0]\tpgBackground_U0/xBar_V_1_loc_0_fu_290 ;
  wire [10:0]\tpgBackground_U0/xBar_V_loc_0_fu_286 ;
  wire [15:0]\tpgBackground_U0/y_fu_206_reg ;
  wire [14:0]\tpgBackground_U0/zonePlateVDelta_loc_0_fu_274 ;
  wire \tpgForeground_U0/ap_CS_fsm_state2 ;
  wire [15:15]\tpgForeground_U0/ap_phi_reg_pp0_iter2_boxLeft_reg_194 ;
  wire [15:15]\tpgForeground_U0/ap_phi_reg_pp0_iter2_boxTop_reg_203 ;
  wire [6:0]\tpgForeground_U0/ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250 ;
  wire [7:0]\tpgForeground_U0/ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283 ;
  wire [7:0]\tpgForeground_U0/ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272 ;
  wire [7:0]\tpgForeground_U0/ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261 ;
  wire [7:0]\tpgForeground_U0/ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250 ;
  wire [7:0]\tpgForeground_U0/ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239 ;
  wire [7:0]\tpgForeground_U0/ap_phi_reg_pp0_iter5_pix_val_V_reg_294 ;
  wire \tpgForeground_U0/cmp2_i_reg_439 ;
  wire \tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/ap_condition_336 ;
  wire [14:12]\tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/ap_sig_allocacmp_x_2 ;
  wire [15:1]\tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/boxHCoord ;
  wire [15:1]\tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/boxVCoord ;
  wire \tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/icmp_ln729_reg_706 ;
  wire \tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/icmp_ln729_reg_706_pp0_iter3_reg ;
  wire \tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/or_ln1918_2_reg_717_pp0_iter3_reg ;
  wire \tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/or_ln1918_reg_710_pp0_iter3_reg ;
  wire \tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg0 ;
  wire [15:8]\tpgForeground_U0/hMax_fu_216_p2 ;
  wire [7:0]\tpgForeground_U0/pixIn9_read_reg_647_pp0_iter2_reg ;
  wire [6:4]\tpgForeground_U0/pixIn_val_V_1_reg_731_pp0_iter3_reg ;
  wire [6:4]\tpgForeground_U0/pixIn_val_V_2_reg_738_pp0_iter3_reg ;
  wire [2:0]\tpgForeground_U0/pixIn_val_V_4_reg_752_pp0_iter3_reg ;
  wire [6:4]\tpgForeground_U0/pixIn_val_V_5_reg_759_pp0_iter3_reg ;
  wire [15:8]\tpgForeground_U0/vMax_fu_222_p20_out ;
  wire [15:0]\tpgForeground_U0/y_fu_86_reg ;
  wire [47:0]tpgForeground_U0_ovrlayYUV_din;
  wire [15:0]width;
  wire [7:6]\NLW_add_ln457_reg_620_reg[31]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_add_ln457_reg_620_reg[31]_i_1_O_UNCONNECTED ;
  wire [7:7]\NLW_s_reg[0]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_s_reg[0]_i_3_O_UNCONNECTED ;
  wire [7:0]\NLW_s_reg[0]_i_5_O_UNCONNECTED ;
  wire [7:7]\NLW_s_reg[24]_i_1_CO_UNCONNECTED ;

  assign ap_local_block = \<const0> ;
  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[5] = \<const0> ;
  assign m_axis_video_TKEEP[4] = \<const0> ;
  assign m_axis_video_TKEEP[3] = \<const0> ;
  assign m_axis_video_TKEEP[2] = \<const0> ;
  assign m_axis_video_TKEEP[1] = \<const0> ;
  assign m_axis_video_TKEEP[0] = \<const0> ;
  assign m_axis_video_TSTRB[5] = \<const0> ;
  assign m_axis_video_TSTRB[4] = \<const0> ;
  assign m_axis_video_TSTRB[3] = \<const0> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RDATA[31] = \<const0> ;
  assign s_axi_CTRL_RDATA[30] = \<const0> ;
  assign s_axi_CTRL_RDATA[29] = \<const0> ;
  assign s_axi_CTRL_RDATA[28] = \<const0> ;
  assign s_axi_CTRL_RDATA[27] = \<const0> ;
  assign s_axi_CTRL_RDATA[26] = \<const0> ;
  assign s_axi_CTRL_RDATA[25] = \<const0> ;
  assign s_axi_CTRL_RDATA[24] = \<const0> ;
  assign s_axi_CTRL_RDATA[23] = \<const0> ;
  assign s_axi_CTRL_RDATA[22] = \<const0> ;
  assign s_axi_CTRL_RDATA[21] = \<const0> ;
  assign s_axi_CTRL_RDATA[20] = \<const0> ;
  assign s_axi_CTRL_RDATA[19] = \<const0> ;
  assign s_axi_CTRL_RDATA[18] = \<const0> ;
  assign s_axi_CTRL_RDATA[17] = \<const0> ;
  assign s_axi_CTRL_RDATA[16] = \<const0> ;
  assign s_axi_CTRL_RDATA[15:0] = \^s_axi_CTRL_RDATA [15:0];
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_CTRL_s_axi CTRL_s_axi_U
       (.C(int_ZplateHorContStart0),
        .CO(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCrossHatch_fu_1369/icmp_ln1428_1_fu_280_p2 ),
        .D({CTRL_s_axi_U_n_129,CTRL_s_axi_U_n_130}),
        .DI({grp_v_tpgHlsDataFlow_fu_331_n_436,grp_v_tpgHlsDataFlow_fu_331_n_437,grp_v_tpgHlsDataFlow_fu_331_n_438,grp_v_tpgHlsDataFlow_fu_331_n_439,grp_v_tpgHlsDataFlow_fu_331_n_440,grp_v_tpgHlsDataFlow_fu_331_n_441,grp_v_tpgHlsDataFlow_fu_331_n_442}),
        .E(CTRL_s_axi_U_n_452),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_CTRL_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_CTRL_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_CTRL_WREADY),
        .O(\tpgForeground_U0/hMax_fu_216_p2 ),
        .Q(width),
        .RSTC(ap_rst_n_inv),
        .S(grp_v_tpgHlsDataFlow_fu_331_n_206),
        .\SRL_SIG_reg[15][15]_srl16 (\tpgForeground_U0/ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283 ),
        .\SRL_SIG_reg[15][23]_srl16 (\tpgForeground_U0/ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272 ),
        .\SRL_SIG_reg[15][31]_srl16 (\tpgForeground_U0/ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261 ),
        .\SRL_SIG_reg[15][39]_srl16 (\tpgForeground_U0/ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250 ),
        .\SRL_SIG_reg[15][47]_srl16 (\tpgForeground_U0/ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239 ),
        .\SRL_SIG_reg[15][7]_srl16 (\tpgForeground_U0/ap_phi_reg_pp0_iter5_pix_val_V_reg_294 ),
        .Sel_fu_865_p4(\tpgBackground_U0/Sel_fu_865_p4 ),
        .add_ln1298_fu_1708_p2(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1298_fu_1708_p2 ),
        .\ap_CS_fsm_reg[1] (CTRL_s_axi_U_n_543),
        .\ap_CS_fsm_reg[2] (ap_NS_fsm[3:1]),
        .\ap_CS_fsm_reg[3] ({ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_5_[0] }),
        .ap_NS_fsm12_out(\MultiPixStream2AXIvideo_U0/ap_NS_fsm12_out ),
        .ap_ce_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCrossHatch_fu_1369/ap_ce_reg ),
        .ap_clk(ap_clk),
        .ap_condition_336(\tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/ap_condition_336 ),
        .ap_done(ap_done),
        .ap_enable_reg_pp0_iter12(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_enable_reg_pp0_iter12 ),
        .ap_enable_reg_pp0_iter12_reg(CTRL_s_axi_U_n_197),
        .ap_enable_reg_pp0_iter12_reg_0(CTRL_s_axi_U_n_198),
        .ap_enable_reg_pp0_iter13(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_enable_reg_pp0_iter13 ),
        .ap_enable_reg_pp0_iter13_reg(CTRL_s_axi_U_n_174),
        .ap_enable_reg_pp0_iter13_reg_0(CTRL_s_axi_U_n_536),
        .ap_enable_reg_pp0_iter13_reg_1(CTRL_s_axi_U_n_539),
        .\ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[4] (CTRL_s_axi_U_n_158),
        .\ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[6] (CTRL_s_axi_U_n_159),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_2_0 (grp_v_tpgHlsDataFlow_fu_331_n_727),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_2_1 (grp_v_tpgHlsDataFlow_fu_331_n_728),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[0]_i_2_2 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_2_0 (grp_v_tpgHlsDataFlow_fu_331_n_419),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[1]_i_2_1 (grp_v_tpgHlsDataFlow_fu_331_n_376),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2_0 (grp_v_tpgHlsDataFlow_fu_331_n_428),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_6 (grp_v_tpgHlsDataFlow_fu_331_n_15),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[4]_i_3_0 (grp_v_tpgHlsDataFlow_fu_331_n_426),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_2_0 (grp_v_tpgHlsDataFlow_fu_331_n_355),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[5]_i_2_1 (grp_v_tpgHlsDataFlow_fu_331_n_425),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_0 (grp_v_tpgHlsDataFlow_fu_331_n_357),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[6]_i_2_1 (grp_v_tpgHlsDataFlow_fu_331_n_424),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[7]_i_3_0 (grp_v_tpgHlsDataFlow_fu_331_n_600),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[1] (grp_v_tpgHlsDataFlow_fu_331_n_301),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[2] (grp_v_tpgHlsDataFlow_fu_331_n_303),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[2]_0 (grp_v_tpgHlsDataFlow_fu_331_n_418),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3] (grp_v_tpgHlsDataFlow_fu_331_n_598),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[4] (grp_v_tpgHlsDataFlow_fu_331_n_599),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[4]_0 (grp_v_tpgHlsDataFlow_fu_331_n_356),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[5] (grp_v_tpgHlsDataFlow_fu_331_n_304),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6] ({grp_v_tpgHlsDataFlow_fu_331_n_154,grp_v_tpgHlsDataFlow_fu_331_n_155,grp_v_tpgHlsDataFlow_fu_331_n_156,grp_v_tpgHlsDataFlow_fu_331_n_157,grp_v_tpgHlsDataFlow_fu_331_n_158,grp_v_tpgHlsDataFlow_fu_331_n_159,grp_v_tpgHlsDataFlow_fu_331_n_160,grp_v_tpgHlsDataFlow_fu_331_n_161,grp_v_tpgHlsDataFlow_fu_331_n_162}),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[6]_0 (grp_v_tpgHlsDataFlow_fu_331_n_305),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7] (\tpgBackground_U0/rampVal_loc_0_fu_298 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_0 (grp_v_tpgHlsDataFlow_fu_331_n_423),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_1 ({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413_ap_return_0 [7:4],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413_ap_return_0 [2:1]}),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_2 ({\tpgBackground_U0/p_0_0_0_0_0242373_lcssa386_fu_210 [7:4],\tpgBackground_U0/p_0_0_0_0_0242373_lcssa386_fu_210 [2:1]}),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7]_3 (grp_v_tpgHlsDataFlow_fu_331_n_358),
        .ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_11810(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_11810 ),
        .ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181[7]_i_3 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/xor_ln1543_1_fu_2972_p2 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_2_0 (grp_v_tpgHlsDataFlow_fu_331_n_422),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_4 (grp_v_tpgHlsDataFlow_fu_331_n_16),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_2_0 (grp_v_tpgHlsDataFlow_fu_331_n_427),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[3]_i_2_1 (grp_v_tpgHlsDataFlow_fu_331_n_420),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[4]_i_3_0 (grp_v_tpgHlsDataFlow_fu_331_n_421),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_10_0 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_10_1 (grp_v_tpgHlsDataFlow_fu_331_n_14),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413_ap_return_3 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_2_0 (\tpgBackground_U0/p_0_3_0_0_0248379_lcssa395_fu_222 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[7]_i_3_0 ({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/tmp_25_fu_3054_p3 ,grp_v_tpgHlsDataFlow_fu_331_n_164}),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[0] (grp_v_tpgHlsDataFlow_fu_331_n_595),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[1] (grp_v_tpgHlsDataFlow_fu_331_n_596),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[1]_0 (grp_v_tpgHlsDataFlow_fu_331_n_375),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[1]_1 (grp_v_tpgHlsDataFlow_fu_331_n_602),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[2] (grp_v_tpgHlsDataFlow_fu_331_n_278),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[2]_0 (grp_v_tpgHlsDataFlow_fu_331_n_416),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[3] (grp_v_tpgHlsDataFlow_fu_331_n_279),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[3]_0 (grp_v_tpgHlsDataFlow_fu_331_n_417),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[4] (grp_v_tpgHlsDataFlow_fu_331_n_597),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[4]_0 (grp_v_tpgHlsDataFlow_fu_331_n_353),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6] (grp_v_tpgHlsDataFlow_fu_331_n_372),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]_0 (grp_v_tpgHlsDataFlow_fu_331_n_294),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6]_1 (grp_v_tpgHlsDataFlow_fu_331_n_359),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7] (grp_v_tpgHlsDataFlow_fu_331_n_374),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413_ap_return_4 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[5]_i_3 ({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933 [6],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933 [4]}),
        .\ap_phi_reg_pp0_iter1_empty_reg_90_reg[0]_i_2_0 ({grp_v_tpgHlsDataFlow_fu_331_n_194,grp_v_tpgHlsDataFlow_fu_331_n_195,grp_v_tpgHlsDataFlow_fu_331_n_196,grp_v_tpgHlsDataFlow_fu_331_n_197,grp_v_tpgHlsDataFlow_fu_331_n_198,grp_v_tpgHlsDataFlow_fu_331_n_199,grp_v_tpgHlsDataFlow_fu_331_n_200,grp_v_tpgHlsDataFlow_fu_331_n_201}),
        .ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181 ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[5] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln520_fu_1539_p2 ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[5]_0 (grp_v_tpgHlsDataFlow_fu_331_n_193),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[0] (grp_v_tpgHlsDataFlow_fu_331_n_326),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[4] (grp_v_tpgHlsDataFlow_fu_331_n_601),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7] (grp_v_tpgHlsDataFlow_fu_331_n_325),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0 (grp_v_tpgHlsDataFlow_fu_331_n_324),
        .\ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6] ({CTRL_s_axi_U_n_353,CTRL_s_axi_U_n_354,CTRL_s_axi_U_n_355,CTRL_s_axi_U_n_356,CTRL_s_axi_U_n_357,CTRL_s_axi_U_n_358}),
        .\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[4] (grp_v_tpgHlsDataFlow_fu_331_n_573),
        .\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[5] (grp_v_tpgHlsDataFlow_fu_331_n_574),
        .\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6] (\tpgForeground_U0/pixIn_val_V_1_reg_731_pp0_iter3_reg ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6]_0 (grp_v_tpgHlsDataFlow_fu_331_n_575),
        .\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[4] (grp_v_tpgHlsDataFlow_fu_331_n_567),
        .\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[5] (grp_v_tpgHlsDataFlow_fu_331_n_568),
        .\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6] (\tpgForeground_U0/pixIn_val_V_2_reg_738_pp0_iter3_reg ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6]_0 (grp_v_tpgHlsDataFlow_fu_331_n_569),
        .\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[0] (grp_v_tpgHlsDataFlow_fu_331_n_561),
        .\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[2] (\tpgForeground_U0/pixIn_val_V_4_reg_752_pp0_iter3_reg ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[4] (grp_v_tpgHlsDataFlow_fu_331_n_588),
        .\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[5] (grp_v_tpgHlsDataFlow_fu_331_n_587),
        .\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6] (grp_v_tpgHlsDataFlow_fu_331_n_586),
        .\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6]_0 ({\tpgForeground_U0/ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250 [6:4],\tpgForeground_U0/ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250 [2:0]}),
        .\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[4] (grp_v_tpgHlsDataFlow_fu_331_n_560),
        .\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[5] (grp_v_tpgHlsDataFlow_fu_331_n_562),
        .\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6] (\tpgForeground_U0/pixIn_val_V_5_reg_759_pp0_iter3_reg ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6]_0 (grp_v_tpgHlsDataFlow_fu_331_n_563),
        .\ap_return_int_reg_reg[2] (CTRL_s_axi_U_n_41),
        .\ap_return_int_reg_reg[3] (CTRL_s_axi_U_n_40),
        .\ap_return_int_reg_reg[6] (CTRL_s_axi_U_n_37),
        .\ap_return_int_reg_reg[7] (CTRL_s_axi_U_n_36),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .boxBottom_fu_405_p2_carry__0(\tpgForeground_U0/ap_phi_reg_pp0_iter2_boxTop_reg_203 ),
        .\boxHCoord_reg[15] ({CTRL_s_axi_U_n_365,CTRL_s_axi_U_n_366,CTRL_s_axi_U_n_367,CTRL_s_axi_U_n_368}),
        .boxRight_fu_400_p2_carry__0(\tpgForeground_U0/ap_phi_reg_pp0_iter2_boxLeft_reg_194 ),
        .\boxVCoord_reg[15] ({CTRL_s_axi_U_n_397,CTRL_s_axi_U_n_398,CTRL_s_axi_U_n_399,CTRL_s_axi_U_n_400}),
        .cmp106_fu_386_p2(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternDPColorSquare_fu_1441/cmp106_fu_386_p2 ),
        .cmp2_i_reg_439(\tpgForeground_U0/cmp2_i_reg_439 ),
        .\cmp2_i_reg_439_reg[0] (CTRL_s_axi_U_n_446),
        .\cmp2_i_reg_439_reg[0]_0 ({\tpgForeground_U0/y_fu_86_reg [15:6],\tpgForeground_U0/y_fu_86_reg [2:0]}),
        .\cmp2_i_reg_439_reg[0]_1 (grp_v_tpgHlsDataFlow_fu_331_n_589),
        .\cmp35_not_reg_1224_reg[0] (\tpgBackground_U0/y_fu_206_reg ),
        .fid_INST_0_i_1(\MultiPixStream2AXIvideo_U0/i_fu_100 ),
        .fid_in(fid_in),
        .g0_b0__0_i_1_0(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCheckerBoard_fu_1385/xCount_V_2_reg ),
        .g0_b0__2_i_4_0(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413/xCount_V_3_reg ),
        .g0_b0_i_1_0(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCheckerBoard_fu_1385/xCount_V_1 ),
        .g0_b0_i_2(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCheckerBoard_fu_1385/yCount_V_3_reg ),
        .grp_reg_ap_uint_10_s_fu_176_d(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCrossHatch_fu_1369/grp_reg_ap_uint_10_s_fu_176_d ),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg ),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg(CTRL_s_axi_U_n_577),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_new_1_out(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_new_1_out ),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_loc_1_out_o_ap_vld(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_loc_1_out_o_ap_vld ),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_new_1_out(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_new_1_out ),
        .grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg0(\tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg0 ),
        .grp_tpgPatternCheckerBoard_fu_1385_ap_return_0(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCheckerBoard_fu_1385_ap_return_0 ),
        .grp_tpgPatternCheckerBoard_fu_1385_ap_return_3(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCheckerBoard_fu_1385_ap_return_3 ),
        .grp_tpgPatternTartanColorBars_fu_1413_ap_return_2(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413_ap_return_2 ),
        .grp_tpgPatternTartanColorBars_fu_1413_ap_return_5(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413_ap_return_5 ),
        .icmp_ln1072_8_fu_1804_p2(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1072_8_fu_1804_p2 ),
        .icmp_ln1072_fu_1750_p2(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1072_fu_1750_p2 ),
        .icmp_ln1428_fu_264_p2(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCrossHatch_fu_1369/icmp_ln1428_fu_264_p2 ),
        .icmp_ln1844_fu_269_p2_carry(\tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/boxHCoord ),
        .icmp_ln1856_fu_307_p2_carry(\tpgForeground_U0/vMax_fu_222_p20_out ),
        .icmp_ln1856_fu_307_p2_carry_0(\tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/boxVCoord ),
        .icmp_ln455_reg_616(icmp_ln455_reg_616),
        .icmp_ln520_reg_4037_pp0_iter11_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln520_reg_4037_pp0_iter11_reg ),
        .icmp_ln520_reg_4037_pp0_iter12_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln520_reg_4037_pp0_iter12_reg ),
        .\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0] (CTRL_s_axi_U_n_137),
        .\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_0 (CTRL_s_axi_U_n_138),
        .\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_1 (CTRL_s_axi_U_n_142),
        .\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_2 (CTRL_s_axi_U_n_144),
        .\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_3 (CTRL_s_axi_U_n_146),
        .\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_4 (CTRL_s_axi_U_n_160),
        .\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_5 (CTRL_s_axi_U_n_162),
        .\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_6 (CTRL_s_axi_U_n_164),
        .\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_7 (CTRL_s_axi_U_n_165),
        .\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_8 (CTRL_s_axi_U_n_175),
        .\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0]_9 (CTRL_s_axi_U_n_205),
        .icmp_ln729_reg_706(\tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/icmp_ln729_reg_706 ),
        .icmp_ln729_reg_706_pp0_iter3_reg(\tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/icmp_ln729_reg_706_pp0_iter3_reg ),
        .\icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0 (CTRL_s_axi_U_n_359),
        .\icmp_ln729_reg_706_pp0_iter3_reg_reg[0]__0_0 (CTRL_s_axi_U_n_360),
        .in({AXIvideo2MultiPixStream_U0_srcYUV_din[47:32],AXIvideo2MultiPixStream_U0_srcYUV_din[23:0]}),
        .\int_ZplateHorContDelta_reg[15]_0 (ZplateHorContDelta),
        .\int_ZplateHorContStart_reg[15]_0 (ZplateHorContStart),
        .\int_ZplateVerContDelta_reg[15]_0 (ZplateVerContDelta),
        .\int_ZplateVerContStart_reg[15]_0 (ZplateVerContStart),
        .\int_bckgndId_reg[0]_0 (CTRL_s_axi_U_n_143),
        .\int_bckgndId_reg[0]_1 (CTRL_s_axi_U_n_147),
        .\int_bckgndId_reg[0]_10 (CTRL_s_axi_U_n_537),
        .\int_bckgndId_reg[0]_2 (CTRL_s_axi_U_n_161),
        .\int_bckgndId_reg[0]_3 (CTRL_s_axi_U_n_168),
        .\int_bckgndId_reg[0]_4 (CTRL_s_axi_U_n_172),
        .\int_bckgndId_reg[0]_5 (CTRL_s_axi_U_n_173),
        .\int_bckgndId_reg[0]_6 ({CTRL_s_axi_U_n_188,CTRL_s_axi_U_n_189}),
        .\int_bckgndId_reg[0]_7 (CTRL_s_axi_U_n_191),
        .\int_bckgndId_reg[0]_8 (CTRL_s_axi_U_n_196),
        .\int_bckgndId_reg[0]_9 (CTRL_s_axi_U_n_535),
        .\int_bckgndId_reg[1]_0 (CTRL_s_axi_U_n_128),
        .\int_bckgndId_reg[1]_1 (CTRL_s_axi_U_n_139),
        .\int_bckgndId_reg[1]_10 (CTRL_s_axi_U_n_193),
        .\int_bckgndId_reg[1]_11 (CTRL_s_axi_U_n_200),
        .\int_bckgndId_reg[1]_12 (CTRL_s_axi_U_n_202),
        .\int_bckgndId_reg[1]_13 (CTRL_s_axi_U_n_208),
        .\int_bckgndId_reg[1]_14 (CTRL_s_axi_U_n_213),
        .\int_bckgndId_reg[1]_15 (CTRL_s_axi_U_n_540),
        .\int_bckgndId_reg[1]_2 (CTRL_s_axi_U_n_140),
        .\int_bckgndId_reg[1]_3 (CTRL_s_axi_U_n_141),
        .\int_bckgndId_reg[1]_4 (CTRL_s_axi_U_n_149),
        .\int_bckgndId_reg[1]_5 (CTRL_s_axi_U_n_156),
        .\int_bckgndId_reg[1]_6 (CTRL_s_axi_U_n_169),
        .\int_bckgndId_reg[1]_7 ({CTRL_s_axi_U_n_176,CTRL_s_axi_U_n_177,CTRL_s_axi_U_n_178}),
        .\int_bckgndId_reg[1]_8 (bckgndId),
        .\int_bckgndId_reg[1]_9 (CTRL_s_axi_U_n_192),
        .\int_bckgndId_reg[2]_0 (CTRL_s_axi_U_n_179),
        .\int_bckgndId_reg[2]_1 (CTRL_s_axi_U_n_182),
        .\int_bckgndId_reg[2]_2 (CTRL_s_axi_U_n_186),
        .\int_bckgndId_reg[2]_3 (CTRL_s_axi_U_n_204),
        .\int_bckgndId_reg[2]_4 (CTRL_s_axi_U_n_538),
        .\int_bckgndId_reg[4]_0 (CTRL_s_axi_U_n_199),
        .\int_bckgndId_reg[6]_0 (CTRL_s_axi_U_n_206),
        .\int_boxColorB_reg[7]_0 (boxColorB),
        .\int_boxColorG_reg[3]_0 (CTRL_s_axi_U_n_423),
        .\int_boxColorG_reg[7]_0 (boxColorG),
        .\int_boxColorG_reg[7]_1 (CTRL_s_axi_U_n_424),
        .\int_boxColorR_reg[7]_0 (boxColorR),
        .\int_boxSize_reg[14]_0 (boxSize),
        .\int_boxSize_reg[15]_0 (CTRL_s_axi_U_n_381),
        .\int_boxSize_reg[15]_1 (CTRL_s_axi_U_n_405),
        .\int_boxSize_reg[15]_2 ({CTRL_s_axi_U_n_552,CTRL_s_axi_U_n_553,CTRL_s_axi_U_n_554,CTRL_s_axi_U_n_555,CTRL_s_axi_U_n_556,CTRL_s_axi_U_n_557,CTRL_s_axi_U_n_558,CTRL_s_axi_U_n_559}),
        .\int_colorFormat_reg[0]_0 (colorFormat),
        .\int_colorFormat_reg[0]_1 ({grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TDATA[39:24],grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TDATA[15:0]}),
        .\int_colorFormat_reg[0]_2 (CTRL_s_axi_U_n_650),
        .\int_colorFormat_reg[0]_3 (tpgForeground_U0_ovrlayYUV_din),
        .\int_colorFormat_reg[0]_4 ({CTRL_s_axi_U_n_699,CTRL_s_axi_U_n_700,CTRL_s_axi_U_n_701}),
        .\int_colorFormat_reg[0]_5 ({CTRL_s_axi_U_n_702,CTRL_s_axi_U_n_703,CTRL_s_axi_U_n_704}),
        .\int_colorFormat_reg[0]_6 ({CTRL_s_axi_U_n_705,CTRL_s_axi_U_n_706,CTRL_s_axi_U_n_707}),
        .\int_colorFormat_reg[7]_0 (CTRL_s_axi_U_n_414),
        .\int_crossHairX_reg[13]_0 (CTRL_s_axi_U_n_339),
        .\int_crossHairX_reg[15]_0 ({crossHairX[15],crossHairX[11:0]}),
        .\int_crossHairY_reg[5]_0 (crossHairY),
        .\int_enableInput_reg[0]_0 (CTRL_s_axi_U_n_289),
        .\int_field_id_reg[1]_0 (CTRL_s_axi_U_n_429),
        .\int_height_reg[0]_0 (CTRL_s_axi_U_n_363),
        .\int_height_reg[0]_1 (CTRL_s_axi_U_n_430),
        .\int_height_reg[13]_0 (CTRL_s_axi_U_n_61),
        .\int_height_reg[15]_0 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCrossHatch_fu_1369/icmp_ln1404_2_fu_222_p2 ),
        .\int_height_reg[15]_1 (height),
        .\int_height_reg[15]_2 (CTRL_s_axi_U_n_364),
        .\int_height_reg[4]_0 (CTRL_s_axi_U_n_431),
        .\int_height_reg[5]_0 ({CTRL_s_axi_U_n_83,CTRL_s_axi_U_n_84,CTRL_s_axi_U_n_85}),
        .\int_height_reg[5]_1 ({CTRL_s_axi_U_n_114,CTRL_s_axi_U_n_115,CTRL_s_axi_U_n_116}),
        .\int_height_reg[6]_0 (CTRL_s_axi_U_n_290),
        .\int_height_reg[7]_0 ({CTRL_s_axi_U_n_561,CTRL_s_axi_U_n_562,CTRL_s_axi_U_n_563,CTRL_s_axi_U_n_564,CTRL_s_axi_U_n_565,CTRL_s_axi_U_n_566,CTRL_s_axi_U_n_567,CTRL_s_axi_U_n_568}),
        .\int_motionSpeed_reg[0]_0 (CTRL_s_axi_U_n_369),
        .\int_motionSpeed_reg[0]_1 (CTRL_s_axi_U_n_444),
        .\int_motionSpeed_reg[0]_2 (CTRL_s_axi_U_n_445),
        .\int_motionSpeed_reg[6]_0 ({CTRL_s_axi_U_n_378,CTRL_s_axi_U_n_379,CTRL_s_axi_U_n_380}),
        .\int_motionSpeed_reg[6]_1 ({CTRL_s_axi_U_n_401,CTRL_s_axi_U_n_402,CTRL_s_axi_U_n_403,CTRL_s_axi_U_n_404}),
        .\int_motionSpeed_reg[6]_2 ({CTRL_s_axi_U_n_437,CTRL_s_axi_U_n_438,CTRL_s_axi_U_n_439,CTRL_s_axi_U_n_440,CTRL_s_axi_U_n_441,CTRL_s_axi_U_n_442,CTRL_s_axi_U_n_443}),
        .\int_motionSpeed_reg[7]_0 (motionSpeed),
        .\int_ovrlayId_reg[0]_0 (CTRL_s_axi_U_n_362),
        .\int_ovrlayId_reg[0]_1 (CTRL_s_axi_U_n_709),
        .\int_ovrlayId_reg[1]_0 (CTRL_s_axi_U_n_361),
        .\int_passthruEndX_reg[15]_0 (passthruEndX),
        .\int_passthruEndX_reg[15]_1 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln691_1_fu_2437_p2 ),
        .\int_passthruEndX_reg[15]_2 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln691_3_fu_2473_p2 ),
        .\int_passthruEndY_reg[15]_0 ({CTRL_s_axi_U_n_315,CTRL_s_axi_U_n_316,CTRL_s_axi_U_n_317,CTRL_s_axi_U_n_318,CTRL_s_axi_U_n_319,CTRL_s_axi_U_n_320,CTRL_s_axi_U_n_321,CTRL_s_axi_U_n_322}),
        .\int_passthruEndY_reg[15]_1 (passthruEndY),
        .\int_passthruStartX_reg[15]_0 (passthruStartX),
        .\int_passthruStartY_reg[15]_0 ({CTRL_s_axi_U_n_291,CTRL_s_axi_U_n_292,CTRL_s_axi_U_n_293,CTRL_s_axi_U_n_294,CTRL_s_axi_U_n_295,CTRL_s_axi_U_n_296,CTRL_s_axi_U_n_297,CTRL_s_axi_U_n_298}),
        .\int_passthruStartY_reg[15]_1 (passthruStartY),
        .\int_width_reg[10]_0 (CTRL_s_axi_U_n_38),
        .\int_width_reg[10]_1 ({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_barWidth [7:5],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_barWidth [2]}),
        .\int_width_reg[10]_2 (CTRL_s_axi_U_n_428),
        .\int_width_reg[10]_3 (CTRL_s_axi_U_n_432),
        .\int_width_reg[11]_0 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/sub_ln229_fu_1761_p2 ),
        .\int_width_reg[11]_1 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/sub_ln229_1_fu_1815_p2 ),
        .\int_width_reg[11]_2 (CTRL_s_axi_U_n_426),
        .\int_width_reg[11]_3 (CTRL_s_axi_U_n_541),
        .\int_width_reg[12]_0 (CTRL_s_axi_U_n_62),
        .\int_width_reg[13]_0 (CTRL_s_axi_U_n_63),
        .\int_width_reg[13]_1 (CTRL_s_axi_U_n_64),
        .\int_width_reg[13]_2 (CTRL_s_axi_U_n_94),
        .\int_width_reg[13]_3 (CTRL_s_axi_U_n_95),
        .\int_width_reg[13]_4 (CTRL_s_axi_U_n_210),
        .\int_width_reg[13]_5 (CTRL_s_axi_U_n_212),
        .\int_width_reg[15]_0 ({CTRL_s_axi_U_n_544,CTRL_s_axi_U_n_545,CTRL_s_axi_U_n_546,CTRL_s_axi_U_n_547,CTRL_s_axi_U_n_548,CTRL_s_axi_U_n_549,CTRL_s_axi_U_n_550,CTRL_s_axi_U_n_551}),
        .\int_width_reg[1]_0 (CTRL_s_axi_U_n_433),
        .\int_width_reg[3]_0 (CTRL_s_axi_U_n_560),
        .\int_width_reg[4]_0 (CTRL_s_axi_U_n_34),
        .\int_width_reg[4]_1 (CTRL_s_axi_U_n_530),
        .\int_width_reg[7]_0 ({CTRL_s_axi_U_n_569,CTRL_s_axi_U_n_570,CTRL_s_axi_U_n_571,CTRL_s_axi_U_n_572,CTRL_s_axi_U_n_573,CTRL_s_axi_U_n_574,CTRL_s_axi_U_n_575,CTRL_s_axi_U_n_576}),
        .\int_width_reg[8]_0 (CTRL_s_axi_U_n_542),
        .interrupt(interrupt),
        .\j_fu_110_reg[6] (CTRL_s_axi_U_n_427),
        .or_ln1592_reg_1259(\tpgBackground_U0/or_ln1592_reg_1259 ),
        .or_ln1918_2_reg_717_pp0_iter3_reg(\tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/or_ln1918_2_reg_717_pp0_iter3_reg ),
        .or_ln1918_reg_710_pp0_iter3_reg(\tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/or_ln1918_reg_710_pp0_iter3_reg ),
        .\or_ln1918_reg_710_reg[0] (\tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/ap_sig_allocacmp_x_2 ),
        .\or_ln691_2_reg_4394_reg[0] ({grp_v_tpgHlsDataFlow_fu_331_n_429,grp_v_tpgHlsDataFlow_fu_331_n_430,grp_v_tpgHlsDataFlow_fu_331_n_431,grp_v_tpgHlsDataFlow_fu_331_n_432,grp_v_tpgHlsDataFlow_fu_331_n_433,grp_v_tpgHlsDataFlow_fu_331_n_434,grp_v_tpgHlsDataFlow_fu_331_n_435}),
        .\or_ln691_2_reg_4394_reg[0]_i_4_0 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter10_reg ),
        .\or_ln691_6_reg_4401_reg[0] ({grp_v_tpgHlsDataFlow_fu_331_n_379,grp_v_tpgHlsDataFlow_fu_331_n_380,grp_v_tpgHlsDataFlow_fu_331_n_381,grp_v_tpgHlsDataFlow_fu_331_n_382,grp_v_tpgHlsDataFlow_fu_331_n_383,grp_v_tpgHlsDataFlow_fu_331_n_384,grp_v_tpgHlsDataFlow_fu_331_n_385}),
        .\or_ln691_6_reg_4401_reg[0]_0 ({grp_v_tpgHlsDataFlow_fu_331_n_386,grp_v_tpgHlsDataFlow_fu_331_n_387,grp_v_tpgHlsDataFlow_fu_331_n_388,grp_v_tpgHlsDataFlow_fu_331_n_389,grp_v_tpgHlsDataFlow_fu_331_n_390,grp_v_tpgHlsDataFlow_fu_331_n_391,grp_v_tpgHlsDataFlow_fu_331_n_392}),
        .out(ovrlayYUV_dout),
        .outpix_val_V_23_reg_4449(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_23_reg_4449 ),
        .outpix_val_V_50_reg_4444(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_50_reg_4444 ),
        .outpix_val_V_51_reg_4329_pp0_iter12_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_51_reg_4329_pp0_iter12_reg ),
        .outpix_val_V_54_reg_4339_pp0_iter12_reg({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_54_reg_4339_pp0_iter12_reg [7:6],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_54_reg_4339_pp0_iter12_reg [4:2],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_54_reg_4339_pp0_iter12_reg [0]}),
        .\outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[7]__0 (CTRL_s_axi_U_n_145),
        .\p_0_3_0_0_0248379_lcssa395_fu_222_reg[5] (CTRL_s_axi_U_n_201),
        .\p_0_5_0_0_0252383_lcssa401_fu_230_reg[7] ({\AXIvideo2MultiPixStream_U0/p_Result_2_fu_302_p4 ,\AXIvideo2MultiPixStream_U0/ret_1_fu_329_p4 ,\AXIvideo2MultiPixStream_U0/ret_s_fu_312_p4 ,\AXIvideo2MultiPixStream_U0/p_Result_s_fu_278_p4 ,\AXIvideo2MultiPixStream_U0/p_Result_1_fu_292_p4 ,grp_v_tpgHlsDataFlow_fu_331_n_532,grp_v_tpgHlsDataFlow_fu_331_n_533,grp_v_tpgHlsDataFlow_fu_331_n_534,grp_v_tpgHlsDataFlow_fu_331_n_535,grp_v_tpgHlsDataFlow_fu_331_n_536,grp_v_tpgHlsDataFlow_fu_331_n_537,grp_v_tpgHlsDataFlow_fu_331_n_538,grp_v_tpgHlsDataFlow_fu_331_n_539}),
        .phi_ln991_loc_fu_116(\MultiPixStream2AXIvideo_U0/phi_ln991_loc_fu_116 ),
        .pixIn9_read_reg_647_pp0_iter2_reg(\tpgForeground_U0/pixIn9_read_reg_647_pp0_iter2_reg ),
        .q0({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/tpgBarSelYuv_y_q0 [6],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/tpgBarSelYuv_y_q0 [4:0]}),
        .\q0_reg[2] (CTRL_s_axi_U_n_125),
        .\q0_reg[5] (CTRL_s_axi_U_n_166),
        .\q0_reg[6] ({CTRL_s_axi_U_n_131,CTRL_s_axi_U_n_132,CTRL_s_axi_U_n_133,CTRL_s_axi_U_n_134,CTRL_s_axi_U_n_135,CTRL_s_axi_U_n_136}),
        .\q0_reg[6]_0 (CTRL_s_axi_U_n_163),
        .\q0_reg[7] (CTRL_s_axi_U_n_203),
        .q1({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/tpgBarSelYuv_y_q1 [7:4],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/tpgBarSelYuv_y_q1 [2:1]}),
        .\q1_reg[2] (CTRL_s_axi_U_n_127),
        .\q1_reg[6] (CTRL_s_axi_U_n_167),
        .\q1_reg[7] ({CTRL_s_axi_U_n_150,CTRL_s_axi_U_n_151,CTRL_s_axi_U_n_152,CTRL_s_axi_U_n_153,CTRL_s_axi_U_n_154,CTRL_s_axi_U_n_155}),
        .\rSerie_V_reg[0] (CTRL_s_axi_U_n_207),
        .\rSerie_V_reg[21] (CTRL_s_axi_U_n_148),
        .\rSerie_V_reg[24] (CTRL_s_axi_U_n_157),
        .rampStart_load_reg_1167({\tpgBackground_U0/rampStart_load_reg_1167 [4:2],\tpgBackground_U0/rampStart_load_reg_1167 [0]}),
        .\rampStart_load_reg_1167_reg[0] (CTRL_s_axi_U_n_194),
        .\rampStart_load_reg_1167_reg[3] (CTRL_s_axi_U_n_187),
        .\rampStart_load_reg_1167_reg[4] ({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_12450_in [4],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_12450_in [2],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_12450_in [0]}),
        .\rampStart_load_reg_1167_reg[4]_0 (CTRL_s_axi_U_n_195),
        .\rampStart_reg[0] (grp_v_tpgHlsDataFlow_fu_331_n_541),
        .\rampStart_reg[7] (\tpgBackground_U0/rampStart_reg ),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(\^s_axi_CTRL_RDATA ),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA[15:0]),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB[1:0]),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .\select_ln1929_reg_426_reg[6] (grp_v_tpgHlsDataFlow_fu_331_n_134),
        .\select_ln1929_reg_426_reg[6]_0 (\tpgForeground_U0/ap_CS_fsm_state2 ),
        .\sub_ln229_1_reg_4138_reg[0] ({grp_v_tpgHlsDataFlow_fu_331_n_413,grp_v_tpgHlsDataFlow_fu_331_n_414,grp_v_tpgHlsDataFlow_fu_331_n_415}),
        .\sub_ln229_1_reg_4138_reg[10] (\tpgBackground_U0/xBar_V_loc_0_fu_286 ),
        .\sub_ln229_1_reg_4138_reg[10]_0 (grp_v_tpgHlsDataFlow_fu_331_n_399),
        .\sub_ln229_1_reg_4138_reg[7] ({grp_v_tpgHlsDataFlow_fu_331_n_411,grp_v_tpgHlsDataFlow_fu_331_n_412}),
        .\sub_ln229_reg_4129_reg[0] ({grp_v_tpgHlsDataFlow_fu_331_n_396,grp_v_tpgHlsDataFlow_fu_331_n_397,grp_v_tpgHlsDataFlow_fu_331_n_398}),
        .\sub_ln229_reg_4129_reg[10] (\tpgBackground_U0/xBar_V_1_loc_0_fu_290 ),
        .\sub_ln229_reg_4129_reg[10]_0 (grp_v_tpgHlsDataFlow_fu_331_n_393),
        .\sub_ln229_reg_4129_reg[7] ({grp_v_tpgHlsDataFlow_fu_331_n_394,grp_v_tpgHlsDataFlow_fu_331_n_395}),
        .\tmp_last_V_reg_405_reg[0] ({\MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157/j_fu_110_reg [10:9],\MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157/j_fu_110_reg [7:5],\MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157/j_fu_110_reg [3:1]}),
        .\tmp_last_V_reg_405_reg[0]_0 (grp_v_tpgHlsDataFlow_fu_331_n_584),
        .trunc_ln320_reg_4408(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln320_reg_4408 ),
        .trunc_ln518_reg_1186(\tpgBackground_U0/trunc_ln518_reg_1186 ),
        .\vBarSel_reg[2]_i_4 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413/yCount_V_reg ),
        .\vHatch[0]_i_3 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCrossHatch_fu_1369/yCount_V_2_reg ),
        .\vHatch[0]_i_4_0 (grp_v_tpgHlsDataFlow_fu_331_n_5),
        .\xCount_V_1_reg[7] ({CTRL_s_axi_U_n_67,CTRL_s_axi_U_n_68,CTRL_s_axi_U_n_69,CTRL_s_axi_U_n_70,CTRL_s_axi_U_n_71,CTRL_s_axi_U_n_72,CTRL_s_axi_U_n_73,CTRL_s_axi_U_n_74}),
        .\xCount_V_1_reg[8] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCheckerBoard_fu_1385/icmp_ln1072_7_fu_465_p2 ),
        .\xCount_V_2_reg[7] ({CTRL_s_axi_U_n_86,CTRL_s_axi_U_n_87,CTRL_s_axi_U_n_88,CTRL_s_axi_U_n_89,CTRL_s_axi_U_n_90,CTRL_s_axi_U_n_91,CTRL_s_axi_U_n_92,CTRL_s_axi_U_n_93}),
        .\xCount_V_2_reg[8] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCheckerBoard_fu_1385/icmp_ln1072_6_fu_386_p2 ),
        .\xCount_V_3_reg[7] ({CTRL_s_axi_U_n_117,CTRL_s_axi_U_n_118,CTRL_s_axi_U_n_119,CTRL_s_axi_U_n_120,CTRL_s_axi_U_n_121,CTRL_s_axi_U_n_122,CTRL_s_axi_U_n_123,CTRL_s_axi_U_n_124}),
        .\xCount_V_3_reg[8] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413/icmp_ln1072_1_fu_370_p2 ),
        .\xCount_V_6[9]_i_29 (grp_v_tpgHlsDataFlow_fu_331_n_8),
        .\xCount_V_6[9]_i_29_0 (grp_v_tpgHlsDataFlow_fu_331_n_9),
        .\xCount_V_6_reg[3] (CTRL_s_axi_U_n_39),
        .\xCount_V_6_reg[6] ({CTRL_s_axi_U_n_531,CTRL_s_axi_U_n_532}),
        .\xCount_V_6_reg[7] (CTRL_s_axi_U_n_35),
        .\xCount_V_6_reg[7]_0 (CTRL_s_axi_U_n_708),
        .\xCount_V_6_reg[9]_i_5 (grp_v_tpgHlsDataFlow_fu_331_n_6),
        .\xCount_V_6_reg[9]_i_5_0 (grp_v_tpgHlsDataFlow_fu_331_n_7),
        .\xCount_V_7[8]_i_4 ({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCrossHatch_fu_1369/ap_return_int_reg [7:6],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCrossHatch_fu_1369/ap_return_int_reg [3:2]}),
        .\xCount_V_7_reg[3] (CTRL_s_axi_U_n_42),
        .\xCount_V_7_reg[6] ({CTRL_s_axi_U_n_533,CTRL_s_axi_U_n_534}),
        .\xCount_V_7_reg[7]_i_2 ({grp_v_tpgHlsDataFlow_fu_331_n_190,grp_v_tpgHlsDataFlow_fu_331_n_191,grp_v_tpgHlsDataFlow_fu_331_n_192}),
        .\xCount_V_reg[7] ({CTRL_s_axi_U_n_98,CTRL_s_axi_U_n_99,CTRL_s_axi_U_n_100,CTRL_s_axi_U_n_101,CTRL_s_axi_U_n_102,CTRL_s_axi_U_n_103,CTRL_s_axi_U_n_104,CTRL_s_axi_U_n_105}),
        .\xCount_V_reg[8] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413/icmp_ln1072_2_fu_459_p2 ),
        .\xCount_V_reg[9]_i_5_0 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413/xCount_V ),
        .\x_4_reg_4018_pp0_iter10_reg_reg[15] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln691_fu_2433_p2 ),
        .\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln691_2_fu_2468_p2 ),
        .x_4_reg_4018_pp0_iter8_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter8_reg ),
        .x_fu_470(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_fu_470 ),
        .\yCount_V_2_reg[5] (CTRL_s_axi_U_n_59),
        .\yCount_V_2_reg[8] (CTRL_s_axi_U_n_60),
        .\yCount_V_3_reg[7] ({CTRL_s_axi_U_n_75,CTRL_s_axi_U_n_76,CTRL_s_axi_U_n_77,CTRL_s_axi_U_n_78,CTRL_s_axi_U_n_79,CTRL_s_axi_U_n_80,CTRL_s_axi_U_n_81,CTRL_s_axi_U_n_82}),
        .\yCount_V_reg[7] ({CTRL_s_axi_U_n_106,CTRL_s_axi_U_n_107,CTRL_s_axi_U_n_108,CTRL_s_axi_U_n_109,CTRL_s_axi_U_n_110,CTRL_s_axi_U_n_111,CTRL_s_axi_U_n_112,CTRL_s_axi_U_n_113}),
        .\zonePlateVDelta_reg[15] (grp_v_tpgHlsDataFlow_fu_331_n_378),
        .\zonePlateVDelta_reg[15]_i_2_0 (\tpgBackground_U0/zonePlateVDelta_loc_0_fu_274 ));
  GND GND
       (.G(\<const0> ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln457_reg_620[0]_i_1 
       (.I0(count[0]),
        .O(add_ln457_fu_559_p2[0]));
  FDRE \add_ln457_reg_620_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_559_p2[0]),
        .Q(add_ln457_reg_620[0]),
        .R(1'b0));
  FDRE \add_ln457_reg_620_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_559_p2[10]),
        .Q(add_ln457_reg_620[10]),
        .R(1'b0));
  FDRE \add_ln457_reg_620_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_559_p2[11]),
        .Q(add_ln457_reg_620[11]),
        .R(1'b0));
  FDRE \add_ln457_reg_620_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_559_p2[12]),
        .Q(add_ln457_reg_620[12]),
        .R(1'b0));
  FDRE \add_ln457_reg_620_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_559_p2[13]),
        .Q(add_ln457_reg_620[13]),
        .R(1'b0));
  FDRE \add_ln457_reg_620_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_559_p2[14]),
        .Q(add_ln457_reg_620[14]),
        .R(1'b0));
  FDRE \add_ln457_reg_620_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_559_p2[15]),
        .Q(add_ln457_reg_620[15]),
        .R(1'b0));
  FDRE \add_ln457_reg_620_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_559_p2[16]),
        .Q(add_ln457_reg_620[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln457_reg_620_reg[16]_i_1 
       (.CI(\add_ln457_reg_620_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\add_ln457_reg_620_reg[16]_i_1_n_5 ,\add_ln457_reg_620_reg[16]_i_1_n_6 ,\add_ln457_reg_620_reg[16]_i_1_n_7 ,\add_ln457_reg_620_reg[16]_i_1_n_8 ,\add_ln457_reg_620_reg[16]_i_1_n_9 ,\add_ln457_reg_620_reg[16]_i_1_n_10 ,\add_ln457_reg_620_reg[16]_i_1_n_11 ,\add_ln457_reg_620_reg[16]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln457_fu_559_p2[16:9]),
        .S(count[16:9]));
  FDRE \add_ln457_reg_620_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_559_p2[17]),
        .Q(add_ln457_reg_620[17]),
        .R(1'b0));
  FDRE \add_ln457_reg_620_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_559_p2[18]),
        .Q(add_ln457_reg_620[18]),
        .R(1'b0));
  FDRE \add_ln457_reg_620_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_559_p2[19]),
        .Q(add_ln457_reg_620[19]),
        .R(1'b0));
  FDRE \add_ln457_reg_620_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_559_p2[1]),
        .Q(add_ln457_reg_620[1]),
        .R(1'b0));
  FDRE \add_ln457_reg_620_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_559_p2[20]),
        .Q(add_ln457_reg_620[20]),
        .R(1'b0));
  FDRE \add_ln457_reg_620_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_559_p2[21]),
        .Q(add_ln457_reg_620[21]),
        .R(1'b0));
  FDRE \add_ln457_reg_620_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_559_p2[22]),
        .Q(add_ln457_reg_620[22]),
        .R(1'b0));
  FDRE \add_ln457_reg_620_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_559_p2[23]),
        .Q(add_ln457_reg_620[23]),
        .R(1'b0));
  FDRE \add_ln457_reg_620_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_559_p2[24]),
        .Q(add_ln457_reg_620[24]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln457_reg_620_reg[24]_i_1 
       (.CI(\add_ln457_reg_620_reg[16]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\add_ln457_reg_620_reg[24]_i_1_n_5 ,\add_ln457_reg_620_reg[24]_i_1_n_6 ,\add_ln457_reg_620_reg[24]_i_1_n_7 ,\add_ln457_reg_620_reg[24]_i_1_n_8 ,\add_ln457_reg_620_reg[24]_i_1_n_9 ,\add_ln457_reg_620_reg[24]_i_1_n_10 ,\add_ln457_reg_620_reg[24]_i_1_n_11 ,\add_ln457_reg_620_reg[24]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln457_fu_559_p2[24:17]),
        .S(count[24:17]));
  FDRE \add_ln457_reg_620_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_559_p2[25]),
        .Q(add_ln457_reg_620[25]),
        .R(1'b0));
  FDRE \add_ln457_reg_620_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_559_p2[26]),
        .Q(add_ln457_reg_620[26]),
        .R(1'b0));
  FDRE \add_ln457_reg_620_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_559_p2[27]),
        .Q(add_ln457_reg_620[27]),
        .R(1'b0));
  FDRE \add_ln457_reg_620_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_559_p2[28]),
        .Q(add_ln457_reg_620[28]),
        .R(1'b0));
  FDRE \add_ln457_reg_620_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_559_p2[29]),
        .Q(add_ln457_reg_620[29]),
        .R(1'b0));
  FDRE \add_ln457_reg_620_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_559_p2[2]),
        .Q(add_ln457_reg_620[2]),
        .R(1'b0));
  FDRE \add_ln457_reg_620_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_559_p2[30]),
        .Q(add_ln457_reg_620[30]),
        .R(1'b0));
  FDRE \add_ln457_reg_620_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_559_p2[31]),
        .Q(add_ln457_reg_620[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln457_reg_620_reg[31]_i_1 
       (.CI(\add_ln457_reg_620_reg[24]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln457_reg_620_reg[31]_i_1_CO_UNCONNECTED [7:6],\add_ln457_reg_620_reg[31]_i_1_n_7 ,\add_ln457_reg_620_reg[31]_i_1_n_8 ,\add_ln457_reg_620_reg[31]_i_1_n_9 ,\add_ln457_reg_620_reg[31]_i_1_n_10 ,\add_ln457_reg_620_reg[31]_i_1_n_11 ,\add_ln457_reg_620_reg[31]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln457_reg_620_reg[31]_i_1_O_UNCONNECTED [7],add_ln457_fu_559_p2[31:25]}),
        .S({1'b0,count[31:25]}));
  FDRE \add_ln457_reg_620_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_559_p2[3]),
        .Q(add_ln457_reg_620[3]),
        .R(1'b0));
  FDRE \add_ln457_reg_620_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_559_p2[4]),
        .Q(add_ln457_reg_620[4]),
        .R(1'b0));
  FDRE \add_ln457_reg_620_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_559_p2[5]),
        .Q(add_ln457_reg_620[5]),
        .R(1'b0));
  FDRE \add_ln457_reg_620_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_559_p2[6]),
        .Q(add_ln457_reg_620[6]),
        .R(1'b0));
  FDRE \add_ln457_reg_620_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_559_p2[7]),
        .Q(add_ln457_reg_620[7]),
        .R(1'b0));
  FDRE \add_ln457_reg_620_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_559_p2[8]),
        .Q(add_ln457_reg_620[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln457_reg_620_reg[8]_i_1 
       (.CI(count[0]),
        .CI_TOP(1'b0),
        .CO({\add_ln457_reg_620_reg[8]_i_1_n_5 ,\add_ln457_reg_620_reg[8]_i_1_n_6 ,\add_ln457_reg_620_reg[8]_i_1_n_7 ,\add_ln457_reg_620_reg[8]_i_1_n_8 ,\add_ln457_reg_620_reg[8]_i_1_n_9 ,\add_ln457_reg_620_reg[8]_i_1_n_10 ,\add_ln457_reg_620_reg[8]_i_1_n_11 ,\add_ln457_reg_620_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln457_fu_559_p2[8:1]),
        .S(count[8:1]));
  FDRE \add_ln457_reg_620_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(add_ln457_fu_559_p2[9]),
        .Q(add_ln457_reg_620[9]),
        .R(1'b0));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_tpgHlsDataFlow_fu_331_n_591),
        .Q(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done),
        .R(grp_v_tpgHlsDataFlow_fu_331_n_605));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_tpgHlsDataFlow_fu_331_n_603),
        .Q(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg_n_5),
        .R(grp_v_tpgHlsDataFlow_fu_331_n_605));
  LUT2 #(
    .INIT(4'h8)) 
    \count[31]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(icmp_ln455_reg_616),
        .O(count0));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \count_new_0_reg_320[31]_i_1 
       (.I0(add_ln457_reg_620[14]),
        .I1(add_ln457_reg_620[1]),
        .I2(add_ln457_reg_620[17]),
        .I3(\count_new_0_reg_320[31]_i_2_n_5 ),
        .I4(\count_new_0_reg_320[31]_i_3_n_5 ),
        .I5(\count_new_0_reg_320[31]_i_4_n_5 ),
        .O(count_new_0_reg_320));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \count_new_0_reg_320[31]_i_2 
       (.I0(add_ln457_reg_620[7]),
        .I1(add_ln457_reg_620[20]),
        .I2(add_ln457_reg_620[2]),
        .I3(add_ln457_reg_620[30]),
        .I4(\count_new_0_reg_320[31]_i_5_n_5 ),
        .O(\count_new_0_reg_320[31]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count_new_0_reg_320[31]_i_3 
       (.I0(\count_new_0_reg_320[31]_i_6_n_5 ),
        .I1(add_ln457_reg_620[9]),
        .I2(add_ln457_reg_620[5]),
        .I3(add_ln457_reg_620[24]),
        .I4(add_ln457_reg_620[4]),
        .I5(\count_new_0_reg_320[31]_i_7_n_5 ),
        .O(\count_new_0_reg_320[31]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \count_new_0_reg_320[31]_i_4 
       (.I0(add_ln457_reg_620[25]),
        .I1(add_ln457_reg_620[23]),
        .I2(add_ln457_reg_620[10]),
        .I3(add_ln457_reg_620[19]),
        .I4(add_ln457_reg_620[22]),
        .I5(add_ln457_reg_620[26]),
        .O(\count_new_0_reg_320[31]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \count_new_0_reg_320[31]_i_5 
       (.I0(add_ln457_reg_620[28]),
        .I1(add_ln457_reg_620[11]),
        .I2(add_ln457_reg_620[16]),
        .I3(add_ln457_reg_620[8]),
        .O(\count_new_0_reg_320[31]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \count_new_0_reg_320[31]_i_6 
       (.I0(add_ln457_reg_620[31]),
        .I1(add_ln457_reg_620[6]),
        .I2(ap_CS_fsm_state3),
        .I3(add_ln457_reg_620[29]),
        .O(\count_new_0_reg_320[31]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \count_new_0_reg_320[31]_i_7 
       (.I0(add_ln457_reg_620[15]),
        .I1(add_ln457_reg_620[27]),
        .I2(add_ln457_reg_620[13]),
        .I3(add_ln457_reg_620[18]),
        .I4(\count_new_0_reg_320[31]_i_8_n_5 ),
        .O(\count_new_0_reg_320[31]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \count_new_0_reg_320[31]_i_8 
       (.I0(add_ln457_reg_620[12]),
        .I1(add_ln457_reg_620[0]),
        .I2(add_ln457_reg_620[3]),
        .I3(add_ln457_reg_620[21]),
        .O(\count_new_0_reg_320[31]_i_8_n_5 ));
  FDRE \count_new_0_reg_320_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_620[0]),
        .Q(\count_new_0_reg_320_reg_n_5_[0] ),
        .R(count_new_0_reg_320));
  FDRE \count_new_0_reg_320_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_620[10]),
        .Q(\count_new_0_reg_320_reg_n_5_[10] ),
        .R(count_new_0_reg_320));
  FDRE \count_new_0_reg_320_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_620[11]),
        .Q(\count_new_0_reg_320_reg_n_5_[11] ),
        .R(count_new_0_reg_320));
  FDRE \count_new_0_reg_320_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_620[12]),
        .Q(\count_new_0_reg_320_reg_n_5_[12] ),
        .R(count_new_0_reg_320));
  FDRE \count_new_0_reg_320_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_620[13]),
        .Q(\count_new_0_reg_320_reg_n_5_[13] ),
        .R(count_new_0_reg_320));
  FDRE \count_new_0_reg_320_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_620[14]),
        .Q(\count_new_0_reg_320_reg_n_5_[14] ),
        .R(count_new_0_reg_320));
  FDRE \count_new_0_reg_320_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_620[15]),
        .Q(\count_new_0_reg_320_reg_n_5_[15] ),
        .R(count_new_0_reg_320));
  FDRE \count_new_0_reg_320_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_620[16]),
        .Q(\count_new_0_reg_320_reg_n_5_[16] ),
        .R(count_new_0_reg_320));
  FDRE \count_new_0_reg_320_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_620[17]),
        .Q(\count_new_0_reg_320_reg_n_5_[17] ),
        .R(count_new_0_reg_320));
  FDRE \count_new_0_reg_320_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_620[18]),
        .Q(\count_new_0_reg_320_reg_n_5_[18] ),
        .R(count_new_0_reg_320));
  FDRE \count_new_0_reg_320_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_620[19]),
        .Q(\count_new_0_reg_320_reg_n_5_[19] ),
        .R(count_new_0_reg_320));
  FDRE \count_new_0_reg_320_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_620[1]),
        .Q(\count_new_0_reg_320_reg_n_5_[1] ),
        .R(count_new_0_reg_320));
  FDRE \count_new_0_reg_320_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_620[20]),
        .Q(\count_new_0_reg_320_reg_n_5_[20] ),
        .R(count_new_0_reg_320));
  FDRE \count_new_0_reg_320_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_620[21]),
        .Q(\count_new_0_reg_320_reg_n_5_[21] ),
        .R(count_new_0_reg_320));
  FDRE \count_new_0_reg_320_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_620[22]),
        .Q(\count_new_0_reg_320_reg_n_5_[22] ),
        .R(count_new_0_reg_320));
  FDRE \count_new_0_reg_320_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_620[23]),
        .Q(\count_new_0_reg_320_reg_n_5_[23] ),
        .R(count_new_0_reg_320));
  FDRE \count_new_0_reg_320_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_620[24]),
        .Q(\count_new_0_reg_320_reg_n_5_[24] ),
        .R(count_new_0_reg_320));
  FDRE \count_new_0_reg_320_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_620[25]),
        .Q(\count_new_0_reg_320_reg_n_5_[25] ),
        .R(count_new_0_reg_320));
  FDRE \count_new_0_reg_320_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_620[26]),
        .Q(\count_new_0_reg_320_reg_n_5_[26] ),
        .R(count_new_0_reg_320));
  FDRE \count_new_0_reg_320_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_620[27]),
        .Q(\count_new_0_reg_320_reg_n_5_[27] ),
        .R(count_new_0_reg_320));
  FDRE \count_new_0_reg_320_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_620[28]),
        .Q(\count_new_0_reg_320_reg_n_5_[28] ),
        .R(count_new_0_reg_320));
  FDRE \count_new_0_reg_320_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_620[29]),
        .Q(\count_new_0_reg_320_reg_n_5_[29] ),
        .R(count_new_0_reg_320));
  FDRE \count_new_0_reg_320_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_620[2]),
        .Q(\count_new_0_reg_320_reg_n_5_[2] ),
        .R(count_new_0_reg_320));
  FDRE \count_new_0_reg_320_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_620[30]),
        .Q(\count_new_0_reg_320_reg_n_5_[30] ),
        .R(count_new_0_reg_320));
  FDRE \count_new_0_reg_320_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_620[31]),
        .Q(\count_new_0_reg_320_reg_n_5_[31] ),
        .R(count_new_0_reg_320));
  FDRE \count_new_0_reg_320_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_620[3]),
        .Q(\count_new_0_reg_320_reg_n_5_[3] ),
        .R(count_new_0_reg_320));
  FDRE \count_new_0_reg_320_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_620[4]),
        .Q(\count_new_0_reg_320_reg_n_5_[4] ),
        .R(count_new_0_reg_320));
  FDRE \count_new_0_reg_320_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_620[5]),
        .Q(\count_new_0_reg_320_reg_n_5_[5] ),
        .R(count_new_0_reg_320));
  FDRE \count_new_0_reg_320_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_620[6]),
        .Q(\count_new_0_reg_320_reg_n_5_[6] ),
        .R(count_new_0_reg_320));
  FDRE \count_new_0_reg_320_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_620[7]),
        .Q(\count_new_0_reg_320_reg_n_5_[7] ),
        .R(count_new_0_reg_320));
  FDRE \count_new_0_reg_320_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_620[8]),
        .Q(\count_new_0_reg_320_reg_n_5_[8] ),
        .R(count_new_0_reg_320));
  FDRE \count_new_0_reg_320_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(add_ln457_reg_620[9]),
        .Q(\count_new_0_reg_320_reg_n_5_[9] ),
        .R(count_new_0_reg_320));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_320_reg_n_5_[0] ),
        .Q(count[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[10] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_320_reg_n_5_[10] ),
        .Q(count[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[11] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_320_reg_n_5_[11] ),
        .Q(count[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[12] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_320_reg_n_5_[12] ),
        .Q(count[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[13] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_320_reg_n_5_[13] ),
        .Q(count[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[14] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_320_reg_n_5_[14] ),
        .Q(count[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[15] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_320_reg_n_5_[15] ),
        .Q(count[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[16] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_320_reg_n_5_[16] ),
        .Q(count[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[17] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_320_reg_n_5_[17] ),
        .Q(count[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[18] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_320_reg_n_5_[18] ),
        .Q(count[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[19] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_320_reg_n_5_[19] ),
        .Q(count[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_320_reg_n_5_[1] ),
        .Q(count[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[20] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_320_reg_n_5_[20] ),
        .Q(count[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[21] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_320_reg_n_5_[21] ),
        .Q(count[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[22] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_320_reg_n_5_[22] ),
        .Q(count[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[23] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_320_reg_n_5_[23] ),
        .Q(count[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[24] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_320_reg_n_5_[24] ),
        .Q(count[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[25] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_320_reg_n_5_[25] ),
        .Q(count[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[26] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_320_reg_n_5_[26] ),
        .Q(count[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[27] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_320_reg_n_5_[27] ),
        .Q(count[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[28] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_320_reg_n_5_[28] ),
        .Q(count[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[29] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_320_reg_n_5_[29] ),
        .Q(count[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_320_reg_n_5_[2] ),
        .Q(count[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[30] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_320_reg_n_5_[30] ),
        .Q(count[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[31] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_320_reg_n_5_[31] ),
        .Q(count[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_320_reg_n_5_[3] ),
        .Q(count[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_320_reg_n_5_[4] ),
        .Q(count[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_320_reg_n_5_[5] ),
        .Q(count[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_320_reg_n_5_[6] ),
        .Q(count[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_320_reg_n_5_[7] ),
        .Q(count[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_320_reg_n_5_[8] ),
        .Q(count[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[9] 
       (.C(ap_clk),
        .CE(count0),
        .D(\count_new_0_reg_320_reg_n_5_[9] ),
        .Q(count[9]),
        .R(1'b0));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_v_tpgHlsDataFlow grp_v_tpgHlsDataFlow_fu_331
       (.\B_V_data_1_payload_A_reg[16] (CTRL_s_axi_U_n_414),
        .\B_V_data_1_payload_A_reg[16]_0 (colorFormat),
        .\B_V_data_1_payload_A_reg[47] (tpgForeground_U0_ovrlayYUV_din),
        .C(int_ZplateHorContStart0),
        .CO(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCrossHatch_fu_1369/icmp_ln1428_1_fu_280_p2 ),
        .D(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter8_reg ),
        .DI({grp_v_tpgHlsDataFlow_fu_331_n_436,grp_v_tpgHlsDataFlow_fu_331_n_437,grp_v_tpgHlsDataFlow_fu_331_n_438,grp_v_tpgHlsDataFlow_fu_331_n_439,grp_v_tpgHlsDataFlow_fu_331_n_440,grp_v_tpgHlsDataFlow_fu_331_n_441,grp_v_tpgHlsDataFlow_fu_331_n_442}),
        .DSP_ALU_INST(ZplateHorContStart),
        .DSP_ALU_INST_0(ZplateHorContDelta),
        .E(CTRL_s_axi_U_n_452),
        .O(\tpgForeground_U0/hMax_fu_216_p2 ),
        .Q(\tpgBackground_U0/rampStart_reg ),
        .RSTC(ap_rst_n_inv),
        .S(grp_v_tpgHlsDataFlow_fu_331_n_206),
        .SR(\AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg0 ),
        .Sel_fu_865_p4(\tpgBackground_U0/Sel_fu_865_p4 ),
        .add_ln1298_fu_1708_p2(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/add_ln1298_fu_1708_p2 ),
        .\add_ln1488_reg_1244_reg[0] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_hdata_new_1_out ),
        .\add_ln1488_reg_1244_reg[1] (grp_v_tpgHlsDataFlow_fu_331_n_376),
        .\add_ln1488_reg_1244_reg[1]_0 (grp_v_tpgHlsDataFlow_fu_331_n_420),
        .\add_ln1488_reg_1244_reg[2] (grp_v_tpgHlsDataFlow_fu_331_n_428),
        .\add_ln1488_reg_1244_reg[3] (grp_v_tpgHlsDataFlow_fu_331_n_427),
        .\add_ln1488_reg_1244_reg[4] (grp_v_tpgHlsDataFlow_fu_331_n_426),
        .\add_ln1488_reg_1244_reg[5] (grp_v_tpgHlsDataFlow_fu_331_n_425),
        .\add_ln1488_reg_1244_reg[6] (grp_v_tpgHlsDataFlow_fu_331_n_372),
        .\add_ln1488_reg_1244_reg[6]_0 (grp_v_tpgHlsDataFlow_fu_331_n_424),
        .\add_ln1488_reg_1244_reg[7] (grp_v_tpgHlsDataFlow_fu_331_n_374),
        .\add_ln1488_reg_1244_reg[7]_0 (grp_v_tpgHlsDataFlow_fu_331_n_423),
        .\ap_CS_fsm[2]_i_2 (height),
        .\ap_CS_fsm_reg[0] (CTRL_s_axi_U_n_430),
        .\ap_CS_fsm_reg[0]_0 (CTRL_s_axi_U_n_431),
        .\ap_CS_fsm_reg[1] (\tpgForeground_U0/ap_CS_fsm_state2 ),
        .\ap_CS_fsm_reg[3] (CTRL_s_axi_U_n_541),
        .\ap_CS_fsm_reg[4] (grp_v_tpgHlsDataFlow_fu_331_n_604),
        .\ap_CS_fsm_reg[5] (grp_v_tpgHlsDataFlow_fu_331_n_592),
        .\ap_CS_fsm_reg[5]_0 (regslice_both_m_axis_video_V_data_V_U_n_8),
        .\ap_CS_fsm_reg[8] (grp_v_tpgHlsDataFlow_fu_331_n_590),
        .ap_NS_fsm12_out(\MultiPixStream2AXIvideo_U0/ap_NS_fsm12_out ),
        .ap_ce_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCrossHatch_fu_1369/ap_ce_reg ),
        .ap_clk(ap_clk),
        .ap_condition_336(\tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/ap_condition_336 ),
        .ap_done_cache(\AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181/flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_done_cache_reg(regslice_both_s_axis_video_V_user_V_U_n_6),
        .ap_done_reg1(\AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181/ap_done_reg1 ),
        .ap_done_reg_reg({ap_CS_fsm_state5,ap_CS_fsm_state4}),
        .ap_done_reg_reg_0(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg_n_5),
        .ap_enable_reg_pp0_iter12(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_enable_reg_pp0_iter12 ),
        .ap_enable_reg_pp0_iter12_reg(grp_v_tpgHlsDataFlow_fu_331_n_193),
        .ap_enable_reg_pp0_iter13(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_enable_reg_pp0_iter13 ),
        .\ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[0] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245 ),
        .\ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[2] (grp_v_tpgHlsDataFlow_fu_331_n_303),
        .\ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[2] (grp_v_tpgHlsDataFlow_fu_331_n_278),
        .\ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[7] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059 ),
        .\ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[6] ({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933 [6],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933 [4]}),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2 (CTRL_s_axi_U_n_127),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0] (CTRL_s_axi_U_n_148),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0 (CTRL_s_axi_U_n_162),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_1 (CTRL_s_axi_U_n_169),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3] (CTRL_s_axi_U_n_137),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0 (CTRL_s_axi_U_n_138),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1 (CTRL_s_axi_U_n_157),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2 (CTRL_s_axi_U_n_205),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7] ({CTRL_s_axi_U_n_150,CTRL_s_axi_U_n_151,CTRL_s_axi_U_n_152,CTRL_s_axi_U_n_153,CTRL_s_axi_U_n_154,CTRL_s_axi_U_n_155}),
        .ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_11810(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_11810 ),
        .ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0] (CTRL_s_axi_U_n_149),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3] (CTRL_s_axi_U_n_168),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4] (CTRL_s_axi_U_n_167),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7] (CTRL_s_axi_U_n_161),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0 (CTRL_s_axi_U_n_174),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_2 (CTRL_s_axi_U_n_141),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0] (CTRL_s_axi_U_n_173),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3 (CTRL_s_axi_U_n_142),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3_0 (CTRL_s_axi_U_n_208),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_2 (CTRL_s_axi_U_n_125),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2 (CTRL_s_axi_U_n_146),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_0 (CTRL_s_axi_U_n_201),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3 (CTRL_s_axi_U_n_207),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5] (CTRL_s_axi_U_n_156),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0 (CTRL_s_axi_U_n_144),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_1 (CTRL_s_axi_U_n_143),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6] ({CTRL_s_axi_U_n_131,CTRL_s_axi_U_n_132,CTRL_s_axi_U_n_133,CTRL_s_axi_U_n_134,CTRL_s_axi_U_n_135,CTRL_s_axi_U_n_136}),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7] (CTRL_s_axi_U_n_145),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 (CTRL_s_axi_U_n_203),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_2 (CTRL_s_axi_U_n_140),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3] (CTRL_s_axi_U_n_166),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4] (CTRL_s_axi_U_n_204),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6] (CTRL_s_axi_U_n_163),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3 (CTRL_s_axi_U_n_139),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3] (CTRL_s_axi_U_n_159),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4] (CTRL_s_axi_U_n_158),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] (CTRL_s_axi_U_n_165),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 (CTRL_s_axi_U_n_164),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1 (CTRL_s_axi_U_n_160),
        .\ap_phi_reg_pp0_iter1_empty_reg_90_reg[0] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCrossHatch_fu_1369/icmp_ln1404_2_fu_222_p2 ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[3] (CTRL_s_axi_U_n_191),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[4] ({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_12450_in [4],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_12450_in [2],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_12450_in [0]}),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[7] (CTRL_s_axi_U_n_577),
        .ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181 ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[7] ({CTRL_s_axi_U_n_129,CTRL_s_axi_U_n_130}),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[0] (CTRL_s_axi_U_n_196),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4] (bckgndId),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0 (CTRL_s_axi_U_n_182),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[7] (CTRL_s_axi_U_n_192),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[0] (CTRL_s_axi_U_n_194),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[2] (CTRL_s_axi_U_n_193),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[3] (CTRL_s_axi_U_n_187),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[4] (CTRL_s_axi_U_n_195),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7] (CTRL_s_axi_U_n_128),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0 (CTRL_s_axi_U_n_186),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996_reg[6] ({CTRL_s_axi_U_n_176,CTRL_s_axi_U_n_177,CTRL_s_axi_U_n_178}),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[6] (CTRL_s_axi_U_n_535),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[7] ({CTRL_s_axi_U_n_188,CTRL_s_axi_U_n_189}),
        .\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15] (\tpgForeground_U0/ap_phi_reg_pp0_iter2_boxLeft_reg_194 ),
        .\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15] (\tpgForeground_U0/ap_phi_reg_pp0_iter2_boxTop_reg_203 ),
        .\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7] (CTRL_s_axi_U_n_709),
        .\ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6] ({\tpgForeground_U0/ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250 [6:4],\tpgForeground_U0/ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250 [2:0]}),
        .\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6] ({CTRL_s_axi_U_n_699,CTRL_s_axi_U_n_700,CTRL_s_axi_U_n_701}),
        .\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7] (\tpgForeground_U0/ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283 ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0 (boxColorG),
        .\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6] ({CTRL_s_axi_U_n_702,CTRL_s_axi_U_n_703,CTRL_s_axi_U_n_704}),
        .\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7] (\tpgForeground_U0/ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272 ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0] (CTRL_s_axi_U_n_359),
        .\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 (CTRL_s_axi_U_n_360),
        .\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7] (\tpgForeground_U0/ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261 ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0 (boxColorR),
        .\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[3] (CTRL_s_axi_U_n_423),
        .\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6] ({CTRL_s_axi_U_n_353,CTRL_s_axi_U_n_354,CTRL_s_axi_U_n_355,CTRL_s_axi_U_n_356,CTRL_s_axi_U_n_357,CTRL_s_axi_U_n_358}),
        .\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7] (\tpgForeground_U0/ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250 ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]_0 (CTRL_s_axi_U_n_424),
        .\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6] ({CTRL_s_axi_U_n_705,CTRL_s_axi_U_n_706,CTRL_s_axi_U_n_707}),
        .\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7] (\tpgForeground_U0/ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239 ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0 (boxColorB),
        .\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7] (\tpgForeground_U0/ap_phi_reg_pp0_iter5_pix_val_V_reg_294 ),
        .\ap_return_int_reg_reg[0] (CTRL_s_axi_U_n_530),
        .\ap_return_int_reg_reg[7] ({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCrossHatch_fu_1369/ap_return_int_reg [7:6],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCrossHatch_fu_1369/ap_return_int_reg [3:2]}),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done),
        .ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done_reg(grp_v_tpgHlsDataFlow_fu_331_n_591),
        .ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg(ap_NS_fsm[5:4]),
        .ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg_0(grp_v_tpgHlsDataFlow_fu_331_n_603),
        .ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg_1(grp_v_tpgHlsDataFlow_fu_331_n_605),
        .\axi_0_2_lcssa_reg_148_reg[47] (\AXIvideo2MultiPixStream_U0/axi_0_2_lcssa_reg_148 ),
        .\axi_data_V_5_fu_106_reg[47] (\AXIvideo2MultiPixStream_U0/axi_data_V_5_fu_106 ),
        .\axi_data_V_5_fu_106_reg[47]_0 (\AXIvideo2MultiPixStream_U0/p_1_in ),
        .\axi_data_V_fu_108_reg[47] ({\AXIvideo2MultiPixStream_U0/p_Result_2_fu_302_p4 ,\AXIvideo2MultiPixStream_U0/ret_1_fu_329_p4 ,\AXIvideo2MultiPixStream_U0/ret_s_fu_312_p4 ,\AXIvideo2MultiPixStream_U0/p_Result_s_fu_278_p4 ,\AXIvideo2MultiPixStream_U0/p_Result_1_fu_292_p4 ,grp_v_tpgHlsDataFlow_fu_331_n_532,grp_v_tpgHlsDataFlow_fu_331_n_533,grp_v_tpgHlsDataFlow_fu_331_n_534,grp_v_tpgHlsDataFlow_fu_331_n_535,grp_v_tpgHlsDataFlow_fu_331_n_536,grp_v_tpgHlsDataFlow_fu_331_n_537,grp_v_tpgHlsDataFlow_fu_331_n_538,grp_v_tpgHlsDataFlow_fu_331_n_539}),
        .\axi_data_V_fu_108_reg[47]_0 (\AXIvideo2MultiPixStream_U0/p_0_in ),
        .axi_last_V_2_reg_138(\AXIvideo2MultiPixStream_U0/axi_last_V_2_reg_138 ),
        .\axi_last_V_fu_112_reg[0] (regslice_both_s_axis_video_V_last_V_U_n_5),
        .\axi_last_V_fu_46_reg[0] (regslice_both_s_axis_video_V_last_V_U_n_6),
        .\boxHCoord_reg[15] (\tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/boxHCoord ),
        .\boxHCoord_reg[7] (CTRL_s_axi_U_n_444),
        .boxRight_fu_400_p2_carry__0(boxSize),
        .\boxVCoord_reg[15] (\tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/grp_tpgPatternBox_fu_305/boxVCoord ),
        .\boxVCoord_reg[7] (motionSpeed),
        .\boxVCoord_reg[7]_0 (CTRL_s_axi_U_n_445),
        .cmp106_fu_386_p2(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternDPColorSquare_fu_1441/cmp106_fu_386_p2 ),
        .cmp2_i_reg_439(\tpgForeground_U0/cmp2_i_reg_439 ),
        .\cmp2_i_reg_439[0]_i_2 (crossHairY),
        .\cmp2_i_reg_439_reg[0] (CTRL_s_axi_U_n_446),
        .\cmp35_not_reg_1224_reg[0] ({CTRL_s_axi_U_n_291,CTRL_s_axi_U_n_292,CTRL_s_axi_U_n_293,CTRL_s_axi_U_n_294,CTRL_s_axi_U_n_295,CTRL_s_axi_U_n_296,CTRL_s_axi_U_n_297,CTRL_s_axi_U_n_298}),
        .\cmp35_not_reg_1224_reg[0]_0 (passthruStartY),
        .\empty_fu_104_reg[0] (CTRL_s_axi_U_n_429),
        .fid(fid),
        .g0_b0_i_2({CTRL_s_axi_U_n_75,CTRL_s_axi_U_n_76,CTRL_s_axi_U_n_77,CTRL_s_axi_U_n_78,CTRL_s_axi_U_n_79,CTRL_s_axi_U_n_80,CTRL_s_axi_U_n_81,CTRL_s_axi_U_n_82}),
        .\gSerie_V_reg[0] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/xor_ln1543_1_fu_2972_p2 ),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg(\AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg ),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg_reg(regslice_both_s_axis_video_V_user_V_U_n_7),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_last_V_out(\AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_last_V_out ),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg(grp_v_tpgHlsDataFlow_fu_331_n_443),
        .grp_reg_ap_uint_10_s_fu_176_d(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCrossHatch_fu_1369/grp_reg_ap_uint_10_s_fu_176_d ),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg ),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg(grp_v_tpgHlsDataFlow_fu_331_n_324),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0(grp_v_tpgHlsDataFlow_fu_331_n_325),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1(grp_v_tpgHlsDataFlow_fu_331_n_326),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_loc_1_out_o_ap_vld(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_loc_1_out_o_ap_vld ),
        .grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg0(\tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg0 ),
        .grp_tpgPatternBox_fu_305_ap_start_reg_reg(CTRL_s_axi_U_n_361),
        .grp_tpgPatternCheckerBoard_fu_1385_ap_return_0(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCheckerBoard_fu_1385_ap_return_0 ),
        .grp_tpgPatternCheckerBoard_fu_1385_ap_return_3(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCheckerBoard_fu_1385_ap_return_3 ),
        .grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg_reg(CTRL_s_axi_U_n_206),
        .grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_reg(CTRL_s_axi_U_n_179),
        .grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_reg_0(CTRL_s_axi_U_n_213),
        .grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg_reg(CTRL_s_axi_U_n_538),
        .grp_v_tpgHlsDataFlow_fu_331_ap_start_reg(grp_v_tpgHlsDataFlow_fu_331_ap_start_reg),
        .grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TLAST(grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TLAST),
        .grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TUSER(grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TUSER),
        .grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID(grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID),
        .\hBarSel_0_2_reg[0] (\s_reg_n_5_[0] ),
        .\hBarSel_0_2_reg[2] (\s_reg_n_5_[2] ),
        .\hBarSel_0_reg[0] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413/icmp_ln1072_1_fu_370_p2 ),
        .\hBarSel_1_2_reg[1] (\s_reg_n_5_[1] ),
        .\hDir_reg[0] ({CTRL_s_axi_U_n_365,CTRL_s_axi_U_n_366,CTRL_s_axi_U_n_367,CTRL_s_axi_U_n_368}),
        .\hDir_reg[0]_0 (CTRL_s_axi_U_n_369),
        .\hDir_reg[0]_1 ({CTRL_s_axi_U_n_378,CTRL_s_axi_U_n_379,CTRL_s_axi_U_n_380}),
        .\hdata_loc_0_fu_266_reg[0] (CTRL_s_axi_U_n_175),
        .\hdata_loc_0_fu_266_reg[2] (grp_v_tpgHlsDataFlow_fu_331_n_422),
        .\hdata_loc_0_fu_266_reg[3] (grp_v_tpgHlsDataFlow_fu_331_n_421),
        .\hdata_loc_0_fu_266_reg[3]_0 (CTRL_s_axi_U_n_539),
        .i__carry__0_i_8__1(CTRL_s_axi_U_n_405),
        .\i_fu_100_reg[5] (\MultiPixStream2AXIvideo_U0/i_fu_100 ),
        .\icmp_ln1050_reg_4081_reg[0] (CTRL_s_axi_U_n_200),
        .\icmp_ln1064_2_reg_566_reg[0] (CTRL_s_axi_U_n_708),
        .icmp_ln1072_8_fu_1804_p2(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1072_8_fu_1804_p2 ),
        .icmp_ln1072_fu_1750_p2(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln1072_fu_1750_p2 ),
        .\icmp_ln1285_reg_4073_reg[0] (CTRL_s_axi_U_n_537),
        .\icmp_ln1404_1_reg_530_reg[0] (grp_v_tpgHlsDataFlow_fu_331_n_5),
        .icmp_ln1428_fu_264_p2(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCrossHatch_fu_1369/icmp_ln1428_fu_264_p2 ),
        .icmp_ln1844_fu_269_p2_carry_i_12({CTRL_s_axi_U_n_544,CTRL_s_axi_U_n_545,CTRL_s_axi_U_n_546,CTRL_s_axi_U_n_547,CTRL_s_axi_U_n_548,CTRL_s_axi_U_n_549,CTRL_s_axi_U_n_550,CTRL_s_axi_U_n_551}),
        .icmp_ln1844_fu_269_p2_carry_i_16({CTRL_s_axi_U_n_569,CTRL_s_axi_U_n_570,CTRL_s_axi_U_n_571,CTRL_s_axi_U_n_572,CTRL_s_axi_U_n_573,CTRL_s_axi_U_n_574,CTRL_s_axi_U_n_575,CTRL_s_axi_U_n_576}),
        .icmp_ln1856_fu_307_p2_carry_i_12({CTRL_s_axi_U_n_552,CTRL_s_axi_U_n_553,CTRL_s_axi_U_n_554,CTRL_s_axi_U_n_555,CTRL_s_axi_U_n_556,CTRL_s_axi_U_n_557,CTRL_s_axi_U_n_558,CTRL_s_axi_U_n_559}),
        .icmp_ln1856_fu_307_p2_carry_i_16({CTRL_s_axi_U_n_561,CTRL_s_axi_U_n_562,CTRL_s_axi_U_n_563,CTRL_s_axi_U_n_564,CTRL_s_axi_U_n_565,CTRL_s_axi_U_n_566,CTRL_s_axi_U_n_567,CTRL_s_axi_U_n_568}),
        .\icmp_ln1897_4_reg_751_reg[0] (grp_v_tpgHlsDataFlow_fu_331_n_561),
        .\icmp_ln1897_5_reg_756[0]_i_13 (CTRL_s_axi_U_n_381),
        .icmp_ln520_reg_4037_pp0_iter11_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln520_reg_4037_pp0_iter11_reg ),
        .icmp_ln520_reg_4037_pp0_iter12_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln520_reg_4037_pp0_iter12_reg ),
        .icmp_ln729_reg_706(\tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/icmp_ln729_reg_706 ),
        .icmp_ln729_reg_706_pp0_iter3_reg(\tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/icmp_ln729_reg_706_pp0_iter3_reg ),
        .\icmp_ln729_reg_706_reg[0] (width),
        .\icmp_ln936_reg_401_reg[0] (CTRL_s_axi_U_n_560),
        .\icmp_ln936_reg_401_reg[0]_0 (CTRL_s_axi_U_n_428),
        .in({AXIvideo2MultiPixStream_U0_srcYUV_din[47:32],AXIvideo2MultiPixStream_U0_srcYUV_din[23:0]}),
        .\int_bckgndId_reg[0] (grp_v_tpgHlsDataFlow_fu_331_n_601),
        .\int_boxColorB_reg[4] (grp_v_tpgHlsDataFlow_fu_331_n_560),
        .\int_boxColorB_reg[4]_0 (grp_v_tpgHlsDataFlow_fu_331_n_567),
        .\int_boxColorB_reg[5] (grp_v_tpgHlsDataFlow_fu_331_n_568),
        .\int_boxColorB_reg[6] (grp_v_tpgHlsDataFlow_fu_331_n_563),
        .\int_boxColorB_reg[6]_0 (grp_v_tpgHlsDataFlow_fu_331_n_569),
        .\int_boxColorG_reg[4] (grp_v_tpgHlsDataFlow_fu_331_n_573),
        .\int_boxColorG_reg[5] (grp_v_tpgHlsDataFlow_fu_331_n_574),
        .\int_boxColorG_reg[6] (grp_v_tpgHlsDataFlow_fu_331_n_575),
        .\int_colorFormat_reg[0] ({grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TDATA[47:40],grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TDATA[23:16]}),
        .\int_height_reg[14] (\tpgForeground_U0/vMax_fu_222_p20_out ),
        .\int_width_reg[15] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln520_fu_1539_p2 ),
        .internal_empty_n_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_fu_470 ),
        .\j_fu_110_reg[10] ({\MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157/j_fu_110_reg [10:9],\MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157/j_fu_110_reg [7:5],\MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157/j_fu_110_reg [3:1]}),
        .\j_fu_110_reg[4] (grp_v_tpgHlsDataFlow_fu_331_n_584),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .\or_ln1064_reg_557_reg[0] (CTRL_s_axi_U_n_42),
        .or_ln1592_reg_1259(\tpgBackground_U0/or_ln1592_reg_1259 ),
        .\or_ln1592_reg_1259_reg[0] (grp_v_tpgHlsDataFlow_fu_331_n_294),
        .\or_ln1592_reg_1259_reg[0]_0 (grp_v_tpgHlsDataFlow_fu_331_n_595),
        .or_ln1918_2_reg_717_pp0_iter3_reg(\tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/or_ln1918_2_reg_717_pp0_iter3_reg ),
        .\or_ln1918_2_reg_717_reg[0] (CTRL_s_axi_U_n_362),
        .or_ln1918_reg_710_pp0_iter3_reg(\tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/or_ln1918_reg_710_pp0_iter3_reg ),
        .\or_ln1918_reg_710_reg[0] ({crossHairX[15],crossHairX[11:0]}),
        .\or_ln1918_reg_710_reg[0]_0 (CTRL_s_axi_U_n_339),
        .\or_ln691_2_reg_4394_reg[0] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln691_1_fu_2437_p2 ),
        .\or_ln691_2_reg_4394_reg[0]_0 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln691_fu_2433_p2 ),
        .\or_ln691_2_reg_4394_reg[0]_i_3 (passthruEndX),
        .\or_ln691_2_reg_4394_reg[0]_i_4 (passthruStartX),
        .\or_ln691_6_reg_4401_reg[0] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln691_3_fu_2473_p2 ),
        .\or_ln691_6_reg_4401_reg[0]_0 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/icmp_ln691_2_fu_2468_p2 ),
        .out(ovrlayYUV_dout),
        .\outpix_val_V_11_fu_506_reg[0] (CTRL_s_axi_U_n_199),
        .outpix_val_V_23_reg_4449(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_23_reg_4449 ),
        .outpix_val_V_50_reg_4444(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_50_reg_4444 ),
        .outpix_val_V_51_reg_4329_pp0_iter12_reg(\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_51_reg_4329_pp0_iter12_reg ),
        .\outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[1]__0 (grp_v_tpgHlsDataFlow_fu_331_n_375),
        .\outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[7]__0 ({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_54_reg_4339_pp0_iter12_reg [7:6],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_54_reg_4339_pp0_iter12_reg [4:2],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/outpix_val_V_54_reg_4339_pp0_iter12_reg [0]}),
        .\outpix_val_V_6_fu_486_reg[7] (CTRL_s_axi_U_n_289),
        .\p_0_0_0_0_0242373_lcssa386_fu_210_reg[7] ({\tpgBackground_U0/p_0_0_0_0_0242373_lcssa386_fu_210 [7:4],\tpgBackground_U0/p_0_0_0_0_0242373_lcssa386_fu_210 [2:1]}),
        .\p_0_3_0_0_0248379_lcssa395_fu_222_reg[7] (\tpgBackground_U0/p_0_3_0_0_0248379_lcssa395_fu_222 ),
        .phi_ln991_loc_fu_116(\MultiPixStream2AXIvideo_U0/phi_ln991_loc_fu_116 ),
        .\pixIn10_read_reg_642_pp0_iter2_reg_reg[5]__0 (grp_v_tpgHlsDataFlow_fu_331_n_562),
        .pixIn9_read_reg_647_pp0_iter2_reg(\tpgForeground_U0/pixIn9_read_reg_647_pp0_iter2_reg ),
        .\pixIn_val_V_1_reg_731_pp0_iter3_reg_reg[6] (\tpgForeground_U0/pixIn_val_V_1_reg_731_pp0_iter3_reg ),
        .\pixIn_val_V_2_reg_738_pp0_iter3_reg_reg[6] (\tpgForeground_U0/pixIn_val_V_2_reg_738_pp0_iter3_reg ),
        .\pixIn_val_V_4_reg_752_pp0_iter3_reg_reg[2] (\tpgForeground_U0/pixIn_val_V_4_reg_752_pp0_iter3_reg ),
        .\pixIn_val_V_5_reg_759_pp0_iter3_reg_reg[6] (\tpgForeground_U0/pixIn_val_V_5_reg_759_pp0_iter3_reg ),
        .q0({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/tpgBarSelYuv_y_q0 [6],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/tpgBarSelYuv_y_q0 [4:0]}),
        .\q0_reg[0]_inv (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCheckerBoard_fu_1385/icmp_ln1072_7_fu_465_p2 ),
        .\q0_reg[2] (grp_v_tpgHlsDataFlow_fu_331_n_16),
        .\q0_reg[5] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413_ap_return_4 ),
        .\q0_reg[6] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413_ap_return_5 ),
        .\q0_reg[7] (grp_v_tpgHlsDataFlow_fu_331_n_14),
        .\q0_reg[7]_0 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413_ap_return_3 ),
        .q1({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/tpgBarSelYuv_y_q1 [7:4],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/tpgBarSelYuv_y_q1 [2:1]}),
        .\q1_reg[0] (grp_v_tpgHlsDataFlow_fu_331_n_727),
        .\q1_reg[0]_0 (grp_v_tpgHlsDataFlow_fu_331_n_728),
        .\q1_reg[0]_inv (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCheckerBoard_fu_1385/icmp_ln1072_6_fu_386_p2 ),
        .\q1_reg[0]_inv_0 ({CTRL_s_axi_U_n_83,CTRL_s_axi_U_n_84,CTRL_s_axi_U_n_85}),
        .\q1_reg[2] (grp_v_tpgHlsDataFlow_fu_331_n_15),
        .\q1_reg[6] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413_ap_return_2 ),
        .\q1_reg[7] ({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413_ap_return_0 [7:4],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413_ap_return_0 [2:1]}),
        .q4_reg(CTRL_s_axi_U_n_202),
        .\rSerie_V_reg[27] ({grp_v_tpgHlsDataFlow_fu_331_n_154,grp_v_tpgHlsDataFlow_fu_331_n_155,grp_v_tpgHlsDataFlow_fu_331_n_156,grp_v_tpgHlsDataFlow_fu_331_n_157,grp_v_tpgHlsDataFlow_fu_331_n_158,grp_v_tpgHlsDataFlow_fu_331_n_159,grp_v_tpgHlsDataFlow_fu_331_n_160,grp_v_tpgHlsDataFlow_fu_331_n_161,grp_v_tpgHlsDataFlow_fu_331_n_162}),
        .\rSerie_V_reg[4]__0 ({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/tmp_25_fu_3054_p3 ,grp_v_tpgHlsDataFlow_fu_331_n_164}),
        .\rampStart_load_reg_1167_reg[0] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_new_1_out ),
        .\rampStart_load_reg_1167_reg[1] (grp_v_tpgHlsDataFlow_fu_331_n_419),
        .\rampStart_load_reg_1167_reg[2] (grp_v_tpgHlsDataFlow_fu_331_n_418),
        .\rampStart_load_reg_1167_reg[4] ({\tpgBackground_U0/rampStart_load_reg_1167 [4:2],\tpgBackground_U0/rampStart_load_reg_1167 [0]}),
        .\rampStart_load_reg_1167_reg[4]_0 (grp_v_tpgHlsDataFlow_fu_331_n_353),
        .\rampStart_load_reg_1167_reg[4]_1 (grp_v_tpgHlsDataFlow_fu_331_n_356),
        .\rampStart_load_reg_1167_reg[5] (grp_v_tpgHlsDataFlow_fu_331_n_355),
        .\rampStart_load_reg_1167_reg[6] (grp_v_tpgHlsDataFlow_fu_331_n_357),
        .\rampStart_load_reg_1167_reg[7] (grp_v_tpgHlsDataFlow_fu_331_n_358),
        .\rampStart_reg[0] (CTRL_s_axi_U_n_290),
        .\rampStart_reg[7] ({CTRL_s_axi_U_n_437,CTRL_s_axi_U_n_438,CTRL_s_axi_U_n_439,CTRL_s_axi_U_n_440,CTRL_s_axi_U_n_441,CTRL_s_axi_U_n_442,CTRL_s_axi_U_n_443}),
        .\rampVal_2_flag_1_fu_474_reg[0] (CTRL_s_axi_U_n_147),
        .\rampVal_2_loc_0_fu_258_reg[1] (CTRL_s_axi_U_n_197),
        .\rampVal_3_loc_0_fu_302_reg[0] (grp_v_tpgHlsDataFlow_fu_331_n_602),
        .\rampVal_3_loc_0_fu_302_reg[2] (grp_v_tpgHlsDataFlow_fu_331_n_416),
        .\rampVal_3_loc_0_fu_302_reg[3] (grp_v_tpgHlsDataFlow_fu_331_n_417),
        .\rampVal_3_loc_0_fu_302_reg[6] (grp_v_tpgHlsDataFlow_fu_331_n_359),
        .\rampVal_3_loc_0_fu_302_reg[7] (CTRL_s_axi_U_n_536),
        .\rampVal_3_new_0_fu_306_reg[0] (CTRL_s_axi_U_n_172),
        .\rampVal_loc_0_fu_298_reg[7] (\tpgBackground_U0/rampVal_loc_0_fu_298 ),
        .\rampVal_reg[0] (CTRL_s_axi_U_n_198),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice),
        .\select_ln1929_reg_426_reg[6] (grp_v_tpgHlsDataFlow_fu_331_n_134),
        .\select_ln1929_reg_426_reg[6]_0 (grp_v_tpgHlsDataFlow_fu_331_n_586),
        .\select_ln1929_reg_426_reg[6]_1 (grp_v_tpgHlsDataFlow_fu_331_n_587),
        .\select_ln1929_reg_426_reg[6]_2 (grp_v_tpgHlsDataFlow_fu_331_n_588),
        .\select_ln1929_reg_426_reg[6]_3 (CTRL_s_axi_U_n_650),
        .start_once_reg_reg(CTRL_s_axi_U_n_363),
        .start_once_reg_reg_0(CTRL_s_axi_U_n_364),
        .\sub_ln229_1_reg_4138_reg[10] (CTRL_s_axi_U_n_210),
        .\sub_ln229_1_reg_4138_reg[10]_0 (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/sub_ln229_1_fu_1815_p2 ),
        .\sub_ln229_reg_4129_reg[10] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/sub_ln229_fu_1761_p2 ),
        .\sub_ln229_reg_4129_reg[10]_0 ({\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_barWidth [7:5],\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_barWidth [2]}),
        .\sub_ln229_reg_4129_reg[10]_1 (CTRL_s_axi_U_n_212),
        .\tmp_last_V_reg_405[0]_i_3 (CTRL_s_axi_U_n_433),
        .\tmp_last_V_reg_405_reg[0] (CTRL_s_axi_U_n_542),
        .\tmp_last_V_reg_405_reg[0]_0 (CTRL_s_axi_U_n_427),
        .\tmp_last_V_reg_405_reg[0]_1 (CTRL_s_axi_U_n_426),
        .\tmp_last_V_reg_405_reg[0]_2 (CTRL_s_axi_U_n_432),
        .\trunc_ln320_reg_4408_reg[1] (grp_v_tpgHlsDataFlow_fu_331_n_301),
        .\trunc_ln320_reg_4408_reg[1]_0 (grp_v_tpgHlsDataFlow_fu_331_n_596),
        .\trunc_ln320_reg_4408_reg[1]_1 (CTRL_s_axi_U_n_540),
        .\trunc_ln320_reg_4408_reg[3] (grp_v_tpgHlsDataFlow_fu_331_n_279),
        .\trunc_ln320_reg_4408_reg[3]_0 (grp_v_tpgHlsDataFlow_fu_331_n_598),
        .\trunc_ln320_reg_4408_reg[4] (grp_v_tpgHlsDataFlow_fu_331_n_597),
        .\trunc_ln320_reg_4408_reg[4]_0 (grp_v_tpgHlsDataFlow_fu_331_n_599),
        .\trunc_ln320_reg_4408_reg[5] (grp_v_tpgHlsDataFlow_fu_331_n_304),
        .\trunc_ln320_reg_4408_reg[6] (grp_v_tpgHlsDataFlow_fu_331_n_305),
        .\trunc_ln320_reg_4408_reg[7] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/trunc_ln320_reg_4408 ),
        .\trunc_ln320_reg_4408_reg[7]_0 (grp_v_tpgHlsDataFlow_fu_331_n_600),
        .\trunc_ln518_reg_1186_reg[5] (\tpgBackground_U0/trunc_ln518_reg_1186 ),
        .\ult_reg_1229_reg[0] ({CTRL_s_axi_U_n_315,CTRL_s_axi_U_n_316,CTRL_s_axi_U_n_317,CTRL_s_axi_U_n_318,CTRL_s_axi_U_n_319,CTRL_s_axi_U_n_320,CTRL_s_axi_U_n_321,CTRL_s_axi_U_n_322}),
        .\ult_reg_1229_reg[0]_0 (passthruEndY),
        .\vBarSel_reg[2]_i_4 ({CTRL_s_axi_U_n_106,CTRL_s_axi_U_n_107,CTRL_s_axi_U_n_108,CTRL_s_axi_U_n_109,CTRL_s_axi_U_n_110,CTRL_s_axi_U_n_111,CTRL_s_axi_U_n_112,CTRL_s_axi_U_n_113}),
        .\vDir_reg[0] ({CTRL_s_axi_U_n_397,CTRL_s_axi_U_n_398,CTRL_s_axi_U_n_399,CTRL_s_axi_U_n_400}),
        .\vDir_reg[0]_0 ({CTRL_s_axi_U_n_401,CTRL_s_axi_U_n_402,CTRL_s_axi_U_n_403,CTRL_s_axi_U_n_404}),
        .\xBar_V_1_loc_0_fu_290_reg[10] (\tpgBackground_U0/xBar_V_1_loc_0_fu_290 ),
        .\xBar_V_1_loc_0_fu_290_reg[6] ({grp_v_tpgHlsDataFlow_fu_331_n_394,grp_v_tpgHlsDataFlow_fu_331_n_395}),
        .\xBar_V_1_loc_0_fu_290_reg[6]_0 ({grp_v_tpgHlsDataFlow_fu_331_n_396,grp_v_tpgHlsDataFlow_fu_331_n_397,grp_v_tpgHlsDataFlow_fu_331_n_398}),
        .\xBar_V_1_loc_0_fu_290_reg[7] (grp_v_tpgHlsDataFlow_fu_331_n_393),
        .\xBar_V_loc_0_fu_286_reg[10] (\tpgBackground_U0/xBar_V_loc_0_fu_286 ),
        .\xBar_V_loc_0_fu_286_reg[6] ({grp_v_tpgHlsDataFlow_fu_331_n_411,grp_v_tpgHlsDataFlow_fu_331_n_412}),
        .\xBar_V_loc_0_fu_286_reg[6]_0 ({grp_v_tpgHlsDataFlow_fu_331_n_413,grp_v_tpgHlsDataFlow_fu_331_n_414,grp_v_tpgHlsDataFlow_fu_331_n_415}),
        .\xBar_V_loc_0_fu_286_reg[7] (grp_v_tpgHlsDataFlow_fu_331_n_399),
        .\xCount_V_1_reg[7] ({CTRL_s_axi_U_n_67,CTRL_s_axi_U_n_68,CTRL_s_axi_U_n_69,CTRL_s_axi_U_n_70,CTRL_s_axi_U_n_71,CTRL_s_axi_U_n_72,CTRL_s_axi_U_n_73,CTRL_s_axi_U_n_74}),
        .\xCount_V_1_reg[9] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCheckerBoard_fu_1385/xCount_V_1 ),
        .\xCount_V_1_reg[9]_0 (CTRL_s_axi_U_n_63),
        .\xCount_V_1_reg[9]_i_5 (CTRL_s_axi_U_n_62),
        .\xCount_V_2_reg[7] ({CTRL_s_axi_U_n_86,CTRL_s_axi_U_n_87,CTRL_s_axi_U_n_88,CTRL_s_axi_U_n_89,CTRL_s_axi_U_n_90,CTRL_s_axi_U_n_91,CTRL_s_axi_U_n_92,CTRL_s_axi_U_n_93}),
        .\xCount_V_2_reg[9] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCheckerBoard_fu_1385/xCount_V_2_reg ),
        .\xCount_V_2_reg[9]_0 (CTRL_s_axi_U_n_64),
        .\xCount_V_3_reg[7] ({CTRL_s_axi_U_n_117,CTRL_s_axi_U_n_118,CTRL_s_axi_U_n_119,CTRL_s_axi_U_n_120,CTRL_s_axi_U_n_121,CTRL_s_axi_U_n_122,CTRL_s_axi_U_n_123,CTRL_s_axi_U_n_124}),
        .\xCount_V_3_reg[9] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413/xCount_V_3_reg ),
        .\xCount_V_3_reg[9]_0 (CTRL_s_axi_U_n_95),
        .\xCount_V_6_reg[1] (CTRL_s_axi_U_n_35),
        .\xCount_V_6_reg[1]_0 (CTRL_s_axi_U_n_39),
        .\xCount_V_6_reg[2] (grp_v_tpgHlsDataFlow_fu_331_n_9),
        .\xCount_V_6_reg[3] (grp_v_tpgHlsDataFlow_fu_331_n_8),
        .\xCount_V_6_reg[6] (grp_v_tpgHlsDataFlow_fu_331_n_7),
        .\xCount_V_6_reg[7] (grp_v_tpgHlsDataFlow_fu_331_n_6),
        .\xCount_V_6_reg[7]_0 ({CTRL_s_axi_U_n_531,CTRL_s_axi_U_n_532}),
        .\xCount_V_7[8]_i_12 (CTRL_s_axi_U_n_34),
        .\xCount_V_7_reg[6] ({grp_v_tpgHlsDataFlow_fu_331_n_190,grp_v_tpgHlsDataFlow_fu_331_n_191,grp_v_tpgHlsDataFlow_fu_331_n_192}),
        .\xCount_V_7_reg[7] ({CTRL_s_axi_U_n_533,CTRL_s_axi_U_n_534}),
        .\xCount_V_7_reg[8]_i_2 (CTRL_s_axi_U_n_40),
        .\xCount_V_7_reg[9] (CTRL_s_axi_U_n_41),
        .\xCount_V_7_reg[9]_0 (CTRL_s_axi_U_n_36),
        .\xCount_V_7_reg[9]_1 (CTRL_s_axi_U_n_37),
        .\xCount_V_7_reg[9]_2 (CTRL_s_axi_U_n_38),
        .\xCount_V_reg[0] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413/icmp_ln1072_2_fu_459_p2 ),
        .\xCount_V_reg[7] ({CTRL_s_axi_U_n_98,CTRL_s_axi_U_n_99,CTRL_s_axi_U_n_100,CTRL_s_axi_U_n_101,CTRL_s_axi_U_n_102,CTRL_s_axi_U_n_103,CTRL_s_axi_U_n_104,CTRL_s_axi_U_n_105}),
        .\xCount_V_reg[9] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413/xCount_V ),
        .\xCount_V_reg[9]_0 (CTRL_s_axi_U_n_94),
        .\x_4_reg_4018_pp0_iter10_reg_reg[15] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/x_4_reg_4018_pp0_iter10_reg ),
        .\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 ({grp_v_tpgHlsDataFlow_fu_331_n_379,grp_v_tpgHlsDataFlow_fu_331_n_380,grp_v_tpgHlsDataFlow_fu_331_n_381,grp_v_tpgHlsDataFlow_fu_331_n_382,grp_v_tpgHlsDataFlow_fu_331_n_383,grp_v_tpgHlsDataFlow_fu_331_n_384,grp_v_tpgHlsDataFlow_fu_331_n_385}),
        .\x_4_reg_4018_pp0_iter10_reg_reg[15]_1 ({grp_v_tpgHlsDataFlow_fu_331_n_386,grp_v_tpgHlsDataFlow_fu_331_n_387,grp_v_tpgHlsDataFlow_fu_331_n_388,grp_v_tpgHlsDataFlow_fu_331_n_389,grp_v_tpgHlsDataFlow_fu_331_n_390,grp_v_tpgHlsDataFlow_fu_331_n_391,grp_v_tpgHlsDataFlow_fu_331_n_392}),
        .\x_4_reg_4018_pp0_iter10_reg_reg[15]_2 ({grp_v_tpgHlsDataFlow_fu_331_n_429,grp_v_tpgHlsDataFlow_fu_331_n_430,grp_v_tpgHlsDataFlow_fu_331_n_431,grp_v_tpgHlsDataFlow_fu_331_n_432,grp_v_tpgHlsDataFlow_fu_331_n_433,grp_v_tpgHlsDataFlow_fu_331_n_434,grp_v_tpgHlsDataFlow_fu_331_n_435}),
        .\x_fu_114_reg[14] (\tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175/ap_sig_allocacmp_x_2 ),
        .\yCount_V_2_reg[0] (CTRL_s_axi_U_n_59),
        .\yCount_V_2_reg[0]_0 (CTRL_s_axi_U_n_61),
        .\yCount_V_2_reg[0]_1 (CTRL_s_axi_U_n_60),
        .\yCount_V_2_reg[8] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCrossHatch_fu_1369/yCount_V_2_reg ),
        .\yCount_V_3_reg[9] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternCheckerBoard_fu_1385/yCount_V_3_reg ),
        .\yCount_V_reg[0] ({CTRL_s_axi_U_n_114,CTRL_s_axi_U_n_115,CTRL_s_axi_U_n_116}),
        .\yCount_V_reg[9] (\tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442/grp_tpgPatternTartanColorBars_fu_1413/yCount_V_reg ),
        .\y_3_reg_1179_reg[15] ({grp_v_tpgHlsDataFlow_fu_331_n_194,grp_v_tpgHlsDataFlow_fu_331_n_195,grp_v_tpgHlsDataFlow_fu_331_n_196,grp_v_tpgHlsDataFlow_fu_331_n_197,grp_v_tpgHlsDataFlow_fu_331_n_198,grp_v_tpgHlsDataFlow_fu_331_n_199,grp_v_tpgHlsDataFlow_fu_331_n_200,grp_v_tpgHlsDataFlow_fu_331_n_201}),
        .\y_fu_206_reg[15] (\tpgBackground_U0/y_fu_206_reg ),
        .\y_fu_206_reg[15]_0 (grp_v_tpgHlsDataFlow_fu_331_n_541),
        .\y_fu_86_reg[15] ({\tpgForeground_U0/y_fu_86_reg [15:6],\tpgForeground_U0/y_fu_86_reg [2:0]}),
        .\y_fu_86_reg[4] (grp_v_tpgHlsDataFlow_fu_331_n_589),
        .\zonePlateVDelta_loc_0_fu_274_reg[14] (\tpgBackground_U0/zonePlateVDelta_loc_0_fu_274 ),
        .\zonePlateVDelta_loc_0_fu_274_reg[15] (grp_v_tpgHlsDataFlow_fu_331_n_378),
        .\zonePlateVDelta_reg[15] (ZplateVerContStart),
        .\zonePlateVDelta_reg[15]_i_2 (ZplateVerContDelta));
  FDRE #(
    .INIT(1'b0)) 
    grp_v_tpgHlsDataFlow_fu_331_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_v_tpgHlsDataFlow_fu_331_n_604),
        .Q(grp_v_tpgHlsDataFlow_fu_331_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \icmp_ln455_reg_616_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(CTRL_s_axi_U_n_543),
        .Q(icmp_ln455_reg_616),
        .R(1'b0));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both regslice_both_m_axis_video_V_data_V_U
       (.\B_V_data_1_payload_A_reg[47]_0 (grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TDATA),
        .\B_V_data_1_state_reg[0]_0 (m_axis_video_TVALID),
        .D(ap_NS_fsm[0]),
        .Q({ap_CS_fsm_state6,\ap_CS_fsm_reg_n_5_[0] }),
        .RSTC(ap_rst_n_inv),
        .\ap_CS_fsm_reg[5] (regslice_both_m_axis_video_V_data_V_U_n_8),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_start(ap_start),
        .grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID(grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both__parameterized1 regslice_both_m_axis_video_V_last_V_U
       (.RSTC(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TLAST(grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TLAST),
        .grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID(grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both__parameterized1_0 regslice_both_m_axis_video_V_user_V_U
       (.RSTC(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TUSER(grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TUSER),
        .grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID(grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TUSER(m_axis_video_TUSER));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both_1 regslice_both_s_axis_video_V_data_V_U
       (.\B_V_data_1_payload_B_reg[47]_0 (\AXIvideo2MultiPixStream_U0/p_1_in ),
        .\B_V_data_1_state_reg[0]_0 (grp_v_tpgHlsDataFlow_fu_331_n_592),
        .\B_V_data_1_state_reg[1]_0 (s_axis_video_TREADY),
        .RSTC(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .\axi_data_V_5_fu_106_reg[0] (grp_v_tpgHlsDataFlow_fu_331_n_590),
        .\axi_data_V_5_fu_106_reg[47] (\AXIvideo2MultiPixStream_U0/p_0_in ),
        .\axi_data_V_5_fu_106_reg[47]_0 (\AXIvideo2MultiPixStream_U0/axi_0_2_lcssa_reg_148 ),
        .\axi_data_V_fu_108_reg[0] (grp_v_tpgHlsDataFlow_fu_331_n_443),
        .\axi_data_V_fu_108_reg[47] (\AXIvideo2MultiPixStream_U0/axi_data_V_5_fu_106 ),
        .s_axis_video_TDATA(s_axis_video_TDATA),
        .s_axis_video_TVALID(s_axis_video_TVALID),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both__parameterized1_2 regslice_both_s_axis_video_V_last_V_U
       (.\B_V_data_1_payload_B_reg[0]_0 (regslice_both_s_axis_video_V_last_V_U_n_6),
        .B_V_data_1_sel_rd_reg_0(grp_v_tpgHlsDataFlow_fu_331_n_592),
        .RSTC(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .axi_last_V_2_reg_138(\AXIvideo2MultiPixStream_U0/axi_last_V_2_reg_138 ),
        .\axi_last_V_2_reg_138_reg[0] (regslice_both_s_axis_video_V_last_V_U_n_5),
        .\axi_last_V_fu_112_reg[0] (grp_v_tpgHlsDataFlow_fu_331_n_443),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg(\AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg ),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_last_V_out(\AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_last_V_out ),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .s_axis_video_TVALID(s_axis_video_TVALID),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_regslice_both__parameterized1_3 regslice_both_s_axis_video_V_user_V_U
       (.\B_V_data_1_payload_A_reg[0]_0 (regslice_both_s_axis_video_V_user_V_U_n_6),
        .B_V_data_1_sel_rd_reg_0(grp_v_tpgHlsDataFlow_fu_331_n_592),
        .RSTC(ap_rst_n_inv),
        .SR(\AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg0 ),
        .ap_clk(ap_clk),
        .ap_done_cache(\AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181/flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_done_reg1(\AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181/ap_done_reg1 ),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg(\AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg ),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg_reg(regslice_both_s_axis_video_V_user_V_U_n_7),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TVALID(s_axis_video_TVALID),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice));
  LUT2 #(
    .INIT(4'h2)) 
    \s[0]_i_1 
       (.I0(count_new_0_reg_320),
        .I1(p_0_in),
        .O(s));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_10 
       (.I0(tmp_1_fu_574_p4[21]),
        .I1(tmp_1_fu_574_p4[20]),
        .O(\s[0]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_11 
       (.I0(tmp_1_fu_574_p4[19]),
        .I1(tmp_1_fu_574_p4[18]),
        .O(\s[0]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_12 
       (.I0(tmp_1_fu_574_p4[17]),
        .I1(tmp_1_fu_574_p4[16]),
        .O(\s[0]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_13 
       (.I0(tmp_1_fu_574_p4[0]),
        .I1(tmp_1_fu_574_p4[1]),
        .O(\s[0]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_14 
       (.I0(tmp_1_fu_574_p4[15]),
        .I1(tmp_1_fu_574_p4[14]),
        .O(\s[0]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_15 
       (.I0(tmp_1_fu_574_p4[13]),
        .I1(tmp_1_fu_574_p4[12]),
        .O(\s[0]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_16 
       (.I0(tmp_1_fu_574_p4[11]),
        .I1(tmp_1_fu_574_p4[10]),
        .O(\s[0]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_17 
       (.I0(tmp_1_fu_574_p4[9]),
        .I1(tmp_1_fu_574_p4[8]),
        .O(\s[0]_i_17_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_18 
       (.I0(tmp_1_fu_574_p4[7]),
        .I1(tmp_1_fu_574_p4[6]),
        .O(\s[0]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_19 
       (.I0(tmp_1_fu_574_p4[5]),
        .I1(tmp_1_fu_574_p4[4]),
        .O(\s[0]_i_19_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_20 
       (.I0(tmp_1_fu_574_p4[3]),
        .I1(tmp_1_fu_574_p4[2]),
        .O(\s[0]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \s[0]_i_21 
       (.I0(tmp_1_fu_574_p4[0]),
        .I1(tmp_1_fu_574_p4[1]),
        .O(\s[0]_i_21_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s[0]_i_4 
       (.I0(\s_reg_n_5_[0] ),
        .O(\s[0]_i_4_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \s[0]_i_6 
       (.I0(tmp_1_fu_574_p4[28]),
        .O(\s[0]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_7 
       (.I0(tmp_1_fu_574_p4[27]),
        .I1(tmp_1_fu_574_p4[26]),
        .O(\s[0]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_8 
       (.I0(tmp_1_fu_574_p4[25]),
        .I1(tmp_1_fu_574_p4[24]),
        .O(\s[0]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \s[0]_i_9 
       (.I0(tmp_1_fu_574_p4[23]),
        .I1(tmp_1_fu_574_p4[22]),
        .O(\s[0]_i_9_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[0] 
       (.C(ap_clk),
        .CE(count_new_0_reg_320),
        .D(\s_reg[0]_i_2_n_20 ),
        .Q(\s_reg_n_5_[0] ),
        .R(s));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \s_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\s_reg[0]_i_2_n_5 ,\s_reg[0]_i_2_n_6 ,\s_reg[0]_i_2_n_7 ,\s_reg[0]_i_2_n_8 ,\s_reg[0]_i_2_n_9 ,\s_reg[0]_i_2_n_10 ,\s_reg[0]_i_2_n_11 ,\s_reg[0]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\s_reg[0]_i_2_n_13 ,\s_reg[0]_i_2_n_14 ,\s_reg[0]_i_2_n_15 ,\s_reg[0]_i_2_n_16 ,\s_reg[0]_i_2_n_17 ,\s_reg[0]_i_2_n_18 ,\s_reg[0]_i_2_n_19 ,\s_reg[0]_i_2_n_20 }),
        .S({tmp_1_fu_574_p4[4:0],\s_reg_n_5_[2] ,\s_reg_n_5_[1] ,\s[0]_i_4_n_5 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \s_reg[0]_i_3 
       (.CI(\s_reg[0]_i_5_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_s_reg[0]_i_3_CO_UNCONNECTED [7],p_0_in,\s_reg[0]_i_3_n_7 ,\s_reg[0]_i_3_n_8 ,\s_reg[0]_i_3_n_9 ,\s_reg[0]_i_3_n_10 ,\s_reg[0]_i_3_n_11 ,\s_reg[0]_i_3_n_12 }),
        .DI({1'b0,tmp_1_fu_574_p4[28],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_s_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({1'b0,\s[0]_i_6_n_5 ,\s[0]_i_7_n_5 ,\s[0]_i_8_n_5 ,\s[0]_i_9_n_5 ,\s[0]_i_10_n_5 ,\s[0]_i_11_n_5 ,\s[0]_i_12_n_5 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \s_reg[0]_i_5 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\s_reg[0]_i_5_n_5 ,\s_reg[0]_i_5_n_6 ,\s_reg[0]_i_5_n_7 ,\s_reg[0]_i_5_n_8 ,\s_reg[0]_i_5_n_9 ,\s_reg[0]_i_5_n_10 ,\s_reg[0]_i_5_n_11 ,\s_reg[0]_i_5_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\s[0]_i_13_n_5 }),
        .O(\NLW_s_reg[0]_i_5_O_UNCONNECTED [7:0]),
        .S({\s[0]_i_14_n_5 ,\s[0]_i_15_n_5 ,\s[0]_i_16_n_5 ,\s[0]_i_17_n_5 ,\s[0]_i_18_n_5 ,\s[0]_i_19_n_5 ,\s[0]_i_20_n_5 ,\s[0]_i_21_n_5 }));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[10] 
       (.C(ap_clk),
        .CE(count_new_0_reg_320),
        .D(\s_reg[8]_i_1_n_18 ),
        .Q(tmp_1_fu_574_p4[7]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[11] 
       (.C(ap_clk),
        .CE(count_new_0_reg_320),
        .D(\s_reg[8]_i_1_n_17 ),
        .Q(tmp_1_fu_574_p4[8]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[12] 
       (.C(ap_clk),
        .CE(count_new_0_reg_320),
        .D(\s_reg[8]_i_1_n_16 ),
        .Q(tmp_1_fu_574_p4[9]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[13] 
       (.C(ap_clk),
        .CE(count_new_0_reg_320),
        .D(\s_reg[8]_i_1_n_15 ),
        .Q(tmp_1_fu_574_p4[10]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[14] 
       (.C(ap_clk),
        .CE(count_new_0_reg_320),
        .D(\s_reg[8]_i_1_n_14 ),
        .Q(tmp_1_fu_574_p4[11]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[15] 
       (.C(ap_clk),
        .CE(count_new_0_reg_320),
        .D(\s_reg[8]_i_1_n_13 ),
        .Q(tmp_1_fu_574_p4[12]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[16] 
       (.C(ap_clk),
        .CE(count_new_0_reg_320),
        .D(\s_reg[16]_i_1_n_20 ),
        .Q(tmp_1_fu_574_p4[13]),
        .R(s));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \s_reg[16]_i_1 
       (.CI(\s_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\s_reg[16]_i_1_n_5 ,\s_reg[16]_i_1_n_6 ,\s_reg[16]_i_1_n_7 ,\s_reg[16]_i_1_n_8 ,\s_reg[16]_i_1_n_9 ,\s_reg[16]_i_1_n_10 ,\s_reg[16]_i_1_n_11 ,\s_reg[16]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\s_reg[16]_i_1_n_13 ,\s_reg[16]_i_1_n_14 ,\s_reg[16]_i_1_n_15 ,\s_reg[16]_i_1_n_16 ,\s_reg[16]_i_1_n_17 ,\s_reg[16]_i_1_n_18 ,\s_reg[16]_i_1_n_19 ,\s_reg[16]_i_1_n_20 }),
        .S(tmp_1_fu_574_p4[20:13]));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[17] 
       (.C(ap_clk),
        .CE(count_new_0_reg_320),
        .D(\s_reg[16]_i_1_n_19 ),
        .Q(tmp_1_fu_574_p4[14]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[18] 
       (.C(ap_clk),
        .CE(count_new_0_reg_320),
        .D(\s_reg[16]_i_1_n_18 ),
        .Q(tmp_1_fu_574_p4[15]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[19] 
       (.C(ap_clk),
        .CE(count_new_0_reg_320),
        .D(\s_reg[16]_i_1_n_17 ),
        .Q(tmp_1_fu_574_p4[16]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[1] 
       (.C(ap_clk),
        .CE(count_new_0_reg_320),
        .D(\s_reg[0]_i_2_n_19 ),
        .Q(\s_reg_n_5_[1] ),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[20] 
       (.C(ap_clk),
        .CE(count_new_0_reg_320),
        .D(\s_reg[16]_i_1_n_16 ),
        .Q(tmp_1_fu_574_p4[17]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[21] 
       (.C(ap_clk),
        .CE(count_new_0_reg_320),
        .D(\s_reg[16]_i_1_n_15 ),
        .Q(tmp_1_fu_574_p4[18]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[22] 
       (.C(ap_clk),
        .CE(count_new_0_reg_320),
        .D(\s_reg[16]_i_1_n_14 ),
        .Q(tmp_1_fu_574_p4[19]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[23] 
       (.C(ap_clk),
        .CE(count_new_0_reg_320),
        .D(\s_reg[16]_i_1_n_13 ),
        .Q(tmp_1_fu_574_p4[20]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[24] 
       (.C(ap_clk),
        .CE(count_new_0_reg_320),
        .D(\s_reg[24]_i_1_n_20 ),
        .Q(tmp_1_fu_574_p4[21]),
        .R(s));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \s_reg[24]_i_1 
       (.CI(\s_reg[16]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_s_reg[24]_i_1_CO_UNCONNECTED [7],\s_reg[24]_i_1_n_6 ,\s_reg[24]_i_1_n_7 ,\s_reg[24]_i_1_n_8 ,\s_reg[24]_i_1_n_9 ,\s_reg[24]_i_1_n_10 ,\s_reg[24]_i_1_n_11 ,\s_reg[24]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\s_reg[24]_i_1_n_13 ,\s_reg[24]_i_1_n_14 ,\s_reg[24]_i_1_n_15 ,\s_reg[24]_i_1_n_16 ,\s_reg[24]_i_1_n_17 ,\s_reg[24]_i_1_n_18 ,\s_reg[24]_i_1_n_19 ,\s_reg[24]_i_1_n_20 }),
        .S(tmp_1_fu_574_p4[28:21]));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[25] 
       (.C(ap_clk),
        .CE(count_new_0_reg_320),
        .D(\s_reg[24]_i_1_n_19 ),
        .Q(tmp_1_fu_574_p4[22]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[26] 
       (.C(ap_clk),
        .CE(count_new_0_reg_320),
        .D(\s_reg[24]_i_1_n_18 ),
        .Q(tmp_1_fu_574_p4[23]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[27] 
       (.C(ap_clk),
        .CE(count_new_0_reg_320),
        .D(\s_reg[24]_i_1_n_17 ),
        .Q(tmp_1_fu_574_p4[24]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[28] 
       (.C(ap_clk),
        .CE(count_new_0_reg_320),
        .D(\s_reg[24]_i_1_n_16 ),
        .Q(tmp_1_fu_574_p4[25]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[29] 
       (.C(ap_clk),
        .CE(count_new_0_reg_320),
        .D(\s_reg[24]_i_1_n_15 ),
        .Q(tmp_1_fu_574_p4[26]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[2] 
       (.C(ap_clk),
        .CE(count_new_0_reg_320),
        .D(\s_reg[0]_i_2_n_18 ),
        .Q(\s_reg_n_5_[2] ),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[30] 
       (.C(ap_clk),
        .CE(count_new_0_reg_320),
        .D(\s_reg[24]_i_1_n_14 ),
        .Q(tmp_1_fu_574_p4[27]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[31] 
       (.C(ap_clk),
        .CE(count_new_0_reg_320),
        .D(\s_reg[24]_i_1_n_13 ),
        .Q(tmp_1_fu_574_p4[28]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[3] 
       (.C(ap_clk),
        .CE(count_new_0_reg_320),
        .D(\s_reg[0]_i_2_n_17 ),
        .Q(tmp_1_fu_574_p4[0]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[4] 
       (.C(ap_clk),
        .CE(count_new_0_reg_320),
        .D(\s_reg[0]_i_2_n_16 ),
        .Q(tmp_1_fu_574_p4[1]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[5] 
       (.C(ap_clk),
        .CE(count_new_0_reg_320),
        .D(\s_reg[0]_i_2_n_15 ),
        .Q(tmp_1_fu_574_p4[2]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[6] 
       (.C(ap_clk),
        .CE(count_new_0_reg_320),
        .D(\s_reg[0]_i_2_n_14 ),
        .Q(tmp_1_fu_574_p4[3]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[7] 
       (.C(ap_clk),
        .CE(count_new_0_reg_320),
        .D(\s_reg[0]_i_2_n_13 ),
        .Q(tmp_1_fu_574_p4[4]),
        .R(s));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[8] 
       (.C(ap_clk),
        .CE(count_new_0_reg_320),
        .D(\s_reg[8]_i_1_n_20 ),
        .Q(tmp_1_fu_574_p4[5]),
        .R(s));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \s_reg[8]_i_1 
       (.CI(\s_reg[0]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\s_reg[8]_i_1_n_5 ,\s_reg[8]_i_1_n_6 ,\s_reg[8]_i_1_n_7 ,\s_reg[8]_i_1_n_8 ,\s_reg[8]_i_1_n_9 ,\s_reg[8]_i_1_n_10 ,\s_reg[8]_i_1_n_11 ,\s_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\s_reg[8]_i_1_n_13 ,\s_reg[8]_i_1_n_14 ,\s_reg[8]_i_1_n_15 ,\s_reg[8]_i_1_n_16 ,\s_reg[8]_i_1_n_17 ,\s_reg[8]_i_1_n_18 ,\s_reg[8]_i_1_n_19 ,\s_reg[8]_i_1_n_20 }),
        .S(tmp_1_fu_574_p4[12:5]));
  FDRE #(
    .INIT(1'b0)) 
    \s_reg[9] 
       (.C(ap_clk),
        .CE(count_new_0_reg_320),
        .D(\s_reg[8]_i_1_n_19 ),
        .Q(tmp_1_fu_574_p4[6]),
        .R(s));
endmodule

module design_1_v_tpg_0_0_design_1_v_tpg_0_0_v_tpgHlsDataFlow
   (\icmp_ln1404_1_reg_530_reg[0] ,
    \xCount_V_6_reg[7] ,
    \xCount_V_6_reg[6] ,
    \xCount_V_6_reg[3] ,
    \xCount_V_6_reg[2] ,
    grp_tpgPatternCheckerBoard_fu_1385_ap_return_3,
    grp_tpgPatternCheckerBoard_fu_1385_ap_return_0,
    \q1_reg[6] ,
    \q0_reg[6] ,
    \q0_reg[7] ,
    \q1_reg[2] ,
    \q0_reg[2] ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg,
    ap_enable_reg_pp0_iter12,
    \int_width_reg[15] ,
    icmp_ln520_reg_4037_pp0_iter11_reg,
    ap_enable_reg_pp0_iter13,
    icmp_ln520_reg_4037_pp0_iter12_reg,
    outpix_val_V_50_reg_4444,
    outpix_val_V_23_reg_4449,
    ap_ce_reg,
    \trunc_ln320_reg_4408_reg[7] ,
    or_ln1592_reg_1259,
    \rampStart_load_reg_1167_reg[4] ,
    Q,
    \trunc_ln518_reg_1186_reg[5] ,
    \y_fu_206_reg[15] ,
    Sel_fu_865_p4,
    icmp_ln729_reg_706,
    ap_condition_336,
    fid,
    \y_fu_86_reg[15] ,
    O,
    \boxHCoord_reg[15] ,
    \ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15] ,
    \int_height_reg[14] ,
    \boxVCoord_reg[15] ,
    \ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15] ,
    \i_fu_100_reg[5] ,
    ap_done_cache,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_last_V_out,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg,
    axi_last_V_2_reg_138,
    \select_ln1929_reg_426_reg[6] ,
    cmp2_i_reg_439,
    grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TUSER,
    grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TLAST,
    phi_ln991_loc_fu_116,
    D,
    \rSerie_V_reg[27] ,
    \rSerie_V_reg[4]__0 ,
    outpix_val_V_51_reg_4329_pp0_iter12_reg,
    \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[7]__0 ,
    or_ln1918_reg_710_pp0_iter3_reg,
    icmp_ln729_reg_706_pp0_iter3_reg,
    or_ln1918_2_reg_717_pp0_iter3_reg,
    pixIn9_read_reg_647_pp0_iter2_reg,
    \xCount_V_7_reg[6] ,
    ap_enable_reg_pp0_iter12_reg,
    \y_3_reg_1179_reg[15] ,
    \ap_return_int_reg_reg[7] ,
    S,
    \yCount_V_2_reg[8] ,
    \xCount_V_1_reg[9] ,
    \yCount_V_3_reg[9] ,
    \xCount_V_2_reg[9] ,
    \xCount_V_reg[9] ,
    \yCount_V_reg[9] ,
    \xCount_V_3_reg[9] ,
    ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_11810,
    \ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[7] ,
    \ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[2] ,
    \trunc_ln320_reg_4408_reg[3] ,
    q0,
    \rampVal_loc_0_fu_298_reg[7] ,
    \or_ln1592_reg_1259_reg[0] ,
    q1,
    \trunc_ln320_reg_4408_reg[1] ,
    \ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[0] ,
    \ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[2] ,
    \trunc_ln320_reg_4408_reg[5] ,
    \trunc_ln320_reg_4408_reg[6] ,
    \ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[6] ,
    \q0_reg[5] ,
    \x_4_reg_4018_pp0_iter10_reg_reg[15] ,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1,
    \zonePlateVDelta_loc_0_fu_274_reg[14] ,
    \xBar_V_1_loc_0_fu_290_reg[10] ,
    \rampStart_load_reg_1167_reg[4]_0 ,
    \rampStart_load_reg_1167_reg[0] ,
    \rampStart_load_reg_1167_reg[5] ,
    \rampStart_load_reg_1167_reg[4]_1 ,
    \rampStart_load_reg_1167_reg[6] ,
    \rampStart_load_reg_1167_reg[7] ,
    \rampVal_3_loc_0_fu_302_reg[6] ,
    \p_0_0_0_0_0242373_lcssa386_fu_210_reg[7] ,
    \q1_reg[7] ,
    \add_ln1488_reg_1244_reg[6] ,
    \add_ln1488_reg_1244_reg[0] ,
    \add_ln1488_reg_1244_reg[7] ,
    \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[1]__0 ,
    \add_ln1488_reg_1244_reg[1] ,
    \gSerie_V_reg[0] ,
    \zonePlateVDelta_loc_0_fu_274_reg[15] ,
    \x_4_reg_4018_pp0_iter10_reg_reg[15]_0 ,
    \x_4_reg_4018_pp0_iter10_reg_reg[15]_1 ,
    \xBar_V_1_loc_0_fu_290_reg[7] ,
    \xBar_V_1_loc_0_fu_290_reg[6] ,
    \xBar_V_1_loc_0_fu_290_reg[6]_0 ,
    \xBar_V_loc_0_fu_286_reg[7] ,
    \xBar_V_loc_0_fu_286_reg[10] ,
    \xBar_V_loc_0_fu_286_reg[6] ,
    \xBar_V_loc_0_fu_286_reg[6]_0 ,
    \rampVal_3_loc_0_fu_302_reg[2] ,
    \rampVal_3_loc_0_fu_302_reg[3] ,
    \rampStart_load_reg_1167_reg[2] ,
    \rampStart_load_reg_1167_reg[1] ,
    \add_ln1488_reg_1244_reg[1]_0 ,
    \hdata_loc_0_fu_266_reg[3] ,
    \hdata_loc_0_fu_266_reg[2] ,
    \add_ln1488_reg_1244_reg[7]_0 ,
    \add_ln1488_reg_1244_reg[6]_0 ,
    \add_ln1488_reg_1244_reg[5] ,
    \add_ln1488_reg_1244_reg[4] ,
    \add_ln1488_reg_1244_reg[3] ,
    \add_ln1488_reg_1244_reg[2] ,
    \x_4_reg_4018_pp0_iter10_reg_reg[15]_2 ,
    DI,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg,
    \axi_data_V_5_fu_106_reg[47] ,
    \axi_data_V_fu_108_reg[47] ,
    SR,
    \y_fu_206_reg[15]_0 ,
    grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID,
    \ap_CS_fsm_reg[1] ,
    grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg0,
    \x_fu_114_reg[14] ,
    \pixIn_val_V_4_reg_752_pp0_iter3_reg_reg[2] ,
    \ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6] ,
    \pixIn_val_V_5_reg_759_pp0_iter3_reg_reg[6] ,
    \int_boxColorB_reg[4] ,
    \icmp_ln1897_4_reg_751_reg[0] ,
    \pixIn10_read_reg_642_pp0_iter2_reg_reg[5]__0 ,
    \int_boxColorB_reg[6] ,
    \pixIn_val_V_2_reg_738_pp0_iter3_reg_reg[6] ,
    \int_boxColorB_reg[4]_0 ,
    \int_boxColorB_reg[5] ,
    \int_boxColorB_reg[6]_0 ,
    \pixIn_val_V_1_reg_731_pp0_iter3_reg_reg[6] ,
    \int_boxColorG_reg[4] ,
    \int_boxColorG_reg[5] ,
    \int_boxColorG_reg[6] ,
    \j_fu_110_reg[10] ,
    \j_fu_110_reg[4] ,
    ap_NS_fsm12_out,
    \select_ln1929_reg_426_reg[6]_0 ,
    \select_ln1929_reg_426_reg[6]_1 ,
    \select_ln1929_reg_426_reg[6]_2 ,
    \y_fu_86_reg[4] ,
    \ap_CS_fsm_reg[8] ,
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done_reg,
    \ap_CS_fsm_reg[5] ,
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg,
    \or_ln1592_reg_1259_reg[0]_0 ,
    \trunc_ln320_reg_4408_reg[1]_0 ,
    \trunc_ln320_reg_4408_reg[4] ,
    \trunc_ln320_reg_4408_reg[3]_0 ,
    \trunc_ln320_reg_4408_reg[4]_0 ,
    \trunc_ln320_reg_4408_reg[7]_0 ,
    \int_bckgndId_reg[0] ,
    \rampVal_3_loc_0_fu_302_reg[0] ,
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg_0,
    \ap_CS_fsm_reg[4] ,
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg_1,
    \int_colorFormat_reg[0] ,
    out,
    internal_empty_n_reg,
    \axi_0_2_lcssa_reg_148_reg[47] ,
    \q0_reg[7]_0 ,
    \q1_reg[0] ,
    \q1_reg[0]_0 ,
    \p_0_3_0_0_0248379_lcssa395_fu_222_reg[7] ,
    \ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7] ,
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7] ,
    \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7] ,
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7] ,
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7] ,
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7] ,
    RSTC,
    ap_clk,
    CO,
    icmp_ln1428_fu_264_p2,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181,
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[4] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[3] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[2] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[0] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7] ,
    E,
    C,
    icmp_ln1072_fu_1750_p2,
    icmp_ln1072_8_fu_1804_p2,
    \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[0] ,
    \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7] ,
    \boxVCoord_reg[7] ,
    \rampStart_reg[7] ,
    \cmp35_not_reg_1224_reg[0] ,
    \ult_reg_1229_reg[0] ,
    \icmp_ln729_reg_706_reg[0] ,
    icmp_ln1844_fu_269_p2_carry_i_16,
    icmp_ln1844_fu_269_p2_carry_i_12,
    \boxHCoord_reg[7] ,
    \hDir_reg[0] ,
    \hDir_reg[0]_0 ,
    \hDir_reg[0]_1 ,
    \icmp_ln1897_5_reg_756[0]_i_13 ,
    \ap_CS_fsm[2]_i_2 ,
    icmp_ln1856_fu_307_p2_carry_i_16,
    icmp_ln1856_fu_307_p2_carry_i_12,
    \boxVCoord_reg[7]_0 ,
    \vDir_reg[0] ,
    \vDir_reg[0]_0 ,
    i__carry__0_i_8__1,
    \axi_last_V_fu_112_reg[0] ,
    ap_done_cache_reg,
    \axi_last_V_fu_46_reg[0] ,
    grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg_reg,
    \select_ln1929_reg_426_reg[6]_3 ,
    \cmp2_i_reg_439_reg[0] ,
    ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out,
    \xCount_V_6_reg[7]_0 ,
    \icmp_ln1064_2_reg_566_reg[0] ,
    \xCount_V_7_reg[7] ,
    \ap_phi_reg_pp0_iter1_empty_reg_90_reg[0] ,
    \xCount_V_6_reg[1] ,
    \xCount_V_6_reg[1]_0 ,
    \or_ln1064_reg_557_reg[0] ,
    \xCount_V_7_reg[9] ,
    grp_reg_ap_uint_10_s_fu_176_d,
    \xCount_V_7_reg[9]_0 ,
    \xCount_V_7_reg[9]_1 ,
    \xCount_V_7_reg[9]_2 ,
    \xCount_V_7_reg[8]_i_2 ,
    \xCount_V_7[8]_i_12 ,
    \yCount_V_2_reg[0] ,
    \yCount_V_2_reg[0]_0 ,
    \yCount_V_2_reg[0]_1 ,
    \q0_reg[0]_inv ,
    \q1_reg[0]_inv ,
    \xCount_V_1_reg[7] ,
    \xCount_V_1_reg[9]_0 ,
    g0_b0_i_2,
    \q1_reg[0]_inv_0 ,
    \xCount_V_2_reg[7] ,
    \xCount_V_2_reg[9]_0 ,
    \xCount_V_1_reg[9]_i_5 ,
    \xCount_V_reg[0] ,
    \hBarSel_0_reg[0] ,
    \xCount_V_reg[7] ,
    \xCount_V_reg[9]_0 ,
    \vBarSel_reg[2]_i_4 ,
    \yCount_V_reg[0] ,
    \xCount_V_3_reg[7] ,
    \xCount_V_3_reg[9]_0 ,
    cmp106_fu_386_p2,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_2 ,
    \rampVal_2_flag_1_fu_474_reg[0] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_1 ,
    \hdata_loc_0_fu_266_reg[0] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1 ,
    ap_rst_n,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_2 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4] ,
    grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_reg,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_1 ,
    q4_reg,
    \icmp_ln1285_reg_4073_reg[0] ,
    \trunc_ln320_reg_4408_reg[1]_1 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[7] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[4] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[3] ,
    \rampVal_reg[0] ,
    add_ln1298_fu_1708_p2,
    \zonePlateVDelta_reg[15] ,
    \sub_ln229_reg_4129_reg[10] ,
    \outpix_val_V_6_fu_486_reg[7] ,
    \outpix_val_V_11_fu_506_reg[0] ,
    \rampVal_3_new_0_fu_306_reg[0] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3 ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3_0 ,
    \zonePlateVDelta_reg[15]_i_2 ,
    \or_ln691_2_reg_4394_reg[0]_i_3 ,
    \or_ln691_2_reg_4394_reg[0]_i_4 ,
    \sub_ln229_reg_4129_reg[10]_0 ,
    \sub_ln229_reg_4129_reg[10]_1 ,
    \sub_ln229_1_reg_4138_reg[10] ,
    \or_ln691_2_reg_4394_reg[0] ,
    \or_ln691_2_reg_4394_reg[0]_0 ,
    \or_ln691_6_reg_4401_reg[0] ,
    \or_ln691_6_reg_4401_reg[0]_0 ,
    \sub_ln229_1_reg_4138_reg[10]_0 ,
    \hBarSel_0_2_reg[2] ,
    \hBarSel_1_2_reg[1] ,
    \hBarSel_0_2_reg[0] ,
    grp_v_tpgHlsDataFlow_fu_331_ap_start_reg,
    \rampVal_2_loc_0_fu_258_reg[1] ,
    \rampVal_3_loc_0_fu_302_reg[7] ,
    \hdata_loc_0_fu_266_reg[3]_0 ,
    ap_done_reg1,
    s_axis_video_TVALID_int_regslice,
    \rampStart_reg[0] ,
    \cmp35_not_reg_1224_reg[0]_0 ,
    \ult_reg_1229_reg[0]_0 ,
    \or_ln1918_2_reg_717_reg[0] ,
    \or_ln1918_reg_710_reg[0] ,
    \or_ln1918_reg_710_reg[0]_0 ,
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0] ,
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]_0 ,
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ,
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[3] ,
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0 ,
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0 ,
    start_once_reg_reg,
    start_once_reg_reg_0,
    ap_done_reg_reg,
    m_axis_video_TREADY_int_regslice,
    \icmp_ln936_reg_401_reg[0] ,
    \icmp_ln936_reg_401_reg[0]_0 ,
    \tmp_last_V_reg_405_reg[0] ,
    \tmp_last_V_reg_405[0]_i_3 ,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[0] ,
    \ap_CS_fsm_reg[0]_0 ,
    \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0 ,
    \cmp2_i_reg_439[0]_i_2 ,
    ap_done_reg_reg_0,
    boxRight_fu_400_p2_carry__0,
    s_axis_video_TLAST_int_regslice,
    grp_tpgPatternBox_fu_305_ap_start_reg_reg,
    \tmp_last_V_reg_405_reg[0]_0 ,
    \tmp_last_V_reg_405_reg[0]_1 ,
    \tmp_last_V_reg_405_reg[0]_2 ,
    \empty_fu_104_reg[0] ,
    ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done,
    \ap_CS_fsm_reg[5]_0 ,
    \ap_return_int_reg_reg[0] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[6] ,
    \icmp_ln1050_reg_4081_reg[0] ,
    \B_V_data_1_payload_A_reg[16] ,
    \B_V_data_1_payload_A_reg[16]_0 ,
    in,
    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_loc_1_out_o_ap_vld,
    grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg_reg,
    grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg_reg,
    grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_reg_0,
    \axi_data_V_5_fu_106_reg[47]_0 ,
    \axi_data_V_fu_108_reg[47]_0 ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[7] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[7] ,
    \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996_reg[6] ,
    \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[7] ,
    \ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6] ,
    \ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6] ,
    \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6] ,
    \ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6] ,
    \B_V_data_1_payload_A_reg[47] );
  output \icmp_ln1404_1_reg_530_reg[0] ;
  output \xCount_V_6_reg[7] ;
  output \xCount_V_6_reg[6] ;
  output \xCount_V_6_reg[3] ;
  output \xCount_V_6_reg[2] ;
  output [0:0]grp_tpgPatternCheckerBoard_fu_1385_ap_return_3;
  output [0:0]grp_tpgPatternCheckerBoard_fu_1385_ap_return_0;
  output [0:0]\q1_reg[6] ;
  output [0:0]\q0_reg[6] ;
  output \q0_reg[7] ;
  output \q1_reg[2] ;
  output \q0_reg[2] ;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg;
  output ap_enable_reg_pp0_iter12;
  output [0:0]\int_width_reg[15] ;
  output icmp_ln520_reg_4037_pp0_iter11_reg;
  output ap_enable_reg_pp0_iter13;
  output icmp_ln520_reg_4037_pp0_iter12_reg;
  output [0:0]outpix_val_V_50_reg_4444;
  output [0:0]outpix_val_V_23_reg_4449;
  output ap_ce_reg;
  output [0:0]\trunc_ln320_reg_4408_reg[7] ;
  output or_ln1592_reg_1259;
  output [3:0]\rampStart_load_reg_1167_reg[4] ;
  output [6:0]Q;
  output [2:0]\trunc_ln518_reg_1186_reg[5] ;
  output [15:0]\y_fu_206_reg[15] ;
  output [1:0]Sel_fu_865_p4;
  output icmp_ln729_reg_706;
  output ap_condition_336;
  output fid;
  output [12:0]\y_fu_86_reg[15] ;
  output [7:0]O;
  output [14:0]\boxHCoord_reg[15] ;
  output [0:0]\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15] ;
  output [7:0]\int_height_reg[14] ;
  output [14:0]\boxVCoord_reg[15] ;
  output [0:0]\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15] ;
  output [5:0]\i_fu_100_reg[5] ;
  output ap_done_cache;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_last_V_out;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg;
  output axi_last_V_2_reg_138;
  output \select_ln1929_reg_426_reg[6] ;
  output cmp2_i_reg_439;
  output grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TUSER;
  output grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TLAST;
  output phi_ln991_loc_fu_116;
  output [14:0]D;
  output [8:0]\rSerie_V_reg[27] ;
  output [1:0]\rSerie_V_reg[4]__0 ;
  output [7:0]outpix_val_V_51_reg_4329_pp0_iter12_reg;
  output [5:0]\outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[7]__0 ;
  output or_ln1918_reg_710_pp0_iter3_reg;
  output icmp_ln729_reg_706_pp0_iter3_reg;
  output or_ln1918_2_reg_717_pp0_iter3_reg;
  output [7:0]pixIn9_read_reg_647_pp0_iter2_reg;
  output [2:0]\xCount_V_7_reg[6] ;
  output ap_enable_reg_pp0_iter12_reg;
  output [7:0]\y_3_reg_1179_reg[15] ;
  output [3:0]\ap_return_int_reg_reg[7] ;
  output [0:0]S;
  output [8:0]\yCount_V_2_reg[8] ;
  output [9:0]\xCount_V_1_reg[9] ;
  output [9:0]\yCount_V_3_reg[9] ;
  output [9:0]\xCount_V_2_reg[9] ;
  output [9:0]\xCount_V_reg[9] ;
  output [9:0]\yCount_V_reg[9] ;
  output [9:0]\xCount_V_3_reg[9] ;
  output ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_11810;
  output [0:0]\ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[7] ;
  output \ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[2] ;
  output \trunc_ln320_reg_4408_reg[3] ;
  output [5:0]q0;
  output [7:0]\rampVal_loc_0_fu_298_reg[7] ;
  output \or_ln1592_reg_1259_reg[0] ;
  output [5:0]q1;
  output \trunc_ln320_reg_4408_reg[1] ;
  output [0:0]\ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[0] ;
  output \ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[2] ;
  output \trunc_ln320_reg_4408_reg[5] ;
  output \trunc_ln320_reg_4408_reg[6] ;
  output [1:0]\ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[6] ;
  output [0:0]\q0_reg[5] ;
  output [14:0]\x_4_reg_4018_pp0_iter10_reg_reg[15] ;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0;
  output grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1;
  output [14:0]\zonePlateVDelta_loc_0_fu_274_reg[14] ;
  output [10:0]\xBar_V_1_loc_0_fu_290_reg[10] ;
  output \rampStart_load_reg_1167_reg[4]_0 ;
  output [0:0]\rampStart_load_reg_1167_reg[0] ;
  output \rampStart_load_reg_1167_reg[5] ;
  output \rampStart_load_reg_1167_reg[4]_1 ;
  output \rampStart_load_reg_1167_reg[6] ;
  output \rampStart_load_reg_1167_reg[7] ;
  output \rampVal_3_loc_0_fu_302_reg[6] ;
  output [5:0]\p_0_0_0_0_0242373_lcssa386_fu_210_reg[7] ;
  output [5:0]\q1_reg[7] ;
  output \add_ln1488_reg_1244_reg[6] ;
  output [0:0]\add_ln1488_reg_1244_reg[0] ;
  output \add_ln1488_reg_1244_reg[7] ;
  output \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[1]__0 ;
  output \add_ln1488_reg_1244_reg[1] ;
  output [0:0]\gSerie_V_reg[0] ;
  output [0:0]\zonePlateVDelta_loc_0_fu_274_reg[15] ;
  output [6:0]\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 ;
  output [6:0]\x_4_reg_4018_pp0_iter10_reg_reg[15]_1 ;
  output [0:0]\xBar_V_1_loc_0_fu_290_reg[7] ;
  output [1:0]\xBar_V_1_loc_0_fu_290_reg[6] ;
  output [2:0]\xBar_V_1_loc_0_fu_290_reg[6]_0 ;
  output [0:0]\xBar_V_loc_0_fu_286_reg[7] ;
  output [10:0]\xBar_V_loc_0_fu_286_reg[10] ;
  output [1:0]\xBar_V_loc_0_fu_286_reg[6] ;
  output [2:0]\xBar_V_loc_0_fu_286_reg[6]_0 ;
  output \rampVal_3_loc_0_fu_302_reg[2] ;
  output \rampVal_3_loc_0_fu_302_reg[3] ;
  output \rampStart_load_reg_1167_reg[2] ;
  output \rampStart_load_reg_1167_reg[1] ;
  output \add_ln1488_reg_1244_reg[1]_0 ;
  output \hdata_loc_0_fu_266_reg[3] ;
  output \hdata_loc_0_fu_266_reg[2] ;
  output \add_ln1488_reg_1244_reg[7]_0 ;
  output \add_ln1488_reg_1244_reg[6]_0 ;
  output \add_ln1488_reg_1244_reg[5] ;
  output \add_ln1488_reg_1244_reg[4] ;
  output \add_ln1488_reg_1244_reg[3] ;
  output \add_ln1488_reg_1244_reg[2] ;
  output [6:0]\x_4_reg_4018_pp0_iter10_reg_reg[15]_2 ;
  output [6:0]DI;
  output grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg;
  output [47:0]\axi_data_V_5_fu_106_reg[47] ;
  output [47:0]\axi_data_V_fu_108_reg[47] ;
  output [0:0]SR;
  output \y_fu_206_reg[15]_0 ;
  output grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID;
  output [0:0]\ap_CS_fsm_reg[1] ;
  output grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg0;
  output [2:0]\x_fu_114_reg[14] ;
  output [2:0]\pixIn_val_V_4_reg_752_pp0_iter3_reg_reg[2] ;
  output [5:0]\ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6] ;
  output [2:0]\pixIn_val_V_5_reg_759_pp0_iter3_reg_reg[6] ;
  output \int_boxColorB_reg[4] ;
  output \icmp_ln1897_4_reg_751_reg[0] ;
  output \pixIn10_read_reg_642_pp0_iter2_reg_reg[5]__0 ;
  output \int_boxColorB_reg[6] ;
  output [2:0]\pixIn_val_V_2_reg_738_pp0_iter3_reg_reg[6] ;
  output \int_boxColorB_reg[4]_0 ;
  output \int_boxColorB_reg[5] ;
  output \int_boxColorB_reg[6]_0 ;
  output [2:0]\pixIn_val_V_1_reg_731_pp0_iter3_reg_reg[6] ;
  output \int_boxColorG_reg[4] ;
  output \int_boxColorG_reg[5] ;
  output \int_boxColorG_reg[6] ;
  output [7:0]\j_fu_110_reg[10] ;
  output \j_fu_110_reg[4] ;
  output ap_NS_fsm12_out;
  output \select_ln1929_reg_426_reg[6]_0 ;
  output \select_ln1929_reg_426_reg[6]_1 ;
  output \select_ln1929_reg_426_reg[6]_2 ;
  output \y_fu_86_reg[4] ;
  output \ap_CS_fsm_reg[8] ;
  output ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done_reg;
  output \ap_CS_fsm_reg[5] ;
  output [1:0]ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg;
  output \or_ln1592_reg_1259_reg[0]_0 ;
  output \trunc_ln320_reg_4408_reg[1]_0 ;
  output \trunc_ln320_reg_4408_reg[4] ;
  output \trunc_ln320_reg_4408_reg[3]_0 ;
  output \trunc_ln320_reg_4408_reg[4]_0 ;
  output \trunc_ln320_reg_4408_reg[7]_0 ;
  output \int_bckgndId_reg[0] ;
  output \rampVal_3_loc_0_fu_302_reg[0] ;
  output ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg_0;
  output \ap_CS_fsm_reg[4] ;
  output ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg_1;
  output [15:0]\int_colorFormat_reg[0] ;
  output [47:0]out;
  output [0:0]internal_empty_n_reg;
  output [47:0]\axi_0_2_lcssa_reg_148_reg[47] ;
  output [7:0]\q0_reg[7]_0 ;
  output [0:0]\q1_reg[0] ;
  output [0:0]\q1_reg[0]_0 ;
  output [7:0]\p_0_3_0_0_0248379_lcssa395_fu_222_reg[7] ;
  output [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7] ;
  output [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7] ;
  output [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7] ;
  output [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7] ;
  output [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7] ;
  output [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7] ;
  input RSTC;
  input ap_clk;
  input [0:0]CO;
  input icmp_ln1428_fu_264_p2;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[4] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[3] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[2] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[0] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7] ;
  input [0:0]E;
  input [15:0]C;
  input icmp_ln1072_fu_1750_p2;
  input icmp_ln1072_8_fu_1804_p2;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[0] ;
  input \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7] ;
  input [7:0]\boxVCoord_reg[7] ;
  input [6:0]\rampStart_reg[7] ;
  input [7:0]\cmp35_not_reg_1224_reg[0] ;
  input [7:0]\ult_reg_1229_reg[0] ;
  input [15:0]\icmp_ln729_reg_706_reg[0] ;
  input [7:0]icmp_ln1844_fu_269_p2_carry_i_16;
  input [7:0]icmp_ln1844_fu_269_p2_carry_i_12;
  input [0:0]\boxHCoord_reg[7] ;
  input [3:0]\hDir_reg[0] ;
  input [0:0]\hDir_reg[0]_0 ;
  input [2:0]\hDir_reg[0]_1 ;
  input [0:0]\icmp_ln1897_5_reg_756[0]_i_13 ;
  input [15:0]\ap_CS_fsm[2]_i_2 ;
  input [7:0]icmp_ln1856_fu_307_p2_carry_i_16;
  input [7:0]icmp_ln1856_fu_307_p2_carry_i_12;
  input [0:0]\boxVCoord_reg[7]_0 ;
  input [3:0]\vDir_reg[0] ;
  input [3:0]\vDir_reg[0]_0 ;
  input [0:0]i__carry__0_i_8__1;
  input \axi_last_V_fu_112_reg[0] ;
  input ap_done_cache_reg;
  input \axi_last_V_fu_46_reg[0] ;
  input grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg_reg;
  input \select_ln1929_reg_426_reg[6]_3 ;
  input \cmp2_i_reg_439_reg[0] ;
  input ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out;
  input [1:0]\xCount_V_6_reg[7]_0 ;
  input [0:0]\icmp_ln1064_2_reg_566_reg[0] ;
  input [1:0]\xCount_V_7_reg[7] ;
  input [0:0]\ap_phi_reg_pp0_iter1_empty_reg_90_reg[0] ;
  input \xCount_V_6_reg[1] ;
  input \xCount_V_6_reg[1]_0 ;
  input \or_ln1064_reg_557_reg[0] ;
  input \xCount_V_7_reg[9] ;
  input [8:0]grp_reg_ap_uint_10_s_fu_176_d;
  input \xCount_V_7_reg[9]_0 ;
  input \xCount_V_7_reg[9]_1 ;
  input \xCount_V_7_reg[9]_2 ;
  input \xCount_V_7_reg[8]_i_2 ;
  input \xCount_V_7[8]_i_12 ;
  input \yCount_V_2_reg[0] ;
  input \yCount_V_2_reg[0]_0 ;
  input \yCount_V_2_reg[0]_1 ;
  input [0:0]\q0_reg[0]_inv ;
  input [0:0]\q1_reg[0]_inv ;
  input [7:0]\xCount_V_1_reg[7] ;
  input [0:0]\xCount_V_1_reg[9]_0 ;
  input [7:0]g0_b0_i_2;
  input [2:0]\q1_reg[0]_inv_0 ;
  input [7:0]\xCount_V_2_reg[7] ;
  input [0:0]\xCount_V_2_reg[9]_0 ;
  input \xCount_V_1_reg[9]_i_5 ;
  input [0:0]\xCount_V_reg[0] ;
  input [0:0]\hBarSel_0_reg[0] ;
  input [7:0]\xCount_V_reg[7] ;
  input [0:0]\xCount_V_reg[9]_0 ;
  input [7:0]\vBarSel_reg[2]_i_4 ;
  input [2:0]\yCount_V_reg[0] ;
  input [7:0]\xCount_V_3_reg[7] ;
  input [0:0]\xCount_V_3_reg[9]_0 ;
  input cmp106_fu_386_p2;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_2 ;
  input \rampVal_2_flag_1_fu_474_reg[0] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_2 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_1 ;
  input \hdata_loc_0_fu_266_reg[0] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1 ;
  input ap_rst_n;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_2 ;
  input [1:0]\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4] ;
  input grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_reg;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_1 ;
  input q4_reg;
  input \icmp_ln1285_reg_4073_reg[0] ;
  input \trunc_ln320_reg_4408_reg[1]_1 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0 ;
  input [1:0]\ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[7] ;
  input [2:0]\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[4] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[3] ;
  input \rampVal_reg[0] ;
  input [15:0]add_ln1298_fu_1708_p2;
  input [15:0]\zonePlateVDelta_reg[15] ;
  input [10:0]\sub_ln229_reg_4129_reg[10] ;
  input \outpix_val_V_6_fu_486_reg[7] ;
  input \outpix_val_V_11_fu_506_reg[0] ;
  input \rampVal_3_new_0_fu_306_reg[0] ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3 ;
  input \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3_0 ;
  input [0:0]\zonePlateVDelta_reg[15]_i_2 ;
  input [13:0]\or_ln691_2_reg_4394_reg[0]_i_3 ;
  input [13:0]\or_ln691_2_reg_4394_reg[0]_i_4 ;
  input [3:0]\sub_ln229_reg_4129_reg[10]_0 ;
  input [0:0]\sub_ln229_reg_4129_reg[10]_1 ;
  input [0:0]\sub_ln229_1_reg_4138_reg[10] ;
  input [0:0]\or_ln691_2_reg_4394_reg[0] ;
  input [0:0]\or_ln691_2_reg_4394_reg[0]_0 ;
  input [0:0]\or_ln691_6_reg_4401_reg[0] ;
  input [0:0]\or_ln691_6_reg_4401_reg[0]_0 ;
  input [10:0]\sub_ln229_1_reg_4138_reg[10]_0 ;
  input \hBarSel_0_2_reg[2] ;
  input \hBarSel_1_2_reg[1] ;
  input \hBarSel_0_2_reg[0] ;
  input grp_v_tpgHlsDataFlow_fu_331_ap_start_reg;
  input \rampVal_2_loc_0_fu_258_reg[1] ;
  input \rampVal_3_loc_0_fu_302_reg[7] ;
  input \hdata_loc_0_fu_266_reg[3]_0 ;
  input ap_done_reg1;
  input s_axis_video_TVALID_int_regslice;
  input \rampStart_reg[0] ;
  input [15:0]\cmp35_not_reg_1224_reg[0]_0 ;
  input [15:0]\ult_reg_1229_reg[0]_0 ;
  input \or_ln1918_2_reg_717_reg[0] ;
  input [12:0]\or_ln1918_reg_710_reg[0] ;
  input \or_ln1918_reg_710_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0] ;
  input \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ;
  input \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[3] ;
  input [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0 ;
  input [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0 ;
  input start_once_reg_reg;
  input start_once_reg_reg_0;
  input [1:0]ap_done_reg_reg;
  input m_axis_video_TREADY_int_regslice;
  input \icmp_ln936_reg_401_reg[0] ;
  input \icmp_ln936_reg_401_reg[0]_0 ;
  input \tmp_last_V_reg_405_reg[0] ;
  input \tmp_last_V_reg_405[0]_i_3 ;
  input \ap_CS_fsm_reg[3] ;
  input \ap_CS_fsm_reg[0] ;
  input \ap_CS_fsm_reg[0]_0 ;
  input [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0 ;
  input [2:0]\cmp2_i_reg_439[0]_i_2 ;
  input ap_done_reg_reg_0;
  input [14:0]boxRight_fu_400_p2_carry__0;
  input s_axis_video_TLAST_int_regslice;
  input grp_tpgPatternBox_fu_305_ap_start_reg_reg;
  input \tmp_last_V_reg_405_reg[0]_0 ;
  input \tmp_last_V_reg_405_reg[0]_1 ;
  input \tmp_last_V_reg_405_reg[0]_2 ;
  input \empty_fu_104_reg[0] ;
  input ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done;
  input \ap_CS_fsm_reg[5]_0 ;
  input \ap_return_int_reg_reg[0] ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[6] ;
  input \icmp_ln1050_reg_4081_reg[0] ;
  input \B_V_data_1_payload_A_reg[16] ;
  input [0:0]\B_V_data_1_payload_A_reg[16]_0 ;
  input [39:0]in;
  input grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_loc_1_out_o_ap_vld;
  input grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg_reg;
  input grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg_reg;
  input grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_reg_0;
  input [47:0]\axi_data_V_5_fu_106_reg[47]_0 ;
  input [47:0]\axi_data_V_fu_108_reg[47]_0 ;
  input \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[7] ;
  input [5:0]\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7] ;
  input [0:0]\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[7] ;
  input [5:0]\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6] ;
  input [2:0]\ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996_reg[6] ;
  input [1:0]\ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[7] ;
  input [2:0]\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6] ;
  input [2:0]\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6] ;
  input [5:0]\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6] ;
  input [2:0]\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6] ;
  input [47:0]\B_V_data_1_payload_A_reg[47] ;

  wire AXIvideo2MultiPixStream_U0_n_115;
  wire AXIvideo2MultiPixStream_U0_n_12;
  wire AXIvideo2MultiPixStream_U0_n_9;
  wire [31:24]AXIvideo2MultiPixStream_U0_srcYUV_din;
  wire \B_V_data_1_payload_A_reg[16] ;
  wire [0:0]\B_V_data_1_payload_A_reg[16]_0 ;
  wire [47:0]\B_V_data_1_payload_A_reg[47] ;
  wire [15:0]C;
  wire [0:0]CO;
  wire [14:0]D;
  wire [6:0]DI;
  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire MultiPixStream2AXIvideo_U0_n_15;
  wire MultiPixStream2AXIvideo_U0_n_17;
  wire MultiPixStream2AXIvideo_U0_n_32;
  wire [7:0]O;
  wire [6:0]Q;
  wire RSTC;
  wire [0:0]S;
  wire [0:0]SR;
  wire [1:0]Sel_fu_865_p4;
  wire [15:0]add_ln1298_fu_1708_p2;
  wire [0:0]\add_ln1488_reg_1244_reg[0] ;
  wire \add_ln1488_reg_1244_reg[1] ;
  wire \add_ln1488_reg_1244_reg[1]_0 ;
  wire \add_ln1488_reg_1244_reg[2] ;
  wire \add_ln1488_reg_1244_reg[3] ;
  wire \add_ln1488_reg_1244_reg[4] ;
  wire \add_ln1488_reg_1244_reg[5] ;
  wire \add_ln1488_reg_1244_reg[6] ;
  wire \add_ln1488_reg_1244_reg[6]_0 ;
  wire \add_ln1488_reg_1244_reg[7] ;
  wire \add_ln1488_reg_1244_reg[7]_0 ;
  wire [15:0]\ap_CS_fsm[2]_i_2 ;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[3] ;
  wire \ap_CS_fsm_reg[4] ;
  wire \ap_CS_fsm_reg[5] ;
  wire \ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg[8] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_NS_fsm12_out;
  wire ap_ce_reg;
  wire ap_clk;
  wire ap_condition_336;
  wire ap_done_cache;
  wire ap_done_cache_reg;
  wire ap_done_reg1;
  wire [1:0]ap_done_reg_reg;
  wire ap_done_reg_reg_0;
  wire ap_enable_reg_pp0_iter12;
  wire ap_enable_reg_pp0_iter12_reg;
  wire ap_enable_reg_pp0_iter13;
  wire [0:0]\ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[0] ;
  wire \ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[2] ;
  wire \ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[2] ;
  wire [0:0]\ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[7] ;
  wire [1:0]\ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[6] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2 ;
  wire [5:0]\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7] ;
  wire ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_11810;
  wire ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_1 ;
  wire [5:0]\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_2 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 ;
  wire \ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1 ;
  wire [0:0]\ap_phi_reg_pp0_iter1_empty_reg_90_reg[0] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[3] ;
  wire [2:0]\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[4] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[7] ;
  wire ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181;
  wire [1:0]\ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[7] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[0] ;
  wire [1:0]\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0 ;
  wire [0:0]\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[7] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[0] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[2] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[3] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[4] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0 ;
  wire [2:0]\ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996_reg[6] ;
  wire \ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[6] ;
  wire [1:0]\ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[7] ;
  wire [0:0]\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15] ;
  wire [0:0]\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15] ;
  wire \ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7] ;
  wire [5:0]\ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6] ;
  wire [2:0]\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6] ;
  wire [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7] ;
  wire [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0 ;
  wire [2:0]\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6] ;
  wire [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7] ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0] ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ;
  wire [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7] ;
  wire [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0 ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[3] ;
  wire [5:0]\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6] ;
  wire [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7] ;
  wire \ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]_0 ;
  wire [2:0]\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6] ;
  wire [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7] ;
  wire [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0 ;
  wire [7:0]\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7] ;
  wire \ap_return_int_reg_reg[0] ;
  wire [3:0]\ap_return_int_reg_reg[7] ;
  wire ap_rst_n;
  wire ap_sync_AXIvideo2MultiPixStream_U0_ap_ready;
  wire ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done_reg;
  wire [1:0]ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg_0;
  wire ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg_1;
  wire ap_sync_reg_tpgBackground_U0_ap_ready_reg_n_5;
  wire ap_sync_tpgBackground_U0_ap_ready;
  wire [47:0]\axi_0_2_lcssa_reg_148_reg[47] ;
  wire [47:0]\axi_data_V_5_fu_106_reg[47] ;
  wire [47:0]\axi_data_V_5_fu_106_reg[47]_0 ;
  wire [47:0]\axi_data_V_fu_108_reg[47] ;
  wire [47:0]\axi_data_V_fu_108_reg[47]_0 ;
  wire axi_last_V_2_reg_138;
  wire \axi_last_V_fu_112_reg[0] ;
  wire \axi_last_V_fu_46_reg[0] ;
  wire [47:0]bckgndYUV_dout;
  wire bckgndYUV_empty_n;
  wire bckgndYUV_full_n;
  wire [14:0]\boxHCoord_reg[15] ;
  wire [0:0]\boxHCoord_reg[7] ;
  wire [14:0]boxRight_fu_400_p2_carry__0;
  wire [14:0]\boxVCoord_reg[15] ;
  wire [7:0]\boxVCoord_reg[7] ;
  wire [0:0]\boxVCoord_reg[7]_0 ;
  wire cmp106_fu_386_p2;
  wire cmp2_i_reg_439;
  wire [2:0]\cmp2_i_reg_439[0]_i_2 ;
  wire \cmp2_i_reg_439_reg[0] ;
  wire [7:0]\cmp35_not_reg_1224_reg[0] ;
  wire [15:0]\cmp35_not_reg_1224_reg[0]_0 ;
  wire \empty_fu_104_reg[0] ;
  wire fid;
  wire [7:0]g0_b0_i_2;
  wire [0:0]\gSerie_V_reg[0] ;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg_reg;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_last_V_out;
  wire grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg;
  wire [8:0]grp_reg_ap_uint_10_s_fu_176_d;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1;
  wire grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_loc_1_out_o_ap_vld;
  wire grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg0;
  wire grp_tpgPatternBox_fu_305_ap_start_reg_reg;
  wire [0:0]grp_tpgPatternCheckerBoard_fu_1385_ap_return_0;
  wire [0:0]grp_tpgPatternCheckerBoard_fu_1385_ap_return_3;
  wire grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg_reg;
  wire grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_reg;
  wire grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_reg_0;
  wire grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg_reg;
  wire grp_v_tpgHlsDataFlow_fu_331_ap_done;
  wire grp_v_tpgHlsDataFlow_fu_331_ap_ready;
  wire grp_v_tpgHlsDataFlow_fu_331_ap_start_reg;
  wire grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TLAST;
  wire grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TUSER;
  wire grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID;
  wire \hBarSel_0_2_reg[0] ;
  wire \hBarSel_0_2_reg[2] ;
  wire [0:0]\hBarSel_0_reg[0] ;
  wire \hBarSel_1_2_reg[1] ;
  wire [3:0]\hDir_reg[0] ;
  wire [0:0]\hDir_reg[0]_0 ;
  wire [2:0]\hDir_reg[0]_1 ;
  wire \hdata_loc_0_fu_266_reg[0] ;
  wire \hdata_loc_0_fu_266_reg[2] ;
  wire \hdata_loc_0_fu_266_reg[3] ;
  wire \hdata_loc_0_fu_266_reg[3]_0 ;
  wire [0:0]i__carry__0_i_8__1;
  wire [5:0]\i_fu_100_reg[5] ;
  wire \icmp_ln1050_reg_4081_reg[0] ;
  wire [0:0]\icmp_ln1064_2_reg_566_reg[0] ;
  wire icmp_ln1072_8_fu_1804_p2;
  wire icmp_ln1072_fu_1750_p2;
  wire \icmp_ln1285_reg_4073_reg[0] ;
  wire \icmp_ln1404_1_reg_530_reg[0] ;
  wire icmp_ln1428_fu_264_p2;
  wire [7:0]icmp_ln1844_fu_269_p2_carry_i_12;
  wire [7:0]icmp_ln1844_fu_269_p2_carry_i_16;
  wire [7:0]icmp_ln1856_fu_307_p2_carry_i_12;
  wire [7:0]icmp_ln1856_fu_307_p2_carry_i_16;
  wire \icmp_ln1897_4_reg_751_reg[0] ;
  wire [0:0]\icmp_ln1897_5_reg_756[0]_i_13 ;
  wire icmp_ln520_reg_4037_pp0_iter11_reg;
  wire icmp_ln520_reg_4037_pp0_iter12_reg;
  wire icmp_ln729_reg_706;
  wire icmp_ln729_reg_706_pp0_iter3_reg;
  wire [15:0]\icmp_ln729_reg_706_reg[0] ;
  wire \icmp_ln936_reg_401_reg[0] ;
  wire \icmp_ln936_reg_401_reg[0]_0 ;
  wire [39:0]in;
  wire \int_bckgndId_reg[0] ;
  wire \int_boxColorB_reg[4] ;
  wire \int_boxColorB_reg[4]_0 ;
  wire \int_boxColorB_reg[5] ;
  wire \int_boxColorB_reg[6] ;
  wire \int_boxColorB_reg[6]_0 ;
  wire \int_boxColorG_reg[4] ;
  wire \int_boxColorG_reg[5] ;
  wire \int_boxColorG_reg[6] ;
  wire [15:0]\int_colorFormat_reg[0] ;
  wire [7:0]\int_height_reg[14] ;
  wire [0:0]\int_width_reg[15] ;
  wire internal_empty_n4_out;
  wire internal_empty_n4_out_2;
  wire [0:0]internal_empty_n_reg;
  wire [7:0]\j_fu_110_reg[10] ;
  wire \j_fu_110_reg[4] ;
  wire [1:0]mOutPtr_reg;
  wire m_axis_video_TREADY_int_regslice;
  wire \or_ln1064_reg_557_reg[0] ;
  wire or_ln1592_reg_1259;
  wire \or_ln1592_reg_1259_reg[0] ;
  wire \or_ln1592_reg_1259_reg[0]_0 ;
  wire or_ln1918_2_reg_717_pp0_iter3_reg;
  wire \or_ln1918_2_reg_717_reg[0] ;
  wire or_ln1918_reg_710_pp0_iter3_reg;
  wire [12:0]\or_ln1918_reg_710_reg[0] ;
  wire \or_ln1918_reg_710_reg[0]_0 ;
  wire [0:0]\or_ln691_2_reg_4394_reg[0] ;
  wire [0:0]\or_ln691_2_reg_4394_reg[0]_0 ;
  wire [13:0]\or_ln691_2_reg_4394_reg[0]_i_3 ;
  wire [13:0]\or_ln691_2_reg_4394_reg[0]_i_4 ;
  wire [0:0]\or_ln691_6_reg_4401_reg[0] ;
  wire [0:0]\or_ln691_6_reg_4401_reg[0]_0 ;
  wire [47:0]out;
  wire \outpix_val_V_11_fu_506_reg[0] ;
  wire [0:0]outpix_val_V_23_reg_4449;
  wire [0:0]outpix_val_V_50_reg_4444;
  wire [7:0]outpix_val_V_51_reg_4329_pp0_iter12_reg;
  wire \outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[1]__0 ;
  wire [5:0]\outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[7]__0 ;
  wire \outpix_val_V_6_fu_486_reg[7] ;
  wire ovrlayYUV_U_n_7;
  wire ovrlayYUV_empty_n;
  wire ovrlayYUV_full_n;
  wire p_0_0_0_0_0242373_lcssa386_fu_2100;
  wire [5:0]\p_0_0_0_0_0242373_lcssa386_fu_210_reg[7] ;
  wire [7:0]\p_0_3_0_0_0248379_lcssa395_fu_222_reg[7] ;
  wire phi_ln991_loc_fu_116;
  wire \pixIn10_read_reg_642_pp0_iter2_reg_reg[5]__0 ;
  wire [7:0]pixIn9_read_reg_647_pp0_iter2_reg;
  wire [2:0]\pixIn_val_V_1_reg_731_pp0_iter3_reg_reg[6] ;
  wire [2:0]\pixIn_val_V_2_reg_738_pp0_iter3_reg_reg[6] ;
  wire [2:0]\pixIn_val_V_4_reg_752_pp0_iter3_reg_reg[2] ;
  wire [2:0]\pixIn_val_V_5_reg_759_pp0_iter3_reg_reg[6] ;
  wire [5:0]q0;
  wire [0:0]\q0_reg[0]_inv ;
  wire \q0_reg[2] ;
  wire [0:0]\q0_reg[5] ;
  wire [0:0]\q0_reg[6] ;
  wire \q0_reg[7] ;
  wire [7:0]\q0_reg[7]_0 ;
  wire [5:0]q1;
  wire [0:0]\q1_reg[0] ;
  wire [0:0]\q1_reg[0]_0 ;
  wire [0:0]\q1_reg[0]_inv ;
  wire [2:0]\q1_reg[0]_inv_0 ;
  wire \q1_reg[2] ;
  wire [0:0]\q1_reg[6] ;
  wire [5:0]\q1_reg[7] ;
  wire q4_reg;
  wire [8:0]\rSerie_V_reg[27] ;
  wire [1:0]\rSerie_V_reg[4]__0 ;
  wire [0:0]\rampStart_load_reg_1167_reg[0] ;
  wire \rampStart_load_reg_1167_reg[1] ;
  wire \rampStart_load_reg_1167_reg[2] ;
  wire [3:0]\rampStart_load_reg_1167_reg[4] ;
  wire \rampStart_load_reg_1167_reg[4]_0 ;
  wire \rampStart_load_reg_1167_reg[4]_1 ;
  wire \rampStart_load_reg_1167_reg[5] ;
  wire \rampStart_load_reg_1167_reg[6] ;
  wire \rampStart_load_reg_1167_reg[7] ;
  wire \rampStart_reg[0] ;
  wire [6:0]\rampStart_reg[7] ;
  wire \rampVal_2_flag_1_fu_474_reg[0] ;
  wire \rampVal_2_loc_0_fu_258_reg[1] ;
  wire \rampVal_3_loc_0_fu_302_reg[0] ;
  wire \rampVal_3_loc_0_fu_302_reg[2] ;
  wire \rampVal_3_loc_0_fu_302_reg[3] ;
  wire \rampVal_3_loc_0_fu_302_reg[6] ;
  wire \rampVal_3_loc_0_fu_302_reg[7] ;
  wire \rampVal_3_new_0_fu_306_reg[0] ;
  wire [7:0]\rampVal_loc_0_fu_298_reg[7] ;
  wire \rampVal_reg[0] ;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TVALID_int_regslice;
  wire \select_ln1929_reg_426_reg[6] ;
  wire \select_ln1929_reg_426_reg[6]_0 ;
  wire \select_ln1929_reg_426_reg[6]_1 ;
  wire \select_ln1929_reg_426_reg[6]_2 ;
  wire \select_ln1929_reg_426_reg[6]_3 ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire [47:0]srcYUV_dout;
  wire srcYUV_empty_n;
  wire srcYUV_full_n;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_for_tpgForeground_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_3;
  wire start_once_reg_reg;
  wire start_once_reg_reg_0;
  wire [0:0]\sub_ln229_1_reg_4138_reg[10] ;
  wire [10:0]\sub_ln229_1_reg_4138_reg[10]_0 ;
  wire [10:0]\sub_ln229_reg_4129_reg[10] ;
  wire [3:0]\sub_ln229_reg_4129_reg[10]_0 ;
  wire [0:0]\sub_ln229_reg_4129_reg[10]_1 ;
  wire \tmp_last_V_reg_405[0]_i_3 ;
  wire \tmp_last_V_reg_405_reg[0] ;
  wire \tmp_last_V_reg_405_reg[0]_0 ;
  wire \tmp_last_V_reg_405_reg[0]_1 ;
  wire \tmp_last_V_reg_405_reg[0]_2 ;
  wire [47:0]tpgBackground_U0_bckgndYUV_din;
  wire tpgBackground_U0_n_331;
  wire tpgForeground_U0_ap_start;
  wire tpgForeground_U0_n_104;
  wire tpgForeground_U0_n_80;
  wire tpgForeground_U0_n_82;
  wire tpgForeground_U0_n_83;
  wire tpgForeground_U0_n_84;
  wire tpgForeground_U0_n_85;
  wire tpgForeground_U0_n_86;
  wire tpgForeground_U0_n_88;
  wire \trunc_ln320_reg_4408_reg[1] ;
  wire \trunc_ln320_reg_4408_reg[1]_0 ;
  wire \trunc_ln320_reg_4408_reg[1]_1 ;
  wire \trunc_ln320_reg_4408_reg[3] ;
  wire \trunc_ln320_reg_4408_reg[3]_0 ;
  wire \trunc_ln320_reg_4408_reg[4] ;
  wire \trunc_ln320_reg_4408_reg[4]_0 ;
  wire \trunc_ln320_reg_4408_reg[5] ;
  wire \trunc_ln320_reg_4408_reg[6] ;
  wire [0:0]\trunc_ln320_reg_4408_reg[7] ;
  wire \trunc_ln320_reg_4408_reg[7]_0 ;
  wire [2:0]\trunc_ln518_reg_1186_reg[5] ;
  wire [7:0]\ult_reg_1229_reg[0] ;
  wire [15:0]\ult_reg_1229_reg[0]_0 ;
  wire [7:0]\vBarSel_reg[2]_i_4 ;
  wire [3:0]\vDir_reg[0] ;
  wire [3:0]\vDir_reg[0]_0 ;
  wire [10:0]\xBar_V_1_loc_0_fu_290_reg[10] ;
  wire [1:0]\xBar_V_1_loc_0_fu_290_reg[6] ;
  wire [2:0]\xBar_V_1_loc_0_fu_290_reg[6]_0 ;
  wire [0:0]\xBar_V_1_loc_0_fu_290_reg[7] ;
  wire [10:0]\xBar_V_loc_0_fu_286_reg[10] ;
  wire [1:0]\xBar_V_loc_0_fu_286_reg[6] ;
  wire [2:0]\xBar_V_loc_0_fu_286_reg[6]_0 ;
  wire [0:0]\xBar_V_loc_0_fu_286_reg[7] ;
  wire [7:0]\xCount_V_1_reg[7] ;
  wire [9:0]\xCount_V_1_reg[9] ;
  wire [0:0]\xCount_V_1_reg[9]_0 ;
  wire \xCount_V_1_reg[9]_i_5 ;
  wire [7:0]\xCount_V_2_reg[7] ;
  wire [9:0]\xCount_V_2_reg[9] ;
  wire [0:0]\xCount_V_2_reg[9]_0 ;
  wire [7:0]\xCount_V_3_reg[7] ;
  wire [9:0]\xCount_V_3_reg[9] ;
  wire [0:0]\xCount_V_3_reg[9]_0 ;
  wire \xCount_V_6_reg[1] ;
  wire \xCount_V_6_reg[1]_0 ;
  wire \xCount_V_6_reg[2] ;
  wire \xCount_V_6_reg[3] ;
  wire \xCount_V_6_reg[6] ;
  wire \xCount_V_6_reg[7] ;
  wire [1:0]\xCount_V_6_reg[7]_0 ;
  wire \xCount_V_7[8]_i_12 ;
  wire [2:0]\xCount_V_7_reg[6] ;
  wire [1:0]\xCount_V_7_reg[7] ;
  wire \xCount_V_7_reg[8]_i_2 ;
  wire \xCount_V_7_reg[9] ;
  wire \xCount_V_7_reg[9]_0 ;
  wire \xCount_V_7_reg[9]_1 ;
  wire \xCount_V_7_reg[9]_2 ;
  wire [0:0]\xCount_V_reg[0] ;
  wire [7:0]\xCount_V_reg[7] ;
  wire [9:0]\xCount_V_reg[9] ;
  wire [0:0]\xCount_V_reg[9]_0 ;
  wire [14:0]\x_4_reg_4018_pp0_iter10_reg_reg[15] ;
  wire [6:0]\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 ;
  wire [6:0]\x_4_reg_4018_pp0_iter10_reg_reg[15]_1 ;
  wire [6:0]\x_4_reg_4018_pp0_iter10_reg_reg[15]_2 ;
  wire [2:0]\x_fu_114_reg[14] ;
  wire \yCount_V_2_reg[0] ;
  wire \yCount_V_2_reg[0]_0 ;
  wire \yCount_V_2_reg[0]_1 ;
  wire [8:0]\yCount_V_2_reg[8] ;
  wire [9:0]\yCount_V_3_reg[9] ;
  wire [2:0]\yCount_V_reg[0] ;
  wire [9:0]\yCount_V_reg[9] ;
  wire [7:0]\y_3_reg_1179_reg[15] ;
  wire [15:0]\y_fu_206_reg[15] ;
  wire \y_fu_206_reg[15]_0 ;
  wire [12:0]\y_fu_86_reg[15] ;
  wire \y_fu_86_reg[4] ;
  wire [14:0]\zonePlateVDelta_loc_0_fu_274_reg[14] ;
  wire [0:0]\zonePlateVDelta_loc_0_fu_274_reg[15] ;
  wire [15:0]\zonePlateVDelta_reg[15] ;
  wire [0:0]\zonePlateVDelta_reg[15]_i_2 ;

  design_1_v_tpg_0_0_design_1_v_tpg_0_0_AXIvideo2MultiPixStream AXIvideo2MultiPixStream_U0
       (.E(AXIvideo2MultiPixStream_U0_n_12),
        .Q(ap_CS_fsm_state2),
        .RSTC(RSTC),
        .\ap_CS_fsm_reg[1]_0 (SR),
        .\ap_CS_fsm_reg[2]_0 (\outpix_val_V_6_fu_486_reg[7] ),
        .\ap_CS_fsm_reg[4]_0 (\ap_CS_fsm_reg[4] ),
        .\ap_CS_fsm_reg[5]_0 (\ap_CS_fsm_reg[5] ),
        .\ap_CS_fsm_reg[5]_1 (ap_done_reg_reg),
        .\ap_CS_fsm_reg[5]_2 (ap_done_reg_reg_0),
        .\ap_CS_fsm_reg[5]_3 (\ap_CS_fsm_reg[5]_0 ),
        .\ap_CS_fsm_reg[8]_0 (\ap_CS_fsm_reg[8] ),
        .ap_clk(ap_clk),
        .ap_done_cache(ap_done_cache),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_done_reg1(ap_done_reg1),
        .ap_rst_n(ap_rst_n),
        .ap_sync_AXIvideo2MultiPixStream_U0_ap_ready(ap_sync_AXIvideo2MultiPixStream_U0_ap_ready),
        .ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg(\rampStart_reg[0] ),
        .ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg_0(ap_sync_reg_tpgBackground_U0_ap_ready_reg_n_5),
        .ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done),
        .ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg[1]),
        .ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg_0(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg_0),
        .ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg_1(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg_1),
        .\axi_0_2_lcssa_reg_148_reg[47]_0 (\axi_0_2_lcssa_reg_148_reg[47] ),
        .\axi_data_V_5_fu_106_reg[47]_0 (\axi_data_V_5_fu_106_reg[47] ),
        .\axi_data_V_5_fu_106_reg[47]_1 (\axi_data_V_5_fu_106_reg[47]_0 ),
        .\axi_data_V_fu_108_reg[47] (\axi_data_V_fu_108_reg[47] ),
        .\axi_data_V_fu_108_reg[47]_0 (\axi_data_V_fu_108_reg[47]_0 ),
        .axi_last_V_2_reg_138(axi_last_V_2_reg_138),
        .\axi_last_V_fu_112_reg[0] (\axi_last_V_fu_112_reg[0] ),
        .\axi_last_V_fu_46_reg[0] (\axi_last_V_fu_46_reg[0] ),
        .\div_cast_reg_412_reg[10]_0 (\icmp_ln729_reg_706_reg[0] [11:1]),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg_reg_0(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg_reg_1(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_ap_start_reg_reg),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_last_V_out(grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181_axi_last_V_out),
        .grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_0(grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg),
        .grp_v_tpgHlsDataFlow_fu_331_ap_done(grp_v_tpgHlsDataFlow_fu_331_ap_done),
        .grp_v_tpgHlsDataFlow_fu_331_ap_ready(grp_v_tpgHlsDataFlow_fu_331_ap_ready),
        .grp_v_tpgHlsDataFlow_fu_331_ap_start_reg(grp_v_tpgHlsDataFlow_fu_331_ap_start_reg),
        .grp_v_tpgHlsDataFlow_fu_331_ap_start_reg_reg(AXIvideo2MultiPixStream_U0_n_115),
        .in(AXIvideo2MultiPixStream_U0_srcYUV_din),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_empty_n_reg(AXIvideo2MultiPixStream_U0_n_9),
        .p_0_0_0_0_0242373_lcssa386_fu_2100(p_0_0_0_0_0242373_lcssa386_fu_2100),
        .\p_0_3_0_0_0248379_lcssa395_fu_222_reg[0] (\B_V_data_1_payload_A_reg[16] ),
        .\p_0_3_0_0_0248379_lcssa395_fu_222_reg[0]_0 (\B_V_data_1_payload_A_reg[16]_0 ),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .s_axis_video_TVALID_int_regslice(s_axis_video_TVALID_int_regslice),
        .shiftReg_ce(shiftReg_ce),
        .srcYUV_empty_n(srcYUV_empty_n),
        .srcYUV_full_n(srcYUV_full_n),
        .\trunc_ln782_reg_382_reg[11]_0 (\ap_CS_fsm[2]_i_2 [11:0]));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_MultiPixStream2AXIvideo MultiPixStream2AXIvideo_U0
       (.E(MultiPixStream2AXIvideo_U0_n_15),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q(ap_CS_fsm_state3),
        .RSTC(RSTC),
        .SR(ap_NS_fsm12_out),
        .\ap_CS_fsm_reg[0]_0 (\ap_CS_fsm_reg[0] ),
        .\ap_CS_fsm_reg[0]_1 (\ap_CS_fsm_reg[0]_0 ),
        .\ap_CS_fsm_reg[1]_0 (MultiPixStream2AXIvideo_U0_n_32),
        .\ap_CS_fsm_reg[3]_0 (ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_ready_reg[0]),
        .\ap_CS_fsm_reg[3]_1 (\ap_CS_fsm_reg[3] ),
        .ap_clk(ap_clk),
        .ap_done_reg_reg_0(ap_done_reg_reg),
        .ap_done_reg_reg_1(ap_done_reg_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done),
        .ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done_reg(ap_sync_reg_grp_v_tpgHlsDataFlow_fu_331_ap_done_reg),
        .\empty_fu_104_reg[0]_0 (\empty_fu_104_reg[0] ),
        .fid(fid),
        .fid_INST_0_i_1_0(\ap_CS_fsm[2]_i_2 [11:6]),
        .grp_v_tpgHlsDataFlow_fu_331_ap_done(grp_v_tpgHlsDataFlow_fu_331_ap_done),
        .grp_v_tpgHlsDataFlow_fu_331_ap_ready(grp_v_tpgHlsDataFlow_fu_331_ap_ready),
        .grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TLAST(grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TLAST),
        .grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TUSER(grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TUSER),
        .\i_fu_100_reg[5]_0 (\i_fu_100_reg[5] ),
        .\icmp_ln936_reg_401_reg[0] (grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID),
        .\icmp_ln936_reg_401_reg[0]_0 (MultiPixStream2AXIvideo_U0_n_17),
        .\icmp_ln936_reg_401_reg[0]_1 (\icmp_ln936_reg_401_reg[0] ),
        .\icmp_ln936_reg_401_reg[0]_2 (\icmp_ln936_reg_401_reg[0]_0 ),
        .\j_fu_110_reg[10] (\j_fu_110_reg[10] ),
        .\j_fu_110_reg[4] (\j_fu_110_reg[4] ),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .ovrlayYUV_empty_n(ovrlayYUV_empty_n),
        .phi_ln991_loc_fu_116(phi_ln991_loc_fu_116),
        .shiftReg_ce(shiftReg_ce_1),
        .\tmp_last_V_reg_405[0]_i_2 ({\icmp_ln729_reg_706_reg[0] [11:9],\icmp_ln729_reg_706_reg[0] [6:5],\icmp_ln729_reg_706_reg[0] [3:1]}),
        .\tmp_last_V_reg_405[0]_i_3 (\tmp_last_V_reg_405[0]_i_3 ),
        .\tmp_last_V_reg_405_reg[0] (\tmp_last_V_reg_405_reg[0] ),
        .\tmp_last_V_reg_405_reg[0]_0 (\tmp_last_V_reg_405_reg[0]_0 ),
        .\tmp_last_V_reg_405_reg[0]_1 (\tmp_last_V_reg_405_reg[0]_1 ),
        .\tmp_last_V_reg_405_reg[0]_2 (\tmp_last_V_reg_405_reg[0]_2 ),
        .\tmp_user_V_reg_186_reg[0] (ovrlayYUV_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_AXIvideo2MultiPixStream_U0_ap_ready),
        .Q(ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready),
        .R(AXIvideo2MultiPixStream_U0_n_115));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_tpgBackground_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_tpgBackground_U0_ap_ready),
        .Q(ap_sync_reg_tpgBackground_U0_ap_ready_reg_n_5),
        .R(AXIvideo2MultiPixStream_U0_n_115));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w48_d16_S bckgndYUV_U
       (.D(tpgForeground_U0_n_82),
        .E(tpgForeground_U0_n_80),
        .Q(mOutPtr_reg),
        .RSTC(RSTC),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .bckgndYUV_empty_n(bckgndYUV_empty_n),
        .bckgndYUV_full_n(bckgndYUV_full_n),
        .in(tpgBackground_U0_bckgndYUV_din),
        .internal_empty_n4_out(internal_empty_n4_out_2),
        .internal_empty_n_reg_0(tpgForeground_U0_n_83),
        .internal_full_n_reg_0(tpgForeground_U0_n_88),
        .\mOutPtr_reg[3]_0 (tpgForeground_U0_n_84),
        .out(bckgndYUV_dout),
        .shiftReg_ce(shiftReg_ce_0));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w48_d16_S_4 ovrlayYUV_U
       (.\B_V_data_1_payload_A_reg[16] (\B_V_data_1_payload_A_reg[16] ),
        .\B_V_data_1_payload_A_reg[16]_0 (\B_V_data_1_payload_A_reg[16]_0 ),
        .\B_V_data_1_payload_A_reg[47] (\B_V_data_1_payload_A_reg[47] ),
        .\B_V_data_1_state[0]_i_2 (ap_done_reg_reg[1]),
        .E(MultiPixStream2AXIvideo_U0_n_15),
        .Q(ap_CS_fsm_state3),
        .RSTC(RSTC),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\int_colorFormat_reg[0] (\int_colorFormat_reg[0] ),
        .internal_empty_n_reg_0(ovrlayYUV_U_n_7),
        .\mOutPtr_reg[1]_0 (grp_v_tpgHlsDataFlow_fu_331_m_axis_video_TVALID),
        .\mOutPtr_reg[4]_0 (MultiPixStream2AXIvideo_U0_n_17),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .out(out),
        .ovrlayYUV_empty_n(ovrlayYUV_empty_n),
        .ovrlayYUV_full_n(ovrlayYUV_full_n),
        .shiftReg_ce(shiftReg_ce_1));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_fifo_w48_d16_S_5 srcYUV_U
       (.E(AXIvideo2MultiPixStream_U0_n_12),
        .RSTC(RSTC),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in({in[39:24],AXIvideo2MultiPixStream_U0_srcYUV_din,in[23:0]}),
        .internal_empty_n4_out(internal_empty_n4_out),
        .\mOutPtr_reg[3]_0 (AXIvideo2MultiPixStream_U0_n_9),
        .out(srcYUV_dout),
        .p_0_0_0_0_0242373_lcssa386_fu_2100(p_0_0_0_0_0242373_lcssa386_fu_2100),
        .shiftReg_ce(shiftReg_ce),
        .srcYUV_empty_n(srcYUV_empty_n),
        .srcYUV_full_n(srcYUV_full_n));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0 start_for_MultiPixStream2AXIvideo_U0_U
       (.E(tpgForeground_U0_n_104),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .RSTC(RSTC),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(MultiPixStream2AXIvideo_U0_n_32),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg_3),
        .tpgForeground_U0_ap_start(tpgForeground_U0_ap_start));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_start_for_tpgForeground_U0 start_for_tpgForeground_U0_U
       (.RSTC(RSTC),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_v_tpgHlsDataFlow_fu_331_ap_start_reg(grp_v_tpgHlsDataFlow_fu_331_ap_start_reg),
        .internal_empty_n_reg_0(tpgForeground_U0_n_86),
        .internal_empty_n_reg_1(tpgBackground_U0_n_331),
        .\mOutPtr_reg[0]_0 (ap_sync_reg_tpgBackground_U0_ap_ready_reg_n_5),
        .\mOutPtr_reg[1]_0 (tpgForeground_U0_n_85),
        .start_for_tpgForeground_U0_full_n(start_for_tpgForeground_U0_full_n),
        .start_once_reg(start_once_reg),
        .tpgForeground_U0_ap_start(tpgForeground_U0_ap_start));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgBackground tpgBackground_U0
       (.C(C),
        .CO(CO),
        .D(\rampStart_load_reg_1167_reg[4] ),
        .DI({\xCount_V_6_reg[7] ,\xCount_V_6_reg[6] ,\xCount_V_6_reg[3] ,\xCount_V_6_reg[2] }),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .E(E),
        .Q(Q),
        .RSTC(RSTC),
        .S(S),
        .add_ln1298_fu_1708_p2(add_ln1298_fu_1708_p2),
        .\add_ln1488_reg_1244_reg[0]_0 (\add_ln1488_reg_1244_reg[0] ),
        .\add_ln1488_reg_1244_reg[1]_0 (\add_ln1488_reg_1244_reg[1] ),
        .\add_ln1488_reg_1244_reg[1]_1 (\add_ln1488_reg_1244_reg[1]_0 ),
        .\add_ln1488_reg_1244_reg[2]_0 (\add_ln1488_reg_1244_reg[2] ),
        .\add_ln1488_reg_1244_reg[3]_0 (\add_ln1488_reg_1244_reg[3] ),
        .\add_ln1488_reg_1244_reg[4]_0 (\add_ln1488_reg_1244_reg[4] ),
        .\add_ln1488_reg_1244_reg[5]_0 (\add_ln1488_reg_1244_reg[5] ),
        .\add_ln1488_reg_1244_reg[6]_0 (\add_ln1488_reg_1244_reg[6] ),
        .\add_ln1488_reg_1244_reg[6]_1 (\add_ln1488_reg_1244_reg[6]_0 ),
        .\add_ln1488_reg_1244_reg[7]_0 (\add_ln1488_reg_1244_reg[7] ),
        .\add_ln1488_reg_1244_reg[7]_1 (\add_ln1488_reg_1244_reg[7]_0 ),
        .\ap_CS_fsm[2]_i_2 ({\ap_CS_fsm[2]_i_2 [15],\ap_CS_fsm[2]_i_2 [2:0]}),
        .\ap_CS_fsm_reg[1]_0 (ap_CS_fsm_state2),
        .\ap_CS_fsm_reg[3]_0 (p_0_0_0_0_0242373_lcssa386_fu_2100),
        .ap_ce_reg_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter12_reg(ap_enable_reg_pp0_iter12),
        .ap_enable_reg_pp0_iter12_reg_0(ap_enable_reg_pp0_iter12_reg),
        .ap_enable_reg_pp0_iter13_reg(ap_enable_reg_pp0_iter13),
        .ap_enable_reg_pp0_iter13_reg_0(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_11810),
        .\ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[0] (\ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[0] ),
        .\ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[2] (\ap_phi_reg_pp0_iter13_outpix_val_V_69_reg_1245_reg[2] ),
        .\ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[2] (\ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[2] ),
        .\ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[7] (\ap_phi_reg_pp0_iter13_outpix_val_V_72_reg_1059_reg[7] ),
        .\ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[6] (\ap_phi_reg_pp0_iter13_outpix_val_V_74_reg_933_reg[6] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245[2]_i_2 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0] (\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[0]_1 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3] (\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_1 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[3]_2 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7] (\ap_phi_reg_pp0_iter14_outpix_val_V_69_reg_1245_reg[7] ),
        .ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out(ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181133_out),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0] (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[0] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3] (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[3] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4] (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[4] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7] (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_70_reg_1181_reg[7]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117[0]_i_2 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0] (\ap_phi_reg_pp0_iter14_outpix_val_V_71_reg_1117_reg[0] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3 (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[1]_i_3_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[2]_i_2 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[5]_i_2_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3 (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059[6]_i_3 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5] (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[5]_1 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6] (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[6] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7] (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_72_reg_1059_reg[7]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_2 (\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996[5]_i_2 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3] (\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[3] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4] (\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[4] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6] (\ap_phi_reg_pp0_iter14_outpix_val_V_73_reg_996_reg[6] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933[7]_i_3 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3] (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[3] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4] (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[4] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7] ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_0 ),
        .\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1 (\ap_phi_reg_pp0_iter14_outpix_val_V_74_reg_933_reg[7]_1 ),
        .\ap_phi_reg_pp0_iter1_empty_reg_90_reg[0] (\ap_phi_reg_pp0_iter1_empty_reg_90_reg[0] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[3] (\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[3] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[4] (\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[4] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[7] (\ap_phi_reg_pp0_iter1_outpix_val_V_69_reg_1245_reg[7] ),
        .ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181(ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[7] (\ap_phi_reg_pp0_iter1_outpix_val_V_70_reg_1181_reg[7] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[0] (\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[0] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4] (\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[4]_0 ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[7] (\ap_phi_reg_pp0_iter1_outpix_val_V_71_reg_1117_reg[7] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[0] (\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[0] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[2] (\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[2] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[3] (\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[3] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[4] (\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[4] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7] (\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0 (\ap_phi_reg_pp0_iter1_outpix_val_V_72_reg_1059_reg[7]_0 ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996_reg[6] (\ap_phi_reg_pp0_iter1_outpix_val_V_73_reg_996_reg[6] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[6] (\ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[6] ),
        .\ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[7] (\ap_phi_reg_pp0_iter1_outpix_val_V_74_reg_933_reg[7] ),
        .\ap_return_int_reg_reg[7] (\ap_return_int_reg_reg[7] ),
        .\ap_return_int_reg_reg[9] ({grp_reg_ap_uint_10_s_fu_176_d,\ap_return_int_reg_reg[0] }),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_tpgBackground_U0_ap_ready_reg(tpgBackground_U0_n_331),
        .ap_sync_tpgBackground_U0_ap_ready(ap_sync_tpgBackground_U0_ap_ready),
        .bckgndYUV_full_n(bckgndYUV_full_n),
        .cmp106_fu_386_p2(cmp106_fu_386_p2),
        .\cmp35_not_reg_1224_reg[0]_0 (\cmp35_not_reg_1224_reg[0] ),
        .\cmp35_not_reg_1224_reg[0]_1 (\cmp35_not_reg_1224_reg[0]_0 ),
        .g0_b0_i_2(g0_b0_i_2),
        .\gSerie_V_reg[0] (\gSerie_V_reg[0] ),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_0),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_ap_start_reg_reg_1),
        .grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_442_rampVal_3_loc_1_out_o_ap_vld),
        .grp_tpgPatternCheckerBoard_fu_1385_ap_return_0(grp_tpgPatternCheckerBoard_fu_1385_ap_return_0),
        .grp_tpgPatternCheckerBoard_fu_1385_ap_return_3(grp_tpgPatternCheckerBoard_fu_1385_ap_return_3),
        .grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg_reg(grp_tpgPatternCheckerBoard_fu_1385_ap_start_reg_reg),
        .grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_reg(grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_reg_0),
        .grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_reg_0(grp_tpgPatternDPColorSquare_fu_1441_ap_start_reg_reg),
        .grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg_reg(grp_tpgPatternTartanColorBars_fu_1413_ap_start_reg_reg),
        .grp_v_tpgHlsDataFlow_fu_331_ap_start_reg(grp_v_tpgHlsDataFlow_fu_331_ap_start_reg),
        .\hBarSel_0_2_reg[0]_0 (\hBarSel_0_2_reg[0] ),
        .\hBarSel_0_2_reg[2]_0 (\hBarSel_0_2_reg[2] ),
        .\hBarSel_0_reg[0] (\hBarSel_0_reg[0] ),
        .\hBarSel_1_2_reg[1]_0 (\hBarSel_1_2_reg[1] ),
        .\hdata_loc_0_fu_266_reg[0]_0 (\hdata_loc_0_fu_266_reg[0] ),
        .\hdata_loc_0_fu_266_reg[2]_0 (\hdata_loc_0_fu_266_reg[2] ),
        .\hdata_loc_0_fu_266_reg[3]_0 (\hdata_loc_0_fu_266_reg[3] ),
        .\hdata_loc_0_fu_266_reg[3]_1 (\hdata_loc_0_fu_266_reg[3]_0 ),
        .\icmp_ln1050_reg_4081_reg[0] (\icmp_ln1050_reg_4081_reg[0] ),
        .\icmp_ln1064_2_reg_566_reg[0] (\icmp_ln1064_2_reg_566_reg[0] ),
        .icmp_ln1072_8_fu_1804_p2(icmp_ln1072_8_fu_1804_p2),
        .icmp_ln1072_fu_1750_p2(icmp_ln1072_fu_1750_p2),
        .\icmp_ln1285_reg_4073_reg[0] (\icmp_ln1285_reg_4073_reg[0] ),
        .\icmp_ln1404_1_reg_530_reg[0] (\icmp_ln1404_1_reg_530_reg[0] ),
        .icmp_ln1428_fu_264_p2(icmp_ln1428_fu_264_p2),
        .\icmp_ln520_reg_4037_pp0_iter11_reg_reg[0] (icmp_ln520_reg_4037_pp0_iter11_reg),
        .\icmp_ln520_reg_4037_pp0_iter12_reg_reg[0] (icmp_ln520_reg_4037_pp0_iter12_reg),
        .\icmp_ln520_reg_4037_reg[0] (\icmp_ln729_reg_706_reg[0] ),
        .in(tpgBackground_U0_bckgndYUV_din),
        .\int_bckgndId_reg[0] (\int_bckgndId_reg[0] ),
        .\int_width_reg[15] (\int_width_reg[15] ),
        .internal_empty_n_reg(internal_empty_n_reg),
        .\or_ln1064_reg_557_reg[0] (\or_ln1064_reg_557_reg[0] ),
        .\or_ln1592_reg_1259_reg[0]_0 (or_ln1592_reg_1259),
        .\or_ln1592_reg_1259_reg[0]_1 (\or_ln1592_reg_1259_reg[0] ),
        .\or_ln1592_reg_1259_reg[0]_2 (\or_ln1592_reg_1259_reg[0]_0 ),
        .\or_ln691_2_reg_4394_reg[0] (\or_ln691_2_reg_4394_reg[0] ),
        .\or_ln691_2_reg_4394_reg[0]_0 (\or_ln691_2_reg_4394_reg[0]_0 ),
        .\or_ln691_2_reg_4394_reg[0]_i_3 (\or_ln691_2_reg_4394_reg[0]_i_3 ),
        .\or_ln691_2_reg_4394_reg[0]_i_4 (\or_ln691_2_reg_4394_reg[0]_i_4 ),
        .\or_ln691_6_reg_4401_reg[0] (\or_ln691_6_reg_4401_reg[0] ),
        .\or_ln691_6_reg_4401_reg[0]_0 (\or_ln691_6_reg_4401_reg[0]_0 ),
        .out(srcYUV_dout),
        .\outpix_val_V_11_fu_506_reg[0] (\outpix_val_V_11_fu_506_reg[0] ),
        .outpix_val_V_23_reg_4449(outpix_val_V_23_reg_4449),
        .outpix_val_V_50_reg_4444(outpix_val_V_50_reg_4444),
        .outpix_val_V_51_reg_4329_pp0_iter12_reg(outpix_val_V_51_reg_4329_pp0_iter12_reg),
        .\outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[1]__0 (\outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[1]__0 ),
        .\outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[7]__0 (\outpix_val_V_54_reg_4339_pp0_iter12_reg_reg[7]__0 ),
        .\outpix_val_V_6_fu_486_reg[7] (\outpix_val_V_6_fu_486_reg[7] ),
        .\p_0_0_0_0_0242373_lcssa386_fu_210_reg[7]_0 (\p_0_0_0_0_0242373_lcssa386_fu_210_reg[7] ),
        .\p_0_3_0_0_0248379_lcssa395_fu_222_reg[7]_0 (\p_0_3_0_0_0248379_lcssa395_fu_222_reg[7] ),
        .q0(q0),
        .\q0_reg[0]_inv (\q0_reg[0]_inv ),
        .\q0_reg[2] (\q0_reg[2] ),
        .\q0_reg[5] (\q0_reg[5] ),
        .\q0_reg[6] (\q0_reg[6] ),
        .\q0_reg[7] (\q0_reg[7] ),
        .\q0_reg[7]_0 (\q0_reg[7]_0 ),
        .q1(q1),
        .\q1_reg[0] (\q1_reg[0] ),
        .\q1_reg[0]_0 (\q1_reg[0]_0 ),
        .\q1_reg[0]_inv (\q1_reg[0]_inv ),
        .\q1_reg[0]_inv_0 (\q1_reg[0]_inv_0 ),
        .\q1_reg[2] (\q1_reg[2] ),
        .\q1_reg[6] (\q1_reg[6] ),
        .\q1_reg[7] (\q1_reg[7] ),
        .q4_reg(q4_reg),
        .\rSerie_V_reg[27] (\rSerie_V_reg[27] ),
        .\rSerie_V_reg[4]__0 (\rSerie_V_reg[4]__0 ),
        .\rampStart_load_reg_1167_reg[0]_0 (\rampStart_load_reg_1167_reg[0] ),
        .\rampStart_load_reg_1167_reg[1]_0 (\rampStart_load_reg_1167_reg[1] ),
        .\rampStart_load_reg_1167_reg[2]_0 (\rampStart_load_reg_1167_reg[2] ),
        .\rampStart_load_reg_1167_reg[4]_0 (\rampStart_load_reg_1167_reg[4]_0 ),
        .\rampStart_load_reg_1167_reg[4]_1 (\rampStart_load_reg_1167_reg[4]_1 ),
        .\rampStart_load_reg_1167_reg[5]_0 (\rampStart_load_reg_1167_reg[5] ),
        .\rampStart_load_reg_1167_reg[6]_0 (\rampStart_load_reg_1167_reg[6] ),
        .\rampStart_load_reg_1167_reg[7]_0 (\rampStart_load_reg_1167_reg[7] ),
        .\rampStart_reg[0]_0 (\rampStart_reg[0] ),
        .\rampStart_reg[7]_0 (\boxVCoord_reg[7] ),
        .\rampStart_reg[7]_1 (\rampStart_reg[7] ),
        .\rampVal_2_flag_1_fu_474_reg[0] (\rampVal_2_flag_1_fu_474_reg[0] ),
        .\rampVal_2_loc_0_fu_258_reg[1]_0 (\rampVal_2_loc_0_fu_258_reg[1] ),
        .\rampVal_3_loc_0_fu_302_reg[0]_0 (\rampVal_3_loc_0_fu_302_reg[0] ),
        .\rampVal_3_loc_0_fu_302_reg[2]_0 (\rampVal_3_loc_0_fu_302_reg[2] ),
        .\rampVal_3_loc_0_fu_302_reg[3]_0 (\rampVal_3_loc_0_fu_302_reg[3] ),
        .\rampVal_3_loc_0_fu_302_reg[6]_0 (\rampVal_3_loc_0_fu_302_reg[6] ),
        .\rampVal_3_loc_0_fu_302_reg[7]_0 (\rampVal_3_loc_0_fu_302_reg[7] ),
        .\rampVal_3_new_0_fu_306_reg[0]_0 (\rampVal_3_new_0_fu_306_reg[0] ),
        .\rampVal_loc_0_fu_298_reg[7]_0 (\rampVal_loc_0_fu_298_reg[7] ),
        .\rampVal_reg[0]_0 (\rampVal_reg[0] ),
        .shiftReg_ce(shiftReg_ce_0),
        .srcYUV_empty_n(srcYUV_empty_n),
        .start_for_tpgForeground_U0_full_n(start_for_tpgForeground_U0_full_n),
        .start_once_reg(start_once_reg),
        .\sub_ln229_1_reg_4138_reg[10] (\sub_ln229_1_reg_4138_reg[10] ),
        .\sub_ln229_1_reg_4138_reg[10]_0 (\sub_ln229_1_reg_4138_reg[10]_0 ),
        .\sub_ln229_reg_4129_reg[10] (\sub_ln229_reg_4129_reg[10] ),
        .\sub_ln229_reg_4129_reg[10]_0 (\sub_ln229_reg_4129_reg[10]_0 ),
        .\sub_ln229_reg_4129_reg[10]_1 (\sub_ln229_reg_4129_reg[10]_1 ),
        .\trunc_ln320_reg_4408_reg[1] (\trunc_ln320_reg_4408_reg[1] ),
        .\trunc_ln320_reg_4408_reg[1]_0 (\trunc_ln320_reg_4408_reg[1]_0 ),
        .\trunc_ln320_reg_4408_reg[1]_1 (\trunc_ln320_reg_4408_reg[1]_1 ),
        .\trunc_ln320_reg_4408_reg[3] (\trunc_ln320_reg_4408_reg[3] ),
        .\trunc_ln320_reg_4408_reg[3]_0 (\trunc_ln320_reg_4408_reg[3]_0 ),
        .\trunc_ln320_reg_4408_reg[4] (\trunc_ln320_reg_4408_reg[4] ),
        .\trunc_ln320_reg_4408_reg[4]_0 (\trunc_ln320_reg_4408_reg[4]_0 ),
        .\trunc_ln320_reg_4408_reg[5] (\trunc_ln320_reg_4408_reg[5] ),
        .\trunc_ln320_reg_4408_reg[6] (\trunc_ln320_reg_4408_reg[6] ),
        .\trunc_ln320_reg_4408_reg[7] (\trunc_ln320_reg_4408_reg[7] ),
        .\trunc_ln320_reg_4408_reg[7]_0 (\trunc_ln320_reg_4408_reg[7]_0 ),
        .\trunc_ln518_reg_1186_reg[3]_0 (\trunc_ln518_reg_1186_reg[5] [0]),
        .\trunc_ln518_reg_1186_reg[4]_0 (\trunc_ln518_reg_1186_reg[5] [1]),
        .\trunc_ln518_reg_1186_reg[5]_0 (\trunc_ln518_reg_1186_reg[5] [2]),
        .\ult_reg_1229_reg[0]_0 (\ult_reg_1229_reg[0] ),
        .\ult_reg_1229_reg[0]_1 (\ult_reg_1229_reg[0]_0 ),
        .\vBarSel_reg[2]_i_4 (\vBarSel_reg[2]_i_4 ),
        .\xBar_V_1_loc_0_fu_290_reg[10]_0 (\xBar_V_1_loc_0_fu_290_reg[10] ),
        .\xBar_V_1_loc_0_fu_290_reg[6]_0 (\xBar_V_1_loc_0_fu_290_reg[6] ),
        .\xBar_V_1_loc_0_fu_290_reg[6]_1 (\xBar_V_1_loc_0_fu_290_reg[6]_0 ),
        .\xBar_V_1_loc_0_fu_290_reg[7]_0 (\xBar_V_1_loc_0_fu_290_reg[7] ),
        .\xBar_V_loc_0_fu_286_reg[10]_0 (\xBar_V_loc_0_fu_286_reg[10] ),
        .\xBar_V_loc_0_fu_286_reg[6]_0 (\xBar_V_loc_0_fu_286_reg[6] ),
        .\xBar_V_loc_0_fu_286_reg[6]_1 (\xBar_V_loc_0_fu_286_reg[6]_0 ),
        .\xBar_V_loc_0_fu_286_reg[7]_0 (\xBar_V_loc_0_fu_286_reg[7] ),
        .\xCount_V_1_reg[7] (\xCount_V_1_reg[7] ),
        .\xCount_V_1_reg[9] (\xCount_V_1_reg[9] ),
        .\xCount_V_1_reg[9]_0 (\xCount_V_1_reg[9]_0 ),
        .\xCount_V_1_reg[9]_i_5 (\xCount_V_1_reg[9]_i_5 ),
        .\xCount_V_2_reg[7] (\xCount_V_2_reg[7] ),
        .\xCount_V_2_reg[9] (\xCount_V_2_reg[9] ),
        .\xCount_V_2_reg[9]_0 (\xCount_V_2_reg[9]_0 ),
        .\xCount_V_3_reg[7] (\xCount_V_3_reg[7] ),
        .\xCount_V_3_reg[9] (\xCount_V_3_reg[9] ),
        .\xCount_V_3_reg[9]_0 (\xCount_V_3_reg[9]_0 ),
        .\xCount_V_6_reg[1] (\xCount_V_6_reg[1] ),
        .\xCount_V_6_reg[1]_0 (\xCount_V_6_reg[1]_0 ),
        .\xCount_V_6_reg[7] (\xCount_V_6_reg[7]_0 ),
        .\xCount_V_7[8]_i_12 (\xCount_V_7[8]_i_12 ),
        .\xCount_V_7_reg[6] (\xCount_V_7_reg[6] ),
        .\xCount_V_7_reg[7] (\xCount_V_7_reg[7] ),
        .\xCount_V_7_reg[8]_i_2 (\xCount_V_7_reg[8]_i_2 ),
        .\xCount_V_7_reg[9] (\xCount_V_7_reg[9] ),
        .\xCount_V_7_reg[9]_0 (\xCount_V_7_reg[9]_0 ),
        .\xCount_V_7_reg[9]_1 (\xCount_V_7_reg[9]_1 ),
        .\xCount_V_7_reg[9]_2 (\xCount_V_7_reg[9]_2 ),
        .\xCount_V_reg[0] (\xCount_V_reg[0] ),
        .\xCount_V_reg[7] (\xCount_V_reg[7] ),
        .\xCount_V_reg[9] (\xCount_V_reg[9] ),
        .\xCount_V_reg[9]_0 (\xCount_V_reg[9]_0 ),
        .\x_4_reg_4018_pp0_iter10_reg_reg[15] (\x_4_reg_4018_pp0_iter10_reg_reg[15] ),
        .\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 (\x_4_reg_4018_pp0_iter10_reg_reg[15]_0 ),
        .\x_4_reg_4018_pp0_iter10_reg_reg[15]_1 (\x_4_reg_4018_pp0_iter10_reg_reg[15]_1 ),
        .\x_4_reg_4018_pp0_iter10_reg_reg[15]_2 (\x_4_reg_4018_pp0_iter10_reg_reg[15]_2 ),
        .\x_4_reg_4018_pp0_iter10_reg_reg[15]_3 (DI),
        .\x_4_reg_4018_pp0_iter8_reg_reg[15]__0 (D),
        .\yCount_V_2_reg[0] (\yCount_V_2_reg[0] ),
        .\yCount_V_2_reg[0]_0 (\yCount_V_2_reg[0]_0 ),
        .\yCount_V_2_reg[0]_1 (\yCount_V_2_reg[0]_1 ),
        .\yCount_V_2_reg[8] (\yCount_V_2_reg[8] ),
        .\yCount_V_3_reg[9] (\yCount_V_3_reg[9] ),
        .\yCount_V_reg[0] (\yCount_V_reg[0] ),
        .\yCount_V_reg[9] (\yCount_V_reg[9] ),
        .\y_3_reg_1179_reg[15]_0 (\y_3_reg_1179_reg[15] ),
        .\y_3_reg_1179_reg[6]_0 (Sel_fu_865_p4[0]),
        .\y_3_reg_1179_reg[7]_0 (Sel_fu_865_p4[1]),
        .\y_fu_206_reg[0]_0 (ap_sync_reg_tpgBackground_U0_ap_ready_reg_n_5),
        .\y_fu_206_reg[15]_0 (\y_fu_206_reg[15] ),
        .\y_fu_206_reg[15]_1 (\y_fu_206_reg[15]_0 ),
        .\zonePlateVDelta_loc_0_fu_274_reg[14]_0 (\zonePlateVDelta_loc_0_fu_274_reg[14] ),
        .\zonePlateVDelta_loc_0_fu_274_reg[15]_0 (\zonePlateVDelta_loc_0_fu_274_reg[15] ),
        .\zonePlateVDelta_reg[15]_0 (\zonePlateVDelta_reg[15] ),
        .\zonePlateVDelta_reg[15]_i_2 (\zonePlateVDelta_reg[15]_i_2 ));
  design_1_v_tpg_0_0_design_1_v_tpg_0_0_tpgForeground tpgForeground_U0
       (.D(tpgForeground_U0_n_82),
        .E(tpgForeground_U0_n_80),
        .O(O),
        .Q(\y_fu_86_reg[15] ),
        .RSTC(RSTC),
        .\ap_CS_fsm[0]_i_2_0 (\ap_CS_fsm[2]_i_2 [14:0]),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[2]_0 (tpgForeground_U0_n_86),
        .\ap_CS_fsm_reg[2]_1 (grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_175_ap_start_reg0),
        .\ap_CS_fsm_reg[3]_0 (tpgForeground_U0_n_83),
        .\ap_CS_fsm_reg[3]_1 (tpgForeground_U0_n_88),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(tpgForeground_U0_n_84),
        .ap_enable_reg_pp0_iter5_reg(ap_condition_336),
        .\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15] (\ap_phi_reg_pp0_iter2_boxLeft_reg_194_reg[15] ),
        .\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15] (\ap_phi_reg_pp0_iter2_boxTop_reg_203_reg[15] ),
        .\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7] (\ap_phi_reg_pp0_iter2_pix_val_V_reg_294_reg[7] ),
        .\ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6] (\ap_phi_reg_pp0_iter4_pix_val_V_4_reg_250_reg[6] ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6] (\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[6] ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7] (\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7] ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0 (\ap_phi_reg_pp0_iter5_pix_val_V_1_reg_283_reg[7]_0 ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6] (\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[6] ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7] (\ap_phi_reg_pp0_iter5_pix_val_V_2_reg_272_reg[7] ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0] (\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0] ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 (\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[0]_0 ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7] (\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7] ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0 (\ap_phi_reg_pp0_iter5_pix_val_V_3_reg_261_reg[7]_0 ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[3] (\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[3] ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6] (\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[6] ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7] (\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7] ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]_0 (\ap_phi_reg_pp0_iter5_pix_val_V_4_reg_250_reg[7]_0 ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6] (\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[6] ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7] (\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7] ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0 (\ap_phi_reg_pp0_iter5_pix_val_V_5_reg_239_reg[7]_0 ),
        .\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7] (\ap_phi_reg_pp0_iter5_pix_val_V_reg_294_reg[7] ),
        .ap_rst_n(ap_rst_n),
        .bckgndYUV_empty_n(bckgndYUV_empty_n),
        .\boxHCoord_reg[15] (\boxHCoord_reg[15] ),
        .\boxHCoord_reg[7] (\boxHCoord_reg[7] ),
        .boxRight_fu_400_p2_carry__0(boxRight_fu_400_p2_carry__0),
        .\boxVCoord_reg[15] (\boxVCoord_reg[15] ),
        .\boxVCoord_reg[7] (\boxVCoord_reg[7]_0 ),
        .\boxVCoord_reg[7]_0 (\boxVCoord_reg[7] ),
        .cmp2_i_reg_439(cmp2_i_reg_439),
        .\cmp2_i_reg_439[0]_i_2 (\cmp2_i_reg_439[0]_i_2 ),
        .\cmp2_i_reg_439_reg[0]_0 (\cmp2_i_reg_439_reg[0] ),
        .grp_tpgPatternBox_fu_305_ap_start_reg_reg(grp_tpgPatternBox_fu_305_ap_start_reg_reg),
        .grp_v_tpgHlsDataFlow_fu_331_ap_start_reg(grp_v_tpgHlsDataFlow_fu_331_ap_start_reg),
        .\hDir_reg[0] (\hDir_reg[0] ),
        .\hDir_reg[0]_0 (\hDir_reg[0]_0 ),
        .\hDir_reg[0]_1 (\hDir_reg[0]_1 ),
        .i__carry__0_i_8__1(i__carry__0_i_8__1),
        .icmp_ln1844_fu_269_p2_carry_i_12(icmp_ln1844_fu_269_p2_carry_i_12),
        .icmp_ln1844_fu_269_p2_carry_i_16(icmp_ln1844_fu_269_p2_carry_i_16),
        .icmp_ln1856_fu_307_p2_carry_i_12(icmp_ln1856_fu_307_p2_carry_i_12),
        .icmp_ln1856_fu_307_p2_carry_i_16(icmp_ln1856_fu_307_p2_carry_i_16),
        .\icmp_ln1897_4_reg_751_reg[0] (\icmp_ln1897_4_reg_751_reg[0] ),
        .\icmp_ln1897_5_reg_756[0]_i_13 (\icmp_ln1897_5_reg_756[0]_i_13 ),
        .icmp_ln729_reg_706_pp0_iter3_reg(icmp_ln729_reg_706_pp0_iter3_reg),
        .\icmp_ln729_reg_706_reg[0] (icmp_ln729_reg_706),
        .\icmp_ln729_reg_706_reg[0]_0 (\icmp_ln729_reg_706_reg[0] ),
        .\int_boxColorB_reg[4] (\int_boxColorB_reg[4] ),
        .\int_boxColorB_reg[4]_0 (\int_boxColorB_reg[4]_0 ),
        .\int_boxColorB_reg[5] (\int_boxColorB_reg[5] ),
        .\int_boxColorB_reg[6] (\int_boxColorB_reg[6] ),
        .\int_boxColorB_reg[6]_0 (\int_boxColorB_reg[6]_0 ),
        .\int_boxColorG_reg[4] (\int_boxColorG_reg[4] ),
        .\int_boxColorG_reg[5] (\int_boxColorG_reg[5] ),
        .\int_boxColorG_reg[6] (\int_boxColorG_reg[6] ),
        .\int_height_reg[14] (\int_height_reg[14] ),
        .internal_empty_n4_out(internal_empty_n4_out_2),
        .internal_full_n_reg(tpgForeground_U0_n_85),
        .\mOutPtr_reg[1] (mOutPtr_reg),
        .\mOutPtr_reg[1]_0 (ap_sync_reg_tpgBackground_U0_ap_ready_reg_n_5),
        .\mOutPtr_reg[1]_1 (MultiPixStream2AXIvideo_U0_n_32),
        .\or_ln1918_2_reg_717_pp0_iter3_reg_reg[0]__0 (or_ln1918_2_reg_717_pp0_iter3_reg),
        .\or_ln1918_2_reg_717_reg[0] (\or_ln1918_2_reg_717_reg[0] ),
        .\or_ln1918_reg_710_pp0_iter3_reg_reg[0]__0 (or_ln1918_reg_710_pp0_iter3_reg),
        .\or_ln1918_reg_710_reg[0] (\or_ln1918_reg_710_reg[0] ),
        .\or_ln1918_reg_710_reg[0]_0 (\or_ln1918_reg_710_reg[0]_0 ),
        .out(bckgndYUV_dout),
        .ovrlayYUV_full_n(ovrlayYUV_full_n),
        .\pixIn10_read_reg_642_pp0_iter2_reg_reg[5]__0 (\pixIn10_read_reg_642_pp0_iter2_reg_reg[5]__0 ),
        .pixIn9_read_reg_647_pp0_iter2_reg(pixIn9_read_reg_647_pp0_iter2_reg),
        .\pixIn_val_V_1_reg_731_pp0_iter3_reg_reg[6] (\pixIn_val_V_1_reg_731_pp0_iter3_reg_reg[6] ),
        .\pixIn_val_V_2_reg_738_pp0_iter3_reg_reg[6] (\pixIn_val_V_2_reg_738_pp0_iter3_reg_reg[6] ),
        .\pixIn_val_V_4_reg_752_pp0_iter3_reg_reg[2] (\pixIn_val_V_4_reg_752_pp0_iter3_reg_reg[2] ),
        .\pixIn_val_V_5_reg_759_pp0_iter3_reg_reg[6] (\pixIn_val_V_5_reg_759_pp0_iter3_reg_reg[6] ),
        .\select_ln1929_reg_426_reg[6]_0 (\select_ln1929_reg_426_reg[6] ),
        .\select_ln1929_reg_426_reg[6]_1 (\select_ln1929_reg_426_reg[6]_0 ),
        .\select_ln1929_reg_426_reg[6]_2 (\select_ln1929_reg_426_reg[6]_1 ),
        .\select_ln1929_reg_426_reg[6]_3 (\select_ln1929_reg_426_reg[6]_2 ),
        .\select_ln1929_reg_426_reg[6]_4 (\select_ln1929_reg_426_reg[6]_3 ),
        .shiftReg_ce(shiftReg_ce_1),
        .shiftReg_ce_0(shiftReg_ce_0),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_for_tpgForeground_U0_full_n(start_for_tpgForeground_U0_full_n),
        .start_once_reg(start_once_reg_3),
        .start_once_reg_1(start_once_reg),
        .start_once_reg_reg_0(tpgForeground_U0_n_104),
        .start_once_reg_reg_1(start_once_reg_reg),
        .start_once_reg_reg_2(start_once_reg_reg_0),
        .tpgForeground_U0_ap_start(tpgForeground_U0_ap_start),
        .\vDir_reg[0] (\vDir_reg[0] ),
        .\vDir_reg[0]_0 (\vDir_reg[0]_0 ),
        .\x_fu_114_reg[14] (\x_fu_114_reg[14] ),
        .\y_fu_86_reg[4]_0 (\y_fu_86_reg[4] ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
