
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.317825                       # Number of seconds simulated
sim_ticks                                317825054500                       # Number of ticks simulated
final_tick                               979259307500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 231723                       # Simulator instruction rate (inst/s)
host_op_rate                                   257693                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               36823627                       # Simulator tick rate (ticks/s)
host_mem_usage                                2259808                       # Number of bytes of host memory used
host_seconds                                  8631.01                       # Real time elapsed on the host
sim_insts                                  2000000003                       # Number of instructions simulated
sim_ops                                    2224147476                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 979259307500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher       116032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.inst      1585536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       828736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2530304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      1585536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1585536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       161472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          161472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher         1813                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.inst        24774                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        12949                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               39536                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          2523                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2523                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher        365081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.inst      4988707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data      2607523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               7961311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst      4988707                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4988707                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          508053                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               508053                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          508053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher       365081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst      4988707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data      2607523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              8469364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       39536                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2523                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39536                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2523                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2525184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5120                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  160320                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2530304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               161472                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     80                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                81                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               67                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  317812428000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39536                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2523                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   36059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        31715                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     84.672111                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    75.768554                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    64.421562                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        26041     82.11%     82.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5094     16.06%     98.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          327      1.03%     99.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           97      0.31%     99.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           72      0.23%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           26      0.08%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      0.02%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           10      0.03%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           43      0.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        31715                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          137                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     275.832117                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    957.970669                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511           122     89.05%     89.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            6      4.38%     93.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            2      1.46%     94.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            4      2.92%     97.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            1      0.73%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            1      0.73%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.73%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           137                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          137                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.284672                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.135442                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.580894                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               37     27.01%     27.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      1.46%     28.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               63     45.99%     74.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               14     10.22%     84.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      5.11%     89.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      2.92%     92.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      2.19%     94.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      1.46%     96.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.73%     97.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      1.46%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.73%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.73%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           137                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   6776365474                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              7516165474                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  197280000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                    171744.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               190494.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         7.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      7.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.18                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     9299                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     945                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 23.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                37.46                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    7556347.70                       # Average gap between requests
system.mem_ctrls.pageHitRate                    24.40                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                150068520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 79759515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               193044180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                4165560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         13890249360.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           3074454600                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            786263520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     30817219860                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     22757000640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      46799209560                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           118557863565                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            373.028689                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         309020225201                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   1547015500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    5909622000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 182176346250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  59262975065                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1347427299                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  67581668386                       # Time in different power states
system.mem_ctrls_1.actEnergy                 76390860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 40598910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                88671660                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                8910540                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         11571827280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2424113100                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            710758560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     23793739140                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     18758440800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      53236669185                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           110713875765                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            348.348484                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         310647092871                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   1454860250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    4927108000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 209620414000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  48850141792                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     793300379                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  52179230079                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 979259307500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 979259307500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 979259307500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 979259307500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 979259307500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    979259307500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 979259307500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2114201                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           495732462                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2115225                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            234.363939                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.181753                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.818247                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000177                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999823                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          171                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          617                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          190                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1000658885                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1000658885                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 979259307500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    361491303                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       361491303                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    131615312                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      131615312                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data        12665                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         12665                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data      1054940                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1054940                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data      1055614                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1055614                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    493106615                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        493106615                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    493119280                       # number of overall hits
system.cpu.dcache.overall_hits::total       493119280                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      2251645                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2251645                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1789955                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1789955                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data          234                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          234                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          674                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          674                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      4041600                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4041600                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      4041834                       # number of overall misses
system.cpu.dcache.overall_misses::total       4041834                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  19973613000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  19973613000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  14433907858                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14433907858                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      6066000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      6066000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  34407520858                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34407520858                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  34407520858                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34407520858                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    363742948                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    363742948                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    133405267                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    133405267                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data        12899                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        12899                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data      1055614                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1055614                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data      1055614                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1055614                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    497148215                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    497148215                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    497161114                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    497161114                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.006190                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006190                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.013417                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013417                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.018141                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.018141                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000638                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000638                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.008130                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008130                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.008130                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008130                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  8870.675884                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  8870.675884                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data  8063.838397                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8063.838397                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data         9000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         9000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  8513.341463                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8513.341463                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  8512.848588                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8512.848588                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        22243                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        79705                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              7063                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            5396                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     3.149228                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    14.771127                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      2114201                       # number of writebacks
system.cpu.dcache.writebacks::total           2114201                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      1265219                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1265219                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       662960                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       662960                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      1928179                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1928179                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      1928179                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1928179                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       986426                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       986426                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      1126995                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1126995                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data          107                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          107                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          674                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          674                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      2113421                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2113421                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      2113528                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2113528                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  11288713500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11288713500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   9249772476                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9249772476                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data      1762000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1762000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      5392000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      5392000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  20538485976                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20538485976                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  20540247976                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20540247976                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.002712                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002712                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.008448                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008448                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.008295                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.008295                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000638                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000638                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004251                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004251                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004251                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004251                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 11444.055104                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11444.055104                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  8207.465407                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  8207.465407                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data 16467.289720                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 16467.289720                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         8000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  9718.123354                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9718.123354                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  9718.465039                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9718.465039                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 979259307500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 979259307500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 979259307500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            798999                       # number of replacements
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           368341231                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            799511                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            460.708147                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    15.366243                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   496.633757                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.030012                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.969988                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          351                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         503980009                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        503980009                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 979259307500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    250779018                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       250779018                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    250779018                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        250779018                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    250779018                       # number of overall hits
system.cpu.icache.overall_hits::total       250779018                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       811487                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        811487                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       811487                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         811487                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       811487                       # number of overall misses
system.cpu.icache.overall_misses::total        811487                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  12678970355                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  12678970355                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  12678970355                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  12678970355                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  12678970355                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  12678970355                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    251590505                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    251590505                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    251590505                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    251590505                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    251590505                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    251590505                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.003225                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003225                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.003225                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003225                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.003225                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003225                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 15624.366570                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15624.366570                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 15624.366570                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15624.366570                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 15624.366570                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15624.366570                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       206010                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets         1202                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             17146                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    12.015047                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets   150.250000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       798999                       # number of writebacks
system.cpu.icache.writebacks::total            798999                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        12488                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        12488                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        12488                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        12488                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        12488                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        12488                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       798999                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       798999                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       798999                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       798999                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       798999                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       798999                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  11405979414                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  11405979414                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  11405979414                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  11405979414                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  11405979414                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  11405979414                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.003176                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003176                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.003176                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003176                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.003176                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003176                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 14275.336282                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14275.336282                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 14275.336282                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14275.336282                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 14275.336282                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14275.336282                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 979259307500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 979259307500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 979259307500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued          5113509                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             5113628                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                   55                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                747916                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 979259307500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                      3039                       # number of replacements
system.l2.tags.tagsinuse                 31279.180252                       # Cycle average of tags in use
system.l2.tags.total_refs                     3944068                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     34297                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    114.997463                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    31251.068508                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    28.111743                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.953707                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000858                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.954565                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            29                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         31229                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          154                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          709                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30235                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000885                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.953033                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  49196677                       # Number of tag accesses
system.l2.tags.data_accesses                 49196677                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 979259307500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      2068139                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2068139                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       808447                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           808447                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data      1126834                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1126834                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst       774223                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             774223                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data       974331                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            974331                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst        774223                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       2101165                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2875388                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       774223                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      2101165                       # number of overall hits
system.l2.overall_hits::total                 2875388                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data          187                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 187                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst        24776                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            24776                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data        12849                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12849                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst        24776                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        13036                       # number of demand (read+write) misses
system.l2.demand_misses::total                  37812                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        24776                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        13036                       # number of overall misses
system.l2.overall_misses::total                 37812                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus.data        16500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        16500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data     37554500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      37554500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst   5534691500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5534691500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data   3273583000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3273583000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   5534691500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   3311137500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8845829000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   5534691500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   3311137500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8845829000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2068139                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2068139                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       808447                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       808447                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      1127021                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1127021                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst       798999                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         798999                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data       987180                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        987180                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       798999                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      2114201                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2913200                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       798999                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      2114201                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2913200                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.000166                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.000166                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.031009                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.031009                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.013016                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.013016                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.031009                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.006166                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.012980                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.031009                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.006166                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.012980                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data        16500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        16500                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 200826.203209                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 200826.203209                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 223389.227478                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 223389.227478                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 254773.367577                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 254773.367577                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 223389.227478                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 253999.501381                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 233942.372792                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 223389.227478                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 253999.501381                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 233942.372792                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        10                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                 2523                       # number of writebacks
system.l2.writebacks::total                      2523                       # number of writebacks
system.l2.ReadExReq_mshr_hits::switch_cpus.data           67                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               67                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data           71                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  73                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data           71                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 73                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher       580080                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         580080                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data          120                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            120                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst        24774                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        24774                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data        12845                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        12845                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        24774                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        12965                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             37739                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       580080                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        24774                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        12965                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           617819                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher    179628039                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    179628039                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        10500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        10500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     21541500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     21541500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst   5385924500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5385924500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data   3195955000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3195955000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   5385924500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   3217496500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8603421000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher    179628039                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   5385924500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   3217496500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8783049039                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.000106                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.000106                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.031006                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.031006                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.013012                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.013012                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.031006                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.006132                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.012954                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.031006                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.006132                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.212076                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher   309.660804                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total   309.660804                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        10500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        10500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 179512.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 179512.500000                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 217402.296763                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 217402.296763                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 248809.264305                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 248809.264305                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 217402.296763                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 248167.875048                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 227971.620870                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher   309.660804                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 217402.296763                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 248167.875048                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 14216.217111                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         42592                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        39668                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 979259307500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              39432                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2523                       # Transaction distribution
system.membus.trans_dist::CleanEvict              516                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               17                       # Transaction distribution
system.membus.trans_dist::ReadExReq               104                       # Transaction distribution
system.membus.trans_dist::ReadExResp              104                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         39432                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        82128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  82128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2691776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2691776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39553                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39553    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               39553                       # Request fanout histogram
system.membus.reqLayer0.occupancy            27119738                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          101418526                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        90085671                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     78224948                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      2208802                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     55744745                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        50060787                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     89.803599                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         3860708                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect           28                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       626684                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits       620532                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses         6152                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted        31392                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 979259307500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 979259307500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 979259307500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 979259307500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 979259307500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                635650109                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles     13863799                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1084557434                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            90085671                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     54542027                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             609792308                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         4546608                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles         2285                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          260                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles         7796                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         251590546                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        108763                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    625939752                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.832811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.240696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        155169273     24.79%     24.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         77328636     12.35%     37.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        110424785     17.64%     54.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        283017058     45.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    625939752                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.141722                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.706218                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         69061642                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     169405804                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         315994216                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      69322145                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        2155937                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     47452610                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        117987                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1103975396                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       9738087                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        2155937                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        111214829                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        32664506                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     35008361                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         340560740                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     104335373                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1094920362                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts       3883922                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      14777540                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         210799                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       33873716                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       20237680                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents      4386616                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1590554898                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    6656809872                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1218076587                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    555202425                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1535259788                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         55295081                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      1129391                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts      1128927                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         148591120                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    384530709                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    137026004                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     15820572                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     10961137                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1087438288                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      3328648                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1073823107                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      2938546                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     33877885                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    112573717                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved       161799                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    625939752                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.715537                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.118977                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    107231989     17.13%     17.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    153259321     24.48%     41.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    204162840     32.62%     74.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    135719263     21.68%     95.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     22821994      3.65%     99.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2677846      0.43%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        62382      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4117      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    625939752                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        37501482      8.34%      8.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        1906314      0.42%      8.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv          269956      0.06%      8.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      8.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      8.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      8.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      8.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      8.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      8.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      8.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      8.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      8.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      8.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      8.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      8.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      8.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      8.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      8.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      8.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      8.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      8.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      8.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       457750      0.10%      8.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      8.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp         2442      0.00%      8.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt         3019      0.00%      8.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv        20107      0.00%      8.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc       216911      0.05%      8.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       170064      0.04%      9.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc        44317      0.01%      9.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt           41      0.00%      9.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead      251013872     55.83%     64.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      41087544      9.14%     74.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead    102580263     22.82%     96.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite     14326976      3.19%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     437684679     40.76%     40.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      9328348      0.87%     41.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        158402      0.01%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     41.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5817614      0.54%     42.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     42.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp      3253165      0.30%     42.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1725793      0.16%     42.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv      1645111      0.15%     42.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc     15471327      1.44%     44.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     37643475      3.51%     47.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     44308496      4.13%     51.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt       943689      0.09%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    253318040     23.59%     75.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     91273342      8.50%     84.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    126884609     11.82%     95.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     44367017      4.13%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1073823107                       # Type of FU issued
system.switch_cpus.iq.rate                   1.689330                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           449601058                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.418692                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   2550375114                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    840187159                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    789749948                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    675750451                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    284526559                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    277749602                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1126791001                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       396633164                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     13167969                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     11510264                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        27130                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        69359                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      2379696                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        19734                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        31915                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        2155937                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         2793673                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       2468440                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1090769460                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     384530709                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    137026004                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      1126881                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          15589                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       2446660                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        69359                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1420425                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       741671                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      2162096                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1069584020                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     377877564                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      4239082                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                  2524                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            513150084                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         79788190                       # Number of branches executed
system.switch_cpus.iew.exec_stores          135272520                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.682662                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1068307011                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1067499550                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         667939021                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1028765615                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.679382                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.649263                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts     29321602                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls      3166849                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      2091435                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    621155474                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.701491                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.358557                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    276552135     44.52%     44.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    117438716     18.91%     63.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     83362350     13.42%     76.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     46971355      7.56%     84.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     18611126      3.00%     87.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     13729974      2.21%     89.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      9819206      1.58%     91.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      7561384      1.22%     92.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     47109228      7.58%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    621155474                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000001570                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1056890603                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              507666743                       # Number of memory references committed
system.switch_cpus.commit.loads             373020436                       # Number of loads committed
system.switch_cpus.commit.membars             2111228                       # Number of memory barriers committed
system.switch_cpus.commit.branches           78539885                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          277019138                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         876645111                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      3369340                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    429456750     40.63%     40.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      9272930      0.88%     41.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv       157483      0.01%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     41.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5812158      0.55%     42.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     42.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp      3238820      0.31%     42.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1721728      0.16%     42.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv      1632692      0.15%     42.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc     15288694      1.45%     44.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     37403751      3.54%     47.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     44295586      4.19%     51.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt       943268      0.09%     51.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    247438954     23.41%     75.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     90306528      8.54%     83.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    125581482     11.88%     95.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     44339779      4.20%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1056890603                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      47109228                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           1660258360                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2177214743                       # The number of ROB writes
system.switch_cpus.timesIdled                   39457                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 9710357                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1056889035                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.635650                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.635650                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.573193                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.573193                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1180886213                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       563967686                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         548998588                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        443476569                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4339356366                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        445651032                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      2548587518                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       99405273                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests      5826401                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2913203                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        36614                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         578267                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       578267                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 979259307500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1786179                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2070662                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       845061                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             516                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           580282                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              18                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1127021                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1127021                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        798999                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       987180                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2396997                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6342623                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8739620                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    102271872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    270618880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              372890752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          583339                       # Total snoops (count)
system.tol2bus.snoopTraffic                    162624                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3496522                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.175856                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.380697                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2881639     82.41%     82.41% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 614883     17.59%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3496522                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5826400521                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            27045                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1198796403                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3171315473                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
