\subsection{ddr2\+\_\+data\+\_\+check Entity Reference}
\label{classddr2__data__check}\index{ddr2\+\_\+data\+\_\+check@{ddr2\+\_\+data\+\_\+check}}


Inheritance diagram for ddr2\+\_\+data\+\_\+check\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=171pt]{da/d50/classddr2__data__check__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for ddr2\+\_\+data\+\_\+check\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=171pt]{d4/d8a/classddr2__data__check__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\end{DoxyCompactItemize}
\subsubsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
{\bf data\+\_\+w} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{32} \textcolor{vhdlchar}{ }}}
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf data\+\_\+in}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf datain\+\_\+valid}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf current\+\_\+match}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf all\+\_\+match}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 15} of file {\bf ddr2\+\_\+data\+\_\+check.\+vhd}.



\subsubsection{Member Data Documentation}
\index{ddr2\+\_\+data\+\_\+check@{ddr2\+\_\+data\+\_\+check}!all\+\_\+match@{all\+\_\+match}}
\index{all\+\_\+match@{all\+\_\+match}!ddr2\+\_\+data\+\_\+check@{ddr2\+\_\+data\+\_\+check}}
\paragraph[{all\+\_\+match}]{\setlength{\rightskip}{0pt plus 5cm}{\bf all\+\_\+match} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__data__check_a8a723f3c644b647f1379bb08374790a7}


Definition at line {\bf 27} of file {\bf ddr2\+\_\+data\+\_\+check.\+vhd}.

\index{ddr2\+\_\+data\+\_\+check@{ddr2\+\_\+data\+\_\+check}!clk@{clk}}
\index{clk@{clk}!ddr2\+\_\+data\+\_\+check@{ddr2\+\_\+data\+\_\+check}}
\paragraph[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__data__check_a4a4609c199d30b3adebbeb3a01276ec5}


Definition at line {\bf 20} of file {\bf ddr2\+\_\+data\+\_\+check.\+vhd}.

\index{ddr2\+\_\+data\+\_\+check@{ddr2\+\_\+data\+\_\+check}!current\+\_\+match@{current\+\_\+match}}
\index{current\+\_\+match@{current\+\_\+match}!ddr2\+\_\+data\+\_\+check@{ddr2\+\_\+data\+\_\+check}}
\paragraph[{current\+\_\+match}]{\setlength{\rightskip}{0pt plus 5cm}{\bf current\+\_\+match} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__data__check_ae56ed86f4e0247d87187761470eeff80}


Definition at line {\bf 24} of file {\bf ddr2\+\_\+data\+\_\+check.\+vhd}.

\index{ddr2\+\_\+data\+\_\+check@{ddr2\+\_\+data\+\_\+check}!data\+\_\+in@{data\+\_\+in}}
\index{data\+\_\+in@{data\+\_\+in}!ddr2\+\_\+data\+\_\+check@{ddr2\+\_\+data\+\_\+check}}
\paragraph[{data\+\_\+in}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data\+\_\+in} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__data__check_ac82f0bb91b796fdd59c4fbdd0af47b21}


Definition at line {\bf 22} of file {\bf ddr2\+\_\+data\+\_\+check.\+vhd}.

\index{ddr2\+\_\+data\+\_\+check@{ddr2\+\_\+data\+\_\+check}!data\+\_\+w@{data\+\_\+w}}
\index{data\+\_\+w@{data\+\_\+w}!ddr2\+\_\+data\+\_\+check@{ddr2\+\_\+data\+\_\+check}}
\paragraph[{data\+\_\+w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data\+\_\+w} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{32} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classddr2__data__check_ae15e994bb31f78e917b9a432aa0eff03}


Definition at line {\bf 17} of file {\bf ddr2\+\_\+data\+\_\+check.\+vhd}.

\index{ddr2\+\_\+data\+\_\+check@{ddr2\+\_\+data\+\_\+check}!datain\+\_\+valid@{datain\+\_\+valid}}
\index{datain\+\_\+valid@{datain\+\_\+valid}!ddr2\+\_\+data\+\_\+check@{ddr2\+\_\+data\+\_\+check}}
\paragraph[{datain\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf datain\+\_\+valid} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__data__check_af72c1f8ef6f5b3233ff86343c73ff7d1}


Definition at line {\bf 23} of file {\bf ddr2\+\_\+data\+\_\+check.\+vhd}.

\index{ddr2\+\_\+data\+\_\+check@{ddr2\+\_\+data\+\_\+check}!ieee@{ieee}}
\index{ieee@{ieee}!ddr2\+\_\+data\+\_\+check@{ddr2\+\_\+data\+\_\+check}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classddr2__data__check_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 8} of file {\bf ddr2\+\_\+data\+\_\+check.\+vhd}.

\index{ddr2\+\_\+data\+\_\+check@{ddr2\+\_\+data\+\_\+check}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!ddr2\+\_\+data\+\_\+check@{ddr2\+\_\+data\+\_\+check}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__data__check_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 10} of file {\bf ddr2\+\_\+data\+\_\+check.\+vhd}.

\index{ddr2\+\_\+data\+\_\+check@{ddr2\+\_\+data\+\_\+check}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!ddr2\+\_\+data\+\_\+check@{ddr2\+\_\+data\+\_\+check}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classddr2__data__check_a446ea52ed8c4a84181a47d9165ce41a5}


Definition at line {\bf 21} of file {\bf ddr2\+\_\+data\+\_\+check.\+vhd}.

\index{ddr2\+\_\+data\+\_\+check@{ddr2\+\_\+data\+\_\+check}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!ddr2\+\_\+data\+\_\+check@{ddr2\+\_\+data\+\_\+check}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classddr2__data__check_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 9} of file {\bf ddr2\+\_\+data\+\_\+check.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/wfm\+\_\+ram\+\_\+buffer/{\bf ddr2\+\_\+data\+\_\+check.\+vhd}\end{DoxyCompactItemize}
