$date
	Thu Apr 14 01:01:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 3 ! o [2:0] $end
$var reg 8 " i [7:0] $end
$scope module uut $end
$var wire 8 # i [7:0] $end
$var wire 3 $ o [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
bx #
bx "
bx !
$end
#50
b111 !
b111 $
b10000000 "
b10000000 #
#100
b110 !
b110 $
b1000000 "
b1000000 #
#150
b1 !
b1 $
b10 "
b10 #
#200
b0 !
b0 $
b1 "
b1 #
#250
