\hypertarget{structMEM__WB__Reg}{}\doxysection{MEM\+\_\+\+WB\+\_\+\+Reg Struct Reference}
\label{structMEM__WB__Reg}\index{MEM\_WB\_Reg@{MEM\_WB\_Reg}}


{\ttfamily \#include $<$pipeline\+\_\+registers.\+h$>$}



Collaboration diagram for MEM\+\_\+\+WB\+\_\+\+Reg\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{structMEM__WB__Reg__coll__graph}
\end{center}
\end{figure}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
bool \mbox{\hyperlink{structMEM__WB__Reg_a46d45cc67c26c090c816b32e833d93b0}{is\+\_\+valid}} = false
\item 
\mbox{\hyperlink{structControlSignals}{Control\+Signals}} \mbox{\hyperlink{structMEM__WB__Reg_a0c5a65d175334181e6bb924e6d9fa1fd}{control}}
\item 
uint64\+\_\+t \mbox{\hyperlink{structMEM__WB__Reg_a34f749fc9e6e5573cb70c45535b8c197}{pc\+\_\+inc}} = 0
\item 
uint64\+\_\+t \mbox{\hyperlink{structMEM__WB__Reg_a7c2592462611086282a4cab1a693d44d}{memory\+\_\+data}} = 0
\item 
uint64\+\_\+t \mbox{\hyperlink{structMEM__WB__Reg_af8b3b13dca359c7f234c833640f593f9}{alu\+\_\+result}} = 0
\item 
uint8\+\_\+t \mbox{\hyperlink{structMEM__WB__Reg_a394d34eccd838735fd854f63d303fcb5}{rd\+\_\+index}} = 0
\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{structMEM__WB__Reg_af8b3b13dca359c7f234c833640f593f9}\label{structMEM__WB__Reg_af8b3b13dca359c7f234c833640f593f9}} 
\index{MEM\_WB\_Reg@{MEM\_WB\_Reg}!alu\_result@{alu\_result}}
\index{alu\_result@{alu\_result}!MEM\_WB\_Reg@{MEM\_WB\_Reg}}
\doxysubsubsection{\texorpdfstring{alu\_result}{alu\_result}}
{\footnotesize\ttfamily uint64\+\_\+t MEM\+\_\+\+WB\+\_\+\+Reg\+::alu\+\_\+result = 0}

\mbox{\Hypertarget{structMEM__WB__Reg_a0c5a65d175334181e6bb924e6d9fa1fd}\label{structMEM__WB__Reg_a0c5a65d175334181e6bb924e6d9fa1fd}} 
\index{MEM\_WB\_Reg@{MEM\_WB\_Reg}!control@{control}}
\index{control@{control}!MEM\_WB\_Reg@{MEM\_WB\_Reg}}
\doxysubsubsection{\texorpdfstring{control}{control}}
{\footnotesize\ttfamily \mbox{\hyperlink{structControlSignals}{Control\+Signals}} MEM\+\_\+\+WB\+\_\+\+Reg\+::control}

\mbox{\Hypertarget{structMEM__WB__Reg_a46d45cc67c26c090c816b32e833d93b0}\label{structMEM__WB__Reg_a46d45cc67c26c090c816b32e833d93b0}} 
\index{MEM\_WB\_Reg@{MEM\_WB\_Reg}!is\_valid@{is\_valid}}
\index{is\_valid@{is\_valid}!MEM\_WB\_Reg@{MEM\_WB\_Reg}}
\doxysubsubsection{\texorpdfstring{is\_valid}{is\_valid}}
{\footnotesize\ttfamily bool MEM\+\_\+\+WB\+\_\+\+Reg\+::is\+\_\+valid = false}

\mbox{\Hypertarget{structMEM__WB__Reg_a7c2592462611086282a4cab1a693d44d}\label{structMEM__WB__Reg_a7c2592462611086282a4cab1a693d44d}} 
\index{MEM\_WB\_Reg@{MEM\_WB\_Reg}!memory\_data@{memory\_data}}
\index{memory\_data@{memory\_data}!MEM\_WB\_Reg@{MEM\_WB\_Reg}}
\doxysubsubsection{\texorpdfstring{memory\_data}{memory\_data}}
{\footnotesize\ttfamily uint64\+\_\+t MEM\+\_\+\+WB\+\_\+\+Reg\+::memory\+\_\+data = 0}

\mbox{\Hypertarget{structMEM__WB__Reg_a34f749fc9e6e5573cb70c45535b8c197}\label{structMEM__WB__Reg_a34f749fc9e6e5573cb70c45535b8c197}} 
\index{MEM\_WB\_Reg@{MEM\_WB\_Reg}!pc\_inc@{pc\_inc}}
\index{pc\_inc@{pc\_inc}!MEM\_WB\_Reg@{MEM\_WB\_Reg}}
\doxysubsubsection{\texorpdfstring{pc\_inc}{pc\_inc}}
{\footnotesize\ttfamily uint64\+\_\+t MEM\+\_\+\+WB\+\_\+\+Reg\+::pc\+\_\+inc = 0}

\mbox{\Hypertarget{structMEM__WB__Reg_a394d34eccd838735fd854f63d303fcb5}\label{structMEM__WB__Reg_a394d34eccd838735fd854f63d303fcb5}} 
\index{MEM\_WB\_Reg@{MEM\_WB\_Reg}!rd\_index@{rd\_index}}
\index{rd\_index@{rd\_index}!MEM\_WB\_Reg@{MEM\_WB\_Reg}}
\doxysubsubsection{\texorpdfstring{rd\_index}{rd\_index}}
{\footnotesize\ttfamily uint8\+\_\+t MEM\+\_\+\+WB\+\_\+\+Reg\+::rd\+\_\+index = 0}



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/vm/rv5s/\mbox{\hyperlink{pipeline__registers_8h}{pipeline\+\_\+registers.\+h}}\end{DoxyCompactItemize}
