{"Source Block": ["hdl/library/common/ad_tdd_control.v@536:555@HdlStmProcess", "    end else begin\n      tdd_tx_rf_en <= 1'b0;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(tdd_counter_state == ON) begin\n      if (counter_at_tdd_tx_dp_on_1 || counter_at_tdd_tx_dp_on_2 || tdd_continuous_tx) begin\n        tdd_tx_dp_en <= 1'b1;\n      end\n      else if (counter_at_tdd_tx_dp_off_1 || counter_at_tdd_tx_dp_off_2) begin\n        tdd_tx_dp_en <= 1'b0;\n      end\n    end else begin\n      tdd_tx_dp_en <= 1'b0;\n    end\n  end\n\nendmodule\n\n"], "Clone Blocks": [["hdl/library/common/ad_tdd_control.v@414:431", "    else begin\n      counter_at_tdd_tx_dp_on_2 <= 1'b0;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(tdd_counter == tdd_tx_dp_off_1_s) begin\n      counter_at_tdd_tx_dp_off_1 <= 1'b1;\n    end\n    else begin\n      counter_at_tdd_tx_dp_off_1 <= 1'b0;\n    end\n  end\n\n  always @(posedge clk) begin\n    if((tdd_secondary == 1'b1) && (tdd_counter == tdd_tx_dp_off_2_s)) begin\n      counter_at_tdd_tx_dp_off_2 <= 1'b1;\n    end\n"], ["hdl/library/common/ad_tdd_control.v@405:422", "    else begin\n      counter_at_tdd_tx_dp_on_1 <= 1'b0;\n    end\n  end\n\n  always @(posedge clk) begin\n    if((tdd_secondary == 1'b1) && (tdd_counter == tdd_tx_dp_on_2_s)) begin\n      counter_at_tdd_tx_dp_on_2 <= 1'b1;\n    end\n    else begin\n      counter_at_tdd_tx_dp_on_2 <= 1'b0;\n    end\n  end\n\n  always @(posedge clk) begin\n    if(tdd_counter == tdd_tx_dp_off_1_s) begin\n      counter_at_tdd_tx_dp_off_1 <= 1'b1;\n    end\n"]], "Diff Content": {"Delete": [[543, "      if (counter_at_tdd_tx_dp_on_1 || counter_at_tdd_tx_dp_on_2 || tdd_continuous_tx) begin\n"]], "Add": [[543, "      if (tdd_txnrx_only_en) begin\n"], [543, "        tdd_tx_dp_en <= tdd_txnrx_only;\n"], [543, "      end\n"], [543, "      else if (counter_at_tdd_tx_dp_on_1 || counter_at_tdd_tx_dp_on_2) begin\n"]]}}