Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Aug 14 11:05:53 2025
| Host         : jakub-B365-HD3 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file counter_axi_stream_v1_0_control_sets_placed.rpt
| Design       : counter_axi_stream_v1_0
| Device       : xc7z010
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               2 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              13 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+---------------------------------------------------------------+-----------------------------------------------------------------+------------------+----------------+--------------+
|       Clock Signal       |                         Enable Signal                         |                         Set/Reset Signal                        | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+---------------------------------------------------------------+-----------------------------------------------------------------+------------------+----------------+--------------+
|  m00_axis_aclk_IBUF_BUFG |                                                               | counter_axi_stream_v1_0_M00_AXIS_inst/axis_tvalid_delay_i_1_n_0 |                1 |              2 |         2.00 |
|  m00_axis_aclk_IBUF_BUFG |                                                               |                                                                 |                2 |              3 |         1.50 |
|  m00_axis_aclk_IBUF_BUFG | counter_axi_stream_v1_0_M00_AXIS_inst/tx_en                   | counter_axi_stream_v1_0_M00_AXIS_inst/axis_tvalid_delay_i_1_n_0 |                1 |              4 |         4.00 |
|  m00_axis_aclk_IBUF_BUFG | counter_axi_stream_v1_0_M00_AXIS_inst/read_pointer[3]_i_1_n_0 | counter_axi_stream_v1_0_M00_AXIS_inst/axis_tvalid_delay_i_1_n_0 |                1 |              4 |         4.00 |
|  m00_axis_aclk_IBUF_BUFG | counter_axi_stream_v1_0_M00_AXIS_inst/count                   | counter_axi_stream_v1_0_M00_AXIS_inst/axis_tvalid_delay_i_1_n_0 |                1 |              5 |         5.00 |
+--------------------------+---------------------------------------------------------------+-----------------------------------------------------------------+------------------+----------------+--------------+


