
rotary_encoder.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009dbc  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c38  08009ed0  08009ed0  0000aed0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ab08  0800ab08  0000c1dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800ab08  0800ab08  0000bb08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ab10  0800ab10  0000c1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ab10  0800ab10  0000bb10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ab14  0800ab14  0000bb14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  0800ab18  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000670  200001dc  0800acf4  0000c1dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000084c  0800acf4  0000c84c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c1dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d90e  00000000  00000000  0000c205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000026e0  00000000  00000000  00019b13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ee0  00000000  00000000  0001c1f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b76  00000000  00000000  0001d0d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c8c8  00000000  00000000  0001dc4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000126a8  00000000  00000000  0003a516  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008d7df  00000000  00000000  0004cbbe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000da39d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000520c  00000000  00000000  000da3e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004d  00000000  00000000  000df5ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	08009eb4 	.word	0x08009eb4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	08009eb4 	.word	0x08009eb4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_d2lz>:
 8000b68:	b538      	push	{r3, r4, r5, lr}
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	4604      	mov	r4, r0
 8000b70:	460d      	mov	r5, r1
 8000b72:	f7ff ff23 	bl	80009bc <__aeabi_dcmplt>
 8000b76:	b928      	cbnz	r0, 8000b84 <__aeabi_d2lz+0x1c>
 8000b78:	4620      	mov	r0, r4
 8000b7a:	4629      	mov	r1, r5
 8000b7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b80:	f000 b80a 	b.w	8000b98 <__aeabi_d2ulz>
 8000b84:	4620      	mov	r0, r4
 8000b86:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000b8a:	f000 f805 	bl	8000b98 <__aeabi_d2ulz>
 8000b8e:	4240      	negs	r0, r0
 8000b90:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b94:	bd38      	pop	{r3, r4, r5, pc}
 8000b96:	bf00      	nop

08000b98 <__aeabi_d2ulz>:
 8000b98:	b5d0      	push	{r4, r6, r7, lr}
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	4b0b      	ldr	r3, [pc, #44]	@ (8000bcc <__aeabi_d2ulz+0x34>)
 8000b9e:	4606      	mov	r6, r0
 8000ba0:	460f      	mov	r7, r1
 8000ba2:	f7ff fc99 	bl	80004d8 <__aeabi_dmul>
 8000ba6:	f7ff ff6f 	bl	8000a88 <__aeabi_d2uiz>
 8000baa:	4604      	mov	r4, r0
 8000bac:	f7ff fc1a 	bl	80003e4 <__aeabi_ui2d>
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	4b07      	ldr	r3, [pc, #28]	@ (8000bd0 <__aeabi_d2ulz+0x38>)
 8000bb4:	f7ff fc90 	bl	80004d8 <__aeabi_dmul>
 8000bb8:	4602      	mov	r2, r0
 8000bba:	460b      	mov	r3, r1
 8000bbc:	4630      	mov	r0, r6
 8000bbe:	4639      	mov	r1, r7
 8000bc0:	f7ff fad2 	bl	8000168 <__aeabi_dsub>
 8000bc4:	f7ff ff60 	bl	8000a88 <__aeabi_d2uiz>
 8000bc8:	4621      	mov	r1, r4
 8000bca:	bdd0      	pop	{r4, r6, r7, pc}
 8000bcc:	3df00000 	.word	0x3df00000
 8000bd0:	41f00000 	.word	0x41f00000

08000bd4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b082      	sub	sp, #8
 8000bd8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000bda:	4b0c      	ldr	r3, [pc, #48]	@ (8000c0c <MX_DMA_Init+0x38>)
 8000bdc:	695b      	ldr	r3, [r3, #20]
 8000bde:	4a0b      	ldr	r2, [pc, #44]	@ (8000c0c <MX_DMA_Init+0x38>)
 8000be0:	f043 0301 	orr.w	r3, r3, #1
 8000be4:	6153      	str	r3, [r2, #20]
 8000be6:	4b09      	ldr	r3, [pc, #36]	@ (8000c0c <MX_DMA_Init+0x38>)
 8000be8:	695b      	ldr	r3, [r3, #20]
 8000bea:	f003 0301 	and.w	r3, r3, #1
 8000bee:	607b      	str	r3, [r7, #4]
 8000bf0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	2100      	movs	r1, #0
 8000bf6:	2010      	movs	r0, #16
 8000bf8:	f001 f897 	bl	8001d2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000bfc:	2010      	movs	r0, #16
 8000bfe:	f001 f8b0 	bl	8001d62 <HAL_NVIC_EnableIRQ>

}
 8000c02:	bf00      	nop
 8000c04:	3708      	adds	r7, #8
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	bf00      	nop
 8000c0c:	40021000 	.word	0x40021000

08000c10 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b088      	sub	sp, #32
 8000c14:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c16:	f107 0310 	add.w	r3, r7, #16
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	601a      	str	r2, [r3, #0]
 8000c1e:	605a      	str	r2, [r3, #4]
 8000c20:	609a      	str	r2, [r3, #8]
 8000c22:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c24:	4b2a      	ldr	r3, [pc, #168]	@ (8000cd0 <MX_GPIO_Init+0xc0>)
 8000c26:	699b      	ldr	r3, [r3, #24]
 8000c28:	4a29      	ldr	r2, [pc, #164]	@ (8000cd0 <MX_GPIO_Init+0xc0>)
 8000c2a:	f043 0310 	orr.w	r3, r3, #16
 8000c2e:	6193      	str	r3, [r2, #24]
 8000c30:	4b27      	ldr	r3, [pc, #156]	@ (8000cd0 <MX_GPIO_Init+0xc0>)
 8000c32:	699b      	ldr	r3, [r3, #24]
 8000c34:	f003 0310 	and.w	r3, r3, #16
 8000c38:	60fb      	str	r3, [r7, #12]
 8000c3a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c3c:	4b24      	ldr	r3, [pc, #144]	@ (8000cd0 <MX_GPIO_Init+0xc0>)
 8000c3e:	699b      	ldr	r3, [r3, #24]
 8000c40:	4a23      	ldr	r2, [pc, #140]	@ (8000cd0 <MX_GPIO_Init+0xc0>)
 8000c42:	f043 0320 	orr.w	r3, r3, #32
 8000c46:	6193      	str	r3, [r2, #24]
 8000c48:	4b21      	ldr	r3, [pc, #132]	@ (8000cd0 <MX_GPIO_Init+0xc0>)
 8000c4a:	699b      	ldr	r3, [r3, #24]
 8000c4c:	f003 0320 	and.w	r3, r3, #32
 8000c50:	60bb      	str	r3, [r7, #8]
 8000c52:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c54:	4b1e      	ldr	r3, [pc, #120]	@ (8000cd0 <MX_GPIO_Init+0xc0>)
 8000c56:	699b      	ldr	r3, [r3, #24]
 8000c58:	4a1d      	ldr	r2, [pc, #116]	@ (8000cd0 <MX_GPIO_Init+0xc0>)
 8000c5a:	f043 0304 	orr.w	r3, r3, #4
 8000c5e:	6193      	str	r3, [r2, #24]
 8000c60:	4b1b      	ldr	r3, [pc, #108]	@ (8000cd0 <MX_GPIO_Init+0xc0>)
 8000c62:	699b      	ldr	r3, [r3, #24]
 8000c64:	f003 0304 	and.w	r3, r3, #4
 8000c68:	607b      	str	r3, [r7, #4]
 8000c6a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c6c:	4b18      	ldr	r3, [pc, #96]	@ (8000cd0 <MX_GPIO_Init+0xc0>)
 8000c6e:	699b      	ldr	r3, [r3, #24]
 8000c70:	4a17      	ldr	r2, [pc, #92]	@ (8000cd0 <MX_GPIO_Init+0xc0>)
 8000c72:	f043 0308 	orr.w	r3, r3, #8
 8000c76:	6193      	str	r3, [r2, #24]
 8000c78:	4b15      	ldr	r3, [pc, #84]	@ (8000cd0 <MX_GPIO_Init+0xc0>)
 8000c7a:	699b      	ldr	r3, [r3, #24]
 8000c7c:	f003 0308 	and.w	r3, r3, #8
 8000c80:	603b      	str	r3, [r7, #0]
 8000c82:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_BLU_GPIO_Port, LED_BLU_Pin, GPIO_PIN_RESET);
 8000c84:	2200      	movs	r2, #0
 8000c86:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000c8a:	4812      	ldr	r0, [pc, #72]	@ (8000cd4 <MX_GPIO_Init+0xc4>)
 8000c8c:	f001 fc91 	bl	80025b2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_BLU_Pin;
 8000c90:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000c94:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c96:	2301      	movs	r3, #1
 8000c98:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c9e:	2302      	movs	r3, #2
 8000ca0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_BLU_GPIO_Port, &GPIO_InitStruct);
 8000ca2:	f107 0310 	add.w	r3, r7, #16
 8000ca6:	4619      	mov	r1, r3
 8000ca8:	480a      	ldr	r0, [pc, #40]	@ (8000cd4 <MX_GPIO_Init+0xc4>)
 8000caa:	f001 fae7 	bl	800227c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ROT_SW_Pin;
 8000cae:	2320      	movs	r3, #32
 8000cb0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ROT_SW_GPIO_Port, &GPIO_InitStruct);
 8000cba:	f107 0310 	add.w	r3, r7, #16
 8000cbe:	4619      	mov	r1, r3
 8000cc0:	4805      	ldr	r0, [pc, #20]	@ (8000cd8 <MX_GPIO_Init+0xc8>)
 8000cc2:	f001 fadb 	bl	800227c <HAL_GPIO_Init>

}
 8000cc6:	bf00      	nop
 8000cc8:	3720      	adds	r7, #32
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	bf00      	nop
 8000cd0:	40021000 	.word	0x40021000
 8000cd4:	40011000 	.word	0x40011000
 8000cd8:	40010800 	.word	0x40010800

08000cdc <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000ce0:	4b12      	ldr	r3, [pc, #72]	@ (8000d2c <MX_I2C1_Init+0x50>)
 8000ce2:	4a13      	ldr	r2, [pc, #76]	@ (8000d30 <MX_I2C1_Init+0x54>)
 8000ce4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000ce6:	4b11      	ldr	r3, [pc, #68]	@ (8000d2c <MX_I2C1_Init+0x50>)
 8000ce8:	4a12      	ldr	r2, [pc, #72]	@ (8000d34 <MX_I2C1_Init+0x58>)
 8000cea:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000cec:	4b0f      	ldr	r3, [pc, #60]	@ (8000d2c <MX_I2C1_Init+0x50>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000cf2:	4b0e      	ldr	r3, [pc, #56]	@ (8000d2c <MX_I2C1_Init+0x50>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000cf8:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <MX_I2C1_Init+0x50>)
 8000cfa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000cfe:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d00:	4b0a      	ldr	r3, [pc, #40]	@ (8000d2c <MX_I2C1_Init+0x50>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000d06:	4b09      	ldr	r3, [pc, #36]	@ (8000d2c <MX_I2C1_Init+0x50>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d0c:	4b07      	ldr	r3, [pc, #28]	@ (8000d2c <MX_I2C1_Init+0x50>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d12:	4b06      	ldr	r3, [pc, #24]	@ (8000d2c <MX_I2C1_Init+0x50>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000d18:	4804      	ldr	r0, [pc, #16]	@ (8000d2c <MX_I2C1_Init+0x50>)
 8000d1a:	f001 fc7b 	bl	8002614 <HAL_I2C_Init>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d001      	beq.n	8000d28 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000d24:	f000 fa52 	bl	80011cc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000d28:	bf00      	nop
 8000d2a:	bd80      	pop	{r7, pc}
 8000d2c:	200001f8 	.word	0x200001f8
 8000d30:	40005400 	.word	0x40005400
 8000d34:	00061a80 	.word	0x00061a80

08000d38 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b088      	sub	sp, #32
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d40:	f107 0310 	add.w	r3, r7, #16
 8000d44:	2200      	movs	r2, #0
 8000d46:	601a      	str	r2, [r3, #0]
 8000d48:	605a      	str	r2, [r3, #4]
 8000d4a:	609a      	str	r2, [r3, #8]
 8000d4c:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	4a2c      	ldr	r2, [pc, #176]	@ (8000e04 <HAL_I2C_MspInit+0xcc>)
 8000d54:	4293      	cmp	r3, r2
 8000d56:	d151      	bne.n	8000dfc <HAL_I2C_MspInit+0xc4>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d58:	4b2b      	ldr	r3, [pc, #172]	@ (8000e08 <HAL_I2C_MspInit+0xd0>)
 8000d5a:	699b      	ldr	r3, [r3, #24]
 8000d5c:	4a2a      	ldr	r2, [pc, #168]	@ (8000e08 <HAL_I2C_MspInit+0xd0>)
 8000d5e:	f043 0308 	orr.w	r3, r3, #8
 8000d62:	6193      	str	r3, [r2, #24]
 8000d64:	4b28      	ldr	r3, [pc, #160]	@ (8000e08 <HAL_I2C_MspInit+0xd0>)
 8000d66:	699b      	ldr	r3, [r3, #24]
 8000d68:	f003 0308 	and.w	r3, r3, #8
 8000d6c:	60fb      	str	r3, [r7, #12]
 8000d6e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000d70:	23c0      	movs	r3, #192	@ 0xc0
 8000d72:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d74:	2312      	movs	r3, #18
 8000d76:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d78:	2303      	movs	r3, #3
 8000d7a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d7c:	f107 0310 	add.w	r3, r7, #16
 8000d80:	4619      	mov	r1, r3
 8000d82:	4822      	ldr	r0, [pc, #136]	@ (8000e0c <HAL_I2C_MspInit+0xd4>)
 8000d84:	f001 fa7a 	bl	800227c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000d88:	4b1f      	ldr	r3, [pc, #124]	@ (8000e08 <HAL_I2C_MspInit+0xd0>)
 8000d8a:	69db      	ldr	r3, [r3, #28]
 8000d8c:	4a1e      	ldr	r2, [pc, #120]	@ (8000e08 <HAL_I2C_MspInit+0xd0>)
 8000d8e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000d92:	61d3      	str	r3, [r2, #28]
 8000d94:	4b1c      	ldr	r3, [pc, #112]	@ (8000e08 <HAL_I2C_MspInit+0xd0>)
 8000d96:	69db      	ldr	r3, [r3, #28]
 8000d98:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000d9c:	60bb      	str	r3, [r7, #8]
 8000d9e:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 8000da0:	4b1b      	ldr	r3, [pc, #108]	@ (8000e10 <HAL_I2C_MspInit+0xd8>)
 8000da2:	4a1c      	ldr	r2, [pc, #112]	@ (8000e14 <HAL_I2C_MspInit+0xdc>)
 8000da4:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000da6:	4b1a      	ldr	r3, [pc, #104]	@ (8000e10 <HAL_I2C_MspInit+0xd8>)
 8000da8:	2210      	movs	r2, #16
 8000daa:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000dac:	4b18      	ldr	r3, [pc, #96]	@ (8000e10 <HAL_I2C_MspInit+0xd8>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000db2:	4b17      	ldr	r3, [pc, #92]	@ (8000e10 <HAL_I2C_MspInit+0xd8>)
 8000db4:	2280      	movs	r2, #128	@ 0x80
 8000db6:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000db8:	4b15      	ldr	r3, [pc, #84]	@ (8000e10 <HAL_I2C_MspInit+0xd8>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000dbe:	4b14      	ldr	r3, [pc, #80]	@ (8000e10 <HAL_I2C_MspInit+0xd8>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8000dc4:	4b12      	ldr	r3, [pc, #72]	@ (8000e10 <HAL_I2C_MspInit+0xd8>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000dca:	4b11      	ldr	r3, [pc, #68]	@ (8000e10 <HAL_I2C_MspInit+0xd8>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8000dd0:	480f      	ldr	r0, [pc, #60]	@ (8000e10 <HAL_I2C_MspInit+0xd8>)
 8000dd2:	f000 ffe1 	bl	8001d98 <HAL_DMA_Init>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d001      	beq.n	8000de0 <HAL_I2C_MspInit+0xa8>
    {
      Error_Handler();
 8000ddc:	f000 f9f6 	bl	80011cc <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	4a0b      	ldr	r2, [pc, #44]	@ (8000e10 <HAL_I2C_MspInit+0xd8>)
 8000de4:	635a      	str	r2, [r3, #52]	@ 0x34
 8000de6:	4a0a      	ldr	r2, [pc, #40]	@ (8000e10 <HAL_I2C_MspInit+0xd8>)
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	6253      	str	r3, [r2, #36]	@ 0x24

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8000dec:	2200      	movs	r2, #0
 8000dee:	2100      	movs	r1, #0
 8000df0:	201f      	movs	r0, #31
 8000df2:	f000 ff9a 	bl	8001d2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8000df6:	201f      	movs	r0, #31
 8000df8:	f000 ffb3 	bl	8001d62 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000dfc:	bf00      	nop
 8000dfe:	3720      	adds	r7, #32
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bd80      	pop	{r7, pc}
 8000e04:	40005400 	.word	0x40005400
 8000e08:	40021000 	.word	0x40021000
 8000e0c:	40010c00 	.word	0x40010c00
 8000e10:	2000024c 	.word	0x2000024c
 8000e14:	4002006c 	.word	0x4002006c

08000e18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e1c:	f000 fe28 	bl	8001a70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e20:	f000 f898 	bl	8000f54 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e24:	f7ff fef4 	bl	8000c10 <MX_GPIO_Init>
  MX_DMA_Init();
 8000e28:	f7ff fed4 	bl	8000bd4 <MX_DMA_Init>
  MX_TIM3_Init();
 8000e2c:	f000 fd60 	bl	80018f0 <MX_TIM3_Init>
  MX_I2C1_Init();
 8000e30:	f7ff ff54 	bl	8000cdc <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Encoder_Start_IT(&htim3, TIM_CHANNEL_ALL);
 8000e34:	213c      	movs	r1, #60	@ 0x3c
 8000e36:	483b      	ldr	r0, [pc, #236]	@ (8000f24 <main+0x10c>)
 8000e38:	f004 fa12 	bl	8005260 <HAL_TIM_Encoder_Start_IT>
  ssd1306_Init();
 8000e3c:	f000 fa16 	bl	800126c <ssd1306_Init>

  HAL_Delay(100);
 8000e40:	2064      	movs	r0, #100	@ 0x64
 8000e42:	f000 fe77 	bl	8001b34 <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  tick = HAL_GetTick();
 8000e46:	f000 fe6b 	bl	8001b20 <HAL_GetTick>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	4a36      	ldr	r2, [pc, #216]	@ (8000f28 <main+0x110>)
 8000e4e:	6013      	str	r3, [r2, #0]

	  HAL_GPIO_TogglePin(LED_BLU_GPIO_Port, LED_BLU_Pin);
 8000e50:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000e54:	4835      	ldr	r0, [pc, #212]	@ (8000f2c <main+0x114>)
 8000e56:	f001 fbc4 	bl	80025e2 <HAL_GPIO_TogglePin>
	  HAL_Delay(100);
 8000e5a:	2064      	movs	r0, #100	@ 0x64
 8000e5c:	f000 fe6a 	bl	8001b34 <HAL_Delay>
	  if(HAL_GPIO_ReadPin(ROT_SW_GPIO_Port, ROT_SW_Pin) == 0){
 8000e60:	2120      	movs	r1, #32
 8000e62:	4833      	ldr	r0, [pc, #204]	@ (8000f30 <main+0x118>)
 8000e64:	f001 fb8e 	bl	8002584 <HAL_GPIO_ReadPin>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d108      	bne.n	8000e80 <main+0x68>
		  HAL_GPIO_WritePin(LED_BLU_GPIO_Port, LED_BLU_Pin, 1);
 8000e6e:	2201      	movs	r2, #1
 8000e70:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000e74:	482d      	ldr	r0, [pc, #180]	@ (8000f2c <main+0x114>)
 8000e76:	f001 fb9c 	bl	80025b2 <HAL_GPIO_WritePin>
		  menu_flag = 2;
 8000e7a:	4b2e      	ldr	r3, [pc, #184]	@ (8000f34 <main+0x11c>)
 8000e7c:	2202      	movs	r2, #2
 8000e7e:	701a      	strb	r2, [r3, #0]


    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  switch(menu_flag){
 8000e80:	4b2c      	ldr	r3, [pc, #176]	@ (8000f34 <main+0x11c>)
 8000e82:	781b      	ldrb	r3, [r3, #0]
 8000e84:	b2db      	uxtb	r3, r3
 8000e86:	2b03      	cmp	r3, #3
 8000e88:	d848      	bhi.n	8000f1c <main+0x104>
 8000e8a:	a201      	add	r2, pc, #4	@ (adr r2, 8000e90 <main+0x78>)
 8000e8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e90:	08000ea1 	.word	0x08000ea1
 8000e94:	08000ed1 	.word	0x08000ed1
 8000e98:	08000f0b 	.word	0x08000f0b
 8000e9c:	08000f17 	.word	0x08000f17
	  case 0:
		  myOLED_char(1, 0, 	"Volt = ");
 8000ea0:	4a25      	ldr	r2, [pc, #148]	@ (8000f38 <main+0x120>)
 8000ea2:	2100      	movs	r1, #0
 8000ea4:	2001      	movs	r0, #1
 8000ea6:	f000 f8b3 	bl	8001010 <myOLED_char>
		  myOLED_char(1, 12, 	"Curr = ");
 8000eaa:	4a24      	ldr	r2, [pc, #144]	@ (8000f3c <main+0x124>)
 8000eac:	210c      	movs	r1, #12
 8000eae:	2001      	movs	r0, #1
 8000eb0:	f000 f8ae 	bl	8001010 <myOLED_char>
		  myOLED_char(1, 24, 	"Chg  = ");
 8000eb4:	4a22      	ldr	r2, [pc, #136]	@ (8000f40 <main+0x128>)
 8000eb6:	2118      	movs	r1, #24
 8000eb8:	2001      	movs	r0, #1
 8000eba:	f000 f8a9 	bl	8001010 <myOLED_char>
		  myOLED_char(1, 36, 	"Temp = ");
 8000ebe:	4a21      	ldr	r2, [pc, #132]	@ (8000f44 <main+0x12c>)
 8000ec0:	2124      	movs	r1, #36	@ 0x24
 8000ec2:	2001      	movs	r0, #1
 8000ec4:	f000 f8a4 	bl	8001010 <myOLED_char>
		  menu_flag = 1;
 8000ec8:	4b1a      	ldr	r3, [pc, #104]	@ (8000f34 <main+0x11c>)
 8000eca:	2201      	movs	r2, #1
 8000ecc:	701a      	strb	r2, [r3, #0]
		  break;
 8000ece:	e026      	b.n	8000f1e <main+0x106>

	  case 1:
		  myOLED_float(50, 0, 9.129);
 8000ed0:	4a1d      	ldr	r2, [pc, #116]	@ (8000f48 <main+0x130>)
 8000ed2:	2100      	movs	r1, #0
 8000ed4:	2032      	movs	r0, #50	@ 0x32
 8000ed6:	f000 f8b7 	bl	8001048 <myOLED_float>
		  myOLED_float(50, 12, 2.312);
 8000eda:	4a1c      	ldr	r2, [pc, #112]	@ (8000f4c <main+0x134>)
 8000edc:	210c      	movs	r1, #12
 8000ede:	2032      	movs	r0, #50	@ 0x32
 8000ee0:	f000 f8b2 	bl	8001048 <myOLED_float>
		  myOLED_int(50, 24, tick);
 8000ee4:	4b10      	ldr	r3, [pc, #64]	@ (8000f28 <main+0x110>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	b29b      	uxth	r3, r3
 8000eea:	461a      	mov	r2, r3
 8000eec:	2118      	movs	r1, #24
 8000eee:	2032      	movs	r0, #50	@ 0x32
 8000ef0:	f000 f8d4 	bl	800109c <myOLED_int>
		  myOLED_int(50, 36, 30);
 8000ef4:	221e      	movs	r2, #30
 8000ef6:	2124      	movs	r1, #36	@ 0x24
 8000ef8:	2032      	movs	r0, #50	@ 0x32
 8000efa:	f000 f8cf 	bl	800109c <myOLED_int>
		  myOLED_char(10, 48, "<PRESS TO SET>");
 8000efe:	4a14      	ldr	r2, [pc, #80]	@ (8000f50 <main+0x138>)
 8000f00:	2130      	movs	r1, #48	@ 0x30
 8000f02:	200a      	movs	r0, #10
 8000f04:	f000 f884 	bl	8001010 <myOLED_char>
		  break;
 8000f08:	e009      	b.n	8000f1e <main+0x106>

	  case 2:
		  Print_Mode();
 8000f0a:	f000 f8ef 	bl	80010ec <Print_Mode>
		  menu_flag = 3;
 8000f0e:	4b09      	ldr	r3, [pc, #36]	@ (8000f34 <main+0x11c>)
 8000f10:	2203      	movs	r2, #3
 8000f12:	701a      	strb	r2, [r3, #0]
		  break;
 8000f14:	e003      	b.n	8000f1e <main+0x106>

	  case 3:
		  Move_Cursor();
 8000f16:	f000 f90b 	bl	8001130 <Move_Cursor>
		  break;
 8000f1a:	e000      	b.n	8000f1e <main+0x106>

	  default:
		  break;
 8000f1c:	bf00      	nop
	  }



	  ssd1306_UpdateScreen();
 8000f1e:	f000 fa31 	bl	8001384 <ssd1306_UpdateScreen>
	  tick = HAL_GetTick();
 8000f22:	e790      	b.n	8000e46 <main+0x2e>
 8000f24:	200006b4 	.word	0x200006b4
 8000f28:	20000290 	.word	0x20000290
 8000f2c:	40011000 	.word	0x40011000
 8000f30:	40010800 	.word	0x40010800
 8000f34:	200002a4 	.word	0x200002a4
 8000f38:	08009ed0 	.word	0x08009ed0
 8000f3c:	08009ed8 	.word	0x08009ed8
 8000f40:	08009ee0 	.word	0x08009ee0
 8000f44:	08009ee8 	.word	0x08009ee8
 8000f48:	41121062 	.word	0x41121062
 8000f4c:	4013f7cf 	.word	0x4013f7cf
 8000f50:	08009ef0 	.word	0x08009ef0

08000f54 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b090      	sub	sp, #64	@ 0x40
 8000f58:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f5a:	f107 0318 	add.w	r3, r7, #24
 8000f5e:	2228      	movs	r2, #40	@ 0x28
 8000f60:	2100      	movs	r1, #0
 8000f62:	4618      	mov	r0, r3
 8000f64:	f005 fbf7 	bl	8006756 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f68:	1d3b      	adds	r3, r7, #4
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	601a      	str	r2, [r3, #0]
 8000f6e:	605a      	str	r2, [r3, #4]
 8000f70:	609a      	str	r2, [r3, #8]
 8000f72:	60da      	str	r2, [r3, #12]
 8000f74:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f76:	2301      	movs	r3, #1
 8000f78:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f7a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000f7e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000f80:	2300      	movs	r3, #0
 8000f82:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f84:	2301      	movs	r3, #1
 8000f86:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f88:	2302      	movs	r3, #2
 8000f8a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f8c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000f90:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000f92:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000f96:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f98:	f107 0318 	add.w	r3, r7, #24
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f003 fcc1 	bl	8004924 <HAL_RCC_OscConfig>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d001      	beq.n	8000fac <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000fa8:	f000 f910 	bl	80011cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fac:	230f      	movs	r3, #15
 8000fae:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fb0:	2302      	movs	r3, #2
 8000fb2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000fb8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000fbc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000fc2:	1d3b      	adds	r3, r7, #4
 8000fc4:	2102      	movs	r1, #2
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f003 ff2e 	bl	8004e28 <HAL_RCC_ClockConfig>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d001      	beq.n	8000fd6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000fd2:	f000 f8fb 	bl	80011cc <Error_Handler>
  }
}
 8000fd6:	bf00      	nop
 8000fd8:	3740      	adds	r7, #64	@ 0x40
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}
	...

08000fe0 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 8000fe0:	b480      	push	{r7}
 8000fe2:	b083      	sub	sp, #12
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
	rotary_out = __HAL_TIM_GET_COUNTER(htim);
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fee:	4a06      	ldr	r2, [pc, #24]	@ (8001008 <HAL_TIM_IC_CaptureCallback+0x28>)
 8000ff0:	6013      	str	r3, [r2, #0]
	rot_cnt = rotary_out / 4;
 8000ff2:	4b05      	ldr	r3, [pc, #20]	@ (8001008 <HAL_TIM_IC_CaptureCallback+0x28>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	089b      	lsrs	r3, r3, #2
 8000ff8:	4a04      	ldr	r2, [pc, #16]	@ (800100c <HAL_TIM_IC_CaptureCallback+0x2c>)
 8000ffa:	6013      	str	r3, [r2, #0]
}
 8000ffc:	bf00      	nop
 8000ffe:	370c      	adds	r7, #12
 8001000:	46bd      	mov	sp, r7
 8001002:	bc80      	pop	{r7}
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop
 8001008:	20000294 	.word	0x20000294
 800100c:	2000029c 	.word	0x2000029c

08001010 <myOLED_char>:

void myOLED_char(uint16_t cursorX, uint16_t cursorY, char* data){
 8001010:	b580      	push	{r7, lr}
 8001012:	b082      	sub	sp, #8
 8001014:	af00      	add	r7, sp, #0
 8001016:	4603      	mov	r3, r0
 8001018:	603a      	str	r2, [r7, #0]
 800101a:	80fb      	strh	r3, [r7, #6]
 800101c:	460b      	mov	r3, r1
 800101e:	80bb      	strh	r3, [r7, #4]

	ssd1306_SetCursor(cursorX, cursorY);
 8001020:	88fb      	ldrh	r3, [r7, #6]
 8001022:	b2db      	uxtb	r3, r3
 8001024:	88ba      	ldrh	r2, [r7, #4]
 8001026:	b2d2      	uxtb	r2, r2
 8001028:	4611      	mov	r1, r2
 800102a:	4618      	mov	r0, r3
 800102c:	f000 fad2 	bl	80015d4 <ssd1306_SetCursor>
	ssd1306_WriteString(data, Font_7x10, White);
 8001030:	4a04      	ldr	r2, [pc, #16]	@ (8001044 <myOLED_char+0x34>)
 8001032:	2301      	movs	r3, #1
 8001034:	ca06      	ldmia	r2, {r1, r2}
 8001036:	6838      	ldr	r0, [r7, #0]
 8001038:	f000 faa6 	bl	8001588 <ssd1306_WriteString>
}
 800103c:	bf00      	nop
 800103e:	3708      	adds	r7, #8
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}
 8001044:	20000000 	.word	0x20000000

08001048 <myOLED_float>:

void myOLED_float(uint16_t cursorX, uint16_t cursorY, float data){
 8001048:	b580      	push	{r7, lr}
 800104a:	b086      	sub	sp, #24
 800104c:	af00      	add	r7, sp, #0
 800104e:	4603      	mov	r3, r0
 8001050:	603a      	str	r2, [r7, #0]
 8001052:	80fb      	strh	r3, [r7, #6]
 8001054:	460b      	mov	r3, r1
 8001056:	80bb      	strh	r3, [r7, #4]
	char str_data[10];

	sprintf(str_data, "%.3f", data);
 8001058:	6838      	ldr	r0, [r7, #0]
 800105a:	f7ff f9e5 	bl	8000428 <__aeabi_f2d>
 800105e:	4602      	mov	r2, r0
 8001060:	460b      	mov	r3, r1
 8001062:	f107 000c 	add.w	r0, r7, #12
 8001066:	490b      	ldr	r1, [pc, #44]	@ (8001094 <myOLED_float+0x4c>)
 8001068:	f005 faf8 	bl	800665c <siprintf>
	ssd1306_SetCursor(cursorX, cursorY);
 800106c:	88fb      	ldrh	r3, [r7, #6]
 800106e:	b2db      	uxtb	r3, r3
 8001070:	88ba      	ldrh	r2, [r7, #4]
 8001072:	b2d2      	uxtb	r2, r2
 8001074:	4611      	mov	r1, r2
 8001076:	4618      	mov	r0, r3
 8001078:	f000 faac 	bl	80015d4 <ssd1306_SetCursor>
	ssd1306_WriteString(str_data, Font_7x10, White);
 800107c:	4a06      	ldr	r2, [pc, #24]	@ (8001098 <myOLED_float+0x50>)
 800107e:	f107 000c 	add.w	r0, r7, #12
 8001082:	2301      	movs	r3, #1
 8001084:	ca06      	ldmia	r2, {r1, r2}
 8001086:	f000 fa7f 	bl	8001588 <ssd1306_WriteString>
}
 800108a:	bf00      	nop
 800108c:	3718      	adds	r7, #24
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	08009f00 	.word	0x08009f00
 8001098:	20000000 	.word	0x20000000

0800109c <myOLED_int>:

void myOLED_int(uint16_t cursorX, uint16_t cursorY, uint16_t data){
 800109c:	b580      	push	{r7, lr}
 800109e:	b086      	sub	sp, #24
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	4603      	mov	r3, r0
 80010a4:	80fb      	strh	r3, [r7, #6]
 80010a6:	460b      	mov	r3, r1
 80010a8:	80bb      	strh	r3, [r7, #4]
 80010aa:	4613      	mov	r3, r2
 80010ac:	807b      	strh	r3, [r7, #2]
	char str_data[10];

	sprintf(str_data, "%u", data);
 80010ae:	887a      	ldrh	r2, [r7, #2]
 80010b0:	f107 030c 	add.w	r3, r7, #12
 80010b4:	490b      	ldr	r1, [pc, #44]	@ (80010e4 <myOLED_int+0x48>)
 80010b6:	4618      	mov	r0, r3
 80010b8:	f005 fad0 	bl	800665c <siprintf>
	ssd1306_SetCursor(cursorX, cursorY);
 80010bc:	88fb      	ldrh	r3, [r7, #6]
 80010be:	b2db      	uxtb	r3, r3
 80010c0:	88ba      	ldrh	r2, [r7, #4]
 80010c2:	b2d2      	uxtb	r2, r2
 80010c4:	4611      	mov	r1, r2
 80010c6:	4618      	mov	r0, r3
 80010c8:	f000 fa84 	bl	80015d4 <ssd1306_SetCursor>
	ssd1306_WriteString(str_data, Font_7x10, White);
 80010cc:	4a06      	ldr	r2, [pc, #24]	@ (80010e8 <myOLED_int+0x4c>)
 80010ce:	f107 000c 	add.w	r0, r7, #12
 80010d2:	2301      	movs	r3, #1
 80010d4:	ca06      	ldmia	r2, {r1, r2}
 80010d6:	f000 fa57 	bl	8001588 <ssd1306_WriteString>
}
 80010da:	bf00      	nop
 80010dc:	3718      	adds	r7, #24
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	08009f08 	.word	0x08009f08
 80010e8:	20000000 	.word	0x20000000

080010ec <Print_Mode>:
	sprintf(str_data, "%d", data);
	ssd1306_SetCursor(cursorX, cursorY);
	ssd1306_WriteString(str_data, Font_7x10, White);
}

void Print_Mode(void){
 80010ec:	b580      	push	{r7, lr}
 80010ee:	af00      	add	r7, sp, #0
	  ssd1306_Fill(Black);
 80010f0:	2000      	movs	r0, #0
 80010f2:	f000 f925 	bl	8001340 <ssd1306_Fill>
	  myOLED_char(15, 0, 	"<CONST_VOLT>");
 80010f6:	4a0b      	ldr	r2, [pc, #44]	@ (8001124 <Print_Mode+0x38>)
 80010f8:	2100      	movs	r1, #0
 80010fa:	200f      	movs	r0, #15
 80010fc:	f7ff ff88 	bl	8001010 <myOLED_char>
	  myOLED_char(15, 12, 	"<CONST_CURR>");
 8001100:	4a09      	ldr	r2, [pc, #36]	@ (8001128 <Print_Mode+0x3c>)
 8001102:	210c      	movs	r1, #12
 8001104:	200f      	movs	r0, #15
 8001106:	f7ff ff83 	bl	8001010 <myOLED_char>
	  myOLED_char(15, 24, 	"<CONST_PWR>");
 800110a:	4a08      	ldr	r2, [pc, #32]	@ (800112c <Print_Mode+0x40>)
 800110c:	2118      	movs	r1, #24
 800110e:	200f      	movs	r0, #15
 8001110:	f7ff ff7e 	bl	8001010 <myOLED_char>
	  ssd1306_UpdateScreen();
 8001114:	f000 f936 	bl	8001384 <ssd1306_UpdateScreen>
	  HAL_Delay(200);
 8001118:	20c8      	movs	r0, #200	@ 0xc8
 800111a:	f000 fd0b 	bl	8001b34 <HAL_Delay>
}
 800111e:	bf00      	nop
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	08009f10 	.word	0x08009f10
 8001128:	08009f20 	.word	0x08009f20
 800112c:	08009f30 	.word	0x08009f30

08001130 <Move_Cursor>:

void Move_Cursor(void){
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0
	  if(rot_prev_pos < rot_pos){
 8001134:	4b20      	ldr	r3, [pc, #128]	@ (80011b8 <Move_Cursor+0x88>)
 8001136:	681a      	ldr	r2, [r3, #0]
 8001138:	4b20      	ldr	r3, [pc, #128]	@ (80011bc <Move_Cursor+0x8c>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	429a      	cmp	r2, r3
 800113e:	d204      	bcs.n	800114a <Move_Cursor+0x1a>
		  myOLED_char(0, 0, "->");
 8001140:	4a1f      	ldr	r2, [pc, #124]	@ (80011c0 <Move_Cursor+0x90>)
 8001142:	2100      	movs	r1, #0
 8001144:	2000      	movs	r0, #0
 8001146:	f7ff ff63 	bl	8001010 <myOLED_char>
	  }
	  rot_prev_pos = rot_pos;
 800114a:	4b1c      	ldr	r3, [pc, #112]	@ (80011bc <Move_Cursor+0x8c>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	4a1a      	ldr	r2, [pc, #104]	@ (80011b8 <Move_Cursor+0x88>)
 8001150:	6013      	str	r3, [r2, #0]
	  rot_pos = rot_cnt;
 8001152:	4b1c      	ldr	r3, [pc, #112]	@ (80011c4 <Move_Cursor+0x94>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	4a19      	ldr	r2, [pc, #100]	@ (80011bc <Move_Cursor+0x8c>)
 8001158:	6013      	str	r3, [r2, #0]
	  if (rot_pos == (rot_prev_pos + 1)) {
 800115a:	4b17      	ldr	r3, [pc, #92]	@ (80011b8 <Move_Cursor+0x88>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	1c5a      	adds	r2, r3, #1
 8001160:	4b16      	ldr	r3, [pc, #88]	@ (80011bc <Move_Cursor+0x8c>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	429a      	cmp	r2, r3
 8001166:	d10f      	bne.n	8001188 <Move_Cursor+0x58>
		  row_h = row_h+12;
 8001168:	4b17      	ldr	r3, [pc, #92]	@ (80011c8 <Move_Cursor+0x98>)
 800116a:	781b      	ldrb	r3, [r3, #0]
 800116c:	330c      	adds	r3, #12
 800116e:	b2da      	uxtb	r2, r3
 8001170:	4b15      	ldr	r3, [pc, #84]	@ (80011c8 <Move_Cursor+0x98>)
 8001172:	701a      	strb	r2, [r3, #0]
		  Print_Mode();
 8001174:	f7ff ffba 	bl	80010ec <Print_Mode>
		  myOLED_char(0, row_h, "->");
 8001178:	4b13      	ldr	r3, [pc, #76]	@ (80011c8 <Move_Cursor+0x98>)
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	4a10      	ldr	r2, [pc, #64]	@ (80011c0 <Move_Cursor+0x90>)
 800117e:	4619      	mov	r1, r3
 8001180:	2000      	movs	r0, #0
 8001182:	f7ff ff45 	bl	8001010 <myOLED_char>
		  row_h = row_h-12;
		  Print_Mode();
		  myOLED_char(0, row_h, "->");
}

}
 8001186:	e015      	b.n	80011b4 <Move_Cursor+0x84>
	  }else if (rot_pos == (rot_prev_pos - 1)) {
 8001188:	4b0b      	ldr	r3, [pc, #44]	@ (80011b8 <Move_Cursor+0x88>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	1e5a      	subs	r2, r3, #1
 800118e:	4b0b      	ldr	r3, [pc, #44]	@ (80011bc <Move_Cursor+0x8c>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	429a      	cmp	r2, r3
 8001194:	d10e      	bne.n	80011b4 <Move_Cursor+0x84>
		  row_h = row_h-12;
 8001196:	4b0c      	ldr	r3, [pc, #48]	@ (80011c8 <Move_Cursor+0x98>)
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	3b0c      	subs	r3, #12
 800119c:	b2da      	uxtb	r2, r3
 800119e:	4b0a      	ldr	r3, [pc, #40]	@ (80011c8 <Move_Cursor+0x98>)
 80011a0:	701a      	strb	r2, [r3, #0]
		  Print_Mode();
 80011a2:	f7ff ffa3 	bl	80010ec <Print_Mode>
		  myOLED_char(0, row_h, "->");
 80011a6:	4b08      	ldr	r3, [pc, #32]	@ (80011c8 <Move_Cursor+0x98>)
 80011a8:	781b      	ldrb	r3, [r3, #0]
 80011aa:	4a05      	ldr	r2, [pc, #20]	@ (80011c0 <Move_Cursor+0x90>)
 80011ac:	4619      	mov	r1, r3
 80011ae:	2000      	movs	r0, #0
 80011b0:	f7ff ff2e 	bl	8001010 <myOLED_char>
}
 80011b4:	bf00      	nop
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	200002a0 	.word	0x200002a0
 80011bc:	20000298 	.word	0x20000298
 80011c0:	08009f3c 	.word	0x08009f3c
 80011c4:	2000029c 	.word	0x2000029c
 80011c8:	200002a5 	.word	0x200002a5

080011cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011cc:	b480      	push	{r7}
 80011ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011d0:	b672      	cpsid	i
}
 80011d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011d4:	bf00      	nop
 80011d6:	e7fd      	b.n	80011d4 <Error_Handler+0x8>

080011d8 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 80011d8:	b480      	push	{r7}
 80011da:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 80011dc:	bf00      	nop
 80011de:	46bd      	mov	sp, r7
 80011e0:	bc80      	pop	{r7}
 80011e2:	4770      	bx	lr

080011e4 <ssd1306_WriteCommand>:
/*
 * DMA settings
 * ADD I2Cx_TX in normal mode. Byte | Byte
 * In NVIC Settings, Enable "I2Cx event interrupt"
 */
void ssd1306_WriteCommand(uint8_t byte) {
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b084      	sub	sp, #16
 80011e8:	af02      	add	r7, sp, #8
 80011ea:	4603      	mov	r3, r0
 80011ec:	71fb      	strb	r3, [r7, #7]
#ifdef USE_DMA
	while(HAL_I2C_GetState(&SSD1306_I2C_PORT) != HAL_I2C_STATE_READY);
 80011ee:	bf00      	nop
 80011f0:	4809      	ldr	r0, [pc, #36]	@ (8001218 <ssd1306_WriteCommand+0x34>)
 80011f2:	f001 fe65 	bl	8002ec0 <HAL_I2C_GetState>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b20      	cmp	r3, #32
 80011fa:	d1f9      	bne.n	80011f0 <ssd1306_WriteCommand+0xc>
	HAL_I2C_Mem_Write_DMA(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1);
 80011fc:	2301      	movs	r3, #1
 80011fe:	9301      	str	r3, [sp, #4]
 8001200:	1dfb      	adds	r3, r7, #7
 8001202:	9300      	str	r3, [sp, #0]
 8001204:	2301      	movs	r3, #1
 8001206:	2200      	movs	r2, #0
 8001208:	2178      	movs	r1, #120	@ 0x78
 800120a:	4803      	ldr	r0, [pc, #12]	@ (8001218 <ssd1306_WriteCommand+0x34>)
 800120c:	f001 fb5a 	bl	80028c4 <HAL_I2C_Mem_Write_DMA>
#else
	HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
#endif
}
 8001210:	bf00      	nop
 8001212:	3708      	adds	r7, #8
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	200001f8 	.word	0x200001f8

0800121c <ssd1306_WriteData>:


void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 800121c:	b580      	push	{r7, lr}
 800121e:	b084      	sub	sp, #16
 8001220:	af02      	add	r7, sp, #8
 8001222:	6078      	str	r0, [r7, #4]
 8001224:	6039      	str	r1, [r7, #0]
#ifdef USE_DMA
	while(HAL_I2C_GetState(&SSD1306_I2C_PORT) != HAL_I2C_STATE_READY);
 8001226:	bf00      	nop
 8001228:	480a      	ldr	r0, [pc, #40]	@ (8001254 <ssd1306_WriteData+0x38>)
 800122a:	f001 fe49 	bl	8002ec0 <HAL_I2C_GetState>
 800122e:	4603      	mov	r3, r0
 8001230:	2b20      	cmp	r3, #32
 8001232:	d1f9      	bne.n	8001228 <ssd1306_WriteData+0xc>
	HAL_I2C_Mem_Write_DMA(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size);
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	b29b      	uxth	r3, r3
 8001238:	9301      	str	r3, [sp, #4]
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	9300      	str	r3, [sp, #0]
 800123e:	2301      	movs	r3, #1
 8001240:	2240      	movs	r2, #64	@ 0x40
 8001242:	2178      	movs	r1, #120	@ 0x78
 8001244:	4803      	ldr	r0, [pc, #12]	@ (8001254 <ssd1306_WriteData+0x38>)
 8001246:	f001 fb3d 	bl	80028c4 <HAL_I2C_Mem_Write_DMA>
#else
	HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
#endif
}
 800124a:	bf00      	nop
 800124c:	3708      	adds	r7, #8
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop
 8001254:	200001f8 	.word	0x200001f8

08001258 <HAL_I2C_MemTxCpltCallback>:


#ifdef USE_DMA
void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001258:	b480      	push	{r7}
 800125a:	b083      	sub	sp, #12
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
	if(hi2c->Instance == SSD1306_I2C_PORT.Instance)
	{
		//TODO:
	}
}
 8001260:	bf00      	nop
 8001262:	370c      	adds	r7, #12
 8001264:	46bd      	mov	sp, r7
 8001266:	bc80      	pop	{r7}
 8001268:	4770      	bx	lr
	...

0800126c <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 800126c:	b580      	push	{r7, lr}
 800126e:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001270:	f7ff ffb2 	bl	80011d8 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001274:	2064      	movs	r0, #100	@ 0x64
 8001276:	f000 fc5d 	bl	8001b34 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 800127a:	2000      	movs	r0, #0
 800127c:	f000 f9d6 	bl	800162c <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001280:	2020      	movs	r0, #32
 8001282:	f7ff ffaf 	bl	80011e4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001286:	2000      	movs	r0, #0
 8001288:	f7ff ffac 	bl	80011e4 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800128c:	20b0      	movs	r0, #176	@ 0xb0
 800128e:	f7ff ffa9 	bl	80011e4 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8001292:	20c8      	movs	r0, #200	@ 0xc8
 8001294:	f7ff ffa6 	bl	80011e4 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001298:	2000      	movs	r0, #0
 800129a:	f7ff ffa3 	bl	80011e4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800129e:	2010      	movs	r0, #16
 80012a0:	f7ff ffa0 	bl	80011e4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 80012a4:	2040      	movs	r0, #64	@ 0x40
 80012a6:	f7ff ff9d 	bl	80011e4 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 80012aa:	20ff      	movs	r0, #255	@ 0xff
 80012ac:	f000 f9aa 	bl	8001604 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 80012b0:	20a1      	movs	r0, #161	@ 0xa1
 80012b2:	f7ff ff97 	bl	80011e4 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 80012b6:	20a6      	movs	r0, #166	@ 0xa6
 80012b8:	f7ff ff94 	bl	80011e4 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80012bc:	20a8      	movs	r0, #168	@ 0xa8
 80012be:	f7ff ff91 	bl	80011e4 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 80012c2:	203f      	movs	r0, #63	@ 0x3f
 80012c4:	f7ff ff8e 	bl	80011e4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80012c8:	20a4      	movs	r0, #164	@ 0xa4
 80012ca:	f7ff ff8b 	bl	80011e4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80012ce:	20d3      	movs	r0, #211	@ 0xd3
 80012d0:	f7ff ff88 	bl	80011e4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80012d4:	2000      	movs	r0, #0
 80012d6:	f7ff ff85 	bl	80011e4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80012da:	20d5      	movs	r0, #213	@ 0xd5
 80012dc:	f7ff ff82 	bl	80011e4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80012e0:	20f0      	movs	r0, #240	@ 0xf0
 80012e2:	f7ff ff7f 	bl	80011e4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80012e6:	20d9      	movs	r0, #217	@ 0xd9
 80012e8:	f7ff ff7c 	bl	80011e4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80012ec:	2022      	movs	r0, #34	@ 0x22
 80012ee:	f7ff ff79 	bl	80011e4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80012f2:	20da      	movs	r0, #218	@ 0xda
 80012f4:	f7ff ff76 	bl	80011e4 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 80012f8:	2012      	movs	r0, #18
 80012fa:	f7ff ff73 	bl	80011e4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80012fe:	20db      	movs	r0, #219	@ 0xdb
 8001300:	f7ff ff70 	bl	80011e4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8001304:	2020      	movs	r0, #32
 8001306:	f7ff ff6d 	bl	80011e4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 800130a:	208d      	movs	r0, #141	@ 0x8d
 800130c:	f7ff ff6a 	bl	80011e4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8001310:	2014      	movs	r0, #20
 8001312:	f7ff ff67 	bl	80011e4 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8001316:	2001      	movs	r0, #1
 8001318:	f000 f988 	bl	800162c <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 800131c:	2000      	movs	r0, #0
 800131e:	f000 f80f 	bl	8001340 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8001322:	f000 f82f 	bl	8001384 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8001326:	4b05      	ldr	r3, [pc, #20]	@ (800133c <ssd1306_Init+0xd0>)
 8001328:	2200      	movs	r2, #0
 800132a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 800132c:	4b03      	ldr	r3, [pc, #12]	@ (800133c <ssd1306_Init+0xd0>)
 800132e:	2200      	movs	r2, #0
 8001330:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8001332:	4b02      	ldr	r3, [pc, #8]	@ (800133c <ssd1306_Init+0xd0>)
 8001334:	2201      	movs	r2, #1
 8001336:	711a      	strb	r2, [r3, #4]
}
 8001338:	bf00      	nop
 800133a:	bd80      	pop	{r7, pc}
 800133c:	200006a8 	.word	0x200006a8

08001340 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8001340:	b480      	push	{r7}
 8001342:	b085      	sub	sp, #20
 8001344:	af00      	add	r7, sp, #0
 8001346:	4603      	mov	r3, r0
 8001348:	71fb      	strb	r3, [r7, #7]
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 800134a:	2300      	movs	r3, #0
 800134c:	60fb      	str	r3, [r7, #12]
 800134e:	e00d      	b.n	800136c <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8001350:	79fb      	ldrb	r3, [r7, #7]
 8001352:	2b00      	cmp	r3, #0
 8001354:	d101      	bne.n	800135a <ssd1306_Fill+0x1a>
 8001356:	2100      	movs	r1, #0
 8001358:	e000      	b.n	800135c <ssd1306_Fill+0x1c>
 800135a:	21ff      	movs	r1, #255	@ 0xff
 800135c:	4a08      	ldr	r2, [pc, #32]	@ (8001380 <ssd1306_Fill+0x40>)
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	4413      	add	r3, r2
 8001362:	460a      	mov	r2, r1
 8001364:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	3301      	adds	r3, #1
 800136a:	60fb      	str	r3, [r7, #12]
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001372:	d3ed      	bcc.n	8001350 <ssd1306_Fill+0x10>
    }
}
 8001374:	bf00      	nop
 8001376:	bf00      	nop
 8001378:	3714      	adds	r7, #20
 800137a:	46bd      	mov	sp, r7
 800137c:	bc80      	pop	{r7}
 800137e:	4770      	bx	lr
 8001380:	200002a8 	.word	0x200002a8

08001384 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8001384:	b580      	push	{r7, lr}
 8001386:	b082      	sub	sp, #8
 8001388:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800138a:	2300      	movs	r3, #0
 800138c:	71fb      	strb	r3, [r7, #7]
 800138e:	e016      	b.n	80013be <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001390:	79fb      	ldrb	r3, [r7, #7]
 8001392:	3b50      	subs	r3, #80	@ 0x50
 8001394:	b2db      	uxtb	r3, r3
 8001396:	4618      	mov	r0, r3
 8001398:	f7ff ff24 	bl	80011e4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 800139c:	2001      	movs	r0, #1
 800139e:	f7ff ff21 	bl	80011e4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80013a2:	2010      	movs	r0, #16
 80013a4:	f7ff ff1e 	bl	80011e4 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80013a8:	79fb      	ldrb	r3, [r7, #7]
 80013aa:	01db      	lsls	r3, r3, #7
 80013ac:	4a08      	ldr	r2, [pc, #32]	@ (80013d0 <ssd1306_UpdateScreen+0x4c>)
 80013ae:	4413      	add	r3, r2
 80013b0:	2180      	movs	r1, #128	@ 0x80
 80013b2:	4618      	mov	r0, r3
 80013b4:	f7ff ff32 	bl	800121c <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80013b8:	79fb      	ldrb	r3, [r7, #7]
 80013ba:	3301      	adds	r3, #1
 80013bc:	71fb      	strb	r3, [r7, #7]
 80013be:	79fb      	ldrb	r3, [r7, #7]
 80013c0:	2b07      	cmp	r3, #7
 80013c2:	d9e5      	bls.n	8001390 <ssd1306_UpdateScreen+0xc>
    }
}
 80013c4:	bf00      	nop
 80013c6:	bf00      	nop
 80013c8:	3708      	adds	r7, #8
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	200002a8 	.word	0x200002a8

080013d4 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80013d4:	b480      	push	{r7}
 80013d6:	b083      	sub	sp, #12
 80013d8:	af00      	add	r7, sp, #0
 80013da:	4603      	mov	r3, r0
 80013dc:	71fb      	strb	r3, [r7, #7]
 80013de:	460b      	mov	r3, r1
 80013e0:	71bb      	strb	r3, [r7, #6]
 80013e2:	4613      	mov	r3, r2
 80013e4:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80013e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	db3d      	blt.n	800146a <ssd1306_DrawPixel+0x96>
 80013ee:	79bb      	ldrb	r3, [r7, #6]
 80013f0:	2b3f      	cmp	r3, #63	@ 0x3f
 80013f2:	d83a      	bhi.n	800146a <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 80013f4:	797b      	ldrb	r3, [r7, #5]
 80013f6:	2b01      	cmp	r3, #1
 80013f8:	d11a      	bne.n	8001430 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80013fa:	79fa      	ldrb	r2, [r7, #7]
 80013fc:	79bb      	ldrb	r3, [r7, #6]
 80013fe:	08db      	lsrs	r3, r3, #3
 8001400:	b2d8      	uxtb	r0, r3
 8001402:	4603      	mov	r3, r0
 8001404:	01db      	lsls	r3, r3, #7
 8001406:	4413      	add	r3, r2
 8001408:	4a1a      	ldr	r2, [pc, #104]	@ (8001474 <ssd1306_DrawPixel+0xa0>)
 800140a:	5cd3      	ldrb	r3, [r2, r3]
 800140c:	b25a      	sxtb	r2, r3
 800140e:	79bb      	ldrb	r3, [r7, #6]
 8001410:	f003 0307 	and.w	r3, r3, #7
 8001414:	2101      	movs	r1, #1
 8001416:	fa01 f303 	lsl.w	r3, r1, r3
 800141a:	b25b      	sxtb	r3, r3
 800141c:	4313      	orrs	r3, r2
 800141e:	b259      	sxtb	r1, r3
 8001420:	79fa      	ldrb	r2, [r7, #7]
 8001422:	4603      	mov	r3, r0
 8001424:	01db      	lsls	r3, r3, #7
 8001426:	4413      	add	r3, r2
 8001428:	b2c9      	uxtb	r1, r1
 800142a:	4a12      	ldr	r2, [pc, #72]	@ (8001474 <ssd1306_DrawPixel+0xa0>)
 800142c:	54d1      	strb	r1, [r2, r3]
 800142e:	e01d      	b.n	800146c <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001430:	79fa      	ldrb	r2, [r7, #7]
 8001432:	79bb      	ldrb	r3, [r7, #6]
 8001434:	08db      	lsrs	r3, r3, #3
 8001436:	b2d8      	uxtb	r0, r3
 8001438:	4603      	mov	r3, r0
 800143a:	01db      	lsls	r3, r3, #7
 800143c:	4413      	add	r3, r2
 800143e:	4a0d      	ldr	r2, [pc, #52]	@ (8001474 <ssd1306_DrawPixel+0xa0>)
 8001440:	5cd3      	ldrb	r3, [r2, r3]
 8001442:	b25a      	sxtb	r2, r3
 8001444:	79bb      	ldrb	r3, [r7, #6]
 8001446:	f003 0307 	and.w	r3, r3, #7
 800144a:	2101      	movs	r1, #1
 800144c:	fa01 f303 	lsl.w	r3, r1, r3
 8001450:	b25b      	sxtb	r3, r3
 8001452:	43db      	mvns	r3, r3
 8001454:	b25b      	sxtb	r3, r3
 8001456:	4013      	ands	r3, r2
 8001458:	b259      	sxtb	r1, r3
 800145a:	79fa      	ldrb	r2, [r7, #7]
 800145c:	4603      	mov	r3, r0
 800145e:	01db      	lsls	r3, r3, #7
 8001460:	4413      	add	r3, r2
 8001462:	b2c9      	uxtb	r1, r1
 8001464:	4a03      	ldr	r2, [pc, #12]	@ (8001474 <ssd1306_DrawPixel+0xa0>)
 8001466:	54d1      	strb	r1, [r2, r3]
 8001468:	e000      	b.n	800146c <ssd1306_DrawPixel+0x98>
        return;
 800146a:	bf00      	nop
    }
}
 800146c:	370c      	adds	r7, #12
 800146e:	46bd      	mov	sp, r7
 8001470:	bc80      	pop	{r7}
 8001472:	4770      	bx	lr
 8001474:	200002a8 	.word	0x200002a8

08001478 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8001478:	b590      	push	{r4, r7, lr}
 800147a:	b089      	sub	sp, #36	@ 0x24
 800147c:	af00      	add	r7, sp, #0
 800147e:	4604      	mov	r4, r0
 8001480:	1d38      	adds	r0, r7, #4
 8001482:	e880 0006 	stmia.w	r0, {r1, r2}
 8001486:	461a      	mov	r2, r3
 8001488:	4623      	mov	r3, r4
 800148a:	73fb      	strb	r3, [r7, #15]
 800148c:	4613      	mov	r3, r2
 800148e:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001490:	7bfb      	ldrb	r3, [r7, #15]
 8001492:	2b1f      	cmp	r3, #31
 8001494:	d902      	bls.n	800149c <ssd1306_WriteChar+0x24>
 8001496:	7bfb      	ldrb	r3, [r7, #15]
 8001498:	2b7e      	cmp	r3, #126	@ 0x7e
 800149a:	d901      	bls.n	80014a0 <ssd1306_WriteChar+0x28>
        return 0;
 800149c:	2300      	movs	r3, #0
 800149e:	e06c      	b.n	800157a <ssd1306_WriteChar+0x102>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 80014a0:	4b38      	ldr	r3, [pc, #224]	@ (8001584 <ssd1306_WriteChar+0x10c>)
 80014a2:	881b      	ldrh	r3, [r3, #0]
 80014a4:	461a      	mov	r2, r3
 80014a6:	793b      	ldrb	r3, [r7, #4]
 80014a8:	4413      	add	r3, r2
 80014aa:	2b80      	cmp	r3, #128	@ 0x80
 80014ac:	dc06      	bgt.n	80014bc <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 80014ae:	4b35      	ldr	r3, [pc, #212]	@ (8001584 <ssd1306_WriteChar+0x10c>)
 80014b0:	885b      	ldrh	r3, [r3, #2]
 80014b2:	461a      	mov	r2, r3
 80014b4:	797b      	ldrb	r3, [r7, #5]
 80014b6:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 80014b8:	2b40      	cmp	r3, #64	@ 0x40
 80014ba:	dd01      	ble.n	80014c0 <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 80014bc:	2300      	movs	r3, #0
 80014be:	e05c      	b.n	800157a <ssd1306_WriteChar+0x102>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 80014c0:	2300      	movs	r3, #0
 80014c2:	61fb      	str	r3, [r7, #28]
 80014c4:	e04c      	b.n	8001560 <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 80014c6:	68ba      	ldr	r2, [r7, #8]
 80014c8:	7bfb      	ldrb	r3, [r7, #15]
 80014ca:	3b20      	subs	r3, #32
 80014cc:	7979      	ldrb	r1, [r7, #5]
 80014ce:	fb01 f303 	mul.w	r3, r1, r3
 80014d2:	4619      	mov	r1, r3
 80014d4:	69fb      	ldr	r3, [r7, #28]
 80014d6:	440b      	add	r3, r1
 80014d8:	005b      	lsls	r3, r3, #1
 80014da:	4413      	add	r3, r2
 80014dc:	881b      	ldrh	r3, [r3, #0]
 80014de:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 80014e0:	2300      	movs	r3, #0
 80014e2:	61bb      	str	r3, [r7, #24]
 80014e4:	e034      	b.n	8001550 <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 80014e6:	697a      	ldr	r2, [r7, #20]
 80014e8:	69bb      	ldr	r3, [r7, #24]
 80014ea:	fa02 f303 	lsl.w	r3, r2, r3
 80014ee:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d012      	beq.n	800151c <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80014f6:	4b23      	ldr	r3, [pc, #140]	@ (8001584 <ssd1306_WriteChar+0x10c>)
 80014f8:	881b      	ldrh	r3, [r3, #0]
 80014fa:	b2da      	uxtb	r2, r3
 80014fc:	69bb      	ldr	r3, [r7, #24]
 80014fe:	b2db      	uxtb	r3, r3
 8001500:	4413      	add	r3, r2
 8001502:	b2d8      	uxtb	r0, r3
 8001504:	4b1f      	ldr	r3, [pc, #124]	@ (8001584 <ssd1306_WriteChar+0x10c>)
 8001506:	885b      	ldrh	r3, [r3, #2]
 8001508:	b2da      	uxtb	r2, r3
 800150a:	69fb      	ldr	r3, [r7, #28]
 800150c:	b2db      	uxtb	r3, r3
 800150e:	4413      	add	r3, r2
 8001510:	b2db      	uxtb	r3, r3
 8001512:	7bba      	ldrb	r2, [r7, #14]
 8001514:	4619      	mov	r1, r3
 8001516:	f7ff ff5d 	bl	80013d4 <ssd1306_DrawPixel>
 800151a:	e016      	b.n	800154a <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 800151c:	4b19      	ldr	r3, [pc, #100]	@ (8001584 <ssd1306_WriteChar+0x10c>)
 800151e:	881b      	ldrh	r3, [r3, #0]
 8001520:	b2da      	uxtb	r2, r3
 8001522:	69bb      	ldr	r3, [r7, #24]
 8001524:	b2db      	uxtb	r3, r3
 8001526:	4413      	add	r3, r2
 8001528:	b2d8      	uxtb	r0, r3
 800152a:	4b16      	ldr	r3, [pc, #88]	@ (8001584 <ssd1306_WriteChar+0x10c>)
 800152c:	885b      	ldrh	r3, [r3, #2]
 800152e:	b2da      	uxtb	r2, r3
 8001530:	69fb      	ldr	r3, [r7, #28]
 8001532:	b2db      	uxtb	r3, r3
 8001534:	4413      	add	r3, r2
 8001536:	b2d9      	uxtb	r1, r3
 8001538:	7bbb      	ldrb	r3, [r7, #14]
 800153a:	2b00      	cmp	r3, #0
 800153c:	bf0c      	ite	eq
 800153e:	2301      	moveq	r3, #1
 8001540:	2300      	movne	r3, #0
 8001542:	b2db      	uxtb	r3, r3
 8001544:	461a      	mov	r2, r3
 8001546:	f7ff ff45 	bl	80013d4 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 800154a:	69bb      	ldr	r3, [r7, #24]
 800154c:	3301      	adds	r3, #1
 800154e:	61bb      	str	r3, [r7, #24]
 8001550:	793b      	ldrb	r3, [r7, #4]
 8001552:	461a      	mov	r2, r3
 8001554:	69bb      	ldr	r3, [r7, #24]
 8001556:	4293      	cmp	r3, r2
 8001558:	d3c5      	bcc.n	80014e6 <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 800155a:	69fb      	ldr	r3, [r7, #28]
 800155c:	3301      	adds	r3, #1
 800155e:	61fb      	str	r3, [r7, #28]
 8001560:	797b      	ldrb	r3, [r7, #5]
 8001562:	461a      	mov	r2, r3
 8001564:	69fb      	ldr	r3, [r7, #28]
 8001566:	4293      	cmp	r3, r2
 8001568:	d3ad      	bcc.n	80014c6 <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 800156a:	4b06      	ldr	r3, [pc, #24]	@ (8001584 <ssd1306_WriteChar+0x10c>)
 800156c:	881b      	ldrh	r3, [r3, #0]
 800156e:	793a      	ldrb	r2, [r7, #4]
 8001570:	4413      	add	r3, r2
 8001572:	b29a      	uxth	r2, r3
 8001574:	4b03      	ldr	r3, [pc, #12]	@ (8001584 <ssd1306_WriteChar+0x10c>)
 8001576:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001578:	7bfb      	ldrb	r3, [r7, #15]
}
 800157a:	4618      	mov	r0, r3
 800157c:	3724      	adds	r7, #36	@ 0x24
 800157e:	46bd      	mov	sp, r7
 8001580:	bd90      	pop	{r4, r7, pc}
 8001582:	bf00      	nop
 8001584:	200006a8 	.word	0x200006a8

08001588 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8001588:	b580      	push	{r7, lr}
 800158a:	b084      	sub	sp, #16
 800158c:	af00      	add	r7, sp, #0
 800158e:	60f8      	str	r0, [r7, #12]
 8001590:	1d38      	adds	r0, r7, #4
 8001592:	e880 0006 	stmia.w	r0, {r1, r2}
 8001596:	70fb      	strb	r3, [r7, #3]
    while (*str) {
 8001598:	e012      	b.n	80015c0 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	7818      	ldrb	r0, [r3, #0]
 800159e:	78fb      	ldrb	r3, [r7, #3]
 80015a0:	1d3a      	adds	r2, r7, #4
 80015a2:	ca06      	ldmia	r2, {r1, r2}
 80015a4:	f7ff ff68 	bl	8001478 <ssd1306_WriteChar>
 80015a8:	4603      	mov	r3, r0
 80015aa:	461a      	mov	r2, r3
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	781b      	ldrb	r3, [r3, #0]
 80015b0:	429a      	cmp	r2, r3
 80015b2:	d002      	beq.n	80015ba <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	781b      	ldrb	r3, [r3, #0]
 80015b8:	e008      	b.n	80015cc <ssd1306_WriteString+0x44>
        }
        str++;
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	3301      	adds	r3, #1
 80015be:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d1e8      	bne.n	800159a <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	781b      	ldrb	r3, [r3, #0]
}
 80015cc:	4618      	mov	r0, r3
 80015ce:	3710      	adds	r7, #16
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}

080015d4 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 80015d4:	b480      	push	{r7}
 80015d6:	b083      	sub	sp, #12
 80015d8:	af00      	add	r7, sp, #0
 80015da:	4603      	mov	r3, r0
 80015dc:	460a      	mov	r2, r1
 80015de:	71fb      	strb	r3, [r7, #7]
 80015e0:	4613      	mov	r3, r2
 80015e2:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 80015e4:	79fb      	ldrb	r3, [r7, #7]
 80015e6:	b29a      	uxth	r2, r3
 80015e8:	4b05      	ldr	r3, [pc, #20]	@ (8001600 <ssd1306_SetCursor+0x2c>)
 80015ea:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 80015ec:	79bb      	ldrb	r3, [r7, #6]
 80015ee:	b29a      	uxth	r2, r3
 80015f0:	4b03      	ldr	r3, [pc, #12]	@ (8001600 <ssd1306_SetCursor+0x2c>)
 80015f2:	805a      	strh	r2, [r3, #2]
}
 80015f4:	bf00      	nop
 80015f6:	370c      	adds	r7, #12
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bc80      	pop	{r7}
 80015fc:	4770      	bx	lr
 80015fe:	bf00      	nop
 8001600:	200006a8 	.word	0x200006a8

08001604 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8001604:	b580      	push	{r7, lr}
 8001606:	b084      	sub	sp, #16
 8001608:	af00      	add	r7, sp, #0
 800160a:	4603      	mov	r3, r0
 800160c:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 800160e:	2381      	movs	r3, #129	@ 0x81
 8001610:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001612:	7bfb      	ldrb	r3, [r7, #15]
 8001614:	4618      	mov	r0, r3
 8001616:	f7ff fde5 	bl	80011e4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 800161a:	79fb      	ldrb	r3, [r7, #7]
 800161c:	4618      	mov	r0, r3
 800161e:	f7ff fde1 	bl	80011e4 <ssd1306_WriteCommand>
}
 8001622:	bf00      	nop
 8001624:	3710      	adds	r7, #16
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
	...

0800162c <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 800162c:	b580      	push	{r7, lr}
 800162e:	b084      	sub	sp, #16
 8001630:	af00      	add	r7, sp, #0
 8001632:	4603      	mov	r3, r0
 8001634:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001636:	79fb      	ldrb	r3, [r7, #7]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d005      	beq.n	8001648 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 800163c:	23af      	movs	r3, #175	@ 0xaf
 800163e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001640:	4b08      	ldr	r3, [pc, #32]	@ (8001664 <ssd1306_SetDisplayOn+0x38>)
 8001642:	2201      	movs	r2, #1
 8001644:	715a      	strb	r2, [r3, #5]
 8001646:	e004      	b.n	8001652 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001648:	23ae      	movs	r3, #174	@ 0xae
 800164a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 800164c:	4b05      	ldr	r3, [pc, #20]	@ (8001664 <ssd1306_SetDisplayOn+0x38>)
 800164e:	2200      	movs	r2, #0
 8001650:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001652:	7bfb      	ldrb	r3, [r7, #15]
 8001654:	4618      	mov	r0, r3
 8001656:	f7ff fdc5 	bl	80011e4 <ssd1306_WriteCommand>
}
 800165a:	bf00      	nop
 800165c:	3710      	adds	r7, #16
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	200006a8 	.word	0x200006a8

08001668 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001668:	b480      	push	{r7}
 800166a:	b085      	sub	sp, #20
 800166c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800166e:	4b15      	ldr	r3, [pc, #84]	@ (80016c4 <HAL_MspInit+0x5c>)
 8001670:	699b      	ldr	r3, [r3, #24]
 8001672:	4a14      	ldr	r2, [pc, #80]	@ (80016c4 <HAL_MspInit+0x5c>)
 8001674:	f043 0301 	orr.w	r3, r3, #1
 8001678:	6193      	str	r3, [r2, #24]
 800167a:	4b12      	ldr	r3, [pc, #72]	@ (80016c4 <HAL_MspInit+0x5c>)
 800167c:	699b      	ldr	r3, [r3, #24]
 800167e:	f003 0301 	and.w	r3, r3, #1
 8001682:	60bb      	str	r3, [r7, #8]
 8001684:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001686:	4b0f      	ldr	r3, [pc, #60]	@ (80016c4 <HAL_MspInit+0x5c>)
 8001688:	69db      	ldr	r3, [r3, #28]
 800168a:	4a0e      	ldr	r2, [pc, #56]	@ (80016c4 <HAL_MspInit+0x5c>)
 800168c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001690:	61d3      	str	r3, [r2, #28]
 8001692:	4b0c      	ldr	r3, [pc, #48]	@ (80016c4 <HAL_MspInit+0x5c>)
 8001694:	69db      	ldr	r3, [r3, #28]
 8001696:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800169a:	607b      	str	r3, [r7, #4]
 800169c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800169e:	4b0a      	ldr	r3, [pc, #40]	@ (80016c8 <HAL_MspInit+0x60>)
 80016a0:	685b      	ldr	r3, [r3, #4]
 80016a2:	60fb      	str	r3, [r7, #12]
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80016aa:	60fb      	str	r3, [r7, #12]
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80016b2:	60fb      	str	r3, [r7, #12]
 80016b4:	4a04      	ldr	r2, [pc, #16]	@ (80016c8 <HAL_MspInit+0x60>)
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016ba:	bf00      	nop
 80016bc:	3714      	adds	r7, #20
 80016be:	46bd      	mov	sp, r7
 80016c0:	bc80      	pop	{r7}
 80016c2:	4770      	bx	lr
 80016c4:	40021000 	.word	0x40021000
 80016c8:	40010000 	.word	0x40010000

080016cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016d0:	bf00      	nop
 80016d2:	e7fd      	b.n	80016d0 <NMI_Handler+0x4>

080016d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016d4:	b480      	push	{r7}
 80016d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016d8:	bf00      	nop
 80016da:	e7fd      	b.n	80016d8 <HardFault_Handler+0x4>

080016dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016e0:	bf00      	nop
 80016e2:	e7fd      	b.n	80016e0 <MemManage_Handler+0x4>

080016e4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016e8:	bf00      	nop
 80016ea:	e7fd      	b.n	80016e8 <BusFault_Handler+0x4>

080016ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016f0:	bf00      	nop
 80016f2:	e7fd      	b.n	80016f0 <UsageFault_Handler+0x4>

080016f4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016f4:	b480      	push	{r7}
 80016f6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016f8:	bf00      	nop
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bc80      	pop	{r7}
 80016fe:	4770      	bx	lr

08001700 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001700:	b480      	push	{r7}
 8001702:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001704:	bf00      	nop
 8001706:	46bd      	mov	sp, r7
 8001708:	bc80      	pop	{r7}
 800170a:	4770      	bx	lr

0800170c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800170c:	b480      	push	{r7}
 800170e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001710:	bf00      	nop
 8001712:	46bd      	mov	sp, r7
 8001714:	bc80      	pop	{r7}
 8001716:	4770      	bx	lr

08001718 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800171c:	f000 f9ee 	bl	8001afc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001720:	bf00      	nop
 8001722:	bd80      	pop	{r7, pc}

08001724 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8001728:	4802      	ldr	r0, [pc, #8]	@ (8001734 <DMA1_Channel6_IRQHandler+0x10>)
 800172a:	f000 fc67 	bl	8001ffc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800172e:	bf00      	nop
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	2000024c 	.word	0x2000024c

08001738 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800173c:	4802      	ldr	r0, [pc, #8]	@ (8001748 <TIM3_IRQHandler+0x10>)
 800173e:	f003 fe3d 	bl	80053bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001742:	bf00      	nop
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	200006b4 	.word	0x200006b4

0800174c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001750:	4802      	ldr	r0, [pc, #8]	@ (800175c <I2C1_EV_IRQHandler+0x10>)
 8001752:	f001 fa0d 	bl	8002b70 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001756:	bf00      	nop
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	200001f8 	.word	0x200001f8

08001760 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0
  return 1;
 8001764:	2301      	movs	r3, #1
}
 8001766:	4618      	mov	r0, r3
 8001768:	46bd      	mov	sp, r7
 800176a:	bc80      	pop	{r7}
 800176c:	4770      	bx	lr

0800176e <_kill>:

int _kill(int pid, int sig)
{
 800176e:	b580      	push	{r7, lr}
 8001770:	b082      	sub	sp, #8
 8001772:	af00      	add	r7, sp, #0
 8001774:	6078      	str	r0, [r7, #4]
 8001776:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001778:	f005 f840 	bl	80067fc <__errno>
 800177c:	4603      	mov	r3, r0
 800177e:	2216      	movs	r2, #22
 8001780:	601a      	str	r2, [r3, #0]
  return -1;
 8001782:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001786:	4618      	mov	r0, r3
 8001788:	3708      	adds	r7, #8
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}

0800178e <_exit>:

void _exit (int status)
{
 800178e:	b580      	push	{r7, lr}
 8001790:	b082      	sub	sp, #8
 8001792:	af00      	add	r7, sp, #0
 8001794:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001796:	f04f 31ff 	mov.w	r1, #4294967295
 800179a:	6878      	ldr	r0, [r7, #4]
 800179c:	f7ff ffe7 	bl	800176e <_kill>
  while (1) {}    /* Make sure we hang here */
 80017a0:	bf00      	nop
 80017a2:	e7fd      	b.n	80017a0 <_exit+0x12>

080017a4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b086      	sub	sp, #24
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	60f8      	str	r0, [r7, #12]
 80017ac:	60b9      	str	r1, [r7, #8]
 80017ae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017b0:	2300      	movs	r3, #0
 80017b2:	617b      	str	r3, [r7, #20]
 80017b4:	e00a      	b.n	80017cc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80017b6:	f3af 8000 	nop.w
 80017ba:	4601      	mov	r1, r0
 80017bc:	68bb      	ldr	r3, [r7, #8]
 80017be:	1c5a      	adds	r2, r3, #1
 80017c0:	60ba      	str	r2, [r7, #8]
 80017c2:	b2ca      	uxtb	r2, r1
 80017c4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017c6:	697b      	ldr	r3, [r7, #20]
 80017c8:	3301      	adds	r3, #1
 80017ca:	617b      	str	r3, [r7, #20]
 80017cc:	697a      	ldr	r2, [r7, #20]
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	429a      	cmp	r2, r3
 80017d2:	dbf0      	blt.n	80017b6 <_read+0x12>
  }

  return len;
 80017d4:	687b      	ldr	r3, [r7, #4]
}
 80017d6:	4618      	mov	r0, r3
 80017d8:	3718      	adds	r7, #24
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}

080017de <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80017de:	b580      	push	{r7, lr}
 80017e0:	b086      	sub	sp, #24
 80017e2:	af00      	add	r7, sp, #0
 80017e4:	60f8      	str	r0, [r7, #12]
 80017e6:	60b9      	str	r1, [r7, #8]
 80017e8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017ea:	2300      	movs	r3, #0
 80017ec:	617b      	str	r3, [r7, #20]
 80017ee:	e009      	b.n	8001804 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80017f0:	68bb      	ldr	r3, [r7, #8]
 80017f2:	1c5a      	adds	r2, r3, #1
 80017f4:	60ba      	str	r2, [r7, #8]
 80017f6:	781b      	ldrb	r3, [r3, #0]
 80017f8:	4618      	mov	r0, r3
 80017fa:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017fe:	697b      	ldr	r3, [r7, #20]
 8001800:	3301      	adds	r3, #1
 8001802:	617b      	str	r3, [r7, #20]
 8001804:	697a      	ldr	r2, [r7, #20]
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	429a      	cmp	r2, r3
 800180a:	dbf1      	blt.n	80017f0 <_write+0x12>
  }
  return len;
 800180c:	687b      	ldr	r3, [r7, #4]
}
 800180e:	4618      	mov	r0, r3
 8001810:	3718      	adds	r7, #24
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}

08001816 <_close>:

int _close(int file)
{
 8001816:	b480      	push	{r7}
 8001818:	b083      	sub	sp, #12
 800181a:	af00      	add	r7, sp, #0
 800181c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800181e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001822:	4618      	mov	r0, r3
 8001824:	370c      	adds	r7, #12
 8001826:	46bd      	mov	sp, r7
 8001828:	bc80      	pop	{r7}
 800182a:	4770      	bx	lr

0800182c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800182c:	b480      	push	{r7}
 800182e:	b083      	sub	sp, #12
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
 8001834:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800183c:	605a      	str	r2, [r3, #4]
  return 0;
 800183e:	2300      	movs	r3, #0
}
 8001840:	4618      	mov	r0, r3
 8001842:	370c      	adds	r7, #12
 8001844:	46bd      	mov	sp, r7
 8001846:	bc80      	pop	{r7}
 8001848:	4770      	bx	lr

0800184a <_isatty>:

int _isatty(int file)
{
 800184a:	b480      	push	{r7}
 800184c:	b083      	sub	sp, #12
 800184e:	af00      	add	r7, sp, #0
 8001850:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001852:	2301      	movs	r3, #1
}
 8001854:	4618      	mov	r0, r3
 8001856:	370c      	adds	r7, #12
 8001858:	46bd      	mov	sp, r7
 800185a:	bc80      	pop	{r7}
 800185c:	4770      	bx	lr

0800185e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800185e:	b480      	push	{r7}
 8001860:	b085      	sub	sp, #20
 8001862:	af00      	add	r7, sp, #0
 8001864:	60f8      	str	r0, [r7, #12]
 8001866:	60b9      	str	r1, [r7, #8]
 8001868:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800186a:	2300      	movs	r3, #0
}
 800186c:	4618      	mov	r0, r3
 800186e:	3714      	adds	r7, #20
 8001870:	46bd      	mov	sp, r7
 8001872:	bc80      	pop	{r7}
 8001874:	4770      	bx	lr
	...

08001878 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b086      	sub	sp, #24
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001880:	4a14      	ldr	r2, [pc, #80]	@ (80018d4 <_sbrk+0x5c>)
 8001882:	4b15      	ldr	r3, [pc, #84]	@ (80018d8 <_sbrk+0x60>)
 8001884:	1ad3      	subs	r3, r2, r3
 8001886:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001888:	697b      	ldr	r3, [r7, #20]
 800188a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800188c:	4b13      	ldr	r3, [pc, #76]	@ (80018dc <_sbrk+0x64>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d102      	bne.n	800189a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001894:	4b11      	ldr	r3, [pc, #68]	@ (80018dc <_sbrk+0x64>)
 8001896:	4a12      	ldr	r2, [pc, #72]	@ (80018e0 <_sbrk+0x68>)
 8001898:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800189a:	4b10      	ldr	r3, [pc, #64]	@ (80018dc <_sbrk+0x64>)
 800189c:	681a      	ldr	r2, [r3, #0]
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	4413      	add	r3, r2
 80018a2:	693a      	ldr	r2, [r7, #16]
 80018a4:	429a      	cmp	r2, r3
 80018a6:	d207      	bcs.n	80018b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018a8:	f004 ffa8 	bl	80067fc <__errno>
 80018ac:	4603      	mov	r3, r0
 80018ae:	220c      	movs	r2, #12
 80018b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018b2:	f04f 33ff 	mov.w	r3, #4294967295
 80018b6:	e009      	b.n	80018cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018b8:	4b08      	ldr	r3, [pc, #32]	@ (80018dc <_sbrk+0x64>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018be:	4b07      	ldr	r3, [pc, #28]	@ (80018dc <_sbrk+0x64>)
 80018c0:	681a      	ldr	r2, [r3, #0]
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	4413      	add	r3, r2
 80018c6:	4a05      	ldr	r2, [pc, #20]	@ (80018dc <_sbrk+0x64>)
 80018c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018ca:	68fb      	ldr	r3, [r7, #12]
}
 80018cc:	4618      	mov	r0, r3
 80018ce:	3718      	adds	r7, #24
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	20005000 	.word	0x20005000
 80018d8:	00000400 	.word	0x00000400
 80018dc:	200006b0 	.word	0x200006b0
 80018e0:	20000850 	.word	0x20000850

080018e4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80018e4:	b480      	push	{r7}
 80018e6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018e8:	bf00      	nop
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bc80      	pop	{r7}
 80018ee:	4770      	bx	lr

080018f0 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b08c      	sub	sp, #48	@ 0x30
 80018f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80018f6:	f107 030c 	add.w	r3, r7, #12
 80018fa:	2224      	movs	r2, #36	@ 0x24
 80018fc:	2100      	movs	r1, #0
 80018fe:	4618      	mov	r0, r3
 8001900:	f004 ff29 	bl	8006756 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001904:	1d3b      	adds	r3, r7, #4
 8001906:	2200      	movs	r2, #0
 8001908:	601a      	str	r2, [r3, #0]
 800190a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800190c:	4b20      	ldr	r3, [pc, #128]	@ (8001990 <MX_TIM3_Init+0xa0>)
 800190e:	4a21      	ldr	r2, [pc, #132]	@ (8001994 <MX_TIM3_Init+0xa4>)
 8001910:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001912:	4b1f      	ldr	r3, [pc, #124]	@ (8001990 <MX_TIM3_Init+0xa0>)
 8001914:	2200      	movs	r2, #0
 8001916:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001918:	4b1d      	ldr	r3, [pc, #116]	@ (8001990 <MX_TIM3_Init+0xa0>)
 800191a:	2200      	movs	r2, #0
 800191c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 800191e:	4b1c      	ldr	r3, [pc, #112]	@ (8001990 <MX_TIM3_Init+0xa0>)
 8001920:	2263      	movs	r2, #99	@ 0x63
 8001922:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001924:	4b1a      	ldr	r3, [pc, #104]	@ (8001990 <MX_TIM3_Init+0xa0>)
 8001926:	2200      	movs	r2, #0
 8001928:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800192a:	4b19      	ldr	r3, [pc, #100]	@ (8001990 <MX_TIM3_Init+0xa0>)
 800192c:	2200      	movs	r2, #0
 800192e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001930:	2303      	movs	r3, #3
 8001932:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001934:	2300      	movs	r3, #0
 8001936:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001938:	2301      	movs	r3, #1
 800193a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800193c:	2300      	movs	r3, #0
 800193e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001940:	230a      	movs	r3, #10
 8001942:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001944:	2300      	movs	r3, #0
 8001946:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001948:	2301      	movs	r3, #1
 800194a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800194c:	2300      	movs	r3, #0
 800194e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001950:	2300      	movs	r3, #0
 8001952:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001954:	f107 030c 	add.w	r3, r7, #12
 8001958:	4619      	mov	r1, r3
 800195a:	480d      	ldr	r0, [pc, #52]	@ (8001990 <MX_TIM3_Init+0xa0>)
 800195c:	f003 fbde 	bl	800511c <HAL_TIM_Encoder_Init>
 8001960:	4603      	mov	r3, r0
 8001962:	2b00      	cmp	r3, #0
 8001964:	d001      	beq.n	800196a <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 8001966:	f7ff fc31 	bl	80011cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800196a:	2300      	movs	r3, #0
 800196c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800196e:	2300      	movs	r3, #0
 8001970:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001972:	1d3b      	adds	r3, r7, #4
 8001974:	4619      	mov	r1, r3
 8001976:	4806      	ldr	r0, [pc, #24]	@ (8001990 <MX_TIM3_Init+0xa0>)
 8001978:	f003 fed2 	bl	8005720 <HAL_TIMEx_MasterConfigSynchronization>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	d001      	beq.n	8001986 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8001982:	f7ff fc23 	bl	80011cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001986:	bf00      	nop
 8001988:	3730      	adds	r7, #48	@ 0x30
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	200006b4 	.word	0x200006b4
 8001994:	40000400 	.word	0x40000400

08001998 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b088      	sub	sp, #32
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a0:	f107 0310 	add.w	r3, r7, #16
 80019a4:	2200      	movs	r2, #0
 80019a6:	601a      	str	r2, [r3, #0]
 80019a8:	605a      	str	r2, [r3, #4]
 80019aa:	609a      	str	r2, [r3, #8]
 80019ac:	60da      	str	r2, [r3, #12]
  if(tim_encoderHandle->Instance==TIM3)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4a19      	ldr	r2, [pc, #100]	@ (8001a18 <HAL_TIM_Encoder_MspInit+0x80>)
 80019b4:	4293      	cmp	r3, r2
 80019b6:	d12b      	bne.n	8001a10 <HAL_TIM_Encoder_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80019b8:	4b18      	ldr	r3, [pc, #96]	@ (8001a1c <HAL_TIM_Encoder_MspInit+0x84>)
 80019ba:	69db      	ldr	r3, [r3, #28]
 80019bc:	4a17      	ldr	r2, [pc, #92]	@ (8001a1c <HAL_TIM_Encoder_MspInit+0x84>)
 80019be:	f043 0302 	orr.w	r3, r3, #2
 80019c2:	61d3      	str	r3, [r2, #28]
 80019c4:	4b15      	ldr	r3, [pc, #84]	@ (8001a1c <HAL_TIM_Encoder_MspInit+0x84>)
 80019c6:	69db      	ldr	r3, [r3, #28]
 80019c8:	f003 0302 	and.w	r3, r3, #2
 80019cc:	60fb      	str	r3, [r7, #12]
 80019ce:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019d0:	4b12      	ldr	r3, [pc, #72]	@ (8001a1c <HAL_TIM_Encoder_MspInit+0x84>)
 80019d2:	699b      	ldr	r3, [r3, #24]
 80019d4:	4a11      	ldr	r2, [pc, #68]	@ (8001a1c <HAL_TIM_Encoder_MspInit+0x84>)
 80019d6:	f043 0304 	orr.w	r3, r3, #4
 80019da:	6193      	str	r3, [r2, #24]
 80019dc:	4b0f      	ldr	r3, [pc, #60]	@ (8001a1c <HAL_TIM_Encoder_MspInit+0x84>)
 80019de:	699b      	ldr	r3, [r3, #24]
 80019e0:	f003 0304 	and.w	r3, r3, #4
 80019e4:	60bb      	str	r3, [r7, #8]
 80019e6:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = ROT_A_Pin|ROT_B_Pin;
 80019e8:	23c0      	movs	r3, #192	@ 0xc0
 80019ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019ec:	2300      	movs	r3, #0
 80019ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f0:	2300      	movs	r3, #0
 80019f2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019f4:	f107 0310 	add.w	r3, r7, #16
 80019f8:	4619      	mov	r1, r3
 80019fa:	4809      	ldr	r0, [pc, #36]	@ (8001a20 <HAL_TIM_Encoder_MspInit+0x88>)
 80019fc:	f000 fc3e 	bl	800227c <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001a00:	2200      	movs	r2, #0
 8001a02:	2100      	movs	r1, #0
 8001a04:	201d      	movs	r0, #29
 8001a06:	f000 f990 	bl	8001d2a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001a0a:	201d      	movs	r0, #29
 8001a0c:	f000 f9a9 	bl	8001d62 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001a10:	bf00      	nop
 8001a12:	3720      	adds	r7, #32
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd80      	pop	{r7, pc}
 8001a18:	40000400 	.word	0x40000400
 8001a1c:	40021000 	.word	0x40021000
 8001a20:	40010800 	.word	0x40010800

08001a24 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a24:	f7ff ff5e 	bl	80018e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a28:	480b      	ldr	r0, [pc, #44]	@ (8001a58 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001a2a:	490c      	ldr	r1, [pc, #48]	@ (8001a5c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001a2c:	4a0c      	ldr	r2, [pc, #48]	@ (8001a60 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001a2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a30:	e002      	b.n	8001a38 <LoopCopyDataInit>

08001a32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a36:	3304      	adds	r3, #4

08001a38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a3c:	d3f9      	bcc.n	8001a32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a3e:	4a09      	ldr	r2, [pc, #36]	@ (8001a64 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001a40:	4c09      	ldr	r4, [pc, #36]	@ (8001a68 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001a42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a44:	e001      	b.n	8001a4a <LoopFillZerobss>

08001a46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a48:	3204      	adds	r2, #4

08001a4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a4c:	d3fb      	bcc.n	8001a46 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a4e:	f004 fedb 	bl	8006808 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001a52:	f7ff f9e1 	bl	8000e18 <main>
  bx lr
 8001a56:	4770      	bx	lr
  ldr r0, =_sdata
 8001a58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a5c:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001a60:	0800ab18 	.word	0x0800ab18
  ldr r2, =_sbss
 8001a64:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001a68:	2000084c 	.word	0x2000084c

08001a6c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001a6c:	e7fe      	b.n	8001a6c <ADC1_2_IRQHandler>
	...

08001a70 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a74:	4b08      	ldr	r3, [pc, #32]	@ (8001a98 <HAL_Init+0x28>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a07      	ldr	r2, [pc, #28]	@ (8001a98 <HAL_Init+0x28>)
 8001a7a:	f043 0310 	orr.w	r3, r3, #16
 8001a7e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a80:	2003      	movs	r0, #3
 8001a82:	f000 f947 	bl	8001d14 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a86:	200f      	movs	r0, #15
 8001a88:	f000 f808 	bl	8001a9c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a8c:	f7ff fdec 	bl	8001668 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a90:	2300      	movs	r3, #0
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	40022000 	.word	0x40022000

08001a9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b082      	sub	sp, #8
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001aa4:	4b12      	ldr	r3, [pc, #72]	@ (8001af0 <HAL_InitTick+0x54>)
 8001aa6:	681a      	ldr	r2, [r3, #0]
 8001aa8:	4b12      	ldr	r3, [pc, #72]	@ (8001af4 <HAL_InitTick+0x58>)
 8001aaa:	781b      	ldrb	r3, [r3, #0]
 8001aac:	4619      	mov	r1, r3
 8001aae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ab2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001ab6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001aba:	4618      	mov	r0, r3
 8001abc:	f000 f95f 	bl	8001d7e <HAL_SYSTICK_Config>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d001      	beq.n	8001aca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	e00e      	b.n	8001ae8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	2b0f      	cmp	r3, #15
 8001ace:	d80a      	bhi.n	8001ae6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	6879      	ldr	r1, [r7, #4]
 8001ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ad8:	f000 f927 	bl	8001d2a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001adc:	4a06      	ldr	r2, [pc, #24]	@ (8001af8 <HAL_InitTick+0x5c>)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	e000      	b.n	8001ae8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ae6:	2301      	movs	r3, #1
}
 8001ae8:	4618      	mov	r0, r3
 8001aea:	3708      	adds	r7, #8
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	20000008 	.word	0x20000008
 8001af4:	20000010 	.word	0x20000010
 8001af8:	2000000c 	.word	0x2000000c

08001afc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b00:	4b05      	ldr	r3, [pc, #20]	@ (8001b18 <HAL_IncTick+0x1c>)
 8001b02:	781b      	ldrb	r3, [r3, #0]
 8001b04:	461a      	mov	r2, r3
 8001b06:	4b05      	ldr	r3, [pc, #20]	@ (8001b1c <HAL_IncTick+0x20>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	4413      	add	r3, r2
 8001b0c:	4a03      	ldr	r2, [pc, #12]	@ (8001b1c <HAL_IncTick+0x20>)
 8001b0e:	6013      	str	r3, [r2, #0]
}
 8001b10:	bf00      	nop
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bc80      	pop	{r7}
 8001b16:	4770      	bx	lr
 8001b18:	20000010 	.word	0x20000010
 8001b1c:	200006fc 	.word	0x200006fc

08001b20 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0
  return uwTick;
 8001b24:	4b02      	ldr	r3, [pc, #8]	@ (8001b30 <HAL_GetTick+0x10>)
 8001b26:	681b      	ldr	r3, [r3, #0]
}
 8001b28:	4618      	mov	r0, r3
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bc80      	pop	{r7}
 8001b2e:	4770      	bx	lr
 8001b30:	200006fc 	.word	0x200006fc

08001b34 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b084      	sub	sp, #16
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b3c:	f7ff fff0 	bl	8001b20 <HAL_GetTick>
 8001b40:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b4c:	d005      	beq.n	8001b5a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b4e:	4b0a      	ldr	r3, [pc, #40]	@ (8001b78 <HAL_Delay+0x44>)
 8001b50:	781b      	ldrb	r3, [r3, #0]
 8001b52:	461a      	mov	r2, r3
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	4413      	add	r3, r2
 8001b58:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001b5a:	bf00      	nop
 8001b5c:	f7ff ffe0 	bl	8001b20 <HAL_GetTick>
 8001b60:	4602      	mov	r2, r0
 8001b62:	68bb      	ldr	r3, [r7, #8]
 8001b64:	1ad3      	subs	r3, r2, r3
 8001b66:	68fa      	ldr	r2, [r7, #12]
 8001b68:	429a      	cmp	r2, r3
 8001b6a:	d8f7      	bhi.n	8001b5c <HAL_Delay+0x28>
  {
  }
}
 8001b6c:	bf00      	nop
 8001b6e:	bf00      	nop
 8001b70:	3710      	adds	r7, #16
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	20000010 	.word	0x20000010

08001b7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b085      	sub	sp, #20
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	f003 0307 	and.w	r3, r3, #7
 8001b8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b8c:	4b0c      	ldr	r3, [pc, #48]	@ (8001bc0 <__NVIC_SetPriorityGrouping+0x44>)
 8001b8e:	68db      	ldr	r3, [r3, #12]
 8001b90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b92:	68ba      	ldr	r2, [r7, #8]
 8001b94:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b98:	4013      	ands	r3, r2
 8001b9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ba0:	68bb      	ldr	r3, [r7, #8]
 8001ba2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ba4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ba8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bae:	4a04      	ldr	r2, [pc, #16]	@ (8001bc0 <__NVIC_SetPriorityGrouping+0x44>)
 8001bb0:	68bb      	ldr	r3, [r7, #8]
 8001bb2:	60d3      	str	r3, [r2, #12]
}
 8001bb4:	bf00      	nop
 8001bb6:	3714      	adds	r7, #20
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bc80      	pop	{r7}
 8001bbc:	4770      	bx	lr
 8001bbe:	bf00      	nop
 8001bc0:	e000ed00 	.word	0xe000ed00

08001bc4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bc8:	4b04      	ldr	r3, [pc, #16]	@ (8001bdc <__NVIC_GetPriorityGrouping+0x18>)
 8001bca:	68db      	ldr	r3, [r3, #12]
 8001bcc:	0a1b      	lsrs	r3, r3, #8
 8001bce:	f003 0307 	and.w	r3, r3, #7
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bc80      	pop	{r7}
 8001bd8:	4770      	bx	lr
 8001bda:	bf00      	nop
 8001bdc:	e000ed00 	.word	0xe000ed00

08001be0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b083      	sub	sp, #12
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	4603      	mov	r3, r0
 8001be8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	db0b      	blt.n	8001c0a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001bf2:	79fb      	ldrb	r3, [r7, #7]
 8001bf4:	f003 021f 	and.w	r2, r3, #31
 8001bf8:	4906      	ldr	r1, [pc, #24]	@ (8001c14 <__NVIC_EnableIRQ+0x34>)
 8001bfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bfe:	095b      	lsrs	r3, r3, #5
 8001c00:	2001      	movs	r0, #1
 8001c02:	fa00 f202 	lsl.w	r2, r0, r2
 8001c06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c0a:	bf00      	nop
 8001c0c:	370c      	adds	r7, #12
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bc80      	pop	{r7}
 8001c12:	4770      	bx	lr
 8001c14:	e000e100 	.word	0xe000e100

08001c18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	b083      	sub	sp, #12
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	4603      	mov	r3, r0
 8001c20:	6039      	str	r1, [r7, #0]
 8001c22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	db0a      	blt.n	8001c42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	b2da      	uxtb	r2, r3
 8001c30:	490c      	ldr	r1, [pc, #48]	@ (8001c64 <__NVIC_SetPriority+0x4c>)
 8001c32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c36:	0112      	lsls	r2, r2, #4
 8001c38:	b2d2      	uxtb	r2, r2
 8001c3a:	440b      	add	r3, r1
 8001c3c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c40:	e00a      	b.n	8001c58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	b2da      	uxtb	r2, r3
 8001c46:	4908      	ldr	r1, [pc, #32]	@ (8001c68 <__NVIC_SetPriority+0x50>)
 8001c48:	79fb      	ldrb	r3, [r7, #7]
 8001c4a:	f003 030f 	and.w	r3, r3, #15
 8001c4e:	3b04      	subs	r3, #4
 8001c50:	0112      	lsls	r2, r2, #4
 8001c52:	b2d2      	uxtb	r2, r2
 8001c54:	440b      	add	r3, r1
 8001c56:	761a      	strb	r2, [r3, #24]
}
 8001c58:	bf00      	nop
 8001c5a:	370c      	adds	r7, #12
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bc80      	pop	{r7}
 8001c60:	4770      	bx	lr
 8001c62:	bf00      	nop
 8001c64:	e000e100 	.word	0xe000e100
 8001c68:	e000ed00 	.word	0xe000ed00

08001c6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b089      	sub	sp, #36	@ 0x24
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	60f8      	str	r0, [r7, #12]
 8001c74:	60b9      	str	r1, [r7, #8]
 8001c76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	f003 0307 	and.w	r3, r3, #7
 8001c7e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c80:	69fb      	ldr	r3, [r7, #28]
 8001c82:	f1c3 0307 	rsb	r3, r3, #7
 8001c86:	2b04      	cmp	r3, #4
 8001c88:	bf28      	it	cs
 8001c8a:	2304      	movcs	r3, #4
 8001c8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c8e:	69fb      	ldr	r3, [r7, #28]
 8001c90:	3304      	adds	r3, #4
 8001c92:	2b06      	cmp	r3, #6
 8001c94:	d902      	bls.n	8001c9c <NVIC_EncodePriority+0x30>
 8001c96:	69fb      	ldr	r3, [r7, #28]
 8001c98:	3b03      	subs	r3, #3
 8001c9a:	e000      	b.n	8001c9e <NVIC_EncodePriority+0x32>
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ca0:	f04f 32ff 	mov.w	r2, #4294967295
 8001ca4:	69bb      	ldr	r3, [r7, #24]
 8001ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8001caa:	43da      	mvns	r2, r3
 8001cac:	68bb      	ldr	r3, [r7, #8]
 8001cae:	401a      	ands	r2, r3
 8001cb0:	697b      	ldr	r3, [r7, #20]
 8001cb2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001cb4:	f04f 31ff 	mov.w	r1, #4294967295
 8001cb8:	697b      	ldr	r3, [r7, #20]
 8001cba:	fa01 f303 	lsl.w	r3, r1, r3
 8001cbe:	43d9      	mvns	r1, r3
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cc4:	4313      	orrs	r3, r2
         );
}
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	3724      	adds	r7, #36	@ 0x24
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bc80      	pop	{r7}
 8001cce:	4770      	bx	lr

08001cd0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b082      	sub	sp, #8
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	3b01      	subs	r3, #1
 8001cdc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001ce0:	d301      	bcc.n	8001ce6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	e00f      	b.n	8001d06 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ce6:	4a0a      	ldr	r2, [pc, #40]	@ (8001d10 <SysTick_Config+0x40>)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	3b01      	subs	r3, #1
 8001cec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001cee:	210f      	movs	r1, #15
 8001cf0:	f04f 30ff 	mov.w	r0, #4294967295
 8001cf4:	f7ff ff90 	bl	8001c18 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001cf8:	4b05      	ldr	r3, [pc, #20]	@ (8001d10 <SysTick_Config+0x40>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001cfe:	4b04      	ldr	r3, [pc, #16]	@ (8001d10 <SysTick_Config+0x40>)
 8001d00:	2207      	movs	r2, #7
 8001d02:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d04:	2300      	movs	r3, #0
}
 8001d06:	4618      	mov	r0, r3
 8001d08:	3708      	adds	r7, #8
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	e000e010 	.word	0xe000e010

08001d14 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b082      	sub	sp, #8
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d1c:	6878      	ldr	r0, [r7, #4]
 8001d1e:	f7ff ff2d 	bl	8001b7c <__NVIC_SetPriorityGrouping>
}
 8001d22:	bf00      	nop
 8001d24:	3708      	adds	r7, #8
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}

08001d2a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d2a:	b580      	push	{r7, lr}
 8001d2c:	b086      	sub	sp, #24
 8001d2e:	af00      	add	r7, sp, #0
 8001d30:	4603      	mov	r3, r0
 8001d32:	60b9      	str	r1, [r7, #8]
 8001d34:	607a      	str	r2, [r7, #4]
 8001d36:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d3c:	f7ff ff42 	bl	8001bc4 <__NVIC_GetPriorityGrouping>
 8001d40:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d42:	687a      	ldr	r2, [r7, #4]
 8001d44:	68b9      	ldr	r1, [r7, #8]
 8001d46:	6978      	ldr	r0, [r7, #20]
 8001d48:	f7ff ff90 	bl	8001c6c <NVIC_EncodePriority>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d52:	4611      	mov	r1, r2
 8001d54:	4618      	mov	r0, r3
 8001d56:	f7ff ff5f 	bl	8001c18 <__NVIC_SetPriority>
}
 8001d5a:	bf00      	nop
 8001d5c:	3718      	adds	r7, #24
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}

08001d62 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d62:	b580      	push	{r7, lr}
 8001d64:	b082      	sub	sp, #8
 8001d66:	af00      	add	r7, sp, #0
 8001d68:	4603      	mov	r3, r0
 8001d6a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d70:	4618      	mov	r0, r3
 8001d72:	f7ff ff35 	bl	8001be0 <__NVIC_EnableIRQ>
}
 8001d76:	bf00      	nop
 8001d78:	3708      	adds	r7, #8
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}

08001d7e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d7e:	b580      	push	{r7, lr}
 8001d80:	b082      	sub	sp, #8
 8001d82:	af00      	add	r7, sp, #0
 8001d84:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d86:	6878      	ldr	r0, [r7, #4]
 8001d88:	f7ff ffa2 	bl	8001cd0 <SysTick_Config>
 8001d8c:	4603      	mov	r3, r0
}
 8001d8e:	4618      	mov	r0, r3
 8001d90:	3708      	adds	r7, #8
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}
	...

08001d98 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b085      	sub	sp, #20
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001da0:	2300      	movs	r3, #0
 8001da2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d101      	bne.n	8001dae <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001daa:	2301      	movs	r3, #1
 8001dac:	e043      	b.n	8001e36 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	461a      	mov	r2, r3
 8001db4:	4b22      	ldr	r3, [pc, #136]	@ (8001e40 <HAL_DMA_Init+0xa8>)
 8001db6:	4413      	add	r3, r2
 8001db8:	4a22      	ldr	r2, [pc, #136]	@ (8001e44 <HAL_DMA_Init+0xac>)
 8001dba:	fba2 2303 	umull	r2, r3, r2, r3
 8001dbe:	091b      	lsrs	r3, r3, #4
 8001dc0:	009a      	lsls	r2, r3, #2
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	4a1f      	ldr	r2, [pc, #124]	@ (8001e48 <HAL_DMA_Init+0xb0>)
 8001dca:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	2202      	movs	r2, #2
 8001dd0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001de2:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001de6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001df0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	68db      	ldr	r3, [r3, #12]
 8001df6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001dfc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	695b      	ldr	r3, [r3, #20]
 8001e02:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001e08:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	69db      	ldr	r3, [r3, #28]
 8001e0e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001e10:	68fa      	ldr	r2, [r7, #12]
 8001e12:	4313      	orrs	r3, r2
 8001e14:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	68fa      	ldr	r2, [r7, #12]
 8001e1c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2200      	movs	r2, #0
 8001e22:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2201      	movs	r2, #1
 8001e28:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2200      	movs	r2, #0
 8001e30:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001e34:	2300      	movs	r3, #0
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	3714      	adds	r7, #20
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bc80      	pop	{r7}
 8001e3e:	4770      	bx	lr
 8001e40:	bffdfff8 	.word	0xbffdfff8
 8001e44:	cccccccd 	.word	0xcccccccd
 8001e48:	40020000 	.word	0x40020000

08001e4c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b086      	sub	sp, #24
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	60f8      	str	r0, [r7, #12]
 8001e54:	60b9      	str	r1, [r7, #8]
 8001e56:	607a      	str	r2, [r7, #4]
 8001e58:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e64:	2b01      	cmp	r3, #1
 8001e66:	d101      	bne.n	8001e6c <HAL_DMA_Start_IT+0x20>
 8001e68:	2302      	movs	r3, #2
 8001e6a:	e04b      	b.n	8001f04 <HAL_DMA_Start_IT+0xb8>
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	2201      	movs	r2, #1
 8001e70:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001e7a:	b2db      	uxtb	r3, r3
 8001e7c:	2b01      	cmp	r3, #1
 8001e7e:	d13a      	bne.n	8001ef6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	2202      	movs	r2, #2
 8001e84:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	681a      	ldr	r2, [r3, #0]
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f022 0201 	bic.w	r2, r2, #1
 8001e9c:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	687a      	ldr	r2, [r7, #4]
 8001ea2:	68b9      	ldr	r1, [r7, #8]
 8001ea4:	68f8      	ldr	r0, [r7, #12]
 8001ea6:	f000 f9bc 	bl	8002222 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d008      	beq.n	8001ec4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	681a      	ldr	r2, [r3, #0]
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f042 020e 	orr.w	r2, r2, #14
 8001ec0:	601a      	str	r2, [r3, #0]
 8001ec2:	e00f      	b.n	8001ee4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	681a      	ldr	r2, [r3, #0]
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f022 0204 	bic.w	r2, r2, #4
 8001ed2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	681a      	ldr	r2, [r3, #0]
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f042 020a 	orr.w	r2, r2, #10
 8001ee2:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	681a      	ldr	r2, [r3, #0]
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f042 0201 	orr.w	r2, r2, #1
 8001ef2:	601a      	str	r2, [r3, #0]
 8001ef4:	e005      	b.n	8001f02 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	2200      	movs	r2, #0
 8001efa:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001efe:	2302      	movs	r3, #2
 8001f00:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001f02:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f04:	4618      	mov	r0, r3
 8001f06:	3718      	adds	r7, #24
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}

08001f0c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b084      	sub	sp, #16
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f14:	2300      	movs	r3, #0
 8001f16:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001f1e:	b2db      	uxtb	r3, r3
 8001f20:	2b02      	cmp	r3, #2
 8001f22:	d005      	beq.n	8001f30 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2204      	movs	r2, #4
 8001f28:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	73fb      	strb	r3, [r7, #15]
 8001f2e:	e051      	b.n	8001fd4 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	681a      	ldr	r2, [r3, #0]
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f022 020e 	bic.w	r2, r2, #14
 8001f3e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f022 0201 	bic.w	r2, r2, #1
 8001f4e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4a22      	ldr	r2, [pc, #136]	@ (8001fe0 <HAL_DMA_Abort_IT+0xd4>)
 8001f56:	4293      	cmp	r3, r2
 8001f58:	d029      	beq.n	8001fae <HAL_DMA_Abort_IT+0xa2>
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	4a21      	ldr	r2, [pc, #132]	@ (8001fe4 <HAL_DMA_Abort_IT+0xd8>)
 8001f60:	4293      	cmp	r3, r2
 8001f62:	d022      	beq.n	8001faa <HAL_DMA_Abort_IT+0x9e>
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4a1f      	ldr	r2, [pc, #124]	@ (8001fe8 <HAL_DMA_Abort_IT+0xdc>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d01a      	beq.n	8001fa4 <HAL_DMA_Abort_IT+0x98>
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4a1e      	ldr	r2, [pc, #120]	@ (8001fec <HAL_DMA_Abort_IT+0xe0>)
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d012      	beq.n	8001f9e <HAL_DMA_Abort_IT+0x92>
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4a1c      	ldr	r2, [pc, #112]	@ (8001ff0 <HAL_DMA_Abort_IT+0xe4>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d00a      	beq.n	8001f98 <HAL_DMA_Abort_IT+0x8c>
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4a1b      	ldr	r2, [pc, #108]	@ (8001ff4 <HAL_DMA_Abort_IT+0xe8>)
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d102      	bne.n	8001f92 <HAL_DMA_Abort_IT+0x86>
 8001f8c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001f90:	e00e      	b.n	8001fb0 <HAL_DMA_Abort_IT+0xa4>
 8001f92:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001f96:	e00b      	b.n	8001fb0 <HAL_DMA_Abort_IT+0xa4>
 8001f98:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001f9c:	e008      	b.n	8001fb0 <HAL_DMA_Abort_IT+0xa4>
 8001f9e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001fa2:	e005      	b.n	8001fb0 <HAL_DMA_Abort_IT+0xa4>
 8001fa4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001fa8:	e002      	b.n	8001fb0 <HAL_DMA_Abort_IT+0xa4>
 8001faa:	2310      	movs	r3, #16
 8001fac:	e000      	b.n	8001fb0 <HAL_DMA_Abort_IT+0xa4>
 8001fae:	2301      	movs	r3, #1
 8001fb0:	4a11      	ldr	r2, [pc, #68]	@ (8001ff8 <HAL_DMA_Abort_IT+0xec>)
 8001fb2:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d003      	beq.n	8001fd4 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001fd0:	6878      	ldr	r0, [r7, #4]
 8001fd2:	4798      	blx	r3
    } 
  }
  return status;
 8001fd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	3710      	adds	r7, #16
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	bf00      	nop
 8001fe0:	40020008 	.word	0x40020008
 8001fe4:	4002001c 	.word	0x4002001c
 8001fe8:	40020030 	.word	0x40020030
 8001fec:	40020044 	.word	0x40020044
 8001ff0:	40020058 	.word	0x40020058
 8001ff4:	4002006c 	.word	0x4002006c
 8001ff8:	40020000 	.word	0x40020000

08001ffc <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b084      	sub	sp, #16
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002018:	2204      	movs	r2, #4
 800201a:	409a      	lsls	r2, r3
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	4013      	ands	r3, r2
 8002020:	2b00      	cmp	r3, #0
 8002022:	d04f      	beq.n	80020c4 <HAL_DMA_IRQHandler+0xc8>
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	f003 0304 	and.w	r3, r3, #4
 800202a:	2b00      	cmp	r3, #0
 800202c:	d04a      	beq.n	80020c4 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f003 0320 	and.w	r3, r3, #32
 8002038:	2b00      	cmp	r3, #0
 800203a:	d107      	bne.n	800204c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	681a      	ldr	r2, [r3, #0]
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f022 0204 	bic.w	r2, r2, #4
 800204a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a66      	ldr	r2, [pc, #408]	@ (80021ec <HAL_DMA_IRQHandler+0x1f0>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d029      	beq.n	80020aa <HAL_DMA_IRQHandler+0xae>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4a65      	ldr	r2, [pc, #404]	@ (80021f0 <HAL_DMA_IRQHandler+0x1f4>)
 800205c:	4293      	cmp	r3, r2
 800205e:	d022      	beq.n	80020a6 <HAL_DMA_IRQHandler+0xaa>
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a63      	ldr	r2, [pc, #396]	@ (80021f4 <HAL_DMA_IRQHandler+0x1f8>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d01a      	beq.n	80020a0 <HAL_DMA_IRQHandler+0xa4>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4a62      	ldr	r2, [pc, #392]	@ (80021f8 <HAL_DMA_IRQHandler+0x1fc>)
 8002070:	4293      	cmp	r3, r2
 8002072:	d012      	beq.n	800209a <HAL_DMA_IRQHandler+0x9e>
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4a60      	ldr	r2, [pc, #384]	@ (80021fc <HAL_DMA_IRQHandler+0x200>)
 800207a:	4293      	cmp	r3, r2
 800207c:	d00a      	beq.n	8002094 <HAL_DMA_IRQHandler+0x98>
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4a5f      	ldr	r2, [pc, #380]	@ (8002200 <HAL_DMA_IRQHandler+0x204>)
 8002084:	4293      	cmp	r3, r2
 8002086:	d102      	bne.n	800208e <HAL_DMA_IRQHandler+0x92>
 8002088:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800208c:	e00e      	b.n	80020ac <HAL_DMA_IRQHandler+0xb0>
 800208e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002092:	e00b      	b.n	80020ac <HAL_DMA_IRQHandler+0xb0>
 8002094:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002098:	e008      	b.n	80020ac <HAL_DMA_IRQHandler+0xb0>
 800209a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800209e:	e005      	b.n	80020ac <HAL_DMA_IRQHandler+0xb0>
 80020a0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80020a4:	e002      	b.n	80020ac <HAL_DMA_IRQHandler+0xb0>
 80020a6:	2340      	movs	r3, #64	@ 0x40
 80020a8:	e000      	b.n	80020ac <HAL_DMA_IRQHandler+0xb0>
 80020aa:	2304      	movs	r3, #4
 80020ac:	4a55      	ldr	r2, [pc, #340]	@ (8002204 <HAL_DMA_IRQHandler+0x208>)
 80020ae:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	f000 8094 	beq.w	80021e2 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020be:	6878      	ldr	r0, [r7, #4]
 80020c0:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80020c2:	e08e      	b.n	80021e2 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020c8:	2202      	movs	r2, #2
 80020ca:	409a      	lsls	r2, r3
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	4013      	ands	r3, r2
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d056      	beq.n	8002182 <HAL_DMA_IRQHandler+0x186>
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	f003 0302 	and.w	r3, r3, #2
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d051      	beq.n	8002182 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f003 0320 	and.w	r3, r3, #32
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d10b      	bne.n	8002104 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	681a      	ldr	r2, [r3, #0]
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f022 020a 	bic.w	r2, r2, #10
 80020fa:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2201      	movs	r2, #1
 8002100:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4a38      	ldr	r2, [pc, #224]	@ (80021ec <HAL_DMA_IRQHandler+0x1f0>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d029      	beq.n	8002162 <HAL_DMA_IRQHandler+0x166>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4a37      	ldr	r2, [pc, #220]	@ (80021f0 <HAL_DMA_IRQHandler+0x1f4>)
 8002114:	4293      	cmp	r3, r2
 8002116:	d022      	beq.n	800215e <HAL_DMA_IRQHandler+0x162>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a35      	ldr	r2, [pc, #212]	@ (80021f4 <HAL_DMA_IRQHandler+0x1f8>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d01a      	beq.n	8002158 <HAL_DMA_IRQHandler+0x15c>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4a34      	ldr	r2, [pc, #208]	@ (80021f8 <HAL_DMA_IRQHandler+0x1fc>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d012      	beq.n	8002152 <HAL_DMA_IRQHandler+0x156>
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a32      	ldr	r2, [pc, #200]	@ (80021fc <HAL_DMA_IRQHandler+0x200>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d00a      	beq.n	800214c <HAL_DMA_IRQHandler+0x150>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4a31      	ldr	r2, [pc, #196]	@ (8002200 <HAL_DMA_IRQHandler+0x204>)
 800213c:	4293      	cmp	r3, r2
 800213e:	d102      	bne.n	8002146 <HAL_DMA_IRQHandler+0x14a>
 8002140:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002144:	e00e      	b.n	8002164 <HAL_DMA_IRQHandler+0x168>
 8002146:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800214a:	e00b      	b.n	8002164 <HAL_DMA_IRQHandler+0x168>
 800214c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002150:	e008      	b.n	8002164 <HAL_DMA_IRQHandler+0x168>
 8002152:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002156:	e005      	b.n	8002164 <HAL_DMA_IRQHandler+0x168>
 8002158:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800215c:	e002      	b.n	8002164 <HAL_DMA_IRQHandler+0x168>
 800215e:	2320      	movs	r3, #32
 8002160:	e000      	b.n	8002164 <HAL_DMA_IRQHandler+0x168>
 8002162:	2302      	movs	r3, #2
 8002164:	4a27      	ldr	r2, [pc, #156]	@ (8002204 <HAL_DMA_IRQHandler+0x208>)
 8002166:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2200      	movs	r2, #0
 800216c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002174:	2b00      	cmp	r3, #0
 8002176:	d034      	beq.n	80021e2 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800217c:	6878      	ldr	r0, [r7, #4]
 800217e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002180:	e02f      	b.n	80021e2 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002186:	2208      	movs	r2, #8
 8002188:	409a      	lsls	r2, r3
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	4013      	ands	r3, r2
 800218e:	2b00      	cmp	r3, #0
 8002190:	d028      	beq.n	80021e4 <HAL_DMA_IRQHandler+0x1e8>
 8002192:	68bb      	ldr	r3, [r7, #8]
 8002194:	f003 0308 	and.w	r3, r3, #8
 8002198:	2b00      	cmp	r3, #0
 800219a:	d023      	beq.n	80021e4 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	681a      	ldr	r2, [r3, #0]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f022 020e 	bic.w	r2, r2, #14
 80021aa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021b4:	2101      	movs	r1, #1
 80021b6:	fa01 f202 	lsl.w	r2, r1, r2
 80021ba:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2201      	movs	r2, #1
 80021c0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2201      	movs	r2, #1
 80021c6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	2200      	movs	r2, #0
 80021ce:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d004      	beq.n	80021e4 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021de:	6878      	ldr	r0, [r7, #4]
 80021e0:	4798      	blx	r3
    }
  }
  return;
 80021e2:	bf00      	nop
 80021e4:	bf00      	nop
}
 80021e6:	3710      	adds	r7, #16
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	40020008 	.word	0x40020008
 80021f0:	4002001c 	.word	0x4002001c
 80021f4:	40020030 	.word	0x40020030
 80021f8:	40020044 	.word	0x40020044
 80021fc:	40020058 	.word	0x40020058
 8002200:	4002006c 	.word	0x4002006c
 8002204:	40020000 	.word	0x40020000

08002208 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002208:	b480      	push	{r7}
 800220a:	b083      	sub	sp, #12
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002216:	b2db      	uxtb	r3, r3
}
 8002218:	4618      	mov	r0, r3
 800221a:	370c      	adds	r7, #12
 800221c:	46bd      	mov	sp, r7
 800221e:	bc80      	pop	{r7}
 8002220:	4770      	bx	lr

08002222 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002222:	b480      	push	{r7}
 8002224:	b085      	sub	sp, #20
 8002226:	af00      	add	r7, sp, #0
 8002228:	60f8      	str	r0, [r7, #12]
 800222a:	60b9      	str	r1, [r7, #8]
 800222c:	607a      	str	r2, [r7, #4]
 800222e:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002238:	2101      	movs	r1, #1
 800223a:	fa01 f202 	lsl.w	r2, r1, r2
 800223e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	683a      	ldr	r2, [r7, #0]
 8002246:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	2b10      	cmp	r3, #16
 800224e:	d108      	bne.n	8002262 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	687a      	ldr	r2, [r7, #4]
 8002256:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	68ba      	ldr	r2, [r7, #8]
 800225e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002260:	e007      	b.n	8002272 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	68ba      	ldr	r2, [r7, #8]
 8002268:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	687a      	ldr	r2, [r7, #4]
 8002270:	60da      	str	r2, [r3, #12]
}
 8002272:	bf00      	nop
 8002274:	3714      	adds	r7, #20
 8002276:	46bd      	mov	sp, r7
 8002278:	bc80      	pop	{r7}
 800227a:	4770      	bx	lr

0800227c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800227c:	b480      	push	{r7}
 800227e:	b08b      	sub	sp, #44	@ 0x2c
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
 8002284:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002286:	2300      	movs	r3, #0
 8002288:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800228a:	2300      	movs	r3, #0
 800228c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800228e:	e169      	b.n	8002564 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002290:	2201      	movs	r2, #1
 8002292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002294:	fa02 f303 	lsl.w	r3, r2, r3
 8002298:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	69fa      	ldr	r2, [r7, #28]
 80022a0:	4013      	ands	r3, r2
 80022a2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80022a4:	69ba      	ldr	r2, [r7, #24]
 80022a6:	69fb      	ldr	r3, [r7, #28]
 80022a8:	429a      	cmp	r2, r3
 80022aa:	f040 8158 	bne.w	800255e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	4a9a      	ldr	r2, [pc, #616]	@ (800251c <HAL_GPIO_Init+0x2a0>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d05e      	beq.n	8002376 <HAL_GPIO_Init+0xfa>
 80022b8:	4a98      	ldr	r2, [pc, #608]	@ (800251c <HAL_GPIO_Init+0x2a0>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d875      	bhi.n	80023aa <HAL_GPIO_Init+0x12e>
 80022be:	4a98      	ldr	r2, [pc, #608]	@ (8002520 <HAL_GPIO_Init+0x2a4>)
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d058      	beq.n	8002376 <HAL_GPIO_Init+0xfa>
 80022c4:	4a96      	ldr	r2, [pc, #600]	@ (8002520 <HAL_GPIO_Init+0x2a4>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d86f      	bhi.n	80023aa <HAL_GPIO_Init+0x12e>
 80022ca:	4a96      	ldr	r2, [pc, #600]	@ (8002524 <HAL_GPIO_Init+0x2a8>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d052      	beq.n	8002376 <HAL_GPIO_Init+0xfa>
 80022d0:	4a94      	ldr	r2, [pc, #592]	@ (8002524 <HAL_GPIO_Init+0x2a8>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d869      	bhi.n	80023aa <HAL_GPIO_Init+0x12e>
 80022d6:	4a94      	ldr	r2, [pc, #592]	@ (8002528 <HAL_GPIO_Init+0x2ac>)
 80022d8:	4293      	cmp	r3, r2
 80022da:	d04c      	beq.n	8002376 <HAL_GPIO_Init+0xfa>
 80022dc:	4a92      	ldr	r2, [pc, #584]	@ (8002528 <HAL_GPIO_Init+0x2ac>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d863      	bhi.n	80023aa <HAL_GPIO_Init+0x12e>
 80022e2:	4a92      	ldr	r2, [pc, #584]	@ (800252c <HAL_GPIO_Init+0x2b0>)
 80022e4:	4293      	cmp	r3, r2
 80022e6:	d046      	beq.n	8002376 <HAL_GPIO_Init+0xfa>
 80022e8:	4a90      	ldr	r2, [pc, #576]	@ (800252c <HAL_GPIO_Init+0x2b0>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d85d      	bhi.n	80023aa <HAL_GPIO_Init+0x12e>
 80022ee:	2b12      	cmp	r3, #18
 80022f0:	d82a      	bhi.n	8002348 <HAL_GPIO_Init+0xcc>
 80022f2:	2b12      	cmp	r3, #18
 80022f4:	d859      	bhi.n	80023aa <HAL_GPIO_Init+0x12e>
 80022f6:	a201      	add	r2, pc, #4	@ (adr r2, 80022fc <HAL_GPIO_Init+0x80>)
 80022f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022fc:	08002377 	.word	0x08002377
 8002300:	08002351 	.word	0x08002351
 8002304:	08002363 	.word	0x08002363
 8002308:	080023a5 	.word	0x080023a5
 800230c:	080023ab 	.word	0x080023ab
 8002310:	080023ab 	.word	0x080023ab
 8002314:	080023ab 	.word	0x080023ab
 8002318:	080023ab 	.word	0x080023ab
 800231c:	080023ab 	.word	0x080023ab
 8002320:	080023ab 	.word	0x080023ab
 8002324:	080023ab 	.word	0x080023ab
 8002328:	080023ab 	.word	0x080023ab
 800232c:	080023ab 	.word	0x080023ab
 8002330:	080023ab 	.word	0x080023ab
 8002334:	080023ab 	.word	0x080023ab
 8002338:	080023ab 	.word	0x080023ab
 800233c:	080023ab 	.word	0x080023ab
 8002340:	08002359 	.word	0x08002359
 8002344:	0800236d 	.word	0x0800236d
 8002348:	4a79      	ldr	r2, [pc, #484]	@ (8002530 <HAL_GPIO_Init+0x2b4>)
 800234a:	4293      	cmp	r3, r2
 800234c:	d013      	beq.n	8002376 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800234e:	e02c      	b.n	80023aa <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	68db      	ldr	r3, [r3, #12]
 8002354:	623b      	str	r3, [r7, #32]
          break;
 8002356:	e029      	b.n	80023ac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	68db      	ldr	r3, [r3, #12]
 800235c:	3304      	adds	r3, #4
 800235e:	623b      	str	r3, [r7, #32]
          break;
 8002360:	e024      	b.n	80023ac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	68db      	ldr	r3, [r3, #12]
 8002366:	3308      	adds	r3, #8
 8002368:	623b      	str	r3, [r7, #32]
          break;
 800236a:	e01f      	b.n	80023ac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	68db      	ldr	r3, [r3, #12]
 8002370:	330c      	adds	r3, #12
 8002372:	623b      	str	r3, [r7, #32]
          break;
 8002374:	e01a      	b.n	80023ac <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	689b      	ldr	r3, [r3, #8]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d102      	bne.n	8002384 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800237e:	2304      	movs	r3, #4
 8002380:	623b      	str	r3, [r7, #32]
          break;
 8002382:	e013      	b.n	80023ac <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	689b      	ldr	r3, [r3, #8]
 8002388:	2b01      	cmp	r3, #1
 800238a:	d105      	bne.n	8002398 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800238c:	2308      	movs	r3, #8
 800238e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	69fa      	ldr	r2, [r7, #28]
 8002394:	611a      	str	r2, [r3, #16]
          break;
 8002396:	e009      	b.n	80023ac <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002398:	2308      	movs	r3, #8
 800239a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	69fa      	ldr	r2, [r7, #28]
 80023a0:	615a      	str	r2, [r3, #20]
          break;
 80023a2:	e003      	b.n	80023ac <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80023a4:	2300      	movs	r3, #0
 80023a6:	623b      	str	r3, [r7, #32]
          break;
 80023a8:	e000      	b.n	80023ac <HAL_GPIO_Init+0x130>
          break;
 80023aa:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80023ac:	69bb      	ldr	r3, [r7, #24]
 80023ae:	2bff      	cmp	r3, #255	@ 0xff
 80023b0:	d801      	bhi.n	80023b6 <HAL_GPIO_Init+0x13a>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	e001      	b.n	80023ba <HAL_GPIO_Init+0x13e>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	3304      	adds	r3, #4
 80023ba:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80023bc:	69bb      	ldr	r3, [r7, #24]
 80023be:	2bff      	cmp	r3, #255	@ 0xff
 80023c0:	d802      	bhi.n	80023c8 <HAL_GPIO_Init+0x14c>
 80023c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023c4:	009b      	lsls	r3, r3, #2
 80023c6:	e002      	b.n	80023ce <HAL_GPIO_Init+0x152>
 80023c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023ca:	3b08      	subs	r3, #8
 80023cc:	009b      	lsls	r3, r3, #2
 80023ce:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80023d0:	697b      	ldr	r3, [r7, #20]
 80023d2:	681a      	ldr	r2, [r3, #0]
 80023d4:	210f      	movs	r1, #15
 80023d6:	693b      	ldr	r3, [r7, #16]
 80023d8:	fa01 f303 	lsl.w	r3, r1, r3
 80023dc:	43db      	mvns	r3, r3
 80023de:	401a      	ands	r2, r3
 80023e0:	6a39      	ldr	r1, [r7, #32]
 80023e2:	693b      	ldr	r3, [r7, #16]
 80023e4:	fa01 f303 	lsl.w	r3, r1, r3
 80023e8:	431a      	orrs	r2, r3
 80023ea:	697b      	ldr	r3, [r7, #20]
 80023ec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	f000 80b1 	beq.w	800255e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80023fc:	4b4d      	ldr	r3, [pc, #308]	@ (8002534 <HAL_GPIO_Init+0x2b8>)
 80023fe:	699b      	ldr	r3, [r3, #24]
 8002400:	4a4c      	ldr	r2, [pc, #304]	@ (8002534 <HAL_GPIO_Init+0x2b8>)
 8002402:	f043 0301 	orr.w	r3, r3, #1
 8002406:	6193      	str	r3, [r2, #24]
 8002408:	4b4a      	ldr	r3, [pc, #296]	@ (8002534 <HAL_GPIO_Init+0x2b8>)
 800240a:	699b      	ldr	r3, [r3, #24]
 800240c:	f003 0301 	and.w	r3, r3, #1
 8002410:	60bb      	str	r3, [r7, #8]
 8002412:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002414:	4a48      	ldr	r2, [pc, #288]	@ (8002538 <HAL_GPIO_Init+0x2bc>)
 8002416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002418:	089b      	lsrs	r3, r3, #2
 800241a:	3302      	adds	r3, #2
 800241c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002420:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002424:	f003 0303 	and.w	r3, r3, #3
 8002428:	009b      	lsls	r3, r3, #2
 800242a:	220f      	movs	r2, #15
 800242c:	fa02 f303 	lsl.w	r3, r2, r3
 8002430:	43db      	mvns	r3, r3
 8002432:	68fa      	ldr	r2, [r7, #12]
 8002434:	4013      	ands	r3, r2
 8002436:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	4a40      	ldr	r2, [pc, #256]	@ (800253c <HAL_GPIO_Init+0x2c0>)
 800243c:	4293      	cmp	r3, r2
 800243e:	d013      	beq.n	8002468 <HAL_GPIO_Init+0x1ec>
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	4a3f      	ldr	r2, [pc, #252]	@ (8002540 <HAL_GPIO_Init+0x2c4>)
 8002444:	4293      	cmp	r3, r2
 8002446:	d00d      	beq.n	8002464 <HAL_GPIO_Init+0x1e8>
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	4a3e      	ldr	r2, [pc, #248]	@ (8002544 <HAL_GPIO_Init+0x2c8>)
 800244c:	4293      	cmp	r3, r2
 800244e:	d007      	beq.n	8002460 <HAL_GPIO_Init+0x1e4>
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	4a3d      	ldr	r2, [pc, #244]	@ (8002548 <HAL_GPIO_Init+0x2cc>)
 8002454:	4293      	cmp	r3, r2
 8002456:	d101      	bne.n	800245c <HAL_GPIO_Init+0x1e0>
 8002458:	2303      	movs	r3, #3
 800245a:	e006      	b.n	800246a <HAL_GPIO_Init+0x1ee>
 800245c:	2304      	movs	r3, #4
 800245e:	e004      	b.n	800246a <HAL_GPIO_Init+0x1ee>
 8002460:	2302      	movs	r3, #2
 8002462:	e002      	b.n	800246a <HAL_GPIO_Init+0x1ee>
 8002464:	2301      	movs	r3, #1
 8002466:	e000      	b.n	800246a <HAL_GPIO_Init+0x1ee>
 8002468:	2300      	movs	r3, #0
 800246a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800246c:	f002 0203 	and.w	r2, r2, #3
 8002470:	0092      	lsls	r2, r2, #2
 8002472:	4093      	lsls	r3, r2
 8002474:	68fa      	ldr	r2, [r7, #12]
 8002476:	4313      	orrs	r3, r2
 8002478:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800247a:	492f      	ldr	r1, [pc, #188]	@ (8002538 <HAL_GPIO_Init+0x2bc>)
 800247c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800247e:	089b      	lsrs	r3, r3, #2
 8002480:	3302      	adds	r3, #2
 8002482:	68fa      	ldr	r2, [r7, #12]
 8002484:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002490:	2b00      	cmp	r3, #0
 8002492:	d006      	beq.n	80024a2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002494:	4b2d      	ldr	r3, [pc, #180]	@ (800254c <HAL_GPIO_Init+0x2d0>)
 8002496:	689a      	ldr	r2, [r3, #8]
 8002498:	492c      	ldr	r1, [pc, #176]	@ (800254c <HAL_GPIO_Init+0x2d0>)
 800249a:	69bb      	ldr	r3, [r7, #24]
 800249c:	4313      	orrs	r3, r2
 800249e:	608b      	str	r3, [r1, #8]
 80024a0:	e006      	b.n	80024b0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80024a2:	4b2a      	ldr	r3, [pc, #168]	@ (800254c <HAL_GPIO_Init+0x2d0>)
 80024a4:	689a      	ldr	r2, [r3, #8]
 80024a6:	69bb      	ldr	r3, [r7, #24]
 80024a8:	43db      	mvns	r3, r3
 80024aa:	4928      	ldr	r1, [pc, #160]	@ (800254c <HAL_GPIO_Init+0x2d0>)
 80024ac:	4013      	ands	r3, r2
 80024ae:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d006      	beq.n	80024ca <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80024bc:	4b23      	ldr	r3, [pc, #140]	@ (800254c <HAL_GPIO_Init+0x2d0>)
 80024be:	68da      	ldr	r2, [r3, #12]
 80024c0:	4922      	ldr	r1, [pc, #136]	@ (800254c <HAL_GPIO_Init+0x2d0>)
 80024c2:	69bb      	ldr	r3, [r7, #24]
 80024c4:	4313      	orrs	r3, r2
 80024c6:	60cb      	str	r3, [r1, #12]
 80024c8:	e006      	b.n	80024d8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80024ca:	4b20      	ldr	r3, [pc, #128]	@ (800254c <HAL_GPIO_Init+0x2d0>)
 80024cc:	68da      	ldr	r2, [r3, #12]
 80024ce:	69bb      	ldr	r3, [r7, #24]
 80024d0:	43db      	mvns	r3, r3
 80024d2:	491e      	ldr	r1, [pc, #120]	@ (800254c <HAL_GPIO_Init+0x2d0>)
 80024d4:	4013      	ands	r3, r2
 80024d6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d006      	beq.n	80024f2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80024e4:	4b19      	ldr	r3, [pc, #100]	@ (800254c <HAL_GPIO_Init+0x2d0>)
 80024e6:	685a      	ldr	r2, [r3, #4]
 80024e8:	4918      	ldr	r1, [pc, #96]	@ (800254c <HAL_GPIO_Init+0x2d0>)
 80024ea:	69bb      	ldr	r3, [r7, #24]
 80024ec:	4313      	orrs	r3, r2
 80024ee:	604b      	str	r3, [r1, #4]
 80024f0:	e006      	b.n	8002500 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80024f2:	4b16      	ldr	r3, [pc, #88]	@ (800254c <HAL_GPIO_Init+0x2d0>)
 80024f4:	685a      	ldr	r2, [r3, #4]
 80024f6:	69bb      	ldr	r3, [r7, #24]
 80024f8:	43db      	mvns	r3, r3
 80024fa:	4914      	ldr	r1, [pc, #80]	@ (800254c <HAL_GPIO_Init+0x2d0>)
 80024fc:	4013      	ands	r3, r2
 80024fe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002508:	2b00      	cmp	r3, #0
 800250a:	d021      	beq.n	8002550 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800250c:	4b0f      	ldr	r3, [pc, #60]	@ (800254c <HAL_GPIO_Init+0x2d0>)
 800250e:	681a      	ldr	r2, [r3, #0]
 8002510:	490e      	ldr	r1, [pc, #56]	@ (800254c <HAL_GPIO_Init+0x2d0>)
 8002512:	69bb      	ldr	r3, [r7, #24]
 8002514:	4313      	orrs	r3, r2
 8002516:	600b      	str	r3, [r1, #0]
 8002518:	e021      	b.n	800255e <HAL_GPIO_Init+0x2e2>
 800251a:	bf00      	nop
 800251c:	10320000 	.word	0x10320000
 8002520:	10310000 	.word	0x10310000
 8002524:	10220000 	.word	0x10220000
 8002528:	10210000 	.word	0x10210000
 800252c:	10120000 	.word	0x10120000
 8002530:	10110000 	.word	0x10110000
 8002534:	40021000 	.word	0x40021000
 8002538:	40010000 	.word	0x40010000
 800253c:	40010800 	.word	0x40010800
 8002540:	40010c00 	.word	0x40010c00
 8002544:	40011000 	.word	0x40011000
 8002548:	40011400 	.word	0x40011400
 800254c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002550:	4b0b      	ldr	r3, [pc, #44]	@ (8002580 <HAL_GPIO_Init+0x304>)
 8002552:	681a      	ldr	r2, [r3, #0]
 8002554:	69bb      	ldr	r3, [r7, #24]
 8002556:	43db      	mvns	r3, r3
 8002558:	4909      	ldr	r1, [pc, #36]	@ (8002580 <HAL_GPIO_Init+0x304>)
 800255a:	4013      	ands	r3, r2
 800255c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800255e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002560:	3301      	adds	r3, #1
 8002562:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	681a      	ldr	r2, [r3, #0]
 8002568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800256a:	fa22 f303 	lsr.w	r3, r2, r3
 800256e:	2b00      	cmp	r3, #0
 8002570:	f47f ae8e 	bne.w	8002290 <HAL_GPIO_Init+0x14>
  }
}
 8002574:	bf00      	nop
 8002576:	bf00      	nop
 8002578:	372c      	adds	r7, #44	@ 0x2c
 800257a:	46bd      	mov	sp, r7
 800257c:	bc80      	pop	{r7}
 800257e:	4770      	bx	lr
 8002580:	40010400 	.word	0x40010400

08002584 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002584:	b480      	push	{r7}
 8002586:	b085      	sub	sp, #20
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
 800258c:	460b      	mov	r3, r1
 800258e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	689a      	ldr	r2, [r3, #8]
 8002594:	887b      	ldrh	r3, [r7, #2]
 8002596:	4013      	ands	r3, r2
 8002598:	2b00      	cmp	r3, #0
 800259a:	d002      	beq.n	80025a2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800259c:	2301      	movs	r3, #1
 800259e:	73fb      	strb	r3, [r7, #15]
 80025a0:	e001      	b.n	80025a6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80025a2:	2300      	movs	r3, #0
 80025a4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80025a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80025a8:	4618      	mov	r0, r3
 80025aa:	3714      	adds	r7, #20
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bc80      	pop	{r7}
 80025b0:	4770      	bx	lr

080025b2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025b2:	b480      	push	{r7}
 80025b4:	b083      	sub	sp, #12
 80025b6:	af00      	add	r7, sp, #0
 80025b8:	6078      	str	r0, [r7, #4]
 80025ba:	460b      	mov	r3, r1
 80025bc:	807b      	strh	r3, [r7, #2]
 80025be:	4613      	mov	r3, r2
 80025c0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80025c2:	787b      	ldrb	r3, [r7, #1]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d003      	beq.n	80025d0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80025c8:	887a      	ldrh	r2, [r7, #2]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80025ce:	e003      	b.n	80025d8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80025d0:	887b      	ldrh	r3, [r7, #2]
 80025d2:	041a      	lsls	r2, r3, #16
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	611a      	str	r2, [r3, #16]
}
 80025d8:	bf00      	nop
 80025da:	370c      	adds	r7, #12
 80025dc:	46bd      	mov	sp, r7
 80025de:	bc80      	pop	{r7}
 80025e0:	4770      	bx	lr

080025e2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80025e2:	b480      	push	{r7}
 80025e4:	b085      	sub	sp, #20
 80025e6:	af00      	add	r7, sp, #0
 80025e8:	6078      	str	r0, [r7, #4]
 80025ea:	460b      	mov	r3, r1
 80025ec:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	68db      	ldr	r3, [r3, #12]
 80025f2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80025f4:	887a      	ldrh	r2, [r7, #2]
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	4013      	ands	r3, r2
 80025fa:	041a      	lsls	r2, r3, #16
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	43d9      	mvns	r1, r3
 8002600:	887b      	ldrh	r3, [r7, #2]
 8002602:	400b      	ands	r3, r1
 8002604:	431a      	orrs	r2, r3
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	611a      	str	r2, [r3, #16]
}
 800260a:	bf00      	nop
 800260c:	3714      	adds	r7, #20
 800260e:	46bd      	mov	sp, r7
 8002610:	bc80      	pop	{r7}
 8002612:	4770      	bx	lr

08002614 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b084      	sub	sp, #16
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d101      	bne.n	8002626 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002622:	2301      	movs	r3, #1
 8002624:	e12b      	b.n	800287e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800262c:	b2db      	uxtb	r3, r3
 800262e:	2b00      	cmp	r3, #0
 8002630:	d106      	bne.n	8002640 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	2200      	movs	r2, #0
 8002636:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800263a:	6878      	ldr	r0, [r7, #4]
 800263c:	f7fe fb7c 	bl	8000d38 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2224      	movs	r2, #36	@ 0x24
 8002644:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	681a      	ldr	r2, [r3, #0]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f022 0201 	bic.w	r2, r2, #1
 8002656:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	681a      	ldr	r2, [r3, #0]
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002666:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	681a      	ldr	r2, [r3, #0]
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002676:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002678:	f002 fd1e 	bl	80050b8 <HAL_RCC_GetPCLK1Freq>
 800267c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	4a81      	ldr	r2, [pc, #516]	@ (8002888 <HAL_I2C_Init+0x274>)
 8002684:	4293      	cmp	r3, r2
 8002686:	d807      	bhi.n	8002698 <HAL_I2C_Init+0x84>
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	4a80      	ldr	r2, [pc, #512]	@ (800288c <HAL_I2C_Init+0x278>)
 800268c:	4293      	cmp	r3, r2
 800268e:	bf94      	ite	ls
 8002690:	2301      	movls	r3, #1
 8002692:	2300      	movhi	r3, #0
 8002694:	b2db      	uxtb	r3, r3
 8002696:	e006      	b.n	80026a6 <HAL_I2C_Init+0x92>
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	4a7d      	ldr	r2, [pc, #500]	@ (8002890 <HAL_I2C_Init+0x27c>)
 800269c:	4293      	cmp	r3, r2
 800269e:	bf94      	ite	ls
 80026a0:	2301      	movls	r3, #1
 80026a2:	2300      	movhi	r3, #0
 80026a4:	b2db      	uxtb	r3, r3
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d001      	beq.n	80026ae <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80026aa:	2301      	movs	r3, #1
 80026ac:	e0e7      	b.n	800287e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	4a78      	ldr	r2, [pc, #480]	@ (8002894 <HAL_I2C_Init+0x280>)
 80026b2:	fba2 2303 	umull	r2, r3, r2, r3
 80026b6:	0c9b      	lsrs	r3, r3, #18
 80026b8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	68ba      	ldr	r2, [r7, #8]
 80026ca:	430a      	orrs	r2, r1
 80026cc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	6a1b      	ldr	r3, [r3, #32]
 80026d4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	4a6a      	ldr	r2, [pc, #424]	@ (8002888 <HAL_I2C_Init+0x274>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d802      	bhi.n	80026e8 <HAL_I2C_Init+0xd4>
 80026e2:	68bb      	ldr	r3, [r7, #8]
 80026e4:	3301      	adds	r3, #1
 80026e6:	e009      	b.n	80026fc <HAL_I2C_Init+0xe8>
 80026e8:	68bb      	ldr	r3, [r7, #8]
 80026ea:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80026ee:	fb02 f303 	mul.w	r3, r2, r3
 80026f2:	4a69      	ldr	r2, [pc, #420]	@ (8002898 <HAL_I2C_Init+0x284>)
 80026f4:	fba2 2303 	umull	r2, r3, r2, r3
 80026f8:	099b      	lsrs	r3, r3, #6
 80026fa:	3301      	adds	r3, #1
 80026fc:	687a      	ldr	r2, [r7, #4]
 80026fe:	6812      	ldr	r2, [r2, #0]
 8002700:	430b      	orrs	r3, r1
 8002702:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	69db      	ldr	r3, [r3, #28]
 800270a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800270e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	495c      	ldr	r1, [pc, #368]	@ (8002888 <HAL_I2C_Init+0x274>)
 8002718:	428b      	cmp	r3, r1
 800271a:	d819      	bhi.n	8002750 <HAL_I2C_Init+0x13c>
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	1e59      	subs	r1, r3, #1
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	005b      	lsls	r3, r3, #1
 8002726:	fbb1 f3f3 	udiv	r3, r1, r3
 800272a:	1c59      	adds	r1, r3, #1
 800272c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002730:	400b      	ands	r3, r1
 8002732:	2b00      	cmp	r3, #0
 8002734:	d00a      	beq.n	800274c <HAL_I2C_Init+0x138>
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	1e59      	subs	r1, r3, #1
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	005b      	lsls	r3, r3, #1
 8002740:	fbb1 f3f3 	udiv	r3, r1, r3
 8002744:	3301      	adds	r3, #1
 8002746:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800274a:	e051      	b.n	80027f0 <HAL_I2C_Init+0x1dc>
 800274c:	2304      	movs	r3, #4
 800274e:	e04f      	b.n	80027f0 <HAL_I2C_Init+0x1dc>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d111      	bne.n	800277c <HAL_I2C_Init+0x168>
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	1e58      	subs	r0, r3, #1
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6859      	ldr	r1, [r3, #4]
 8002760:	460b      	mov	r3, r1
 8002762:	005b      	lsls	r3, r3, #1
 8002764:	440b      	add	r3, r1
 8002766:	fbb0 f3f3 	udiv	r3, r0, r3
 800276a:	3301      	adds	r3, #1
 800276c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002770:	2b00      	cmp	r3, #0
 8002772:	bf0c      	ite	eq
 8002774:	2301      	moveq	r3, #1
 8002776:	2300      	movne	r3, #0
 8002778:	b2db      	uxtb	r3, r3
 800277a:	e012      	b.n	80027a2 <HAL_I2C_Init+0x18e>
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	1e58      	subs	r0, r3, #1
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6859      	ldr	r1, [r3, #4]
 8002784:	460b      	mov	r3, r1
 8002786:	009b      	lsls	r3, r3, #2
 8002788:	440b      	add	r3, r1
 800278a:	0099      	lsls	r1, r3, #2
 800278c:	440b      	add	r3, r1
 800278e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002792:	3301      	adds	r3, #1
 8002794:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002798:	2b00      	cmp	r3, #0
 800279a:	bf0c      	ite	eq
 800279c:	2301      	moveq	r3, #1
 800279e:	2300      	movne	r3, #0
 80027a0:	b2db      	uxtb	r3, r3
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d001      	beq.n	80027aa <HAL_I2C_Init+0x196>
 80027a6:	2301      	movs	r3, #1
 80027a8:	e022      	b.n	80027f0 <HAL_I2C_Init+0x1dc>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	689b      	ldr	r3, [r3, #8]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d10e      	bne.n	80027d0 <HAL_I2C_Init+0x1bc>
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	1e58      	subs	r0, r3, #1
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6859      	ldr	r1, [r3, #4]
 80027ba:	460b      	mov	r3, r1
 80027bc:	005b      	lsls	r3, r3, #1
 80027be:	440b      	add	r3, r1
 80027c0:	fbb0 f3f3 	udiv	r3, r0, r3
 80027c4:	3301      	adds	r3, #1
 80027c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80027ce:	e00f      	b.n	80027f0 <HAL_I2C_Init+0x1dc>
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	1e58      	subs	r0, r3, #1
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6859      	ldr	r1, [r3, #4]
 80027d8:	460b      	mov	r3, r1
 80027da:	009b      	lsls	r3, r3, #2
 80027dc:	440b      	add	r3, r1
 80027de:	0099      	lsls	r1, r3, #2
 80027e0:	440b      	add	r3, r1
 80027e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80027e6:	3301      	adds	r3, #1
 80027e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027ec:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80027f0:	6879      	ldr	r1, [r7, #4]
 80027f2:	6809      	ldr	r1, [r1, #0]
 80027f4:	4313      	orrs	r3, r2
 80027f6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	69da      	ldr	r2, [r3, #28]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6a1b      	ldr	r3, [r3, #32]
 800280a:	431a      	orrs	r2, r3
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	430a      	orrs	r2, r1
 8002812:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	689b      	ldr	r3, [r3, #8]
 800281a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800281e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002822:	687a      	ldr	r2, [r7, #4]
 8002824:	6911      	ldr	r1, [r2, #16]
 8002826:	687a      	ldr	r2, [r7, #4]
 8002828:	68d2      	ldr	r2, [r2, #12]
 800282a:	4311      	orrs	r1, r2
 800282c:	687a      	ldr	r2, [r7, #4]
 800282e:	6812      	ldr	r2, [r2, #0]
 8002830:	430b      	orrs	r3, r1
 8002832:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	68db      	ldr	r3, [r3, #12]
 800283a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	695a      	ldr	r2, [r3, #20]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	699b      	ldr	r3, [r3, #24]
 8002846:	431a      	orrs	r2, r3
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	430a      	orrs	r2, r1
 800284e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	681a      	ldr	r2, [r3, #0]
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f042 0201 	orr.w	r2, r2, #1
 800285e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2200      	movs	r2, #0
 8002864:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2220      	movs	r2, #32
 800286a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2200      	movs	r2, #0
 8002872:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	2200      	movs	r2, #0
 8002878:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800287c:	2300      	movs	r3, #0
}
 800287e:	4618      	mov	r0, r3
 8002880:	3710      	adds	r7, #16
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}
 8002886:	bf00      	nop
 8002888:	000186a0 	.word	0x000186a0
 800288c:	001e847f 	.word	0x001e847f
 8002890:	003d08ff 	.word	0x003d08ff
 8002894:	431bde83 	.word	0x431bde83
 8002898:	10624dd3 	.word	0x10624dd3

0800289c <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 800289c:	b480      	push	{r7}
 800289e:	b083      	sub	sp, #12
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	695b      	ldr	r3, [r3, #20]
 80028aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028ae:	2b80      	cmp	r3, #128	@ 0x80
 80028b0:	d103      	bne.n	80028ba <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	2200      	movs	r2, #0
 80028b8:	611a      	str	r2, [r3, #16]
  }
}
 80028ba:	bf00      	nop
 80028bc:	370c      	adds	r7, #12
 80028be:	46bd      	mov	sp, r7
 80028c0:	bc80      	pop	{r7}
 80028c2:	4770      	bx	lr

080028c4 <HAL_I2C_Mem_Write_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b08a      	sub	sp, #40	@ 0x28
 80028c8:	af02      	add	r7, sp, #8
 80028ca:	60f8      	str	r0, [r7, #12]
 80028cc:	4608      	mov	r0, r1
 80028ce:	4611      	mov	r1, r2
 80028d0:	461a      	mov	r2, r3
 80028d2:	4603      	mov	r3, r0
 80028d4:	817b      	strh	r3, [r7, #10]
 80028d6:	460b      	mov	r3, r1
 80028d8:	813b      	strh	r3, [r7, #8]
 80028da:	4613      	mov	r3, r2
 80028dc:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80028de:	2300      	movs	r3, #0
 80028e0:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef dmaxferstatus;

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80028e2:	f7ff f91d 	bl	8001b20 <HAL_GetTick>
 80028e6:	61f8      	str	r0, [r7, #28]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80028ee:	b2db      	uxtb	r3, r3
 80028f0:	2b20      	cmp	r3, #32
 80028f2:	f040 812e 	bne.w	8002b52 <HAL_I2C_Mem_Write_DMA+0x28e>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80028f6:	4b99      	ldr	r3, [pc, #612]	@ (8002b5c <HAL_I2C_Mem_Write_DMA+0x298>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	08db      	lsrs	r3, r3, #3
 80028fc:	4a98      	ldr	r2, [pc, #608]	@ (8002b60 <HAL_I2C_Mem_Write_DMA+0x29c>)
 80028fe:	fba2 2303 	umull	r2, r3, r2, r3
 8002902:	0a1a      	lsrs	r2, r3, #8
 8002904:	4613      	mov	r3, r2
 8002906:	009b      	lsls	r3, r3, #2
 8002908:	4413      	add	r3, r2
 800290a:	009a      	lsls	r2, r3, #2
 800290c:	4413      	add	r3, r2
 800290e:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8002910:	697b      	ldr	r3, [r7, #20]
 8002912:	3b01      	subs	r3, #1
 8002914:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8002916:	697b      	ldr	r3, [r7, #20]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d112      	bne.n	8002942 <HAL_I2C_Mem_Write_DMA+0x7e>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	2200      	movs	r2, #0
 8002920:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	2220      	movs	r2, #32
 8002926:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	2200      	movs	r2, #0
 800292e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002936:	f043 0220 	orr.w	r2, r3, #32
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 800293e:	2302      	movs	r3, #2
 8002940:	e108      	b.n	8002b54 <HAL_I2C_Mem_Write_DMA+0x290>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	699b      	ldr	r3, [r3, #24]
 8002948:	f003 0302 	and.w	r3, r3, #2
 800294c:	2b02      	cmp	r3, #2
 800294e:	d0df      	beq.n	8002910 <HAL_I2C_Mem_Write_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002956:	2b01      	cmp	r3, #1
 8002958:	d101      	bne.n	800295e <HAL_I2C_Mem_Write_DMA+0x9a>
 800295a:	2302      	movs	r3, #2
 800295c:	e0fa      	b.n	8002b54 <HAL_I2C_Mem_Write_DMA+0x290>
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	2201      	movs	r2, #1
 8002962:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f003 0301 	and.w	r3, r3, #1
 8002970:	2b01      	cmp	r3, #1
 8002972:	d007      	beq.n	8002984 <HAL_I2C_Mem_Write_DMA+0xc0>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	681a      	ldr	r2, [r3, #0]
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f042 0201 	orr.w	r2, r2, #1
 8002982:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	681a      	ldr	r2, [r3, #0]
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002992:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	2221      	movs	r2, #33	@ 0x21
 8002998:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	2240      	movs	r2, #64	@ 0x40
 80029a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	2200      	movs	r2, #0
 80029a8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80029ae:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 80029b4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029ba:	b29a      	uxth	r2, r3
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	4a68      	ldr	r2, [pc, #416]	@ (8002b64 <HAL_I2C_Mem_Write_DMA+0x2a0>)
 80029c4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 80029c6:	897a      	ldrh	r2, [r7, #10]
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 80029cc:	893a      	ldrh	r2, [r7, #8]
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 80029d2:	88fa      	ldrh	r2, [r7, #6]
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	2200      	movs	r2, #0
 80029dc:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	f000 80a1 	beq.w	8002b2a <HAL_I2C_Mem_Write_DMA+0x266>
    {
      if (hi2c->hdmatx != NULL)
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d022      	beq.n	8002a36 <HAL_I2C_Mem_Write_DMA+0x172>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029f4:	4a5c      	ldr	r2, [pc, #368]	@ (8002b68 <HAL_I2C_Mem_Write_DMA+0x2a4>)
 80029f6:	629a      	str	r2, [r3, #40]	@ 0x28

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029fc:	4a5b      	ldr	r2, [pc, #364]	@ (8002b6c <HAL_I2C_Mem_Write_DMA+0x2a8>)
 80029fe:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a04:	2200      	movs	r2, #0
 8002a06:	62da      	str	r2, [r3, #44]	@ 0x2c
        hi2c->hdmatx->XferAbortCallback = NULL;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a18:	4619      	mov	r1, r3
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	3310      	adds	r3, #16
 8002a20:	461a      	mov	r2, r3
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a26:	f7ff fa11 	bl	8001e4c <HAL_DMA_Start_IT>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	76fb      	strb	r3, [r7, #27]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8002a2e:	7efb      	ldrb	r3, [r7, #27]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d166      	bne.n	8002b02 <HAL_I2C_Mem_Write_DMA+0x23e>
 8002a34:	e013      	b.n	8002a5e <HAL_I2C_Mem_Write_DMA+0x19a>
        hi2c->State     = HAL_I2C_STATE_READY;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	2220      	movs	r2, #32
 8002a3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	2200      	movs	r2, #0
 8002a42:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a4a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	2200      	movs	r2, #0
 8002a56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e07a      	b.n	8002b54 <HAL_I2C_Mem_Write_DMA+0x290>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8002a5e:	88f8      	ldrh	r0, [r7, #6]
 8002a60:	893a      	ldrh	r2, [r7, #8]
 8002a62:	8979      	ldrh	r1, [r7, #10]
 8002a64:	69fb      	ldr	r3, [r7, #28]
 8002a66:	9301      	str	r3, [sp, #4]
 8002a68:	2323      	movs	r3, #35	@ 0x23
 8002a6a:	9300      	str	r3, [sp, #0]
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	68f8      	ldr	r0, [r7, #12]
 8002a70:	f001 fb32 	bl	80040d8 <I2C_RequestMemoryWrite>
 8002a74:	4603      	mov	r3, r0
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d022      	beq.n	8002ac0 <HAL_I2C_Mem_Write_DMA+0x1fc>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmatx);
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a7e:	4618      	mov	r0, r3
 8002a80:	f7ff fa44 	bl	8001f0c <HAL_DMA_Abort_IT>
 8002a84:	4603      	mov	r3, r0
 8002a86:	76fb      	strb	r3, [r7, #27]

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmatx->XferCpltCallback = NULL;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	681a      	ldr	r2, [r3, #0]
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002a9e:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	681a      	ldr	r2, [r3, #0]
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f022 0201 	bic.w	r2, r2, #1
 8002aba:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 8002abc:	2301      	movs	r3, #1
 8002abe:	e049      	b.n	8002b54 <HAL_I2C_Mem_Write_DMA+0x290>
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	613b      	str	r3, [r7, #16]
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	695b      	ldr	r3, [r3, #20]
 8002aca:	613b      	str	r3, [r7, #16]
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	699b      	ldr	r3, [r3, #24]
 8002ad2:	613b      	str	r3, [r7, #16]
 8002ad4:	693b      	ldr	r3, [r7, #16]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	2200      	movs	r2, #0
 8002ada:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	685a      	ldr	r2, [r3, #4]
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002aec:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	685a      	ldr	r2, [r3, #4]
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002afc:	605a      	str	r2, [r3, #4]

        return HAL_OK;
 8002afe:	2300      	movs	r3, #0
 8002b00:	e028      	b.n	8002b54 <HAL_I2C_Mem_Write_DMA+0x290>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	2220      	movs	r2, #32
 8002b06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b16:	f043 0210 	orr.w	r2, r3, #16
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	2200      	movs	r2, #0
 8002b22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8002b26:	2301      	movs	r3, #1
 8002b28:	e014      	b.n	8002b54 <HAL_I2C_Mem_Write_DMA+0x290>
      }
    }
    else
    {
      /* Update I2C state */
      hi2c->State     = HAL_I2C_STATE_READY;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	2220      	movs	r2, #32
 8002b2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	2200      	movs	r2, #0
 8002b36:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Update I2C error code */
      hi2c->ErrorCode |= HAL_I2C_ERROR_SIZE;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b3e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	2200      	movs	r2, #0
 8002b4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	e000      	b.n	8002b54 <HAL_I2C_Mem_Write_DMA+0x290>
    }
  }
  else
  {
    return HAL_BUSY;
 8002b52:	2302      	movs	r3, #2
  }
}
 8002b54:	4618      	mov	r0, r3
 8002b56:	3720      	adds	r7, #32
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bd80      	pop	{r7, pc}
 8002b5c:	20000008 	.word	0x20000008
 8002b60:	14f8b589 	.word	0x14f8b589
 8002b64:	ffff0000 	.word	0xffff0000
 8002b68:	08004205 	.word	0x08004205
 8002b6c:	080043af 	.word	0x080043af

08002b70 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b088      	sub	sp, #32
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	685b      	ldr	r3, [r3, #4]
 8002b82:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b88:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002b90:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b98:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002b9a:	7bfb      	ldrb	r3, [r7, #15]
 8002b9c:	2b10      	cmp	r3, #16
 8002b9e:	d003      	beq.n	8002ba8 <HAL_I2C_EV_IRQHandler+0x38>
 8002ba0:	7bfb      	ldrb	r3, [r7, #15]
 8002ba2:	2b40      	cmp	r3, #64	@ 0x40
 8002ba4:	f040 80b1 	bne.w	8002d0a <HAL_I2C_EV_IRQHandler+0x19a>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	699b      	ldr	r3, [r3, #24]
 8002bae:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	695b      	ldr	r3, [r3, #20]
 8002bb6:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8002bb8:	69fb      	ldr	r3, [r7, #28]
 8002bba:	f003 0301 	and.w	r3, r3, #1
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d10d      	bne.n	8002bde <HAL_I2C_EV_IRQHandler+0x6e>
 8002bc2:	693b      	ldr	r3, [r7, #16]
 8002bc4:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8002bc8:	d003      	beq.n	8002bd2 <HAL_I2C_EV_IRQHandler+0x62>
 8002bca:	693b      	ldr	r3, [r7, #16]
 8002bcc:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8002bd0:	d101      	bne.n	8002bd6 <HAL_I2C_EV_IRQHandler+0x66>
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e000      	b.n	8002bd8 <HAL_I2C_EV_IRQHandler+0x68>
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	2b01      	cmp	r3, #1
 8002bda:	f000 8114 	beq.w	8002e06 <HAL_I2C_EV_IRQHandler+0x296>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002bde:	69fb      	ldr	r3, [r7, #28]
 8002be0:	f003 0301 	and.w	r3, r3, #1
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d00b      	beq.n	8002c00 <HAL_I2C_EV_IRQHandler+0x90>
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d006      	beq.n	8002c00 <HAL_I2C_EV_IRQHandler+0x90>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8002bf2:	6878      	ldr	r0, [r7, #4]
 8002bf4:	f001 fe7c 	bl	80048f0 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8002bf8:	6878      	ldr	r0, [r7, #4]
 8002bfa:	f000 fcbd 	bl	8003578 <I2C_Master_SB>
 8002bfe:	e083      	b.n	8002d08 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002c00:	69fb      	ldr	r3, [r7, #28]
 8002c02:	f003 0308 	and.w	r3, r3, #8
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d008      	beq.n	8002c1c <HAL_I2C_EV_IRQHandler+0xac>
 8002c0a:	697b      	ldr	r3, [r7, #20]
 8002c0c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d003      	beq.n	8002c1c <HAL_I2C_EV_IRQHandler+0xac>
    {
      I2C_Master_ADD10(hi2c);
 8002c14:	6878      	ldr	r0, [r7, #4]
 8002c16:	f000 fd34 	bl	8003682 <I2C_Master_ADD10>
 8002c1a:	e075      	b.n	8002d08 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002c1c:	69fb      	ldr	r3, [r7, #28]
 8002c1e:	f003 0302 	and.w	r3, r3, #2
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d008      	beq.n	8002c38 <HAL_I2C_EV_IRQHandler+0xc8>
 8002c26:	697b      	ldr	r3, [r7, #20]
 8002c28:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d003      	beq.n	8002c38 <HAL_I2C_EV_IRQHandler+0xc8>
    {
      I2C_Master_ADDR(hi2c);
 8002c30:	6878      	ldr	r0, [r7, #4]
 8002c32:	f000 fd4f 	bl	80036d4 <I2C_Master_ADDR>
 8002c36:	e067      	b.n	8002d08 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8002c38:	69bb      	ldr	r3, [r7, #24]
 8002c3a:	f003 0304 	and.w	r3, r3, #4
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d036      	beq.n	8002cb0 <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	685b      	ldr	r3, [r3, #4]
 8002c48:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002c4c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002c50:	f000 80db 	beq.w	8002e0a <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002c54:	69fb      	ldr	r3, [r7, #28]
 8002c56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d00d      	beq.n	8002c7a <HAL_I2C_EV_IRQHandler+0x10a>
 8002c5e:	697b      	ldr	r3, [r7, #20]
 8002c60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d008      	beq.n	8002c7a <HAL_I2C_EV_IRQHandler+0x10a>
 8002c68:	69fb      	ldr	r3, [r7, #28]
 8002c6a:	f003 0304 	and.w	r3, r3, #4
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d103      	bne.n	8002c7a <HAL_I2C_EV_IRQHandler+0x10a>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8002c72:	6878      	ldr	r0, [r7, #4]
 8002c74:	f000 f931 	bl	8002eda <I2C_MasterTransmit_TXE>
 8002c78:	e046      	b.n	8002d08 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002c7a:	69fb      	ldr	r3, [r7, #28]
 8002c7c:	f003 0304 	and.w	r3, r3, #4
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	f000 80c2 	beq.w	8002e0a <HAL_I2C_EV_IRQHandler+0x29a>
 8002c86:	697b      	ldr	r3, [r7, #20]
 8002c88:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	f000 80bc 	beq.w	8002e0a <HAL_I2C_EV_IRQHandler+0x29a>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8002c92:	7bbb      	ldrb	r3, [r7, #14]
 8002c94:	2b21      	cmp	r3, #33	@ 0x21
 8002c96:	d103      	bne.n	8002ca0 <HAL_I2C_EV_IRQHandler+0x130>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8002c98:	6878      	ldr	r0, [r7, #4]
 8002c9a:	f000 f9ba 	bl	8003012 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002c9e:	e0b4      	b.n	8002e0a <HAL_I2C_EV_IRQHandler+0x29a>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8002ca0:	7bfb      	ldrb	r3, [r7, #15]
 8002ca2:	2b40      	cmp	r3, #64	@ 0x40
 8002ca4:	f040 80b1 	bne.w	8002e0a <HAL_I2C_EV_IRQHandler+0x29a>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002ca8:	6878      	ldr	r0, [r7, #4]
 8002caa:	f000 fa28 	bl	80030fe <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002cae:	e0ac      	b.n	8002e0a <HAL_I2C_EV_IRQHandler+0x29a>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	685b      	ldr	r3, [r3, #4]
 8002cb6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002cba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002cbe:	f000 80a4 	beq.w	8002e0a <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002cc2:	69fb      	ldr	r3, [r7, #28]
 8002cc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d00d      	beq.n	8002ce8 <HAL_I2C_EV_IRQHandler+0x178>
 8002ccc:	697b      	ldr	r3, [r7, #20]
 8002cce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d008      	beq.n	8002ce8 <HAL_I2C_EV_IRQHandler+0x178>
 8002cd6:	69fb      	ldr	r3, [r7, #28]
 8002cd8:	f003 0304 	and.w	r3, r3, #4
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d103      	bne.n	8002ce8 <HAL_I2C_EV_IRQHandler+0x178>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8002ce0:	6878      	ldr	r0, [r7, #4]
 8002ce2:	f000 faa4 	bl	800322e <I2C_MasterReceive_RXNE>
 8002ce6:	e00f      	b.n	8002d08 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002ce8:	69fb      	ldr	r3, [r7, #28]
 8002cea:	f003 0304 	and.w	r3, r3, #4
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	f000 808b 	beq.w	8002e0a <HAL_I2C_EV_IRQHandler+0x29a>
 8002cf4:	697b      	ldr	r3, [r7, #20]
 8002cf6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	f000 8085 	beq.w	8002e0a <HAL_I2C_EV_IRQHandler+0x29a>
        {
          I2C_MasterReceive_BTF(hi2c);
 8002d00:	6878      	ldr	r0, [r7, #4]
 8002d02:	f000 fb4f 	bl	80033a4 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002d06:	e080      	b.n	8002e0a <HAL_I2C_EV_IRQHandler+0x29a>
 8002d08:	e07f      	b.n	8002e0a <HAL_I2C_EV_IRQHandler+0x29a>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d004      	beq.n	8002d1c <HAL_I2C_EV_IRQHandler+0x1ac>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	695b      	ldr	r3, [r3, #20]
 8002d18:	61fb      	str	r3, [r7, #28]
 8002d1a:	e007      	b.n	8002d2c <HAL_I2C_EV_IRQHandler+0x1bc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	699b      	ldr	r3, [r3, #24]
 8002d22:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	695b      	ldr	r3, [r3, #20]
 8002d2a:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002d2c:	69fb      	ldr	r3, [r7, #28]
 8002d2e:	f003 0302 	and.w	r3, r3, #2
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d011      	beq.n	8002d5a <HAL_I2C_EV_IRQHandler+0x1ea>
 8002d36:	697b      	ldr	r3, [r7, #20]
 8002d38:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d00c      	beq.n	8002d5a <HAL_I2C_EV_IRQHandler+0x1ea>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d003      	beq.n	8002d50 <HAL_I2C_EV_IRQHandler+0x1e0>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	699b      	ldr	r3, [r3, #24]
 8002d4e:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8002d50:	69b9      	ldr	r1, [r7, #24]
 8002d52:	6878      	ldr	r0, [r7, #4]
 8002d54:	f000 ff15 	bl	8003b82 <I2C_Slave_ADDR>
 8002d58:	e05a      	b.n	8002e10 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002d5a:	69fb      	ldr	r3, [r7, #28]
 8002d5c:	f003 0310 	and.w	r3, r3, #16
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d008      	beq.n	8002d76 <HAL_I2C_EV_IRQHandler+0x206>
 8002d64:	697b      	ldr	r3, [r7, #20]
 8002d66:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d003      	beq.n	8002d76 <HAL_I2C_EV_IRQHandler+0x206>
    {
      I2C_Slave_STOPF(hi2c);
 8002d6e:	6878      	ldr	r0, [r7, #4]
 8002d70:	f000 ff50 	bl	8003c14 <I2C_Slave_STOPF>
 8002d74:	e04c      	b.n	8002e10 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002d76:	7bbb      	ldrb	r3, [r7, #14]
 8002d78:	2b21      	cmp	r3, #33	@ 0x21
 8002d7a:	d002      	beq.n	8002d82 <HAL_I2C_EV_IRQHandler+0x212>
 8002d7c:	7bbb      	ldrb	r3, [r7, #14]
 8002d7e:	2b29      	cmp	r3, #41	@ 0x29
 8002d80:	d120      	bne.n	8002dc4 <HAL_I2C_EV_IRQHandler+0x254>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002d82:	69fb      	ldr	r3, [r7, #28]
 8002d84:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d00d      	beq.n	8002da8 <HAL_I2C_EV_IRQHandler+0x238>
 8002d8c:	697b      	ldr	r3, [r7, #20]
 8002d8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d008      	beq.n	8002da8 <HAL_I2C_EV_IRQHandler+0x238>
 8002d96:	69fb      	ldr	r3, [r7, #28]
 8002d98:	f003 0304 	and.w	r3, r3, #4
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d103      	bne.n	8002da8 <HAL_I2C_EV_IRQHandler+0x238>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8002da0:	6878      	ldr	r0, [r7, #4]
 8002da2:	f000 fe32 	bl	8003a0a <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002da6:	e032      	b.n	8002e0e <HAL_I2C_EV_IRQHandler+0x29e>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002da8:	69fb      	ldr	r3, [r7, #28]
 8002daa:	f003 0304 	and.w	r3, r3, #4
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d02d      	beq.n	8002e0e <HAL_I2C_EV_IRQHandler+0x29e>
 8002db2:	697b      	ldr	r3, [r7, #20]
 8002db4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d028      	beq.n	8002e0e <HAL_I2C_EV_IRQHandler+0x29e>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8002dbc:	6878      	ldr	r0, [r7, #4]
 8002dbe:	f000 fe61 	bl	8003a84 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002dc2:	e024      	b.n	8002e0e <HAL_I2C_EV_IRQHandler+0x29e>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002dc4:	69fb      	ldr	r3, [r7, #28]
 8002dc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d00d      	beq.n	8002dea <HAL_I2C_EV_IRQHandler+0x27a>
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d008      	beq.n	8002dea <HAL_I2C_EV_IRQHandler+0x27a>
 8002dd8:	69fb      	ldr	r3, [r7, #28]
 8002dda:	f003 0304 	and.w	r3, r3, #4
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d103      	bne.n	8002dea <HAL_I2C_EV_IRQHandler+0x27a>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8002de2:	6878      	ldr	r0, [r7, #4]
 8002de4:	f000 fe6e 	bl	8003ac4 <I2C_SlaveReceive_RXNE>
 8002de8:	e012      	b.n	8002e10 <HAL_I2C_EV_IRQHandler+0x2a0>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002dea:	69fb      	ldr	r3, [r7, #28]
 8002dec:	f003 0304 	and.w	r3, r3, #4
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d00d      	beq.n	8002e10 <HAL_I2C_EV_IRQHandler+0x2a0>
 8002df4:	697b      	ldr	r3, [r7, #20]
 8002df6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d008      	beq.n	8002e10 <HAL_I2C_EV_IRQHandler+0x2a0>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8002dfe:	6878      	ldr	r0, [r7, #4]
 8002e00:	f000 fe9e 	bl	8003b40 <I2C_SlaveReceive_BTF>
 8002e04:	e004      	b.n	8002e10 <HAL_I2C_EV_IRQHandler+0x2a0>
      return;
 8002e06:	bf00      	nop
 8002e08:	e002      	b.n	8002e10 <HAL_I2C_EV_IRQHandler+0x2a0>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002e0a:	bf00      	nop
 8002e0c:	e000      	b.n	8002e10 <HAL_I2C_EV_IRQHandler+0x2a0>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002e0e:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8002e10:	3720      	adds	r7, #32
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}

08002e16 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002e16:	b480      	push	{r7}
 8002e18:	b083      	sub	sp, #12
 8002e1a:	af00      	add	r7, sp, #0
 8002e1c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8002e1e:	bf00      	nop
 8002e20:	370c      	adds	r7, #12
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bc80      	pop	{r7}
 8002e26:	4770      	bx	lr

08002e28 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	b083      	sub	sp, #12
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8002e30:	bf00      	nop
 8002e32:	370c      	adds	r7, #12
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bc80      	pop	{r7}
 8002e38:	4770      	bx	lr

08002e3a <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002e3a:	b480      	push	{r7}
 8002e3c:	b083      	sub	sp, #12
 8002e3e:	af00      	add	r7, sp, #0
 8002e40:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8002e42:	bf00      	nop
 8002e44:	370c      	adds	r7, #12
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bc80      	pop	{r7}
 8002e4a:	4770      	bx	lr

08002e4c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b083      	sub	sp, #12
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8002e54:	bf00      	nop
 8002e56:	370c      	adds	r7, #12
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bc80      	pop	{r7}
 8002e5c:	4770      	bx	lr

08002e5e <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8002e5e:	b480      	push	{r7}
 8002e60:	b083      	sub	sp, #12
 8002e62:	af00      	add	r7, sp, #0
 8002e64:	6078      	str	r0, [r7, #4]
 8002e66:	460b      	mov	r3, r1
 8002e68:	70fb      	strb	r3, [r7, #3]
 8002e6a:	4613      	mov	r3, r2
 8002e6c:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8002e6e:	bf00      	nop
 8002e70:	370c      	adds	r7, #12
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bc80      	pop	{r7}
 8002e76:	4770      	bx	lr

08002e78 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b083      	sub	sp, #12
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8002e80:	bf00      	nop
 8002e82:	370c      	adds	r7, #12
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bc80      	pop	{r7}
 8002e88:	4770      	bx	lr

08002e8a <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002e8a:	b480      	push	{r7}
 8002e8c:	b083      	sub	sp, #12
 8002e8e:	af00      	add	r7, sp, #0
 8002e90:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8002e92:	bf00      	nop
 8002e94:	370c      	adds	r7, #12
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bc80      	pop	{r7}
 8002e9a:	4770      	bx	lr

08002e9c <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	b083      	sub	sp, #12
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8002ea4:	bf00      	nop
 8002ea6:	370c      	adds	r7, #12
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bc80      	pop	{r7}
 8002eac:	4770      	bx	lr

08002eae <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002eae:	b480      	push	{r7}
 8002eb0:	b083      	sub	sp, #12
 8002eb2:	af00      	add	r7, sp, #0
 8002eb4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8002eb6:	bf00      	nop
 8002eb8:	370c      	adds	r7, #12
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bc80      	pop	{r7}
 8002ebe:	4770      	bx	lr

08002ec0 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b083      	sub	sp, #12
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ece:	b2db      	uxtb	r3, r3
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	370c      	adds	r7, #12
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bc80      	pop	{r7}
 8002ed8:	4770      	bx	lr

08002eda <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8002eda:	b580      	push	{r7, lr}
 8002edc:	b084      	sub	sp, #16
 8002ede:	af00      	add	r7, sp, #0
 8002ee0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ee8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002ef0:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ef6:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d150      	bne.n	8002fa2 <I2C_MasterTransmit_TXE+0xc8>
 8002f00:	7bfb      	ldrb	r3, [r7, #15]
 8002f02:	2b21      	cmp	r3, #33	@ 0x21
 8002f04:	d14d      	bne.n	8002fa2 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002f06:	68bb      	ldr	r3, [r7, #8]
 8002f08:	2b08      	cmp	r3, #8
 8002f0a:	d01d      	beq.n	8002f48 <I2C_MasterTransmit_TXE+0x6e>
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	2b20      	cmp	r3, #32
 8002f10:	d01a      	beq.n	8002f48 <I2C_MasterTransmit_TXE+0x6e>
 8002f12:	68bb      	ldr	r3, [r7, #8]
 8002f14:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002f18:	d016      	beq.n	8002f48 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	685a      	ldr	r2, [r3, #4]
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002f28:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2211      	movs	r2, #17
 8002f2e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2200      	movs	r2, #0
 8002f34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2220      	movs	r2, #32
 8002f3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8002f40:	6878      	ldr	r0, [r7, #4]
 8002f42:	f7ff ff68 	bl	8002e16 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002f46:	e060      	b.n	800300a <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	685a      	ldr	r2, [r3, #4]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8002f56:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	681a      	ldr	r2, [r3, #0]
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f66:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	2220      	movs	r2, #32
 8002f72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002f7c:	b2db      	uxtb	r3, r3
 8002f7e:	2b40      	cmp	r3, #64	@ 0x40
 8002f80:	d107      	bne.n	8002f92 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2200      	movs	r2, #0
 8002f86:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8002f8a:	6878      	ldr	r0, [r7, #4]
 8002f8c:	f7fe f964 	bl	8001258 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002f90:	e03b      	b.n	800300a <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2200      	movs	r2, #0
 8002f96:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8002f9a:	6878      	ldr	r0, [r7, #4]
 8002f9c:	f7ff ff3b 	bl	8002e16 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002fa0:	e033      	b.n	800300a <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8002fa2:	7bfb      	ldrb	r3, [r7, #15]
 8002fa4:	2b21      	cmp	r3, #33	@ 0x21
 8002fa6:	d005      	beq.n	8002fb4 <I2C_MasterTransmit_TXE+0xda>
 8002fa8:	7bbb      	ldrb	r3, [r7, #14]
 8002faa:	2b40      	cmp	r3, #64	@ 0x40
 8002fac:	d12d      	bne.n	800300a <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8002fae:	7bfb      	ldrb	r3, [r7, #15]
 8002fb0:	2b22      	cmp	r3, #34	@ 0x22
 8002fb2:	d12a      	bne.n	800300a <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fb8:	b29b      	uxth	r3, r3
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d108      	bne.n	8002fd0 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	685a      	ldr	r2, [r3, #4]
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002fcc:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8002fce:	e01c      	b.n	800300a <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002fd6:	b2db      	uxtb	r3, r3
 8002fd8:	2b40      	cmp	r3, #64	@ 0x40
 8002fda:	d103      	bne.n	8002fe4 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002fdc:	6878      	ldr	r0, [r7, #4]
 8002fde:	f000 f88e 	bl	80030fe <I2C_MemoryTransmit_TXE_BTF>
}
 8002fe2:	e012      	b.n	800300a <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fe8:	781a      	ldrb	r2, [r3, #0]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ff4:	1c5a      	adds	r2, r3, #1
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ffe:	b29b      	uxth	r3, r3
 8003000:	3b01      	subs	r3, #1
 8003002:	b29a      	uxth	r2, r3
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003008:	e7ff      	b.n	800300a <I2C_MasterTransmit_TXE+0x130>
 800300a:	bf00      	nop
 800300c:	3710      	adds	r7, #16
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}

08003012 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003012:	b580      	push	{r7, lr}
 8003014:	b084      	sub	sp, #16
 8003016:	af00      	add	r7, sp, #0
 8003018:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800301e:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003026:	b2db      	uxtb	r3, r3
 8003028:	2b21      	cmp	r3, #33	@ 0x21
 800302a:	d164      	bne.n	80030f6 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003030:	b29b      	uxth	r3, r3
 8003032:	2b00      	cmp	r3, #0
 8003034:	d012      	beq.n	800305c <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800303a:	781a      	ldrb	r2, [r3, #0]
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003046:	1c5a      	adds	r2, r3, #1
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003050:	b29b      	uxth	r3, r3
 8003052:	3b01      	subs	r3, #1
 8003054:	b29a      	uxth	r2, r3
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800305a:	e04c      	b.n	80030f6 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	2b08      	cmp	r3, #8
 8003060:	d01d      	beq.n	800309e <I2C_MasterTransmit_BTF+0x8c>
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	2b20      	cmp	r3, #32
 8003066:	d01a      	beq.n	800309e <I2C_MasterTransmit_BTF+0x8c>
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800306e:	d016      	beq.n	800309e <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	685a      	ldr	r2, [r3, #4]
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800307e:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2211      	movs	r2, #17
 8003084:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2200      	movs	r2, #0
 800308a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	2220      	movs	r2, #32
 8003092:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003096:	6878      	ldr	r0, [r7, #4]
 8003098:	f7ff febd 	bl	8002e16 <HAL_I2C_MasterTxCpltCallback>
}
 800309c:	e02b      	b.n	80030f6 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	685a      	ldr	r2, [r3, #4]
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80030ac:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	681a      	ldr	r2, [r3, #0]
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80030bc:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2200      	movs	r2, #0
 80030c2:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2220      	movs	r2, #32
 80030c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80030d2:	b2db      	uxtb	r3, r3
 80030d4:	2b40      	cmp	r3, #64	@ 0x40
 80030d6:	d107      	bne.n	80030e8 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2200      	movs	r2, #0
 80030dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80030e0:	6878      	ldr	r0, [r7, #4]
 80030e2:	f7fe f8b9 	bl	8001258 <HAL_I2C_MemTxCpltCallback>
}
 80030e6:	e006      	b.n	80030f6 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2200      	movs	r2, #0
 80030ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80030f0:	6878      	ldr	r0, [r7, #4]
 80030f2:	f7ff fe90 	bl	8002e16 <HAL_I2C_MasterTxCpltCallback>
}
 80030f6:	bf00      	nop
 80030f8:	3710      	adds	r7, #16
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}

080030fe <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80030fe:	b580      	push	{r7, lr}
 8003100:	b084      	sub	sp, #16
 8003102:	af00      	add	r7, sp, #0
 8003104:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800310c:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003112:	2b00      	cmp	r3, #0
 8003114:	d11d      	bne.n	8003152 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800311a:	2b01      	cmp	r3, #1
 800311c:	d10b      	bne.n	8003136 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003122:	b2da      	uxtb	r2, r3
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800312e:	1c9a      	adds	r2, r3, #2
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8003134:	e077      	b.n	8003226 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800313a:	b29b      	uxth	r3, r3
 800313c:	121b      	asrs	r3, r3, #8
 800313e:	b2da      	uxtb	r2, r3
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800314a:	1c5a      	adds	r2, r3, #1
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003150:	e069      	b.n	8003226 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003156:	2b01      	cmp	r3, #1
 8003158:	d10b      	bne.n	8003172 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800315e:	b2da      	uxtb	r2, r3
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800316a:	1c5a      	adds	r2, r3, #1
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003170:	e059      	b.n	8003226 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003176:	2b02      	cmp	r3, #2
 8003178:	d152      	bne.n	8003220 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800317a:	7bfb      	ldrb	r3, [r7, #15]
 800317c:	2b22      	cmp	r3, #34	@ 0x22
 800317e:	d10d      	bne.n	800319c <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	681a      	ldr	r2, [r3, #0]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800318e:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003194:	1c5a      	adds	r2, r3, #1
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800319a:	e044      	b.n	8003226 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031a0:	b29b      	uxth	r3, r3
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d015      	beq.n	80031d2 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80031a6:	7bfb      	ldrb	r3, [r7, #15]
 80031a8:	2b21      	cmp	r3, #33	@ 0x21
 80031aa:	d112      	bne.n	80031d2 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031b0:	781a      	ldrb	r2, [r3, #0]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031bc:	1c5a      	adds	r2, r3, #1
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031c6:	b29b      	uxth	r3, r3
 80031c8:	3b01      	subs	r3, #1
 80031ca:	b29a      	uxth	r2, r3
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80031d0:	e029      	b.n	8003226 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031d6:	b29b      	uxth	r3, r3
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d124      	bne.n	8003226 <I2C_MemoryTransmit_TXE_BTF+0x128>
 80031dc:	7bfb      	ldrb	r3, [r7, #15]
 80031de:	2b21      	cmp	r3, #33	@ 0x21
 80031e0:	d121      	bne.n	8003226 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	685a      	ldr	r2, [r3, #4]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80031f0:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	681a      	ldr	r2, [r3, #0]
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003200:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2200      	movs	r2, #0
 8003206:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2220      	movs	r2, #32
 800320c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2200      	movs	r2, #0
 8003214:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8003218:	6878      	ldr	r0, [r7, #4]
 800321a:	f7fe f81d 	bl	8001258 <HAL_I2C_MemTxCpltCallback>
}
 800321e:	e002      	b.n	8003226 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8003220:	6878      	ldr	r0, [r7, #4]
 8003222:	f7ff fb3b 	bl	800289c <I2C_Flush_DR>
}
 8003226:	bf00      	nop
 8003228:	3710      	adds	r7, #16
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}

0800322e <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800322e:	b580      	push	{r7, lr}
 8003230:	b084      	sub	sp, #16
 8003232:	af00      	add	r7, sp, #0
 8003234:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800323c:	b2db      	uxtb	r3, r3
 800323e:	2b22      	cmp	r3, #34	@ 0x22
 8003240:	f040 80ac 	bne.w	800339c <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003248:	b29b      	uxth	r3, r3
 800324a:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	2b03      	cmp	r3, #3
 8003250:	d921      	bls.n	8003296 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	691a      	ldr	r2, [r3, #16]
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800325c:	b2d2      	uxtb	r2, r2
 800325e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003264:	1c5a      	adds	r2, r3, #1
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800326e:	b29b      	uxth	r3, r3
 8003270:	3b01      	subs	r3, #1
 8003272:	b29a      	uxth	r2, r3
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800327c:	b29b      	uxth	r3, r3
 800327e:	2b03      	cmp	r3, #3
 8003280:	f040 808c 	bne.w	800339c <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	685a      	ldr	r2, [r3, #4]
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003292:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8003294:	e082      	b.n	800339c <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800329a:	2b02      	cmp	r3, #2
 800329c:	d075      	beq.n	800338a <I2C_MasterReceive_RXNE+0x15c>
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	2b01      	cmp	r3, #1
 80032a2:	d002      	beq.n	80032aa <I2C_MasterReceive_RXNE+0x7c>
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d16f      	bne.n	800338a <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80032aa:	6878      	ldr	r0, [r7, #4]
 80032ac:	f001 fac0 	bl	8004830 <I2C_WaitOnSTOPRequestThroughIT>
 80032b0:	4603      	mov	r3, r0
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d142      	bne.n	800333c <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	681a      	ldr	r2, [r3, #0]
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80032c4:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	685a      	ldr	r2, [r3, #4]
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80032d4:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	691a      	ldr	r2, [r3, #16]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032e0:	b2d2      	uxtb	r2, r2
 80032e2:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032e8:	1c5a      	adds	r2, r3, #1
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032f2:	b29b      	uxth	r3, r3
 80032f4:	3b01      	subs	r3, #1
 80032f6:	b29a      	uxth	r2, r3
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2220      	movs	r2, #32
 8003300:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800330a:	b2db      	uxtb	r3, r3
 800330c:	2b40      	cmp	r3, #64	@ 0x40
 800330e:	d10a      	bne.n	8003326 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2200      	movs	r2, #0
 8003314:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2200      	movs	r2, #0
 800331c:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 800331e:	6878      	ldr	r0, [r7, #4]
 8003320:	f7ff fdb3 	bl	8002e8a <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003324:	e03a      	b.n	800339c <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2200      	movs	r2, #0
 800332a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2212      	movs	r2, #18
 8003332:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8003334:	6878      	ldr	r0, [r7, #4]
 8003336:	f7ff fd77 	bl	8002e28 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800333a:	e02f      	b.n	800339c <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	685a      	ldr	r2, [r3, #4]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800334a:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	691a      	ldr	r2, [r3, #16]
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003356:	b2d2      	uxtb	r2, r2
 8003358:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800335e:	1c5a      	adds	r2, r3, #1
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003368:	b29b      	uxth	r3, r3
 800336a:	3b01      	subs	r3, #1
 800336c:	b29a      	uxth	r2, r3
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2220      	movs	r2, #32
 8003376:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	2200      	movs	r2, #0
 800337e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8003382:	6878      	ldr	r0, [r7, #4]
 8003384:	f7ff fd8a 	bl	8002e9c <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003388:	e008      	b.n	800339c <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	685a      	ldr	r2, [r3, #4]
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003398:	605a      	str	r2, [r3, #4]
}
 800339a:	e7ff      	b.n	800339c <I2C_MasterReceive_RXNE+0x16e>
 800339c:	bf00      	nop
 800339e:	3710      	adds	r7, #16
 80033a0:	46bd      	mov	sp, r7
 80033a2:	bd80      	pop	{r7, pc}

080033a4 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b084      	sub	sp, #16
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033b0:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033b6:	b29b      	uxth	r3, r3
 80033b8:	2b04      	cmp	r3, #4
 80033ba:	d11b      	bne.n	80033f4 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	685a      	ldr	r2, [r3, #4]
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80033ca:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	691a      	ldr	r2, [r3, #16]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033d6:	b2d2      	uxtb	r2, r2
 80033d8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033de:	1c5a      	adds	r2, r3, #1
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033e8:	b29b      	uxth	r3, r3
 80033ea:	3b01      	subs	r3, #1
 80033ec:	b29a      	uxth	r2, r3
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80033f2:	e0bd      	b.n	8003570 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033f8:	b29b      	uxth	r3, r3
 80033fa:	2b03      	cmp	r3, #3
 80033fc:	d129      	bne.n	8003452 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	685a      	ldr	r2, [r3, #4]
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800340c:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	2b04      	cmp	r3, #4
 8003412:	d00a      	beq.n	800342a <I2C_MasterReceive_BTF+0x86>
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	2b02      	cmp	r3, #2
 8003418:	d007      	beq.n	800342a <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	681a      	ldr	r2, [r3, #0]
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003428:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	691a      	ldr	r2, [r3, #16]
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003434:	b2d2      	uxtb	r2, r2
 8003436:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800343c:	1c5a      	adds	r2, r3, #1
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003446:	b29b      	uxth	r3, r3
 8003448:	3b01      	subs	r3, #1
 800344a:	b29a      	uxth	r2, r3
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003450:	e08e      	b.n	8003570 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003456:	b29b      	uxth	r3, r3
 8003458:	2b02      	cmp	r3, #2
 800345a:	d176      	bne.n	800354a <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	2b01      	cmp	r3, #1
 8003460:	d002      	beq.n	8003468 <I2C_MasterReceive_BTF+0xc4>
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	2b10      	cmp	r3, #16
 8003466:	d108      	bne.n	800347a <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681a      	ldr	r2, [r3, #0]
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003476:	601a      	str	r2, [r3, #0]
 8003478:	e019      	b.n	80034ae <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	2b04      	cmp	r3, #4
 800347e:	d002      	beq.n	8003486 <I2C_MasterReceive_BTF+0xe2>
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	2b02      	cmp	r3, #2
 8003484:	d108      	bne.n	8003498 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	681a      	ldr	r2, [r3, #0]
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003494:	601a      	str	r2, [r3, #0]
 8003496:	e00a      	b.n	80034ae <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	2b10      	cmp	r3, #16
 800349c:	d007      	beq.n	80034ae <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	681a      	ldr	r2, [r3, #0]
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034ac:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	691a      	ldr	r2, [r3, #16]
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034b8:	b2d2      	uxtb	r2, r2
 80034ba:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034c0:	1c5a      	adds	r2, r3, #1
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034ca:	b29b      	uxth	r3, r3
 80034cc:	3b01      	subs	r3, #1
 80034ce:	b29a      	uxth	r2, r3
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	691a      	ldr	r2, [r3, #16]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034de:	b2d2      	uxtb	r2, r2
 80034e0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034e6:	1c5a      	adds	r2, r3, #1
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034f0:	b29b      	uxth	r3, r3
 80034f2:	3b01      	subs	r3, #1
 80034f4:	b29a      	uxth	r2, r3
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	685a      	ldr	r2, [r3, #4]
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003508:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2220      	movs	r2, #32
 800350e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003518:	b2db      	uxtb	r3, r3
 800351a:	2b40      	cmp	r3, #64	@ 0x40
 800351c:	d10a      	bne.n	8003534 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2200      	movs	r2, #0
 8003522:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	2200      	movs	r2, #0
 800352a:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800352c:	6878      	ldr	r0, [r7, #4]
 800352e:	f7ff fcac 	bl	8002e8a <HAL_I2C_MemRxCpltCallback>
}
 8003532:	e01d      	b.n	8003570 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2200      	movs	r2, #0
 8003538:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2212      	movs	r2, #18
 8003540:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003542:	6878      	ldr	r0, [r7, #4]
 8003544:	f7ff fc70 	bl	8002e28 <HAL_I2C_MasterRxCpltCallback>
}
 8003548:	e012      	b.n	8003570 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	691a      	ldr	r2, [r3, #16]
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003554:	b2d2      	uxtb	r2, r2
 8003556:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800355c:	1c5a      	adds	r2, r3, #1
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003566:	b29b      	uxth	r3, r3
 8003568:	3b01      	subs	r3, #1
 800356a:	b29a      	uxth	r2, r3
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8003570:	bf00      	nop
 8003572:	3710      	adds	r7, #16
 8003574:	46bd      	mov	sp, r7
 8003576:	bd80      	pop	{r7, pc}

08003578 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8003578:	b480      	push	{r7}
 800357a:	b083      	sub	sp, #12
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003586:	b2db      	uxtb	r3, r3
 8003588:	2b40      	cmp	r3, #64	@ 0x40
 800358a:	d117      	bne.n	80035bc <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003590:	2b00      	cmp	r3, #0
 8003592:	d109      	bne.n	80035a8 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003598:	b2db      	uxtb	r3, r3
 800359a:	461a      	mov	r2, r3
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80035a4:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80035a6:	e067      	b.n	8003678 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035ac:	b2db      	uxtb	r3, r3
 80035ae:	f043 0301 	orr.w	r3, r3, #1
 80035b2:	b2da      	uxtb	r2, r3
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	611a      	str	r2, [r3, #16]
}
 80035ba:	e05d      	b.n	8003678 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	691b      	ldr	r3, [r3, #16]
 80035c0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80035c4:	d133      	bne.n	800362e <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035cc:	b2db      	uxtb	r3, r3
 80035ce:	2b21      	cmp	r3, #33	@ 0x21
 80035d0:	d109      	bne.n	80035e6 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035d6:	b2db      	uxtb	r3, r3
 80035d8:	461a      	mov	r2, r3
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80035e2:	611a      	str	r2, [r3, #16]
 80035e4:	e008      	b.n	80035f8 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035ea:	b2db      	uxtb	r3, r3
 80035ec:	f043 0301 	orr.w	r3, r3, #1
 80035f0:	b2da      	uxtb	r2, r3
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d004      	beq.n	800360a <I2C_Master_SB+0x92>
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003604:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003606:	2b00      	cmp	r3, #0
 8003608:	d108      	bne.n	800361c <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800360e:	2b00      	cmp	r3, #0
 8003610:	d032      	beq.n	8003678 <I2C_Master_SB+0x100>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003616:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003618:	2b00      	cmp	r3, #0
 800361a:	d02d      	beq.n	8003678 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	685a      	ldr	r2, [r3, #4]
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800362a:	605a      	str	r2, [r3, #4]
}
 800362c:	e024      	b.n	8003678 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003632:	2b00      	cmp	r3, #0
 8003634:	d10e      	bne.n	8003654 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800363a:	b29b      	uxth	r3, r3
 800363c:	11db      	asrs	r3, r3, #7
 800363e:	b2db      	uxtb	r3, r3
 8003640:	f003 0306 	and.w	r3, r3, #6
 8003644:	b2db      	uxtb	r3, r3
 8003646:	f063 030f 	orn	r3, r3, #15
 800364a:	b2da      	uxtb	r2, r3
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	611a      	str	r2, [r3, #16]
}
 8003652:	e011      	b.n	8003678 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003658:	2b01      	cmp	r3, #1
 800365a:	d10d      	bne.n	8003678 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003660:	b29b      	uxth	r3, r3
 8003662:	11db      	asrs	r3, r3, #7
 8003664:	b2db      	uxtb	r3, r3
 8003666:	f003 0306 	and.w	r3, r3, #6
 800366a:	b2db      	uxtb	r3, r3
 800366c:	f063 030e 	orn	r3, r3, #14
 8003670:	b2da      	uxtb	r2, r3
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	611a      	str	r2, [r3, #16]
}
 8003678:	bf00      	nop
 800367a:	370c      	adds	r7, #12
 800367c:	46bd      	mov	sp, r7
 800367e:	bc80      	pop	{r7}
 8003680:	4770      	bx	lr

08003682 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8003682:	b480      	push	{r7}
 8003684:	b083      	sub	sp, #12
 8003686:	af00      	add	r7, sp, #0
 8003688:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800368e:	b2da      	uxtb	r2, r3
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800369a:	2b00      	cmp	r3, #0
 800369c:	d004      	beq.n	80036a8 <I2C_Master_ADD10+0x26>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d108      	bne.n	80036ba <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d00c      	beq.n	80036ca <I2C_Master_ADD10+0x48>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d007      	beq.n	80036ca <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	685a      	ldr	r2, [r3, #4]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80036c8:	605a      	str	r2, [r3, #4]
  }
}
 80036ca:	bf00      	nop
 80036cc:	370c      	adds	r7, #12
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bc80      	pop	{r7}
 80036d2:	4770      	bx	lr

080036d4 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80036d4:	b480      	push	{r7}
 80036d6:	b091      	sub	sp, #68	@ 0x44
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80036e2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036ea:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036f0:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036f8:	b2db      	uxtb	r3, r3
 80036fa:	2b22      	cmp	r3, #34	@ 0x22
 80036fc:	f040 8174 	bne.w	80039e8 <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003704:	2b00      	cmp	r3, #0
 8003706:	d10f      	bne.n	8003728 <I2C_Master_ADDR+0x54>
 8003708:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800370c:	2b40      	cmp	r3, #64	@ 0x40
 800370e:	d10b      	bne.n	8003728 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003710:	2300      	movs	r3, #0
 8003712:	633b      	str	r3, [r7, #48]	@ 0x30
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	695b      	ldr	r3, [r3, #20]
 800371a:	633b      	str	r3, [r7, #48]	@ 0x30
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	699b      	ldr	r3, [r3, #24]
 8003722:	633b      	str	r3, [r7, #48]	@ 0x30
 8003724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003726:	e16b      	b.n	8003a00 <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800372c:	2b00      	cmp	r3, #0
 800372e:	d11d      	bne.n	800376c <I2C_Master_ADDR+0x98>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	691b      	ldr	r3, [r3, #16]
 8003734:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003738:	d118      	bne.n	800376c <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800373a:	2300      	movs	r3, #0
 800373c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	695b      	ldr	r3, [r3, #20]
 8003744:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	699b      	ldr	r3, [r3, #24]
 800374c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800374e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	681a      	ldr	r2, [r3, #0]
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800375e:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003764:	1c5a      	adds	r2, r3, #1
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	651a      	str	r2, [r3, #80]	@ 0x50
 800376a:	e149      	b.n	8003a00 <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003770:	b29b      	uxth	r3, r3
 8003772:	2b00      	cmp	r3, #0
 8003774:	d113      	bne.n	800379e <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003776:	2300      	movs	r3, #0
 8003778:	62bb      	str	r3, [r7, #40]	@ 0x28
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	695b      	ldr	r3, [r3, #20]
 8003780:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	699b      	ldr	r3, [r3, #24]
 8003788:	62bb      	str	r3, [r7, #40]	@ 0x28
 800378a:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	681a      	ldr	r2, [r3, #0]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800379a:	601a      	str	r2, [r3, #0]
 800379c:	e120      	b.n	80039e0 <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037a2:	b29b      	uxth	r3, r3
 80037a4:	2b01      	cmp	r3, #1
 80037a6:	f040 808a 	bne.w	80038be <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80037aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037ac:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80037b0:	d137      	bne.n	8003822 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	681a      	ldr	r2, [r3, #0]
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037c0:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80037cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80037d0:	d113      	bne.n	80037fa <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	681a      	ldr	r2, [r3, #0]
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037e0:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037e2:	2300      	movs	r3, #0
 80037e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	695b      	ldr	r3, [r3, #20]
 80037ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	699b      	ldr	r3, [r3, #24]
 80037f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80037f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037f8:	e0f2      	b.n	80039e0 <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037fa:	2300      	movs	r3, #0
 80037fc:	623b      	str	r3, [r7, #32]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	695b      	ldr	r3, [r3, #20]
 8003804:	623b      	str	r3, [r7, #32]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	699b      	ldr	r3, [r3, #24]
 800380c:	623b      	str	r3, [r7, #32]
 800380e:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	681a      	ldr	r2, [r3, #0]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800381e:	601a      	str	r2, [r3, #0]
 8003820:	e0de      	b.n	80039e0 <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8003822:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003824:	2b08      	cmp	r3, #8
 8003826:	d02e      	beq.n	8003886 <I2C_Master_ADDR+0x1b2>
 8003828:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800382a:	2b20      	cmp	r3, #32
 800382c:	d02b      	beq.n	8003886 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800382e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003830:	2b12      	cmp	r3, #18
 8003832:	d102      	bne.n	800383a <I2C_Master_ADDR+0x166>
 8003834:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003836:	2b01      	cmp	r3, #1
 8003838:	d125      	bne.n	8003886 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800383a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800383c:	2b04      	cmp	r3, #4
 800383e:	d00e      	beq.n	800385e <I2C_Master_ADDR+0x18a>
 8003840:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003842:	2b02      	cmp	r3, #2
 8003844:	d00b      	beq.n	800385e <I2C_Master_ADDR+0x18a>
 8003846:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003848:	2b10      	cmp	r3, #16
 800384a:	d008      	beq.n	800385e <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	681a      	ldr	r2, [r3, #0]
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800385a:	601a      	str	r2, [r3, #0]
 800385c:	e007      	b.n	800386e <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	681a      	ldr	r2, [r3, #0]
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800386c:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800386e:	2300      	movs	r3, #0
 8003870:	61fb      	str	r3, [r7, #28]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	695b      	ldr	r3, [r3, #20]
 8003878:	61fb      	str	r3, [r7, #28]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	699b      	ldr	r3, [r3, #24]
 8003880:	61fb      	str	r3, [r7, #28]
 8003882:	69fb      	ldr	r3, [r7, #28]
 8003884:	e0ac      	b.n	80039e0 <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	681a      	ldr	r2, [r3, #0]
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003894:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003896:	2300      	movs	r3, #0
 8003898:	61bb      	str	r3, [r7, #24]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	695b      	ldr	r3, [r3, #20]
 80038a0:	61bb      	str	r3, [r7, #24]
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	699b      	ldr	r3, [r3, #24]
 80038a8:	61bb      	str	r3, [r7, #24]
 80038aa:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	681a      	ldr	r2, [r3, #0]
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038ba:	601a      	str	r2, [r3, #0]
 80038bc:	e090      	b.n	80039e0 <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038c2:	b29b      	uxth	r3, r3
 80038c4:	2b02      	cmp	r3, #2
 80038c6:	d158      	bne.n	800397a <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80038c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038ca:	2b04      	cmp	r3, #4
 80038cc:	d021      	beq.n	8003912 <I2C_Master_ADDR+0x23e>
 80038ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038d0:	2b02      	cmp	r3, #2
 80038d2:	d01e      	beq.n	8003912 <I2C_Master_ADDR+0x23e>
 80038d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038d6:	2b10      	cmp	r3, #16
 80038d8:	d01b      	beq.n	8003912 <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	681a      	ldr	r2, [r3, #0]
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80038e8:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038ea:	2300      	movs	r3, #0
 80038ec:	617b      	str	r3, [r7, #20]
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	695b      	ldr	r3, [r3, #20]
 80038f4:	617b      	str	r3, [r7, #20]
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	699b      	ldr	r3, [r3, #24]
 80038fc:	617b      	str	r3, [r7, #20]
 80038fe:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	681a      	ldr	r2, [r3, #0]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800390e:	601a      	str	r2, [r3, #0]
 8003910:	e012      	b.n	8003938 <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	681a      	ldr	r2, [r3, #0]
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003920:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003922:	2300      	movs	r3, #0
 8003924:	613b      	str	r3, [r7, #16]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	695b      	ldr	r3, [r3, #20]
 800392c:	613b      	str	r3, [r7, #16]
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	699b      	ldr	r3, [r3, #24]
 8003934:	613b      	str	r3, [r7, #16]
 8003936:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003942:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003946:	d14b      	bne.n	80039e0 <I2C_Master_ADDR+0x30c>
 8003948:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800394a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800394e:	d00b      	beq.n	8003968 <I2C_Master_ADDR+0x294>
 8003950:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003952:	2b01      	cmp	r3, #1
 8003954:	d008      	beq.n	8003968 <I2C_Master_ADDR+0x294>
 8003956:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003958:	2b08      	cmp	r3, #8
 800395a:	d005      	beq.n	8003968 <I2C_Master_ADDR+0x294>
 800395c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800395e:	2b10      	cmp	r3, #16
 8003960:	d002      	beq.n	8003968 <I2C_Master_ADDR+0x294>
 8003962:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003964:	2b20      	cmp	r3, #32
 8003966:	d13b      	bne.n	80039e0 <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	685a      	ldr	r2, [r3, #4]
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003976:	605a      	str	r2, [r3, #4]
 8003978:	e032      	b.n	80039e0 <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003988:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003994:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003998:	d117      	bne.n	80039ca <I2C_Master_ADDR+0x2f6>
 800399a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800399c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80039a0:	d00b      	beq.n	80039ba <I2C_Master_ADDR+0x2e6>
 80039a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039a4:	2b01      	cmp	r3, #1
 80039a6:	d008      	beq.n	80039ba <I2C_Master_ADDR+0x2e6>
 80039a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039aa:	2b08      	cmp	r3, #8
 80039ac:	d005      	beq.n	80039ba <I2C_Master_ADDR+0x2e6>
 80039ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039b0:	2b10      	cmp	r3, #16
 80039b2:	d002      	beq.n	80039ba <I2C_Master_ADDR+0x2e6>
 80039b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039b6:	2b20      	cmp	r3, #32
 80039b8:	d107      	bne.n	80039ca <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	685a      	ldr	r2, [r3, #4]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80039c8:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039ca:	2300      	movs	r3, #0
 80039cc:	60fb      	str	r3, [r7, #12]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	695b      	ldr	r3, [r3, #20]
 80039d4:	60fb      	str	r3, [r7, #12]
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	699b      	ldr	r3, [r3, #24]
 80039dc:	60fb      	str	r3, [r7, #12]
 80039de:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2200      	movs	r2, #0
 80039e4:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80039e6:	e00b      	b.n	8003a00 <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039e8:	2300      	movs	r3, #0
 80039ea:	60bb      	str	r3, [r7, #8]
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	695b      	ldr	r3, [r3, #20]
 80039f2:	60bb      	str	r3, [r7, #8]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	699b      	ldr	r3, [r3, #24]
 80039fa:	60bb      	str	r3, [r7, #8]
 80039fc:	68bb      	ldr	r3, [r7, #8]
}
 80039fe:	e7ff      	b.n	8003a00 <I2C_Master_ADDR+0x32c>
 8003a00:	bf00      	nop
 8003a02:	3744      	adds	r7, #68	@ 0x44
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bc80      	pop	{r7}
 8003a08:	4770      	bx	lr

08003a0a <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003a0a:	b580      	push	{r7, lr}
 8003a0c:	b084      	sub	sp, #16
 8003a0e:	af00      	add	r7, sp, #0
 8003a10:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a18:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a1e:	b29b      	uxth	r3, r3
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d02b      	beq.n	8003a7c <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a28:	781a      	ldrb	r2, [r3, #0]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a34:	1c5a      	adds	r2, r3, #1
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a3e:	b29b      	uxth	r3, r3
 8003a40:	3b01      	subs	r3, #1
 8003a42:	b29a      	uxth	r2, r3
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a4c:	b29b      	uxth	r3, r3
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d114      	bne.n	8003a7c <I2C_SlaveTransmit_TXE+0x72>
 8003a52:	7bfb      	ldrb	r3, [r7, #15]
 8003a54:	2b29      	cmp	r3, #41	@ 0x29
 8003a56:	d111      	bne.n	8003a7c <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	685a      	ldr	r2, [r3, #4]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a66:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2221      	movs	r2, #33	@ 0x21
 8003a6c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2228      	movs	r2, #40	@ 0x28
 8003a72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003a76:	6878      	ldr	r0, [r7, #4]
 8003a78:	f7ff f9df 	bl	8002e3a <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003a7c:	bf00      	nop
 8003a7e:	3710      	adds	r7, #16
 8003a80:	46bd      	mov	sp, r7
 8003a82:	bd80      	pop	{r7, pc}

08003a84 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003a84:	b480      	push	{r7}
 8003a86:	b083      	sub	sp, #12
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a90:	b29b      	uxth	r3, r3
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d011      	beq.n	8003aba <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a9a:	781a      	ldrb	r2, [r3, #0]
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aa6:	1c5a      	adds	r2, r3, #1
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ab0:	b29b      	uxth	r3, r3
 8003ab2:	3b01      	subs	r3, #1
 8003ab4:	b29a      	uxth	r2, r3
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8003aba:	bf00      	nop
 8003abc:	370c      	adds	r7, #12
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bc80      	pop	{r7}
 8003ac2:	4770      	bx	lr

08003ac4 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b084      	sub	sp, #16
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ad2:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ad8:	b29b      	uxth	r3, r3
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d02c      	beq.n	8003b38 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	691a      	ldr	r2, [r3, #16]
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ae8:	b2d2      	uxtb	r2, r2
 8003aea:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003af0:	1c5a      	adds	r2, r3, #1
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003afa:	b29b      	uxth	r3, r3
 8003afc:	3b01      	subs	r3, #1
 8003afe:	b29a      	uxth	r2, r3
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b08:	b29b      	uxth	r3, r3
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d114      	bne.n	8003b38 <I2C_SlaveReceive_RXNE+0x74>
 8003b0e:	7bfb      	ldrb	r3, [r7, #15]
 8003b10:	2b2a      	cmp	r3, #42	@ 0x2a
 8003b12:	d111      	bne.n	8003b38 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	685a      	ldr	r2, [r3, #4]
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b22:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2222      	movs	r2, #34	@ 0x22
 8003b28:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2228      	movs	r2, #40	@ 0x28
 8003b2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003b32:	6878      	ldr	r0, [r7, #4]
 8003b34:	f7ff f98a 	bl	8002e4c <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8003b38:	bf00      	nop
 8003b3a:	3710      	adds	r7, #16
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bd80      	pop	{r7, pc}

08003b40 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003b40:	b480      	push	{r7}
 8003b42:	b083      	sub	sp, #12
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b4c:	b29b      	uxth	r3, r3
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d012      	beq.n	8003b78 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	691a      	ldr	r2, [r3, #16]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b5c:	b2d2      	uxtb	r2, r2
 8003b5e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b64:	1c5a      	adds	r2, r3, #1
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b6e:	b29b      	uxth	r3, r3
 8003b70:	3b01      	subs	r3, #1
 8003b72:	b29a      	uxth	r2, r3
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8003b78:	bf00      	nop
 8003b7a:	370c      	adds	r7, #12
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	bc80      	pop	{r7}
 8003b80:	4770      	bx	lr

08003b82 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8003b82:	b580      	push	{r7, lr}
 8003b84:	b084      	sub	sp, #16
 8003b86:	af00      	add	r7, sp, #0
 8003b88:	6078      	str	r0, [r7, #4]
 8003b8a:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b96:	b2db      	uxtb	r3, r3
 8003b98:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003b9c:	2b28      	cmp	r3, #40	@ 0x28
 8003b9e:	d125      	bne.n	8003bec <I2C_Slave_ADDR+0x6a>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	685a      	ldr	r2, [r3, #4]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003bae:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	f003 0304 	and.w	r3, r3, #4
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d101      	bne.n	8003bbe <I2C_Slave_ADDR+0x3c>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8003bba:	2301      	movs	r3, #1
 8003bbc:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d103      	bne.n	8003bd0 <I2C_Slave_ADDR+0x4e>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	68db      	ldr	r3, [r3, #12]
 8003bcc:	81bb      	strh	r3, [r7, #12]
 8003bce:	e002      	b.n	8003bd6 <I2C_Slave_ADDR+0x54>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	699b      	ldr	r3, [r3, #24]
 8003bd4:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8003bde:	89ba      	ldrh	r2, [r7, #12]
 8003be0:	7bfb      	ldrb	r3, [r7, #15]
 8003be2:	4619      	mov	r1, r3
 8003be4:	6878      	ldr	r0, [r7, #4]
 8003be6:	f7ff f93a 	bl	8002e5e <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8003bea:	e00e      	b.n	8003c0a <I2C_Slave_ADDR+0x88>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bec:	2300      	movs	r3, #0
 8003bee:	60bb      	str	r3, [r7, #8]
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	695b      	ldr	r3, [r3, #20]
 8003bf6:	60bb      	str	r3, [r7, #8]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	699b      	ldr	r3, [r3, #24]
 8003bfe:	60bb      	str	r3, [r7, #8]
 8003c00:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	2200      	movs	r2, #0
 8003c06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8003c0a:	bf00      	nop
 8003c0c:	3710      	adds	r7, #16
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	bd80      	pop	{r7, pc}
	...

08003c14 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b084      	sub	sp, #16
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c22:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	685a      	ldr	r2, [r3, #4]
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003c32:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8003c34:	2300      	movs	r3, #0
 8003c36:	60bb      	str	r3, [r7, #8]
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	695b      	ldr	r3, [r3, #20]
 8003c3e:	60bb      	str	r3, [r7, #8]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	681a      	ldr	r2, [r3, #0]
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f042 0201 	orr.w	r2, r2, #1
 8003c4e:	601a      	str	r2, [r3, #0]
 8003c50:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	681a      	ldr	r2, [r3, #0]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c60:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	685b      	ldr	r3, [r3, #4]
 8003c68:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c6c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c70:	d172      	bne.n	8003d58 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003c72:	7bfb      	ldrb	r3, [r7, #15]
 8003c74:	2b22      	cmp	r3, #34	@ 0x22
 8003c76:	d002      	beq.n	8003c7e <I2C_Slave_STOPF+0x6a>
 8003c78:	7bfb      	ldrb	r3, [r7, #15]
 8003c7a:	2b2a      	cmp	r3, #42	@ 0x2a
 8003c7c:	d135      	bne.n	8003cea <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	685b      	ldr	r3, [r3, #4]
 8003c86:	b29a      	uxth	r2, r3
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c90:	b29b      	uxth	r3, r3
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d005      	beq.n	8003ca2 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c9a:	f043 0204 	orr.w	r2, r3, #4
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	685a      	ldr	r2, [r3, #4]
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003cb0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	f7fe faa6 	bl	8002208 <HAL_DMA_GetState>
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	2b01      	cmp	r3, #1
 8003cc0:	d049      	beq.n	8003d56 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cc6:	4a69      	ldr	r2, [pc, #420]	@ (8003e6c <I2C_Slave_STOPF+0x258>)
 8003cc8:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cce:	4618      	mov	r0, r3
 8003cd0:	f7fe f91c 	bl	8001f0c <HAL_DMA_Abort_IT>
 8003cd4:	4603      	mov	r3, r0
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d03d      	beq.n	8003d56 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cde:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ce0:	687a      	ldr	r2, [r7, #4]
 8003ce2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003ce4:	4610      	mov	r0, r2
 8003ce6:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003ce8:	e035      	b.n	8003d56 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	685b      	ldr	r3, [r3, #4]
 8003cf2:	b29a      	uxth	r2, r3
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cfc:	b29b      	uxth	r3, r3
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d005      	beq.n	8003d0e <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d06:	f043 0204 	orr.w	r2, r3, #4
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	685a      	ldr	r2, [r3, #4]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003d1c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d22:	4618      	mov	r0, r3
 8003d24:	f7fe fa70 	bl	8002208 <HAL_DMA_GetState>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	2b01      	cmp	r3, #1
 8003d2c:	d014      	beq.n	8003d58 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d32:	4a4e      	ldr	r2, [pc, #312]	@ (8003e6c <I2C_Slave_STOPF+0x258>)
 8003d34:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	f7fe f8e6 	bl	8001f0c <HAL_DMA_Abort_IT>
 8003d40:	4603      	mov	r3, r0
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d008      	beq.n	8003d58 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d4c:	687a      	ldr	r2, [r7, #4]
 8003d4e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003d50:	4610      	mov	r0, r2
 8003d52:	4798      	blx	r3
 8003d54:	e000      	b.n	8003d58 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003d56:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d5c:	b29b      	uxth	r3, r3
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d03e      	beq.n	8003de0 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	695b      	ldr	r3, [r3, #20]
 8003d68:	f003 0304 	and.w	r3, r3, #4
 8003d6c:	2b04      	cmp	r3, #4
 8003d6e:	d112      	bne.n	8003d96 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	691a      	ldr	r2, [r3, #16]
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d7a:	b2d2      	uxtb	r2, r2
 8003d7c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d82:	1c5a      	adds	r2, r3, #1
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d8c:	b29b      	uxth	r3, r3
 8003d8e:	3b01      	subs	r3, #1
 8003d90:	b29a      	uxth	r2, r3
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	695b      	ldr	r3, [r3, #20]
 8003d9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003da0:	2b40      	cmp	r3, #64	@ 0x40
 8003da2:	d112      	bne.n	8003dca <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	691a      	ldr	r2, [r3, #16]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dae:	b2d2      	uxtb	r2, r2
 8003db0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003db6:	1c5a      	adds	r2, r3, #1
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dc0:	b29b      	uxth	r3, r3
 8003dc2:	3b01      	subs	r3, #1
 8003dc4:	b29a      	uxth	r2, r3
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dce:	b29b      	uxth	r3, r3
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d005      	beq.n	8003de0 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dd8:	f043 0204 	orr.w	r2, r3, #4
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d003      	beq.n	8003df0 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8003de8:	6878      	ldr	r0, [r7, #4]
 8003dea:	f000 f843 	bl	8003e74 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8003dee:	e039      	b.n	8003e64 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003df0:	7bfb      	ldrb	r3, [r7, #15]
 8003df2:	2b2a      	cmp	r3, #42	@ 0x2a
 8003df4:	d109      	bne.n	8003e0a <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2228      	movs	r2, #40	@ 0x28
 8003e00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003e04:	6878      	ldr	r0, [r7, #4]
 8003e06:	f7ff f821 	bl	8002e4c <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e10:	b2db      	uxtb	r3, r3
 8003e12:	2b28      	cmp	r3, #40	@ 0x28
 8003e14:	d111      	bne.n	8003e3a <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	4a15      	ldr	r2, [pc, #84]	@ (8003e70 <I2C_Slave_STOPF+0x25c>)
 8003e1a:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2220      	movs	r2, #32
 8003e26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8003e32:	6878      	ldr	r0, [r7, #4]
 8003e34:	f7ff f820 	bl	8002e78 <HAL_I2C_ListenCpltCallback>
}
 8003e38:	e014      	b.n	8003e64 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e3e:	2b22      	cmp	r3, #34	@ 0x22
 8003e40:	d002      	beq.n	8003e48 <I2C_Slave_STOPF+0x234>
 8003e42:	7bfb      	ldrb	r3, [r7, #15]
 8003e44:	2b22      	cmp	r3, #34	@ 0x22
 8003e46:	d10d      	bne.n	8003e64 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2220      	movs	r2, #32
 8003e52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003e5e:	6878      	ldr	r0, [r7, #4]
 8003e60:	f7fe fff4 	bl	8002e4c <HAL_I2C_SlaveRxCpltCallback>
}
 8003e64:	bf00      	nop
 8003e66:	3710      	adds	r7, #16
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	bd80      	pop	{r7, pc}
 8003e6c:	0800441d 	.word	0x0800441d
 8003e70:	ffff0000 	.word	0xffff0000

08003e74 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b084      	sub	sp, #16
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e82:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003e8a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003e8c:	7bbb      	ldrb	r3, [r7, #14]
 8003e8e:	2b10      	cmp	r3, #16
 8003e90:	d002      	beq.n	8003e98 <I2C_ITError+0x24>
 8003e92:	7bbb      	ldrb	r3, [r7, #14]
 8003e94:	2b40      	cmp	r3, #64	@ 0x40
 8003e96:	d10a      	bne.n	8003eae <I2C_ITError+0x3a>
 8003e98:	7bfb      	ldrb	r3, [r7, #15]
 8003e9a:	2b22      	cmp	r3, #34	@ 0x22
 8003e9c:	d107      	bne.n	8003eae <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	681a      	ldr	r2, [r3, #0]
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003eac:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003eae:	7bfb      	ldrb	r3, [r7, #15]
 8003eb0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003eb4:	2b28      	cmp	r3, #40	@ 0x28
 8003eb6:	d107      	bne.n	8003ec8 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2200      	movs	r2, #0
 8003ebc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2228      	movs	r2, #40	@ 0x28
 8003ec2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8003ec6:	e015      	b.n	8003ef4 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	685b      	ldr	r3, [r3, #4]
 8003ece:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003ed2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003ed6:	d00a      	beq.n	8003eee <I2C_ITError+0x7a>
 8003ed8:	7bfb      	ldrb	r3, [r7, #15]
 8003eda:	2b60      	cmp	r3, #96	@ 0x60
 8003edc:	d007      	beq.n	8003eee <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2220      	movs	r2, #32
 8003ee2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	2200      	movs	r2, #0
 8003eea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	685b      	ldr	r3, [r3, #4]
 8003efa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003efe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f02:	d162      	bne.n	8003fca <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	685a      	ldr	r2, [r3, #4]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003f12:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f18:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003f1c:	b2db      	uxtb	r3, r3
 8003f1e:	2b01      	cmp	r3, #1
 8003f20:	d020      	beq.n	8003f64 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f26:	4a6a      	ldr	r2, [pc, #424]	@ (80040d0 <I2C_ITError+0x25c>)
 8003f28:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f2e:	4618      	mov	r0, r3
 8003f30:	f7fd ffec 	bl	8001f0c <HAL_DMA_Abort_IT>
 8003f34:	4603      	mov	r3, r0
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	f000 8089 	beq.w	800404e <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	681a      	ldr	r2, [r3, #0]
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f022 0201 	bic.w	r2, r2, #1
 8003f4a:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2220      	movs	r2, #32
 8003f50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f5a:	687a      	ldr	r2, [r7, #4]
 8003f5c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003f5e:	4610      	mov	r0, r2
 8003f60:	4798      	blx	r3
 8003f62:	e074      	b.n	800404e <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f68:	4a59      	ldr	r2, [pc, #356]	@ (80040d0 <I2C_ITError+0x25c>)
 8003f6a:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f70:	4618      	mov	r0, r3
 8003f72:	f7fd ffcb 	bl	8001f0c <HAL_DMA_Abort_IT>
 8003f76:	4603      	mov	r3, r0
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d068      	beq.n	800404e <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	695b      	ldr	r3, [r3, #20]
 8003f82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f86:	2b40      	cmp	r3, #64	@ 0x40
 8003f88:	d10b      	bne.n	8003fa2 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	691a      	ldr	r2, [r3, #16]
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f94:	b2d2      	uxtb	r2, r2
 8003f96:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f9c:	1c5a      	adds	r2, r3, #1
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	681a      	ldr	r2, [r3, #0]
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f022 0201 	bic.w	r2, r2, #1
 8003fb0:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2220      	movs	r2, #32
 8003fb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fbe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fc0:	687a      	ldr	r2, [r7, #4]
 8003fc2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003fc4:	4610      	mov	r0, r2
 8003fc6:	4798      	blx	r3
 8003fc8:	e041      	b.n	800404e <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003fd0:	b2db      	uxtb	r3, r3
 8003fd2:	2b60      	cmp	r3, #96	@ 0x60
 8003fd4:	d125      	bne.n	8004022 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2220      	movs	r2, #32
 8003fda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	695b      	ldr	r3, [r3, #20]
 8003fea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fee:	2b40      	cmp	r3, #64	@ 0x40
 8003ff0:	d10b      	bne.n	800400a <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	691a      	ldr	r2, [r3, #16]
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ffc:	b2d2      	uxtb	r2, r2
 8003ffe:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004004:	1c5a      	adds	r2, r3, #1
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	681a      	ldr	r2, [r3, #0]
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f022 0201 	bic.w	r2, r2, #1
 8004018:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800401a:	6878      	ldr	r0, [r7, #4]
 800401c:	f7fe ff47 	bl	8002eae <HAL_I2C_AbortCpltCallback>
 8004020:	e015      	b.n	800404e <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	695b      	ldr	r3, [r3, #20]
 8004028:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800402c:	2b40      	cmp	r3, #64	@ 0x40
 800402e:	d10b      	bne.n	8004048 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	691a      	ldr	r2, [r3, #16]
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800403a:	b2d2      	uxtb	r2, r2
 800403c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004042:	1c5a      	adds	r2, r3, #1
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004048:	6878      	ldr	r0, [r7, #4]
 800404a:	f7fe ff27 	bl	8002e9c <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004052:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004054:	68bb      	ldr	r3, [r7, #8]
 8004056:	f003 0301 	and.w	r3, r3, #1
 800405a:	2b00      	cmp	r3, #0
 800405c:	d10e      	bne.n	800407c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800405e:	68bb      	ldr	r3, [r7, #8]
 8004060:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004064:	2b00      	cmp	r3, #0
 8004066:	d109      	bne.n	800407c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004068:	68bb      	ldr	r3, [r7, #8]
 800406a:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800406e:	2b00      	cmp	r3, #0
 8004070:	d104      	bne.n	800407c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8004072:	68bb      	ldr	r3, [r7, #8]
 8004074:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004078:	2b00      	cmp	r3, #0
 800407a:	d007      	beq.n	800408c <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	685a      	ldr	r2, [r3, #4]
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800408a:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004092:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004098:	f003 0304 	and.w	r3, r3, #4
 800409c:	2b04      	cmp	r3, #4
 800409e:	d113      	bne.n	80040c8 <I2C_ITError+0x254>
 80040a0:	7bfb      	ldrb	r3, [r7, #15]
 80040a2:	2b28      	cmp	r3, #40	@ 0x28
 80040a4:	d110      	bne.n	80040c8 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	4a0a      	ldr	r2, [pc, #40]	@ (80040d4 <I2C_ITError+0x260>)
 80040aa:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2200      	movs	r2, #0
 80040b0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2220      	movs	r2, #32
 80040b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2200      	movs	r2, #0
 80040be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80040c2:	6878      	ldr	r0, [r7, #4]
 80040c4:	f7fe fed8 	bl	8002e78 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80040c8:	bf00      	nop
 80040ca:	3710      	adds	r7, #16
 80040cc:	46bd      	mov	sp, r7
 80040ce:	bd80      	pop	{r7, pc}
 80040d0:	0800441d 	.word	0x0800441d
 80040d4:	ffff0000 	.word	0xffff0000

080040d8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80040d8:	b580      	push	{r7, lr}
 80040da:	b088      	sub	sp, #32
 80040dc:	af02      	add	r7, sp, #8
 80040de:	60f8      	str	r0, [r7, #12]
 80040e0:	4608      	mov	r0, r1
 80040e2:	4611      	mov	r1, r2
 80040e4:	461a      	mov	r2, r3
 80040e6:	4603      	mov	r3, r0
 80040e8:	817b      	strh	r3, [r7, #10]
 80040ea:	460b      	mov	r3, r1
 80040ec:	813b      	strh	r3, [r7, #8]
 80040ee:	4613      	mov	r3, r2
 80040f0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	681a      	ldr	r2, [r3, #0]
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004100:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004104:	9300      	str	r3, [sp, #0]
 8004106:	6a3b      	ldr	r3, [r7, #32]
 8004108:	2200      	movs	r2, #0
 800410a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800410e:	68f8      	ldr	r0, [r7, #12]
 8004110:	f000 fa2c 	bl	800456c <I2C_WaitOnFlagUntilTimeout>
 8004114:	4603      	mov	r3, r0
 8004116:	2b00      	cmp	r3, #0
 8004118:	d00d      	beq.n	8004136 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004124:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004128:	d103      	bne.n	8004132 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004130:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004132:	2303      	movs	r3, #3
 8004134:	e05f      	b.n	80041f6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004136:	897b      	ldrh	r3, [r7, #10]
 8004138:	b2db      	uxtb	r3, r3
 800413a:	461a      	mov	r2, r3
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004144:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004148:	6a3a      	ldr	r2, [r7, #32]
 800414a:	492d      	ldr	r1, [pc, #180]	@ (8004200 <I2C_RequestMemoryWrite+0x128>)
 800414c:	68f8      	ldr	r0, [r7, #12]
 800414e:	f000 fa87 	bl	8004660 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004152:	4603      	mov	r3, r0
 8004154:	2b00      	cmp	r3, #0
 8004156:	d001      	beq.n	800415c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004158:	2301      	movs	r3, #1
 800415a:	e04c      	b.n	80041f6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800415c:	2300      	movs	r3, #0
 800415e:	617b      	str	r3, [r7, #20]
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	695b      	ldr	r3, [r3, #20]
 8004166:	617b      	str	r3, [r7, #20]
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	699b      	ldr	r3, [r3, #24]
 800416e:	617b      	str	r3, [r7, #20]
 8004170:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004172:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004174:	6a39      	ldr	r1, [r7, #32]
 8004176:	68f8      	ldr	r0, [r7, #12]
 8004178:	f000 fb12 	bl	80047a0 <I2C_WaitOnTXEFlagUntilTimeout>
 800417c:	4603      	mov	r3, r0
 800417e:	2b00      	cmp	r3, #0
 8004180:	d00d      	beq.n	800419e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004186:	2b04      	cmp	r3, #4
 8004188:	d107      	bne.n	800419a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	681a      	ldr	r2, [r3, #0]
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004198:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800419a:	2301      	movs	r3, #1
 800419c:	e02b      	b.n	80041f6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800419e:	88fb      	ldrh	r3, [r7, #6]
 80041a0:	2b01      	cmp	r3, #1
 80041a2:	d105      	bne.n	80041b0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80041a4:	893b      	ldrh	r3, [r7, #8]
 80041a6:	b2da      	uxtb	r2, r3
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	611a      	str	r2, [r3, #16]
 80041ae:	e021      	b.n	80041f4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80041b0:	893b      	ldrh	r3, [r7, #8]
 80041b2:	0a1b      	lsrs	r3, r3, #8
 80041b4:	b29b      	uxth	r3, r3
 80041b6:	b2da      	uxtb	r2, r3
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80041be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041c0:	6a39      	ldr	r1, [r7, #32]
 80041c2:	68f8      	ldr	r0, [r7, #12]
 80041c4:	f000 faec 	bl	80047a0 <I2C_WaitOnTXEFlagUntilTimeout>
 80041c8:	4603      	mov	r3, r0
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d00d      	beq.n	80041ea <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041d2:	2b04      	cmp	r3, #4
 80041d4:	d107      	bne.n	80041e6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	681a      	ldr	r2, [r3, #0]
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041e4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80041e6:	2301      	movs	r3, #1
 80041e8:	e005      	b.n	80041f6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80041ea:	893b      	ldrh	r3, [r7, #8]
 80041ec:	b2da      	uxtb	r2, r3
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80041f4:	2300      	movs	r3, #0
}
 80041f6:	4618      	mov	r0, r3
 80041f8:	3718      	adds	r7, #24
 80041fa:	46bd      	mov	sp, r7
 80041fc:	bd80      	pop	{r7, pc}
 80041fe:	bf00      	nop
 8004200:	00010002 	.word	0x00010002

08004204 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b086      	sub	sp, #24
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004210:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004212:	697b      	ldr	r3, [r7, #20]
 8004214:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004218:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800421a:	697b      	ldr	r3, [r7, #20]
 800421c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004220:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004222:	697b      	ldr	r3, [r7, #20]
 8004224:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004226:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004228:	697b      	ldr	r3, [r7, #20]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	685a      	ldr	r2, [r3, #4]
 800422e:	697b      	ldr	r3, [r7, #20]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004236:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004238:	697b      	ldr	r3, [r7, #20]
 800423a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800423c:	2b00      	cmp	r3, #0
 800423e:	d003      	beq.n	8004248 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004240:	697b      	ldr	r3, [r7, #20]
 8004242:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004244:	2200      	movs	r2, #0
 8004246:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8004248:	697b      	ldr	r3, [r7, #20]
 800424a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800424c:	2b00      	cmp	r3, #0
 800424e:	d003      	beq.n	8004258 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004250:	697b      	ldr	r3, [r7, #20]
 8004252:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004254:	2200      	movs	r2, #0
 8004256:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8004258:	7cfb      	ldrb	r3, [r7, #19]
 800425a:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 800425e:	2b21      	cmp	r3, #33	@ 0x21
 8004260:	d007      	beq.n	8004272 <I2C_DMAXferCplt+0x6e>
 8004262:	7cfb      	ldrb	r3, [r7, #19]
 8004264:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 8004268:	2b22      	cmp	r3, #34	@ 0x22
 800426a:	d131      	bne.n	80042d0 <I2C_DMAXferCplt+0xcc>
 800426c:	7cbb      	ldrb	r3, [r7, #18]
 800426e:	2b20      	cmp	r3, #32
 8004270:	d12e      	bne.n	80042d0 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004272:	697b      	ldr	r3, [r7, #20]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	685a      	ldr	r2, [r3, #4]
 8004278:	697b      	ldr	r3, [r7, #20]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004280:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 8004282:	697b      	ldr	r3, [r7, #20]
 8004284:	2200      	movs	r2, #0
 8004286:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004288:	7cfb      	ldrb	r3, [r7, #19]
 800428a:	2b29      	cmp	r3, #41	@ 0x29
 800428c:	d10a      	bne.n	80042a4 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800428e:	697b      	ldr	r3, [r7, #20]
 8004290:	2221      	movs	r2, #33	@ 0x21
 8004292:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004294:	697b      	ldr	r3, [r7, #20]
 8004296:	2228      	movs	r2, #40	@ 0x28
 8004298:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800429c:	6978      	ldr	r0, [r7, #20]
 800429e:	f7fe fdcc 	bl	8002e3a <HAL_I2C_SlaveTxCpltCallback>
 80042a2:	e00c      	b.n	80042be <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80042a4:	7cfb      	ldrb	r3, [r7, #19]
 80042a6:	2b2a      	cmp	r3, #42	@ 0x2a
 80042a8:	d109      	bne.n	80042be <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	2222      	movs	r2, #34	@ 0x22
 80042ae:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80042b0:	697b      	ldr	r3, [r7, #20]
 80042b2:	2228      	movs	r2, #40	@ 0x28
 80042b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80042b8:	6978      	ldr	r0, [r7, #20]
 80042ba:	f7fe fdc7 	bl	8002e4c <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80042be:	697b      	ldr	r3, [r7, #20]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	685a      	ldr	r2, [r3, #4]
 80042c4:	697b      	ldr	r3, [r7, #20]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 80042cc:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80042ce:	e06a      	b.n	80043a6 <I2C_DMAXferCplt+0x1a2>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 80042d0:	697b      	ldr	r3, [r7, #20]
 80042d2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80042d6:	b2db      	uxtb	r3, r3
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d064      	beq.n	80043a6 <I2C_DMAXferCplt+0x1a2>
    if (hi2c->XferCount == (uint16_t)1)
 80042dc:	697b      	ldr	r3, [r7, #20]
 80042de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042e0:	b29b      	uxth	r3, r3
 80042e2:	2b01      	cmp	r3, #1
 80042e4:	d107      	bne.n	80042f6 <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042e6:	697b      	ldr	r3, [r7, #20]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	681a      	ldr	r2, [r3, #0]
 80042ec:	697b      	ldr	r3, [r7, #20]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80042f4:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80042f6:	697b      	ldr	r3, [r7, #20]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	685a      	ldr	r2, [r3, #4]
 80042fc:	697b      	ldr	r3, [r7, #20]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004304:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800430c:	d009      	beq.n	8004322 <I2C_DMAXferCplt+0x11e>
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2b08      	cmp	r3, #8
 8004312:	d006      	beq.n	8004322 <I2C_DMAXferCplt+0x11e>
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800431a:	d002      	beq.n	8004322 <I2C_DMAXferCplt+0x11e>
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	2b20      	cmp	r3, #32
 8004320:	d107      	bne.n	8004332 <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004322:	697b      	ldr	r3, [r7, #20]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	681a      	ldr	r2, [r3, #0]
 8004328:	697b      	ldr	r3, [r7, #20]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004330:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004332:	697b      	ldr	r3, [r7, #20]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	685a      	ldr	r2, [r3, #4]
 8004338:	697b      	ldr	r3, [r7, #20]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004340:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004342:	697b      	ldr	r3, [r7, #20]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	685a      	ldr	r2, [r3, #4]
 8004348:	697b      	ldr	r3, [r7, #20]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004350:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 8004352:	697b      	ldr	r3, [r7, #20]
 8004354:	2200      	movs	r2, #0
 8004356:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004358:	697b      	ldr	r3, [r7, #20]
 800435a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800435c:	2b00      	cmp	r3, #0
 800435e:	d003      	beq.n	8004368 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 8004360:	6978      	ldr	r0, [r7, #20]
 8004362:	f7fe fd9b 	bl	8002e9c <HAL_I2C_ErrorCallback>
}
 8004366:	e01e      	b.n	80043a6 <I2C_DMAXferCplt+0x1a2>
      hi2c->State = HAL_I2C_STATE_READY;
 8004368:	697b      	ldr	r3, [r7, #20]
 800436a:	2220      	movs	r2, #32
 800436c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004370:	697b      	ldr	r3, [r7, #20]
 8004372:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004376:	b2db      	uxtb	r3, r3
 8004378:	2b40      	cmp	r3, #64	@ 0x40
 800437a:	d10a      	bne.n	8004392 <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800437c:	697b      	ldr	r3, [r7, #20]
 800437e:	2200      	movs	r2, #0
 8004380:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8004384:	697b      	ldr	r3, [r7, #20]
 8004386:	2200      	movs	r2, #0
 8004388:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 800438a:	6978      	ldr	r0, [r7, #20]
 800438c:	f7fe fd7d 	bl	8002e8a <HAL_I2C_MemRxCpltCallback>
}
 8004390:	e009      	b.n	80043a6 <I2C_DMAXferCplt+0x1a2>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004392:	697b      	ldr	r3, [r7, #20]
 8004394:	2200      	movs	r2, #0
 8004396:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800439a:	697b      	ldr	r3, [r7, #20]
 800439c:	2212      	movs	r2, #18
 800439e:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 80043a0:	6978      	ldr	r0, [r7, #20]
 80043a2:	f7fe fd41 	bl	8002e28 <HAL_I2C_MasterRxCpltCallback>
}
 80043a6:	bf00      	nop
 80043a8:	3718      	adds	r7, #24
 80043aa:	46bd      	mov	sp, r7
 80043ac:	bd80      	pop	{r7, pc}

080043ae <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 80043ae:	b580      	push	{r7, lr}
 80043b0:	b084      	sub	sp, #16
 80043b2:	af00      	add	r7, sp, #0
 80043b4:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043ba:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d003      	beq.n	80043cc <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043c8:	2200      	movs	r2, #0
 80043ca:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d003      	beq.n	80043dc <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043d8:	2200      	movs	r2, #0
 80043da:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	681a      	ldr	r2, [r3, #0]
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043ea:	601a      	str	r2, [r3, #0]

  hi2c->XferCount       = 0U;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	2200      	movs	r2, #0
 80043f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2c->State           = HAL_I2C_STATE_READY;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	2220      	movs	r2, #32
 80043f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->Mode            = HAL_I2C_MODE_NONE;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	2200      	movs	r2, #0
 80043fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  hi2c->ErrorCode       |= HAL_I2C_ERROR_DMA;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004406:	f043 0210 	orr.w	r2, r3, #16
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ErrorCallback(hi2c);
#else
  HAL_I2C_ErrorCallback(hi2c);
 800440e:	68f8      	ldr	r0, [r7, #12]
 8004410:	f7fe fd44 	bl	8002e9c <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8004414:	bf00      	nop
 8004416:	3710      	adds	r7, #16
 8004418:	46bd      	mov	sp, r7
 800441a:	bd80      	pop	{r7, pc}

0800441c <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b086      	sub	sp, #24
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004424:	2300      	movs	r3, #0
 8004426:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800442c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800442e:	697b      	ldr	r3, [r7, #20]
 8004430:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004434:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004436:	4b4b      	ldr	r3, [pc, #300]	@ (8004564 <I2C_DMAAbort+0x148>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	08db      	lsrs	r3, r3, #3
 800443c:	4a4a      	ldr	r2, [pc, #296]	@ (8004568 <I2C_DMAAbort+0x14c>)
 800443e:	fba2 2303 	umull	r2, r3, r2, r3
 8004442:	0a1a      	lsrs	r2, r3, #8
 8004444:	4613      	mov	r3, r2
 8004446:	009b      	lsls	r3, r3, #2
 8004448:	4413      	add	r3, r2
 800444a:	00da      	lsls	r2, r3, #3
 800444c:	1ad3      	subs	r3, r2, r3
 800444e:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d106      	bne.n	8004464 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004456:	697b      	ldr	r3, [r7, #20]
 8004458:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800445a:	f043 0220 	orr.w	r2, r3, #32
 800445e:	697b      	ldr	r3, [r7, #20]
 8004460:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8004462:	e00a      	b.n	800447a <I2C_DMAAbort+0x5e>
    }
    count--;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	3b01      	subs	r3, #1
 8004468:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800446a:	697b      	ldr	r3, [r7, #20]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004474:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004478:	d0ea      	beq.n	8004450 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800447a:	697b      	ldr	r3, [r7, #20]
 800447c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800447e:	2b00      	cmp	r3, #0
 8004480:	d003      	beq.n	800448a <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004482:	697b      	ldr	r3, [r7, #20]
 8004484:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004486:	2200      	movs	r2, #0
 8004488:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 800448a:	697b      	ldr	r3, [r7, #20]
 800448c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800448e:	2b00      	cmp	r3, #0
 8004490:	d003      	beq.n	800449a <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004492:	697b      	ldr	r3, [r7, #20]
 8004494:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004496:	2200      	movs	r2, #0
 8004498:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800449a:	697b      	ldr	r3, [r7, #20]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	681a      	ldr	r2, [r3, #0]
 80044a0:	697b      	ldr	r3, [r7, #20]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80044a8:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80044aa:	697b      	ldr	r3, [r7, #20]
 80044ac:	2200      	movs	r2, #0
 80044ae:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80044b0:	697b      	ldr	r3, [r7, #20]
 80044b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d003      	beq.n	80044c0 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80044b8:	697b      	ldr	r3, [r7, #20]
 80044ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044bc:	2200      	movs	r2, #0
 80044be:	635a      	str	r2, [r3, #52]	@ 0x34
  }
  if (hi2c->hdmarx != NULL)
 80044c0:	697b      	ldr	r3, [r7, #20]
 80044c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d003      	beq.n	80044d0 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80044c8:	697b      	ldr	r3, [r7, #20]
 80044ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044cc:	2200      	movs	r2, #0
 80044ce:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80044d0:	697b      	ldr	r3, [r7, #20]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	681a      	ldr	r2, [r3, #0]
 80044d6:	697b      	ldr	r3, [r7, #20]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f022 0201 	bic.w	r2, r2, #1
 80044de:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80044e0:	697b      	ldr	r3, [r7, #20]
 80044e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044e6:	b2db      	uxtb	r3, r3
 80044e8:	2b60      	cmp	r3, #96	@ 0x60
 80044ea:	d10e      	bne.n	800450a <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80044ec:	697b      	ldr	r3, [r7, #20]
 80044ee:	2220      	movs	r2, #32
 80044f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80044f4:	697b      	ldr	r3, [r7, #20]
 80044f6:	2200      	movs	r2, #0
 80044f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80044fc:	697b      	ldr	r3, [r7, #20]
 80044fe:	2200      	movs	r2, #0
 8004500:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004502:	6978      	ldr	r0, [r7, #20]
 8004504:	f7fe fcd3 	bl	8002eae <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004508:	e027      	b.n	800455a <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800450a:	7cfb      	ldrb	r3, [r7, #19]
 800450c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004510:	2b28      	cmp	r3, #40	@ 0x28
 8004512:	d117      	bne.n	8004544 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8004514:	697b      	ldr	r3, [r7, #20]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	681a      	ldr	r2, [r3, #0]
 800451a:	697b      	ldr	r3, [r7, #20]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f042 0201 	orr.w	r2, r2, #1
 8004522:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004524:	697b      	ldr	r3, [r7, #20]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	681a      	ldr	r2, [r3, #0]
 800452a:	697b      	ldr	r3, [r7, #20]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004532:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004534:	697b      	ldr	r3, [r7, #20]
 8004536:	2200      	movs	r2, #0
 8004538:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800453a:	697b      	ldr	r3, [r7, #20]
 800453c:	2228      	movs	r2, #40	@ 0x28
 800453e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8004542:	e007      	b.n	8004554 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	2220      	movs	r2, #32
 8004548:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800454c:	697b      	ldr	r3, [r7, #20]
 800454e:	2200      	movs	r2, #0
 8004550:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8004554:	6978      	ldr	r0, [r7, #20]
 8004556:	f7fe fca1 	bl	8002e9c <HAL_I2C_ErrorCallback>
}
 800455a:	bf00      	nop
 800455c:	3718      	adds	r7, #24
 800455e:	46bd      	mov	sp, r7
 8004560:	bd80      	pop	{r7, pc}
 8004562:	bf00      	nop
 8004564:	20000008 	.word	0x20000008
 8004568:	14f8b589 	.word	0x14f8b589

0800456c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b084      	sub	sp, #16
 8004570:	af00      	add	r7, sp, #0
 8004572:	60f8      	str	r0, [r7, #12]
 8004574:	60b9      	str	r1, [r7, #8]
 8004576:	603b      	str	r3, [r7, #0]
 8004578:	4613      	mov	r3, r2
 800457a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800457c:	e048      	b.n	8004610 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004584:	d044      	beq.n	8004610 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004586:	f7fd facb 	bl	8001b20 <HAL_GetTick>
 800458a:	4602      	mov	r2, r0
 800458c:	69bb      	ldr	r3, [r7, #24]
 800458e:	1ad3      	subs	r3, r2, r3
 8004590:	683a      	ldr	r2, [r7, #0]
 8004592:	429a      	cmp	r2, r3
 8004594:	d302      	bcc.n	800459c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d139      	bne.n	8004610 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800459c:	68bb      	ldr	r3, [r7, #8]
 800459e:	0c1b      	lsrs	r3, r3, #16
 80045a0:	b2db      	uxtb	r3, r3
 80045a2:	2b01      	cmp	r3, #1
 80045a4:	d10d      	bne.n	80045c2 <I2C_WaitOnFlagUntilTimeout+0x56>
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	695b      	ldr	r3, [r3, #20]
 80045ac:	43da      	mvns	r2, r3
 80045ae:	68bb      	ldr	r3, [r7, #8]
 80045b0:	4013      	ands	r3, r2
 80045b2:	b29b      	uxth	r3, r3
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	bf0c      	ite	eq
 80045b8:	2301      	moveq	r3, #1
 80045ba:	2300      	movne	r3, #0
 80045bc:	b2db      	uxtb	r3, r3
 80045be:	461a      	mov	r2, r3
 80045c0:	e00c      	b.n	80045dc <I2C_WaitOnFlagUntilTimeout+0x70>
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	699b      	ldr	r3, [r3, #24]
 80045c8:	43da      	mvns	r2, r3
 80045ca:	68bb      	ldr	r3, [r7, #8]
 80045cc:	4013      	ands	r3, r2
 80045ce:	b29b      	uxth	r3, r3
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	bf0c      	ite	eq
 80045d4:	2301      	moveq	r3, #1
 80045d6:	2300      	movne	r3, #0
 80045d8:	b2db      	uxtb	r3, r3
 80045da:	461a      	mov	r2, r3
 80045dc:	79fb      	ldrb	r3, [r7, #7]
 80045de:	429a      	cmp	r2, r3
 80045e0:	d116      	bne.n	8004610 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	2200      	movs	r2, #0
 80045e6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	2220      	movs	r2, #32
 80045ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	2200      	movs	r2, #0
 80045f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045fc:	f043 0220 	orr.w	r2, r3, #32
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	2200      	movs	r2, #0
 8004608:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800460c:	2301      	movs	r3, #1
 800460e:	e023      	b.n	8004658 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004610:	68bb      	ldr	r3, [r7, #8]
 8004612:	0c1b      	lsrs	r3, r3, #16
 8004614:	b2db      	uxtb	r3, r3
 8004616:	2b01      	cmp	r3, #1
 8004618:	d10d      	bne.n	8004636 <I2C_WaitOnFlagUntilTimeout+0xca>
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	695b      	ldr	r3, [r3, #20]
 8004620:	43da      	mvns	r2, r3
 8004622:	68bb      	ldr	r3, [r7, #8]
 8004624:	4013      	ands	r3, r2
 8004626:	b29b      	uxth	r3, r3
 8004628:	2b00      	cmp	r3, #0
 800462a:	bf0c      	ite	eq
 800462c:	2301      	moveq	r3, #1
 800462e:	2300      	movne	r3, #0
 8004630:	b2db      	uxtb	r3, r3
 8004632:	461a      	mov	r2, r3
 8004634:	e00c      	b.n	8004650 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	699b      	ldr	r3, [r3, #24]
 800463c:	43da      	mvns	r2, r3
 800463e:	68bb      	ldr	r3, [r7, #8]
 8004640:	4013      	ands	r3, r2
 8004642:	b29b      	uxth	r3, r3
 8004644:	2b00      	cmp	r3, #0
 8004646:	bf0c      	ite	eq
 8004648:	2301      	moveq	r3, #1
 800464a:	2300      	movne	r3, #0
 800464c:	b2db      	uxtb	r3, r3
 800464e:	461a      	mov	r2, r3
 8004650:	79fb      	ldrb	r3, [r7, #7]
 8004652:	429a      	cmp	r2, r3
 8004654:	d093      	beq.n	800457e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004656:	2300      	movs	r3, #0
}
 8004658:	4618      	mov	r0, r3
 800465a:	3710      	adds	r7, #16
 800465c:	46bd      	mov	sp, r7
 800465e:	bd80      	pop	{r7, pc}

08004660 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b084      	sub	sp, #16
 8004664:	af00      	add	r7, sp, #0
 8004666:	60f8      	str	r0, [r7, #12]
 8004668:	60b9      	str	r1, [r7, #8]
 800466a:	607a      	str	r2, [r7, #4]
 800466c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800466e:	e071      	b.n	8004754 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	695b      	ldr	r3, [r3, #20]
 8004676:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800467a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800467e:	d123      	bne.n	80046c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	681a      	ldr	r2, [r3, #0]
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800468e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004698:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	2200      	movs	r2, #0
 800469e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	2220      	movs	r2, #32
 80046a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	2200      	movs	r2, #0
 80046ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046b4:	f043 0204 	orr.w	r2, r3, #4
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	2200      	movs	r2, #0
 80046c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80046c4:	2301      	movs	r3, #1
 80046c6:	e067      	b.n	8004798 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046ce:	d041      	beq.n	8004754 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046d0:	f7fd fa26 	bl	8001b20 <HAL_GetTick>
 80046d4:	4602      	mov	r2, r0
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	1ad3      	subs	r3, r2, r3
 80046da:	687a      	ldr	r2, [r7, #4]
 80046dc:	429a      	cmp	r2, r3
 80046de:	d302      	bcc.n	80046e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d136      	bne.n	8004754 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80046e6:	68bb      	ldr	r3, [r7, #8]
 80046e8:	0c1b      	lsrs	r3, r3, #16
 80046ea:	b2db      	uxtb	r3, r3
 80046ec:	2b01      	cmp	r3, #1
 80046ee:	d10c      	bne.n	800470a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	695b      	ldr	r3, [r3, #20]
 80046f6:	43da      	mvns	r2, r3
 80046f8:	68bb      	ldr	r3, [r7, #8]
 80046fa:	4013      	ands	r3, r2
 80046fc:	b29b      	uxth	r3, r3
 80046fe:	2b00      	cmp	r3, #0
 8004700:	bf14      	ite	ne
 8004702:	2301      	movne	r3, #1
 8004704:	2300      	moveq	r3, #0
 8004706:	b2db      	uxtb	r3, r3
 8004708:	e00b      	b.n	8004722 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	699b      	ldr	r3, [r3, #24]
 8004710:	43da      	mvns	r2, r3
 8004712:	68bb      	ldr	r3, [r7, #8]
 8004714:	4013      	ands	r3, r2
 8004716:	b29b      	uxth	r3, r3
 8004718:	2b00      	cmp	r3, #0
 800471a:	bf14      	ite	ne
 800471c:	2301      	movne	r3, #1
 800471e:	2300      	moveq	r3, #0
 8004720:	b2db      	uxtb	r3, r3
 8004722:	2b00      	cmp	r3, #0
 8004724:	d016      	beq.n	8004754 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	2200      	movs	r2, #0
 800472a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	2220      	movs	r2, #32
 8004730:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	2200      	movs	r2, #0
 8004738:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004740:	f043 0220 	orr.w	r2, r3, #32
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	2200      	movs	r2, #0
 800474c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004750:	2301      	movs	r3, #1
 8004752:	e021      	b.n	8004798 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004754:	68bb      	ldr	r3, [r7, #8]
 8004756:	0c1b      	lsrs	r3, r3, #16
 8004758:	b2db      	uxtb	r3, r3
 800475a:	2b01      	cmp	r3, #1
 800475c:	d10c      	bne.n	8004778 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	695b      	ldr	r3, [r3, #20]
 8004764:	43da      	mvns	r2, r3
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	4013      	ands	r3, r2
 800476a:	b29b      	uxth	r3, r3
 800476c:	2b00      	cmp	r3, #0
 800476e:	bf14      	ite	ne
 8004770:	2301      	movne	r3, #1
 8004772:	2300      	moveq	r3, #0
 8004774:	b2db      	uxtb	r3, r3
 8004776:	e00b      	b.n	8004790 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	699b      	ldr	r3, [r3, #24]
 800477e:	43da      	mvns	r2, r3
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	4013      	ands	r3, r2
 8004784:	b29b      	uxth	r3, r3
 8004786:	2b00      	cmp	r3, #0
 8004788:	bf14      	ite	ne
 800478a:	2301      	movne	r3, #1
 800478c:	2300      	moveq	r3, #0
 800478e:	b2db      	uxtb	r3, r3
 8004790:	2b00      	cmp	r3, #0
 8004792:	f47f af6d 	bne.w	8004670 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004796:	2300      	movs	r3, #0
}
 8004798:	4618      	mov	r0, r3
 800479a:	3710      	adds	r7, #16
 800479c:	46bd      	mov	sp, r7
 800479e:	bd80      	pop	{r7, pc}

080047a0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b084      	sub	sp, #16
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	60f8      	str	r0, [r7, #12]
 80047a8:	60b9      	str	r1, [r7, #8]
 80047aa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80047ac:	e034      	b.n	8004818 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80047ae:	68f8      	ldr	r0, [r7, #12]
 80047b0:	f000 f870 	bl	8004894 <I2C_IsAcknowledgeFailed>
 80047b4:	4603      	mov	r3, r0
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d001      	beq.n	80047be <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80047ba:	2301      	movs	r3, #1
 80047bc:	e034      	b.n	8004828 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047be:	68bb      	ldr	r3, [r7, #8]
 80047c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047c4:	d028      	beq.n	8004818 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047c6:	f7fd f9ab 	bl	8001b20 <HAL_GetTick>
 80047ca:	4602      	mov	r2, r0
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	1ad3      	subs	r3, r2, r3
 80047d0:	68ba      	ldr	r2, [r7, #8]
 80047d2:	429a      	cmp	r2, r3
 80047d4:	d302      	bcc.n	80047dc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80047d6:	68bb      	ldr	r3, [r7, #8]
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d11d      	bne.n	8004818 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	695b      	ldr	r3, [r3, #20]
 80047e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047e6:	2b80      	cmp	r3, #128	@ 0x80
 80047e8:	d016      	beq.n	8004818 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	2200      	movs	r2, #0
 80047ee:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	2220      	movs	r2, #32
 80047f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	2200      	movs	r2, #0
 80047fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004804:	f043 0220 	orr.w	r2, r3, #32
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	2200      	movs	r2, #0
 8004810:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004814:	2301      	movs	r3, #1
 8004816:	e007      	b.n	8004828 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	695b      	ldr	r3, [r3, #20]
 800481e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004822:	2b80      	cmp	r3, #128	@ 0x80
 8004824:	d1c3      	bne.n	80047ae <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004826:	2300      	movs	r3, #0
}
 8004828:	4618      	mov	r0, r3
 800482a:	3710      	adds	r7, #16
 800482c:	46bd      	mov	sp, r7
 800482e:	bd80      	pop	{r7, pc}

08004830 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8004830:	b480      	push	{r7}
 8004832:	b085      	sub	sp, #20
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004838:	2300      	movs	r3, #0
 800483a:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 800483c:	4b13      	ldr	r3, [pc, #76]	@ (800488c <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	08db      	lsrs	r3, r3, #3
 8004842:	4a13      	ldr	r2, [pc, #76]	@ (8004890 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8004844:	fba2 2303 	umull	r2, r3, r2, r3
 8004848:	0a1a      	lsrs	r2, r3, #8
 800484a:	4613      	mov	r3, r2
 800484c:	009b      	lsls	r3, r3, #2
 800484e:	4413      	add	r3, r2
 8004850:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	3b01      	subs	r3, #1
 8004856:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d107      	bne.n	800486e <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004862:	f043 0220 	orr.w	r2, r3, #32
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 800486a:	2301      	movs	r3, #1
 800486c:	e008      	b.n	8004880 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004878:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800487c:	d0e9      	beq.n	8004852 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800487e:	2300      	movs	r3, #0
}
 8004880:	4618      	mov	r0, r3
 8004882:	3714      	adds	r7, #20
 8004884:	46bd      	mov	sp, r7
 8004886:	bc80      	pop	{r7}
 8004888:	4770      	bx	lr
 800488a:	bf00      	nop
 800488c:	20000008 	.word	0x20000008
 8004890:	14f8b589 	.word	0x14f8b589

08004894 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004894:	b480      	push	{r7}
 8004896:	b083      	sub	sp, #12
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	695b      	ldr	r3, [r3, #20]
 80048a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048aa:	d11b      	bne.n	80048e4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80048b4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2200      	movs	r2, #0
 80048ba:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2220      	movs	r2, #32
 80048c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2200      	movs	r2, #0
 80048c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048d0:	f043 0204 	orr.w	r2, r3, #4
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2200      	movs	r2, #0
 80048dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80048e0:	2301      	movs	r3, #1
 80048e2:	e000      	b.n	80048e6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80048e4:	2300      	movs	r3, #0
}
 80048e6:	4618      	mov	r0, r3
 80048e8:	370c      	adds	r7, #12
 80048ea:	46bd      	mov	sp, r7
 80048ec:	bc80      	pop	{r7}
 80048ee:	4770      	bx	lr

080048f0 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80048f0:	b480      	push	{r7}
 80048f2:	b083      	sub	sp, #12
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048fc:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8004900:	d103      	bne.n	800490a <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2201      	movs	r2, #1
 8004906:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8004908:	e007      	b.n	800491a <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800490e:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8004912:	d102      	bne.n	800491a <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2208      	movs	r2, #8
 8004918:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 800491a:	bf00      	nop
 800491c:	370c      	adds	r7, #12
 800491e:	46bd      	mov	sp, r7
 8004920:	bc80      	pop	{r7}
 8004922:	4770      	bx	lr

08004924 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b086      	sub	sp, #24
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d101      	bne.n	8004936 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004932:	2301      	movs	r3, #1
 8004934:	e272      	b.n	8004e1c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f003 0301 	and.w	r3, r3, #1
 800493e:	2b00      	cmp	r3, #0
 8004940:	f000 8087 	beq.w	8004a52 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004944:	4b92      	ldr	r3, [pc, #584]	@ (8004b90 <HAL_RCC_OscConfig+0x26c>)
 8004946:	685b      	ldr	r3, [r3, #4]
 8004948:	f003 030c 	and.w	r3, r3, #12
 800494c:	2b04      	cmp	r3, #4
 800494e:	d00c      	beq.n	800496a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004950:	4b8f      	ldr	r3, [pc, #572]	@ (8004b90 <HAL_RCC_OscConfig+0x26c>)
 8004952:	685b      	ldr	r3, [r3, #4]
 8004954:	f003 030c 	and.w	r3, r3, #12
 8004958:	2b08      	cmp	r3, #8
 800495a:	d112      	bne.n	8004982 <HAL_RCC_OscConfig+0x5e>
 800495c:	4b8c      	ldr	r3, [pc, #560]	@ (8004b90 <HAL_RCC_OscConfig+0x26c>)
 800495e:	685b      	ldr	r3, [r3, #4]
 8004960:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004964:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004968:	d10b      	bne.n	8004982 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800496a:	4b89      	ldr	r3, [pc, #548]	@ (8004b90 <HAL_RCC_OscConfig+0x26c>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004972:	2b00      	cmp	r3, #0
 8004974:	d06c      	beq.n	8004a50 <HAL_RCC_OscConfig+0x12c>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	685b      	ldr	r3, [r3, #4]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d168      	bne.n	8004a50 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800497e:	2301      	movs	r3, #1
 8004980:	e24c      	b.n	8004e1c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	685b      	ldr	r3, [r3, #4]
 8004986:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800498a:	d106      	bne.n	800499a <HAL_RCC_OscConfig+0x76>
 800498c:	4b80      	ldr	r3, [pc, #512]	@ (8004b90 <HAL_RCC_OscConfig+0x26c>)
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	4a7f      	ldr	r2, [pc, #508]	@ (8004b90 <HAL_RCC_OscConfig+0x26c>)
 8004992:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004996:	6013      	str	r3, [r2, #0]
 8004998:	e02e      	b.n	80049f8 <HAL_RCC_OscConfig+0xd4>
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	685b      	ldr	r3, [r3, #4]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d10c      	bne.n	80049bc <HAL_RCC_OscConfig+0x98>
 80049a2:	4b7b      	ldr	r3, [pc, #492]	@ (8004b90 <HAL_RCC_OscConfig+0x26c>)
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	4a7a      	ldr	r2, [pc, #488]	@ (8004b90 <HAL_RCC_OscConfig+0x26c>)
 80049a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80049ac:	6013      	str	r3, [r2, #0]
 80049ae:	4b78      	ldr	r3, [pc, #480]	@ (8004b90 <HAL_RCC_OscConfig+0x26c>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	4a77      	ldr	r2, [pc, #476]	@ (8004b90 <HAL_RCC_OscConfig+0x26c>)
 80049b4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80049b8:	6013      	str	r3, [r2, #0]
 80049ba:	e01d      	b.n	80049f8 <HAL_RCC_OscConfig+0xd4>
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	685b      	ldr	r3, [r3, #4]
 80049c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80049c4:	d10c      	bne.n	80049e0 <HAL_RCC_OscConfig+0xbc>
 80049c6:	4b72      	ldr	r3, [pc, #456]	@ (8004b90 <HAL_RCC_OscConfig+0x26c>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	4a71      	ldr	r2, [pc, #452]	@ (8004b90 <HAL_RCC_OscConfig+0x26c>)
 80049cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80049d0:	6013      	str	r3, [r2, #0]
 80049d2:	4b6f      	ldr	r3, [pc, #444]	@ (8004b90 <HAL_RCC_OscConfig+0x26c>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4a6e      	ldr	r2, [pc, #440]	@ (8004b90 <HAL_RCC_OscConfig+0x26c>)
 80049d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80049dc:	6013      	str	r3, [r2, #0]
 80049de:	e00b      	b.n	80049f8 <HAL_RCC_OscConfig+0xd4>
 80049e0:	4b6b      	ldr	r3, [pc, #428]	@ (8004b90 <HAL_RCC_OscConfig+0x26c>)
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	4a6a      	ldr	r2, [pc, #424]	@ (8004b90 <HAL_RCC_OscConfig+0x26c>)
 80049e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80049ea:	6013      	str	r3, [r2, #0]
 80049ec:	4b68      	ldr	r3, [pc, #416]	@ (8004b90 <HAL_RCC_OscConfig+0x26c>)
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	4a67      	ldr	r2, [pc, #412]	@ (8004b90 <HAL_RCC_OscConfig+0x26c>)
 80049f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80049f6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	685b      	ldr	r3, [r3, #4]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d013      	beq.n	8004a28 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a00:	f7fd f88e 	bl	8001b20 <HAL_GetTick>
 8004a04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a06:	e008      	b.n	8004a1a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a08:	f7fd f88a 	bl	8001b20 <HAL_GetTick>
 8004a0c:	4602      	mov	r2, r0
 8004a0e:	693b      	ldr	r3, [r7, #16]
 8004a10:	1ad3      	subs	r3, r2, r3
 8004a12:	2b64      	cmp	r3, #100	@ 0x64
 8004a14:	d901      	bls.n	8004a1a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004a16:	2303      	movs	r3, #3
 8004a18:	e200      	b.n	8004e1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a1a:	4b5d      	ldr	r3, [pc, #372]	@ (8004b90 <HAL_RCC_OscConfig+0x26c>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d0f0      	beq.n	8004a08 <HAL_RCC_OscConfig+0xe4>
 8004a26:	e014      	b.n	8004a52 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a28:	f7fd f87a 	bl	8001b20 <HAL_GetTick>
 8004a2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a2e:	e008      	b.n	8004a42 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a30:	f7fd f876 	bl	8001b20 <HAL_GetTick>
 8004a34:	4602      	mov	r2, r0
 8004a36:	693b      	ldr	r3, [r7, #16]
 8004a38:	1ad3      	subs	r3, r2, r3
 8004a3a:	2b64      	cmp	r3, #100	@ 0x64
 8004a3c:	d901      	bls.n	8004a42 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004a3e:	2303      	movs	r3, #3
 8004a40:	e1ec      	b.n	8004e1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004a42:	4b53      	ldr	r3, [pc, #332]	@ (8004b90 <HAL_RCC_OscConfig+0x26c>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d1f0      	bne.n	8004a30 <HAL_RCC_OscConfig+0x10c>
 8004a4e:	e000      	b.n	8004a52 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f003 0302 	and.w	r3, r3, #2
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d063      	beq.n	8004b26 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004a5e:	4b4c      	ldr	r3, [pc, #304]	@ (8004b90 <HAL_RCC_OscConfig+0x26c>)
 8004a60:	685b      	ldr	r3, [r3, #4]
 8004a62:	f003 030c 	and.w	r3, r3, #12
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d00b      	beq.n	8004a82 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004a6a:	4b49      	ldr	r3, [pc, #292]	@ (8004b90 <HAL_RCC_OscConfig+0x26c>)
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	f003 030c 	and.w	r3, r3, #12
 8004a72:	2b08      	cmp	r3, #8
 8004a74:	d11c      	bne.n	8004ab0 <HAL_RCC_OscConfig+0x18c>
 8004a76:	4b46      	ldr	r3, [pc, #280]	@ (8004b90 <HAL_RCC_OscConfig+0x26c>)
 8004a78:	685b      	ldr	r3, [r3, #4]
 8004a7a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d116      	bne.n	8004ab0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a82:	4b43      	ldr	r3, [pc, #268]	@ (8004b90 <HAL_RCC_OscConfig+0x26c>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f003 0302 	and.w	r3, r3, #2
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d005      	beq.n	8004a9a <HAL_RCC_OscConfig+0x176>
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	691b      	ldr	r3, [r3, #16]
 8004a92:	2b01      	cmp	r3, #1
 8004a94:	d001      	beq.n	8004a9a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004a96:	2301      	movs	r3, #1
 8004a98:	e1c0      	b.n	8004e1c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a9a:	4b3d      	ldr	r3, [pc, #244]	@ (8004b90 <HAL_RCC_OscConfig+0x26c>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	695b      	ldr	r3, [r3, #20]
 8004aa6:	00db      	lsls	r3, r3, #3
 8004aa8:	4939      	ldr	r1, [pc, #228]	@ (8004b90 <HAL_RCC_OscConfig+0x26c>)
 8004aaa:	4313      	orrs	r3, r2
 8004aac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004aae:	e03a      	b.n	8004b26 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	691b      	ldr	r3, [r3, #16]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d020      	beq.n	8004afa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ab8:	4b36      	ldr	r3, [pc, #216]	@ (8004b94 <HAL_RCC_OscConfig+0x270>)
 8004aba:	2201      	movs	r2, #1
 8004abc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004abe:	f7fd f82f 	bl	8001b20 <HAL_GetTick>
 8004ac2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ac4:	e008      	b.n	8004ad8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ac6:	f7fd f82b 	bl	8001b20 <HAL_GetTick>
 8004aca:	4602      	mov	r2, r0
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	1ad3      	subs	r3, r2, r3
 8004ad0:	2b02      	cmp	r3, #2
 8004ad2:	d901      	bls.n	8004ad8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004ad4:	2303      	movs	r3, #3
 8004ad6:	e1a1      	b.n	8004e1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ad8:	4b2d      	ldr	r3, [pc, #180]	@ (8004b90 <HAL_RCC_OscConfig+0x26c>)
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f003 0302 	and.w	r3, r3, #2
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d0f0      	beq.n	8004ac6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ae4:	4b2a      	ldr	r3, [pc, #168]	@ (8004b90 <HAL_RCC_OscConfig+0x26c>)
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	695b      	ldr	r3, [r3, #20]
 8004af0:	00db      	lsls	r3, r3, #3
 8004af2:	4927      	ldr	r1, [pc, #156]	@ (8004b90 <HAL_RCC_OscConfig+0x26c>)
 8004af4:	4313      	orrs	r3, r2
 8004af6:	600b      	str	r3, [r1, #0]
 8004af8:	e015      	b.n	8004b26 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004afa:	4b26      	ldr	r3, [pc, #152]	@ (8004b94 <HAL_RCC_OscConfig+0x270>)
 8004afc:	2200      	movs	r2, #0
 8004afe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b00:	f7fd f80e 	bl	8001b20 <HAL_GetTick>
 8004b04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b06:	e008      	b.n	8004b1a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b08:	f7fd f80a 	bl	8001b20 <HAL_GetTick>
 8004b0c:	4602      	mov	r2, r0
 8004b0e:	693b      	ldr	r3, [r7, #16]
 8004b10:	1ad3      	subs	r3, r2, r3
 8004b12:	2b02      	cmp	r3, #2
 8004b14:	d901      	bls.n	8004b1a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004b16:	2303      	movs	r3, #3
 8004b18:	e180      	b.n	8004e1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b1a:	4b1d      	ldr	r3, [pc, #116]	@ (8004b90 <HAL_RCC_OscConfig+0x26c>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f003 0302 	and.w	r3, r3, #2
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d1f0      	bne.n	8004b08 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f003 0308 	and.w	r3, r3, #8
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d03a      	beq.n	8004ba8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	699b      	ldr	r3, [r3, #24]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d019      	beq.n	8004b6e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b3a:	4b17      	ldr	r3, [pc, #92]	@ (8004b98 <HAL_RCC_OscConfig+0x274>)
 8004b3c:	2201      	movs	r2, #1
 8004b3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b40:	f7fc ffee 	bl	8001b20 <HAL_GetTick>
 8004b44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b46:	e008      	b.n	8004b5a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b48:	f7fc ffea 	bl	8001b20 <HAL_GetTick>
 8004b4c:	4602      	mov	r2, r0
 8004b4e:	693b      	ldr	r3, [r7, #16]
 8004b50:	1ad3      	subs	r3, r2, r3
 8004b52:	2b02      	cmp	r3, #2
 8004b54:	d901      	bls.n	8004b5a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004b56:	2303      	movs	r3, #3
 8004b58:	e160      	b.n	8004e1c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004b5a:	4b0d      	ldr	r3, [pc, #52]	@ (8004b90 <HAL_RCC_OscConfig+0x26c>)
 8004b5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b5e:	f003 0302 	and.w	r3, r3, #2
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d0f0      	beq.n	8004b48 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004b66:	2001      	movs	r0, #1
 8004b68:	f000 faba 	bl	80050e0 <RCC_Delay>
 8004b6c:	e01c      	b.n	8004ba8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b6e:	4b0a      	ldr	r3, [pc, #40]	@ (8004b98 <HAL_RCC_OscConfig+0x274>)
 8004b70:	2200      	movs	r2, #0
 8004b72:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b74:	f7fc ffd4 	bl	8001b20 <HAL_GetTick>
 8004b78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b7a:	e00f      	b.n	8004b9c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b7c:	f7fc ffd0 	bl	8001b20 <HAL_GetTick>
 8004b80:	4602      	mov	r2, r0
 8004b82:	693b      	ldr	r3, [r7, #16]
 8004b84:	1ad3      	subs	r3, r2, r3
 8004b86:	2b02      	cmp	r3, #2
 8004b88:	d908      	bls.n	8004b9c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004b8a:	2303      	movs	r3, #3
 8004b8c:	e146      	b.n	8004e1c <HAL_RCC_OscConfig+0x4f8>
 8004b8e:	bf00      	nop
 8004b90:	40021000 	.word	0x40021000
 8004b94:	42420000 	.word	0x42420000
 8004b98:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b9c:	4b92      	ldr	r3, [pc, #584]	@ (8004de8 <HAL_RCC_OscConfig+0x4c4>)
 8004b9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ba0:	f003 0302 	and.w	r3, r3, #2
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d1e9      	bne.n	8004b7c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f003 0304 	and.w	r3, r3, #4
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	f000 80a6 	beq.w	8004d02 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004bba:	4b8b      	ldr	r3, [pc, #556]	@ (8004de8 <HAL_RCC_OscConfig+0x4c4>)
 8004bbc:	69db      	ldr	r3, [r3, #28]
 8004bbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d10d      	bne.n	8004be2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004bc6:	4b88      	ldr	r3, [pc, #544]	@ (8004de8 <HAL_RCC_OscConfig+0x4c4>)
 8004bc8:	69db      	ldr	r3, [r3, #28]
 8004bca:	4a87      	ldr	r2, [pc, #540]	@ (8004de8 <HAL_RCC_OscConfig+0x4c4>)
 8004bcc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004bd0:	61d3      	str	r3, [r2, #28]
 8004bd2:	4b85      	ldr	r3, [pc, #532]	@ (8004de8 <HAL_RCC_OscConfig+0x4c4>)
 8004bd4:	69db      	ldr	r3, [r3, #28]
 8004bd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004bda:	60bb      	str	r3, [r7, #8]
 8004bdc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004bde:	2301      	movs	r3, #1
 8004be0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004be2:	4b82      	ldr	r3, [pc, #520]	@ (8004dec <HAL_RCC_OscConfig+0x4c8>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d118      	bne.n	8004c20 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004bee:	4b7f      	ldr	r3, [pc, #508]	@ (8004dec <HAL_RCC_OscConfig+0x4c8>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	4a7e      	ldr	r2, [pc, #504]	@ (8004dec <HAL_RCC_OscConfig+0x4c8>)
 8004bf4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004bf8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004bfa:	f7fc ff91 	bl	8001b20 <HAL_GetTick>
 8004bfe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c00:	e008      	b.n	8004c14 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c02:	f7fc ff8d 	bl	8001b20 <HAL_GetTick>
 8004c06:	4602      	mov	r2, r0
 8004c08:	693b      	ldr	r3, [r7, #16]
 8004c0a:	1ad3      	subs	r3, r2, r3
 8004c0c:	2b64      	cmp	r3, #100	@ 0x64
 8004c0e:	d901      	bls.n	8004c14 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004c10:	2303      	movs	r3, #3
 8004c12:	e103      	b.n	8004e1c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c14:	4b75      	ldr	r3, [pc, #468]	@ (8004dec <HAL_RCC_OscConfig+0x4c8>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d0f0      	beq.n	8004c02 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	68db      	ldr	r3, [r3, #12]
 8004c24:	2b01      	cmp	r3, #1
 8004c26:	d106      	bne.n	8004c36 <HAL_RCC_OscConfig+0x312>
 8004c28:	4b6f      	ldr	r3, [pc, #444]	@ (8004de8 <HAL_RCC_OscConfig+0x4c4>)
 8004c2a:	6a1b      	ldr	r3, [r3, #32]
 8004c2c:	4a6e      	ldr	r2, [pc, #440]	@ (8004de8 <HAL_RCC_OscConfig+0x4c4>)
 8004c2e:	f043 0301 	orr.w	r3, r3, #1
 8004c32:	6213      	str	r3, [r2, #32]
 8004c34:	e02d      	b.n	8004c92 <HAL_RCC_OscConfig+0x36e>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	68db      	ldr	r3, [r3, #12]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d10c      	bne.n	8004c58 <HAL_RCC_OscConfig+0x334>
 8004c3e:	4b6a      	ldr	r3, [pc, #424]	@ (8004de8 <HAL_RCC_OscConfig+0x4c4>)
 8004c40:	6a1b      	ldr	r3, [r3, #32]
 8004c42:	4a69      	ldr	r2, [pc, #420]	@ (8004de8 <HAL_RCC_OscConfig+0x4c4>)
 8004c44:	f023 0301 	bic.w	r3, r3, #1
 8004c48:	6213      	str	r3, [r2, #32]
 8004c4a:	4b67      	ldr	r3, [pc, #412]	@ (8004de8 <HAL_RCC_OscConfig+0x4c4>)
 8004c4c:	6a1b      	ldr	r3, [r3, #32]
 8004c4e:	4a66      	ldr	r2, [pc, #408]	@ (8004de8 <HAL_RCC_OscConfig+0x4c4>)
 8004c50:	f023 0304 	bic.w	r3, r3, #4
 8004c54:	6213      	str	r3, [r2, #32]
 8004c56:	e01c      	b.n	8004c92 <HAL_RCC_OscConfig+0x36e>
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	68db      	ldr	r3, [r3, #12]
 8004c5c:	2b05      	cmp	r3, #5
 8004c5e:	d10c      	bne.n	8004c7a <HAL_RCC_OscConfig+0x356>
 8004c60:	4b61      	ldr	r3, [pc, #388]	@ (8004de8 <HAL_RCC_OscConfig+0x4c4>)
 8004c62:	6a1b      	ldr	r3, [r3, #32]
 8004c64:	4a60      	ldr	r2, [pc, #384]	@ (8004de8 <HAL_RCC_OscConfig+0x4c4>)
 8004c66:	f043 0304 	orr.w	r3, r3, #4
 8004c6a:	6213      	str	r3, [r2, #32]
 8004c6c:	4b5e      	ldr	r3, [pc, #376]	@ (8004de8 <HAL_RCC_OscConfig+0x4c4>)
 8004c6e:	6a1b      	ldr	r3, [r3, #32]
 8004c70:	4a5d      	ldr	r2, [pc, #372]	@ (8004de8 <HAL_RCC_OscConfig+0x4c4>)
 8004c72:	f043 0301 	orr.w	r3, r3, #1
 8004c76:	6213      	str	r3, [r2, #32]
 8004c78:	e00b      	b.n	8004c92 <HAL_RCC_OscConfig+0x36e>
 8004c7a:	4b5b      	ldr	r3, [pc, #364]	@ (8004de8 <HAL_RCC_OscConfig+0x4c4>)
 8004c7c:	6a1b      	ldr	r3, [r3, #32]
 8004c7e:	4a5a      	ldr	r2, [pc, #360]	@ (8004de8 <HAL_RCC_OscConfig+0x4c4>)
 8004c80:	f023 0301 	bic.w	r3, r3, #1
 8004c84:	6213      	str	r3, [r2, #32]
 8004c86:	4b58      	ldr	r3, [pc, #352]	@ (8004de8 <HAL_RCC_OscConfig+0x4c4>)
 8004c88:	6a1b      	ldr	r3, [r3, #32]
 8004c8a:	4a57      	ldr	r2, [pc, #348]	@ (8004de8 <HAL_RCC_OscConfig+0x4c4>)
 8004c8c:	f023 0304 	bic.w	r3, r3, #4
 8004c90:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	68db      	ldr	r3, [r3, #12]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d015      	beq.n	8004cc6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c9a:	f7fc ff41 	bl	8001b20 <HAL_GetTick>
 8004c9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ca0:	e00a      	b.n	8004cb8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ca2:	f7fc ff3d 	bl	8001b20 <HAL_GetTick>
 8004ca6:	4602      	mov	r2, r0
 8004ca8:	693b      	ldr	r3, [r7, #16]
 8004caa:	1ad3      	subs	r3, r2, r3
 8004cac:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004cb0:	4293      	cmp	r3, r2
 8004cb2:	d901      	bls.n	8004cb8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004cb4:	2303      	movs	r3, #3
 8004cb6:	e0b1      	b.n	8004e1c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004cb8:	4b4b      	ldr	r3, [pc, #300]	@ (8004de8 <HAL_RCC_OscConfig+0x4c4>)
 8004cba:	6a1b      	ldr	r3, [r3, #32]
 8004cbc:	f003 0302 	and.w	r3, r3, #2
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d0ee      	beq.n	8004ca2 <HAL_RCC_OscConfig+0x37e>
 8004cc4:	e014      	b.n	8004cf0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004cc6:	f7fc ff2b 	bl	8001b20 <HAL_GetTick>
 8004cca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ccc:	e00a      	b.n	8004ce4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cce:	f7fc ff27 	bl	8001b20 <HAL_GetTick>
 8004cd2:	4602      	mov	r2, r0
 8004cd4:	693b      	ldr	r3, [r7, #16]
 8004cd6:	1ad3      	subs	r3, r2, r3
 8004cd8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004cdc:	4293      	cmp	r3, r2
 8004cde:	d901      	bls.n	8004ce4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004ce0:	2303      	movs	r3, #3
 8004ce2:	e09b      	b.n	8004e1c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ce4:	4b40      	ldr	r3, [pc, #256]	@ (8004de8 <HAL_RCC_OscConfig+0x4c4>)
 8004ce6:	6a1b      	ldr	r3, [r3, #32]
 8004ce8:	f003 0302 	and.w	r3, r3, #2
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d1ee      	bne.n	8004cce <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004cf0:	7dfb      	ldrb	r3, [r7, #23]
 8004cf2:	2b01      	cmp	r3, #1
 8004cf4:	d105      	bne.n	8004d02 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004cf6:	4b3c      	ldr	r3, [pc, #240]	@ (8004de8 <HAL_RCC_OscConfig+0x4c4>)
 8004cf8:	69db      	ldr	r3, [r3, #28]
 8004cfa:	4a3b      	ldr	r2, [pc, #236]	@ (8004de8 <HAL_RCC_OscConfig+0x4c4>)
 8004cfc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004d00:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	69db      	ldr	r3, [r3, #28]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	f000 8087 	beq.w	8004e1a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004d0c:	4b36      	ldr	r3, [pc, #216]	@ (8004de8 <HAL_RCC_OscConfig+0x4c4>)
 8004d0e:	685b      	ldr	r3, [r3, #4]
 8004d10:	f003 030c 	and.w	r3, r3, #12
 8004d14:	2b08      	cmp	r3, #8
 8004d16:	d061      	beq.n	8004ddc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	69db      	ldr	r3, [r3, #28]
 8004d1c:	2b02      	cmp	r3, #2
 8004d1e:	d146      	bne.n	8004dae <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d20:	4b33      	ldr	r3, [pc, #204]	@ (8004df0 <HAL_RCC_OscConfig+0x4cc>)
 8004d22:	2200      	movs	r2, #0
 8004d24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d26:	f7fc fefb 	bl	8001b20 <HAL_GetTick>
 8004d2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004d2c:	e008      	b.n	8004d40 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d2e:	f7fc fef7 	bl	8001b20 <HAL_GetTick>
 8004d32:	4602      	mov	r2, r0
 8004d34:	693b      	ldr	r3, [r7, #16]
 8004d36:	1ad3      	subs	r3, r2, r3
 8004d38:	2b02      	cmp	r3, #2
 8004d3a:	d901      	bls.n	8004d40 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004d3c:	2303      	movs	r3, #3
 8004d3e:	e06d      	b.n	8004e1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004d40:	4b29      	ldr	r3, [pc, #164]	@ (8004de8 <HAL_RCC_OscConfig+0x4c4>)
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d1f0      	bne.n	8004d2e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6a1b      	ldr	r3, [r3, #32]
 8004d50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d54:	d108      	bne.n	8004d68 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004d56:	4b24      	ldr	r3, [pc, #144]	@ (8004de8 <HAL_RCC_OscConfig+0x4c4>)
 8004d58:	685b      	ldr	r3, [r3, #4]
 8004d5a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	689b      	ldr	r3, [r3, #8]
 8004d62:	4921      	ldr	r1, [pc, #132]	@ (8004de8 <HAL_RCC_OscConfig+0x4c4>)
 8004d64:	4313      	orrs	r3, r2
 8004d66:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004d68:	4b1f      	ldr	r3, [pc, #124]	@ (8004de8 <HAL_RCC_OscConfig+0x4c4>)
 8004d6a:	685b      	ldr	r3, [r3, #4]
 8004d6c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	6a19      	ldr	r1, [r3, #32]
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d78:	430b      	orrs	r3, r1
 8004d7a:	491b      	ldr	r1, [pc, #108]	@ (8004de8 <HAL_RCC_OscConfig+0x4c4>)
 8004d7c:	4313      	orrs	r3, r2
 8004d7e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004d80:	4b1b      	ldr	r3, [pc, #108]	@ (8004df0 <HAL_RCC_OscConfig+0x4cc>)
 8004d82:	2201      	movs	r2, #1
 8004d84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d86:	f7fc fecb 	bl	8001b20 <HAL_GetTick>
 8004d8a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004d8c:	e008      	b.n	8004da0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d8e:	f7fc fec7 	bl	8001b20 <HAL_GetTick>
 8004d92:	4602      	mov	r2, r0
 8004d94:	693b      	ldr	r3, [r7, #16]
 8004d96:	1ad3      	subs	r3, r2, r3
 8004d98:	2b02      	cmp	r3, #2
 8004d9a:	d901      	bls.n	8004da0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004d9c:	2303      	movs	r3, #3
 8004d9e:	e03d      	b.n	8004e1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004da0:	4b11      	ldr	r3, [pc, #68]	@ (8004de8 <HAL_RCC_OscConfig+0x4c4>)
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d0f0      	beq.n	8004d8e <HAL_RCC_OscConfig+0x46a>
 8004dac:	e035      	b.n	8004e1a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004dae:	4b10      	ldr	r3, [pc, #64]	@ (8004df0 <HAL_RCC_OscConfig+0x4cc>)
 8004db0:	2200      	movs	r2, #0
 8004db2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004db4:	f7fc feb4 	bl	8001b20 <HAL_GetTick>
 8004db8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004dba:	e008      	b.n	8004dce <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004dbc:	f7fc feb0 	bl	8001b20 <HAL_GetTick>
 8004dc0:	4602      	mov	r2, r0
 8004dc2:	693b      	ldr	r3, [r7, #16]
 8004dc4:	1ad3      	subs	r3, r2, r3
 8004dc6:	2b02      	cmp	r3, #2
 8004dc8:	d901      	bls.n	8004dce <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004dca:	2303      	movs	r3, #3
 8004dcc:	e026      	b.n	8004e1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004dce:	4b06      	ldr	r3, [pc, #24]	@ (8004de8 <HAL_RCC_OscConfig+0x4c4>)
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d1f0      	bne.n	8004dbc <HAL_RCC_OscConfig+0x498>
 8004dda:	e01e      	b.n	8004e1a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	69db      	ldr	r3, [r3, #28]
 8004de0:	2b01      	cmp	r3, #1
 8004de2:	d107      	bne.n	8004df4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004de4:	2301      	movs	r3, #1
 8004de6:	e019      	b.n	8004e1c <HAL_RCC_OscConfig+0x4f8>
 8004de8:	40021000 	.word	0x40021000
 8004dec:	40007000 	.word	0x40007000
 8004df0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004df4:	4b0b      	ldr	r3, [pc, #44]	@ (8004e24 <HAL_RCC_OscConfig+0x500>)
 8004df6:	685b      	ldr	r3, [r3, #4]
 8004df8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6a1b      	ldr	r3, [r3, #32]
 8004e04:	429a      	cmp	r2, r3
 8004e06:	d106      	bne.n	8004e16 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e12:	429a      	cmp	r2, r3
 8004e14:	d001      	beq.n	8004e1a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004e16:	2301      	movs	r3, #1
 8004e18:	e000      	b.n	8004e1c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004e1a:	2300      	movs	r3, #0
}
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	3718      	adds	r7, #24
 8004e20:	46bd      	mov	sp, r7
 8004e22:	bd80      	pop	{r7, pc}
 8004e24:	40021000 	.word	0x40021000

08004e28 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b084      	sub	sp, #16
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
 8004e30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d101      	bne.n	8004e3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004e38:	2301      	movs	r3, #1
 8004e3a:	e0d0      	b.n	8004fde <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004e3c:	4b6a      	ldr	r3, [pc, #424]	@ (8004fe8 <HAL_RCC_ClockConfig+0x1c0>)
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f003 0307 	and.w	r3, r3, #7
 8004e44:	683a      	ldr	r2, [r7, #0]
 8004e46:	429a      	cmp	r2, r3
 8004e48:	d910      	bls.n	8004e6c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e4a:	4b67      	ldr	r3, [pc, #412]	@ (8004fe8 <HAL_RCC_ClockConfig+0x1c0>)
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f023 0207 	bic.w	r2, r3, #7
 8004e52:	4965      	ldr	r1, [pc, #404]	@ (8004fe8 <HAL_RCC_ClockConfig+0x1c0>)
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	4313      	orrs	r3, r2
 8004e58:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e5a:	4b63      	ldr	r3, [pc, #396]	@ (8004fe8 <HAL_RCC_ClockConfig+0x1c0>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f003 0307 	and.w	r3, r3, #7
 8004e62:	683a      	ldr	r2, [r7, #0]
 8004e64:	429a      	cmp	r2, r3
 8004e66:	d001      	beq.n	8004e6c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004e68:	2301      	movs	r3, #1
 8004e6a:	e0b8      	b.n	8004fde <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f003 0302 	and.w	r3, r3, #2
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d020      	beq.n	8004eba <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f003 0304 	and.w	r3, r3, #4
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d005      	beq.n	8004e90 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004e84:	4b59      	ldr	r3, [pc, #356]	@ (8004fec <HAL_RCC_ClockConfig+0x1c4>)
 8004e86:	685b      	ldr	r3, [r3, #4]
 8004e88:	4a58      	ldr	r2, [pc, #352]	@ (8004fec <HAL_RCC_ClockConfig+0x1c4>)
 8004e8a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004e8e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f003 0308 	and.w	r3, r3, #8
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d005      	beq.n	8004ea8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004e9c:	4b53      	ldr	r3, [pc, #332]	@ (8004fec <HAL_RCC_ClockConfig+0x1c4>)
 8004e9e:	685b      	ldr	r3, [r3, #4]
 8004ea0:	4a52      	ldr	r2, [pc, #328]	@ (8004fec <HAL_RCC_ClockConfig+0x1c4>)
 8004ea2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004ea6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004ea8:	4b50      	ldr	r3, [pc, #320]	@ (8004fec <HAL_RCC_ClockConfig+0x1c4>)
 8004eaa:	685b      	ldr	r3, [r3, #4]
 8004eac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	689b      	ldr	r3, [r3, #8]
 8004eb4:	494d      	ldr	r1, [pc, #308]	@ (8004fec <HAL_RCC_ClockConfig+0x1c4>)
 8004eb6:	4313      	orrs	r3, r2
 8004eb8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f003 0301 	and.w	r3, r3, #1
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d040      	beq.n	8004f48 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	685b      	ldr	r3, [r3, #4]
 8004eca:	2b01      	cmp	r3, #1
 8004ecc:	d107      	bne.n	8004ede <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ece:	4b47      	ldr	r3, [pc, #284]	@ (8004fec <HAL_RCC_ClockConfig+0x1c4>)
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d115      	bne.n	8004f06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004eda:	2301      	movs	r3, #1
 8004edc:	e07f      	b.n	8004fde <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	2b02      	cmp	r3, #2
 8004ee4:	d107      	bne.n	8004ef6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ee6:	4b41      	ldr	r3, [pc, #260]	@ (8004fec <HAL_RCC_ClockConfig+0x1c4>)
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d109      	bne.n	8004f06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ef2:	2301      	movs	r3, #1
 8004ef4:	e073      	b.n	8004fde <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ef6:	4b3d      	ldr	r3, [pc, #244]	@ (8004fec <HAL_RCC_ClockConfig+0x1c4>)
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f003 0302 	and.w	r3, r3, #2
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d101      	bne.n	8004f06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f02:	2301      	movs	r3, #1
 8004f04:	e06b      	b.n	8004fde <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004f06:	4b39      	ldr	r3, [pc, #228]	@ (8004fec <HAL_RCC_ClockConfig+0x1c4>)
 8004f08:	685b      	ldr	r3, [r3, #4]
 8004f0a:	f023 0203 	bic.w	r2, r3, #3
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	685b      	ldr	r3, [r3, #4]
 8004f12:	4936      	ldr	r1, [pc, #216]	@ (8004fec <HAL_RCC_ClockConfig+0x1c4>)
 8004f14:	4313      	orrs	r3, r2
 8004f16:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004f18:	f7fc fe02 	bl	8001b20 <HAL_GetTick>
 8004f1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f1e:	e00a      	b.n	8004f36 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f20:	f7fc fdfe 	bl	8001b20 <HAL_GetTick>
 8004f24:	4602      	mov	r2, r0
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	1ad3      	subs	r3, r2, r3
 8004f2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f2e:	4293      	cmp	r3, r2
 8004f30:	d901      	bls.n	8004f36 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004f32:	2303      	movs	r3, #3
 8004f34:	e053      	b.n	8004fde <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f36:	4b2d      	ldr	r3, [pc, #180]	@ (8004fec <HAL_RCC_ClockConfig+0x1c4>)
 8004f38:	685b      	ldr	r3, [r3, #4]
 8004f3a:	f003 020c 	and.w	r2, r3, #12
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	685b      	ldr	r3, [r3, #4]
 8004f42:	009b      	lsls	r3, r3, #2
 8004f44:	429a      	cmp	r2, r3
 8004f46:	d1eb      	bne.n	8004f20 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004f48:	4b27      	ldr	r3, [pc, #156]	@ (8004fe8 <HAL_RCC_ClockConfig+0x1c0>)
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f003 0307 	and.w	r3, r3, #7
 8004f50:	683a      	ldr	r2, [r7, #0]
 8004f52:	429a      	cmp	r2, r3
 8004f54:	d210      	bcs.n	8004f78 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f56:	4b24      	ldr	r3, [pc, #144]	@ (8004fe8 <HAL_RCC_ClockConfig+0x1c0>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f023 0207 	bic.w	r2, r3, #7
 8004f5e:	4922      	ldr	r1, [pc, #136]	@ (8004fe8 <HAL_RCC_ClockConfig+0x1c0>)
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	4313      	orrs	r3, r2
 8004f64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f66:	4b20      	ldr	r3, [pc, #128]	@ (8004fe8 <HAL_RCC_ClockConfig+0x1c0>)
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f003 0307 	and.w	r3, r3, #7
 8004f6e:	683a      	ldr	r2, [r7, #0]
 8004f70:	429a      	cmp	r2, r3
 8004f72:	d001      	beq.n	8004f78 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004f74:	2301      	movs	r3, #1
 8004f76:	e032      	b.n	8004fde <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f003 0304 	and.w	r3, r3, #4
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d008      	beq.n	8004f96 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004f84:	4b19      	ldr	r3, [pc, #100]	@ (8004fec <HAL_RCC_ClockConfig+0x1c4>)
 8004f86:	685b      	ldr	r3, [r3, #4]
 8004f88:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	68db      	ldr	r3, [r3, #12]
 8004f90:	4916      	ldr	r1, [pc, #88]	@ (8004fec <HAL_RCC_ClockConfig+0x1c4>)
 8004f92:	4313      	orrs	r3, r2
 8004f94:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f003 0308 	and.w	r3, r3, #8
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d009      	beq.n	8004fb6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004fa2:	4b12      	ldr	r3, [pc, #72]	@ (8004fec <HAL_RCC_ClockConfig+0x1c4>)
 8004fa4:	685b      	ldr	r3, [r3, #4]
 8004fa6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	691b      	ldr	r3, [r3, #16]
 8004fae:	00db      	lsls	r3, r3, #3
 8004fb0:	490e      	ldr	r1, [pc, #56]	@ (8004fec <HAL_RCC_ClockConfig+0x1c4>)
 8004fb2:	4313      	orrs	r3, r2
 8004fb4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004fb6:	f000 f821 	bl	8004ffc <HAL_RCC_GetSysClockFreq>
 8004fba:	4602      	mov	r2, r0
 8004fbc:	4b0b      	ldr	r3, [pc, #44]	@ (8004fec <HAL_RCC_ClockConfig+0x1c4>)
 8004fbe:	685b      	ldr	r3, [r3, #4]
 8004fc0:	091b      	lsrs	r3, r3, #4
 8004fc2:	f003 030f 	and.w	r3, r3, #15
 8004fc6:	490a      	ldr	r1, [pc, #40]	@ (8004ff0 <HAL_RCC_ClockConfig+0x1c8>)
 8004fc8:	5ccb      	ldrb	r3, [r1, r3]
 8004fca:	fa22 f303 	lsr.w	r3, r2, r3
 8004fce:	4a09      	ldr	r2, [pc, #36]	@ (8004ff4 <HAL_RCC_ClockConfig+0x1cc>)
 8004fd0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004fd2:	4b09      	ldr	r3, [pc, #36]	@ (8004ff8 <HAL_RCC_ClockConfig+0x1d0>)
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	f7fc fd60 	bl	8001a9c <HAL_InitTick>

  return HAL_OK;
 8004fdc:	2300      	movs	r3, #0
}
 8004fde:	4618      	mov	r0, r3
 8004fe0:	3710      	adds	r7, #16
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	bd80      	pop	{r7, pc}
 8004fe6:	bf00      	nop
 8004fe8:	40022000 	.word	0x40022000
 8004fec:	40021000 	.word	0x40021000
 8004ff0:	0800a6ac 	.word	0x0800a6ac
 8004ff4:	20000008 	.word	0x20000008
 8004ff8:	2000000c 	.word	0x2000000c

08004ffc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ffc:	b480      	push	{r7}
 8004ffe:	b087      	sub	sp, #28
 8005000:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005002:	2300      	movs	r3, #0
 8005004:	60fb      	str	r3, [r7, #12]
 8005006:	2300      	movs	r3, #0
 8005008:	60bb      	str	r3, [r7, #8]
 800500a:	2300      	movs	r3, #0
 800500c:	617b      	str	r3, [r7, #20]
 800500e:	2300      	movs	r3, #0
 8005010:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005012:	2300      	movs	r3, #0
 8005014:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005016:	4b1e      	ldr	r3, [pc, #120]	@ (8005090 <HAL_RCC_GetSysClockFreq+0x94>)
 8005018:	685b      	ldr	r3, [r3, #4]
 800501a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	f003 030c 	and.w	r3, r3, #12
 8005022:	2b04      	cmp	r3, #4
 8005024:	d002      	beq.n	800502c <HAL_RCC_GetSysClockFreq+0x30>
 8005026:	2b08      	cmp	r3, #8
 8005028:	d003      	beq.n	8005032 <HAL_RCC_GetSysClockFreq+0x36>
 800502a:	e027      	b.n	800507c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800502c:	4b19      	ldr	r3, [pc, #100]	@ (8005094 <HAL_RCC_GetSysClockFreq+0x98>)
 800502e:	613b      	str	r3, [r7, #16]
      break;
 8005030:	e027      	b.n	8005082 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	0c9b      	lsrs	r3, r3, #18
 8005036:	f003 030f 	and.w	r3, r3, #15
 800503a:	4a17      	ldr	r2, [pc, #92]	@ (8005098 <HAL_RCC_GetSysClockFreq+0x9c>)
 800503c:	5cd3      	ldrb	r3, [r2, r3]
 800503e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005046:	2b00      	cmp	r3, #0
 8005048:	d010      	beq.n	800506c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800504a:	4b11      	ldr	r3, [pc, #68]	@ (8005090 <HAL_RCC_GetSysClockFreq+0x94>)
 800504c:	685b      	ldr	r3, [r3, #4]
 800504e:	0c5b      	lsrs	r3, r3, #17
 8005050:	f003 0301 	and.w	r3, r3, #1
 8005054:	4a11      	ldr	r2, [pc, #68]	@ (800509c <HAL_RCC_GetSysClockFreq+0xa0>)
 8005056:	5cd3      	ldrb	r3, [r2, r3]
 8005058:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	4a0d      	ldr	r2, [pc, #52]	@ (8005094 <HAL_RCC_GetSysClockFreq+0x98>)
 800505e:	fb03 f202 	mul.w	r2, r3, r2
 8005062:	68bb      	ldr	r3, [r7, #8]
 8005064:	fbb2 f3f3 	udiv	r3, r2, r3
 8005068:	617b      	str	r3, [r7, #20]
 800506a:	e004      	b.n	8005076 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	4a0c      	ldr	r2, [pc, #48]	@ (80050a0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005070:	fb02 f303 	mul.w	r3, r2, r3
 8005074:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8005076:	697b      	ldr	r3, [r7, #20]
 8005078:	613b      	str	r3, [r7, #16]
      break;
 800507a:	e002      	b.n	8005082 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800507c:	4b05      	ldr	r3, [pc, #20]	@ (8005094 <HAL_RCC_GetSysClockFreq+0x98>)
 800507e:	613b      	str	r3, [r7, #16]
      break;
 8005080:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005082:	693b      	ldr	r3, [r7, #16]
}
 8005084:	4618      	mov	r0, r3
 8005086:	371c      	adds	r7, #28
 8005088:	46bd      	mov	sp, r7
 800508a:	bc80      	pop	{r7}
 800508c:	4770      	bx	lr
 800508e:	bf00      	nop
 8005090:	40021000 	.word	0x40021000
 8005094:	007a1200 	.word	0x007a1200
 8005098:	0800a6c4 	.word	0x0800a6c4
 800509c:	0800a6d4 	.word	0x0800a6d4
 80050a0:	003d0900 	.word	0x003d0900

080050a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80050a4:	b480      	push	{r7}
 80050a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80050a8:	4b02      	ldr	r3, [pc, #8]	@ (80050b4 <HAL_RCC_GetHCLKFreq+0x10>)
 80050aa:	681b      	ldr	r3, [r3, #0]
}
 80050ac:	4618      	mov	r0, r3
 80050ae:	46bd      	mov	sp, r7
 80050b0:	bc80      	pop	{r7}
 80050b2:	4770      	bx	lr
 80050b4:	20000008 	.word	0x20000008

080050b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80050bc:	f7ff fff2 	bl	80050a4 <HAL_RCC_GetHCLKFreq>
 80050c0:	4602      	mov	r2, r0
 80050c2:	4b05      	ldr	r3, [pc, #20]	@ (80050d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80050c4:	685b      	ldr	r3, [r3, #4]
 80050c6:	0a1b      	lsrs	r3, r3, #8
 80050c8:	f003 0307 	and.w	r3, r3, #7
 80050cc:	4903      	ldr	r1, [pc, #12]	@ (80050dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80050ce:	5ccb      	ldrb	r3, [r1, r3]
 80050d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050d4:	4618      	mov	r0, r3
 80050d6:	bd80      	pop	{r7, pc}
 80050d8:	40021000 	.word	0x40021000
 80050dc:	0800a6bc 	.word	0x0800a6bc

080050e0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80050e0:	b480      	push	{r7}
 80050e2:	b085      	sub	sp, #20
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80050e8:	4b0a      	ldr	r3, [pc, #40]	@ (8005114 <RCC_Delay+0x34>)
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	4a0a      	ldr	r2, [pc, #40]	@ (8005118 <RCC_Delay+0x38>)
 80050ee:	fba2 2303 	umull	r2, r3, r2, r3
 80050f2:	0a5b      	lsrs	r3, r3, #9
 80050f4:	687a      	ldr	r2, [r7, #4]
 80050f6:	fb02 f303 	mul.w	r3, r2, r3
 80050fa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80050fc:	bf00      	nop
  }
  while (Delay --);
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	1e5a      	subs	r2, r3, #1
 8005102:	60fa      	str	r2, [r7, #12]
 8005104:	2b00      	cmp	r3, #0
 8005106:	d1f9      	bne.n	80050fc <RCC_Delay+0x1c>
}
 8005108:	bf00      	nop
 800510a:	bf00      	nop
 800510c:	3714      	adds	r7, #20
 800510e:	46bd      	mov	sp, r7
 8005110:	bc80      	pop	{r7}
 8005112:	4770      	bx	lr
 8005114:	20000008 	.word	0x20000008
 8005118:	10624dd3 	.word	0x10624dd3

0800511c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800511c:	b580      	push	{r7, lr}
 800511e:	b086      	sub	sp, #24
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
 8005124:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	2b00      	cmp	r3, #0
 800512a:	d101      	bne.n	8005130 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800512c:	2301      	movs	r3, #1
 800512e:	e093      	b.n	8005258 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005136:	b2db      	uxtb	r3, r3
 8005138:	2b00      	cmp	r3, #0
 800513a:	d106      	bne.n	800514a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2200      	movs	r2, #0
 8005140:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005144:	6878      	ldr	r0, [r7, #4]
 8005146:	f7fc fc27 	bl	8001998 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	2202      	movs	r2, #2
 800514e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	689b      	ldr	r3, [r3, #8]
 8005158:	687a      	ldr	r2, [r7, #4]
 800515a:	6812      	ldr	r2, [r2, #0]
 800515c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005160:	f023 0307 	bic.w	r3, r3, #7
 8005164:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681a      	ldr	r2, [r3, #0]
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	3304      	adds	r3, #4
 800516e:	4619      	mov	r1, r3
 8005170:	4610      	mov	r0, r2
 8005172:	f000 fa4f 	bl	8005614 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	689b      	ldr	r3, [r3, #8]
 800517c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	699b      	ldr	r3, [r3, #24]
 8005184:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	6a1b      	ldr	r3, [r3, #32]
 800518c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	697a      	ldr	r2, [r7, #20]
 8005194:	4313      	orrs	r3, r2
 8005196:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005198:	693b      	ldr	r3, [r7, #16]
 800519a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800519e:	f023 0303 	bic.w	r3, r3, #3
 80051a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	689a      	ldr	r2, [r3, #8]
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	699b      	ldr	r3, [r3, #24]
 80051ac:	021b      	lsls	r3, r3, #8
 80051ae:	4313      	orrs	r3, r2
 80051b0:	693a      	ldr	r2, [r7, #16]
 80051b2:	4313      	orrs	r3, r2
 80051b4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80051b6:	693b      	ldr	r3, [r7, #16]
 80051b8:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80051bc:	f023 030c 	bic.w	r3, r3, #12
 80051c0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80051c2:	693b      	ldr	r3, [r7, #16]
 80051c4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80051c8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80051cc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	68da      	ldr	r2, [r3, #12]
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	69db      	ldr	r3, [r3, #28]
 80051d6:	021b      	lsls	r3, r3, #8
 80051d8:	4313      	orrs	r3, r2
 80051da:	693a      	ldr	r2, [r7, #16]
 80051dc:	4313      	orrs	r3, r2
 80051de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	691b      	ldr	r3, [r3, #16]
 80051e4:	011a      	lsls	r2, r3, #4
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	6a1b      	ldr	r3, [r3, #32]
 80051ea:	031b      	lsls	r3, r3, #12
 80051ec:	4313      	orrs	r3, r2
 80051ee:	693a      	ldr	r2, [r7, #16]
 80051f0:	4313      	orrs	r3, r2
 80051f2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80051fa:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	685a      	ldr	r2, [r3, #4]
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	695b      	ldr	r3, [r3, #20]
 8005204:	011b      	lsls	r3, r3, #4
 8005206:	4313      	orrs	r3, r2
 8005208:	68fa      	ldr	r2, [r7, #12]
 800520a:	4313      	orrs	r3, r2
 800520c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	697a      	ldr	r2, [r7, #20]
 8005214:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	693a      	ldr	r2, [r7, #16]
 800521c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	68fa      	ldr	r2, [r7, #12]
 8005224:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2201      	movs	r2, #1
 800522a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2201      	movs	r2, #1
 8005232:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2201      	movs	r2, #1
 800523a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	2201      	movs	r2, #1
 8005242:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	2201      	movs	r2, #1
 800524a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2201      	movs	r2, #1
 8005252:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005256:	2300      	movs	r3, #0
}
 8005258:	4618      	mov	r0, r3
 800525a:	3718      	adds	r7, #24
 800525c:	46bd      	mov	sp, r7
 800525e:	bd80      	pop	{r7, pc}

08005260 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b084      	sub	sp, #16
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
 8005268:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005270:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005278:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005280:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005288:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d110      	bne.n	80052b2 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005290:	7bfb      	ldrb	r3, [r7, #15]
 8005292:	2b01      	cmp	r3, #1
 8005294:	d102      	bne.n	800529c <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005296:	7b7b      	ldrb	r3, [r7, #13]
 8005298:	2b01      	cmp	r3, #1
 800529a:	d001      	beq.n	80052a0 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 800529c:	2301      	movs	r3, #1
 800529e:	e089      	b.n	80053b4 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2202      	movs	r2, #2
 80052a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2202      	movs	r2, #2
 80052ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80052b0:	e031      	b.n	8005316 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80052b2:	683b      	ldr	r3, [r7, #0]
 80052b4:	2b04      	cmp	r3, #4
 80052b6:	d110      	bne.n	80052da <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80052b8:	7bbb      	ldrb	r3, [r7, #14]
 80052ba:	2b01      	cmp	r3, #1
 80052bc:	d102      	bne.n	80052c4 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80052be:	7b3b      	ldrb	r3, [r7, #12]
 80052c0:	2b01      	cmp	r3, #1
 80052c2:	d001      	beq.n	80052c8 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 80052c4:	2301      	movs	r3, #1
 80052c6:	e075      	b.n	80053b4 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2202      	movs	r2, #2
 80052cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2202      	movs	r2, #2
 80052d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80052d8:	e01d      	b.n	8005316 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80052da:	7bfb      	ldrb	r3, [r7, #15]
 80052dc:	2b01      	cmp	r3, #1
 80052de:	d108      	bne.n	80052f2 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80052e0:	7bbb      	ldrb	r3, [r7, #14]
 80052e2:	2b01      	cmp	r3, #1
 80052e4:	d105      	bne.n	80052f2 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80052e6:	7b7b      	ldrb	r3, [r7, #13]
 80052e8:	2b01      	cmp	r3, #1
 80052ea:	d102      	bne.n	80052f2 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80052ec:	7b3b      	ldrb	r3, [r7, #12]
 80052ee:	2b01      	cmp	r3, #1
 80052f0:	d001      	beq.n	80052f6 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 80052f2:	2301      	movs	r3, #1
 80052f4:	e05e      	b.n	80053b4 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	2202      	movs	r2, #2
 80052fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2202      	movs	r2, #2
 8005302:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2202      	movs	r2, #2
 800530a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2202      	movs	r2, #2
 8005312:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d003      	beq.n	8005324 <HAL_TIM_Encoder_Start_IT+0xc4>
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	2b04      	cmp	r3, #4
 8005320:	d010      	beq.n	8005344 <HAL_TIM_Encoder_Start_IT+0xe4>
 8005322:	e01f      	b.n	8005364 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	2201      	movs	r2, #1
 800532a:	2100      	movs	r1, #0
 800532c:	4618      	mov	r0, r3
 800532e:	f000 f9d3 	bl	80056d8 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	68da      	ldr	r2, [r3, #12]
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f042 0202 	orr.w	r2, r2, #2
 8005340:	60da      	str	r2, [r3, #12]
      break;
 8005342:	e02e      	b.n	80053a2 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	2201      	movs	r2, #1
 800534a:	2104      	movs	r1, #4
 800534c:	4618      	mov	r0, r3
 800534e:	f000 f9c3 	bl	80056d8 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	68da      	ldr	r2, [r3, #12]
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f042 0204 	orr.w	r2, r2, #4
 8005360:	60da      	str	r2, [r3, #12]
      break;
 8005362:	e01e      	b.n	80053a2 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	2201      	movs	r2, #1
 800536a:	2100      	movs	r1, #0
 800536c:	4618      	mov	r0, r3
 800536e:	f000 f9b3 	bl	80056d8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	2201      	movs	r2, #1
 8005378:	2104      	movs	r1, #4
 800537a:	4618      	mov	r0, r3
 800537c:	f000 f9ac 	bl	80056d8 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	68da      	ldr	r2, [r3, #12]
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f042 0202 	orr.w	r2, r2, #2
 800538e:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	68da      	ldr	r2, [r3, #12]
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f042 0204 	orr.w	r2, r2, #4
 800539e:	60da      	str	r2, [r3, #12]
      break;
 80053a0:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	681a      	ldr	r2, [r3, #0]
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f042 0201 	orr.w	r2, r2, #1
 80053b0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80053b2:	2300      	movs	r3, #0
}
 80053b4:	4618      	mov	r0, r3
 80053b6:	3710      	adds	r7, #16
 80053b8:	46bd      	mov	sp, r7
 80053ba:	bd80      	pop	{r7, pc}

080053bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	b082      	sub	sp, #8
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	691b      	ldr	r3, [r3, #16]
 80053ca:	f003 0302 	and.w	r3, r3, #2
 80053ce:	2b02      	cmp	r3, #2
 80053d0:	d122      	bne.n	8005418 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	68db      	ldr	r3, [r3, #12]
 80053d8:	f003 0302 	and.w	r3, r3, #2
 80053dc:	2b02      	cmp	r3, #2
 80053de:	d11b      	bne.n	8005418 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f06f 0202 	mvn.w	r2, #2
 80053e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	2201      	movs	r2, #1
 80053ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	699b      	ldr	r3, [r3, #24]
 80053f6:	f003 0303 	and.w	r3, r3, #3
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d003      	beq.n	8005406 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80053fe:	6878      	ldr	r0, [r7, #4]
 8005400:	f7fb fdee 	bl	8000fe0 <HAL_TIM_IC_CaptureCallback>
 8005404:	e005      	b.n	8005412 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005406:	6878      	ldr	r0, [r7, #4]
 8005408:	f000 f8e9 	bl	80055de <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800540c:	6878      	ldr	r0, [r7, #4]
 800540e:	f000 f8ef 	bl	80055f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2200      	movs	r2, #0
 8005416:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	691b      	ldr	r3, [r3, #16]
 800541e:	f003 0304 	and.w	r3, r3, #4
 8005422:	2b04      	cmp	r3, #4
 8005424:	d122      	bne.n	800546c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	68db      	ldr	r3, [r3, #12]
 800542c:	f003 0304 	and.w	r3, r3, #4
 8005430:	2b04      	cmp	r3, #4
 8005432:	d11b      	bne.n	800546c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f06f 0204 	mvn.w	r2, #4
 800543c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	2202      	movs	r2, #2
 8005442:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	699b      	ldr	r3, [r3, #24]
 800544a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800544e:	2b00      	cmp	r3, #0
 8005450:	d003      	beq.n	800545a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005452:	6878      	ldr	r0, [r7, #4]
 8005454:	f7fb fdc4 	bl	8000fe0 <HAL_TIM_IC_CaptureCallback>
 8005458:	e005      	b.n	8005466 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800545a:	6878      	ldr	r0, [r7, #4]
 800545c:	f000 f8bf 	bl	80055de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005460:	6878      	ldr	r0, [r7, #4]
 8005462:	f000 f8c5 	bl	80055f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2200      	movs	r2, #0
 800546a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	691b      	ldr	r3, [r3, #16]
 8005472:	f003 0308 	and.w	r3, r3, #8
 8005476:	2b08      	cmp	r3, #8
 8005478:	d122      	bne.n	80054c0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	68db      	ldr	r3, [r3, #12]
 8005480:	f003 0308 	and.w	r3, r3, #8
 8005484:	2b08      	cmp	r3, #8
 8005486:	d11b      	bne.n	80054c0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f06f 0208 	mvn.w	r2, #8
 8005490:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2204      	movs	r2, #4
 8005496:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	69db      	ldr	r3, [r3, #28]
 800549e:	f003 0303 	and.w	r3, r3, #3
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d003      	beq.n	80054ae <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054a6:	6878      	ldr	r0, [r7, #4]
 80054a8:	f7fb fd9a 	bl	8000fe0 <HAL_TIM_IC_CaptureCallback>
 80054ac:	e005      	b.n	80054ba <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054ae:	6878      	ldr	r0, [r7, #4]
 80054b0:	f000 f895 	bl	80055de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054b4:	6878      	ldr	r0, [r7, #4]
 80054b6:	f000 f89b 	bl	80055f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2200      	movs	r2, #0
 80054be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	691b      	ldr	r3, [r3, #16]
 80054c6:	f003 0310 	and.w	r3, r3, #16
 80054ca:	2b10      	cmp	r3, #16
 80054cc:	d122      	bne.n	8005514 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	68db      	ldr	r3, [r3, #12]
 80054d4:	f003 0310 	and.w	r3, r3, #16
 80054d8:	2b10      	cmp	r3, #16
 80054da:	d11b      	bne.n	8005514 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f06f 0210 	mvn.w	r2, #16
 80054e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2208      	movs	r2, #8
 80054ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	69db      	ldr	r3, [r3, #28]
 80054f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d003      	beq.n	8005502 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054fa:	6878      	ldr	r0, [r7, #4]
 80054fc:	f7fb fd70 	bl	8000fe0 <HAL_TIM_IC_CaptureCallback>
 8005500:	e005      	b.n	800550e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005502:	6878      	ldr	r0, [r7, #4]
 8005504:	f000 f86b 	bl	80055de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005508:	6878      	ldr	r0, [r7, #4]
 800550a:	f000 f871 	bl	80055f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2200      	movs	r2, #0
 8005512:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	691b      	ldr	r3, [r3, #16]
 800551a:	f003 0301 	and.w	r3, r3, #1
 800551e:	2b01      	cmp	r3, #1
 8005520:	d10e      	bne.n	8005540 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	68db      	ldr	r3, [r3, #12]
 8005528:	f003 0301 	and.w	r3, r3, #1
 800552c:	2b01      	cmp	r3, #1
 800552e:	d107      	bne.n	8005540 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f06f 0201 	mvn.w	r2, #1
 8005538:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800553a:	6878      	ldr	r0, [r7, #4]
 800553c:	f000 f846 	bl	80055cc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	691b      	ldr	r3, [r3, #16]
 8005546:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800554a:	2b80      	cmp	r3, #128	@ 0x80
 800554c:	d10e      	bne.n	800556c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	68db      	ldr	r3, [r3, #12]
 8005554:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005558:	2b80      	cmp	r3, #128	@ 0x80
 800555a:	d107      	bne.n	800556c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005564:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005566:	6878      	ldr	r0, [r7, #4]
 8005568:	f000 f941 	bl	80057ee <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	691b      	ldr	r3, [r3, #16]
 8005572:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005576:	2b40      	cmp	r3, #64	@ 0x40
 8005578:	d10e      	bne.n	8005598 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	68db      	ldr	r3, [r3, #12]
 8005580:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005584:	2b40      	cmp	r3, #64	@ 0x40
 8005586:	d107      	bne.n	8005598 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005590:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005592:	6878      	ldr	r0, [r7, #4]
 8005594:	f000 f835 	bl	8005602 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	691b      	ldr	r3, [r3, #16]
 800559e:	f003 0320 	and.w	r3, r3, #32
 80055a2:	2b20      	cmp	r3, #32
 80055a4:	d10e      	bne.n	80055c4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	68db      	ldr	r3, [r3, #12]
 80055ac:	f003 0320 	and.w	r3, r3, #32
 80055b0:	2b20      	cmp	r3, #32
 80055b2:	d107      	bne.n	80055c4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f06f 0220 	mvn.w	r2, #32
 80055bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80055be:	6878      	ldr	r0, [r7, #4]
 80055c0:	f000 f90c 	bl	80057dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80055c4:	bf00      	nop
 80055c6:	3708      	adds	r7, #8
 80055c8:	46bd      	mov	sp, r7
 80055ca:	bd80      	pop	{r7, pc}

080055cc <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80055cc:	b480      	push	{r7}
 80055ce:	b083      	sub	sp, #12
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80055d4:	bf00      	nop
 80055d6:	370c      	adds	r7, #12
 80055d8:	46bd      	mov	sp, r7
 80055da:	bc80      	pop	{r7}
 80055dc:	4770      	bx	lr

080055de <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80055de:	b480      	push	{r7}
 80055e0:	b083      	sub	sp, #12
 80055e2:	af00      	add	r7, sp, #0
 80055e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80055e6:	bf00      	nop
 80055e8:	370c      	adds	r7, #12
 80055ea:	46bd      	mov	sp, r7
 80055ec:	bc80      	pop	{r7}
 80055ee:	4770      	bx	lr

080055f0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80055f0:	b480      	push	{r7}
 80055f2:	b083      	sub	sp, #12
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80055f8:	bf00      	nop
 80055fa:	370c      	adds	r7, #12
 80055fc:	46bd      	mov	sp, r7
 80055fe:	bc80      	pop	{r7}
 8005600:	4770      	bx	lr

08005602 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005602:	b480      	push	{r7}
 8005604:	b083      	sub	sp, #12
 8005606:	af00      	add	r7, sp, #0
 8005608:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800560a:	bf00      	nop
 800560c:	370c      	adds	r7, #12
 800560e:	46bd      	mov	sp, r7
 8005610:	bc80      	pop	{r7}
 8005612:	4770      	bx	lr

08005614 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005614:	b480      	push	{r7}
 8005616:	b085      	sub	sp, #20
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
 800561c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	4a29      	ldr	r2, [pc, #164]	@ (80056cc <TIM_Base_SetConfig+0xb8>)
 8005628:	4293      	cmp	r3, r2
 800562a:	d00b      	beq.n	8005644 <TIM_Base_SetConfig+0x30>
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005632:	d007      	beq.n	8005644 <TIM_Base_SetConfig+0x30>
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	4a26      	ldr	r2, [pc, #152]	@ (80056d0 <TIM_Base_SetConfig+0xbc>)
 8005638:	4293      	cmp	r3, r2
 800563a:	d003      	beq.n	8005644 <TIM_Base_SetConfig+0x30>
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	4a25      	ldr	r2, [pc, #148]	@ (80056d4 <TIM_Base_SetConfig+0xc0>)
 8005640:	4293      	cmp	r3, r2
 8005642:	d108      	bne.n	8005656 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800564a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800564c:	683b      	ldr	r3, [r7, #0]
 800564e:	685b      	ldr	r3, [r3, #4]
 8005650:	68fa      	ldr	r2, [r7, #12]
 8005652:	4313      	orrs	r3, r2
 8005654:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	4a1c      	ldr	r2, [pc, #112]	@ (80056cc <TIM_Base_SetConfig+0xb8>)
 800565a:	4293      	cmp	r3, r2
 800565c:	d00b      	beq.n	8005676 <TIM_Base_SetConfig+0x62>
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005664:	d007      	beq.n	8005676 <TIM_Base_SetConfig+0x62>
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	4a19      	ldr	r2, [pc, #100]	@ (80056d0 <TIM_Base_SetConfig+0xbc>)
 800566a:	4293      	cmp	r3, r2
 800566c:	d003      	beq.n	8005676 <TIM_Base_SetConfig+0x62>
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	4a18      	ldr	r2, [pc, #96]	@ (80056d4 <TIM_Base_SetConfig+0xc0>)
 8005672:	4293      	cmp	r3, r2
 8005674:	d108      	bne.n	8005688 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800567c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	68db      	ldr	r3, [r3, #12]
 8005682:	68fa      	ldr	r2, [r7, #12]
 8005684:	4313      	orrs	r3, r2
 8005686:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	695b      	ldr	r3, [r3, #20]
 8005692:	4313      	orrs	r3, r2
 8005694:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	68fa      	ldr	r2, [r7, #12]
 800569a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	689a      	ldr	r2, [r3, #8]
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	681a      	ldr	r2, [r3, #0]
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	4a07      	ldr	r2, [pc, #28]	@ (80056cc <TIM_Base_SetConfig+0xb8>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d103      	bne.n	80056bc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80056b4:	683b      	ldr	r3, [r7, #0]
 80056b6:	691a      	ldr	r2, [r3, #16]
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2201      	movs	r2, #1
 80056c0:	615a      	str	r2, [r3, #20]
}
 80056c2:	bf00      	nop
 80056c4:	3714      	adds	r7, #20
 80056c6:	46bd      	mov	sp, r7
 80056c8:	bc80      	pop	{r7}
 80056ca:	4770      	bx	lr
 80056cc:	40012c00 	.word	0x40012c00
 80056d0:	40000400 	.word	0x40000400
 80056d4:	40000800 	.word	0x40000800

080056d8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80056d8:	b480      	push	{r7}
 80056da:	b087      	sub	sp, #28
 80056dc:	af00      	add	r7, sp, #0
 80056de:	60f8      	str	r0, [r7, #12]
 80056e0:	60b9      	str	r1, [r7, #8]
 80056e2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80056e4:	68bb      	ldr	r3, [r7, #8]
 80056e6:	f003 031f 	and.w	r3, r3, #31
 80056ea:	2201      	movs	r2, #1
 80056ec:	fa02 f303 	lsl.w	r3, r2, r3
 80056f0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	6a1a      	ldr	r2, [r3, #32]
 80056f6:	697b      	ldr	r3, [r7, #20]
 80056f8:	43db      	mvns	r3, r3
 80056fa:	401a      	ands	r2, r3
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	6a1a      	ldr	r2, [r3, #32]
 8005704:	68bb      	ldr	r3, [r7, #8]
 8005706:	f003 031f 	and.w	r3, r3, #31
 800570a:	6879      	ldr	r1, [r7, #4]
 800570c:	fa01 f303 	lsl.w	r3, r1, r3
 8005710:	431a      	orrs	r2, r3
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	621a      	str	r2, [r3, #32]
}
 8005716:	bf00      	nop
 8005718:	371c      	adds	r7, #28
 800571a:	46bd      	mov	sp, r7
 800571c:	bc80      	pop	{r7}
 800571e:	4770      	bx	lr

08005720 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005720:	b480      	push	{r7}
 8005722:	b085      	sub	sp, #20
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
 8005728:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005730:	2b01      	cmp	r3, #1
 8005732:	d101      	bne.n	8005738 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005734:	2302      	movs	r3, #2
 8005736:	e046      	b.n	80057c6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2201      	movs	r2, #1
 800573c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2202      	movs	r2, #2
 8005744:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	685b      	ldr	r3, [r3, #4]
 800574e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	689b      	ldr	r3, [r3, #8]
 8005756:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800575e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	68fa      	ldr	r2, [r7, #12]
 8005766:	4313      	orrs	r3, r2
 8005768:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	68fa      	ldr	r2, [r7, #12]
 8005770:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4a16      	ldr	r2, [pc, #88]	@ (80057d0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005778:	4293      	cmp	r3, r2
 800577a:	d00e      	beq.n	800579a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005784:	d009      	beq.n	800579a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	4a12      	ldr	r2, [pc, #72]	@ (80057d4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800578c:	4293      	cmp	r3, r2
 800578e:	d004      	beq.n	800579a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	4a10      	ldr	r2, [pc, #64]	@ (80057d8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005796:	4293      	cmp	r3, r2
 8005798:	d10c      	bne.n	80057b4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80057a0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80057a2:	683b      	ldr	r3, [r7, #0]
 80057a4:	685b      	ldr	r3, [r3, #4]
 80057a6:	68ba      	ldr	r2, [r7, #8]
 80057a8:	4313      	orrs	r3, r2
 80057aa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	68ba      	ldr	r2, [r7, #8]
 80057b2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2201      	movs	r2, #1
 80057b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2200      	movs	r2, #0
 80057c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80057c4:	2300      	movs	r3, #0
}
 80057c6:	4618      	mov	r0, r3
 80057c8:	3714      	adds	r7, #20
 80057ca:	46bd      	mov	sp, r7
 80057cc:	bc80      	pop	{r7}
 80057ce:	4770      	bx	lr
 80057d0:	40012c00 	.word	0x40012c00
 80057d4:	40000400 	.word	0x40000400
 80057d8:	40000800 	.word	0x40000800

080057dc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80057dc:	b480      	push	{r7}
 80057de:	b083      	sub	sp, #12
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80057e4:	bf00      	nop
 80057e6:	370c      	adds	r7, #12
 80057e8:	46bd      	mov	sp, r7
 80057ea:	bc80      	pop	{r7}
 80057ec:	4770      	bx	lr

080057ee <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80057ee:	b480      	push	{r7}
 80057f0:	b083      	sub	sp, #12
 80057f2:	af00      	add	r7, sp, #0
 80057f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80057f6:	bf00      	nop
 80057f8:	370c      	adds	r7, #12
 80057fa:	46bd      	mov	sp, r7
 80057fc:	bc80      	pop	{r7}
 80057fe:	4770      	bx	lr

08005800 <__cvt>:
 8005800:	2b00      	cmp	r3, #0
 8005802:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005806:	461d      	mov	r5, r3
 8005808:	bfbb      	ittet	lt
 800580a:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800580e:	461d      	movlt	r5, r3
 8005810:	2300      	movge	r3, #0
 8005812:	232d      	movlt	r3, #45	@ 0x2d
 8005814:	b088      	sub	sp, #32
 8005816:	4614      	mov	r4, r2
 8005818:	bfb8      	it	lt
 800581a:	4614      	movlt	r4, r2
 800581c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800581e:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8005820:	7013      	strb	r3, [r2, #0]
 8005822:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005824:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8005828:	f023 0820 	bic.w	r8, r3, #32
 800582c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005830:	d005      	beq.n	800583e <__cvt+0x3e>
 8005832:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005836:	d100      	bne.n	800583a <__cvt+0x3a>
 8005838:	3601      	adds	r6, #1
 800583a:	2302      	movs	r3, #2
 800583c:	e000      	b.n	8005840 <__cvt+0x40>
 800583e:	2303      	movs	r3, #3
 8005840:	aa07      	add	r2, sp, #28
 8005842:	9204      	str	r2, [sp, #16]
 8005844:	aa06      	add	r2, sp, #24
 8005846:	e9cd a202 	strd	sl, r2, [sp, #8]
 800584a:	e9cd 3600 	strd	r3, r6, [sp]
 800584e:	4622      	mov	r2, r4
 8005850:	462b      	mov	r3, r5
 8005852:	f001 f8a9 	bl	80069a8 <_dtoa_r>
 8005856:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800585a:	4607      	mov	r7, r0
 800585c:	d119      	bne.n	8005892 <__cvt+0x92>
 800585e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005860:	07db      	lsls	r3, r3, #31
 8005862:	d50e      	bpl.n	8005882 <__cvt+0x82>
 8005864:	eb00 0906 	add.w	r9, r0, r6
 8005868:	2200      	movs	r2, #0
 800586a:	2300      	movs	r3, #0
 800586c:	4620      	mov	r0, r4
 800586e:	4629      	mov	r1, r5
 8005870:	f7fb f89a 	bl	80009a8 <__aeabi_dcmpeq>
 8005874:	b108      	cbz	r0, 800587a <__cvt+0x7a>
 8005876:	f8cd 901c 	str.w	r9, [sp, #28]
 800587a:	2230      	movs	r2, #48	@ 0x30
 800587c:	9b07      	ldr	r3, [sp, #28]
 800587e:	454b      	cmp	r3, r9
 8005880:	d31e      	bcc.n	80058c0 <__cvt+0xc0>
 8005882:	4638      	mov	r0, r7
 8005884:	9b07      	ldr	r3, [sp, #28]
 8005886:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8005888:	1bdb      	subs	r3, r3, r7
 800588a:	6013      	str	r3, [r2, #0]
 800588c:	b008      	add	sp, #32
 800588e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005892:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005896:	eb00 0906 	add.w	r9, r0, r6
 800589a:	d1e5      	bne.n	8005868 <__cvt+0x68>
 800589c:	7803      	ldrb	r3, [r0, #0]
 800589e:	2b30      	cmp	r3, #48	@ 0x30
 80058a0:	d10a      	bne.n	80058b8 <__cvt+0xb8>
 80058a2:	2200      	movs	r2, #0
 80058a4:	2300      	movs	r3, #0
 80058a6:	4620      	mov	r0, r4
 80058a8:	4629      	mov	r1, r5
 80058aa:	f7fb f87d 	bl	80009a8 <__aeabi_dcmpeq>
 80058ae:	b918      	cbnz	r0, 80058b8 <__cvt+0xb8>
 80058b0:	f1c6 0601 	rsb	r6, r6, #1
 80058b4:	f8ca 6000 	str.w	r6, [sl]
 80058b8:	f8da 3000 	ldr.w	r3, [sl]
 80058bc:	4499      	add	r9, r3
 80058be:	e7d3      	b.n	8005868 <__cvt+0x68>
 80058c0:	1c59      	adds	r1, r3, #1
 80058c2:	9107      	str	r1, [sp, #28]
 80058c4:	701a      	strb	r2, [r3, #0]
 80058c6:	e7d9      	b.n	800587c <__cvt+0x7c>

080058c8 <__exponent>:
 80058c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80058ca:	2900      	cmp	r1, #0
 80058cc:	bfb6      	itet	lt
 80058ce:	232d      	movlt	r3, #45	@ 0x2d
 80058d0:	232b      	movge	r3, #43	@ 0x2b
 80058d2:	4249      	neglt	r1, r1
 80058d4:	2909      	cmp	r1, #9
 80058d6:	7002      	strb	r2, [r0, #0]
 80058d8:	7043      	strb	r3, [r0, #1]
 80058da:	dd29      	ble.n	8005930 <__exponent+0x68>
 80058dc:	f10d 0307 	add.w	r3, sp, #7
 80058e0:	461d      	mov	r5, r3
 80058e2:	270a      	movs	r7, #10
 80058e4:	fbb1 f6f7 	udiv	r6, r1, r7
 80058e8:	461a      	mov	r2, r3
 80058ea:	fb07 1416 	mls	r4, r7, r6, r1
 80058ee:	3430      	adds	r4, #48	@ 0x30
 80058f0:	f802 4c01 	strb.w	r4, [r2, #-1]
 80058f4:	460c      	mov	r4, r1
 80058f6:	2c63      	cmp	r4, #99	@ 0x63
 80058f8:	4631      	mov	r1, r6
 80058fa:	f103 33ff 	add.w	r3, r3, #4294967295
 80058fe:	dcf1      	bgt.n	80058e4 <__exponent+0x1c>
 8005900:	3130      	adds	r1, #48	@ 0x30
 8005902:	1e94      	subs	r4, r2, #2
 8005904:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005908:	4623      	mov	r3, r4
 800590a:	1c41      	adds	r1, r0, #1
 800590c:	42ab      	cmp	r3, r5
 800590e:	d30a      	bcc.n	8005926 <__exponent+0x5e>
 8005910:	f10d 0309 	add.w	r3, sp, #9
 8005914:	1a9b      	subs	r3, r3, r2
 8005916:	42ac      	cmp	r4, r5
 8005918:	bf88      	it	hi
 800591a:	2300      	movhi	r3, #0
 800591c:	3302      	adds	r3, #2
 800591e:	4403      	add	r3, r0
 8005920:	1a18      	subs	r0, r3, r0
 8005922:	b003      	add	sp, #12
 8005924:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005926:	f813 6b01 	ldrb.w	r6, [r3], #1
 800592a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800592e:	e7ed      	b.n	800590c <__exponent+0x44>
 8005930:	2330      	movs	r3, #48	@ 0x30
 8005932:	3130      	adds	r1, #48	@ 0x30
 8005934:	7083      	strb	r3, [r0, #2]
 8005936:	70c1      	strb	r1, [r0, #3]
 8005938:	1d03      	adds	r3, r0, #4
 800593a:	e7f1      	b.n	8005920 <__exponent+0x58>

0800593c <_printf_float>:
 800593c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005940:	b091      	sub	sp, #68	@ 0x44
 8005942:	460c      	mov	r4, r1
 8005944:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8005948:	4616      	mov	r6, r2
 800594a:	461f      	mov	r7, r3
 800594c:	4605      	mov	r5, r0
 800594e:	f000 ff0b 	bl	8006768 <_localeconv_r>
 8005952:	6803      	ldr	r3, [r0, #0]
 8005954:	4618      	mov	r0, r3
 8005956:	9308      	str	r3, [sp, #32]
 8005958:	f7fa fbfa 	bl	8000150 <strlen>
 800595c:	2300      	movs	r3, #0
 800595e:	930e      	str	r3, [sp, #56]	@ 0x38
 8005960:	f8d8 3000 	ldr.w	r3, [r8]
 8005964:	9009      	str	r0, [sp, #36]	@ 0x24
 8005966:	3307      	adds	r3, #7
 8005968:	f023 0307 	bic.w	r3, r3, #7
 800596c:	f103 0208 	add.w	r2, r3, #8
 8005970:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005974:	f8d4 b000 	ldr.w	fp, [r4]
 8005978:	f8c8 2000 	str.w	r2, [r8]
 800597c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005980:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005984:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005986:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800598a:	f04f 32ff 	mov.w	r2, #4294967295
 800598e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005992:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005996:	4b9c      	ldr	r3, [pc, #624]	@ (8005c08 <_printf_float+0x2cc>)
 8005998:	f7fb f838 	bl	8000a0c <__aeabi_dcmpun>
 800599c:	bb70      	cbnz	r0, 80059fc <_printf_float+0xc0>
 800599e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80059a2:	f04f 32ff 	mov.w	r2, #4294967295
 80059a6:	4b98      	ldr	r3, [pc, #608]	@ (8005c08 <_printf_float+0x2cc>)
 80059a8:	f7fb f812 	bl	80009d0 <__aeabi_dcmple>
 80059ac:	bb30      	cbnz	r0, 80059fc <_printf_float+0xc0>
 80059ae:	2200      	movs	r2, #0
 80059b0:	2300      	movs	r3, #0
 80059b2:	4640      	mov	r0, r8
 80059b4:	4649      	mov	r1, r9
 80059b6:	f7fb f801 	bl	80009bc <__aeabi_dcmplt>
 80059ba:	b110      	cbz	r0, 80059c2 <_printf_float+0x86>
 80059bc:	232d      	movs	r3, #45	@ 0x2d
 80059be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80059c2:	4a92      	ldr	r2, [pc, #584]	@ (8005c0c <_printf_float+0x2d0>)
 80059c4:	4b92      	ldr	r3, [pc, #584]	@ (8005c10 <_printf_float+0x2d4>)
 80059c6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80059ca:	bf94      	ite	ls
 80059cc:	4690      	movls	r8, r2
 80059ce:	4698      	movhi	r8, r3
 80059d0:	2303      	movs	r3, #3
 80059d2:	f04f 0900 	mov.w	r9, #0
 80059d6:	6123      	str	r3, [r4, #16]
 80059d8:	f02b 0304 	bic.w	r3, fp, #4
 80059dc:	6023      	str	r3, [r4, #0]
 80059de:	4633      	mov	r3, r6
 80059e0:	4621      	mov	r1, r4
 80059e2:	4628      	mov	r0, r5
 80059e4:	9700      	str	r7, [sp, #0]
 80059e6:	aa0f      	add	r2, sp, #60	@ 0x3c
 80059e8:	f000 f9d4 	bl	8005d94 <_printf_common>
 80059ec:	3001      	adds	r0, #1
 80059ee:	f040 8090 	bne.w	8005b12 <_printf_float+0x1d6>
 80059f2:	f04f 30ff 	mov.w	r0, #4294967295
 80059f6:	b011      	add	sp, #68	@ 0x44
 80059f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059fc:	4642      	mov	r2, r8
 80059fe:	464b      	mov	r3, r9
 8005a00:	4640      	mov	r0, r8
 8005a02:	4649      	mov	r1, r9
 8005a04:	f7fb f802 	bl	8000a0c <__aeabi_dcmpun>
 8005a08:	b148      	cbz	r0, 8005a1e <_printf_float+0xe2>
 8005a0a:	464b      	mov	r3, r9
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	bfb8      	it	lt
 8005a10:	232d      	movlt	r3, #45	@ 0x2d
 8005a12:	4a80      	ldr	r2, [pc, #512]	@ (8005c14 <_printf_float+0x2d8>)
 8005a14:	bfb8      	it	lt
 8005a16:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005a1a:	4b7f      	ldr	r3, [pc, #508]	@ (8005c18 <_printf_float+0x2dc>)
 8005a1c:	e7d3      	b.n	80059c6 <_printf_float+0x8a>
 8005a1e:	6863      	ldr	r3, [r4, #4]
 8005a20:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8005a24:	1c5a      	adds	r2, r3, #1
 8005a26:	d13f      	bne.n	8005aa8 <_printf_float+0x16c>
 8005a28:	2306      	movs	r3, #6
 8005a2a:	6063      	str	r3, [r4, #4]
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8005a32:	6023      	str	r3, [r4, #0]
 8005a34:	9206      	str	r2, [sp, #24]
 8005a36:	aa0e      	add	r2, sp, #56	@ 0x38
 8005a38:	e9cd a204 	strd	sl, r2, [sp, #16]
 8005a3c:	aa0d      	add	r2, sp, #52	@ 0x34
 8005a3e:	9203      	str	r2, [sp, #12]
 8005a40:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8005a44:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005a48:	6863      	ldr	r3, [r4, #4]
 8005a4a:	4642      	mov	r2, r8
 8005a4c:	9300      	str	r3, [sp, #0]
 8005a4e:	4628      	mov	r0, r5
 8005a50:	464b      	mov	r3, r9
 8005a52:	910a      	str	r1, [sp, #40]	@ 0x28
 8005a54:	f7ff fed4 	bl	8005800 <__cvt>
 8005a58:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005a5a:	4680      	mov	r8, r0
 8005a5c:	2947      	cmp	r1, #71	@ 0x47
 8005a5e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8005a60:	d128      	bne.n	8005ab4 <_printf_float+0x178>
 8005a62:	1cc8      	adds	r0, r1, #3
 8005a64:	db02      	blt.n	8005a6c <_printf_float+0x130>
 8005a66:	6863      	ldr	r3, [r4, #4]
 8005a68:	4299      	cmp	r1, r3
 8005a6a:	dd40      	ble.n	8005aee <_printf_float+0x1b2>
 8005a6c:	f1aa 0a02 	sub.w	sl, sl, #2
 8005a70:	fa5f fa8a 	uxtb.w	sl, sl
 8005a74:	4652      	mov	r2, sl
 8005a76:	3901      	subs	r1, #1
 8005a78:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005a7c:	910d      	str	r1, [sp, #52]	@ 0x34
 8005a7e:	f7ff ff23 	bl	80058c8 <__exponent>
 8005a82:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005a84:	4681      	mov	r9, r0
 8005a86:	1813      	adds	r3, r2, r0
 8005a88:	2a01      	cmp	r2, #1
 8005a8a:	6123      	str	r3, [r4, #16]
 8005a8c:	dc02      	bgt.n	8005a94 <_printf_float+0x158>
 8005a8e:	6822      	ldr	r2, [r4, #0]
 8005a90:	07d2      	lsls	r2, r2, #31
 8005a92:	d501      	bpl.n	8005a98 <_printf_float+0x15c>
 8005a94:	3301      	adds	r3, #1
 8005a96:	6123      	str	r3, [r4, #16]
 8005a98:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d09e      	beq.n	80059de <_printf_float+0xa2>
 8005aa0:	232d      	movs	r3, #45	@ 0x2d
 8005aa2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005aa6:	e79a      	b.n	80059de <_printf_float+0xa2>
 8005aa8:	2947      	cmp	r1, #71	@ 0x47
 8005aaa:	d1bf      	bne.n	8005a2c <_printf_float+0xf0>
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d1bd      	bne.n	8005a2c <_printf_float+0xf0>
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	e7ba      	b.n	8005a2a <_printf_float+0xee>
 8005ab4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005ab8:	d9dc      	bls.n	8005a74 <_printf_float+0x138>
 8005aba:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005abe:	d118      	bne.n	8005af2 <_printf_float+0x1b6>
 8005ac0:	2900      	cmp	r1, #0
 8005ac2:	6863      	ldr	r3, [r4, #4]
 8005ac4:	dd0b      	ble.n	8005ade <_printf_float+0x1a2>
 8005ac6:	6121      	str	r1, [r4, #16]
 8005ac8:	b913      	cbnz	r3, 8005ad0 <_printf_float+0x194>
 8005aca:	6822      	ldr	r2, [r4, #0]
 8005acc:	07d0      	lsls	r0, r2, #31
 8005ace:	d502      	bpl.n	8005ad6 <_printf_float+0x19a>
 8005ad0:	3301      	adds	r3, #1
 8005ad2:	440b      	add	r3, r1
 8005ad4:	6123      	str	r3, [r4, #16]
 8005ad6:	f04f 0900 	mov.w	r9, #0
 8005ada:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005adc:	e7dc      	b.n	8005a98 <_printf_float+0x15c>
 8005ade:	b913      	cbnz	r3, 8005ae6 <_printf_float+0x1aa>
 8005ae0:	6822      	ldr	r2, [r4, #0]
 8005ae2:	07d2      	lsls	r2, r2, #31
 8005ae4:	d501      	bpl.n	8005aea <_printf_float+0x1ae>
 8005ae6:	3302      	adds	r3, #2
 8005ae8:	e7f4      	b.n	8005ad4 <_printf_float+0x198>
 8005aea:	2301      	movs	r3, #1
 8005aec:	e7f2      	b.n	8005ad4 <_printf_float+0x198>
 8005aee:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005af2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005af4:	4299      	cmp	r1, r3
 8005af6:	db05      	blt.n	8005b04 <_printf_float+0x1c8>
 8005af8:	6823      	ldr	r3, [r4, #0]
 8005afa:	6121      	str	r1, [r4, #16]
 8005afc:	07d8      	lsls	r0, r3, #31
 8005afe:	d5ea      	bpl.n	8005ad6 <_printf_float+0x19a>
 8005b00:	1c4b      	adds	r3, r1, #1
 8005b02:	e7e7      	b.n	8005ad4 <_printf_float+0x198>
 8005b04:	2900      	cmp	r1, #0
 8005b06:	bfcc      	ite	gt
 8005b08:	2201      	movgt	r2, #1
 8005b0a:	f1c1 0202 	rsble	r2, r1, #2
 8005b0e:	4413      	add	r3, r2
 8005b10:	e7e0      	b.n	8005ad4 <_printf_float+0x198>
 8005b12:	6823      	ldr	r3, [r4, #0]
 8005b14:	055a      	lsls	r2, r3, #21
 8005b16:	d407      	bmi.n	8005b28 <_printf_float+0x1ec>
 8005b18:	6923      	ldr	r3, [r4, #16]
 8005b1a:	4642      	mov	r2, r8
 8005b1c:	4631      	mov	r1, r6
 8005b1e:	4628      	mov	r0, r5
 8005b20:	47b8      	blx	r7
 8005b22:	3001      	adds	r0, #1
 8005b24:	d12b      	bne.n	8005b7e <_printf_float+0x242>
 8005b26:	e764      	b.n	80059f2 <_printf_float+0xb6>
 8005b28:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005b2c:	f240 80dc 	bls.w	8005ce8 <_printf_float+0x3ac>
 8005b30:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005b34:	2200      	movs	r2, #0
 8005b36:	2300      	movs	r3, #0
 8005b38:	f7fa ff36 	bl	80009a8 <__aeabi_dcmpeq>
 8005b3c:	2800      	cmp	r0, #0
 8005b3e:	d033      	beq.n	8005ba8 <_printf_float+0x26c>
 8005b40:	2301      	movs	r3, #1
 8005b42:	4631      	mov	r1, r6
 8005b44:	4628      	mov	r0, r5
 8005b46:	4a35      	ldr	r2, [pc, #212]	@ (8005c1c <_printf_float+0x2e0>)
 8005b48:	47b8      	blx	r7
 8005b4a:	3001      	adds	r0, #1
 8005b4c:	f43f af51 	beq.w	80059f2 <_printf_float+0xb6>
 8005b50:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8005b54:	4543      	cmp	r3, r8
 8005b56:	db02      	blt.n	8005b5e <_printf_float+0x222>
 8005b58:	6823      	ldr	r3, [r4, #0]
 8005b5a:	07d8      	lsls	r0, r3, #31
 8005b5c:	d50f      	bpl.n	8005b7e <_printf_float+0x242>
 8005b5e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005b62:	4631      	mov	r1, r6
 8005b64:	4628      	mov	r0, r5
 8005b66:	47b8      	blx	r7
 8005b68:	3001      	adds	r0, #1
 8005b6a:	f43f af42 	beq.w	80059f2 <_printf_float+0xb6>
 8005b6e:	f04f 0900 	mov.w	r9, #0
 8005b72:	f108 38ff 	add.w	r8, r8, #4294967295
 8005b76:	f104 0a1a 	add.w	sl, r4, #26
 8005b7a:	45c8      	cmp	r8, r9
 8005b7c:	dc09      	bgt.n	8005b92 <_printf_float+0x256>
 8005b7e:	6823      	ldr	r3, [r4, #0]
 8005b80:	079b      	lsls	r3, r3, #30
 8005b82:	f100 8102 	bmi.w	8005d8a <_printf_float+0x44e>
 8005b86:	68e0      	ldr	r0, [r4, #12]
 8005b88:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005b8a:	4298      	cmp	r0, r3
 8005b8c:	bfb8      	it	lt
 8005b8e:	4618      	movlt	r0, r3
 8005b90:	e731      	b.n	80059f6 <_printf_float+0xba>
 8005b92:	2301      	movs	r3, #1
 8005b94:	4652      	mov	r2, sl
 8005b96:	4631      	mov	r1, r6
 8005b98:	4628      	mov	r0, r5
 8005b9a:	47b8      	blx	r7
 8005b9c:	3001      	adds	r0, #1
 8005b9e:	f43f af28 	beq.w	80059f2 <_printf_float+0xb6>
 8005ba2:	f109 0901 	add.w	r9, r9, #1
 8005ba6:	e7e8      	b.n	8005b7a <_printf_float+0x23e>
 8005ba8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	dc38      	bgt.n	8005c20 <_printf_float+0x2e4>
 8005bae:	2301      	movs	r3, #1
 8005bb0:	4631      	mov	r1, r6
 8005bb2:	4628      	mov	r0, r5
 8005bb4:	4a19      	ldr	r2, [pc, #100]	@ (8005c1c <_printf_float+0x2e0>)
 8005bb6:	47b8      	blx	r7
 8005bb8:	3001      	adds	r0, #1
 8005bba:	f43f af1a 	beq.w	80059f2 <_printf_float+0xb6>
 8005bbe:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8005bc2:	ea59 0303 	orrs.w	r3, r9, r3
 8005bc6:	d102      	bne.n	8005bce <_printf_float+0x292>
 8005bc8:	6823      	ldr	r3, [r4, #0]
 8005bca:	07d9      	lsls	r1, r3, #31
 8005bcc:	d5d7      	bpl.n	8005b7e <_printf_float+0x242>
 8005bce:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005bd2:	4631      	mov	r1, r6
 8005bd4:	4628      	mov	r0, r5
 8005bd6:	47b8      	blx	r7
 8005bd8:	3001      	adds	r0, #1
 8005bda:	f43f af0a 	beq.w	80059f2 <_printf_float+0xb6>
 8005bde:	f04f 0a00 	mov.w	sl, #0
 8005be2:	f104 0b1a 	add.w	fp, r4, #26
 8005be6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005be8:	425b      	negs	r3, r3
 8005bea:	4553      	cmp	r3, sl
 8005bec:	dc01      	bgt.n	8005bf2 <_printf_float+0x2b6>
 8005bee:	464b      	mov	r3, r9
 8005bf0:	e793      	b.n	8005b1a <_printf_float+0x1de>
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	465a      	mov	r2, fp
 8005bf6:	4631      	mov	r1, r6
 8005bf8:	4628      	mov	r0, r5
 8005bfa:	47b8      	blx	r7
 8005bfc:	3001      	adds	r0, #1
 8005bfe:	f43f aef8 	beq.w	80059f2 <_printf_float+0xb6>
 8005c02:	f10a 0a01 	add.w	sl, sl, #1
 8005c06:	e7ee      	b.n	8005be6 <_printf_float+0x2aa>
 8005c08:	7fefffff 	.word	0x7fefffff
 8005c0c:	0800a6d6 	.word	0x0800a6d6
 8005c10:	0800a6da 	.word	0x0800a6da
 8005c14:	0800a6de 	.word	0x0800a6de
 8005c18:	0800a6e2 	.word	0x0800a6e2
 8005c1c:	0800a6e6 	.word	0x0800a6e6
 8005c20:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005c22:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005c26:	4553      	cmp	r3, sl
 8005c28:	bfa8      	it	ge
 8005c2a:	4653      	movge	r3, sl
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	4699      	mov	r9, r3
 8005c30:	dc36      	bgt.n	8005ca0 <_printf_float+0x364>
 8005c32:	f04f 0b00 	mov.w	fp, #0
 8005c36:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005c3a:	f104 021a 	add.w	r2, r4, #26
 8005c3e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005c40:	930a      	str	r3, [sp, #40]	@ 0x28
 8005c42:	eba3 0309 	sub.w	r3, r3, r9
 8005c46:	455b      	cmp	r3, fp
 8005c48:	dc31      	bgt.n	8005cae <_printf_float+0x372>
 8005c4a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005c4c:	459a      	cmp	sl, r3
 8005c4e:	dc3a      	bgt.n	8005cc6 <_printf_float+0x38a>
 8005c50:	6823      	ldr	r3, [r4, #0]
 8005c52:	07da      	lsls	r2, r3, #31
 8005c54:	d437      	bmi.n	8005cc6 <_printf_float+0x38a>
 8005c56:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005c58:	ebaa 0903 	sub.w	r9, sl, r3
 8005c5c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005c5e:	ebaa 0303 	sub.w	r3, sl, r3
 8005c62:	4599      	cmp	r9, r3
 8005c64:	bfa8      	it	ge
 8005c66:	4699      	movge	r9, r3
 8005c68:	f1b9 0f00 	cmp.w	r9, #0
 8005c6c:	dc33      	bgt.n	8005cd6 <_printf_float+0x39a>
 8005c6e:	f04f 0800 	mov.w	r8, #0
 8005c72:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005c76:	f104 0b1a 	add.w	fp, r4, #26
 8005c7a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005c7c:	ebaa 0303 	sub.w	r3, sl, r3
 8005c80:	eba3 0309 	sub.w	r3, r3, r9
 8005c84:	4543      	cmp	r3, r8
 8005c86:	f77f af7a 	ble.w	8005b7e <_printf_float+0x242>
 8005c8a:	2301      	movs	r3, #1
 8005c8c:	465a      	mov	r2, fp
 8005c8e:	4631      	mov	r1, r6
 8005c90:	4628      	mov	r0, r5
 8005c92:	47b8      	blx	r7
 8005c94:	3001      	adds	r0, #1
 8005c96:	f43f aeac 	beq.w	80059f2 <_printf_float+0xb6>
 8005c9a:	f108 0801 	add.w	r8, r8, #1
 8005c9e:	e7ec      	b.n	8005c7a <_printf_float+0x33e>
 8005ca0:	4642      	mov	r2, r8
 8005ca2:	4631      	mov	r1, r6
 8005ca4:	4628      	mov	r0, r5
 8005ca6:	47b8      	blx	r7
 8005ca8:	3001      	adds	r0, #1
 8005caa:	d1c2      	bne.n	8005c32 <_printf_float+0x2f6>
 8005cac:	e6a1      	b.n	80059f2 <_printf_float+0xb6>
 8005cae:	2301      	movs	r3, #1
 8005cb0:	4631      	mov	r1, r6
 8005cb2:	4628      	mov	r0, r5
 8005cb4:	920a      	str	r2, [sp, #40]	@ 0x28
 8005cb6:	47b8      	blx	r7
 8005cb8:	3001      	adds	r0, #1
 8005cba:	f43f ae9a 	beq.w	80059f2 <_printf_float+0xb6>
 8005cbe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005cc0:	f10b 0b01 	add.w	fp, fp, #1
 8005cc4:	e7bb      	b.n	8005c3e <_printf_float+0x302>
 8005cc6:	4631      	mov	r1, r6
 8005cc8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005ccc:	4628      	mov	r0, r5
 8005cce:	47b8      	blx	r7
 8005cd0:	3001      	adds	r0, #1
 8005cd2:	d1c0      	bne.n	8005c56 <_printf_float+0x31a>
 8005cd4:	e68d      	b.n	80059f2 <_printf_float+0xb6>
 8005cd6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005cd8:	464b      	mov	r3, r9
 8005cda:	4631      	mov	r1, r6
 8005cdc:	4628      	mov	r0, r5
 8005cde:	4442      	add	r2, r8
 8005ce0:	47b8      	blx	r7
 8005ce2:	3001      	adds	r0, #1
 8005ce4:	d1c3      	bne.n	8005c6e <_printf_float+0x332>
 8005ce6:	e684      	b.n	80059f2 <_printf_float+0xb6>
 8005ce8:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005cec:	f1ba 0f01 	cmp.w	sl, #1
 8005cf0:	dc01      	bgt.n	8005cf6 <_printf_float+0x3ba>
 8005cf2:	07db      	lsls	r3, r3, #31
 8005cf4:	d536      	bpl.n	8005d64 <_printf_float+0x428>
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	4642      	mov	r2, r8
 8005cfa:	4631      	mov	r1, r6
 8005cfc:	4628      	mov	r0, r5
 8005cfe:	47b8      	blx	r7
 8005d00:	3001      	adds	r0, #1
 8005d02:	f43f ae76 	beq.w	80059f2 <_printf_float+0xb6>
 8005d06:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005d0a:	4631      	mov	r1, r6
 8005d0c:	4628      	mov	r0, r5
 8005d0e:	47b8      	blx	r7
 8005d10:	3001      	adds	r0, #1
 8005d12:	f43f ae6e 	beq.w	80059f2 <_printf_float+0xb6>
 8005d16:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005d22:	f7fa fe41 	bl	80009a8 <__aeabi_dcmpeq>
 8005d26:	b9c0      	cbnz	r0, 8005d5a <_printf_float+0x41e>
 8005d28:	4653      	mov	r3, sl
 8005d2a:	f108 0201 	add.w	r2, r8, #1
 8005d2e:	4631      	mov	r1, r6
 8005d30:	4628      	mov	r0, r5
 8005d32:	47b8      	blx	r7
 8005d34:	3001      	adds	r0, #1
 8005d36:	d10c      	bne.n	8005d52 <_printf_float+0x416>
 8005d38:	e65b      	b.n	80059f2 <_printf_float+0xb6>
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	465a      	mov	r2, fp
 8005d3e:	4631      	mov	r1, r6
 8005d40:	4628      	mov	r0, r5
 8005d42:	47b8      	blx	r7
 8005d44:	3001      	adds	r0, #1
 8005d46:	f43f ae54 	beq.w	80059f2 <_printf_float+0xb6>
 8005d4a:	f108 0801 	add.w	r8, r8, #1
 8005d4e:	45d0      	cmp	r8, sl
 8005d50:	dbf3      	blt.n	8005d3a <_printf_float+0x3fe>
 8005d52:	464b      	mov	r3, r9
 8005d54:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005d58:	e6e0      	b.n	8005b1c <_printf_float+0x1e0>
 8005d5a:	f04f 0800 	mov.w	r8, #0
 8005d5e:	f104 0b1a 	add.w	fp, r4, #26
 8005d62:	e7f4      	b.n	8005d4e <_printf_float+0x412>
 8005d64:	2301      	movs	r3, #1
 8005d66:	4642      	mov	r2, r8
 8005d68:	e7e1      	b.n	8005d2e <_printf_float+0x3f2>
 8005d6a:	2301      	movs	r3, #1
 8005d6c:	464a      	mov	r2, r9
 8005d6e:	4631      	mov	r1, r6
 8005d70:	4628      	mov	r0, r5
 8005d72:	47b8      	blx	r7
 8005d74:	3001      	adds	r0, #1
 8005d76:	f43f ae3c 	beq.w	80059f2 <_printf_float+0xb6>
 8005d7a:	f108 0801 	add.w	r8, r8, #1
 8005d7e:	68e3      	ldr	r3, [r4, #12]
 8005d80:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8005d82:	1a5b      	subs	r3, r3, r1
 8005d84:	4543      	cmp	r3, r8
 8005d86:	dcf0      	bgt.n	8005d6a <_printf_float+0x42e>
 8005d88:	e6fd      	b.n	8005b86 <_printf_float+0x24a>
 8005d8a:	f04f 0800 	mov.w	r8, #0
 8005d8e:	f104 0919 	add.w	r9, r4, #25
 8005d92:	e7f4      	b.n	8005d7e <_printf_float+0x442>

08005d94 <_printf_common>:
 8005d94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d98:	4616      	mov	r6, r2
 8005d9a:	4698      	mov	r8, r3
 8005d9c:	688a      	ldr	r2, [r1, #8]
 8005d9e:	690b      	ldr	r3, [r1, #16]
 8005da0:	4607      	mov	r7, r0
 8005da2:	4293      	cmp	r3, r2
 8005da4:	bfb8      	it	lt
 8005da6:	4613      	movlt	r3, r2
 8005da8:	6033      	str	r3, [r6, #0]
 8005daa:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005dae:	460c      	mov	r4, r1
 8005db0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005db4:	b10a      	cbz	r2, 8005dba <_printf_common+0x26>
 8005db6:	3301      	adds	r3, #1
 8005db8:	6033      	str	r3, [r6, #0]
 8005dba:	6823      	ldr	r3, [r4, #0]
 8005dbc:	0699      	lsls	r1, r3, #26
 8005dbe:	bf42      	ittt	mi
 8005dc0:	6833      	ldrmi	r3, [r6, #0]
 8005dc2:	3302      	addmi	r3, #2
 8005dc4:	6033      	strmi	r3, [r6, #0]
 8005dc6:	6825      	ldr	r5, [r4, #0]
 8005dc8:	f015 0506 	ands.w	r5, r5, #6
 8005dcc:	d106      	bne.n	8005ddc <_printf_common+0x48>
 8005dce:	f104 0a19 	add.w	sl, r4, #25
 8005dd2:	68e3      	ldr	r3, [r4, #12]
 8005dd4:	6832      	ldr	r2, [r6, #0]
 8005dd6:	1a9b      	subs	r3, r3, r2
 8005dd8:	42ab      	cmp	r3, r5
 8005dda:	dc2b      	bgt.n	8005e34 <_printf_common+0xa0>
 8005ddc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005de0:	6822      	ldr	r2, [r4, #0]
 8005de2:	3b00      	subs	r3, #0
 8005de4:	bf18      	it	ne
 8005de6:	2301      	movne	r3, #1
 8005de8:	0692      	lsls	r2, r2, #26
 8005dea:	d430      	bmi.n	8005e4e <_printf_common+0xba>
 8005dec:	4641      	mov	r1, r8
 8005dee:	4638      	mov	r0, r7
 8005df0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005df4:	47c8      	blx	r9
 8005df6:	3001      	adds	r0, #1
 8005df8:	d023      	beq.n	8005e42 <_printf_common+0xae>
 8005dfa:	6823      	ldr	r3, [r4, #0]
 8005dfc:	6922      	ldr	r2, [r4, #16]
 8005dfe:	f003 0306 	and.w	r3, r3, #6
 8005e02:	2b04      	cmp	r3, #4
 8005e04:	bf14      	ite	ne
 8005e06:	2500      	movne	r5, #0
 8005e08:	6833      	ldreq	r3, [r6, #0]
 8005e0a:	f04f 0600 	mov.w	r6, #0
 8005e0e:	bf08      	it	eq
 8005e10:	68e5      	ldreq	r5, [r4, #12]
 8005e12:	f104 041a 	add.w	r4, r4, #26
 8005e16:	bf08      	it	eq
 8005e18:	1aed      	subeq	r5, r5, r3
 8005e1a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005e1e:	bf08      	it	eq
 8005e20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005e24:	4293      	cmp	r3, r2
 8005e26:	bfc4      	itt	gt
 8005e28:	1a9b      	subgt	r3, r3, r2
 8005e2a:	18ed      	addgt	r5, r5, r3
 8005e2c:	42b5      	cmp	r5, r6
 8005e2e:	d11a      	bne.n	8005e66 <_printf_common+0xd2>
 8005e30:	2000      	movs	r0, #0
 8005e32:	e008      	b.n	8005e46 <_printf_common+0xb2>
 8005e34:	2301      	movs	r3, #1
 8005e36:	4652      	mov	r2, sl
 8005e38:	4641      	mov	r1, r8
 8005e3a:	4638      	mov	r0, r7
 8005e3c:	47c8      	blx	r9
 8005e3e:	3001      	adds	r0, #1
 8005e40:	d103      	bne.n	8005e4a <_printf_common+0xb6>
 8005e42:	f04f 30ff 	mov.w	r0, #4294967295
 8005e46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e4a:	3501      	adds	r5, #1
 8005e4c:	e7c1      	b.n	8005dd2 <_printf_common+0x3e>
 8005e4e:	2030      	movs	r0, #48	@ 0x30
 8005e50:	18e1      	adds	r1, r4, r3
 8005e52:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005e56:	1c5a      	adds	r2, r3, #1
 8005e58:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005e5c:	4422      	add	r2, r4
 8005e5e:	3302      	adds	r3, #2
 8005e60:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005e64:	e7c2      	b.n	8005dec <_printf_common+0x58>
 8005e66:	2301      	movs	r3, #1
 8005e68:	4622      	mov	r2, r4
 8005e6a:	4641      	mov	r1, r8
 8005e6c:	4638      	mov	r0, r7
 8005e6e:	47c8      	blx	r9
 8005e70:	3001      	adds	r0, #1
 8005e72:	d0e6      	beq.n	8005e42 <_printf_common+0xae>
 8005e74:	3601      	adds	r6, #1
 8005e76:	e7d9      	b.n	8005e2c <_printf_common+0x98>

08005e78 <_printf_i>:
 8005e78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005e7c:	7e0f      	ldrb	r7, [r1, #24]
 8005e7e:	4691      	mov	r9, r2
 8005e80:	2f78      	cmp	r7, #120	@ 0x78
 8005e82:	4680      	mov	r8, r0
 8005e84:	460c      	mov	r4, r1
 8005e86:	469a      	mov	sl, r3
 8005e88:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005e8a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005e8e:	d807      	bhi.n	8005ea0 <_printf_i+0x28>
 8005e90:	2f62      	cmp	r7, #98	@ 0x62
 8005e92:	d80a      	bhi.n	8005eaa <_printf_i+0x32>
 8005e94:	2f00      	cmp	r7, #0
 8005e96:	f000 80d3 	beq.w	8006040 <_printf_i+0x1c8>
 8005e9a:	2f58      	cmp	r7, #88	@ 0x58
 8005e9c:	f000 80ba 	beq.w	8006014 <_printf_i+0x19c>
 8005ea0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005ea4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005ea8:	e03a      	b.n	8005f20 <_printf_i+0xa8>
 8005eaa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005eae:	2b15      	cmp	r3, #21
 8005eb0:	d8f6      	bhi.n	8005ea0 <_printf_i+0x28>
 8005eb2:	a101      	add	r1, pc, #4	@ (adr r1, 8005eb8 <_printf_i+0x40>)
 8005eb4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005eb8:	08005f11 	.word	0x08005f11
 8005ebc:	08005f25 	.word	0x08005f25
 8005ec0:	08005ea1 	.word	0x08005ea1
 8005ec4:	08005ea1 	.word	0x08005ea1
 8005ec8:	08005ea1 	.word	0x08005ea1
 8005ecc:	08005ea1 	.word	0x08005ea1
 8005ed0:	08005f25 	.word	0x08005f25
 8005ed4:	08005ea1 	.word	0x08005ea1
 8005ed8:	08005ea1 	.word	0x08005ea1
 8005edc:	08005ea1 	.word	0x08005ea1
 8005ee0:	08005ea1 	.word	0x08005ea1
 8005ee4:	08006027 	.word	0x08006027
 8005ee8:	08005f4f 	.word	0x08005f4f
 8005eec:	08005fe1 	.word	0x08005fe1
 8005ef0:	08005ea1 	.word	0x08005ea1
 8005ef4:	08005ea1 	.word	0x08005ea1
 8005ef8:	08006049 	.word	0x08006049
 8005efc:	08005ea1 	.word	0x08005ea1
 8005f00:	08005f4f 	.word	0x08005f4f
 8005f04:	08005ea1 	.word	0x08005ea1
 8005f08:	08005ea1 	.word	0x08005ea1
 8005f0c:	08005fe9 	.word	0x08005fe9
 8005f10:	6833      	ldr	r3, [r6, #0]
 8005f12:	1d1a      	adds	r2, r3, #4
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	6032      	str	r2, [r6, #0]
 8005f18:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005f1c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005f20:	2301      	movs	r3, #1
 8005f22:	e09e      	b.n	8006062 <_printf_i+0x1ea>
 8005f24:	6833      	ldr	r3, [r6, #0]
 8005f26:	6820      	ldr	r0, [r4, #0]
 8005f28:	1d19      	adds	r1, r3, #4
 8005f2a:	6031      	str	r1, [r6, #0]
 8005f2c:	0606      	lsls	r6, r0, #24
 8005f2e:	d501      	bpl.n	8005f34 <_printf_i+0xbc>
 8005f30:	681d      	ldr	r5, [r3, #0]
 8005f32:	e003      	b.n	8005f3c <_printf_i+0xc4>
 8005f34:	0645      	lsls	r5, r0, #25
 8005f36:	d5fb      	bpl.n	8005f30 <_printf_i+0xb8>
 8005f38:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005f3c:	2d00      	cmp	r5, #0
 8005f3e:	da03      	bge.n	8005f48 <_printf_i+0xd0>
 8005f40:	232d      	movs	r3, #45	@ 0x2d
 8005f42:	426d      	negs	r5, r5
 8005f44:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005f48:	230a      	movs	r3, #10
 8005f4a:	4859      	ldr	r0, [pc, #356]	@ (80060b0 <_printf_i+0x238>)
 8005f4c:	e011      	b.n	8005f72 <_printf_i+0xfa>
 8005f4e:	6821      	ldr	r1, [r4, #0]
 8005f50:	6833      	ldr	r3, [r6, #0]
 8005f52:	0608      	lsls	r0, r1, #24
 8005f54:	f853 5b04 	ldr.w	r5, [r3], #4
 8005f58:	d402      	bmi.n	8005f60 <_printf_i+0xe8>
 8005f5a:	0649      	lsls	r1, r1, #25
 8005f5c:	bf48      	it	mi
 8005f5e:	b2ad      	uxthmi	r5, r5
 8005f60:	2f6f      	cmp	r7, #111	@ 0x6f
 8005f62:	6033      	str	r3, [r6, #0]
 8005f64:	bf14      	ite	ne
 8005f66:	230a      	movne	r3, #10
 8005f68:	2308      	moveq	r3, #8
 8005f6a:	4851      	ldr	r0, [pc, #324]	@ (80060b0 <_printf_i+0x238>)
 8005f6c:	2100      	movs	r1, #0
 8005f6e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005f72:	6866      	ldr	r6, [r4, #4]
 8005f74:	2e00      	cmp	r6, #0
 8005f76:	bfa8      	it	ge
 8005f78:	6821      	ldrge	r1, [r4, #0]
 8005f7a:	60a6      	str	r6, [r4, #8]
 8005f7c:	bfa4      	itt	ge
 8005f7e:	f021 0104 	bicge.w	r1, r1, #4
 8005f82:	6021      	strge	r1, [r4, #0]
 8005f84:	b90d      	cbnz	r5, 8005f8a <_printf_i+0x112>
 8005f86:	2e00      	cmp	r6, #0
 8005f88:	d04b      	beq.n	8006022 <_printf_i+0x1aa>
 8005f8a:	4616      	mov	r6, r2
 8005f8c:	fbb5 f1f3 	udiv	r1, r5, r3
 8005f90:	fb03 5711 	mls	r7, r3, r1, r5
 8005f94:	5dc7      	ldrb	r7, [r0, r7]
 8005f96:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005f9a:	462f      	mov	r7, r5
 8005f9c:	42bb      	cmp	r3, r7
 8005f9e:	460d      	mov	r5, r1
 8005fa0:	d9f4      	bls.n	8005f8c <_printf_i+0x114>
 8005fa2:	2b08      	cmp	r3, #8
 8005fa4:	d10b      	bne.n	8005fbe <_printf_i+0x146>
 8005fa6:	6823      	ldr	r3, [r4, #0]
 8005fa8:	07df      	lsls	r7, r3, #31
 8005faa:	d508      	bpl.n	8005fbe <_printf_i+0x146>
 8005fac:	6923      	ldr	r3, [r4, #16]
 8005fae:	6861      	ldr	r1, [r4, #4]
 8005fb0:	4299      	cmp	r1, r3
 8005fb2:	bfde      	ittt	le
 8005fb4:	2330      	movle	r3, #48	@ 0x30
 8005fb6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005fba:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005fbe:	1b92      	subs	r2, r2, r6
 8005fc0:	6122      	str	r2, [r4, #16]
 8005fc2:	464b      	mov	r3, r9
 8005fc4:	4621      	mov	r1, r4
 8005fc6:	4640      	mov	r0, r8
 8005fc8:	f8cd a000 	str.w	sl, [sp]
 8005fcc:	aa03      	add	r2, sp, #12
 8005fce:	f7ff fee1 	bl	8005d94 <_printf_common>
 8005fd2:	3001      	adds	r0, #1
 8005fd4:	d14a      	bne.n	800606c <_printf_i+0x1f4>
 8005fd6:	f04f 30ff 	mov.w	r0, #4294967295
 8005fda:	b004      	add	sp, #16
 8005fdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fe0:	6823      	ldr	r3, [r4, #0]
 8005fe2:	f043 0320 	orr.w	r3, r3, #32
 8005fe6:	6023      	str	r3, [r4, #0]
 8005fe8:	2778      	movs	r7, #120	@ 0x78
 8005fea:	4832      	ldr	r0, [pc, #200]	@ (80060b4 <_printf_i+0x23c>)
 8005fec:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005ff0:	6823      	ldr	r3, [r4, #0]
 8005ff2:	6831      	ldr	r1, [r6, #0]
 8005ff4:	061f      	lsls	r7, r3, #24
 8005ff6:	f851 5b04 	ldr.w	r5, [r1], #4
 8005ffa:	d402      	bmi.n	8006002 <_printf_i+0x18a>
 8005ffc:	065f      	lsls	r7, r3, #25
 8005ffe:	bf48      	it	mi
 8006000:	b2ad      	uxthmi	r5, r5
 8006002:	6031      	str	r1, [r6, #0]
 8006004:	07d9      	lsls	r1, r3, #31
 8006006:	bf44      	itt	mi
 8006008:	f043 0320 	orrmi.w	r3, r3, #32
 800600c:	6023      	strmi	r3, [r4, #0]
 800600e:	b11d      	cbz	r5, 8006018 <_printf_i+0x1a0>
 8006010:	2310      	movs	r3, #16
 8006012:	e7ab      	b.n	8005f6c <_printf_i+0xf4>
 8006014:	4826      	ldr	r0, [pc, #152]	@ (80060b0 <_printf_i+0x238>)
 8006016:	e7e9      	b.n	8005fec <_printf_i+0x174>
 8006018:	6823      	ldr	r3, [r4, #0]
 800601a:	f023 0320 	bic.w	r3, r3, #32
 800601e:	6023      	str	r3, [r4, #0]
 8006020:	e7f6      	b.n	8006010 <_printf_i+0x198>
 8006022:	4616      	mov	r6, r2
 8006024:	e7bd      	b.n	8005fa2 <_printf_i+0x12a>
 8006026:	6833      	ldr	r3, [r6, #0]
 8006028:	6825      	ldr	r5, [r4, #0]
 800602a:	1d18      	adds	r0, r3, #4
 800602c:	6961      	ldr	r1, [r4, #20]
 800602e:	6030      	str	r0, [r6, #0]
 8006030:	062e      	lsls	r6, r5, #24
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	d501      	bpl.n	800603a <_printf_i+0x1c2>
 8006036:	6019      	str	r1, [r3, #0]
 8006038:	e002      	b.n	8006040 <_printf_i+0x1c8>
 800603a:	0668      	lsls	r0, r5, #25
 800603c:	d5fb      	bpl.n	8006036 <_printf_i+0x1be>
 800603e:	8019      	strh	r1, [r3, #0]
 8006040:	2300      	movs	r3, #0
 8006042:	4616      	mov	r6, r2
 8006044:	6123      	str	r3, [r4, #16]
 8006046:	e7bc      	b.n	8005fc2 <_printf_i+0x14a>
 8006048:	6833      	ldr	r3, [r6, #0]
 800604a:	2100      	movs	r1, #0
 800604c:	1d1a      	adds	r2, r3, #4
 800604e:	6032      	str	r2, [r6, #0]
 8006050:	681e      	ldr	r6, [r3, #0]
 8006052:	6862      	ldr	r2, [r4, #4]
 8006054:	4630      	mov	r0, r6
 8006056:	f000 fbfe 	bl	8006856 <memchr>
 800605a:	b108      	cbz	r0, 8006060 <_printf_i+0x1e8>
 800605c:	1b80      	subs	r0, r0, r6
 800605e:	6060      	str	r0, [r4, #4]
 8006060:	6863      	ldr	r3, [r4, #4]
 8006062:	6123      	str	r3, [r4, #16]
 8006064:	2300      	movs	r3, #0
 8006066:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800606a:	e7aa      	b.n	8005fc2 <_printf_i+0x14a>
 800606c:	4632      	mov	r2, r6
 800606e:	4649      	mov	r1, r9
 8006070:	4640      	mov	r0, r8
 8006072:	6923      	ldr	r3, [r4, #16]
 8006074:	47d0      	blx	sl
 8006076:	3001      	adds	r0, #1
 8006078:	d0ad      	beq.n	8005fd6 <_printf_i+0x15e>
 800607a:	6823      	ldr	r3, [r4, #0]
 800607c:	079b      	lsls	r3, r3, #30
 800607e:	d413      	bmi.n	80060a8 <_printf_i+0x230>
 8006080:	68e0      	ldr	r0, [r4, #12]
 8006082:	9b03      	ldr	r3, [sp, #12]
 8006084:	4298      	cmp	r0, r3
 8006086:	bfb8      	it	lt
 8006088:	4618      	movlt	r0, r3
 800608a:	e7a6      	b.n	8005fda <_printf_i+0x162>
 800608c:	2301      	movs	r3, #1
 800608e:	4632      	mov	r2, r6
 8006090:	4649      	mov	r1, r9
 8006092:	4640      	mov	r0, r8
 8006094:	47d0      	blx	sl
 8006096:	3001      	adds	r0, #1
 8006098:	d09d      	beq.n	8005fd6 <_printf_i+0x15e>
 800609a:	3501      	adds	r5, #1
 800609c:	68e3      	ldr	r3, [r4, #12]
 800609e:	9903      	ldr	r1, [sp, #12]
 80060a0:	1a5b      	subs	r3, r3, r1
 80060a2:	42ab      	cmp	r3, r5
 80060a4:	dcf2      	bgt.n	800608c <_printf_i+0x214>
 80060a6:	e7eb      	b.n	8006080 <_printf_i+0x208>
 80060a8:	2500      	movs	r5, #0
 80060aa:	f104 0619 	add.w	r6, r4, #25
 80060ae:	e7f5      	b.n	800609c <_printf_i+0x224>
 80060b0:	0800a6e8 	.word	0x0800a6e8
 80060b4:	0800a6f9 	.word	0x0800a6f9

080060b8 <_scanf_float>:
 80060b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060bc:	b087      	sub	sp, #28
 80060be:	9303      	str	r3, [sp, #12]
 80060c0:	688b      	ldr	r3, [r1, #8]
 80060c2:	4617      	mov	r7, r2
 80060c4:	1e5a      	subs	r2, r3, #1
 80060c6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80060ca:	bf82      	ittt	hi
 80060cc:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80060d0:	eb03 0b05 	addhi.w	fp, r3, r5
 80060d4:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80060d8:	460a      	mov	r2, r1
 80060da:	f04f 0500 	mov.w	r5, #0
 80060de:	bf88      	it	hi
 80060e0:	608b      	strhi	r3, [r1, #8]
 80060e2:	680b      	ldr	r3, [r1, #0]
 80060e4:	4680      	mov	r8, r0
 80060e6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80060ea:	f842 3b1c 	str.w	r3, [r2], #28
 80060ee:	460c      	mov	r4, r1
 80060f0:	bf98      	it	ls
 80060f2:	f04f 0b00 	movls.w	fp, #0
 80060f6:	4616      	mov	r6, r2
 80060f8:	46aa      	mov	sl, r5
 80060fa:	46a9      	mov	r9, r5
 80060fc:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006100:	9201      	str	r2, [sp, #4]
 8006102:	9502      	str	r5, [sp, #8]
 8006104:	68a2      	ldr	r2, [r4, #8]
 8006106:	b152      	cbz	r2, 800611e <_scanf_float+0x66>
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	781b      	ldrb	r3, [r3, #0]
 800610c:	2b4e      	cmp	r3, #78	@ 0x4e
 800610e:	d865      	bhi.n	80061dc <_scanf_float+0x124>
 8006110:	2b40      	cmp	r3, #64	@ 0x40
 8006112:	d83d      	bhi.n	8006190 <_scanf_float+0xd8>
 8006114:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8006118:	b2c8      	uxtb	r0, r1
 800611a:	280e      	cmp	r0, #14
 800611c:	d93b      	bls.n	8006196 <_scanf_float+0xde>
 800611e:	f1b9 0f00 	cmp.w	r9, #0
 8006122:	d003      	beq.n	800612c <_scanf_float+0x74>
 8006124:	6823      	ldr	r3, [r4, #0]
 8006126:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800612a:	6023      	str	r3, [r4, #0]
 800612c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006130:	f1ba 0f01 	cmp.w	sl, #1
 8006134:	f200 8118 	bhi.w	8006368 <_scanf_float+0x2b0>
 8006138:	9b01      	ldr	r3, [sp, #4]
 800613a:	429e      	cmp	r6, r3
 800613c:	f200 8109 	bhi.w	8006352 <_scanf_float+0x29a>
 8006140:	2001      	movs	r0, #1
 8006142:	b007      	add	sp, #28
 8006144:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006148:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800614c:	2a0d      	cmp	r2, #13
 800614e:	d8e6      	bhi.n	800611e <_scanf_float+0x66>
 8006150:	a101      	add	r1, pc, #4	@ (adr r1, 8006158 <_scanf_float+0xa0>)
 8006152:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006156:	bf00      	nop
 8006158:	0800629f 	.word	0x0800629f
 800615c:	0800611f 	.word	0x0800611f
 8006160:	0800611f 	.word	0x0800611f
 8006164:	0800611f 	.word	0x0800611f
 8006168:	080062ff 	.word	0x080062ff
 800616c:	080062d7 	.word	0x080062d7
 8006170:	0800611f 	.word	0x0800611f
 8006174:	0800611f 	.word	0x0800611f
 8006178:	080062ad 	.word	0x080062ad
 800617c:	0800611f 	.word	0x0800611f
 8006180:	0800611f 	.word	0x0800611f
 8006184:	0800611f 	.word	0x0800611f
 8006188:	0800611f 	.word	0x0800611f
 800618c:	08006265 	.word	0x08006265
 8006190:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8006194:	e7da      	b.n	800614c <_scanf_float+0x94>
 8006196:	290e      	cmp	r1, #14
 8006198:	d8c1      	bhi.n	800611e <_scanf_float+0x66>
 800619a:	a001      	add	r0, pc, #4	@ (adr r0, 80061a0 <_scanf_float+0xe8>)
 800619c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80061a0:	08006255 	.word	0x08006255
 80061a4:	0800611f 	.word	0x0800611f
 80061a8:	08006255 	.word	0x08006255
 80061ac:	080062eb 	.word	0x080062eb
 80061b0:	0800611f 	.word	0x0800611f
 80061b4:	080061fd 	.word	0x080061fd
 80061b8:	0800623b 	.word	0x0800623b
 80061bc:	0800623b 	.word	0x0800623b
 80061c0:	0800623b 	.word	0x0800623b
 80061c4:	0800623b 	.word	0x0800623b
 80061c8:	0800623b 	.word	0x0800623b
 80061cc:	0800623b 	.word	0x0800623b
 80061d0:	0800623b 	.word	0x0800623b
 80061d4:	0800623b 	.word	0x0800623b
 80061d8:	0800623b 	.word	0x0800623b
 80061dc:	2b6e      	cmp	r3, #110	@ 0x6e
 80061de:	d809      	bhi.n	80061f4 <_scanf_float+0x13c>
 80061e0:	2b60      	cmp	r3, #96	@ 0x60
 80061e2:	d8b1      	bhi.n	8006148 <_scanf_float+0x90>
 80061e4:	2b54      	cmp	r3, #84	@ 0x54
 80061e6:	d07b      	beq.n	80062e0 <_scanf_float+0x228>
 80061e8:	2b59      	cmp	r3, #89	@ 0x59
 80061ea:	d198      	bne.n	800611e <_scanf_float+0x66>
 80061ec:	2d07      	cmp	r5, #7
 80061ee:	d196      	bne.n	800611e <_scanf_float+0x66>
 80061f0:	2508      	movs	r5, #8
 80061f2:	e02c      	b.n	800624e <_scanf_float+0x196>
 80061f4:	2b74      	cmp	r3, #116	@ 0x74
 80061f6:	d073      	beq.n	80062e0 <_scanf_float+0x228>
 80061f8:	2b79      	cmp	r3, #121	@ 0x79
 80061fa:	e7f6      	b.n	80061ea <_scanf_float+0x132>
 80061fc:	6821      	ldr	r1, [r4, #0]
 80061fe:	05c8      	lsls	r0, r1, #23
 8006200:	d51b      	bpl.n	800623a <_scanf_float+0x182>
 8006202:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8006206:	6021      	str	r1, [r4, #0]
 8006208:	f109 0901 	add.w	r9, r9, #1
 800620c:	f1bb 0f00 	cmp.w	fp, #0
 8006210:	d003      	beq.n	800621a <_scanf_float+0x162>
 8006212:	3201      	adds	r2, #1
 8006214:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006218:	60a2      	str	r2, [r4, #8]
 800621a:	68a3      	ldr	r3, [r4, #8]
 800621c:	3b01      	subs	r3, #1
 800621e:	60a3      	str	r3, [r4, #8]
 8006220:	6923      	ldr	r3, [r4, #16]
 8006222:	3301      	adds	r3, #1
 8006224:	6123      	str	r3, [r4, #16]
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	3b01      	subs	r3, #1
 800622a:	2b00      	cmp	r3, #0
 800622c:	607b      	str	r3, [r7, #4]
 800622e:	f340 8087 	ble.w	8006340 <_scanf_float+0x288>
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	3301      	adds	r3, #1
 8006236:	603b      	str	r3, [r7, #0]
 8006238:	e764      	b.n	8006104 <_scanf_float+0x4c>
 800623a:	eb1a 0105 	adds.w	r1, sl, r5
 800623e:	f47f af6e 	bne.w	800611e <_scanf_float+0x66>
 8006242:	460d      	mov	r5, r1
 8006244:	468a      	mov	sl, r1
 8006246:	6822      	ldr	r2, [r4, #0]
 8006248:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800624c:	6022      	str	r2, [r4, #0]
 800624e:	f806 3b01 	strb.w	r3, [r6], #1
 8006252:	e7e2      	b.n	800621a <_scanf_float+0x162>
 8006254:	6822      	ldr	r2, [r4, #0]
 8006256:	0610      	lsls	r0, r2, #24
 8006258:	f57f af61 	bpl.w	800611e <_scanf_float+0x66>
 800625c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006260:	6022      	str	r2, [r4, #0]
 8006262:	e7f4      	b.n	800624e <_scanf_float+0x196>
 8006264:	f1ba 0f00 	cmp.w	sl, #0
 8006268:	d10e      	bne.n	8006288 <_scanf_float+0x1d0>
 800626a:	f1b9 0f00 	cmp.w	r9, #0
 800626e:	d10e      	bne.n	800628e <_scanf_float+0x1d6>
 8006270:	6822      	ldr	r2, [r4, #0]
 8006272:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006276:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800627a:	d108      	bne.n	800628e <_scanf_float+0x1d6>
 800627c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006280:	f04f 0a01 	mov.w	sl, #1
 8006284:	6022      	str	r2, [r4, #0]
 8006286:	e7e2      	b.n	800624e <_scanf_float+0x196>
 8006288:	f1ba 0f02 	cmp.w	sl, #2
 800628c:	d055      	beq.n	800633a <_scanf_float+0x282>
 800628e:	2d01      	cmp	r5, #1
 8006290:	d002      	beq.n	8006298 <_scanf_float+0x1e0>
 8006292:	2d04      	cmp	r5, #4
 8006294:	f47f af43 	bne.w	800611e <_scanf_float+0x66>
 8006298:	3501      	adds	r5, #1
 800629a:	b2ed      	uxtb	r5, r5
 800629c:	e7d7      	b.n	800624e <_scanf_float+0x196>
 800629e:	f1ba 0f01 	cmp.w	sl, #1
 80062a2:	f47f af3c 	bne.w	800611e <_scanf_float+0x66>
 80062a6:	f04f 0a02 	mov.w	sl, #2
 80062aa:	e7d0      	b.n	800624e <_scanf_float+0x196>
 80062ac:	b97d      	cbnz	r5, 80062ce <_scanf_float+0x216>
 80062ae:	f1b9 0f00 	cmp.w	r9, #0
 80062b2:	f47f af37 	bne.w	8006124 <_scanf_float+0x6c>
 80062b6:	6822      	ldr	r2, [r4, #0]
 80062b8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80062bc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80062c0:	f040 8103 	bne.w	80064ca <_scanf_float+0x412>
 80062c4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80062c8:	2501      	movs	r5, #1
 80062ca:	6022      	str	r2, [r4, #0]
 80062cc:	e7bf      	b.n	800624e <_scanf_float+0x196>
 80062ce:	2d03      	cmp	r5, #3
 80062d0:	d0e2      	beq.n	8006298 <_scanf_float+0x1e0>
 80062d2:	2d05      	cmp	r5, #5
 80062d4:	e7de      	b.n	8006294 <_scanf_float+0x1dc>
 80062d6:	2d02      	cmp	r5, #2
 80062d8:	f47f af21 	bne.w	800611e <_scanf_float+0x66>
 80062dc:	2503      	movs	r5, #3
 80062de:	e7b6      	b.n	800624e <_scanf_float+0x196>
 80062e0:	2d06      	cmp	r5, #6
 80062e2:	f47f af1c 	bne.w	800611e <_scanf_float+0x66>
 80062e6:	2507      	movs	r5, #7
 80062e8:	e7b1      	b.n	800624e <_scanf_float+0x196>
 80062ea:	6822      	ldr	r2, [r4, #0]
 80062ec:	0591      	lsls	r1, r2, #22
 80062ee:	f57f af16 	bpl.w	800611e <_scanf_float+0x66>
 80062f2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80062f6:	6022      	str	r2, [r4, #0]
 80062f8:	f8cd 9008 	str.w	r9, [sp, #8]
 80062fc:	e7a7      	b.n	800624e <_scanf_float+0x196>
 80062fe:	6822      	ldr	r2, [r4, #0]
 8006300:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8006304:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006308:	d006      	beq.n	8006318 <_scanf_float+0x260>
 800630a:	0550      	lsls	r0, r2, #21
 800630c:	f57f af07 	bpl.w	800611e <_scanf_float+0x66>
 8006310:	f1b9 0f00 	cmp.w	r9, #0
 8006314:	f000 80d9 	beq.w	80064ca <_scanf_float+0x412>
 8006318:	0591      	lsls	r1, r2, #22
 800631a:	bf58      	it	pl
 800631c:	9902      	ldrpl	r1, [sp, #8]
 800631e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006322:	bf58      	it	pl
 8006324:	eba9 0101 	subpl.w	r1, r9, r1
 8006328:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800632c:	f04f 0900 	mov.w	r9, #0
 8006330:	bf58      	it	pl
 8006332:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006336:	6022      	str	r2, [r4, #0]
 8006338:	e789      	b.n	800624e <_scanf_float+0x196>
 800633a:	f04f 0a03 	mov.w	sl, #3
 800633e:	e786      	b.n	800624e <_scanf_float+0x196>
 8006340:	4639      	mov	r1, r7
 8006342:	4640      	mov	r0, r8
 8006344:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006348:	4798      	blx	r3
 800634a:	2800      	cmp	r0, #0
 800634c:	f43f aeda 	beq.w	8006104 <_scanf_float+0x4c>
 8006350:	e6e5      	b.n	800611e <_scanf_float+0x66>
 8006352:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006356:	463a      	mov	r2, r7
 8006358:	4640      	mov	r0, r8
 800635a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800635e:	4798      	blx	r3
 8006360:	6923      	ldr	r3, [r4, #16]
 8006362:	3b01      	subs	r3, #1
 8006364:	6123      	str	r3, [r4, #16]
 8006366:	e6e7      	b.n	8006138 <_scanf_float+0x80>
 8006368:	1e6b      	subs	r3, r5, #1
 800636a:	2b06      	cmp	r3, #6
 800636c:	d824      	bhi.n	80063b8 <_scanf_float+0x300>
 800636e:	2d02      	cmp	r5, #2
 8006370:	d836      	bhi.n	80063e0 <_scanf_float+0x328>
 8006372:	9b01      	ldr	r3, [sp, #4]
 8006374:	429e      	cmp	r6, r3
 8006376:	f67f aee3 	bls.w	8006140 <_scanf_float+0x88>
 800637a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800637e:	463a      	mov	r2, r7
 8006380:	4640      	mov	r0, r8
 8006382:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006386:	4798      	blx	r3
 8006388:	6923      	ldr	r3, [r4, #16]
 800638a:	3b01      	subs	r3, #1
 800638c:	6123      	str	r3, [r4, #16]
 800638e:	e7f0      	b.n	8006372 <_scanf_float+0x2ba>
 8006390:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006394:	463a      	mov	r2, r7
 8006396:	4640      	mov	r0, r8
 8006398:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800639c:	4798      	blx	r3
 800639e:	6923      	ldr	r3, [r4, #16]
 80063a0:	3b01      	subs	r3, #1
 80063a2:	6123      	str	r3, [r4, #16]
 80063a4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80063a8:	fa5f fa8a 	uxtb.w	sl, sl
 80063ac:	f1ba 0f02 	cmp.w	sl, #2
 80063b0:	d1ee      	bne.n	8006390 <_scanf_float+0x2d8>
 80063b2:	3d03      	subs	r5, #3
 80063b4:	b2ed      	uxtb	r5, r5
 80063b6:	1b76      	subs	r6, r6, r5
 80063b8:	6823      	ldr	r3, [r4, #0]
 80063ba:	05da      	lsls	r2, r3, #23
 80063bc:	d530      	bpl.n	8006420 <_scanf_float+0x368>
 80063be:	055b      	lsls	r3, r3, #21
 80063c0:	d511      	bpl.n	80063e6 <_scanf_float+0x32e>
 80063c2:	9b01      	ldr	r3, [sp, #4]
 80063c4:	429e      	cmp	r6, r3
 80063c6:	f67f aebb 	bls.w	8006140 <_scanf_float+0x88>
 80063ca:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80063ce:	463a      	mov	r2, r7
 80063d0:	4640      	mov	r0, r8
 80063d2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80063d6:	4798      	blx	r3
 80063d8:	6923      	ldr	r3, [r4, #16]
 80063da:	3b01      	subs	r3, #1
 80063dc:	6123      	str	r3, [r4, #16]
 80063de:	e7f0      	b.n	80063c2 <_scanf_float+0x30a>
 80063e0:	46aa      	mov	sl, r5
 80063e2:	46b3      	mov	fp, r6
 80063e4:	e7de      	b.n	80063a4 <_scanf_float+0x2ec>
 80063e6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80063ea:	6923      	ldr	r3, [r4, #16]
 80063ec:	2965      	cmp	r1, #101	@ 0x65
 80063ee:	f103 33ff 	add.w	r3, r3, #4294967295
 80063f2:	f106 35ff 	add.w	r5, r6, #4294967295
 80063f6:	6123      	str	r3, [r4, #16]
 80063f8:	d00c      	beq.n	8006414 <_scanf_float+0x35c>
 80063fa:	2945      	cmp	r1, #69	@ 0x45
 80063fc:	d00a      	beq.n	8006414 <_scanf_float+0x35c>
 80063fe:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006402:	463a      	mov	r2, r7
 8006404:	4640      	mov	r0, r8
 8006406:	4798      	blx	r3
 8006408:	6923      	ldr	r3, [r4, #16]
 800640a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800640e:	3b01      	subs	r3, #1
 8006410:	1eb5      	subs	r5, r6, #2
 8006412:	6123      	str	r3, [r4, #16]
 8006414:	463a      	mov	r2, r7
 8006416:	4640      	mov	r0, r8
 8006418:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800641c:	4798      	blx	r3
 800641e:	462e      	mov	r6, r5
 8006420:	6822      	ldr	r2, [r4, #0]
 8006422:	f012 0210 	ands.w	r2, r2, #16
 8006426:	d001      	beq.n	800642c <_scanf_float+0x374>
 8006428:	2000      	movs	r0, #0
 800642a:	e68a      	b.n	8006142 <_scanf_float+0x8a>
 800642c:	7032      	strb	r2, [r6, #0]
 800642e:	6823      	ldr	r3, [r4, #0]
 8006430:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006434:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006438:	d11c      	bne.n	8006474 <_scanf_float+0x3bc>
 800643a:	9b02      	ldr	r3, [sp, #8]
 800643c:	454b      	cmp	r3, r9
 800643e:	eba3 0209 	sub.w	r2, r3, r9
 8006442:	d123      	bne.n	800648c <_scanf_float+0x3d4>
 8006444:	2200      	movs	r2, #0
 8006446:	4640      	mov	r0, r8
 8006448:	9901      	ldr	r1, [sp, #4]
 800644a:	f002 fc15 	bl	8008c78 <_strtod_r>
 800644e:	9b03      	ldr	r3, [sp, #12]
 8006450:	6825      	ldr	r5, [r4, #0]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f015 0f02 	tst.w	r5, #2
 8006458:	4606      	mov	r6, r0
 800645a:	460f      	mov	r7, r1
 800645c:	f103 0204 	add.w	r2, r3, #4
 8006460:	d01f      	beq.n	80064a2 <_scanf_float+0x3ea>
 8006462:	9903      	ldr	r1, [sp, #12]
 8006464:	600a      	str	r2, [r1, #0]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	e9c3 6700 	strd	r6, r7, [r3]
 800646c:	68e3      	ldr	r3, [r4, #12]
 800646e:	3301      	adds	r3, #1
 8006470:	60e3      	str	r3, [r4, #12]
 8006472:	e7d9      	b.n	8006428 <_scanf_float+0x370>
 8006474:	9b04      	ldr	r3, [sp, #16]
 8006476:	2b00      	cmp	r3, #0
 8006478:	d0e4      	beq.n	8006444 <_scanf_float+0x38c>
 800647a:	9905      	ldr	r1, [sp, #20]
 800647c:	230a      	movs	r3, #10
 800647e:	4640      	mov	r0, r8
 8006480:	3101      	adds	r1, #1
 8006482:	f002 fc79 	bl	8008d78 <_strtol_r>
 8006486:	9b04      	ldr	r3, [sp, #16]
 8006488:	9e05      	ldr	r6, [sp, #20]
 800648a:	1ac2      	subs	r2, r0, r3
 800648c:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8006490:	429e      	cmp	r6, r3
 8006492:	bf28      	it	cs
 8006494:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8006498:	4630      	mov	r0, r6
 800649a:	490d      	ldr	r1, [pc, #52]	@ (80064d0 <_scanf_float+0x418>)
 800649c:	f000 f8de 	bl	800665c <siprintf>
 80064a0:	e7d0      	b.n	8006444 <_scanf_float+0x38c>
 80064a2:	076d      	lsls	r5, r5, #29
 80064a4:	d4dd      	bmi.n	8006462 <_scanf_float+0x3aa>
 80064a6:	9d03      	ldr	r5, [sp, #12]
 80064a8:	602a      	str	r2, [r5, #0]
 80064aa:	681d      	ldr	r5, [r3, #0]
 80064ac:	4602      	mov	r2, r0
 80064ae:	460b      	mov	r3, r1
 80064b0:	f7fa faac 	bl	8000a0c <__aeabi_dcmpun>
 80064b4:	b120      	cbz	r0, 80064c0 <_scanf_float+0x408>
 80064b6:	4807      	ldr	r0, [pc, #28]	@ (80064d4 <_scanf_float+0x41c>)
 80064b8:	f000 f9ea 	bl	8006890 <nanf>
 80064bc:	6028      	str	r0, [r5, #0]
 80064be:	e7d5      	b.n	800646c <_scanf_float+0x3b4>
 80064c0:	4630      	mov	r0, r6
 80064c2:	4639      	mov	r1, r7
 80064c4:	f7fa fb00 	bl	8000ac8 <__aeabi_d2f>
 80064c8:	e7f8      	b.n	80064bc <_scanf_float+0x404>
 80064ca:	f04f 0900 	mov.w	r9, #0
 80064ce:	e62d      	b.n	800612c <_scanf_float+0x74>
 80064d0:	0800a70a 	.word	0x0800a70a
 80064d4:	0800aaa5 	.word	0x0800aaa5

080064d8 <std>:
 80064d8:	2300      	movs	r3, #0
 80064da:	b510      	push	{r4, lr}
 80064dc:	4604      	mov	r4, r0
 80064de:	e9c0 3300 	strd	r3, r3, [r0]
 80064e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80064e6:	6083      	str	r3, [r0, #8]
 80064e8:	8181      	strh	r1, [r0, #12]
 80064ea:	6643      	str	r3, [r0, #100]	@ 0x64
 80064ec:	81c2      	strh	r2, [r0, #14]
 80064ee:	6183      	str	r3, [r0, #24]
 80064f0:	4619      	mov	r1, r3
 80064f2:	2208      	movs	r2, #8
 80064f4:	305c      	adds	r0, #92	@ 0x5c
 80064f6:	f000 f92e 	bl	8006756 <memset>
 80064fa:	4b0d      	ldr	r3, [pc, #52]	@ (8006530 <std+0x58>)
 80064fc:	6224      	str	r4, [r4, #32]
 80064fe:	6263      	str	r3, [r4, #36]	@ 0x24
 8006500:	4b0c      	ldr	r3, [pc, #48]	@ (8006534 <std+0x5c>)
 8006502:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006504:	4b0c      	ldr	r3, [pc, #48]	@ (8006538 <std+0x60>)
 8006506:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006508:	4b0c      	ldr	r3, [pc, #48]	@ (800653c <std+0x64>)
 800650a:	6323      	str	r3, [r4, #48]	@ 0x30
 800650c:	4b0c      	ldr	r3, [pc, #48]	@ (8006540 <std+0x68>)
 800650e:	429c      	cmp	r4, r3
 8006510:	d006      	beq.n	8006520 <std+0x48>
 8006512:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006516:	4294      	cmp	r4, r2
 8006518:	d002      	beq.n	8006520 <std+0x48>
 800651a:	33d0      	adds	r3, #208	@ 0xd0
 800651c:	429c      	cmp	r4, r3
 800651e:	d105      	bne.n	800652c <std+0x54>
 8006520:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006524:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006528:	f000 b992 	b.w	8006850 <__retarget_lock_init_recursive>
 800652c:	bd10      	pop	{r4, pc}
 800652e:	bf00      	nop
 8006530:	0800669d 	.word	0x0800669d
 8006534:	080066bf 	.word	0x080066bf
 8006538:	080066f7 	.word	0x080066f7
 800653c:	0800671b 	.word	0x0800671b
 8006540:	20000700 	.word	0x20000700

08006544 <stdio_exit_handler>:
 8006544:	4a02      	ldr	r2, [pc, #8]	@ (8006550 <stdio_exit_handler+0xc>)
 8006546:	4903      	ldr	r1, [pc, #12]	@ (8006554 <stdio_exit_handler+0x10>)
 8006548:	4803      	ldr	r0, [pc, #12]	@ (8006558 <stdio_exit_handler+0x14>)
 800654a:	f000 b869 	b.w	8006620 <_fwalk_sglue>
 800654e:	bf00      	nop
 8006550:	20000014 	.word	0x20000014
 8006554:	0800912d 	.word	0x0800912d
 8006558:	20000024 	.word	0x20000024

0800655c <cleanup_stdio>:
 800655c:	6841      	ldr	r1, [r0, #4]
 800655e:	4b0c      	ldr	r3, [pc, #48]	@ (8006590 <cleanup_stdio+0x34>)
 8006560:	b510      	push	{r4, lr}
 8006562:	4299      	cmp	r1, r3
 8006564:	4604      	mov	r4, r0
 8006566:	d001      	beq.n	800656c <cleanup_stdio+0x10>
 8006568:	f002 fde0 	bl	800912c <_fflush_r>
 800656c:	68a1      	ldr	r1, [r4, #8]
 800656e:	4b09      	ldr	r3, [pc, #36]	@ (8006594 <cleanup_stdio+0x38>)
 8006570:	4299      	cmp	r1, r3
 8006572:	d002      	beq.n	800657a <cleanup_stdio+0x1e>
 8006574:	4620      	mov	r0, r4
 8006576:	f002 fdd9 	bl	800912c <_fflush_r>
 800657a:	68e1      	ldr	r1, [r4, #12]
 800657c:	4b06      	ldr	r3, [pc, #24]	@ (8006598 <cleanup_stdio+0x3c>)
 800657e:	4299      	cmp	r1, r3
 8006580:	d004      	beq.n	800658c <cleanup_stdio+0x30>
 8006582:	4620      	mov	r0, r4
 8006584:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006588:	f002 bdd0 	b.w	800912c <_fflush_r>
 800658c:	bd10      	pop	{r4, pc}
 800658e:	bf00      	nop
 8006590:	20000700 	.word	0x20000700
 8006594:	20000768 	.word	0x20000768
 8006598:	200007d0 	.word	0x200007d0

0800659c <global_stdio_init.part.0>:
 800659c:	b510      	push	{r4, lr}
 800659e:	4b0b      	ldr	r3, [pc, #44]	@ (80065cc <global_stdio_init.part.0+0x30>)
 80065a0:	4c0b      	ldr	r4, [pc, #44]	@ (80065d0 <global_stdio_init.part.0+0x34>)
 80065a2:	4a0c      	ldr	r2, [pc, #48]	@ (80065d4 <global_stdio_init.part.0+0x38>)
 80065a4:	4620      	mov	r0, r4
 80065a6:	601a      	str	r2, [r3, #0]
 80065a8:	2104      	movs	r1, #4
 80065aa:	2200      	movs	r2, #0
 80065ac:	f7ff ff94 	bl	80064d8 <std>
 80065b0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80065b4:	2201      	movs	r2, #1
 80065b6:	2109      	movs	r1, #9
 80065b8:	f7ff ff8e 	bl	80064d8 <std>
 80065bc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80065c0:	2202      	movs	r2, #2
 80065c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065c6:	2112      	movs	r1, #18
 80065c8:	f7ff bf86 	b.w	80064d8 <std>
 80065cc:	20000838 	.word	0x20000838
 80065d0:	20000700 	.word	0x20000700
 80065d4:	08006545 	.word	0x08006545

080065d8 <__sfp_lock_acquire>:
 80065d8:	4801      	ldr	r0, [pc, #4]	@ (80065e0 <__sfp_lock_acquire+0x8>)
 80065da:	f000 b93a 	b.w	8006852 <__retarget_lock_acquire_recursive>
 80065de:	bf00      	nop
 80065e0:	20000841 	.word	0x20000841

080065e4 <__sfp_lock_release>:
 80065e4:	4801      	ldr	r0, [pc, #4]	@ (80065ec <__sfp_lock_release+0x8>)
 80065e6:	f000 b935 	b.w	8006854 <__retarget_lock_release_recursive>
 80065ea:	bf00      	nop
 80065ec:	20000841 	.word	0x20000841

080065f0 <__sinit>:
 80065f0:	b510      	push	{r4, lr}
 80065f2:	4604      	mov	r4, r0
 80065f4:	f7ff fff0 	bl	80065d8 <__sfp_lock_acquire>
 80065f8:	6a23      	ldr	r3, [r4, #32]
 80065fa:	b11b      	cbz	r3, 8006604 <__sinit+0x14>
 80065fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006600:	f7ff bff0 	b.w	80065e4 <__sfp_lock_release>
 8006604:	4b04      	ldr	r3, [pc, #16]	@ (8006618 <__sinit+0x28>)
 8006606:	6223      	str	r3, [r4, #32]
 8006608:	4b04      	ldr	r3, [pc, #16]	@ (800661c <__sinit+0x2c>)
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	2b00      	cmp	r3, #0
 800660e:	d1f5      	bne.n	80065fc <__sinit+0xc>
 8006610:	f7ff ffc4 	bl	800659c <global_stdio_init.part.0>
 8006614:	e7f2      	b.n	80065fc <__sinit+0xc>
 8006616:	bf00      	nop
 8006618:	0800655d 	.word	0x0800655d
 800661c:	20000838 	.word	0x20000838

08006620 <_fwalk_sglue>:
 8006620:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006624:	4607      	mov	r7, r0
 8006626:	4688      	mov	r8, r1
 8006628:	4614      	mov	r4, r2
 800662a:	2600      	movs	r6, #0
 800662c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006630:	f1b9 0901 	subs.w	r9, r9, #1
 8006634:	d505      	bpl.n	8006642 <_fwalk_sglue+0x22>
 8006636:	6824      	ldr	r4, [r4, #0]
 8006638:	2c00      	cmp	r4, #0
 800663a:	d1f7      	bne.n	800662c <_fwalk_sglue+0xc>
 800663c:	4630      	mov	r0, r6
 800663e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006642:	89ab      	ldrh	r3, [r5, #12]
 8006644:	2b01      	cmp	r3, #1
 8006646:	d907      	bls.n	8006658 <_fwalk_sglue+0x38>
 8006648:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800664c:	3301      	adds	r3, #1
 800664e:	d003      	beq.n	8006658 <_fwalk_sglue+0x38>
 8006650:	4629      	mov	r1, r5
 8006652:	4638      	mov	r0, r7
 8006654:	47c0      	blx	r8
 8006656:	4306      	orrs	r6, r0
 8006658:	3568      	adds	r5, #104	@ 0x68
 800665a:	e7e9      	b.n	8006630 <_fwalk_sglue+0x10>

0800665c <siprintf>:
 800665c:	b40e      	push	{r1, r2, r3}
 800665e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006662:	b500      	push	{lr}
 8006664:	b09c      	sub	sp, #112	@ 0x70
 8006666:	ab1d      	add	r3, sp, #116	@ 0x74
 8006668:	9002      	str	r0, [sp, #8]
 800666a:	9006      	str	r0, [sp, #24]
 800666c:	9107      	str	r1, [sp, #28]
 800666e:	9104      	str	r1, [sp, #16]
 8006670:	4808      	ldr	r0, [pc, #32]	@ (8006694 <siprintf+0x38>)
 8006672:	4909      	ldr	r1, [pc, #36]	@ (8006698 <siprintf+0x3c>)
 8006674:	f853 2b04 	ldr.w	r2, [r3], #4
 8006678:	9105      	str	r1, [sp, #20]
 800667a:	6800      	ldr	r0, [r0, #0]
 800667c:	a902      	add	r1, sp, #8
 800667e:	9301      	str	r3, [sp, #4]
 8006680:	f002 fbd8 	bl	8008e34 <_svfiprintf_r>
 8006684:	2200      	movs	r2, #0
 8006686:	9b02      	ldr	r3, [sp, #8]
 8006688:	701a      	strb	r2, [r3, #0]
 800668a:	b01c      	add	sp, #112	@ 0x70
 800668c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006690:	b003      	add	sp, #12
 8006692:	4770      	bx	lr
 8006694:	20000020 	.word	0x20000020
 8006698:	ffff0208 	.word	0xffff0208

0800669c <__sread>:
 800669c:	b510      	push	{r4, lr}
 800669e:	460c      	mov	r4, r1
 80066a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066a4:	f000 f886 	bl	80067b4 <_read_r>
 80066a8:	2800      	cmp	r0, #0
 80066aa:	bfab      	itete	ge
 80066ac:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80066ae:	89a3      	ldrhlt	r3, [r4, #12]
 80066b0:	181b      	addge	r3, r3, r0
 80066b2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80066b6:	bfac      	ite	ge
 80066b8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80066ba:	81a3      	strhlt	r3, [r4, #12]
 80066bc:	bd10      	pop	{r4, pc}

080066be <__swrite>:
 80066be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066c2:	461f      	mov	r7, r3
 80066c4:	898b      	ldrh	r3, [r1, #12]
 80066c6:	4605      	mov	r5, r0
 80066c8:	05db      	lsls	r3, r3, #23
 80066ca:	460c      	mov	r4, r1
 80066cc:	4616      	mov	r6, r2
 80066ce:	d505      	bpl.n	80066dc <__swrite+0x1e>
 80066d0:	2302      	movs	r3, #2
 80066d2:	2200      	movs	r2, #0
 80066d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066d8:	f000 f85a 	bl	8006790 <_lseek_r>
 80066dc:	89a3      	ldrh	r3, [r4, #12]
 80066de:	4632      	mov	r2, r6
 80066e0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80066e4:	81a3      	strh	r3, [r4, #12]
 80066e6:	4628      	mov	r0, r5
 80066e8:	463b      	mov	r3, r7
 80066ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80066ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80066f2:	f000 b871 	b.w	80067d8 <_write_r>

080066f6 <__sseek>:
 80066f6:	b510      	push	{r4, lr}
 80066f8:	460c      	mov	r4, r1
 80066fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066fe:	f000 f847 	bl	8006790 <_lseek_r>
 8006702:	1c43      	adds	r3, r0, #1
 8006704:	89a3      	ldrh	r3, [r4, #12]
 8006706:	bf15      	itete	ne
 8006708:	6560      	strne	r0, [r4, #84]	@ 0x54
 800670a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800670e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006712:	81a3      	strheq	r3, [r4, #12]
 8006714:	bf18      	it	ne
 8006716:	81a3      	strhne	r3, [r4, #12]
 8006718:	bd10      	pop	{r4, pc}

0800671a <__sclose>:
 800671a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800671e:	f000 b827 	b.w	8006770 <_close_r>

08006722 <memmove>:
 8006722:	4288      	cmp	r0, r1
 8006724:	b510      	push	{r4, lr}
 8006726:	eb01 0402 	add.w	r4, r1, r2
 800672a:	d902      	bls.n	8006732 <memmove+0x10>
 800672c:	4284      	cmp	r4, r0
 800672e:	4623      	mov	r3, r4
 8006730:	d807      	bhi.n	8006742 <memmove+0x20>
 8006732:	1e43      	subs	r3, r0, #1
 8006734:	42a1      	cmp	r1, r4
 8006736:	d008      	beq.n	800674a <memmove+0x28>
 8006738:	f811 2b01 	ldrb.w	r2, [r1], #1
 800673c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006740:	e7f8      	b.n	8006734 <memmove+0x12>
 8006742:	4601      	mov	r1, r0
 8006744:	4402      	add	r2, r0
 8006746:	428a      	cmp	r2, r1
 8006748:	d100      	bne.n	800674c <memmove+0x2a>
 800674a:	bd10      	pop	{r4, pc}
 800674c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006750:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006754:	e7f7      	b.n	8006746 <memmove+0x24>

08006756 <memset>:
 8006756:	4603      	mov	r3, r0
 8006758:	4402      	add	r2, r0
 800675a:	4293      	cmp	r3, r2
 800675c:	d100      	bne.n	8006760 <memset+0xa>
 800675e:	4770      	bx	lr
 8006760:	f803 1b01 	strb.w	r1, [r3], #1
 8006764:	e7f9      	b.n	800675a <memset+0x4>
	...

08006768 <_localeconv_r>:
 8006768:	4800      	ldr	r0, [pc, #0]	@ (800676c <_localeconv_r+0x4>)
 800676a:	4770      	bx	lr
 800676c:	20000160 	.word	0x20000160

08006770 <_close_r>:
 8006770:	b538      	push	{r3, r4, r5, lr}
 8006772:	2300      	movs	r3, #0
 8006774:	4d05      	ldr	r5, [pc, #20]	@ (800678c <_close_r+0x1c>)
 8006776:	4604      	mov	r4, r0
 8006778:	4608      	mov	r0, r1
 800677a:	602b      	str	r3, [r5, #0]
 800677c:	f7fb f84b 	bl	8001816 <_close>
 8006780:	1c43      	adds	r3, r0, #1
 8006782:	d102      	bne.n	800678a <_close_r+0x1a>
 8006784:	682b      	ldr	r3, [r5, #0]
 8006786:	b103      	cbz	r3, 800678a <_close_r+0x1a>
 8006788:	6023      	str	r3, [r4, #0]
 800678a:	bd38      	pop	{r3, r4, r5, pc}
 800678c:	2000083c 	.word	0x2000083c

08006790 <_lseek_r>:
 8006790:	b538      	push	{r3, r4, r5, lr}
 8006792:	4604      	mov	r4, r0
 8006794:	4608      	mov	r0, r1
 8006796:	4611      	mov	r1, r2
 8006798:	2200      	movs	r2, #0
 800679a:	4d05      	ldr	r5, [pc, #20]	@ (80067b0 <_lseek_r+0x20>)
 800679c:	602a      	str	r2, [r5, #0]
 800679e:	461a      	mov	r2, r3
 80067a0:	f7fb f85d 	bl	800185e <_lseek>
 80067a4:	1c43      	adds	r3, r0, #1
 80067a6:	d102      	bne.n	80067ae <_lseek_r+0x1e>
 80067a8:	682b      	ldr	r3, [r5, #0]
 80067aa:	b103      	cbz	r3, 80067ae <_lseek_r+0x1e>
 80067ac:	6023      	str	r3, [r4, #0]
 80067ae:	bd38      	pop	{r3, r4, r5, pc}
 80067b0:	2000083c 	.word	0x2000083c

080067b4 <_read_r>:
 80067b4:	b538      	push	{r3, r4, r5, lr}
 80067b6:	4604      	mov	r4, r0
 80067b8:	4608      	mov	r0, r1
 80067ba:	4611      	mov	r1, r2
 80067bc:	2200      	movs	r2, #0
 80067be:	4d05      	ldr	r5, [pc, #20]	@ (80067d4 <_read_r+0x20>)
 80067c0:	602a      	str	r2, [r5, #0]
 80067c2:	461a      	mov	r2, r3
 80067c4:	f7fa ffee 	bl	80017a4 <_read>
 80067c8:	1c43      	adds	r3, r0, #1
 80067ca:	d102      	bne.n	80067d2 <_read_r+0x1e>
 80067cc:	682b      	ldr	r3, [r5, #0]
 80067ce:	b103      	cbz	r3, 80067d2 <_read_r+0x1e>
 80067d0:	6023      	str	r3, [r4, #0]
 80067d2:	bd38      	pop	{r3, r4, r5, pc}
 80067d4:	2000083c 	.word	0x2000083c

080067d8 <_write_r>:
 80067d8:	b538      	push	{r3, r4, r5, lr}
 80067da:	4604      	mov	r4, r0
 80067dc:	4608      	mov	r0, r1
 80067de:	4611      	mov	r1, r2
 80067e0:	2200      	movs	r2, #0
 80067e2:	4d05      	ldr	r5, [pc, #20]	@ (80067f8 <_write_r+0x20>)
 80067e4:	602a      	str	r2, [r5, #0]
 80067e6:	461a      	mov	r2, r3
 80067e8:	f7fa fff9 	bl	80017de <_write>
 80067ec:	1c43      	adds	r3, r0, #1
 80067ee:	d102      	bne.n	80067f6 <_write_r+0x1e>
 80067f0:	682b      	ldr	r3, [r5, #0]
 80067f2:	b103      	cbz	r3, 80067f6 <_write_r+0x1e>
 80067f4:	6023      	str	r3, [r4, #0]
 80067f6:	bd38      	pop	{r3, r4, r5, pc}
 80067f8:	2000083c 	.word	0x2000083c

080067fc <__errno>:
 80067fc:	4b01      	ldr	r3, [pc, #4]	@ (8006804 <__errno+0x8>)
 80067fe:	6818      	ldr	r0, [r3, #0]
 8006800:	4770      	bx	lr
 8006802:	bf00      	nop
 8006804:	20000020 	.word	0x20000020

08006808 <__libc_init_array>:
 8006808:	b570      	push	{r4, r5, r6, lr}
 800680a:	2600      	movs	r6, #0
 800680c:	4d0c      	ldr	r5, [pc, #48]	@ (8006840 <__libc_init_array+0x38>)
 800680e:	4c0d      	ldr	r4, [pc, #52]	@ (8006844 <__libc_init_array+0x3c>)
 8006810:	1b64      	subs	r4, r4, r5
 8006812:	10a4      	asrs	r4, r4, #2
 8006814:	42a6      	cmp	r6, r4
 8006816:	d109      	bne.n	800682c <__libc_init_array+0x24>
 8006818:	f003 fb4c 	bl	8009eb4 <_init>
 800681c:	2600      	movs	r6, #0
 800681e:	4d0a      	ldr	r5, [pc, #40]	@ (8006848 <__libc_init_array+0x40>)
 8006820:	4c0a      	ldr	r4, [pc, #40]	@ (800684c <__libc_init_array+0x44>)
 8006822:	1b64      	subs	r4, r4, r5
 8006824:	10a4      	asrs	r4, r4, #2
 8006826:	42a6      	cmp	r6, r4
 8006828:	d105      	bne.n	8006836 <__libc_init_array+0x2e>
 800682a:	bd70      	pop	{r4, r5, r6, pc}
 800682c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006830:	4798      	blx	r3
 8006832:	3601      	adds	r6, #1
 8006834:	e7ee      	b.n	8006814 <__libc_init_array+0xc>
 8006836:	f855 3b04 	ldr.w	r3, [r5], #4
 800683a:	4798      	blx	r3
 800683c:	3601      	adds	r6, #1
 800683e:	e7f2      	b.n	8006826 <__libc_init_array+0x1e>
 8006840:	0800ab10 	.word	0x0800ab10
 8006844:	0800ab10 	.word	0x0800ab10
 8006848:	0800ab10 	.word	0x0800ab10
 800684c:	0800ab14 	.word	0x0800ab14

08006850 <__retarget_lock_init_recursive>:
 8006850:	4770      	bx	lr

08006852 <__retarget_lock_acquire_recursive>:
 8006852:	4770      	bx	lr

08006854 <__retarget_lock_release_recursive>:
 8006854:	4770      	bx	lr

08006856 <memchr>:
 8006856:	4603      	mov	r3, r0
 8006858:	b510      	push	{r4, lr}
 800685a:	b2c9      	uxtb	r1, r1
 800685c:	4402      	add	r2, r0
 800685e:	4293      	cmp	r3, r2
 8006860:	4618      	mov	r0, r3
 8006862:	d101      	bne.n	8006868 <memchr+0x12>
 8006864:	2000      	movs	r0, #0
 8006866:	e003      	b.n	8006870 <memchr+0x1a>
 8006868:	7804      	ldrb	r4, [r0, #0]
 800686a:	3301      	adds	r3, #1
 800686c:	428c      	cmp	r4, r1
 800686e:	d1f6      	bne.n	800685e <memchr+0x8>
 8006870:	bd10      	pop	{r4, pc}

08006872 <memcpy>:
 8006872:	440a      	add	r2, r1
 8006874:	4291      	cmp	r1, r2
 8006876:	f100 33ff 	add.w	r3, r0, #4294967295
 800687a:	d100      	bne.n	800687e <memcpy+0xc>
 800687c:	4770      	bx	lr
 800687e:	b510      	push	{r4, lr}
 8006880:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006884:	4291      	cmp	r1, r2
 8006886:	f803 4f01 	strb.w	r4, [r3, #1]!
 800688a:	d1f9      	bne.n	8006880 <memcpy+0xe>
 800688c:	bd10      	pop	{r4, pc}
	...

08006890 <nanf>:
 8006890:	4800      	ldr	r0, [pc, #0]	@ (8006894 <nanf+0x4>)
 8006892:	4770      	bx	lr
 8006894:	7fc00000 	.word	0x7fc00000

08006898 <quorem>:
 8006898:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800689c:	6903      	ldr	r3, [r0, #16]
 800689e:	690c      	ldr	r4, [r1, #16]
 80068a0:	4607      	mov	r7, r0
 80068a2:	42a3      	cmp	r3, r4
 80068a4:	db7e      	blt.n	80069a4 <quorem+0x10c>
 80068a6:	3c01      	subs	r4, #1
 80068a8:	00a3      	lsls	r3, r4, #2
 80068aa:	f100 0514 	add.w	r5, r0, #20
 80068ae:	f101 0814 	add.w	r8, r1, #20
 80068b2:	9300      	str	r3, [sp, #0]
 80068b4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80068b8:	9301      	str	r3, [sp, #4]
 80068ba:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80068be:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80068c2:	3301      	adds	r3, #1
 80068c4:	429a      	cmp	r2, r3
 80068c6:	fbb2 f6f3 	udiv	r6, r2, r3
 80068ca:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80068ce:	d32e      	bcc.n	800692e <quorem+0x96>
 80068d0:	f04f 0a00 	mov.w	sl, #0
 80068d4:	46c4      	mov	ip, r8
 80068d6:	46ae      	mov	lr, r5
 80068d8:	46d3      	mov	fp, sl
 80068da:	f85c 3b04 	ldr.w	r3, [ip], #4
 80068de:	b298      	uxth	r0, r3
 80068e0:	fb06 a000 	mla	r0, r6, r0, sl
 80068e4:	0c1b      	lsrs	r3, r3, #16
 80068e6:	0c02      	lsrs	r2, r0, #16
 80068e8:	fb06 2303 	mla	r3, r6, r3, r2
 80068ec:	f8de 2000 	ldr.w	r2, [lr]
 80068f0:	b280      	uxth	r0, r0
 80068f2:	b292      	uxth	r2, r2
 80068f4:	1a12      	subs	r2, r2, r0
 80068f6:	445a      	add	r2, fp
 80068f8:	f8de 0000 	ldr.w	r0, [lr]
 80068fc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006900:	b29b      	uxth	r3, r3
 8006902:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006906:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800690a:	b292      	uxth	r2, r2
 800690c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006910:	45e1      	cmp	r9, ip
 8006912:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006916:	f84e 2b04 	str.w	r2, [lr], #4
 800691a:	d2de      	bcs.n	80068da <quorem+0x42>
 800691c:	9b00      	ldr	r3, [sp, #0]
 800691e:	58eb      	ldr	r3, [r5, r3]
 8006920:	b92b      	cbnz	r3, 800692e <quorem+0x96>
 8006922:	9b01      	ldr	r3, [sp, #4]
 8006924:	3b04      	subs	r3, #4
 8006926:	429d      	cmp	r5, r3
 8006928:	461a      	mov	r2, r3
 800692a:	d32f      	bcc.n	800698c <quorem+0xf4>
 800692c:	613c      	str	r4, [r7, #16]
 800692e:	4638      	mov	r0, r7
 8006930:	f001 f9c2 	bl	8007cb8 <__mcmp>
 8006934:	2800      	cmp	r0, #0
 8006936:	db25      	blt.n	8006984 <quorem+0xec>
 8006938:	4629      	mov	r1, r5
 800693a:	2000      	movs	r0, #0
 800693c:	f858 2b04 	ldr.w	r2, [r8], #4
 8006940:	f8d1 c000 	ldr.w	ip, [r1]
 8006944:	fa1f fe82 	uxth.w	lr, r2
 8006948:	fa1f f38c 	uxth.w	r3, ip
 800694c:	eba3 030e 	sub.w	r3, r3, lr
 8006950:	4403      	add	r3, r0
 8006952:	0c12      	lsrs	r2, r2, #16
 8006954:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006958:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800695c:	b29b      	uxth	r3, r3
 800695e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006962:	45c1      	cmp	r9, r8
 8006964:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006968:	f841 3b04 	str.w	r3, [r1], #4
 800696c:	d2e6      	bcs.n	800693c <quorem+0xa4>
 800696e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006972:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006976:	b922      	cbnz	r2, 8006982 <quorem+0xea>
 8006978:	3b04      	subs	r3, #4
 800697a:	429d      	cmp	r5, r3
 800697c:	461a      	mov	r2, r3
 800697e:	d30b      	bcc.n	8006998 <quorem+0x100>
 8006980:	613c      	str	r4, [r7, #16]
 8006982:	3601      	adds	r6, #1
 8006984:	4630      	mov	r0, r6
 8006986:	b003      	add	sp, #12
 8006988:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800698c:	6812      	ldr	r2, [r2, #0]
 800698e:	3b04      	subs	r3, #4
 8006990:	2a00      	cmp	r2, #0
 8006992:	d1cb      	bne.n	800692c <quorem+0x94>
 8006994:	3c01      	subs	r4, #1
 8006996:	e7c6      	b.n	8006926 <quorem+0x8e>
 8006998:	6812      	ldr	r2, [r2, #0]
 800699a:	3b04      	subs	r3, #4
 800699c:	2a00      	cmp	r2, #0
 800699e:	d1ef      	bne.n	8006980 <quorem+0xe8>
 80069a0:	3c01      	subs	r4, #1
 80069a2:	e7ea      	b.n	800697a <quorem+0xe2>
 80069a4:	2000      	movs	r0, #0
 80069a6:	e7ee      	b.n	8006986 <quorem+0xee>

080069a8 <_dtoa_r>:
 80069a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069ac:	4614      	mov	r4, r2
 80069ae:	461d      	mov	r5, r3
 80069b0:	69c7      	ldr	r7, [r0, #28]
 80069b2:	b097      	sub	sp, #92	@ 0x5c
 80069b4:	4683      	mov	fp, r0
 80069b6:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80069ba:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 80069bc:	b97f      	cbnz	r7, 80069de <_dtoa_r+0x36>
 80069be:	2010      	movs	r0, #16
 80069c0:	f000 fe02 	bl	80075c8 <malloc>
 80069c4:	4602      	mov	r2, r0
 80069c6:	f8cb 001c 	str.w	r0, [fp, #28]
 80069ca:	b920      	cbnz	r0, 80069d6 <_dtoa_r+0x2e>
 80069cc:	21ef      	movs	r1, #239	@ 0xef
 80069ce:	4ba8      	ldr	r3, [pc, #672]	@ (8006c70 <_dtoa_r+0x2c8>)
 80069d0:	48a8      	ldr	r0, [pc, #672]	@ (8006c74 <_dtoa_r+0x2cc>)
 80069d2:	f002 fbfb 	bl	80091cc <__assert_func>
 80069d6:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80069da:	6007      	str	r7, [r0, #0]
 80069dc:	60c7      	str	r7, [r0, #12]
 80069de:	f8db 301c 	ldr.w	r3, [fp, #28]
 80069e2:	6819      	ldr	r1, [r3, #0]
 80069e4:	b159      	cbz	r1, 80069fe <_dtoa_r+0x56>
 80069e6:	685a      	ldr	r2, [r3, #4]
 80069e8:	2301      	movs	r3, #1
 80069ea:	4093      	lsls	r3, r2
 80069ec:	604a      	str	r2, [r1, #4]
 80069ee:	608b      	str	r3, [r1, #8]
 80069f0:	4658      	mov	r0, fp
 80069f2:	f000 fedf 	bl	80077b4 <_Bfree>
 80069f6:	2200      	movs	r2, #0
 80069f8:	f8db 301c 	ldr.w	r3, [fp, #28]
 80069fc:	601a      	str	r2, [r3, #0]
 80069fe:	1e2b      	subs	r3, r5, #0
 8006a00:	bfaf      	iteee	ge
 8006a02:	2300      	movge	r3, #0
 8006a04:	2201      	movlt	r2, #1
 8006a06:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006a0a:	9303      	strlt	r3, [sp, #12]
 8006a0c:	bfa8      	it	ge
 8006a0e:	6033      	strge	r3, [r6, #0]
 8006a10:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006a14:	4b98      	ldr	r3, [pc, #608]	@ (8006c78 <_dtoa_r+0x2d0>)
 8006a16:	bfb8      	it	lt
 8006a18:	6032      	strlt	r2, [r6, #0]
 8006a1a:	ea33 0308 	bics.w	r3, r3, r8
 8006a1e:	d112      	bne.n	8006a46 <_dtoa_r+0x9e>
 8006a20:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006a24:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006a26:	6013      	str	r3, [r2, #0]
 8006a28:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8006a2c:	4323      	orrs	r3, r4
 8006a2e:	f000 8550 	beq.w	80074d2 <_dtoa_r+0xb2a>
 8006a32:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006a34:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8006c7c <_dtoa_r+0x2d4>
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	f000 8552 	beq.w	80074e2 <_dtoa_r+0xb3a>
 8006a3e:	f10a 0303 	add.w	r3, sl, #3
 8006a42:	f000 bd4c 	b.w	80074de <_dtoa_r+0xb36>
 8006a46:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006a4a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8006a4e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006a52:	2200      	movs	r2, #0
 8006a54:	2300      	movs	r3, #0
 8006a56:	f7f9 ffa7 	bl	80009a8 <__aeabi_dcmpeq>
 8006a5a:	4607      	mov	r7, r0
 8006a5c:	b158      	cbz	r0, 8006a76 <_dtoa_r+0xce>
 8006a5e:	2301      	movs	r3, #1
 8006a60:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006a62:	6013      	str	r3, [r2, #0]
 8006a64:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006a66:	b113      	cbz	r3, 8006a6e <_dtoa_r+0xc6>
 8006a68:	4b85      	ldr	r3, [pc, #532]	@ (8006c80 <_dtoa_r+0x2d8>)
 8006a6a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006a6c:	6013      	str	r3, [r2, #0]
 8006a6e:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8006c84 <_dtoa_r+0x2dc>
 8006a72:	f000 bd36 	b.w	80074e2 <_dtoa_r+0xb3a>
 8006a76:	ab14      	add	r3, sp, #80	@ 0x50
 8006a78:	9301      	str	r3, [sp, #4]
 8006a7a:	ab15      	add	r3, sp, #84	@ 0x54
 8006a7c:	9300      	str	r3, [sp, #0]
 8006a7e:	4658      	mov	r0, fp
 8006a80:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8006a84:	f001 fa30 	bl	8007ee8 <__d2b>
 8006a88:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8006a8c:	4681      	mov	r9, r0
 8006a8e:	2e00      	cmp	r6, #0
 8006a90:	d077      	beq.n	8006b82 <_dtoa_r+0x1da>
 8006a92:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006a96:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006a98:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006a9c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006aa0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006aa4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006aa8:	9712      	str	r7, [sp, #72]	@ 0x48
 8006aaa:	4619      	mov	r1, r3
 8006aac:	2200      	movs	r2, #0
 8006aae:	4b76      	ldr	r3, [pc, #472]	@ (8006c88 <_dtoa_r+0x2e0>)
 8006ab0:	f7f9 fb5a 	bl	8000168 <__aeabi_dsub>
 8006ab4:	a368      	add	r3, pc, #416	@ (adr r3, 8006c58 <_dtoa_r+0x2b0>)
 8006ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006aba:	f7f9 fd0d 	bl	80004d8 <__aeabi_dmul>
 8006abe:	a368      	add	r3, pc, #416	@ (adr r3, 8006c60 <_dtoa_r+0x2b8>)
 8006ac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ac4:	f7f9 fb52 	bl	800016c <__adddf3>
 8006ac8:	4604      	mov	r4, r0
 8006aca:	4630      	mov	r0, r6
 8006acc:	460d      	mov	r5, r1
 8006ace:	f7f9 fc99 	bl	8000404 <__aeabi_i2d>
 8006ad2:	a365      	add	r3, pc, #404	@ (adr r3, 8006c68 <_dtoa_r+0x2c0>)
 8006ad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ad8:	f7f9 fcfe 	bl	80004d8 <__aeabi_dmul>
 8006adc:	4602      	mov	r2, r0
 8006ade:	460b      	mov	r3, r1
 8006ae0:	4620      	mov	r0, r4
 8006ae2:	4629      	mov	r1, r5
 8006ae4:	f7f9 fb42 	bl	800016c <__adddf3>
 8006ae8:	4604      	mov	r4, r0
 8006aea:	460d      	mov	r5, r1
 8006aec:	f7f9 ffa4 	bl	8000a38 <__aeabi_d2iz>
 8006af0:	2200      	movs	r2, #0
 8006af2:	4607      	mov	r7, r0
 8006af4:	2300      	movs	r3, #0
 8006af6:	4620      	mov	r0, r4
 8006af8:	4629      	mov	r1, r5
 8006afa:	f7f9 ff5f 	bl	80009bc <__aeabi_dcmplt>
 8006afe:	b140      	cbz	r0, 8006b12 <_dtoa_r+0x16a>
 8006b00:	4638      	mov	r0, r7
 8006b02:	f7f9 fc7f 	bl	8000404 <__aeabi_i2d>
 8006b06:	4622      	mov	r2, r4
 8006b08:	462b      	mov	r3, r5
 8006b0a:	f7f9 ff4d 	bl	80009a8 <__aeabi_dcmpeq>
 8006b0e:	b900      	cbnz	r0, 8006b12 <_dtoa_r+0x16a>
 8006b10:	3f01      	subs	r7, #1
 8006b12:	2f16      	cmp	r7, #22
 8006b14:	d853      	bhi.n	8006bbe <_dtoa_r+0x216>
 8006b16:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006b1a:	4b5c      	ldr	r3, [pc, #368]	@ (8006c8c <_dtoa_r+0x2e4>)
 8006b1c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b24:	f7f9 ff4a 	bl	80009bc <__aeabi_dcmplt>
 8006b28:	2800      	cmp	r0, #0
 8006b2a:	d04a      	beq.n	8006bc2 <_dtoa_r+0x21a>
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	3f01      	subs	r7, #1
 8006b30:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006b32:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006b34:	1b9b      	subs	r3, r3, r6
 8006b36:	1e5a      	subs	r2, r3, #1
 8006b38:	bf46      	itte	mi
 8006b3a:	f1c3 0801 	rsbmi	r8, r3, #1
 8006b3e:	2300      	movmi	r3, #0
 8006b40:	f04f 0800 	movpl.w	r8, #0
 8006b44:	9209      	str	r2, [sp, #36]	@ 0x24
 8006b46:	bf48      	it	mi
 8006b48:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8006b4a:	2f00      	cmp	r7, #0
 8006b4c:	db3b      	blt.n	8006bc6 <_dtoa_r+0x21e>
 8006b4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b50:	970e      	str	r7, [sp, #56]	@ 0x38
 8006b52:	443b      	add	r3, r7
 8006b54:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b56:	2300      	movs	r3, #0
 8006b58:	930a      	str	r3, [sp, #40]	@ 0x28
 8006b5a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006b5c:	2b09      	cmp	r3, #9
 8006b5e:	d866      	bhi.n	8006c2e <_dtoa_r+0x286>
 8006b60:	2b05      	cmp	r3, #5
 8006b62:	bfc4      	itt	gt
 8006b64:	3b04      	subgt	r3, #4
 8006b66:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8006b68:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006b6a:	bfc8      	it	gt
 8006b6c:	2400      	movgt	r4, #0
 8006b6e:	f1a3 0302 	sub.w	r3, r3, #2
 8006b72:	bfd8      	it	le
 8006b74:	2401      	movle	r4, #1
 8006b76:	2b03      	cmp	r3, #3
 8006b78:	d864      	bhi.n	8006c44 <_dtoa_r+0x29c>
 8006b7a:	e8df f003 	tbb	[pc, r3]
 8006b7e:	382b      	.short	0x382b
 8006b80:	5636      	.short	0x5636
 8006b82:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006b86:	441e      	add	r6, r3
 8006b88:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006b8c:	2b20      	cmp	r3, #32
 8006b8e:	bfc1      	itttt	gt
 8006b90:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006b94:	fa08 f803 	lslgt.w	r8, r8, r3
 8006b98:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006b9c:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006ba0:	bfd6      	itet	le
 8006ba2:	f1c3 0320 	rsble	r3, r3, #32
 8006ba6:	ea48 0003 	orrgt.w	r0, r8, r3
 8006baa:	fa04 f003 	lslle.w	r0, r4, r3
 8006bae:	f7f9 fc19 	bl	80003e4 <__aeabi_ui2d>
 8006bb2:	2201      	movs	r2, #1
 8006bb4:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006bb8:	3e01      	subs	r6, #1
 8006bba:	9212      	str	r2, [sp, #72]	@ 0x48
 8006bbc:	e775      	b.n	8006aaa <_dtoa_r+0x102>
 8006bbe:	2301      	movs	r3, #1
 8006bc0:	e7b6      	b.n	8006b30 <_dtoa_r+0x188>
 8006bc2:	900f      	str	r0, [sp, #60]	@ 0x3c
 8006bc4:	e7b5      	b.n	8006b32 <_dtoa_r+0x18a>
 8006bc6:	427b      	negs	r3, r7
 8006bc8:	930a      	str	r3, [sp, #40]	@ 0x28
 8006bca:	2300      	movs	r3, #0
 8006bcc:	eba8 0807 	sub.w	r8, r8, r7
 8006bd0:	930e      	str	r3, [sp, #56]	@ 0x38
 8006bd2:	e7c2      	b.n	8006b5a <_dtoa_r+0x1b2>
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006bd8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	dc35      	bgt.n	8006c4a <_dtoa_r+0x2a2>
 8006bde:	2301      	movs	r3, #1
 8006be0:	461a      	mov	r2, r3
 8006be2:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8006be6:	9221      	str	r2, [sp, #132]	@ 0x84
 8006be8:	e00b      	b.n	8006c02 <_dtoa_r+0x25a>
 8006bea:	2301      	movs	r3, #1
 8006bec:	e7f3      	b.n	8006bd6 <_dtoa_r+0x22e>
 8006bee:	2300      	movs	r3, #0
 8006bf0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006bf2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006bf4:	18fb      	adds	r3, r7, r3
 8006bf6:	9308      	str	r3, [sp, #32]
 8006bf8:	3301      	adds	r3, #1
 8006bfa:	2b01      	cmp	r3, #1
 8006bfc:	9307      	str	r3, [sp, #28]
 8006bfe:	bfb8      	it	lt
 8006c00:	2301      	movlt	r3, #1
 8006c02:	2100      	movs	r1, #0
 8006c04:	2204      	movs	r2, #4
 8006c06:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006c0a:	f102 0514 	add.w	r5, r2, #20
 8006c0e:	429d      	cmp	r5, r3
 8006c10:	d91f      	bls.n	8006c52 <_dtoa_r+0x2aa>
 8006c12:	6041      	str	r1, [r0, #4]
 8006c14:	4658      	mov	r0, fp
 8006c16:	f000 fd8d 	bl	8007734 <_Balloc>
 8006c1a:	4682      	mov	sl, r0
 8006c1c:	2800      	cmp	r0, #0
 8006c1e:	d139      	bne.n	8006c94 <_dtoa_r+0x2ec>
 8006c20:	4602      	mov	r2, r0
 8006c22:	f240 11af 	movw	r1, #431	@ 0x1af
 8006c26:	4b1a      	ldr	r3, [pc, #104]	@ (8006c90 <_dtoa_r+0x2e8>)
 8006c28:	e6d2      	b.n	80069d0 <_dtoa_r+0x28>
 8006c2a:	2301      	movs	r3, #1
 8006c2c:	e7e0      	b.n	8006bf0 <_dtoa_r+0x248>
 8006c2e:	2401      	movs	r4, #1
 8006c30:	2300      	movs	r3, #0
 8006c32:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006c34:	9320      	str	r3, [sp, #128]	@ 0x80
 8006c36:	f04f 33ff 	mov.w	r3, #4294967295
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8006c40:	2312      	movs	r3, #18
 8006c42:	e7d0      	b.n	8006be6 <_dtoa_r+0x23e>
 8006c44:	2301      	movs	r3, #1
 8006c46:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006c48:	e7f5      	b.n	8006c36 <_dtoa_r+0x28e>
 8006c4a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006c4c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8006c50:	e7d7      	b.n	8006c02 <_dtoa_r+0x25a>
 8006c52:	3101      	adds	r1, #1
 8006c54:	0052      	lsls	r2, r2, #1
 8006c56:	e7d8      	b.n	8006c0a <_dtoa_r+0x262>
 8006c58:	636f4361 	.word	0x636f4361
 8006c5c:	3fd287a7 	.word	0x3fd287a7
 8006c60:	8b60c8b3 	.word	0x8b60c8b3
 8006c64:	3fc68a28 	.word	0x3fc68a28
 8006c68:	509f79fb 	.word	0x509f79fb
 8006c6c:	3fd34413 	.word	0x3fd34413
 8006c70:	0800a71c 	.word	0x0800a71c
 8006c74:	0800a733 	.word	0x0800a733
 8006c78:	7ff00000 	.word	0x7ff00000
 8006c7c:	0800a718 	.word	0x0800a718
 8006c80:	0800a6e7 	.word	0x0800a6e7
 8006c84:	0800a6e6 	.word	0x0800a6e6
 8006c88:	3ff80000 	.word	0x3ff80000
 8006c8c:	0800a830 	.word	0x0800a830
 8006c90:	0800a78b 	.word	0x0800a78b
 8006c94:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006c98:	6018      	str	r0, [r3, #0]
 8006c9a:	9b07      	ldr	r3, [sp, #28]
 8006c9c:	2b0e      	cmp	r3, #14
 8006c9e:	f200 80a4 	bhi.w	8006dea <_dtoa_r+0x442>
 8006ca2:	2c00      	cmp	r4, #0
 8006ca4:	f000 80a1 	beq.w	8006dea <_dtoa_r+0x442>
 8006ca8:	2f00      	cmp	r7, #0
 8006caa:	dd33      	ble.n	8006d14 <_dtoa_r+0x36c>
 8006cac:	4b86      	ldr	r3, [pc, #536]	@ (8006ec8 <_dtoa_r+0x520>)
 8006cae:	f007 020f 	and.w	r2, r7, #15
 8006cb2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006cb6:	05f8      	lsls	r0, r7, #23
 8006cb8:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006cbc:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006cc0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006cc4:	d516      	bpl.n	8006cf4 <_dtoa_r+0x34c>
 8006cc6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006cca:	4b80      	ldr	r3, [pc, #512]	@ (8006ecc <_dtoa_r+0x524>)
 8006ccc:	2603      	movs	r6, #3
 8006cce:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006cd2:	f7f9 fd2b 	bl	800072c <__aeabi_ddiv>
 8006cd6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006cda:	f004 040f 	and.w	r4, r4, #15
 8006cde:	4d7b      	ldr	r5, [pc, #492]	@ (8006ecc <_dtoa_r+0x524>)
 8006ce0:	b954      	cbnz	r4, 8006cf8 <_dtoa_r+0x350>
 8006ce2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ce6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006cea:	f7f9 fd1f 	bl	800072c <__aeabi_ddiv>
 8006cee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006cf2:	e028      	b.n	8006d46 <_dtoa_r+0x39e>
 8006cf4:	2602      	movs	r6, #2
 8006cf6:	e7f2      	b.n	8006cde <_dtoa_r+0x336>
 8006cf8:	07e1      	lsls	r1, r4, #31
 8006cfa:	d508      	bpl.n	8006d0e <_dtoa_r+0x366>
 8006cfc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006d00:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006d04:	f7f9 fbe8 	bl	80004d8 <__aeabi_dmul>
 8006d08:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006d0c:	3601      	adds	r6, #1
 8006d0e:	1064      	asrs	r4, r4, #1
 8006d10:	3508      	adds	r5, #8
 8006d12:	e7e5      	b.n	8006ce0 <_dtoa_r+0x338>
 8006d14:	f000 80d2 	beq.w	8006ebc <_dtoa_r+0x514>
 8006d18:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006d1c:	427c      	negs	r4, r7
 8006d1e:	4b6a      	ldr	r3, [pc, #424]	@ (8006ec8 <_dtoa_r+0x520>)
 8006d20:	f004 020f 	and.w	r2, r4, #15
 8006d24:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006d28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d2c:	f7f9 fbd4 	bl	80004d8 <__aeabi_dmul>
 8006d30:	2602      	movs	r6, #2
 8006d32:	2300      	movs	r3, #0
 8006d34:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006d38:	4d64      	ldr	r5, [pc, #400]	@ (8006ecc <_dtoa_r+0x524>)
 8006d3a:	1124      	asrs	r4, r4, #4
 8006d3c:	2c00      	cmp	r4, #0
 8006d3e:	f040 80b2 	bne.w	8006ea6 <_dtoa_r+0x4fe>
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d1d3      	bne.n	8006cee <_dtoa_r+0x346>
 8006d46:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006d4a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	f000 80b7 	beq.w	8006ec0 <_dtoa_r+0x518>
 8006d52:	2200      	movs	r2, #0
 8006d54:	4620      	mov	r0, r4
 8006d56:	4629      	mov	r1, r5
 8006d58:	4b5d      	ldr	r3, [pc, #372]	@ (8006ed0 <_dtoa_r+0x528>)
 8006d5a:	f7f9 fe2f 	bl	80009bc <__aeabi_dcmplt>
 8006d5e:	2800      	cmp	r0, #0
 8006d60:	f000 80ae 	beq.w	8006ec0 <_dtoa_r+0x518>
 8006d64:	9b07      	ldr	r3, [sp, #28]
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	f000 80aa 	beq.w	8006ec0 <_dtoa_r+0x518>
 8006d6c:	9b08      	ldr	r3, [sp, #32]
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	dd37      	ble.n	8006de2 <_dtoa_r+0x43a>
 8006d72:	1e7b      	subs	r3, r7, #1
 8006d74:	4620      	mov	r0, r4
 8006d76:	9304      	str	r3, [sp, #16]
 8006d78:	2200      	movs	r2, #0
 8006d7a:	4629      	mov	r1, r5
 8006d7c:	4b55      	ldr	r3, [pc, #340]	@ (8006ed4 <_dtoa_r+0x52c>)
 8006d7e:	f7f9 fbab 	bl	80004d8 <__aeabi_dmul>
 8006d82:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006d86:	9c08      	ldr	r4, [sp, #32]
 8006d88:	3601      	adds	r6, #1
 8006d8a:	4630      	mov	r0, r6
 8006d8c:	f7f9 fb3a 	bl	8000404 <__aeabi_i2d>
 8006d90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006d94:	f7f9 fba0 	bl	80004d8 <__aeabi_dmul>
 8006d98:	2200      	movs	r2, #0
 8006d9a:	4b4f      	ldr	r3, [pc, #316]	@ (8006ed8 <_dtoa_r+0x530>)
 8006d9c:	f7f9 f9e6 	bl	800016c <__adddf3>
 8006da0:	4605      	mov	r5, r0
 8006da2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006da6:	2c00      	cmp	r4, #0
 8006da8:	f040 809a 	bne.w	8006ee0 <_dtoa_r+0x538>
 8006dac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006db0:	2200      	movs	r2, #0
 8006db2:	4b4a      	ldr	r3, [pc, #296]	@ (8006edc <_dtoa_r+0x534>)
 8006db4:	f7f9 f9d8 	bl	8000168 <__aeabi_dsub>
 8006db8:	4602      	mov	r2, r0
 8006dba:	460b      	mov	r3, r1
 8006dbc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006dc0:	462a      	mov	r2, r5
 8006dc2:	4633      	mov	r3, r6
 8006dc4:	f7f9 fe18 	bl	80009f8 <__aeabi_dcmpgt>
 8006dc8:	2800      	cmp	r0, #0
 8006dca:	f040 828e 	bne.w	80072ea <_dtoa_r+0x942>
 8006dce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006dd2:	462a      	mov	r2, r5
 8006dd4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006dd8:	f7f9 fdf0 	bl	80009bc <__aeabi_dcmplt>
 8006ddc:	2800      	cmp	r0, #0
 8006dde:	f040 8127 	bne.w	8007030 <_dtoa_r+0x688>
 8006de2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006de6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8006dea:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	f2c0 8163 	blt.w	80070b8 <_dtoa_r+0x710>
 8006df2:	2f0e      	cmp	r7, #14
 8006df4:	f300 8160 	bgt.w	80070b8 <_dtoa_r+0x710>
 8006df8:	4b33      	ldr	r3, [pc, #204]	@ (8006ec8 <_dtoa_r+0x520>)
 8006dfa:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006dfe:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006e02:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006e06:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	da03      	bge.n	8006e14 <_dtoa_r+0x46c>
 8006e0c:	9b07      	ldr	r3, [sp, #28]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	f340 8100 	ble.w	8007014 <_dtoa_r+0x66c>
 8006e14:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006e18:	4656      	mov	r6, sl
 8006e1a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006e1e:	4620      	mov	r0, r4
 8006e20:	4629      	mov	r1, r5
 8006e22:	f7f9 fc83 	bl	800072c <__aeabi_ddiv>
 8006e26:	f7f9 fe07 	bl	8000a38 <__aeabi_d2iz>
 8006e2a:	4680      	mov	r8, r0
 8006e2c:	f7f9 faea 	bl	8000404 <__aeabi_i2d>
 8006e30:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006e34:	f7f9 fb50 	bl	80004d8 <__aeabi_dmul>
 8006e38:	4602      	mov	r2, r0
 8006e3a:	460b      	mov	r3, r1
 8006e3c:	4620      	mov	r0, r4
 8006e3e:	4629      	mov	r1, r5
 8006e40:	f7f9 f992 	bl	8000168 <__aeabi_dsub>
 8006e44:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006e48:	9d07      	ldr	r5, [sp, #28]
 8006e4a:	f806 4b01 	strb.w	r4, [r6], #1
 8006e4e:	eba6 040a 	sub.w	r4, r6, sl
 8006e52:	42a5      	cmp	r5, r4
 8006e54:	4602      	mov	r2, r0
 8006e56:	460b      	mov	r3, r1
 8006e58:	f040 8116 	bne.w	8007088 <_dtoa_r+0x6e0>
 8006e5c:	f7f9 f986 	bl	800016c <__adddf3>
 8006e60:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006e64:	4604      	mov	r4, r0
 8006e66:	460d      	mov	r5, r1
 8006e68:	f7f9 fdc6 	bl	80009f8 <__aeabi_dcmpgt>
 8006e6c:	2800      	cmp	r0, #0
 8006e6e:	f040 80f8 	bne.w	8007062 <_dtoa_r+0x6ba>
 8006e72:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006e76:	4620      	mov	r0, r4
 8006e78:	4629      	mov	r1, r5
 8006e7a:	f7f9 fd95 	bl	80009a8 <__aeabi_dcmpeq>
 8006e7e:	b118      	cbz	r0, 8006e88 <_dtoa_r+0x4e0>
 8006e80:	f018 0f01 	tst.w	r8, #1
 8006e84:	f040 80ed 	bne.w	8007062 <_dtoa_r+0x6ba>
 8006e88:	4649      	mov	r1, r9
 8006e8a:	4658      	mov	r0, fp
 8006e8c:	f000 fc92 	bl	80077b4 <_Bfree>
 8006e90:	2300      	movs	r3, #0
 8006e92:	7033      	strb	r3, [r6, #0]
 8006e94:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8006e96:	3701      	adds	r7, #1
 8006e98:	601f      	str	r7, [r3, #0]
 8006e9a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	f000 8320 	beq.w	80074e2 <_dtoa_r+0xb3a>
 8006ea2:	601e      	str	r6, [r3, #0]
 8006ea4:	e31d      	b.n	80074e2 <_dtoa_r+0xb3a>
 8006ea6:	07e2      	lsls	r2, r4, #31
 8006ea8:	d505      	bpl.n	8006eb6 <_dtoa_r+0x50e>
 8006eaa:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006eae:	f7f9 fb13 	bl	80004d8 <__aeabi_dmul>
 8006eb2:	2301      	movs	r3, #1
 8006eb4:	3601      	adds	r6, #1
 8006eb6:	1064      	asrs	r4, r4, #1
 8006eb8:	3508      	adds	r5, #8
 8006eba:	e73f      	b.n	8006d3c <_dtoa_r+0x394>
 8006ebc:	2602      	movs	r6, #2
 8006ebe:	e742      	b.n	8006d46 <_dtoa_r+0x39e>
 8006ec0:	9c07      	ldr	r4, [sp, #28]
 8006ec2:	9704      	str	r7, [sp, #16]
 8006ec4:	e761      	b.n	8006d8a <_dtoa_r+0x3e2>
 8006ec6:	bf00      	nop
 8006ec8:	0800a830 	.word	0x0800a830
 8006ecc:	0800a808 	.word	0x0800a808
 8006ed0:	3ff00000 	.word	0x3ff00000
 8006ed4:	40240000 	.word	0x40240000
 8006ed8:	401c0000 	.word	0x401c0000
 8006edc:	40140000 	.word	0x40140000
 8006ee0:	4b70      	ldr	r3, [pc, #448]	@ (80070a4 <_dtoa_r+0x6fc>)
 8006ee2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006ee4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006ee8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006eec:	4454      	add	r4, sl
 8006eee:	2900      	cmp	r1, #0
 8006ef0:	d045      	beq.n	8006f7e <_dtoa_r+0x5d6>
 8006ef2:	2000      	movs	r0, #0
 8006ef4:	496c      	ldr	r1, [pc, #432]	@ (80070a8 <_dtoa_r+0x700>)
 8006ef6:	f7f9 fc19 	bl	800072c <__aeabi_ddiv>
 8006efa:	4633      	mov	r3, r6
 8006efc:	462a      	mov	r2, r5
 8006efe:	f7f9 f933 	bl	8000168 <__aeabi_dsub>
 8006f02:	4656      	mov	r6, sl
 8006f04:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006f08:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006f0c:	f7f9 fd94 	bl	8000a38 <__aeabi_d2iz>
 8006f10:	4605      	mov	r5, r0
 8006f12:	f7f9 fa77 	bl	8000404 <__aeabi_i2d>
 8006f16:	4602      	mov	r2, r0
 8006f18:	460b      	mov	r3, r1
 8006f1a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006f1e:	f7f9 f923 	bl	8000168 <__aeabi_dsub>
 8006f22:	4602      	mov	r2, r0
 8006f24:	460b      	mov	r3, r1
 8006f26:	3530      	adds	r5, #48	@ 0x30
 8006f28:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006f2c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006f30:	f806 5b01 	strb.w	r5, [r6], #1
 8006f34:	f7f9 fd42 	bl	80009bc <__aeabi_dcmplt>
 8006f38:	2800      	cmp	r0, #0
 8006f3a:	d163      	bne.n	8007004 <_dtoa_r+0x65c>
 8006f3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006f40:	2000      	movs	r0, #0
 8006f42:	495a      	ldr	r1, [pc, #360]	@ (80070ac <_dtoa_r+0x704>)
 8006f44:	f7f9 f910 	bl	8000168 <__aeabi_dsub>
 8006f48:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006f4c:	f7f9 fd36 	bl	80009bc <__aeabi_dcmplt>
 8006f50:	2800      	cmp	r0, #0
 8006f52:	f040 8087 	bne.w	8007064 <_dtoa_r+0x6bc>
 8006f56:	42a6      	cmp	r6, r4
 8006f58:	f43f af43 	beq.w	8006de2 <_dtoa_r+0x43a>
 8006f5c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006f60:	2200      	movs	r2, #0
 8006f62:	4b53      	ldr	r3, [pc, #332]	@ (80070b0 <_dtoa_r+0x708>)
 8006f64:	f7f9 fab8 	bl	80004d8 <__aeabi_dmul>
 8006f68:	2200      	movs	r2, #0
 8006f6a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006f6e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006f72:	4b4f      	ldr	r3, [pc, #316]	@ (80070b0 <_dtoa_r+0x708>)
 8006f74:	f7f9 fab0 	bl	80004d8 <__aeabi_dmul>
 8006f78:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006f7c:	e7c4      	b.n	8006f08 <_dtoa_r+0x560>
 8006f7e:	4631      	mov	r1, r6
 8006f80:	4628      	mov	r0, r5
 8006f82:	f7f9 faa9 	bl	80004d8 <__aeabi_dmul>
 8006f86:	4656      	mov	r6, sl
 8006f88:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006f8c:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006f8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006f92:	f7f9 fd51 	bl	8000a38 <__aeabi_d2iz>
 8006f96:	4605      	mov	r5, r0
 8006f98:	f7f9 fa34 	bl	8000404 <__aeabi_i2d>
 8006f9c:	4602      	mov	r2, r0
 8006f9e:	460b      	mov	r3, r1
 8006fa0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006fa4:	f7f9 f8e0 	bl	8000168 <__aeabi_dsub>
 8006fa8:	4602      	mov	r2, r0
 8006faa:	460b      	mov	r3, r1
 8006fac:	3530      	adds	r5, #48	@ 0x30
 8006fae:	f806 5b01 	strb.w	r5, [r6], #1
 8006fb2:	42a6      	cmp	r6, r4
 8006fb4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006fb8:	f04f 0200 	mov.w	r2, #0
 8006fbc:	d124      	bne.n	8007008 <_dtoa_r+0x660>
 8006fbe:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006fc2:	4b39      	ldr	r3, [pc, #228]	@ (80070a8 <_dtoa_r+0x700>)
 8006fc4:	f7f9 f8d2 	bl	800016c <__adddf3>
 8006fc8:	4602      	mov	r2, r0
 8006fca:	460b      	mov	r3, r1
 8006fcc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006fd0:	f7f9 fd12 	bl	80009f8 <__aeabi_dcmpgt>
 8006fd4:	2800      	cmp	r0, #0
 8006fd6:	d145      	bne.n	8007064 <_dtoa_r+0x6bc>
 8006fd8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006fdc:	2000      	movs	r0, #0
 8006fde:	4932      	ldr	r1, [pc, #200]	@ (80070a8 <_dtoa_r+0x700>)
 8006fe0:	f7f9 f8c2 	bl	8000168 <__aeabi_dsub>
 8006fe4:	4602      	mov	r2, r0
 8006fe6:	460b      	mov	r3, r1
 8006fe8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006fec:	f7f9 fce6 	bl	80009bc <__aeabi_dcmplt>
 8006ff0:	2800      	cmp	r0, #0
 8006ff2:	f43f aef6 	beq.w	8006de2 <_dtoa_r+0x43a>
 8006ff6:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006ff8:	1e73      	subs	r3, r6, #1
 8006ffa:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006ffc:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007000:	2b30      	cmp	r3, #48	@ 0x30
 8007002:	d0f8      	beq.n	8006ff6 <_dtoa_r+0x64e>
 8007004:	9f04      	ldr	r7, [sp, #16]
 8007006:	e73f      	b.n	8006e88 <_dtoa_r+0x4e0>
 8007008:	4b29      	ldr	r3, [pc, #164]	@ (80070b0 <_dtoa_r+0x708>)
 800700a:	f7f9 fa65 	bl	80004d8 <__aeabi_dmul>
 800700e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007012:	e7bc      	b.n	8006f8e <_dtoa_r+0x5e6>
 8007014:	d10c      	bne.n	8007030 <_dtoa_r+0x688>
 8007016:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800701a:	2200      	movs	r2, #0
 800701c:	4b25      	ldr	r3, [pc, #148]	@ (80070b4 <_dtoa_r+0x70c>)
 800701e:	f7f9 fa5b 	bl	80004d8 <__aeabi_dmul>
 8007022:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007026:	f7f9 fcdd 	bl	80009e4 <__aeabi_dcmpge>
 800702a:	2800      	cmp	r0, #0
 800702c:	f000 815b 	beq.w	80072e6 <_dtoa_r+0x93e>
 8007030:	2400      	movs	r4, #0
 8007032:	4625      	mov	r5, r4
 8007034:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007036:	4656      	mov	r6, sl
 8007038:	43db      	mvns	r3, r3
 800703a:	9304      	str	r3, [sp, #16]
 800703c:	2700      	movs	r7, #0
 800703e:	4621      	mov	r1, r4
 8007040:	4658      	mov	r0, fp
 8007042:	f000 fbb7 	bl	80077b4 <_Bfree>
 8007046:	2d00      	cmp	r5, #0
 8007048:	d0dc      	beq.n	8007004 <_dtoa_r+0x65c>
 800704a:	b12f      	cbz	r7, 8007058 <_dtoa_r+0x6b0>
 800704c:	42af      	cmp	r7, r5
 800704e:	d003      	beq.n	8007058 <_dtoa_r+0x6b0>
 8007050:	4639      	mov	r1, r7
 8007052:	4658      	mov	r0, fp
 8007054:	f000 fbae 	bl	80077b4 <_Bfree>
 8007058:	4629      	mov	r1, r5
 800705a:	4658      	mov	r0, fp
 800705c:	f000 fbaa 	bl	80077b4 <_Bfree>
 8007060:	e7d0      	b.n	8007004 <_dtoa_r+0x65c>
 8007062:	9704      	str	r7, [sp, #16]
 8007064:	4633      	mov	r3, r6
 8007066:	461e      	mov	r6, r3
 8007068:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800706c:	2a39      	cmp	r2, #57	@ 0x39
 800706e:	d107      	bne.n	8007080 <_dtoa_r+0x6d8>
 8007070:	459a      	cmp	sl, r3
 8007072:	d1f8      	bne.n	8007066 <_dtoa_r+0x6be>
 8007074:	9a04      	ldr	r2, [sp, #16]
 8007076:	3201      	adds	r2, #1
 8007078:	9204      	str	r2, [sp, #16]
 800707a:	2230      	movs	r2, #48	@ 0x30
 800707c:	f88a 2000 	strb.w	r2, [sl]
 8007080:	781a      	ldrb	r2, [r3, #0]
 8007082:	3201      	adds	r2, #1
 8007084:	701a      	strb	r2, [r3, #0]
 8007086:	e7bd      	b.n	8007004 <_dtoa_r+0x65c>
 8007088:	2200      	movs	r2, #0
 800708a:	4b09      	ldr	r3, [pc, #36]	@ (80070b0 <_dtoa_r+0x708>)
 800708c:	f7f9 fa24 	bl	80004d8 <__aeabi_dmul>
 8007090:	2200      	movs	r2, #0
 8007092:	2300      	movs	r3, #0
 8007094:	4604      	mov	r4, r0
 8007096:	460d      	mov	r5, r1
 8007098:	f7f9 fc86 	bl	80009a8 <__aeabi_dcmpeq>
 800709c:	2800      	cmp	r0, #0
 800709e:	f43f aebc 	beq.w	8006e1a <_dtoa_r+0x472>
 80070a2:	e6f1      	b.n	8006e88 <_dtoa_r+0x4e0>
 80070a4:	0800a830 	.word	0x0800a830
 80070a8:	3fe00000 	.word	0x3fe00000
 80070ac:	3ff00000 	.word	0x3ff00000
 80070b0:	40240000 	.word	0x40240000
 80070b4:	40140000 	.word	0x40140000
 80070b8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80070ba:	2a00      	cmp	r2, #0
 80070bc:	f000 80db 	beq.w	8007276 <_dtoa_r+0x8ce>
 80070c0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80070c2:	2a01      	cmp	r2, #1
 80070c4:	f300 80bf 	bgt.w	8007246 <_dtoa_r+0x89e>
 80070c8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80070ca:	2a00      	cmp	r2, #0
 80070cc:	f000 80b7 	beq.w	800723e <_dtoa_r+0x896>
 80070d0:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80070d4:	4646      	mov	r6, r8
 80070d6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80070d8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80070da:	2101      	movs	r1, #1
 80070dc:	441a      	add	r2, r3
 80070de:	4658      	mov	r0, fp
 80070e0:	4498      	add	r8, r3
 80070e2:	9209      	str	r2, [sp, #36]	@ 0x24
 80070e4:	f000 fc64 	bl	80079b0 <__i2b>
 80070e8:	4605      	mov	r5, r0
 80070ea:	b15e      	cbz	r6, 8007104 <_dtoa_r+0x75c>
 80070ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	dd08      	ble.n	8007104 <_dtoa_r+0x75c>
 80070f2:	42b3      	cmp	r3, r6
 80070f4:	bfa8      	it	ge
 80070f6:	4633      	movge	r3, r6
 80070f8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80070fa:	eba8 0803 	sub.w	r8, r8, r3
 80070fe:	1af6      	subs	r6, r6, r3
 8007100:	1ad3      	subs	r3, r2, r3
 8007102:	9309      	str	r3, [sp, #36]	@ 0x24
 8007104:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007106:	b1f3      	cbz	r3, 8007146 <_dtoa_r+0x79e>
 8007108:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800710a:	2b00      	cmp	r3, #0
 800710c:	f000 80b7 	beq.w	800727e <_dtoa_r+0x8d6>
 8007110:	b18c      	cbz	r4, 8007136 <_dtoa_r+0x78e>
 8007112:	4629      	mov	r1, r5
 8007114:	4622      	mov	r2, r4
 8007116:	4658      	mov	r0, fp
 8007118:	f000 fd08 	bl	8007b2c <__pow5mult>
 800711c:	464a      	mov	r2, r9
 800711e:	4601      	mov	r1, r0
 8007120:	4605      	mov	r5, r0
 8007122:	4658      	mov	r0, fp
 8007124:	f000 fc5a 	bl	80079dc <__multiply>
 8007128:	4649      	mov	r1, r9
 800712a:	9004      	str	r0, [sp, #16]
 800712c:	4658      	mov	r0, fp
 800712e:	f000 fb41 	bl	80077b4 <_Bfree>
 8007132:	9b04      	ldr	r3, [sp, #16]
 8007134:	4699      	mov	r9, r3
 8007136:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007138:	1b1a      	subs	r2, r3, r4
 800713a:	d004      	beq.n	8007146 <_dtoa_r+0x79e>
 800713c:	4649      	mov	r1, r9
 800713e:	4658      	mov	r0, fp
 8007140:	f000 fcf4 	bl	8007b2c <__pow5mult>
 8007144:	4681      	mov	r9, r0
 8007146:	2101      	movs	r1, #1
 8007148:	4658      	mov	r0, fp
 800714a:	f000 fc31 	bl	80079b0 <__i2b>
 800714e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007150:	4604      	mov	r4, r0
 8007152:	2b00      	cmp	r3, #0
 8007154:	f000 81c9 	beq.w	80074ea <_dtoa_r+0xb42>
 8007158:	461a      	mov	r2, r3
 800715a:	4601      	mov	r1, r0
 800715c:	4658      	mov	r0, fp
 800715e:	f000 fce5 	bl	8007b2c <__pow5mult>
 8007162:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007164:	4604      	mov	r4, r0
 8007166:	2b01      	cmp	r3, #1
 8007168:	f300 808f 	bgt.w	800728a <_dtoa_r+0x8e2>
 800716c:	9b02      	ldr	r3, [sp, #8]
 800716e:	2b00      	cmp	r3, #0
 8007170:	f040 8087 	bne.w	8007282 <_dtoa_r+0x8da>
 8007174:	9b03      	ldr	r3, [sp, #12]
 8007176:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800717a:	2b00      	cmp	r3, #0
 800717c:	f040 8083 	bne.w	8007286 <_dtoa_r+0x8de>
 8007180:	9b03      	ldr	r3, [sp, #12]
 8007182:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007186:	0d1b      	lsrs	r3, r3, #20
 8007188:	051b      	lsls	r3, r3, #20
 800718a:	b12b      	cbz	r3, 8007198 <_dtoa_r+0x7f0>
 800718c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800718e:	f108 0801 	add.w	r8, r8, #1
 8007192:	3301      	adds	r3, #1
 8007194:	9309      	str	r3, [sp, #36]	@ 0x24
 8007196:	2301      	movs	r3, #1
 8007198:	930a      	str	r3, [sp, #40]	@ 0x28
 800719a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800719c:	2b00      	cmp	r3, #0
 800719e:	f000 81aa 	beq.w	80074f6 <_dtoa_r+0xb4e>
 80071a2:	6923      	ldr	r3, [r4, #16]
 80071a4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80071a8:	6918      	ldr	r0, [r3, #16]
 80071aa:	f000 fbb5 	bl	8007918 <__hi0bits>
 80071ae:	f1c0 0020 	rsb	r0, r0, #32
 80071b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071b4:	4418      	add	r0, r3
 80071b6:	f010 001f 	ands.w	r0, r0, #31
 80071ba:	d071      	beq.n	80072a0 <_dtoa_r+0x8f8>
 80071bc:	f1c0 0320 	rsb	r3, r0, #32
 80071c0:	2b04      	cmp	r3, #4
 80071c2:	dd65      	ble.n	8007290 <_dtoa_r+0x8e8>
 80071c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071c6:	f1c0 001c 	rsb	r0, r0, #28
 80071ca:	4403      	add	r3, r0
 80071cc:	4480      	add	r8, r0
 80071ce:	4406      	add	r6, r0
 80071d0:	9309      	str	r3, [sp, #36]	@ 0x24
 80071d2:	f1b8 0f00 	cmp.w	r8, #0
 80071d6:	dd05      	ble.n	80071e4 <_dtoa_r+0x83c>
 80071d8:	4649      	mov	r1, r9
 80071da:	4642      	mov	r2, r8
 80071dc:	4658      	mov	r0, fp
 80071de:	f000 fcff 	bl	8007be0 <__lshift>
 80071e2:	4681      	mov	r9, r0
 80071e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	dd05      	ble.n	80071f6 <_dtoa_r+0x84e>
 80071ea:	4621      	mov	r1, r4
 80071ec:	461a      	mov	r2, r3
 80071ee:	4658      	mov	r0, fp
 80071f0:	f000 fcf6 	bl	8007be0 <__lshift>
 80071f4:	4604      	mov	r4, r0
 80071f6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d053      	beq.n	80072a4 <_dtoa_r+0x8fc>
 80071fc:	4621      	mov	r1, r4
 80071fe:	4648      	mov	r0, r9
 8007200:	f000 fd5a 	bl	8007cb8 <__mcmp>
 8007204:	2800      	cmp	r0, #0
 8007206:	da4d      	bge.n	80072a4 <_dtoa_r+0x8fc>
 8007208:	1e7b      	subs	r3, r7, #1
 800720a:	4649      	mov	r1, r9
 800720c:	9304      	str	r3, [sp, #16]
 800720e:	220a      	movs	r2, #10
 8007210:	2300      	movs	r3, #0
 8007212:	4658      	mov	r0, fp
 8007214:	f000 faf0 	bl	80077f8 <__multadd>
 8007218:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800721a:	4681      	mov	r9, r0
 800721c:	2b00      	cmp	r3, #0
 800721e:	f000 816c 	beq.w	80074fa <_dtoa_r+0xb52>
 8007222:	2300      	movs	r3, #0
 8007224:	4629      	mov	r1, r5
 8007226:	220a      	movs	r2, #10
 8007228:	4658      	mov	r0, fp
 800722a:	f000 fae5 	bl	80077f8 <__multadd>
 800722e:	9b08      	ldr	r3, [sp, #32]
 8007230:	4605      	mov	r5, r0
 8007232:	2b00      	cmp	r3, #0
 8007234:	dc61      	bgt.n	80072fa <_dtoa_r+0x952>
 8007236:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007238:	2b02      	cmp	r3, #2
 800723a:	dc3b      	bgt.n	80072b4 <_dtoa_r+0x90c>
 800723c:	e05d      	b.n	80072fa <_dtoa_r+0x952>
 800723e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007240:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007244:	e746      	b.n	80070d4 <_dtoa_r+0x72c>
 8007246:	9b07      	ldr	r3, [sp, #28]
 8007248:	1e5c      	subs	r4, r3, #1
 800724a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800724c:	42a3      	cmp	r3, r4
 800724e:	bfbf      	itttt	lt
 8007250:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007252:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8007254:	1ae3      	sublt	r3, r4, r3
 8007256:	18d2      	addlt	r2, r2, r3
 8007258:	bfa8      	it	ge
 800725a:	1b1c      	subge	r4, r3, r4
 800725c:	9b07      	ldr	r3, [sp, #28]
 800725e:	bfbe      	ittt	lt
 8007260:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007262:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8007264:	2400      	movlt	r4, #0
 8007266:	2b00      	cmp	r3, #0
 8007268:	bfb5      	itete	lt
 800726a:	eba8 0603 	sublt.w	r6, r8, r3
 800726e:	4646      	movge	r6, r8
 8007270:	2300      	movlt	r3, #0
 8007272:	9b07      	ldrge	r3, [sp, #28]
 8007274:	e730      	b.n	80070d8 <_dtoa_r+0x730>
 8007276:	4646      	mov	r6, r8
 8007278:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800727a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800727c:	e735      	b.n	80070ea <_dtoa_r+0x742>
 800727e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007280:	e75c      	b.n	800713c <_dtoa_r+0x794>
 8007282:	2300      	movs	r3, #0
 8007284:	e788      	b.n	8007198 <_dtoa_r+0x7f0>
 8007286:	9b02      	ldr	r3, [sp, #8]
 8007288:	e786      	b.n	8007198 <_dtoa_r+0x7f0>
 800728a:	2300      	movs	r3, #0
 800728c:	930a      	str	r3, [sp, #40]	@ 0x28
 800728e:	e788      	b.n	80071a2 <_dtoa_r+0x7fa>
 8007290:	d09f      	beq.n	80071d2 <_dtoa_r+0x82a>
 8007292:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007294:	331c      	adds	r3, #28
 8007296:	441a      	add	r2, r3
 8007298:	4498      	add	r8, r3
 800729a:	441e      	add	r6, r3
 800729c:	9209      	str	r2, [sp, #36]	@ 0x24
 800729e:	e798      	b.n	80071d2 <_dtoa_r+0x82a>
 80072a0:	4603      	mov	r3, r0
 80072a2:	e7f6      	b.n	8007292 <_dtoa_r+0x8ea>
 80072a4:	9b07      	ldr	r3, [sp, #28]
 80072a6:	9704      	str	r7, [sp, #16]
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	dc20      	bgt.n	80072ee <_dtoa_r+0x946>
 80072ac:	9308      	str	r3, [sp, #32]
 80072ae:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80072b0:	2b02      	cmp	r3, #2
 80072b2:	dd1e      	ble.n	80072f2 <_dtoa_r+0x94a>
 80072b4:	9b08      	ldr	r3, [sp, #32]
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	f47f aebc 	bne.w	8007034 <_dtoa_r+0x68c>
 80072bc:	4621      	mov	r1, r4
 80072be:	2205      	movs	r2, #5
 80072c0:	4658      	mov	r0, fp
 80072c2:	f000 fa99 	bl	80077f8 <__multadd>
 80072c6:	4601      	mov	r1, r0
 80072c8:	4604      	mov	r4, r0
 80072ca:	4648      	mov	r0, r9
 80072cc:	f000 fcf4 	bl	8007cb8 <__mcmp>
 80072d0:	2800      	cmp	r0, #0
 80072d2:	f77f aeaf 	ble.w	8007034 <_dtoa_r+0x68c>
 80072d6:	2331      	movs	r3, #49	@ 0x31
 80072d8:	4656      	mov	r6, sl
 80072da:	f806 3b01 	strb.w	r3, [r6], #1
 80072de:	9b04      	ldr	r3, [sp, #16]
 80072e0:	3301      	adds	r3, #1
 80072e2:	9304      	str	r3, [sp, #16]
 80072e4:	e6aa      	b.n	800703c <_dtoa_r+0x694>
 80072e6:	9c07      	ldr	r4, [sp, #28]
 80072e8:	9704      	str	r7, [sp, #16]
 80072ea:	4625      	mov	r5, r4
 80072ec:	e7f3      	b.n	80072d6 <_dtoa_r+0x92e>
 80072ee:	9b07      	ldr	r3, [sp, #28]
 80072f0:	9308      	str	r3, [sp, #32]
 80072f2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	f000 8104 	beq.w	8007502 <_dtoa_r+0xb5a>
 80072fa:	2e00      	cmp	r6, #0
 80072fc:	dd05      	ble.n	800730a <_dtoa_r+0x962>
 80072fe:	4629      	mov	r1, r5
 8007300:	4632      	mov	r2, r6
 8007302:	4658      	mov	r0, fp
 8007304:	f000 fc6c 	bl	8007be0 <__lshift>
 8007308:	4605      	mov	r5, r0
 800730a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800730c:	2b00      	cmp	r3, #0
 800730e:	d05a      	beq.n	80073c6 <_dtoa_r+0xa1e>
 8007310:	4658      	mov	r0, fp
 8007312:	6869      	ldr	r1, [r5, #4]
 8007314:	f000 fa0e 	bl	8007734 <_Balloc>
 8007318:	4606      	mov	r6, r0
 800731a:	b928      	cbnz	r0, 8007328 <_dtoa_r+0x980>
 800731c:	4602      	mov	r2, r0
 800731e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007322:	4b83      	ldr	r3, [pc, #524]	@ (8007530 <_dtoa_r+0xb88>)
 8007324:	f7ff bb54 	b.w	80069d0 <_dtoa_r+0x28>
 8007328:	692a      	ldr	r2, [r5, #16]
 800732a:	f105 010c 	add.w	r1, r5, #12
 800732e:	3202      	adds	r2, #2
 8007330:	0092      	lsls	r2, r2, #2
 8007332:	300c      	adds	r0, #12
 8007334:	f7ff fa9d 	bl	8006872 <memcpy>
 8007338:	2201      	movs	r2, #1
 800733a:	4631      	mov	r1, r6
 800733c:	4658      	mov	r0, fp
 800733e:	f000 fc4f 	bl	8007be0 <__lshift>
 8007342:	462f      	mov	r7, r5
 8007344:	4605      	mov	r5, r0
 8007346:	f10a 0301 	add.w	r3, sl, #1
 800734a:	9307      	str	r3, [sp, #28]
 800734c:	9b08      	ldr	r3, [sp, #32]
 800734e:	4453      	add	r3, sl
 8007350:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007352:	9b02      	ldr	r3, [sp, #8]
 8007354:	f003 0301 	and.w	r3, r3, #1
 8007358:	930a      	str	r3, [sp, #40]	@ 0x28
 800735a:	9b07      	ldr	r3, [sp, #28]
 800735c:	4621      	mov	r1, r4
 800735e:	3b01      	subs	r3, #1
 8007360:	4648      	mov	r0, r9
 8007362:	9302      	str	r3, [sp, #8]
 8007364:	f7ff fa98 	bl	8006898 <quorem>
 8007368:	4639      	mov	r1, r7
 800736a:	9008      	str	r0, [sp, #32]
 800736c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007370:	4648      	mov	r0, r9
 8007372:	f000 fca1 	bl	8007cb8 <__mcmp>
 8007376:	462a      	mov	r2, r5
 8007378:	9009      	str	r0, [sp, #36]	@ 0x24
 800737a:	4621      	mov	r1, r4
 800737c:	4658      	mov	r0, fp
 800737e:	f000 fcb7 	bl	8007cf0 <__mdiff>
 8007382:	68c2      	ldr	r2, [r0, #12]
 8007384:	4606      	mov	r6, r0
 8007386:	bb02      	cbnz	r2, 80073ca <_dtoa_r+0xa22>
 8007388:	4601      	mov	r1, r0
 800738a:	4648      	mov	r0, r9
 800738c:	f000 fc94 	bl	8007cb8 <__mcmp>
 8007390:	4602      	mov	r2, r0
 8007392:	4631      	mov	r1, r6
 8007394:	4658      	mov	r0, fp
 8007396:	920c      	str	r2, [sp, #48]	@ 0x30
 8007398:	f000 fa0c 	bl	80077b4 <_Bfree>
 800739c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800739e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80073a0:	9e07      	ldr	r6, [sp, #28]
 80073a2:	ea43 0102 	orr.w	r1, r3, r2
 80073a6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80073a8:	4319      	orrs	r1, r3
 80073aa:	d110      	bne.n	80073ce <_dtoa_r+0xa26>
 80073ac:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80073b0:	d029      	beq.n	8007406 <_dtoa_r+0xa5e>
 80073b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	dd02      	ble.n	80073be <_dtoa_r+0xa16>
 80073b8:	9b08      	ldr	r3, [sp, #32]
 80073ba:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80073be:	9b02      	ldr	r3, [sp, #8]
 80073c0:	f883 8000 	strb.w	r8, [r3]
 80073c4:	e63b      	b.n	800703e <_dtoa_r+0x696>
 80073c6:	4628      	mov	r0, r5
 80073c8:	e7bb      	b.n	8007342 <_dtoa_r+0x99a>
 80073ca:	2201      	movs	r2, #1
 80073cc:	e7e1      	b.n	8007392 <_dtoa_r+0x9ea>
 80073ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	db04      	blt.n	80073de <_dtoa_r+0xa36>
 80073d4:	9920      	ldr	r1, [sp, #128]	@ 0x80
 80073d6:	430b      	orrs	r3, r1
 80073d8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80073da:	430b      	orrs	r3, r1
 80073dc:	d120      	bne.n	8007420 <_dtoa_r+0xa78>
 80073de:	2a00      	cmp	r2, #0
 80073e0:	dded      	ble.n	80073be <_dtoa_r+0xa16>
 80073e2:	4649      	mov	r1, r9
 80073e4:	2201      	movs	r2, #1
 80073e6:	4658      	mov	r0, fp
 80073e8:	f000 fbfa 	bl	8007be0 <__lshift>
 80073ec:	4621      	mov	r1, r4
 80073ee:	4681      	mov	r9, r0
 80073f0:	f000 fc62 	bl	8007cb8 <__mcmp>
 80073f4:	2800      	cmp	r0, #0
 80073f6:	dc03      	bgt.n	8007400 <_dtoa_r+0xa58>
 80073f8:	d1e1      	bne.n	80073be <_dtoa_r+0xa16>
 80073fa:	f018 0f01 	tst.w	r8, #1
 80073fe:	d0de      	beq.n	80073be <_dtoa_r+0xa16>
 8007400:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007404:	d1d8      	bne.n	80073b8 <_dtoa_r+0xa10>
 8007406:	2339      	movs	r3, #57	@ 0x39
 8007408:	9a02      	ldr	r2, [sp, #8]
 800740a:	7013      	strb	r3, [r2, #0]
 800740c:	4633      	mov	r3, r6
 800740e:	461e      	mov	r6, r3
 8007410:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007414:	3b01      	subs	r3, #1
 8007416:	2a39      	cmp	r2, #57	@ 0x39
 8007418:	d052      	beq.n	80074c0 <_dtoa_r+0xb18>
 800741a:	3201      	adds	r2, #1
 800741c:	701a      	strb	r2, [r3, #0]
 800741e:	e60e      	b.n	800703e <_dtoa_r+0x696>
 8007420:	2a00      	cmp	r2, #0
 8007422:	dd07      	ble.n	8007434 <_dtoa_r+0xa8c>
 8007424:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007428:	d0ed      	beq.n	8007406 <_dtoa_r+0xa5e>
 800742a:	9a02      	ldr	r2, [sp, #8]
 800742c:	f108 0301 	add.w	r3, r8, #1
 8007430:	7013      	strb	r3, [r2, #0]
 8007432:	e604      	b.n	800703e <_dtoa_r+0x696>
 8007434:	9b07      	ldr	r3, [sp, #28]
 8007436:	9a07      	ldr	r2, [sp, #28]
 8007438:	f803 8c01 	strb.w	r8, [r3, #-1]
 800743c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800743e:	4293      	cmp	r3, r2
 8007440:	d028      	beq.n	8007494 <_dtoa_r+0xaec>
 8007442:	4649      	mov	r1, r9
 8007444:	2300      	movs	r3, #0
 8007446:	220a      	movs	r2, #10
 8007448:	4658      	mov	r0, fp
 800744a:	f000 f9d5 	bl	80077f8 <__multadd>
 800744e:	42af      	cmp	r7, r5
 8007450:	4681      	mov	r9, r0
 8007452:	f04f 0300 	mov.w	r3, #0
 8007456:	f04f 020a 	mov.w	r2, #10
 800745a:	4639      	mov	r1, r7
 800745c:	4658      	mov	r0, fp
 800745e:	d107      	bne.n	8007470 <_dtoa_r+0xac8>
 8007460:	f000 f9ca 	bl	80077f8 <__multadd>
 8007464:	4607      	mov	r7, r0
 8007466:	4605      	mov	r5, r0
 8007468:	9b07      	ldr	r3, [sp, #28]
 800746a:	3301      	adds	r3, #1
 800746c:	9307      	str	r3, [sp, #28]
 800746e:	e774      	b.n	800735a <_dtoa_r+0x9b2>
 8007470:	f000 f9c2 	bl	80077f8 <__multadd>
 8007474:	4629      	mov	r1, r5
 8007476:	4607      	mov	r7, r0
 8007478:	2300      	movs	r3, #0
 800747a:	220a      	movs	r2, #10
 800747c:	4658      	mov	r0, fp
 800747e:	f000 f9bb 	bl	80077f8 <__multadd>
 8007482:	4605      	mov	r5, r0
 8007484:	e7f0      	b.n	8007468 <_dtoa_r+0xac0>
 8007486:	9b08      	ldr	r3, [sp, #32]
 8007488:	2700      	movs	r7, #0
 800748a:	2b00      	cmp	r3, #0
 800748c:	bfcc      	ite	gt
 800748e:	461e      	movgt	r6, r3
 8007490:	2601      	movle	r6, #1
 8007492:	4456      	add	r6, sl
 8007494:	4649      	mov	r1, r9
 8007496:	2201      	movs	r2, #1
 8007498:	4658      	mov	r0, fp
 800749a:	f000 fba1 	bl	8007be0 <__lshift>
 800749e:	4621      	mov	r1, r4
 80074a0:	4681      	mov	r9, r0
 80074a2:	f000 fc09 	bl	8007cb8 <__mcmp>
 80074a6:	2800      	cmp	r0, #0
 80074a8:	dcb0      	bgt.n	800740c <_dtoa_r+0xa64>
 80074aa:	d102      	bne.n	80074b2 <_dtoa_r+0xb0a>
 80074ac:	f018 0f01 	tst.w	r8, #1
 80074b0:	d1ac      	bne.n	800740c <_dtoa_r+0xa64>
 80074b2:	4633      	mov	r3, r6
 80074b4:	461e      	mov	r6, r3
 80074b6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80074ba:	2a30      	cmp	r2, #48	@ 0x30
 80074bc:	d0fa      	beq.n	80074b4 <_dtoa_r+0xb0c>
 80074be:	e5be      	b.n	800703e <_dtoa_r+0x696>
 80074c0:	459a      	cmp	sl, r3
 80074c2:	d1a4      	bne.n	800740e <_dtoa_r+0xa66>
 80074c4:	9b04      	ldr	r3, [sp, #16]
 80074c6:	3301      	adds	r3, #1
 80074c8:	9304      	str	r3, [sp, #16]
 80074ca:	2331      	movs	r3, #49	@ 0x31
 80074cc:	f88a 3000 	strb.w	r3, [sl]
 80074d0:	e5b5      	b.n	800703e <_dtoa_r+0x696>
 80074d2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80074d4:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8007534 <_dtoa_r+0xb8c>
 80074d8:	b11b      	cbz	r3, 80074e2 <_dtoa_r+0xb3a>
 80074da:	f10a 0308 	add.w	r3, sl, #8
 80074de:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80074e0:	6013      	str	r3, [r2, #0]
 80074e2:	4650      	mov	r0, sl
 80074e4:	b017      	add	sp, #92	@ 0x5c
 80074e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074ea:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80074ec:	2b01      	cmp	r3, #1
 80074ee:	f77f ae3d 	ble.w	800716c <_dtoa_r+0x7c4>
 80074f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80074f4:	930a      	str	r3, [sp, #40]	@ 0x28
 80074f6:	2001      	movs	r0, #1
 80074f8:	e65b      	b.n	80071b2 <_dtoa_r+0x80a>
 80074fa:	9b08      	ldr	r3, [sp, #32]
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	f77f aed6 	ble.w	80072ae <_dtoa_r+0x906>
 8007502:	4656      	mov	r6, sl
 8007504:	4621      	mov	r1, r4
 8007506:	4648      	mov	r0, r9
 8007508:	f7ff f9c6 	bl	8006898 <quorem>
 800750c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007510:	9b08      	ldr	r3, [sp, #32]
 8007512:	f806 8b01 	strb.w	r8, [r6], #1
 8007516:	eba6 020a 	sub.w	r2, r6, sl
 800751a:	4293      	cmp	r3, r2
 800751c:	ddb3      	ble.n	8007486 <_dtoa_r+0xade>
 800751e:	4649      	mov	r1, r9
 8007520:	2300      	movs	r3, #0
 8007522:	220a      	movs	r2, #10
 8007524:	4658      	mov	r0, fp
 8007526:	f000 f967 	bl	80077f8 <__multadd>
 800752a:	4681      	mov	r9, r0
 800752c:	e7ea      	b.n	8007504 <_dtoa_r+0xb5c>
 800752e:	bf00      	nop
 8007530:	0800a78b 	.word	0x0800a78b
 8007534:	0800a70f 	.word	0x0800a70f

08007538 <_free_r>:
 8007538:	b538      	push	{r3, r4, r5, lr}
 800753a:	4605      	mov	r5, r0
 800753c:	2900      	cmp	r1, #0
 800753e:	d040      	beq.n	80075c2 <_free_r+0x8a>
 8007540:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007544:	1f0c      	subs	r4, r1, #4
 8007546:	2b00      	cmp	r3, #0
 8007548:	bfb8      	it	lt
 800754a:	18e4      	addlt	r4, r4, r3
 800754c:	f000 f8e6 	bl	800771c <__malloc_lock>
 8007550:	4a1c      	ldr	r2, [pc, #112]	@ (80075c4 <_free_r+0x8c>)
 8007552:	6813      	ldr	r3, [r2, #0]
 8007554:	b933      	cbnz	r3, 8007564 <_free_r+0x2c>
 8007556:	6063      	str	r3, [r4, #4]
 8007558:	6014      	str	r4, [r2, #0]
 800755a:	4628      	mov	r0, r5
 800755c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007560:	f000 b8e2 	b.w	8007728 <__malloc_unlock>
 8007564:	42a3      	cmp	r3, r4
 8007566:	d908      	bls.n	800757a <_free_r+0x42>
 8007568:	6820      	ldr	r0, [r4, #0]
 800756a:	1821      	adds	r1, r4, r0
 800756c:	428b      	cmp	r3, r1
 800756e:	bf01      	itttt	eq
 8007570:	6819      	ldreq	r1, [r3, #0]
 8007572:	685b      	ldreq	r3, [r3, #4]
 8007574:	1809      	addeq	r1, r1, r0
 8007576:	6021      	streq	r1, [r4, #0]
 8007578:	e7ed      	b.n	8007556 <_free_r+0x1e>
 800757a:	461a      	mov	r2, r3
 800757c:	685b      	ldr	r3, [r3, #4]
 800757e:	b10b      	cbz	r3, 8007584 <_free_r+0x4c>
 8007580:	42a3      	cmp	r3, r4
 8007582:	d9fa      	bls.n	800757a <_free_r+0x42>
 8007584:	6811      	ldr	r1, [r2, #0]
 8007586:	1850      	adds	r0, r2, r1
 8007588:	42a0      	cmp	r0, r4
 800758a:	d10b      	bne.n	80075a4 <_free_r+0x6c>
 800758c:	6820      	ldr	r0, [r4, #0]
 800758e:	4401      	add	r1, r0
 8007590:	1850      	adds	r0, r2, r1
 8007592:	4283      	cmp	r3, r0
 8007594:	6011      	str	r1, [r2, #0]
 8007596:	d1e0      	bne.n	800755a <_free_r+0x22>
 8007598:	6818      	ldr	r0, [r3, #0]
 800759a:	685b      	ldr	r3, [r3, #4]
 800759c:	4408      	add	r0, r1
 800759e:	6010      	str	r0, [r2, #0]
 80075a0:	6053      	str	r3, [r2, #4]
 80075a2:	e7da      	b.n	800755a <_free_r+0x22>
 80075a4:	d902      	bls.n	80075ac <_free_r+0x74>
 80075a6:	230c      	movs	r3, #12
 80075a8:	602b      	str	r3, [r5, #0]
 80075aa:	e7d6      	b.n	800755a <_free_r+0x22>
 80075ac:	6820      	ldr	r0, [r4, #0]
 80075ae:	1821      	adds	r1, r4, r0
 80075b0:	428b      	cmp	r3, r1
 80075b2:	bf01      	itttt	eq
 80075b4:	6819      	ldreq	r1, [r3, #0]
 80075b6:	685b      	ldreq	r3, [r3, #4]
 80075b8:	1809      	addeq	r1, r1, r0
 80075ba:	6021      	streq	r1, [r4, #0]
 80075bc:	6063      	str	r3, [r4, #4]
 80075be:	6054      	str	r4, [r2, #4]
 80075c0:	e7cb      	b.n	800755a <_free_r+0x22>
 80075c2:	bd38      	pop	{r3, r4, r5, pc}
 80075c4:	20000848 	.word	0x20000848

080075c8 <malloc>:
 80075c8:	4b02      	ldr	r3, [pc, #8]	@ (80075d4 <malloc+0xc>)
 80075ca:	4601      	mov	r1, r0
 80075cc:	6818      	ldr	r0, [r3, #0]
 80075ce:	f000 b825 	b.w	800761c <_malloc_r>
 80075d2:	bf00      	nop
 80075d4:	20000020 	.word	0x20000020

080075d8 <sbrk_aligned>:
 80075d8:	b570      	push	{r4, r5, r6, lr}
 80075da:	4e0f      	ldr	r6, [pc, #60]	@ (8007618 <sbrk_aligned+0x40>)
 80075dc:	460c      	mov	r4, r1
 80075de:	6831      	ldr	r1, [r6, #0]
 80075e0:	4605      	mov	r5, r0
 80075e2:	b911      	cbnz	r1, 80075ea <sbrk_aligned+0x12>
 80075e4:	f001 fddc 	bl	80091a0 <_sbrk_r>
 80075e8:	6030      	str	r0, [r6, #0]
 80075ea:	4621      	mov	r1, r4
 80075ec:	4628      	mov	r0, r5
 80075ee:	f001 fdd7 	bl	80091a0 <_sbrk_r>
 80075f2:	1c43      	adds	r3, r0, #1
 80075f4:	d103      	bne.n	80075fe <sbrk_aligned+0x26>
 80075f6:	f04f 34ff 	mov.w	r4, #4294967295
 80075fa:	4620      	mov	r0, r4
 80075fc:	bd70      	pop	{r4, r5, r6, pc}
 80075fe:	1cc4      	adds	r4, r0, #3
 8007600:	f024 0403 	bic.w	r4, r4, #3
 8007604:	42a0      	cmp	r0, r4
 8007606:	d0f8      	beq.n	80075fa <sbrk_aligned+0x22>
 8007608:	1a21      	subs	r1, r4, r0
 800760a:	4628      	mov	r0, r5
 800760c:	f001 fdc8 	bl	80091a0 <_sbrk_r>
 8007610:	3001      	adds	r0, #1
 8007612:	d1f2      	bne.n	80075fa <sbrk_aligned+0x22>
 8007614:	e7ef      	b.n	80075f6 <sbrk_aligned+0x1e>
 8007616:	bf00      	nop
 8007618:	20000844 	.word	0x20000844

0800761c <_malloc_r>:
 800761c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007620:	1ccd      	adds	r5, r1, #3
 8007622:	f025 0503 	bic.w	r5, r5, #3
 8007626:	3508      	adds	r5, #8
 8007628:	2d0c      	cmp	r5, #12
 800762a:	bf38      	it	cc
 800762c:	250c      	movcc	r5, #12
 800762e:	2d00      	cmp	r5, #0
 8007630:	4606      	mov	r6, r0
 8007632:	db01      	blt.n	8007638 <_malloc_r+0x1c>
 8007634:	42a9      	cmp	r1, r5
 8007636:	d904      	bls.n	8007642 <_malloc_r+0x26>
 8007638:	230c      	movs	r3, #12
 800763a:	6033      	str	r3, [r6, #0]
 800763c:	2000      	movs	r0, #0
 800763e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007642:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007718 <_malloc_r+0xfc>
 8007646:	f000 f869 	bl	800771c <__malloc_lock>
 800764a:	f8d8 3000 	ldr.w	r3, [r8]
 800764e:	461c      	mov	r4, r3
 8007650:	bb44      	cbnz	r4, 80076a4 <_malloc_r+0x88>
 8007652:	4629      	mov	r1, r5
 8007654:	4630      	mov	r0, r6
 8007656:	f7ff ffbf 	bl	80075d8 <sbrk_aligned>
 800765a:	1c43      	adds	r3, r0, #1
 800765c:	4604      	mov	r4, r0
 800765e:	d158      	bne.n	8007712 <_malloc_r+0xf6>
 8007660:	f8d8 4000 	ldr.w	r4, [r8]
 8007664:	4627      	mov	r7, r4
 8007666:	2f00      	cmp	r7, #0
 8007668:	d143      	bne.n	80076f2 <_malloc_r+0xd6>
 800766a:	2c00      	cmp	r4, #0
 800766c:	d04b      	beq.n	8007706 <_malloc_r+0xea>
 800766e:	6823      	ldr	r3, [r4, #0]
 8007670:	4639      	mov	r1, r7
 8007672:	4630      	mov	r0, r6
 8007674:	eb04 0903 	add.w	r9, r4, r3
 8007678:	f001 fd92 	bl	80091a0 <_sbrk_r>
 800767c:	4581      	cmp	r9, r0
 800767e:	d142      	bne.n	8007706 <_malloc_r+0xea>
 8007680:	6821      	ldr	r1, [r4, #0]
 8007682:	4630      	mov	r0, r6
 8007684:	1a6d      	subs	r5, r5, r1
 8007686:	4629      	mov	r1, r5
 8007688:	f7ff ffa6 	bl	80075d8 <sbrk_aligned>
 800768c:	3001      	adds	r0, #1
 800768e:	d03a      	beq.n	8007706 <_malloc_r+0xea>
 8007690:	6823      	ldr	r3, [r4, #0]
 8007692:	442b      	add	r3, r5
 8007694:	6023      	str	r3, [r4, #0]
 8007696:	f8d8 3000 	ldr.w	r3, [r8]
 800769a:	685a      	ldr	r2, [r3, #4]
 800769c:	bb62      	cbnz	r2, 80076f8 <_malloc_r+0xdc>
 800769e:	f8c8 7000 	str.w	r7, [r8]
 80076a2:	e00f      	b.n	80076c4 <_malloc_r+0xa8>
 80076a4:	6822      	ldr	r2, [r4, #0]
 80076a6:	1b52      	subs	r2, r2, r5
 80076a8:	d420      	bmi.n	80076ec <_malloc_r+0xd0>
 80076aa:	2a0b      	cmp	r2, #11
 80076ac:	d917      	bls.n	80076de <_malloc_r+0xc2>
 80076ae:	1961      	adds	r1, r4, r5
 80076b0:	42a3      	cmp	r3, r4
 80076b2:	6025      	str	r5, [r4, #0]
 80076b4:	bf18      	it	ne
 80076b6:	6059      	strne	r1, [r3, #4]
 80076b8:	6863      	ldr	r3, [r4, #4]
 80076ba:	bf08      	it	eq
 80076bc:	f8c8 1000 	streq.w	r1, [r8]
 80076c0:	5162      	str	r2, [r4, r5]
 80076c2:	604b      	str	r3, [r1, #4]
 80076c4:	4630      	mov	r0, r6
 80076c6:	f000 f82f 	bl	8007728 <__malloc_unlock>
 80076ca:	f104 000b 	add.w	r0, r4, #11
 80076ce:	1d23      	adds	r3, r4, #4
 80076d0:	f020 0007 	bic.w	r0, r0, #7
 80076d4:	1ac2      	subs	r2, r0, r3
 80076d6:	bf1c      	itt	ne
 80076d8:	1a1b      	subne	r3, r3, r0
 80076da:	50a3      	strne	r3, [r4, r2]
 80076dc:	e7af      	b.n	800763e <_malloc_r+0x22>
 80076de:	6862      	ldr	r2, [r4, #4]
 80076e0:	42a3      	cmp	r3, r4
 80076e2:	bf0c      	ite	eq
 80076e4:	f8c8 2000 	streq.w	r2, [r8]
 80076e8:	605a      	strne	r2, [r3, #4]
 80076ea:	e7eb      	b.n	80076c4 <_malloc_r+0xa8>
 80076ec:	4623      	mov	r3, r4
 80076ee:	6864      	ldr	r4, [r4, #4]
 80076f0:	e7ae      	b.n	8007650 <_malloc_r+0x34>
 80076f2:	463c      	mov	r4, r7
 80076f4:	687f      	ldr	r7, [r7, #4]
 80076f6:	e7b6      	b.n	8007666 <_malloc_r+0x4a>
 80076f8:	461a      	mov	r2, r3
 80076fa:	685b      	ldr	r3, [r3, #4]
 80076fc:	42a3      	cmp	r3, r4
 80076fe:	d1fb      	bne.n	80076f8 <_malloc_r+0xdc>
 8007700:	2300      	movs	r3, #0
 8007702:	6053      	str	r3, [r2, #4]
 8007704:	e7de      	b.n	80076c4 <_malloc_r+0xa8>
 8007706:	230c      	movs	r3, #12
 8007708:	4630      	mov	r0, r6
 800770a:	6033      	str	r3, [r6, #0]
 800770c:	f000 f80c 	bl	8007728 <__malloc_unlock>
 8007710:	e794      	b.n	800763c <_malloc_r+0x20>
 8007712:	6005      	str	r5, [r0, #0]
 8007714:	e7d6      	b.n	80076c4 <_malloc_r+0xa8>
 8007716:	bf00      	nop
 8007718:	20000848 	.word	0x20000848

0800771c <__malloc_lock>:
 800771c:	4801      	ldr	r0, [pc, #4]	@ (8007724 <__malloc_lock+0x8>)
 800771e:	f7ff b898 	b.w	8006852 <__retarget_lock_acquire_recursive>
 8007722:	bf00      	nop
 8007724:	20000840 	.word	0x20000840

08007728 <__malloc_unlock>:
 8007728:	4801      	ldr	r0, [pc, #4]	@ (8007730 <__malloc_unlock+0x8>)
 800772a:	f7ff b893 	b.w	8006854 <__retarget_lock_release_recursive>
 800772e:	bf00      	nop
 8007730:	20000840 	.word	0x20000840

08007734 <_Balloc>:
 8007734:	b570      	push	{r4, r5, r6, lr}
 8007736:	69c6      	ldr	r6, [r0, #28]
 8007738:	4604      	mov	r4, r0
 800773a:	460d      	mov	r5, r1
 800773c:	b976      	cbnz	r6, 800775c <_Balloc+0x28>
 800773e:	2010      	movs	r0, #16
 8007740:	f7ff ff42 	bl	80075c8 <malloc>
 8007744:	4602      	mov	r2, r0
 8007746:	61e0      	str	r0, [r4, #28]
 8007748:	b920      	cbnz	r0, 8007754 <_Balloc+0x20>
 800774a:	216b      	movs	r1, #107	@ 0x6b
 800774c:	4b17      	ldr	r3, [pc, #92]	@ (80077ac <_Balloc+0x78>)
 800774e:	4818      	ldr	r0, [pc, #96]	@ (80077b0 <_Balloc+0x7c>)
 8007750:	f001 fd3c 	bl	80091cc <__assert_func>
 8007754:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007758:	6006      	str	r6, [r0, #0]
 800775a:	60c6      	str	r6, [r0, #12]
 800775c:	69e6      	ldr	r6, [r4, #28]
 800775e:	68f3      	ldr	r3, [r6, #12]
 8007760:	b183      	cbz	r3, 8007784 <_Balloc+0x50>
 8007762:	69e3      	ldr	r3, [r4, #28]
 8007764:	68db      	ldr	r3, [r3, #12]
 8007766:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800776a:	b9b8      	cbnz	r0, 800779c <_Balloc+0x68>
 800776c:	2101      	movs	r1, #1
 800776e:	fa01 f605 	lsl.w	r6, r1, r5
 8007772:	1d72      	adds	r2, r6, #5
 8007774:	4620      	mov	r0, r4
 8007776:	0092      	lsls	r2, r2, #2
 8007778:	f001 fd46 	bl	8009208 <_calloc_r>
 800777c:	b160      	cbz	r0, 8007798 <_Balloc+0x64>
 800777e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007782:	e00e      	b.n	80077a2 <_Balloc+0x6e>
 8007784:	2221      	movs	r2, #33	@ 0x21
 8007786:	2104      	movs	r1, #4
 8007788:	4620      	mov	r0, r4
 800778a:	f001 fd3d 	bl	8009208 <_calloc_r>
 800778e:	69e3      	ldr	r3, [r4, #28]
 8007790:	60f0      	str	r0, [r6, #12]
 8007792:	68db      	ldr	r3, [r3, #12]
 8007794:	2b00      	cmp	r3, #0
 8007796:	d1e4      	bne.n	8007762 <_Balloc+0x2e>
 8007798:	2000      	movs	r0, #0
 800779a:	bd70      	pop	{r4, r5, r6, pc}
 800779c:	6802      	ldr	r2, [r0, #0]
 800779e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80077a2:	2300      	movs	r3, #0
 80077a4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80077a8:	e7f7      	b.n	800779a <_Balloc+0x66>
 80077aa:	bf00      	nop
 80077ac:	0800a71c 	.word	0x0800a71c
 80077b0:	0800a79c 	.word	0x0800a79c

080077b4 <_Bfree>:
 80077b4:	b570      	push	{r4, r5, r6, lr}
 80077b6:	69c6      	ldr	r6, [r0, #28]
 80077b8:	4605      	mov	r5, r0
 80077ba:	460c      	mov	r4, r1
 80077bc:	b976      	cbnz	r6, 80077dc <_Bfree+0x28>
 80077be:	2010      	movs	r0, #16
 80077c0:	f7ff ff02 	bl	80075c8 <malloc>
 80077c4:	4602      	mov	r2, r0
 80077c6:	61e8      	str	r0, [r5, #28]
 80077c8:	b920      	cbnz	r0, 80077d4 <_Bfree+0x20>
 80077ca:	218f      	movs	r1, #143	@ 0x8f
 80077cc:	4b08      	ldr	r3, [pc, #32]	@ (80077f0 <_Bfree+0x3c>)
 80077ce:	4809      	ldr	r0, [pc, #36]	@ (80077f4 <_Bfree+0x40>)
 80077d0:	f001 fcfc 	bl	80091cc <__assert_func>
 80077d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80077d8:	6006      	str	r6, [r0, #0]
 80077da:	60c6      	str	r6, [r0, #12]
 80077dc:	b13c      	cbz	r4, 80077ee <_Bfree+0x3a>
 80077de:	69eb      	ldr	r3, [r5, #28]
 80077e0:	6862      	ldr	r2, [r4, #4]
 80077e2:	68db      	ldr	r3, [r3, #12]
 80077e4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80077e8:	6021      	str	r1, [r4, #0]
 80077ea:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80077ee:	bd70      	pop	{r4, r5, r6, pc}
 80077f0:	0800a71c 	.word	0x0800a71c
 80077f4:	0800a79c 	.word	0x0800a79c

080077f8 <__multadd>:
 80077f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80077fc:	4607      	mov	r7, r0
 80077fe:	460c      	mov	r4, r1
 8007800:	461e      	mov	r6, r3
 8007802:	2000      	movs	r0, #0
 8007804:	690d      	ldr	r5, [r1, #16]
 8007806:	f101 0c14 	add.w	ip, r1, #20
 800780a:	f8dc 3000 	ldr.w	r3, [ip]
 800780e:	3001      	adds	r0, #1
 8007810:	b299      	uxth	r1, r3
 8007812:	fb02 6101 	mla	r1, r2, r1, r6
 8007816:	0c1e      	lsrs	r6, r3, #16
 8007818:	0c0b      	lsrs	r3, r1, #16
 800781a:	fb02 3306 	mla	r3, r2, r6, r3
 800781e:	b289      	uxth	r1, r1
 8007820:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007824:	4285      	cmp	r5, r0
 8007826:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800782a:	f84c 1b04 	str.w	r1, [ip], #4
 800782e:	dcec      	bgt.n	800780a <__multadd+0x12>
 8007830:	b30e      	cbz	r6, 8007876 <__multadd+0x7e>
 8007832:	68a3      	ldr	r3, [r4, #8]
 8007834:	42ab      	cmp	r3, r5
 8007836:	dc19      	bgt.n	800786c <__multadd+0x74>
 8007838:	6861      	ldr	r1, [r4, #4]
 800783a:	4638      	mov	r0, r7
 800783c:	3101      	adds	r1, #1
 800783e:	f7ff ff79 	bl	8007734 <_Balloc>
 8007842:	4680      	mov	r8, r0
 8007844:	b928      	cbnz	r0, 8007852 <__multadd+0x5a>
 8007846:	4602      	mov	r2, r0
 8007848:	21ba      	movs	r1, #186	@ 0xba
 800784a:	4b0c      	ldr	r3, [pc, #48]	@ (800787c <__multadd+0x84>)
 800784c:	480c      	ldr	r0, [pc, #48]	@ (8007880 <__multadd+0x88>)
 800784e:	f001 fcbd 	bl	80091cc <__assert_func>
 8007852:	6922      	ldr	r2, [r4, #16]
 8007854:	f104 010c 	add.w	r1, r4, #12
 8007858:	3202      	adds	r2, #2
 800785a:	0092      	lsls	r2, r2, #2
 800785c:	300c      	adds	r0, #12
 800785e:	f7ff f808 	bl	8006872 <memcpy>
 8007862:	4621      	mov	r1, r4
 8007864:	4638      	mov	r0, r7
 8007866:	f7ff ffa5 	bl	80077b4 <_Bfree>
 800786a:	4644      	mov	r4, r8
 800786c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007870:	3501      	adds	r5, #1
 8007872:	615e      	str	r6, [r3, #20]
 8007874:	6125      	str	r5, [r4, #16]
 8007876:	4620      	mov	r0, r4
 8007878:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800787c:	0800a78b 	.word	0x0800a78b
 8007880:	0800a79c 	.word	0x0800a79c

08007884 <__s2b>:
 8007884:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007888:	4615      	mov	r5, r2
 800788a:	2209      	movs	r2, #9
 800788c:	461f      	mov	r7, r3
 800788e:	3308      	adds	r3, #8
 8007890:	460c      	mov	r4, r1
 8007892:	fb93 f3f2 	sdiv	r3, r3, r2
 8007896:	4606      	mov	r6, r0
 8007898:	2201      	movs	r2, #1
 800789a:	2100      	movs	r1, #0
 800789c:	429a      	cmp	r2, r3
 800789e:	db09      	blt.n	80078b4 <__s2b+0x30>
 80078a0:	4630      	mov	r0, r6
 80078a2:	f7ff ff47 	bl	8007734 <_Balloc>
 80078a6:	b940      	cbnz	r0, 80078ba <__s2b+0x36>
 80078a8:	4602      	mov	r2, r0
 80078aa:	21d3      	movs	r1, #211	@ 0xd3
 80078ac:	4b18      	ldr	r3, [pc, #96]	@ (8007910 <__s2b+0x8c>)
 80078ae:	4819      	ldr	r0, [pc, #100]	@ (8007914 <__s2b+0x90>)
 80078b0:	f001 fc8c 	bl	80091cc <__assert_func>
 80078b4:	0052      	lsls	r2, r2, #1
 80078b6:	3101      	adds	r1, #1
 80078b8:	e7f0      	b.n	800789c <__s2b+0x18>
 80078ba:	9b08      	ldr	r3, [sp, #32]
 80078bc:	2d09      	cmp	r5, #9
 80078be:	6143      	str	r3, [r0, #20]
 80078c0:	f04f 0301 	mov.w	r3, #1
 80078c4:	6103      	str	r3, [r0, #16]
 80078c6:	dd16      	ble.n	80078f6 <__s2b+0x72>
 80078c8:	f104 0909 	add.w	r9, r4, #9
 80078cc:	46c8      	mov	r8, r9
 80078ce:	442c      	add	r4, r5
 80078d0:	f818 3b01 	ldrb.w	r3, [r8], #1
 80078d4:	4601      	mov	r1, r0
 80078d6:	220a      	movs	r2, #10
 80078d8:	4630      	mov	r0, r6
 80078da:	3b30      	subs	r3, #48	@ 0x30
 80078dc:	f7ff ff8c 	bl	80077f8 <__multadd>
 80078e0:	45a0      	cmp	r8, r4
 80078e2:	d1f5      	bne.n	80078d0 <__s2b+0x4c>
 80078e4:	f1a5 0408 	sub.w	r4, r5, #8
 80078e8:	444c      	add	r4, r9
 80078ea:	1b2d      	subs	r5, r5, r4
 80078ec:	1963      	adds	r3, r4, r5
 80078ee:	42bb      	cmp	r3, r7
 80078f0:	db04      	blt.n	80078fc <__s2b+0x78>
 80078f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80078f6:	2509      	movs	r5, #9
 80078f8:	340a      	adds	r4, #10
 80078fa:	e7f6      	b.n	80078ea <__s2b+0x66>
 80078fc:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007900:	4601      	mov	r1, r0
 8007902:	220a      	movs	r2, #10
 8007904:	4630      	mov	r0, r6
 8007906:	3b30      	subs	r3, #48	@ 0x30
 8007908:	f7ff ff76 	bl	80077f8 <__multadd>
 800790c:	e7ee      	b.n	80078ec <__s2b+0x68>
 800790e:	bf00      	nop
 8007910:	0800a78b 	.word	0x0800a78b
 8007914:	0800a79c 	.word	0x0800a79c

08007918 <__hi0bits>:
 8007918:	4603      	mov	r3, r0
 800791a:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800791e:	bf3a      	itte	cc
 8007920:	0403      	lslcc	r3, r0, #16
 8007922:	2010      	movcc	r0, #16
 8007924:	2000      	movcs	r0, #0
 8007926:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800792a:	bf3c      	itt	cc
 800792c:	021b      	lslcc	r3, r3, #8
 800792e:	3008      	addcc	r0, #8
 8007930:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007934:	bf3c      	itt	cc
 8007936:	011b      	lslcc	r3, r3, #4
 8007938:	3004      	addcc	r0, #4
 800793a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800793e:	bf3c      	itt	cc
 8007940:	009b      	lslcc	r3, r3, #2
 8007942:	3002      	addcc	r0, #2
 8007944:	2b00      	cmp	r3, #0
 8007946:	db05      	blt.n	8007954 <__hi0bits+0x3c>
 8007948:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800794c:	f100 0001 	add.w	r0, r0, #1
 8007950:	bf08      	it	eq
 8007952:	2020      	moveq	r0, #32
 8007954:	4770      	bx	lr

08007956 <__lo0bits>:
 8007956:	6803      	ldr	r3, [r0, #0]
 8007958:	4602      	mov	r2, r0
 800795a:	f013 0007 	ands.w	r0, r3, #7
 800795e:	d00b      	beq.n	8007978 <__lo0bits+0x22>
 8007960:	07d9      	lsls	r1, r3, #31
 8007962:	d421      	bmi.n	80079a8 <__lo0bits+0x52>
 8007964:	0798      	lsls	r0, r3, #30
 8007966:	bf49      	itett	mi
 8007968:	085b      	lsrmi	r3, r3, #1
 800796a:	089b      	lsrpl	r3, r3, #2
 800796c:	2001      	movmi	r0, #1
 800796e:	6013      	strmi	r3, [r2, #0]
 8007970:	bf5c      	itt	pl
 8007972:	2002      	movpl	r0, #2
 8007974:	6013      	strpl	r3, [r2, #0]
 8007976:	4770      	bx	lr
 8007978:	b299      	uxth	r1, r3
 800797a:	b909      	cbnz	r1, 8007980 <__lo0bits+0x2a>
 800797c:	2010      	movs	r0, #16
 800797e:	0c1b      	lsrs	r3, r3, #16
 8007980:	b2d9      	uxtb	r1, r3
 8007982:	b909      	cbnz	r1, 8007988 <__lo0bits+0x32>
 8007984:	3008      	adds	r0, #8
 8007986:	0a1b      	lsrs	r3, r3, #8
 8007988:	0719      	lsls	r1, r3, #28
 800798a:	bf04      	itt	eq
 800798c:	091b      	lsreq	r3, r3, #4
 800798e:	3004      	addeq	r0, #4
 8007990:	0799      	lsls	r1, r3, #30
 8007992:	bf04      	itt	eq
 8007994:	089b      	lsreq	r3, r3, #2
 8007996:	3002      	addeq	r0, #2
 8007998:	07d9      	lsls	r1, r3, #31
 800799a:	d403      	bmi.n	80079a4 <__lo0bits+0x4e>
 800799c:	085b      	lsrs	r3, r3, #1
 800799e:	f100 0001 	add.w	r0, r0, #1
 80079a2:	d003      	beq.n	80079ac <__lo0bits+0x56>
 80079a4:	6013      	str	r3, [r2, #0]
 80079a6:	4770      	bx	lr
 80079a8:	2000      	movs	r0, #0
 80079aa:	4770      	bx	lr
 80079ac:	2020      	movs	r0, #32
 80079ae:	4770      	bx	lr

080079b0 <__i2b>:
 80079b0:	b510      	push	{r4, lr}
 80079b2:	460c      	mov	r4, r1
 80079b4:	2101      	movs	r1, #1
 80079b6:	f7ff febd 	bl	8007734 <_Balloc>
 80079ba:	4602      	mov	r2, r0
 80079bc:	b928      	cbnz	r0, 80079ca <__i2b+0x1a>
 80079be:	f240 1145 	movw	r1, #325	@ 0x145
 80079c2:	4b04      	ldr	r3, [pc, #16]	@ (80079d4 <__i2b+0x24>)
 80079c4:	4804      	ldr	r0, [pc, #16]	@ (80079d8 <__i2b+0x28>)
 80079c6:	f001 fc01 	bl	80091cc <__assert_func>
 80079ca:	2301      	movs	r3, #1
 80079cc:	6144      	str	r4, [r0, #20]
 80079ce:	6103      	str	r3, [r0, #16]
 80079d0:	bd10      	pop	{r4, pc}
 80079d2:	bf00      	nop
 80079d4:	0800a78b 	.word	0x0800a78b
 80079d8:	0800a79c 	.word	0x0800a79c

080079dc <__multiply>:
 80079dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079e0:	4614      	mov	r4, r2
 80079e2:	690a      	ldr	r2, [r1, #16]
 80079e4:	6923      	ldr	r3, [r4, #16]
 80079e6:	460f      	mov	r7, r1
 80079e8:	429a      	cmp	r2, r3
 80079ea:	bfa2      	ittt	ge
 80079ec:	4623      	movge	r3, r4
 80079ee:	460c      	movge	r4, r1
 80079f0:	461f      	movge	r7, r3
 80079f2:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80079f6:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80079fa:	68a3      	ldr	r3, [r4, #8]
 80079fc:	6861      	ldr	r1, [r4, #4]
 80079fe:	eb0a 0609 	add.w	r6, sl, r9
 8007a02:	42b3      	cmp	r3, r6
 8007a04:	b085      	sub	sp, #20
 8007a06:	bfb8      	it	lt
 8007a08:	3101      	addlt	r1, #1
 8007a0a:	f7ff fe93 	bl	8007734 <_Balloc>
 8007a0e:	b930      	cbnz	r0, 8007a1e <__multiply+0x42>
 8007a10:	4602      	mov	r2, r0
 8007a12:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007a16:	4b43      	ldr	r3, [pc, #268]	@ (8007b24 <__multiply+0x148>)
 8007a18:	4843      	ldr	r0, [pc, #268]	@ (8007b28 <__multiply+0x14c>)
 8007a1a:	f001 fbd7 	bl	80091cc <__assert_func>
 8007a1e:	f100 0514 	add.w	r5, r0, #20
 8007a22:	462b      	mov	r3, r5
 8007a24:	2200      	movs	r2, #0
 8007a26:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007a2a:	4543      	cmp	r3, r8
 8007a2c:	d321      	bcc.n	8007a72 <__multiply+0x96>
 8007a2e:	f107 0114 	add.w	r1, r7, #20
 8007a32:	f104 0214 	add.w	r2, r4, #20
 8007a36:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007a3a:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007a3e:	9302      	str	r3, [sp, #8]
 8007a40:	1b13      	subs	r3, r2, r4
 8007a42:	3b15      	subs	r3, #21
 8007a44:	f023 0303 	bic.w	r3, r3, #3
 8007a48:	3304      	adds	r3, #4
 8007a4a:	f104 0715 	add.w	r7, r4, #21
 8007a4e:	42ba      	cmp	r2, r7
 8007a50:	bf38      	it	cc
 8007a52:	2304      	movcc	r3, #4
 8007a54:	9301      	str	r3, [sp, #4]
 8007a56:	9b02      	ldr	r3, [sp, #8]
 8007a58:	9103      	str	r1, [sp, #12]
 8007a5a:	428b      	cmp	r3, r1
 8007a5c:	d80c      	bhi.n	8007a78 <__multiply+0x9c>
 8007a5e:	2e00      	cmp	r6, #0
 8007a60:	dd03      	ble.n	8007a6a <__multiply+0x8e>
 8007a62:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d05a      	beq.n	8007b20 <__multiply+0x144>
 8007a6a:	6106      	str	r6, [r0, #16]
 8007a6c:	b005      	add	sp, #20
 8007a6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a72:	f843 2b04 	str.w	r2, [r3], #4
 8007a76:	e7d8      	b.n	8007a2a <__multiply+0x4e>
 8007a78:	f8b1 a000 	ldrh.w	sl, [r1]
 8007a7c:	f1ba 0f00 	cmp.w	sl, #0
 8007a80:	d023      	beq.n	8007aca <__multiply+0xee>
 8007a82:	46a9      	mov	r9, r5
 8007a84:	f04f 0c00 	mov.w	ip, #0
 8007a88:	f104 0e14 	add.w	lr, r4, #20
 8007a8c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007a90:	f8d9 3000 	ldr.w	r3, [r9]
 8007a94:	fa1f fb87 	uxth.w	fp, r7
 8007a98:	b29b      	uxth	r3, r3
 8007a9a:	fb0a 330b 	mla	r3, sl, fp, r3
 8007a9e:	4463      	add	r3, ip
 8007aa0:	f8d9 c000 	ldr.w	ip, [r9]
 8007aa4:	0c3f      	lsrs	r7, r7, #16
 8007aa6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8007aaa:	fb0a c707 	mla	r7, sl, r7, ip
 8007aae:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007ab2:	b29b      	uxth	r3, r3
 8007ab4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007ab8:	4572      	cmp	r2, lr
 8007aba:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007abe:	f849 3b04 	str.w	r3, [r9], #4
 8007ac2:	d8e3      	bhi.n	8007a8c <__multiply+0xb0>
 8007ac4:	9b01      	ldr	r3, [sp, #4]
 8007ac6:	f845 c003 	str.w	ip, [r5, r3]
 8007aca:	9b03      	ldr	r3, [sp, #12]
 8007acc:	3104      	adds	r1, #4
 8007ace:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007ad2:	f1b9 0f00 	cmp.w	r9, #0
 8007ad6:	d021      	beq.n	8007b1c <__multiply+0x140>
 8007ad8:	46ae      	mov	lr, r5
 8007ada:	f04f 0a00 	mov.w	sl, #0
 8007ade:	682b      	ldr	r3, [r5, #0]
 8007ae0:	f104 0c14 	add.w	ip, r4, #20
 8007ae4:	f8bc b000 	ldrh.w	fp, [ip]
 8007ae8:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007aec:	b29b      	uxth	r3, r3
 8007aee:	fb09 770b 	mla	r7, r9, fp, r7
 8007af2:	4457      	add	r7, sl
 8007af4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007af8:	f84e 3b04 	str.w	r3, [lr], #4
 8007afc:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007b00:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007b04:	f8be 3000 	ldrh.w	r3, [lr]
 8007b08:	4562      	cmp	r2, ip
 8007b0a:	fb09 330a 	mla	r3, r9, sl, r3
 8007b0e:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007b12:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007b16:	d8e5      	bhi.n	8007ae4 <__multiply+0x108>
 8007b18:	9f01      	ldr	r7, [sp, #4]
 8007b1a:	51eb      	str	r3, [r5, r7]
 8007b1c:	3504      	adds	r5, #4
 8007b1e:	e79a      	b.n	8007a56 <__multiply+0x7a>
 8007b20:	3e01      	subs	r6, #1
 8007b22:	e79c      	b.n	8007a5e <__multiply+0x82>
 8007b24:	0800a78b 	.word	0x0800a78b
 8007b28:	0800a79c 	.word	0x0800a79c

08007b2c <__pow5mult>:
 8007b2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b30:	4615      	mov	r5, r2
 8007b32:	f012 0203 	ands.w	r2, r2, #3
 8007b36:	4607      	mov	r7, r0
 8007b38:	460e      	mov	r6, r1
 8007b3a:	d007      	beq.n	8007b4c <__pow5mult+0x20>
 8007b3c:	4c25      	ldr	r4, [pc, #148]	@ (8007bd4 <__pow5mult+0xa8>)
 8007b3e:	3a01      	subs	r2, #1
 8007b40:	2300      	movs	r3, #0
 8007b42:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007b46:	f7ff fe57 	bl	80077f8 <__multadd>
 8007b4a:	4606      	mov	r6, r0
 8007b4c:	10ad      	asrs	r5, r5, #2
 8007b4e:	d03d      	beq.n	8007bcc <__pow5mult+0xa0>
 8007b50:	69fc      	ldr	r4, [r7, #28]
 8007b52:	b97c      	cbnz	r4, 8007b74 <__pow5mult+0x48>
 8007b54:	2010      	movs	r0, #16
 8007b56:	f7ff fd37 	bl	80075c8 <malloc>
 8007b5a:	4602      	mov	r2, r0
 8007b5c:	61f8      	str	r0, [r7, #28]
 8007b5e:	b928      	cbnz	r0, 8007b6c <__pow5mult+0x40>
 8007b60:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007b64:	4b1c      	ldr	r3, [pc, #112]	@ (8007bd8 <__pow5mult+0xac>)
 8007b66:	481d      	ldr	r0, [pc, #116]	@ (8007bdc <__pow5mult+0xb0>)
 8007b68:	f001 fb30 	bl	80091cc <__assert_func>
 8007b6c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007b70:	6004      	str	r4, [r0, #0]
 8007b72:	60c4      	str	r4, [r0, #12]
 8007b74:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007b78:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007b7c:	b94c      	cbnz	r4, 8007b92 <__pow5mult+0x66>
 8007b7e:	f240 2171 	movw	r1, #625	@ 0x271
 8007b82:	4638      	mov	r0, r7
 8007b84:	f7ff ff14 	bl	80079b0 <__i2b>
 8007b88:	2300      	movs	r3, #0
 8007b8a:	4604      	mov	r4, r0
 8007b8c:	f8c8 0008 	str.w	r0, [r8, #8]
 8007b90:	6003      	str	r3, [r0, #0]
 8007b92:	f04f 0900 	mov.w	r9, #0
 8007b96:	07eb      	lsls	r3, r5, #31
 8007b98:	d50a      	bpl.n	8007bb0 <__pow5mult+0x84>
 8007b9a:	4631      	mov	r1, r6
 8007b9c:	4622      	mov	r2, r4
 8007b9e:	4638      	mov	r0, r7
 8007ba0:	f7ff ff1c 	bl	80079dc <__multiply>
 8007ba4:	4680      	mov	r8, r0
 8007ba6:	4631      	mov	r1, r6
 8007ba8:	4638      	mov	r0, r7
 8007baa:	f7ff fe03 	bl	80077b4 <_Bfree>
 8007bae:	4646      	mov	r6, r8
 8007bb0:	106d      	asrs	r5, r5, #1
 8007bb2:	d00b      	beq.n	8007bcc <__pow5mult+0xa0>
 8007bb4:	6820      	ldr	r0, [r4, #0]
 8007bb6:	b938      	cbnz	r0, 8007bc8 <__pow5mult+0x9c>
 8007bb8:	4622      	mov	r2, r4
 8007bba:	4621      	mov	r1, r4
 8007bbc:	4638      	mov	r0, r7
 8007bbe:	f7ff ff0d 	bl	80079dc <__multiply>
 8007bc2:	6020      	str	r0, [r4, #0]
 8007bc4:	f8c0 9000 	str.w	r9, [r0]
 8007bc8:	4604      	mov	r4, r0
 8007bca:	e7e4      	b.n	8007b96 <__pow5mult+0x6a>
 8007bcc:	4630      	mov	r0, r6
 8007bce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007bd2:	bf00      	nop
 8007bd4:	0800a7f8 	.word	0x0800a7f8
 8007bd8:	0800a71c 	.word	0x0800a71c
 8007bdc:	0800a79c 	.word	0x0800a79c

08007be0 <__lshift>:
 8007be0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007be4:	460c      	mov	r4, r1
 8007be6:	4607      	mov	r7, r0
 8007be8:	4691      	mov	r9, r2
 8007bea:	6923      	ldr	r3, [r4, #16]
 8007bec:	6849      	ldr	r1, [r1, #4]
 8007bee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007bf2:	68a3      	ldr	r3, [r4, #8]
 8007bf4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007bf8:	f108 0601 	add.w	r6, r8, #1
 8007bfc:	42b3      	cmp	r3, r6
 8007bfe:	db0b      	blt.n	8007c18 <__lshift+0x38>
 8007c00:	4638      	mov	r0, r7
 8007c02:	f7ff fd97 	bl	8007734 <_Balloc>
 8007c06:	4605      	mov	r5, r0
 8007c08:	b948      	cbnz	r0, 8007c1e <__lshift+0x3e>
 8007c0a:	4602      	mov	r2, r0
 8007c0c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007c10:	4b27      	ldr	r3, [pc, #156]	@ (8007cb0 <__lshift+0xd0>)
 8007c12:	4828      	ldr	r0, [pc, #160]	@ (8007cb4 <__lshift+0xd4>)
 8007c14:	f001 fada 	bl	80091cc <__assert_func>
 8007c18:	3101      	adds	r1, #1
 8007c1a:	005b      	lsls	r3, r3, #1
 8007c1c:	e7ee      	b.n	8007bfc <__lshift+0x1c>
 8007c1e:	2300      	movs	r3, #0
 8007c20:	f100 0114 	add.w	r1, r0, #20
 8007c24:	f100 0210 	add.w	r2, r0, #16
 8007c28:	4618      	mov	r0, r3
 8007c2a:	4553      	cmp	r3, sl
 8007c2c:	db33      	blt.n	8007c96 <__lshift+0xb6>
 8007c2e:	6920      	ldr	r0, [r4, #16]
 8007c30:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007c34:	f104 0314 	add.w	r3, r4, #20
 8007c38:	f019 091f 	ands.w	r9, r9, #31
 8007c3c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007c40:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007c44:	d02b      	beq.n	8007c9e <__lshift+0xbe>
 8007c46:	468a      	mov	sl, r1
 8007c48:	2200      	movs	r2, #0
 8007c4a:	f1c9 0e20 	rsb	lr, r9, #32
 8007c4e:	6818      	ldr	r0, [r3, #0]
 8007c50:	fa00 f009 	lsl.w	r0, r0, r9
 8007c54:	4310      	orrs	r0, r2
 8007c56:	f84a 0b04 	str.w	r0, [sl], #4
 8007c5a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c5e:	459c      	cmp	ip, r3
 8007c60:	fa22 f20e 	lsr.w	r2, r2, lr
 8007c64:	d8f3      	bhi.n	8007c4e <__lshift+0x6e>
 8007c66:	ebac 0304 	sub.w	r3, ip, r4
 8007c6a:	3b15      	subs	r3, #21
 8007c6c:	f023 0303 	bic.w	r3, r3, #3
 8007c70:	3304      	adds	r3, #4
 8007c72:	f104 0015 	add.w	r0, r4, #21
 8007c76:	4584      	cmp	ip, r0
 8007c78:	bf38      	it	cc
 8007c7a:	2304      	movcc	r3, #4
 8007c7c:	50ca      	str	r2, [r1, r3]
 8007c7e:	b10a      	cbz	r2, 8007c84 <__lshift+0xa4>
 8007c80:	f108 0602 	add.w	r6, r8, #2
 8007c84:	3e01      	subs	r6, #1
 8007c86:	4638      	mov	r0, r7
 8007c88:	4621      	mov	r1, r4
 8007c8a:	612e      	str	r6, [r5, #16]
 8007c8c:	f7ff fd92 	bl	80077b4 <_Bfree>
 8007c90:	4628      	mov	r0, r5
 8007c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c96:	f842 0f04 	str.w	r0, [r2, #4]!
 8007c9a:	3301      	adds	r3, #1
 8007c9c:	e7c5      	b.n	8007c2a <__lshift+0x4a>
 8007c9e:	3904      	subs	r1, #4
 8007ca0:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ca4:	459c      	cmp	ip, r3
 8007ca6:	f841 2f04 	str.w	r2, [r1, #4]!
 8007caa:	d8f9      	bhi.n	8007ca0 <__lshift+0xc0>
 8007cac:	e7ea      	b.n	8007c84 <__lshift+0xa4>
 8007cae:	bf00      	nop
 8007cb0:	0800a78b 	.word	0x0800a78b
 8007cb4:	0800a79c 	.word	0x0800a79c

08007cb8 <__mcmp>:
 8007cb8:	4603      	mov	r3, r0
 8007cba:	690a      	ldr	r2, [r1, #16]
 8007cbc:	6900      	ldr	r0, [r0, #16]
 8007cbe:	b530      	push	{r4, r5, lr}
 8007cc0:	1a80      	subs	r0, r0, r2
 8007cc2:	d10e      	bne.n	8007ce2 <__mcmp+0x2a>
 8007cc4:	3314      	adds	r3, #20
 8007cc6:	3114      	adds	r1, #20
 8007cc8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007ccc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007cd0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007cd4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007cd8:	4295      	cmp	r5, r2
 8007cda:	d003      	beq.n	8007ce4 <__mcmp+0x2c>
 8007cdc:	d205      	bcs.n	8007cea <__mcmp+0x32>
 8007cde:	f04f 30ff 	mov.w	r0, #4294967295
 8007ce2:	bd30      	pop	{r4, r5, pc}
 8007ce4:	42a3      	cmp	r3, r4
 8007ce6:	d3f3      	bcc.n	8007cd0 <__mcmp+0x18>
 8007ce8:	e7fb      	b.n	8007ce2 <__mcmp+0x2a>
 8007cea:	2001      	movs	r0, #1
 8007cec:	e7f9      	b.n	8007ce2 <__mcmp+0x2a>
	...

08007cf0 <__mdiff>:
 8007cf0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cf4:	4689      	mov	r9, r1
 8007cf6:	4606      	mov	r6, r0
 8007cf8:	4611      	mov	r1, r2
 8007cfa:	4648      	mov	r0, r9
 8007cfc:	4614      	mov	r4, r2
 8007cfe:	f7ff ffdb 	bl	8007cb8 <__mcmp>
 8007d02:	1e05      	subs	r5, r0, #0
 8007d04:	d112      	bne.n	8007d2c <__mdiff+0x3c>
 8007d06:	4629      	mov	r1, r5
 8007d08:	4630      	mov	r0, r6
 8007d0a:	f7ff fd13 	bl	8007734 <_Balloc>
 8007d0e:	4602      	mov	r2, r0
 8007d10:	b928      	cbnz	r0, 8007d1e <__mdiff+0x2e>
 8007d12:	f240 2137 	movw	r1, #567	@ 0x237
 8007d16:	4b3e      	ldr	r3, [pc, #248]	@ (8007e10 <__mdiff+0x120>)
 8007d18:	483e      	ldr	r0, [pc, #248]	@ (8007e14 <__mdiff+0x124>)
 8007d1a:	f001 fa57 	bl	80091cc <__assert_func>
 8007d1e:	2301      	movs	r3, #1
 8007d20:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007d24:	4610      	mov	r0, r2
 8007d26:	b003      	add	sp, #12
 8007d28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d2c:	bfbc      	itt	lt
 8007d2e:	464b      	movlt	r3, r9
 8007d30:	46a1      	movlt	r9, r4
 8007d32:	4630      	mov	r0, r6
 8007d34:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007d38:	bfba      	itte	lt
 8007d3a:	461c      	movlt	r4, r3
 8007d3c:	2501      	movlt	r5, #1
 8007d3e:	2500      	movge	r5, #0
 8007d40:	f7ff fcf8 	bl	8007734 <_Balloc>
 8007d44:	4602      	mov	r2, r0
 8007d46:	b918      	cbnz	r0, 8007d50 <__mdiff+0x60>
 8007d48:	f240 2145 	movw	r1, #581	@ 0x245
 8007d4c:	4b30      	ldr	r3, [pc, #192]	@ (8007e10 <__mdiff+0x120>)
 8007d4e:	e7e3      	b.n	8007d18 <__mdiff+0x28>
 8007d50:	f100 0b14 	add.w	fp, r0, #20
 8007d54:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007d58:	f109 0310 	add.w	r3, r9, #16
 8007d5c:	60c5      	str	r5, [r0, #12]
 8007d5e:	f04f 0c00 	mov.w	ip, #0
 8007d62:	f109 0514 	add.w	r5, r9, #20
 8007d66:	46d9      	mov	r9, fp
 8007d68:	6926      	ldr	r6, [r4, #16]
 8007d6a:	f104 0e14 	add.w	lr, r4, #20
 8007d6e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007d72:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007d76:	9301      	str	r3, [sp, #4]
 8007d78:	9b01      	ldr	r3, [sp, #4]
 8007d7a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007d7e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007d82:	b281      	uxth	r1, r0
 8007d84:	9301      	str	r3, [sp, #4]
 8007d86:	fa1f f38a 	uxth.w	r3, sl
 8007d8a:	1a5b      	subs	r3, r3, r1
 8007d8c:	0c00      	lsrs	r0, r0, #16
 8007d8e:	4463      	add	r3, ip
 8007d90:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007d94:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007d98:	b29b      	uxth	r3, r3
 8007d9a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007d9e:	4576      	cmp	r6, lr
 8007da0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007da4:	f849 3b04 	str.w	r3, [r9], #4
 8007da8:	d8e6      	bhi.n	8007d78 <__mdiff+0x88>
 8007daa:	1b33      	subs	r3, r6, r4
 8007dac:	3b15      	subs	r3, #21
 8007dae:	f023 0303 	bic.w	r3, r3, #3
 8007db2:	3415      	adds	r4, #21
 8007db4:	3304      	adds	r3, #4
 8007db6:	42a6      	cmp	r6, r4
 8007db8:	bf38      	it	cc
 8007dba:	2304      	movcc	r3, #4
 8007dbc:	441d      	add	r5, r3
 8007dbe:	445b      	add	r3, fp
 8007dc0:	461e      	mov	r6, r3
 8007dc2:	462c      	mov	r4, r5
 8007dc4:	4544      	cmp	r4, r8
 8007dc6:	d30e      	bcc.n	8007de6 <__mdiff+0xf6>
 8007dc8:	f108 0103 	add.w	r1, r8, #3
 8007dcc:	1b49      	subs	r1, r1, r5
 8007dce:	f021 0103 	bic.w	r1, r1, #3
 8007dd2:	3d03      	subs	r5, #3
 8007dd4:	45a8      	cmp	r8, r5
 8007dd6:	bf38      	it	cc
 8007dd8:	2100      	movcc	r1, #0
 8007dda:	440b      	add	r3, r1
 8007ddc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007de0:	b199      	cbz	r1, 8007e0a <__mdiff+0x11a>
 8007de2:	6117      	str	r7, [r2, #16]
 8007de4:	e79e      	b.n	8007d24 <__mdiff+0x34>
 8007de6:	46e6      	mov	lr, ip
 8007de8:	f854 1b04 	ldr.w	r1, [r4], #4
 8007dec:	fa1f fc81 	uxth.w	ip, r1
 8007df0:	44f4      	add	ip, lr
 8007df2:	0c08      	lsrs	r0, r1, #16
 8007df4:	4471      	add	r1, lr
 8007df6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007dfa:	b289      	uxth	r1, r1
 8007dfc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007e00:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007e04:	f846 1b04 	str.w	r1, [r6], #4
 8007e08:	e7dc      	b.n	8007dc4 <__mdiff+0xd4>
 8007e0a:	3f01      	subs	r7, #1
 8007e0c:	e7e6      	b.n	8007ddc <__mdiff+0xec>
 8007e0e:	bf00      	nop
 8007e10:	0800a78b 	.word	0x0800a78b
 8007e14:	0800a79c 	.word	0x0800a79c

08007e18 <__ulp>:
 8007e18:	4b0e      	ldr	r3, [pc, #56]	@ (8007e54 <__ulp+0x3c>)
 8007e1a:	400b      	ands	r3, r1
 8007e1c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	dc08      	bgt.n	8007e36 <__ulp+0x1e>
 8007e24:	425b      	negs	r3, r3
 8007e26:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8007e2a:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007e2e:	da04      	bge.n	8007e3a <__ulp+0x22>
 8007e30:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8007e34:	4113      	asrs	r3, r2
 8007e36:	2200      	movs	r2, #0
 8007e38:	e008      	b.n	8007e4c <__ulp+0x34>
 8007e3a:	f1a2 0314 	sub.w	r3, r2, #20
 8007e3e:	2b1e      	cmp	r3, #30
 8007e40:	bfd6      	itet	le
 8007e42:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8007e46:	2201      	movgt	r2, #1
 8007e48:	40da      	lsrle	r2, r3
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	4619      	mov	r1, r3
 8007e4e:	4610      	mov	r0, r2
 8007e50:	4770      	bx	lr
 8007e52:	bf00      	nop
 8007e54:	7ff00000 	.word	0x7ff00000

08007e58 <__b2d>:
 8007e58:	6902      	ldr	r2, [r0, #16]
 8007e5a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e5c:	f100 0614 	add.w	r6, r0, #20
 8007e60:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8007e64:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8007e68:	4f1e      	ldr	r7, [pc, #120]	@ (8007ee4 <__b2d+0x8c>)
 8007e6a:	4620      	mov	r0, r4
 8007e6c:	f7ff fd54 	bl	8007918 <__hi0bits>
 8007e70:	4603      	mov	r3, r0
 8007e72:	f1c0 0020 	rsb	r0, r0, #32
 8007e76:	2b0a      	cmp	r3, #10
 8007e78:	f1a2 0504 	sub.w	r5, r2, #4
 8007e7c:	6008      	str	r0, [r1, #0]
 8007e7e:	dc12      	bgt.n	8007ea6 <__b2d+0x4e>
 8007e80:	42ae      	cmp	r6, r5
 8007e82:	bf2c      	ite	cs
 8007e84:	2200      	movcs	r2, #0
 8007e86:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8007e8a:	f1c3 0c0b 	rsb	ip, r3, #11
 8007e8e:	3315      	adds	r3, #21
 8007e90:	fa24 fe0c 	lsr.w	lr, r4, ip
 8007e94:	fa04 f303 	lsl.w	r3, r4, r3
 8007e98:	fa22 f20c 	lsr.w	r2, r2, ip
 8007e9c:	ea4e 0107 	orr.w	r1, lr, r7
 8007ea0:	431a      	orrs	r2, r3
 8007ea2:	4610      	mov	r0, r2
 8007ea4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ea6:	42ae      	cmp	r6, r5
 8007ea8:	bf36      	itet	cc
 8007eaa:	f1a2 0508 	subcc.w	r5, r2, #8
 8007eae:	2200      	movcs	r2, #0
 8007eb0:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8007eb4:	3b0b      	subs	r3, #11
 8007eb6:	d012      	beq.n	8007ede <__b2d+0x86>
 8007eb8:	f1c3 0720 	rsb	r7, r3, #32
 8007ebc:	fa22 f107 	lsr.w	r1, r2, r7
 8007ec0:	409c      	lsls	r4, r3
 8007ec2:	430c      	orrs	r4, r1
 8007ec4:	42b5      	cmp	r5, r6
 8007ec6:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8007eca:	bf94      	ite	ls
 8007ecc:	2400      	movls	r4, #0
 8007ece:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8007ed2:	409a      	lsls	r2, r3
 8007ed4:	40fc      	lsrs	r4, r7
 8007ed6:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8007eda:	4322      	orrs	r2, r4
 8007edc:	e7e1      	b.n	8007ea2 <__b2d+0x4a>
 8007ede:	ea44 0107 	orr.w	r1, r4, r7
 8007ee2:	e7de      	b.n	8007ea2 <__b2d+0x4a>
 8007ee4:	3ff00000 	.word	0x3ff00000

08007ee8 <__d2b>:
 8007ee8:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8007eec:	2101      	movs	r1, #1
 8007eee:	4690      	mov	r8, r2
 8007ef0:	4699      	mov	r9, r3
 8007ef2:	9e08      	ldr	r6, [sp, #32]
 8007ef4:	f7ff fc1e 	bl	8007734 <_Balloc>
 8007ef8:	4604      	mov	r4, r0
 8007efa:	b930      	cbnz	r0, 8007f0a <__d2b+0x22>
 8007efc:	4602      	mov	r2, r0
 8007efe:	f240 310f 	movw	r1, #783	@ 0x30f
 8007f02:	4b23      	ldr	r3, [pc, #140]	@ (8007f90 <__d2b+0xa8>)
 8007f04:	4823      	ldr	r0, [pc, #140]	@ (8007f94 <__d2b+0xac>)
 8007f06:	f001 f961 	bl	80091cc <__assert_func>
 8007f0a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007f0e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007f12:	b10d      	cbz	r5, 8007f18 <__d2b+0x30>
 8007f14:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007f18:	9301      	str	r3, [sp, #4]
 8007f1a:	f1b8 0300 	subs.w	r3, r8, #0
 8007f1e:	d024      	beq.n	8007f6a <__d2b+0x82>
 8007f20:	4668      	mov	r0, sp
 8007f22:	9300      	str	r3, [sp, #0]
 8007f24:	f7ff fd17 	bl	8007956 <__lo0bits>
 8007f28:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007f2c:	b1d8      	cbz	r0, 8007f66 <__d2b+0x7e>
 8007f2e:	f1c0 0320 	rsb	r3, r0, #32
 8007f32:	fa02 f303 	lsl.w	r3, r2, r3
 8007f36:	430b      	orrs	r3, r1
 8007f38:	40c2      	lsrs	r2, r0
 8007f3a:	6163      	str	r3, [r4, #20]
 8007f3c:	9201      	str	r2, [sp, #4]
 8007f3e:	9b01      	ldr	r3, [sp, #4]
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	bf0c      	ite	eq
 8007f44:	2201      	moveq	r2, #1
 8007f46:	2202      	movne	r2, #2
 8007f48:	61a3      	str	r3, [r4, #24]
 8007f4a:	6122      	str	r2, [r4, #16]
 8007f4c:	b1ad      	cbz	r5, 8007f7a <__d2b+0x92>
 8007f4e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007f52:	4405      	add	r5, r0
 8007f54:	6035      	str	r5, [r6, #0]
 8007f56:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007f5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f5c:	6018      	str	r0, [r3, #0]
 8007f5e:	4620      	mov	r0, r4
 8007f60:	b002      	add	sp, #8
 8007f62:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8007f66:	6161      	str	r1, [r4, #20]
 8007f68:	e7e9      	b.n	8007f3e <__d2b+0x56>
 8007f6a:	a801      	add	r0, sp, #4
 8007f6c:	f7ff fcf3 	bl	8007956 <__lo0bits>
 8007f70:	9b01      	ldr	r3, [sp, #4]
 8007f72:	2201      	movs	r2, #1
 8007f74:	6163      	str	r3, [r4, #20]
 8007f76:	3020      	adds	r0, #32
 8007f78:	e7e7      	b.n	8007f4a <__d2b+0x62>
 8007f7a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007f7e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007f82:	6030      	str	r0, [r6, #0]
 8007f84:	6918      	ldr	r0, [r3, #16]
 8007f86:	f7ff fcc7 	bl	8007918 <__hi0bits>
 8007f8a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007f8e:	e7e4      	b.n	8007f5a <__d2b+0x72>
 8007f90:	0800a78b 	.word	0x0800a78b
 8007f94:	0800a79c 	.word	0x0800a79c

08007f98 <__ratio>:
 8007f98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f9c:	b085      	sub	sp, #20
 8007f9e:	e9cd 1000 	strd	r1, r0, [sp]
 8007fa2:	a902      	add	r1, sp, #8
 8007fa4:	f7ff ff58 	bl	8007e58 <__b2d>
 8007fa8:	468b      	mov	fp, r1
 8007faa:	4606      	mov	r6, r0
 8007fac:	460f      	mov	r7, r1
 8007fae:	9800      	ldr	r0, [sp, #0]
 8007fb0:	a903      	add	r1, sp, #12
 8007fb2:	f7ff ff51 	bl	8007e58 <__b2d>
 8007fb6:	460d      	mov	r5, r1
 8007fb8:	9b01      	ldr	r3, [sp, #4]
 8007fba:	4689      	mov	r9, r1
 8007fbc:	6919      	ldr	r1, [r3, #16]
 8007fbe:	9b00      	ldr	r3, [sp, #0]
 8007fc0:	4604      	mov	r4, r0
 8007fc2:	691b      	ldr	r3, [r3, #16]
 8007fc4:	4630      	mov	r0, r6
 8007fc6:	1ac9      	subs	r1, r1, r3
 8007fc8:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8007fcc:	1a9b      	subs	r3, r3, r2
 8007fce:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	bfcd      	iteet	gt
 8007fd6:	463a      	movgt	r2, r7
 8007fd8:	462a      	movle	r2, r5
 8007fda:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007fde:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8007fe2:	bfd8      	it	le
 8007fe4:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8007fe8:	464b      	mov	r3, r9
 8007fea:	4622      	mov	r2, r4
 8007fec:	4659      	mov	r1, fp
 8007fee:	f7f8 fb9d 	bl	800072c <__aeabi_ddiv>
 8007ff2:	b005      	add	sp, #20
 8007ff4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007ff8 <__copybits>:
 8007ff8:	3901      	subs	r1, #1
 8007ffa:	b570      	push	{r4, r5, r6, lr}
 8007ffc:	1149      	asrs	r1, r1, #5
 8007ffe:	6914      	ldr	r4, [r2, #16]
 8008000:	3101      	adds	r1, #1
 8008002:	f102 0314 	add.w	r3, r2, #20
 8008006:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800800a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800800e:	1f05      	subs	r5, r0, #4
 8008010:	42a3      	cmp	r3, r4
 8008012:	d30c      	bcc.n	800802e <__copybits+0x36>
 8008014:	1aa3      	subs	r3, r4, r2
 8008016:	3b11      	subs	r3, #17
 8008018:	f023 0303 	bic.w	r3, r3, #3
 800801c:	3211      	adds	r2, #17
 800801e:	42a2      	cmp	r2, r4
 8008020:	bf88      	it	hi
 8008022:	2300      	movhi	r3, #0
 8008024:	4418      	add	r0, r3
 8008026:	2300      	movs	r3, #0
 8008028:	4288      	cmp	r0, r1
 800802a:	d305      	bcc.n	8008038 <__copybits+0x40>
 800802c:	bd70      	pop	{r4, r5, r6, pc}
 800802e:	f853 6b04 	ldr.w	r6, [r3], #4
 8008032:	f845 6f04 	str.w	r6, [r5, #4]!
 8008036:	e7eb      	b.n	8008010 <__copybits+0x18>
 8008038:	f840 3b04 	str.w	r3, [r0], #4
 800803c:	e7f4      	b.n	8008028 <__copybits+0x30>

0800803e <__any_on>:
 800803e:	f100 0214 	add.w	r2, r0, #20
 8008042:	6900      	ldr	r0, [r0, #16]
 8008044:	114b      	asrs	r3, r1, #5
 8008046:	4298      	cmp	r0, r3
 8008048:	b510      	push	{r4, lr}
 800804a:	db11      	blt.n	8008070 <__any_on+0x32>
 800804c:	dd0a      	ble.n	8008064 <__any_on+0x26>
 800804e:	f011 011f 	ands.w	r1, r1, #31
 8008052:	d007      	beq.n	8008064 <__any_on+0x26>
 8008054:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008058:	fa24 f001 	lsr.w	r0, r4, r1
 800805c:	fa00 f101 	lsl.w	r1, r0, r1
 8008060:	428c      	cmp	r4, r1
 8008062:	d10b      	bne.n	800807c <__any_on+0x3e>
 8008064:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008068:	4293      	cmp	r3, r2
 800806a:	d803      	bhi.n	8008074 <__any_on+0x36>
 800806c:	2000      	movs	r0, #0
 800806e:	bd10      	pop	{r4, pc}
 8008070:	4603      	mov	r3, r0
 8008072:	e7f7      	b.n	8008064 <__any_on+0x26>
 8008074:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008078:	2900      	cmp	r1, #0
 800807a:	d0f5      	beq.n	8008068 <__any_on+0x2a>
 800807c:	2001      	movs	r0, #1
 800807e:	e7f6      	b.n	800806e <__any_on+0x30>

08008080 <sulp>:
 8008080:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008084:	460f      	mov	r7, r1
 8008086:	4690      	mov	r8, r2
 8008088:	f7ff fec6 	bl	8007e18 <__ulp>
 800808c:	4604      	mov	r4, r0
 800808e:	460d      	mov	r5, r1
 8008090:	f1b8 0f00 	cmp.w	r8, #0
 8008094:	d011      	beq.n	80080ba <sulp+0x3a>
 8008096:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800809a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800809e:	2b00      	cmp	r3, #0
 80080a0:	dd0b      	ble.n	80080ba <sulp+0x3a>
 80080a2:	2400      	movs	r4, #0
 80080a4:	051b      	lsls	r3, r3, #20
 80080a6:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80080aa:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80080ae:	4622      	mov	r2, r4
 80080b0:	462b      	mov	r3, r5
 80080b2:	f7f8 fa11 	bl	80004d8 <__aeabi_dmul>
 80080b6:	4604      	mov	r4, r0
 80080b8:	460d      	mov	r5, r1
 80080ba:	4620      	mov	r0, r4
 80080bc:	4629      	mov	r1, r5
 80080be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80080c2:	0000      	movs	r0, r0
 80080c4:	0000      	movs	r0, r0
	...

080080c8 <_strtod_l>:
 80080c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080cc:	b09f      	sub	sp, #124	@ 0x7c
 80080ce:	9217      	str	r2, [sp, #92]	@ 0x5c
 80080d0:	2200      	movs	r2, #0
 80080d2:	460c      	mov	r4, r1
 80080d4:	921a      	str	r2, [sp, #104]	@ 0x68
 80080d6:	f04f 0a00 	mov.w	sl, #0
 80080da:	f04f 0b00 	mov.w	fp, #0
 80080de:	460a      	mov	r2, r1
 80080e0:	9005      	str	r0, [sp, #20]
 80080e2:	9219      	str	r2, [sp, #100]	@ 0x64
 80080e4:	7811      	ldrb	r1, [r2, #0]
 80080e6:	292b      	cmp	r1, #43	@ 0x2b
 80080e8:	d048      	beq.n	800817c <_strtod_l+0xb4>
 80080ea:	d836      	bhi.n	800815a <_strtod_l+0x92>
 80080ec:	290d      	cmp	r1, #13
 80080ee:	d830      	bhi.n	8008152 <_strtod_l+0x8a>
 80080f0:	2908      	cmp	r1, #8
 80080f2:	d830      	bhi.n	8008156 <_strtod_l+0x8e>
 80080f4:	2900      	cmp	r1, #0
 80080f6:	d039      	beq.n	800816c <_strtod_l+0xa4>
 80080f8:	2200      	movs	r2, #0
 80080fa:	920b      	str	r2, [sp, #44]	@ 0x2c
 80080fc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80080fe:	782a      	ldrb	r2, [r5, #0]
 8008100:	2a30      	cmp	r2, #48	@ 0x30
 8008102:	f040 80b1 	bne.w	8008268 <_strtod_l+0x1a0>
 8008106:	786a      	ldrb	r2, [r5, #1]
 8008108:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800810c:	2a58      	cmp	r2, #88	@ 0x58
 800810e:	d16c      	bne.n	80081ea <_strtod_l+0x122>
 8008110:	9302      	str	r3, [sp, #8]
 8008112:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008114:	4a8e      	ldr	r2, [pc, #568]	@ (8008350 <_strtod_l+0x288>)
 8008116:	9301      	str	r3, [sp, #4]
 8008118:	ab1a      	add	r3, sp, #104	@ 0x68
 800811a:	9300      	str	r3, [sp, #0]
 800811c:	9805      	ldr	r0, [sp, #20]
 800811e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008120:	a919      	add	r1, sp, #100	@ 0x64
 8008122:	f001 f8ed 	bl	8009300 <__gethex>
 8008126:	f010 060f 	ands.w	r6, r0, #15
 800812a:	4604      	mov	r4, r0
 800812c:	d005      	beq.n	800813a <_strtod_l+0x72>
 800812e:	2e06      	cmp	r6, #6
 8008130:	d126      	bne.n	8008180 <_strtod_l+0xb8>
 8008132:	2300      	movs	r3, #0
 8008134:	3501      	adds	r5, #1
 8008136:	9519      	str	r5, [sp, #100]	@ 0x64
 8008138:	930b      	str	r3, [sp, #44]	@ 0x2c
 800813a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800813c:	2b00      	cmp	r3, #0
 800813e:	f040 8584 	bne.w	8008c4a <_strtod_l+0xb82>
 8008142:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008144:	b1bb      	cbz	r3, 8008176 <_strtod_l+0xae>
 8008146:	4650      	mov	r0, sl
 8008148:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800814c:	b01f      	add	sp, #124	@ 0x7c
 800814e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008152:	2920      	cmp	r1, #32
 8008154:	d1d0      	bne.n	80080f8 <_strtod_l+0x30>
 8008156:	3201      	adds	r2, #1
 8008158:	e7c3      	b.n	80080e2 <_strtod_l+0x1a>
 800815a:	292d      	cmp	r1, #45	@ 0x2d
 800815c:	d1cc      	bne.n	80080f8 <_strtod_l+0x30>
 800815e:	2101      	movs	r1, #1
 8008160:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008162:	1c51      	adds	r1, r2, #1
 8008164:	9119      	str	r1, [sp, #100]	@ 0x64
 8008166:	7852      	ldrb	r2, [r2, #1]
 8008168:	2a00      	cmp	r2, #0
 800816a:	d1c7      	bne.n	80080fc <_strtod_l+0x34>
 800816c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800816e:	9419      	str	r4, [sp, #100]	@ 0x64
 8008170:	2b00      	cmp	r3, #0
 8008172:	f040 8568 	bne.w	8008c46 <_strtod_l+0xb7e>
 8008176:	4650      	mov	r0, sl
 8008178:	4659      	mov	r1, fp
 800817a:	e7e7      	b.n	800814c <_strtod_l+0x84>
 800817c:	2100      	movs	r1, #0
 800817e:	e7ef      	b.n	8008160 <_strtod_l+0x98>
 8008180:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008182:	b13a      	cbz	r2, 8008194 <_strtod_l+0xcc>
 8008184:	2135      	movs	r1, #53	@ 0x35
 8008186:	a81c      	add	r0, sp, #112	@ 0x70
 8008188:	f7ff ff36 	bl	8007ff8 <__copybits>
 800818c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800818e:	9805      	ldr	r0, [sp, #20]
 8008190:	f7ff fb10 	bl	80077b4 <_Bfree>
 8008194:	3e01      	subs	r6, #1
 8008196:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008198:	2e04      	cmp	r6, #4
 800819a:	d806      	bhi.n	80081aa <_strtod_l+0xe2>
 800819c:	e8df f006 	tbb	[pc, r6]
 80081a0:	201d0314 	.word	0x201d0314
 80081a4:	14          	.byte	0x14
 80081a5:	00          	.byte	0x00
 80081a6:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80081aa:	05e1      	lsls	r1, r4, #23
 80081ac:	bf48      	it	mi
 80081ae:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80081b2:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80081b6:	0d1b      	lsrs	r3, r3, #20
 80081b8:	051b      	lsls	r3, r3, #20
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d1bd      	bne.n	800813a <_strtod_l+0x72>
 80081be:	f7fe fb1d 	bl	80067fc <__errno>
 80081c2:	2322      	movs	r3, #34	@ 0x22
 80081c4:	6003      	str	r3, [r0, #0]
 80081c6:	e7b8      	b.n	800813a <_strtod_l+0x72>
 80081c8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80081cc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80081d0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80081d4:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80081d8:	e7e7      	b.n	80081aa <_strtod_l+0xe2>
 80081da:	f8df b178 	ldr.w	fp, [pc, #376]	@ 8008354 <_strtod_l+0x28c>
 80081de:	e7e4      	b.n	80081aa <_strtod_l+0xe2>
 80081e0:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80081e4:	f04f 3aff 	mov.w	sl, #4294967295
 80081e8:	e7df      	b.n	80081aa <_strtod_l+0xe2>
 80081ea:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80081ec:	1c5a      	adds	r2, r3, #1
 80081ee:	9219      	str	r2, [sp, #100]	@ 0x64
 80081f0:	785b      	ldrb	r3, [r3, #1]
 80081f2:	2b30      	cmp	r3, #48	@ 0x30
 80081f4:	d0f9      	beq.n	80081ea <_strtod_l+0x122>
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d09f      	beq.n	800813a <_strtod_l+0x72>
 80081fa:	2301      	movs	r3, #1
 80081fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80081fe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008200:	220a      	movs	r2, #10
 8008202:	930c      	str	r3, [sp, #48]	@ 0x30
 8008204:	2300      	movs	r3, #0
 8008206:	461f      	mov	r7, r3
 8008208:	9308      	str	r3, [sp, #32]
 800820a:	930a      	str	r3, [sp, #40]	@ 0x28
 800820c:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800820e:	7805      	ldrb	r5, [r0, #0]
 8008210:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008214:	b2d9      	uxtb	r1, r3
 8008216:	2909      	cmp	r1, #9
 8008218:	d928      	bls.n	800826c <_strtod_l+0x1a4>
 800821a:	2201      	movs	r2, #1
 800821c:	494e      	ldr	r1, [pc, #312]	@ (8008358 <_strtod_l+0x290>)
 800821e:	f000 ffad 	bl	800917c <strncmp>
 8008222:	2800      	cmp	r0, #0
 8008224:	d032      	beq.n	800828c <_strtod_l+0x1c4>
 8008226:	2000      	movs	r0, #0
 8008228:	462a      	mov	r2, r5
 800822a:	4681      	mov	r9, r0
 800822c:	463d      	mov	r5, r7
 800822e:	4603      	mov	r3, r0
 8008230:	2a65      	cmp	r2, #101	@ 0x65
 8008232:	d001      	beq.n	8008238 <_strtod_l+0x170>
 8008234:	2a45      	cmp	r2, #69	@ 0x45
 8008236:	d114      	bne.n	8008262 <_strtod_l+0x19a>
 8008238:	b91d      	cbnz	r5, 8008242 <_strtod_l+0x17a>
 800823a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800823c:	4302      	orrs	r2, r0
 800823e:	d095      	beq.n	800816c <_strtod_l+0xa4>
 8008240:	2500      	movs	r5, #0
 8008242:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008244:	1c62      	adds	r2, r4, #1
 8008246:	9219      	str	r2, [sp, #100]	@ 0x64
 8008248:	7862      	ldrb	r2, [r4, #1]
 800824a:	2a2b      	cmp	r2, #43	@ 0x2b
 800824c:	d077      	beq.n	800833e <_strtod_l+0x276>
 800824e:	2a2d      	cmp	r2, #45	@ 0x2d
 8008250:	d07b      	beq.n	800834a <_strtod_l+0x282>
 8008252:	f04f 0c00 	mov.w	ip, #0
 8008256:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800825a:	2909      	cmp	r1, #9
 800825c:	f240 8082 	bls.w	8008364 <_strtod_l+0x29c>
 8008260:	9419      	str	r4, [sp, #100]	@ 0x64
 8008262:	f04f 0800 	mov.w	r8, #0
 8008266:	e0a2      	b.n	80083ae <_strtod_l+0x2e6>
 8008268:	2300      	movs	r3, #0
 800826a:	e7c7      	b.n	80081fc <_strtod_l+0x134>
 800826c:	2f08      	cmp	r7, #8
 800826e:	bfd5      	itete	le
 8008270:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8008272:	9908      	ldrgt	r1, [sp, #32]
 8008274:	fb02 3301 	mlale	r3, r2, r1, r3
 8008278:	fb02 3301 	mlagt	r3, r2, r1, r3
 800827c:	f100 0001 	add.w	r0, r0, #1
 8008280:	bfd4      	ite	le
 8008282:	930a      	strle	r3, [sp, #40]	@ 0x28
 8008284:	9308      	strgt	r3, [sp, #32]
 8008286:	3701      	adds	r7, #1
 8008288:	9019      	str	r0, [sp, #100]	@ 0x64
 800828a:	e7bf      	b.n	800820c <_strtod_l+0x144>
 800828c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800828e:	1c5a      	adds	r2, r3, #1
 8008290:	9219      	str	r2, [sp, #100]	@ 0x64
 8008292:	785a      	ldrb	r2, [r3, #1]
 8008294:	b37f      	cbz	r7, 80082f6 <_strtod_l+0x22e>
 8008296:	4681      	mov	r9, r0
 8008298:	463d      	mov	r5, r7
 800829a:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800829e:	2b09      	cmp	r3, #9
 80082a0:	d912      	bls.n	80082c8 <_strtod_l+0x200>
 80082a2:	2301      	movs	r3, #1
 80082a4:	e7c4      	b.n	8008230 <_strtod_l+0x168>
 80082a6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80082a8:	3001      	adds	r0, #1
 80082aa:	1c5a      	adds	r2, r3, #1
 80082ac:	9219      	str	r2, [sp, #100]	@ 0x64
 80082ae:	785a      	ldrb	r2, [r3, #1]
 80082b0:	2a30      	cmp	r2, #48	@ 0x30
 80082b2:	d0f8      	beq.n	80082a6 <_strtod_l+0x1de>
 80082b4:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80082b8:	2b08      	cmp	r3, #8
 80082ba:	f200 84cb 	bhi.w	8008c54 <_strtod_l+0xb8c>
 80082be:	4681      	mov	r9, r0
 80082c0:	2000      	movs	r0, #0
 80082c2:	4605      	mov	r5, r0
 80082c4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80082c6:	930c      	str	r3, [sp, #48]	@ 0x30
 80082c8:	3a30      	subs	r2, #48	@ 0x30
 80082ca:	f100 0301 	add.w	r3, r0, #1
 80082ce:	d02a      	beq.n	8008326 <_strtod_l+0x25e>
 80082d0:	4499      	add	r9, r3
 80082d2:	210a      	movs	r1, #10
 80082d4:	462b      	mov	r3, r5
 80082d6:	eb00 0c05 	add.w	ip, r0, r5
 80082da:	4563      	cmp	r3, ip
 80082dc:	d10d      	bne.n	80082fa <_strtod_l+0x232>
 80082de:	1c69      	adds	r1, r5, #1
 80082e0:	4401      	add	r1, r0
 80082e2:	4428      	add	r0, r5
 80082e4:	2808      	cmp	r0, #8
 80082e6:	dc16      	bgt.n	8008316 <_strtod_l+0x24e>
 80082e8:	230a      	movs	r3, #10
 80082ea:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80082ec:	fb03 2300 	mla	r3, r3, r0, r2
 80082f0:	930a      	str	r3, [sp, #40]	@ 0x28
 80082f2:	2300      	movs	r3, #0
 80082f4:	e018      	b.n	8008328 <_strtod_l+0x260>
 80082f6:	4638      	mov	r0, r7
 80082f8:	e7da      	b.n	80082b0 <_strtod_l+0x1e8>
 80082fa:	2b08      	cmp	r3, #8
 80082fc:	f103 0301 	add.w	r3, r3, #1
 8008300:	dc03      	bgt.n	800830a <_strtod_l+0x242>
 8008302:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8008304:	434e      	muls	r6, r1
 8008306:	960a      	str	r6, [sp, #40]	@ 0x28
 8008308:	e7e7      	b.n	80082da <_strtod_l+0x212>
 800830a:	2b10      	cmp	r3, #16
 800830c:	bfde      	ittt	le
 800830e:	9e08      	ldrle	r6, [sp, #32]
 8008310:	434e      	mulle	r6, r1
 8008312:	9608      	strle	r6, [sp, #32]
 8008314:	e7e1      	b.n	80082da <_strtod_l+0x212>
 8008316:	280f      	cmp	r0, #15
 8008318:	dceb      	bgt.n	80082f2 <_strtod_l+0x22a>
 800831a:	230a      	movs	r3, #10
 800831c:	9808      	ldr	r0, [sp, #32]
 800831e:	fb03 2300 	mla	r3, r3, r0, r2
 8008322:	9308      	str	r3, [sp, #32]
 8008324:	e7e5      	b.n	80082f2 <_strtod_l+0x22a>
 8008326:	4629      	mov	r1, r5
 8008328:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800832a:	460d      	mov	r5, r1
 800832c:	1c50      	adds	r0, r2, #1
 800832e:	9019      	str	r0, [sp, #100]	@ 0x64
 8008330:	7852      	ldrb	r2, [r2, #1]
 8008332:	4618      	mov	r0, r3
 8008334:	e7b1      	b.n	800829a <_strtod_l+0x1d2>
 8008336:	f04f 0900 	mov.w	r9, #0
 800833a:	2301      	movs	r3, #1
 800833c:	e77d      	b.n	800823a <_strtod_l+0x172>
 800833e:	f04f 0c00 	mov.w	ip, #0
 8008342:	1ca2      	adds	r2, r4, #2
 8008344:	9219      	str	r2, [sp, #100]	@ 0x64
 8008346:	78a2      	ldrb	r2, [r4, #2]
 8008348:	e785      	b.n	8008256 <_strtod_l+0x18e>
 800834a:	f04f 0c01 	mov.w	ip, #1
 800834e:	e7f8      	b.n	8008342 <_strtod_l+0x27a>
 8008350:	0800a910 	.word	0x0800a910
 8008354:	7ff00000 	.word	0x7ff00000
 8008358:	0800a8f8 	.word	0x0800a8f8
 800835c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800835e:	1c51      	adds	r1, r2, #1
 8008360:	9119      	str	r1, [sp, #100]	@ 0x64
 8008362:	7852      	ldrb	r2, [r2, #1]
 8008364:	2a30      	cmp	r2, #48	@ 0x30
 8008366:	d0f9      	beq.n	800835c <_strtod_l+0x294>
 8008368:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800836c:	2908      	cmp	r1, #8
 800836e:	f63f af78 	bhi.w	8008262 <_strtod_l+0x19a>
 8008372:	f04f 080a 	mov.w	r8, #10
 8008376:	3a30      	subs	r2, #48	@ 0x30
 8008378:	920e      	str	r2, [sp, #56]	@ 0x38
 800837a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800837c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800837e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008380:	1c56      	adds	r6, r2, #1
 8008382:	9619      	str	r6, [sp, #100]	@ 0x64
 8008384:	7852      	ldrb	r2, [r2, #1]
 8008386:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800838a:	f1be 0f09 	cmp.w	lr, #9
 800838e:	d939      	bls.n	8008404 <_strtod_l+0x33c>
 8008390:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008392:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8008396:	1a76      	subs	r6, r6, r1
 8008398:	2e08      	cmp	r6, #8
 800839a:	dc03      	bgt.n	80083a4 <_strtod_l+0x2dc>
 800839c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800839e:	4588      	cmp	r8, r1
 80083a0:	bfa8      	it	ge
 80083a2:	4688      	movge	r8, r1
 80083a4:	f1bc 0f00 	cmp.w	ip, #0
 80083a8:	d001      	beq.n	80083ae <_strtod_l+0x2e6>
 80083aa:	f1c8 0800 	rsb	r8, r8, #0
 80083ae:	2d00      	cmp	r5, #0
 80083b0:	d14e      	bne.n	8008450 <_strtod_l+0x388>
 80083b2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80083b4:	4308      	orrs	r0, r1
 80083b6:	f47f aec0 	bne.w	800813a <_strtod_l+0x72>
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	f47f aed6 	bne.w	800816c <_strtod_l+0xa4>
 80083c0:	2a69      	cmp	r2, #105	@ 0x69
 80083c2:	d028      	beq.n	8008416 <_strtod_l+0x34e>
 80083c4:	dc25      	bgt.n	8008412 <_strtod_l+0x34a>
 80083c6:	2a49      	cmp	r2, #73	@ 0x49
 80083c8:	d025      	beq.n	8008416 <_strtod_l+0x34e>
 80083ca:	2a4e      	cmp	r2, #78	@ 0x4e
 80083cc:	f47f aece 	bne.w	800816c <_strtod_l+0xa4>
 80083d0:	499a      	ldr	r1, [pc, #616]	@ (800863c <_strtod_l+0x574>)
 80083d2:	a819      	add	r0, sp, #100	@ 0x64
 80083d4:	f001 f9b6 	bl	8009744 <__match>
 80083d8:	2800      	cmp	r0, #0
 80083da:	f43f aec7 	beq.w	800816c <_strtod_l+0xa4>
 80083de:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80083e0:	781b      	ldrb	r3, [r3, #0]
 80083e2:	2b28      	cmp	r3, #40	@ 0x28
 80083e4:	d12e      	bne.n	8008444 <_strtod_l+0x37c>
 80083e6:	4996      	ldr	r1, [pc, #600]	@ (8008640 <_strtod_l+0x578>)
 80083e8:	aa1c      	add	r2, sp, #112	@ 0x70
 80083ea:	a819      	add	r0, sp, #100	@ 0x64
 80083ec:	f001 f9be 	bl	800976c <__hexnan>
 80083f0:	2805      	cmp	r0, #5
 80083f2:	d127      	bne.n	8008444 <_strtod_l+0x37c>
 80083f4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80083f6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80083fa:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80083fe:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8008402:	e69a      	b.n	800813a <_strtod_l+0x72>
 8008404:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8008406:	fb08 2101 	mla	r1, r8, r1, r2
 800840a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800840e:	920e      	str	r2, [sp, #56]	@ 0x38
 8008410:	e7b5      	b.n	800837e <_strtod_l+0x2b6>
 8008412:	2a6e      	cmp	r2, #110	@ 0x6e
 8008414:	e7da      	b.n	80083cc <_strtod_l+0x304>
 8008416:	498b      	ldr	r1, [pc, #556]	@ (8008644 <_strtod_l+0x57c>)
 8008418:	a819      	add	r0, sp, #100	@ 0x64
 800841a:	f001 f993 	bl	8009744 <__match>
 800841e:	2800      	cmp	r0, #0
 8008420:	f43f aea4 	beq.w	800816c <_strtod_l+0xa4>
 8008424:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008426:	4988      	ldr	r1, [pc, #544]	@ (8008648 <_strtod_l+0x580>)
 8008428:	3b01      	subs	r3, #1
 800842a:	a819      	add	r0, sp, #100	@ 0x64
 800842c:	9319      	str	r3, [sp, #100]	@ 0x64
 800842e:	f001 f989 	bl	8009744 <__match>
 8008432:	b910      	cbnz	r0, 800843a <_strtod_l+0x372>
 8008434:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008436:	3301      	adds	r3, #1
 8008438:	9319      	str	r3, [sp, #100]	@ 0x64
 800843a:	f04f 0a00 	mov.w	sl, #0
 800843e:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 800864c <_strtod_l+0x584>
 8008442:	e67a      	b.n	800813a <_strtod_l+0x72>
 8008444:	4882      	ldr	r0, [pc, #520]	@ (8008650 <_strtod_l+0x588>)
 8008446:	f000 febb 	bl	80091c0 <nan>
 800844a:	4682      	mov	sl, r0
 800844c:	468b      	mov	fp, r1
 800844e:	e674      	b.n	800813a <_strtod_l+0x72>
 8008450:	eba8 0309 	sub.w	r3, r8, r9
 8008454:	2f00      	cmp	r7, #0
 8008456:	bf08      	it	eq
 8008458:	462f      	moveq	r7, r5
 800845a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800845c:	2d10      	cmp	r5, #16
 800845e:	462c      	mov	r4, r5
 8008460:	9309      	str	r3, [sp, #36]	@ 0x24
 8008462:	bfa8      	it	ge
 8008464:	2410      	movge	r4, #16
 8008466:	f7f7 ffbd 	bl	80003e4 <__aeabi_ui2d>
 800846a:	2d09      	cmp	r5, #9
 800846c:	4682      	mov	sl, r0
 800846e:	468b      	mov	fp, r1
 8008470:	dc11      	bgt.n	8008496 <_strtod_l+0x3ce>
 8008472:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008474:	2b00      	cmp	r3, #0
 8008476:	f43f ae60 	beq.w	800813a <_strtod_l+0x72>
 800847a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800847c:	dd76      	ble.n	800856c <_strtod_l+0x4a4>
 800847e:	2b16      	cmp	r3, #22
 8008480:	dc5d      	bgt.n	800853e <_strtod_l+0x476>
 8008482:	4974      	ldr	r1, [pc, #464]	@ (8008654 <_strtod_l+0x58c>)
 8008484:	4652      	mov	r2, sl
 8008486:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800848a:	465b      	mov	r3, fp
 800848c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008490:	f7f8 f822 	bl	80004d8 <__aeabi_dmul>
 8008494:	e7d9      	b.n	800844a <_strtod_l+0x382>
 8008496:	4b6f      	ldr	r3, [pc, #444]	@ (8008654 <_strtod_l+0x58c>)
 8008498:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800849c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80084a0:	f7f8 f81a 	bl	80004d8 <__aeabi_dmul>
 80084a4:	4682      	mov	sl, r0
 80084a6:	9808      	ldr	r0, [sp, #32]
 80084a8:	468b      	mov	fp, r1
 80084aa:	f7f7 ff9b 	bl	80003e4 <__aeabi_ui2d>
 80084ae:	4602      	mov	r2, r0
 80084b0:	460b      	mov	r3, r1
 80084b2:	4650      	mov	r0, sl
 80084b4:	4659      	mov	r1, fp
 80084b6:	f7f7 fe59 	bl	800016c <__adddf3>
 80084ba:	2d0f      	cmp	r5, #15
 80084bc:	4682      	mov	sl, r0
 80084be:	468b      	mov	fp, r1
 80084c0:	ddd7      	ble.n	8008472 <_strtod_l+0x3aa>
 80084c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084c4:	1b2c      	subs	r4, r5, r4
 80084c6:	441c      	add	r4, r3
 80084c8:	2c00      	cmp	r4, #0
 80084ca:	f340 8096 	ble.w	80085fa <_strtod_l+0x532>
 80084ce:	f014 030f 	ands.w	r3, r4, #15
 80084d2:	d00a      	beq.n	80084ea <_strtod_l+0x422>
 80084d4:	495f      	ldr	r1, [pc, #380]	@ (8008654 <_strtod_l+0x58c>)
 80084d6:	4652      	mov	r2, sl
 80084d8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80084dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80084e0:	465b      	mov	r3, fp
 80084e2:	f7f7 fff9 	bl	80004d8 <__aeabi_dmul>
 80084e6:	4682      	mov	sl, r0
 80084e8:	468b      	mov	fp, r1
 80084ea:	f034 040f 	bics.w	r4, r4, #15
 80084ee:	d073      	beq.n	80085d8 <_strtod_l+0x510>
 80084f0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80084f4:	dd48      	ble.n	8008588 <_strtod_l+0x4c0>
 80084f6:	2400      	movs	r4, #0
 80084f8:	46a0      	mov	r8, r4
 80084fa:	46a1      	mov	r9, r4
 80084fc:	940a      	str	r4, [sp, #40]	@ 0x28
 80084fe:	2322      	movs	r3, #34	@ 0x22
 8008500:	f04f 0a00 	mov.w	sl, #0
 8008504:	9a05      	ldr	r2, [sp, #20]
 8008506:	f8df b144 	ldr.w	fp, [pc, #324]	@ 800864c <_strtod_l+0x584>
 800850a:	6013      	str	r3, [r2, #0]
 800850c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800850e:	2b00      	cmp	r3, #0
 8008510:	f43f ae13 	beq.w	800813a <_strtod_l+0x72>
 8008514:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008516:	9805      	ldr	r0, [sp, #20]
 8008518:	f7ff f94c 	bl	80077b4 <_Bfree>
 800851c:	4649      	mov	r1, r9
 800851e:	9805      	ldr	r0, [sp, #20]
 8008520:	f7ff f948 	bl	80077b4 <_Bfree>
 8008524:	4641      	mov	r1, r8
 8008526:	9805      	ldr	r0, [sp, #20]
 8008528:	f7ff f944 	bl	80077b4 <_Bfree>
 800852c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800852e:	9805      	ldr	r0, [sp, #20]
 8008530:	f7ff f940 	bl	80077b4 <_Bfree>
 8008534:	4621      	mov	r1, r4
 8008536:	9805      	ldr	r0, [sp, #20]
 8008538:	f7ff f93c 	bl	80077b4 <_Bfree>
 800853c:	e5fd      	b.n	800813a <_strtod_l+0x72>
 800853e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008540:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8008544:	4293      	cmp	r3, r2
 8008546:	dbbc      	blt.n	80084c2 <_strtod_l+0x3fa>
 8008548:	4c42      	ldr	r4, [pc, #264]	@ (8008654 <_strtod_l+0x58c>)
 800854a:	f1c5 050f 	rsb	r5, r5, #15
 800854e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008552:	4652      	mov	r2, sl
 8008554:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008558:	465b      	mov	r3, fp
 800855a:	f7f7 ffbd 	bl	80004d8 <__aeabi_dmul>
 800855e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008560:	1b5d      	subs	r5, r3, r5
 8008562:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008566:	e9d4 2300 	ldrd	r2, r3, [r4]
 800856a:	e791      	b.n	8008490 <_strtod_l+0x3c8>
 800856c:	3316      	adds	r3, #22
 800856e:	dba8      	blt.n	80084c2 <_strtod_l+0x3fa>
 8008570:	4b38      	ldr	r3, [pc, #224]	@ (8008654 <_strtod_l+0x58c>)
 8008572:	eba9 0808 	sub.w	r8, r9, r8
 8008576:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800857a:	4650      	mov	r0, sl
 800857c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008580:	4659      	mov	r1, fp
 8008582:	f7f8 f8d3 	bl	800072c <__aeabi_ddiv>
 8008586:	e760      	b.n	800844a <_strtod_l+0x382>
 8008588:	4b33      	ldr	r3, [pc, #204]	@ (8008658 <_strtod_l+0x590>)
 800858a:	4650      	mov	r0, sl
 800858c:	9308      	str	r3, [sp, #32]
 800858e:	2300      	movs	r3, #0
 8008590:	4659      	mov	r1, fp
 8008592:	461e      	mov	r6, r3
 8008594:	1124      	asrs	r4, r4, #4
 8008596:	2c01      	cmp	r4, #1
 8008598:	dc21      	bgt.n	80085de <_strtod_l+0x516>
 800859a:	b10b      	cbz	r3, 80085a0 <_strtod_l+0x4d8>
 800859c:	4682      	mov	sl, r0
 800859e:	468b      	mov	fp, r1
 80085a0:	492d      	ldr	r1, [pc, #180]	@ (8008658 <_strtod_l+0x590>)
 80085a2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80085a6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80085aa:	4652      	mov	r2, sl
 80085ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 80085b0:	465b      	mov	r3, fp
 80085b2:	f7f7 ff91 	bl	80004d8 <__aeabi_dmul>
 80085b6:	4b25      	ldr	r3, [pc, #148]	@ (800864c <_strtod_l+0x584>)
 80085b8:	460a      	mov	r2, r1
 80085ba:	400b      	ands	r3, r1
 80085bc:	4927      	ldr	r1, [pc, #156]	@ (800865c <_strtod_l+0x594>)
 80085be:	4682      	mov	sl, r0
 80085c0:	428b      	cmp	r3, r1
 80085c2:	d898      	bhi.n	80084f6 <_strtod_l+0x42e>
 80085c4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80085c8:	428b      	cmp	r3, r1
 80085ca:	bf86      	itte	hi
 80085cc:	f04f 3aff 	movhi.w	sl, #4294967295
 80085d0:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8008660 <_strtod_l+0x598>
 80085d4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80085d8:	2300      	movs	r3, #0
 80085da:	9308      	str	r3, [sp, #32]
 80085dc:	e07a      	b.n	80086d4 <_strtod_l+0x60c>
 80085de:	07e2      	lsls	r2, r4, #31
 80085e0:	d505      	bpl.n	80085ee <_strtod_l+0x526>
 80085e2:	9b08      	ldr	r3, [sp, #32]
 80085e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085e8:	f7f7 ff76 	bl	80004d8 <__aeabi_dmul>
 80085ec:	2301      	movs	r3, #1
 80085ee:	9a08      	ldr	r2, [sp, #32]
 80085f0:	3601      	adds	r6, #1
 80085f2:	3208      	adds	r2, #8
 80085f4:	1064      	asrs	r4, r4, #1
 80085f6:	9208      	str	r2, [sp, #32]
 80085f8:	e7cd      	b.n	8008596 <_strtod_l+0x4ce>
 80085fa:	d0ed      	beq.n	80085d8 <_strtod_l+0x510>
 80085fc:	4264      	negs	r4, r4
 80085fe:	f014 020f 	ands.w	r2, r4, #15
 8008602:	d00a      	beq.n	800861a <_strtod_l+0x552>
 8008604:	4b13      	ldr	r3, [pc, #76]	@ (8008654 <_strtod_l+0x58c>)
 8008606:	4650      	mov	r0, sl
 8008608:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800860c:	4659      	mov	r1, fp
 800860e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008612:	f7f8 f88b 	bl	800072c <__aeabi_ddiv>
 8008616:	4682      	mov	sl, r0
 8008618:	468b      	mov	fp, r1
 800861a:	1124      	asrs	r4, r4, #4
 800861c:	d0dc      	beq.n	80085d8 <_strtod_l+0x510>
 800861e:	2c1f      	cmp	r4, #31
 8008620:	dd20      	ble.n	8008664 <_strtod_l+0x59c>
 8008622:	2400      	movs	r4, #0
 8008624:	46a0      	mov	r8, r4
 8008626:	46a1      	mov	r9, r4
 8008628:	940a      	str	r4, [sp, #40]	@ 0x28
 800862a:	2322      	movs	r3, #34	@ 0x22
 800862c:	9a05      	ldr	r2, [sp, #20]
 800862e:	f04f 0a00 	mov.w	sl, #0
 8008632:	f04f 0b00 	mov.w	fp, #0
 8008636:	6013      	str	r3, [r2, #0]
 8008638:	e768      	b.n	800850c <_strtod_l+0x444>
 800863a:	bf00      	nop
 800863c:	0800a6e3 	.word	0x0800a6e3
 8008640:	0800a8fc 	.word	0x0800a8fc
 8008644:	0800a6db 	.word	0x0800a6db
 8008648:	0800a712 	.word	0x0800a712
 800864c:	7ff00000 	.word	0x7ff00000
 8008650:	0800aaa5 	.word	0x0800aaa5
 8008654:	0800a830 	.word	0x0800a830
 8008658:	0800a808 	.word	0x0800a808
 800865c:	7ca00000 	.word	0x7ca00000
 8008660:	7fefffff 	.word	0x7fefffff
 8008664:	f014 0310 	ands.w	r3, r4, #16
 8008668:	bf18      	it	ne
 800866a:	236a      	movne	r3, #106	@ 0x6a
 800866c:	4650      	mov	r0, sl
 800866e:	9308      	str	r3, [sp, #32]
 8008670:	4659      	mov	r1, fp
 8008672:	2300      	movs	r3, #0
 8008674:	4ea9      	ldr	r6, [pc, #676]	@ (800891c <_strtod_l+0x854>)
 8008676:	07e2      	lsls	r2, r4, #31
 8008678:	d504      	bpl.n	8008684 <_strtod_l+0x5bc>
 800867a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800867e:	f7f7 ff2b 	bl	80004d8 <__aeabi_dmul>
 8008682:	2301      	movs	r3, #1
 8008684:	1064      	asrs	r4, r4, #1
 8008686:	f106 0608 	add.w	r6, r6, #8
 800868a:	d1f4      	bne.n	8008676 <_strtod_l+0x5ae>
 800868c:	b10b      	cbz	r3, 8008692 <_strtod_l+0x5ca>
 800868e:	4682      	mov	sl, r0
 8008690:	468b      	mov	fp, r1
 8008692:	9b08      	ldr	r3, [sp, #32]
 8008694:	b1b3      	cbz	r3, 80086c4 <_strtod_l+0x5fc>
 8008696:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800869a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800869e:	2b00      	cmp	r3, #0
 80086a0:	4659      	mov	r1, fp
 80086a2:	dd0f      	ble.n	80086c4 <_strtod_l+0x5fc>
 80086a4:	2b1f      	cmp	r3, #31
 80086a6:	dd57      	ble.n	8008758 <_strtod_l+0x690>
 80086a8:	2b34      	cmp	r3, #52	@ 0x34
 80086aa:	bfd8      	it	le
 80086ac:	f04f 33ff 	movle.w	r3, #4294967295
 80086b0:	f04f 0a00 	mov.w	sl, #0
 80086b4:	bfcf      	iteee	gt
 80086b6:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80086ba:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80086be:	4093      	lslle	r3, r2
 80086c0:	ea03 0b01 	andle.w	fp, r3, r1
 80086c4:	2200      	movs	r2, #0
 80086c6:	2300      	movs	r3, #0
 80086c8:	4650      	mov	r0, sl
 80086ca:	4659      	mov	r1, fp
 80086cc:	f7f8 f96c 	bl	80009a8 <__aeabi_dcmpeq>
 80086d0:	2800      	cmp	r0, #0
 80086d2:	d1a6      	bne.n	8008622 <_strtod_l+0x55a>
 80086d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80086d6:	463a      	mov	r2, r7
 80086d8:	9300      	str	r3, [sp, #0]
 80086da:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80086dc:	462b      	mov	r3, r5
 80086de:	9805      	ldr	r0, [sp, #20]
 80086e0:	f7ff f8d0 	bl	8007884 <__s2b>
 80086e4:	900a      	str	r0, [sp, #40]	@ 0x28
 80086e6:	2800      	cmp	r0, #0
 80086e8:	f43f af05 	beq.w	80084f6 <_strtod_l+0x42e>
 80086ec:	2400      	movs	r4, #0
 80086ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80086f0:	eba9 0308 	sub.w	r3, r9, r8
 80086f4:	2a00      	cmp	r2, #0
 80086f6:	bfa8      	it	ge
 80086f8:	2300      	movge	r3, #0
 80086fa:	46a0      	mov	r8, r4
 80086fc:	9312      	str	r3, [sp, #72]	@ 0x48
 80086fe:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008702:	9316      	str	r3, [sp, #88]	@ 0x58
 8008704:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008706:	9805      	ldr	r0, [sp, #20]
 8008708:	6859      	ldr	r1, [r3, #4]
 800870a:	f7ff f813 	bl	8007734 <_Balloc>
 800870e:	4681      	mov	r9, r0
 8008710:	2800      	cmp	r0, #0
 8008712:	f43f aef4 	beq.w	80084fe <_strtod_l+0x436>
 8008716:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008718:	300c      	adds	r0, #12
 800871a:	691a      	ldr	r2, [r3, #16]
 800871c:	f103 010c 	add.w	r1, r3, #12
 8008720:	3202      	adds	r2, #2
 8008722:	0092      	lsls	r2, r2, #2
 8008724:	f7fe f8a5 	bl	8006872 <memcpy>
 8008728:	ab1c      	add	r3, sp, #112	@ 0x70
 800872a:	9301      	str	r3, [sp, #4]
 800872c:	ab1b      	add	r3, sp, #108	@ 0x6c
 800872e:	9300      	str	r3, [sp, #0]
 8008730:	4652      	mov	r2, sl
 8008732:	465b      	mov	r3, fp
 8008734:	9805      	ldr	r0, [sp, #20]
 8008736:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800873a:	f7ff fbd5 	bl	8007ee8 <__d2b>
 800873e:	901a      	str	r0, [sp, #104]	@ 0x68
 8008740:	2800      	cmp	r0, #0
 8008742:	f43f aedc 	beq.w	80084fe <_strtod_l+0x436>
 8008746:	2101      	movs	r1, #1
 8008748:	9805      	ldr	r0, [sp, #20]
 800874a:	f7ff f931 	bl	80079b0 <__i2b>
 800874e:	4680      	mov	r8, r0
 8008750:	b948      	cbnz	r0, 8008766 <_strtod_l+0x69e>
 8008752:	f04f 0800 	mov.w	r8, #0
 8008756:	e6d2      	b.n	80084fe <_strtod_l+0x436>
 8008758:	f04f 32ff 	mov.w	r2, #4294967295
 800875c:	fa02 f303 	lsl.w	r3, r2, r3
 8008760:	ea03 0a0a 	and.w	sl, r3, sl
 8008764:	e7ae      	b.n	80086c4 <_strtod_l+0x5fc>
 8008766:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8008768:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800876a:	2d00      	cmp	r5, #0
 800876c:	bfab      	itete	ge
 800876e:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8008770:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8008772:	18ef      	addge	r7, r5, r3
 8008774:	1b5e      	sublt	r6, r3, r5
 8008776:	9b08      	ldr	r3, [sp, #32]
 8008778:	bfa8      	it	ge
 800877a:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800877c:	eba5 0503 	sub.w	r5, r5, r3
 8008780:	4415      	add	r5, r2
 8008782:	4b67      	ldr	r3, [pc, #412]	@ (8008920 <_strtod_l+0x858>)
 8008784:	f105 35ff 	add.w	r5, r5, #4294967295
 8008788:	bfb8      	it	lt
 800878a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800878c:	429d      	cmp	r5, r3
 800878e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008792:	da50      	bge.n	8008836 <_strtod_l+0x76e>
 8008794:	1b5b      	subs	r3, r3, r5
 8008796:	2b1f      	cmp	r3, #31
 8008798:	f04f 0101 	mov.w	r1, #1
 800879c:	eba2 0203 	sub.w	r2, r2, r3
 80087a0:	dc3d      	bgt.n	800881e <_strtod_l+0x756>
 80087a2:	fa01 f303 	lsl.w	r3, r1, r3
 80087a6:	9313      	str	r3, [sp, #76]	@ 0x4c
 80087a8:	2300      	movs	r3, #0
 80087aa:	9310      	str	r3, [sp, #64]	@ 0x40
 80087ac:	18bd      	adds	r5, r7, r2
 80087ae:	9b08      	ldr	r3, [sp, #32]
 80087b0:	42af      	cmp	r7, r5
 80087b2:	4416      	add	r6, r2
 80087b4:	441e      	add	r6, r3
 80087b6:	463b      	mov	r3, r7
 80087b8:	bfa8      	it	ge
 80087ba:	462b      	movge	r3, r5
 80087bc:	42b3      	cmp	r3, r6
 80087be:	bfa8      	it	ge
 80087c0:	4633      	movge	r3, r6
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	bfc2      	ittt	gt
 80087c6:	1aed      	subgt	r5, r5, r3
 80087c8:	1af6      	subgt	r6, r6, r3
 80087ca:	1aff      	subgt	r7, r7, r3
 80087cc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	dd16      	ble.n	8008800 <_strtod_l+0x738>
 80087d2:	4641      	mov	r1, r8
 80087d4:	461a      	mov	r2, r3
 80087d6:	9805      	ldr	r0, [sp, #20]
 80087d8:	f7ff f9a8 	bl	8007b2c <__pow5mult>
 80087dc:	4680      	mov	r8, r0
 80087de:	2800      	cmp	r0, #0
 80087e0:	d0b7      	beq.n	8008752 <_strtod_l+0x68a>
 80087e2:	4601      	mov	r1, r0
 80087e4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80087e6:	9805      	ldr	r0, [sp, #20]
 80087e8:	f7ff f8f8 	bl	80079dc <__multiply>
 80087ec:	900e      	str	r0, [sp, #56]	@ 0x38
 80087ee:	2800      	cmp	r0, #0
 80087f0:	f43f ae85 	beq.w	80084fe <_strtod_l+0x436>
 80087f4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80087f6:	9805      	ldr	r0, [sp, #20]
 80087f8:	f7fe ffdc 	bl	80077b4 <_Bfree>
 80087fc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80087fe:	931a      	str	r3, [sp, #104]	@ 0x68
 8008800:	2d00      	cmp	r5, #0
 8008802:	dc1d      	bgt.n	8008840 <_strtod_l+0x778>
 8008804:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008806:	2b00      	cmp	r3, #0
 8008808:	dd23      	ble.n	8008852 <_strtod_l+0x78a>
 800880a:	4649      	mov	r1, r9
 800880c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800880e:	9805      	ldr	r0, [sp, #20]
 8008810:	f7ff f98c 	bl	8007b2c <__pow5mult>
 8008814:	4681      	mov	r9, r0
 8008816:	b9e0      	cbnz	r0, 8008852 <_strtod_l+0x78a>
 8008818:	f04f 0900 	mov.w	r9, #0
 800881c:	e66f      	b.n	80084fe <_strtod_l+0x436>
 800881e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8008822:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8008826:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800882a:	35e2      	adds	r5, #226	@ 0xe2
 800882c:	fa01 f305 	lsl.w	r3, r1, r5
 8008830:	9310      	str	r3, [sp, #64]	@ 0x40
 8008832:	9113      	str	r1, [sp, #76]	@ 0x4c
 8008834:	e7ba      	b.n	80087ac <_strtod_l+0x6e4>
 8008836:	2300      	movs	r3, #0
 8008838:	9310      	str	r3, [sp, #64]	@ 0x40
 800883a:	2301      	movs	r3, #1
 800883c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800883e:	e7b5      	b.n	80087ac <_strtod_l+0x6e4>
 8008840:	462a      	mov	r2, r5
 8008842:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008844:	9805      	ldr	r0, [sp, #20]
 8008846:	f7ff f9cb 	bl	8007be0 <__lshift>
 800884a:	901a      	str	r0, [sp, #104]	@ 0x68
 800884c:	2800      	cmp	r0, #0
 800884e:	d1d9      	bne.n	8008804 <_strtod_l+0x73c>
 8008850:	e655      	b.n	80084fe <_strtod_l+0x436>
 8008852:	2e00      	cmp	r6, #0
 8008854:	dd07      	ble.n	8008866 <_strtod_l+0x79e>
 8008856:	4649      	mov	r1, r9
 8008858:	4632      	mov	r2, r6
 800885a:	9805      	ldr	r0, [sp, #20]
 800885c:	f7ff f9c0 	bl	8007be0 <__lshift>
 8008860:	4681      	mov	r9, r0
 8008862:	2800      	cmp	r0, #0
 8008864:	d0d8      	beq.n	8008818 <_strtod_l+0x750>
 8008866:	2f00      	cmp	r7, #0
 8008868:	dd08      	ble.n	800887c <_strtod_l+0x7b4>
 800886a:	4641      	mov	r1, r8
 800886c:	463a      	mov	r2, r7
 800886e:	9805      	ldr	r0, [sp, #20]
 8008870:	f7ff f9b6 	bl	8007be0 <__lshift>
 8008874:	4680      	mov	r8, r0
 8008876:	2800      	cmp	r0, #0
 8008878:	f43f ae41 	beq.w	80084fe <_strtod_l+0x436>
 800887c:	464a      	mov	r2, r9
 800887e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008880:	9805      	ldr	r0, [sp, #20]
 8008882:	f7ff fa35 	bl	8007cf0 <__mdiff>
 8008886:	4604      	mov	r4, r0
 8008888:	2800      	cmp	r0, #0
 800888a:	f43f ae38 	beq.w	80084fe <_strtod_l+0x436>
 800888e:	68c3      	ldr	r3, [r0, #12]
 8008890:	4641      	mov	r1, r8
 8008892:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008894:	2300      	movs	r3, #0
 8008896:	60c3      	str	r3, [r0, #12]
 8008898:	f7ff fa0e 	bl	8007cb8 <__mcmp>
 800889c:	2800      	cmp	r0, #0
 800889e:	da45      	bge.n	800892c <_strtod_l+0x864>
 80088a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80088a2:	ea53 030a 	orrs.w	r3, r3, sl
 80088a6:	d16b      	bne.n	8008980 <_strtod_l+0x8b8>
 80088a8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d167      	bne.n	8008980 <_strtod_l+0x8b8>
 80088b0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80088b4:	0d1b      	lsrs	r3, r3, #20
 80088b6:	051b      	lsls	r3, r3, #20
 80088b8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80088bc:	d960      	bls.n	8008980 <_strtod_l+0x8b8>
 80088be:	6963      	ldr	r3, [r4, #20]
 80088c0:	b913      	cbnz	r3, 80088c8 <_strtod_l+0x800>
 80088c2:	6923      	ldr	r3, [r4, #16]
 80088c4:	2b01      	cmp	r3, #1
 80088c6:	dd5b      	ble.n	8008980 <_strtod_l+0x8b8>
 80088c8:	4621      	mov	r1, r4
 80088ca:	2201      	movs	r2, #1
 80088cc:	9805      	ldr	r0, [sp, #20]
 80088ce:	f7ff f987 	bl	8007be0 <__lshift>
 80088d2:	4641      	mov	r1, r8
 80088d4:	4604      	mov	r4, r0
 80088d6:	f7ff f9ef 	bl	8007cb8 <__mcmp>
 80088da:	2800      	cmp	r0, #0
 80088dc:	dd50      	ble.n	8008980 <_strtod_l+0x8b8>
 80088de:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80088e2:	9a08      	ldr	r2, [sp, #32]
 80088e4:	0d1b      	lsrs	r3, r3, #20
 80088e6:	051b      	lsls	r3, r3, #20
 80088e8:	2a00      	cmp	r2, #0
 80088ea:	d06a      	beq.n	80089c2 <_strtod_l+0x8fa>
 80088ec:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80088f0:	d867      	bhi.n	80089c2 <_strtod_l+0x8fa>
 80088f2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80088f6:	f67f ae98 	bls.w	800862a <_strtod_l+0x562>
 80088fa:	4650      	mov	r0, sl
 80088fc:	4659      	mov	r1, fp
 80088fe:	4b09      	ldr	r3, [pc, #36]	@ (8008924 <_strtod_l+0x85c>)
 8008900:	2200      	movs	r2, #0
 8008902:	f7f7 fde9 	bl	80004d8 <__aeabi_dmul>
 8008906:	4b08      	ldr	r3, [pc, #32]	@ (8008928 <_strtod_l+0x860>)
 8008908:	4682      	mov	sl, r0
 800890a:	400b      	ands	r3, r1
 800890c:	468b      	mov	fp, r1
 800890e:	2b00      	cmp	r3, #0
 8008910:	f47f ae00 	bne.w	8008514 <_strtod_l+0x44c>
 8008914:	2322      	movs	r3, #34	@ 0x22
 8008916:	9a05      	ldr	r2, [sp, #20]
 8008918:	6013      	str	r3, [r2, #0]
 800891a:	e5fb      	b.n	8008514 <_strtod_l+0x44c>
 800891c:	0800a928 	.word	0x0800a928
 8008920:	fffffc02 	.word	0xfffffc02
 8008924:	39500000 	.word	0x39500000
 8008928:	7ff00000 	.word	0x7ff00000
 800892c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8008930:	d165      	bne.n	80089fe <_strtod_l+0x936>
 8008932:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008934:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008938:	b35a      	cbz	r2, 8008992 <_strtod_l+0x8ca>
 800893a:	4a99      	ldr	r2, [pc, #612]	@ (8008ba0 <_strtod_l+0xad8>)
 800893c:	4293      	cmp	r3, r2
 800893e:	d12b      	bne.n	8008998 <_strtod_l+0x8d0>
 8008940:	9b08      	ldr	r3, [sp, #32]
 8008942:	4651      	mov	r1, sl
 8008944:	b303      	cbz	r3, 8008988 <_strtod_l+0x8c0>
 8008946:	465a      	mov	r2, fp
 8008948:	4b96      	ldr	r3, [pc, #600]	@ (8008ba4 <_strtod_l+0xadc>)
 800894a:	4013      	ands	r3, r2
 800894c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8008950:	f04f 32ff 	mov.w	r2, #4294967295
 8008954:	d81b      	bhi.n	800898e <_strtod_l+0x8c6>
 8008956:	0d1b      	lsrs	r3, r3, #20
 8008958:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800895c:	fa02 f303 	lsl.w	r3, r2, r3
 8008960:	4299      	cmp	r1, r3
 8008962:	d119      	bne.n	8008998 <_strtod_l+0x8d0>
 8008964:	4b90      	ldr	r3, [pc, #576]	@ (8008ba8 <_strtod_l+0xae0>)
 8008966:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008968:	429a      	cmp	r2, r3
 800896a:	d102      	bne.n	8008972 <_strtod_l+0x8aa>
 800896c:	3101      	adds	r1, #1
 800896e:	f43f adc6 	beq.w	80084fe <_strtod_l+0x436>
 8008972:	f04f 0a00 	mov.w	sl, #0
 8008976:	4b8b      	ldr	r3, [pc, #556]	@ (8008ba4 <_strtod_l+0xadc>)
 8008978:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800897a:	401a      	ands	r2, r3
 800897c:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8008980:	9b08      	ldr	r3, [sp, #32]
 8008982:	2b00      	cmp	r3, #0
 8008984:	d1b9      	bne.n	80088fa <_strtod_l+0x832>
 8008986:	e5c5      	b.n	8008514 <_strtod_l+0x44c>
 8008988:	f04f 33ff 	mov.w	r3, #4294967295
 800898c:	e7e8      	b.n	8008960 <_strtod_l+0x898>
 800898e:	4613      	mov	r3, r2
 8008990:	e7e6      	b.n	8008960 <_strtod_l+0x898>
 8008992:	ea53 030a 	orrs.w	r3, r3, sl
 8008996:	d0a2      	beq.n	80088de <_strtod_l+0x816>
 8008998:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800899a:	b1db      	cbz	r3, 80089d4 <_strtod_l+0x90c>
 800899c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800899e:	4213      	tst	r3, r2
 80089a0:	d0ee      	beq.n	8008980 <_strtod_l+0x8b8>
 80089a2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80089a4:	4650      	mov	r0, sl
 80089a6:	4659      	mov	r1, fp
 80089a8:	9a08      	ldr	r2, [sp, #32]
 80089aa:	b1bb      	cbz	r3, 80089dc <_strtod_l+0x914>
 80089ac:	f7ff fb68 	bl	8008080 <sulp>
 80089b0:	4602      	mov	r2, r0
 80089b2:	460b      	mov	r3, r1
 80089b4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80089b8:	f7f7 fbd8 	bl	800016c <__adddf3>
 80089bc:	4682      	mov	sl, r0
 80089be:	468b      	mov	fp, r1
 80089c0:	e7de      	b.n	8008980 <_strtod_l+0x8b8>
 80089c2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80089c6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80089ca:	f04f 3aff 	mov.w	sl, #4294967295
 80089ce:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80089d2:	e7d5      	b.n	8008980 <_strtod_l+0x8b8>
 80089d4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80089d6:	ea13 0f0a 	tst.w	r3, sl
 80089da:	e7e1      	b.n	80089a0 <_strtod_l+0x8d8>
 80089dc:	f7ff fb50 	bl	8008080 <sulp>
 80089e0:	4602      	mov	r2, r0
 80089e2:	460b      	mov	r3, r1
 80089e4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80089e8:	f7f7 fbbe 	bl	8000168 <__aeabi_dsub>
 80089ec:	2200      	movs	r2, #0
 80089ee:	2300      	movs	r3, #0
 80089f0:	4682      	mov	sl, r0
 80089f2:	468b      	mov	fp, r1
 80089f4:	f7f7 ffd8 	bl	80009a8 <__aeabi_dcmpeq>
 80089f8:	2800      	cmp	r0, #0
 80089fa:	d0c1      	beq.n	8008980 <_strtod_l+0x8b8>
 80089fc:	e615      	b.n	800862a <_strtod_l+0x562>
 80089fe:	4641      	mov	r1, r8
 8008a00:	4620      	mov	r0, r4
 8008a02:	f7ff fac9 	bl	8007f98 <__ratio>
 8008a06:	2200      	movs	r2, #0
 8008a08:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008a0c:	4606      	mov	r6, r0
 8008a0e:	460f      	mov	r7, r1
 8008a10:	f7f7 ffde 	bl	80009d0 <__aeabi_dcmple>
 8008a14:	2800      	cmp	r0, #0
 8008a16:	d06d      	beq.n	8008af4 <_strtod_l+0xa2c>
 8008a18:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d178      	bne.n	8008b10 <_strtod_l+0xa48>
 8008a1e:	f1ba 0f00 	cmp.w	sl, #0
 8008a22:	d156      	bne.n	8008ad2 <_strtod_l+0xa0a>
 8008a24:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008a26:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d158      	bne.n	8008ae0 <_strtod_l+0xa18>
 8008a2e:	2200      	movs	r2, #0
 8008a30:	4630      	mov	r0, r6
 8008a32:	4639      	mov	r1, r7
 8008a34:	4b5d      	ldr	r3, [pc, #372]	@ (8008bac <_strtod_l+0xae4>)
 8008a36:	f7f7 ffc1 	bl	80009bc <__aeabi_dcmplt>
 8008a3a:	2800      	cmp	r0, #0
 8008a3c:	d157      	bne.n	8008aee <_strtod_l+0xa26>
 8008a3e:	4630      	mov	r0, r6
 8008a40:	4639      	mov	r1, r7
 8008a42:	2200      	movs	r2, #0
 8008a44:	4b5a      	ldr	r3, [pc, #360]	@ (8008bb0 <_strtod_l+0xae8>)
 8008a46:	f7f7 fd47 	bl	80004d8 <__aeabi_dmul>
 8008a4a:	4606      	mov	r6, r0
 8008a4c:	460f      	mov	r7, r1
 8008a4e:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8008a52:	9606      	str	r6, [sp, #24]
 8008a54:	9307      	str	r3, [sp, #28]
 8008a56:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008a5a:	4d52      	ldr	r5, [pc, #328]	@ (8008ba4 <_strtod_l+0xadc>)
 8008a5c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008a60:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008a62:	401d      	ands	r5, r3
 8008a64:	4b53      	ldr	r3, [pc, #332]	@ (8008bb4 <_strtod_l+0xaec>)
 8008a66:	429d      	cmp	r5, r3
 8008a68:	f040 80aa 	bne.w	8008bc0 <_strtod_l+0xaf8>
 8008a6c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008a6e:	4650      	mov	r0, sl
 8008a70:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8008a74:	4659      	mov	r1, fp
 8008a76:	f7ff f9cf 	bl	8007e18 <__ulp>
 8008a7a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008a7e:	f7f7 fd2b 	bl	80004d8 <__aeabi_dmul>
 8008a82:	4652      	mov	r2, sl
 8008a84:	465b      	mov	r3, fp
 8008a86:	f7f7 fb71 	bl	800016c <__adddf3>
 8008a8a:	460b      	mov	r3, r1
 8008a8c:	4945      	ldr	r1, [pc, #276]	@ (8008ba4 <_strtod_l+0xadc>)
 8008a8e:	4a4a      	ldr	r2, [pc, #296]	@ (8008bb8 <_strtod_l+0xaf0>)
 8008a90:	4019      	ands	r1, r3
 8008a92:	4291      	cmp	r1, r2
 8008a94:	4682      	mov	sl, r0
 8008a96:	d942      	bls.n	8008b1e <_strtod_l+0xa56>
 8008a98:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008a9a:	4b43      	ldr	r3, [pc, #268]	@ (8008ba8 <_strtod_l+0xae0>)
 8008a9c:	429a      	cmp	r2, r3
 8008a9e:	d103      	bne.n	8008aa8 <_strtod_l+0x9e0>
 8008aa0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008aa2:	3301      	adds	r3, #1
 8008aa4:	f43f ad2b 	beq.w	80084fe <_strtod_l+0x436>
 8008aa8:	f04f 3aff 	mov.w	sl, #4294967295
 8008aac:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 8008ba8 <_strtod_l+0xae0>
 8008ab0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008ab2:	9805      	ldr	r0, [sp, #20]
 8008ab4:	f7fe fe7e 	bl	80077b4 <_Bfree>
 8008ab8:	4649      	mov	r1, r9
 8008aba:	9805      	ldr	r0, [sp, #20]
 8008abc:	f7fe fe7a 	bl	80077b4 <_Bfree>
 8008ac0:	4641      	mov	r1, r8
 8008ac2:	9805      	ldr	r0, [sp, #20]
 8008ac4:	f7fe fe76 	bl	80077b4 <_Bfree>
 8008ac8:	4621      	mov	r1, r4
 8008aca:	9805      	ldr	r0, [sp, #20]
 8008acc:	f7fe fe72 	bl	80077b4 <_Bfree>
 8008ad0:	e618      	b.n	8008704 <_strtod_l+0x63c>
 8008ad2:	f1ba 0f01 	cmp.w	sl, #1
 8008ad6:	d103      	bne.n	8008ae0 <_strtod_l+0xa18>
 8008ad8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	f43f ada5 	beq.w	800862a <_strtod_l+0x562>
 8008ae0:	2200      	movs	r2, #0
 8008ae2:	4b36      	ldr	r3, [pc, #216]	@ (8008bbc <_strtod_l+0xaf4>)
 8008ae4:	2600      	movs	r6, #0
 8008ae6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008aea:	4f30      	ldr	r7, [pc, #192]	@ (8008bac <_strtod_l+0xae4>)
 8008aec:	e7b3      	b.n	8008a56 <_strtod_l+0x98e>
 8008aee:	2600      	movs	r6, #0
 8008af0:	4f2f      	ldr	r7, [pc, #188]	@ (8008bb0 <_strtod_l+0xae8>)
 8008af2:	e7ac      	b.n	8008a4e <_strtod_l+0x986>
 8008af4:	4630      	mov	r0, r6
 8008af6:	4639      	mov	r1, r7
 8008af8:	4b2d      	ldr	r3, [pc, #180]	@ (8008bb0 <_strtod_l+0xae8>)
 8008afa:	2200      	movs	r2, #0
 8008afc:	f7f7 fcec 	bl	80004d8 <__aeabi_dmul>
 8008b00:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008b02:	4606      	mov	r6, r0
 8008b04:	460f      	mov	r7, r1
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d0a1      	beq.n	8008a4e <_strtod_l+0x986>
 8008b0a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8008b0e:	e7a2      	b.n	8008a56 <_strtod_l+0x98e>
 8008b10:	2200      	movs	r2, #0
 8008b12:	4b26      	ldr	r3, [pc, #152]	@ (8008bac <_strtod_l+0xae4>)
 8008b14:	4616      	mov	r6, r2
 8008b16:	461f      	mov	r7, r3
 8008b18:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008b1c:	e79b      	b.n	8008a56 <_strtod_l+0x98e>
 8008b1e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8008b22:	9b08      	ldr	r3, [sp, #32]
 8008b24:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d1c1      	bne.n	8008ab0 <_strtod_l+0x9e8>
 8008b2c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008b30:	0d1b      	lsrs	r3, r3, #20
 8008b32:	051b      	lsls	r3, r3, #20
 8008b34:	429d      	cmp	r5, r3
 8008b36:	d1bb      	bne.n	8008ab0 <_strtod_l+0x9e8>
 8008b38:	4630      	mov	r0, r6
 8008b3a:	4639      	mov	r1, r7
 8008b3c:	f7f8 f814 	bl	8000b68 <__aeabi_d2lz>
 8008b40:	f7f7 fc9c 	bl	800047c <__aeabi_l2d>
 8008b44:	4602      	mov	r2, r0
 8008b46:	460b      	mov	r3, r1
 8008b48:	4630      	mov	r0, r6
 8008b4a:	4639      	mov	r1, r7
 8008b4c:	f7f7 fb0c 	bl	8000168 <__aeabi_dsub>
 8008b50:	460b      	mov	r3, r1
 8008b52:	4602      	mov	r2, r0
 8008b54:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8008b58:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008b5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008b5e:	ea46 060a 	orr.w	r6, r6, sl
 8008b62:	431e      	orrs	r6, r3
 8008b64:	d069      	beq.n	8008c3a <_strtod_l+0xb72>
 8008b66:	a30a      	add	r3, pc, #40	@ (adr r3, 8008b90 <_strtod_l+0xac8>)
 8008b68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b6c:	f7f7 ff26 	bl	80009bc <__aeabi_dcmplt>
 8008b70:	2800      	cmp	r0, #0
 8008b72:	f47f accf 	bne.w	8008514 <_strtod_l+0x44c>
 8008b76:	a308      	add	r3, pc, #32	@ (adr r3, 8008b98 <_strtod_l+0xad0>)
 8008b78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b7c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008b80:	f7f7 ff3a 	bl	80009f8 <__aeabi_dcmpgt>
 8008b84:	2800      	cmp	r0, #0
 8008b86:	d093      	beq.n	8008ab0 <_strtod_l+0x9e8>
 8008b88:	e4c4      	b.n	8008514 <_strtod_l+0x44c>
 8008b8a:	bf00      	nop
 8008b8c:	f3af 8000 	nop.w
 8008b90:	94a03595 	.word	0x94a03595
 8008b94:	3fdfffff 	.word	0x3fdfffff
 8008b98:	35afe535 	.word	0x35afe535
 8008b9c:	3fe00000 	.word	0x3fe00000
 8008ba0:	000fffff 	.word	0x000fffff
 8008ba4:	7ff00000 	.word	0x7ff00000
 8008ba8:	7fefffff 	.word	0x7fefffff
 8008bac:	3ff00000 	.word	0x3ff00000
 8008bb0:	3fe00000 	.word	0x3fe00000
 8008bb4:	7fe00000 	.word	0x7fe00000
 8008bb8:	7c9fffff 	.word	0x7c9fffff
 8008bbc:	bff00000 	.word	0xbff00000
 8008bc0:	9b08      	ldr	r3, [sp, #32]
 8008bc2:	b323      	cbz	r3, 8008c0e <_strtod_l+0xb46>
 8008bc4:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8008bc8:	d821      	bhi.n	8008c0e <_strtod_l+0xb46>
 8008bca:	a327      	add	r3, pc, #156	@ (adr r3, 8008c68 <_strtod_l+0xba0>)
 8008bcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bd0:	4630      	mov	r0, r6
 8008bd2:	4639      	mov	r1, r7
 8008bd4:	f7f7 fefc 	bl	80009d0 <__aeabi_dcmple>
 8008bd8:	b1a0      	cbz	r0, 8008c04 <_strtod_l+0xb3c>
 8008bda:	4639      	mov	r1, r7
 8008bdc:	4630      	mov	r0, r6
 8008bde:	f7f7 ff53 	bl	8000a88 <__aeabi_d2uiz>
 8008be2:	2801      	cmp	r0, #1
 8008be4:	bf38      	it	cc
 8008be6:	2001      	movcc	r0, #1
 8008be8:	f7f7 fbfc 	bl	80003e4 <__aeabi_ui2d>
 8008bec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008bee:	4606      	mov	r6, r0
 8008bf0:	460f      	mov	r7, r1
 8008bf2:	b9fb      	cbnz	r3, 8008c34 <_strtod_l+0xb6c>
 8008bf4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008bf8:	9014      	str	r0, [sp, #80]	@ 0x50
 8008bfa:	9315      	str	r3, [sp, #84]	@ 0x54
 8008bfc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8008c00:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008c04:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008c06:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8008c0a:	1b5b      	subs	r3, r3, r5
 8008c0c:	9311      	str	r3, [sp, #68]	@ 0x44
 8008c0e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008c12:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8008c16:	f7ff f8ff 	bl	8007e18 <__ulp>
 8008c1a:	4602      	mov	r2, r0
 8008c1c:	460b      	mov	r3, r1
 8008c1e:	4650      	mov	r0, sl
 8008c20:	4659      	mov	r1, fp
 8008c22:	f7f7 fc59 	bl	80004d8 <__aeabi_dmul>
 8008c26:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008c2a:	f7f7 fa9f 	bl	800016c <__adddf3>
 8008c2e:	4682      	mov	sl, r0
 8008c30:	468b      	mov	fp, r1
 8008c32:	e776      	b.n	8008b22 <_strtod_l+0xa5a>
 8008c34:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8008c38:	e7e0      	b.n	8008bfc <_strtod_l+0xb34>
 8008c3a:	a30d      	add	r3, pc, #52	@ (adr r3, 8008c70 <_strtod_l+0xba8>)
 8008c3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c40:	f7f7 febc 	bl	80009bc <__aeabi_dcmplt>
 8008c44:	e79e      	b.n	8008b84 <_strtod_l+0xabc>
 8008c46:	2300      	movs	r3, #0
 8008c48:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008c4a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008c4c:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8008c4e:	6013      	str	r3, [r2, #0]
 8008c50:	f7ff ba77 	b.w	8008142 <_strtod_l+0x7a>
 8008c54:	2a65      	cmp	r2, #101	@ 0x65
 8008c56:	f43f ab6e 	beq.w	8008336 <_strtod_l+0x26e>
 8008c5a:	2a45      	cmp	r2, #69	@ 0x45
 8008c5c:	f43f ab6b 	beq.w	8008336 <_strtod_l+0x26e>
 8008c60:	2301      	movs	r3, #1
 8008c62:	f7ff bba6 	b.w	80083b2 <_strtod_l+0x2ea>
 8008c66:	bf00      	nop
 8008c68:	ffc00000 	.word	0xffc00000
 8008c6c:	41dfffff 	.word	0x41dfffff
 8008c70:	94a03595 	.word	0x94a03595
 8008c74:	3fcfffff 	.word	0x3fcfffff

08008c78 <_strtod_r>:
 8008c78:	4b01      	ldr	r3, [pc, #4]	@ (8008c80 <_strtod_r+0x8>)
 8008c7a:	f7ff ba25 	b.w	80080c8 <_strtod_l>
 8008c7e:	bf00      	nop
 8008c80:	20000070 	.word	0x20000070

08008c84 <_strtol_l.constprop.0>:
 8008c84:	2b24      	cmp	r3, #36	@ 0x24
 8008c86:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c8a:	4686      	mov	lr, r0
 8008c8c:	4690      	mov	r8, r2
 8008c8e:	d801      	bhi.n	8008c94 <_strtol_l.constprop.0+0x10>
 8008c90:	2b01      	cmp	r3, #1
 8008c92:	d106      	bne.n	8008ca2 <_strtol_l.constprop.0+0x1e>
 8008c94:	f7fd fdb2 	bl	80067fc <__errno>
 8008c98:	2316      	movs	r3, #22
 8008c9a:	6003      	str	r3, [r0, #0]
 8008c9c:	2000      	movs	r0, #0
 8008c9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ca2:	460d      	mov	r5, r1
 8008ca4:	4833      	ldr	r0, [pc, #204]	@ (8008d74 <_strtol_l.constprop.0+0xf0>)
 8008ca6:	462a      	mov	r2, r5
 8008ca8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008cac:	5d06      	ldrb	r6, [r0, r4]
 8008cae:	f016 0608 	ands.w	r6, r6, #8
 8008cb2:	d1f8      	bne.n	8008ca6 <_strtol_l.constprop.0+0x22>
 8008cb4:	2c2d      	cmp	r4, #45	@ 0x2d
 8008cb6:	d12d      	bne.n	8008d14 <_strtol_l.constprop.0+0x90>
 8008cb8:	2601      	movs	r6, #1
 8008cba:	782c      	ldrb	r4, [r5, #0]
 8008cbc:	1c95      	adds	r5, r2, #2
 8008cbe:	f033 0210 	bics.w	r2, r3, #16
 8008cc2:	d109      	bne.n	8008cd8 <_strtol_l.constprop.0+0x54>
 8008cc4:	2c30      	cmp	r4, #48	@ 0x30
 8008cc6:	d12a      	bne.n	8008d1e <_strtol_l.constprop.0+0x9a>
 8008cc8:	782a      	ldrb	r2, [r5, #0]
 8008cca:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008cce:	2a58      	cmp	r2, #88	@ 0x58
 8008cd0:	d125      	bne.n	8008d1e <_strtol_l.constprop.0+0x9a>
 8008cd2:	2310      	movs	r3, #16
 8008cd4:	786c      	ldrb	r4, [r5, #1]
 8008cd6:	3502      	adds	r5, #2
 8008cd8:	2200      	movs	r2, #0
 8008cda:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008cde:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008ce2:	fbbc f9f3 	udiv	r9, ip, r3
 8008ce6:	4610      	mov	r0, r2
 8008ce8:	fb03 ca19 	mls	sl, r3, r9, ip
 8008cec:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008cf0:	2f09      	cmp	r7, #9
 8008cf2:	d81b      	bhi.n	8008d2c <_strtol_l.constprop.0+0xa8>
 8008cf4:	463c      	mov	r4, r7
 8008cf6:	42a3      	cmp	r3, r4
 8008cf8:	dd27      	ble.n	8008d4a <_strtol_l.constprop.0+0xc6>
 8008cfa:	1c57      	adds	r7, r2, #1
 8008cfc:	d007      	beq.n	8008d0e <_strtol_l.constprop.0+0x8a>
 8008cfe:	4581      	cmp	r9, r0
 8008d00:	d320      	bcc.n	8008d44 <_strtol_l.constprop.0+0xc0>
 8008d02:	d101      	bne.n	8008d08 <_strtol_l.constprop.0+0x84>
 8008d04:	45a2      	cmp	sl, r4
 8008d06:	db1d      	blt.n	8008d44 <_strtol_l.constprop.0+0xc0>
 8008d08:	2201      	movs	r2, #1
 8008d0a:	fb00 4003 	mla	r0, r0, r3, r4
 8008d0e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008d12:	e7eb      	b.n	8008cec <_strtol_l.constprop.0+0x68>
 8008d14:	2c2b      	cmp	r4, #43	@ 0x2b
 8008d16:	bf04      	itt	eq
 8008d18:	782c      	ldrbeq	r4, [r5, #0]
 8008d1a:	1c95      	addeq	r5, r2, #2
 8008d1c:	e7cf      	b.n	8008cbe <_strtol_l.constprop.0+0x3a>
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d1da      	bne.n	8008cd8 <_strtol_l.constprop.0+0x54>
 8008d22:	2c30      	cmp	r4, #48	@ 0x30
 8008d24:	bf0c      	ite	eq
 8008d26:	2308      	moveq	r3, #8
 8008d28:	230a      	movne	r3, #10
 8008d2a:	e7d5      	b.n	8008cd8 <_strtol_l.constprop.0+0x54>
 8008d2c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008d30:	2f19      	cmp	r7, #25
 8008d32:	d801      	bhi.n	8008d38 <_strtol_l.constprop.0+0xb4>
 8008d34:	3c37      	subs	r4, #55	@ 0x37
 8008d36:	e7de      	b.n	8008cf6 <_strtol_l.constprop.0+0x72>
 8008d38:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008d3c:	2f19      	cmp	r7, #25
 8008d3e:	d804      	bhi.n	8008d4a <_strtol_l.constprop.0+0xc6>
 8008d40:	3c57      	subs	r4, #87	@ 0x57
 8008d42:	e7d8      	b.n	8008cf6 <_strtol_l.constprop.0+0x72>
 8008d44:	f04f 32ff 	mov.w	r2, #4294967295
 8008d48:	e7e1      	b.n	8008d0e <_strtol_l.constprop.0+0x8a>
 8008d4a:	1c53      	adds	r3, r2, #1
 8008d4c:	d108      	bne.n	8008d60 <_strtol_l.constprop.0+0xdc>
 8008d4e:	2322      	movs	r3, #34	@ 0x22
 8008d50:	4660      	mov	r0, ip
 8008d52:	f8ce 3000 	str.w	r3, [lr]
 8008d56:	f1b8 0f00 	cmp.w	r8, #0
 8008d5a:	d0a0      	beq.n	8008c9e <_strtol_l.constprop.0+0x1a>
 8008d5c:	1e69      	subs	r1, r5, #1
 8008d5e:	e006      	b.n	8008d6e <_strtol_l.constprop.0+0xea>
 8008d60:	b106      	cbz	r6, 8008d64 <_strtol_l.constprop.0+0xe0>
 8008d62:	4240      	negs	r0, r0
 8008d64:	f1b8 0f00 	cmp.w	r8, #0
 8008d68:	d099      	beq.n	8008c9e <_strtol_l.constprop.0+0x1a>
 8008d6a:	2a00      	cmp	r2, #0
 8008d6c:	d1f6      	bne.n	8008d5c <_strtol_l.constprop.0+0xd8>
 8008d6e:	f8c8 1000 	str.w	r1, [r8]
 8008d72:	e794      	b.n	8008c9e <_strtol_l.constprop.0+0x1a>
 8008d74:	0800a951 	.word	0x0800a951

08008d78 <_strtol_r>:
 8008d78:	f7ff bf84 	b.w	8008c84 <_strtol_l.constprop.0>

08008d7c <__ssputs_r>:
 8008d7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d80:	461f      	mov	r7, r3
 8008d82:	688e      	ldr	r6, [r1, #8]
 8008d84:	4682      	mov	sl, r0
 8008d86:	42be      	cmp	r6, r7
 8008d88:	460c      	mov	r4, r1
 8008d8a:	4690      	mov	r8, r2
 8008d8c:	680b      	ldr	r3, [r1, #0]
 8008d8e:	d82d      	bhi.n	8008dec <__ssputs_r+0x70>
 8008d90:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008d94:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008d98:	d026      	beq.n	8008de8 <__ssputs_r+0x6c>
 8008d9a:	6965      	ldr	r5, [r4, #20]
 8008d9c:	6909      	ldr	r1, [r1, #16]
 8008d9e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008da2:	eba3 0901 	sub.w	r9, r3, r1
 8008da6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008daa:	1c7b      	adds	r3, r7, #1
 8008dac:	444b      	add	r3, r9
 8008dae:	106d      	asrs	r5, r5, #1
 8008db0:	429d      	cmp	r5, r3
 8008db2:	bf38      	it	cc
 8008db4:	461d      	movcc	r5, r3
 8008db6:	0553      	lsls	r3, r2, #21
 8008db8:	d527      	bpl.n	8008e0a <__ssputs_r+0x8e>
 8008dba:	4629      	mov	r1, r5
 8008dbc:	f7fe fc2e 	bl	800761c <_malloc_r>
 8008dc0:	4606      	mov	r6, r0
 8008dc2:	b360      	cbz	r0, 8008e1e <__ssputs_r+0xa2>
 8008dc4:	464a      	mov	r2, r9
 8008dc6:	6921      	ldr	r1, [r4, #16]
 8008dc8:	f7fd fd53 	bl	8006872 <memcpy>
 8008dcc:	89a3      	ldrh	r3, [r4, #12]
 8008dce:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008dd2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008dd6:	81a3      	strh	r3, [r4, #12]
 8008dd8:	6126      	str	r6, [r4, #16]
 8008dda:	444e      	add	r6, r9
 8008ddc:	6026      	str	r6, [r4, #0]
 8008dde:	463e      	mov	r6, r7
 8008de0:	6165      	str	r5, [r4, #20]
 8008de2:	eba5 0509 	sub.w	r5, r5, r9
 8008de6:	60a5      	str	r5, [r4, #8]
 8008de8:	42be      	cmp	r6, r7
 8008dea:	d900      	bls.n	8008dee <__ssputs_r+0x72>
 8008dec:	463e      	mov	r6, r7
 8008dee:	4632      	mov	r2, r6
 8008df0:	4641      	mov	r1, r8
 8008df2:	6820      	ldr	r0, [r4, #0]
 8008df4:	f7fd fc95 	bl	8006722 <memmove>
 8008df8:	2000      	movs	r0, #0
 8008dfa:	68a3      	ldr	r3, [r4, #8]
 8008dfc:	1b9b      	subs	r3, r3, r6
 8008dfe:	60a3      	str	r3, [r4, #8]
 8008e00:	6823      	ldr	r3, [r4, #0]
 8008e02:	4433      	add	r3, r6
 8008e04:	6023      	str	r3, [r4, #0]
 8008e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e0a:	462a      	mov	r2, r5
 8008e0c:	f000 fd5b 	bl	80098c6 <_realloc_r>
 8008e10:	4606      	mov	r6, r0
 8008e12:	2800      	cmp	r0, #0
 8008e14:	d1e0      	bne.n	8008dd8 <__ssputs_r+0x5c>
 8008e16:	4650      	mov	r0, sl
 8008e18:	6921      	ldr	r1, [r4, #16]
 8008e1a:	f7fe fb8d 	bl	8007538 <_free_r>
 8008e1e:	230c      	movs	r3, #12
 8008e20:	f8ca 3000 	str.w	r3, [sl]
 8008e24:	89a3      	ldrh	r3, [r4, #12]
 8008e26:	f04f 30ff 	mov.w	r0, #4294967295
 8008e2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008e2e:	81a3      	strh	r3, [r4, #12]
 8008e30:	e7e9      	b.n	8008e06 <__ssputs_r+0x8a>
	...

08008e34 <_svfiprintf_r>:
 8008e34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e38:	4698      	mov	r8, r3
 8008e3a:	898b      	ldrh	r3, [r1, #12]
 8008e3c:	4607      	mov	r7, r0
 8008e3e:	061b      	lsls	r3, r3, #24
 8008e40:	460d      	mov	r5, r1
 8008e42:	4614      	mov	r4, r2
 8008e44:	b09d      	sub	sp, #116	@ 0x74
 8008e46:	d510      	bpl.n	8008e6a <_svfiprintf_r+0x36>
 8008e48:	690b      	ldr	r3, [r1, #16]
 8008e4a:	b973      	cbnz	r3, 8008e6a <_svfiprintf_r+0x36>
 8008e4c:	2140      	movs	r1, #64	@ 0x40
 8008e4e:	f7fe fbe5 	bl	800761c <_malloc_r>
 8008e52:	6028      	str	r0, [r5, #0]
 8008e54:	6128      	str	r0, [r5, #16]
 8008e56:	b930      	cbnz	r0, 8008e66 <_svfiprintf_r+0x32>
 8008e58:	230c      	movs	r3, #12
 8008e5a:	603b      	str	r3, [r7, #0]
 8008e5c:	f04f 30ff 	mov.w	r0, #4294967295
 8008e60:	b01d      	add	sp, #116	@ 0x74
 8008e62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e66:	2340      	movs	r3, #64	@ 0x40
 8008e68:	616b      	str	r3, [r5, #20]
 8008e6a:	2300      	movs	r3, #0
 8008e6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008e6e:	2320      	movs	r3, #32
 8008e70:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008e74:	2330      	movs	r3, #48	@ 0x30
 8008e76:	f04f 0901 	mov.w	r9, #1
 8008e7a:	f8cd 800c 	str.w	r8, [sp, #12]
 8008e7e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8009018 <_svfiprintf_r+0x1e4>
 8008e82:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008e86:	4623      	mov	r3, r4
 8008e88:	469a      	mov	sl, r3
 8008e8a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008e8e:	b10a      	cbz	r2, 8008e94 <_svfiprintf_r+0x60>
 8008e90:	2a25      	cmp	r2, #37	@ 0x25
 8008e92:	d1f9      	bne.n	8008e88 <_svfiprintf_r+0x54>
 8008e94:	ebba 0b04 	subs.w	fp, sl, r4
 8008e98:	d00b      	beq.n	8008eb2 <_svfiprintf_r+0x7e>
 8008e9a:	465b      	mov	r3, fp
 8008e9c:	4622      	mov	r2, r4
 8008e9e:	4629      	mov	r1, r5
 8008ea0:	4638      	mov	r0, r7
 8008ea2:	f7ff ff6b 	bl	8008d7c <__ssputs_r>
 8008ea6:	3001      	adds	r0, #1
 8008ea8:	f000 80a7 	beq.w	8008ffa <_svfiprintf_r+0x1c6>
 8008eac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008eae:	445a      	add	r2, fp
 8008eb0:	9209      	str	r2, [sp, #36]	@ 0x24
 8008eb2:	f89a 3000 	ldrb.w	r3, [sl]
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	f000 809f 	beq.w	8008ffa <_svfiprintf_r+0x1c6>
 8008ebc:	2300      	movs	r3, #0
 8008ebe:	f04f 32ff 	mov.w	r2, #4294967295
 8008ec2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008ec6:	f10a 0a01 	add.w	sl, sl, #1
 8008eca:	9304      	str	r3, [sp, #16]
 8008ecc:	9307      	str	r3, [sp, #28]
 8008ece:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008ed2:	931a      	str	r3, [sp, #104]	@ 0x68
 8008ed4:	4654      	mov	r4, sl
 8008ed6:	2205      	movs	r2, #5
 8008ed8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008edc:	484e      	ldr	r0, [pc, #312]	@ (8009018 <_svfiprintf_r+0x1e4>)
 8008ede:	f7fd fcba 	bl	8006856 <memchr>
 8008ee2:	9a04      	ldr	r2, [sp, #16]
 8008ee4:	b9d8      	cbnz	r0, 8008f1e <_svfiprintf_r+0xea>
 8008ee6:	06d0      	lsls	r0, r2, #27
 8008ee8:	bf44      	itt	mi
 8008eea:	2320      	movmi	r3, #32
 8008eec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008ef0:	0711      	lsls	r1, r2, #28
 8008ef2:	bf44      	itt	mi
 8008ef4:	232b      	movmi	r3, #43	@ 0x2b
 8008ef6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008efa:	f89a 3000 	ldrb.w	r3, [sl]
 8008efe:	2b2a      	cmp	r3, #42	@ 0x2a
 8008f00:	d015      	beq.n	8008f2e <_svfiprintf_r+0xfa>
 8008f02:	4654      	mov	r4, sl
 8008f04:	2000      	movs	r0, #0
 8008f06:	f04f 0c0a 	mov.w	ip, #10
 8008f0a:	9a07      	ldr	r2, [sp, #28]
 8008f0c:	4621      	mov	r1, r4
 8008f0e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008f12:	3b30      	subs	r3, #48	@ 0x30
 8008f14:	2b09      	cmp	r3, #9
 8008f16:	d94b      	bls.n	8008fb0 <_svfiprintf_r+0x17c>
 8008f18:	b1b0      	cbz	r0, 8008f48 <_svfiprintf_r+0x114>
 8008f1a:	9207      	str	r2, [sp, #28]
 8008f1c:	e014      	b.n	8008f48 <_svfiprintf_r+0x114>
 8008f1e:	eba0 0308 	sub.w	r3, r0, r8
 8008f22:	fa09 f303 	lsl.w	r3, r9, r3
 8008f26:	4313      	orrs	r3, r2
 8008f28:	46a2      	mov	sl, r4
 8008f2a:	9304      	str	r3, [sp, #16]
 8008f2c:	e7d2      	b.n	8008ed4 <_svfiprintf_r+0xa0>
 8008f2e:	9b03      	ldr	r3, [sp, #12]
 8008f30:	1d19      	adds	r1, r3, #4
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	9103      	str	r1, [sp, #12]
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	bfbb      	ittet	lt
 8008f3a:	425b      	neglt	r3, r3
 8008f3c:	f042 0202 	orrlt.w	r2, r2, #2
 8008f40:	9307      	strge	r3, [sp, #28]
 8008f42:	9307      	strlt	r3, [sp, #28]
 8008f44:	bfb8      	it	lt
 8008f46:	9204      	strlt	r2, [sp, #16]
 8008f48:	7823      	ldrb	r3, [r4, #0]
 8008f4a:	2b2e      	cmp	r3, #46	@ 0x2e
 8008f4c:	d10a      	bne.n	8008f64 <_svfiprintf_r+0x130>
 8008f4e:	7863      	ldrb	r3, [r4, #1]
 8008f50:	2b2a      	cmp	r3, #42	@ 0x2a
 8008f52:	d132      	bne.n	8008fba <_svfiprintf_r+0x186>
 8008f54:	9b03      	ldr	r3, [sp, #12]
 8008f56:	3402      	adds	r4, #2
 8008f58:	1d1a      	adds	r2, r3, #4
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	9203      	str	r2, [sp, #12]
 8008f5e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008f62:	9305      	str	r3, [sp, #20]
 8008f64:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800901c <_svfiprintf_r+0x1e8>
 8008f68:	2203      	movs	r2, #3
 8008f6a:	4650      	mov	r0, sl
 8008f6c:	7821      	ldrb	r1, [r4, #0]
 8008f6e:	f7fd fc72 	bl	8006856 <memchr>
 8008f72:	b138      	cbz	r0, 8008f84 <_svfiprintf_r+0x150>
 8008f74:	2240      	movs	r2, #64	@ 0x40
 8008f76:	9b04      	ldr	r3, [sp, #16]
 8008f78:	eba0 000a 	sub.w	r0, r0, sl
 8008f7c:	4082      	lsls	r2, r0
 8008f7e:	4313      	orrs	r3, r2
 8008f80:	3401      	adds	r4, #1
 8008f82:	9304      	str	r3, [sp, #16]
 8008f84:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f88:	2206      	movs	r2, #6
 8008f8a:	4825      	ldr	r0, [pc, #148]	@ (8009020 <_svfiprintf_r+0x1ec>)
 8008f8c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008f90:	f7fd fc61 	bl	8006856 <memchr>
 8008f94:	2800      	cmp	r0, #0
 8008f96:	d036      	beq.n	8009006 <_svfiprintf_r+0x1d2>
 8008f98:	4b22      	ldr	r3, [pc, #136]	@ (8009024 <_svfiprintf_r+0x1f0>)
 8008f9a:	bb1b      	cbnz	r3, 8008fe4 <_svfiprintf_r+0x1b0>
 8008f9c:	9b03      	ldr	r3, [sp, #12]
 8008f9e:	3307      	adds	r3, #7
 8008fa0:	f023 0307 	bic.w	r3, r3, #7
 8008fa4:	3308      	adds	r3, #8
 8008fa6:	9303      	str	r3, [sp, #12]
 8008fa8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008faa:	4433      	add	r3, r6
 8008fac:	9309      	str	r3, [sp, #36]	@ 0x24
 8008fae:	e76a      	b.n	8008e86 <_svfiprintf_r+0x52>
 8008fb0:	460c      	mov	r4, r1
 8008fb2:	2001      	movs	r0, #1
 8008fb4:	fb0c 3202 	mla	r2, ip, r2, r3
 8008fb8:	e7a8      	b.n	8008f0c <_svfiprintf_r+0xd8>
 8008fba:	2300      	movs	r3, #0
 8008fbc:	f04f 0c0a 	mov.w	ip, #10
 8008fc0:	4619      	mov	r1, r3
 8008fc2:	3401      	adds	r4, #1
 8008fc4:	9305      	str	r3, [sp, #20]
 8008fc6:	4620      	mov	r0, r4
 8008fc8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008fcc:	3a30      	subs	r2, #48	@ 0x30
 8008fce:	2a09      	cmp	r2, #9
 8008fd0:	d903      	bls.n	8008fda <_svfiprintf_r+0x1a6>
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d0c6      	beq.n	8008f64 <_svfiprintf_r+0x130>
 8008fd6:	9105      	str	r1, [sp, #20]
 8008fd8:	e7c4      	b.n	8008f64 <_svfiprintf_r+0x130>
 8008fda:	4604      	mov	r4, r0
 8008fdc:	2301      	movs	r3, #1
 8008fde:	fb0c 2101 	mla	r1, ip, r1, r2
 8008fe2:	e7f0      	b.n	8008fc6 <_svfiprintf_r+0x192>
 8008fe4:	ab03      	add	r3, sp, #12
 8008fe6:	9300      	str	r3, [sp, #0]
 8008fe8:	462a      	mov	r2, r5
 8008fea:	4638      	mov	r0, r7
 8008fec:	4b0e      	ldr	r3, [pc, #56]	@ (8009028 <_svfiprintf_r+0x1f4>)
 8008fee:	a904      	add	r1, sp, #16
 8008ff0:	f7fc fca4 	bl	800593c <_printf_float>
 8008ff4:	1c42      	adds	r2, r0, #1
 8008ff6:	4606      	mov	r6, r0
 8008ff8:	d1d6      	bne.n	8008fa8 <_svfiprintf_r+0x174>
 8008ffa:	89ab      	ldrh	r3, [r5, #12]
 8008ffc:	065b      	lsls	r3, r3, #25
 8008ffe:	f53f af2d 	bmi.w	8008e5c <_svfiprintf_r+0x28>
 8009002:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009004:	e72c      	b.n	8008e60 <_svfiprintf_r+0x2c>
 8009006:	ab03      	add	r3, sp, #12
 8009008:	9300      	str	r3, [sp, #0]
 800900a:	462a      	mov	r2, r5
 800900c:	4638      	mov	r0, r7
 800900e:	4b06      	ldr	r3, [pc, #24]	@ (8009028 <_svfiprintf_r+0x1f4>)
 8009010:	a904      	add	r1, sp, #16
 8009012:	f7fc ff31 	bl	8005e78 <_printf_i>
 8009016:	e7ed      	b.n	8008ff4 <_svfiprintf_r+0x1c0>
 8009018:	0800aa51 	.word	0x0800aa51
 800901c:	0800aa57 	.word	0x0800aa57
 8009020:	0800aa5b 	.word	0x0800aa5b
 8009024:	0800593d 	.word	0x0800593d
 8009028:	08008d7d 	.word	0x08008d7d

0800902c <__sflush_r>:
 800902c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009030:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009032:	0716      	lsls	r6, r2, #28
 8009034:	4605      	mov	r5, r0
 8009036:	460c      	mov	r4, r1
 8009038:	d454      	bmi.n	80090e4 <__sflush_r+0xb8>
 800903a:	684b      	ldr	r3, [r1, #4]
 800903c:	2b00      	cmp	r3, #0
 800903e:	dc02      	bgt.n	8009046 <__sflush_r+0x1a>
 8009040:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009042:	2b00      	cmp	r3, #0
 8009044:	dd48      	ble.n	80090d8 <__sflush_r+0xac>
 8009046:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009048:	2e00      	cmp	r6, #0
 800904a:	d045      	beq.n	80090d8 <__sflush_r+0xac>
 800904c:	2300      	movs	r3, #0
 800904e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009052:	682f      	ldr	r7, [r5, #0]
 8009054:	6a21      	ldr	r1, [r4, #32]
 8009056:	602b      	str	r3, [r5, #0]
 8009058:	d030      	beq.n	80090bc <__sflush_r+0x90>
 800905a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800905c:	89a3      	ldrh	r3, [r4, #12]
 800905e:	0759      	lsls	r1, r3, #29
 8009060:	d505      	bpl.n	800906e <__sflush_r+0x42>
 8009062:	6863      	ldr	r3, [r4, #4]
 8009064:	1ad2      	subs	r2, r2, r3
 8009066:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009068:	b10b      	cbz	r3, 800906e <__sflush_r+0x42>
 800906a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800906c:	1ad2      	subs	r2, r2, r3
 800906e:	2300      	movs	r3, #0
 8009070:	4628      	mov	r0, r5
 8009072:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009074:	6a21      	ldr	r1, [r4, #32]
 8009076:	47b0      	blx	r6
 8009078:	1c43      	adds	r3, r0, #1
 800907a:	89a3      	ldrh	r3, [r4, #12]
 800907c:	d106      	bne.n	800908c <__sflush_r+0x60>
 800907e:	6829      	ldr	r1, [r5, #0]
 8009080:	291d      	cmp	r1, #29
 8009082:	d82b      	bhi.n	80090dc <__sflush_r+0xb0>
 8009084:	4a28      	ldr	r2, [pc, #160]	@ (8009128 <__sflush_r+0xfc>)
 8009086:	410a      	asrs	r2, r1
 8009088:	07d6      	lsls	r6, r2, #31
 800908a:	d427      	bmi.n	80090dc <__sflush_r+0xb0>
 800908c:	2200      	movs	r2, #0
 800908e:	6062      	str	r2, [r4, #4]
 8009090:	6922      	ldr	r2, [r4, #16]
 8009092:	04d9      	lsls	r1, r3, #19
 8009094:	6022      	str	r2, [r4, #0]
 8009096:	d504      	bpl.n	80090a2 <__sflush_r+0x76>
 8009098:	1c42      	adds	r2, r0, #1
 800909a:	d101      	bne.n	80090a0 <__sflush_r+0x74>
 800909c:	682b      	ldr	r3, [r5, #0]
 800909e:	b903      	cbnz	r3, 80090a2 <__sflush_r+0x76>
 80090a0:	6560      	str	r0, [r4, #84]	@ 0x54
 80090a2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80090a4:	602f      	str	r7, [r5, #0]
 80090a6:	b1b9      	cbz	r1, 80090d8 <__sflush_r+0xac>
 80090a8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80090ac:	4299      	cmp	r1, r3
 80090ae:	d002      	beq.n	80090b6 <__sflush_r+0x8a>
 80090b0:	4628      	mov	r0, r5
 80090b2:	f7fe fa41 	bl	8007538 <_free_r>
 80090b6:	2300      	movs	r3, #0
 80090b8:	6363      	str	r3, [r4, #52]	@ 0x34
 80090ba:	e00d      	b.n	80090d8 <__sflush_r+0xac>
 80090bc:	2301      	movs	r3, #1
 80090be:	4628      	mov	r0, r5
 80090c0:	47b0      	blx	r6
 80090c2:	4602      	mov	r2, r0
 80090c4:	1c50      	adds	r0, r2, #1
 80090c6:	d1c9      	bne.n	800905c <__sflush_r+0x30>
 80090c8:	682b      	ldr	r3, [r5, #0]
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d0c6      	beq.n	800905c <__sflush_r+0x30>
 80090ce:	2b1d      	cmp	r3, #29
 80090d0:	d001      	beq.n	80090d6 <__sflush_r+0xaa>
 80090d2:	2b16      	cmp	r3, #22
 80090d4:	d11d      	bne.n	8009112 <__sflush_r+0xe6>
 80090d6:	602f      	str	r7, [r5, #0]
 80090d8:	2000      	movs	r0, #0
 80090da:	e021      	b.n	8009120 <__sflush_r+0xf4>
 80090dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80090e0:	b21b      	sxth	r3, r3
 80090e2:	e01a      	b.n	800911a <__sflush_r+0xee>
 80090e4:	690f      	ldr	r7, [r1, #16]
 80090e6:	2f00      	cmp	r7, #0
 80090e8:	d0f6      	beq.n	80090d8 <__sflush_r+0xac>
 80090ea:	0793      	lsls	r3, r2, #30
 80090ec:	bf18      	it	ne
 80090ee:	2300      	movne	r3, #0
 80090f0:	680e      	ldr	r6, [r1, #0]
 80090f2:	bf08      	it	eq
 80090f4:	694b      	ldreq	r3, [r1, #20]
 80090f6:	1bf6      	subs	r6, r6, r7
 80090f8:	600f      	str	r7, [r1, #0]
 80090fa:	608b      	str	r3, [r1, #8]
 80090fc:	2e00      	cmp	r6, #0
 80090fe:	ddeb      	ble.n	80090d8 <__sflush_r+0xac>
 8009100:	4633      	mov	r3, r6
 8009102:	463a      	mov	r2, r7
 8009104:	4628      	mov	r0, r5
 8009106:	6a21      	ldr	r1, [r4, #32]
 8009108:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800910c:	47e0      	blx	ip
 800910e:	2800      	cmp	r0, #0
 8009110:	dc07      	bgt.n	8009122 <__sflush_r+0xf6>
 8009112:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009116:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800911a:	f04f 30ff 	mov.w	r0, #4294967295
 800911e:	81a3      	strh	r3, [r4, #12]
 8009120:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009122:	4407      	add	r7, r0
 8009124:	1a36      	subs	r6, r6, r0
 8009126:	e7e9      	b.n	80090fc <__sflush_r+0xd0>
 8009128:	dfbffffe 	.word	0xdfbffffe

0800912c <_fflush_r>:
 800912c:	b538      	push	{r3, r4, r5, lr}
 800912e:	690b      	ldr	r3, [r1, #16]
 8009130:	4605      	mov	r5, r0
 8009132:	460c      	mov	r4, r1
 8009134:	b913      	cbnz	r3, 800913c <_fflush_r+0x10>
 8009136:	2500      	movs	r5, #0
 8009138:	4628      	mov	r0, r5
 800913a:	bd38      	pop	{r3, r4, r5, pc}
 800913c:	b118      	cbz	r0, 8009146 <_fflush_r+0x1a>
 800913e:	6a03      	ldr	r3, [r0, #32]
 8009140:	b90b      	cbnz	r3, 8009146 <_fflush_r+0x1a>
 8009142:	f7fd fa55 	bl	80065f0 <__sinit>
 8009146:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800914a:	2b00      	cmp	r3, #0
 800914c:	d0f3      	beq.n	8009136 <_fflush_r+0xa>
 800914e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009150:	07d0      	lsls	r0, r2, #31
 8009152:	d404      	bmi.n	800915e <_fflush_r+0x32>
 8009154:	0599      	lsls	r1, r3, #22
 8009156:	d402      	bmi.n	800915e <_fflush_r+0x32>
 8009158:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800915a:	f7fd fb7a 	bl	8006852 <__retarget_lock_acquire_recursive>
 800915e:	4628      	mov	r0, r5
 8009160:	4621      	mov	r1, r4
 8009162:	f7ff ff63 	bl	800902c <__sflush_r>
 8009166:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009168:	4605      	mov	r5, r0
 800916a:	07da      	lsls	r2, r3, #31
 800916c:	d4e4      	bmi.n	8009138 <_fflush_r+0xc>
 800916e:	89a3      	ldrh	r3, [r4, #12]
 8009170:	059b      	lsls	r3, r3, #22
 8009172:	d4e1      	bmi.n	8009138 <_fflush_r+0xc>
 8009174:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009176:	f7fd fb6d 	bl	8006854 <__retarget_lock_release_recursive>
 800917a:	e7dd      	b.n	8009138 <_fflush_r+0xc>

0800917c <strncmp>:
 800917c:	b510      	push	{r4, lr}
 800917e:	b16a      	cbz	r2, 800919c <strncmp+0x20>
 8009180:	3901      	subs	r1, #1
 8009182:	1884      	adds	r4, r0, r2
 8009184:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009188:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800918c:	429a      	cmp	r2, r3
 800918e:	d103      	bne.n	8009198 <strncmp+0x1c>
 8009190:	42a0      	cmp	r0, r4
 8009192:	d001      	beq.n	8009198 <strncmp+0x1c>
 8009194:	2a00      	cmp	r2, #0
 8009196:	d1f5      	bne.n	8009184 <strncmp+0x8>
 8009198:	1ad0      	subs	r0, r2, r3
 800919a:	bd10      	pop	{r4, pc}
 800919c:	4610      	mov	r0, r2
 800919e:	e7fc      	b.n	800919a <strncmp+0x1e>

080091a0 <_sbrk_r>:
 80091a0:	b538      	push	{r3, r4, r5, lr}
 80091a2:	2300      	movs	r3, #0
 80091a4:	4d05      	ldr	r5, [pc, #20]	@ (80091bc <_sbrk_r+0x1c>)
 80091a6:	4604      	mov	r4, r0
 80091a8:	4608      	mov	r0, r1
 80091aa:	602b      	str	r3, [r5, #0]
 80091ac:	f7f8 fb64 	bl	8001878 <_sbrk>
 80091b0:	1c43      	adds	r3, r0, #1
 80091b2:	d102      	bne.n	80091ba <_sbrk_r+0x1a>
 80091b4:	682b      	ldr	r3, [r5, #0]
 80091b6:	b103      	cbz	r3, 80091ba <_sbrk_r+0x1a>
 80091b8:	6023      	str	r3, [r4, #0]
 80091ba:	bd38      	pop	{r3, r4, r5, pc}
 80091bc:	2000083c 	.word	0x2000083c

080091c0 <nan>:
 80091c0:	2000      	movs	r0, #0
 80091c2:	4901      	ldr	r1, [pc, #4]	@ (80091c8 <nan+0x8>)
 80091c4:	4770      	bx	lr
 80091c6:	bf00      	nop
 80091c8:	7ff80000 	.word	0x7ff80000

080091cc <__assert_func>:
 80091cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80091ce:	4614      	mov	r4, r2
 80091d0:	461a      	mov	r2, r3
 80091d2:	4b09      	ldr	r3, [pc, #36]	@ (80091f8 <__assert_func+0x2c>)
 80091d4:	4605      	mov	r5, r0
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	68d8      	ldr	r0, [r3, #12]
 80091da:	b954      	cbnz	r4, 80091f2 <__assert_func+0x26>
 80091dc:	4b07      	ldr	r3, [pc, #28]	@ (80091fc <__assert_func+0x30>)
 80091de:	461c      	mov	r4, r3
 80091e0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80091e4:	9100      	str	r1, [sp, #0]
 80091e6:	462b      	mov	r3, r5
 80091e8:	4905      	ldr	r1, [pc, #20]	@ (8009200 <__assert_func+0x34>)
 80091ea:	f000 fba7 	bl	800993c <fiprintf>
 80091ee:	f000 fbb7 	bl	8009960 <abort>
 80091f2:	4b04      	ldr	r3, [pc, #16]	@ (8009204 <__assert_func+0x38>)
 80091f4:	e7f4      	b.n	80091e0 <__assert_func+0x14>
 80091f6:	bf00      	nop
 80091f8:	20000020 	.word	0x20000020
 80091fc:	0800aaa5 	.word	0x0800aaa5
 8009200:	0800aa77 	.word	0x0800aa77
 8009204:	0800aa6a 	.word	0x0800aa6a

08009208 <_calloc_r>:
 8009208:	b570      	push	{r4, r5, r6, lr}
 800920a:	fba1 5402 	umull	r5, r4, r1, r2
 800920e:	b93c      	cbnz	r4, 8009220 <_calloc_r+0x18>
 8009210:	4629      	mov	r1, r5
 8009212:	f7fe fa03 	bl	800761c <_malloc_r>
 8009216:	4606      	mov	r6, r0
 8009218:	b928      	cbnz	r0, 8009226 <_calloc_r+0x1e>
 800921a:	2600      	movs	r6, #0
 800921c:	4630      	mov	r0, r6
 800921e:	bd70      	pop	{r4, r5, r6, pc}
 8009220:	220c      	movs	r2, #12
 8009222:	6002      	str	r2, [r0, #0]
 8009224:	e7f9      	b.n	800921a <_calloc_r+0x12>
 8009226:	462a      	mov	r2, r5
 8009228:	4621      	mov	r1, r4
 800922a:	f7fd fa94 	bl	8006756 <memset>
 800922e:	e7f5      	b.n	800921c <_calloc_r+0x14>

08009230 <rshift>:
 8009230:	6903      	ldr	r3, [r0, #16]
 8009232:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009236:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800923a:	f100 0414 	add.w	r4, r0, #20
 800923e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009242:	dd46      	ble.n	80092d2 <rshift+0xa2>
 8009244:	f011 011f 	ands.w	r1, r1, #31
 8009248:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800924c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009250:	d10c      	bne.n	800926c <rshift+0x3c>
 8009252:	4629      	mov	r1, r5
 8009254:	f100 0710 	add.w	r7, r0, #16
 8009258:	42b1      	cmp	r1, r6
 800925a:	d335      	bcc.n	80092c8 <rshift+0x98>
 800925c:	1a9b      	subs	r3, r3, r2
 800925e:	009b      	lsls	r3, r3, #2
 8009260:	1eea      	subs	r2, r5, #3
 8009262:	4296      	cmp	r6, r2
 8009264:	bf38      	it	cc
 8009266:	2300      	movcc	r3, #0
 8009268:	4423      	add	r3, r4
 800926a:	e015      	b.n	8009298 <rshift+0x68>
 800926c:	46a1      	mov	r9, r4
 800926e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009272:	f1c1 0820 	rsb	r8, r1, #32
 8009276:	40cf      	lsrs	r7, r1
 8009278:	f105 0e04 	add.w	lr, r5, #4
 800927c:	4576      	cmp	r6, lr
 800927e:	46f4      	mov	ip, lr
 8009280:	d816      	bhi.n	80092b0 <rshift+0x80>
 8009282:	1a9a      	subs	r2, r3, r2
 8009284:	0092      	lsls	r2, r2, #2
 8009286:	3a04      	subs	r2, #4
 8009288:	3501      	adds	r5, #1
 800928a:	42ae      	cmp	r6, r5
 800928c:	bf38      	it	cc
 800928e:	2200      	movcc	r2, #0
 8009290:	18a3      	adds	r3, r4, r2
 8009292:	50a7      	str	r7, [r4, r2]
 8009294:	b107      	cbz	r7, 8009298 <rshift+0x68>
 8009296:	3304      	adds	r3, #4
 8009298:	42a3      	cmp	r3, r4
 800929a:	eba3 0204 	sub.w	r2, r3, r4
 800929e:	bf08      	it	eq
 80092a0:	2300      	moveq	r3, #0
 80092a2:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80092a6:	6102      	str	r2, [r0, #16]
 80092a8:	bf08      	it	eq
 80092aa:	6143      	streq	r3, [r0, #20]
 80092ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80092b0:	f8dc c000 	ldr.w	ip, [ip]
 80092b4:	fa0c fc08 	lsl.w	ip, ip, r8
 80092b8:	ea4c 0707 	orr.w	r7, ip, r7
 80092bc:	f849 7b04 	str.w	r7, [r9], #4
 80092c0:	f85e 7b04 	ldr.w	r7, [lr], #4
 80092c4:	40cf      	lsrs	r7, r1
 80092c6:	e7d9      	b.n	800927c <rshift+0x4c>
 80092c8:	f851 cb04 	ldr.w	ip, [r1], #4
 80092cc:	f847 cf04 	str.w	ip, [r7, #4]!
 80092d0:	e7c2      	b.n	8009258 <rshift+0x28>
 80092d2:	4623      	mov	r3, r4
 80092d4:	e7e0      	b.n	8009298 <rshift+0x68>

080092d6 <__hexdig_fun>:
 80092d6:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80092da:	2b09      	cmp	r3, #9
 80092dc:	d802      	bhi.n	80092e4 <__hexdig_fun+0xe>
 80092de:	3820      	subs	r0, #32
 80092e0:	b2c0      	uxtb	r0, r0
 80092e2:	4770      	bx	lr
 80092e4:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80092e8:	2b05      	cmp	r3, #5
 80092ea:	d801      	bhi.n	80092f0 <__hexdig_fun+0x1a>
 80092ec:	3847      	subs	r0, #71	@ 0x47
 80092ee:	e7f7      	b.n	80092e0 <__hexdig_fun+0xa>
 80092f0:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80092f4:	2b05      	cmp	r3, #5
 80092f6:	d801      	bhi.n	80092fc <__hexdig_fun+0x26>
 80092f8:	3827      	subs	r0, #39	@ 0x27
 80092fa:	e7f1      	b.n	80092e0 <__hexdig_fun+0xa>
 80092fc:	2000      	movs	r0, #0
 80092fe:	4770      	bx	lr

08009300 <__gethex>:
 8009300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009304:	468a      	mov	sl, r1
 8009306:	4690      	mov	r8, r2
 8009308:	b085      	sub	sp, #20
 800930a:	9302      	str	r3, [sp, #8]
 800930c:	680b      	ldr	r3, [r1, #0]
 800930e:	9001      	str	r0, [sp, #4]
 8009310:	1c9c      	adds	r4, r3, #2
 8009312:	46a1      	mov	r9, r4
 8009314:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009318:	2830      	cmp	r0, #48	@ 0x30
 800931a:	d0fa      	beq.n	8009312 <__gethex+0x12>
 800931c:	eba9 0303 	sub.w	r3, r9, r3
 8009320:	f1a3 0b02 	sub.w	fp, r3, #2
 8009324:	f7ff ffd7 	bl	80092d6 <__hexdig_fun>
 8009328:	4605      	mov	r5, r0
 800932a:	2800      	cmp	r0, #0
 800932c:	d168      	bne.n	8009400 <__gethex+0x100>
 800932e:	2201      	movs	r2, #1
 8009330:	4648      	mov	r0, r9
 8009332:	499f      	ldr	r1, [pc, #636]	@ (80095b0 <__gethex+0x2b0>)
 8009334:	f7ff ff22 	bl	800917c <strncmp>
 8009338:	4607      	mov	r7, r0
 800933a:	2800      	cmp	r0, #0
 800933c:	d167      	bne.n	800940e <__gethex+0x10e>
 800933e:	f899 0001 	ldrb.w	r0, [r9, #1]
 8009342:	4626      	mov	r6, r4
 8009344:	f7ff ffc7 	bl	80092d6 <__hexdig_fun>
 8009348:	2800      	cmp	r0, #0
 800934a:	d062      	beq.n	8009412 <__gethex+0x112>
 800934c:	4623      	mov	r3, r4
 800934e:	7818      	ldrb	r0, [r3, #0]
 8009350:	4699      	mov	r9, r3
 8009352:	2830      	cmp	r0, #48	@ 0x30
 8009354:	f103 0301 	add.w	r3, r3, #1
 8009358:	d0f9      	beq.n	800934e <__gethex+0x4e>
 800935a:	f7ff ffbc 	bl	80092d6 <__hexdig_fun>
 800935e:	fab0 f580 	clz	r5, r0
 8009362:	f04f 0b01 	mov.w	fp, #1
 8009366:	096d      	lsrs	r5, r5, #5
 8009368:	464a      	mov	r2, r9
 800936a:	4616      	mov	r6, r2
 800936c:	7830      	ldrb	r0, [r6, #0]
 800936e:	3201      	adds	r2, #1
 8009370:	f7ff ffb1 	bl	80092d6 <__hexdig_fun>
 8009374:	2800      	cmp	r0, #0
 8009376:	d1f8      	bne.n	800936a <__gethex+0x6a>
 8009378:	2201      	movs	r2, #1
 800937a:	4630      	mov	r0, r6
 800937c:	498c      	ldr	r1, [pc, #560]	@ (80095b0 <__gethex+0x2b0>)
 800937e:	f7ff fefd 	bl	800917c <strncmp>
 8009382:	2800      	cmp	r0, #0
 8009384:	d13f      	bne.n	8009406 <__gethex+0x106>
 8009386:	b944      	cbnz	r4, 800939a <__gethex+0x9a>
 8009388:	1c74      	adds	r4, r6, #1
 800938a:	4622      	mov	r2, r4
 800938c:	4616      	mov	r6, r2
 800938e:	7830      	ldrb	r0, [r6, #0]
 8009390:	3201      	adds	r2, #1
 8009392:	f7ff ffa0 	bl	80092d6 <__hexdig_fun>
 8009396:	2800      	cmp	r0, #0
 8009398:	d1f8      	bne.n	800938c <__gethex+0x8c>
 800939a:	1ba4      	subs	r4, r4, r6
 800939c:	00a7      	lsls	r7, r4, #2
 800939e:	7833      	ldrb	r3, [r6, #0]
 80093a0:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80093a4:	2b50      	cmp	r3, #80	@ 0x50
 80093a6:	d13e      	bne.n	8009426 <__gethex+0x126>
 80093a8:	7873      	ldrb	r3, [r6, #1]
 80093aa:	2b2b      	cmp	r3, #43	@ 0x2b
 80093ac:	d033      	beq.n	8009416 <__gethex+0x116>
 80093ae:	2b2d      	cmp	r3, #45	@ 0x2d
 80093b0:	d034      	beq.n	800941c <__gethex+0x11c>
 80093b2:	2400      	movs	r4, #0
 80093b4:	1c71      	adds	r1, r6, #1
 80093b6:	7808      	ldrb	r0, [r1, #0]
 80093b8:	f7ff ff8d 	bl	80092d6 <__hexdig_fun>
 80093bc:	1e43      	subs	r3, r0, #1
 80093be:	b2db      	uxtb	r3, r3
 80093c0:	2b18      	cmp	r3, #24
 80093c2:	d830      	bhi.n	8009426 <__gethex+0x126>
 80093c4:	f1a0 0210 	sub.w	r2, r0, #16
 80093c8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80093cc:	f7ff ff83 	bl	80092d6 <__hexdig_fun>
 80093d0:	f100 3cff 	add.w	ip, r0, #4294967295
 80093d4:	fa5f fc8c 	uxtb.w	ip, ip
 80093d8:	f1bc 0f18 	cmp.w	ip, #24
 80093dc:	f04f 030a 	mov.w	r3, #10
 80093e0:	d91e      	bls.n	8009420 <__gethex+0x120>
 80093e2:	b104      	cbz	r4, 80093e6 <__gethex+0xe6>
 80093e4:	4252      	negs	r2, r2
 80093e6:	4417      	add	r7, r2
 80093e8:	f8ca 1000 	str.w	r1, [sl]
 80093ec:	b1ed      	cbz	r5, 800942a <__gethex+0x12a>
 80093ee:	f1bb 0f00 	cmp.w	fp, #0
 80093f2:	bf0c      	ite	eq
 80093f4:	2506      	moveq	r5, #6
 80093f6:	2500      	movne	r5, #0
 80093f8:	4628      	mov	r0, r5
 80093fa:	b005      	add	sp, #20
 80093fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009400:	2500      	movs	r5, #0
 8009402:	462c      	mov	r4, r5
 8009404:	e7b0      	b.n	8009368 <__gethex+0x68>
 8009406:	2c00      	cmp	r4, #0
 8009408:	d1c7      	bne.n	800939a <__gethex+0x9a>
 800940a:	4627      	mov	r7, r4
 800940c:	e7c7      	b.n	800939e <__gethex+0x9e>
 800940e:	464e      	mov	r6, r9
 8009410:	462f      	mov	r7, r5
 8009412:	2501      	movs	r5, #1
 8009414:	e7c3      	b.n	800939e <__gethex+0x9e>
 8009416:	2400      	movs	r4, #0
 8009418:	1cb1      	adds	r1, r6, #2
 800941a:	e7cc      	b.n	80093b6 <__gethex+0xb6>
 800941c:	2401      	movs	r4, #1
 800941e:	e7fb      	b.n	8009418 <__gethex+0x118>
 8009420:	fb03 0002 	mla	r0, r3, r2, r0
 8009424:	e7ce      	b.n	80093c4 <__gethex+0xc4>
 8009426:	4631      	mov	r1, r6
 8009428:	e7de      	b.n	80093e8 <__gethex+0xe8>
 800942a:	4629      	mov	r1, r5
 800942c:	eba6 0309 	sub.w	r3, r6, r9
 8009430:	3b01      	subs	r3, #1
 8009432:	2b07      	cmp	r3, #7
 8009434:	dc0a      	bgt.n	800944c <__gethex+0x14c>
 8009436:	9801      	ldr	r0, [sp, #4]
 8009438:	f7fe f97c 	bl	8007734 <_Balloc>
 800943c:	4604      	mov	r4, r0
 800943e:	b940      	cbnz	r0, 8009452 <__gethex+0x152>
 8009440:	4602      	mov	r2, r0
 8009442:	21e4      	movs	r1, #228	@ 0xe4
 8009444:	4b5b      	ldr	r3, [pc, #364]	@ (80095b4 <__gethex+0x2b4>)
 8009446:	485c      	ldr	r0, [pc, #368]	@ (80095b8 <__gethex+0x2b8>)
 8009448:	f7ff fec0 	bl	80091cc <__assert_func>
 800944c:	3101      	adds	r1, #1
 800944e:	105b      	asrs	r3, r3, #1
 8009450:	e7ef      	b.n	8009432 <__gethex+0x132>
 8009452:	2300      	movs	r3, #0
 8009454:	f100 0a14 	add.w	sl, r0, #20
 8009458:	4655      	mov	r5, sl
 800945a:	469b      	mov	fp, r3
 800945c:	45b1      	cmp	r9, r6
 800945e:	d337      	bcc.n	80094d0 <__gethex+0x1d0>
 8009460:	f845 bb04 	str.w	fp, [r5], #4
 8009464:	eba5 050a 	sub.w	r5, r5, sl
 8009468:	10ad      	asrs	r5, r5, #2
 800946a:	6125      	str	r5, [r4, #16]
 800946c:	4658      	mov	r0, fp
 800946e:	f7fe fa53 	bl	8007918 <__hi0bits>
 8009472:	016d      	lsls	r5, r5, #5
 8009474:	f8d8 6000 	ldr.w	r6, [r8]
 8009478:	1a2d      	subs	r5, r5, r0
 800947a:	42b5      	cmp	r5, r6
 800947c:	dd54      	ble.n	8009528 <__gethex+0x228>
 800947e:	1bad      	subs	r5, r5, r6
 8009480:	4629      	mov	r1, r5
 8009482:	4620      	mov	r0, r4
 8009484:	f7fe fddb 	bl	800803e <__any_on>
 8009488:	4681      	mov	r9, r0
 800948a:	b178      	cbz	r0, 80094ac <__gethex+0x1ac>
 800948c:	f04f 0901 	mov.w	r9, #1
 8009490:	1e6b      	subs	r3, r5, #1
 8009492:	1159      	asrs	r1, r3, #5
 8009494:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009498:	f003 021f 	and.w	r2, r3, #31
 800949c:	fa09 f202 	lsl.w	r2, r9, r2
 80094a0:	420a      	tst	r2, r1
 80094a2:	d003      	beq.n	80094ac <__gethex+0x1ac>
 80094a4:	454b      	cmp	r3, r9
 80094a6:	dc36      	bgt.n	8009516 <__gethex+0x216>
 80094a8:	f04f 0902 	mov.w	r9, #2
 80094ac:	4629      	mov	r1, r5
 80094ae:	4620      	mov	r0, r4
 80094b0:	f7ff febe 	bl	8009230 <rshift>
 80094b4:	442f      	add	r7, r5
 80094b6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80094ba:	42bb      	cmp	r3, r7
 80094bc:	da42      	bge.n	8009544 <__gethex+0x244>
 80094be:	4621      	mov	r1, r4
 80094c0:	9801      	ldr	r0, [sp, #4]
 80094c2:	f7fe f977 	bl	80077b4 <_Bfree>
 80094c6:	2300      	movs	r3, #0
 80094c8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80094ca:	25a3      	movs	r5, #163	@ 0xa3
 80094cc:	6013      	str	r3, [r2, #0]
 80094ce:	e793      	b.n	80093f8 <__gethex+0xf8>
 80094d0:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80094d4:	2a2e      	cmp	r2, #46	@ 0x2e
 80094d6:	d012      	beq.n	80094fe <__gethex+0x1fe>
 80094d8:	2b20      	cmp	r3, #32
 80094da:	d104      	bne.n	80094e6 <__gethex+0x1e6>
 80094dc:	f845 bb04 	str.w	fp, [r5], #4
 80094e0:	f04f 0b00 	mov.w	fp, #0
 80094e4:	465b      	mov	r3, fp
 80094e6:	7830      	ldrb	r0, [r6, #0]
 80094e8:	9303      	str	r3, [sp, #12]
 80094ea:	f7ff fef4 	bl	80092d6 <__hexdig_fun>
 80094ee:	9b03      	ldr	r3, [sp, #12]
 80094f0:	f000 000f 	and.w	r0, r0, #15
 80094f4:	4098      	lsls	r0, r3
 80094f6:	ea4b 0b00 	orr.w	fp, fp, r0
 80094fa:	3304      	adds	r3, #4
 80094fc:	e7ae      	b.n	800945c <__gethex+0x15c>
 80094fe:	45b1      	cmp	r9, r6
 8009500:	d8ea      	bhi.n	80094d8 <__gethex+0x1d8>
 8009502:	2201      	movs	r2, #1
 8009504:	4630      	mov	r0, r6
 8009506:	492a      	ldr	r1, [pc, #168]	@ (80095b0 <__gethex+0x2b0>)
 8009508:	9303      	str	r3, [sp, #12]
 800950a:	f7ff fe37 	bl	800917c <strncmp>
 800950e:	9b03      	ldr	r3, [sp, #12]
 8009510:	2800      	cmp	r0, #0
 8009512:	d1e1      	bne.n	80094d8 <__gethex+0x1d8>
 8009514:	e7a2      	b.n	800945c <__gethex+0x15c>
 8009516:	4620      	mov	r0, r4
 8009518:	1ea9      	subs	r1, r5, #2
 800951a:	f7fe fd90 	bl	800803e <__any_on>
 800951e:	2800      	cmp	r0, #0
 8009520:	d0c2      	beq.n	80094a8 <__gethex+0x1a8>
 8009522:	f04f 0903 	mov.w	r9, #3
 8009526:	e7c1      	b.n	80094ac <__gethex+0x1ac>
 8009528:	da09      	bge.n	800953e <__gethex+0x23e>
 800952a:	1b75      	subs	r5, r6, r5
 800952c:	4621      	mov	r1, r4
 800952e:	462a      	mov	r2, r5
 8009530:	9801      	ldr	r0, [sp, #4]
 8009532:	f7fe fb55 	bl	8007be0 <__lshift>
 8009536:	4604      	mov	r4, r0
 8009538:	1b7f      	subs	r7, r7, r5
 800953a:	f100 0a14 	add.w	sl, r0, #20
 800953e:	f04f 0900 	mov.w	r9, #0
 8009542:	e7b8      	b.n	80094b6 <__gethex+0x1b6>
 8009544:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009548:	42bd      	cmp	r5, r7
 800954a:	dd6f      	ble.n	800962c <__gethex+0x32c>
 800954c:	1bed      	subs	r5, r5, r7
 800954e:	42ae      	cmp	r6, r5
 8009550:	dc34      	bgt.n	80095bc <__gethex+0x2bc>
 8009552:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009556:	2b02      	cmp	r3, #2
 8009558:	d022      	beq.n	80095a0 <__gethex+0x2a0>
 800955a:	2b03      	cmp	r3, #3
 800955c:	d024      	beq.n	80095a8 <__gethex+0x2a8>
 800955e:	2b01      	cmp	r3, #1
 8009560:	d115      	bne.n	800958e <__gethex+0x28e>
 8009562:	42ae      	cmp	r6, r5
 8009564:	d113      	bne.n	800958e <__gethex+0x28e>
 8009566:	2e01      	cmp	r6, #1
 8009568:	d10b      	bne.n	8009582 <__gethex+0x282>
 800956a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800956e:	9a02      	ldr	r2, [sp, #8]
 8009570:	2562      	movs	r5, #98	@ 0x62
 8009572:	6013      	str	r3, [r2, #0]
 8009574:	2301      	movs	r3, #1
 8009576:	6123      	str	r3, [r4, #16]
 8009578:	f8ca 3000 	str.w	r3, [sl]
 800957c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800957e:	601c      	str	r4, [r3, #0]
 8009580:	e73a      	b.n	80093f8 <__gethex+0xf8>
 8009582:	4620      	mov	r0, r4
 8009584:	1e71      	subs	r1, r6, #1
 8009586:	f7fe fd5a 	bl	800803e <__any_on>
 800958a:	2800      	cmp	r0, #0
 800958c:	d1ed      	bne.n	800956a <__gethex+0x26a>
 800958e:	4621      	mov	r1, r4
 8009590:	9801      	ldr	r0, [sp, #4]
 8009592:	f7fe f90f 	bl	80077b4 <_Bfree>
 8009596:	2300      	movs	r3, #0
 8009598:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800959a:	2550      	movs	r5, #80	@ 0x50
 800959c:	6013      	str	r3, [r2, #0]
 800959e:	e72b      	b.n	80093f8 <__gethex+0xf8>
 80095a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d1f3      	bne.n	800958e <__gethex+0x28e>
 80095a6:	e7e0      	b.n	800956a <__gethex+0x26a>
 80095a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d1dd      	bne.n	800956a <__gethex+0x26a>
 80095ae:	e7ee      	b.n	800958e <__gethex+0x28e>
 80095b0:	0800a8f8 	.word	0x0800a8f8
 80095b4:	0800a78b 	.word	0x0800a78b
 80095b8:	0800aaa6 	.word	0x0800aaa6
 80095bc:	1e6f      	subs	r7, r5, #1
 80095be:	f1b9 0f00 	cmp.w	r9, #0
 80095c2:	d130      	bne.n	8009626 <__gethex+0x326>
 80095c4:	b127      	cbz	r7, 80095d0 <__gethex+0x2d0>
 80095c6:	4639      	mov	r1, r7
 80095c8:	4620      	mov	r0, r4
 80095ca:	f7fe fd38 	bl	800803e <__any_on>
 80095ce:	4681      	mov	r9, r0
 80095d0:	2301      	movs	r3, #1
 80095d2:	4629      	mov	r1, r5
 80095d4:	1b76      	subs	r6, r6, r5
 80095d6:	2502      	movs	r5, #2
 80095d8:	117a      	asrs	r2, r7, #5
 80095da:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80095de:	f007 071f 	and.w	r7, r7, #31
 80095e2:	40bb      	lsls	r3, r7
 80095e4:	4213      	tst	r3, r2
 80095e6:	4620      	mov	r0, r4
 80095e8:	bf18      	it	ne
 80095ea:	f049 0902 	orrne.w	r9, r9, #2
 80095ee:	f7ff fe1f 	bl	8009230 <rshift>
 80095f2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80095f6:	f1b9 0f00 	cmp.w	r9, #0
 80095fa:	d047      	beq.n	800968c <__gethex+0x38c>
 80095fc:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009600:	2b02      	cmp	r3, #2
 8009602:	d015      	beq.n	8009630 <__gethex+0x330>
 8009604:	2b03      	cmp	r3, #3
 8009606:	d017      	beq.n	8009638 <__gethex+0x338>
 8009608:	2b01      	cmp	r3, #1
 800960a:	d109      	bne.n	8009620 <__gethex+0x320>
 800960c:	f019 0f02 	tst.w	r9, #2
 8009610:	d006      	beq.n	8009620 <__gethex+0x320>
 8009612:	f8da 3000 	ldr.w	r3, [sl]
 8009616:	ea49 0903 	orr.w	r9, r9, r3
 800961a:	f019 0f01 	tst.w	r9, #1
 800961e:	d10e      	bne.n	800963e <__gethex+0x33e>
 8009620:	f045 0510 	orr.w	r5, r5, #16
 8009624:	e032      	b.n	800968c <__gethex+0x38c>
 8009626:	f04f 0901 	mov.w	r9, #1
 800962a:	e7d1      	b.n	80095d0 <__gethex+0x2d0>
 800962c:	2501      	movs	r5, #1
 800962e:	e7e2      	b.n	80095f6 <__gethex+0x2f6>
 8009630:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009632:	f1c3 0301 	rsb	r3, r3, #1
 8009636:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009638:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800963a:	2b00      	cmp	r3, #0
 800963c:	d0f0      	beq.n	8009620 <__gethex+0x320>
 800963e:	f04f 0c00 	mov.w	ip, #0
 8009642:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009646:	f104 0314 	add.w	r3, r4, #20
 800964a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800964e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009652:	4618      	mov	r0, r3
 8009654:	f853 2b04 	ldr.w	r2, [r3], #4
 8009658:	f1b2 3fff 	cmp.w	r2, #4294967295
 800965c:	d01b      	beq.n	8009696 <__gethex+0x396>
 800965e:	3201      	adds	r2, #1
 8009660:	6002      	str	r2, [r0, #0]
 8009662:	2d02      	cmp	r5, #2
 8009664:	f104 0314 	add.w	r3, r4, #20
 8009668:	d13c      	bne.n	80096e4 <__gethex+0x3e4>
 800966a:	f8d8 2000 	ldr.w	r2, [r8]
 800966e:	3a01      	subs	r2, #1
 8009670:	42b2      	cmp	r2, r6
 8009672:	d109      	bne.n	8009688 <__gethex+0x388>
 8009674:	2201      	movs	r2, #1
 8009676:	1171      	asrs	r1, r6, #5
 8009678:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800967c:	f006 061f 	and.w	r6, r6, #31
 8009680:	fa02 f606 	lsl.w	r6, r2, r6
 8009684:	421e      	tst	r6, r3
 8009686:	d13a      	bne.n	80096fe <__gethex+0x3fe>
 8009688:	f045 0520 	orr.w	r5, r5, #32
 800968c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800968e:	601c      	str	r4, [r3, #0]
 8009690:	9b02      	ldr	r3, [sp, #8]
 8009692:	601f      	str	r7, [r3, #0]
 8009694:	e6b0      	b.n	80093f8 <__gethex+0xf8>
 8009696:	4299      	cmp	r1, r3
 8009698:	f843 cc04 	str.w	ip, [r3, #-4]
 800969c:	d8d9      	bhi.n	8009652 <__gethex+0x352>
 800969e:	68a3      	ldr	r3, [r4, #8]
 80096a0:	459b      	cmp	fp, r3
 80096a2:	db17      	blt.n	80096d4 <__gethex+0x3d4>
 80096a4:	6861      	ldr	r1, [r4, #4]
 80096a6:	9801      	ldr	r0, [sp, #4]
 80096a8:	3101      	adds	r1, #1
 80096aa:	f7fe f843 	bl	8007734 <_Balloc>
 80096ae:	4681      	mov	r9, r0
 80096b0:	b918      	cbnz	r0, 80096ba <__gethex+0x3ba>
 80096b2:	4602      	mov	r2, r0
 80096b4:	2184      	movs	r1, #132	@ 0x84
 80096b6:	4b19      	ldr	r3, [pc, #100]	@ (800971c <__gethex+0x41c>)
 80096b8:	e6c5      	b.n	8009446 <__gethex+0x146>
 80096ba:	6922      	ldr	r2, [r4, #16]
 80096bc:	f104 010c 	add.w	r1, r4, #12
 80096c0:	3202      	adds	r2, #2
 80096c2:	0092      	lsls	r2, r2, #2
 80096c4:	300c      	adds	r0, #12
 80096c6:	f7fd f8d4 	bl	8006872 <memcpy>
 80096ca:	4621      	mov	r1, r4
 80096cc:	9801      	ldr	r0, [sp, #4]
 80096ce:	f7fe f871 	bl	80077b4 <_Bfree>
 80096d2:	464c      	mov	r4, r9
 80096d4:	6923      	ldr	r3, [r4, #16]
 80096d6:	1c5a      	adds	r2, r3, #1
 80096d8:	6122      	str	r2, [r4, #16]
 80096da:	2201      	movs	r2, #1
 80096dc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80096e0:	615a      	str	r2, [r3, #20]
 80096e2:	e7be      	b.n	8009662 <__gethex+0x362>
 80096e4:	6922      	ldr	r2, [r4, #16]
 80096e6:	455a      	cmp	r2, fp
 80096e8:	dd0b      	ble.n	8009702 <__gethex+0x402>
 80096ea:	2101      	movs	r1, #1
 80096ec:	4620      	mov	r0, r4
 80096ee:	f7ff fd9f 	bl	8009230 <rshift>
 80096f2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80096f6:	3701      	adds	r7, #1
 80096f8:	42bb      	cmp	r3, r7
 80096fa:	f6ff aee0 	blt.w	80094be <__gethex+0x1be>
 80096fe:	2501      	movs	r5, #1
 8009700:	e7c2      	b.n	8009688 <__gethex+0x388>
 8009702:	f016 061f 	ands.w	r6, r6, #31
 8009706:	d0fa      	beq.n	80096fe <__gethex+0x3fe>
 8009708:	4453      	add	r3, sl
 800970a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800970e:	f7fe f903 	bl	8007918 <__hi0bits>
 8009712:	f1c6 0620 	rsb	r6, r6, #32
 8009716:	42b0      	cmp	r0, r6
 8009718:	dbe7      	blt.n	80096ea <__gethex+0x3ea>
 800971a:	e7f0      	b.n	80096fe <__gethex+0x3fe>
 800971c:	0800a78b 	.word	0x0800a78b

08009720 <L_shift>:
 8009720:	f1c2 0208 	rsb	r2, r2, #8
 8009724:	0092      	lsls	r2, r2, #2
 8009726:	b570      	push	{r4, r5, r6, lr}
 8009728:	f1c2 0620 	rsb	r6, r2, #32
 800972c:	6843      	ldr	r3, [r0, #4]
 800972e:	6804      	ldr	r4, [r0, #0]
 8009730:	fa03 f506 	lsl.w	r5, r3, r6
 8009734:	432c      	orrs	r4, r5
 8009736:	40d3      	lsrs	r3, r2
 8009738:	6004      	str	r4, [r0, #0]
 800973a:	f840 3f04 	str.w	r3, [r0, #4]!
 800973e:	4288      	cmp	r0, r1
 8009740:	d3f4      	bcc.n	800972c <L_shift+0xc>
 8009742:	bd70      	pop	{r4, r5, r6, pc}

08009744 <__match>:
 8009744:	b530      	push	{r4, r5, lr}
 8009746:	6803      	ldr	r3, [r0, #0]
 8009748:	3301      	adds	r3, #1
 800974a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800974e:	b914      	cbnz	r4, 8009756 <__match+0x12>
 8009750:	6003      	str	r3, [r0, #0]
 8009752:	2001      	movs	r0, #1
 8009754:	bd30      	pop	{r4, r5, pc}
 8009756:	f813 2b01 	ldrb.w	r2, [r3], #1
 800975a:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800975e:	2d19      	cmp	r5, #25
 8009760:	bf98      	it	ls
 8009762:	3220      	addls	r2, #32
 8009764:	42a2      	cmp	r2, r4
 8009766:	d0f0      	beq.n	800974a <__match+0x6>
 8009768:	2000      	movs	r0, #0
 800976a:	e7f3      	b.n	8009754 <__match+0x10>

0800976c <__hexnan>:
 800976c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009770:	2500      	movs	r5, #0
 8009772:	680b      	ldr	r3, [r1, #0]
 8009774:	4682      	mov	sl, r0
 8009776:	115e      	asrs	r6, r3, #5
 8009778:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800977c:	f013 031f 	ands.w	r3, r3, #31
 8009780:	bf18      	it	ne
 8009782:	3604      	addne	r6, #4
 8009784:	1f37      	subs	r7, r6, #4
 8009786:	4690      	mov	r8, r2
 8009788:	46b9      	mov	r9, r7
 800978a:	463c      	mov	r4, r7
 800978c:	46ab      	mov	fp, r5
 800978e:	b087      	sub	sp, #28
 8009790:	6801      	ldr	r1, [r0, #0]
 8009792:	9301      	str	r3, [sp, #4]
 8009794:	f846 5c04 	str.w	r5, [r6, #-4]
 8009798:	9502      	str	r5, [sp, #8]
 800979a:	784a      	ldrb	r2, [r1, #1]
 800979c:	1c4b      	adds	r3, r1, #1
 800979e:	9303      	str	r3, [sp, #12]
 80097a0:	b342      	cbz	r2, 80097f4 <__hexnan+0x88>
 80097a2:	4610      	mov	r0, r2
 80097a4:	9105      	str	r1, [sp, #20]
 80097a6:	9204      	str	r2, [sp, #16]
 80097a8:	f7ff fd95 	bl	80092d6 <__hexdig_fun>
 80097ac:	2800      	cmp	r0, #0
 80097ae:	d151      	bne.n	8009854 <__hexnan+0xe8>
 80097b0:	9a04      	ldr	r2, [sp, #16]
 80097b2:	9905      	ldr	r1, [sp, #20]
 80097b4:	2a20      	cmp	r2, #32
 80097b6:	d818      	bhi.n	80097ea <__hexnan+0x7e>
 80097b8:	9b02      	ldr	r3, [sp, #8]
 80097ba:	459b      	cmp	fp, r3
 80097bc:	dd13      	ble.n	80097e6 <__hexnan+0x7a>
 80097be:	454c      	cmp	r4, r9
 80097c0:	d206      	bcs.n	80097d0 <__hexnan+0x64>
 80097c2:	2d07      	cmp	r5, #7
 80097c4:	dc04      	bgt.n	80097d0 <__hexnan+0x64>
 80097c6:	462a      	mov	r2, r5
 80097c8:	4649      	mov	r1, r9
 80097ca:	4620      	mov	r0, r4
 80097cc:	f7ff ffa8 	bl	8009720 <L_shift>
 80097d0:	4544      	cmp	r4, r8
 80097d2:	d952      	bls.n	800987a <__hexnan+0x10e>
 80097d4:	2300      	movs	r3, #0
 80097d6:	f1a4 0904 	sub.w	r9, r4, #4
 80097da:	f844 3c04 	str.w	r3, [r4, #-4]
 80097de:	461d      	mov	r5, r3
 80097e0:	464c      	mov	r4, r9
 80097e2:	f8cd b008 	str.w	fp, [sp, #8]
 80097e6:	9903      	ldr	r1, [sp, #12]
 80097e8:	e7d7      	b.n	800979a <__hexnan+0x2e>
 80097ea:	2a29      	cmp	r2, #41	@ 0x29
 80097ec:	d157      	bne.n	800989e <__hexnan+0x132>
 80097ee:	3102      	adds	r1, #2
 80097f0:	f8ca 1000 	str.w	r1, [sl]
 80097f4:	f1bb 0f00 	cmp.w	fp, #0
 80097f8:	d051      	beq.n	800989e <__hexnan+0x132>
 80097fa:	454c      	cmp	r4, r9
 80097fc:	d206      	bcs.n	800980c <__hexnan+0xa0>
 80097fe:	2d07      	cmp	r5, #7
 8009800:	dc04      	bgt.n	800980c <__hexnan+0xa0>
 8009802:	462a      	mov	r2, r5
 8009804:	4649      	mov	r1, r9
 8009806:	4620      	mov	r0, r4
 8009808:	f7ff ff8a 	bl	8009720 <L_shift>
 800980c:	4544      	cmp	r4, r8
 800980e:	d936      	bls.n	800987e <__hexnan+0x112>
 8009810:	4623      	mov	r3, r4
 8009812:	f1a8 0204 	sub.w	r2, r8, #4
 8009816:	f853 1b04 	ldr.w	r1, [r3], #4
 800981a:	429f      	cmp	r7, r3
 800981c:	f842 1f04 	str.w	r1, [r2, #4]!
 8009820:	d2f9      	bcs.n	8009816 <__hexnan+0xaa>
 8009822:	1b3b      	subs	r3, r7, r4
 8009824:	f023 0303 	bic.w	r3, r3, #3
 8009828:	3304      	adds	r3, #4
 800982a:	3401      	adds	r4, #1
 800982c:	3e03      	subs	r6, #3
 800982e:	42b4      	cmp	r4, r6
 8009830:	bf88      	it	hi
 8009832:	2304      	movhi	r3, #4
 8009834:	2200      	movs	r2, #0
 8009836:	4443      	add	r3, r8
 8009838:	f843 2b04 	str.w	r2, [r3], #4
 800983c:	429f      	cmp	r7, r3
 800983e:	d2fb      	bcs.n	8009838 <__hexnan+0xcc>
 8009840:	683b      	ldr	r3, [r7, #0]
 8009842:	b91b      	cbnz	r3, 800984c <__hexnan+0xe0>
 8009844:	4547      	cmp	r7, r8
 8009846:	d128      	bne.n	800989a <__hexnan+0x12e>
 8009848:	2301      	movs	r3, #1
 800984a:	603b      	str	r3, [r7, #0]
 800984c:	2005      	movs	r0, #5
 800984e:	b007      	add	sp, #28
 8009850:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009854:	3501      	adds	r5, #1
 8009856:	2d08      	cmp	r5, #8
 8009858:	f10b 0b01 	add.w	fp, fp, #1
 800985c:	dd06      	ble.n	800986c <__hexnan+0x100>
 800985e:	4544      	cmp	r4, r8
 8009860:	d9c1      	bls.n	80097e6 <__hexnan+0x7a>
 8009862:	2300      	movs	r3, #0
 8009864:	2501      	movs	r5, #1
 8009866:	f844 3c04 	str.w	r3, [r4, #-4]
 800986a:	3c04      	subs	r4, #4
 800986c:	6822      	ldr	r2, [r4, #0]
 800986e:	f000 000f 	and.w	r0, r0, #15
 8009872:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009876:	6020      	str	r0, [r4, #0]
 8009878:	e7b5      	b.n	80097e6 <__hexnan+0x7a>
 800987a:	2508      	movs	r5, #8
 800987c:	e7b3      	b.n	80097e6 <__hexnan+0x7a>
 800987e:	9b01      	ldr	r3, [sp, #4]
 8009880:	2b00      	cmp	r3, #0
 8009882:	d0dd      	beq.n	8009840 <__hexnan+0xd4>
 8009884:	f04f 32ff 	mov.w	r2, #4294967295
 8009888:	f1c3 0320 	rsb	r3, r3, #32
 800988c:	40da      	lsrs	r2, r3
 800988e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009892:	4013      	ands	r3, r2
 8009894:	f846 3c04 	str.w	r3, [r6, #-4]
 8009898:	e7d2      	b.n	8009840 <__hexnan+0xd4>
 800989a:	3f04      	subs	r7, #4
 800989c:	e7d0      	b.n	8009840 <__hexnan+0xd4>
 800989e:	2004      	movs	r0, #4
 80098a0:	e7d5      	b.n	800984e <__hexnan+0xe2>

080098a2 <__ascii_mbtowc>:
 80098a2:	b082      	sub	sp, #8
 80098a4:	b901      	cbnz	r1, 80098a8 <__ascii_mbtowc+0x6>
 80098a6:	a901      	add	r1, sp, #4
 80098a8:	b142      	cbz	r2, 80098bc <__ascii_mbtowc+0x1a>
 80098aa:	b14b      	cbz	r3, 80098c0 <__ascii_mbtowc+0x1e>
 80098ac:	7813      	ldrb	r3, [r2, #0]
 80098ae:	600b      	str	r3, [r1, #0]
 80098b0:	7812      	ldrb	r2, [r2, #0]
 80098b2:	1e10      	subs	r0, r2, #0
 80098b4:	bf18      	it	ne
 80098b6:	2001      	movne	r0, #1
 80098b8:	b002      	add	sp, #8
 80098ba:	4770      	bx	lr
 80098bc:	4610      	mov	r0, r2
 80098be:	e7fb      	b.n	80098b8 <__ascii_mbtowc+0x16>
 80098c0:	f06f 0001 	mvn.w	r0, #1
 80098c4:	e7f8      	b.n	80098b8 <__ascii_mbtowc+0x16>

080098c6 <_realloc_r>:
 80098c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098ca:	4680      	mov	r8, r0
 80098cc:	4615      	mov	r5, r2
 80098ce:	460c      	mov	r4, r1
 80098d0:	b921      	cbnz	r1, 80098dc <_realloc_r+0x16>
 80098d2:	4611      	mov	r1, r2
 80098d4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80098d8:	f7fd bea0 	b.w	800761c <_malloc_r>
 80098dc:	b92a      	cbnz	r2, 80098ea <_realloc_r+0x24>
 80098de:	f7fd fe2b 	bl	8007538 <_free_r>
 80098e2:	2400      	movs	r4, #0
 80098e4:	4620      	mov	r0, r4
 80098e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80098ea:	f000 f840 	bl	800996e <_malloc_usable_size_r>
 80098ee:	4285      	cmp	r5, r0
 80098f0:	4606      	mov	r6, r0
 80098f2:	d802      	bhi.n	80098fa <_realloc_r+0x34>
 80098f4:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80098f8:	d8f4      	bhi.n	80098e4 <_realloc_r+0x1e>
 80098fa:	4629      	mov	r1, r5
 80098fc:	4640      	mov	r0, r8
 80098fe:	f7fd fe8d 	bl	800761c <_malloc_r>
 8009902:	4607      	mov	r7, r0
 8009904:	2800      	cmp	r0, #0
 8009906:	d0ec      	beq.n	80098e2 <_realloc_r+0x1c>
 8009908:	42b5      	cmp	r5, r6
 800990a:	462a      	mov	r2, r5
 800990c:	4621      	mov	r1, r4
 800990e:	bf28      	it	cs
 8009910:	4632      	movcs	r2, r6
 8009912:	f7fc ffae 	bl	8006872 <memcpy>
 8009916:	4621      	mov	r1, r4
 8009918:	4640      	mov	r0, r8
 800991a:	f7fd fe0d 	bl	8007538 <_free_r>
 800991e:	463c      	mov	r4, r7
 8009920:	e7e0      	b.n	80098e4 <_realloc_r+0x1e>

08009922 <__ascii_wctomb>:
 8009922:	4603      	mov	r3, r0
 8009924:	4608      	mov	r0, r1
 8009926:	b141      	cbz	r1, 800993a <__ascii_wctomb+0x18>
 8009928:	2aff      	cmp	r2, #255	@ 0xff
 800992a:	d904      	bls.n	8009936 <__ascii_wctomb+0x14>
 800992c:	228a      	movs	r2, #138	@ 0x8a
 800992e:	f04f 30ff 	mov.w	r0, #4294967295
 8009932:	601a      	str	r2, [r3, #0]
 8009934:	4770      	bx	lr
 8009936:	2001      	movs	r0, #1
 8009938:	700a      	strb	r2, [r1, #0]
 800993a:	4770      	bx	lr

0800993c <fiprintf>:
 800993c:	b40e      	push	{r1, r2, r3}
 800993e:	b503      	push	{r0, r1, lr}
 8009940:	4601      	mov	r1, r0
 8009942:	ab03      	add	r3, sp, #12
 8009944:	4805      	ldr	r0, [pc, #20]	@ (800995c <fiprintf+0x20>)
 8009946:	f853 2b04 	ldr.w	r2, [r3], #4
 800994a:	6800      	ldr	r0, [r0, #0]
 800994c:	9301      	str	r3, [sp, #4]
 800994e:	f000 f83d 	bl	80099cc <_vfiprintf_r>
 8009952:	b002      	add	sp, #8
 8009954:	f85d eb04 	ldr.w	lr, [sp], #4
 8009958:	b003      	add	sp, #12
 800995a:	4770      	bx	lr
 800995c:	20000020 	.word	0x20000020

08009960 <abort>:
 8009960:	2006      	movs	r0, #6
 8009962:	b508      	push	{r3, lr}
 8009964:	f000 fa06 	bl	8009d74 <raise>
 8009968:	2001      	movs	r0, #1
 800996a:	f7f7 ff10 	bl	800178e <_exit>

0800996e <_malloc_usable_size_r>:
 800996e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009972:	1f18      	subs	r0, r3, #4
 8009974:	2b00      	cmp	r3, #0
 8009976:	bfbc      	itt	lt
 8009978:	580b      	ldrlt	r3, [r1, r0]
 800997a:	18c0      	addlt	r0, r0, r3
 800997c:	4770      	bx	lr

0800997e <__sfputc_r>:
 800997e:	6893      	ldr	r3, [r2, #8]
 8009980:	b410      	push	{r4}
 8009982:	3b01      	subs	r3, #1
 8009984:	2b00      	cmp	r3, #0
 8009986:	6093      	str	r3, [r2, #8]
 8009988:	da07      	bge.n	800999a <__sfputc_r+0x1c>
 800998a:	6994      	ldr	r4, [r2, #24]
 800998c:	42a3      	cmp	r3, r4
 800998e:	db01      	blt.n	8009994 <__sfputc_r+0x16>
 8009990:	290a      	cmp	r1, #10
 8009992:	d102      	bne.n	800999a <__sfputc_r+0x1c>
 8009994:	bc10      	pop	{r4}
 8009996:	f000 b931 	b.w	8009bfc <__swbuf_r>
 800999a:	6813      	ldr	r3, [r2, #0]
 800999c:	1c58      	adds	r0, r3, #1
 800999e:	6010      	str	r0, [r2, #0]
 80099a0:	7019      	strb	r1, [r3, #0]
 80099a2:	4608      	mov	r0, r1
 80099a4:	bc10      	pop	{r4}
 80099a6:	4770      	bx	lr

080099a8 <__sfputs_r>:
 80099a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099aa:	4606      	mov	r6, r0
 80099ac:	460f      	mov	r7, r1
 80099ae:	4614      	mov	r4, r2
 80099b0:	18d5      	adds	r5, r2, r3
 80099b2:	42ac      	cmp	r4, r5
 80099b4:	d101      	bne.n	80099ba <__sfputs_r+0x12>
 80099b6:	2000      	movs	r0, #0
 80099b8:	e007      	b.n	80099ca <__sfputs_r+0x22>
 80099ba:	463a      	mov	r2, r7
 80099bc:	4630      	mov	r0, r6
 80099be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80099c2:	f7ff ffdc 	bl	800997e <__sfputc_r>
 80099c6:	1c43      	adds	r3, r0, #1
 80099c8:	d1f3      	bne.n	80099b2 <__sfputs_r+0xa>
 80099ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080099cc <_vfiprintf_r>:
 80099cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099d0:	460d      	mov	r5, r1
 80099d2:	4614      	mov	r4, r2
 80099d4:	4698      	mov	r8, r3
 80099d6:	4606      	mov	r6, r0
 80099d8:	b09d      	sub	sp, #116	@ 0x74
 80099da:	b118      	cbz	r0, 80099e4 <_vfiprintf_r+0x18>
 80099dc:	6a03      	ldr	r3, [r0, #32]
 80099de:	b90b      	cbnz	r3, 80099e4 <_vfiprintf_r+0x18>
 80099e0:	f7fc fe06 	bl	80065f0 <__sinit>
 80099e4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80099e6:	07d9      	lsls	r1, r3, #31
 80099e8:	d405      	bmi.n	80099f6 <_vfiprintf_r+0x2a>
 80099ea:	89ab      	ldrh	r3, [r5, #12]
 80099ec:	059a      	lsls	r2, r3, #22
 80099ee:	d402      	bmi.n	80099f6 <_vfiprintf_r+0x2a>
 80099f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80099f2:	f7fc ff2e 	bl	8006852 <__retarget_lock_acquire_recursive>
 80099f6:	89ab      	ldrh	r3, [r5, #12]
 80099f8:	071b      	lsls	r3, r3, #28
 80099fa:	d501      	bpl.n	8009a00 <_vfiprintf_r+0x34>
 80099fc:	692b      	ldr	r3, [r5, #16]
 80099fe:	b99b      	cbnz	r3, 8009a28 <_vfiprintf_r+0x5c>
 8009a00:	4629      	mov	r1, r5
 8009a02:	4630      	mov	r0, r6
 8009a04:	f000 f938 	bl	8009c78 <__swsetup_r>
 8009a08:	b170      	cbz	r0, 8009a28 <_vfiprintf_r+0x5c>
 8009a0a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009a0c:	07dc      	lsls	r4, r3, #31
 8009a0e:	d504      	bpl.n	8009a1a <_vfiprintf_r+0x4e>
 8009a10:	f04f 30ff 	mov.w	r0, #4294967295
 8009a14:	b01d      	add	sp, #116	@ 0x74
 8009a16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a1a:	89ab      	ldrh	r3, [r5, #12]
 8009a1c:	0598      	lsls	r0, r3, #22
 8009a1e:	d4f7      	bmi.n	8009a10 <_vfiprintf_r+0x44>
 8009a20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009a22:	f7fc ff17 	bl	8006854 <__retarget_lock_release_recursive>
 8009a26:	e7f3      	b.n	8009a10 <_vfiprintf_r+0x44>
 8009a28:	2300      	movs	r3, #0
 8009a2a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a2c:	2320      	movs	r3, #32
 8009a2e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009a32:	2330      	movs	r3, #48	@ 0x30
 8009a34:	f04f 0901 	mov.w	r9, #1
 8009a38:	f8cd 800c 	str.w	r8, [sp, #12]
 8009a3c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8009be8 <_vfiprintf_r+0x21c>
 8009a40:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009a44:	4623      	mov	r3, r4
 8009a46:	469a      	mov	sl, r3
 8009a48:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009a4c:	b10a      	cbz	r2, 8009a52 <_vfiprintf_r+0x86>
 8009a4e:	2a25      	cmp	r2, #37	@ 0x25
 8009a50:	d1f9      	bne.n	8009a46 <_vfiprintf_r+0x7a>
 8009a52:	ebba 0b04 	subs.w	fp, sl, r4
 8009a56:	d00b      	beq.n	8009a70 <_vfiprintf_r+0xa4>
 8009a58:	465b      	mov	r3, fp
 8009a5a:	4622      	mov	r2, r4
 8009a5c:	4629      	mov	r1, r5
 8009a5e:	4630      	mov	r0, r6
 8009a60:	f7ff ffa2 	bl	80099a8 <__sfputs_r>
 8009a64:	3001      	adds	r0, #1
 8009a66:	f000 80a7 	beq.w	8009bb8 <_vfiprintf_r+0x1ec>
 8009a6a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009a6c:	445a      	add	r2, fp
 8009a6e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009a70:	f89a 3000 	ldrb.w	r3, [sl]
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	f000 809f 	beq.w	8009bb8 <_vfiprintf_r+0x1ec>
 8009a7a:	2300      	movs	r3, #0
 8009a7c:	f04f 32ff 	mov.w	r2, #4294967295
 8009a80:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009a84:	f10a 0a01 	add.w	sl, sl, #1
 8009a88:	9304      	str	r3, [sp, #16]
 8009a8a:	9307      	str	r3, [sp, #28]
 8009a8c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009a90:	931a      	str	r3, [sp, #104]	@ 0x68
 8009a92:	4654      	mov	r4, sl
 8009a94:	2205      	movs	r2, #5
 8009a96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a9a:	4853      	ldr	r0, [pc, #332]	@ (8009be8 <_vfiprintf_r+0x21c>)
 8009a9c:	f7fc fedb 	bl	8006856 <memchr>
 8009aa0:	9a04      	ldr	r2, [sp, #16]
 8009aa2:	b9d8      	cbnz	r0, 8009adc <_vfiprintf_r+0x110>
 8009aa4:	06d1      	lsls	r1, r2, #27
 8009aa6:	bf44      	itt	mi
 8009aa8:	2320      	movmi	r3, #32
 8009aaa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009aae:	0713      	lsls	r3, r2, #28
 8009ab0:	bf44      	itt	mi
 8009ab2:	232b      	movmi	r3, #43	@ 0x2b
 8009ab4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009ab8:	f89a 3000 	ldrb.w	r3, [sl]
 8009abc:	2b2a      	cmp	r3, #42	@ 0x2a
 8009abe:	d015      	beq.n	8009aec <_vfiprintf_r+0x120>
 8009ac0:	4654      	mov	r4, sl
 8009ac2:	2000      	movs	r0, #0
 8009ac4:	f04f 0c0a 	mov.w	ip, #10
 8009ac8:	9a07      	ldr	r2, [sp, #28]
 8009aca:	4621      	mov	r1, r4
 8009acc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009ad0:	3b30      	subs	r3, #48	@ 0x30
 8009ad2:	2b09      	cmp	r3, #9
 8009ad4:	d94b      	bls.n	8009b6e <_vfiprintf_r+0x1a2>
 8009ad6:	b1b0      	cbz	r0, 8009b06 <_vfiprintf_r+0x13a>
 8009ad8:	9207      	str	r2, [sp, #28]
 8009ada:	e014      	b.n	8009b06 <_vfiprintf_r+0x13a>
 8009adc:	eba0 0308 	sub.w	r3, r0, r8
 8009ae0:	fa09 f303 	lsl.w	r3, r9, r3
 8009ae4:	4313      	orrs	r3, r2
 8009ae6:	46a2      	mov	sl, r4
 8009ae8:	9304      	str	r3, [sp, #16]
 8009aea:	e7d2      	b.n	8009a92 <_vfiprintf_r+0xc6>
 8009aec:	9b03      	ldr	r3, [sp, #12]
 8009aee:	1d19      	adds	r1, r3, #4
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	9103      	str	r1, [sp, #12]
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	bfbb      	ittet	lt
 8009af8:	425b      	neglt	r3, r3
 8009afa:	f042 0202 	orrlt.w	r2, r2, #2
 8009afe:	9307      	strge	r3, [sp, #28]
 8009b00:	9307      	strlt	r3, [sp, #28]
 8009b02:	bfb8      	it	lt
 8009b04:	9204      	strlt	r2, [sp, #16]
 8009b06:	7823      	ldrb	r3, [r4, #0]
 8009b08:	2b2e      	cmp	r3, #46	@ 0x2e
 8009b0a:	d10a      	bne.n	8009b22 <_vfiprintf_r+0x156>
 8009b0c:	7863      	ldrb	r3, [r4, #1]
 8009b0e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b10:	d132      	bne.n	8009b78 <_vfiprintf_r+0x1ac>
 8009b12:	9b03      	ldr	r3, [sp, #12]
 8009b14:	3402      	adds	r4, #2
 8009b16:	1d1a      	adds	r2, r3, #4
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	9203      	str	r2, [sp, #12]
 8009b1c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009b20:	9305      	str	r3, [sp, #20]
 8009b22:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8009bec <_vfiprintf_r+0x220>
 8009b26:	2203      	movs	r2, #3
 8009b28:	4650      	mov	r0, sl
 8009b2a:	7821      	ldrb	r1, [r4, #0]
 8009b2c:	f7fc fe93 	bl	8006856 <memchr>
 8009b30:	b138      	cbz	r0, 8009b42 <_vfiprintf_r+0x176>
 8009b32:	2240      	movs	r2, #64	@ 0x40
 8009b34:	9b04      	ldr	r3, [sp, #16]
 8009b36:	eba0 000a 	sub.w	r0, r0, sl
 8009b3a:	4082      	lsls	r2, r0
 8009b3c:	4313      	orrs	r3, r2
 8009b3e:	3401      	adds	r4, #1
 8009b40:	9304      	str	r3, [sp, #16]
 8009b42:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b46:	2206      	movs	r2, #6
 8009b48:	4829      	ldr	r0, [pc, #164]	@ (8009bf0 <_vfiprintf_r+0x224>)
 8009b4a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009b4e:	f7fc fe82 	bl	8006856 <memchr>
 8009b52:	2800      	cmp	r0, #0
 8009b54:	d03f      	beq.n	8009bd6 <_vfiprintf_r+0x20a>
 8009b56:	4b27      	ldr	r3, [pc, #156]	@ (8009bf4 <_vfiprintf_r+0x228>)
 8009b58:	bb1b      	cbnz	r3, 8009ba2 <_vfiprintf_r+0x1d6>
 8009b5a:	9b03      	ldr	r3, [sp, #12]
 8009b5c:	3307      	adds	r3, #7
 8009b5e:	f023 0307 	bic.w	r3, r3, #7
 8009b62:	3308      	adds	r3, #8
 8009b64:	9303      	str	r3, [sp, #12]
 8009b66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b68:	443b      	add	r3, r7
 8009b6a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b6c:	e76a      	b.n	8009a44 <_vfiprintf_r+0x78>
 8009b6e:	460c      	mov	r4, r1
 8009b70:	2001      	movs	r0, #1
 8009b72:	fb0c 3202 	mla	r2, ip, r2, r3
 8009b76:	e7a8      	b.n	8009aca <_vfiprintf_r+0xfe>
 8009b78:	2300      	movs	r3, #0
 8009b7a:	f04f 0c0a 	mov.w	ip, #10
 8009b7e:	4619      	mov	r1, r3
 8009b80:	3401      	adds	r4, #1
 8009b82:	9305      	str	r3, [sp, #20]
 8009b84:	4620      	mov	r0, r4
 8009b86:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009b8a:	3a30      	subs	r2, #48	@ 0x30
 8009b8c:	2a09      	cmp	r2, #9
 8009b8e:	d903      	bls.n	8009b98 <_vfiprintf_r+0x1cc>
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d0c6      	beq.n	8009b22 <_vfiprintf_r+0x156>
 8009b94:	9105      	str	r1, [sp, #20]
 8009b96:	e7c4      	b.n	8009b22 <_vfiprintf_r+0x156>
 8009b98:	4604      	mov	r4, r0
 8009b9a:	2301      	movs	r3, #1
 8009b9c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009ba0:	e7f0      	b.n	8009b84 <_vfiprintf_r+0x1b8>
 8009ba2:	ab03      	add	r3, sp, #12
 8009ba4:	9300      	str	r3, [sp, #0]
 8009ba6:	462a      	mov	r2, r5
 8009ba8:	4630      	mov	r0, r6
 8009baa:	4b13      	ldr	r3, [pc, #76]	@ (8009bf8 <_vfiprintf_r+0x22c>)
 8009bac:	a904      	add	r1, sp, #16
 8009bae:	f7fb fec5 	bl	800593c <_printf_float>
 8009bb2:	4607      	mov	r7, r0
 8009bb4:	1c78      	adds	r0, r7, #1
 8009bb6:	d1d6      	bne.n	8009b66 <_vfiprintf_r+0x19a>
 8009bb8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009bba:	07d9      	lsls	r1, r3, #31
 8009bbc:	d405      	bmi.n	8009bca <_vfiprintf_r+0x1fe>
 8009bbe:	89ab      	ldrh	r3, [r5, #12]
 8009bc0:	059a      	lsls	r2, r3, #22
 8009bc2:	d402      	bmi.n	8009bca <_vfiprintf_r+0x1fe>
 8009bc4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009bc6:	f7fc fe45 	bl	8006854 <__retarget_lock_release_recursive>
 8009bca:	89ab      	ldrh	r3, [r5, #12]
 8009bcc:	065b      	lsls	r3, r3, #25
 8009bce:	f53f af1f 	bmi.w	8009a10 <_vfiprintf_r+0x44>
 8009bd2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009bd4:	e71e      	b.n	8009a14 <_vfiprintf_r+0x48>
 8009bd6:	ab03      	add	r3, sp, #12
 8009bd8:	9300      	str	r3, [sp, #0]
 8009bda:	462a      	mov	r2, r5
 8009bdc:	4630      	mov	r0, r6
 8009bde:	4b06      	ldr	r3, [pc, #24]	@ (8009bf8 <_vfiprintf_r+0x22c>)
 8009be0:	a904      	add	r1, sp, #16
 8009be2:	f7fc f949 	bl	8005e78 <_printf_i>
 8009be6:	e7e4      	b.n	8009bb2 <_vfiprintf_r+0x1e6>
 8009be8:	0800aa51 	.word	0x0800aa51
 8009bec:	0800aa57 	.word	0x0800aa57
 8009bf0:	0800aa5b 	.word	0x0800aa5b
 8009bf4:	0800593d 	.word	0x0800593d
 8009bf8:	080099a9 	.word	0x080099a9

08009bfc <__swbuf_r>:
 8009bfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bfe:	460e      	mov	r6, r1
 8009c00:	4614      	mov	r4, r2
 8009c02:	4605      	mov	r5, r0
 8009c04:	b118      	cbz	r0, 8009c0e <__swbuf_r+0x12>
 8009c06:	6a03      	ldr	r3, [r0, #32]
 8009c08:	b90b      	cbnz	r3, 8009c0e <__swbuf_r+0x12>
 8009c0a:	f7fc fcf1 	bl	80065f0 <__sinit>
 8009c0e:	69a3      	ldr	r3, [r4, #24]
 8009c10:	60a3      	str	r3, [r4, #8]
 8009c12:	89a3      	ldrh	r3, [r4, #12]
 8009c14:	071a      	lsls	r2, r3, #28
 8009c16:	d501      	bpl.n	8009c1c <__swbuf_r+0x20>
 8009c18:	6923      	ldr	r3, [r4, #16]
 8009c1a:	b943      	cbnz	r3, 8009c2e <__swbuf_r+0x32>
 8009c1c:	4621      	mov	r1, r4
 8009c1e:	4628      	mov	r0, r5
 8009c20:	f000 f82a 	bl	8009c78 <__swsetup_r>
 8009c24:	b118      	cbz	r0, 8009c2e <__swbuf_r+0x32>
 8009c26:	f04f 37ff 	mov.w	r7, #4294967295
 8009c2a:	4638      	mov	r0, r7
 8009c2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c2e:	6823      	ldr	r3, [r4, #0]
 8009c30:	6922      	ldr	r2, [r4, #16]
 8009c32:	b2f6      	uxtb	r6, r6
 8009c34:	1a98      	subs	r0, r3, r2
 8009c36:	6963      	ldr	r3, [r4, #20]
 8009c38:	4637      	mov	r7, r6
 8009c3a:	4283      	cmp	r3, r0
 8009c3c:	dc05      	bgt.n	8009c4a <__swbuf_r+0x4e>
 8009c3e:	4621      	mov	r1, r4
 8009c40:	4628      	mov	r0, r5
 8009c42:	f7ff fa73 	bl	800912c <_fflush_r>
 8009c46:	2800      	cmp	r0, #0
 8009c48:	d1ed      	bne.n	8009c26 <__swbuf_r+0x2a>
 8009c4a:	68a3      	ldr	r3, [r4, #8]
 8009c4c:	3b01      	subs	r3, #1
 8009c4e:	60a3      	str	r3, [r4, #8]
 8009c50:	6823      	ldr	r3, [r4, #0]
 8009c52:	1c5a      	adds	r2, r3, #1
 8009c54:	6022      	str	r2, [r4, #0]
 8009c56:	701e      	strb	r6, [r3, #0]
 8009c58:	6962      	ldr	r2, [r4, #20]
 8009c5a:	1c43      	adds	r3, r0, #1
 8009c5c:	429a      	cmp	r2, r3
 8009c5e:	d004      	beq.n	8009c6a <__swbuf_r+0x6e>
 8009c60:	89a3      	ldrh	r3, [r4, #12]
 8009c62:	07db      	lsls	r3, r3, #31
 8009c64:	d5e1      	bpl.n	8009c2a <__swbuf_r+0x2e>
 8009c66:	2e0a      	cmp	r6, #10
 8009c68:	d1df      	bne.n	8009c2a <__swbuf_r+0x2e>
 8009c6a:	4621      	mov	r1, r4
 8009c6c:	4628      	mov	r0, r5
 8009c6e:	f7ff fa5d 	bl	800912c <_fflush_r>
 8009c72:	2800      	cmp	r0, #0
 8009c74:	d0d9      	beq.n	8009c2a <__swbuf_r+0x2e>
 8009c76:	e7d6      	b.n	8009c26 <__swbuf_r+0x2a>

08009c78 <__swsetup_r>:
 8009c78:	b538      	push	{r3, r4, r5, lr}
 8009c7a:	4b29      	ldr	r3, [pc, #164]	@ (8009d20 <__swsetup_r+0xa8>)
 8009c7c:	4605      	mov	r5, r0
 8009c7e:	6818      	ldr	r0, [r3, #0]
 8009c80:	460c      	mov	r4, r1
 8009c82:	b118      	cbz	r0, 8009c8c <__swsetup_r+0x14>
 8009c84:	6a03      	ldr	r3, [r0, #32]
 8009c86:	b90b      	cbnz	r3, 8009c8c <__swsetup_r+0x14>
 8009c88:	f7fc fcb2 	bl	80065f0 <__sinit>
 8009c8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c90:	0719      	lsls	r1, r3, #28
 8009c92:	d422      	bmi.n	8009cda <__swsetup_r+0x62>
 8009c94:	06da      	lsls	r2, r3, #27
 8009c96:	d407      	bmi.n	8009ca8 <__swsetup_r+0x30>
 8009c98:	2209      	movs	r2, #9
 8009c9a:	602a      	str	r2, [r5, #0]
 8009c9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ca0:	f04f 30ff 	mov.w	r0, #4294967295
 8009ca4:	81a3      	strh	r3, [r4, #12]
 8009ca6:	e033      	b.n	8009d10 <__swsetup_r+0x98>
 8009ca8:	0758      	lsls	r0, r3, #29
 8009caa:	d512      	bpl.n	8009cd2 <__swsetup_r+0x5a>
 8009cac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009cae:	b141      	cbz	r1, 8009cc2 <__swsetup_r+0x4a>
 8009cb0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009cb4:	4299      	cmp	r1, r3
 8009cb6:	d002      	beq.n	8009cbe <__swsetup_r+0x46>
 8009cb8:	4628      	mov	r0, r5
 8009cba:	f7fd fc3d 	bl	8007538 <_free_r>
 8009cbe:	2300      	movs	r3, #0
 8009cc0:	6363      	str	r3, [r4, #52]	@ 0x34
 8009cc2:	89a3      	ldrh	r3, [r4, #12]
 8009cc4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009cc8:	81a3      	strh	r3, [r4, #12]
 8009cca:	2300      	movs	r3, #0
 8009ccc:	6063      	str	r3, [r4, #4]
 8009cce:	6923      	ldr	r3, [r4, #16]
 8009cd0:	6023      	str	r3, [r4, #0]
 8009cd2:	89a3      	ldrh	r3, [r4, #12]
 8009cd4:	f043 0308 	orr.w	r3, r3, #8
 8009cd8:	81a3      	strh	r3, [r4, #12]
 8009cda:	6923      	ldr	r3, [r4, #16]
 8009cdc:	b94b      	cbnz	r3, 8009cf2 <__swsetup_r+0x7a>
 8009cde:	89a3      	ldrh	r3, [r4, #12]
 8009ce0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009ce4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009ce8:	d003      	beq.n	8009cf2 <__swsetup_r+0x7a>
 8009cea:	4621      	mov	r1, r4
 8009cec:	4628      	mov	r0, r5
 8009cee:	f000 f882 	bl	8009df6 <__smakebuf_r>
 8009cf2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009cf6:	f013 0201 	ands.w	r2, r3, #1
 8009cfa:	d00a      	beq.n	8009d12 <__swsetup_r+0x9a>
 8009cfc:	2200      	movs	r2, #0
 8009cfe:	60a2      	str	r2, [r4, #8]
 8009d00:	6962      	ldr	r2, [r4, #20]
 8009d02:	4252      	negs	r2, r2
 8009d04:	61a2      	str	r2, [r4, #24]
 8009d06:	6922      	ldr	r2, [r4, #16]
 8009d08:	b942      	cbnz	r2, 8009d1c <__swsetup_r+0xa4>
 8009d0a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009d0e:	d1c5      	bne.n	8009c9c <__swsetup_r+0x24>
 8009d10:	bd38      	pop	{r3, r4, r5, pc}
 8009d12:	0799      	lsls	r1, r3, #30
 8009d14:	bf58      	it	pl
 8009d16:	6962      	ldrpl	r2, [r4, #20]
 8009d18:	60a2      	str	r2, [r4, #8]
 8009d1a:	e7f4      	b.n	8009d06 <__swsetup_r+0x8e>
 8009d1c:	2000      	movs	r0, #0
 8009d1e:	e7f7      	b.n	8009d10 <__swsetup_r+0x98>
 8009d20:	20000020 	.word	0x20000020

08009d24 <_raise_r>:
 8009d24:	291f      	cmp	r1, #31
 8009d26:	b538      	push	{r3, r4, r5, lr}
 8009d28:	4605      	mov	r5, r0
 8009d2a:	460c      	mov	r4, r1
 8009d2c:	d904      	bls.n	8009d38 <_raise_r+0x14>
 8009d2e:	2316      	movs	r3, #22
 8009d30:	6003      	str	r3, [r0, #0]
 8009d32:	f04f 30ff 	mov.w	r0, #4294967295
 8009d36:	bd38      	pop	{r3, r4, r5, pc}
 8009d38:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009d3a:	b112      	cbz	r2, 8009d42 <_raise_r+0x1e>
 8009d3c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009d40:	b94b      	cbnz	r3, 8009d56 <_raise_r+0x32>
 8009d42:	4628      	mov	r0, r5
 8009d44:	f000 f830 	bl	8009da8 <_getpid_r>
 8009d48:	4622      	mov	r2, r4
 8009d4a:	4601      	mov	r1, r0
 8009d4c:	4628      	mov	r0, r5
 8009d4e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009d52:	f000 b817 	b.w	8009d84 <_kill_r>
 8009d56:	2b01      	cmp	r3, #1
 8009d58:	d00a      	beq.n	8009d70 <_raise_r+0x4c>
 8009d5a:	1c59      	adds	r1, r3, #1
 8009d5c:	d103      	bne.n	8009d66 <_raise_r+0x42>
 8009d5e:	2316      	movs	r3, #22
 8009d60:	6003      	str	r3, [r0, #0]
 8009d62:	2001      	movs	r0, #1
 8009d64:	e7e7      	b.n	8009d36 <_raise_r+0x12>
 8009d66:	2100      	movs	r1, #0
 8009d68:	4620      	mov	r0, r4
 8009d6a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009d6e:	4798      	blx	r3
 8009d70:	2000      	movs	r0, #0
 8009d72:	e7e0      	b.n	8009d36 <_raise_r+0x12>

08009d74 <raise>:
 8009d74:	4b02      	ldr	r3, [pc, #8]	@ (8009d80 <raise+0xc>)
 8009d76:	4601      	mov	r1, r0
 8009d78:	6818      	ldr	r0, [r3, #0]
 8009d7a:	f7ff bfd3 	b.w	8009d24 <_raise_r>
 8009d7e:	bf00      	nop
 8009d80:	20000020 	.word	0x20000020

08009d84 <_kill_r>:
 8009d84:	b538      	push	{r3, r4, r5, lr}
 8009d86:	2300      	movs	r3, #0
 8009d88:	4d06      	ldr	r5, [pc, #24]	@ (8009da4 <_kill_r+0x20>)
 8009d8a:	4604      	mov	r4, r0
 8009d8c:	4608      	mov	r0, r1
 8009d8e:	4611      	mov	r1, r2
 8009d90:	602b      	str	r3, [r5, #0]
 8009d92:	f7f7 fcec 	bl	800176e <_kill>
 8009d96:	1c43      	adds	r3, r0, #1
 8009d98:	d102      	bne.n	8009da0 <_kill_r+0x1c>
 8009d9a:	682b      	ldr	r3, [r5, #0]
 8009d9c:	b103      	cbz	r3, 8009da0 <_kill_r+0x1c>
 8009d9e:	6023      	str	r3, [r4, #0]
 8009da0:	bd38      	pop	{r3, r4, r5, pc}
 8009da2:	bf00      	nop
 8009da4:	2000083c 	.word	0x2000083c

08009da8 <_getpid_r>:
 8009da8:	f7f7 bcda 	b.w	8001760 <_getpid>

08009dac <__swhatbuf_r>:
 8009dac:	b570      	push	{r4, r5, r6, lr}
 8009dae:	460c      	mov	r4, r1
 8009db0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009db4:	4615      	mov	r5, r2
 8009db6:	2900      	cmp	r1, #0
 8009db8:	461e      	mov	r6, r3
 8009dba:	b096      	sub	sp, #88	@ 0x58
 8009dbc:	da0c      	bge.n	8009dd8 <__swhatbuf_r+0x2c>
 8009dbe:	89a3      	ldrh	r3, [r4, #12]
 8009dc0:	2100      	movs	r1, #0
 8009dc2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009dc6:	bf14      	ite	ne
 8009dc8:	2340      	movne	r3, #64	@ 0x40
 8009dca:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009dce:	2000      	movs	r0, #0
 8009dd0:	6031      	str	r1, [r6, #0]
 8009dd2:	602b      	str	r3, [r5, #0]
 8009dd4:	b016      	add	sp, #88	@ 0x58
 8009dd6:	bd70      	pop	{r4, r5, r6, pc}
 8009dd8:	466a      	mov	r2, sp
 8009dda:	f000 f849 	bl	8009e70 <_fstat_r>
 8009dde:	2800      	cmp	r0, #0
 8009de0:	dbed      	blt.n	8009dbe <__swhatbuf_r+0x12>
 8009de2:	9901      	ldr	r1, [sp, #4]
 8009de4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009de8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009dec:	4259      	negs	r1, r3
 8009dee:	4159      	adcs	r1, r3
 8009df0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009df4:	e7eb      	b.n	8009dce <__swhatbuf_r+0x22>

08009df6 <__smakebuf_r>:
 8009df6:	898b      	ldrh	r3, [r1, #12]
 8009df8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009dfa:	079d      	lsls	r5, r3, #30
 8009dfc:	4606      	mov	r6, r0
 8009dfe:	460c      	mov	r4, r1
 8009e00:	d507      	bpl.n	8009e12 <__smakebuf_r+0x1c>
 8009e02:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009e06:	6023      	str	r3, [r4, #0]
 8009e08:	6123      	str	r3, [r4, #16]
 8009e0a:	2301      	movs	r3, #1
 8009e0c:	6163      	str	r3, [r4, #20]
 8009e0e:	b003      	add	sp, #12
 8009e10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e12:	466a      	mov	r2, sp
 8009e14:	ab01      	add	r3, sp, #4
 8009e16:	f7ff ffc9 	bl	8009dac <__swhatbuf_r>
 8009e1a:	9f00      	ldr	r7, [sp, #0]
 8009e1c:	4605      	mov	r5, r0
 8009e1e:	4639      	mov	r1, r7
 8009e20:	4630      	mov	r0, r6
 8009e22:	f7fd fbfb 	bl	800761c <_malloc_r>
 8009e26:	b948      	cbnz	r0, 8009e3c <__smakebuf_r+0x46>
 8009e28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e2c:	059a      	lsls	r2, r3, #22
 8009e2e:	d4ee      	bmi.n	8009e0e <__smakebuf_r+0x18>
 8009e30:	f023 0303 	bic.w	r3, r3, #3
 8009e34:	f043 0302 	orr.w	r3, r3, #2
 8009e38:	81a3      	strh	r3, [r4, #12]
 8009e3a:	e7e2      	b.n	8009e02 <__smakebuf_r+0xc>
 8009e3c:	89a3      	ldrh	r3, [r4, #12]
 8009e3e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009e42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009e46:	81a3      	strh	r3, [r4, #12]
 8009e48:	9b01      	ldr	r3, [sp, #4]
 8009e4a:	6020      	str	r0, [r4, #0]
 8009e4c:	b15b      	cbz	r3, 8009e66 <__smakebuf_r+0x70>
 8009e4e:	4630      	mov	r0, r6
 8009e50:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009e54:	f000 f81e 	bl	8009e94 <_isatty_r>
 8009e58:	b128      	cbz	r0, 8009e66 <__smakebuf_r+0x70>
 8009e5a:	89a3      	ldrh	r3, [r4, #12]
 8009e5c:	f023 0303 	bic.w	r3, r3, #3
 8009e60:	f043 0301 	orr.w	r3, r3, #1
 8009e64:	81a3      	strh	r3, [r4, #12]
 8009e66:	89a3      	ldrh	r3, [r4, #12]
 8009e68:	431d      	orrs	r5, r3
 8009e6a:	81a5      	strh	r5, [r4, #12]
 8009e6c:	e7cf      	b.n	8009e0e <__smakebuf_r+0x18>
	...

08009e70 <_fstat_r>:
 8009e70:	b538      	push	{r3, r4, r5, lr}
 8009e72:	2300      	movs	r3, #0
 8009e74:	4d06      	ldr	r5, [pc, #24]	@ (8009e90 <_fstat_r+0x20>)
 8009e76:	4604      	mov	r4, r0
 8009e78:	4608      	mov	r0, r1
 8009e7a:	4611      	mov	r1, r2
 8009e7c:	602b      	str	r3, [r5, #0]
 8009e7e:	f7f7 fcd5 	bl	800182c <_fstat>
 8009e82:	1c43      	adds	r3, r0, #1
 8009e84:	d102      	bne.n	8009e8c <_fstat_r+0x1c>
 8009e86:	682b      	ldr	r3, [r5, #0]
 8009e88:	b103      	cbz	r3, 8009e8c <_fstat_r+0x1c>
 8009e8a:	6023      	str	r3, [r4, #0]
 8009e8c:	bd38      	pop	{r3, r4, r5, pc}
 8009e8e:	bf00      	nop
 8009e90:	2000083c 	.word	0x2000083c

08009e94 <_isatty_r>:
 8009e94:	b538      	push	{r3, r4, r5, lr}
 8009e96:	2300      	movs	r3, #0
 8009e98:	4d05      	ldr	r5, [pc, #20]	@ (8009eb0 <_isatty_r+0x1c>)
 8009e9a:	4604      	mov	r4, r0
 8009e9c:	4608      	mov	r0, r1
 8009e9e:	602b      	str	r3, [r5, #0]
 8009ea0:	f7f7 fcd3 	bl	800184a <_isatty>
 8009ea4:	1c43      	adds	r3, r0, #1
 8009ea6:	d102      	bne.n	8009eae <_isatty_r+0x1a>
 8009ea8:	682b      	ldr	r3, [r5, #0]
 8009eaa:	b103      	cbz	r3, 8009eae <_isatty_r+0x1a>
 8009eac:	6023      	str	r3, [r4, #0]
 8009eae:	bd38      	pop	{r3, r4, r5, pc}
 8009eb0:	2000083c 	.word	0x2000083c

08009eb4 <_init>:
 8009eb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009eb6:	bf00      	nop
 8009eb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009eba:	bc08      	pop	{r3}
 8009ebc:	469e      	mov	lr, r3
 8009ebe:	4770      	bx	lr

08009ec0 <_fini>:
 8009ec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ec2:	bf00      	nop
 8009ec4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009ec6:	bc08      	pop	{r3}
 8009ec8:	469e      	mov	lr, r3
 8009eca:	4770      	bx	lr
