;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -17, <-20
	DJN -1, @-20
	JMN @189, #202
	JMN @212, #-202
	DJN <121, #113
	SUB @121, @103
	ADD 211, 30
	JMP <121, #103
	SUB @121, 106
	SUB @121, 106
	JMP <121, 106
	JMN -1, @-20
	JMP <121, 106
	JMP 241, #2
	SUB @121, 106
	JMP <121, 106
	JMP <121, 106
	SUB @121, 103
	JMP @812, #206
	JMP @812, #206
	SUB @-921, 103
	SUB @-921, 103
	SUB @-921, 103
	SUB @-921, 103
	SUB @591, @103
	SUB @60, @2
	SUB @591, @103
	JMZ 12, #10
	JMP @12, #202
	JMP @12, #202
	SUB #537, <20
	JMP @12, #202
	JMP @12, #202
	SUB @27, -16
	ADD 210, 62
	SUB #537, <20
	SUB -1, <-20
	ADD 210, 62
	ADD 210, 62
	SUB -1, <-20
	ADD 210, 62
	SUB -1, <-20
	ADD 210, 62
	CMP -207, <-120
	ADD 210, 60
	ADD 210, 62
	ADD 210, 62
