# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../../../../test_run_dir/core.branch_checkTester802417206/branch_check.v"
verilog xil_defaultlib  "../../../project_1.srcs/sources_1/new/bramch_check_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
