
> **Tip:** Keep images inside each module’s `images/` folder and reference them in the module’s `README.md` like:
> `![Figure: Thermal result](images/thermal_results_example.png)`

---

## Modules Overview

### Module 1 — Packaging Evolution: Basics to 3D Integration
**Folder:** [`Module1`](Module1/README.md)  
**Topics:**
1. Introduction to Semiconductor Packaging and Industry Overview  
2. Understanding Package Requirements and Foundational Package Types  
3. Evolving Package Architectures — From Single Chip to Multi‑Chip Modules  
4. Interposers, Redistribution Layers (RDL), and 2.5D/3D Packaging  
5. Comparative Analysis & Selecting the Right Packaging Solution

### Module 2 — From Wafer to Package: Assembly & Manufacturing
**Folder:** [`Module2`](Module2/README.md)  
**Topics:**
1. Setting the Stage — Supply Chain and Facilities  
2. Wafer Pre‑Preparation — Grinding and Dicing  
3. Wire Bond Packaging — Die Attach to Molding  
4. Flip‑Chip Assembly — Bump Formation and Underfill  
5. Wafer‑Level Packaging and Conclusion

### Module 3 — Labs: Thermal Simulation of Packages with ANSYS
**Folder:** [`Module3`](Module3/README.md)  
**Topics:**
1. Getting Started with ANSYS Electronics Desktop (AEDT)  
2. Setting Up a Flip‑Chip BGA Package  
3. Material Definitions and Thermal Power Sources  
4. Meshing and Running the Thermal Analysis  
5. Viewing Results & Exploring Other Package Types

> **Screenshots:** place Icepak plots (temp contours, max hot‑spot, path traces, etc.) in `Module3/images/`.  
> **(Optional)** Future: save `.aedt`, `.icepakdb`, or exported results in `Module3/simulations/`.

### Module 4 — Ensuring Package Reliability: Testing & Validation
**Folder:** [`Module4`](Module4/README.md)  
**Topics:**
1. Introduction to Package Testing & Electrical Functionality Checks  
2. Reliability and Performance Testing of Semiconductor Packages

### Module 5 — Package Design & Modeling from Scratch
**Folder:** [`Module5`](Module5/README.md)  
**Topics:**
1. Package Cross‑Section Modeling in AEDT  
2. Creating the Die and Substrate  
3. Adding Die Attach Material and Bond Pads  
4. Wire‑Bond Creation & Material Assignment  
5. Applying Mold Compound & Finalizing the Package Model

> **Screenshots:** add Q3D/AEDT geometry and routing images to `Module5/images/`.  
> **(Optional)** Future: store Q3D/AEDT projects or exported parasitics in `Module5/simulations/`.

---

## Tools & Versions

- **ANSYS Icepak** — thermal simulation of packages (heat sources, materials, meshing, temperature fields)  
- **ANSYS Q3D Extractor** — parasitic extraction for package interconnects  
- **ANSYS Electronics Desktop (AEDT)** — host environment for Icepak/Q3D  
- *(General utilities)* Markdown, diagramming tools, and standard image viewers/editors

> Record exact versions you used (e.g., *2023 R2*) in each module `README.md` for reproducibility.

---

## How to Use This Repo

- Browse modules from the [overview](#modules-overview) above or open each module folder directly.  
- Images/snapshots live in each module’s `images/` directory.  
- (Future) Simulation projects and exports will be in `simulations/`.  
- Each module’s `README.md` summarizes goals, steps, and embeds key figures.

**Local clone (optional):**
```bash
git clone https://github.com/<your-username>/SemiconductorPackaging.git

