Classic Timing Analyzer report for DE1_TOP
Tue Nov 04 13:07:03 2014
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0'
  7. Clock Setup: 'CLOCK_24[0]'
  8. Clock Setup: 'CLOCK_50'
  9. Clock Setup: 'GPIO_1[5]'
 10. Clock Hold: 'sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0'
 11. Clock Hold: 'CLOCK_24[0]'
 12. tsu
 13. tco
 14. tpd
 15. th
 16. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+
; Type                                                             ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                                                                                       ; To                                                                                                                                                          ; From Clock                                        ; To Clock                                          ; Failed Paths ;
+------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+
; Worst-case tsu                                                   ; N/A       ; None                             ; 5.306 ns                         ; KEY[2]                                                                                                                                                     ; CCD_Capture:CAMERA_DECODER|mSTART                                                                                                                           ; --                                                ; GPIO_1[5]                                         ; 0            ;
; Worst-case tco                                                   ; N/A       ; None                             ; 10.720 ns                        ; VGA_Controller:VGA_DISPLAY|oVGA_VS                                                                                                                         ; VGA_VS                                                                                                                                                      ; CLOCK_24[0]                                       ; --                                                ; 0            ;
; Worst-case tpd                                                   ; N/A       ; None                             ; 5.427 ns                         ; CLOCK_24[0]                                                                                                                                                ; GPIO_1[4]                                                                                                                                                   ; --                                                ; --                                                ; 0            ;
; Worst-case th                                                    ; N/A       ; None                             ; -3.601 ns                        ; GPIO_1[13]                                                                                                                                                 ; rCCD_DATA1[1]                                                                                                                                               ; --                                                ; GPIO_1[5]                                         ; 0            ;
; Clock Setup: 'sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0' ; 2.547 ns  ; 96.01 MHz ( period = 10.416 ns ) ; 127.08 MHz ( period = 7.869 ns ) ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4]              ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[11]                                                                                                            ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'CLOCK_24[0]'                                       ; 12.037 ns ; 24.00 MHz ( period = 41.666 ns ) ; 56.84 MHz ( period = 17.592 ns ) ; VGA_Controller:VGA_DISPLAY|V_Cont[7]                                                                                                                       ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10] ; CLOCK_24[0]                                       ; CLOCK_24[0]                                       ; 0            ;
; Clock Setup: 'GPIO_1[5]'                                         ; N/A       ; None                             ; 147.93 MHz ( period = 6.760 ns ) ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10] ; GPIO_1[5]                                         ; GPIO_1[5]                                         ; 0            ;
; Clock Setup: 'CLOCK_50'                                          ; N/A       ; None                             ; 172.83 MHz ( period = 5.786 ns ) ; Reset_Delay:u2|Cont[10]                                                                                                                                    ; Reset_Delay:u2|Cont[3]                                                                                                                                      ; CLOCK_50                                          ; CLOCK_50                                          ; 0            ;
; Clock Hold: 'sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0'  ; 0.445 ns  ; 96.01 MHz ( period = 10.416 ns ) ; N/A                              ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag                                                                                            ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag                                                                                             ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'CLOCK_24[0]'                                        ; 0.445 ns  ; 24.00 MHz ( period = 41.666 ns ) ; N/A                              ; VGA_Controller:VGA_DISPLAY|oVGA_VS                                                                                                                         ; VGA_Controller:VGA_DISPLAY|oVGA_VS                                                                                                                          ; CLOCK_24[0]                                       ; CLOCK_24[0]                                       ; 0            ;
; Total number of failed paths                                     ;           ;                                  ;                                  ;                                                                                                                                                            ;                                                                                                                                                             ;                                                   ;                                                   ; 0            ;
+------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                             ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                              ; Setting            ; From            ; To                        ; Entity Name ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                         ; EP2C20F484C7       ;                 ;                           ;             ;
; Timing Models                                                       ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                              ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;                 ;                           ;             ;
; Ignore Clock Settings                                               ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                             ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                ; Off                ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;                 ;                           ;             ;
; Number of source nodes to report per destination node               ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                               ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                           ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                        ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                              ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                          ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                        ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;                 ;                           ;             ;
; Cut Timing Path                                                     ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe9|dffe10a  ; dcfifo_l6o1 ;
; Cut Timing Path                                                     ; On                 ; rdptr_g         ; ws_dgrp|dffpipe13|dffe14a ; dcfifo_l6o1 ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                       ;
+---------------------------------------------------+--------------------+------------+------------------+---------------+--------------+-------------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                                   ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on    ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+---------------------------------------------------+--------------------+------------+------------------+---------------+--------------+-------------+-----------------------+---------------------+-----------+--------------+
; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ;                    ; PLL output ; 96.01 MHz        ; 0.000 ns      ; 0.000 ns     ; CLOCK_24[0] ; 4                     ; 1                   ; -2.423 ns ;              ;
; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk1 ;                    ; PLL output ; 96.01 MHz        ; 0.000 ns      ; 0.000 ns     ; CLOCK_24[0] ; 4                     ; 1                   ; -5.027 ns ;              ;
; CLOCK_24[0]                                       ;                    ; User Pin   ; 24.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --          ; N/A                   ; N/A                 ; N/A       ;              ;
; CLOCK_50                                          ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --          ; N/A                   ; N/A                 ; N/A       ;              ;
; GPIO_1[5]                                         ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --          ; N/A                   ; N/A                 ; N/A       ;              ;
+---------------------------------------------------+--------------------+------------+------------------+---------------+--------------+-------------+-----------------------+---------------------+-----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                          ; To                                                ; From Clock                                        ; To Clock                                          ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 2.547 ns                                ; 127.08 MHz ( period = 7.869 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[11]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.179 ns                 ; 7.632 ns                ;
; 2.550 ns                                ; 127.13 MHz ( period = 7.866 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[14]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 7.632 ns                ;
; 2.550 ns                                ; 127.13 MHz ( period = 7.866 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[13]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 7.632 ns                ;
; 2.553 ns                                ; 127.18 MHz ( period = 7.863 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[21]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 7.629 ns                ;
; 2.554 ns                                ; 127.19 MHz ( period = 7.862 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[18]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 7.628 ns                ;
; 2.554 ns                                ; 127.19 MHz ( period = 7.862 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[16]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 7.628 ns                ;
; 2.554 ns                                ; 127.19 MHz ( period = 7.862 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[12]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 7.628 ns                ;
; 2.554 ns                                ; 127.19 MHz ( period = 7.862 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[10]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 7.628 ns                ;
; 2.737 ns                                ; 130.23 MHz ( period = 7.679 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|WR_MASK[0] ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.176 ns                 ; 7.439 ns                ;
; 2.737 ns                                ; 130.23 MHz ( period = 7.679 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|WR_MASK[1] ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.176 ns                 ; 7.439 ns                ;
; 2.737 ns                                ; 130.23 MHz ( period = 7.679 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mWR        ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.176 ns                 ; 7.439 ns                ;
; 2.748 ns                                ; 130.41 MHz ( period = 7.668 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|RD_MASK[0] ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.176 ns                 ; 7.428 ns                ;
; 2.748 ns                                ; 130.41 MHz ( period = 7.668 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|RD_MASK[1] ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.176 ns                 ; 7.428 ns                ;
; 2.830 ns                                ; 131.82 MHz ( period = 7.586 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[11]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.179 ns                 ; 7.349 ns                ;
; 2.833 ns                                ; 131.87 MHz ( period = 7.583 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[14]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 7.349 ns                ;
; 2.833 ns                                ; 131.87 MHz ( period = 7.583 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[13]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 7.349 ns                ;
; 2.836 ns                                ; 131.93 MHz ( period = 7.580 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[21]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 7.346 ns                ;
; 2.837 ns                                ; 131.94 MHz ( period = 7.579 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[18]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 7.345 ns                ;
; 2.837 ns                                ; 131.94 MHz ( period = 7.579 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[16]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 7.345 ns                ;
; 2.837 ns                                ; 131.94 MHz ( period = 7.579 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[12]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 7.345 ns                ;
; 2.837 ns                                ; 131.94 MHz ( period = 7.579 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[10]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 7.345 ns                ;
; 2.852 ns                                ; 132.21 MHz ( period = 7.564 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[17]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.183 ns                 ; 7.331 ns                ;
; 2.872 ns                                ; 132.56 MHz ( period = 7.544 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[20]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.179 ns                 ; 7.307 ns                ;
; 2.872 ns                                ; 132.56 MHz ( period = 7.544 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[22]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.179 ns                 ; 7.307 ns                ;
; 2.872 ns                                ; 132.56 MHz ( period = 7.544 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[19]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.179 ns                 ; 7.307 ns                ;
; 2.872 ns                                ; 132.56 MHz ( period = 7.544 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[9]   ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.179 ns                 ; 7.307 ns                ;
; 2.872 ns                                ; 132.56 MHz ( period = 7.544 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[8]   ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.179 ns                 ; 7.307 ns                ;
; 2.900 ns                                ; 133.05 MHz ( period = 7.516 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[15]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.181 ns                 ; 7.281 ns                ;
; 2.985 ns                                ; 134.57 MHz ( period = 7.431 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mRD        ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.176 ns                 ; 7.191 ns                ;
; 3.020 ns                                ; 135.21 MHz ( period = 7.396 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|WR_MASK[0] ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.176 ns                 ; 7.156 ns                ;
; 3.020 ns                                ; 135.21 MHz ( period = 7.396 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|WR_MASK[1] ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.176 ns                 ; 7.156 ns                ;
; 3.020 ns                                ; 135.21 MHz ( period = 7.396 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mWR        ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.176 ns                 ; 7.156 ns                ;
; 3.031 ns                                ; 135.41 MHz ( period = 7.385 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|RD_MASK[0] ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.176 ns                 ; 7.145 ns                ;
; 3.031 ns                                ; 135.41 MHz ( period = 7.385 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|RD_MASK[1] ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.176 ns                 ; 7.145 ns                ;
; 3.135 ns                                ; 137.34 MHz ( period = 7.281 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[17]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.183 ns                 ; 7.048 ns                ;
; 3.155 ns                                ; 137.72 MHz ( period = 7.261 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[20]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.179 ns                 ; 7.024 ns                ;
; 3.155 ns                                ; 137.72 MHz ( period = 7.261 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[22]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.179 ns                 ; 7.024 ns                ;
; 3.155 ns                                ; 137.72 MHz ( period = 7.261 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[19]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.179 ns                 ; 7.024 ns                ;
; 3.155 ns                                ; 137.72 MHz ( period = 7.261 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[9]   ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.179 ns                 ; 7.024 ns                ;
; 3.155 ns                                ; 137.72 MHz ( period = 7.261 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[8]   ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.179 ns                 ; 7.024 ns                ;
; 3.173 ns                                ; 138.06 MHz ( period = 7.243 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[11]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.175 ns                 ; 7.002 ns                ;
; 3.176 ns                                ; 138.12 MHz ( period = 7.240 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[14]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.178 ns                 ; 7.002 ns                ;
; 3.176 ns                                ; 138.12 MHz ( period = 7.240 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[13]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.178 ns                 ; 7.002 ns                ;
; 3.179 ns                                ; 138.18 MHz ( period = 7.237 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[21]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.178 ns                 ; 6.999 ns                ;
; 3.180 ns                                ; 138.20 MHz ( period = 7.236 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[18]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.178 ns                 ; 6.998 ns                ;
; 3.180 ns                                ; 138.20 MHz ( period = 7.236 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[16]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.178 ns                 ; 6.998 ns                ;
; 3.180 ns                                ; 138.20 MHz ( period = 7.236 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[12]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.178 ns                 ; 6.998 ns                ;
; 3.180 ns                                ; 138.20 MHz ( period = 7.236 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[10]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.178 ns                 ; 6.998 ns                ;
; 3.183 ns                                ; 138.26 MHz ( period = 7.233 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[15]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.181 ns                 ; 6.998 ns                ;
; 3.214 ns                                ; 138.85 MHz ( period = 7.202 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[11]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.185 ns                 ; 6.971 ns                ;
; 3.217 ns                                ; 138.91 MHz ( period = 7.199 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[14]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.971 ns                ;
; 3.217 ns                                ; 138.91 MHz ( period = 7.199 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[13]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.971 ns                ;
; 3.220 ns                                ; 138.97 MHz ( period = 7.196 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[21]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.968 ns                ;
; 3.221 ns                                ; 138.99 MHz ( period = 7.195 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[18]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.967 ns                ;
; 3.221 ns                                ; 138.99 MHz ( period = 7.195 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[16]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.967 ns                ;
; 3.221 ns                                ; 138.99 MHz ( period = 7.195 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[12]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.967 ns                ;
; 3.221 ns                                ; 138.99 MHz ( period = 7.195 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[10]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.967 ns                ;
; 3.229 ns                                ; 139.14 MHz ( period = 7.187 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[11]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.179 ns                 ; 6.950 ns                ;
; 3.232 ns                                ; 139.20 MHz ( period = 7.184 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[14]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 6.950 ns                ;
; 3.232 ns                                ; 139.20 MHz ( period = 7.184 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[13]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 6.950 ns                ;
; 3.235 ns                                ; 139.26 MHz ( period = 7.181 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[21]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 6.947 ns                ;
; 3.236 ns                                ; 139.28 MHz ( period = 7.180 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[18]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 6.946 ns                ;
; 3.236 ns                                ; 139.28 MHz ( period = 7.180 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[16]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 6.946 ns                ;
; 3.236 ns                                ; 139.28 MHz ( period = 7.180 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[12]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 6.946 ns                ;
; 3.236 ns                                ; 139.28 MHz ( period = 7.180 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[10]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 6.946 ns                ;
; 3.268 ns                                ; 139.90 MHz ( period = 7.148 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mRD        ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.176 ns                 ; 6.908 ns                ;
; 3.291 ns                                ; 140.35 MHz ( period = 7.125 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[11]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.185 ns                 ; 6.894 ns                ;
; 3.294 ns                                ; 140.41 MHz ( period = 7.122 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[14]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.894 ns                ;
; 3.294 ns                                ; 140.41 MHz ( period = 7.122 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[13]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.894 ns                ;
; 3.297 ns                                ; 140.47 MHz ( period = 7.119 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[21]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.891 ns                ;
; 3.298 ns                                ; 140.49 MHz ( period = 7.118 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[18]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.890 ns                ;
; 3.298 ns                                ; 140.49 MHz ( period = 7.118 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[16]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.890 ns                ;
; 3.298 ns                                ; 140.49 MHz ( period = 7.118 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[12]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.890 ns                ;
; 3.298 ns                                ; 140.49 MHz ( period = 7.118 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[10]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.890 ns                ;
; 3.362 ns                                ; 141.76 MHz ( period = 7.054 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[11]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.185 ns                 ; 6.823 ns                ;
; 3.363 ns                                ; 141.78 MHz ( period = 7.053 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|WR_MASK[0] ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.172 ns                 ; 6.809 ns                ;
; 3.363 ns                                ; 141.78 MHz ( period = 7.053 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|WR_MASK[1] ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.172 ns                 ; 6.809 ns                ;
; 3.363 ns                                ; 141.78 MHz ( period = 7.053 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mWR        ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.172 ns                 ; 6.809 ns                ;
; 3.365 ns                                ; 141.82 MHz ( period = 7.051 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[14]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.823 ns                ;
; 3.365 ns                                ; 141.82 MHz ( period = 7.051 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[13]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.823 ns                ;
; 3.368 ns                                ; 141.88 MHz ( period = 7.048 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[21]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.820 ns                ;
; 3.369 ns                                ; 141.90 MHz ( period = 7.047 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[18]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.819 ns                ;
; 3.369 ns                                ; 141.90 MHz ( period = 7.047 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[16]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.819 ns                ;
; 3.369 ns                                ; 141.90 MHz ( period = 7.047 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[12]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.819 ns                ;
; 3.369 ns                                ; 141.90 MHz ( period = 7.047 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[10]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.819 ns                ;
; 3.374 ns                                ; 142.01 MHz ( period = 7.042 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|RD_MASK[0] ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.172 ns                 ; 6.798 ns                ;
; 3.374 ns                                ; 142.01 MHz ( period = 7.042 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|RD_MASK[1] ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.172 ns                 ; 6.798 ns                ;
; 3.404 ns                                ; 142.61 MHz ( period = 7.012 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|WR_MASK[0] ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 6.778 ns                ;
; 3.404 ns                                ; 142.61 MHz ( period = 7.012 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|WR_MASK[1] ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 6.778 ns                ;
; 3.404 ns                                ; 142.61 MHz ( period = 7.012 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mWR        ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 6.778 ns                ;
; 3.413 ns                                ; 142.80 MHz ( period = 7.003 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[11]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.185 ns                 ; 6.772 ns                ;
; 3.415 ns                                ; 142.84 MHz ( period = 7.001 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|RD_MASK[0] ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 6.767 ns                ;
; 3.415 ns                                ; 142.84 MHz ( period = 7.001 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|RD_MASK[1] ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 6.767 ns                ;
; 3.416 ns                                ; 142.86 MHz ( period = 7.000 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[14]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.772 ns                ;
; 3.416 ns                                ; 142.86 MHz ( period = 7.000 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[13]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.772 ns                ;
; 3.419 ns                                ; 142.92 MHz ( period = 6.997 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[21]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.769 ns                ;
; 3.419 ns                                ; 142.92 MHz ( period = 6.997 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|WR_MASK[0] ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.176 ns                 ; 6.757 ns                ;
; 3.419 ns                                ; 142.92 MHz ( period = 6.997 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|WR_MASK[1] ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.176 ns                 ; 6.757 ns                ;
; 3.419 ns                                ; 142.92 MHz ( period = 6.997 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mWR        ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.176 ns                 ; 6.757 ns                ;
; 3.420 ns                                ; 142.94 MHz ( period = 6.996 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[18]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.768 ns                ;
; 3.420 ns                                ; 142.94 MHz ( period = 6.996 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[16]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.768 ns                ;
; 3.420 ns                                ; 142.94 MHz ( period = 6.996 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[12]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.768 ns                ;
; 3.420 ns                                ; 142.94 MHz ( period = 6.996 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[10]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.768 ns                ;
; 3.426 ns                                ; 143.06 MHz ( period = 6.990 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[11]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.184 ns                 ; 6.758 ns                ;
; 3.429 ns                                ; 143.12 MHz ( period = 6.987 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[14]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.187 ns                 ; 6.758 ns                ;
; 3.429 ns                                ; 143.12 MHz ( period = 6.987 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[13]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.187 ns                 ; 6.758 ns                ;
; 3.430 ns                                ; 143.14 MHz ( period = 6.986 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|RD_MASK[0] ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.176 ns                 ; 6.746 ns                ;
; 3.430 ns                                ; 143.14 MHz ( period = 6.986 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|RD_MASK[1] ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.176 ns                 ; 6.746 ns                ;
; 3.432 ns                                ; 143.18 MHz ( period = 6.984 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[21]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.187 ns                 ; 6.755 ns                ;
; 3.433 ns                                ; 143.20 MHz ( period = 6.983 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[18]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.187 ns                 ; 6.754 ns                ;
; 3.433 ns                                ; 143.20 MHz ( period = 6.983 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[16]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.187 ns                 ; 6.754 ns                ;
; 3.433 ns                                ; 143.20 MHz ( period = 6.983 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[12]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.187 ns                 ; 6.754 ns                ;
; 3.433 ns                                ; 143.20 MHz ( period = 6.983 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[10]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.187 ns                 ; 6.754 ns                ;
; 3.478 ns                                ; 144.13 MHz ( period = 6.938 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[17]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.179 ns                 ; 6.701 ns                ;
; 3.481 ns                                ; 144.20 MHz ( period = 6.935 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|WR_MASK[0] ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 6.701 ns                ;
; 3.481 ns                                ; 144.20 MHz ( period = 6.935 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|WR_MASK[1] ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 6.701 ns                ;
; 3.481 ns                                ; 144.20 MHz ( period = 6.935 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mWR        ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 6.701 ns                ;
; 3.490 ns                                ; 144.38 MHz ( period = 6.926 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[11]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.185 ns                 ; 6.695 ns                ;
; 3.492 ns                                ; 144.43 MHz ( period = 6.924 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|RD_MASK[0] ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 6.690 ns                ;
; 3.492 ns                                ; 144.43 MHz ( period = 6.924 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|RD_MASK[1] ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 6.690 ns                ;
; 3.493 ns                                ; 144.45 MHz ( period = 6.923 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[14]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.695 ns                ;
; 3.493 ns                                ; 144.45 MHz ( period = 6.923 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[13]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.695 ns                ;
; 3.496 ns                                ; 144.51 MHz ( period = 6.920 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[21]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.692 ns                ;
; 3.497 ns                                ; 144.53 MHz ( period = 6.919 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[18]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.691 ns                ;
; 3.497 ns                                ; 144.53 MHz ( period = 6.919 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[16]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.691 ns                ;
; 3.497 ns                                ; 144.53 MHz ( period = 6.919 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[12]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.691 ns                ;
; 3.497 ns                                ; 144.53 MHz ( period = 6.919 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[10]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.691 ns                ;
; 3.498 ns                                ; 144.55 MHz ( period = 6.918 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[20]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.175 ns                 ; 6.677 ns                ;
; 3.498 ns                                ; 144.55 MHz ( period = 6.918 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[22]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.175 ns                 ; 6.677 ns                ;
; 3.498 ns                                ; 144.55 MHz ( period = 6.918 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[19]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.175 ns                 ; 6.677 ns                ;
; 3.498 ns                                ; 144.55 MHz ( period = 6.918 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[9]   ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.175 ns                 ; 6.677 ns                ;
; 3.498 ns                                ; 144.55 MHz ( period = 6.918 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[8]   ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.175 ns                 ; 6.677 ns                ;
; 3.501 ns                                ; 144.61 MHz ( period = 6.915 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[14]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.180 ns                 ; 6.679 ns                ;
; 3.501 ns                                ; 144.61 MHz ( period = 6.915 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[13]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.180 ns                 ; 6.679 ns                ;
; 3.505 ns                                ; 144.70 MHz ( period = 6.911 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[21]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.180 ns                 ; 6.675 ns                ;
; 3.505 ns                                ; 144.70 MHz ( period = 6.911 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[18]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.180 ns                 ; 6.675 ns                ;
; 3.505 ns                                ; 144.70 MHz ( period = 6.911 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[16]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.180 ns                 ; 6.675 ns                ;
; 3.505 ns                                ; 144.70 MHz ( period = 6.911 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[12]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.180 ns                 ; 6.675 ns                ;
; 3.505 ns                                ; 144.70 MHz ( period = 6.911 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[10]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.180 ns                 ; 6.675 ns                ;
; 3.519 ns                                ; 144.99 MHz ( period = 6.897 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[17]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.189 ns                 ; 6.670 ns                ;
; 3.523 ns                                ; 145.07 MHz ( period = 6.893 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[14]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.178 ns                 ; 6.655 ns                ;
; 3.523 ns                                ; 145.07 MHz ( period = 6.893 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[13]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.178 ns                 ; 6.655 ns                ;
; 3.526 ns                                ; 145.14 MHz ( period = 6.890 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[15]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.177 ns                 ; 6.651 ns                ;
; 3.527 ns                                ; 145.16 MHz ( period = 6.889 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[21]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.178 ns                 ; 6.651 ns                ;
; 3.527 ns                                ; 145.16 MHz ( period = 6.889 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[18]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.178 ns                 ; 6.651 ns                ;
; 3.527 ns                                ; 145.16 MHz ( period = 6.889 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[16]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.178 ns                 ; 6.651 ns                ;
; 3.527 ns                                ; 145.16 MHz ( period = 6.889 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[12]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.178 ns                 ; 6.651 ns                ;
; 3.527 ns                                ; 145.16 MHz ( period = 6.889 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[10]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.178 ns                 ; 6.651 ns                ;
; 3.534 ns                                ; 145.31 MHz ( period = 6.882 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[17]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.183 ns                 ; 6.649 ns                ;
; 3.539 ns                                ; 145.41 MHz ( period = 6.877 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[20]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.185 ns                 ; 6.646 ns                ;
; 3.539 ns                                ; 145.41 MHz ( period = 6.877 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[22]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.185 ns                 ; 6.646 ns                ;
; 3.539 ns                                ; 145.41 MHz ( period = 6.877 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[19]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.185 ns                 ; 6.646 ns                ;
; 3.539 ns                                ; 145.41 MHz ( period = 6.877 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[9]   ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.185 ns                 ; 6.646 ns                ;
; 3.539 ns                                ; 145.41 MHz ( period = 6.877 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[8]   ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.185 ns                 ; 6.646 ns                ;
; 3.552 ns                                ; 145.69 MHz ( period = 6.864 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|WR_MASK[0] ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 6.630 ns                ;
; 3.552 ns                                ; 145.69 MHz ( period = 6.864 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|WR_MASK[1] ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 6.630 ns                ;
; 3.552 ns                                ; 145.69 MHz ( period = 6.864 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mWR        ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 6.630 ns                ;
; 3.554 ns                                ; 145.73 MHz ( period = 6.862 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[20]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.179 ns                 ; 6.625 ns                ;
; 3.554 ns                                ; 145.73 MHz ( period = 6.862 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[22]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.179 ns                 ; 6.625 ns                ;
; 3.554 ns                                ; 145.73 MHz ( period = 6.862 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[19]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.179 ns                 ; 6.625 ns                ;
; 3.554 ns                                ; 145.73 MHz ( period = 6.862 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[9]   ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.179 ns                 ; 6.625 ns                ;
; 3.554 ns                                ; 145.73 MHz ( period = 6.862 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[8]   ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.179 ns                 ; 6.625 ns                ;
; 3.557 ns                                ; 145.79 MHz ( period = 6.859 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[11]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.179 ns                 ; 6.622 ns                ;
; 3.560 ns                                ; 145.86 MHz ( period = 6.856 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[14]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 6.622 ns                ;
; 3.560 ns                                ; 145.86 MHz ( period = 6.856 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[13]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 6.622 ns                ;
; 3.563 ns                                ; 145.92 MHz ( period = 6.853 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[21]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 6.619 ns                ;
; 3.563 ns                                ; 145.92 MHz ( period = 6.853 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|RD_MASK[0] ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 6.619 ns                ;
; 3.563 ns                                ; 145.92 MHz ( period = 6.853 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|RD_MASK[1] ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 6.619 ns                ;
; 3.564 ns                                ; 145.94 MHz ( period = 6.852 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[18]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 6.618 ns                ;
; 3.564 ns                                ; 145.94 MHz ( period = 6.852 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[16]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 6.618 ns                ;
; 3.564 ns                                ; 145.94 MHz ( period = 6.852 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[12]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 6.618 ns                ;
; 3.564 ns                                ; 145.94 MHz ( period = 6.852 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[10]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 6.618 ns                ;
; 3.567 ns                                ; 146.01 MHz ( period = 6.849 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[15]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.187 ns                 ; 6.620 ns                ;
; 3.569 ns                                ; 146.05 MHz ( period = 6.847 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[11]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.185 ns                 ; 6.616 ns                ;
; 3.572 ns                                ; 146.11 MHz ( period = 6.844 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[14]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.616 ns                ;
; 3.572 ns                                ; 146.11 MHz ( period = 6.844 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[13]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.616 ns                ;
; 3.575 ns                                ; 146.18 MHz ( period = 6.841 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[21]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.613 ns                ;
; 3.576 ns                                ; 146.20 MHz ( period = 6.840 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[18]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.612 ns                ;
; 3.576 ns                                ; 146.20 MHz ( period = 6.840 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[16]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.612 ns                ;
; 3.576 ns                                ; 146.20 MHz ( period = 6.840 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[12]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.612 ns                ;
; 3.576 ns                                ; 146.20 MHz ( period = 6.840 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[10]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.612 ns                ;
; 3.582 ns                                ; 146.33 MHz ( period = 6.834 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[15]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.181 ns                 ; 6.599 ns                ;
; 3.596 ns                                ; 146.63 MHz ( period = 6.820 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[17]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.189 ns                 ; 6.593 ns                ;
; 3.603 ns                                ; 146.78 MHz ( period = 6.813 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|WR_MASK[0] ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 6.579 ns                ;
; 3.603 ns                                ; 146.78 MHz ( period = 6.813 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|WR_MASK[1] ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 6.579 ns                ;
; 3.603 ns                                ; 146.78 MHz ( period = 6.813 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mWR        ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 6.579 ns                ;
; 3.604 ns                                ; 146.80 MHz ( period = 6.812 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[11]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.185 ns                 ; 6.581 ns                ;
; 3.607 ns                                ; 146.86 MHz ( period = 6.809 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[14]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.581 ns                ;
; 3.607 ns                                ; 146.86 MHz ( period = 6.809 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[13]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.581 ns                ;
; 3.610 ns                                ; 146.93 MHz ( period = 6.806 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[21]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.578 ns                ;
; 3.611 ns                                ; 146.95 MHz ( period = 6.805 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[18]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.577 ns                ;
; 3.611 ns                                ; 146.95 MHz ( period = 6.805 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[16]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.577 ns                ;
; 3.611 ns                                ; 146.95 MHz ( period = 6.805 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[12]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.577 ns                ;
; 3.611 ns                                ; 146.95 MHz ( period = 6.805 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[10]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.188 ns                 ; 6.577 ns                ;
; 3.611 ns                                ; 146.95 MHz ( period = 6.805 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mRD        ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.172 ns                 ; 6.561 ns                ;
; 3.614 ns                                ; 147.02 MHz ( period = 6.802 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|RD_MASK[0] ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 6.568 ns                ;
; 3.614 ns                                ; 147.02 MHz ( period = 6.802 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|RD_MASK[1] ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.182 ns                 ; 6.568 ns                ;
; 3.616 ns                                ; 147.06 MHz ( period = 6.800 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[20]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.185 ns                 ; 6.569 ns                ;
; 3.616 ns                                ; 147.06 MHz ( period = 6.800 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[22]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.185 ns                 ; 6.569 ns                ;
; 3.616 ns                                ; 147.06 MHz ( period = 6.800 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[19]  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 10.416 ns                   ; 10.185 ns                 ; 6.569 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                               ;                                                   ;                                                   ;                                                   ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_24[0]'                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                 ; To                                                                                                                                                          ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; 12.037 ns                               ; 56.84 MHz ( period = 17.592 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10] ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 6.311 ns                ;
; 12.055 ns                               ; 56.96 MHz ( period = 17.556 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[8] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10] ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 6.293 ns                ;
; 12.069 ns                               ; 57.05 MHz ( period = 17.528 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10] ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 6.279 ns                ;
; 12.117 ns                               ; 57.37 MHz ( period = 17.432 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[9]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 6.231 ns                ;
; 12.135 ns                               ; 57.48 MHz ( period = 17.396 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[8] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[9]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 6.213 ns                ;
; 12.149 ns                               ; 57.58 MHz ( period = 17.368 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[9]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 6.199 ns                ;
; 12.183 ns                               ; 57.80 MHz ( period = 17.300 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10] ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 6.165 ns                ;
; 12.197 ns                               ; 57.90 MHz ( period = 17.272 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[8]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 6.151 ns                ;
; 12.215 ns                               ; 58.02 MHz ( period = 17.236 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[8] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[8]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 6.133 ns                ;
; 12.219 ns                               ; 58.05 MHz ( period = 17.228 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10] ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 6.129 ns                ;
; 12.229 ns                               ; 58.11 MHz ( period = 17.208 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[8]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 6.119 ns                ;
; 12.263 ns                               ; 58.34 MHz ( period = 17.140 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[9]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 6.085 ns                ;
; 12.277 ns                               ; 58.44 MHz ( period = 17.112 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[7]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 6.071 ns                ;
; 12.295 ns                               ; 58.56 MHz ( period = 17.076 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[8] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[7]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 6.053 ns                ;
; 12.299 ns                               ; 58.59 MHz ( period = 17.068 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[9]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 6.049 ns                ;
; 12.309 ns                               ; 58.66 MHz ( period = 17.048 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[7]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 6.039 ns                ;
; 12.332 ns                               ; 58.82 MHz ( period = 17.002 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10] ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 6.016 ns                ;
; 12.343 ns                               ; 58.89 MHz ( period = 16.980 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[8]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 6.005 ns                ;
; 12.357 ns                               ; 58.99 MHz ( period = 16.952 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[6]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.991 ns                ;
; 12.365 ns                               ; 59.05 MHz ( period = 16.936 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10] ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.983 ns                ;
; 12.375 ns                               ; 59.12 MHz ( period = 16.916 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[8] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[6]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.973 ns                ;
; 12.379 ns                               ; 59.14 MHz ( period = 16.908 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[8]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.969 ns                ;
; 12.389 ns                               ; 59.21 MHz ( period = 16.888 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[6]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.959 ns                ;
; 12.412 ns                               ; 59.38 MHz ( period = 16.842 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[9]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.936 ns                ;
; 12.423 ns                               ; 59.45 MHz ( period = 16.820 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[7]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.925 ns                ;
; 12.437 ns                               ; 59.55 MHz ( period = 16.792 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.911 ns                ;
; 12.445 ns                               ; 59.61 MHz ( period = 16.776 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[9]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.903 ns                ;
; 12.455 ns                               ; 59.68 MHz ( period = 16.756 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[8] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.893 ns                ;
; 12.459 ns                               ; 59.71 MHz ( period = 16.748 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[7]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.889 ns                ;
; 12.469 ns                               ; 59.78 MHz ( period = 16.728 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.879 ns                ;
; 12.492 ns                               ; 59.94 MHz ( period = 16.682 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[8]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.856 ns                ;
; 12.503 ns                               ; 60.02 MHz ( period = 16.660 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[6]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.845 ns                ;
; 12.525 ns                               ; 60.18 MHz ( period = 16.616 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[8]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.823 ns                ;
; 12.539 ns                               ; 60.28 MHz ( period = 16.588 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[6]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.809 ns                ;
; 12.550 ns                               ; 60.36 MHz ( period = 16.566 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10] ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.801 ns                ;
; 12.568 ns                               ; 60.50 MHz ( period = 16.530 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[8] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10] ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.783 ns                ;
; 12.572 ns                               ; 60.53 MHz ( period = 16.522 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[7]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.776 ns                ;
; 12.582 ns                               ; 60.60 MHz ( period = 16.502 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10] ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.769 ns                ;
; 12.583 ns                               ; 60.61 MHz ( period = 16.500 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.765 ns                ;
; 12.605 ns                               ; 60.77 MHz ( period = 16.456 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[7]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.743 ns                ;
; 12.611 ns                               ; 60.81 MHz ( period = 16.444 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[4]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.737 ns                ;
; 12.619 ns                               ; 60.87 MHz ( period = 16.428 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.729 ns                ;
; 12.629 ns                               ; 60.95 MHz ( period = 16.408 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[8] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[4]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.719 ns                ;
; 12.630 ns                               ; 60.95 MHz ( period = 16.406 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[9]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.721 ns                ;
; 12.643 ns                               ; 61.05 MHz ( period = 16.380 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[4]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.705 ns                ;
; 12.648 ns                               ; 61.09 MHz ( period = 16.370 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[8] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[9]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.703 ns                ;
; 12.652 ns                               ; 61.12 MHz ( period = 16.362 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[6]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.696 ns                ;
; 12.662 ns                               ; 61.19 MHz ( period = 16.342 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[9]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.689 ns                ;
; 12.685 ns                               ; 61.36 MHz ( period = 16.296 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[6]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.663 ns                ;
; 12.691 ns                               ; 61.41 MHz ( period = 16.284 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[3]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.657 ns                ;
; 12.696 ns                               ; 61.45 MHz ( period = 16.274 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10] ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.655 ns                ;
; 12.709 ns                               ; 61.55 MHz ( period = 16.248 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[8] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[3]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.639 ns                ;
; 12.710 ns                               ; 61.55 MHz ( period = 16.246 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[8]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.641 ns                ;
; 12.723 ns                               ; 61.65 MHz ( period = 16.220 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[3]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.625 ns                ;
; 12.728 ns                               ; 61.69 MHz ( period = 16.210 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[8] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[8]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.623 ns                ;
; 12.730 ns                               ; 61.71 MHz ( period = 16.206 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[4]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.346 ns                 ; 5.616 ns                ;
; 12.732 ns                               ; 61.72 MHz ( period = 16.202 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.616 ns                ;
; 12.732 ns                               ; 61.72 MHz ( period = 16.202 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10] ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.619 ns                ;
; 12.742 ns                               ; 61.80 MHz ( period = 16.182 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[8]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.609 ns                ;
; 12.748 ns                               ; 61.84 MHz ( period = 16.170 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[8] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[4]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.346 ns                 ; 5.598 ns                ;
; 12.757 ns                               ; 61.91 MHz ( period = 16.152 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[4]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.591 ns                ;
; 12.762 ns                               ; 61.95 MHz ( period = 16.142 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[4]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.346 ns                 ; 5.584 ns                ;
; 12.765 ns                               ; 61.97 MHz ( period = 16.136 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.583 ns                ;
; 12.771 ns                               ; 62.02 MHz ( period = 16.124 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[2]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.577 ns                ;
; 12.776 ns                               ; 62.06 MHz ( period = 16.114 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[9]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.575 ns                ;
; 12.789 ns                               ; 62.16 MHz ( period = 16.088 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[8] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[2]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.559 ns                ;
; 12.790 ns                               ; 62.17 MHz ( period = 16.086 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[7]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.561 ns                ;
; 12.793 ns                               ; 62.19 MHz ( period = 16.080 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[4]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.555 ns                ;
; 12.803 ns                               ; 62.27 MHz ( period = 16.060 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[2]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.545 ns                ;
; 12.808 ns                               ; 62.31 MHz ( period = 16.050 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[8] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[7]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.543 ns                ;
; 12.812 ns                               ; 62.34 MHz ( period = 16.042 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[9]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.539 ns                ;
; 12.822 ns                               ; 62.41 MHz ( period = 16.022 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[7]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.529 ns                ;
; 12.837 ns                               ; 62.53 MHz ( period = 15.992 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[3]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.511 ns                ;
; 12.845 ns                               ; 62.59 MHz ( period = 15.976 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10] ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.506 ns                ;
; 12.851 ns                               ; 62.64 MHz ( period = 15.964 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[1]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.497 ns                ;
; 12.856 ns                               ; 62.68 MHz ( period = 15.954 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[8]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.495 ns                ;
; 12.869 ns                               ; 62.78 MHz ( period = 15.928 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[8] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[1]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.479 ns                ;
; 12.870 ns                               ; 62.79 MHz ( period = 15.926 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[6]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.481 ns                ;
; 12.873 ns                               ; 62.81 MHz ( period = 15.920 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[3]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.475 ns                ;
; 12.876 ns                               ; 62.84 MHz ( period = 15.914 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[4]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.346 ns                 ; 5.470 ns                ;
; 12.878 ns                               ; 62.85 MHz ( period = 15.910 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10] ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.473 ns                ;
; 12.883 ns                               ; 62.89 MHz ( period = 15.900 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[1]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.465 ns                ;
; 12.888 ns                               ; 62.93 MHz ( period = 15.890 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[8] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[6]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.463 ns                ;
; 12.892 ns                               ; 62.96 MHz ( period = 15.882 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[8]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.459 ns                ;
; 12.902 ns                               ; 63.04 MHz ( period = 15.862 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[6]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.449 ns                ;
; 12.906 ns                               ; 63.08 MHz ( period = 15.854 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[4]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.442 ns                ;
; 12.912 ns                               ; 63.12 MHz ( period = 15.842 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[4]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.346 ns                 ; 5.434 ns                ;
; 12.917 ns                               ; 63.16 MHz ( period = 15.832 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[2]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.431 ns                ;
; 12.925 ns                               ; 63.23 MHz ( period = 15.816 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[9]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.426 ns                ;
; 12.931 ns                               ; 63.28 MHz ( period = 15.804 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[0]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.417 ns                ;
; 12.936 ns                               ; 63.32 MHz ( period = 15.794 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[7]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.415 ns                ;
; 12.939 ns                               ; 63.34 MHz ( period = 15.788 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[4]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.409 ns                ;
; 12.949 ns                               ; 63.42 MHz ( period = 15.768 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[8] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[0]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.399 ns                ;
; 12.953 ns                               ; 63.45 MHz ( period = 15.760 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[2]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.395 ns                ;
; 12.958 ns                               ; 63.49 MHz ( period = 15.750 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[9]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.393 ns                ;
; 12.963 ns                               ; 63.53 MHz ( period = 15.740 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[0]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.385 ns                ;
; 12.972 ns                               ; 63.61 MHz ( period = 15.722 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[7]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.379 ns                ;
; 12.986 ns                               ; 63.72 MHz ( period = 15.694 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[3]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.362 ns                ;
; 12.997 ns                               ; 63.81 MHz ( period = 15.672 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[1]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.351 ns                ;
; 13.005 ns                               ; 63.87 MHz ( period = 15.656 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[8]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.346 ns                ;
; 13.011 ns                               ; 63.92 MHz ( period = 15.644 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[1]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.338 ns                ;
; 13.011 ns                               ; 63.92 MHz ( period = 15.644 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[5]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.338 ns                ;
; 13.011 ns                               ; 63.92 MHz ( period = 15.644 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[3]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.338 ns                ;
; 13.011 ns                               ; 63.92 MHz ( period = 15.644 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[6]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.338 ns                ;
; 13.011 ns                               ; 63.92 MHz ( period = 15.644 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[7]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.338 ns                ;
; 13.011 ns                               ; 63.92 MHz ( period = 15.644 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[8]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.338 ns                ;
; 13.011 ns                               ; 63.92 MHz ( period = 15.644 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[10]                                 ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.338 ns                ;
; 13.011 ns                               ; 63.92 MHz ( period = 15.644 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[9]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.338 ns                ;
; 13.016 ns                               ; 63.96 MHz ( period = 15.634 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[6]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.335 ns                ;
; 13.019 ns                               ; 63.99 MHz ( period = 15.628 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[3]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.329 ns                ;
; 13.025 ns                               ; 64.04 MHz ( period = 15.616 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[4]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.346 ns                 ; 5.321 ns                ;
; 13.029 ns                               ; 64.07 MHz ( period = 15.608 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[8] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[1]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.320 ns                ;
; 13.029 ns                               ; 64.07 MHz ( period = 15.608 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[8] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[5]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.320 ns                ;
; 13.029 ns                               ; 64.07 MHz ( period = 15.608 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[8] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[3]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.320 ns                ;
; 13.029 ns                               ; 64.07 MHz ( period = 15.608 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[8] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[6]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.320 ns                ;
; 13.029 ns                               ; 64.07 MHz ( period = 15.608 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[8] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[7]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.320 ns                ;
; 13.029 ns                               ; 64.07 MHz ( period = 15.608 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[8] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[8]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.320 ns                ;
; 13.029 ns                               ; 64.07 MHz ( period = 15.608 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[8] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[10]                                 ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.320 ns                ;
; 13.029 ns                               ; 64.07 MHz ( period = 15.608 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[8] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[9]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.320 ns                ;
; 13.033 ns                               ; 64.10 MHz ( period = 15.600 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[1]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.315 ns                ;
; 13.038 ns                               ; 64.14 MHz ( period = 15.590 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[8]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.313 ns                ;
; 13.043 ns                               ; 64.18 MHz ( period = 15.580 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[1]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.306 ns                ;
; 13.043 ns                               ; 64.18 MHz ( period = 15.580 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[5]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.306 ns                ;
; 13.043 ns                               ; 64.18 MHz ( period = 15.580 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[3]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.306 ns                ;
; 13.043 ns                               ; 64.18 MHz ( period = 15.580 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[6]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.306 ns                ;
; 13.043 ns                               ; 64.18 MHz ( period = 15.580 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[7]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.306 ns                ;
; 13.043 ns                               ; 64.18 MHz ( period = 15.580 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[8]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.306 ns                ;
; 13.043 ns                               ; 64.18 MHz ( period = 15.580 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[10]                                 ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.306 ns                ;
; 13.043 ns                               ; 64.18 MHz ( period = 15.580 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[9]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.306 ns                ;
; 13.044 ns                               ; 64.19 MHz ( period = 15.578 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.307 ns                ;
; 13.052 ns                               ; 64.26 MHz ( period = 15.562 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[6]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.299 ns                ;
; 13.058 ns                               ; 64.31 MHz ( period = 15.550 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[4]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.346 ns                 ; 5.288 ns                ;
; 13.062 ns                               ; 64.34 MHz ( period = 15.542 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[8] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.289 ns                ;
; 13.066 ns                               ; 64.37 MHz ( period = 15.534 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[2]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.282 ns                ;
; 13.070 ns                               ; 64.41 MHz ( period = 15.526 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[9] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10] ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.278 ns                ;
; 13.076 ns                               ; 64.46 MHz ( period = 15.514 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.275 ns                ;
; 13.077 ns                               ; 64.47 MHz ( period = 15.512 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[0]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.271 ns                ;
; 13.085 ns                               ; 64.53 MHz ( period = 15.496 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[7]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.266 ns                ;
; 13.099 ns                               ; 64.65 MHz ( period = 15.468 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[2]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.249 ns                ;
; 13.113 ns                               ; 64.77 MHz ( period = 15.440 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[0]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.235 ns                ;
; 13.118 ns                               ; 64.81 MHz ( period = 15.430 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[7]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.233 ns                ;
; 13.124 ns                               ; 64.86 MHz ( period = 15.418 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[4]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.227 ns                ;
; 13.142 ns                               ; 65.01 MHz ( period = 15.382 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[8] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[4]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.209 ns                ;
; 13.146 ns                               ; 65.04 MHz ( period = 15.374 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[1]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.202 ns                ;
; 13.150 ns                               ; 65.08 MHz ( period = 15.366 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[9] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[9]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.198 ns                ;
; 13.156 ns                               ; 65.13 MHz ( period = 15.354 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[4]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.195 ns                ;
; 13.157 ns                               ; 65.14 MHz ( period = 15.352 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[1]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.192 ns                ;
; 13.157 ns                               ; 65.14 MHz ( period = 15.352 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[5]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.192 ns                ;
; 13.157 ns                               ; 65.14 MHz ( period = 15.352 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[3]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.192 ns                ;
; 13.157 ns                               ; 65.14 MHz ( period = 15.352 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[6]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.192 ns                ;
; 13.157 ns                               ; 65.14 MHz ( period = 15.352 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[7]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.192 ns                ;
; 13.157 ns                               ; 65.14 MHz ( period = 15.352 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[8]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.192 ns                ;
; 13.157 ns                               ; 65.14 MHz ( period = 15.352 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[10]                                 ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.192 ns                ;
; 13.157 ns                               ; 65.14 MHz ( period = 15.352 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[9]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.192 ns                ;
; 13.165 ns                               ; 65.21 MHz ( period = 15.336 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[6]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.186 ns                ;
; 13.179 ns                               ; 65.33 MHz ( period = 15.308 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[1]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.169 ns                ;
; 13.190 ns                               ; 65.42 MHz ( period = 15.286 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.161 ns                ;
; 13.193 ns                               ; 65.45 MHz ( period = 15.280 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[1]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.156 ns                ;
; 13.193 ns                               ; 65.45 MHz ( period = 15.280 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[5]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.156 ns                ;
; 13.193 ns                               ; 65.45 MHz ( period = 15.280 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[3]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.156 ns                ;
; 13.193 ns                               ; 65.45 MHz ( period = 15.280 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[6]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.156 ns                ;
; 13.193 ns                               ; 65.45 MHz ( period = 15.280 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[7]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.156 ns                ;
; 13.193 ns                               ; 65.45 MHz ( period = 15.280 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[8]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.156 ns                ;
; 13.193 ns                               ; 65.45 MHz ( period = 15.280 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[10]                                 ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.156 ns                ;
; 13.193 ns                               ; 65.45 MHz ( period = 15.280 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[9]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.156 ns                ;
; 13.198 ns                               ; 65.49 MHz ( period = 15.270 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[6]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.153 ns                ;
; 13.204 ns                               ; 65.54 MHz ( period = 15.258 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[3]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.147 ns                ;
; 13.222 ns                               ; 65.69 MHz ( period = 15.222 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[8] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[3]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.129 ns                ;
; 13.226 ns                               ; 65.73 MHz ( period = 15.214 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[0]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.122 ns                ;
; 13.226 ns                               ; 65.73 MHz ( period = 15.214 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.125 ns                ;
; 13.230 ns                               ; 65.76 MHz ( period = 15.206 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[9] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[8]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.118 ns                ;
; 13.236 ns                               ; 65.82 MHz ( period = 15.194 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[3]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.115 ns                ;
; 13.238 ns                               ; 65.83 MHz ( period = 15.190 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[2]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.110 ns                ;
; 13.238 ns                               ; 65.83 MHz ( period = 15.190 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[0]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.110 ns                ;
; 13.256 ns                               ; 65.99 MHz ( period = 15.154 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[8] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[2]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.092 ns                ;
; 13.256 ns                               ; 65.99 MHz ( period = 15.154 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[8] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[0]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.092 ns                ;
; 13.259 ns                               ; 66.02 MHz ( period = 15.148 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[0]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.089 ns                ;
; 13.270 ns                               ; 66.11 MHz ( period = 15.126 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[4]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.081 ns                ;
; 13.270 ns                               ; 66.11 MHz ( period = 15.126 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[2]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.078 ns                ;
; 13.270 ns                               ; 66.11 MHz ( period = 15.126 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[0]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.078 ns                ;
; 13.284 ns                               ; 66.23 MHz ( period = 15.098 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[7] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[2]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.067 ns                ;
; 13.302 ns                               ; 66.39 MHz ( period = 15.062 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[8] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[2]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.049 ns                ;
; 13.306 ns                               ; 66.43 MHz ( period = 15.054 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[3] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[4]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.045 ns                ;
; 13.306 ns                               ; 66.43 MHz ( period = 15.054 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[1]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.043 ns                ;
; 13.306 ns                               ; 66.43 MHz ( period = 15.054 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[5]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.043 ns                ;
; 13.306 ns                               ; 66.43 MHz ( period = 15.054 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[3]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.043 ns                ;
; 13.306 ns                               ; 66.43 MHz ( period = 15.054 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[6]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.043 ns                ;
; 13.306 ns                               ; 66.43 MHz ( period = 15.054 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[7]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.043 ns                ;
; 13.306 ns                               ; 66.43 MHz ( period = 15.054 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[8]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.043 ns                ;
; 13.306 ns                               ; 66.43 MHz ( period = 15.054 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[10]                                 ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.043 ns                ;
; 13.306 ns                               ; 66.43 MHz ( period = 15.054 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[9]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.043 ns                ;
; 13.310 ns                               ; 66.46 MHz ( period = 15.046 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[9] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[7]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.348 ns                 ; 5.038 ns                ;
; 13.316 ns                               ; 66.52 MHz ( period = 15.034 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[4] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[2]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.035 ns                ;
; 13.339 ns                               ; 66.72 MHz ( period = 14.988 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.351 ns                 ; 5.012 ns                ;
; 13.339 ns                               ; 66.72 MHz ( period = 14.988 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[1]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.010 ns                ;
; 13.339 ns                               ; 66.72 MHz ( period = 14.988 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[5]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.010 ns                ;
; 13.339 ns                               ; 66.72 MHz ( period = 14.988 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[3]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.010 ns                ;
; 13.339 ns                               ; 66.72 MHz ( period = 14.988 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[6]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.010 ns                ;
; 13.339 ns                               ; 66.72 MHz ( period = 14.988 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[7]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.010 ns                ;
; 13.339 ns                               ; 66.72 MHz ( period = 14.988 ns )                    ; VGA_Controller:VGA_DISPLAY|V_Cont[2] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[8]                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 20.833 ns                   ; 18.349 ns                 ; 5.010 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                      ;                                                                                                                                                             ;             ;             ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_50'                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                    ; To                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 172.83 MHz ( period = 5.786 ns )                    ; Reset_Delay:u2|Cont[10] ; Reset_Delay:u2|Cont[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.547 ns                ;
; N/A                                     ; 172.83 MHz ( period = 5.786 ns )                    ; Reset_Delay:u2|Cont[10] ; Reset_Delay:u2|Cont[11] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.547 ns                ;
; N/A                                     ; 172.83 MHz ( period = 5.786 ns )                    ; Reset_Delay:u2|Cont[10] ; Reset_Delay:u2|Cont[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.547 ns                ;
; N/A                                     ; 172.83 MHz ( period = 5.786 ns )                    ; Reset_Delay:u2|Cont[10] ; Reset_Delay:u2|Cont[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.547 ns                ;
; N/A                                     ; 172.83 MHz ( period = 5.786 ns )                    ; Reset_Delay:u2|Cont[10] ; Reset_Delay:u2|Cont[13] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.547 ns                ;
; N/A                                     ; 172.83 MHz ( period = 5.786 ns )                    ; Reset_Delay:u2|Cont[10] ; Reset_Delay:u2|Cont[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.547 ns                ;
; N/A                                     ; 172.83 MHz ( period = 5.786 ns )                    ; Reset_Delay:u2|Cont[10] ; Reset_Delay:u2|Cont[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.547 ns                ;
; N/A                                     ; 172.83 MHz ( period = 5.786 ns )                    ; Reset_Delay:u2|Cont[10] ; Reset_Delay:u2|Cont[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.547 ns                ;
; N/A                                     ; 172.83 MHz ( period = 5.786 ns )                    ; Reset_Delay:u2|Cont[10] ; Reset_Delay:u2|Cont[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.547 ns                ;
; N/A                                     ; 172.83 MHz ( period = 5.786 ns )                    ; Reset_Delay:u2|Cont[10] ; Reset_Delay:u2|Cont[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.547 ns                ;
; N/A                                     ; 172.83 MHz ( period = 5.786 ns )                    ; Reset_Delay:u2|Cont[10] ; Reset_Delay:u2|Cont[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.547 ns                ;
; N/A                                     ; 172.83 MHz ( period = 5.786 ns )                    ; Reset_Delay:u2|Cont[10] ; Reset_Delay:u2|Cont[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.547 ns                ;
; N/A                                     ; 172.83 MHz ( period = 5.786 ns )                    ; Reset_Delay:u2|Cont[10] ; Reset_Delay:u2|Cont[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.547 ns                ;
; N/A                                     ; 172.83 MHz ( period = 5.786 ns )                    ; Reset_Delay:u2|Cont[10] ; Reset_Delay:u2|Cont[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.547 ns                ;
; N/A                                     ; 172.83 MHz ( period = 5.786 ns )                    ; Reset_Delay:u2|Cont[10] ; Reset_Delay:u2|Cont[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.547 ns                ;
; N/A                                     ; 176.18 MHz ( period = 5.676 ns )                    ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.435 ns                ;
; N/A                                     ; 176.18 MHz ( period = 5.676 ns )                    ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[11] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.435 ns                ;
; N/A                                     ; 176.18 MHz ( period = 5.676 ns )                    ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.435 ns                ;
; N/A                                     ; 176.18 MHz ( period = 5.676 ns )                    ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.435 ns                ;
; N/A                                     ; 176.18 MHz ( period = 5.676 ns )                    ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[13] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.435 ns                ;
; N/A                                     ; 176.18 MHz ( period = 5.676 ns )                    ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.435 ns                ;
; N/A                                     ; 176.18 MHz ( period = 5.676 ns )                    ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.435 ns                ;
; N/A                                     ; 176.18 MHz ( period = 5.676 ns )                    ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.435 ns                ;
; N/A                                     ; 176.18 MHz ( period = 5.676 ns )                    ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.435 ns                ;
; N/A                                     ; 176.18 MHz ( period = 5.676 ns )                    ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.435 ns                ;
; N/A                                     ; 176.18 MHz ( period = 5.676 ns )                    ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.435 ns                ;
; N/A                                     ; 176.18 MHz ( period = 5.676 ns )                    ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.435 ns                ;
; N/A                                     ; 176.18 MHz ( period = 5.676 ns )                    ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.435 ns                ;
; N/A                                     ; 176.18 MHz ( period = 5.676 ns )                    ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.435 ns                ;
; N/A                                     ; 176.18 MHz ( period = 5.676 ns )                    ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.435 ns                ;
; N/A                                     ; 181.03 MHz ( period = 5.524 ns )                    ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; 181.03 MHz ( period = 5.524 ns )                    ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[11] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; 181.03 MHz ( period = 5.524 ns )                    ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; 181.03 MHz ( period = 5.524 ns )                    ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; 181.03 MHz ( period = 5.524 ns )                    ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[13] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; 181.03 MHz ( period = 5.524 ns )                    ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; 181.03 MHz ( period = 5.524 ns )                    ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; 181.03 MHz ( period = 5.524 ns )                    ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; 181.03 MHz ( period = 5.524 ns )                    ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; 181.03 MHz ( period = 5.524 ns )                    ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; 181.03 MHz ( period = 5.524 ns )                    ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; 181.03 MHz ( period = 5.524 ns )                    ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; 181.03 MHz ( period = 5.524 ns )                    ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; 181.03 MHz ( period = 5.524 ns )                    ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; 181.03 MHz ( period = 5.524 ns )                    ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.283 ns                ;
; N/A                                     ; 182.75 MHz ( period = 5.472 ns )                    ; Reset_Delay:u2|Cont[11] ; Reset_Delay:u2|Cont[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.233 ns                ;
; N/A                                     ; 182.75 MHz ( period = 5.472 ns )                    ; Reset_Delay:u2|Cont[11] ; Reset_Delay:u2|Cont[11] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.233 ns                ;
; N/A                                     ; 182.75 MHz ( period = 5.472 ns )                    ; Reset_Delay:u2|Cont[11] ; Reset_Delay:u2|Cont[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.233 ns                ;
; N/A                                     ; 182.75 MHz ( period = 5.472 ns )                    ; Reset_Delay:u2|Cont[11] ; Reset_Delay:u2|Cont[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.233 ns                ;
; N/A                                     ; 182.75 MHz ( period = 5.472 ns )                    ; Reset_Delay:u2|Cont[11] ; Reset_Delay:u2|Cont[13] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.233 ns                ;
; N/A                                     ; 182.75 MHz ( period = 5.472 ns )                    ; Reset_Delay:u2|Cont[11] ; Reset_Delay:u2|Cont[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.233 ns                ;
; N/A                                     ; 182.75 MHz ( period = 5.472 ns )                    ; Reset_Delay:u2|Cont[11] ; Reset_Delay:u2|Cont[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.233 ns                ;
; N/A                                     ; 182.75 MHz ( period = 5.472 ns )                    ; Reset_Delay:u2|Cont[11] ; Reset_Delay:u2|Cont[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.233 ns                ;
; N/A                                     ; 182.75 MHz ( period = 5.472 ns )                    ; Reset_Delay:u2|Cont[11] ; Reset_Delay:u2|Cont[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.233 ns                ;
; N/A                                     ; 182.75 MHz ( period = 5.472 ns )                    ; Reset_Delay:u2|Cont[11] ; Reset_Delay:u2|Cont[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.233 ns                ;
; N/A                                     ; 182.75 MHz ( period = 5.472 ns )                    ; Reset_Delay:u2|Cont[11] ; Reset_Delay:u2|Cont[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.233 ns                ;
; N/A                                     ; 182.75 MHz ( period = 5.472 ns )                    ; Reset_Delay:u2|Cont[11] ; Reset_Delay:u2|Cont[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.233 ns                ;
; N/A                                     ; 182.75 MHz ( period = 5.472 ns )                    ; Reset_Delay:u2|Cont[11] ; Reset_Delay:u2|Cont[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.233 ns                ;
; N/A                                     ; 182.75 MHz ( period = 5.472 ns )                    ; Reset_Delay:u2|Cont[11] ; Reset_Delay:u2|Cont[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.233 ns                ;
; N/A                                     ; 182.75 MHz ( period = 5.472 ns )                    ; Reset_Delay:u2|Cont[11] ; Reset_Delay:u2|Cont[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.233 ns                ;
; N/A                                     ; 183.82 MHz ( period = 5.440 ns )                    ; Reset_Delay:u2|Cont[10] ; Reset_Delay:u2|Cont[20] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.203 ns                ;
; N/A                                     ; 183.82 MHz ( period = 5.440 ns )                    ; Reset_Delay:u2|Cont[10] ; Reset_Delay:u2|Cont[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.203 ns                ;
; N/A                                     ; 183.82 MHz ( period = 5.440 ns )                    ; Reset_Delay:u2|Cont[10] ; Reset_Delay:u2|Cont[18] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.203 ns                ;
; N/A                                     ; 183.82 MHz ( period = 5.440 ns )                    ; Reset_Delay:u2|Cont[10] ; Reset_Delay:u2|Cont[24] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.203 ns                ;
; N/A                                     ; 183.82 MHz ( period = 5.440 ns )                    ; Reset_Delay:u2|Cont[10] ; Reset_Delay:u2|Cont[16] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.203 ns                ;
; N/A                                     ; 183.82 MHz ( period = 5.440 ns )                    ; Reset_Delay:u2|Cont[10] ; Reset_Delay:u2|Cont[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.203 ns                ;
; N/A                                     ; 183.82 MHz ( period = 5.440 ns )                    ; Reset_Delay:u2|Cont[10] ; Reset_Delay:u2|Cont[23] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.203 ns                ;
; N/A                                     ; 183.82 MHz ( period = 5.440 ns )                    ; Reset_Delay:u2|Cont[10] ; Reset_Delay:u2|Cont[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.203 ns                ;
; N/A                                     ; 183.82 MHz ( period = 5.440 ns )                    ; Reset_Delay:u2|Cont[10] ; Reset_Delay:u2|Cont[21] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.203 ns                ;
; N/A                                     ; 183.82 MHz ( period = 5.440 ns )                    ; Reset_Delay:u2|Cont[10] ; Reset_Delay:u2|Cont[29] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.203 ns                ;
; N/A                                     ; 183.82 MHz ( period = 5.440 ns )                    ; Reset_Delay:u2|Cont[10] ; Reset_Delay:u2|Cont[31] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.203 ns                ;
; N/A                                     ; 183.82 MHz ( period = 5.440 ns )                    ; Reset_Delay:u2|Cont[10] ; Reset_Delay:u2|Cont[30] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.203 ns                ;
; N/A                                     ; 183.82 MHz ( period = 5.440 ns )                    ; Reset_Delay:u2|Cont[10] ; Reset_Delay:u2|Cont[27] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.203 ns                ;
; N/A                                     ; 183.82 MHz ( period = 5.440 ns )                    ; Reset_Delay:u2|Cont[10] ; Reset_Delay:u2|Cont[25] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.203 ns                ;
; N/A                                     ; 183.82 MHz ( period = 5.440 ns )                    ; Reset_Delay:u2|Cont[10] ; Reset_Delay:u2|Cont[26] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.203 ns                ;
; N/A                                     ; 183.82 MHz ( period = 5.440 ns )                    ; Reset_Delay:u2|Cont[10] ; Reset_Delay:u2|Cont[28] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.203 ns                ;
; N/A                                     ; 184.37 MHz ( period = 5.424 ns )                    ; Reset_Delay:u2|Cont[13] ; Reset_Delay:u2|Cont[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.185 ns                ;
; N/A                                     ; 184.37 MHz ( period = 5.424 ns )                    ; Reset_Delay:u2|Cont[13] ; Reset_Delay:u2|Cont[11] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.185 ns                ;
; N/A                                     ; 184.37 MHz ( period = 5.424 ns )                    ; Reset_Delay:u2|Cont[13] ; Reset_Delay:u2|Cont[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.185 ns                ;
; N/A                                     ; 184.37 MHz ( period = 5.424 ns )                    ; Reset_Delay:u2|Cont[13] ; Reset_Delay:u2|Cont[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.185 ns                ;
; N/A                                     ; 184.37 MHz ( period = 5.424 ns )                    ; Reset_Delay:u2|Cont[13] ; Reset_Delay:u2|Cont[13] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.185 ns                ;
; N/A                                     ; 184.37 MHz ( period = 5.424 ns )                    ; Reset_Delay:u2|Cont[13] ; Reset_Delay:u2|Cont[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.185 ns                ;
; N/A                                     ; 184.37 MHz ( period = 5.424 ns )                    ; Reset_Delay:u2|Cont[13] ; Reset_Delay:u2|Cont[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.185 ns                ;
; N/A                                     ; 184.37 MHz ( period = 5.424 ns )                    ; Reset_Delay:u2|Cont[13] ; Reset_Delay:u2|Cont[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.185 ns                ;
; N/A                                     ; 184.37 MHz ( period = 5.424 ns )                    ; Reset_Delay:u2|Cont[13] ; Reset_Delay:u2|Cont[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.185 ns                ;
; N/A                                     ; 184.37 MHz ( period = 5.424 ns )                    ; Reset_Delay:u2|Cont[13] ; Reset_Delay:u2|Cont[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.185 ns                ;
; N/A                                     ; 184.37 MHz ( period = 5.424 ns )                    ; Reset_Delay:u2|Cont[13] ; Reset_Delay:u2|Cont[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.185 ns                ;
; N/A                                     ; 184.37 MHz ( period = 5.424 ns )                    ; Reset_Delay:u2|Cont[13] ; Reset_Delay:u2|Cont[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.185 ns                ;
; N/A                                     ; 184.37 MHz ( period = 5.424 ns )                    ; Reset_Delay:u2|Cont[13] ; Reset_Delay:u2|Cont[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.185 ns                ;
; N/A                                     ; 184.37 MHz ( period = 5.424 ns )                    ; Reset_Delay:u2|Cont[13] ; Reset_Delay:u2|Cont[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.185 ns                ;
; N/A                                     ; 184.37 MHz ( period = 5.424 ns )                    ; Reset_Delay:u2|Cont[13] ; Reset_Delay:u2|Cont[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.185 ns                ;
; N/A                                     ; 185.70 MHz ( period = 5.385 ns )                    ; Reset_Delay:u2|Cont[15] ; Reset_Delay:u2|Cont[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.146 ns                ;
; N/A                                     ; 185.70 MHz ( period = 5.385 ns )                    ; Reset_Delay:u2|Cont[15] ; Reset_Delay:u2|Cont[11] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.146 ns                ;
; N/A                                     ; 185.70 MHz ( period = 5.385 ns )                    ; Reset_Delay:u2|Cont[15] ; Reset_Delay:u2|Cont[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.146 ns                ;
; N/A                                     ; 185.70 MHz ( period = 5.385 ns )                    ; Reset_Delay:u2|Cont[15] ; Reset_Delay:u2|Cont[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.146 ns                ;
; N/A                                     ; 185.70 MHz ( period = 5.385 ns )                    ; Reset_Delay:u2|Cont[15] ; Reset_Delay:u2|Cont[13] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.146 ns                ;
; N/A                                     ; 185.70 MHz ( period = 5.385 ns )                    ; Reset_Delay:u2|Cont[15] ; Reset_Delay:u2|Cont[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.146 ns                ;
; N/A                                     ; 185.70 MHz ( period = 5.385 ns )                    ; Reset_Delay:u2|Cont[15] ; Reset_Delay:u2|Cont[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.146 ns                ;
; N/A                                     ; 185.70 MHz ( period = 5.385 ns )                    ; Reset_Delay:u2|Cont[15] ; Reset_Delay:u2|Cont[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.146 ns                ;
; N/A                                     ; 185.70 MHz ( period = 5.385 ns )                    ; Reset_Delay:u2|Cont[15] ; Reset_Delay:u2|Cont[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.146 ns                ;
; N/A                                     ; 185.70 MHz ( period = 5.385 ns )                    ; Reset_Delay:u2|Cont[15] ; Reset_Delay:u2|Cont[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.146 ns                ;
; N/A                                     ; 185.70 MHz ( period = 5.385 ns )                    ; Reset_Delay:u2|Cont[15] ; Reset_Delay:u2|Cont[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.146 ns                ;
; N/A                                     ; 185.70 MHz ( period = 5.385 ns )                    ; Reset_Delay:u2|Cont[15] ; Reset_Delay:u2|Cont[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.146 ns                ;
; N/A                                     ; 185.70 MHz ( period = 5.385 ns )                    ; Reset_Delay:u2|Cont[15] ; Reset_Delay:u2|Cont[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.146 ns                ;
; N/A                                     ; 185.70 MHz ( period = 5.385 ns )                    ; Reset_Delay:u2|Cont[15] ; Reset_Delay:u2|Cont[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.146 ns                ;
; N/A                                     ; 185.70 MHz ( period = 5.385 ns )                    ; Reset_Delay:u2|Cont[15] ; Reset_Delay:u2|Cont[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.146 ns                ;
; N/A                                     ; 186.29 MHz ( period = 5.368 ns )                    ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.127 ns                ;
; N/A                                     ; 186.29 MHz ( period = 5.368 ns )                    ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[11] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.127 ns                ;
; N/A                                     ; 186.29 MHz ( period = 5.368 ns )                    ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.127 ns                ;
; N/A                                     ; 186.29 MHz ( period = 5.368 ns )                    ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.127 ns                ;
; N/A                                     ; 186.29 MHz ( period = 5.368 ns )                    ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[13] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.127 ns                ;
; N/A                                     ; 186.29 MHz ( period = 5.368 ns )                    ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.127 ns                ;
; N/A                                     ; 186.29 MHz ( period = 5.368 ns )                    ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.127 ns                ;
; N/A                                     ; 186.29 MHz ( period = 5.368 ns )                    ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.127 ns                ;
; N/A                                     ; 186.29 MHz ( period = 5.368 ns )                    ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.127 ns                ;
; N/A                                     ; 186.29 MHz ( period = 5.368 ns )                    ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.127 ns                ;
; N/A                                     ; 186.29 MHz ( period = 5.368 ns )                    ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.127 ns                ;
; N/A                                     ; 186.29 MHz ( period = 5.368 ns )                    ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.127 ns                ;
; N/A                                     ; 186.29 MHz ( period = 5.368 ns )                    ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.127 ns                ;
; N/A                                     ; 186.29 MHz ( period = 5.368 ns )                    ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.127 ns                ;
; N/A                                     ; 186.29 MHz ( period = 5.368 ns )                    ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.127 ns                ;
; N/A                                     ; 187.62 MHz ( period = 5.330 ns )                    ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[20] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.091 ns                ;
; N/A                                     ; 187.62 MHz ( period = 5.330 ns )                    ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.091 ns                ;
; N/A                                     ; 187.62 MHz ( period = 5.330 ns )                    ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[18] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.091 ns                ;
; N/A                                     ; 187.62 MHz ( period = 5.330 ns )                    ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[24] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.091 ns                ;
; N/A                                     ; 187.62 MHz ( period = 5.330 ns )                    ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[16] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.091 ns                ;
; N/A                                     ; 187.62 MHz ( period = 5.330 ns )                    ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.091 ns                ;
; N/A                                     ; 187.62 MHz ( period = 5.330 ns )                    ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[23] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.091 ns                ;
; N/A                                     ; 187.62 MHz ( period = 5.330 ns )                    ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.091 ns                ;
; N/A                                     ; 187.62 MHz ( period = 5.330 ns )                    ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[21] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.091 ns                ;
; N/A                                     ; 187.62 MHz ( period = 5.330 ns )                    ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[29] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.091 ns                ;
; N/A                                     ; 187.62 MHz ( period = 5.330 ns )                    ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[31] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.091 ns                ;
; N/A                                     ; 187.62 MHz ( period = 5.330 ns )                    ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[30] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.091 ns                ;
; N/A                                     ; 187.62 MHz ( period = 5.330 ns )                    ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[27] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.091 ns                ;
; N/A                                     ; 187.62 MHz ( period = 5.330 ns )                    ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[25] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.091 ns                ;
; N/A                                     ; 187.62 MHz ( period = 5.330 ns )                    ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[26] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.091 ns                ;
; N/A                                     ; 187.62 MHz ( period = 5.330 ns )                    ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[28] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.091 ns                ;
; N/A                                     ; 187.69 MHz ( period = 5.328 ns )                    ; Reset_Delay:u2|Cont[10] ; Reset_Delay:u2|Cont[0]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.089 ns                ;
; N/A                                     ; 188.75 MHz ( period = 5.298 ns )                    ; Reset_Delay:u2|Cont[8]  ; Reset_Delay:u2|Cont[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.059 ns                ;
; N/A                                     ; 188.75 MHz ( period = 5.298 ns )                    ; Reset_Delay:u2|Cont[8]  ; Reset_Delay:u2|Cont[11] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.059 ns                ;
; N/A                                     ; 188.75 MHz ( period = 5.298 ns )                    ; Reset_Delay:u2|Cont[8]  ; Reset_Delay:u2|Cont[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.059 ns                ;
; N/A                                     ; 188.75 MHz ( period = 5.298 ns )                    ; Reset_Delay:u2|Cont[8]  ; Reset_Delay:u2|Cont[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.059 ns                ;
; N/A                                     ; 188.75 MHz ( period = 5.298 ns )                    ; Reset_Delay:u2|Cont[8]  ; Reset_Delay:u2|Cont[13] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.059 ns                ;
; N/A                                     ; 188.75 MHz ( period = 5.298 ns )                    ; Reset_Delay:u2|Cont[8]  ; Reset_Delay:u2|Cont[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.059 ns                ;
; N/A                                     ; 188.75 MHz ( period = 5.298 ns )                    ; Reset_Delay:u2|Cont[8]  ; Reset_Delay:u2|Cont[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.059 ns                ;
; N/A                                     ; 188.75 MHz ( period = 5.298 ns )                    ; Reset_Delay:u2|Cont[8]  ; Reset_Delay:u2|Cont[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.059 ns                ;
; N/A                                     ; 188.75 MHz ( period = 5.298 ns )                    ; Reset_Delay:u2|Cont[8]  ; Reset_Delay:u2|Cont[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.059 ns                ;
; N/A                                     ; 188.75 MHz ( period = 5.298 ns )                    ; Reset_Delay:u2|Cont[8]  ; Reset_Delay:u2|Cont[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.059 ns                ;
; N/A                                     ; 188.75 MHz ( period = 5.298 ns )                    ; Reset_Delay:u2|Cont[8]  ; Reset_Delay:u2|Cont[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.059 ns                ;
; N/A                                     ; 188.75 MHz ( period = 5.298 ns )                    ; Reset_Delay:u2|Cont[8]  ; Reset_Delay:u2|Cont[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.059 ns                ;
; N/A                                     ; 188.75 MHz ( period = 5.298 ns )                    ; Reset_Delay:u2|Cont[8]  ; Reset_Delay:u2|Cont[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.059 ns                ;
; N/A                                     ; 188.75 MHz ( period = 5.298 ns )                    ; Reset_Delay:u2|Cont[8]  ; Reset_Delay:u2|Cont[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.059 ns                ;
; N/A                                     ; 188.75 MHz ( period = 5.298 ns )                    ; Reset_Delay:u2|Cont[8]  ; Reset_Delay:u2|Cont[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.059 ns                ;
; N/A                                     ; 191.64 MHz ( period = 5.218 ns )                    ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[0]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.977 ns                ;
; N/A                                     ; 192.20 MHz ( period = 5.203 ns )                    ; Reset_Delay:u2|Cont[14] ; Reset_Delay:u2|Cont[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.964 ns                ;
; N/A                                     ; 192.20 MHz ( period = 5.203 ns )                    ; Reset_Delay:u2|Cont[14] ; Reset_Delay:u2|Cont[11] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.964 ns                ;
; N/A                                     ; 192.20 MHz ( period = 5.203 ns )                    ; Reset_Delay:u2|Cont[14] ; Reset_Delay:u2|Cont[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.964 ns                ;
; N/A                                     ; 192.20 MHz ( period = 5.203 ns )                    ; Reset_Delay:u2|Cont[14] ; Reset_Delay:u2|Cont[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.964 ns                ;
; N/A                                     ; 192.20 MHz ( period = 5.203 ns )                    ; Reset_Delay:u2|Cont[14] ; Reset_Delay:u2|Cont[13] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.964 ns                ;
; N/A                                     ; 192.20 MHz ( period = 5.203 ns )                    ; Reset_Delay:u2|Cont[14] ; Reset_Delay:u2|Cont[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.964 ns                ;
; N/A                                     ; 192.20 MHz ( period = 5.203 ns )                    ; Reset_Delay:u2|Cont[14] ; Reset_Delay:u2|Cont[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.964 ns                ;
; N/A                                     ; 192.20 MHz ( period = 5.203 ns )                    ; Reset_Delay:u2|Cont[14] ; Reset_Delay:u2|Cont[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.964 ns                ;
; N/A                                     ; 192.20 MHz ( period = 5.203 ns )                    ; Reset_Delay:u2|Cont[14] ; Reset_Delay:u2|Cont[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.964 ns                ;
; N/A                                     ; 192.20 MHz ( period = 5.203 ns )                    ; Reset_Delay:u2|Cont[14] ; Reset_Delay:u2|Cont[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.964 ns                ;
; N/A                                     ; 192.20 MHz ( period = 5.203 ns )                    ; Reset_Delay:u2|Cont[14] ; Reset_Delay:u2|Cont[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.964 ns                ;
; N/A                                     ; 192.20 MHz ( period = 5.203 ns )                    ; Reset_Delay:u2|Cont[14] ; Reset_Delay:u2|Cont[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.964 ns                ;
; N/A                                     ; 192.20 MHz ( period = 5.203 ns )                    ; Reset_Delay:u2|Cont[14] ; Reset_Delay:u2|Cont[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.964 ns                ;
; N/A                                     ; 192.20 MHz ( period = 5.203 ns )                    ; Reset_Delay:u2|Cont[14] ; Reset_Delay:u2|Cont[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.964 ns                ;
; N/A                                     ; 192.20 MHz ( period = 5.203 ns )                    ; Reset_Delay:u2|Cont[14] ; Reset_Delay:u2|Cont[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.964 ns                ;
; N/A                                     ; 193.12 MHz ( period = 5.178 ns )                    ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[20] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.939 ns                ;
; N/A                                     ; 193.12 MHz ( period = 5.178 ns )                    ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[19] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.939 ns                ;
; N/A                                     ; 193.12 MHz ( period = 5.178 ns )                    ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[18] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.939 ns                ;
; N/A                                     ; 193.12 MHz ( period = 5.178 ns )                    ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[24] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.939 ns                ;
; N/A                                     ; 193.12 MHz ( period = 5.178 ns )                    ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[16] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.939 ns                ;
; N/A                                     ; 193.12 MHz ( period = 5.178 ns )                    ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[17] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.939 ns                ;
; N/A                                     ; 193.12 MHz ( period = 5.178 ns )                    ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[23] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.939 ns                ;
; N/A                                     ; 193.12 MHz ( period = 5.178 ns )                    ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[22] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.939 ns                ;
; N/A                                     ; 193.12 MHz ( period = 5.178 ns )                    ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[21] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.939 ns                ;
; N/A                                     ; 193.12 MHz ( period = 5.178 ns )                    ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[29] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.939 ns                ;
; N/A                                     ; 193.12 MHz ( period = 5.178 ns )                    ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[31] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.939 ns                ;
; N/A                                     ; 193.12 MHz ( period = 5.178 ns )                    ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[30] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.939 ns                ;
; N/A                                     ; 193.12 MHz ( period = 5.178 ns )                    ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[27] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.939 ns                ;
; N/A                                     ; 193.12 MHz ( period = 5.178 ns )                    ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[25] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.939 ns                ;
; N/A                                     ; 193.12 MHz ( period = 5.178 ns )                    ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[26] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.939 ns                ;
; N/A                                     ; 193.12 MHz ( period = 5.178 ns )                    ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[28] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.939 ns                ;
; N/A                                     ; 193.80 MHz ( period = 5.160 ns )                    ; Reset_Delay:u2|Cont[9]  ; Reset_Delay:u2|Cont[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.921 ns                ;
; N/A                                     ; 193.80 MHz ( period = 5.160 ns )                    ; Reset_Delay:u2|Cont[9]  ; Reset_Delay:u2|Cont[11] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.921 ns                ;
; N/A                                     ; 193.80 MHz ( period = 5.160 ns )                    ; Reset_Delay:u2|Cont[9]  ; Reset_Delay:u2|Cont[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.921 ns                ;
; N/A                                     ; 193.80 MHz ( period = 5.160 ns )                    ; Reset_Delay:u2|Cont[9]  ; Reset_Delay:u2|Cont[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.921 ns                ;
; N/A                                     ; 193.80 MHz ( period = 5.160 ns )                    ; Reset_Delay:u2|Cont[9]  ; Reset_Delay:u2|Cont[13] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.921 ns                ;
; N/A                                     ; 193.80 MHz ( period = 5.160 ns )                    ; Reset_Delay:u2|Cont[9]  ; Reset_Delay:u2|Cont[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.921 ns                ;
; N/A                                     ; 193.80 MHz ( period = 5.160 ns )                    ; Reset_Delay:u2|Cont[9]  ; Reset_Delay:u2|Cont[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.921 ns                ;
; N/A                                     ; 193.80 MHz ( period = 5.160 ns )                    ; Reset_Delay:u2|Cont[9]  ; Reset_Delay:u2|Cont[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.921 ns                ;
; N/A                                     ; 193.80 MHz ( period = 5.160 ns )                    ; Reset_Delay:u2|Cont[9]  ; Reset_Delay:u2|Cont[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.921 ns                ;
; N/A                                     ; 193.80 MHz ( period = 5.160 ns )                    ; Reset_Delay:u2|Cont[9]  ; Reset_Delay:u2|Cont[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.921 ns                ;
; N/A                                     ; 193.80 MHz ( period = 5.160 ns )                    ; Reset_Delay:u2|Cont[9]  ; Reset_Delay:u2|Cont[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.921 ns                ;
; N/A                                     ; 193.80 MHz ( period = 5.160 ns )                    ; Reset_Delay:u2|Cont[9]  ; Reset_Delay:u2|Cont[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.921 ns                ;
; N/A                                     ; 193.80 MHz ( period = 5.160 ns )                    ; Reset_Delay:u2|Cont[9]  ; Reset_Delay:u2|Cont[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.921 ns                ;
; N/A                                     ; 193.80 MHz ( period = 5.160 ns )                    ; Reset_Delay:u2|Cont[9]  ; Reset_Delay:u2|Cont[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.921 ns                ;
; N/A                                     ; 193.80 MHz ( period = 5.160 ns )                    ; Reset_Delay:u2|Cont[9]  ; Reset_Delay:u2|Cont[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.921 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                         ;                         ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'GPIO_1[5]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                         ; To                                                                                                                                                                                                     ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 147.93 MHz ( period = 6.760 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10]                                            ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.521 ns                ;
; N/A                                     ; 148.63 MHz ( period = 6.728 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10]                                            ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.489 ns                ;
; N/A                                     ; 149.70 MHz ( period = 6.680 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[9]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.441 ns                ;
; N/A                                     ; 150.42 MHz ( period = 6.648 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[9]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.409 ns                ;
; N/A                                     ; 150.49 MHz ( period = 6.645 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10]                                            ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.406 ns                ;
; N/A                                     ; 151.52 MHz ( period = 6.600 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[8]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.361 ns                ;
; N/A                                     ; 152.25 MHz ( period = 6.568 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[8]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.329 ns                ;
; N/A                                     ; 152.32 MHz ( period = 6.565 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[9]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.326 ns                ;
; N/A                                     ; 153.37 MHz ( period = 6.520 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[7]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.281 ns                ;
; N/A                                     ; 154.13 MHz ( period = 6.488 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[7]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.249 ns                ;
; N/A                                     ; 154.20 MHz ( period = 6.485 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[8]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.246 ns                ;
; N/A                                     ; 154.58 MHz ( period = 6.469 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10]                                            ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.230 ns                ;
; N/A                                     ; 154.66 MHz ( period = 6.466 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10]                                            ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.227 ns                ;
; N/A                                     ; 156.13 MHz ( period = 6.405 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[7]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.166 ns                ;
; N/A                                     ; 156.52 MHz ( period = 6.389 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[9]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.150 ns                ;
; N/A                                     ; 156.59 MHz ( period = 6.386 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[9]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.147 ns                ;
; N/A                                     ; 157.08 MHz ( period = 6.366 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[8]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10]                                            ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.127 ns                ;
; N/A                                     ; 157.58 MHz ( period = 6.346 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[6]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.107 ns                ;
; N/A                                     ; 158.38 MHz ( period = 6.314 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[6]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.075 ns                ;
; N/A                                     ; 158.50 MHz ( period = 6.309 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[8]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.070 ns                ;
; N/A                                     ; 158.58 MHz ( period = 6.306 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[8]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.067 ns                ;
; N/A                                     ; 159.08 MHz ( period = 6.286 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[8]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[9]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.047 ns                ;
; N/A                                     ; 159.59 MHz ( period = 6.266 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.027 ns                ;
; N/A                                     ; 160.41 MHz ( period = 6.234 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.995 ns                ;
; N/A                                     ; 160.49 MHz ( period = 6.231 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[6]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.992 ns                ;
; N/A                                     ; 160.54 MHz ( period = 6.229 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[7]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.990 ns                ;
; N/A                                     ; 160.62 MHz ( period = 6.226 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[7]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.987 ns                ;
; N/A                                     ; 161.13 MHz ( period = 6.206 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[8]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[8]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.967 ns                ;
; N/A                                     ; 161.66 MHz ( period = 6.186 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[4]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.947 ns                ;
; N/A                                     ; 162.50 MHz ( period = 6.154 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[4]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.915 ns                ;
; N/A                                     ; 162.58 MHz ( period = 6.151 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.912 ns                ;
; N/A                                     ; 163.16 MHz ( period = 6.129 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[9]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10]                                            ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.890 ns                ;
; N/A                                     ; 163.24 MHz ( period = 6.126 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[8]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[7]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.887 ns                ;
; N/A                                     ; 163.77 MHz ( period = 6.106 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.867 ns                ;
; N/A                                     ; 164.64 MHz ( period = 6.074 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.835 ns                ;
; N/A                                     ; 164.72 MHz ( period = 6.071 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[4]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.832 ns                ;
; N/A                                     ; 165.15 MHz ( period = 6.055 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[6]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.816 ns                ;
; N/A                                     ; 165.23 MHz ( period = 6.052 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[6]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.813 ns                ;
; N/A                                     ; 165.32 MHz ( period = 6.049 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[9]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[9]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.810 ns                ;
; N/A                                     ; 165.95 MHz ( period = 6.026 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[2]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.787 ns                ;
; N/A                                     ; 166.44 MHz ( period = 6.008 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[7]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10]                                            ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.769 ns                ;
; N/A                                     ; 166.83 MHz ( period = 5.994 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[2]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.755 ns                ;
; N/A                                     ; 166.92 MHz ( period = 5.991 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.752 ns                ;
; N/A                                     ; 167.36 MHz ( period = 5.975 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.736 ns                ;
; N/A                                     ; 167.45 MHz ( period = 5.972 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.733 ns                ;
; N/A                                     ; 167.53 MHz ( period = 5.969 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[9]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[8]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.730 ns                ;
; N/A                                     ; 168.01 MHz ( period = 5.952 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[8]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[6]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.713 ns                ;
; N/A                                     ; 168.18 MHz ( period = 5.946 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.707 ns                ;
; N/A                                     ; 168.69 MHz ( period = 5.928 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[7]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[9]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.689 ns                ;
; N/A                                     ; 169.09 MHz ( period = 5.914 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.675 ns                ;
; N/A                                     ; 169.18 MHz ( period = 5.911 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[2]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.672 ns                ;
; N/A                                     ; 169.64 MHz ( period = 5.895 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[4]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.656 ns                ;
; N/A                                     ; 169.72 MHz ( period = 5.892 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[4]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.653 ns                ;
; N/A                                     ; 169.81 MHz ( period = 5.889 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[9]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[7]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.650 ns                ;
; N/A                                     ; 170.30 MHz ( period = 5.872 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[8]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.633 ns                ;
; N/A                                     ; 170.47 MHz ( period = 5.866 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[0]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.627 ns                ;
; N/A                                     ; 171.00 MHz ( period = 5.848 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[7]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[8]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.609 ns                ;
; N/A                                     ; 171.17 MHz ( period = 5.842 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10]                                            ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.599 ns                ;
; N/A                                     ; 171.41 MHz ( period = 5.834 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[0]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.595 ns                ;
; N/A                                     ; 171.50 MHz ( period = 5.831 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.592 ns                ;
; N/A                                     ; 171.97 MHz ( period = 5.815 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.576 ns                ;
; N/A                                     ; 172.06 MHz ( period = 5.812 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.573 ns                ;
; N/A                                     ; 172.06 MHz ( period = 5.812 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_we_reg        ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.124 ns                ;
; N/A                                     ; 172.06 MHz ( period = 5.812 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_datain_reg0   ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.106 ns                ;
; N/A                                     ; 172.06 MHz ( period = 5.812 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_address_reg0  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.124 ns                ;
; N/A                                     ; 172.06 MHz ( period = 5.812 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_address_reg1  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.124 ns                ;
; N/A                                     ; 172.06 MHz ( period = 5.812 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_address_reg2  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.124 ns                ;
; N/A                                     ; 172.06 MHz ( period = 5.812 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_address_reg3  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.124 ns                ;
; N/A                                     ; 172.06 MHz ( period = 5.812 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_address_reg4  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.124 ns                ;
; N/A                                     ; 172.06 MHz ( period = 5.812 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_address_reg5  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.124 ns                ;
; N/A                                     ; 172.06 MHz ( period = 5.812 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_address_reg6  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.124 ns                ;
; N/A                                     ; 172.06 MHz ( period = 5.812 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_address_reg7  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.124 ns                ;
; N/A                                     ; 172.06 MHz ( period = 5.812 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_address_reg8  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.124 ns                ;
; N/A                                     ; 172.06 MHz ( period = 5.812 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_address_reg9  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.124 ns                ;
; N/A                                     ; 172.06 MHz ( period = 5.812 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_datain_reg1   ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.106 ns                ;
; N/A                                     ; 172.06 MHz ( period = 5.812 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_datain_reg2   ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.106 ns                ;
; N/A                                     ; 172.06 MHz ( period = 5.812 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_datain_reg3   ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.106 ns                ;
; N/A                                     ; 172.24 MHz ( period = 5.806 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10]                                            ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.563 ns                ;
; N/A                                     ; 172.29 MHz ( period = 5.804 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a12~portb_we_reg       ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.102 ns                ;
; N/A                                     ; 172.29 MHz ( period = 5.804 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a12~portb_datain_reg0  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.084 ns                ;
; N/A                                     ; 172.29 MHz ( period = 5.804 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a12~portb_address_reg0 ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.102 ns                ;
; N/A                                     ; 172.29 MHz ( period = 5.804 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a12~portb_address_reg1 ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.102 ns                ;
; N/A                                     ; 172.29 MHz ( period = 5.804 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a12~portb_address_reg2 ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.102 ns                ;
; N/A                                     ; 172.29 MHz ( period = 5.804 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a12~portb_address_reg3 ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.102 ns                ;
; N/A                                     ; 172.29 MHz ( period = 5.804 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a12~portb_address_reg4 ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.102 ns                ;
; N/A                                     ; 172.29 MHz ( period = 5.804 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a12~portb_address_reg5 ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.102 ns                ;
; N/A                                     ; 172.29 MHz ( period = 5.804 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a12~portb_address_reg6 ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.102 ns                ;
; N/A                                     ; 172.29 MHz ( period = 5.804 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a12~portb_address_reg7 ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.102 ns                ;
; N/A                                     ; 172.29 MHz ( period = 5.804 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a12~portb_address_reg8 ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.102 ns                ;
; N/A                                     ; 172.29 MHz ( period = 5.804 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a12~portb_address_reg9 ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.102 ns                ;
; N/A                                     ; 172.29 MHz ( period = 5.804 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a12~portb_datain_reg1  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.084 ns                ;
; N/A                                     ; 172.29 MHz ( period = 5.804 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a12~portb_datain_reg2  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.084 ns                ;
; N/A                                     ; 172.29 MHz ( period = 5.804 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a12~portb_datain_reg3  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.084 ns                ;
; N/A                                     ; 172.65 MHz ( period = 5.792 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[8]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[4]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.553 ns                ;
; N/A                                     ; 173.01 MHz ( period = 5.780 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_we_reg        ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.092 ns                ;
; N/A                                     ; 173.01 MHz ( period = 5.780 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_datain_reg0   ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.074 ns                ;
; N/A                                     ; 173.01 MHz ( period = 5.780 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_address_reg0  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.092 ns                ;
; N/A                                     ; 173.01 MHz ( period = 5.780 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_address_reg1  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.092 ns                ;
; N/A                                     ; 173.01 MHz ( period = 5.780 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_address_reg2  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.092 ns                ;
; N/A                                     ; 173.01 MHz ( period = 5.780 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_address_reg3  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.092 ns                ;
; N/A                                     ; 173.01 MHz ( period = 5.780 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_address_reg4  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.092 ns                ;
; N/A                                     ; 173.01 MHz ( period = 5.780 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_address_reg5  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.092 ns                ;
; N/A                                     ; 173.01 MHz ( period = 5.780 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_address_reg6  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.092 ns                ;
; N/A                                     ; 173.01 MHz ( period = 5.780 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_address_reg7  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.092 ns                ;
; N/A                                     ; 173.01 MHz ( period = 5.780 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_address_reg8  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.092 ns                ;
; N/A                                     ; 173.01 MHz ( period = 5.780 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_address_reg9  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.092 ns                ;
; N/A                                     ; 173.01 MHz ( period = 5.780 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_datain_reg1   ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.074 ns                ;
; N/A                                     ; 173.01 MHz ( period = 5.780 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_datain_reg2   ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.074 ns                ;
; N/A                                     ; 173.01 MHz ( period = 5.780 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_datain_reg3   ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.074 ns                ;
; N/A                                     ; 173.25 MHz ( period = 5.772 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a12~portb_we_reg       ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.070 ns                ;
; N/A                                     ; 173.25 MHz ( period = 5.772 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a12~portb_datain_reg0  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.052 ns                ;
; N/A                                     ; 173.25 MHz ( period = 5.772 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a12~portb_address_reg0 ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.070 ns                ;
; N/A                                     ; 173.25 MHz ( period = 5.772 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a12~portb_address_reg1 ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.070 ns                ;
; N/A                                     ; 173.25 MHz ( period = 5.772 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a12~portb_address_reg2 ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.070 ns                ;
; N/A                                     ; 173.25 MHz ( period = 5.772 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a12~portb_address_reg3 ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.070 ns                ;
; N/A                                     ; 173.25 MHz ( period = 5.772 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a12~portb_address_reg4 ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.070 ns                ;
; N/A                                     ; 173.25 MHz ( period = 5.772 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a12~portb_address_reg5 ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.070 ns                ;
; N/A                                     ; 173.25 MHz ( period = 5.772 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a12~portb_address_reg6 ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.070 ns                ;
; N/A                                     ; 173.25 MHz ( period = 5.772 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a12~portb_address_reg7 ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.070 ns                ;
; N/A                                     ; 173.25 MHz ( period = 5.772 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a12~portb_address_reg8 ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.070 ns                ;
; N/A                                     ; 173.25 MHz ( period = 5.772 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a12~portb_address_reg9 ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.070 ns                ;
; N/A                                     ; 173.25 MHz ( period = 5.772 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a12~portb_datain_reg1  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.052 ns                ;
; N/A                                     ; 173.25 MHz ( period = 5.772 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a12~portb_datain_reg2  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.052 ns                ;
; N/A                                     ; 173.25 MHz ( period = 5.772 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a12~portb_datain_reg3  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.052 ns                ;
; N/A                                     ; 173.37 MHz ( period = 5.768 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[7]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[7]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.529 ns                ;
; N/A                                     ; 173.55 MHz ( period = 5.762 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[9]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.519 ns                ;
; N/A                                     ; 173.88 MHz ( period = 5.751 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[0]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.512 ns                ;
; N/A                                     ; 174.37 MHz ( period = 5.735 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[2]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.496 ns                ;
; N/A                                     ; 174.46 MHz ( period = 5.732 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[2]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.493 ns                ;
; N/A                                     ; 174.64 MHz ( period = 5.726 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[9]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.483 ns                ;
; N/A                                     ; 174.98 MHz ( period = 5.715 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[9]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[6]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.476 ns                ;
; N/A                                     ; 175.07 MHz ( period = 5.712 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[8]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.473 ns                ;
; N/A                                     ; 175.53 MHz ( period = 5.697 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_we_reg        ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.009 ns                ;
; N/A                                     ; 175.53 MHz ( period = 5.697 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_datain_reg0   ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.991 ns                ;
; N/A                                     ; 175.53 MHz ( period = 5.697 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_address_reg0  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.009 ns                ;
; N/A                                     ; 175.53 MHz ( period = 5.697 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_address_reg1  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.009 ns                ;
; N/A                                     ; 175.53 MHz ( period = 5.697 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_address_reg2  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.009 ns                ;
; N/A                                     ; 175.53 MHz ( period = 5.697 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_address_reg3  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.009 ns                ;
; N/A                                     ; 175.53 MHz ( period = 5.697 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_address_reg4  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.009 ns                ;
; N/A                                     ; 175.53 MHz ( period = 5.697 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_address_reg5  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.009 ns                ;
; N/A                                     ; 175.53 MHz ( period = 5.697 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_address_reg6  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.009 ns                ;
; N/A                                     ; 175.53 MHz ( period = 5.697 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_address_reg7  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.009 ns                ;
; N/A                                     ; 175.53 MHz ( period = 5.697 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_address_reg8  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.009 ns                ;
; N/A                                     ; 175.53 MHz ( period = 5.697 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_address_reg9  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 6.009 ns                ;
; N/A                                     ; 175.53 MHz ( period = 5.697 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_datain_reg1   ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.991 ns                ;
; N/A                                     ; 175.53 MHz ( period = 5.697 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_datain_reg2   ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.991 ns                ;
; N/A                                     ; 175.53 MHz ( period = 5.697 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_datain_reg3   ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.991 ns                ;
; N/A                                     ; 175.78 MHz ( period = 5.689 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a12~portb_we_reg       ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.987 ns                ;
; N/A                                     ; 175.78 MHz ( period = 5.689 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a12~portb_datain_reg0  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.969 ns                ;
; N/A                                     ; 175.78 MHz ( period = 5.689 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a12~portb_address_reg0 ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.987 ns                ;
; N/A                                     ; 175.78 MHz ( period = 5.689 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a12~portb_address_reg1 ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.987 ns                ;
; N/A                                     ; 175.78 MHz ( period = 5.689 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a12~portb_address_reg2 ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.987 ns                ;
; N/A                                     ; 175.78 MHz ( period = 5.689 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a12~portb_address_reg3 ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.987 ns                ;
; N/A                                     ; 175.78 MHz ( period = 5.689 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a12~portb_address_reg4 ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.987 ns                ;
; N/A                                     ; 175.78 MHz ( period = 5.689 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a12~portb_address_reg5 ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.987 ns                ;
; N/A                                     ; 175.78 MHz ( period = 5.689 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a12~portb_address_reg6 ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.987 ns                ;
; N/A                                     ; 175.78 MHz ( period = 5.689 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a12~portb_address_reg7 ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.987 ns                ;
; N/A                                     ; 175.78 MHz ( period = 5.689 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a12~portb_address_reg8 ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.987 ns                ;
; N/A                                     ; 175.78 MHz ( period = 5.689 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a12~portb_address_reg9 ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.987 ns                ;
; N/A                                     ; 175.78 MHz ( period = 5.689 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a12~portb_datain_reg1  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.969 ns                ;
; N/A                                     ; 175.78 MHz ( period = 5.689 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a12~portb_datain_reg2  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.969 ns                ;
; N/A                                     ; 175.78 MHz ( period = 5.689 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a12~portb_datain_reg3  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.969 ns                ;
; N/A                                     ; 175.99 MHz ( period = 5.682 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[8]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.439 ns                ;
; N/A                                     ; 176.83 MHz ( period = 5.655 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.416 ns                ;
; N/A                                     ; 176.93 MHz ( period = 5.652 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.413 ns                ;
; N/A                                     ; 177.12 MHz ( period = 5.646 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[8]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.403 ns                ;
; N/A                                     ; 177.46 MHz ( period = 5.635 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[9]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.396 ns                ;
; N/A                                     ; 177.56 MHz ( period = 5.632 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[8]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[2]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.393 ns                ;
; N/A                                     ; 178.51 MHz ( period = 5.602 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[5] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[7]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.359 ns                ;
; N/A                                     ; 178.76 MHz ( period = 5.594 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[7]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[6]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.355 ns                ;
; N/A                                     ; 179.37 MHz ( period = 5.575 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[0]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.336 ns                ;
; N/A                                     ; 179.47 MHz ( period = 5.572 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[0]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.333 ns                ;
; N/A                                     ; 179.66 MHz ( period = 5.566 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[6] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[7]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.323 ns                ;
; N/A                                     ; 179.76 MHz ( period = 5.563 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[9] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10]                                            ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 180.02 MHz ( period = 5.555 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[9]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[4]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.316 ns                ;
; N/A                                     ; 180.12 MHz ( period = 5.552 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[8]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                                             ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.313 ns                ;
; N/A                                     ; 181.13 MHz ( period = 5.521 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_we_reg        ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.833 ns                ;
; N/A                                     ; 181.13 MHz ( period = 5.521 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_datain_reg0   ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.815 ns                ;
; N/A                                     ; 181.13 MHz ( period = 5.521 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_address_reg0  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.833 ns                ;
; N/A                                     ; 181.13 MHz ( period = 5.521 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_address_reg1  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.833 ns                ;
; N/A                                     ; 181.13 MHz ( period = 5.521 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_address_reg2  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.833 ns                ;
; N/A                                     ; 181.13 MHz ( period = 5.521 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_address_reg3  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.833 ns                ;
; N/A                                     ; 181.13 MHz ( period = 5.521 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_address_reg4  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.833 ns                ;
; N/A                                     ; 181.13 MHz ( period = 5.521 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_address_reg5  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.833 ns                ;
; N/A                                     ; 181.13 MHz ( period = 5.521 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_address_reg6  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.833 ns                ;
; N/A                                     ; 181.13 MHz ( period = 5.521 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_address_reg7  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.833 ns                ;
; N/A                                     ; 181.13 MHz ( period = 5.521 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_address_reg8  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.833 ns                ;
; N/A                                     ; 181.13 MHz ( period = 5.521 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_address_reg9  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.833 ns                ;
; N/A                                     ; 181.13 MHz ( period = 5.521 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_datain_reg1   ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.815 ns                ;
; N/A                                     ; 181.13 MHz ( period = 5.521 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_datain_reg2   ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.815 ns                ;
; N/A                                     ; 181.13 MHz ( period = 5.521 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[6]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_datain_reg3   ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.815 ns                ;
; N/A                                     ; 181.23 MHz ( period = 5.518 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_address_reg3  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.830 ns                ;
; N/A                                     ; 181.23 MHz ( period = 5.518 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_address_reg4  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.830 ns                ;
; N/A                                     ; 181.23 MHz ( period = 5.518 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_address_reg5  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.830 ns                ;
; N/A                                     ; 181.23 MHz ( period = 5.518 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_address_reg6  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.830 ns                ;
; N/A                                     ; 181.23 MHz ( period = 5.518 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_address_reg7  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.830 ns                ;
; N/A                                     ; 181.23 MHz ( period = 5.518 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_address_reg8  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.830 ns                ;
; N/A                                     ; 181.23 MHz ( period = 5.518 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_address_reg9  ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.830 ns                ;
; N/A                                     ; 181.23 MHz ( period = 5.518 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_datain_reg1   ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.812 ns                ;
; N/A                                     ; 181.23 MHz ( period = 5.518 ns )                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~portb_datain_reg2   ; GPIO_1[5]  ; GPIO_1[5] ; None                        ; None                      ; 5.812 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                              ;                                                                                                                                                                                                        ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                         ; To                                                                                                                                                                                                    ; From Clock                                        ; To Clock                                          ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.445 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag                                                                                                                                       ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|do_rw                                                                                                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|do_rw                                                                                                                                         ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|OUT_VALID                                                                                                                             ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|OUT_VALID                                                                                                                                                      ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|IN_REQ                                                                                                                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|IN_REQ                                                                                                                                                         ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Write                                                                                                                                 ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Write                                                                                                                                                          ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Read                                                                                                                                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Read                                                                                                                                                           ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|do_precharge                                                                                                         ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|do_precharge                                                                                                                                  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|init_timer[0]                                                                                              ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|init_timer[0]                                                                                                                       ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|ex_write                                                                                                             ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|ex_write                                                                                                                                      ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|ex_read                                                                                                              ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|ex_read                                                                                                                                       ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mWR_DONE                                                                                                                              ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mWR_DONE                                                                                                                                                       ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mRD_DONE                                                                                                                              ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mRD_DONE                                                                                                                                                       ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|REF_ACK                                                                                                                                       ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|CM_ACK                                                                                                                                        ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|REF_REQ                                                                                                                             ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|CMD_ACK                                                                                                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|CMD_ACK                                                                                                                             ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|do_load_mode                                                                                                         ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|do_load_mode                                                                                                                                  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|ST[0]                                                                                                                                 ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|ST[0]                                                                                                                                                          ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.612 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe10a[10] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe11a[10]                          ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.621 ns                 ;
; 0.614 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_shift[0]                                                                                                          ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|do_rw                                                                                                                                         ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.623 ns                 ;
; 0.615 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|CAS_N                                                                                                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|CAS_N                                                                                                                                                          ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.624 ns                 ;
; 0.616 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|CS_N[0]                                                                                                              ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|CS_N[0]                                                                                                                                                        ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.625 ns                 ;
; 0.617 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[17]                                                                                                                             ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|SADDR[17]                                                                                                                           ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.626 ns                 ;
; 0.617 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[13]                                                                                                                             ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|SADDR[13]                                                                                                                           ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.626 ns                 ;
; 0.618 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|SADDR[17]                                                                                                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|SA[9]                                                                                                                                         ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.627 ns                 ;
; 0.618 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[16]                                                                                                                             ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|SADDR[16]                                                                                                                           ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.627 ns                 ;
; 0.618 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe10a[5]  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe11a[5]                           ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.627 ns                 ;
; 0.618 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[8]                                                                                                                              ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|SADDR[8]                                                                                                                            ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.627 ns                 ;
; 0.620 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|oe4                                                                                                                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|OE                                                                                                                                            ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.629 ns                 ;
; 0.620 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[19]                                                                                                                             ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|SADDR[19]                                                                                                                           ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.629 ns                 ;
; 0.620 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[10]                                                                                                                             ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|SADDR[10]                                                                                                                           ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.629 ns                 ;
; 0.622 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[10]                                                 ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_brp|dffe8a[8]                                                         ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.631 ns                 ;
; 0.623 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[21]                                                                                                                             ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|SADDR[21]                                                                                                                           ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.632 ns                 ;
; 0.624 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[12]                                                                                                                             ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|SADDR[12]                                                                                                                           ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.633 ns                 ;
; 0.625 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10]                 ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10]                                          ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.634 ns                 ;
; 0.629 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10]                                            ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.638 ns                 ;
; 0.629 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rRD2_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rRD2_ADDR[22]                                                                                                                                                  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.638 ns                 ;
; 0.629 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rRD1_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rRD1_ADDR[22]                                                                                                                                                  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.638 ns                 ;
; 0.629 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|timer[15]                                                                                                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|timer[15]                                                                                                                           ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.638 ns                 ;
; 0.629 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|init_timer[15]                                                                                             ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|init_timer[15]                                                                                                                      ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.638 ns                 ;
; 0.631 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe11a[7]  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_bwp|dffe8a[7]                                                         ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.640 ns                 ;
; 0.633 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10]                                            ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.642 ns                 ;
; 0.633 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[10]                                                 ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_brp|dffe8a[8]                                                         ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.642 ns                 ;
; 0.634 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR1_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR1_ADDR[22]                                                                                                                                                  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.643 ns                 ;
; 0.634 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR2_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR2_ADDR[22]                                                                                                                                                  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.643 ns                 ;
; 0.635 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[8]  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[8]                                                         ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.644 ns                 ;
; 0.641 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_brp|dffe8a[1]                                                         ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.650 ns                 ;
; 0.641 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_brp|dffe8a[2]                                                         ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.650 ns                 ;
; 0.642 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_brp|dffe8a[2]                                                         ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.651 ns                 ;
; 0.642 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_brp|dffe8a[3]                                                         ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.651 ns                 ;
; 0.644 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[8]  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[8]                                                         ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.653 ns                 ;
; 0.645 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_brp|dffe8a[5]                                                         ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.654 ns                 ;
; 0.645 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_brp|dffe8a[6]                                                         ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.654 ns                 ;
; 0.649 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_brp|dffe8a[3]                                                         ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.658 ns                 ;
; 0.651 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[7]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[7]                                                                           ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.660 ns                 ;
; 0.661 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|do_writea                                                                                                                                     ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.670 ns                 ;
; 0.662 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|command_done                                                                                                         ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rp_done                                                                                                                                       ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.671 ns                 ;
; 0.665 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|command_done                                                                                                         ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rp_shift[3]                                                                                                                                   ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.674 ns                 ;
; 0.665 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|do_refresh                                                                                                                                    ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.674 ns                 ;
; 0.667 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|command_done                                                                                                         ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rp_shift[0]                                                                                                                                   ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.676 ns                 ;
; 0.669 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|command_done                                                                                                         ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rp_shift[1]                                                                                                                                   ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.678 ns                 ;
; 0.672 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|command_done                                                                                                         ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rp_shift[2]                                                                                                                                   ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.681 ns                 ;
; 0.763 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[18]                                                                                                                             ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|SADDR[18]                                                                                                                           ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.772 ns                 ;
; 0.763 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe10a[8]  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe11a[8]                           ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.772 ns                 ;
; 0.766 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe10a[9]  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe11a[9]                           ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.775 ns                 ;
; 0.772 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|do_initial                                                                                                           ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|oe4                                                                                                                                           ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.781 ns                 ;
; 0.773 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|do_initial                                                                                                           ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|CS_N[0]                                                                                                                                       ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.782 ns                 ;
; 0.773 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rp_shift[1]                                                                                                          ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rp_shift[0]                                                                                                                                   ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.782 ns                 ;
; 0.773 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rp_shift[0]                                                                                                          ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rp_done                                                                                                                                       ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.782 ns                 ;
; 0.778 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|do_rw                                                                                                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|SA[10]                                                                                                                                        ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.787 ns                 ;
; 0.783 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[10] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[8]                                                         ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.792 ns                 ;
; 0.784 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[0]                                                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_brp|dffe8a[0]                                                         ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.793 ns                 ;
; 0.786 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe10a[7]  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe11a[7]                           ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.795 ns                 ;
; 0.789 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Write                                                                                                                                 ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|DQM[0]                                                                                                                                                         ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.798 ns                 ;
; 0.791 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[15]                                                                                                                             ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|SADDR[15]                                                                                                                           ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 0.799 ns                 ;
; 0.791 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|ST[2]                                                                                                                                 ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|PM_STOP                                                                                                                                                        ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.800 ns                 ;
; 0.797 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[6]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[6]                                                                           ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.806 ns                 ;
; 0.798 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe11a[10] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_bwp|dffe8a[7]                                                         ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.807 ns                 ;
; 0.802 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe11a[10] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_bwp|dffe8a[8]                                                         ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.811 ns                 ;
; 0.804 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[4]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[4]                                                                           ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.813 ns                 ;
; 0.810 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[4]                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4]                                                         ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.819 ns                 ;
; 0.823 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[0]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~porta_address_reg0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.056 ns                   ; 0.879 ns                 ;
; 0.826 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[2]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|ram_block6a8~porta_address_reg2 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.056 ns                   ; 0.882 ns                 ;
; 0.845 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|RAS_N                                                                                                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|RAS_N                                                                                                                                                          ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.854 ns                 ;
; 0.845 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|WE_N                                                                                                                 ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|WE_N                                                                                                                                                           ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.854 ns                 ;
; 0.848 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[11]                                                                                                                             ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|SADDR[11]                                                                                                                           ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.857 ns                 ;
; 0.861 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[8]                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|delayed_wrptr_g[8]                                                                    ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 0.869 ns                 ;
; 0.863 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|SADDR[9]                                                                                                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|SA[1]                                                                                                                                         ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.872 ns                 ;
; 0.864 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[7]                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[7]                                                         ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.873 ns                 ;
; 0.867 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe11a[5]  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_bwp|dffe8a[5]                                                         ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.876 ns                 ;
; 0.883 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR1_ADDR[12]                                                                                                                         ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[12]                                                                                                                                                      ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 0.893 ns                 ;
; 0.885 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[2]  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2]                                                         ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.003 ns                   ; 0.888 ns                 ;
; 0.899 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10]                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|delayed_wrptr_g[10]                                                                   ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.908 ns                 ;
; 0.905 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[8]                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[8]                                                         ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.914 ns                 ;
; 0.912 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[8]                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[7]                                                         ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.921 ns                 ;
; 0.913 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[8]                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[8]                                                         ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.922 ns                 ;
; 0.924 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|SADDR[22]                                                                                                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|CS_N[0]                                                                                                                                       ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.933 ns                 ;
; 0.943 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Pre_RD                                                                                                                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|CMD[0]                                                                                                                                                         ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.952 ns                 ;
; 0.945 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|timer[1]                                                                                                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|timer[1]                                                                                                                            ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.954 ns                 ;
; 0.946 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|timer[9]                                                                                                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|timer[9]                                                                                                                            ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.955 ns                 ;
; 0.947 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|timer[11]                                                                                                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|timer[11]                                                                                                                           ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.956 ns                 ;
; 0.947 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|timer[7]                                                                                                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|timer[7]                                                                                                                            ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.956 ns                 ;
; 0.947 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|timer[13]                                                                                                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|timer[13]                                                                                                                           ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.956 ns                 ;
; 0.947 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|ST[8]                                                                                                                                 ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|PM_STOP                                                                                                                                                        ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.956 ns                 ;
; 0.948 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[7]  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[6]                                                         ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.957 ns                 ;
; 0.949 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[7]  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5]                                                         ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.958 ns                 ;
; 0.956 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|command_delay[6]                                                                                                     ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|command_delay[5]                                                                                                                              ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.965 ns                 ;
; 0.957 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[4]                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[5]                                             ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.966 ns                 ;
; 0.959 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[8]                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[9]                                             ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.968 ns                 ;
; 0.963 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[2]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[3]                                           ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.972 ns                 ;
; 0.963 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[0]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[1]                                           ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.972 ns                 ;
; 0.966 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[6]                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[7]                                             ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.975 ns                 ;
; 0.966 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|command_delay[1]                                                                                                     ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|command_delay[0]                                                                                                                              ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.975 ns                 ;
; 0.967 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[9]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[9]                                           ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.976 ns                 ;
; 0.968 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[0]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[1]                                           ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.977 ns                 ;
; 0.968 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|init_timer[0]                                                                                              ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|init_timer[1]                                                                                                                       ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.977 ns                 ;
; 0.968 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|timer[0]                                                                                                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|timer[0]                                                                                                                            ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.977 ns                 ;
; 0.968 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR2_ADDR[8]                                                                                                                          ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR2_ADDR[8]                                                                                                                                                   ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.977 ns                 ;
; 0.968 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR1_ADDR[8]                                                                                                                          ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR1_ADDR[8]                                                                                                                                                   ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.977 ns                 ;
; 0.970 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|REFRESH                                                                                                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|do_refresh                                                                                                                                    ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.979 ns                 ;
; 0.972 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[9]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[9]                                           ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.981 ns                 ;
; 0.972 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[8]                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[9]                                             ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.981 ns                 ;
; 0.972 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR2_ADDR[21]                                                                                                                         ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR2_ADDR[21]                                                                                                                                                  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.981 ns                 ;
; 0.972 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR1_ADDR[21]                                                                                                                         ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR1_ADDR[21]                                                                                                                                                  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.981 ns                 ;
; 0.972 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[8]                                                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_brp|dffe8a[8]                                                         ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.981 ns                 ;
; 0.972 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|init_timer[11]                                                                                             ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|init_timer[11]                                                                                                                      ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.981 ns                 ;
; 0.972 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|init_timer[9]                                                                                              ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|init_timer[9]                                                                                                                       ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.981 ns                 ;
; 0.975 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR2_ADDR[9]                                                                                                                          ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR2_ADDR[9]                                                                                                                                                   ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.984 ns                 ;
; 0.975 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[7]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[7]                                           ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.984 ns                 ;
; 0.975 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR1_ADDR[9]                                                                                                                          ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR1_ADDR[9]                                                                                                                                                   ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.984 ns                 ;
; 0.975 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rRD1_ADDR[8]                                                                                                                          ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rRD1_ADDR[8]                                                                                                                                                   ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.984 ns                 ;
; 0.976 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR2_ADDR[10]                                                                                                                         ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR2_ADDR[10]                                                                                                                                                  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.985 ns                 ;
; 0.976 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR2_ADDR[17]                                                                                                                         ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR2_ADDR[17]                                                                                                                                                  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.985 ns                 ;
; 0.976 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rRD1_ADDR[9]                                                                                                                          ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rRD1_ADDR[9]                                                                                                                                                   ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.985 ns                 ;
; 0.976 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR1_ADDR[17]                                                                                                                         ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR1_ADDR[17]                                                                                                                                                  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.985 ns                 ;
; 0.976 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rRD1_ADDR[16]                                                                                                                         ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rRD1_ADDR[16]                                                                                                                                                  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.985 ns                 ;
; 0.976 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|init_timer[2]                                                                                              ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|init_timer[2]                                                                                                                       ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.985 ns                 ;
; 0.976 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|timer[2]                                                                                                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|timer[2]                                                                                                                            ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.985 ns                 ;
; 0.977 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR2_ADDR[12]                                                                                                                         ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR2_ADDR[12]                                                                                                                                                  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR2_ADDR[15]                                                                                                                         ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR2_ADDR[15]                                                                                                                                                  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rRD1_ADDR[11]                                                                                                                         ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rRD1_ADDR[11]                                                                                                                                                  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR2_ADDR[19]                                                                                                                         ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR2_ADDR[19]                                                                                                                                                  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rRD2_ADDR[20]                                                                                                                         ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rRD2_ADDR[20]                                                                                                                                                  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rRD1_ADDR[14]                                                                                                                         ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rRD1_ADDR[14]                                                                                                                                                  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR1_ADDR[19]                                                                                                                         ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR1_ADDR[19]                                                                                                                                                  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rRD2_ADDR[21]                                                                                                                         ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rRD2_ADDR[21]                                                                                                                                                  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rRD1_ADDR[20]                                                                                                                         ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rRD1_ADDR[20]                                                                                                                                                  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|init_timer[4]                                                                                              ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|init_timer[4]                                                                                                                       ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rRD1_ADDR[21]                                                                                                                         ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rRD1_ADDR[21]                                                                                                                                                  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rRD1_ADDR[18]                                                                                                                         ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rRD1_ADDR[18]                                                                                                                                                  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|timer[4]                                                                                                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|timer[4]                                                                                                                            ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|timer[14]                                                                                                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|timer[14]                                                                                                                           ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[9]                                                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_brp|dffe8a[8]                                                         ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|init_timer[7]                                                                                              ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|init_timer[7]                                                                                                                       ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|init_timer[13]                                                                                             ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|init_timer[13]                                                                                                                      ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|init_timer[14]                                                                                             ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|init_timer[14]                                                                                                                      ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.978 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[10] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[8]                                                         ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.987 ns                 ;
; 0.979 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[6]                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[7]                                             ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.988 ns                 ;
; 0.980 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rRD2_ADDR[16]                                                                                                                         ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rRD2_ADDR[16]                                                                                                                                                  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.989 ns                 ;
; 0.980 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe11a[6]  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_bwp|dffe8a[5]                                                         ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.989 ns                 ;
; 0.980 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[7]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[8]                                           ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.989 ns                 ;
; 0.980 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|init_timer[15]                                                                                             ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|INIT_REQ                                                                                                                            ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.989 ns                 ;
; 0.981 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR1_ADDR[10]                                                                                                                         ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR1_ADDR[10]                                                                                                                                                  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.990 ns                 ;
; 0.981 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR1_ADDR[12]                                                                                                                         ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR1_ADDR[12]                                                                                                                                                  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.990 ns                 ;
; 0.981 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rRD2_ADDR[18]                                                                                                                         ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rRD2_ADDR[18]                                                                                                                                                  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.990 ns                 ;
; 0.981 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe11a[6]  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_bwp|dffe8a[6]                                                         ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.990 ns                 ;
; 0.981 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|do_refresh                                                                                                           ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|REF_ACK                                                                                                                                       ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.990 ns                 ;
; 0.984 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[4]                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[4]                                             ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.993 ns                 ;
; 0.984 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[3]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[3]                                           ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.993 ns                 ;
; 0.984 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe13|dffe15a[5]  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5]                                                         ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.993 ns                 ;
; 0.984 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rRD2_ADDR[8]                                                                                                                          ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rRD2_ADDR[8]                                                                                                                                                   ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.993 ns                 ;
; 0.985 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR1_ADDR[15]                                                                                                                         ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[15]                                                                                                                                                      ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.994 ns                 ;
; 0.985 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rRD2_ADDR[14]                                                                                                                         ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rRD2_ADDR[14]                                                                                                                                                  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.994 ns                 ;
; 0.985 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR1_ADDR[15]                                                                                                                         ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rWR1_ADDR[15]                                                                                                                                                  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.994 ns                 ;
; 0.987 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]                                           ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.996 ns                 ;
; 0.987 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Write                                                                                                                                 ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|IN_REQ                                                                                                                                                         ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.996 ns                 ;
; 0.987 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|timer[3]                                                                                                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|timer[3]                                                                                                                            ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.996 ns                 ;
; 0.987 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|timer[5]                                                                                                   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|timer[5]                                                                                                                            ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.996 ns                 ;
; 0.988 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|control_interface:control1|SADDR[10]                                                                                                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|SA[2]                                                                                                                                         ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 0.998 ns                 ;
; 0.988 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                                             ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.997 ns                 ;
; 0.988 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]                                           ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.997 ns                 ;
; 0.988 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Write                                                                                                                                 ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mWR_DONE                                                                                                                                                       ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.997 ns                 ;
; 0.989 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rRD2_ADDR[9]                                                                                                                          ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rRD2_ADDR[9]                                                                                                                                                   ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.998 ns                 ;
; 0.989 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rRD2_ADDR[11]                                                                                                                         ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|rRD2_ADDR[11]                                                                                                                                                  ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.998 ns                 ;
; 0.989 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[8]                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[8]                                             ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.998 ns                 ;
; 0.991 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[3]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[4]                                           ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.000 ns                 ;
; 0.991 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[7]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[7]                                           ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.000 ns                 ;
; 0.992 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                                             ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.001 ns                 ;
; 0.992 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_brp|dffe8a[2]                                                         ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.001 ns                 ;
; 0.992 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[6]                                           ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.001 ns                 ;
; 0.993 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[1]                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[2]                                             ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.002 ns                 ;
; 0.993 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[2]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[2]                                           ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.002 ns                 ;
; 0.993 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[0]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[0]                                           ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.002 ns                 ;
; 0.993 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe11a[9]  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_bwp|dffe8a[7]                                                         ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.002 ns                 ;
; 0.994 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[4]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]                                           ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.003 ns                 ;
; 0.996 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]                                             ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.005 ns                 ;
; 0.996 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[6]                                           ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.005 ns                 ;
; 0.996 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[6]                    ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[6]                                             ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.005 ns                 ;
; 0.996 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[7]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[8]                                           ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.005 ns                 ;
; 0.996 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe11a[9]  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_lec:rs_bwp|dffe8a[8]                                                         ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.005 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                          ;                                                                                                                                                                                                       ;                                                   ;                                                   ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLOCK_24[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                        ; To                                                                                                                                                                          ; From Clock  ; To Clock    ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+
; 0.445 ns                                ; VGA_Controller:VGA_DISPLAY|oVGA_VS                                                                                                                                          ; VGA_Controller:VGA_DISPLAY|oVGA_VS                                                                                                                                          ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; VGA_Controller:VGA_DISPLAY|oVGA_HS                                                                                                                                          ; VGA_Controller:VGA_DISPLAY|oVGA_HS                                                                                                                                          ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.611 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe10a[8]  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe11a[8]  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.620 ns                 ;
; 0.614 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe10a[10] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe11a[10] ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.623 ns                 ;
; 0.615 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe10a[8]  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe11a[8]  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.624 ns                 ;
; 0.620 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe10a[7]  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe11a[7]  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.629 ns                 ;
; 0.620 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe10a[5]  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe11a[5]  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.629 ns                 ;
; 0.625 ns                                ; VGA_Controller:VGA_DISPLAY|H_Cont[10]                                                                                                                                       ; VGA_Controller:VGA_DISPLAY|H_Cont[10]                                                                                                                                       ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.634 ns                 ;
; 0.633 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10]                 ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10]                 ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.642 ns                 ;
; 0.645 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[0]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.654 ns                 ;
; 0.646 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[2]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.655 ns                 ;
; 0.649 ns                                ; VGA_Controller:VGA_DISPLAY|V_Cont[10]                                                                                                                                       ; VGA_Controller:VGA_DISPLAY|V_Cont[10]                                                                                                                                       ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.658 ns                 ;
; 0.760 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe10a[2]  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe11a[2]  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.769 ns                 ;
; 0.761 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe10a[6]  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe11a[6]  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.770 ns                 ;
; 0.761 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe10a[3]  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe11a[3]  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.770 ns                 ;
; 0.761 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe10a[4]  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe11a[4]  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.770 ns                 ;
; 0.799 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.808 ns                 ;
; 0.850 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[1]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.010 ns                   ; 0.860 ns                 ;
; 0.852 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[6]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.861 ns                 ;
; 0.854 ns                                ; VGA_Controller:VGA_DISPLAY|V_Cont[2]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|oVGA_VS                                                                                                                                          ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.008 ns                   ; 0.862 ns                 ;
; 0.855 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[7]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.864 ns                 ;
; 0.856 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.010 ns                   ; 0.866 ns                 ;
; 0.857 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[3]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.866 ns                 ;
; 0.857 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[2]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.866 ns                 ;
; 0.859 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[3]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.010 ns                   ; 0.869 ns                 ;
; 0.859 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10]                 ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[10]                                                 ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.868 ns                 ;
; 0.863 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10]                 ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[10]                                                 ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.010 ns                   ; 0.873 ns                 ;
; 0.863 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[9]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.010 ns                   ; 0.873 ns                 ;
; 0.864 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[8]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.010 ns                   ; 0.874 ns                 ;
; 0.865 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[4]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.874 ns                 ;
; 0.865 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[6]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.010 ns                   ; 0.875 ns                 ;
; 0.866 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[9]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.875 ns                 ;
; 0.954 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[6]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[7]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.963 ns                 ;
; 0.955 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[0]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[1]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.964 ns                 ;
; 0.955 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[8]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[9]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.964 ns                 ;
; 0.957 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[4]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.966 ns                 ;
; 0.959 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[2]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[3]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.968 ns                 ;
; 0.972 ns                                ; VGA_Controller:VGA_DISPLAY|H_Cont[0]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|H_Cont[0]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.981 ns                 ;
; 0.972 ns                                ; VGA_Controller:VGA_DISPLAY|H_Cont[3]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|H_Cont[3]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.981 ns                 ;
; 0.972 ns                                ; VGA_Controller:VGA_DISPLAY|H_Cont[5]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|H_Cont[5]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.981 ns                 ;
; 0.972 ns                                ; VGA_Controller:VGA_DISPLAY|H_Cont[9]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|H_Cont[9]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.981 ns                 ;
; 0.972 ns                                ; VGA_Controller:VGA_DISPLAY|H_Cont[7]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|H_Cont[7]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.981 ns                 ;
; 0.972 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[9]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[9]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.981 ns                 ;
; 0.975 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[7]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[7]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.984 ns                 ;
; 0.979 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[1]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[1]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.988 ns                 ;
; 0.980 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[7]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[8]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.989 ns                 ;
; 0.984 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[1]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[2]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.993 ns                 ;
; 0.984 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.993 ns                 ;
; 0.984 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[6]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[6]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.993 ns                 ;
; 0.984 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[4]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[4]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.993 ns                 ;
; 0.984 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe10a[1]  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe11a[1]  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.993 ns                 ;
; 0.985 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe10a[0]  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe11a[0]  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.994 ns                 ;
; 0.985 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[8]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[8]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.994 ns                 ;
; 0.986 ns                                ; VGA_Controller:VGA_DISPLAY|V_Cont[0]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|V_Cont[0]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.995 ns                 ;
; 0.986 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe10a[9]  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe11a[9]  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.995 ns                 ;
; 0.989 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[2]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[2]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 0.998 ns                 ;
; 0.991 ns                                ; VGA_Controller:VGA_DISPLAY|V_Cont[8]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|V_Cont[8]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.000 ns                 ;
; 0.991 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[6]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.000 ns                 ;
; 0.992 ns                                ; VGA_Controller:VGA_DISPLAY|V_Cont[3]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|V_Cont[3]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.001 ns                 ;
; 0.992 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[1]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.001 ns                 ;
; 0.993 ns                                ; VGA_Controller:VGA_DISPLAY|V_Cont[1]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|V_Cont[1]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.002 ns                 ;
; 0.993 ns                                ; VGA_Controller:VGA_DISPLAY|V_Cont[6]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|V_Cont[6]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.002 ns                 ;
; 0.994 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[4]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.003 ns                 ;
; 0.996 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[8]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.005 ns                 ;
; 0.998 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[6]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[7]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.007 ns                 ;
; 0.998 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[8]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[9]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.007 ns                 ;
; 1.001 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[7]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.010 ns                   ; 1.011 ns                 ;
; 1.002 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[0]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[1]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.011 ns                 ;
; 1.002 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[2]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[3]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.011 ns                 ;
; 1.002 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe10a[1]  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe11a[1]  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.011 ns                 ;
; 1.007 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[0]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.016 ns                 ;
; 1.012 ns                                ; VGA_Controller:VGA_DISPLAY|H_Cont[1]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|H_Cont[1]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.021 ns                 ;
; 1.012 ns                                ; VGA_Controller:VGA_DISPLAY|H_Cont[2]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|H_Cont[2]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.021 ns                 ;
; 1.015 ns                                ; VGA_Controller:VGA_DISPLAY|H_Cont[4]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|H_Cont[4]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.024 ns                 ;
; 1.016 ns                                ; VGA_Controller:VGA_DISPLAY|H_Cont[6]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|H_Cont[6]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.025 ns                 ;
; 1.016 ns                                ; VGA_Controller:VGA_DISPLAY|H_Cont[8]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|H_Cont[8]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.025 ns                 ;
; 1.024 ns                                ; VGA_Controller:VGA_DISPLAY|V_Cont[7]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|V_Cont[7]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.033 ns                 ;
; 1.024 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10]                 ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10]                 ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.033 ns                 ;
; 1.024 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[9]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[9]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.033 ns                 ;
; 1.027 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[3]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[3]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.036 ns                 ;
; 1.027 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.036 ns                 ;
; 1.027 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[1]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[1]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.036 ns                 ;
; 1.027 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[7]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[7]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.036 ns                 ;
; 1.029 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[6]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[6]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.038 ns                 ;
; 1.029 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[8]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[8]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.038 ns                 ;
; 1.030 ns                                ; VGA_Controller:VGA_DISPLAY|V_Cont[4]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|V_Cont[4]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.039 ns                 ;
; 1.031 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[1]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[2]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.040 ns                 ;
; 1.031 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[3]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[4]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.040 ns                 ;
; 1.031 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[6]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.040 ns                 ;
; 1.031 ns                                ; VGA_Controller:VGA_DISPLAY|V_Cont[9]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|V_Cont[9]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.040 ns                 ;
; 1.031 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[7]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[8]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.040 ns                 ;
; 1.033 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[2]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[2]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.042 ns                 ;
; 1.034 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[0]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[0]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.043 ns                 ;
; 1.034 ns                                ; VGA_Controller:VGA_DISPLAY|V_Cont[2]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|V_Cont[2]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.043 ns                 ;
; 1.035 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[3]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[4]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.044 ns                 ;
; 1.035 ns                                ; VGA_Controller:VGA_DISPLAY|V_Cont[5]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|V_Cont[5]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.044 ns                 ;
; 1.131 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe10a[2]  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe11a[2]  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.014 ns                   ; 1.145 ns                 ;
; 1.184 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe10a[7]  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe11a[7]  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.011 ns                   ; 1.195 ns                 ;
; 1.201 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[3]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[3]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.210 ns                 ;
; 1.202 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[4]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[4]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.211 ns                 ;
; 1.203 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[4]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.007 ns                   ; 1.210 ns                 ;
; 1.234 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|parity_ff                       ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|parity_ff                       ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.243 ns                 ;
; 1.241 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|parity_ff                       ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|parity_ff                       ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.250 ns                 ;
; 1.244 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[0]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[0]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.253 ns                 ;
; 1.272 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe10a[3]  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe11a[3]  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.008 ns                   ; 1.280 ns                 ;
; 1.343 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe10a[0]  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe11a[0]  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.013 ns                   ; 1.356 ns                 ;
; 1.345 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe10a[4]  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe11a[4]  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.010 ns                   ; 1.355 ns                 ;
; 1.404 ns                                ; VGA_Controller:VGA_DISPLAY|H_Cont[0]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|H_Cont[1]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.413 ns                 ;
; 1.404 ns                                ; VGA_Controller:VGA_DISPLAY|H_Cont[5]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|H_Cont[6]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.413 ns                 ;
; 1.404 ns                                ; VGA_Controller:VGA_DISPLAY|H_Cont[9]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|H_Cont[10]                                                                                                                                       ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.413 ns                 ;
; 1.404 ns                                ; VGA_Controller:VGA_DISPLAY|H_Cont[7]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|H_Cont[8]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.413 ns                 ;
; 1.412 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[7]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[9]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.421 ns                 ;
; 1.415 ns                                ; VGA_Controller:VGA_DISPLAY|H_Cont[6]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|oVGA_HS                                                                                                                                          ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; -0.474 ns                  ; 0.941 ns                 ;
; 1.416 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[1]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[3]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.425 ns                 ;
; 1.416 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[6]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[8]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.425 ns                 ;
; 1.417 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[0]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[2]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.426 ns                 ;
; 1.417 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[8]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10]                 ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.426 ns                 ;
; 1.418 ns                                ; VGA_Controller:VGA_DISPLAY|V_Cont[0]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|V_Cont[1]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.427 ns                 ;
; 1.419 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[4]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[6]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.428 ns                 ;
; 1.421 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[2]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[4]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.430 ns                 ;
; 1.423 ns                                ; VGA_Controller:VGA_DISPLAY|V_Cont[8]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|V_Cont[9]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.432 ns                 ;
; 1.423 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[7]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.432 ns                 ;
; 1.424 ns                                ; VGA_Controller:VGA_DISPLAY|V_Cont[3]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|V_Cont[4]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.433 ns                 ;
; 1.425 ns                                ; VGA_Controller:VGA_DISPLAY|V_Cont[1]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|V_Cont[2]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.434 ns                 ;
; 1.445 ns                                ; VGA_Controller:VGA_DISPLAY|H_Cont[1]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|H_Cont[2]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.454 ns                 ;
; 1.445 ns                                ; VGA_Controller:VGA_DISPLAY|H_Cont[2]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|H_Cont[3]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.454 ns                 ;
; 1.448 ns                                ; VGA_Controller:VGA_DISPLAY|H_Cont[4]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|H_Cont[5]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.457 ns                 ;
; 1.449 ns                                ; VGA_Controller:VGA_DISPLAY|H_Cont[8]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|H_Cont[9]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.458 ns                 ;
; 1.449 ns                                ; VGA_Controller:VGA_DISPLAY|H_Cont[6]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|H_Cont[7]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.458 ns                 ;
; 1.457 ns                                ; VGA_Controller:VGA_DISPLAY|V_Cont[7]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|V_Cont[8]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.466 ns                 ;
; 1.458 ns                                ; VGA_Controller:VGA_DISPLAY|V_Cont[1]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|oVGA_VS                                                                                                                                          ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.008 ns                   ; 1.466 ns                 ;
; 1.461 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[1]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[3]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.470 ns                 ;
; 1.461 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[3]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.470 ns                 ;
; 1.461 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[7]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.470 ns                 ;
; 1.461 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[6]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[8]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.470 ns                 ;
; 1.461 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[8]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10]                 ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.470 ns                 ;
; 1.461 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[7]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[9]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.470 ns                 ;
; 1.463 ns                                ; VGA_Controller:VGA_DISPLAY|V_Cont[4]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|V_Cont[5]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.472 ns                 ;
; 1.464 ns                                ; VGA_Controller:VGA_DISPLAY|V_Cont[9]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|V_Cont[10]                                                                                                                                       ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.473 ns                 ;
; 1.465 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[0]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[2]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.474 ns                 ;
; 1.465 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[2]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[4]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.474 ns                 ;
; 1.467 ns                                ; VGA_Controller:VGA_DISPLAY|V_Cont[2]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|V_Cont[3]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.476 ns                 ;
; 1.468 ns                                ; VGA_Controller:VGA_DISPLAY|V_Cont[5]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|V_Cont[6]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.477 ns                 ;
; 1.484 ns                                ; VGA_Controller:VGA_DISPLAY|H_Cont[0]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|H_Cont[2]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.493 ns                 ;
; 1.484 ns                                ; VGA_Controller:VGA_DISPLAY|H_Cont[7]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|H_Cont[9]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.493 ns                 ;
; 1.484 ns                                ; VGA_Controller:VGA_DISPLAY|H_Cont[5]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|H_Cont[7]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.493 ns                 ;
; 1.492 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[7]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10]                 ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.501 ns                 ;
; 1.496 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[1]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[4]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.505 ns                 ;
; 1.496 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[6]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[9]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.505 ns                 ;
; 1.497 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[0]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[3]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.506 ns                 ;
; 1.498 ns                                ; VGA_Controller:VGA_DISPLAY|V_Cont[0]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|V_Cont[2]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.507 ns                 ;
; 1.499 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[4]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[7]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.508 ns                 ;
; 1.501 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[2]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.510 ns                 ;
; 1.503 ns                                ; VGA_Controller:VGA_DISPLAY|V_Cont[8]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|V_Cont[10]                                                                                                                                       ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.512 ns                 ;
; 1.503 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[8]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.512 ns                 ;
; 1.504 ns                                ; VGA_Controller:VGA_DISPLAY|V_Cont[3]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|V_Cont[5]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.513 ns                 ;
; 1.505 ns                                ; VGA_Controller:VGA_DISPLAY|H_Cont[3]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|H_Cont[4]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.514 ns                 ;
; 1.505 ns                                ; VGA_Controller:VGA_DISPLAY|V_Cont[1]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|V_Cont[3]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.514 ns                 ;
; 1.525 ns                                ; VGA_Controller:VGA_DISPLAY|H_Cont[1]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|H_Cont[3]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.534 ns                 ;
; 1.526 ns                                ; VGA_Controller:VGA_DISPLAY|V_Cont[6]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|V_Cont[7]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.535 ns                 ;
; 1.528 ns                                ; VGA_Controller:VGA_DISPLAY|H_Cont[4]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|H_Cont[6]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.537 ns                 ;
; 1.529 ns                                ; VGA_Controller:VGA_DISPLAY|H_Cont[8]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|H_Cont[10]                                                                                                                                       ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.538 ns                 ;
; 1.529 ns                                ; VGA_Controller:VGA_DISPLAY|H_Cont[6]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|H_Cont[8]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.538 ns                 ;
; 1.537 ns                                ; VGA_Controller:VGA_DISPLAY|V_Cont[7]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|V_Cont[9]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.546 ns                 ;
; 1.541 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[1]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[4]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.550 ns                 ;
; 1.541 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[8]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.550 ns                 ;
; 1.541 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[7]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10]                 ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.550 ns                 ;
; 1.541 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[6]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[9]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.550 ns                 ;
; 1.543 ns                                ; VGA_Controller:VGA_DISPLAY|V_Cont[4]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|V_Cont[6]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.552 ns                 ;
; 1.545 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[0]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[3]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.554 ns                 ;
; 1.546 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe10a[6]  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe11a[6]  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.006 ns                   ; 1.552 ns                 ;
; 1.547 ns                                ; VGA_Controller:VGA_DISPLAY|V_Cont[2]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|V_Cont[4]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.556 ns                 ;
; 1.549 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe10a[5]  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe11a[5]  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.006 ns                   ; 1.555 ns                 ;
; 1.555 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe10a[9]  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe11a[9]  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.012 ns                   ; 1.567 ns                 ;
; 1.560 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[4]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[6]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.569 ns                 ;
; 1.564 ns                                ; VGA_Controller:VGA_DISPLAY|H_Cont[0]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|H_Cont[3]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.573 ns                 ;
; 1.564 ns                                ; VGA_Controller:VGA_DISPLAY|H_Cont[7]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|H_Cont[10]                                                                                                                                       ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.573 ns                 ;
; 1.564 ns                                ; VGA_Controller:VGA_DISPLAY|H_Cont[5]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|H_Cont[8]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.573 ns                 ;
; 1.568 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[3]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.577 ns                 ;
; 1.576 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[6]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10]                 ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.585 ns                 ;
; 1.577 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[0]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[4]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.586 ns                 ;
; 1.578 ns                                ; VGA_Controller:VGA_DISPLAY|V_Cont[0]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|V_Cont[3]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.587 ns                 ;
; 1.579 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[4]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[8]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.588 ns                 ;
; 1.583 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[9]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.592 ns                 ;
; 1.584 ns                                ; VGA_Controller:VGA_DISPLAY|V_Cont[3]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|V_Cont[6]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.593 ns                 ;
; 1.585 ns                                ; VGA_Controller:VGA_DISPLAY|V_Cont[1]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|V_Cont[4]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.594 ns                 ;
; 1.585 ns                                ; VGA_Controller:VGA_DISPLAY|H_Cont[3]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|H_Cont[5]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.594 ns                 ;
; 1.606 ns                                ; VGA_Controller:VGA_DISPLAY|V_Cont[6]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|V_Cont[8]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.615 ns                 ;
; 1.607 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe10a[10] ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe9|dffe11a[10] ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.011 ns                   ; 1.618 ns                 ;
; 1.608 ns                                ; VGA_Controller:VGA_DISPLAY|H_Cont[4]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|H_Cont[7]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.617 ns                 ;
; 1.609 ns                                ; VGA_Controller:VGA_DISPLAY|H_Cont[6]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|H_Cont[9]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.618 ns                 ;
; 1.617 ns                                ; VGA_Controller:VGA_DISPLAY|V_Cont[7]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|V_Cont[10]                                                                                                                                       ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.626 ns                 ;
; 1.619 ns                                ; VGA_Controller:VGA_DISPLAY|H_Cont[2]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|H_Cont[4]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.628 ns                 ;
; 1.621 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[1]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.630 ns                 ;
; 1.621 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[6]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10]                 ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.630 ns                 ;
; 1.621 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[9]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.630 ns                 ;
; 1.625 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[0]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[4]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.634 ns                 ;
; 1.627 ns                                ; VGA_Controller:VGA_DISPLAY|V_Cont[2]                                                                                                                                        ; VGA_Controller:VGA_DISPLAY|V_Cont[5]                                                                                                                                        ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.636 ns                 ;
; 1.635 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[3]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[6]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.644 ns                 ;
; 1.639 ns                                ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[2]                  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[5]                  ; CLOCK_24[0] ; CLOCK_24[0] ; 0.000 ns                   ; 0.009 ns                   ; 1.648 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                         ;                                                                                                                                                                             ;             ;             ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+-------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------+
; tsu                                                                                            ;
+-------+--------------+------------+------------+-----------------------------------+-----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                ; To Clock  ;
+-------+--------------+------------+------------+-----------------------------------+-----------+
; N/A   ; None         ; 5.306 ns   ; KEY[2]     ; CCD_Capture:CAMERA_DECODER|mSTART ; GPIO_1[5] ;
; N/A   ; None         ; 4.690 ns   ; GPIO_1[8]  ; rCCD_DATA1[4]                     ; GPIO_1[5] ;
; N/A   ; None         ; 4.644 ns   ; KEY[1]     ; CCD_Capture:CAMERA_DECODER|mSTART ; GPIO_1[5] ;
; N/A   ; None         ; 4.295 ns   ; GPIO_1[11] ; rCCD_DATA1[3]                     ; GPIO_1[5] ;
; N/A   ; None         ; 4.261 ns   ; GPIO_1[9]  ; rCCD_DATA1[5]                     ; GPIO_1[5] ;
; N/A   ; None         ; 4.161 ns   ; GPIO_1[7]  ; rCCD_DATA1[7]                     ; GPIO_1[5] ;
; N/A   ; None         ; 4.129 ns   ; GPIO_1[12] ; rCCD_DATA1[0]                     ; GPIO_1[5] ;
; N/A   ; None         ; 4.124 ns   ; GPIO_1[10] ; rCCD_DATA1[2]                     ; GPIO_1[5] ;
; N/A   ; None         ; 4.008 ns   ; GPIO_1[6]  ; rCCD_DATA1[6]                     ; GPIO_1[5] ;
; N/A   ; None         ; 3.993 ns   ; GPIO_1[3]  ; rCCD_FVAL1                        ; GPIO_1[5] ;
; N/A   ; None         ; 3.853 ns   ; GPIO_1[2]  ; rCCD_LVAL1                        ; GPIO_1[5] ;
; N/A   ; None         ; 3.849 ns   ; GPIO_1[13] ; rCCD_DATA1[1]                     ; GPIO_1[5] ;
+-------+--------------+------------+------------+-----------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                             ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                                                                          ; To            ; From Clock  ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+
; N/A   ; None         ; 10.720 ns  ; VGA_Controller:VGA_DISPLAY|oVGA_VS                                                                                                                                            ; VGA_VS        ; CLOCK_24[0] ;
; N/A   ; None         ; 10.357 ns  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[2]  ; DRAM_DQ[2]    ; CLOCK_24[0] ;
; N/A   ; None         ; 10.116 ns  ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[3]  ; DRAM_DQ[3]    ; CLOCK_24[0] ;
; N/A   ; None         ; 9.961 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[0]  ; DRAM_DQ[0]    ; CLOCK_24[0] ;
; N/A   ; None         ; 9.944 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[6]  ; DRAM_DQ[6]    ; CLOCK_24[0] ;
; N/A   ; None         ; 9.939 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|WR_MASK[0]                                                                                                                             ; DRAM_DQ[2]    ; CLOCK_24[0] ;
; N/A   ; None         ; 9.877 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|WR_MASK[0]                                                                                                                             ; DRAM_DQ[6]    ; CLOCK_24[0] ;
; N/A   ; None         ; 9.793 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[13] ; DRAM_DQ[13]   ; CLOCK_24[0] ;
; N/A   ; None         ; 9.765 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[5]  ; DRAM_DQ[5]    ; CLOCK_24[0] ;
; N/A   ; None         ; 9.747 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|WR_MASK[0]                                                                                                                             ; DRAM_DQ[4]    ; CLOCK_24[0] ;
; N/A   ; None         ; 9.725 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|WR_MASK[0]                                                                                                                             ; DRAM_DQ[15]   ; CLOCK_24[0] ;
; N/A   ; None         ; 9.719 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|WR_MASK[0]                                                                                                                             ; DRAM_DQ[13]   ; CLOCK_24[0] ;
; N/A   ; None         ; 9.709 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|WR_MASK[0]                                                                                                                             ; DRAM_DQ[3]    ; CLOCK_24[0] ;
; N/A   ; None         ; 9.647 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|WR_MASK[0]                                                                                                                             ; DRAM_DQ[5]    ; CLOCK_24[0] ;
; N/A   ; None         ; 9.523 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|WR_MASK[0]                                                                                                                             ; DRAM_DQ[0]    ; CLOCK_24[0] ;
; N/A   ; None         ; 9.521 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[1]  ; DRAM_DQ[1]    ; CLOCK_24[0] ;
; N/A   ; None         ; 9.435 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|WR_MASK[0]                                                                                                                             ; DRAM_DQ[1]    ; CLOCK_24[0] ;
; N/A   ; None         ; 9.366 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[15] ; DRAM_DQ[15]   ; CLOCK_24[0] ;
; N/A   ; None         ; 9.350 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[4]  ; DRAM_DQ[4]    ; CLOCK_24[0] ;
; N/A   ; None         ; 9.335 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[2]  ; DRAM_DQ[2]    ; CLOCK_24[0] ;
; N/A   ; None         ; 9.331 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|WR_MASK[0]                                                                                                                             ; DRAM_DQ[10]   ; CLOCK_24[0] ;
; N/A   ; None         ; 9.266 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[6]  ; DRAM_DQ[6]    ; CLOCK_24[0] ;
; N/A   ; None         ; 9.145 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[3]  ; DRAM_DQ[3]    ; CLOCK_24[0] ;
; N/A   ; None         ; 9.096 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[13] ; DRAM_DQ[13]   ; CLOCK_24[0] ;
; N/A   ; None         ; 9.083 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[8]  ; DRAM_DQ[8]    ; CLOCK_24[0] ;
; N/A   ; None         ; 9.049 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|WR_MASK[0]                                                                                                                             ; DRAM_DQ[8]    ; CLOCK_24[0] ;
; N/A   ; None         ; 9.039 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[7]  ; DRAM_DQ[7]    ; CLOCK_24[0] ;
; N/A   ; None         ; 8.994 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[5]  ; DRAM_DQ[5]    ; CLOCK_24[0] ;
; N/A   ; None         ; 8.974 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|WR_MASK[0]                                                                                                                             ; DRAM_DQ[9]    ; CLOCK_24[0] ;
; N/A   ; None         ; 8.917 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|WR_MASK[0]                                                                                                                             ; DRAM_DQ[7]    ; CLOCK_24[0] ;
; N/A   ; None         ; 8.884 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[0]  ; DRAM_DQ[0]    ; CLOCK_24[0] ;
; N/A   ; None         ; 8.878 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[10] ; DRAM_DQ[10]   ; CLOCK_24[0] ;
; N/A   ; None         ; 8.810 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[9]  ; DRAM_DQ[9]    ; CLOCK_24[0] ;
; N/A   ; None         ; 8.782 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[1]  ; DRAM_DQ[1]    ; CLOCK_24[0] ;
; N/A   ; None         ; 8.768 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[4]  ; DRAM_DQ[4]    ; CLOCK_24[0] ;
; N/A   ; None         ; 8.710 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[9]  ; DRAM_DQ[9]    ; CLOCK_24[0] ;
; N/A   ; None         ; 8.704 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[10] ; DRAM_DQ[10]   ; CLOCK_24[0] ;
; N/A   ; None         ; 8.676 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|WR_MASK[0]                                                                                                                             ; DRAM_DQ[14]   ; CLOCK_24[0] ;
; N/A   ; None         ; 8.601 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[15] ; DRAM_DQ[15]   ; CLOCK_24[0] ;
; N/A   ; None         ; 8.558 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[14] ; DRAM_DQ[14]   ; CLOCK_24[0] ;
; N/A   ; None         ; 8.374 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[8]  ; DRAM_DQ[8]    ; CLOCK_24[0] ;
; N/A   ; None         ; 8.273 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[7]  ; DRAM_DQ[7]    ; CLOCK_24[0] ;
; N/A   ; None         ; 8.137 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|WR_MASK[0]                                                                                                                             ; DRAM_DQ[11]   ; CLOCK_24[0] ;
; N/A   ; None         ; 8.066 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|WR_MASK[0]                                                                                                                             ; DRAM_DQ[12]   ; CLOCK_24[0] ;
; N/A   ; None         ; 7.933 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[12] ; DRAM_DQ[12]   ; CLOCK_24[0] ;
; N/A   ; None         ; 7.913 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[11] ; DRAM_DQ[11]   ; CLOCK_24[0] ;
; N/A   ; None         ; 7.843 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[11] ; DRAM_DQ[11]   ; CLOCK_24[0] ;
; N/A   ; None         ; 7.802 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|SA[3]                                                                                                                                  ; DRAM_ADDR[3]  ; CLOCK_24[0] ;
; N/A   ; None         ; 7.710 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|OE                                                                                                                    ; DRAM_DQ[9]    ; CLOCK_24[0] ;
; N/A   ; None         ; 7.710 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|OE                                                                                                                    ; DRAM_DQ[8]    ; CLOCK_24[0] ;
; N/A   ; None         ; 7.695 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|OE                                                                                                                    ; DRAM_DQ[11]   ; CLOCK_24[0] ;
; N/A   ; None         ; 7.695 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|OE                                                                                                                    ; DRAM_DQ[10]   ; CLOCK_24[0] ;
; N/A   ; None         ; 7.579 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|OE                                                                                                                    ; DRAM_DQ[7]    ; CLOCK_24[0] ;
; N/A   ; None         ; 7.579 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|OE                                                                                                                    ; DRAM_DQ[6]    ; CLOCK_24[0] ;
; N/A   ; None         ; 7.569 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|OE                                                                                                                    ; DRAM_DQ[4]    ; CLOCK_24[0] ;
; N/A   ; None         ; 7.545 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[14] ; DRAM_DQ[14]   ; CLOCK_24[0] ;
; N/A   ; None         ; 7.539 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|OE                                                                                                                    ; DRAM_DQ[5]    ; CLOCK_24[0] ;
; N/A   ; None         ; 7.403 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|SA[5]                                                                                                                                  ; DRAM_ADDR[5]  ; CLOCK_24[0] ;
; N/A   ; None         ; 7.336 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|OE                                                                                                                    ; DRAM_DQ[15]   ; CLOCK_24[0] ;
; N/A   ; None         ; 7.336 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|OE                                                                                                                    ; DRAM_DQ[14]   ; CLOCK_24[0] ;
; N/A   ; None         ; 7.336 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|OE                                                                                                                    ; DRAM_DQ[13]   ; CLOCK_24[0] ;
; N/A   ; None         ; 7.336 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|OE                                                                                                                    ; DRAM_DQ[12]   ; CLOCK_24[0] ;
; N/A   ; None         ; 7.330 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|OE                                                                                                                    ; DRAM_DQ[1]    ; CLOCK_24[0] ;
; N/A   ; None         ; 7.330 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|OE                                                                                                                    ; DRAM_DQ[0]    ; CLOCK_24[0] ;
; N/A   ; None         ; 7.329 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|altsyncram_hn81:fifo_ram|altsyncram_ttg1:altsyncram5|q_a[12] ; DRAM_DQ[12]   ; CLOCK_24[0] ;
; N/A   ; None         ; 7.228 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|SA[11]                                                                                                                                 ; DRAM_ADDR[11] ; CLOCK_24[0] ;
; N/A   ; None         ; 7.217 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|SA[6]                                                                                                                                  ; DRAM_ADDR[6]  ; CLOCK_24[0] ;
; N/A   ; None         ; 7.196 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|SA[4]                                                                                                                                  ; DRAM_ADDR[4]  ; CLOCK_24[0] ;
; N/A   ; None         ; 7.188 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|SA[7]                                                                                                                                  ; DRAM_ADDR[7]  ; CLOCK_24[0] ;
; N/A   ; None         ; 6.987 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|OE                                                                                                                    ; DRAM_DQ[3]    ; CLOCK_24[0] ;
; N/A   ; None         ; 6.987 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|OE                                                                                                                    ; DRAM_DQ[2]    ; CLOCK_24[0] ;
; N/A   ; None         ; 6.898 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|CS_N[0]                                                                                                                                ; DRAM_CS_N     ; CLOCK_24[0] ;
; N/A   ; None         ; 6.889 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|DQM[1]                                                                                                                                 ; DRAM_UDQM     ; CLOCK_24[0] ;
; N/A   ; None         ; 6.748 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|SA[9]                                                                                                                                  ; DRAM_ADDR[9]  ; CLOCK_24[0] ;
; N/A   ; None         ; 6.682 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|WE_N                                                                                                                                   ; DRAM_WE_N     ; CLOCK_24[0] ;
; N/A   ; None         ; 6.616 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|SA[1]                                                                                                                                  ; DRAM_ADDR[1]  ; CLOCK_24[0] ;
; N/A   ; None         ; 6.581 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|DQM[0]                                                                                                                                 ; DRAM_LDQM     ; CLOCK_24[0] ;
; N/A   ; None         ; 6.406 ns   ; VGA_Controller:VGA_DISPLAY|oVGA_HS                                                                                                                                            ; VGA_HS        ; CLOCK_24[0] ;
; N/A   ; None         ; 6.356 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|BA[0]                                                                                                                                  ; DRAM_BA_0     ; CLOCK_24[0] ;
; N/A   ; None         ; 6.218 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|CAS_N                                                                                                                                  ; DRAM_CAS_N    ; CLOCK_24[0] ;
; N/A   ; None         ; 6.100 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|SA[2]                                                                                                                                  ; DRAM_ADDR[2]  ; CLOCK_24[0] ;
; N/A   ; None         ; 6.071 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|SA[0]                                                                                                                                  ; DRAM_ADDR[0]  ; CLOCK_24[0] ;
; N/A   ; None         ; 6.030 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|BA[1]                                                                                                                                  ; DRAM_BA_1     ; CLOCK_24[0] ;
; N/A   ; None         ; 5.832 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|SA[10]                                                                                                                                 ; DRAM_ADDR[10] ; CLOCK_24[0] ;
; N/A   ; None         ; 5.504 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|RAS_N                                                                                                                                  ; DRAM_RAS_N    ; CLOCK_24[0] ;
; N/A   ; None         ; 5.135 ns   ; Sdram_Control_4Port:SDRAM_FRAME_BUFFER|SA[8]                                                                                                                                  ; DRAM_ADDR[8]  ; CLOCK_24[0] ;
; N/A   ; None         ; 0.284 ns   ; sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk1                                                                                                                             ; DRAM_CLK      ; CLOCK_24[0] ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+


+-----------------------------------------------------------------------+
; tpd                                                                   ;
+-------+-------------------+-----------------+-------------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From        ; To        ;
+-------+-------------------+-----------------+-------------+-----------+
; N/A   ; None              ; 5.427 ns        ; CLOCK_24[0] ; GPIO_1[4] ;
+-------+-------------------+-----------------+-------------+-----------+


+------------------------------------------------------------------------------------------------------+
; th                                                                                                   ;
+---------------+-------------+-----------+------------+-----------------------------------+-----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                ; To Clock  ;
+---------------+-------------+-----------+------------+-----------------------------------+-----------+
; N/A           ; None        ; -3.601 ns ; GPIO_1[13] ; rCCD_DATA1[1]                     ; GPIO_1[5] ;
; N/A           ; None        ; -3.605 ns ; GPIO_1[2]  ; rCCD_LVAL1                        ; GPIO_1[5] ;
; N/A           ; None        ; -3.745 ns ; GPIO_1[3]  ; rCCD_FVAL1                        ; GPIO_1[5] ;
; N/A           ; None        ; -3.760 ns ; GPIO_1[6]  ; rCCD_DATA1[6]                     ; GPIO_1[5] ;
; N/A           ; None        ; -3.876 ns ; GPIO_1[10] ; rCCD_DATA1[2]                     ; GPIO_1[5] ;
; N/A           ; None        ; -3.881 ns ; GPIO_1[12] ; rCCD_DATA1[0]                     ; GPIO_1[5] ;
; N/A           ; None        ; -3.913 ns ; GPIO_1[7]  ; rCCD_DATA1[7]                     ; GPIO_1[5] ;
; N/A           ; None        ; -4.013 ns ; GPIO_1[9]  ; rCCD_DATA1[5]                     ; GPIO_1[5] ;
; N/A           ; None        ; -4.047 ns ; GPIO_1[11] ; rCCD_DATA1[3]                     ; GPIO_1[5] ;
; N/A           ; None        ; -4.396 ns ; KEY[1]     ; CCD_Capture:CAMERA_DECODER|mSTART ; GPIO_1[5] ;
; N/A           ; None        ; -4.442 ns ; GPIO_1[8]  ; rCCD_DATA1[4]                     ; GPIO_1[5] ;
; N/A           ; None        ; -5.058 ns ; KEY[2]     ; CCD_Capture:CAMERA_DECODER|mSTART ; GPIO_1[5] ;
+---------------+-------------+-----------+------------+-----------------------------------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Nov 04 13:07:01 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE1_OV7670 -c DE1_TOP --timing_analysis_only
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK_50" is an undefined clock
    Info: Assuming node "GPIO_1[5]" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "VGA_Controller:VGA_DISPLAY|oVGA_HS" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 2.547 ns for clock "sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0" between source register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4]" and destination register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[11]"
    Info: Fmax is 127.08 MHz (period= 7.869 ns)
    Info: + Largest register to register requirement is 10.179 ns
        Info: + Setup relationship between source and destination is 10.416 ns
            Info: + Latch edge is 7.993 ns
                Info: Clock period of Destination clock "sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0" is 10.416 ns with  offset of -2.423 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.423 ns
                Info: Clock period of Source clock "sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0" is 10.416 ns with  offset of -2.423 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.002 ns
            Info: + Shortest clock path from clock "sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0" to destination register is 2.512 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 562; COMB Node = 'sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.512 ns; Loc. = LCFF_X44_Y16_N25; Fanout = 1; REG Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[11]'
                Info: Total cell delay = 0.602 ns ( 23.96 % )
                Info: Total interconnect delay = 1.910 ns ( 76.04 % )
            Info: - Longest clock path from clock "sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0" to source register is 2.510 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 562; COMB Node = 'sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.990 ns) + CELL(0.602 ns) = 2.510 ns; Loc. = LCFF_X38_Y11_N13; Fanout = 1; REG Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4]'
                Info: Total cell delay = 0.602 ns ( 23.98 % )
                Info: Total interconnect delay = 1.908 ns ( 76.02 % )
        Info: - Micro clock to output delay of source is 0.277 ns
        Info: - Micro setup delay of destination is -0.038 ns
    Info: - Longest register to register delay is 7.632 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y11_N13; Fanout = 1; REG Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4]'
        Info: 2: + IC(1.534 ns) + CELL(0.495 ns) = 2.029 ns; Loc. = LCCOMB_X39_Y11_N10; Fanout = 1; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~9'
        Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 2.109 ns; Loc. = LCCOMB_X39_Y11_N12; Fanout = 1; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~11'
        Info: 4: + IC(0.000 ns) + CELL(0.174 ns) = 2.283 ns; Loc. = LCCOMB_X39_Y11_N14; Fanout = 1; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~13'
        Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 2.363 ns; Loc. = LCCOMB_X39_Y11_N16; Fanout = 1; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~15'
        Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 2.821 ns; Loc. = LCCOMB_X39_Y11_N18; Fanout = 4; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|op_2~16'
        Info: 7: + IC(1.572 ns) + CELL(0.319 ns) = 4.712 ns; Loc. = LCCOMB_X43_Y17_N12; Fanout = 23; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[22]~138'
        Info: 8: + IC(0.799 ns) + CELL(0.542 ns) = 6.053 ns; Loc. = LCCOMB_X45_Y17_N30; Fanout = 1; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR~145'
        Info: 9: + IC(1.161 ns) + CELL(0.322 ns) = 7.536 ns; Loc. = LCCOMB_X44_Y16_N24; Fanout = 1; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR~146'
        Info: 10: + IC(0.000 ns) + CELL(0.096 ns) = 7.632 ns; Loc. = LCFF_X44_Y16_N25; Fanout = 1; REG Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|mADDR[11]'
        Info: Total cell delay = 2.566 ns ( 33.62 % )
        Info: Total interconnect delay = 5.066 ns ( 66.38 % )
Info: No valid register-to-register data paths exist for clock "sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk1"
Info: Slack time is 12.037 ns for clock "CLOCK_24[0]" between source register "VGA_Controller:VGA_DISPLAY|V_Cont[7]" and destination register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10]"
    Info: Fmax is 56.84 MHz (period= 17.592 ns)
    Info: + Largest register to register requirement is 18.348 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 41.666 ns
                Info: Clock period of Destination clock "CLOCK_24[0]" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 20.833 ns
                Info: Clock period of Source clock "CLOCK_24[0]" is 41.666 ns with inverted offset of 20.833 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -2.246 ns
            Info: + Shortest clock path from clock "CLOCK_24[0]" to destination register is 2.855 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_B12; Fanout = 5; CLK Node = 'CLOCK_24[0]'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G8; Fanout = 105; COMB Node = 'CLOCK_24[0]~clkctrl'
                Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X30_Y13_N27; Fanout = 2; REG Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10]'
                Info: Total cell delay = 1.628 ns ( 57.02 % )
                Info: Total interconnect delay = 1.227 ns ( 42.98 % )
            Info: - Longest clock path from clock "CLOCK_24[0]" to source register is 5.101 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_B12; Fanout = 5; CLK Node = 'CLOCK_24[0]'
                Info: 2: + IC(0.745 ns) + CELL(0.879 ns) = 2.650 ns; Loc. = LCFF_X24_Y26_N7; Fanout = 3; REG Node = 'VGA_Controller:VGA_DISPLAY|oVGA_HS'
                Info: 3: + IC(0.857 ns) + CELL(0.000 ns) = 3.507 ns; Loc. = CLKCTRL_G9; Fanout = 12; COMB Node = 'VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl'
                Info: 4: + IC(0.992 ns) + CELL(0.602 ns) = 5.101 ns; Loc. = LCFF_X34_Y14_N17; Fanout = 4; REG Node = 'VGA_Controller:VGA_DISPLAY|V_Cont[7]'
                Info: Total cell delay = 2.507 ns ( 49.15 % )
                Info: Total interconnect delay = 2.594 ns ( 50.85 % )
        Info: - Micro clock to output delay of source is 0.277 ns
        Info: - Micro setup delay of destination is -0.038 ns
    Info: - Longest register to register delay is 6.311 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y14_N17; Fanout = 4; REG Node = 'VGA_Controller:VGA_DISPLAY|V_Cont[7]'
        Info: 2: + IC(0.403 ns) + CELL(0.455 ns) = 0.858 ns; Loc. = LCCOMB_X34_Y14_N0; Fanout = 2; COMB Node = 'VGA_Controller:VGA_DISPLAY|LessThan3~0'
        Info: 3: + IC(0.820 ns) + CELL(0.545 ns) = 2.223 ns; Loc. = LCCOMB_X35_Y14_N0; Fanout = 12; COMB Node = 'VGA_Controller:VGA_DISPLAY|LessThan3~2'
        Info: 4: + IC(0.309 ns) + CELL(0.177 ns) = 2.709 ns; Loc. = LCCOMB_X35_Y14_N28; Fanout = 4; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|valid_rdreq~1'
        Info: 5: + IC(1.174 ns) + CELL(0.178 ns) = 4.061 ns; Loc. = LCCOMB_X30_Y13_N30; Fanout = 4; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|rdcnt_addr_ena'
        Info: 6: + IC(0.307 ns) + CELL(0.495 ns) = 4.863 ns; Loc. = LCCOMB_X30_Y13_N4; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|parity~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 4.943 ns; Loc. = LCCOMB_X30_Y13_N6; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera0~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 5.023 ns; Loc. = LCCOMB_X30_Y13_N8; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera1~COUT'
        Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 5.103 ns; Loc. = LCCOMB_X30_Y13_N10; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera2~COUT'
        Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 5.183 ns; Loc. = LCCOMB_X30_Y13_N12; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera3~COUT'
        Info: 11: + IC(0.000 ns) + CELL(0.174 ns) = 5.357 ns; Loc. = LCCOMB_X30_Y13_N14; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera4~COUT'
        Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 5.437 ns; Loc. = LCCOMB_X30_Y13_N16; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera5~COUT'
        Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 5.517 ns; Loc. = LCCOMB_X30_Y13_N18; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera6~COUT'
        Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 5.597 ns; Loc. = LCCOMB_X30_Y13_N20; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera7~COUT'
        Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 5.677 ns; Loc. = LCCOMB_X30_Y13_N22; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera8~COUT'
        Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 5.757 ns; Loc. = LCCOMB_X30_Y13_N24; Fanout = 1; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera9~COUT'
        Info: 17: + IC(0.000 ns) + CELL(0.458 ns) = 6.215 ns; Loc. = LCCOMB_X30_Y13_N26; Fanout = 1; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|countera10'
        Info: 18: + IC(0.000 ns) + CELL(0.096 ns) = 6.311 ns; Loc. = LCFF_X30_Y13_N27; Fanout = 2; REG Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_p96:rdptr_g1p|counter_ffa[10]'
        Info: Total cell delay = 3.298 ns ( 52.26 % )
        Info: Total interconnect delay = 3.013 ns ( 47.74 % )
Info: Clock "CLOCK_50" has Internal fmax of 172.83 MHz between source register "Reset_Delay:u2|Cont[10]" and destination register "Reset_Delay:u2|Cont[10]" (period= 5.786 ns)
    Info: + Longest register to register delay is 5.547 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y16_N21; Fanout = 3; REG Node = 'Reset_Delay:u2|Cont[10]'
        Info: 2: + IC(0.887 ns) + CELL(0.512 ns) = 1.399 ns; Loc. = LCCOMB_X19_Y16_N16; Fanout = 1; COMB Node = 'Reset_Delay:u2|Equal0~3'
        Info: 3: + IC(1.155 ns) + CELL(0.512 ns) = 3.066 ns; Loc. = LCCOMB_X21_Y15_N20; Fanout = 3; COMB Node = 'Reset_Delay:u2|Equal0~5'
        Info: 4: + IC(0.337 ns) + CELL(0.544 ns) = 3.947 ns; Loc. = LCCOMB_X21_Y15_N18; Fanout = 32; COMB Node = 'Reset_Delay:u2|Equal0~10'
        Info: 5: + IC(0.842 ns) + CELL(0.758 ns) = 5.547 ns; Loc. = LCFF_X20_Y16_N21; Fanout = 3; REG Node = 'Reset_Delay:u2|Cont[10]'
        Info: Total cell delay = 2.326 ns ( 41.93 % )
        Info: Total interconnect delay = 3.221 ns ( 58.07 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "CLOCK_50" to destination register is 2.857 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'CLOCK_50'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 35; COMB Node = 'CLOCK_50~clkctrl'
            Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.857 ns; Loc. = LCFF_X20_Y16_N21; Fanout = 3; REG Node = 'Reset_Delay:u2|Cont[10]'
            Info: Total cell delay = 1.628 ns ( 56.98 % )
            Info: Total interconnect delay = 1.229 ns ( 43.02 % )
        Info: - Longest clock path from clock "CLOCK_50" to source register is 2.857 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'CLOCK_50'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 35; COMB Node = 'CLOCK_50~clkctrl'
            Info: 3: + IC(0.991 ns) + CELL(0.602 ns) = 2.857 ns; Loc. = LCFF_X20_Y16_N21; Fanout = 3; REG Node = 'Reset_Delay:u2|Cont[10]'
            Info: Total cell delay = 1.628 ns ( 56.98 % )
            Info: Total interconnect delay = 1.229 ns ( 43.02 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: Clock "GPIO_1[5]" has Internal fmax of 147.93 MHz between source register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]" and destination register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10]" (period= 6.76 ns)
    Info: + Longest register to register delay is 6.521 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y24_N9; Fanout = 9; REG Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]'
        Info: 2: + IC(1.261 ns) + CELL(0.544 ns) = 1.805 ns; Loc. = LCCOMB_X42_Y23_N12; Fanout = 1; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|cmpr_636:wrfull_eq_comp|result_wire[0]~0'
        Info: 3: + IC(0.317 ns) + CELL(0.545 ns) = 2.667 ns; Loc. = LCCOMB_X42_Y23_N0; Fanout = 1; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|cmpr_636:wrfull_eq_comp|result_wire[0]~4'
        Info: 4: + IC(0.527 ns) + CELL(0.521 ns) = 3.715 ns; Loc. = LCCOMB_X42_Y24_N6; Fanout = 68; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|valid_wrreq'
        Info: 5: + IC(0.841 ns) + CELL(0.517 ns) = 5.073 ns; Loc. = LCCOMB_X43_Y24_N0; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|parity~COUT'
        Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 5.153 ns; Loc. = LCCOMB_X43_Y24_N2; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera0~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 5.233 ns; Loc. = LCCOMB_X43_Y24_N4; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera1~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 5.313 ns; Loc. = LCCOMB_X43_Y24_N6; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera2~COUT'
        Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 5.393 ns; Loc. = LCCOMB_X43_Y24_N8; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera3~COUT'
        Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 5.473 ns; Loc. = LCCOMB_X43_Y24_N10; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera4~COUT'
        Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 5.553 ns; Loc. = LCCOMB_X43_Y24_N12; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera5~COUT'
        Info: 12: + IC(0.000 ns) + CELL(0.174 ns) = 5.727 ns; Loc. = LCCOMB_X43_Y24_N14; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera6~COUT'
        Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 5.807 ns; Loc. = LCCOMB_X43_Y24_N16; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera7~COUT'
        Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 5.887 ns; Loc. = LCCOMB_X43_Y24_N18; Fanout = 2; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera8~COUT'
        Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 5.967 ns; Loc. = LCCOMB_X43_Y24_N20; Fanout = 1; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera9~COUT'
        Info: 16: + IC(0.000 ns) + CELL(0.458 ns) = 6.425 ns; Loc. = LCCOMB_X43_Y24_N22; Fanout = 1; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|countera10'
        Info: 17: + IC(0.000 ns) + CELL(0.096 ns) = 6.521 ns; Loc. = LCFF_X43_Y24_N23; Fanout = 4; REG Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10]'
        Info: Total cell delay = 3.575 ns ( 54.82 % )
        Info: Total interconnect delay = 2.946 ns ( 45.18 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "GPIO_1[5]" to destination register is 2.626 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E15; Fanout = 1; CLK Node = 'GPIO_1[5]'
            Info: 2: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = IOC_X42_Y27_N1; Fanout = 179; COMB Node = 'GPIO_1[5]~8'
            Info: 3: + IC(1.181 ns) + CELL(0.602 ns) = 2.626 ns; Loc. = LCFF_X43_Y24_N23; Fanout = 4; REG Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[10]'
            Info: Total cell delay = 1.445 ns ( 55.03 % )
            Info: Total interconnect delay = 1.181 ns ( 44.97 % )
        Info: - Longest clock path from clock "GPIO_1[5]" to source register is 2.626 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E15; Fanout = 1; CLK Node = 'GPIO_1[5]'
            Info: 2: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = IOC_X42_Y27_N1; Fanout = 179; COMB Node = 'GPIO_1[5]~8'
            Info: 3: + IC(1.181 ns) + CELL(0.602 ns) = 2.626 ns; Loc. = LCFF_X43_Y24_N9; Fanout = 9; REG Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_l6o1:auto_generated|a_graycounter_fgc:wrptr_gp|counter_ffa[3]'
            Info: Total cell delay = 1.445 ns ( 55.03 % )
            Info: Total interconnect delay = 1.181 ns ( 44.97 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: Minimum slack time is 445 ps for clock "sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0" between source register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag" and destination register "Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag"
    Info: + Shortest register to register delay is 0.454 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y10_N25; Fanout = 3; REG Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag'
        Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X43_Y10_N24; Fanout = 1; COMB Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag~3'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X43_Y10_N25; Fanout = 3; REG Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag'
        Info: Total cell delay = 0.454 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.009 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.423 ns
                Info: Clock period of Destination clock "sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0" is 10.416 ns with  offset of -2.423 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.423 ns
                Info: Clock period of Source clock "sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0" is 10.416 ns with  offset of -2.423 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0" to destination register is 2.509 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 562; COMB Node = 'sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.509 ns; Loc. = LCFF_X43_Y10_N25; Fanout = 3; REG Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag'
                Info: Total cell delay = 0.602 ns ( 23.99 % )
                Info: Total interconnect delay = 1.907 ns ( 76.01 % )
            Info: - Shortest clock path from clock "sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0" to source register is 2.509 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 562; COMB Node = 'sdram_pll:SDRAM_PLL|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.509 ns; Loc. = LCFF_X43_Y10_N25; Fanout = 3; REG Node = 'Sdram_Control_4Port:SDRAM_FRAME_BUFFER|command:command1|rw_flag'
                Info: Total cell delay = 0.602 ns ( 23.99 % )
                Info: Total interconnect delay = 1.907 ns ( 76.01 % )
        Info: - Micro clock to output delay of source is 0.277 ns
        Info: + Micro hold delay of destination is 0.286 ns
Info: Minimum slack time is 445 ps for clock "CLOCK_24[0]" between source register "VGA_Controller:VGA_DISPLAY|oVGA_VS" and destination register "VGA_Controller:VGA_DISPLAY|oVGA_VS"
    Info: + Shortest register to register delay is 0.454 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y14_N1; Fanout = 2; REG Node = 'VGA_Controller:VGA_DISPLAY|oVGA_VS'
        Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X33_Y14_N0; Fanout = 1; COMB Node = 'VGA_Controller:VGA_DISPLAY|oVGA_VS~2'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X33_Y14_N1; Fanout = 2; REG Node = 'VGA_Controller:VGA_DISPLAY|oVGA_VS'
        Info: Total cell delay = 0.454 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.009 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "CLOCK_24[0]" is 41.666 ns with inverted offset of 20.833 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 20.833 ns
                Info: Clock period of Source clock "CLOCK_24[0]" is 41.666 ns with inverted offset of 20.833 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "CLOCK_24[0]" to destination register is 5.100 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_B12; Fanout = 5; CLK Node = 'CLOCK_24[0]'
                Info: 2: + IC(0.745 ns) + CELL(0.879 ns) = 2.650 ns; Loc. = LCFF_X24_Y26_N7; Fanout = 3; REG Node = 'VGA_Controller:VGA_DISPLAY|oVGA_HS'
                Info: 3: + IC(0.857 ns) + CELL(0.000 ns) = 3.507 ns; Loc. = CLKCTRL_G9; Fanout = 12; COMB Node = 'VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl'
                Info: 4: + IC(0.991 ns) + CELL(0.602 ns) = 5.100 ns; Loc. = LCFF_X33_Y14_N1; Fanout = 2; REG Node = 'VGA_Controller:VGA_DISPLAY|oVGA_VS'
                Info: Total cell delay = 2.507 ns ( 49.16 % )
                Info: Total interconnect delay = 2.593 ns ( 50.84 % )
            Info: - Shortest clock path from clock "CLOCK_24[0]" to source register is 5.100 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_B12; Fanout = 5; CLK Node = 'CLOCK_24[0]'
                Info: 2: + IC(0.745 ns) + CELL(0.879 ns) = 2.650 ns; Loc. = LCFF_X24_Y26_N7; Fanout = 3; REG Node = 'VGA_Controller:VGA_DISPLAY|oVGA_HS'
                Info: 3: + IC(0.857 ns) + CELL(0.000 ns) = 3.507 ns; Loc. = CLKCTRL_G9; Fanout = 12; COMB Node = 'VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl'
                Info: 4: + IC(0.991 ns) + CELL(0.602 ns) = 5.100 ns; Loc. = LCFF_X33_Y14_N1; Fanout = 2; REG Node = 'VGA_Controller:VGA_DISPLAY|oVGA_VS'
                Info: Total cell delay = 2.507 ns ( 49.16 % )
                Info: Total interconnect delay = 2.593 ns ( 50.84 % )
        Info: - Micro clock to output delay of source is 0.277 ns
        Info: + Micro hold delay of destination is 0.286 ns
Info: tsu for register "CCD_Capture:CAMERA_DECODER|mSTART" (data pin = "KEY[2]", clock pin = "GPIO_1[5]") is 5.306 ns
    Info: + Longest pin to register delay is 7.954 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 1; PIN Node = 'KEY[2]'
        Info: 2: + IC(6.439 ns) + CELL(0.545 ns) = 7.858 ns; Loc. = LCCOMB_X42_Y26_N26; Fanout = 1; COMB Node = 'CCD_Capture:CAMERA_DECODER|mSTART~2'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.954 ns; Loc. = LCFF_X42_Y26_N27; Fanout = 2; REG Node = 'CCD_Capture:CAMERA_DECODER|mSTART'
        Info: Total cell delay = 1.515 ns ( 19.05 % )
        Info: Total interconnect delay = 6.439 ns ( 80.95 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "GPIO_1[5]" to destination register is 2.610 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E15; Fanout = 1; CLK Node = 'GPIO_1[5]'
        Info: 2: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = IOC_X42_Y27_N1; Fanout = 179; COMB Node = 'GPIO_1[5]~8'
        Info: 3: + IC(1.165 ns) + CELL(0.602 ns) = 2.610 ns; Loc. = LCFF_X42_Y26_N27; Fanout = 2; REG Node = 'CCD_Capture:CAMERA_DECODER|mSTART'
        Info: Total cell delay = 1.445 ns ( 55.36 % )
        Info: Total interconnect delay = 1.165 ns ( 44.64 % )
Info: tco from clock "CLOCK_24[0]" to destination pin "VGA_VS" through register "VGA_Controller:VGA_DISPLAY|oVGA_VS" is 10.720 ns
    Info: + Longest clock path from clock "CLOCK_24[0]" to source register is 5.100 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_B12; Fanout = 5; CLK Node = 'CLOCK_24[0]'
        Info: 2: + IC(0.745 ns) + CELL(0.879 ns) = 2.650 ns; Loc. = LCFF_X24_Y26_N7; Fanout = 3; REG Node = 'VGA_Controller:VGA_DISPLAY|oVGA_HS'
        Info: 3: + IC(0.857 ns) + CELL(0.000 ns) = 3.507 ns; Loc. = CLKCTRL_G9; Fanout = 12; COMB Node = 'VGA_Controller:VGA_DISPLAY|oVGA_HS~clkctrl'
        Info: 4: + IC(0.991 ns) + CELL(0.602 ns) = 5.100 ns; Loc. = LCFF_X33_Y14_N1; Fanout = 2; REG Node = 'VGA_Controller:VGA_DISPLAY|oVGA_VS'
        Info: Total cell delay = 2.507 ns ( 49.16 % )
        Info: Total interconnect delay = 2.593 ns ( 50.84 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 5.343 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y14_N1; Fanout = 2; REG Node = 'VGA_Controller:VGA_DISPLAY|oVGA_VS'
        Info: 2: + IC(2.367 ns) + CELL(2.976 ns) = 5.343 ns; Loc. = PIN_B11; Fanout = 0; PIN Node = 'VGA_VS'
        Info: Total cell delay = 2.976 ns ( 55.70 % )
        Info: Total interconnect delay = 2.367 ns ( 44.30 % )
Info: Longest tpd from source pin "CLOCK_24[0]" to destination pin "GPIO_1[4]" is 5.427 ns
    Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_B12; Fanout = 5; CLK Node = 'CLOCK_24[0]'
    Info: 2: + IC(1.425 ns) + CELL(2.976 ns) = 5.427 ns; Loc. = PIN_E14; Fanout = 0; PIN Node = 'GPIO_1[4]'
    Info: Total cell delay = 4.002 ns ( 73.74 % )
    Info: Total interconnect delay = 1.425 ns ( 26.26 % )
Info: th for register "rCCD_DATA1[1]" (data pin = "GPIO_1[13]", clock pin = "GPIO_1[5]") is -3.601 ns
    Info: + Longest clock path from clock "GPIO_1[5]" to destination register is 2.610 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E15; Fanout = 1; CLK Node = 'GPIO_1[5]'
        Info: 2: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = IOC_X42_Y27_N1; Fanout = 179; COMB Node = 'GPIO_1[5]~8'
        Info: 3: + IC(1.165 ns) + CELL(0.602 ns) = 2.610 ns; Loc. = LCFF_X42_Y26_N9; Fanout = 3; REG Node = 'rCCD_DATA1[1]'
        Info: Total cell delay = 1.445 ns ( 55.36 % )
        Info: Total interconnect delay = 1.165 ns ( 44.64 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.497 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_D16; Fanout = 1; PIN Node = 'GPIO_1[13]'
        Info: 2: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = IOC_X42_Y27_N0; Fanout = 1; COMB Node = 'GPIO_1[13]~0'
        Info: 3: + IC(5.241 ns) + CELL(0.413 ns) = 6.497 ns; Loc. = LCFF_X42_Y26_N9; Fanout = 3; REG Node = 'rCCD_DATA1[1]'
        Info: Total cell delay = 1.256 ns ( 19.33 % )
        Info: Total interconnect delay = 5.241 ns ( 80.67 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 198 megabytes
    Info: Processing ended: Tue Nov 04 13:07:03 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


