// Seed: 27189492
module module_0 (
    input wand id_0,
    input tri1 id_1,
    input supply1 id_2
);
  assign id_4 = id_2;
  assign id_4 = id_4 <= 1;
  if (1 - id_2) begin : LABEL_0
    assign id_4 = 1;
  end else begin : LABEL_0
    wire id_5;
  end
  tri  id_6;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    input uwire id_0,
    output wire id_1,
    output supply1 id_2,
    output supply1 id_3
);
  int id_5 = id_0 != 1;
  supply0 id_6;
  id_7(
      1'b0, id_2 == id_3, id_0
  );
  wire id_8;
  assign id_3 = 1 ? 1 : 1 == 1'h0;
  uwire id_9;
  assign id_6 = id_9;
  wire id_10;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0
  );
endmodule
