

================================================================
== Vitis HLS Report for 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4'
================================================================
* Date:           Wed Jan  3 23:38:49 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.247 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_249_4  |        ?|        ?|        14|         14|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 14, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 14, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.61>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 17 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%upperLimit_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %upperLimit"   --->   Operation 18 'read' 'upperLimit_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sub182_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %sub182"   --->   Operation 19 'read' 'sub182_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%idxprom20_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %idxprom20"   --->   Operation 20 'read' 'idxprom20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%idxprom174_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %idxprom174"   --->   Operation 21 'read' 'idxprom174_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tileId_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %tileId"   --->   Operation 22 'read' 'tileId_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%DynamicPlacement_II_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %DynamicPlacement_II_load"   --->   Operation 23 'read' 'DynamicPlacement_II_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%add_ln192_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %add_ln192"   --->   Operation 24 'read' 'add_ln192_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%idxprom20_cast = sext i5 %idxprom20_read"   --->   Operation 25 'sext' 'idxprom20_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%idxprom174_cast = sext i4 %idxprom174_read"   --->   Operation 26 'sext' 'idxprom174_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.29ns)   --->   "%store_ln0 = store i8 %add_ln192_read, i8 %empty"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_load = load i8 %empty"   --->   Operation 29 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [12/12] (3.61ns)   --->   "%IDX_pd_bypass_modulo = srem i8 %p_load, i8 %DynamicPlacement_II_load_read" [DynMap/DynMap_4HLS.cpp:193]   --->   Operation 30 'srem' 'IDX_pd_bypass_modulo' <Predicate = true> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.61>
ST_2 : Operation 31 [11/12] (3.61ns)   --->   "%IDX_pd_bypass_modulo = srem i8 %p_load, i8 %DynamicPlacement_II_load_read" [DynMap/DynMap_4HLS.cpp:193]   --->   Operation 31 'srem' 'IDX_pd_bypass_modulo' <Predicate = true> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.61>
ST_3 : Operation 32 [10/12] (3.61ns)   --->   "%IDX_pd_bypass_modulo = srem i8 %p_load, i8 %DynamicPlacement_II_load_read" [DynMap/DynMap_4HLS.cpp:193]   --->   Operation 32 'srem' 'IDX_pd_bypass_modulo' <Predicate = true> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.61>
ST_4 : Operation 33 [9/12] (3.61ns)   --->   "%IDX_pd_bypass_modulo = srem i8 %p_load, i8 %DynamicPlacement_II_load_read" [DynMap/DynMap_4HLS.cpp:193]   --->   Operation 33 'srem' 'IDX_pd_bypass_modulo' <Predicate = true> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.61>
ST_5 : Operation 34 [8/12] (3.61ns)   --->   "%IDX_pd_bypass_modulo = srem i8 %p_load, i8 %DynamicPlacement_II_load_read" [DynMap/DynMap_4HLS.cpp:193]   --->   Operation 34 'srem' 'IDX_pd_bypass_modulo' <Predicate = true> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.61>
ST_6 : Operation 35 [7/12] (3.61ns)   --->   "%IDX_pd_bypass_modulo = srem i8 %p_load, i8 %DynamicPlacement_II_load_read" [DynMap/DynMap_4HLS.cpp:193]   --->   Operation 35 'srem' 'IDX_pd_bypass_modulo' <Predicate = true> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.61>
ST_7 : Operation 36 [6/12] (3.61ns)   --->   "%IDX_pd_bypass_modulo = srem i8 %p_load, i8 %DynamicPlacement_II_load_read" [DynMap/DynMap_4HLS.cpp:193]   --->   Operation 36 'srem' 'IDX_pd_bypass_modulo' <Predicate = true> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.61>
ST_8 : Operation 37 [5/12] (3.61ns)   --->   "%IDX_pd_bypass_modulo = srem i8 %p_load, i8 %DynamicPlacement_II_load_read" [DynMap/DynMap_4HLS.cpp:193]   --->   Operation 37 'srem' 'IDX_pd_bypass_modulo' <Predicate = true> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.61>
ST_9 : Operation 38 [4/12] (3.61ns)   --->   "%IDX_pd_bypass_modulo = srem i8 %p_load, i8 %DynamicPlacement_II_load_read" [DynMap/DynMap_4HLS.cpp:193]   --->   Operation 38 'srem' 'IDX_pd_bypass_modulo' <Predicate = true> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.61>
ST_10 : Operation 39 [3/12] (3.61ns)   --->   "%IDX_pd_bypass_modulo = srem i8 %p_load, i8 %DynamicPlacement_II_load_read" [DynMap/DynMap_4HLS.cpp:193]   --->   Operation 39 'srem' 'IDX_pd_bypass_modulo' <Predicate = true> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.61>
ST_11 : Operation 40 [2/12] (3.61ns)   --->   "%IDX_pd_bypass_modulo = srem i8 %p_load, i8 %DynamicPlacement_II_load_read" [DynMap/DynMap_4HLS.cpp:193]   --->   Operation 40 'srem' 'IDX_pd_bypass_modulo' <Predicate = true> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.24>
ST_12 : Operation 41 [1/12] (3.61ns)   --->   "%IDX_pd_bypass_modulo = srem i8 %p_load, i8 %DynamicPlacement_II_load_read" [DynMap/DynMap_4HLS.cpp:193]   --->   Operation 41 'srem' 'IDX_pd_bypass_modulo' <Predicate = true> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 42 [1/1] (1.31ns)   --->   "%icmp_ln251 = icmp_eq  i8 %IDX_pd_bypass_modulo, i8 0" [DynMap/DynMap_4HLS.cpp:251]   --->   Operation 42 'icmp' 'icmp_ln251' <Predicate = true> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node formerPC)   --->   "%trunc_ln251 = trunc i8 %DynamicPlacement_II_load_read" [DynMap/DynMap_4HLS.cpp:251]   --->   Operation 43 'trunc' 'trunc_ln251' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln251_1 = trunc i8 %IDX_pd_bypass_modulo" [DynMap/DynMap_4HLS.cpp:251]   --->   Operation 44 'trunc' 'trunc_ln251_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node formerPC)   --->   "%select_ln251 = select i1 %icmp_ln251, i7 %trunc_ln251, i7 %trunc_ln251_1" [DynMap/DynMap_4HLS.cpp:251]   --->   Operation 45 'select' 'select_ln251' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 46 [1/1] (1.31ns) (out node of the LUT)   --->   "%formerPC = add i7 %select_ln251, i7 127" [DynMap/DynMap_4HLS.cpp:251]   --->   Operation 46 'add' 'formerPC' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_68_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i4.i4, i7 %trunc_ln251_1, i4 %tileId_read, i4 0" [DynMap/DynMap_4HLS.cpp:252]   --->   Operation 47 'bitconcatenate' 'tmp_68_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 48 [1/1] (1.53ns)   --->   "%add_ln252 = add i15 %tmp_68_cast, i15 %idxprom174_cast" [DynMap/DynMap_4HLS.cpp:252]   --->   Operation 48 'add' 'add_ln252' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.25>
ST_13 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln252 = zext i15 %add_ln252" [DynMap/DynMap_4HLS.cpp:252]   --->   Operation 49 'zext' 'zext_ln252' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 50 [1/1] (0.00ns)   --->   "%placement_dynamic_bypass_occupy_addr = getelementptr i1 %placement_dynamic_bypass_occupy, i64 0, i64 %zext_ln252" [DynMap/DynMap_4HLS.cpp:252]   --->   Operation 50 'getelementptr' 'placement_dynamic_bypass_occupy_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 51 [2/2] (2.77ns)   --->   "%inportConflict = load i15 %placement_dynamic_bypass_occupy_addr" [DynMap/DynMap_4HLS.cpp:252]   --->   Operation 51 'load' 'inportConflict' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 25600> <RAM>
ST_13 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %formerPC, i4 0" [DynMap/DynMap_4HLS.cpp:253]   --->   Operation 52 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln253 = zext i11 %tmp_s" [DynMap/DynMap_4HLS.cpp:253]   --->   Operation 53 'zext' 'zext_ln253' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 54 [1/1] (1.48ns)   --->   "%add_ln253 = add i13 %zext_ln253, i13 %idxprom20_cast" [DynMap/DynMap_4HLS.cpp:253]   --->   Operation 54 'add' 'add_ln253' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln253 = trunc i13 %add_ln253" [DynMap/DynMap_4HLS.cpp:253]   --->   Operation 55 'trunc' 'trunc_ln253' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 56 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i13.i4, i13 %add_ln253, i4 %sub182_read" [DynMap/DynMap_4HLS.cpp:253]   --->   Operation 56 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln253 = sext i17 %tmp" [DynMap/DynMap_4HLS.cpp:253]   --->   Operation 57 'sext' 'sext_ln253' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 58 [1/1] (0.00ns)   --->   "%placement_dynamic_bypass_occupy_addr_1 = getelementptr i1 %placement_dynamic_bypass_occupy, i64 0, i64 %sext_ln253" [DynMap/DynMap_4HLS.cpp:253]   --->   Operation 58 'getelementptr' 'placement_dynamic_bypass_occupy_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 59 [2/2] (2.77ns)   --->   "%outportConflict = load i15 %placement_dynamic_bypass_occupy_addr_1" [DynMap/DynMap_4HLS.cpp:253]   --->   Operation 59 'load' 'outportConflict' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 25600> <RAM>

State 14 <SV = 13> <Delay = 4.86>
ST_14 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 60 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 61 [1/2] (2.77ns)   --->   "%inportConflict = load i15 %placement_dynamic_bypass_occupy_addr" [DynMap/DynMap_4HLS.cpp:252]   --->   Operation 61 'load' 'inportConflict' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 25600> <RAM>
ST_14 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_71_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %trunc_ln253, i4 %sub182_read" [DynMap/DynMap_4HLS.cpp:253]   --->   Operation 62 'bitconcatenate' 'tmp_71_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 63 [1/2] (2.77ns)   --->   "%outportConflict = load i15 %placement_dynamic_bypass_occupy_addr_1" [DynMap/DynMap_4HLS.cpp:253]   --->   Operation 63 'load' 'outportConflict' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 25600> <RAM>
ST_14 : Operation 64 [1/1] (0.80ns)   --->   "%or_ln254 = or i1 %outportConflict, i1 %inportConflict" [DynMap/DynMap_4HLS.cpp:254]   --->   Operation 64 'or' 'or_ln254' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln254 = br i1 %or_ln254, void %.exitStub, void %.critedge53" [DynMap/DynMap_4HLS.cpp:254]   --->   Operation 65 'br' 'br_ln254' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln280 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [DynMap/DynMap_4HLS.cpp:280]   --->   Operation 66 'specloopname' 'specloopname_ln280' <Predicate = (or_ln254)> <Delay = 0.00>
ST_14 : Operation 67 [1/1] (0.00ns)   --->   "%IDX_pd_bypass_load = load i8 %IDX_pd_bypass" [DynMap/DynMap_4HLS.cpp:280]   --->   Operation 67 'load' 'IDX_pd_bypass_load' <Predicate = (or_ln254)> <Delay = 0.00>
ST_14 : Operation 68 [1/1] (1.30ns)   --->   "%add_ln280 = add i8 %IDX_pd_bypass_load, i8 1" [DynMap/DynMap_4HLS.cpp:280]   --->   Operation 68 'add' 'add_ln280' <Predicate = (or_ln254)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln280 = store i8 %add_ln280, i8 %IDX_pd_bypass" [DynMap/DynMap_4HLS.cpp:280]   --->   Operation 69 'store' 'store_ln280' <Predicate = (or_ln254)> <Delay = 0.00>
ST_14 : Operation 70 [1/1] (1.31ns)   --->   "%icmp_ln282 = icmp_eq  i8 %add_ln280, i8 %upperLimit_read" [DynMap/DynMap_4HLS.cpp:282]   --->   Operation 70 'icmp' 'icmp_ln282' <Predicate = (or_ln254)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln282 = br i1 %icmp_ln282, void, void %.loopexit55.loopexit.exitStub" [DynMap/DynMap_4HLS.cpp:282]   --->   Operation 71 'br' 'br_ln282' <Predicate = (or_ln254)> <Delay = 0.00>
ST_14 : Operation 72 [1/1] (1.29ns)   --->   "%store_ln249 = store i8 %add_ln280, i8 %empty" [DynMap/DynMap_4HLS.cpp:249]   --->   Operation 72 'store' 'store_ln249' <Predicate = (or_ln254 & !icmp_ln282)> <Delay = 1.29>
ST_14 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln249 = br void" [DynMap/DynMap_4HLS.cpp:249]   --->   Operation 73 'br' 'br_ln249' <Predicate = (or_ln254 & !icmp_ln282)> <Delay = 0.00>
ST_14 : Operation 74 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_out, i8 %p_load"   --->   Operation 74 'write' 'write_ln0' <Predicate = (or_ln254 & icmp_ln282)> <Delay = 0.00>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "%write_ln252 = write void @_ssdm_op_Write.ap_auto.i15P0A, i15 %add_ln252_out, i15 %add_ln252" [DynMap/DynMap_4HLS.cpp:252]   --->   Operation 75 'write' 'write_ln252' <Predicate = (or_ln254 & icmp_ln282)> <Delay = 0.00>
ST_14 : Operation 76 [1/1] (0.00ns)   --->   "%write_ln253 = write void @_ssdm_op_Write.ap_auto.i15P0A, i15 %tmp_71_out, i15 %tmp_71_cast" [DynMap/DynMap_4HLS.cpp:253]   --->   Operation 76 'write' 'write_ln253' <Predicate = (or_ln254 & icmp_ln282)> <Delay = 0.00>
ST_14 : Operation 77 [1/1] (1.29ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 77 'br' 'br_ln0' <Predicate = (or_ln254 & icmp_ln282)> <Delay = 1.29>
ST_14 : Operation 78 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_out, i8 %p_load"   --->   Operation 78 'write' 'write_ln0' <Predicate = (!or_ln254)> <Delay = 0.00>
ST_14 : Operation 79 [1/1] (0.00ns)   --->   "%write_ln252 = write void @_ssdm_op_Write.ap_auto.i15P0A, i15 %add_ln252_out, i15 %add_ln252" [DynMap/DynMap_4HLS.cpp:252]   --->   Operation 79 'write' 'write_ln252' <Predicate = (!or_ln254)> <Delay = 0.00>
ST_14 : Operation 80 [1/1] (0.00ns)   --->   "%write_ln253 = write void @_ssdm_op_Write.ap_auto.i15P0A, i15 %tmp_71_out, i15 %tmp_71_cast" [DynMap/DynMap_4HLS.cpp:253]   --->   Operation 80 'write' 'write_ln253' <Predicate = (!or_ln254)> <Delay = 0.00>
ST_14 : Operation 81 [1/1] (1.29ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 81 'br' 'br_ln0' <Predicate = (!or_ln254)> <Delay = 1.29>
ST_14 : Operation 82 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i1 1, void %.exitStub, i1 0, void %.loopexit55.loopexit.exitStub"   --->   Operation 82 'phi' 'UnifiedRetVal' <Predicate = (icmp_ln282) | (!or_ln254)> <Delay = 0.00>
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %UnifiedRetVal"   --->   Operation 83 'ret' 'ret_ln0' <Predicate = (icmp_ln282) | (!or_ln254)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.62ns
The critical path consists of the following:
	'alloca' operation ('empty') [13]  (0 ns)
	'load' operation ('p_load') on local variable 'empty' [26]  (0 ns)
	'srem' operation ('IDX_pd_bypass_modulo', DynMap/DynMap_4HLS.cpp:193) [28]  (3.62 ns)

 <State 2>: 3.62ns
The critical path consists of the following:
	'srem' operation ('IDX_pd_bypass_modulo', DynMap/DynMap_4HLS.cpp:193) [28]  (3.62 ns)

 <State 3>: 3.62ns
The critical path consists of the following:
	'srem' operation ('IDX_pd_bypass_modulo', DynMap/DynMap_4HLS.cpp:193) [28]  (3.62 ns)

 <State 4>: 3.62ns
The critical path consists of the following:
	'srem' operation ('IDX_pd_bypass_modulo', DynMap/DynMap_4HLS.cpp:193) [28]  (3.62 ns)

 <State 5>: 3.62ns
The critical path consists of the following:
	'srem' operation ('IDX_pd_bypass_modulo', DynMap/DynMap_4HLS.cpp:193) [28]  (3.62 ns)

 <State 6>: 3.62ns
The critical path consists of the following:
	'srem' operation ('IDX_pd_bypass_modulo', DynMap/DynMap_4HLS.cpp:193) [28]  (3.62 ns)

 <State 7>: 3.62ns
The critical path consists of the following:
	'srem' operation ('IDX_pd_bypass_modulo', DynMap/DynMap_4HLS.cpp:193) [28]  (3.62 ns)

 <State 8>: 3.62ns
The critical path consists of the following:
	'srem' operation ('IDX_pd_bypass_modulo', DynMap/DynMap_4HLS.cpp:193) [28]  (3.62 ns)

 <State 9>: 3.62ns
The critical path consists of the following:
	'srem' operation ('IDX_pd_bypass_modulo', DynMap/DynMap_4HLS.cpp:193) [28]  (3.62 ns)

 <State 10>: 3.62ns
The critical path consists of the following:
	'srem' operation ('IDX_pd_bypass_modulo', DynMap/DynMap_4HLS.cpp:193) [28]  (3.62 ns)

 <State 11>: 3.62ns
The critical path consists of the following:
	'srem' operation ('IDX_pd_bypass_modulo', DynMap/DynMap_4HLS.cpp:193) [28]  (3.62 ns)

 <State 12>: 6.25ns
The critical path consists of the following:
	'srem' operation ('IDX_pd_bypass_modulo', DynMap/DynMap_4HLS.cpp:193) [28]  (3.62 ns)
	'icmp' operation ('icmp_ln251', DynMap/DynMap_4HLS.cpp:251) [29]  (1.31 ns)
	'select' operation ('select_ln251', DynMap/DynMap_4HLS.cpp:251) [32]  (0 ns)
	'add' operation ('formerPC', DynMap/DynMap_4HLS.cpp:251) [33]  (1.32 ns)

 <State 13>: 4.25ns
The critical path consists of the following:
	'add' operation ('add_ln253', DynMap/DynMap_4HLS.cpp:253) [41]  (1.48 ns)
	'getelementptr' operation ('placement_dynamic_bypass_occupy_addr_1', DynMap/DynMap_4HLS.cpp:253) [46]  (0 ns)
	'load' operation ('outportConflict', DynMap/DynMap_4HLS.cpp:253) on array 'placement_dynamic_bypass_occupy' [47]  (2.77 ns)

 <State 14>: 4.87ns
The critical path consists of the following:
	'load' operation ('inportConflict', DynMap/DynMap_4HLS.cpp:252) on array 'placement_dynamic_bypass_occupy' [38]  (2.77 ns)
	'or' operation ('or_ln254', DynMap/DynMap_4HLS.cpp:254) [48]  (0.8 ns)
	blocking operation 1.3 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
