INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Calin/Desktop/Lab1/Lab1.srcs/sources_1/new/Sumator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sumator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Calin/Desktop/Lab1/Lab1.srcs/sim_1/new/sim_sumator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_sumator
INFO: [VRFC 10-2458] undeclared symbol s, assumed default net type wire [C:/Users/Calin/Desktop/Lab1/Lab1.srcs/sim_1/new/sim_sumator.v:28]
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/Calin/Desktop/Lab1/Lab1.srcs/sim_1/new/sim_sumator.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Calin/Desktop/Lab1/Lab1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
