/*
 * Link: https://sites.google.com/site/verilog710/xiang-guan-gong-ju/icarus-verilog
 */
iverilog -o sample_test.vvp sample_test.v  # Generate sample.vvp
vvp sample_test.vvp                        # Execute.

To test.
Under "src/verilog" directory.

/*
 * gate (Not, And, Or, Xor, Or8Way)
 */
iverilog -o gate_test.vvp gate_test.v  # Generate gate_test.vvp
vvp gate_test.vvp                      # Execute.
iverilog gate_test.v                   # Generate gate_test.vcd
gtkwave gate_test.vcd                  # See graphical wave output.

/*
 * gate16
 */
iverilog -o gate16_test.vvp gate16_test.v
vvp gate16_test.vvp
iverilog gate16_test.v
gtkwave gate16_test.vcd

/*
 * Multiplexor
 * Reference : https://github.com/ccckmit/nand2tetris_verilog/blob/master/mux_test.v
 */
iverilog -o mux_test.vvp mux_test.v
vvp mux_test.vvp
iverilog mux_test.v
gtkwave mux_test.vcd

/*
 * Demultiplexor.
 */
iverilog -o dmux_test.vvp dmux_test.v
vvp dmux_test.vvp
iverilog dmux_test.v
gtkwave dmux_test.vcd

/*
 * Adder.
 * Reference from wikipedia: https://zh.wikipedia.org/zh-tw/%E5%8A%A0%E6%B3%95%E5%99%A8
 */
iverilog -o add_test.vvp add_test.v
vvp add_test.vvp
iverilog add_test.v
gtkwave add_test.vcd

/*
 * 16-bit incrementor.
 */
iverilog -o Inc16_test.vvp Inc16_test.v
vvp Inc16_test.vvp
iverilog Inc16_test.v
gtkwave Inc16_test.vcd
