







.version 5.0
.target sm_50
.address_size 64


































































.extern .shared .align 1 .b8 partialSumExtern[];









































.visible .entry _Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i(
.param .u32 _Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_1,
.param .f64 _Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_6,
.param .f64 _Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<21>;
.reg .b32 %r<73>;
.reg .f64 %fd<89>;
.reg .b64 %rd<47>;

	.shared .align 8 .b8 _Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24253_36_non_const_XX[4096];

	.shared .align 8 .b8 _Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24254_36_non_const_SDOT[1024];

ld.param.u32 %r34, [_Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_0];
ld.param.u32 %r35, [_Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_1];
ld.param.f64 %fd10, [_Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_2];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_3];
ld.param.u32 %r36, [_Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_4];
ld.param.u64 %rd11, [_Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_5];
ld.param.u32 %r37, [_Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_6];
ld.param.f64 %fd11, [_Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_7];
ld.param.u64 %rd10, [_Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_8];
ld.param.u32 %r38, [_Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd11;
mov.u32 %r1, %tid.x;
shr.s32 %r39, %r1, 31;
shr.u32 %r40, %r39, 28;
add.s32 %r41, %r1, %r40;
shr.s32 %r2, %r41, 4;
and.b32 %r42, %r41, -16;
sub.s32 %r3, %r1, %r42;
setp.lt.s32	%p3, %r35, 1;
@%p3 bra BB0_25;

mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r34;
mul.lo.s32 %r46, %r45, %r37;
setp.gt.s32	%p4, %r37, -1;
selp.b32	%r4, 0, %r46, %p4;
mul.wide.s32 %rd12, %r2, 128;
mov.u64 %rd13, _Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24254_36_non_const_SDOT;
add.s64 %rd14, %rd13, %rd12;
mul.wide.s32 %rd15, %r3, 8;
add.s64 %rd2, %rd14, %rd15;
mul.wide.s32 %rd16, %r1, 8;
mov.u64 %rd17, _Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24253_36_non_const_XX;
add.s64 %rd3, %rd17, %rd16;
shl.b32 %r5, %r37, 7;
mul.wide.s32 %rd4, %r5, 8;
mov.u32 %r67, 0;
cvta.to.global.u64 %rd42, %rd10;

BB0_2:
mov.u32 %r47, %ctaid.x;
shl.b32 %r48, %r47, 3;
add.s32 %r7, %r48, %r67;
setp.ge.s32	%p5, %r7, %r35;
@%p5 bra BB0_25;

add.s32 %r8, %r7, %r2;
mov.u64 %rd18, 0;
st.shared.u64 [%rd2], %rd18;
setp.lt.s32	%p6, %r34, 1;
@%p6 bra BB0_20;

mad.lo.s32 %r9, %r8, %r36, %r3;
mov.u32 %r68, 0;

BB0_5:
mov.u32 %r10, %r68;
add.s32 %r68, %r10, 512;
min.s32 %r11, %r68, %r34;
bar.sync 0;
add.s32 %r12, %r10, %r1;
mad.lo.s32 %r13, %r12, %r37, %r4;
add.s32 %r51, %r11, -384;
setp.lt.s32	%p7, %r12, %r51;
mul.wide.s32 %rd19, %r13, 8;
add.s64 %rd5, %rd1, %rd19;
add.s64 %rd6, %rd5, %rd4;
add.s64 %rd7, %rd6, %rd4;
@%p7 bra BB0_12;
bra.uni BB0_6;

BB0_12:
ld.global.f64 %fd24, [%rd5];
mul.f64 %fd25, %fd24, %fd10;
st.shared.f64 [%rd3], %fd25;
ld.global.f64 %fd26, [%rd6];
mul.f64 %fd27, %fd26, %fd10;
st.shared.f64 [%rd3+1024], %fd27;
ld.global.f64 %fd28, [%rd7];
mul.f64 %fd29, %fd28, %fd10;
st.shared.f64 [%rd3+2048], %fd29;
add.s64 %rd22, %rd7, %rd4;
ld.global.f64 %fd30, [%rd22];
mul.f64 %fd31, %fd30, %fd10;
st.shared.f64 [%rd3+3072], %fd31;
bra.uni BB0_13;

BB0_6:
add.s32 %r52, %r11, -256;
setp.lt.s32	%p8, %r12, %r52;
@%p8 bra BB0_11;
bra.uni BB0_7;

BB0_11:
ld.global.f64 %fd18, [%rd5];
mul.f64 %fd19, %fd18, %fd10;
st.shared.f64 [%rd3], %fd19;
ld.global.f64 %fd20, [%rd6];
mul.f64 %fd21, %fd20, %fd10;
st.shared.f64 [%rd3+1024], %fd21;
ld.global.f64 %fd22, [%rd7];
mul.f64 %fd23, %fd22, %fd10;
st.shared.f64 [%rd3+2048], %fd23;
bra.uni BB0_13;

BB0_7:
add.s32 %r53, %r11, -128;
setp.lt.s32	%p9, %r12, %r53;
@%p9 bra BB0_10;
bra.uni BB0_8;

BB0_10:
ld.global.f64 %fd14, [%rd5];
mul.f64 %fd15, %fd14, %fd10;
st.shared.f64 [%rd3], %fd15;
add.s32 %r54, %r5, %r13;
mul.wide.s32 %rd20, %r54, 8;
add.s64 %rd21, %rd1, %rd20;
ld.global.f64 %fd16, [%rd21];
mul.f64 %fd17, %fd16, %fd10;
st.shared.f64 [%rd3+1024], %fd17;
bra.uni BB0_13;

BB0_8:
setp.ge.s32	%p10, %r12, %r11;
@%p10 bra BB0_13;

ld.global.f64 %fd12, [%rd5];
mul.f64 %fd13, %fd12, %fd10;
st.shared.f64 [%rd3], %fd13;

BB0_13:
setp.lt.s32	%p1, %r8, %r35;
bar.sync 0;
@!%p1 bra BB0_19;
bra.uni BB0_14;

BB0_14:
add.s32 %r72, %r9, %r10;
add.s32 %r71, %r10, %r3;
sub.s32 %r16, %r11, %r10;
add.s32 %r55, %r16, -48;
mov.f64 %fd86, 0d0000000000000000;
mov.f64 %fd87, %fd86;
setp.ge.s32	%p11, %r3, %r55;
mov.u32 %r69, %r3;
@%p11 bra BB0_16;

BB0_15:
mov.u32 %r17, %r69;
mul.wide.s32 %rd27, %r72, 8;
add.s64 %rd23, %rd9, %rd27;

	ld.global.nc.f64 %fd34, [%rd23];

	mul.wide.s32 %rd28, %r17, 8;
add.s64 %rd30, %rd17, %rd28;
ld.shared.f64 %fd38, [%rd30];
fma.rn.f64 %fd39, %fd34, %fd38, %fd87;
add.s32 %r56, %r72, 16;
mul.wide.s32 %rd31, %r56, 8;
add.s64 %rd24, %rd9, %rd31;

	ld.global.nc.f64 %fd35, [%rd24];

	ld.shared.f64 %fd40, [%rd30+128];
fma.rn.f64 %fd41, %fd35, %fd40, %fd39;
add.s32 %r57, %r72, 32;
mul.wide.s32 %rd32, %r57, 8;
add.s64 %rd25, %rd9, %rd32;

	ld.global.nc.f64 %fd36, [%rd25];

	ld.shared.f64 %fd42, [%rd30+256];
fma.rn.f64 %fd43, %fd36, %fd42, %fd41;
add.s32 %r58, %r72, 48;
mul.wide.s32 %rd33, %r58, 8;
add.s64 %rd26, %rd9, %rd33;

	ld.global.nc.f64 %fd37, [%rd26];

	ld.shared.f64 %fd44, [%rd30+384];
fma.rn.f64 %fd87, %fd37, %fd44, %fd43;
add.s32 %r72, %r72, 64;
add.s32 %r71, %r71, 64;
sub.s32 %r22, %r71, %r10;
setp.lt.s32	%p12, %r22, %r55;
mov.u32 %r69, %r22;
mov.f64 %fd86, %fd87;
@%p12 bra BB0_15;

BB0_16:
mov.f64 %fd85, %fd86;
sub.s32 %r70, %r71, %r10;
setp.ge.s32	%p13, %r70, %r16;
mov.f64 %fd84, %fd85;
@%p13 bra BB0_18;

BB0_17:
mul.wide.s32 %rd35, %r72, 8;
add.s64 %rd34, %rd9, %rd35;

	ld.global.nc.f64 %fd45, [%rd34];

	mul.wide.s32 %rd36, %r70, 8;
add.s64 %rd38, %rd17, %rd36;
ld.shared.f64 %fd46, [%rd38];
fma.rn.f64 %fd85, %fd45, %fd46, %fd85;
add.s32 %r72, %r72, 16;
add.s32 %r71, %r71, 16;
sub.s32 %r70, %r71, %r10;
setp.lt.s32	%p14, %r70, %r16;
mov.f64 %fd84, %fd85;
@%p14 bra BB0_17;

BB0_18:
ld.shared.f64 %fd47, [%rd2];
add.f64 %fd48, %fd84, %fd47;
st.shared.f64 [%rd2], %fd48;

BB0_19:
setp.lt.s32	%p15, %r68, %r34;
@%p15 bra BB0_5;

BB0_20:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p16, %r8, %r35;
and.pred %p17, %p16, %p2;
@!%p17 bra BB0_24;
bra.uni BB0_21;

BB0_21:
ld.shared.f64 %fd49, [%rd14];
ld.shared.f64 %fd50, [%rd14+8];
add.f64 %fd51, %fd50, %fd49;
ld.shared.f64 %fd52, [%rd14+16];
add.f64 %fd53, %fd52, %fd51;
ld.shared.f64 %fd54, [%rd14+24];
add.f64 %fd55, %fd54, %fd53;
ld.shared.f64 %fd56, [%rd14+32];
add.f64 %fd57, %fd56, %fd55;
ld.shared.f64 %fd58, [%rd14+40];
add.f64 %fd59, %fd58, %fd57;
ld.shared.f64 %fd60, [%rd14+48];
add.f64 %fd61, %fd60, %fd59;
ld.shared.f64 %fd62, [%rd14+56];
add.f64 %fd63, %fd62, %fd61;
ld.shared.f64 %fd64, [%rd14+64];
add.f64 %fd65, %fd64, %fd63;
ld.shared.f64 %fd66, [%rd14+72];
add.f64 %fd67, %fd66, %fd65;
ld.shared.f64 %fd68, [%rd14+80];
add.f64 %fd69, %fd68, %fd67;
ld.shared.f64 %fd70, [%rd14+88];
add.f64 %fd71, %fd70, %fd69;
ld.shared.f64 %fd72, [%rd14+96];
add.f64 %fd73, %fd72, %fd71;
ld.shared.f64 %fd74, [%rd14+104];
add.f64 %fd75, %fd74, %fd73;
ld.shared.f64 %fd76, [%rd14+112];
add.f64 %fd77, %fd76, %fd75;
ld.shared.f64 %fd78, [%rd14+120];
add.f64 %fd88, %fd78, %fd77;
st.shared.f64 [%rd14], %fd88;
sub.s32 %r61, %r44, %r35;
mul.lo.s32 %r62, %r61, %r38;
setp.gt.s32	%p18, %r38, -1;
selp.b32	%r63, 0, %r62, %p18;
mad.lo.s32 %r64, %r8, %r38, %r63;
mul.wide.s32 %rd43, %r64, 8;
add.s64 %rd8, %rd42, %rd43;
setp.eq.f64	%p19, %fd11, 0d0000000000000000;
@%p19 bra BB0_23;

ld.global.f64 %fd79, [%rd8];
fma.rn.f64 %fd88, %fd79, %fd11, %fd88;
st.shared.f64 [%rd14], %fd88;

BB0_23:
st.global.f64 [%rd8], %fd88;

BB0_24:
mov.u32 %r65, %nctaid.x;
shl.b32 %r66, %r65, 3;
add.s32 %r67, %r66, %r67;
setp.lt.s32	%p20, %r67, %r35;
@%p20 bra BB0_2;

BB0_25:
ret;
}


.visible .entry _Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i(
.param .u32 _Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_1,
.param .u64 _Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_6,
.param .u64 _Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<21>;
.reg .b32 %r<72>;
.reg .f64 %fd<89>;
.reg .b64 %rd<51>;

	.shared .align 8 .b8 _Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24267_36_non_const_XX[4096];

	.shared .align 8 .b8 _Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24268_36_non_const_SDOT[1024];

ld.param.u32 %r35, [_Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_0];
ld.param.u32 %r36, [_Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_1];
ld.param.u64 %rd12, [_Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_2];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_3];
ld.param.u32 %r37, [_Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_4];
ld.param.u64 %rd13, [_Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_5];
ld.param.u32 %r38, [_Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_6];
ld.param.u64 %rd10, [_Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_7];
ld.param.u64 %rd11, [_Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_8];
ld.param.u32 %r39, [_Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd13;
cvta.to.global.u64 %rd14, %rd12;
ld.global.f64 %fd1, [%rd14];
mov.u32 %r1, %tid.x;
shr.s32 %r40, %r1, 31;
shr.u32 %r41, %r40, 28;
add.s32 %r42, %r1, %r41;
shr.s32 %r2, %r42, 4;
and.b32 %r43, %r42, -16;
sub.s32 %r3, %r1, %r43;
setp.lt.s32	%p3, %r36, 1;
@%p3 bra BB1_25;

mov.u32 %r45, 1;
sub.s32 %r46, %r45, %r35;
mul.lo.s32 %r47, %r46, %r38;
setp.gt.s32	%p4, %r38, -1;
selp.b32	%r4, 0, %r47, %p4;
sub.s32 %r48, %r45, %r36;
mul.lo.s32 %r49, %r48, %r39;
setp.gt.s32	%p5, %r39, -1;
selp.b32	%r5, 0, %r49, %p5;
mul.wide.s32 %rd15, %r2, 128;
mov.u64 %rd16, _Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24268_36_non_const_SDOT;
add.s64 %rd17, %rd16, %rd15;
mul.wide.s32 %rd18, %r3, 8;
add.s64 %rd2, %rd17, %rd18;
mul.wide.s32 %rd19, %r1, 8;
mov.u64 %rd20, _Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24267_36_non_const_XX;
add.s64 %rd3, %rd20, %rd19;
shl.b32 %r6, %r38, 7;
mul.wide.s32 %rd4, %r6, 8;
mov.u32 %r66, 0;
cvta.to.global.u64 %rd45, %rd10;
cvta.to.global.u64 %rd46, %rd11;

BB1_2:
mov.u32 %r50, %ctaid.x;
shl.b32 %r51, %r50, 3;
add.s32 %r8, %r51, %r66;
setp.ge.s32	%p6, %r8, %r36;
@%p6 bra BB1_25;

add.s32 %r9, %r8, %r2;
mov.u64 %rd21, 0;
st.shared.u64 [%rd2], %rd21;
setp.lt.s32	%p7, %r35, 1;
@%p7 bra BB1_20;

mad.lo.s32 %r10, %r9, %r37, %r3;
mov.u32 %r67, 0;

BB1_5:
mov.u32 %r11, %r67;
add.s32 %r67, %r11, 512;
min.s32 %r12, %r67, %r35;
bar.sync 0;
add.s32 %r13, %r11, %r1;
mad.lo.s32 %r14, %r13, %r38, %r4;
add.s32 %r54, %r12, -384;
setp.lt.s32	%p8, %r13, %r54;
mul.wide.s32 %rd22, %r14, 8;
add.s64 %rd5, %rd1, %rd22;
add.s64 %rd6, %rd5, %rd4;
add.s64 %rd7, %rd6, %rd4;
@%p8 bra BB1_12;
bra.uni BB1_6;

BB1_12:
ld.global.f64 %fd24, [%rd5];
mul.f64 %fd25, %fd1, %fd24;
st.shared.f64 [%rd3], %fd25;
ld.global.f64 %fd26, [%rd6];
mul.f64 %fd27, %fd1, %fd26;
st.shared.f64 [%rd3+1024], %fd27;
ld.global.f64 %fd28, [%rd7];
mul.f64 %fd29, %fd1, %fd28;
st.shared.f64 [%rd3+2048], %fd29;
add.s64 %rd25, %rd7, %rd4;
ld.global.f64 %fd30, [%rd25];
mul.f64 %fd31, %fd1, %fd30;
st.shared.f64 [%rd3+3072], %fd31;
bra.uni BB1_13;

BB1_6:
add.s32 %r55, %r12, -256;
setp.lt.s32	%p9, %r13, %r55;
@%p9 bra BB1_11;
bra.uni BB1_7;

BB1_11:
ld.global.f64 %fd18, [%rd5];
mul.f64 %fd19, %fd1, %fd18;
st.shared.f64 [%rd3], %fd19;
ld.global.f64 %fd20, [%rd6];
mul.f64 %fd21, %fd1, %fd20;
st.shared.f64 [%rd3+1024], %fd21;
ld.global.f64 %fd22, [%rd7];
mul.f64 %fd23, %fd1, %fd22;
st.shared.f64 [%rd3+2048], %fd23;
bra.uni BB1_13;

BB1_7:
add.s32 %r56, %r12, -128;
setp.lt.s32	%p10, %r13, %r56;
@%p10 bra BB1_10;
bra.uni BB1_8;

BB1_10:
ld.global.f64 %fd14, [%rd5];
mul.f64 %fd15, %fd1, %fd14;
st.shared.f64 [%rd3], %fd15;
add.s32 %r57, %r6, %r14;
mul.wide.s32 %rd23, %r57, 8;
add.s64 %rd24, %rd1, %rd23;
ld.global.f64 %fd16, [%rd24];
mul.f64 %fd17, %fd1, %fd16;
st.shared.f64 [%rd3+1024], %fd17;
bra.uni BB1_13;

BB1_8:
setp.ge.s32	%p11, %r13, %r12;
@%p11 bra BB1_13;

ld.global.f64 %fd12, [%rd5];
mul.f64 %fd13, %fd1, %fd12;
st.shared.f64 [%rd3], %fd13;

BB1_13:
setp.lt.s32	%p1, %r9, %r36;
bar.sync 0;
@!%p1 bra BB1_19;
bra.uni BB1_14;

BB1_14:
add.s32 %r71, %r10, %r11;
add.s32 %r70, %r11, %r3;
sub.s32 %r17, %r12, %r11;
add.s32 %r58, %r17, -48;
mov.f64 %fd86, 0d0000000000000000;
mov.f64 %fd87, %fd86;
setp.ge.s32	%p12, %r3, %r58;
mov.u32 %r68, %r3;
@%p12 bra BB1_16;

BB1_15:
mov.u32 %r18, %r68;
mul.wide.s32 %rd30, %r71, 8;
add.s64 %rd26, %rd9, %rd30;

	ld.global.nc.f64 %fd34, [%rd26];

	mul.wide.s32 %rd31, %r18, 8;
add.s64 %rd33, %rd20, %rd31;
ld.shared.f64 %fd38, [%rd33];
fma.rn.f64 %fd39, %fd34, %fd38, %fd87;
add.s32 %r59, %r71, 16;
mul.wide.s32 %rd34, %r59, 8;
add.s64 %rd27, %rd9, %rd34;

	ld.global.nc.f64 %fd35, [%rd27];

	ld.shared.f64 %fd40, [%rd33+128];
fma.rn.f64 %fd41, %fd35, %fd40, %fd39;
add.s32 %r60, %r71, 32;
mul.wide.s32 %rd35, %r60, 8;
add.s64 %rd28, %rd9, %rd35;

	ld.global.nc.f64 %fd36, [%rd28];

	ld.shared.f64 %fd42, [%rd33+256];
fma.rn.f64 %fd43, %fd36, %fd42, %fd41;
add.s32 %r61, %r71, 48;
mul.wide.s32 %rd36, %r61, 8;
add.s64 %rd29, %rd9, %rd36;

	ld.global.nc.f64 %fd37, [%rd29];

	ld.shared.f64 %fd44, [%rd33+384];
fma.rn.f64 %fd87, %fd37, %fd44, %fd43;
add.s32 %r71, %r71, 64;
add.s32 %r70, %r70, 64;
sub.s32 %r23, %r70, %r11;
setp.lt.s32	%p13, %r23, %r58;
mov.u32 %r68, %r23;
mov.f64 %fd86, %fd87;
@%p13 bra BB1_15;

BB1_16:
mov.f64 %fd85, %fd86;
sub.s32 %r69, %r70, %r11;
setp.ge.s32	%p14, %r69, %r17;
mov.f64 %fd84, %fd85;
@%p14 bra BB1_18;

BB1_17:
mul.wide.s32 %rd38, %r71, 8;
add.s64 %rd37, %rd9, %rd38;

	ld.global.nc.f64 %fd45, [%rd37];

	mul.wide.s32 %rd39, %r69, 8;
add.s64 %rd41, %rd20, %rd39;
ld.shared.f64 %fd46, [%rd41];
fma.rn.f64 %fd85, %fd45, %fd46, %fd85;
add.s32 %r71, %r71, 16;
add.s32 %r70, %r70, 16;
sub.s32 %r69, %r70, %r11;
setp.lt.s32	%p15, %r69, %r17;
mov.f64 %fd84, %fd85;
@%p15 bra BB1_17;

BB1_18:
ld.shared.f64 %fd47, [%rd2];
add.f64 %fd48, %fd84, %fd47;
st.shared.f64 [%rd2], %fd48;

BB1_19:
setp.lt.s32	%p16, %r67, %r35;
@%p16 bra BB1_5;

BB1_20:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p17, %r9, %r36;
and.pred %p18, %p17, %p2;
@!%p18 bra BB1_24;
bra.uni BB1_21;

BB1_21:
ld.shared.f64 %fd49, [%rd17];
ld.shared.f64 %fd50, [%rd17+8];
add.f64 %fd51, %fd50, %fd49;
ld.shared.f64 %fd52, [%rd17+16];
add.f64 %fd53, %fd52, %fd51;
ld.shared.f64 %fd54, [%rd17+24];
add.f64 %fd55, %fd54, %fd53;
ld.shared.f64 %fd56, [%rd17+32];
add.f64 %fd57, %fd56, %fd55;
ld.shared.f64 %fd58, [%rd17+40];
add.f64 %fd59, %fd58, %fd57;
ld.shared.f64 %fd60, [%rd17+48];
add.f64 %fd61, %fd60, %fd59;
ld.shared.f64 %fd62, [%rd17+56];
add.f64 %fd63, %fd62, %fd61;
ld.shared.f64 %fd64, [%rd17+64];
add.f64 %fd65, %fd64, %fd63;
ld.shared.f64 %fd66, [%rd17+72];
add.f64 %fd67, %fd66, %fd65;
ld.shared.f64 %fd68, [%rd17+80];
add.f64 %fd69, %fd68, %fd67;
ld.shared.f64 %fd70, [%rd17+88];
add.f64 %fd71, %fd70, %fd69;
ld.shared.f64 %fd72, [%rd17+96];
add.f64 %fd73, %fd72, %fd71;
ld.shared.f64 %fd74, [%rd17+104];
add.f64 %fd75, %fd74, %fd73;
ld.shared.f64 %fd76, [%rd17+112];
add.f64 %fd77, %fd76, %fd75;
ld.shared.f64 %fd78, [%rd17+120];
add.f64 %fd88, %fd78, %fd77;
st.shared.f64 [%rd17], %fd88;
mad.lo.s32 %r63, %r9, %r39, %r5;
ld.global.f64 %fd9, [%rd45];
mul.wide.s32 %rd47, %r63, 8;
add.s64 %rd8, %rd46, %rd47;
setp.eq.f64	%p19, %fd9, 0d0000000000000000;
@%p19 bra BB1_23;

ld.global.f64 %fd79, [%rd8];
fma.rn.f64 %fd88, %fd9, %fd79, %fd88;
st.shared.f64 [%rd17], %fd88;

BB1_23:
st.global.f64 [%rd8], %fd88;

BB1_24:
mov.u32 %r64, %nctaid.x;
shl.b32 %r65, %r64, 3;
add.s32 %r66, %r65, %r66;
setp.lt.s32	%p20, %r66, %r36;
@%p20 bra BB1_2;

BB1_25:
ret;
}


.visible .entry _Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i(
.param .u32 _Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_1,
.param .f64 _Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_6,
.param .f64 _Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<21>;
.reg .b32 %r<73>;
.reg .f64 %fd<89>;
.reg .b64 %rd<47>;

	.shared .align 8 .b8 _Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24253_36_non_const_XX[4096];

	.shared .align 8 .b8 _Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24254_36_non_const_SDOT[1024];

ld.param.u32 %r34, [_Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_0];
ld.param.u32 %r35, [_Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_1];
ld.param.f64 %fd10, [_Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_2];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_3];
ld.param.u32 %r36, [_Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_4];
ld.param.u64 %rd11, [_Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_5];
ld.param.u32 %r37, [_Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_6];
ld.param.f64 %fd11, [_Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_7];
ld.param.u64 %rd10, [_Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_8];
ld.param.u32 %r38, [_Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd11;
mov.u32 %r1, %tid.x;
shr.s32 %r39, %r1, 31;
shr.u32 %r40, %r39, 28;
add.s32 %r41, %r1, %r40;
shr.s32 %r2, %r41, 4;
and.b32 %r42, %r41, -16;
sub.s32 %r3, %r1, %r42;
setp.lt.s32	%p3, %r35, 1;
@%p3 bra BB2_25;

mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r34;
mul.lo.s32 %r46, %r45, %r37;
setp.gt.s32	%p4, %r37, -1;
selp.b32	%r4, 0, %r46, %p4;
mul.wide.s32 %rd12, %r2, 128;
mov.u64 %rd13, _Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24254_36_non_const_SDOT;
add.s64 %rd14, %rd13, %rd12;
mul.wide.s32 %rd15, %r3, 8;
add.s64 %rd2, %rd14, %rd15;
mul.wide.s32 %rd16, %r1, 8;
mov.u64 %rd17, _Z17gemv2T_kernel_valIdddLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24253_36_non_const_XX;
add.s64 %rd3, %rd17, %rd16;
shl.b32 %r5, %r37, 7;
mul.wide.s32 %rd4, %r5, 8;
mov.u32 %r67, 0;
cvta.to.global.u64 %rd42, %rd10;

BB2_2:
mov.u32 %r47, %ctaid.x;
shl.b32 %r48, %r47, 3;
add.s32 %r7, %r48, %r67;
setp.ge.s32	%p5, %r7, %r35;
@%p5 bra BB2_25;

add.s32 %r8, %r7, %r2;
mov.u64 %rd18, 0;
st.shared.u64 [%rd2], %rd18;
setp.lt.s32	%p6, %r34, 1;
@%p6 bra BB2_20;

mad.lo.s32 %r9, %r8, %r36, %r3;
mov.u32 %r68, 0;

BB2_5:
mov.u32 %r10, %r68;
add.s32 %r68, %r10, 512;
min.s32 %r11, %r68, %r34;
bar.sync 0;
add.s32 %r12, %r10, %r1;
mad.lo.s32 %r13, %r12, %r37, %r4;
add.s32 %r51, %r11, -384;
setp.lt.s32	%p7, %r12, %r51;
mul.wide.s32 %rd19, %r13, 8;
add.s64 %rd5, %rd1, %rd19;
add.s64 %rd6, %rd5, %rd4;
add.s64 %rd7, %rd6, %rd4;
@%p7 bra BB2_12;
bra.uni BB2_6;

BB2_12:
ld.global.f64 %fd24, [%rd5];
mul.f64 %fd25, %fd24, %fd10;
st.shared.f64 [%rd3], %fd25;
ld.global.f64 %fd26, [%rd6];
mul.f64 %fd27, %fd26, %fd10;
st.shared.f64 [%rd3+1024], %fd27;
ld.global.f64 %fd28, [%rd7];
mul.f64 %fd29, %fd28, %fd10;
st.shared.f64 [%rd3+2048], %fd29;
add.s64 %rd22, %rd7, %rd4;
ld.global.f64 %fd30, [%rd22];
mul.f64 %fd31, %fd30, %fd10;
st.shared.f64 [%rd3+3072], %fd31;
bra.uni BB2_13;

BB2_6:
add.s32 %r52, %r11, -256;
setp.lt.s32	%p8, %r12, %r52;
@%p8 bra BB2_11;
bra.uni BB2_7;

BB2_11:
ld.global.f64 %fd18, [%rd5];
mul.f64 %fd19, %fd18, %fd10;
st.shared.f64 [%rd3], %fd19;
ld.global.f64 %fd20, [%rd6];
mul.f64 %fd21, %fd20, %fd10;
st.shared.f64 [%rd3+1024], %fd21;
ld.global.f64 %fd22, [%rd7];
mul.f64 %fd23, %fd22, %fd10;
st.shared.f64 [%rd3+2048], %fd23;
bra.uni BB2_13;

BB2_7:
add.s32 %r53, %r11, -128;
setp.lt.s32	%p9, %r12, %r53;
@%p9 bra BB2_10;
bra.uni BB2_8;

BB2_10:
ld.global.f64 %fd14, [%rd5];
mul.f64 %fd15, %fd14, %fd10;
st.shared.f64 [%rd3], %fd15;
add.s32 %r54, %r5, %r13;
mul.wide.s32 %rd20, %r54, 8;
add.s64 %rd21, %rd1, %rd20;
ld.global.f64 %fd16, [%rd21];
mul.f64 %fd17, %fd16, %fd10;
st.shared.f64 [%rd3+1024], %fd17;
bra.uni BB2_13;

BB2_8:
setp.ge.s32	%p10, %r12, %r11;
@%p10 bra BB2_13;

ld.global.f64 %fd12, [%rd5];
mul.f64 %fd13, %fd12, %fd10;
st.shared.f64 [%rd3], %fd13;

BB2_13:
setp.lt.s32	%p1, %r8, %r35;
bar.sync 0;
@!%p1 bra BB2_19;
bra.uni BB2_14;

BB2_14:
add.s32 %r72, %r9, %r10;
add.s32 %r71, %r10, %r3;
sub.s32 %r16, %r11, %r10;
add.s32 %r55, %r16, -48;
mov.f64 %fd86, 0d0000000000000000;
mov.f64 %fd87, %fd86;
setp.ge.s32	%p11, %r3, %r55;
mov.u32 %r69, %r3;
@%p11 bra BB2_16;

BB2_15:
mov.u32 %r17, %r69;
mul.wide.s32 %rd27, %r72, 8;
add.s64 %rd23, %rd9, %rd27;

	ld.global.nc.f64 %fd34, [%rd23];

	mul.wide.s32 %rd28, %r17, 8;
add.s64 %rd30, %rd17, %rd28;
ld.shared.f64 %fd38, [%rd30];
fma.rn.f64 %fd39, %fd34, %fd38, %fd87;
add.s32 %r56, %r72, 16;
mul.wide.s32 %rd31, %r56, 8;
add.s64 %rd24, %rd9, %rd31;

	ld.global.nc.f64 %fd35, [%rd24];

	ld.shared.f64 %fd40, [%rd30+128];
fma.rn.f64 %fd41, %fd35, %fd40, %fd39;
add.s32 %r57, %r72, 32;
mul.wide.s32 %rd32, %r57, 8;
add.s64 %rd25, %rd9, %rd32;

	ld.global.nc.f64 %fd36, [%rd25];

	ld.shared.f64 %fd42, [%rd30+256];
fma.rn.f64 %fd43, %fd36, %fd42, %fd41;
add.s32 %r58, %r72, 48;
mul.wide.s32 %rd33, %r58, 8;
add.s64 %rd26, %rd9, %rd33;

	ld.global.nc.f64 %fd37, [%rd26];

	ld.shared.f64 %fd44, [%rd30+384];
fma.rn.f64 %fd87, %fd37, %fd44, %fd43;
add.s32 %r72, %r72, 64;
add.s32 %r71, %r71, 64;
sub.s32 %r22, %r71, %r10;
setp.lt.s32	%p12, %r22, %r55;
mov.u32 %r69, %r22;
mov.f64 %fd86, %fd87;
@%p12 bra BB2_15;

BB2_16:
mov.f64 %fd85, %fd86;
sub.s32 %r70, %r71, %r10;
setp.ge.s32	%p13, %r70, %r16;
mov.f64 %fd84, %fd85;
@%p13 bra BB2_18;

BB2_17:
mul.wide.s32 %rd35, %r72, 8;
add.s64 %rd34, %rd9, %rd35;

	ld.global.nc.f64 %fd45, [%rd34];

	mul.wide.s32 %rd36, %r70, 8;
add.s64 %rd38, %rd17, %rd36;
ld.shared.f64 %fd46, [%rd38];
fma.rn.f64 %fd85, %fd45, %fd46, %fd85;
add.s32 %r72, %r72, 16;
add.s32 %r71, %r71, 16;
sub.s32 %r70, %r71, %r10;
setp.lt.s32	%p14, %r70, %r16;
mov.f64 %fd84, %fd85;
@%p14 bra BB2_17;

BB2_18:
ld.shared.f64 %fd47, [%rd2];
add.f64 %fd48, %fd84, %fd47;
st.shared.f64 [%rd2], %fd48;

BB2_19:
setp.lt.s32	%p15, %r68, %r34;
@%p15 bra BB2_5;

BB2_20:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p16, %r8, %r35;
and.pred %p17, %p16, %p2;
@!%p17 bra BB2_24;
bra.uni BB2_21;

BB2_21:
ld.shared.f64 %fd49, [%rd14];
ld.shared.f64 %fd50, [%rd14+8];
add.f64 %fd51, %fd50, %fd49;
ld.shared.f64 %fd52, [%rd14+16];
add.f64 %fd53, %fd52, %fd51;
ld.shared.f64 %fd54, [%rd14+24];
add.f64 %fd55, %fd54, %fd53;
ld.shared.f64 %fd56, [%rd14+32];
add.f64 %fd57, %fd56, %fd55;
ld.shared.f64 %fd58, [%rd14+40];
add.f64 %fd59, %fd58, %fd57;
ld.shared.f64 %fd60, [%rd14+48];
add.f64 %fd61, %fd60, %fd59;
ld.shared.f64 %fd62, [%rd14+56];
add.f64 %fd63, %fd62, %fd61;
ld.shared.f64 %fd64, [%rd14+64];
add.f64 %fd65, %fd64, %fd63;
ld.shared.f64 %fd66, [%rd14+72];
add.f64 %fd67, %fd66, %fd65;
ld.shared.f64 %fd68, [%rd14+80];
add.f64 %fd69, %fd68, %fd67;
ld.shared.f64 %fd70, [%rd14+88];
add.f64 %fd71, %fd70, %fd69;
ld.shared.f64 %fd72, [%rd14+96];
add.f64 %fd73, %fd72, %fd71;
ld.shared.f64 %fd74, [%rd14+104];
add.f64 %fd75, %fd74, %fd73;
ld.shared.f64 %fd76, [%rd14+112];
add.f64 %fd77, %fd76, %fd75;
ld.shared.f64 %fd78, [%rd14+120];
add.f64 %fd88, %fd78, %fd77;
st.shared.f64 [%rd14], %fd88;
sub.s32 %r61, %r44, %r35;
mul.lo.s32 %r62, %r61, %r38;
setp.gt.s32	%p18, %r38, -1;
selp.b32	%r63, 0, %r62, %p18;
mad.lo.s32 %r64, %r8, %r38, %r63;
mul.wide.s32 %rd43, %r64, 8;
add.s64 %rd8, %rd42, %rd43;
setp.eq.f64	%p19, %fd11, 0d0000000000000000;
@%p19 bra BB2_23;

ld.global.f64 %fd79, [%rd8];
fma.rn.f64 %fd88, %fd79, %fd11, %fd88;
st.shared.f64 [%rd14], %fd88;

BB2_23:
st.global.f64 [%rd8], %fd88;

BB2_24:
mov.u32 %r65, %nctaid.x;
shl.b32 %r66, %r65, 3;
add.s32 %r67, %r66, %r67;
setp.lt.s32	%p20, %r67, %r35;
@%p20 bra BB2_2;

BB2_25:
ret;
}


.visible .entry _Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i(
.param .u32 _Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_1,
.param .u64 _Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_6,
.param .u64 _Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<21>;
.reg .b32 %r<72>;
.reg .f64 %fd<89>;
.reg .b64 %rd<51>;

	.shared .align 8 .b8 _Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24267_36_non_const_XX[4096];

	.shared .align 8 .b8 _Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24268_36_non_const_SDOT[1024];

ld.param.u32 %r35, [_Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_0];
ld.param.u32 %r36, [_Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_1];
ld.param.u64 %rd12, [_Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_2];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_3];
ld.param.u32 %r37, [_Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_4];
ld.param.u64 %rd13, [_Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_5];
ld.param.u32 %r38, [_Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_6];
ld.param.u64 %rd10, [_Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_7];
ld.param.u64 %rd11, [_Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_8];
ld.param.u32 %r39, [_Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd13;
cvta.to.global.u64 %rd14, %rd12;
ld.global.f64 %fd1, [%rd14];
mov.u32 %r1, %tid.x;
shr.s32 %r40, %r1, 31;
shr.u32 %r41, %r40, 28;
add.s32 %r42, %r1, %r41;
shr.s32 %r2, %r42, 4;
and.b32 %r43, %r42, -16;
sub.s32 %r3, %r1, %r43;
setp.lt.s32	%p3, %r36, 1;
@%p3 bra BB3_25;

mov.u32 %r45, 1;
sub.s32 %r46, %r45, %r35;
mul.lo.s32 %r47, %r46, %r38;
setp.gt.s32	%p4, %r38, -1;
selp.b32	%r4, 0, %r47, %p4;
sub.s32 %r48, %r45, %r36;
mul.lo.s32 %r49, %r48, %r39;
setp.gt.s32	%p5, %r39, -1;
selp.b32	%r5, 0, %r49, %p5;
mul.wide.s32 %rd15, %r2, 128;
mov.u64 %rd16, _Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24268_36_non_const_SDOT;
add.s64 %rd17, %rd16, %rd15;
mul.wide.s32 %rd18, %r3, 8;
add.s64 %rd2, %rd17, %rd18;
mul.wide.s32 %rd19, %r1, 8;
mov.u64 %rd20, _Z17gemv2T_kernel_refIdddLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24267_36_non_const_XX;
add.s64 %rd3, %rd20, %rd19;
shl.b32 %r6, %r38, 7;
mul.wide.s32 %rd4, %r6, 8;
mov.u32 %r66, 0;
cvta.to.global.u64 %rd45, %rd10;
cvta.to.global.u64 %rd46, %rd11;

BB3_2:
mov.u32 %r50, %ctaid.x;
shl.b32 %r51, %r50, 3;
add.s32 %r8, %r51, %r66;
setp.ge.s32	%p6, %r8, %r36;
@%p6 bra BB3_25;

add.s32 %r9, %r8, %r2;
mov.u64 %rd21, 0;
st.shared.u64 [%rd2], %rd21;
setp.lt.s32	%p7, %r35, 1;
@%p7 bra BB3_20;

mad.lo.s32 %r10, %r9, %r37, %r3;
mov.u32 %r67, 0;

BB3_5:
mov.u32 %r11, %r67;
add.s32 %r67, %r11, 512;
min.s32 %r12, %r67, %r35;
bar.sync 0;
add.s32 %r13, %r11, %r1;
mad.lo.s32 %r14, %r13, %r38, %r4;
add.s32 %r54, %r12, -384;
setp.lt.s32	%p8, %r13, %r54;
mul.wide.s32 %rd22, %r14, 8;
add.s64 %rd5, %rd1, %rd22;
add.s64 %rd6, %rd5, %rd4;
add.s64 %rd7, %rd6, %rd4;
@%p8 bra BB3_12;
bra.uni BB3_6;

BB3_12:
ld.global.f64 %fd24, [%rd5];
mul.f64 %fd25, %fd1, %fd24;
st.shared.f64 [%rd3], %fd25;
ld.global.f64 %fd26, [%rd6];
mul.f64 %fd27, %fd1, %fd26;
st.shared.f64 [%rd3+1024], %fd27;
ld.global.f64 %fd28, [%rd7];
mul.f64 %fd29, %fd1, %fd28;
st.shared.f64 [%rd3+2048], %fd29;
add.s64 %rd25, %rd7, %rd4;
ld.global.f64 %fd30, [%rd25];
mul.f64 %fd31, %fd1, %fd30;
st.shared.f64 [%rd3+3072], %fd31;
bra.uni BB3_13;

BB3_6:
add.s32 %r55, %r12, -256;
setp.lt.s32	%p9, %r13, %r55;
@%p9 bra BB3_11;
bra.uni BB3_7;

BB3_11:
ld.global.f64 %fd18, [%rd5];
mul.f64 %fd19, %fd1, %fd18;
st.shared.f64 [%rd3], %fd19;
ld.global.f64 %fd20, [%rd6];
mul.f64 %fd21, %fd1, %fd20;
st.shared.f64 [%rd3+1024], %fd21;
ld.global.f64 %fd22, [%rd7];
mul.f64 %fd23, %fd1, %fd22;
st.shared.f64 [%rd3+2048], %fd23;
bra.uni BB3_13;

BB3_7:
add.s32 %r56, %r12, -128;
setp.lt.s32	%p10, %r13, %r56;
@%p10 bra BB3_10;
bra.uni BB3_8;

BB3_10:
ld.global.f64 %fd14, [%rd5];
mul.f64 %fd15, %fd1, %fd14;
st.shared.f64 [%rd3], %fd15;
add.s32 %r57, %r6, %r14;
mul.wide.s32 %rd23, %r57, 8;
add.s64 %rd24, %rd1, %rd23;
ld.global.f64 %fd16, [%rd24];
mul.f64 %fd17, %fd1, %fd16;
st.shared.f64 [%rd3+1024], %fd17;
bra.uni BB3_13;

BB3_8:
setp.ge.s32	%p11, %r13, %r12;
@%p11 bra BB3_13;

ld.global.f64 %fd12, [%rd5];
mul.f64 %fd13, %fd1, %fd12;
st.shared.f64 [%rd3], %fd13;

BB3_13:
setp.lt.s32	%p1, %r9, %r36;
bar.sync 0;
@!%p1 bra BB3_19;
bra.uni BB3_14;

BB3_14:
add.s32 %r71, %r10, %r11;
add.s32 %r70, %r11, %r3;
sub.s32 %r17, %r12, %r11;
add.s32 %r58, %r17, -48;
mov.f64 %fd86, 0d0000000000000000;
mov.f64 %fd87, %fd86;
setp.ge.s32	%p12, %r3, %r58;
mov.u32 %r68, %r3;
@%p12 bra BB3_16;

BB3_15:
mov.u32 %r18, %r68;
mul.wide.s32 %rd30, %r71, 8;
add.s64 %rd26, %rd9, %rd30;

	ld.global.nc.f64 %fd34, [%rd26];

	mul.wide.s32 %rd31, %r18, 8;
add.s64 %rd33, %rd20, %rd31;
ld.shared.f64 %fd38, [%rd33];
fma.rn.f64 %fd39, %fd34, %fd38, %fd87;
add.s32 %r59, %r71, 16;
mul.wide.s32 %rd34, %r59, 8;
add.s64 %rd27, %rd9, %rd34;

	ld.global.nc.f64 %fd35, [%rd27];

	ld.shared.f64 %fd40, [%rd33+128];
fma.rn.f64 %fd41, %fd35, %fd40, %fd39;
add.s32 %r60, %r71, 32;
mul.wide.s32 %rd35, %r60, 8;
add.s64 %rd28, %rd9, %rd35;

	ld.global.nc.f64 %fd36, [%rd28];

	ld.shared.f64 %fd42, [%rd33+256];
fma.rn.f64 %fd43, %fd36, %fd42, %fd41;
add.s32 %r61, %r71, 48;
mul.wide.s32 %rd36, %r61, 8;
add.s64 %rd29, %rd9, %rd36;

	ld.global.nc.f64 %fd37, [%rd29];

	ld.shared.f64 %fd44, [%rd33+384];
fma.rn.f64 %fd87, %fd37, %fd44, %fd43;
add.s32 %r71, %r71, 64;
add.s32 %r70, %r70, 64;
sub.s32 %r23, %r70, %r11;
setp.lt.s32	%p13, %r23, %r58;
mov.u32 %r68, %r23;
mov.f64 %fd86, %fd87;
@%p13 bra BB3_15;

BB3_16:
mov.f64 %fd85, %fd86;
sub.s32 %r69, %r70, %r11;
setp.ge.s32	%p14, %r69, %r17;
mov.f64 %fd84, %fd85;
@%p14 bra BB3_18;

BB3_17:
mul.wide.s32 %rd38, %r71, 8;
add.s64 %rd37, %rd9, %rd38;

	ld.global.nc.f64 %fd45, [%rd37];

	mul.wide.s32 %rd39, %r69, 8;
add.s64 %rd41, %rd20, %rd39;
ld.shared.f64 %fd46, [%rd41];
fma.rn.f64 %fd85, %fd45, %fd46, %fd85;
add.s32 %r71, %r71, 16;
add.s32 %r70, %r70, 16;
sub.s32 %r69, %r70, %r11;
setp.lt.s32	%p15, %r69, %r17;
mov.f64 %fd84, %fd85;
@%p15 bra BB3_17;

BB3_18:
ld.shared.f64 %fd47, [%rd2];
add.f64 %fd48, %fd84, %fd47;
st.shared.f64 [%rd2], %fd48;

BB3_19:
setp.lt.s32	%p16, %r67, %r35;
@%p16 bra BB3_5;

BB3_20:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p17, %r9, %r36;
and.pred %p18, %p17, %p2;
@!%p18 bra BB3_24;
bra.uni BB3_21;

BB3_21:
ld.shared.f64 %fd49, [%rd17];
ld.shared.f64 %fd50, [%rd17+8];
add.f64 %fd51, %fd50, %fd49;
ld.shared.f64 %fd52, [%rd17+16];
add.f64 %fd53, %fd52, %fd51;
ld.shared.f64 %fd54, [%rd17+24];
add.f64 %fd55, %fd54, %fd53;
ld.shared.f64 %fd56, [%rd17+32];
add.f64 %fd57, %fd56, %fd55;
ld.shared.f64 %fd58, [%rd17+40];
add.f64 %fd59, %fd58, %fd57;
ld.shared.f64 %fd60, [%rd17+48];
add.f64 %fd61, %fd60, %fd59;
ld.shared.f64 %fd62, [%rd17+56];
add.f64 %fd63, %fd62, %fd61;
ld.shared.f64 %fd64, [%rd17+64];
add.f64 %fd65, %fd64, %fd63;
ld.shared.f64 %fd66, [%rd17+72];
add.f64 %fd67, %fd66, %fd65;
ld.shared.f64 %fd68, [%rd17+80];
add.f64 %fd69, %fd68, %fd67;
ld.shared.f64 %fd70, [%rd17+88];
add.f64 %fd71, %fd70, %fd69;
ld.shared.f64 %fd72, [%rd17+96];
add.f64 %fd73, %fd72, %fd71;
ld.shared.f64 %fd74, [%rd17+104];
add.f64 %fd75, %fd74, %fd73;
ld.shared.f64 %fd76, [%rd17+112];
add.f64 %fd77, %fd76, %fd75;
ld.shared.f64 %fd78, [%rd17+120];
add.f64 %fd88, %fd78, %fd77;
st.shared.f64 [%rd17], %fd88;
mad.lo.s32 %r63, %r9, %r39, %r5;
ld.global.f64 %fd9, [%rd45];
mul.wide.s32 %rd47, %r63, 8;
add.s64 %rd8, %rd46, %rd47;
setp.eq.f64	%p19, %fd9, 0d0000000000000000;
@%p19 bra BB3_23;

ld.global.f64 %fd79, [%rd8];
fma.rn.f64 %fd88, %fd9, %fd79, %fd88;
st.shared.f64 [%rd17], %fd88;

BB3_23:
st.global.f64 [%rd8], %fd88;

BB3_24:
mov.u32 %r64, %nctaid.x;
shl.b32 %r65, %r64, 3;
add.s32 %r66, %r65, %r66;
setp.lt.s32	%p20, %r66, %r36;
@%p20 bra BB3_2;

BB3_25:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIdddLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f64 _Z17gemv2N_kernel_valIdddLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f64 _Z17gemv2N_kernel_valIdddLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIdddLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .b32 %r<101>;
.reg .f64 %fd<60>;
.reg .b64 %rd<57>;

	.shared .align 8 .b8 _Z17gemv2N_kernel_valIdddLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX[4096];

	.shared .align 8 .b8 _Z17gemv2N_kernel_valIdddLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT[1024];

ld.param.f64 %fd10, [_Z17gemv2N_kernel_valIdddLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f64 %fd11, [_Z17gemv2N_kernel_valIdddLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_valIdddLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_valIdddLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r43, [_Z17gemv2N_kernel_valIdddLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valIdddLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_valIdddLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_valIdddLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r1, %tid.x;
shr.s32 %r48, %r1, 31;
shr.u32 %r49, %r48, 25;
add.s32 %r50, %r1, %r49;
and.b32 %r51, %r50, -128;
sub.s32 %r2, %r1, %r51;
setp.lt.s32	%p3, %r46, 1;
@%p3 bra BB4_27;

cvta.to.global.u64 %rd2, %rd26;
cvta.to.global.u64 %rd3, %rd27;
shr.s32 %r57, %r50, 7;
mov.u32 %r58, %ctaid.x;
mul.wide.s32 %rd28, %r57, 1024;
mov.u64 %rd29, _Z17gemv2N_kernel_valIdddLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd30, %rd29, %rd28;
mul.wide.s32 %rd31, %r2, 8;
add.s64 %rd4, %rd30, %rd31;
mul.lo.s32 %r8, %r57, %r47;
add.s32 %r59, %r57, 1;
mul.lo.s32 %r9, %r59, %r47;
shl.b32 %r10, %r57, 9;
add.s32 %r60, %r10, %r2;
mul.wide.s32 %rd32, %r60, 8;
mov.u64 %rd33, _Z17gemv2N_kernel_valIdddLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd5, %rd33, %rd32;
shl.b32 %r11, %r44, 2;
mul.wide.s32 %rd34, %r10, 8;
add.s64 %rd6, %rd33, %rd34;
mul.lo.s32 %r61, %r47, %r44;
mad.lo.s32 %r62, %r61, %r57, %r2;
mad.lo.s32 %r12, %r58, 128, %r62;
mul.wide.s32 %rd7, %r11, 8;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r44, 8;
mov.u32 %r91, 0;
mov.u32 %r90, %r91;

BB4_2:
shl.b32 %r64, %r58, 7;
add.s32 %r16, %r64, %r91;
setp.ge.s32	%p4, %r16, %r46;
@%p4 bra BB4_27;

add.s32 %r17, %r16, %r2;
mov.u64 %rd35, 0;
st.shared.u64 [%rd4], %rd35;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB4_21;

mov.u32 %r92, 0;
mov.u32 %r93, %r8;

BB4_5:
mov.u32 %r19, %r93;
add.s32 %r66, %r19, 512;
min.s32 %r67, %r66, %r47;
min.s32 %r20, %r67, %r9;
bar.sync 0;
add.s32 %r21, %r19, %r2;
mul.lo.s32 %r68, %r21, %r45;
add.s32 %r69, %r20, -384;
setp.lt.s32	%p6, %r21, %r69;
mul.wide.s32 %rd36, %r68, 8;
add.s64 %rd9, %rd2, %rd36;
@%p6 bra BB4_12;
bra.uni BB4_6;

BB4_12:
ld.global.f64 %fd24, [%rd9];
mul.f64 %fd25, %fd24, %fd10;
ld.global.f64 %fd26, [%rd9+1024];
ld.global.f64 %fd27, [%rd9+2048];
ld.global.f64 %fd28, [%rd9+3072];
st.shared.f64 [%rd5], %fd25;
mul.f64 %fd29, %fd26, %fd10;
st.shared.f64 [%rd5+1024], %fd29;
mul.f64 %fd30, %fd27, %fd10;
st.shared.f64 [%rd5+2048], %fd30;
mul.f64 %fd31, %fd28, %fd10;
st.shared.f64 [%rd5+3072], %fd31;
bra.uni BB4_13;

BB4_6:
add.s32 %r70, %r20, -256;
setp.lt.s32	%p7, %r21, %r70;
@%p7 bra BB4_11;
bra.uni BB4_7;

BB4_11:
ld.global.f64 %fd18, [%rd9];
mul.f64 %fd19, %fd18, %fd10;
ld.global.f64 %fd20, [%rd9+1024];
ld.global.f64 %fd21, [%rd9+2048];
st.shared.f64 [%rd5], %fd19;
mul.f64 %fd22, %fd20, %fd10;
st.shared.f64 [%rd5+1024], %fd22;
mul.f64 %fd23, %fd21, %fd10;
st.shared.f64 [%rd5+2048], %fd23;
bra.uni BB4_13;

BB4_7:
add.s32 %r71, %r20, -128;
setp.lt.s32	%p8, %r21, %r71;
@%p8 bra BB4_10;
bra.uni BB4_8;

BB4_10:
ld.global.f64 %fd14, [%rd9];
mul.f64 %fd15, %fd14, %fd10;
ld.global.f64 %fd16, [%rd9+1024];
st.shared.f64 [%rd5], %fd15;
mul.f64 %fd17, %fd16, %fd10;
st.shared.f64 [%rd5+1024], %fd17;
bra.uni BB4_13;

BB4_8:
setp.ge.s32	%p9, %r21, %r20;
@%p9 bra BB4_13;

ld.global.f64 %fd12, [%rd9];
mul.f64 %fd13, %fd12, %fd10;
st.shared.f64 [%rd5], %fd13;

BB4_13:
setp.lt.s32	%p1, %r17, %r46;
bar.sync 0;
@!%p1 bra BB4_20;
bra.uni BB4_14;

BB4_14:
mov.u64 %rd54, %rd6;
mad.lo.s32 %r99, %r19, %r44, %r17;
sub.s32 %r23, %r20, %r19;
add.s32 %r73, %r23, -3;
shl.b32 %r74, %r44, 9;
mov.u32 %r75, %nctaid.x;
shl.b32 %r76, %r75, 7;
mad.lo.s32 %r77, %r76, %r90, %r12;
mad.lo.s32 %r78, %r74, %r92, %r77;
mul.wide.s32 %rd37, %r78, 8;
add.s64 %rd53, %rd25, %rd37;
mov.f64 %fd57, 0d0000000000000000;
mov.f64 %fd58, %fd57;
mov.u32 %r94, 0;
setp.lt.s32	%p10, %r73, 1;
mov.u32 %r97, %r10;
mov.u32 %r98, %r10;
@%p10 bra BB4_16;

BB4_15:
mov.u32 %r25, %r98;

	ld.global.cv.f64 %fd34, [%rd53];

	ld.shared.f64 %fd38, [%rd54];
fma.rn.f64 %fd39, %fd34, %fd38, %fd58;
add.s64 %rd39, %rd53, %rd8;

	ld.global.cv.f64 %fd35, [%rd39];

	ld.shared.f64 %fd40, [%rd54+8];
fma.rn.f64 %fd41, %fd35, %fd40, %fd39;
add.s64 %rd40, %rd39, %rd8;

	ld.global.cv.f64 %fd36, [%rd40];

	ld.shared.f64 %fd42, [%rd54+16];
fma.rn.f64 %fd43, %fd36, %fd42, %fd41;
add.s64 %rd41, %rd40, %rd8;

	ld.global.cv.f64 %fd37, [%rd41];

	ld.shared.f64 %fd44, [%rd54+24];
fma.rn.f64 %fd58, %fd37, %fd44, %fd43;
add.s32 %r27, %r25, 4;
add.s32 %r99, %r99, %r11;
add.s64 %rd54, %rd54, 32;
add.s64 %rd53, %rd53, %rd7;
add.s32 %r94, %r94, 4;
setp.lt.s32	%p11, %r94, %r73;
mov.u32 %r97, %r27;
mov.u32 %r98, %r27;
mov.f64 %fd57, %fd58;
@%p11 bra BB4_15;

BB4_16:
mov.f64 %fd55, %fd57;
sub.s32 %r80, %r97, %r10;
setp.ge.s32	%p12, %r80, %r23;
@%p12 bra BB4_19;

mul.wide.s32 %rd42, %r97, 8;
add.s64 %rd56, %rd33, %rd42;
add.s32 %r100, %r13, %r97;
mul.wide.s32 %rd44, %r99, 8;
add.s64 %rd55, %rd25, %rd44;
mov.f64 %fd56, %fd55;

BB4_18:

	ld.global.cv.f64 %fd45, [%rd55];

	ld.shared.f64 %fd46, [%rd56];
fma.rn.f64 %fd56, %fd45, %fd46, %fd56;
add.s64 %rd56, %rd56, 8;
add.s64 %rd55, %rd55, %rd8;
add.s32 %r100, %r100, 1;
setp.lt.s32	%p13, %r100, %r23;
mov.f64 %fd55, %fd56;
@%p13 bra BB4_18;

BB4_19:
ld.shared.f64 %fd47, [%rd4];
add.f64 %fd48, %fd55, %fd47;
st.shared.f64 [%rd4], %fd48;

BB4_20:
setp.lt.s32	%p14, %r66, %r9;
add.s32 %r92, %r92, 1;
mov.u32 %r93, %r66;
@%p14 bra BB4_5;

BB4_21:
add.s32 %r82, %r1, 127;
setp.lt.u32	%p2, %r82, 255;
bar.sync 0;
setp.lt.s32	%p15, %r17, %r46;
and.pred %p16, %p15, %p2;
@!%p16 bra BB4_26;
bra.uni BB4_22;

BB4_22:
setp.neu.f64	%p17, %fd11, 0d0000000000000000;
mov.u32 %r83, 1;
sub.s32 %r84, %r83, %r46;
mul.lo.s32 %r85, %r84, %r43;
setp.gt.s32	%p18, %r43, -1;
selp.b32	%r86, 0, %r85, %p18;
mad.lo.s32 %r87, %r17, %r43, %r86;
mul.wide.s32 %rd46, %r87, 8;
add.s64 %rd22, %rd3, %rd46;
@%p17 bra BB4_24;
bra.uni BB4_23;

BB4_24:
ld.global.f64 %fd49, [%rd22];
add.s64 %rd52, %rd29, %rd31;
ld.shared.f64 %fd50, [%rd52];
fma.rn.f64 %fd59, %fd49, %fd11, %fd50;
st.shared.f64 [%rd52], %fd59;
bra.uni BB4_25;

BB4_23:
add.s64 %rd49, %rd29, %rd31;
ld.shared.f64 %fd59, [%rd49];

BB4_25:
st.global.f64 [%rd22], %fd59;

BB4_26:
bar.sync 0;
mov.u32 %r88, %nctaid.x;
shl.b32 %r89, %r88, 7;
add.s32 %r91, %r89, %r91;
setp.lt.s32	%p19, %r91, %r46;
add.s32 %r90, %r90, 1;
@%p19 bra BB4_2;

BB4_27:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIdddLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f64 _Z17gemv2N_kernel_valIdddLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f64 _Z17gemv2N_kernel_valIdddLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIdddLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<9>;
.reg .b32 %r<111>;
.reg .f64 %fd<60>;
.reg .b64 %rd<66>;

	.shared .align 8 .b8 _Z17gemv2N_kernel_valIdddLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX[4096];

	.shared .align 8 .b8 _Z17gemv2N_kernel_valIdddLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT[1024];

ld.param.f64 %fd10, [_Z17gemv2N_kernel_valIdddLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f64 %fd11, [_Z17gemv2N_kernel_valIdddLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r45, %r46}, [_Z17gemv2N_kernel_valIdddLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r47, %r48}, [_Z17gemv2N_kernel_valIdddLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r44, [_Z17gemv2N_kernel_valIdddLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_valIdddLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valIdddLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_valIdddLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
cvta.to.global.u64 %rd1, %rd28;
mov.u32 %r1, %tid.x;
shr.s32 %r49, %r1, 31;
shr.u32 %r50, %r49, 25;
add.s32 %r51, %r1, %r50;
and.b32 %r52, %r51, -128;
sub.s32 %r2, %r1, %r52;
setp.lt.s32	%p3, %r47, 1;
@%p3 bra BB5_27;

cvta.to.global.u64 %rd3, %rd29;
shr.s32 %r58, %r51, 7;
mov.u32 %r59, %ctaid.x;
mul.wide.s32 %rd30, %r58, 1024;
mov.u64 %rd31, _Z17gemv2N_kernel_valIdddLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 8;
add.s64 %rd4, %rd32, %rd33;
mul.lo.s32 %r8, %r58, %r48;
add.s32 %r60, %r58, 1;
mul.lo.s32 %r9, %r60, %r48;
shl.b32 %r10, %r58, 9;
add.s32 %r61, %r10, %r2;
mul.wide.s32 %rd34, %r61, 8;
mov.u64 %rd35, _Z17gemv2N_kernel_valIdddLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd5, %rd35, %rd34;
shl.b32 %r11, %r45, 2;
mul.wide.s32 %rd36, %r10, 8;
add.s64 %rd6, %rd35, %rd36;
mul.lo.s32 %r62, %r48, %r45;
mad.lo.s32 %r63, %r62, %r58, %r2;
mad.lo.s32 %r12, %r59, 128, %r63;
mul.wide.s32 %rd7, %r11, 8;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r45, 8;
shl.b32 %r64, %r46, 7;
mul.wide.s32 %rd9, %r64, 8;
mov.u32 %r101, 0;
mov.u32 %r100, %r101;

BB5_2:
shl.b32 %r66, %r59, 7;
add.s32 %r16, %r66, %r101;
setp.ge.s32	%p4, %r16, %r47;
@%p4 bra BB5_27;

add.s32 %r17, %r16, %r2;
mov.u64 %rd37, 0;
st.shared.u64 [%rd4], %rd37;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB5_21;

mov.u32 %r102, 0;
mov.u32 %r103, %r8;

BB5_5:
mov.u32 %r19, %r103;
add.s32 %r68, %r19, 512;
min.s32 %r69, %r68, %r48;
min.s32 %r20, %r69, %r9;
bar.sync 0;
add.s32 %r21, %r19, %r2;
mov.u32 %r70, 1;
sub.s32 %r71, %r70, %r48;
mul.lo.s32 %r72, %r71, %r46;
setp.gt.s32	%p6, %r46, -1;
selp.b32	%r73, 0, %r72, %p6;
mad.lo.s32 %r22, %r21, %r46, %r73;
add.s32 %r74, %r20, -384;
setp.lt.s32	%p7, %r21, %r74;
mul.wide.s32 %rd38, %r22, 8;
add.s64 %rd10, %rd1, %rd38;
add.s64 %rd11, %rd10, %rd9;
@%p7 bra BB5_12;
bra.uni BB5_6;

BB5_12:
ld.global.f64 %fd24, [%rd10];
mul.f64 %fd25, %fd24, %fd10;
st.shared.f64 [%rd5], %fd25;
ld.global.f64 %fd26, [%rd11];
mul.f64 %fd27, %fd26, %fd10;
st.shared.f64 [%rd5+1024], %fd27;
add.s64 %rd44, %rd11, %rd9;
ld.global.f64 %fd28, [%rd44];
mul.f64 %fd29, %fd28, %fd10;
st.shared.f64 [%rd5+2048], %fd29;
add.s64 %rd45, %rd44, %rd9;
ld.global.f64 %fd30, [%rd45];
mul.f64 %fd31, %fd30, %fd10;
st.shared.f64 [%rd5+3072], %fd31;
bra.uni BB5_13;

BB5_6:
add.s32 %r75, %r20, -256;
setp.lt.s32	%p8, %r21, %r75;
@%p8 bra BB5_11;
bra.uni BB5_7;

BB5_11:
ld.global.f64 %fd18, [%rd10];
mul.f64 %fd19, %fd18, %fd10;
st.shared.f64 [%rd5], %fd19;
ld.global.f64 %fd20, [%rd11];
mul.f64 %fd21, %fd20, %fd10;
st.shared.f64 [%rd5+1024], %fd21;
add.s64 %rd42, %rd11, %rd9;
ld.global.f64 %fd22, [%rd42];
mul.f64 %fd23, %fd22, %fd10;
st.shared.f64 [%rd5+2048], %fd23;
bra.uni BB5_13;

BB5_7:
add.s32 %r76, %r20, -128;
setp.lt.s32	%p9, %r21, %r76;
@%p9 bra BB5_10;
bra.uni BB5_8;

BB5_10:
ld.global.f64 %fd14, [%rd10];
mul.f64 %fd15, %fd14, %fd10;
st.shared.f64 [%rd5], %fd15;
add.s32 %r78, %r22, %r64;
mul.wide.s32 %rd39, %r78, 8;
add.s64 %rd40, %rd1, %rd39;
ld.global.f64 %fd16, [%rd40];
mul.f64 %fd17, %fd16, %fd10;
st.shared.f64 [%rd5+1024], %fd17;
bra.uni BB5_13;

BB5_8:
setp.ge.s32	%p10, %r21, %r20;
@%p10 bra BB5_13;

ld.global.f64 %fd12, [%rd10];
mul.f64 %fd13, %fd12, %fd10;
st.shared.f64 [%rd5], %fd13;

BB5_13:
setp.lt.s32	%p1, %r17, %r47;
bar.sync 0;
@!%p1 bra BB5_20;
bra.uni BB5_14;

BB5_14:
shl.b32 %r82, %r45, 9;
mov.u32 %r83, %nctaid.x;
shl.b32 %r84, %r83, 7;
mad.lo.s32 %r85, %r84, %r100, %r12;
mad.lo.s32 %r86, %r82, %r102, %r85;
mul.wide.s32 %rd46, %r86, 8;
add.s64 %rd62, %rd27, %rd46;
mov.u64 %rd63, %rd6;
mad.lo.s32 %r109, %r19, %r45, %r17;
sub.s32 %r24, %r20, %r19;
add.s32 %r87, %r24, -3;
mov.f64 %fd57, 0d0000000000000000;
mov.f64 %fd58, %fd57;
mov.u32 %r104, 0;
setp.lt.s32	%p11, %r87, 1;
mov.u32 %r107, %r10;
mov.u32 %r108, %r10;
@%p11 bra BB5_16;

BB5_15:
mov.u32 %r26, %r108;

	ld.global.cv.f64 %fd34, [%rd62];

	ld.shared.f64 %fd38, [%rd63];
fma.rn.f64 %fd39, %fd34, %fd38, %fd58;
add.s64 %rd48, %rd62, %rd8;

	ld.global.cv.f64 %fd35, [%rd48];

	ld.shared.f64 %fd40, [%rd63+8];
fma.rn.f64 %fd41, %fd35, %fd40, %fd39;
add.s64 %rd49, %rd48, %rd8;

	ld.global.cv.f64 %fd36, [%rd49];

	ld.shared.f64 %fd42, [%rd63+16];
fma.rn.f64 %fd43, %fd36, %fd42, %fd41;
add.s64 %rd50, %rd49, %rd8;

	ld.global.cv.f64 %fd37, [%rd50];

	ld.shared.f64 %fd44, [%rd63+24];
fma.rn.f64 %fd58, %fd37, %fd44, %fd43;
add.s32 %r28, %r26, 4;
add.s32 %r109, %r109, %r11;
add.s64 %rd63, %rd63, 32;
add.s64 %rd62, %rd62, %rd7;
add.s32 %r104, %r104, 4;
setp.lt.s32	%p12, %r104, %r87;
mov.u32 %r107, %r28;
mov.u32 %r108, %r28;
mov.f64 %fd57, %fd58;
@%p12 bra BB5_15;

BB5_16:
mov.f64 %fd55, %fd57;
sub.s32 %r89, %r107, %r10;
setp.ge.s32	%p13, %r89, %r24;
@%p13 bra BB5_19;

mul.wide.s32 %rd51, %r107, 8;
add.s64 %rd65, %rd35, %rd51;
add.s32 %r110, %r13, %r107;
mul.wide.s32 %rd53, %r109, 8;
add.s64 %rd64, %rd27, %rd53;
mov.f64 %fd56, %fd55;

BB5_18:

	ld.global.cv.f64 %fd45, [%rd64];

	ld.shared.f64 %fd46, [%rd65];
fma.rn.f64 %fd56, %fd45, %fd46, %fd56;
add.s64 %rd65, %rd65, 8;
add.s64 %rd64, %rd64, %rd8;
add.s32 %r110, %r110, 1;
setp.lt.s32	%p14, %r110, %r24;
mov.f64 %fd55, %fd56;
@%p14 bra BB5_18;

BB5_19:
ld.shared.f64 %fd47, [%rd4];
add.f64 %fd48, %fd55, %fd47;
st.shared.f64 [%rd4], %fd48;

BB5_20:
add.s32 %r99, %r19, 512;
setp.lt.s32	%p15, %r99, %r9;
add.s32 %r102, %r102, 1;
mov.u32 %r103, %r99;
@%p15 bra BB5_5;

BB5_21:
add.s32 %r91, %r1, 127;
setp.lt.u32	%p2, %r91, 255;
bar.sync 0;
setp.lt.s32	%p16, %r17, %r47;
and.pred %p17, %p16, %p2;
@!%p17 bra BB5_26;
bra.uni BB5_22;

BB5_22:
setp.neu.f64	%p18, %fd11, 0d0000000000000000;
mov.u32 %r92, 1;
sub.s32 %r93, %r92, %r47;
mul.lo.s32 %r94, %r93, %r44;
setp.gt.s32	%p19, %r44, -1;
selp.b32	%r95, 0, %r94, %p19;
mad.lo.s32 %r96, %r17, %r44, %r95;
mul.wide.s32 %rd55, %r96, 8;
add.s64 %rd24, %rd3, %rd55;
@%p18 bra BB5_24;
bra.uni BB5_23;

BB5_24:
ld.global.f64 %fd49, [%rd24];
add.s64 %rd61, %rd31, %rd33;
ld.shared.f64 %fd50, [%rd61];
fma.rn.f64 %fd59, %fd49, %fd11, %fd50;
st.shared.f64 [%rd61], %fd59;
bra.uni BB5_25;

BB5_23:
add.s64 %rd58, %rd31, %rd33;
ld.shared.f64 %fd59, [%rd58];

BB5_25:
st.global.f64 [%rd24], %fd59;

BB5_26:
bar.sync 0;
mov.u32 %r97, %nctaid.x;
shl.b32 %r98, %r97, 7;
add.s32 %r101, %r98, %r101;
setp.lt.s32	%p20, %r101, %r47;
add.s32 %r100, %r100, 1;
@%p20 bra BB5_2;

BB5_27:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIdddLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIdddLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .b32 %r<117>;
.reg .f64 %fd<60>;
.reg .b64 %rd<59>;

	.shared .align 8 .b8 _Z17gemv2N_kernel_refIdddLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX[4096];

	.shared .align 8 .b8 _Z17gemv2N_kernel_refIdddLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT[1024];

ld.param.v2.u32 {%r42, %r43}, [_Z17gemv2N_kernel_refIdddLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_refIdddLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r41, [_Z17gemv2N_kernel_refIdddLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refIdddLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refIdddLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refIdddLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refIdddLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refIdddLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd29, %rd24;
ld.global.f64 %fd1, [%rd29];
mov.u32 %r1, %tid.x;
shr.s32 %r46, %r1, 31;
shr.u32 %r47, %r46, 25;
add.s32 %r48, %r1, %r47;
and.b32 %r49, %r48, -128;
sub.s32 %r2, %r1, %r49;
setp.lt.s32	%p3, %r44, 1;
@%p3 bra BB6_27;

cvta.to.global.u64 %rd1, %rd25;
cvta.to.global.u64 %rd3, %rd27;
cvta.to.global.u64 %rd4, %rd28;
shr.s32 %r55, %r48, 7;
mov.u32 %r56, %ctaid.x;
mul.wide.s32 %rd30, %r55, 1024;
mov.u64 %rd31, _Z17gemv2N_kernel_refIdddLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 8;
add.s64 %rd5, %rd32, %rd33;
mul.lo.s32 %r8, %r55, %r45;
add.s32 %r57, %r55, 1;
mul.lo.s32 %r9, %r57, %r45;
shl.b32 %r10, %r55, 9;
add.s32 %r58, %r10, %r2;
mul.wide.s32 %rd34, %r58, 8;
mov.u64 %rd35, _Z17gemv2N_kernel_refIdddLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
mul.wide.s32 %rd36, %r10, 8;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r59, %r45, %r42;
mad.lo.s32 %r60, %r59, %r55, %r2;
mad.lo.s32 %r11, %r56, 128, %r60;
shl.b32 %r61, %r42, 2;
mul.wide.s32 %rd8, %r61, 8;
neg.s32 %r12, %r10;
mul.wide.s32 %rd9, %r42, 8;
mov.u32 %r107, 0;
mov.u32 %r106, %r107;

BB6_2:
shl.b32 %r63, %r56, 7;
add.s32 %r64, %r63, %r107;
setp.ge.s32	%p4, %r64, %r44;
@%p4 bra BB6_27;

mov.u64 %rd37, 0;
st.shared.u64 [%rd5], %rd37;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB6_21;

mov.u32 %r108, 0;
mov.u32 %r109, %r8;

BB6_5:
mov.u32 %r16, %r109;
add.s32 %r66, %r16, 512;
min.s32 %r67, %r66, %r45;
min.s32 %r17, %r67, %r9;
bar.sync 0;
add.s32 %r18, %r16, %r2;
mul.lo.s32 %r68, %r18, %r43;
add.s32 %r69, %r17, -384;
setp.lt.s32	%p6, %r18, %r69;
mul.wide.s32 %rd38, %r68, 8;
add.s64 %rd10, %rd3, %rd38;
@%p6 bra BB6_12;
bra.uni BB6_6;

BB6_12:
ld.global.f64 %fd24, [%rd10];
mul.f64 %fd25, %fd1, %fd24;
ld.global.f64 %fd26, [%rd10+1024];
ld.global.f64 %fd27, [%rd10+2048];
ld.global.f64 %fd28, [%rd10+3072];
st.shared.f64 [%rd6], %fd25;
mul.f64 %fd29, %fd1, %fd26;
st.shared.f64 [%rd6+1024], %fd29;
mul.f64 %fd30, %fd1, %fd27;
st.shared.f64 [%rd6+2048], %fd30;
mul.f64 %fd31, %fd1, %fd28;
st.shared.f64 [%rd6+3072], %fd31;
bra.uni BB6_13;

BB6_6:
add.s32 %r70, %r17, -256;
setp.lt.s32	%p7, %r18, %r70;
@%p7 bra BB6_11;
bra.uni BB6_7;

BB6_11:
ld.global.f64 %fd18, [%rd10];
mul.f64 %fd19, %fd1, %fd18;
ld.global.f64 %fd20, [%rd10+1024];
ld.global.f64 %fd21, [%rd10+2048];
st.shared.f64 [%rd6], %fd19;
mul.f64 %fd22, %fd1, %fd20;
st.shared.f64 [%rd6+1024], %fd22;
mul.f64 %fd23, %fd1, %fd21;
st.shared.f64 [%rd6+2048], %fd23;
bra.uni BB6_13;

BB6_7:
add.s32 %r71, %r17, -128;
setp.lt.s32	%p8, %r18, %r71;
@%p8 bra BB6_10;
bra.uni BB6_8;

BB6_10:
ld.global.f64 %fd14, [%rd10];
mul.f64 %fd15, %fd1, %fd14;
ld.global.f64 %fd16, [%rd10+1024];
st.shared.f64 [%rd6], %fd15;
mul.f64 %fd17, %fd1, %fd16;
st.shared.f64 [%rd6+1024], %fd17;
bra.uni BB6_13;

BB6_8:
setp.ge.s32	%p9, %r18, %r17;
@%p9 bra BB6_13;

ld.global.f64 %fd12, [%rd10];
mul.f64 %fd13, %fd1, %fd12;
st.shared.f64 [%rd6], %fd13;

BB6_13:
add.s32 %r75, %r64, %r2;
setp.lt.s32	%p1, %r75, %r44;
bar.sync 0;
@!%p1 bra BB6_20;
bra.uni BB6_14;

BB6_14:
mov.u64 %rd56, %rd7;
mad.lo.s32 %r115, %r16, %r42, %r75;
sub.s32 %r20, %r17, %r16;
add.s32 %r81, %r20, -3;
shl.b32 %r82, %r42, 9;
mov.u32 %r83, %nctaid.x;
shl.b32 %r84, %r83, 7;
mad.lo.s32 %r85, %r84, %r106, %r11;
mad.lo.s32 %r86, %r82, %r108, %r85;
mul.wide.s32 %rd39, %r86, 8;
add.s64 %rd55, %rd26, %rd39;
mov.f64 %fd57, 0d0000000000000000;
mov.f64 %fd58, %fd57;
mov.u32 %r110, 0;
setp.lt.s32	%p10, %r81, 1;
mov.u32 %r113, %r10;
mov.u32 %r114, %r10;
@%p10 bra BB6_16;

BB6_15:
mov.u32 %r23, %r114;

	ld.global.cv.f64 %fd34, [%rd55];

	ld.shared.f64 %fd38, [%rd56];
fma.rn.f64 %fd39, %fd34, %fd38, %fd58;
add.s64 %rd41, %rd55, %rd9;

	ld.global.cv.f64 %fd35, [%rd41];

	ld.shared.f64 %fd40, [%rd56+8];
fma.rn.f64 %fd41, %fd35, %fd40, %fd39;
add.s64 %rd42, %rd41, %rd9;

	ld.global.cv.f64 %fd36, [%rd42];

	ld.shared.f64 %fd42, [%rd56+16];
fma.rn.f64 %fd43, %fd36, %fd42, %fd41;
add.s64 %rd43, %rd42, %rd9;

	ld.global.cv.f64 %fd37, [%rd43];

	ld.shared.f64 %fd44, [%rd56+24];
fma.rn.f64 %fd58, %fd37, %fd44, %fd43;
add.s32 %r25, %r23, 4;
add.s32 %r115, %r115, %r61;
add.s64 %rd56, %rd56, 32;
add.s64 %rd55, %rd55, %rd8;
add.s32 %r110, %r110, 4;
setp.lt.s32	%p11, %r110, %r81;
mov.u32 %r113, %r25;
mov.u32 %r114, %r25;
mov.f64 %fd57, %fd58;
@%p11 bra BB6_15;

BB6_16:
mov.f64 %fd55, %fd57;
sub.s32 %r88, %r113, %r10;
setp.ge.s32	%p12, %r88, %r20;
@%p12 bra BB6_19;

mul.wide.s32 %rd44, %r113, 8;
add.s64 %rd58, %rd35, %rd44;
add.s32 %r116, %r12, %r113;
mul.wide.s32 %rd46, %r115, 8;
add.s64 %rd57, %rd26, %rd46;
mov.f64 %fd56, %fd55;

BB6_18:

	ld.global.cv.f64 %fd45, [%rd57];

	ld.shared.f64 %fd46, [%rd58];
fma.rn.f64 %fd56, %fd45, %fd46, %fd56;
add.s64 %rd58, %rd58, 8;
add.s64 %rd57, %rd57, %rd9;
add.s32 %r116, %r116, 1;
setp.lt.s32	%p13, %r116, %r20;
mov.f64 %fd55, %fd56;
@%p13 bra BB6_18;

BB6_19:
ld.shared.f64 %fd47, [%rd5];
add.f64 %fd48, %fd55, %fd47;
st.shared.f64 [%rd5], %fd48;

BB6_20:
setp.lt.s32	%p14, %r66, %r9;
add.s32 %r108, %r108, 1;
mov.u32 %r109, %r66;
@%p14 bra BB6_5;

BB6_21:
add.s32 %r90, %r1, 127;
setp.lt.u32	%p2, %r90, 255;
bar.sync 0;
add.s32 %r94, %r64, %r2;
setp.lt.s32	%p15, %r94, %r44;
and.pred %p16, %p15, %p2;
@!%p16 bra BB6_26;
bra.uni BB6_22;

BB6_22:
mov.u32 %r99, 1;
sub.s32 %r100, %r99, %r44;
mul.lo.s32 %r101, %r100, %r41;
setp.gt.s32	%p17, %r41, -1;
selp.b32	%r102, 0, %r101, %p17;
mad.lo.s32 %r103, %r94, %r41, %r102;
ld.global.f64 %fd8, [%rd1];
setp.neu.f64	%p18, %fd8, 0d0000000000000000;
mul.wide.s32 %rd48, %r103, 8;
add.s64 %rd23, %rd4, %rd48;
@%p18 bra BB6_24;
bra.uni BB6_23;

BB6_24:
ld.global.f64 %fd49, [%rd23];
add.s64 %rd54, %rd31, %rd33;
ld.shared.f64 %fd50, [%rd54];
fma.rn.f64 %fd59, %fd8, %fd49, %fd50;
st.shared.f64 [%rd54], %fd59;
bra.uni BB6_25;

BB6_23:
add.s64 %rd51, %rd31, %rd33;
ld.shared.f64 %fd59, [%rd51];

BB6_25:
st.global.f64 [%rd23], %fd59;

BB6_26:
bar.sync 0;
mov.u32 %r104, %nctaid.x;
shl.b32 %r105, %r104, 7;
add.s32 %r107, %r105, %r107;
setp.lt.s32	%p19, %r107, %r44;
add.s32 %r106, %r106, 1;
@%p19 bra BB6_2;

BB6_27:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIdddLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIdddLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<9>;
.reg .b32 %r<111>;
.reg .f64 %fd<60>;
.reg .b64 %rd<68>;

	.shared .align 8 .b8 _Z17gemv2N_kernel_refIdddLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX[4096];

	.shared .align 8 .b8 _Z17gemv2N_kernel_refIdddLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT[1024];

ld.param.v2.u32 {%r45, %r46}, [_Z17gemv2N_kernel_refIdddLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r47, %r48}, [_Z17gemv2N_kernel_refIdddLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r44, [_Z17gemv2N_kernel_refIdddLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_refIdddLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refIdddLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refIdddLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refIdddLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refIdddLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd30, %rd25;
cvta.to.global.u64 %rd1, %rd28;
ld.global.f64 %fd1, [%rd30];
mov.u32 %r1, %tid.x;
shr.s32 %r49, %r1, 31;
shr.u32 %r50, %r49, 25;
add.s32 %r51, %r1, %r50;
and.b32 %r52, %r51, -128;
sub.s32 %r2, %r1, %r52;
setp.lt.s32	%p3, %r47, 1;
@%p3 bra BB7_27;

cvta.to.global.u64 %rd2, %rd26;
cvta.to.global.u64 %rd4, %rd29;
shr.s32 %r58, %r51, 7;
mov.u32 %r59, %ctaid.x;
mul.wide.s32 %rd31, %r58, 1024;
mov.u64 %rd32, _Z17gemv2N_kernel_refIdddLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd33, %rd32, %rd31;
mul.wide.s32 %rd34, %r2, 8;
add.s64 %rd5, %rd33, %rd34;
mul.lo.s32 %r8, %r58, %r48;
add.s32 %r60, %r58, 1;
mul.lo.s32 %r9, %r60, %r48;
shl.b32 %r10, %r58, 9;
add.s32 %r61, %r10, %r2;
mul.wide.s32 %rd35, %r61, 8;
mov.u64 %rd36, _Z17gemv2N_kernel_refIdddLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
add.s64 %rd6, %rd36, %rd35;
shl.b32 %r11, %r45, 2;
mul.wide.s32 %rd37, %r10, 8;
add.s64 %rd7, %rd36, %rd37;
mul.lo.s32 %r62, %r48, %r45;
mad.lo.s32 %r63, %r62, %r58, %r2;
mad.lo.s32 %r12, %r59, 128, %r63;
mul.wide.s32 %rd8, %r11, 8;
neg.s32 %r13, %r10;
mul.wide.s32 %rd9, %r45, 8;
mov.u32 %r101, 0;
mov.u32 %r100, %r101;

BB7_2:
shl.b32 %r65, %r59, 7;
add.s32 %r16, %r65, %r101;
setp.ge.s32	%p4, %r16, %r47;
@%p4 bra BB7_27;

add.s32 %r17, %r16, %r2;
mov.u64 %rd38, 0;
st.shared.u64 [%rd5], %rd38;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB7_21;

mov.u32 %r102, 0;
mov.u32 %r103, %r8;

BB7_5:
mov.u32 %r19, %r103;
add.s32 %r67, %r19, 512;
min.s32 %r68, %r67, %r48;
min.s32 %r20, %r68, %r9;
bar.sync 0;
add.s32 %r21, %r19, %r2;
mov.u32 %r69, 1;
sub.s32 %r70, %r69, %r48;
mul.lo.s32 %r71, %r70, %r46;
setp.gt.s32	%p6, %r46, -1;
selp.b32	%r72, 0, %r71, %p6;
mad.lo.s32 %r22, %r21, %r46, %r72;
add.s32 %r73, %r20, -384;
setp.lt.s32	%p7, %r21, %r73;
mul.wide.s32 %rd39, %r22, 8;
add.s64 %rd10, %rd1, %rd39;
shl.b32 %r74, %r46, 7;
mul.wide.s32 %rd40, %r74, 8;
add.s64 %rd11, %rd10, %rd40;
@%p7 bra BB7_12;
bra.uni BB7_6;

BB7_12:
ld.global.f64 %fd24, [%rd10];
mul.f64 %fd25, %fd1, %fd24;
st.shared.f64 [%rd6], %fd25;
ld.global.f64 %fd26, [%rd11];
mul.f64 %fd27, %fd1, %fd26;
st.shared.f64 [%rd6+1024], %fd27;
add.s64 %rd46, %rd11, %rd40;
ld.global.f64 %fd28, [%rd46];
mul.f64 %fd29, %fd1, %fd28;
st.shared.f64 [%rd6+2048], %fd29;
add.s64 %rd47, %rd46, %rd40;
ld.global.f64 %fd30, [%rd47];
mul.f64 %fd31, %fd1, %fd30;
st.shared.f64 [%rd6+3072], %fd31;
bra.uni BB7_13;

BB7_6:
add.s32 %r75, %r20, -256;
setp.lt.s32	%p8, %r21, %r75;
@%p8 bra BB7_11;
bra.uni BB7_7;

BB7_11:
ld.global.f64 %fd18, [%rd10];
mul.f64 %fd19, %fd1, %fd18;
st.shared.f64 [%rd6], %fd19;
ld.global.f64 %fd20, [%rd11];
mul.f64 %fd21, %fd1, %fd20;
st.shared.f64 [%rd6+1024], %fd21;
add.s64 %rd44, %rd11, %rd40;
ld.global.f64 %fd22, [%rd44];
mul.f64 %fd23, %fd1, %fd22;
st.shared.f64 [%rd6+2048], %fd23;
bra.uni BB7_13;

BB7_7:
add.s32 %r76, %r20, -128;
setp.lt.s32	%p9, %r21, %r76;
@%p9 bra BB7_10;
bra.uni BB7_8;

BB7_10:
ld.global.f64 %fd14, [%rd10];
mul.f64 %fd15, %fd1, %fd14;
st.shared.f64 [%rd6], %fd15;
add.s32 %r78, %r22, %r74;
mul.wide.s32 %rd41, %r78, 8;
add.s64 %rd42, %rd1, %rd41;
ld.global.f64 %fd16, [%rd42];
mul.f64 %fd17, %fd1, %fd16;
st.shared.f64 [%rd6+1024], %fd17;
bra.uni BB7_13;

BB7_8:
setp.ge.s32	%p10, %r21, %r20;
@%p10 bra BB7_13;

ld.global.f64 %fd12, [%rd10];
mul.f64 %fd13, %fd1, %fd12;
st.shared.f64 [%rd6], %fd13;

BB7_13:
setp.lt.s32	%p1, %r17, %r47;
bar.sync 0;
@!%p1 bra BB7_20;
bra.uni BB7_14;

BB7_14:
mov.u64 %rd65, %rd7;
mad.lo.s32 %r109, %r19, %r45, %r17;
sub.s32 %r24, %r20, %r19;
add.s32 %r82, %r24, -3;
mov.u32 %r83, %nctaid.x;
shl.b32 %r84, %r83, 7;
mad.lo.s32 %r85, %r84, %r100, %r12;
shl.b32 %r86, %r45, 9;
mad.lo.s32 %r87, %r86, %r102, %r85;
mul.wide.s32 %rd48, %r87, 8;
add.s64 %rd64, %rd27, %rd48;
mov.f64 %fd57, 0d0000000000000000;
mov.f64 %fd58, %fd57;
mov.u32 %r104, 0;
setp.lt.s32	%p11, %r82, 1;
mov.u32 %r107, %r10;
mov.u32 %r108, %r10;
@%p11 bra BB7_16;

BB7_15:
mov.u32 %r26, %r108;

	ld.global.cv.f64 %fd34, [%rd64];

	ld.shared.f64 %fd38, [%rd65];
fma.rn.f64 %fd39, %fd34, %fd38, %fd58;
add.s64 %rd50, %rd64, %rd9;

	ld.global.cv.f64 %fd35, [%rd50];

	ld.shared.f64 %fd40, [%rd65+8];
fma.rn.f64 %fd41, %fd35, %fd40, %fd39;
add.s64 %rd51, %rd50, %rd9;

	ld.global.cv.f64 %fd36, [%rd51];

	ld.shared.f64 %fd42, [%rd65+16];
fma.rn.f64 %fd43, %fd36, %fd42, %fd41;
add.s64 %rd52, %rd51, %rd9;

	ld.global.cv.f64 %fd37, [%rd52];

	ld.shared.f64 %fd44, [%rd65+24];
fma.rn.f64 %fd58, %fd37, %fd44, %fd43;
add.s32 %r28, %r26, 4;
add.s32 %r109, %r109, %r11;
add.s64 %rd65, %rd65, 32;
add.s64 %rd64, %rd64, %rd8;
add.s32 %r104, %r104, 4;
setp.lt.s32	%p12, %r104, %r82;
mov.u32 %r107, %r28;
mov.u32 %r108, %r28;
mov.f64 %fd57, %fd58;
@%p12 bra BB7_15;

BB7_16:
mov.f64 %fd55, %fd57;
sub.s32 %r89, %r107, %r10;
setp.ge.s32	%p13, %r89, %r24;
@%p13 bra BB7_19;

mul.wide.s32 %rd53, %r107, 8;
add.s64 %rd67, %rd36, %rd53;
add.s32 %r110, %r13, %r107;
mul.wide.s32 %rd55, %r109, 8;
add.s64 %rd66, %rd27, %rd55;
mov.f64 %fd56, %fd55;

BB7_18:

	ld.global.cv.f64 %fd45, [%rd66];

	ld.shared.f64 %fd46, [%rd67];
fma.rn.f64 %fd56, %fd45, %fd46, %fd56;
add.s64 %rd67, %rd67, 8;
add.s64 %rd66, %rd66, %rd9;
add.s32 %r110, %r110, 1;
setp.lt.s32	%p14, %r110, %r24;
mov.f64 %fd55, %fd56;
@%p14 bra BB7_18;

BB7_19:
ld.shared.f64 %fd47, [%rd5];
add.f64 %fd48, %fd55, %fd47;
st.shared.f64 [%rd5], %fd48;

BB7_20:
add.s32 %r99, %r19, 512;
setp.lt.s32	%p15, %r99, %r9;
add.s32 %r102, %r102, 1;
mov.u32 %r103, %r99;
@%p15 bra BB7_5;

BB7_21:
add.s32 %r91, %r1, 127;
setp.lt.u32	%p2, %r91, 255;
bar.sync 0;
setp.lt.s32	%p16, %r17, %r47;
and.pred %p17, %p16, %p2;
@!%p17 bra BB7_26;
bra.uni BB7_22;

BB7_22:
mov.u32 %r92, 1;
sub.s32 %r93, %r92, %r47;
mul.lo.s32 %r94, %r93, %r44;
setp.gt.s32	%p18, %r44, -1;
selp.b32	%r95, 0, %r94, %p18;
mad.lo.s32 %r96, %r17, %r44, %r95;
ld.global.f64 %fd8, [%rd2];
setp.neu.f64	%p19, %fd8, 0d0000000000000000;
mul.wide.s32 %rd57, %r96, 8;
add.s64 %rd24, %rd4, %rd57;
@%p19 bra BB7_24;
bra.uni BB7_23;

BB7_24:
ld.global.f64 %fd49, [%rd24];
add.s64 %rd63, %rd32, %rd34;
ld.shared.f64 %fd50, [%rd63];
fma.rn.f64 %fd59, %fd8, %fd49, %fd50;
st.shared.f64 [%rd63], %fd59;
bra.uni BB7_25;

BB7_23:
add.s64 %rd60, %rd32, %rd34;
ld.shared.f64 %fd59, [%rd60];

BB7_25:
st.global.f64 [%rd24], %fd59;

BB7_26:
bar.sync 0;
mov.u32 %r97, %nctaid.x;
shl.b32 %r98, %r97, 7;
add.s32 %r101, %r98, %r101;
setp.lt.s32	%p20, %r101, %r47;
add.s32 %r100, %r100, 1;
@%p20 bra BB7_2;

BB7_27:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIdddLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f64 _Z17gemv2N_kernel_valIdddLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f64 _Z17gemv2N_kernel_valIdddLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIdddLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .b32 %r<105>;
.reg .f64 %fd<61>;
.reg .b64 %rd<57>;

	.shared .align 8 .b8 _Z17gemv2N_kernel_valIdddLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX[4096];

	.shared .align 8 .b8 _Z17gemv2N_kernel_valIdddLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT[1024];

ld.param.f64 %fd10, [_Z17gemv2N_kernel_valIdddLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f64 %fd11, [_Z17gemv2N_kernel_valIdddLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_valIdddLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_valIdddLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r43, [_Z17gemv2N_kernel_valIdddLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valIdddLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_valIdddLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_valIdddLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r1, %tid.x;
shr.s32 %r48, %r1, 31;
shr.u32 %r49, %r48, 26;
add.s32 %r50, %r1, %r49;
and.b32 %r51, %r50, -64;
sub.s32 %r2, %r1, %r51;
setp.lt.s32	%p3, %r46, 1;
@%p3 bra BB8_26;

cvta.to.global.u64 %rd2, %rd26;
cvta.to.global.u64 %rd3, %rd27;
shr.s32 %r57, %r50, 6;
mov.u32 %r58, %ctaid.x;
mul.wide.s32 %rd28, %r57, 512;
mov.u64 %rd29, _Z17gemv2N_kernel_valIdddLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd30, %rd29, %rd28;
mul.wide.s32 %rd31, %r2, 8;
add.s64 %rd4, %rd30, %rd31;
add.s32 %r59, %r47, 1;
shr.u32 %r60, %r59, 31;
add.s32 %r61, %r59, %r60;
shr.s32 %r62, %r61, 1;
mul.lo.s32 %r8, %r62, %r57;
add.s32 %r63, %r57, 1;
mul.lo.s32 %r9, %r62, %r63;
shl.b32 %r10, %r57, 8;
add.s32 %r64, %r10, %r2;
mul.wide.s32 %rd32, %r64, 8;
mov.u64 %rd33, _Z17gemv2N_kernel_valIdddLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd5, %rd33, %rd32;
shl.b32 %r11, %r44, 2;
mul.wide.s32 %rd34, %r10, 8;
add.s64 %rd6, %rd33, %rd34;
mul.lo.s32 %r65, %r44, %r62;
mad.lo.s32 %r66, %r65, %r57, %r2;
mad.lo.s32 %r12, %r58, 64, %r66;
mul.wide.s32 %rd7, %r11, 8;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r44, 8;
mov.u32 %r95, 0;
mov.u32 %r94, %r95;

BB8_2:
shl.b32 %r68, %r58, 6;
add.s32 %r16, %r68, %r95;
setp.ge.s32	%p4, %r16, %r46;
@%p4 bra BB8_26;

add.s32 %r17, %r16, %r2;
mov.u64 %rd35, 0;
st.shared.u64 [%rd4], %rd35;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB8_21;

mov.u32 %r96, 0;
mov.u32 %r97, %r8;

BB8_5:
mov.u32 %r19, %r97;
add.s32 %r70, %r19, 256;
min.s32 %r71, %r70, %r47;
min.s32 %r20, %r71, %r9;
bar.sync 0;
add.s32 %r21, %r19, %r2;
mul.lo.s32 %r72, %r21, %r45;
add.s32 %r73, %r20, -192;
setp.lt.s32	%p6, %r21, %r73;
mul.wide.s32 %rd36, %r72, 8;
add.s64 %rd9, %rd2, %rd36;
@%p6 bra BB8_12;
bra.uni BB8_6;

BB8_12:
ld.global.f64 %fd24, [%rd9];
mul.f64 %fd25, %fd24, %fd10;
ld.global.f64 %fd26, [%rd9+512];
ld.global.f64 %fd27, [%rd9+1024];
ld.global.f64 %fd28, [%rd9+1536];
st.shared.f64 [%rd5], %fd25;
mul.f64 %fd29, %fd26, %fd10;
st.shared.f64 [%rd5+512], %fd29;
mul.f64 %fd30, %fd27, %fd10;
st.shared.f64 [%rd5+1024], %fd30;
mul.f64 %fd31, %fd28, %fd10;
st.shared.f64 [%rd5+1536], %fd31;
bra.uni BB8_13;

BB8_6:
add.s32 %r74, %r20, -128;
setp.lt.s32	%p7, %r21, %r74;
@%p7 bra BB8_11;
bra.uni BB8_7;

BB8_11:
ld.global.f64 %fd18, [%rd9];
mul.f64 %fd19, %fd18, %fd10;
ld.global.f64 %fd20, [%rd9+512];
ld.global.f64 %fd21, [%rd9+1024];
st.shared.f64 [%rd5], %fd19;
mul.f64 %fd22, %fd20, %fd10;
st.shared.f64 [%rd5+512], %fd22;
mul.f64 %fd23, %fd21, %fd10;
st.shared.f64 [%rd5+1024], %fd23;
bra.uni BB8_13;

BB8_7:
add.s32 %r75, %r20, -64;
setp.lt.s32	%p8, %r21, %r75;
@%p8 bra BB8_10;
bra.uni BB8_8;

BB8_10:
ld.global.f64 %fd14, [%rd9];
mul.f64 %fd15, %fd14, %fd10;
ld.global.f64 %fd16, [%rd9+512];
st.shared.f64 [%rd5], %fd15;
mul.f64 %fd17, %fd16, %fd10;
st.shared.f64 [%rd5+512], %fd17;
bra.uni BB8_13;

BB8_8:
setp.ge.s32	%p9, %r21, %r20;
@%p9 bra BB8_13;

ld.global.f64 %fd12, [%rd9];
mul.f64 %fd13, %fd12, %fd10;
st.shared.f64 [%rd5], %fd13;

BB8_13:
setp.lt.s32	%p1, %r17, %r46;
bar.sync 0;
@!%p1 bra BB8_20;
bra.uni BB8_14;

BB8_14:
mov.u64 %rd54, %rd6;
mad.lo.s32 %r103, %r19, %r44, %r17;
sub.s32 %r23, %r20, %r19;
add.s32 %r77, %r23, -3;
shl.b32 %r78, %r44, 8;
mov.u32 %r79, %nctaid.x;
shl.b32 %r80, %r79, 6;
mad.lo.s32 %r81, %r80, %r94, %r12;
mad.lo.s32 %r82, %r78, %r96, %r81;
mul.wide.s32 %rd37, %r82, 8;
add.s64 %rd53, %rd25, %rd37;
mov.f64 %fd58, 0d0000000000000000;
mov.f64 %fd59, %fd58;
mov.u32 %r98, 0;
setp.lt.s32	%p10, %r77, 1;
mov.u32 %r101, %r10;
mov.u32 %r102, %r10;
@%p10 bra BB8_16;

BB8_15:
mov.u32 %r25, %r102;

	ld.global.cv.f64 %fd34, [%rd53];

	ld.shared.f64 %fd38, [%rd54];
fma.rn.f64 %fd39, %fd34, %fd38, %fd59;
add.s64 %rd39, %rd53, %rd8;

	ld.global.cv.f64 %fd35, [%rd39];

	ld.shared.f64 %fd40, [%rd54+8];
fma.rn.f64 %fd41, %fd35, %fd40, %fd39;
add.s64 %rd40, %rd39, %rd8;

	ld.global.cv.f64 %fd36, [%rd40];

	ld.shared.f64 %fd42, [%rd54+16];
fma.rn.f64 %fd43, %fd36, %fd42, %fd41;
add.s64 %rd41, %rd40, %rd8;

	ld.global.cv.f64 %fd37, [%rd41];

	ld.shared.f64 %fd44, [%rd54+24];
fma.rn.f64 %fd59, %fd37, %fd44, %fd43;
add.s32 %r27, %r25, 4;
add.s32 %r103, %r103, %r11;
add.s64 %rd54, %rd54, 32;
add.s64 %rd53, %rd53, %rd7;
add.s32 %r98, %r98, 4;
setp.lt.s32	%p11, %r98, %r77;
mov.u32 %r101, %r27;
mov.u32 %r102, %r27;
mov.f64 %fd58, %fd59;
@%p11 bra BB8_15;

BB8_16:
mov.f64 %fd56, %fd58;
sub.s32 %r84, %r101, %r10;
setp.ge.s32	%p12, %r84, %r23;
@%p12 bra BB8_19;

mul.wide.s32 %rd42, %r101, 8;
add.s64 %rd56, %rd33, %rd42;
add.s32 %r104, %r13, %r101;
mul.wide.s32 %rd44, %r103, 8;
add.s64 %rd55, %rd25, %rd44;
mov.f64 %fd57, %fd56;

BB8_18:

	ld.global.cv.f64 %fd45, [%rd55];

	ld.shared.f64 %fd46, [%rd56];
fma.rn.f64 %fd57, %fd45, %fd46, %fd57;
add.s64 %rd56, %rd56, 8;
add.s64 %rd55, %rd55, %rd8;
add.s32 %r104, %r104, 1;
setp.lt.s32	%p13, %r104, %r23;
mov.f64 %fd56, %fd57;
@%p13 bra BB8_18;

BB8_19:
ld.shared.f64 %fd47, [%rd4];
add.f64 %fd48, %fd56, %fd47;
st.shared.f64 [%rd4], %fd48;

BB8_20:
setp.lt.s32	%p14, %r70, %r9;
add.s32 %r96, %r96, 1;
mov.u32 %r97, %r70;
@%p14 bra BB8_5;

BB8_21:
add.s32 %r86, %r1, 63;
setp.lt.u32	%p2, %r86, 127;
bar.sync 0;
setp.lt.s32	%p15, %r17, %r46;
and.pred %p16, %p15, %p2;
@!%p16 bra BB8_25;
bra.uni BB8_22;

BB8_22:
add.s64 %rd48, %rd29, %rd31;
ld.shared.f64 %fd49, [%rd48];
ld.shared.f64 %fd50, [%rd48+512];
add.f64 %fd60, %fd50, %fd49;
st.shared.f64 [%rd48], %fd60;
mov.u32 %r87, 1;
sub.s32 %r88, %r87, %r46;
mul.lo.s32 %r89, %r88, %r43;
setp.gt.s32	%p17, %r43, -1;
selp.b32	%r90, 0, %r89, %p17;
mad.lo.s32 %r91, %r17, %r43, %r90;
mul.wide.s32 %rd49, %r91, 8;
add.s64 %rd22, %rd3, %rd49;
setp.eq.f64	%p18, %fd11, 0d0000000000000000;
@%p18 bra BB8_24;

ld.global.f64 %fd51, [%rd22];
fma.rn.f64 %fd60, %fd51, %fd11, %fd60;
st.shared.f64 [%rd48], %fd60;

BB8_24:
st.global.f64 [%rd22], %fd60;

BB8_25:
bar.sync 0;
mov.u32 %r92, %nctaid.x;
shl.b32 %r93, %r92, 6;
add.s32 %r95, %r93, %r95;
setp.lt.s32	%p19, %r95, %r46;
add.s32 %r94, %r94, 1;
@%p19 bra BB8_2;

BB8_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIdddLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f64 _Z17gemv2N_kernel_valIdddLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f64 _Z17gemv2N_kernel_valIdddLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIdddLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<9>;
.reg .b32 %r<117>;
.reg .f64 %fd<61>;
.reg .b64 %rd<66>;

	.shared .align 8 .b8 _Z17gemv2N_kernel_valIdddLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX[4096];

	.shared .align 8 .b8 _Z17gemv2N_kernel_valIdddLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT[1024];

ld.param.f64 %fd10, [_Z17gemv2N_kernel_valIdddLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f64 %fd11, [_Z17gemv2N_kernel_valIdddLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_valIdddLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r48, %r49}, [_Z17gemv2N_kernel_valIdddLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r45, [_Z17gemv2N_kernel_valIdddLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_valIdddLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valIdddLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_valIdddLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
cvta.to.global.u64 %rd1, %rd28;
mov.u32 %r1, %tid.x;
shr.s32 %r50, %r1, 31;
shr.u32 %r51, %r50, 26;
add.s32 %r52, %r1, %r51;
and.b32 %r53, %r52, -64;
sub.s32 %r2, %r1, %r53;
setp.lt.s32	%p3, %r48, 1;
@%p3 bra BB9_26;

cvta.to.global.u64 %rd3, %rd29;
shr.s32 %r59, %r52, 6;
mov.u32 %r60, %ctaid.x;
mul.wide.s32 %rd30, %r59, 512;
mov.u64 %rd31, _Z17gemv2N_kernel_valIdddLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 8;
add.s64 %rd4, %rd32, %rd33;
add.s32 %r61, %r49, 1;
shr.u32 %r62, %r61, 31;
add.s32 %r63, %r61, %r62;
shr.s32 %r64, %r63, 1;
mul.lo.s32 %r8, %r64, %r59;
add.s32 %r65, %r59, 1;
mul.lo.s32 %r9, %r64, %r65;
shl.b32 %r10, %r59, 8;
add.s32 %r66, %r10, %r2;
mul.wide.s32 %rd34, %r66, 8;
mov.u64 %rd35, _Z17gemv2N_kernel_valIdddLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd5, %rd35, %rd34;
shl.b32 %r11, %r46, 2;
mul.wide.s32 %rd36, %r10, 8;
add.s64 %rd6, %rd35, %rd36;
mul.lo.s32 %r67, %r46, %r64;
mad.lo.s32 %r68, %r67, %r59, %r2;
mad.lo.s32 %r12, %r60, 64, %r68;
mul.wide.s32 %rd7, %r11, 8;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r46, 8;
shl.b32 %r69, %r47, 6;
mul.wide.s32 %rd9, %r69, 8;
mov.u32 %r107, 0;
mov.u32 %r106, %r107;

BB9_2:
mov.u32 %r104, %ctaid.x;
mov.u32 %r70, %nctaid.x;
shl.b32 %r71, %r70, 6;
mad.lo.s32 %r16, %r71, %r106, %r12;
shl.b32 %r73, %r104, 6;
add.s32 %r17, %r73, %r107;
setp.ge.s32	%p4, %r17, %r48;
@%p4 bra BB9_26;

add.s32 %r18, %r17, %r2;
mov.u64 %rd37, 0;
st.shared.u64 [%rd4], %rd37;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB9_21;

mov.u32 %r108, 0;
mov.u32 %r109, %r8;

BB9_5:
mov.u32 %r20, %r109;
add.s32 %r75, %r20, 256;
min.s32 %r76, %r75, %r49;
min.s32 %r21, %r76, %r9;
bar.sync 0;
add.s32 %r22, %r20, %r2;
mov.u32 %r77, 1;
sub.s32 %r78, %r77, %r49;
mul.lo.s32 %r79, %r78, %r47;
setp.gt.s32	%p6, %r47, -1;
selp.b32	%r80, 0, %r79, %p6;
mad.lo.s32 %r23, %r22, %r47, %r80;
add.s32 %r81, %r21, -192;
setp.lt.s32	%p7, %r22, %r81;
mul.wide.s32 %rd38, %r23, 8;
add.s64 %rd10, %rd1, %rd38;
add.s64 %rd11, %rd10, %rd9;
@%p7 bra BB9_12;
bra.uni BB9_6;

BB9_12:
ld.global.f64 %fd24, [%rd10];
mul.f64 %fd25, %fd24, %fd10;
st.shared.f64 [%rd5], %fd25;
ld.global.f64 %fd26, [%rd11];
mul.f64 %fd27, %fd26, %fd10;
st.shared.f64 [%rd5+512], %fd27;
add.s64 %rd44, %rd11, %rd9;
ld.global.f64 %fd28, [%rd44];
mul.f64 %fd29, %fd28, %fd10;
st.shared.f64 [%rd5+1024], %fd29;
add.s64 %rd45, %rd44, %rd9;
ld.global.f64 %fd30, [%rd45];
mul.f64 %fd31, %fd30, %fd10;
st.shared.f64 [%rd5+1536], %fd31;
bra.uni BB9_13;

BB9_6:
add.s32 %r82, %r21, -128;
setp.lt.s32	%p8, %r22, %r82;
@%p8 bra BB9_11;
bra.uni BB9_7;

BB9_11:
ld.global.f64 %fd18, [%rd10];
mul.f64 %fd19, %fd18, %fd10;
st.shared.f64 [%rd5], %fd19;
ld.global.f64 %fd20, [%rd11];
mul.f64 %fd21, %fd20, %fd10;
st.shared.f64 [%rd5+512], %fd21;
add.s64 %rd42, %rd11, %rd9;
ld.global.f64 %fd22, [%rd42];
mul.f64 %fd23, %fd22, %fd10;
st.shared.f64 [%rd5+1024], %fd23;
bra.uni BB9_13;

BB9_7:
add.s32 %r83, %r21, -64;
setp.lt.s32	%p9, %r22, %r83;
@%p9 bra BB9_10;
bra.uni BB9_8;

BB9_10:
shl.b32 %r105, %r47, 6;
ld.global.f64 %fd14, [%rd10];
mul.f64 %fd15, %fd14, %fd10;
st.shared.f64 [%rd5], %fd15;
add.s32 %r85, %r23, %r105;
mul.wide.s32 %rd39, %r85, 8;
add.s64 %rd40, %rd1, %rd39;
ld.global.f64 %fd16, [%rd40];
mul.f64 %fd17, %fd16, %fd10;
st.shared.f64 [%rd5+512], %fd17;
bra.uni BB9_13;

BB9_8:
setp.ge.s32	%p10, %r22, %r21;
@%p10 bra BB9_13;

ld.global.f64 %fd12, [%rd10];
mul.f64 %fd13, %fd12, %fd10;
st.shared.f64 [%rd5], %fd13;

BB9_13:
setp.lt.s32	%p1, %r18, %r48;
bar.sync 0;
@!%p1 bra BB9_20;
bra.uni BB9_14;

BB9_14:
mov.u64 %rd63, %rd6;
mad.lo.s32 %r115, %r20, %r46, %r18;
sub.s32 %r25, %r21, %r20;
add.s32 %r89, %r25, -3;
shl.b32 %r90, %r46, 8;
mad.lo.s32 %r91, %r90, %r108, %r16;
mul.wide.s32 %rd46, %r91, 8;
add.s64 %rd62, %rd27, %rd46;
mov.f64 %fd58, 0d0000000000000000;
mov.f64 %fd59, %fd58;
mov.u32 %r110, 0;
setp.lt.s32	%p11, %r89, 1;
mov.u32 %r113, %r10;
mov.u32 %r114, %r10;
@%p11 bra BB9_16;

BB9_15:
mov.u32 %r27, %r114;

	ld.global.cv.f64 %fd34, [%rd62];

	ld.shared.f64 %fd38, [%rd63];
fma.rn.f64 %fd39, %fd34, %fd38, %fd59;
add.s64 %rd48, %rd62, %rd8;

	ld.global.cv.f64 %fd35, [%rd48];

	ld.shared.f64 %fd40, [%rd63+8];
fma.rn.f64 %fd41, %fd35, %fd40, %fd39;
add.s64 %rd49, %rd48, %rd8;

	ld.global.cv.f64 %fd36, [%rd49];

	ld.shared.f64 %fd42, [%rd63+16];
fma.rn.f64 %fd43, %fd36, %fd42, %fd41;
add.s64 %rd50, %rd49, %rd8;

	ld.global.cv.f64 %fd37, [%rd50];

	ld.shared.f64 %fd44, [%rd63+24];
fma.rn.f64 %fd59, %fd37, %fd44, %fd43;
add.s32 %r29, %r27, 4;
add.s32 %r115, %r115, %r11;
add.s64 %rd63, %rd63, 32;
add.s64 %rd62, %rd62, %rd7;
add.s32 %r110, %r110, 4;
setp.lt.s32	%p12, %r110, %r89;
mov.u32 %r113, %r29;
mov.u32 %r114, %r29;
mov.f64 %fd58, %fd59;
@%p12 bra BB9_15;

BB9_16:
mov.f64 %fd56, %fd58;
sub.s32 %r93, %r113, %r10;
setp.ge.s32	%p13, %r93, %r25;
@%p13 bra BB9_19;

mul.wide.s32 %rd51, %r113, 8;
add.s64 %rd65, %rd35, %rd51;
add.s32 %r116, %r13, %r113;
mul.wide.s32 %rd53, %r115, 8;
add.s64 %rd64, %rd27, %rd53;
mov.f64 %fd57, %fd56;

BB9_18:

	ld.global.cv.f64 %fd45, [%rd64];

	ld.shared.f64 %fd46, [%rd65];
fma.rn.f64 %fd57, %fd45, %fd46, %fd57;
add.s64 %rd65, %rd65, 8;
add.s64 %rd64, %rd64, %rd8;
add.s32 %r116, %r116, 1;
setp.lt.s32	%p14, %r116, %r25;
mov.f64 %fd56, %fd57;
@%p14 bra BB9_18;

BB9_19:
ld.shared.f64 %fd47, [%rd4];
add.f64 %fd48, %fd56, %fd47;
st.shared.f64 [%rd4], %fd48;

BB9_20:
add.s32 %r103, %r20, 256;
setp.lt.s32	%p15, %r103, %r9;
add.s32 %r108, %r108, 1;
mov.u32 %r109, %r103;
@%p15 bra BB9_5;

BB9_21:
add.s32 %r95, %r1, 63;
setp.lt.u32	%p2, %r95, 127;
bar.sync 0;
setp.lt.s32	%p16, %r18, %r48;
and.pred %p17, %p16, %p2;
@!%p17 bra BB9_25;
bra.uni BB9_22;

BB9_22:
add.s64 %rd57, %rd31, %rd33;
ld.shared.f64 %fd49, [%rd57];
ld.shared.f64 %fd50, [%rd57+512];
add.f64 %fd60, %fd50, %fd49;
st.shared.f64 [%rd57], %fd60;
mov.u32 %r96, 1;
sub.s32 %r97, %r96, %r48;
mul.lo.s32 %r98, %r97, %r45;
setp.gt.s32	%p18, %r45, -1;
selp.b32	%r99, 0, %r98, %p18;
mad.lo.s32 %r100, %r18, %r45, %r99;
mul.wide.s32 %rd58, %r100, 8;
add.s64 %rd24, %rd3, %rd58;
setp.eq.f64	%p19, %fd11, 0d0000000000000000;
@%p19 bra BB9_24;

ld.global.f64 %fd51, [%rd24];
fma.rn.f64 %fd60, %fd51, %fd11, %fd60;
st.shared.f64 [%rd57], %fd60;

BB9_24:
st.global.f64 [%rd24], %fd60;

BB9_25:
bar.sync 0;
add.s32 %r107, %r71, %r107;
setp.lt.s32	%p20, %r107, %r48;
add.s32 %r106, %r106, 1;
@%p20 bra BB9_2;

BB9_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIdddLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIdddLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .b32 %r<121>;
.reg .f64 %fd<61>;
.reg .b64 %rd<59>;

	.shared .align 8 .b8 _Z17gemv2N_kernel_refIdddLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX[4096];

	.shared .align 8 .b8 _Z17gemv2N_kernel_refIdddLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT[1024];

ld.param.v2.u32 {%r42, %r43}, [_Z17gemv2N_kernel_refIdddLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_refIdddLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r41, [_Z17gemv2N_kernel_refIdddLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refIdddLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refIdddLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refIdddLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refIdddLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refIdddLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd29, %rd24;
ld.global.f64 %fd1, [%rd29];
mov.u32 %r1, %tid.x;
shr.s32 %r46, %r1, 31;
shr.u32 %r47, %r46, 26;
add.s32 %r48, %r1, %r47;
and.b32 %r49, %r48, -64;
sub.s32 %r2, %r1, %r49;
setp.lt.s32	%p3, %r44, 1;
@%p3 bra BB10_26;

cvta.to.global.u64 %rd1, %rd25;
cvta.to.global.u64 %rd3, %rd27;
cvta.to.global.u64 %rd4, %rd28;
shr.s32 %r55, %r48, 6;
mov.u32 %r56, %ctaid.x;
mul.wide.s32 %rd30, %r55, 512;
mov.u64 %rd31, _Z17gemv2N_kernel_refIdddLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 8;
add.s64 %rd5, %rd32, %rd33;
add.s32 %r57, %r45, 1;
shr.u32 %r58, %r57, 31;
add.s32 %r59, %r57, %r58;
shr.s32 %r60, %r59, 1;
mul.lo.s32 %r8, %r60, %r55;
add.s32 %r61, %r55, 1;
mul.lo.s32 %r9, %r60, %r61;
shl.b32 %r10, %r55, 8;
add.s32 %r62, %r10, %r2;
mul.wide.s32 %rd34, %r62, 8;
mov.u64 %rd35, _Z17gemv2N_kernel_refIdddLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
mul.wide.s32 %rd36, %r10, 8;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r63, %r42, %r60;
mad.lo.s32 %r64, %r63, %r55, %r2;
mad.lo.s32 %r11, %r56, 64, %r64;
shl.b32 %r65, %r42, 2;
mul.wide.s32 %rd8, %r65, 8;
neg.s32 %r12, %r10;
mul.wide.s32 %rd9, %r42, 8;
mov.u32 %r111, 0;
mov.u32 %r110, %r111;

BB10_2:
shl.b32 %r67, %r56, 6;
add.s32 %r68, %r67, %r111;
setp.ge.s32	%p4, %r68, %r44;
@%p4 bra BB10_26;

mov.u64 %rd37, 0;
st.shared.u64 [%rd5], %rd37;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB10_21;

mov.u32 %r112, 0;
mov.u32 %r113, %r8;

BB10_5:
mov.u32 %r16, %r113;
add.s32 %r70, %r16, 256;
min.s32 %r71, %r70, %r45;
min.s32 %r17, %r71, %r9;
bar.sync 0;
add.s32 %r18, %r16, %r2;
mul.lo.s32 %r72, %r18, %r43;
add.s32 %r73, %r17, -192;
setp.lt.s32	%p6, %r18, %r73;
mul.wide.s32 %rd38, %r72, 8;
add.s64 %rd10, %rd3, %rd38;
@%p6 bra BB10_12;
bra.uni BB10_6;

BB10_12:
ld.global.f64 %fd24, [%rd10];
mul.f64 %fd25, %fd1, %fd24;
ld.global.f64 %fd26, [%rd10+512];
ld.global.f64 %fd27, [%rd10+1024];
ld.global.f64 %fd28, [%rd10+1536];
st.shared.f64 [%rd6], %fd25;
mul.f64 %fd29, %fd1, %fd26;
st.shared.f64 [%rd6+512], %fd29;
mul.f64 %fd30, %fd1, %fd27;
st.shared.f64 [%rd6+1024], %fd30;
mul.f64 %fd31, %fd1, %fd28;
st.shared.f64 [%rd6+1536], %fd31;
bra.uni BB10_13;

BB10_6:
add.s32 %r74, %r17, -128;
setp.lt.s32	%p7, %r18, %r74;
@%p7 bra BB10_11;
bra.uni BB10_7;

BB10_11:
ld.global.f64 %fd18, [%rd10];
mul.f64 %fd19, %fd1, %fd18;
ld.global.f64 %fd20, [%rd10+512];
ld.global.f64 %fd21, [%rd10+1024];
st.shared.f64 [%rd6], %fd19;
mul.f64 %fd22, %fd1, %fd20;
st.shared.f64 [%rd6+512], %fd22;
mul.f64 %fd23, %fd1, %fd21;
st.shared.f64 [%rd6+1024], %fd23;
bra.uni BB10_13;

BB10_7:
add.s32 %r75, %r17, -64;
setp.lt.s32	%p8, %r18, %r75;
@%p8 bra BB10_10;
bra.uni BB10_8;

BB10_10:
ld.global.f64 %fd14, [%rd10];
mul.f64 %fd15, %fd1, %fd14;
ld.global.f64 %fd16, [%rd10+512];
st.shared.f64 [%rd6], %fd15;
mul.f64 %fd17, %fd1, %fd16;
st.shared.f64 [%rd6+512], %fd17;
bra.uni BB10_13;

BB10_8:
setp.ge.s32	%p9, %r18, %r17;
@%p9 bra BB10_13;

ld.global.f64 %fd12, [%rd10];
mul.f64 %fd13, %fd1, %fd12;
st.shared.f64 [%rd6], %fd13;

BB10_13:
add.s32 %r79, %r68, %r2;
setp.lt.s32	%p1, %r79, %r44;
bar.sync 0;
@!%p1 bra BB10_20;
bra.uni BB10_14;

BB10_14:
mov.u64 %rd56, %rd7;
mad.lo.s32 %r119, %r16, %r42, %r79;
sub.s32 %r20, %r17, %r16;
add.s32 %r85, %r20, -3;
shl.b32 %r86, %r42, 8;
mov.u32 %r87, %nctaid.x;
shl.b32 %r88, %r87, 6;
mad.lo.s32 %r89, %r88, %r110, %r11;
mad.lo.s32 %r90, %r86, %r112, %r89;
mul.wide.s32 %rd39, %r90, 8;
add.s64 %rd55, %rd26, %rd39;
mov.f64 %fd58, 0d0000000000000000;
mov.f64 %fd59, %fd58;
mov.u32 %r114, 0;
setp.lt.s32	%p10, %r85, 1;
mov.u32 %r117, %r10;
mov.u32 %r118, %r10;
@%p10 bra BB10_16;

BB10_15:
mov.u32 %r23, %r118;

	ld.global.cv.f64 %fd34, [%rd55];

	ld.shared.f64 %fd38, [%rd56];
fma.rn.f64 %fd39, %fd34, %fd38, %fd59;
add.s64 %rd41, %rd55, %rd9;

	ld.global.cv.f64 %fd35, [%rd41];

	ld.shared.f64 %fd40, [%rd56+8];
fma.rn.f64 %fd41, %fd35, %fd40, %fd39;
add.s64 %rd42, %rd41, %rd9;

	ld.global.cv.f64 %fd36, [%rd42];

	ld.shared.f64 %fd42, [%rd56+16];
fma.rn.f64 %fd43, %fd36, %fd42, %fd41;
add.s64 %rd43, %rd42, %rd9;

	ld.global.cv.f64 %fd37, [%rd43];

	ld.shared.f64 %fd44, [%rd56+24];
fma.rn.f64 %fd59, %fd37, %fd44, %fd43;
add.s32 %r25, %r23, 4;
add.s32 %r119, %r119, %r65;
add.s64 %rd56, %rd56, 32;
add.s64 %rd55, %rd55, %rd8;
add.s32 %r114, %r114, 4;
setp.lt.s32	%p11, %r114, %r85;
mov.u32 %r117, %r25;
mov.u32 %r118, %r25;
mov.f64 %fd58, %fd59;
@%p11 bra BB10_15;

BB10_16:
mov.f64 %fd56, %fd58;
sub.s32 %r92, %r117, %r10;
setp.ge.s32	%p12, %r92, %r20;
@%p12 bra BB10_19;

mul.wide.s32 %rd44, %r117, 8;
add.s64 %rd58, %rd35, %rd44;
add.s32 %r120, %r12, %r117;
mul.wide.s32 %rd46, %r119, 8;
add.s64 %rd57, %rd26, %rd46;
mov.f64 %fd57, %fd56;

BB10_18:

	ld.global.cv.f64 %fd45, [%rd57];

	ld.shared.f64 %fd46, [%rd58];
fma.rn.f64 %fd57, %fd45, %fd46, %fd57;
add.s64 %rd58, %rd58, 8;
add.s64 %rd57, %rd57, %rd9;
add.s32 %r120, %r120, 1;
setp.lt.s32	%p13, %r120, %r20;
mov.f64 %fd56, %fd57;
@%p13 bra BB10_18;

BB10_19:
ld.shared.f64 %fd47, [%rd5];
add.f64 %fd48, %fd56, %fd47;
st.shared.f64 [%rd5], %fd48;

BB10_20:
setp.lt.s32	%p14, %r70, %r9;
add.s32 %r112, %r112, 1;
mov.u32 %r113, %r70;
@%p14 bra BB10_5;

BB10_21:
add.s32 %r94, %r1, 63;
setp.lt.u32	%p2, %r94, 127;
bar.sync 0;
add.s32 %r98, %r68, %r2;
setp.lt.s32	%p15, %r98, %r44;
and.pred %p16, %p15, %p2;
@!%p16 bra BB10_25;
bra.uni BB10_22;

BB10_22:
add.s64 %rd50, %rd31, %rd33;
ld.shared.f64 %fd49, [%rd50];
ld.shared.f64 %fd50, [%rd50+512];
add.f64 %fd60, %fd50, %fd49;
st.shared.f64 [%rd50], %fd60;
mov.u32 %r103, 1;
sub.s32 %r104, %r103, %r44;
mul.lo.s32 %r105, %r104, %r41;
setp.gt.s32	%p17, %r41, -1;
selp.b32	%r106, 0, %r105, %p17;
mad.lo.s32 %r107, %r98, %r41, %r106;
ld.global.f64 %fd9, [%rd1];
mul.wide.s32 %rd51, %r107, 8;
add.s64 %rd23, %rd4, %rd51;
setp.eq.f64	%p18, %fd9, 0d0000000000000000;
@%p18 bra BB10_24;

ld.global.f64 %fd51, [%rd23];
fma.rn.f64 %fd60, %fd9, %fd51, %fd60;
st.shared.f64 [%rd50], %fd60;

BB10_24:
st.global.f64 [%rd23], %fd60;

BB10_25:
bar.sync 0;
mov.u32 %r108, %nctaid.x;
shl.b32 %r109, %r108, 6;
add.s32 %r111, %r109, %r111;
setp.lt.s32	%p19, %r111, %r44;
add.s32 %r110, %r110, 1;
@%p19 bra BB10_2;

BB10_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIdddLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIdddLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<9>;
.reg .b32 %r<113>;
.reg .f64 %fd<61>;
.reg .b64 %rd<68>;

	.shared .align 8 .b8 _Z17gemv2N_kernel_refIdddLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX[4096];

	.shared .align 8 .b8 _Z17gemv2N_kernel_refIdddLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT[1024];

ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_refIdddLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r48, %r49}, [_Z17gemv2N_kernel_refIdddLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r45, [_Z17gemv2N_kernel_refIdddLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refIdddLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refIdddLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refIdddLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refIdddLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refIdddLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd29, %rd24;
cvta.to.global.u64 %rd1, %rd27;
ld.global.f64 %fd1, [%rd29];
mov.u32 %r1, %tid.x;
shr.s32 %r50, %r1, 31;
shr.u32 %r51, %r50, 26;
add.s32 %r52, %r1, %r51;
and.b32 %r53, %r52, -64;
sub.s32 %r2, %r1, %r53;
setp.lt.s32	%p3, %r48, 1;
@%p3 bra BB11_26;

cvta.to.global.u64 %rd2, %rd25;
cvta.to.global.u64 %rd4, %rd28;
shr.s32 %r59, %r52, 6;
mov.u32 %r60, %ctaid.x;
mul.wide.s32 %rd30, %r59, 512;
mov.u64 %rd31, _Z17gemv2N_kernel_refIdddLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 8;
add.s64 %rd5, %rd32, %rd33;
add.s32 %r61, %r49, 1;
shr.u32 %r62, %r61, 31;
add.s32 %r63, %r61, %r62;
shr.s32 %r64, %r63, 1;
mul.lo.s32 %r8, %r64, %r59;
add.s32 %r65, %r59, 1;
mul.lo.s32 %r9, %r64, %r65;
shl.b32 %r10, %r59, 8;
add.s32 %r66, %r10, %r2;
mul.wide.s32 %rd34, %r66, 8;
mov.u64 %rd35, _Z17gemv2N_kernel_refIdddLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
shl.b32 %r11, %r46, 2;
mul.wide.s32 %rd36, %r10, 8;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r67, %r46, %r64;
mad.lo.s32 %r68, %r67, %r59, %r2;
mad.lo.s32 %r12, %r60, 64, %r68;
mul.wide.s32 %rd8, %r11, 8;
neg.s32 %r13, %r10;
mul.wide.s32 %rd9, %r46, 8;
mov.u32 %r103, 0;
mov.u32 %r102, %r103;

BB11_2:
shl.b32 %r70, %r60, 6;
add.s32 %r16, %r70, %r103;
setp.ge.s32	%p4, %r16, %r48;
@%p4 bra BB11_26;

add.s32 %r17, %r16, %r2;
mov.u64 %rd37, 0;
st.shared.u64 [%rd5], %rd37;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB11_21;

mov.u32 %r104, 0;
mov.u32 %r105, %r8;

BB11_5:
mov.u32 %r19, %r105;
mov.u32 %r72, %nctaid.x;
shl.b32 %r73, %r72, 6;
mad.lo.s32 %r20, %r73, %r102, %r12;
add.s32 %r74, %r19, 256;
min.s32 %r75, %r74, %r49;
min.s32 %r21, %r75, %r9;
bar.sync 0;
add.s32 %r22, %r19, %r2;
mov.u32 %r76, 1;
sub.s32 %r77, %r76, %r49;
mul.lo.s32 %r78, %r77, %r47;
setp.gt.s32	%p6, %r47, -1;
selp.b32	%r79, 0, %r78, %p6;
mad.lo.s32 %r23, %r22, %r47, %r79;
add.s32 %r80, %r21, -192;
setp.lt.s32	%p7, %r22, %r80;
mul.wide.s32 %rd38, %r23, 8;
add.s64 %rd10, %rd1, %rd38;
@%p7 bra BB11_12;
bra.uni BB11_6;

BB11_12:
ld.global.f64 %fd24, [%rd10];
mul.f64 %fd25, %fd1, %fd24;
st.shared.f64 [%rd6], %fd25;
shl.b32 %r86, %r47, 6;
mul.wide.s32 %rd44, %r86, 8;
add.s64 %rd45, %rd10, %rd44;
ld.global.f64 %fd26, [%rd45];
mul.f64 %fd27, %fd1, %fd26;
st.shared.f64 [%rd6+512], %fd27;
add.s64 %rd46, %rd45, %rd44;
ld.global.f64 %fd28, [%rd46];
mul.f64 %fd29, %fd1, %fd28;
st.shared.f64 [%rd6+1024], %fd29;
add.s64 %rd47, %rd46, %rd44;
ld.global.f64 %fd30, [%rd47];
mul.f64 %fd31, %fd1, %fd30;
st.shared.f64 [%rd6+1536], %fd31;
bra.uni BB11_13;

BB11_6:
add.s32 %r81, %r21, -128;
setp.lt.s32	%p8, %r22, %r81;
@%p8 bra BB11_11;
bra.uni BB11_7;

BB11_11:
ld.global.f64 %fd18, [%rd10];
mul.f64 %fd19, %fd1, %fd18;
st.shared.f64 [%rd6], %fd19;
shl.b32 %r85, %r47, 6;
mul.wide.s32 %rd41, %r85, 8;
add.s64 %rd42, %rd10, %rd41;
ld.global.f64 %fd20, [%rd42];
mul.f64 %fd21, %fd1, %fd20;
st.shared.f64 [%rd6+512], %fd21;
add.s64 %rd43, %rd42, %rd41;
ld.global.f64 %fd22, [%rd43];
mul.f64 %fd23, %fd1, %fd22;
st.shared.f64 [%rd6+1024], %fd23;
bra.uni BB11_13;

BB11_7:
add.s32 %r82, %r21, -64;
setp.lt.s32	%p9, %r22, %r82;
@%p9 bra BB11_10;
bra.uni BB11_8;

BB11_10:
ld.global.f64 %fd14, [%rd10];
mul.f64 %fd15, %fd1, %fd14;
st.shared.f64 [%rd6], %fd15;
shl.b32 %r83, %r47, 6;
add.s32 %r84, %r23, %r83;
mul.wide.s32 %rd39, %r84, 8;
add.s64 %rd40, %rd1, %rd39;
ld.global.f64 %fd16, [%rd40];
mul.f64 %fd17, %fd1, %fd16;
st.shared.f64 [%rd6+512], %fd17;
bra.uni BB11_13;

BB11_8:
setp.ge.s32	%p10, %r22, %r21;
@%p10 bra BB11_13;

ld.global.f64 %fd12, [%rd10];
mul.f64 %fd13, %fd1, %fd12;
st.shared.f64 [%rd6], %fd13;

BB11_13:
setp.lt.s32	%p1, %r17, %r48;
bar.sync 0;
@!%p1 bra BB11_20;
bra.uni BB11_14;

BB11_14:
mov.u64 %rd65, %rd7;
mad.lo.s32 %r111, %r19, %r46, %r17;
sub.s32 %r25, %r21, %r19;
add.s32 %r88, %r25, -3;
shl.b32 %r89, %r46, 8;
mad.lo.s32 %r90, %r89, %r104, %r20;
mul.wide.s32 %rd48, %r90, 8;
add.s64 %rd64, %rd26, %rd48;
mov.f64 %fd58, 0d0000000000000000;
mov.f64 %fd59, %fd58;
mov.u32 %r106, 0;
setp.lt.s32	%p11, %r88, 1;
mov.u32 %r109, %r10;
mov.u32 %r110, %r10;
@%p11 bra BB11_16;

BB11_15:
mov.u32 %r27, %r110;

	ld.global.cv.f64 %fd34, [%rd64];

	ld.shared.f64 %fd38, [%rd65];
fma.rn.f64 %fd39, %fd34, %fd38, %fd59;
add.s64 %rd50, %rd64, %rd9;

	ld.global.cv.f64 %fd35, [%rd50];

	ld.shared.f64 %fd40, [%rd65+8];
fma.rn.f64 %fd41, %fd35, %fd40, %fd39;
add.s64 %rd51, %rd50, %rd9;

	ld.global.cv.f64 %fd36, [%rd51];

	ld.shared.f64 %fd42, [%rd65+16];
fma.rn.f64 %fd43, %fd36, %fd42, %fd41;
add.s64 %rd52, %rd51, %rd9;

	ld.global.cv.f64 %fd37, [%rd52];

	ld.shared.f64 %fd44, [%rd65+24];
fma.rn.f64 %fd59, %fd37, %fd44, %fd43;
add.s32 %r29, %r27, 4;
add.s32 %r111, %r111, %r11;
add.s64 %rd65, %rd65, 32;
add.s64 %rd64, %rd64, %rd8;
add.s32 %r106, %r106, 4;
setp.lt.s32	%p12, %r106, %r88;
mov.u32 %r109, %r29;
mov.u32 %r110, %r29;
mov.f64 %fd58, %fd59;
@%p12 bra BB11_15;

BB11_16:
mov.f64 %fd56, %fd58;
sub.s32 %r92, %r109, %r10;
setp.ge.s32	%p13, %r92, %r25;
@%p13 bra BB11_19;

mul.wide.s32 %rd53, %r109, 8;
add.s64 %rd67, %rd35, %rd53;
add.s32 %r112, %r13, %r109;
mul.wide.s32 %rd55, %r111, 8;
add.s64 %rd66, %rd26, %rd55;
mov.f64 %fd57, %fd56;

BB11_18:

	ld.global.cv.f64 %fd45, [%rd66];

	ld.shared.f64 %fd46, [%rd67];
fma.rn.f64 %fd57, %fd45, %fd46, %fd57;
add.s64 %rd67, %rd67, 8;
add.s64 %rd66, %rd66, %rd9;
add.s32 %r112, %r112, 1;
setp.lt.s32	%p14, %r112, %r25;
mov.f64 %fd56, %fd57;
@%p14 bra BB11_18;

BB11_19:
ld.shared.f64 %fd47, [%rd5];
add.f64 %fd48, %fd56, %fd47;
st.shared.f64 [%rd5], %fd48;

BB11_20:
setp.lt.s32	%p15, %r74, %r9;
add.s32 %r104, %r104, 1;
mov.u32 %r105, %r74;
@%p15 bra BB11_5;

BB11_21:
add.s32 %r94, %r1, 63;
setp.lt.u32	%p2, %r94, 127;
bar.sync 0;
setp.lt.s32	%p16, %r17, %r48;
and.pred %p17, %p16, %p2;
@!%p17 bra BB11_25;
bra.uni BB11_22;

BB11_22:
add.s64 %rd59, %rd31, %rd33;
ld.shared.f64 %fd49, [%rd59];
ld.shared.f64 %fd50, [%rd59+512];
add.f64 %fd60, %fd50, %fd49;
st.shared.f64 [%rd59], %fd60;
mov.u32 %r95, 1;
sub.s32 %r96, %r95, %r48;
mul.lo.s32 %r97, %r96, %r45;
setp.gt.s32	%p18, %r45, -1;
selp.b32	%r98, 0, %r97, %p18;
mad.lo.s32 %r99, %r17, %r45, %r98;
ld.global.f64 %fd9, [%rd2];
mul.wide.s32 %rd60, %r99, 8;
add.s64 %rd23, %rd4, %rd60;
setp.eq.f64	%p19, %fd9, 0d0000000000000000;
@%p19 bra BB11_24;

ld.global.f64 %fd51, [%rd23];
fma.rn.f64 %fd60, %fd9, %fd51, %fd60;
st.shared.f64 [%rd59], %fd60;

BB11_24:
st.global.f64 [%rd23], %fd60;

BB11_25:
bar.sync 0;
mov.u32 %r100, %nctaid.x;
shl.b32 %r101, %r100, 6;
add.s32 %r103, %r101, %r103;
setp.lt.s32	%p20, %r103, %r48;
add.s32 %r102, %r102, 1;
@%p20 bra BB11_2;

BB11_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIdddLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f64 _Z17gemv2N_kernel_valIdddLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f64 _Z17gemv2N_kernel_valIdddLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIdddLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .b32 %r<106>;
.reg .f64 %fd<65>;
.reg .b64 %rd<57>;

	.shared .align 8 .b8 _Z17gemv2N_kernel_valIdddLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX[4096];

	.shared .align 8 .b8 _Z17gemv2N_kernel_valIdddLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT[1024];

ld.param.f64 %fd10, [_Z17gemv2N_kernel_valIdddLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f64 %fd11, [_Z17gemv2N_kernel_valIdddLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_valIdddLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_valIdddLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r43, [_Z17gemv2N_kernel_valIdddLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valIdddLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_valIdddLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_valIdddLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r1, %tid.x;
shr.s32 %r48, %r1, 31;
shr.u32 %r49, %r48, 27;
add.s32 %r50, %r1, %r49;
and.b32 %r51, %r50, -32;
sub.s32 %r2, %r1, %r51;
setp.lt.s32	%p3, %r46, 1;
@%p3 bra BB12_26;

cvta.to.global.u64 %rd2, %rd26;
cvta.to.global.u64 %rd3, %rd27;
shr.s32 %r57, %r50, 5;
mov.u32 %r58, %ctaid.x;
mul.wide.s32 %rd28, %r57, 256;
mov.u64 %rd29, _Z17gemv2N_kernel_valIdddLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd30, %rd29, %rd28;
mul.wide.s32 %rd31, %r2, 8;
add.s64 %rd4, %rd30, %rd31;
add.s32 %r59, %r47, 3;
shr.s32 %r60, %r59, 31;
shr.u32 %r61, %r60, 30;
add.s32 %r62, %r59, %r61;
shr.s32 %r63, %r62, 2;
mul.lo.s32 %r8, %r63, %r57;
add.s32 %r64, %r57, 1;
mul.lo.s32 %r9, %r63, %r64;
shl.b32 %r10, %r57, 7;
add.s32 %r65, %r10, %r2;
mul.wide.s32 %rd32, %r65, 8;
mov.u64 %rd33, _Z17gemv2N_kernel_valIdddLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd5, %rd33, %rd32;
shl.b32 %r11, %r44, 2;
mul.wide.s32 %rd34, %r10, 8;
add.s64 %rd6, %rd33, %rd34;
mul.lo.s32 %r66, %r44, %r63;
mad.lo.s32 %r67, %r66, %r57, %r2;
mad.lo.s32 %r12, %r58, 32, %r67;
mul.wide.s32 %rd7, %r11, 8;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r44, 8;
mov.u32 %r96, 0;
mov.u32 %r95, %r96;

BB12_2:
shl.b32 %r69, %r58, 5;
add.s32 %r16, %r69, %r96;
setp.ge.s32	%p4, %r16, %r46;
@%p4 bra BB12_26;

add.s32 %r17, %r16, %r2;
mov.u64 %rd35, 0;
st.shared.u64 [%rd4], %rd35;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB12_21;

mov.u32 %r97, 0;
mov.u32 %r98, %r8;

BB12_5:
mov.u32 %r19, %r98;
add.s32 %r71, %r19, 128;
min.s32 %r72, %r71, %r47;
min.s32 %r20, %r72, %r9;
bar.sync 0;
add.s32 %r21, %r19, %r2;
mul.lo.s32 %r73, %r21, %r45;
add.s32 %r74, %r20, -96;
setp.lt.s32	%p6, %r21, %r74;
mul.wide.s32 %rd36, %r73, 8;
add.s64 %rd9, %rd2, %rd36;
@%p6 bra BB12_12;
bra.uni BB12_6;

BB12_12:
ld.global.f64 %fd24, [%rd9];
mul.f64 %fd25, %fd24, %fd10;
ld.global.f64 %fd26, [%rd9+256];
ld.global.f64 %fd27, [%rd9+512];
ld.global.f64 %fd28, [%rd9+768];
st.shared.f64 [%rd5], %fd25;
mul.f64 %fd29, %fd26, %fd10;
st.shared.f64 [%rd5+256], %fd29;
mul.f64 %fd30, %fd27, %fd10;
st.shared.f64 [%rd5+512], %fd30;
mul.f64 %fd31, %fd28, %fd10;
st.shared.f64 [%rd5+768], %fd31;
bra.uni BB12_13;

BB12_6:
add.s32 %r75, %r20, -64;
setp.lt.s32	%p7, %r21, %r75;
@%p7 bra BB12_11;
bra.uni BB12_7;

BB12_11:
ld.global.f64 %fd18, [%rd9];
mul.f64 %fd19, %fd18, %fd10;
ld.global.f64 %fd20, [%rd9+256];
ld.global.f64 %fd21, [%rd9+512];
st.shared.f64 [%rd5], %fd19;
mul.f64 %fd22, %fd20, %fd10;
st.shared.f64 [%rd5+256], %fd22;
mul.f64 %fd23, %fd21, %fd10;
st.shared.f64 [%rd5+512], %fd23;
bra.uni BB12_13;

BB12_7:
add.s32 %r76, %r20, -32;
setp.lt.s32	%p8, %r21, %r76;
@%p8 bra BB12_10;
bra.uni BB12_8;

BB12_10:
ld.global.f64 %fd14, [%rd9];
mul.f64 %fd15, %fd14, %fd10;
ld.global.f64 %fd16, [%rd9+256];
st.shared.f64 [%rd5], %fd15;
mul.f64 %fd17, %fd16, %fd10;
st.shared.f64 [%rd5+256], %fd17;
bra.uni BB12_13;

BB12_8:
setp.ge.s32	%p9, %r21, %r20;
@%p9 bra BB12_13;

ld.global.f64 %fd12, [%rd9];
mul.f64 %fd13, %fd12, %fd10;
st.shared.f64 [%rd5], %fd13;

BB12_13:
setp.lt.s32	%p1, %r17, %r46;
bar.sync 0;
@!%p1 bra BB12_20;
bra.uni BB12_14;

BB12_14:
mov.u64 %rd54, %rd6;
mad.lo.s32 %r104, %r19, %r44, %r17;
sub.s32 %r23, %r20, %r19;
add.s32 %r78, %r23, -3;
shl.b32 %r79, %r44, 7;
mov.u32 %r80, %nctaid.x;
shl.b32 %r81, %r80, 5;
mad.lo.s32 %r82, %r81, %r95, %r12;
mad.lo.s32 %r83, %r79, %r97, %r82;
mul.wide.s32 %rd37, %r83, 8;
add.s64 %rd53, %rd25, %rd37;
mov.f64 %fd62, 0d0000000000000000;
mov.f64 %fd63, %fd62;
mov.u32 %r99, 0;
setp.lt.s32	%p10, %r78, 1;
mov.u32 %r102, %r10;
mov.u32 %r103, %r10;
@%p10 bra BB12_16;

BB12_15:
mov.u32 %r25, %r103;

	ld.global.cv.f64 %fd34, [%rd53];

	ld.shared.f64 %fd38, [%rd54];
fma.rn.f64 %fd39, %fd34, %fd38, %fd63;
add.s64 %rd39, %rd53, %rd8;

	ld.global.cv.f64 %fd35, [%rd39];

	ld.shared.f64 %fd40, [%rd54+8];
fma.rn.f64 %fd41, %fd35, %fd40, %fd39;
add.s64 %rd40, %rd39, %rd8;

	ld.global.cv.f64 %fd36, [%rd40];

	ld.shared.f64 %fd42, [%rd54+16];
fma.rn.f64 %fd43, %fd36, %fd42, %fd41;
add.s64 %rd41, %rd40, %rd8;

	ld.global.cv.f64 %fd37, [%rd41];

	ld.shared.f64 %fd44, [%rd54+24];
fma.rn.f64 %fd63, %fd37, %fd44, %fd43;
add.s32 %r27, %r25, 4;
add.s32 %r104, %r104, %r11;
add.s64 %rd54, %rd54, 32;
add.s64 %rd53, %rd53, %rd7;
add.s32 %r99, %r99, 4;
setp.lt.s32	%p11, %r99, %r78;
mov.u32 %r102, %r27;
mov.u32 %r103, %r27;
mov.f64 %fd62, %fd63;
@%p11 bra BB12_15;

BB12_16:
mov.f64 %fd60, %fd62;
sub.s32 %r85, %r102, %r10;
setp.ge.s32	%p12, %r85, %r23;
@%p12 bra BB12_19;

mul.wide.s32 %rd42, %r102, 8;
add.s64 %rd56, %rd33, %rd42;
add.s32 %r105, %r13, %r102;
mul.wide.s32 %rd44, %r104, 8;
add.s64 %rd55, %rd25, %rd44;
mov.f64 %fd61, %fd60;

BB12_18:

	ld.global.cv.f64 %fd45, [%rd55];

	ld.shared.f64 %fd46, [%rd56];
fma.rn.f64 %fd61, %fd45, %fd46, %fd61;
add.s64 %rd56, %rd56, 8;
add.s64 %rd55, %rd55, %rd8;
add.s32 %r105, %r105, 1;
setp.lt.s32	%p13, %r105, %r23;
mov.f64 %fd60, %fd61;
@%p13 bra BB12_18;

BB12_19:
ld.shared.f64 %fd47, [%rd4];
add.f64 %fd48, %fd60, %fd47;
st.shared.f64 [%rd4], %fd48;

BB12_20:
setp.lt.s32	%p14, %r71, %r9;
add.s32 %r97, %r97, 1;
mov.u32 %r98, %r71;
@%p14 bra BB12_5;

BB12_21:
add.s32 %r87, %r1, 31;
setp.lt.u32	%p2, %r87, 63;
bar.sync 0;
setp.lt.s32	%p15, %r17, %r46;
and.pred %p16, %p15, %p2;
@!%p16 bra BB12_25;
bra.uni BB12_22;

BB12_22:
add.s64 %rd48, %rd29, %rd31;
ld.shared.f64 %fd49, [%rd48];
ld.shared.f64 %fd50, [%rd48+256];
add.f64 %fd51, %fd50, %fd49;
ld.shared.f64 %fd52, [%rd48+512];
add.f64 %fd53, %fd52, %fd51;
ld.shared.f64 %fd54, [%rd48+768];
add.f64 %fd64, %fd54, %fd53;
st.shared.f64 [%rd48], %fd64;
mov.u32 %r88, 1;
sub.s32 %r89, %r88, %r46;
mul.lo.s32 %r90, %r89, %r43;
setp.gt.s32	%p17, %r43, -1;
selp.b32	%r91, 0, %r90, %p17;
mad.lo.s32 %r92, %r17, %r43, %r91;
mul.wide.s32 %rd49, %r92, 8;
add.s64 %rd22, %rd3, %rd49;
setp.eq.f64	%p18, %fd11, 0d0000000000000000;
@%p18 bra BB12_24;

ld.global.f64 %fd55, [%rd22];
fma.rn.f64 %fd64, %fd55, %fd11, %fd64;
st.shared.f64 [%rd48], %fd64;

BB12_24:
st.global.f64 [%rd22], %fd64;

BB12_25:
bar.sync 0;
mov.u32 %r93, %nctaid.x;
shl.b32 %r94, %r93, 5;
add.s32 %r96, %r94, %r96;
setp.lt.s32	%p19, %r96, %r46;
add.s32 %r95, %r95, 1;
@%p19 bra BB12_2;

BB12_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIdddLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f64 _Z17gemv2N_kernel_valIdddLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f64 _Z17gemv2N_kernel_valIdddLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIdddLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<9>;
.reg .b32 %r<118>;
.reg .f64 %fd<65>;
.reg .b64 %rd<66>;

	.shared .align 8 .b8 _Z17gemv2N_kernel_valIdddLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX[4096];

	.shared .align 8 .b8 _Z17gemv2N_kernel_valIdddLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT[1024];

ld.param.f64 %fd10, [_Z17gemv2N_kernel_valIdddLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f64 %fd11, [_Z17gemv2N_kernel_valIdddLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_valIdddLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r48, %r49}, [_Z17gemv2N_kernel_valIdddLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r45, [_Z17gemv2N_kernel_valIdddLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_valIdddLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valIdddLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_valIdddLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
cvta.to.global.u64 %rd1, %rd28;
mov.u32 %r1, %tid.x;
shr.s32 %r50, %r1, 31;
shr.u32 %r51, %r50, 27;
add.s32 %r52, %r1, %r51;
and.b32 %r53, %r52, -32;
sub.s32 %r2, %r1, %r53;
setp.lt.s32	%p3, %r48, 1;
@%p3 bra BB13_26;

cvta.to.global.u64 %rd3, %rd29;
shr.s32 %r59, %r52, 5;
mov.u32 %r60, %ctaid.x;
mul.wide.s32 %rd30, %r59, 256;
mov.u64 %rd31, _Z17gemv2N_kernel_valIdddLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 8;
add.s64 %rd4, %rd32, %rd33;
add.s32 %r61, %r49, 3;
shr.s32 %r62, %r61, 31;
shr.u32 %r63, %r62, 30;
add.s32 %r64, %r61, %r63;
shr.s32 %r65, %r64, 2;
mul.lo.s32 %r8, %r65, %r59;
add.s32 %r66, %r59, 1;
mul.lo.s32 %r9, %r65, %r66;
shl.b32 %r10, %r59, 7;
add.s32 %r67, %r10, %r2;
mul.wide.s32 %rd34, %r67, 8;
mov.u64 %rd35, _Z17gemv2N_kernel_valIdddLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd5, %rd35, %rd34;
shl.b32 %r11, %r46, 2;
mul.wide.s32 %rd36, %r10, 8;
add.s64 %rd6, %rd35, %rd36;
mul.lo.s32 %r68, %r46, %r65;
mad.lo.s32 %r69, %r68, %r59, %r2;
mad.lo.s32 %r12, %r60, 32, %r69;
mul.wide.s32 %rd7, %r11, 8;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r46, 8;
shl.b32 %r70, %r47, 5;
mul.wide.s32 %rd9, %r70, 8;
mov.u32 %r108, 0;
mov.u32 %r107, %r108;

BB13_2:
mov.u32 %r105, %ctaid.x;
mov.u32 %r71, %nctaid.x;
shl.b32 %r72, %r71, 5;
mad.lo.s32 %r16, %r72, %r107, %r12;
shl.b32 %r74, %r105, 5;
add.s32 %r17, %r74, %r108;
setp.ge.s32	%p4, %r17, %r48;
@%p4 bra BB13_26;

add.s32 %r18, %r17, %r2;
mov.u64 %rd37, 0;
st.shared.u64 [%rd4], %rd37;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB13_21;

mov.u32 %r109, 0;
mov.u32 %r110, %r8;

BB13_5:
mov.u32 %r20, %r110;
add.s32 %r76, %r20, 128;
min.s32 %r77, %r76, %r49;
min.s32 %r21, %r77, %r9;
bar.sync 0;
add.s32 %r22, %r20, %r2;
mov.u32 %r78, 1;
sub.s32 %r79, %r78, %r49;
mul.lo.s32 %r80, %r79, %r47;
setp.gt.s32	%p6, %r47, -1;
selp.b32	%r81, 0, %r80, %p6;
mad.lo.s32 %r23, %r22, %r47, %r81;
add.s32 %r82, %r21, -96;
setp.lt.s32	%p7, %r22, %r82;
mul.wide.s32 %rd38, %r23, 8;
add.s64 %rd10, %rd1, %rd38;
add.s64 %rd11, %rd10, %rd9;
@%p7 bra BB13_12;
bra.uni BB13_6;

BB13_12:
ld.global.f64 %fd24, [%rd10];
mul.f64 %fd25, %fd24, %fd10;
st.shared.f64 [%rd5], %fd25;
ld.global.f64 %fd26, [%rd11];
mul.f64 %fd27, %fd26, %fd10;
st.shared.f64 [%rd5+256], %fd27;
add.s64 %rd44, %rd11, %rd9;
ld.global.f64 %fd28, [%rd44];
mul.f64 %fd29, %fd28, %fd10;
st.shared.f64 [%rd5+512], %fd29;
add.s64 %rd45, %rd44, %rd9;
ld.global.f64 %fd30, [%rd45];
mul.f64 %fd31, %fd30, %fd10;
st.shared.f64 [%rd5+768], %fd31;
bra.uni BB13_13;

BB13_6:
add.s32 %r83, %r21, -64;
setp.lt.s32	%p8, %r22, %r83;
@%p8 bra BB13_11;
bra.uni BB13_7;

BB13_11:
ld.global.f64 %fd18, [%rd10];
mul.f64 %fd19, %fd18, %fd10;
st.shared.f64 [%rd5], %fd19;
ld.global.f64 %fd20, [%rd11];
mul.f64 %fd21, %fd20, %fd10;
st.shared.f64 [%rd5+256], %fd21;
add.s64 %rd42, %rd11, %rd9;
ld.global.f64 %fd22, [%rd42];
mul.f64 %fd23, %fd22, %fd10;
st.shared.f64 [%rd5+512], %fd23;
bra.uni BB13_13;

BB13_7:
add.s32 %r84, %r21, -32;
setp.lt.s32	%p9, %r22, %r84;
@%p9 bra BB13_10;
bra.uni BB13_8;

BB13_10:
shl.b32 %r106, %r47, 5;
ld.global.f64 %fd14, [%rd10];
mul.f64 %fd15, %fd14, %fd10;
st.shared.f64 [%rd5], %fd15;
add.s32 %r86, %r23, %r106;
mul.wide.s32 %rd39, %r86, 8;
add.s64 %rd40, %rd1, %rd39;
ld.global.f64 %fd16, [%rd40];
mul.f64 %fd17, %fd16, %fd10;
st.shared.f64 [%rd5+256], %fd17;
bra.uni BB13_13;

BB13_8:
setp.ge.s32	%p10, %r22, %r21;
@%p10 bra BB13_13;

ld.global.f64 %fd12, [%rd10];
mul.f64 %fd13, %fd12, %fd10;
st.shared.f64 [%rd5], %fd13;

BB13_13:
setp.lt.s32	%p1, %r18, %r48;
bar.sync 0;
@!%p1 bra BB13_20;
bra.uni BB13_14;

BB13_14:
mov.u64 %rd63, %rd6;
mad.lo.s32 %r116, %r20, %r46, %r18;
sub.s32 %r25, %r21, %r20;
add.s32 %r90, %r25, -3;
shl.b32 %r91, %r46, 7;
mad.lo.s32 %r92, %r91, %r109, %r16;
mul.wide.s32 %rd46, %r92, 8;
add.s64 %rd62, %rd27, %rd46;
mov.f64 %fd62, 0d0000000000000000;
mov.f64 %fd63, %fd62;
mov.u32 %r111, 0;
setp.lt.s32	%p11, %r90, 1;
mov.u32 %r114, %r10;
mov.u32 %r115, %r10;
@%p11 bra BB13_16;

BB13_15:
mov.u32 %r27, %r115;

	ld.global.cv.f64 %fd34, [%rd62];

	ld.shared.f64 %fd38, [%rd63];
fma.rn.f64 %fd39, %fd34, %fd38, %fd63;
add.s64 %rd48, %rd62, %rd8;

	ld.global.cv.f64 %fd35, [%rd48];

	ld.shared.f64 %fd40, [%rd63+8];
fma.rn.f64 %fd41, %fd35, %fd40, %fd39;
add.s64 %rd49, %rd48, %rd8;

	ld.global.cv.f64 %fd36, [%rd49];

	ld.shared.f64 %fd42, [%rd63+16];
fma.rn.f64 %fd43, %fd36, %fd42, %fd41;
add.s64 %rd50, %rd49, %rd8;

	ld.global.cv.f64 %fd37, [%rd50];

	ld.shared.f64 %fd44, [%rd63+24];
fma.rn.f64 %fd63, %fd37, %fd44, %fd43;
add.s32 %r29, %r27, 4;
add.s32 %r116, %r116, %r11;
add.s64 %rd63, %rd63, 32;
add.s64 %rd62, %rd62, %rd7;
add.s32 %r111, %r111, 4;
setp.lt.s32	%p12, %r111, %r90;
mov.u32 %r114, %r29;
mov.u32 %r115, %r29;
mov.f64 %fd62, %fd63;
@%p12 bra BB13_15;

BB13_16:
mov.f64 %fd60, %fd62;
sub.s32 %r94, %r114, %r10;
setp.ge.s32	%p13, %r94, %r25;
@%p13 bra BB13_19;

mul.wide.s32 %rd51, %r114, 8;
add.s64 %rd65, %rd35, %rd51;
add.s32 %r117, %r13, %r114;
mul.wide.s32 %rd53, %r116, 8;
add.s64 %rd64, %rd27, %rd53;
mov.f64 %fd61, %fd60;

BB13_18:

	ld.global.cv.f64 %fd45, [%rd64];

	ld.shared.f64 %fd46, [%rd65];
fma.rn.f64 %fd61, %fd45, %fd46, %fd61;
add.s64 %rd65, %rd65, 8;
add.s64 %rd64, %rd64, %rd8;
add.s32 %r117, %r117, 1;
setp.lt.s32	%p14, %r117, %r25;
mov.f64 %fd60, %fd61;
@%p14 bra BB13_18;

BB13_19:
ld.shared.f64 %fd47, [%rd4];
add.f64 %fd48, %fd60, %fd47;
st.shared.f64 [%rd4], %fd48;

BB13_20:
add.s32 %r104, %r20, 128;
setp.lt.s32	%p15, %r104, %r9;
add.s32 %r109, %r109, 1;
mov.u32 %r110, %r104;
@%p15 bra BB13_5;

BB13_21:
add.s32 %r96, %r1, 31;
setp.lt.u32	%p2, %r96, 63;
bar.sync 0;
setp.lt.s32	%p16, %r18, %r48;
and.pred %p17, %p16, %p2;
@!%p17 bra BB13_25;
bra.uni BB13_22;

BB13_22:
add.s64 %rd57, %rd31, %rd33;
ld.shared.f64 %fd49, [%rd57];
ld.shared.f64 %fd50, [%rd57+256];
add.f64 %fd51, %fd50, %fd49;
ld.shared.f64 %fd52, [%rd57+512];
add.f64 %fd53, %fd52, %fd51;
ld.shared.f64 %fd54, [%rd57+768];
add.f64 %fd64, %fd54, %fd53;
st.shared.f64 [%rd57], %fd64;
mov.u32 %r97, 1;
sub.s32 %r98, %r97, %r48;
mul.lo.s32 %r99, %r98, %r45;
setp.gt.s32	%p18, %r45, -1;
selp.b32	%r100, 0, %r99, %p18;
mad.lo.s32 %r101, %r18, %r45, %r100;
mul.wide.s32 %rd58, %r101, 8;
add.s64 %rd24, %rd3, %rd58;
setp.eq.f64	%p19, %fd11, 0d0000000000000000;
@%p19 bra BB13_24;

ld.global.f64 %fd55, [%rd24];
fma.rn.f64 %fd64, %fd55, %fd11, %fd64;
st.shared.f64 [%rd57], %fd64;

BB13_24:
st.global.f64 [%rd24], %fd64;

BB13_25:
bar.sync 0;
add.s32 %r108, %r72, %r108;
setp.lt.s32	%p20, %r108, %r48;
add.s32 %r107, %r107, 1;
@%p20 bra BB13_2;

BB13_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIdddLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIdddLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .b32 %r<122>;
.reg .f64 %fd<65>;
.reg .b64 %rd<59>;

	.shared .align 8 .b8 _Z17gemv2N_kernel_refIdddLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX[4096];

	.shared .align 8 .b8 _Z17gemv2N_kernel_refIdddLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT[1024];

ld.param.v2.u32 {%r42, %r43}, [_Z17gemv2N_kernel_refIdddLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_refIdddLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r41, [_Z17gemv2N_kernel_refIdddLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refIdddLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refIdddLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refIdddLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refIdddLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refIdddLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd29, %rd24;
ld.global.f64 %fd1, [%rd29];
mov.u32 %r1, %tid.x;
shr.s32 %r46, %r1, 31;
shr.u32 %r47, %r46, 27;
add.s32 %r48, %r1, %r47;
and.b32 %r49, %r48, -32;
sub.s32 %r2, %r1, %r49;
setp.lt.s32	%p3, %r44, 1;
@%p3 bra BB14_26;

cvta.to.global.u64 %rd1, %rd25;
cvta.to.global.u64 %rd3, %rd27;
cvta.to.global.u64 %rd4, %rd28;
shr.s32 %r55, %r48, 5;
mov.u32 %r56, %ctaid.x;
mul.wide.s32 %rd30, %r55, 256;
mov.u64 %rd31, _Z17gemv2N_kernel_refIdddLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 8;
add.s64 %rd5, %rd32, %rd33;
add.s32 %r57, %r45, 3;
shr.s32 %r58, %r57, 31;
shr.u32 %r59, %r58, 30;
add.s32 %r60, %r57, %r59;
shr.s32 %r61, %r60, 2;
mul.lo.s32 %r8, %r61, %r55;
add.s32 %r62, %r55, 1;
mul.lo.s32 %r9, %r61, %r62;
shl.b32 %r10, %r55, 7;
add.s32 %r63, %r10, %r2;
mul.wide.s32 %rd34, %r63, 8;
mov.u64 %rd35, _Z17gemv2N_kernel_refIdddLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
mul.wide.s32 %rd36, %r10, 8;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r64, %r42, %r61;
mad.lo.s32 %r65, %r64, %r55, %r2;
mad.lo.s32 %r11, %r56, 32, %r65;
shl.b32 %r66, %r42, 2;
mul.wide.s32 %rd8, %r66, 8;
neg.s32 %r12, %r10;
mul.wide.s32 %rd9, %r42, 8;
mov.u32 %r112, 0;
mov.u32 %r111, %r112;

BB14_2:
shl.b32 %r68, %r56, 5;
add.s32 %r69, %r68, %r112;
setp.ge.s32	%p4, %r69, %r44;
@%p4 bra BB14_26;

mov.u64 %rd37, 0;
st.shared.u64 [%rd5], %rd37;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB14_21;

mov.u32 %r113, 0;
mov.u32 %r114, %r8;

BB14_5:
mov.u32 %r16, %r114;
add.s32 %r71, %r16, 128;
min.s32 %r72, %r71, %r45;
min.s32 %r17, %r72, %r9;
bar.sync 0;
add.s32 %r18, %r16, %r2;
mul.lo.s32 %r73, %r18, %r43;
add.s32 %r74, %r17, -96;
setp.lt.s32	%p6, %r18, %r74;
mul.wide.s32 %rd38, %r73, 8;
add.s64 %rd10, %rd3, %rd38;
@%p6 bra BB14_12;
bra.uni BB14_6;

BB14_12:
ld.global.f64 %fd24, [%rd10];
mul.f64 %fd25, %fd1, %fd24;
ld.global.f64 %fd26, [%rd10+256];
ld.global.f64 %fd27, [%rd10+512];
ld.global.f64 %fd28, [%rd10+768];
st.shared.f64 [%rd6], %fd25;
mul.f64 %fd29, %fd1, %fd26;
st.shared.f64 [%rd6+256], %fd29;
mul.f64 %fd30, %fd1, %fd27;
st.shared.f64 [%rd6+512], %fd30;
mul.f64 %fd31, %fd1, %fd28;
st.shared.f64 [%rd6+768], %fd31;
bra.uni BB14_13;

BB14_6:
add.s32 %r75, %r17, -64;
setp.lt.s32	%p7, %r18, %r75;
@%p7 bra BB14_11;
bra.uni BB14_7;

BB14_11:
ld.global.f64 %fd18, [%rd10];
mul.f64 %fd19, %fd1, %fd18;
ld.global.f64 %fd20, [%rd10+256];
ld.global.f64 %fd21, [%rd10+512];
st.shared.f64 [%rd6], %fd19;
mul.f64 %fd22, %fd1, %fd20;
st.shared.f64 [%rd6+256], %fd22;
mul.f64 %fd23, %fd1, %fd21;
st.shared.f64 [%rd6+512], %fd23;
bra.uni BB14_13;

BB14_7:
add.s32 %r76, %r17, -32;
setp.lt.s32	%p8, %r18, %r76;
@%p8 bra BB14_10;
bra.uni BB14_8;

BB14_10:
ld.global.f64 %fd14, [%rd10];
mul.f64 %fd15, %fd1, %fd14;
ld.global.f64 %fd16, [%rd10+256];
st.shared.f64 [%rd6], %fd15;
mul.f64 %fd17, %fd1, %fd16;
st.shared.f64 [%rd6+256], %fd17;
bra.uni BB14_13;

BB14_8:
setp.ge.s32	%p9, %r18, %r17;
@%p9 bra BB14_13;

ld.global.f64 %fd12, [%rd10];
mul.f64 %fd13, %fd1, %fd12;
st.shared.f64 [%rd6], %fd13;

BB14_13:
add.s32 %r80, %r69, %r2;
setp.lt.s32	%p1, %r80, %r44;
bar.sync 0;
@!%p1 bra BB14_20;
bra.uni BB14_14;

BB14_14:
mov.u64 %rd56, %rd7;
mad.lo.s32 %r120, %r16, %r42, %r80;
sub.s32 %r20, %r17, %r16;
add.s32 %r86, %r20, -3;
shl.b32 %r87, %r42, 7;
mov.u32 %r88, %nctaid.x;
shl.b32 %r89, %r88, 5;
mad.lo.s32 %r90, %r89, %r111, %r11;
mad.lo.s32 %r91, %r87, %r113, %r90;
mul.wide.s32 %rd39, %r91, 8;
add.s64 %rd55, %rd26, %rd39;
mov.f64 %fd62, 0d0000000000000000;
mov.f64 %fd63, %fd62;
mov.u32 %r115, 0;
setp.lt.s32	%p10, %r86, 1;
mov.u32 %r118, %r10;
mov.u32 %r119, %r10;
@%p10 bra BB14_16;

BB14_15:
mov.u32 %r23, %r119;

	ld.global.cv.f64 %fd34, [%rd55];

	ld.shared.f64 %fd38, [%rd56];
fma.rn.f64 %fd39, %fd34, %fd38, %fd63;
add.s64 %rd41, %rd55, %rd9;

	ld.global.cv.f64 %fd35, [%rd41];

	ld.shared.f64 %fd40, [%rd56+8];
fma.rn.f64 %fd41, %fd35, %fd40, %fd39;
add.s64 %rd42, %rd41, %rd9;

	ld.global.cv.f64 %fd36, [%rd42];

	ld.shared.f64 %fd42, [%rd56+16];
fma.rn.f64 %fd43, %fd36, %fd42, %fd41;
add.s64 %rd43, %rd42, %rd9;

	ld.global.cv.f64 %fd37, [%rd43];

	ld.shared.f64 %fd44, [%rd56+24];
fma.rn.f64 %fd63, %fd37, %fd44, %fd43;
add.s32 %r25, %r23, 4;
add.s32 %r120, %r120, %r66;
add.s64 %rd56, %rd56, 32;
add.s64 %rd55, %rd55, %rd8;
add.s32 %r115, %r115, 4;
setp.lt.s32	%p11, %r115, %r86;
mov.u32 %r118, %r25;
mov.u32 %r119, %r25;
mov.f64 %fd62, %fd63;
@%p11 bra BB14_15;

BB14_16:
mov.f64 %fd60, %fd62;
sub.s32 %r93, %r118, %r10;
setp.ge.s32	%p12, %r93, %r20;
@%p12 bra BB14_19;

mul.wide.s32 %rd44, %r118, 8;
add.s64 %rd58, %rd35, %rd44;
add.s32 %r121, %r12, %r118;
mul.wide.s32 %rd46, %r120, 8;
add.s64 %rd57, %rd26, %rd46;
mov.f64 %fd61, %fd60;

BB14_18:

	ld.global.cv.f64 %fd45, [%rd57];

	ld.shared.f64 %fd46, [%rd58];
fma.rn.f64 %fd61, %fd45, %fd46, %fd61;
add.s64 %rd58, %rd58, 8;
add.s64 %rd57, %rd57, %rd9;
add.s32 %r121, %r121, 1;
setp.lt.s32	%p13, %r121, %r20;
mov.f64 %fd60, %fd61;
@%p13 bra BB14_18;

BB14_19:
ld.shared.f64 %fd47, [%rd5];
add.f64 %fd48, %fd60, %fd47;
st.shared.f64 [%rd5], %fd48;

BB14_20:
setp.lt.s32	%p14, %r71, %r9;
add.s32 %r113, %r113, 1;
mov.u32 %r114, %r71;
@%p14 bra BB14_5;

BB14_21:
add.s32 %r95, %r1, 31;
setp.lt.u32	%p2, %r95, 63;
bar.sync 0;
add.s32 %r99, %r69, %r2;
setp.lt.s32	%p15, %r99, %r44;
and.pred %p16, %p15, %p2;
@!%p16 bra BB14_25;
bra.uni BB14_22;

BB14_22:
add.s64 %rd50, %rd31, %rd33;
ld.shared.f64 %fd49, [%rd50];
ld.shared.f64 %fd50, [%rd50+256];
add.f64 %fd51, %fd50, %fd49;
ld.shared.f64 %fd52, [%rd50+512];
add.f64 %fd53, %fd52, %fd51;
ld.shared.f64 %fd54, [%rd50+768];
add.f64 %fd64, %fd54, %fd53;
st.shared.f64 [%rd50], %fd64;
mov.u32 %r104, 1;
sub.s32 %r105, %r104, %r44;
mul.lo.s32 %r106, %r105, %r41;
setp.gt.s32	%p17, %r41, -1;
selp.b32	%r107, 0, %r106, %p17;
mad.lo.s32 %r108, %r99, %r41, %r107;
ld.global.f64 %fd9, [%rd1];
mul.wide.s32 %rd51, %r108, 8;
add.s64 %rd23, %rd4, %rd51;
setp.eq.f64	%p18, %fd9, 0d0000000000000000;
@%p18 bra BB14_24;

ld.global.f64 %fd55, [%rd23];
fma.rn.f64 %fd64, %fd9, %fd55, %fd64;
st.shared.f64 [%rd50], %fd64;

BB14_24:
st.global.f64 [%rd23], %fd64;

BB14_25:
bar.sync 0;
mov.u32 %r109, %nctaid.x;
shl.b32 %r110, %r109, 5;
add.s32 %r112, %r110, %r112;
setp.lt.s32	%p19, %r112, %r44;
add.s32 %r111, %r111, 1;
@%p19 bra BB14_2;

BB14_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIdddLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIdddLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<9>;
.reg .b32 %r<114>;
.reg .f64 %fd<65>;
.reg .b64 %rd<68>;

	.shared .align 8 .b8 _Z17gemv2N_kernel_refIdddLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX[4096];

	.shared .align 8 .b8 _Z17gemv2N_kernel_refIdddLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT[1024];

ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_refIdddLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r48, %r49}, [_Z17gemv2N_kernel_refIdddLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r45, [_Z17gemv2N_kernel_refIdddLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refIdddLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refIdddLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refIdddLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refIdddLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refIdddLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd29, %rd24;
cvta.to.global.u64 %rd1, %rd27;
ld.global.f64 %fd1, [%rd29];
mov.u32 %r1, %tid.x;
shr.s32 %r50, %r1, 31;
shr.u32 %r51, %r50, 27;
add.s32 %r52, %r1, %r51;
and.b32 %r53, %r52, -32;
sub.s32 %r2, %r1, %r53;
setp.lt.s32	%p3, %r48, 1;
@%p3 bra BB15_26;

cvta.to.global.u64 %rd2, %rd25;
cvta.to.global.u64 %rd4, %rd28;
shr.s32 %r59, %r52, 5;
mov.u32 %r60, %ctaid.x;
mul.wide.s32 %rd30, %r59, 256;
mov.u64 %rd31, _Z17gemv2N_kernel_refIdddLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 8;
add.s64 %rd5, %rd32, %rd33;
add.s32 %r61, %r49, 3;
shr.s32 %r62, %r61, 31;
shr.u32 %r63, %r62, 30;
add.s32 %r64, %r61, %r63;
shr.s32 %r65, %r64, 2;
mul.lo.s32 %r8, %r65, %r59;
add.s32 %r66, %r59, 1;
mul.lo.s32 %r9, %r65, %r66;
shl.b32 %r10, %r59, 7;
add.s32 %r67, %r10, %r2;
mul.wide.s32 %rd34, %r67, 8;
mov.u64 %rd35, _Z17gemv2N_kernel_refIdddLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
shl.b32 %r11, %r46, 2;
mul.wide.s32 %rd36, %r10, 8;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r68, %r46, %r65;
mad.lo.s32 %r69, %r68, %r59, %r2;
mad.lo.s32 %r12, %r60, 32, %r69;
mul.wide.s32 %rd8, %r11, 8;
neg.s32 %r13, %r10;
mul.wide.s32 %rd9, %r46, 8;
mov.u32 %r104, 0;
mov.u32 %r103, %r104;

BB15_2:
shl.b32 %r71, %r60, 5;
add.s32 %r16, %r71, %r104;
setp.ge.s32	%p4, %r16, %r48;
@%p4 bra BB15_26;

add.s32 %r17, %r16, %r2;
mov.u64 %rd37, 0;
st.shared.u64 [%rd5], %rd37;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB15_21;

mov.u32 %r105, 0;
mov.u32 %r106, %r8;

BB15_5:
mov.u32 %r19, %r106;
mov.u32 %r73, %nctaid.x;
shl.b32 %r74, %r73, 5;
mad.lo.s32 %r20, %r74, %r103, %r12;
add.s32 %r75, %r19, 128;
min.s32 %r76, %r75, %r49;
min.s32 %r21, %r76, %r9;
bar.sync 0;
add.s32 %r22, %r19, %r2;
mov.u32 %r77, 1;
sub.s32 %r78, %r77, %r49;
mul.lo.s32 %r79, %r78, %r47;
setp.gt.s32	%p6, %r47, -1;
selp.b32	%r80, 0, %r79, %p6;
mad.lo.s32 %r23, %r22, %r47, %r80;
add.s32 %r81, %r21, -96;
setp.lt.s32	%p7, %r22, %r81;
mul.wide.s32 %rd38, %r23, 8;
add.s64 %rd10, %rd1, %rd38;
@%p7 bra BB15_12;
bra.uni BB15_6;

BB15_12:
ld.global.f64 %fd24, [%rd10];
mul.f64 %fd25, %fd1, %fd24;
st.shared.f64 [%rd6], %fd25;
shl.b32 %r87, %r47, 5;
mul.wide.s32 %rd44, %r87, 8;
add.s64 %rd45, %rd10, %rd44;
ld.global.f64 %fd26, [%rd45];
mul.f64 %fd27, %fd1, %fd26;
st.shared.f64 [%rd6+256], %fd27;
add.s64 %rd46, %rd45, %rd44;
ld.global.f64 %fd28, [%rd46];
mul.f64 %fd29, %fd1, %fd28;
st.shared.f64 [%rd6+512], %fd29;
add.s64 %rd47, %rd46, %rd44;
ld.global.f64 %fd30, [%rd47];
mul.f64 %fd31, %fd1, %fd30;
st.shared.f64 [%rd6+768], %fd31;
bra.uni BB15_13;

BB15_6:
add.s32 %r82, %r21, -64;
setp.lt.s32	%p8, %r22, %r82;
@%p8 bra BB15_11;
bra.uni BB15_7;

BB15_11:
ld.global.f64 %fd18, [%rd10];
mul.f64 %fd19, %fd1, %fd18;
st.shared.f64 [%rd6], %fd19;
shl.b32 %r86, %r47, 5;
mul.wide.s32 %rd41, %r86, 8;
add.s64 %rd42, %rd10, %rd41;
ld.global.f64 %fd20, [%rd42];
mul.f64 %fd21, %fd1, %fd20;
st.shared.f64 [%rd6+256], %fd21;
add.s64 %rd43, %rd42, %rd41;
ld.global.f64 %fd22, [%rd43];
mul.f64 %fd23, %fd1, %fd22;
st.shared.f64 [%rd6+512], %fd23;
bra.uni BB15_13;

BB15_7:
add.s32 %r83, %r21, -32;
setp.lt.s32	%p9, %r22, %r83;
@%p9 bra BB15_10;
bra.uni BB15_8;

BB15_10:
ld.global.f64 %fd14, [%rd10];
mul.f64 %fd15, %fd1, %fd14;
st.shared.f64 [%rd6], %fd15;
shl.b32 %r84, %r47, 5;
add.s32 %r85, %r23, %r84;
mul.wide.s32 %rd39, %r85, 8;
add.s64 %rd40, %rd1, %rd39;
ld.global.f64 %fd16, [%rd40];
mul.f64 %fd17, %fd1, %fd16;
st.shared.f64 [%rd6+256], %fd17;
bra.uni BB15_13;

BB15_8:
setp.ge.s32	%p10, %r22, %r21;
@%p10 bra BB15_13;

ld.global.f64 %fd12, [%rd10];
mul.f64 %fd13, %fd1, %fd12;
st.shared.f64 [%rd6], %fd13;

BB15_13:
setp.lt.s32	%p1, %r17, %r48;
bar.sync 0;
@!%p1 bra BB15_20;
bra.uni BB15_14;

BB15_14:
mov.u64 %rd65, %rd7;
mad.lo.s32 %r112, %r19, %r46, %r17;
sub.s32 %r25, %r21, %r19;
add.s32 %r89, %r25, -3;
shl.b32 %r90, %r46, 7;
mad.lo.s32 %r91, %r90, %r105, %r20;
mul.wide.s32 %rd48, %r91, 8;
add.s64 %rd64, %rd26, %rd48;
mov.f64 %fd62, 0d0000000000000000;
mov.f64 %fd63, %fd62;
mov.u32 %r107, 0;
setp.lt.s32	%p11, %r89, 1;
mov.u32 %r110, %r10;
mov.u32 %r111, %r10;
@%p11 bra BB15_16;

BB15_15:
mov.u32 %r27, %r111;

	ld.global.cv.f64 %fd34, [%rd64];

	ld.shared.f64 %fd38, [%rd65];
fma.rn.f64 %fd39, %fd34, %fd38, %fd63;
add.s64 %rd50, %rd64, %rd9;

	ld.global.cv.f64 %fd35, [%rd50];

	ld.shared.f64 %fd40, [%rd65+8];
fma.rn.f64 %fd41, %fd35, %fd40, %fd39;
add.s64 %rd51, %rd50, %rd9;

	ld.global.cv.f64 %fd36, [%rd51];

	ld.shared.f64 %fd42, [%rd65+16];
fma.rn.f64 %fd43, %fd36, %fd42, %fd41;
add.s64 %rd52, %rd51, %rd9;

	ld.global.cv.f64 %fd37, [%rd52];

	ld.shared.f64 %fd44, [%rd65+24];
fma.rn.f64 %fd63, %fd37, %fd44, %fd43;
add.s32 %r29, %r27, 4;
add.s32 %r112, %r112, %r11;
add.s64 %rd65, %rd65, 32;
add.s64 %rd64, %rd64, %rd8;
add.s32 %r107, %r107, 4;
setp.lt.s32	%p12, %r107, %r89;
mov.u32 %r110, %r29;
mov.u32 %r111, %r29;
mov.f64 %fd62, %fd63;
@%p12 bra BB15_15;

BB15_16:
mov.f64 %fd60, %fd62;
sub.s32 %r93, %r110, %r10;
setp.ge.s32	%p13, %r93, %r25;
@%p13 bra BB15_19;

mul.wide.s32 %rd53, %r110, 8;
add.s64 %rd67, %rd35, %rd53;
add.s32 %r113, %r13, %r110;
mul.wide.s32 %rd55, %r112, 8;
add.s64 %rd66, %rd26, %rd55;
mov.f64 %fd61, %fd60;

BB15_18:

	ld.global.cv.f64 %fd45, [%rd66];

	ld.shared.f64 %fd46, [%rd67];
fma.rn.f64 %fd61, %fd45, %fd46, %fd61;
add.s64 %rd67, %rd67, 8;
add.s64 %rd66, %rd66, %rd9;
add.s32 %r113, %r113, 1;
setp.lt.s32	%p14, %r113, %r25;
mov.f64 %fd60, %fd61;
@%p14 bra BB15_18;

BB15_19:
ld.shared.f64 %fd47, [%rd5];
add.f64 %fd48, %fd60, %fd47;
st.shared.f64 [%rd5], %fd48;

BB15_20:
setp.lt.s32	%p15, %r75, %r9;
add.s32 %r105, %r105, 1;
mov.u32 %r106, %r75;
@%p15 bra BB15_5;

BB15_21:
add.s32 %r95, %r1, 31;
setp.lt.u32	%p2, %r95, 63;
bar.sync 0;
setp.lt.s32	%p16, %r17, %r48;
and.pred %p17, %p16, %p2;
@!%p17 bra BB15_25;
bra.uni BB15_22;

BB15_22:
add.s64 %rd59, %rd31, %rd33;
ld.shared.f64 %fd49, [%rd59];
ld.shared.f64 %fd50, [%rd59+256];
add.f64 %fd51, %fd50, %fd49;
ld.shared.f64 %fd52, [%rd59+512];
add.f64 %fd53, %fd52, %fd51;
ld.shared.f64 %fd54, [%rd59+768];
add.f64 %fd64, %fd54, %fd53;
st.shared.f64 [%rd59], %fd64;
mov.u32 %r96, 1;
sub.s32 %r97, %r96, %r48;
mul.lo.s32 %r98, %r97, %r45;
setp.gt.s32	%p18, %r45, -1;
selp.b32	%r99, 0, %r98, %p18;
mad.lo.s32 %r100, %r17, %r45, %r99;
ld.global.f64 %fd9, [%rd2];
mul.wide.s32 %rd60, %r100, 8;
add.s64 %rd23, %rd4, %rd60;
setp.eq.f64	%p19, %fd9, 0d0000000000000000;
@%p19 bra BB15_24;

ld.global.f64 %fd55, [%rd23];
fma.rn.f64 %fd64, %fd9, %fd55, %fd64;
st.shared.f64 [%rd59], %fd64;

BB15_24:
st.global.f64 [%rd23], %fd64;

BB15_25:
bar.sync 0;
mov.u32 %r101, %nctaid.x;
shl.b32 %r102, %r101, 5;
add.s32 %r104, %r102, %r104;
setp.lt.s32	%p20, %r104, %r48;
add.s32 %r103, %r103, 1;
@%p20 bra BB15_2;

BB15_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIdddLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f64 _Z17gemv2N_kernel_valIdddLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f64 _Z17gemv2N_kernel_valIdddLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIdddLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .b32 %r<91>;
.reg .f64 %fd<121>;
.reg .b64 %rd<51>;

	.shared .align 8 .b8 _Z17gemv2N_kernel_valIdddLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX[4096];

	.shared .align 8 .b8 _Z17gemv2N_kernel_valIdddLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT[1024];

ld.param.f64 %fd10, [_Z17gemv2N_kernel_valIdddLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f64 %fd11, [_Z17gemv2N_kernel_valIdddLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r37, %r38}, [_Z17gemv2N_kernel_valIdddLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r39, %r40}, [_Z17gemv2N_kernel_valIdddLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r36, [_Z17gemv2N_kernel_valIdddLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd12, [_Z17gemv2N_kernel_valIdddLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd11, [_Z17gemv2N_kernel_valIdddLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd1, [_Z17gemv2N_kernel_valIdddLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r2, %tid.x;
shr.s32 %r41, %r2, 31;
shr.u32 %r42, %r41, 30;
add.s32 %r43, %r2, %r42;
and.b32 %r44, %r43, -4;
sub.s32 %r3, %r2, %r44;
setp.lt.s32	%p3, %r39, 1;
@%p3 bra BB16_25;

cvta.to.global.u64 %rd2, %rd11;
cvta.to.global.u64 %rd3, %rd12;
shr.s32 %r49, %r43, 2;
mul.wide.s32 %rd13, %r49, 32;
mov.u64 %rd14, _Z17gemv2N_kernel_valIdddLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd15, %rd14, %rd13;
mul.wide.s32 %rd16, %r3, 8;
add.s64 %rd4, %rd15, %rd16;
add.s32 %r50, %r40, 31;
shr.s32 %r51, %r50, 31;
shr.u32 %r52, %r51, 27;
add.s32 %r53, %r50, %r52;
shr.s32 %r54, %r53, 5;
mul.lo.s32 %r8, %r54, %r49;
add.s32 %r55, %r49, 1;
mul.lo.s32 %r9, %r54, %r55;
shl.b32 %r10, %r49, 4;
shl.b32 %r11, %r37, 2;
mul.wide.s32 %rd5, %r37, 8;
mov.u32 %r82, 0;

BB16_2:
mov.u32 %r56, %ctaid.x;
shl.b32 %r57, %r56, 2;
add.s32 %r13, %r57, %r82;
setp.ge.s32	%p4, %r13, %r39;
@%p4 bra BB16_25;

add.s32 %r14, %r13, %r3;
mov.u64 %rd17, 0;
st.shared.u64 [%rd4], %rd17;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB16_20;

mov.u32 %r83, %r8;

BB16_5:
mov.u32 %r15, %r83;
add.s32 %r58, %r15, 16;
min.s32 %r59, %r58, %r40;
min.s32 %r16, %r59, %r9;
bar.sync 0;
add.s32 %r17, %r15, %r3;
mul.lo.s32 %r60, %r17, %r38;
add.s32 %r61, %r16, -12;
setp.lt.s32	%p6, %r17, %r61;
mul.wide.s32 %rd18, %r60, 8;
add.s64 %rd6, %rd2, %rd18;
@%p6 bra BB16_12;
bra.uni BB16_6;

BB16_12:
ld.global.f64 %fd24, [%rd6];
mul.f64 %fd25, %fd24, %fd10;
add.s32 %r67, %r10, %r3;
mul.wide.s32 %rd28, %r67, 8;
mov.u64 %rd29, _Z17gemv2N_kernel_valIdddLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd30, %rd29, %rd28;
ld.global.f64 %fd26, [%rd6+32];
ld.global.f64 %fd27, [%rd6+64];
ld.global.f64 %fd28, [%rd6+96];
st.shared.f64 [%rd30], %fd25;
mul.f64 %fd29, %fd26, %fd10;
st.shared.f64 [%rd30+32], %fd29;
mul.f64 %fd30, %fd27, %fd10;
st.shared.f64 [%rd30+64], %fd30;
mul.f64 %fd31, %fd28, %fd10;
st.shared.f64 [%rd30+96], %fd31;
bra.uni BB16_13;

BB16_6:
add.s32 %r62, %r16, -8;
setp.lt.s32	%p7, %r17, %r62;
@%p7 bra BB16_11;
bra.uni BB16_7;

BB16_11:
ld.global.f64 %fd18, [%rd6];
mul.f64 %fd19, %fd18, %fd10;
add.s32 %r66, %r10, %r3;
mul.wide.s32 %rd25, %r66, 8;
mov.u64 %rd26, _Z17gemv2N_kernel_valIdddLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd27, %rd26, %rd25;
ld.global.f64 %fd20, [%rd6+32];
ld.global.f64 %fd21, [%rd6+64];
st.shared.f64 [%rd27], %fd19;
mul.f64 %fd22, %fd20, %fd10;
st.shared.f64 [%rd27+32], %fd22;
mul.f64 %fd23, %fd21, %fd10;
st.shared.f64 [%rd27+64], %fd23;
bra.uni BB16_13;

BB16_7:
add.s32 %r63, %r16, -4;
setp.lt.s32	%p8, %r17, %r63;
@%p8 bra BB16_10;
bra.uni BB16_8;

BB16_10:
ld.global.f64 %fd14, [%rd6];
mul.f64 %fd15, %fd14, %fd10;
add.s32 %r65, %r10, %r3;
mul.wide.s32 %rd22, %r65, 8;
mov.u64 %rd23, _Z17gemv2N_kernel_valIdddLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd24, %rd23, %rd22;
ld.global.f64 %fd16, [%rd6+32];
st.shared.f64 [%rd24], %fd15;
mul.f64 %fd17, %fd16, %fd10;
st.shared.f64 [%rd24+32], %fd17;
bra.uni BB16_13;

BB16_8:
setp.ge.s32	%p9, %r17, %r16;
@%p9 bra BB16_13;

ld.global.f64 %fd12, [%rd6];
mul.f64 %fd13, %fd12, %fd10;
add.s32 %r64, %r10, %r3;
mul.wide.s32 %rd19, %r64, 8;
mov.u64 %rd20, _Z17gemv2N_kernel_valIdddLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd21, %rd20, %rd19;
st.shared.f64 [%rd21], %fd13;

BB16_13:
setp.lt.s32	%p1, %r14, %r39;
bar.sync 0;
@!%p1 bra BB16_19;
bra.uni BB16_14;

BB16_14:
mad.lo.s32 %r90, %r15, %r37, %r14;
sub.s32 %r19, %r16, %r15;
add.s32 %r68, %r19, -3;
mov.f64 %fd118, 0d0000000000000000;
mov.f64 %fd119, %fd118;
setp.lt.s32	%p10, %r68, 1;
mov.u32 %r88, %r10;
mov.u32 %r89, %r10;
@%p10 bra BB16_16;

BB16_15:
mov.u32 %r20, %r89;
mul.wide.s32 %rd35, %r90, 8;
add.s64 %rd31, %rd1, %rd35;

	ld.global.cv.f64 %fd34, [%rd31];

	mul.wide.s32 %rd36, %r20, 8;
mov.u64 %rd37, _Z17gemv2N_kernel_valIdddLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd38, %rd37, %rd36;
ld.shared.f64 %fd38, [%rd38];
fma.rn.f64 %fd39, %fd34, %fd38, %fd119;
add.s64 %rd32, %rd31, %rd5;

	ld.global.cv.f64 %fd35, [%rd32];

	ld.shared.f64 %fd40, [%rd38+8];
fma.rn.f64 %fd41, %fd35, %fd40, %fd39;
add.s64 %rd33, %rd32, %rd5;

	ld.global.cv.f64 %fd36, [%rd33];

	ld.shared.f64 %fd42, [%rd38+16];
fma.rn.f64 %fd43, %fd36, %fd42, %fd41;
add.s64 %rd34, %rd33, %rd5;

	ld.global.cv.f64 %fd37, [%rd34];

	ld.shared.f64 %fd44, [%rd38+24];
fma.rn.f64 %fd119, %fd37, %fd44, %fd43;
add.s32 %r90, %r90, %r11;
add.s32 %r23, %r20, 4;
sub.s32 %r69, %r23, %r10;
setp.lt.s32	%p11, %r69, %r68;
mov.u32 %r88, %r23;
mov.u32 %r89, %r23;
mov.f64 %fd118, %fd119;
@%p11 bra BB16_15;

BB16_16:
mov.f64 %fd117, %fd118;
mov.u32 %r87, %r88;
sub.s32 %r71, %r87, %r10;
setp.ge.s32	%p12, %r71, %r19;
mov.f64 %fd116, %fd117;
@%p12 bra BB16_18;

BB16_17:
mul.wide.s32 %rd40, %r90, 8;
add.s64 %rd39, %rd1, %rd40;

	ld.global.cv.f64 %fd45, [%rd39];

	mul.wide.s32 %rd41, %r87, 8;
mov.u64 %rd42, _Z17gemv2N_kernel_valIdddLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd43, %rd42, %rd41;
ld.shared.f64 %fd46, [%rd43];
fma.rn.f64 %fd117, %fd45, %fd46, %fd117;
add.s32 %r90, %r90, %r37;
add.s32 %r87, %r87, 1;
sub.s32 %r72, %r87, %r10;
setp.lt.s32	%p13, %r72, %r19;
mov.f64 %fd116, %fd117;
@%p13 bra BB16_17;

BB16_18:
ld.shared.f64 %fd47, [%rd4];
add.f64 %fd48, %fd116, %fd47;
st.shared.f64 [%rd4], %fd48;

BB16_19:
setp.lt.s32	%p14, %r58, %r9;
mov.u32 %r83, %r58;
@%p14 bra BB16_5;

BB16_20:
add.s32 %r74, %r2, 3;
setp.lt.u32	%p2, %r74, 7;
bar.sync 0;
setp.lt.s32	%p15, %r14, %r39;
and.pred %p16, %p15, %p2;
@!%p16 bra BB16_24;
bra.uni BB16_21;

BB16_21:
add.s64 %rd46, %rd14, %rd16;
ld.shared.f64 %fd49, [%rd46];
ld.shared.f64 %fd50, [%rd46+32];
add.f64 %fd51, %fd50, %fd49;
ld.shared.f64 %fd52, [%rd46+64];
add.f64 %fd53, %fd52, %fd51;
ld.shared.f64 %fd54, [%rd46+96];
add.f64 %fd55, %fd54, %fd53;
ld.shared.f64 %fd56, [%rd46+128];
add.f64 %fd57, %fd56, %fd55;
ld.shared.f64 %fd58, [%rd46+160];
add.f64 %fd59, %fd58, %fd57;
ld.shared.f64 %fd60, [%rd46+192];
add.f64 %fd61, %fd60, %fd59;
ld.shared.f64 %fd62, [%rd46+224];
add.f64 %fd63, %fd62, %fd61;
ld.shared.f64 %fd64, [%rd46+256];
add.f64 %fd65, %fd64, %fd63;
ld.shared.f64 %fd66, [%rd46+288];
add.f64 %fd67, %fd66, %fd65;
ld.shared.f64 %fd68, [%rd46+320];
add.f64 %fd69, %fd68, %fd67;
ld.shared.f64 %fd70, [%rd46+352];
add.f64 %fd71, %fd70, %fd69;
ld.shared.f64 %fd72, [%rd46+384];
add.f64 %fd73, %fd72, %fd71;
ld.shared.f64 %fd74, [%rd46+416];
add.f64 %fd75, %fd74, %fd73;
ld.shared.f64 %fd76, [%rd46+448];
add.f64 %fd77, %fd76, %fd75;
ld.shared.f64 %fd78, [%rd46+480];
add.f64 %fd79, %fd78, %fd77;
ld.shared.f64 %fd80, [%rd46+512];
add.f64 %fd81, %fd80, %fd79;
ld.shared.f64 %fd82, [%rd46+544];
add.f64 %fd83, %fd82, %fd81;
ld.shared.f64 %fd84, [%rd46+576];
add.f64 %fd85, %fd84, %fd83;
ld.shared.f64 %fd86, [%rd46+608];
add.f64 %fd87, %fd86, %fd85;
ld.shared.f64 %fd88, [%rd46+640];
add.f64 %fd89, %fd88, %fd87;
ld.shared.f64 %fd90, [%rd46+672];
add.f64 %fd91, %fd90, %fd89;
ld.shared.f64 %fd92, [%rd46+704];
add.f64 %fd93, %fd92, %fd91;
ld.shared.f64 %fd94, [%rd46+736];
add.f64 %fd95, %fd94, %fd93;
ld.shared.f64 %fd96, [%rd46+768];
add.f64 %fd97, %fd96, %fd95;
ld.shared.f64 %fd98, [%rd46+800];
add.f64 %fd99, %fd98, %fd97;
ld.shared.f64 %fd100, [%rd46+832];
add.f64 %fd101, %fd100, %fd99;
ld.shared.f64 %fd102, [%rd46+864];
add.f64 %fd103, %fd102, %fd101;
ld.shared.f64 %fd104, [%rd46+896];
add.f64 %fd105, %fd104, %fd103;
ld.shared.f64 %fd106, [%rd46+928];
add.f64 %fd107, %fd106, %fd105;
ld.shared.f64 %fd108, [%rd46+960];
add.f64 %fd109, %fd108, %fd107;
ld.shared.f64 %fd110, [%rd46+992];
add.f64 %fd120, %fd110, %fd109;
st.shared.f64 [%rd46], %fd120;
mov.u32 %r75, 1;
sub.s32 %r76, %r75, %r39;
mul.lo.s32 %r77, %r76, %r36;
setp.gt.s32	%p17, %r36, -1;
selp.b32	%r78, 0, %r77, %p17;
mad.lo.s32 %r79, %r14, %r36, %r78;
mul.wide.s32 %rd47, %r79, 8;
add.s64 %rd7, %rd3, %rd47;
setp.eq.f64	%p18, %fd11, 0d0000000000000000;
@%p18 bra BB16_23;

ld.global.f64 %fd111, [%rd7];
fma.rn.f64 %fd120, %fd111, %fd11, %fd120;
st.shared.f64 [%rd46], %fd120;

BB16_23:
st.global.f64 [%rd7], %fd120;

BB16_24:
bar.sync 0;
mov.u32 %r80, %nctaid.x;
shl.b32 %r81, %r80, 2;
add.s32 %r82, %r81, %r82;
setp.lt.s32	%p19, %r82, %r39;
@%p19 bra BB16_2;

BB16_25:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIdddLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f64 _Z17gemv2N_kernel_valIdddLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f64 _Z17gemv2N_kernel_valIdddLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIdddLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<9>;
.reg .b32 %r<95>;
.reg .f64 %fd<121>;
.reg .b64 %rd<48>;

	.shared .align 8 .b8 _Z17gemv2N_kernel_valIdddLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX[4096];

	.shared .align 8 .b8 _Z17gemv2N_kernel_valIdddLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT[1024];

ld.param.f64 %fd10, [_Z17gemv2N_kernel_valIdddLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f64 %fd11, [_Z17gemv2N_kernel_valIdddLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r38, %r39}, [_Z17gemv2N_kernel_valIdddLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r40, %r41}, [_Z17gemv2N_kernel_valIdddLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r37, [_Z17gemv2N_kernel_valIdddLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd16, [_Z17gemv2N_kernel_valIdddLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd1, [_Z17gemv2N_kernel_valIdddLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
ld.param.u64 %rd15, [_Z17gemv2N_kernel_valIdddLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r2, %tid.x;
shr.s32 %r42, %r2, 31;
shr.u32 %r43, %r42, 30;
add.s32 %r44, %r2, %r43;
and.b32 %r45, %r44, -4;
sub.s32 %r3, %r2, %r45;
setp.lt.s32	%p3, %r40, 1;
@%p3 bra BB17_25;

cvta.to.global.u64 %rd3, %rd16;
shr.s32 %r50, %r44, 2;
mul.wide.s32 %rd17, %r50, 32;
mov.u64 %rd18, _Z17gemv2N_kernel_valIdddLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd19, %rd18, %rd17;
mul.wide.s32 %rd20, %r3, 8;
add.s64 %rd4, %rd19, %rd20;
add.s32 %r51, %r41, 31;
shr.s32 %r52, %r51, 31;
shr.u32 %r53, %r52, 27;
add.s32 %r54, %r51, %r53;
shr.s32 %r55, %r54, 5;
mul.lo.s32 %r8, %r55, %r50;
add.s32 %r56, %r50, 1;
mul.lo.s32 %r9, %r55, %r56;
shl.b32 %r10, %r50, 4;
add.s32 %r57, %r10, %r3;
mul.wide.s32 %rd21, %r57, 8;
mov.u64 %rd22, _Z17gemv2N_kernel_valIdddLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd5, %rd22, %rd21;
shl.b32 %r11, %r38, 2;
mul.wide.s32 %rd6, %r38, 8;
shl.b32 %r58, %r39, 2;
mul.wide.s32 %rd7, %r58, 8;
mov.u32 %r86, 0;

BB17_2:
mov.u32 %r59, %ctaid.x;
shl.b32 %r60, %r59, 2;
add.s32 %r13, %r60, %r86;
setp.ge.s32	%p4, %r13, %r40;
@%p4 bra BB17_25;

add.s32 %r14, %r13, %r3;
mov.u64 %rd23, 0;
st.shared.u64 [%rd4], %rd23;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB17_20;

mov.u32 %r87, %r8;

BB17_5:
mov.u32 %r15, %r87;
add.s32 %r61, %r15, 16;
min.s32 %r62, %r61, %r41;
min.s32 %r16, %r62, %r9;
bar.sync 0;
add.s32 %r17, %r15, %r3;
mov.u32 %r63, 1;
sub.s32 %r64, %r63, %r41;
mul.lo.s32 %r65, %r64, %r39;
setp.gt.s32	%p6, %r39, -1;
selp.b32	%r66, 0, %r65, %p6;
mad.lo.s32 %r18, %r17, %r39, %r66;
add.s32 %r67, %r16, -12;
setp.lt.s32	%p7, %r17, %r67;
mul.wide.s32 %rd24, %r18, 8;
add.s64 %rd8, %rd2, %rd24;
add.s64 %rd9, %rd8, %rd7;
add.s64 %rd10, %rd9, %rd7;
@%p7 bra BB17_12;
bra.uni BB17_6;

BB17_12:
ld.global.f64 %fd24, [%rd8];
mul.f64 %fd25, %fd24, %fd10;
st.shared.f64 [%rd5], %fd25;
ld.global.f64 %fd26, [%rd9];
mul.f64 %fd27, %fd26, %fd10;
st.shared.f64 [%rd5+32], %fd27;
ld.global.f64 %fd28, [%rd10];
mul.f64 %fd29, %fd28, %fd10;
st.shared.f64 [%rd5+64], %fd29;
add.s64 %rd27, %rd10, %rd7;
ld.global.f64 %fd30, [%rd27];
mul.f64 %fd31, %fd30, %fd10;
st.shared.f64 [%rd5+96], %fd31;
bra.uni BB17_13;

BB17_6:
add.s32 %r68, %r16, -8;
setp.lt.s32	%p8, %r17, %r68;
@%p8 bra BB17_11;
bra.uni BB17_7;

BB17_11:
ld.global.f64 %fd18, [%rd8];
mul.f64 %fd19, %fd18, %fd10;
st.shared.f64 [%rd5], %fd19;
ld.global.f64 %fd20, [%rd9];
mul.f64 %fd21, %fd20, %fd10;
st.shared.f64 [%rd5+32], %fd21;
ld.global.f64 %fd22, [%rd10];
mul.f64 %fd23, %fd22, %fd10;
st.shared.f64 [%rd5+64], %fd23;
bra.uni BB17_13;

BB17_7:
add.s32 %r69, %r16, -4;
setp.lt.s32	%p9, %r17, %r69;
@%p9 bra BB17_10;
bra.uni BB17_8;

BB17_10:
ld.global.f64 %fd14, [%rd8];
mul.f64 %fd15, %fd14, %fd10;
st.shared.f64 [%rd5], %fd15;
add.s32 %r71, %r18, %r58;
mul.wide.s32 %rd25, %r71, 8;
add.s64 %rd26, %rd2, %rd25;
ld.global.f64 %fd16, [%rd26];
mul.f64 %fd17, %fd16, %fd10;
st.shared.f64 [%rd5+32], %fd17;
bra.uni BB17_13;

BB17_8:
setp.ge.s32	%p10, %r17, %r16;
@%p10 bra BB17_13;

ld.global.f64 %fd12, [%rd8];
mul.f64 %fd13, %fd12, %fd10;
st.shared.f64 [%rd5], %fd13;

BB17_13:
setp.lt.s32	%p1, %r14, %r40;
bar.sync 0;
@!%p1 bra BB17_19;
bra.uni BB17_14;

BB17_14:
mad.lo.s32 %r94, %r15, %r38, %r14;
sub.s32 %r20, %r16, %r15;
add.s32 %r72, %r20, -3;
mov.f64 %fd118, 0d0000000000000000;
mov.f64 %fd119, %fd118;
setp.lt.s32	%p11, %r72, 1;
mov.u32 %r92, %r10;
mov.u32 %r93, %r10;
@%p11 bra BB17_16;

BB17_15:
mov.u32 %r21, %r93;
mul.wide.s32 %rd32, %r94, 8;
add.s64 %rd28, %rd1, %rd32;

	ld.global.cv.f64 %fd34, [%rd28];

	mul.wide.s32 %rd33, %r21, 8;
add.s64 %rd35, %rd22, %rd33;
ld.shared.f64 %fd38, [%rd35];
fma.rn.f64 %fd39, %fd34, %fd38, %fd119;
add.s64 %rd29, %rd28, %rd6;

	ld.global.cv.f64 %fd35, [%rd29];

	ld.shared.f64 %fd40, [%rd35+8];
fma.rn.f64 %fd41, %fd35, %fd40, %fd39;
add.s64 %rd30, %rd29, %rd6;

	ld.global.cv.f64 %fd36, [%rd30];

	ld.shared.f64 %fd42, [%rd35+16];
fma.rn.f64 %fd43, %fd36, %fd42, %fd41;
add.s64 %rd31, %rd30, %rd6;

	ld.global.cv.f64 %fd37, [%rd31];

	ld.shared.f64 %fd44, [%rd35+24];
fma.rn.f64 %fd119, %fd37, %fd44, %fd43;
add.s32 %r94, %r94, %r11;
add.s32 %r24, %r21, 4;
sub.s32 %r73, %r24, %r10;
setp.lt.s32	%p12, %r73, %r72;
mov.u32 %r92, %r24;
mov.u32 %r93, %r24;
mov.f64 %fd118, %fd119;
@%p12 bra BB17_15;

BB17_16:
mov.f64 %fd117, %fd118;
mov.u32 %r91, %r92;
sub.s32 %r75, %r91, %r10;
setp.ge.s32	%p13, %r75, %r20;
mov.f64 %fd116, %fd117;
@%p13 bra BB17_18;

BB17_17:
mul.wide.s32 %rd37, %r94, 8;
add.s64 %rd36, %rd1, %rd37;

	ld.global.cv.f64 %fd45, [%rd36];

	mul.wide.s32 %rd38, %r91, 8;
add.s64 %rd40, %rd22, %rd38;
ld.shared.f64 %fd46, [%rd40];
fma.rn.f64 %fd117, %fd45, %fd46, %fd117;
add.s32 %r94, %r94, %r38;
add.s32 %r91, %r91, 1;
sub.s32 %r76, %r91, %r10;
setp.lt.s32	%p14, %r76, %r20;
mov.f64 %fd116, %fd117;
@%p14 bra BB17_17;

BB17_18:
ld.shared.f64 %fd47, [%rd4];
add.f64 %fd48, %fd116, %fd47;
st.shared.f64 [%rd4], %fd48;

BB17_19:
setp.lt.s32	%p15, %r61, %r9;
mov.u32 %r87, %r61;
@%p15 bra BB17_5;

BB17_20:
add.s32 %r78, %r2, 3;
setp.lt.u32	%p2, %r78, 7;
bar.sync 0;
setp.lt.s32	%p16, %r14, %r40;
and.pred %p17, %p16, %p2;
@!%p17 bra BB17_24;
bra.uni BB17_21;

BB17_21:
add.s64 %rd43, %rd18, %rd20;
ld.shared.f64 %fd49, [%rd43];
ld.shared.f64 %fd50, [%rd43+32];
add.f64 %fd51, %fd50, %fd49;
ld.shared.f64 %fd52, [%rd43+64];
add.f64 %fd53, %fd52, %fd51;
ld.shared.f64 %fd54, [%rd43+96];
add.f64 %fd55, %fd54, %fd53;
ld.shared.f64 %fd56, [%rd43+128];
add.f64 %fd57, %fd56, %fd55;
ld.shared.f64 %fd58, [%rd43+160];
add.f64 %fd59, %fd58, %fd57;
ld.shared.f64 %fd60, [%rd43+192];
add.f64 %fd61, %fd60, %fd59;
ld.shared.f64 %fd62, [%rd43+224];
add.f64 %fd63, %fd62, %fd61;
ld.shared.f64 %fd64, [%rd43+256];
add.f64 %fd65, %fd64, %fd63;
ld.shared.f64 %fd66, [%rd43+288];
add.f64 %fd67, %fd66, %fd65;
ld.shared.f64 %fd68, [%rd43+320];
add.f64 %fd69, %fd68, %fd67;
ld.shared.f64 %fd70, [%rd43+352];
add.f64 %fd71, %fd70, %fd69;
ld.shared.f64 %fd72, [%rd43+384];
add.f64 %fd73, %fd72, %fd71;
ld.shared.f64 %fd74, [%rd43+416];
add.f64 %fd75, %fd74, %fd73;
ld.shared.f64 %fd76, [%rd43+448];
add.f64 %fd77, %fd76, %fd75;
ld.shared.f64 %fd78, [%rd43+480];
add.f64 %fd79, %fd78, %fd77;
ld.shared.f64 %fd80, [%rd43+512];
add.f64 %fd81, %fd80, %fd79;
ld.shared.f64 %fd82, [%rd43+544];
add.f64 %fd83, %fd82, %fd81;
ld.shared.f64 %fd84, [%rd43+576];
add.f64 %fd85, %fd84, %fd83;
ld.shared.f64 %fd86, [%rd43+608];
add.f64 %fd87, %fd86, %fd85;
ld.shared.f64 %fd88, [%rd43+640];
add.f64 %fd89, %fd88, %fd87;
ld.shared.f64 %fd90, [%rd43+672];
add.f64 %fd91, %fd90, %fd89;
ld.shared.f64 %fd92, [%rd43+704];
add.f64 %fd93, %fd92, %fd91;
ld.shared.f64 %fd94, [%rd43+736];
add.f64 %fd95, %fd94, %fd93;
ld.shared.f64 %fd96, [%rd43+768];
add.f64 %fd97, %fd96, %fd95;
ld.shared.f64 %fd98, [%rd43+800];
add.f64 %fd99, %fd98, %fd97;
ld.shared.f64 %fd100, [%rd43+832];
add.f64 %fd101, %fd100, %fd99;
ld.shared.f64 %fd102, [%rd43+864];
add.f64 %fd103, %fd102, %fd101;
ld.shared.f64 %fd104, [%rd43+896];
add.f64 %fd105, %fd104, %fd103;
ld.shared.f64 %fd106, [%rd43+928];
add.f64 %fd107, %fd106, %fd105;
ld.shared.f64 %fd108, [%rd43+960];
add.f64 %fd109, %fd108, %fd107;
ld.shared.f64 %fd110, [%rd43+992];
add.f64 %fd120, %fd110, %fd109;
st.shared.f64 [%rd43], %fd120;
mov.u32 %r79, 1;
sub.s32 %r80, %r79, %r40;
mul.lo.s32 %r81, %r80, %r37;
setp.gt.s32	%p18, %r37, -1;
selp.b32	%r82, 0, %r81, %p18;
mad.lo.s32 %r83, %r14, %r37, %r82;
mul.wide.s32 %rd44, %r83, 8;
add.s64 %rd11, %rd3, %rd44;
setp.eq.f64	%p19, %fd11, 0d0000000000000000;
@%p19 bra BB17_23;

ld.global.f64 %fd111, [%rd11];
fma.rn.f64 %fd120, %fd111, %fd11, %fd120;
st.shared.f64 [%rd43], %fd120;

BB17_23:
st.global.f64 [%rd11], %fd120;

BB17_24:
bar.sync 0;
mov.u32 %r84, %nctaid.x;
shl.b32 %r85, %r84, 2;
add.s32 %r86, %r85, %r86;
setp.lt.s32	%p20, %r86, %r40;
@%p20 bra BB17_2;

BB17_25:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIdddLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIdddLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .b32 %r<88>;
.reg .f64 %fd<121>;
.reg .b64 %rd<44>;

	.shared .align 8 .b8 _Z17gemv2N_kernel_refIdddLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX[4096];

	.shared .align 8 .b8 _Z17gemv2N_kernel_refIdddLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT[1024];

ld.param.v2.u32 {%r37, %r38}, [_Z17gemv2N_kernel_refIdddLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r39, %r40}, [_Z17gemv2N_kernel_refIdddLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r36, [_Z17gemv2N_kernel_refIdddLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd14, [_Z17gemv2N_kernel_refIdddLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd13, [_Z17gemv2N_kernel_refIdddLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd1, [_Z17gemv2N_kernel_refIdddLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd11, [_Z17gemv2N_kernel_refIdddLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd10, [_Z17gemv2N_kernel_refIdddLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd15, %rd10;
ld.global.f64 %fd1, [%rd15];
mov.u32 %r2, %tid.x;
shr.s32 %r41, %r2, 31;
shr.u32 %r42, %r41, 30;
add.s32 %r43, %r2, %r42;
and.b32 %r44, %r43, -4;
sub.s32 %r3, %r2, %r44;
setp.lt.s32	%p3, %r39, 1;
@%p3 bra BB18_25;

cvta.to.global.u64 %rd2, %rd11;
cvta.to.global.u64 %rd3, %rd13;
cvta.to.global.u64 %rd4, %rd14;
shr.s32 %r49, %r43, 2;
mul.wide.s32 %rd16, %r49, 32;
mov.u64 %rd17, _Z17gemv2N_kernel_refIdddLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd18, %rd17, %rd16;
mul.wide.s32 %rd19, %r3, 8;
add.s64 %rd5, %rd18, %rd19;
add.s32 %r50, %r40, 31;
shr.s32 %r51, %r50, 31;
shr.u32 %r52, %r51, 27;
add.s32 %r53, %r50, %r52;
shr.s32 %r54, %r53, 5;
mul.lo.s32 %r8, %r54, %r49;
add.s32 %r55, %r49, 1;
mul.lo.s32 %r9, %r54, %r55;
shl.b32 %r10, %r49, 4;
add.s32 %r56, %r10, %r3;
mul.wide.s32 %rd20, %r56, 8;
mov.u64 %rd21, _Z17gemv2N_kernel_refIdddLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
add.s64 %rd6, %rd21, %rd20;
shl.b32 %r11, %r37, 2;
mul.wide.s32 %rd7, %r37, 8;
mov.u32 %r79, 0;

BB18_2:
mov.u32 %r57, %ctaid.x;
shl.b32 %r58, %r57, 2;
add.s32 %r13, %r58, %r79;
setp.ge.s32	%p4, %r13, %r39;
@%p4 bra BB18_25;

add.s32 %r14, %r13, %r3;
mov.u64 %rd22, 0;
st.shared.u64 [%rd5], %rd22;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB18_20;

mov.u32 %r80, %r8;

BB18_5:
mov.u32 %r15, %r80;
add.s32 %r59, %r15, 16;
min.s32 %r60, %r59, %r40;
min.s32 %r16, %r60, %r9;
bar.sync 0;
add.s32 %r17, %r15, %r3;
mul.lo.s32 %r61, %r17, %r38;
add.s32 %r62, %r16, -12;
setp.lt.s32	%p6, %r17, %r62;
mul.wide.s32 %rd23, %r61, 8;
add.s64 %rd8, %rd3, %rd23;
@%p6 bra BB18_12;
bra.uni BB18_6;

BB18_12:
ld.global.f64 %fd24, [%rd8];
mul.f64 %fd25, %fd1, %fd24;
ld.global.f64 %fd26, [%rd8+32];
ld.global.f64 %fd27, [%rd8+64];
ld.global.f64 %fd28, [%rd8+96];
st.shared.f64 [%rd6], %fd25;
mul.f64 %fd29, %fd1, %fd26;
st.shared.f64 [%rd6+32], %fd29;
mul.f64 %fd30, %fd1, %fd27;
st.shared.f64 [%rd6+64], %fd30;
mul.f64 %fd31, %fd1, %fd28;
st.shared.f64 [%rd6+96], %fd31;
bra.uni BB18_13;

BB18_6:
add.s32 %r63, %r16, -8;
setp.lt.s32	%p7, %r17, %r63;
@%p7 bra BB18_11;
bra.uni BB18_7;

BB18_11:
ld.global.f64 %fd18, [%rd8];
mul.f64 %fd19, %fd1, %fd18;
ld.global.f64 %fd20, [%rd8+32];
ld.global.f64 %fd21, [%rd8+64];
st.shared.f64 [%rd6], %fd19;
mul.f64 %fd22, %fd1, %fd20;
st.shared.f64 [%rd6+32], %fd22;
mul.f64 %fd23, %fd1, %fd21;
st.shared.f64 [%rd6+64], %fd23;
bra.uni BB18_13;

BB18_7:
add.s32 %r64, %r16, -4;
setp.lt.s32	%p8, %r17, %r64;
@%p8 bra BB18_10;
bra.uni BB18_8;

BB18_10:
ld.global.f64 %fd14, [%rd8];
mul.f64 %fd15, %fd1, %fd14;
ld.global.f64 %fd16, [%rd8+32];
st.shared.f64 [%rd6], %fd15;
mul.f64 %fd17, %fd1, %fd16;
st.shared.f64 [%rd6+32], %fd17;
bra.uni BB18_13;

BB18_8:
setp.ge.s32	%p9, %r17, %r16;
@%p9 bra BB18_13;

ld.global.f64 %fd12, [%rd8];
mul.f64 %fd13, %fd1, %fd12;
st.shared.f64 [%rd6], %fd13;

BB18_13:
setp.lt.s32	%p1, %r14, %r39;
bar.sync 0;
@!%p1 bra BB18_19;
bra.uni BB18_14;

BB18_14:
mad.lo.s32 %r87, %r15, %r37, %r14;
sub.s32 %r19, %r16, %r15;
add.s32 %r65, %r19, -3;
mov.f64 %fd118, 0d0000000000000000;
mov.f64 %fd119, %fd118;
setp.lt.s32	%p10, %r65, 1;
mov.u32 %r85, %r10;
mov.u32 %r86, %r10;
@%p10 bra BB18_16;

BB18_15:
mov.u32 %r20, %r86;
mul.wide.s32 %rd28, %r87, 8;
add.s64 %rd24, %rd1, %rd28;

	ld.global.cv.f64 %fd34, [%rd24];

	mul.wide.s32 %rd29, %r20, 8;
add.s64 %rd31, %rd21, %rd29;
ld.shared.f64 %fd38, [%rd31];
fma.rn.f64 %fd39, %fd34, %fd38, %fd119;
add.s64 %rd25, %rd24, %rd7;

	ld.global.cv.f64 %fd35, [%rd25];

	ld.shared.f64 %fd40, [%rd31+8];
fma.rn.f64 %fd41, %fd35, %fd40, %fd39;
add.s64 %rd26, %rd25, %rd7;

	ld.global.cv.f64 %fd36, [%rd26];

	ld.shared.f64 %fd42, [%rd31+16];
fma.rn.f64 %fd43, %fd36, %fd42, %fd41;
add.s64 %rd27, %rd26, %rd7;

	ld.global.cv.f64 %fd37, [%rd27];

	ld.shared.f64 %fd44, [%rd31+24];
fma.rn.f64 %fd119, %fd37, %fd44, %fd43;
add.s32 %r87, %r87, %r11;
add.s32 %r23, %r20, 4;
sub.s32 %r66, %r23, %r10;
setp.lt.s32	%p11, %r66, %r65;
mov.u32 %r85, %r23;
mov.u32 %r86, %r23;
mov.f64 %fd118, %fd119;
@%p11 bra BB18_15;

BB18_16:
mov.f64 %fd117, %fd118;
mov.u32 %r84, %r85;
sub.s32 %r68, %r84, %r10;
setp.ge.s32	%p12, %r68, %r19;
mov.f64 %fd116, %fd117;
@%p12 bra BB18_18;

BB18_17:
mul.wide.s32 %rd33, %r87, 8;
add.s64 %rd32, %rd1, %rd33;

	ld.global.cv.f64 %fd45, [%rd32];

	mul.wide.s32 %rd34, %r84, 8;
add.s64 %rd36, %rd21, %rd34;
ld.shared.f64 %fd46, [%rd36];
fma.rn.f64 %fd117, %fd45, %fd46, %fd117;
add.s32 %r87, %r87, %r37;
add.s32 %r84, %r84, 1;
sub.s32 %r69, %r84, %r10;
setp.lt.s32	%p13, %r69, %r19;
mov.f64 %fd116, %fd117;
@%p13 bra BB18_17;

BB18_18:
ld.shared.f64 %fd47, [%rd5];
add.f64 %fd48, %fd116, %fd47;
st.shared.f64 [%rd5], %fd48;

BB18_19:
setp.lt.s32	%p14, %r59, %r9;
mov.u32 %r80, %r59;
@%p14 bra BB18_5;

BB18_20:
add.s32 %r71, %r2, 3;
setp.lt.u32	%p2, %r71, 7;
bar.sync 0;
setp.lt.s32	%p15, %r14, %r39;
and.pred %p16, %p15, %p2;
@!%p16 bra BB18_24;
bra.uni BB18_21;

BB18_21:
add.s64 %rd39, %rd17, %rd19;
ld.shared.f64 %fd49, [%rd39];
ld.shared.f64 %fd50, [%rd39+32];
add.f64 %fd51, %fd50, %fd49;
ld.shared.f64 %fd52, [%rd39+64];
add.f64 %fd53, %fd52, %fd51;
ld.shared.f64 %fd54, [%rd39+96];
add.f64 %fd55, %fd54, %fd53;
ld.shared.f64 %fd56, [%rd39+128];
add.f64 %fd57, %fd56, %fd55;
ld.shared.f64 %fd58, [%rd39+160];
add.f64 %fd59, %fd58, %fd57;
ld.shared.f64 %fd60, [%rd39+192];
add.f64 %fd61, %fd60, %fd59;
ld.shared.f64 %fd62, [%rd39+224];
add.f64 %fd63, %fd62, %fd61;
ld.shared.f64 %fd64, [%rd39+256];
add.f64 %fd65, %fd64, %fd63;
ld.shared.f64 %fd66, [%rd39+288];
add.f64 %fd67, %fd66, %fd65;
ld.shared.f64 %fd68, [%rd39+320];
add.f64 %fd69, %fd68, %fd67;
ld.shared.f64 %fd70, [%rd39+352];
add.f64 %fd71, %fd70, %fd69;
ld.shared.f64 %fd72, [%rd39+384];
add.f64 %fd73, %fd72, %fd71;
ld.shared.f64 %fd74, [%rd39+416];
add.f64 %fd75, %fd74, %fd73;
ld.shared.f64 %fd76, [%rd39+448];
add.f64 %fd77, %fd76, %fd75;
ld.shared.f64 %fd78, [%rd39+480];
add.f64 %fd79, %fd78, %fd77;
ld.shared.f64 %fd80, [%rd39+512];
add.f64 %fd81, %fd80, %fd79;
ld.shared.f64 %fd82, [%rd39+544];
add.f64 %fd83, %fd82, %fd81;
ld.shared.f64 %fd84, [%rd39+576];
add.f64 %fd85, %fd84, %fd83;
ld.shared.f64 %fd86, [%rd39+608];
add.f64 %fd87, %fd86, %fd85;
ld.shared.f64 %fd88, [%rd39+640];
add.f64 %fd89, %fd88, %fd87;
ld.shared.f64 %fd90, [%rd39+672];
add.f64 %fd91, %fd90, %fd89;
ld.shared.f64 %fd92, [%rd39+704];
add.f64 %fd93, %fd92, %fd91;
ld.shared.f64 %fd94, [%rd39+736];
add.f64 %fd95, %fd94, %fd93;
ld.shared.f64 %fd96, [%rd39+768];
add.f64 %fd97, %fd96, %fd95;
ld.shared.f64 %fd98, [%rd39+800];
add.f64 %fd99, %fd98, %fd97;
ld.shared.f64 %fd100, [%rd39+832];
add.f64 %fd101, %fd100, %fd99;
ld.shared.f64 %fd102, [%rd39+864];
add.f64 %fd103, %fd102, %fd101;
ld.shared.f64 %fd104, [%rd39+896];
add.f64 %fd105, %fd104, %fd103;
ld.shared.f64 %fd106, [%rd39+928];
add.f64 %fd107, %fd106, %fd105;
ld.shared.f64 %fd108, [%rd39+960];
add.f64 %fd109, %fd108, %fd107;
ld.shared.f64 %fd110, [%rd39+992];
add.f64 %fd120, %fd110, %fd109;
st.shared.f64 [%rd39], %fd120;
mov.u32 %r72, 1;
sub.s32 %r73, %r72, %r39;
mul.lo.s32 %r74, %r73, %r36;
setp.gt.s32	%p17, %r36, -1;
selp.b32	%r75, 0, %r74, %p17;
mad.lo.s32 %r76, %r14, %r36, %r75;
ld.global.f64 %fd9, [%rd2];
mul.wide.s32 %rd40, %r76, 8;
add.s64 %rd9, %rd4, %rd40;
setp.eq.f64	%p18, %fd9, 0d0000000000000000;
@%p18 bra BB18_23;

ld.global.f64 %fd111, [%rd9];
fma.rn.f64 %fd120, %fd9, %fd111, %fd120;
st.shared.f64 [%rd39], %fd120;

BB18_23:
st.global.f64 [%rd9], %fd120;

BB18_24:
bar.sync 0;
mov.u32 %r77, %nctaid.x;
shl.b32 %r78, %r77, 2;
add.s32 %r79, %r78, %r79;
setp.lt.s32	%p19, %r79, %r39;
@%p19 bra BB18_2;

BB18_25:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIdddLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIdddLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<9>;
.reg .b32 %r<97>;
.reg .f64 %fd<121>;
.reg .b64 %rd<53>;

	.shared .align 8 .b8 _Z17gemv2N_kernel_refIdddLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX[4096];

	.shared .align 8 .b8 _Z17gemv2N_kernel_refIdddLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT[1024];

ld.param.v2.u32 {%r38, %r39}, [_Z17gemv2N_kernel_refIdddLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r40, %r41}, [_Z17gemv2N_kernel_refIdddLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r37, [_Z17gemv2N_kernel_refIdddLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd15, [_Z17gemv2N_kernel_refIdddLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd1, [_Z17gemv2N_kernel_refIdddLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd12, [_Z17gemv2N_kernel_refIdddLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd14, [_Z17gemv2N_kernel_refIdddLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd11, [_Z17gemv2N_kernel_refIdddLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd16, %rd11;
cvta.to.global.u64 %rd2, %rd14;
ld.global.f64 %fd1, [%rd16];
mov.u32 %r2, %tid.x;
shr.s32 %r42, %r2, 31;
shr.u32 %r43, %r42, 30;
add.s32 %r44, %r2, %r43;
and.b32 %r45, %r44, -4;
sub.s32 %r3, %r2, %r45;
setp.lt.s32	%p3, %r40, 1;
@%p3 bra BB19_25;

cvta.to.global.u64 %rd3, %rd12;
cvta.to.global.u64 %rd4, %rd15;
shr.s32 %r50, %r44, 2;
mul.wide.s32 %rd17, %r50, 32;
mov.u64 %rd18, _Z17gemv2N_kernel_refIdddLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd19, %rd18, %rd17;
mul.wide.s32 %rd20, %r3, 8;
add.s64 %rd5, %rd19, %rd20;
add.s32 %r51, %r41, 31;
shr.s32 %r52, %r51, 31;
shr.u32 %r53, %r52, 27;
add.s32 %r54, %r51, %r53;
shr.s32 %r55, %r54, 5;
mul.lo.s32 %r8, %r55, %r50;
add.s32 %r56, %r50, 1;
mul.lo.s32 %r9, %r55, %r56;
shl.b32 %r10, %r50, 4;
add.s32 %r57, %r10, %r3;
mul.wide.s32 %rd21, %r57, 8;
mov.u64 %rd22, _Z17gemv2N_kernel_refIdddLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
add.s64 %rd6, %rd22, %rd21;
shl.b32 %r11, %r38, 2;
mul.wide.s32 %rd7, %r38, 8;
mov.u32 %r88, 0;

BB19_2:
mov.u32 %r58, %ctaid.x;
shl.b32 %r59, %r58, 2;
add.s32 %r13, %r59, %r88;
setp.ge.s32	%p4, %r13, %r40;
@%p4 bra BB19_25;

add.s32 %r14, %r13, %r3;
mov.u64 %rd23, 0;
st.shared.u64 [%rd5], %rd23;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB19_20;

mov.u32 %r89, %r8;

BB19_5:
mov.u32 %r15, %r89;
add.s32 %r60, %r15, 16;
min.s32 %r61, %r60, %r41;
min.s32 %r16, %r61, %r9;
bar.sync 0;
add.s32 %r17, %r15, %r3;
mov.u32 %r62, 1;
sub.s32 %r63, %r62, %r41;
mul.lo.s32 %r64, %r63, %r39;
setp.gt.s32	%p6, %r39, -1;
selp.b32	%r65, 0, %r64, %p6;
mad.lo.s32 %r18, %r17, %r39, %r65;
add.s32 %r66, %r16, -12;
setp.lt.s32	%p7, %r17, %r66;
mul.wide.s32 %rd24, %r18, 8;
add.s64 %rd8, %rd2, %rd24;
shl.b32 %r67, %r39, 2;
mul.wide.s32 %rd25, %r67, 8;
add.s64 %rd9, %rd8, %rd25;
@%p7 bra BB19_12;
bra.uni BB19_6;

BB19_12:
ld.global.f64 %fd24, [%rd8];
mul.f64 %fd25, %fd1, %fd24;
st.shared.f64 [%rd6], %fd25;
ld.global.f64 %fd26, [%rd9];
mul.f64 %fd27, %fd1, %fd26;
st.shared.f64 [%rd6+32], %fd27;
add.s64 %rd31, %rd9, %rd25;
ld.global.f64 %fd28, [%rd31];
mul.f64 %fd29, %fd1, %fd28;
st.shared.f64 [%rd6+64], %fd29;
add.s64 %rd32, %rd31, %rd25;
ld.global.f64 %fd30, [%rd32];
mul.f64 %fd31, %fd1, %fd30;
st.shared.f64 [%rd6+96], %fd31;
bra.uni BB19_13;

BB19_6:
add.s32 %r68, %r16, -8;
setp.lt.s32	%p8, %r17, %r68;
@%p8 bra BB19_11;
bra.uni BB19_7;

BB19_11:
ld.global.f64 %fd18, [%rd8];
mul.f64 %fd19, %fd1, %fd18;
st.shared.f64 [%rd6], %fd19;
ld.global.f64 %fd20, [%rd9];
mul.f64 %fd21, %fd1, %fd20;
st.shared.f64 [%rd6+32], %fd21;
add.s64 %rd29, %rd9, %rd25;
ld.global.f64 %fd22, [%rd29];
mul.f64 %fd23, %fd1, %fd22;
st.shared.f64 [%rd6+64], %fd23;
bra.uni BB19_13;

BB19_7:
add.s32 %r69, %r16, -4;
setp.lt.s32	%p9, %r17, %r69;
@%p9 bra BB19_10;
bra.uni BB19_8;

BB19_10:
ld.global.f64 %fd14, [%rd8];
mul.f64 %fd15, %fd1, %fd14;
st.shared.f64 [%rd6], %fd15;
add.s32 %r71, %r18, %r67;
mul.wide.s32 %rd26, %r71, 8;
add.s64 %rd27, %rd2, %rd26;
ld.global.f64 %fd16, [%rd27];
mul.f64 %fd17, %fd1, %fd16;
st.shared.f64 [%rd6+32], %fd17;
bra.uni BB19_13;

BB19_8:
setp.ge.s32	%p10, %r17, %r16;
@%p10 bra BB19_13;

ld.global.f64 %fd12, [%rd8];
mul.f64 %fd13, %fd1, %fd12;
st.shared.f64 [%rd6], %fd13;

BB19_13:
setp.lt.s32	%p1, %r14, %r40;
bar.sync 0;
@!%p1 bra BB19_19;
bra.uni BB19_14;

BB19_14:
mad.lo.s32 %r96, %r15, %r38, %r14;
sub.s32 %r20, %r16, %r15;
add.s32 %r74, %r20, -3;
mov.f64 %fd118, 0d0000000000000000;
mov.f64 %fd119, %fd118;
setp.lt.s32	%p11, %r74, 1;
mov.u32 %r94, %r10;
mov.u32 %r95, %r10;
@%p11 bra BB19_16;

BB19_15:
mov.u32 %r21, %r95;
mul.wide.s32 %rd37, %r96, 8;
add.s64 %rd33, %rd1, %rd37;

	ld.global.cv.f64 %fd34, [%rd33];

	mul.wide.s32 %rd38, %r21, 8;
add.s64 %rd40, %rd22, %rd38;
ld.shared.f64 %fd38, [%rd40];
fma.rn.f64 %fd39, %fd34, %fd38, %fd119;
add.s64 %rd34, %rd33, %rd7;

	ld.global.cv.f64 %fd35, [%rd34];

	ld.shared.f64 %fd40, [%rd40+8];
fma.rn.f64 %fd41, %fd35, %fd40, %fd39;
add.s64 %rd35, %rd34, %rd7;

	ld.global.cv.f64 %fd36, [%rd35];

	ld.shared.f64 %fd42, [%rd40+16];
fma.rn.f64 %fd43, %fd36, %fd42, %fd41;
add.s64 %rd36, %rd35, %rd7;

	ld.global.cv.f64 %fd37, [%rd36];

	ld.shared.f64 %fd44, [%rd40+24];
fma.rn.f64 %fd119, %fd37, %fd44, %fd43;
add.s32 %r96, %r96, %r11;
add.s32 %r24, %r21, 4;
sub.s32 %r75, %r24, %r10;
setp.lt.s32	%p12, %r75, %r74;
mov.u32 %r94, %r24;
mov.u32 %r95, %r24;
mov.f64 %fd118, %fd119;
@%p12 bra BB19_15;

BB19_16:
mov.f64 %fd117, %fd118;
mov.u32 %r93, %r94;
sub.s32 %r77, %r93, %r10;
setp.ge.s32	%p13, %r77, %r20;
mov.f64 %fd116, %fd117;
@%p13 bra BB19_18;

BB19_17:
mul.wide.s32 %rd42, %r96, 8;
add.s64 %rd41, %rd1, %rd42;

	ld.global.cv.f64 %fd45, [%rd41];

	mul.wide.s32 %rd43, %r93, 8;
add.s64 %rd45, %rd22, %rd43;
ld.shared.f64 %fd46, [%rd45];
fma.rn.f64 %fd117, %fd45, %fd46, %fd117;
add.s32 %r96, %r96, %r38;
add.s32 %r93, %r93, 1;
sub.s32 %r78, %r93, %r10;
setp.lt.s32	%p14, %r78, %r20;
mov.f64 %fd116, %fd117;
@%p14 bra BB19_17;

BB19_18:
ld.shared.f64 %fd47, [%rd5];
add.f64 %fd48, %fd116, %fd47;
st.shared.f64 [%rd5], %fd48;

BB19_19:
setp.lt.s32	%p15, %r60, %r9;
mov.u32 %r89, %r60;
@%p15 bra BB19_5;

BB19_20:
add.s32 %r80, %r2, 3;
setp.lt.u32	%p2, %r80, 7;
bar.sync 0;
setp.lt.s32	%p16, %r14, %r40;
and.pred %p17, %p16, %p2;
@!%p17 bra BB19_24;
bra.uni BB19_21;

BB19_21:
add.s64 %rd48, %rd18, %rd20;
ld.shared.f64 %fd49, [%rd48];
ld.shared.f64 %fd50, [%rd48+32];
add.f64 %fd51, %fd50, %fd49;
ld.shared.f64 %fd52, [%rd48+64];
add.f64 %fd53, %fd52, %fd51;
ld.shared.f64 %fd54, [%rd48+96];
add.f64 %fd55, %fd54, %fd53;
ld.shared.f64 %fd56, [%rd48+128];
add.f64 %fd57, %fd56, %fd55;
ld.shared.f64 %fd58, [%rd48+160];
add.f64 %fd59, %fd58, %fd57;
ld.shared.f64 %fd60, [%rd48+192];
add.f64 %fd61, %fd60, %fd59;
ld.shared.f64 %fd62, [%rd48+224];
add.f64 %fd63, %fd62, %fd61;
ld.shared.f64 %fd64, [%rd48+256];
add.f64 %fd65, %fd64, %fd63;
ld.shared.f64 %fd66, [%rd48+288];
add.f64 %fd67, %fd66, %fd65;
ld.shared.f64 %fd68, [%rd48+320];
add.f64 %fd69, %fd68, %fd67;
ld.shared.f64 %fd70, [%rd48+352];
add.f64 %fd71, %fd70, %fd69;
ld.shared.f64 %fd72, [%rd48+384];
add.f64 %fd73, %fd72, %fd71;
ld.shared.f64 %fd74, [%rd48+416];
add.f64 %fd75, %fd74, %fd73;
ld.shared.f64 %fd76, [%rd48+448];
add.f64 %fd77, %fd76, %fd75;
ld.shared.f64 %fd78, [%rd48+480];
add.f64 %fd79, %fd78, %fd77;
ld.shared.f64 %fd80, [%rd48+512];
add.f64 %fd81, %fd80, %fd79;
ld.shared.f64 %fd82, [%rd48+544];
add.f64 %fd83, %fd82, %fd81;
ld.shared.f64 %fd84, [%rd48+576];
add.f64 %fd85, %fd84, %fd83;
ld.shared.f64 %fd86, [%rd48+608];
add.f64 %fd87, %fd86, %fd85;
ld.shared.f64 %fd88, [%rd48+640];
add.f64 %fd89, %fd88, %fd87;
ld.shared.f64 %fd90, [%rd48+672];
add.f64 %fd91, %fd90, %fd89;
ld.shared.f64 %fd92, [%rd48+704];
add.f64 %fd93, %fd92, %fd91;
ld.shared.f64 %fd94, [%rd48+736];
add.f64 %fd95, %fd94, %fd93;
ld.shared.f64 %fd96, [%rd48+768];
add.f64 %fd97, %fd96, %fd95;
ld.shared.f64 %fd98, [%rd48+800];
add.f64 %fd99, %fd98, %fd97;
ld.shared.f64 %fd100, [%rd48+832];
add.f64 %fd101, %fd100, %fd99;
ld.shared.f64 %fd102, [%rd48+864];
add.f64 %fd103, %fd102, %fd101;
ld.shared.f64 %fd104, [%rd48+896];
add.f64 %fd105, %fd104, %fd103;
ld.shared.f64 %fd106, [%rd48+928];
add.f64 %fd107, %fd106, %fd105;
ld.shared.f64 %fd108, [%rd48+960];
add.f64 %fd109, %fd108, %fd107;
ld.shared.f64 %fd110, [%rd48+992];
add.f64 %fd120, %fd110, %fd109;
st.shared.f64 [%rd48], %fd120;
mov.u32 %r81, 1;
sub.s32 %r82, %r81, %r40;
mul.lo.s32 %r83, %r82, %r37;
setp.gt.s32	%p18, %r37, -1;
selp.b32	%r84, 0, %r83, %p18;
mad.lo.s32 %r85, %r14, %r37, %r84;
ld.global.f64 %fd9, [%rd3];
mul.wide.s32 %rd49, %r85, 8;
add.s64 %rd10, %rd4, %rd49;
setp.eq.f64	%p19, %fd9, 0d0000000000000000;
@%p19 bra BB19_23;

ld.global.f64 %fd111, [%rd10];
fma.rn.f64 %fd120, %fd9, %fd111, %fd120;
st.shared.f64 [%rd48], %fd120;

BB19_23:
st.global.f64 [%rd10], %fd120;

BB19_24:
bar.sync 0;
mov.u32 %r86, %nctaid.x;
shl.b32 %r87, %r86, 2;
add.s32 %r88, %r87, %r88;
setp.lt.s32	%p20, %r88, %r40;
@%p20 bra BB19_2;

BB19_25:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIdddLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f64 _Z17gemv2N_kernel_valIdddLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f64 _Z17gemv2N_kernel_valIdddLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIdddLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .b32 %r<106>;
.reg .f64 %fd<73>;
.reg .b64 %rd<57>;

	.shared .align 8 .b8 _Z17gemv2N_kernel_valIdddLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX[4096];

	.shared .align 8 .b8 _Z17gemv2N_kernel_valIdddLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT[1024];

ld.param.f64 %fd10, [_Z17gemv2N_kernel_valIdddLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f64 %fd11, [_Z17gemv2N_kernel_valIdddLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_valIdddLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_valIdddLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r43, [_Z17gemv2N_kernel_valIdddLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valIdddLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_valIdddLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_valIdddLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r1, %tid.x;
shr.s32 %r48, %r1, 31;
shr.u32 %r49, %r48, 28;
add.s32 %r50, %r1, %r49;
and.b32 %r51, %r50, -16;
sub.s32 %r2, %r1, %r51;
setp.lt.s32	%p3, %r46, 1;
@%p3 bra BB20_26;

cvta.to.global.u64 %rd2, %rd26;
cvta.to.global.u64 %rd3, %rd27;
shr.s32 %r57, %r50, 4;
mov.u32 %r58, %ctaid.x;
mul.wide.s32 %rd28, %r57, 128;
mov.u64 %rd29, _Z17gemv2N_kernel_valIdddLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd30, %rd29, %rd28;
mul.wide.s32 %rd31, %r2, 8;
add.s64 %rd4, %rd30, %rd31;
add.s32 %r59, %r47, 7;
shr.s32 %r60, %r59, 31;
shr.u32 %r61, %r60, 29;
add.s32 %r62, %r59, %r61;
shr.s32 %r63, %r62, 3;
mul.lo.s32 %r8, %r63, %r57;
add.s32 %r64, %r57, 1;
mul.lo.s32 %r9, %r63, %r64;
shl.b32 %r10, %r57, 6;
add.s32 %r65, %r10, %r2;
mul.wide.s32 %rd32, %r65, 8;
mov.u64 %rd33, _Z17gemv2N_kernel_valIdddLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd5, %rd33, %rd32;
shl.b32 %r11, %r44, 2;
mul.wide.s32 %rd34, %r10, 8;
add.s64 %rd6, %rd33, %rd34;
mul.lo.s32 %r66, %r44, %r63;
mad.lo.s32 %r67, %r66, %r57, %r2;
mad.lo.s32 %r12, %r58, 16, %r67;
mul.wide.s32 %rd7, %r11, 8;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r44, 8;
mov.u32 %r96, 0;
mov.u32 %r95, %r96;

BB20_2:
shl.b32 %r69, %r58, 4;
add.s32 %r16, %r69, %r96;
setp.ge.s32	%p4, %r16, %r46;
@%p4 bra BB20_26;

add.s32 %r17, %r16, %r2;
mov.u64 %rd35, 0;
st.shared.u64 [%rd4], %rd35;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB20_21;

mov.u32 %r97, 0;
mov.u32 %r98, %r8;

BB20_5:
mov.u32 %r19, %r98;
add.s32 %r71, %r19, 64;
min.s32 %r72, %r71, %r47;
min.s32 %r20, %r72, %r9;
bar.sync 0;
add.s32 %r21, %r19, %r2;
mul.lo.s32 %r73, %r21, %r45;
add.s32 %r74, %r20, -48;
setp.lt.s32	%p6, %r21, %r74;
mul.wide.s32 %rd36, %r73, 8;
add.s64 %rd9, %rd2, %rd36;
@%p6 bra BB20_12;
bra.uni BB20_6;

BB20_12:
ld.global.f64 %fd24, [%rd9];
mul.f64 %fd25, %fd24, %fd10;
ld.global.f64 %fd26, [%rd9+128];
ld.global.f64 %fd27, [%rd9+256];
ld.global.f64 %fd28, [%rd9+384];
st.shared.f64 [%rd5], %fd25;
mul.f64 %fd29, %fd26, %fd10;
st.shared.f64 [%rd5+128], %fd29;
mul.f64 %fd30, %fd27, %fd10;
st.shared.f64 [%rd5+256], %fd30;
mul.f64 %fd31, %fd28, %fd10;
st.shared.f64 [%rd5+384], %fd31;
bra.uni BB20_13;

BB20_6:
add.s32 %r75, %r20, -32;
setp.lt.s32	%p7, %r21, %r75;
@%p7 bra BB20_11;
bra.uni BB20_7;

BB20_11:
ld.global.f64 %fd18, [%rd9];
mul.f64 %fd19, %fd18, %fd10;
ld.global.f64 %fd20, [%rd9+128];
ld.global.f64 %fd21, [%rd9+256];
st.shared.f64 [%rd5], %fd19;
mul.f64 %fd22, %fd20, %fd10;
st.shared.f64 [%rd5+128], %fd22;
mul.f64 %fd23, %fd21, %fd10;
st.shared.f64 [%rd5+256], %fd23;
bra.uni BB20_13;

BB20_7:
add.s32 %r76, %r20, -16;
setp.lt.s32	%p8, %r21, %r76;
@%p8 bra BB20_10;
bra.uni BB20_8;

BB20_10:
ld.global.f64 %fd14, [%rd9];
mul.f64 %fd15, %fd14, %fd10;
ld.global.f64 %fd16, [%rd9+128];
st.shared.f64 [%rd5], %fd15;
mul.f64 %fd17, %fd16, %fd10;
st.shared.f64 [%rd5+128], %fd17;
bra.uni BB20_13;

BB20_8:
setp.ge.s32	%p9, %r21, %r20;
@%p9 bra BB20_13;

ld.global.f64 %fd12, [%rd9];
mul.f64 %fd13, %fd12, %fd10;
st.shared.f64 [%rd5], %fd13;

BB20_13:
setp.lt.s32	%p1, %r17, %r46;
bar.sync 0;
@!%p1 bra BB20_20;
bra.uni BB20_14;

BB20_14:
mov.u64 %rd54, %rd6;
mad.lo.s32 %r104, %r19, %r44, %r17;
sub.s32 %r23, %r20, %r19;
add.s32 %r78, %r23, -3;
shl.b32 %r79, %r44, 6;
mov.u32 %r80, %nctaid.x;
shl.b32 %r81, %r80, 4;
mad.lo.s32 %r82, %r81, %r95, %r12;
mad.lo.s32 %r83, %r79, %r97, %r82;
mul.wide.s32 %rd37, %r83, 8;
add.s64 %rd53, %rd25, %rd37;
mov.f64 %fd70, 0d0000000000000000;
mov.f64 %fd71, %fd70;
mov.u32 %r99, 0;
setp.lt.s32	%p10, %r78, 1;
mov.u32 %r102, %r10;
mov.u32 %r103, %r10;
@%p10 bra BB20_16;

BB20_15:
mov.u32 %r25, %r103;

	ld.global.cv.f64 %fd34, [%rd53];

	ld.shared.f64 %fd38, [%rd54];
fma.rn.f64 %fd39, %fd34, %fd38, %fd71;
add.s64 %rd39, %rd53, %rd8;

	ld.global.cv.f64 %fd35, [%rd39];

	ld.shared.f64 %fd40, [%rd54+8];
fma.rn.f64 %fd41, %fd35, %fd40, %fd39;
add.s64 %rd40, %rd39, %rd8;

	ld.global.cv.f64 %fd36, [%rd40];

	ld.shared.f64 %fd42, [%rd54+16];
fma.rn.f64 %fd43, %fd36, %fd42, %fd41;
add.s64 %rd41, %rd40, %rd8;

	ld.global.cv.f64 %fd37, [%rd41];

	ld.shared.f64 %fd44, [%rd54+24];
fma.rn.f64 %fd71, %fd37, %fd44, %fd43;
add.s32 %r27, %r25, 4;
add.s32 %r104, %r104, %r11;
add.s64 %rd54, %rd54, 32;
add.s64 %rd53, %rd53, %rd7;
add.s32 %r99, %r99, 4;
setp.lt.s32	%p11, %r99, %r78;
mov.u32 %r102, %r27;
mov.u32 %r103, %r27;
mov.f64 %fd70, %fd71;
@%p11 bra BB20_15;

BB20_16:
mov.f64 %fd68, %fd70;
sub.s32 %r85, %r102, %r10;
setp.ge.s32	%p12, %r85, %r23;
@%p12 bra BB20_19;

mul.wide.s32 %rd42, %r102, 8;
add.s64 %rd56, %rd33, %rd42;
add.s32 %r105, %r13, %r102;
mul.wide.s32 %rd44, %r104, 8;
add.s64 %rd55, %rd25, %rd44;
mov.f64 %fd69, %fd68;

BB20_18:

	ld.global.cv.f64 %fd45, [%rd55];

	ld.shared.f64 %fd46, [%rd56];
fma.rn.f64 %fd69, %fd45, %fd46, %fd69;
add.s64 %rd56, %rd56, 8;
add.s64 %rd55, %rd55, %rd8;
add.s32 %r105, %r105, 1;
setp.lt.s32	%p13, %r105, %r23;
mov.f64 %fd68, %fd69;
@%p13 bra BB20_18;

BB20_19:
ld.shared.f64 %fd47, [%rd4];
add.f64 %fd48, %fd68, %fd47;
st.shared.f64 [%rd4], %fd48;

BB20_20:
setp.lt.s32	%p14, %r71, %r9;
add.s32 %r97, %r97, 1;
mov.u32 %r98, %r71;
@%p14 bra BB20_5;

BB20_21:
add.s32 %r87, %r1, 15;
setp.lt.u32	%p2, %r87, 31;
bar.sync 0;
setp.lt.s32	%p15, %r17, %r46;
and.pred %p16, %p15, %p2;
@!%p16 bra BB20_25;
bra.uni BB20_22;

BB20_22:
add.s64 %rd48, %rd29, %rd31;
ld.shared.f64 %fd49, [%rd48];
ld.shared.f64 %fd50, [%rd48+128];
add.f64 %fd51, %fd50, %fd49;
ld.shared.f64 %fd52, [%rd48+256];
add.f64 %fd53, %fd52, %fd51;
ld.shared.f64 %fd54, [%rd48+384];
add.f64 %fd55, %fd54, %fd53;
ld.shared.f64 %fd56, [%rd48+512];
add.f64 %fd57, %fd56, %fd55;
ld.shared.f64 %fd58, [%rd48+640];
add.f64 %fd59, %fd58, %fd57;
ld.shared.f64 %fd60, [%rd48+768];
add.f64 %fd61, %fd60, %fd59;
ld.shared.f64 %fd62, [%rd48+896];
add.f64 %fd72, %fd62, %fd61;
st.shared.f64 [%rd48], %fd72;
mov.u32 %r88, 1;
sub.s32 %r89, %r88, %r46;
mul.lo.s32 %r90, %r89, %r43;
setp.gt.s32	%p17, %r43, -1;
selp.b32	%r91, 0, %r90, %p17;
mad.lo.s32 %r92, %r17, %r43, %r91;
mul.wide.s32 %rd49, %r92, 8;
add.s64 %rd22, %rd3, %rd49;
setp.eq.f64	%p18, %fd11, 0d0000000000000000;
@%p18 bra BB20_24;

ld.global.f64 %fd63, [%rd22];
fma.rn.f64 %fd72, %fd63, %fd11, %fd72;
st.shared.f64 [%rd48], %fd72;

BB20_24:
st.global.f64 [%rd22], %fd72;

BB20_25:
bar.sync 0;
mov.u32 %r93, %nctaid.x;
shl.b32 %r94, %r93, 4;
add.s32 %r96, %r94, %r96;
setp.lt.s32	%p19, %r96, %r46;
add.s32 %r95, %r95, 1;
@%p19 bra BB20_2;

BB20_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIdddLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f64 _Z17gemv2N_kernel_valIdddLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f64 _Z17gemv2N_kernel_valIdddLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIdddLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<9>;
.reg .b32 %r<118>;
.reg .f64 %fd<73>;
.reg .b64 %rd<66>;

	.shared .align 8 .b8 _Z17gemv2N_kernel_valIdddLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX[4096];

	.shared .align 8 .b8 _Z17gemv2N_kernel_valIdddLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT[1024];

ld.param.f64 %fd10, [_Z17gemv2N_kernel_valIdddLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f64 %fd11, [_Z17gemv2N_kernel_valIdddLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_valIdddLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r48, %r49}, [_Z17gemv2N_kernel_valIdddLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r45, [_Z17gemv2N_kernel_valIdddLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_valIdddLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valIdddLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_valIdddLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
cvta.to.global.u64 %rd1, %rd28;
mov.u32 %r1, %tid.x;
shr.s32 %r50, %r1, 31;
shr.u32 %r51, %r50, 28;
add.s32 %r52, %r1, %r51;
and.b32 %r53, %r52, -16;
sub.s32 %r2, %r1, %r53;
setp.lt.s32	%p3, %r48, 1;
@%p3 bra BB21_26;

cvta.to.global.u64 %rd3, %rd29;
shr.s32 %r59, %r52, 4;
mov.u32 %r60, %ctaid.x;
mul.wide.s32 %rd30, %r59, 128;
mov.u64 %rd31, _Z17gemv2N_kernel_valIdddLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 8;
add.s64 %rd4, %rd32, %rd33;
add.s32 %r61, %r49, 7;
shr.s32 %r62, %r61, 31;
shr.u32 %r63, %r62, 29;
add.s32 %r64, %r61, %r63;
shr.s32 %r65, %r64, 3;
mul.lo.s32 %r8, %r65, %r59;
add.s32 %r66, %r59, 1;
mul.lo.s32 %r9, %r65, %r66;
shl.b32 %r10, %r59, 6;
add.s32 %r67, %r10, %r2;
mul.wide.s32 %rd34, %r67, 8;
mov.u64 %rd35, _Z17gemv2N_kernel_valIdddLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd5, %rd35, %rd34;
shl.b32 %r11, %r46, 2;
mul.wide.s32 %rd36, %r10, 8;
add.s64 %rd6, %rd35, %rd36;
mul.lo.s32 %r68, %r46, %r65;
mad.lo.s32 %r69, %r68, %r59, %r2;
mad.lo.s32 %r12, %r60, 16, %r69;
mul.wide.s32 %rd7, %r11, 8;
neg.s32 %r13, %r10;
mul.wide.s32 %rd8, %r46, 8;
shl.b32 %r70, %r47, 4;
mul.wide.s32 %rd9, %r70, 8;
mov.u32 %r108, 0;
mov.u32 %r107, %r108;

BB21_2:
mov.u32 %r105, %ctaid.x;
mov.u32 %r71, %nctaid.x;
shl.b32 %r72, %r71, 4;
mad.lo.s32 %r16, %r72, %r107, %r12;
shl.b32 %r74, %r105, 4;
add.s32 %r17, %r74, %r108;
setp.ge.s32	%p4, %r17, %r48;
@%p4 bra BB21_26;

add.s32 %r18, %r17, %r2;
mov.u64 %rd37, 0;
st.shared.u64 [%rd4], %rd37;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB21_21;

mov.u32 %r109, 0;
mov.u32 %r110, %r8;

BB21_5:
mov.u32 %r20, %r110;
add.s32 %r76, %r20, 64;
min.s32 %r77, %r76, %r49;
min.s32 %r21, %r77, %r9;
bar.sync 0;
add.s32 %r22, %r20, %r2;
mov.u32 %r78, 1;
sub.s32 %r79, %r78, %r49;
mul.lo.s32 %r80, %r79, %r47;
setp.gt.s32	%p6, %r47, -1;
selp.b32	%r81, 0, %r80, %p6;
mad.lo.s32 %r23, %r22, %r47, %r81;
add.s32 %r82, %r21, -48;
setp.lt.s32	%p7, %r22, %r82;
mul.wide.s32 %rd38, %r23, 8;
add.s64 %rd10, %rd1, %rd38;
add.s64 %rd11, %rd10, %rd9;
@%p7 bra BB21_12;
bra.uni BB21_6;

BB21_12:
ld.global.f64 %fd24, [%rd10];
mul.f64 %fd25, %fd24, %fd10;
st.shared.f64 [%rd5], %fd25;
ld.global.f64 %fd26, [%rd11];
mul.f64 %fd27, %fd26, %fd10;
st.shared.f64 [%rd5+128], %fd27;
add.s64 %rd44, %rd11, %rd9;
ld.global.f64 %fd28, [%rd44];
mul.f64 %fd29, %fd28, %fd10;
st.shared.f64 [%rd5+256], %fd29;
add.s64 %rd45, %rd44, %rd9;
ld.global.f64 %fd30, [%rd45];
mul.f64 %fd31, %fd30, %fd10;
st.shared.f64 [%rd5+384], %fd31;
bra.uni BB21_13;

BB21_6:
add.s32 %r83, %r21, -32;
setp.lt.s32	%p8, %r22, %r83;
@%p8 bra BB21_11;
bra.uni BB21_7;

BB21_11:
ld.global.f64 %fd18, [%rd10];
mul.f64 %fd19, %fd18, %fd10;
st.shared.f64 [%rd5], %fd19;
ld.global.f64 %fd20, [%rd11];
mul.f64 %fd21, %fd20, %fd10;
st.shared.f64 [%rd5+128], %fd21;
add.s64 %rd42, %rd11, %rd9;
ld.global.f64 %fd22, [%rd42];
mul.f64 %fd23, %fd22, %fd10;
st.shared.f64 [%rd5+256], %fd23;
bra.uni BB21_13;

BB21_7:
add.s32 %r84, %r21, -16;
setp.lt.s32	%p9, %r22, %r84;
@%p9 bra BB21_10;
bra.uni BB21_8;

BB21_10:
shl.b32 %r106, %r47, 4;
ld.global.f64 %fd14, [%rd10];
mul.f64 %fd15, %fd14, %fd10;
st.shared.f64 [%rd5], %fd15;
add.s32 %r86, %r23, %r106;
mul.wide.s32 %rd39, %r86, 8;
add.s64 %rd40, %rd1, %rd39;
ld.global.f64 %fd16, [%rd40];
mul.f64 %fd17, %fd16, %fd10;
st.shared.f64 [%rd5+128], %fd17;
bra.uni BB21_13;

BB21_8:
setp.ge.s32	%p10, %r22, %r21;
@%p10 bra BB21_13;

ld.global.f64 %fd12, [%rd10];
mul.f64 %fd13, %fd12, %fd10;
st.shared.f64 [%rd5], %fd13;

BB21_13:
setp.lt.s32	%p1, %r18, %r48;
bar.sync 0;
@!%p1 bra BB21_20;
bra.uni BB21_14;

BB21_14:
mov.u64 %rd63, %rd6;
mad.lo.s32 %r116, %r20, %r46, %r18;
sub.s32 %r25, %r21, %r20;
add.s32 %r90, %r25, -3;
shl.b32 %r91, %r46, 6;
mad.lo.s32 %r92, %r91, %r109, %r16;
mul.wide.s32 %rd46, %r92, 8;
add.s64 %rd62, %rd27, %rd46;
mov.f64 %fd70, 0d0000000000000000;
mov.f64 %fd71, %fd70;
mov.u32 %r111, 0;
setp.lt.s32	%p11, %r90, 1;
mov.u32 %r114, %r10;
mov.u32 %r115, %r10;
@%p11 bra BB21_16;

BB21_15:
mov.u32 %r27, %r115;

	ld.global.cv.f64 %fd34, [%rd62];

	ld.shared.f64 %fd38, [%rd63];
fma.rn.f64 %fd39, %fd34, %fd38, %fd71;
add.s64 %rd48, %rd62, %rd8;

	ld.global.cv.f64 %fd35, [%rd48];

	ld.shared.f64 %fd40, [%rd63+8];
fma.rn.f64 %fd41, %fd35, %fd40, %fd39;
add.s64 %rd49, %rd48, %rd8;

	ld.global.cv.f64 %fd36, [%rd49];

	ld.shared.f64 %fd42, [%rd63+16];
fma.rn.f64 %fd43, %fd36, %fd42, %fd41;
add.s64 %rd50, %rd49, %rd8;

	ld.global.cv.f64 %fd37, [%rd50];

	ld.shared.f64 %fd44, [%rd63+24];
fma.rn.f64 %fd71, %fd37, %fd44, %fd43;
add.s32 %r29, %r27, 4;
add.s32 %r116, %r116, %r11;
add.s64 %rd63, %rd63, 32;
add.s64 %rd62, %rd62, %rd7;
add.s32 %r111, %r111, 4;
setp.lt.s32	%p12, %r111, %r90;
mov.u32 %r114, %r29;
mov.u32 %r115, %r29;
mov.f64 %fd70, %fd71;
@%p12 bra BB21_15;

BB21_16:
mov.f64 %fd68, %fd70;
sub.s32 %r94, %r114, %r10;
setp.ge.s32	%p13, %r94, %r25;
@%p13 bra BB21_19;

mul.wide.s32 %rd51, %r114, 8;
add.s64 %rd65, %rd35, %rd51;
add.s32 %r117, %r13, %r114;
mul.wide.s32 %rd53, %r116, 8;
add.s64 %rd64, %rd27, %rd53;
mov.f64 %fd69, %fd68;

BB21_18:

	ld.global.cv.f64 %fd45, [%rd64];

	ld.shared.f64 %fd46, [%rd65];
fma.rn.f64 %fd69, %fd45, %fd46, %fd69;
add.s64 %rd65, %rd65, 8;
add.s64 %rd64, %rd64, %rd8;
add.s32 %r117, %r117, 1;
setp.lt.s32	%p14, %r117, %r25;
mov.f64 %fd68, %fd69;
@%p14 bra BB21_18;

BB21_19:
ld.shared.f64 %fd47, [%rd4];
add.f64 %fd48, %fd68, %fd47;
st.shared.f64 [%rd4], %fd48;

BB21_20:
add.s32 %r104, %r20, 64;
setp.lt.s32	%p15, %r104, %r9;
add.s32 %r109, %r109, 1;
mov.u32 %r110, %r104;
@%p15 bra BB21_5;

BB21_21:
add.s32 %r96, %r1, 15;
setp.lt.u32	%p2, %r96, 31;
bar.sync 0;
setp.lt.s32	%p16, %r18, %r48;
and.pred %p17, %p16, %p2;
@!%p17 bra BB21_25;
bra.uni BB21_22;

BB21_22:
add.s64 %rd57, %rd31, %rd33;
ld.shared.f64 %fd49, [%rd57];
ld.shared.f64 %fd50, [%rd57+128];
add.f64 %fd51, %fd50, %fd49;
ld.shared.f64 %fd52, [%rd57+256];
add.f64 %fd53, %fd52, %fd51;
ld.shared.f64 %fd54, [%rd57+384];
add.f64 %fd55, %fd54, %fd53;
ld.shared.f64 %fd56, [%rd57+512];
add.f64 %fd57, %fd56, %fd55;
ld.shared.f64 %fd58, [%rd57+640];
add.f64 %fd59, %fd58, %fd57;
ld.shared.f64 %fd60, [%rd57+768];
add.f64 %fd61, %fd60, %fd59;
ld.shared.f64 %fd62, [%rd57+896];
add.f64 %fd72, %fd62, %fd61;
st.shared.f64 [%rd57], %fd72;
mov.u32 %r97, 1;
sub.s32 %r98, %r97, %r48;
mul.lo.s32 %r99, %r98, %r45;
setp.gt.s32	%p18, %r45, -1;
selp.b32	%r100, 0, %r99, %p18;
mad.lo.s32 %r101, %r18, %r45, %r100;
mul.wide.s32 %rd58, %r101, 8;
add.s64 %rd24, %rd3, %rd58;
setp.eq.f64	%p19, %fd11, 0d0000000000000000;
@%p19 bra BB21_24;

ld.global.f64 %fd63, [%rd24];
fma.rn.f64 %fd72, %fd63, %fd11, %fd72;
st.shared.f64 [%rd57], %fd72;

BB21_24:
st.global.f64 [%rd24], %fd72;

BB21_25:
bar.sync 0;
add.s32 %r108, %r72, %r108;
setp.lt.s32	%p20, %r108, %r48;
add.s32 %r107, %r107, 1;
@%p20 bra BB21_2;

BB21_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIdddLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIdddLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .b32 %r<122>;
.reg .f64 %fd<73>;
.reg .b64 %rd<59>;

	.shared .align 8 .b8 _Z17gemv2N_kernel_refIdddLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX[4096];

	.shared .align 8 .b8 _Z17gemv2N_kernel_refIdddLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT[1024];

ld.param.v2.u32 {%r42, %r43}, [_Z17gemv2N_kernel_refIdddLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_refIdddLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r41, [_Z17gemv2N_kernel_refIdddLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refIdddLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refIdddLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refIdddLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refIdddLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refIdddLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd29, %rd24;
ld.global.f64 %fd1, [%rd29];
mov.u32 %r1, %tid.x;
shr.s32 %r46, %r1, 31;
shr.u32 %r47, %r46, 28;
add.s32 %r48, %r1, %r47;
and.b32 %r49, %r48, -16;
sub.s32 %r2, %r1, %r49;
setp.lt.s32	%p3, %r44, 1;
@%p3 bra BB22_26;

cvta.to.global.u64 %rd1, %rd25;
cvta.to.global.u64 %rd3, %rd27;
cvta.to.global.u64 %rd4, %rd28;
shr.s32 %r55, %r48, 4;
mov.u32 %r56, %ctaid.x;
mul.wide.s32 %rd30, %r55, 128;
mov.u64 %rd31, _Z17gemv2N_kernel_refIdddLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 8;
add.s64 %rd5, %rd32, %rd33;
add.s32 %r57, %r45, 7;
shr.s32 %r58, %r57, 31;
shr.u32 %r59, %r58, 29;
add.s32 %r60, %r57, %r59;
shr.s32 %r61, %r60, 3;
mul.lo.s32 %r8, %r61, %r55;
add.s32 %r62, %r55, 1;
mul.lo.s32 %r9, %r61, %r62;
shl.b32 %r10, %r55, 6;
add.s32 %r63, %r10, %r2;
mul.wide.s32 %rd34, %r63, 8;
mov.u64 %rd35, _Z17gemv2N_kernel_refIdddLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
mul.wide.s32 %rd36, %r10, 8;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r64, %r42, %r61;
mad.lo.s32 %r65, %r64, %r55, %r2;
mad.lo.s32 %r11, %r56, 16, %r65;
shl.b32 %r66, %r42, 2;
mul.wide.s32 %rd8, %r66, 8;
neg.s32 %r12, %r10;
mul.wide.s32 %rd9, %r42, 8;
mov.u32 %r112, 0;
mov.u32 %r111, %r112;

BB22_2:
shl.b32 %r68, %r56, 4;
add.s32 %r69, %r68, %r112;
setp.ge.s32	%p4, %r69, %r44;
@%p4 bra BB22_26;

mov.u64 %rd37, 0;
st.shared.u64 [%rd5], %rd37;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB22_21;

mov.u32 %r113, 0;
mov.u32 %r114, %r8;

BB22_5:
mov.u32 %r16, %r114;
add.s32 %r71, %r16, 64;
min.s32 %r72, %r71, %r45;
min.s32 %r17, %r72, %r9;
bar.sync 0;
add.s32 %r18, %r16, %r2;
mul.lo.s32 %r73, %r18, %r43;
add.s32 %r74, %r17, -48;
setp.lt.s32	%p6, %r18, %r74;
mul.wide.s32 %rd38, %r73, 8;
add.s64 %rd10, %rd3, %rd38;
@%p6 bra BB22_12;
bra.uni BB22_6;

BB22_12:
ld.global.f64 %fd24, [%rd10];
mul.f64 %fd25, %fd1, %fd24;
ld.global.f64 %fd26, [%rd10+128];
ld.global.f64 %fd27, [%rd10+256];
ld.global.f64 %fd28, [%rd10+384];
st.shared.f64 [%rd6], %fd25;
mul.f64 %fd29, %fd1, %fd26;
st.shared.f64 [%rd6+128], %fd29;
mul.f64 %fd30, %fd1, %fd27;
st.shared.f64 [%rd6+256], %fd30;
mul.f64 %fd31, %fd1, %fd28;
st.shared.f64 [%rd6+384], %fd31;
bra.uni BB22_13;

BB22_6:
add.s32 %r75, %r17, -32;
setp.lt.s32	%p7, %r18, %r75;
@%p7 bra BB22_11;
bra.uni BB22_7;

BB22_11:
ld.global.f64 %fd18, [%rd10];
mul.f64 %fd19, %fd1, %fd18;
ld.global.f64 %fd20, [%rd10+128];
ld.global.f64 %fd21, [%rd10+256];
st.shared.f64 [%rd6], %fd19;
mul.f64 %fd22, %fd1, %fd20;
st.shared.f64 [%rd6+128], %fd22;
mul.f64 %fd23, %fd1, %fd21;
st.shared.f64 [%rd6+256], %fd23;
bra.uni BB22_13;

BB22_7:
add.s32 %r76, %r17, -16;
setp.lt.s32	%p8, %r18, %r76;
@%p8 bra BB22_10;
bra.uni BB22_8;

BB22_10:
ld.global.f64 %fd14, [%rd10];
mul.f64 %fd15, %fd1, %fd14;
ld.global.f64 %fd16, [%rd10+128];
st.shared.f64 [%rd6], %fd15;
mul.f64 %fd17, %fd1, %fd16;
st.shared.f64 [%rd6+128], %fd17;
bra.uni BB22_13;

BB22_8:
setp.ge.s32	%p9, %r18, %r17;
@%p9 bra BB22_13;

ld.global.f64 %fd12, [%rd10];
mul.f64 %fd13, %fd1, %fd12;
st.shared.f64 [%rd6], %fd13;

BB22_13:
add.s32 %r80, %r69, %r2;
setp.lt.s32	%p1, %r80, %r44;
bar.sync 0;
@!%p1 bra BB22_20;
bra.uni BB22_14;

BB22_14:
mov.u64 %rd56, %rd7;
mad.lo.s32 %r120, %r16, %r42, %r80;
sub.s32 %r20, %r17, %r16;
add.s32 %r86, %r20, -3;
shl.b32 %r87, %r42, 6;
mov.u32 %r88, %nctaid.x;
shl.b32 %r89, %r88, 4;
mad.lo.s32 %r90, %r89, %r111, %r11;
mad.lo.s32 %r91, %r87, %r113, %r90;
mul.wide.s32 %rd39, %r91, 8;
add.s64 %rd55, %rd26, %rd39;
mov.f64 %fd70, 0d0000000000000000;
mov.f64 %fd71, %fd70;
mov.u32 %r115, 0;
setp.lt.s32	%p10, %r86, 1;
mov.u32 %r118, %r10;
mov.u32 %r119, %r10;
@%p10 bra BB22_16;

BB22_15:
mov.u32 %r23, %r119;

	ld.global.cv.f64 %fd34, [%rd55];

	ld.shared.f64 %fd38, [%rd56];
fma.rn.f64 %fd39, %fd34, %fd38, %fd71;
add.s64 %rd41, %rd55, %rd9;

	ld.global.cv.f64 %fd35, [%rd41];

	ld.shared.f64 %fd40, [%rd56+8];
fma.rn.f64 %fd41, %fd35, %fd40, %fd39;
add.s64 %rd42, %rd41, %rd9;

	ld.global.cv.f64 %fd36, [%rd42];

	ld.shared.f64 %fd42, [%rd56+16];
fma.rn.f64 %fd43, %fd36, %fd42, %fd41;
add.s64 %rd43, %rd42, %rd9;

	ld.global.cv.f64 %fd37, [%rd43];

	ld.shared.f64 %fd44, [%rd56+24];
fma.rn.f64 %fd71, %fd37, %fd44, %fd43;
add.s32 %r25, %r23, 4;
add.s32 %r120, %r120, %r66;
add.s64 %rd56, %rd56, 32;
add.s64 %rd55, %rd55, %rd8;
add.s32 %r115, %r115, 4;
setp.lt.s32	%p11, %r115, %r86;
mov.u32 %r118, %r25;
mov.u32 %r119, %r25;
mov.f64 %fd70, %fd71;
@%p11 bra BB22_15;

BB22_16:
mov.f64 %fd68, %fd70;
sub.s32 %r93, %r118, %r10;
setp.ge.s32	%p12, %r93, %r20;
@%p12 bra BB22_19;

mul.wide.s32 %rd44, %r118, 8;
add.s64 %rd58, %rd35, %rd44;
add.s32 %r121, %r12, %r118;
mul.wide.s32 %rd46, %r120, 8;
add.s64 %rd57, %rd26, %rd46;
mov.f64 %fd69, %fd68;

BB22_18:

	ld.global.cv.f64 %fd45, [%rd57];

	ld.shared.f64 %fd46, [%rd58];
fma.rn.f64 %fd69, %fd45, %fd46, %fd69;
add.s64 %rd58, %rd58, 8;
add.s64 %rd57, %rd57, %rd9;
add.s32 %r121, %r121, 1;
setp.lt.s32	%p13, %r121, %r20;
mov.f64 %fd68, %fd69;
@%p13 bra BB22_18;

BB22_19:
ld.shared.f64 %fd47, [%rd5];
add.f64 %fd48, %fd68, %fd47;
st.shared.f64 [%rd5], %fd48;

BB22_20:
setp.lt.s32	%p14, %r71, %r9;
add.s32 %r113, %r113, 1;
mov.u32 %r114, %r71;
@%p14 bra BB22_5;

BB22_21:
add.s32 %r95, %r1, 15;
setp.lt.u32	%p2, %r95, 31;
bar.sync 0;
add.s32 %r99, %r69, %r2;
setp.lt.s32	%p15, %r99, %r44;
and.pred %p16, %p15, %p2;
@!%p16 bra BB22_25;
bra.uni BB22_22;

BB22_22:
add.s64 %rd50, %rd31, %rd33;
ld.shared.f64 %fd49, [%rd50];
ld.shared.f64 %fd50, [%rd50+128];
add.f64 %fd51, %fd50, %fd49;
ld.shared.f64 %fd52, [%rd50+256];
add.f64 %fd53, %fd52, %fd51;
ld.shared.f64 %fd54, [%rd50+384];
add.f64 %fd55, %fd54, %fd53;
ld.shared.f64 %fd56, [%rd50+512];
add.f64 %fd57, %fd56, %fd55;
ld.shared.f64 %fd58, [%rd50+640];
add.f64 %fd59, %fd58, %fd57;
ld.shared.f64 %fd60, [%rd50+768];
add.f64 %fd61, %fd60, %fd59;
ld.shared.f64 %fd62, [%rd50+896];
add.f64 %fd72, %fd62, %fd61;
st.shared.f64 [%rd50], %fd72;
mov.u32 %r104, 1;
sub.s32 %r105, %r104, %r44;
mul.lo.s32 %r106, %r105, %r41;
setp.gt.s32	%p17, %r41, -1;
selp.b32	%r107, 0, %r106, %p17;
mad.lo.s32 %r108, %r99, %r41, %r107;
ld.global.f64 %fd9, [%rd1];
mul.wide.s32 %rd51, %r108, 8;
add.s64 %rd23, %rd4, %rd51;
setp.eq.f64	%p18, %fd9, 0d0000000000000000;
@%p18 bra BB22_24;

ld.global.f64 %fd63, [%rd23];
fma.rn.f64 %fd72, %fd9, %fd63, %fd72;
st.shared.f64 [%rd50], %fd72;

BB22_24:
st.global.f64 [%rd23], %fd72;

BB22_25:
bar.sync 0;
mov.u32 %r109, %nctaid.x;
shl.b32 %r110, %r109, 4;
add.s32 %r112, %r110, %r112;
setp.lt.s32	%p19, %r112, %r44;
add.s32 %r111, %r111, 1;
@%p19 bra BB22_2;

BB22_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIdddLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIdddLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<21>;
.reg .b16 %rs<9>;
.reg .b32 %r<114>;
.reg .f64 %fd<73>;
.reg .b64 %rd<68>;

	.shared .align 8 .b8 _Z17gemv2N_kernel_refIdddLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX[4096];

	.shared .align 8 .b8 _Z17gemv2N_kernel_refIdddLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT[1024];

ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_refIdddLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r48, %r49}, [_Z17gemv2N_kernel_refIdddLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r45, [_Z17gemv2N_kernel_refIdddLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refIdddLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refIdddLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refIdddLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refIdddLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refIdddLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd29, %rd24;
cvta.to.global.u64 %rd1, %rd27;
ld.global.f64 %fd1, [%rd29];
mov.u32 %r1, %tid.x;
shr.s32 %r50, %r1, 31;
shr.u32 %r51, %r50, 28;
add.s32 %r52, %r1, %r51;
and.b32 %r53, %r52, -16;
sub.s32 %r2, %r1, %r53;
setp.lt.s32	%p3, %r48, 1;
@%p3 bra BB23_26;

cvta.to.global.u64 %rd2, %rd25;
cvta.to.global.u64 %rd4, %rd28;
shr.s32 %r59, %r52, 4;
mov.u32 %r60, %ctaid.x;
mul.wide.s32 %rd30, %r59, 128;
mov.u64 %rd31, _Z17gemv2N_kernel_refIdddLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 8;
add.s64 %rd5, %rd32, %rd33;
add.s32 %r61, %r49, 7;
shr.s32 %r62, %r61, 31;
shr.u32 %r63, %r62, 29;
add.s32 %r64, %r61, %r63;
shr.s32 %r65, %r64, 3;
mul.lo.s32 %r8, %r65, %r59;
add.s32 %r66, %r59, 1;
mul.lo.s32 %r9, %r65, %r66;
shl.b32 %r10, %r59, 6;
add.s32 %r67, %r10, %r2;
mul.wide.s32 %rd34, %r67, 8;
mov.u64 %rd35, _Z17gemv2N_kernel_refIdddLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
shl.b32 %r11, %r46, 2;
mul.wide.s32 %rd36, %r10, 8;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r68, %r46, %r65;
mad.lo.s32 %r69, %r68, %r59, %r2;
mad.lo.s32 %r12, %r60, 16, %r69;
mul.wide.s32 %rd8, %r11, 8;
neg.s32 %r13, %r10;
mul.wide.s32 %rd9, %r46, 8;
mov.u32 %r104, 0;
mov.u32 %r103, %r104;

BB23_2:
shl.b32 %r71, %r60, 4;
add.s32 %r16, %r71, %r104;
setp.ge.s32	%p4, %r16, %r48;
@%p4 bra BB23_26;

add.s32 %r17, %r16, %r2;
mov.u64 %rd37, 0;
st.shared.u64 [%rd5], %rd37;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB23_21;

mov.u32 %r105, 0;
mov.u32 %r106, %r8;

BB23_5:
mov.u32 %r19, %r106;
mov.u32 %r73, %nctaid.x;
shl.b32 %r74, %r73, 4;
mad.lo.s32 %r20, %r74, %r103, %r12;
add.s32 %r75, %r19, 64;
min.s32 %r76, %r75, %r49;
min.s32 %r21, %r76, %r9;
bar.sync 0;
add.s32 %r22, %r19, %r2;
mov.u32 %r77, 1;
sub.s32 %r78, %r77, %r49;
mul.lo.s32 %r79, %r78, %r47;
setp.gt.s32	%p6, %r47, -1;
selp.b32	%r80, 0, %r79, %p6;
mad.lo.s32 %r23, %r22, %r47, %r80;
add.s32 %r81, %r21, -48;
setp.lt.s32	%p7, %r22, %r81;
mul.wide.s32 %rd38, %r23, 8;
add.s64 %rd10, %rd1, %rd38;
@%p7 bra BB23_12;
bra.uni BB23_6;

BB23_12:
ld.global.f64 %fd24, [%rd10];
mul.f64 %fd25, %fd1, %fd24;
st.shared.f64 [%rd6], %fd25;
shl.b32 %r87, %r47, 4;
mul.wide.s32 %rd44, %r87, 8;
add.s64 %rd45, %rd10, %rd44;
ld.global.f64 %fd26, [%rd45];
mul.f64 %fd27, %fd1, %fd26;
st.shared.f64 [%rd6+128], %fd27;
add.s64 %rd46, %rd45, %rd44;
ld.global.f64 %fd28, [%rd46];
mul.f64 %fd29, %fd1, %fd28;
st.shared.f64 [%rd6+256], %fd29;
add.s64 %rd47, %rd46, %rd44;
ld.global.f64 %fd30, [%rd47];
mul.f64 %fd31, %fd1, %fd30;
st.shared.f64 [%rd6+384], %fd31;
bra.uni BB23_13;

BB23_6:
add.s32 %r82, %r21, -32;
setp.lt.s32	%p8, %r22, %r82;
@%p8 bra BB23_11;
bra.uni BB23_7;

BB23_11:
ld.global.f64 %fd18, [%rd10];
mul.f64 %fd19, %fd1, %fd18;
st.shared.f64 [%rd6], %fd19;
shl.b32 %r86, %r47, 4;
mul.wide.s32 %rd41, %r86, 8;
add.s64 %rd42, %rd10, %rd41;
ld.global.f64 %fd20, [%rd42];
mul.f64 %fd21, %fd1, %fd20;
st.shared.f64 [%rd6+128], %fd21;
add.s64 %rd43, %rd42, %rd41;
ld.global.f64 %fd22, [%rd43];
mul.f64 %fd23, %fd1, %fd22;
st.shared.f64 [%rd6+256], %fd23;
bra.uni BB23_13;

BB23_7:
add.s32 %r83, %r21, -16;
setp.lt.s32	%p9, %r22, %r83;
@%p9 bra BB23_10;
bra.uni BB23_8;

BB23_10:
ld.global.f64 %fd14, [%rd10];
mul.f64 %fd15, %fd1, %fd14;
st.shared.f64 [%rd6], %fd15;
shl.b32 %r84, %r47, 4;
add.s32 %r85, %r23, %r84;
mul.wide.s32 %rd39, %r85, 8;
add.s64 %rd40, %rd1, %rd39;
ld.global.f64 %fd16, [%rd40];
mul.f64 %fd17, %fd1, %fd16;
st.shared.f64 [%rd6+128], %fd17;
bra.uni BB23_13;

BB23_8:
setp.ge.s32	%p10, %r22, %r21;
@%p10 bra BB23_13;

ld.global.f64 %fd12, [%rd10];
mul.f64 %fd13, %fd1, %fd12;
st.shared.f64 [%rd6], %fd13;

BB23_13:
setp.lt.s32	%p1, %r17, %r48;
bar.sync 0;
@!%p1 bra BB23_20;
bra.uni BB23_14;

BB23_14:
mov.u64 %rd65, %rd7;
mad.lo.s32 %r112, %r19, %r46, %r17;
sub.s32 %r25, %r21, %r19;
add.s32 %r89, %r25, -3;
shl.b32 %r90, %r46, 6;
mad.lo.s32 %r91, %r90, %r105, %r20;
mul.wide.s32 %rd48, %r91, 8;
add.s64 %rd64, %rd26, %rd48;
mov.f64 %fd70, 0d0000000000000000;
mov.f64 %fd71, %fd70;
mov.u32 %r107, 0;
setp.lt.s32	%p11, %r89, 1;
mov.u32 %r110, %r10;
mov.u32 %r111, %r10;
@%p11 bra BB23_16;

BB23_15:
mov.u32 %r27, %r111;

	ld.global.cv.f64 %fd34, [%rd64];

	ld.shared.f64 %fd38, [%rd65];
fma.rn.f64 %fd39, %fd34, %fd38, %fd71;
add.s64 %rd50, %rd64, %rd9;

	ld.global.cv.f64 %fd35, [%rd50];

	ld.shared.f64 %fd40, [%rd65+8];
fma.rn.f64 %fd41, %fd35, %fd40, %fd39;
add.s64 %rd51, %rd50, %rd9;

	ld.global.cv.f64 %fd36, [%rd51];

	ld.shared.f64 %fd42, [%rd65+16];
fma.rn.f64 %fd43, %fd36, %fd42, %fd41;
add.s64 %rd52, %rd51, %rd9;

	ld.global.cv.f64 %fd37, [%rd52];

	ld.shared.f64 %fd44, [%rd65+24];
fma.rn.f64 %fd71, %fd37, %fd44, %fd43;
add.s32 %r29, %r27, 4;
add.s32 %r112, %r112, %r11;
add.s64 %rd65, %rd65, 32;
add.s64 %rd64, %rd64, %rd8;
add.s32 %r107, %r107, 4;
setp.lt.s32	%p12, %r107, %r89;
mov.u32 %r110, %r29;
mov.u32 %r111, %r29;
mov.f64 %fd70, %fd71;
@%p12 bra BB23_15;

BB23_16:
mov.f64 %fd68, %fd70;
sub.s32 %r93, %r110, %r10;
setp.ge.s32	%p13, %r93, %r25;
@%p13 bra BB23_19;

mul.wide.s32 %rd53, %r110, 8;
add.s64 %rd67, %rd35, %rd53;
add.s32 %r113, %r13, %r110;
mul.wide.s32 %rd55, %r112, 8;
add.s64 %rd66, %rd26, %rd55;
mov.f64 %fd69, %fd68;

BB23_18:

	ld.global.cv.f64 %fd45, [%rd66];

	ld.shared.f64 %fd46, [%rd67];
fma.rn.f64 %fd69, %fd45, %fd46, %fd69;
add.s64 %rd67, %rd67, 8;
add.s64 %rd66, %rd66, %rd9;
add.s32 %r113, %r113, 1;
setp.lt.s32	%p14, %r113, %r25;
mov.f64 %fd68, %fd69;
@%p14 bra BB23_18;

BB23_19:
ld.shared.f64 %fd47, [%rd5];
add.f64 %fd48, %fd68, %fd47;
st.shared.f64 [%rd5], %fd48;

BB23_20:
setp.lt.s32	%p15, %r75, %r9;
add.s32 %r105, %r105, 1;
mov.u32 %r106, %r75;
@%p15 bra BB23_5;

BB23_21:
add.s32 %r95, %r1, 15;
setp.lt.u32	%p2, %r95, 31;
bar.sync 0;
setp.lt.s32	%p16, %r17, %r48;
and.pred %p17, %p16, %p2;
@!%p17 bra BB23_25;
bra.uni BB23_22;

BB23_22:
add.s64 %rd59, %rd31, %rd33;
ld.shared.f64 %fd49, [%rd59];
ld.shared.f64 %fd50, [%rd59+128];
add.f64 %fd51, %fd50, %fd49;
ld.shared.f64 %fd52, [%rd59+256];
add.f64 %fd53, %fd52, %fd51;
ld.shared.f64 %fd54, [%rd59+384];
add.f64 %fd55, %fd54, %fd53;
ld.shared.f64 %fd56, [%rd59+512];
add.f64 %fd57, %fd56, %fd55;
ld.shared.f64 %fd58, [%rd59+640];
add.f64 %fd59, %fd58, %fd57;
ld.shared.f64 %fd60, [%rd59+768];
add.f64 %fd61, %fd60, %fd59;
ld.shared.f64 %fd62, [%rd59+896];
add.f64 %fd72, %fd62, %fd61;
st.shared.f64 [%rd59], %fd72;
mov.u32 %r96, 1;
sub.s32 %r97, %r96, %r48;
mul.lo.s32 %r98, %r97, %r45;
setp.gt.s32	%p18, %r45, -1;
selp.b32	%r99, 0, %r98, %p18;
mad.lo.s32 %r100, %r17, %r45, %r99;
ld.global.f64 %fd9, [%rd2];
mul.wide.s32 %rd60, %r100, 8;
add.s64 %rd23, %rd4, %rd60;
setp.eq.f64	%p19, %fd9, 0d0000000000000000;
@%p19 bra BB23_24;

ld.global.f64 %fd63, [%rd23];
fma.rn.f64 %fd72, %fd9, %fd63, %fd72;
st.shared.f64 [%rd59], %fd72;

BB23_24:
st.global.f64 [%rd23], %fd72;

BB23_25:
bar.sync 0;
mov.u32 %r101, %nctaid.x;
shl.b32 %r102, %r101, 4;
add.s32 %r104, %r102, %r104;
setp.lt.s32	%p20, %r104, %r48;
add.s32 %r103, %r103, 1;
@%p20 bra BB23_2;

BB23_26:
ret;
}


.visible .entry _Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i(
.param .u32 _Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_1,
.param .f64 _Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_6,
.param .f64 _Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<19>;
.reg .b32 %r<69>;
.reg .f64 %fd<69>;
.reg .b64 %rd<33>;

	.shared .align 8 .b8 _Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24253_36_non_const_XX[2048];

	.shared .align 8 .b8 _Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24254_36_non_const_SDOT[1024];

ld.param.u32 %r34, [_Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_0];
ld.param.u32 %r35, [_Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_1];
ld.param.f64 %fd10, [_Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_2];
ld.param.u64 %rd7, [_Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_3];
ld.param.u32 %r36, [_Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_4];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_5];
ld.param.u32 %r37, [_Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_6];
ld.param.f64 %fd11, [_Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_7];
ld.param.u64 %rd8, [_Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_8];
ld.param.u32 %r38, [_Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd9;
mov.u32 %r1, %tid.x;
shr.s32 %r39, %r1, 31;
shr.u32 %r40, %r39, 28;
add.s32 %r41, %r1, %r40;
shr.s32 %r2, %r41, 4;
and.b32 %r42, %r41, -16;
sub.s32 %r3, %r1, %r42;
setp.lt.s32	%p3, %r35, 1;
@%p3 bra BB24_21;

mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r34;
mul.lo.s32 %r46, %r45, %r37;
setp.gt.s32	%p4, %r37, -1;
selp.b32	%r4, 0, %r46, %p4;
mul.wide.s32 %rd10, %r2, 128;
mov.u64 %rd11, _Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24254_36_non_const_SDOT;
add.s64 %rd4, %rd11, %rd10;
mul.wide.s32 %rd12, %r3, 8;
add.s64 %rd2, %rd4, %rd12;
mul.wide.s32 %rd13, %r1, 8;
mov.u64 %rd14, _Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb1EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24253_36_non_const_XX;
add.s64 %rd3, %rd14, %rd13;
shl.b32 %r5, %r37, 7;
mov.u32 %r63, 0;
cvta.to.global.u64 %rd31, %rd8;

BB24_2:
mov.u32 %r47, %ctaid.x;
shl.b32 %r48, %r47, 3;
add.s32 %r7, %r48, %r63;
setp.ge.s32	%p5, %r7, %r35;
@%p5 bra BB24_21;

add.s32 %r8, %r7, %r2;
mov.u64 %rd15, 0;
st.shared.u64 [%rd2], %rd15;
setp.lt.s32	%p6, %r34, 1;
@%p6 bra BB24_16;

mad.lo.s32 %r9, %r8, %r36, %r3;
mov.u32 %r64, 0;

BB24_5:
mov.u32 %r10, %r64;
add.s32 %r64, %r10, 256;
min.s32 %r11, %r64, %r34;
bar.sync 0;
add.s32 %r12, %r10, %r1;
mad.lo.s32 %r13, %r12, %r37, %r4;
add.s32 %r51, %r11, -128;
setp.lt.s32	%p7, %r12, %r51;
mul.wide.s32 %rd16, %r13, 8;
add.s64 %rd5, %rd1, %rd16;
@%p7 bra BB24_8;
bra.uni BB24_6;

BB24_8:
ld.global.f64 %fd14, [%rd5];
mul.f64 %fd15, %fd14, %fd10;
st.shared.f64 [%rd3], %fd15;
add.s32 %r52, %r5, %r13;
mul.wide.s32 %rd17, %r52, 8;
add.s64 %rd18, %rd1, %rd17;
ld.global.f64 %fd16, [%rd18];
mul.f64 %fd17, %fd16, %fd10;
st.shared.f64 [%rd3+1024], %fd17;
bra.uni BB24_9;

BB24_6:
setp.ge.s32	%p8, %r12, %r11;
@%p8 bra BB24_9;

ld.global.f64 %fd12, [%rd5];
mul.f64 %fd13, %fd12, %fd10;
st.shared.f64 [%rd3], %fd13;

BB24_9:
setp.lt.s32	%p1, %r8, %r35;
bar.sync 0;
@!%p1 bra BB24_15;
bra.uni BB24_10;

BB24_10:
add.s32 %r68, %r9, %r10;
add.s32 %r67, %r10, %r3;
sub.s32 %r16, %r11, %r10;
add.s32 %r53, %r16, -16;
mov.f64 %fd66, 0d0000000000000000;
mov.f64 %fd67, %fd66;
setp.ge.s32	%p9, %r3, %r53;
mov.u32 %r65, %r3;
@%p9 bra BB24_12;

BB24_11:
mov.u32 %r17, %r65;
mul.wide.s32 %rd21, %r68, 8;
add.s64 %rd19, %rd7, %rd21;

	ld.global.nc.f64 %fd20, [%rd19];

	mul.wide.s32 %rd22, %r17, 8;
add.s64 %rd24, %rd14, %rd22;
ld.shared.f64 %fd22, [%rd24];
fma.rn.f64 %fd23, %fd20, %fd22, %fd67;
add.s32 %r54, %r68, 16;
mul.wide.s32 %rd25, %r54, 8;
add.s64 %rd20, %rd7, %rd25;

	ld.global.nc.f64 %fd21, [%rd20];

	ld.shared.f64 %fd24, [%rd24+128];
fma.rn.f64 %fd67, %fd21, %fd24, %fd23;
add.s32 %r68, %r68, 32;
add.s32 %r67, %r67, 32;
sub.s32 %r22, %r67, %r10;
setp.lt.s32	%p10, %r22, %r53;
mov.u32 %r65, %r22;
mov.f64 %fd66, %fd67;
@%p10 bra BB24_11;

BB24_12:
mov.f64 %fd65, %fd66;
sub.s32 %r66, %r67, %r10;
setp.ge.s32	%p11, %r66, %r16;
mov.f64 %fd64, %fd65;
@%p11 bra BB24_14;

BB24_13:
mul.wide.s32 %rd27, %r68, 8;
add.s64 %rd26, %rd7, %rd27;

	ld.global.nc.f64 %fd25, [%rd26];

	mul.wide.s32 %rd28, %r66, 8;
add.s64 %rd30, %rd14, %rd28;
ld.shared.f64 %fd26, [%rd30];
fma.rn.f64 %fd65, %fd25, %fd26, %fd65;
add.s32 %r68, %r68, 16;
add.s32 %r67, %r67, 16;
sub.s32 %r66, %r67, %r10;
setp.lt.s32	%p12, %r66, %r16;
mov.f64 %fd64, %fd65;
@%p12 bra BB24_13;

BB24_14:
ld.shared.f64 %fd27, [%rd2];
add.f64 %fd28, %fd64, %fd27;
st.shared.f64 [%rd2], %fd28;

BB24_15:
setp.lt.s32	%p13, %r64, %r34;
@%p13 bra BB24_5;

BB24_16:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p14, %r8, %r35;
and.pred %p15, %p14, %p2;
@!%p15 bra BB24_20;
bra.uni BB24_17;

BB24_17:
ld.shared.f64 %fd29, [%rd4];
ld.shared.f64 %fd30, [%rd4+8];
add.f64 %fd31, %fd30, %fd29;
ld.shared.f64 %fd32, [%rd4+16];
add.f64 %fd33, %fd32, %fd31;
ld.shared.f64 %fd34, [%rd4+24];
add.f64 %fd35, %fd34, %fd33;
ld.shared.f64 %fd36, [%rd4+32];
add.f64 %fd37, %fd36, %fd35;
ld.shared.f64 %fd38, [%rd4+40];
add.f64 %fd39, %fd38, %fd37;
ld.shared.f64 %fd40, [%rd4+48];
add.f64 %fd41, %fd40, %fd39;
ld.shared.f64 %fd42, [%rd4+56];
add.f64 %fd43, %fd42, %fd41;
ld.shared.f64 %fd44, [%rd4+64];
add.f64 %fd45, %fd44, %fd43;
ld.shared.f64 %fd46, [%rd4+72];
add.f64 %fd47, %fd46, %fd45;
ld.shared.f64 %fd48, [%rd4+80];
add.f64 %fd49, %fd48, %fd47;
ld.shared.f64 %fd50, [%rd4+88];
add.f64 %fd51, %fd50, %fd49;
ld.shared.f64 %fd52, [%rd4+96];
add.f64 %fd53, %fd52, %fd51;
ld.shared.f64 %fd54, [%rd4+104];
add.f64 %fd55, %fd54, %fd53;
ld.shared.f64 %fd56, [%rd4+112];
add.f64 %fd57, %fd56, %fd55;
ld.shared.f64 %fd58, [%rd4+120];
add.f64 %fd68, %fd58, %fd57;
st.shared.f64 [%rd4], %fd68;
sub.s32 %r57, %r44, %r35;
mul.lo.s32 %r58, %r57, %r38;
setp.gt.s32	%p16, %r38, -1;
selp.b32	%r59, 0, %r58, %p16;
mad.lo.s32 %r60, %r8, %r38, %r59;
mul.wide.s32 %rd32, %r60, 8;
add.s64 %rd6, %rd31, %rd32;
setp.eq.f64	%p17, %fd11, 0d0000000000000000;
@%p17 bra BB24_19;

ld.global.f64 %fd59, [%rd6];
fma.rn.f64 %fd68, %fd59, %fd11, %fd68;
st.shared.f64 [%rd4], %fd68;

BB24_19:
st.global.f64 [%rd6], %fd68;

BB24_20:
mov.u32 %r61, %nctaid.x;
shl.b32 %r62, %r61, 3;
add.s32 %r63, %r62, %r63;
setp.lt.s32	%p18, %r63, %r35;
@%p18 bra BB24_2;

BB24_21:
ret;
}


.visible .entry _Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i(
.param .u32 _Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_1,
.param .u64 _Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_6,
.param .u64 _Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<19>;
.reg .b32 %r<68>;
.reg .f64 %fd<69>;
.reg .b64 %rd<43>;

	.shared .align 8 .b8 _Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24267_36_non_const_XX[2048];

	.shared .align 8 .b8 _Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24268_36_non_const_SDOT[1024];

ld.param.u32 %r35, [_Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_0];
ld.param.u32 %r36, [_Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_1];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_2];
ld.param.u64 %rd6, [_Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_3];
ld.param.u32 %r37, [_Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_4];
ld.param.u64 %rd10, [_Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_5];
ld.param.u32 %r38, [_Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_6];
ld.param.u64 %rd7, [_Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_7];
ld.param.u64 %rd8, [_Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_8];
ld.param.u32 %r39, [_Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd10;
cvta.to.global.u64 %rd11, %rd9;
ld.global.f64 %fd1, [%rd11];
mov.u32 %r1, %tid.x;
shr.s32 %r40, %r1, 31;
shr.u32 %r41, %r40, 28;
add.s32 %r42, %r1, %r41;
shr.s32 %r2, %r42, 4;
and.b32 %r43, %r42, -16;
sub.s32 %r3, %r1, %r43;
setp.lt.s32	%p3, %r36, 1;
@%p3 bra BB25_21;

mov.u32 %r45, 1;
sub.s32 %r46, %r45, %r35;
mul.lo.s32 %r47, %r46, %r38;
setp.gt.s32	%p4, %r38, -1;
selp.b32	%r4, 0, %r47, %p4;
sub.s32 %r48, %r45, %r36;
mul.lo.s32 %r49, %r48, %r39;
setp.gt.s32	%p5, %r39, -1;
selp.b32	%r5, 0, %r49, %p5;
mul.wide.s32 %rd12, %r2, 128;
mov.u64 %rd13, _Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24268_36_non_const_SDOT;
add.s64 %rd14, %rd13, %rd12;
mul.wide.s32 %rd15, %r3, 8;
add.s64 %rd2, %rd14, %rd15;
mul.wide.s32 %rd16, %r1, 8;
mov.u64 %rd17, _Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24267_36_non_const_XX;
add.s64 %rd3, %rd17, %rd16;
shl.b32 %r6, %r38, 7;
mov.u32 %r62, 0;
cvta.to.global.u64 %rd37, %rd7;
cvta.to.global.u64 %rd38, %rd8;

BB25_2:
mov.u32 %r50, %ctaid.x;
shl.b32 %r51, %r50, 3;
add.s32 %r8, %r51, %r62;
setp.ge.s32	%p6, %r8, %r36;
@%p6 bra BB25_21;

add.s32 %r9, %r8, %r2;
mov.u64 %rd18, 0;
st.shared.u64 [%rd2], %rd18;
setp.lt.s32	%p7, %r35, 1;
@%p7 bra BB25_16;

mad.lo.s32 %r10, %r9, %r37, %r3;
mov.u32 %r63, 0;

BB25_5:
mov.u32 %r11, %r63;
add.s32 %r63, %r11, 256;
min.s32 %r12, %r63, %r35;
bar.sync 0;
add.s32 %r13, %r11, %r1;
mad.lo.s32 %r14, %r13, %r38, %r4;
add.s32 %r54, %r12, -128;
setp.lt.s32	%p8, %r13, %r54;
mul.wide.s32 %rd19, %r14, 8;
add.s64 %rd4, %rd1, %rd19;
@%p8 bra BB25_8;
bra.uni BB25_6;

BB25_8:
ld.global.f64 %fd14, [%rd4];
mul.f64 %fd15, %fd1, %fd14;
st.shared.f64 [%rd3], %fd15;
add.s32 %r55, %r6, %r14;
mul.wide.s32 %rd20, %r55, 8;
add.s64 %rd21, %rd1, %rd20;
ld.global.f64 %fd16, [%rd21];
mul.f64 %fd17, %fd1, %fd16;
st.shared.f64 [%rd3+1024], %fd17;
bra.uni BB25_9;

BB25_6:
setp.ge.s32	%p9, %r13, %r12;
@%p9 bra BB25_9;

ld.global.f64 %fd12, [%rd4];
mul.f64 %fd13, %fd1, %fd12;
st.shared.f64 [%rd3], %fd13;

BB25_9:
setp.lt.s32	%p1, %r9, %r36;
bar.sync 0;
@!%p1 bra BB25_15;
bra.uni BB25_10;

BB25_10:
add.s32 %r67, %r10, %r11;
add.s32 %r66, %r11, %r3;
sub.s32 %r17, %r12, %r11;
add.s32 %r56, %r17, -16;
mov.f64 %fd66, 0d0000000000000000;
mov.f64 %fd67, %fd66;
setp.ge.s32	%p10, %r3, %r56;
mov.u32 %r64, %r3;
@%p10 bra BB25_12;

BB25_11:
mov.u32 %r18, %r64;
mul.wide.s32 %rd24, %r67, 8;
add.s64 %rd22, %rd6, %rd24;

	ld.global.nc.f64 %fd20, [%rd22];

	mul.wide.s32 %rd25, %r18, 8;
add.s64 %rd27, %rd17, %rd25;
ld.shared.f64 %fd22, [%rd27];
fma.rn.f64 %fd23, %fd20, %fd22, %fd67;
add.s32 %r57, %r67, 16;
mul.wide.s32 %rd28, %r57, 8;
add.s64 %rd23, %rd6, %rd28;

	ld.global.nc.f64 %fd21, [%rd23];

	ld.shared.f64 %fd24, [%rd27+128];
fma.rn.f64 %fd67, %fd21, %fd24, %fd23;
add.s32 %r67, %r67, 32;
add.s32 %r66, %r66, 32;
sub.s32 %r23, %r66, %r11;
setp.lt.s32	%p11, %r23, %r56;
mov.u32 %r64, %r23;
mov.f64 %fd66, %fd67;
@%p11 bra BB25_11;

BB25_12:
mov.f64 %fd65, %fd66;
sub.s32 %r65, %r66, %r11;
setp.ge.s32	%p12, %r65, %r17;
mov.f64 %fd64, %fd65;
@%p12 bra BB25_14;

BB25_13:
mul.wide.s32 %rd30, %r67, 8;
add.s64 %rd29, %rd6, %rd30;

	ld.global.nc.f64 %fd25, [%rd29];

	mul.wide.s32 %rd31, %r65, 8;
add.s64 %rd33, %rd17, %rd31;
ld.shared.f64 %fd26, [%rd33];
fma.rn.f64 %fd65, %fd25, %fd26, %fd65;
add.s32 %r67, %r67, 16;
add.s32 %r66, %r66, 16;
sub.s32 %r65, %r66, %r11;
setp.lt.s32	%p13, %r65, %r17;
mov.f64 %fd64, %fd65;
@%p13 bra BB25_13;

BB25_14:
ld.shared.f64 %fd27, [%rd2];
add.f64 %fd28, %fd64, %fd27;
st.shared.f64 [%rd2], %fd28;

BB25_15:
setp.lt.s32	%p14, %r63, %r35;
@%p14 bra BB25_5;

BB25_16:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p15, %r9, %r36;
and.pred %p16, %p15, %p2;
@!%p16 bra BB25_20;
bra.uni BB25_17;

BB25_17:
ld.shared.f64 %fd29, [%rd14];
ld.shared.f64 %fd30, [%rd14+8];
add.f64 %fd31, %fd30, %fd29;
ld.shared.f64 %fd32, [%rd14+16];
add.f64 %fd33, %fd32, %fd31;
ld.shared.f64 %fd34, [%rd14+24];
add.f64 %fd35, %fd34, %fd33;
ld.shared.f64 %fd36, [%rd14+32];
add.f64 %fd37, %fd36, %fd35;
ld.shared.f64 %fd38, [%rd14+40];
add.f64 %fd39, %fd38, %fd37;
ld.shared.f64 %fd40, [%rd14+48];
add.f64 %fd41, %fd40, %fd39;
ld.shared.f64 %fd42, [%rd14+56];
add.f64 %fd43, %fd42, %fd41;
ld.shared.f64 %fd44, [%rd14+64];
add.f64 %fd45, %fd44, %fd43;
ld.shared.f64 %fd46, [%rd14+72];
add.f64 %fd47, %fd46, %fd45;
ld.shared.f64 %fd48, [%rd14+80];
add.f64 %fd49, %fd48, %fd47;
ld.shared.f64 %fd50, [%rd14+88];
add.f64 %fd51, %fd50, %fd49;
ld.shared.f64 %fd52, [%rd14+96];
add.f64 %fd53, %fd52, %fd51;
ld.shared.f64 %fd54, [%rd14+104];
add.f64 %fd55, %fd54, %fd53;
ld.shared.f64 %fd56, [%rd14+112];
add.f64 %fd57, %fd56, %fd55;
ld.shared.f64 %fd58, [%rd14+120];
add.f64 %fd68, %fd58, %fd57;
st.shared.f64 [%rd14], %fd68;
mad.lo.s32 %r59, %r9, %r39, %r5;
ld.global.f64 %fd9, [%rd37];
mul.wide.s32 %rd39, %r59, 8;
add.s64 %rd5, %rd38, %rd39;
setp.eq.f64	%p17, %fd9, 0d0000000000000000;
@%p17 bra BB25_19;

ld.global.f64 %fd59, [%rd5];
fma.rn.f64 %fd68, %fd9, %fd59, %fd68;
st.shared.f64 [%rd14], %fd68;

BB25_19:
st.global.f64 [%rd5], %fd68;

BB25_20:
mov.u32 %r60, %nctaid.x;
shl.b32 %r61, %r60, 3;
add.s32 %r62, %r61, %r62;
setp.lt.s32	%p18, %r62, %r36;
@%p18 bra BB25_2;

BB25_21:
ret;
}


.visible .entry _Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i(
.param .u32 _Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_1,
.param .f64 _Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_6,
.param .f64 _Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<19>;
.reg .b32 %r<69>;
.reg .f64 %fd<69>;
.reg .b64 %rd<33>;

	.shared .align 8 .b8 _Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24253_36_non_const_XX[2048];

	.shared .align 8 .b8 _Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24254_36_non_const_SDOT[1024];

ld.param.u32 %r34, [_Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_0];
ld.param.u32 %r35, [_Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_1];
ld.param.f64 %fd10, [_Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_2];
ld.param.u64 %rd7, [_Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_3];
ld.param.u32 %r36, [_Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_4];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_5];
ld.param.u32 %r37, [_Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_6];
ld.param.f64 %fd11, [_Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_7];
ld.param.u64 %rd8, [_Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_8];
ld.param.u32 %r38, [_Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd9;
mov.u32 %r1, %tid.x;
shr.s32 %r39, %r1, 31;
shr.u32 %r40, %r39, 28;
add.s32 %r41, %r1, %r40;
shr.s32 %r2, %r41, 4;
and.b32 %r42, %r41, -16;
sub.s32 %r3, %r1, %r42;
setp.lt.s32	%p3, %r35, 1;
@%p3 bra BB26_21;

mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r34;
mul.lo.s32 %r46, %r45, %r37;
setp.gt.s32	%p4, %r37, -1;
selp.b32	%r4, 0, %r46, %p4;
mul.wide.s32 %rd10, %r2, 128;
mov.u64 %rd11, _Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24254_36_non_const_SDOT;
add.s64 %rd4, %rd11, %rd10;
mul.wide.s32 %rd12, %r3, 8;
add.s64 %rd2, %rd4, %rd12;
mul.wide.s32 %rd13, %r1, 8;
mov.u64 %rd14, _Z17gemv2T_kernel_valIdddLi128ELi16ELi2ELi2ELb0EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24253_36_non_const_XX;
add.s64 %rd3, %rd14, %rd13;
shl.b32 %r5, %r37, 7;
mov.u32 %r63, 0;
cvta.to.global.u64 %rd31, %rd8;

BB26_2:
mov.u32 %r47, %ctaid.x;
shl.b32 %r48, %r47, 3;
add.s32 %r7, %r48, %r63;
setp.ge.s32	%p5, %r7, %r35;
@%p5 bra BB26_21;

add.s32 %r8, %r7, %r2;
mov.u64 %rd15, 0;
st.shared.u64 [%rd2], %rd15;
setp.lt.s32	%p6, %r34, 1;
@%p6 bra BB26_16;

mad.lo.s32 %r9, %r8, %r36, %r3;
mov.u32 %r64, 0;

BB26_5:
mov.u32 %r10, %r64;
add.s32 %r64, %r10, 256;
min.s32 %r11, %r64, %r34;
bar.sync 0;
add.s32 %r12, %r10, %r1;
mad.lo.s32 %r13, %r12, %r37, %r4;
add.s32 %r51, %r11, -128;
setp.lt.s32	%p7, %r12, %r51;
mul.wide.s32 %rd16, %r13, 8;
add.s64 %rd5, %rd1, %rd16;
@%p7 bra BB26_8;
bra.uni BB26_6;

BB26_8:
ld.global.f64 %fd14, [%rd5];
mul.f64 %fd15, %fd14, %fd10;
st.shared.f64 [%rd3], %fd15;
add.s32 %r52, %r5, %r13;
mul.wide.s32 %rd17, %r52, 8;
add.s64 %rd18, %rd1, %rd17;
ld.global.f64 %fd16, [%rd18];
mul.f64 %fd17, %fd16, %fd10;
st.shared.f64 [%rd3+1024], %fd17;
bra.uni BB26_9;

BB26_6:
setp.ge.s32	%p8, %r12, %r11;
@%p8 bra BB26_9;

ld.global.f64 %fd12, [%rd5];
mul.f64 %fd13, %fd12, %fd10;
st.shared.f64 [%rd3], %fd13;

BB26_9:
setp.lt.s32	%p1, %r8, %r35;
bar.sync 0;
@!%p1 bra BB26_15;
bra.uni BB26_10;

BB26_10:
add.s32 %r68, %r9, %r10;
add.s32 %r67, %r10, %r3;
sub.s32 %r16, %r11, %r10;
add.s32 %r53, %r16, -16;
mov.f64 %fd66, 0d0000000000000000;
mov.f64 %fd67, %fd66;
setp.ge.s32	%p9, %r3, %r53;
mov.u32 %r65, %r3;
@%p9 bra BB26_12;

BB26_11:
mov.u32 %r17, %r65;
mul.wide.s32 %rd21, %r68, 8;
add.s64 %rd19, %rd7, %rd21;

	ld.global.nc.f64 %fd20, [%rd19];

	mul.wide.s32 %rd22, %r17, 8;
add.s64 %rd24, %rd14, %rd22;
ld.shared.f64 %fd22, [%rd24];
fma.rn.f64 %fd23, %fd20, %fd22, %fd67;
add.s32 %r54, %r68, 16;
mul.wide.s32 %rd25, %r54, 8;
add.s64 %rd20, %rd7, %rd25;

	ld.global.nc.f64 %fd21, [%rd20];

	ld.shared.f64 %fd24, [%rd24+128];
fma.rn.f64 %fd67, %fd21, %fd24, %fd23;
add.s32 %r68, %r68, 32;
add.s32 %r67, %r67, 32;
sub.s32 %r22, %r67, %r10;
setp.lt.s32	%p10, %r22, %r53;
mov.u32 %r65, %r22;
mov.f64 %fd66, %fd67;
@%p10 bra BB26_11;

BB26_12:
mov.f64 %fd65, %fd66;
sub.s32 %r66, %r67, %r10;
setp.ge.s32	%p11, %r66, %r16;
mov.f64 %fd64, %fd65;
@%p11 bra BB26_14;

BB26_13:
mul.wide.s32 %rd27, %r68, 8;
add.s64 %rd26, %rd7, %rd27;

	ld.global.nc.f64 %fd25, [%rd26];

	mul.wide.s32 %rd28, %r66, 8;
add.s64 %rd30, %rd14, %rd28;
ld.shared.f64 %fd26, [%rd30];
fma.rn.f64 %fd65, %fd25, %fd26, %fd65;
add.s32 %r68, %r68, 16;
add.s32 %r67, %r67, 16;
sub.s32 %r66, %r67, %r10;
setp.lt.s32	%p12, %r66, %r16;
mov.f64 %fd64, %fd65;
@%p12 bra BB26_13;

BB26_14:
ld.shared.f64 %fd27, [%rd2];
add.f64 %fd28, %fd64, %fd27;
st.shared.f64 [%rd2], %fd28;

BB26_15:
setp.lt.s32	%p13, %r64, %r34;
@%p13 bra BB26_5;

BB26_16:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p14, %r8, %r35;
and.pred %p15, %p14, %p2;
@!%p15 bra BB26_20;
bra.uni BB26_17;

BB26_17:
ld.shared.f64 %fd29, [%rd4];
ld.shared.f64 %fd30, [%rd4+8];
add.f64 %fd31, %fd30, %fd29;
ld.shared.f64 %fd32, [%rd4+16];
add.f64 %fd33, %fd32, %fd31;
ld.shared.f64 %fd34, [%rd4+24];
add.f64 %fd35, %fd34, %fd33;
ld.shared.f64 %fd36, [%rd4+32];
add.f64 %fd37, %fd36, %fd35;
ld.shared.f64 %fd38, [%rd4+40];
add.f64 %fd39, %fd38, %fd37;
ld.shared.f64 %fd40, [%rd4+48];
add.f64 %fd41, %fd40, %fd39;
ld.shared.f64 %fd42, [%rd4+56];
add.f64 %fd43, %fd42, %fd41;
ld.shared.f64 %fd44, [%rd4+64];
add.f64 %fd45, %fd44, %fd43;
ld.shared.f64 %fd46, [%rd4+72];
add.f64 %fd47, %fd46, %fd45;
ld.shared.f64 %fd48, [%rd4+80];
add.f64 %fd49, %fd48, %fd47;
ld.shared.f64 %fd50, [%rd4+88];
add.f64 %fd51, %fd50, %fd49;
ld.shared.f64 %fd52, [%rd4+96];
add.f64 %fd53, %fd52, %fd51;
ld.shared.f64 %fd54, [%rd4+104];
add.f64 %fd55, %fd54, %fd53;
ld.shared.f64 %fd56, [%rd4+112];
add.f64 %fd57, %fd56, %fd55;
ld.shared.f64 %fd58, [%rd4+120];
add.f64 %fd68, %fd58, %fd57;
st.shared.f64 [%rd4], %fd68;
sub.s32 %r57, %r44, %r35;
mul.lo.s32 %r58, %r57, %r38;
setp.gt.s32	%p16, %r38, -1;
selp.b32	%r59, 0, %r58, %p16;
mad.lo.s32 %r60, %r8, %r38, %r59;
mul.wide.s32 %rd32, %r60, 8;
add.s64 %rd6, %rd31, %rd32;
setp.eq.f64	%p17, %fd11, 0d0000000000000000;
@%p17 bra BB26_19;

ld.global.f64 %fd59, [%rd6];
fma.rn.f64 %fd68, %fd59, %fd11, %fd68;
st.shared.f64 [%rd4], %fd68;

BB26_19:
st.global.f64 [%rd6], %fd68;

BB26_20:
mov.u32 %r61, %nctaid.x;
shl.b32 %r62, %r61, 3;
add.s32 %r63, %r62, %r63;
setp.lt.s32	%p18, %r63, %r35;
@%p18 bra BB26_2;

BB26_21:
ret;
}


.visible .entry _Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i(
.param .u32 _Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_1,
.param .u64 _Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_6,
.param .u64 _Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<19>;
.reg .b32 %r<68>;
.reg .f64 %fd<69>;
.reg .b64 %rd<43>;

	.shared .align 8 .b8 _Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24267_36_non_const_XX[2048];

	.shared .align 8 .b8 _Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24268_36_non_const_SDOT[1024];

ld.param.u32 %r35, [_Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_0];
ld.param.u32 %r36, [_Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_1];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_2];
ld.param.u64 %rd6, [_Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_3];
ld.param.u32 %r37, [_Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_4];
ld.param.u64 %rd10, [_Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_5];
ld.param.u32 %r38, [_Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_6];
ld.param.u64 %rd7, [_Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_7];
ld.param.u64 %rd8, [_Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_8];
ld.param.u32 %r39, [_Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd10;
cvta.to.global.u64 %rd11, %rd9;
ld.global.f64 %fd1, [%rd11];
mov.u32 %r1, %tid.x;
shr.s32 %r40, %r1, 31;
shr.u32 %r41, %r40, 28;
add.s32 %r42, %r1, %r41;
shr.s32 %r2, %r42, 4;
and.b32 %r43, %r42, -16;
sub.s32 %r3, %r1, %r43;
setp.lt.s32	%p3, %r36, 1;
@%p3 bra BB27_21;

mov.u32 %r45, 1;
sub.s32 %r46, %r45, %r35;
mul.lo.s32 %r47, %r46, %r38;
setp.gt.s32	%p4, %r38, -1;
selp.b32	%r4, 0, %r47, %p4;
sub.s32 %r48, %r45, %r36;
mul.lo.s32 %r49, %r48, %r39;
setp.gt.s32	%p5, %r39, -1;
selp.b32	%r5, 0, %r49, %p5;
mul.wide.s32 %rd12, %r2, 128;
mov.u64 %rd13, _Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24268_36_non_const_SDOT;
add.s64 %rd14, %rd13, %rd12;
mul.wide.s32 %rd15, %r3, 8;
add.s64 %rd2, %rd14, %rd15;
mul.wide.s32 %rd16, %r1, 8;
mov.u64 %rd17, _Z17gemv2T_kernel_refIdddLi128ELi16ELi2ELi2ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24267_36_non_const_XX;
add.s64 %rd3, %rd17, %rd16;
shl.b32 %r6, %r38, 7;
mov.u32 %r62, 0;
cvta.to.global.u64 %rd37, %rd7;
cvta.to.global.u64 %rd38, %rd8;

BB27_2:
mov.u32 %r50, %ctaid.x;
shl.b32 %r51, %r50, 3;
add.s32 %r8, %r51, %r62;
setp.ge.s32	%p6, %r8, %r36;
@%p6 bra BB27_21;

add.s32 %r9, %r8, %r2;
mov.u64 %rd18, 0;
st.shared.u64 [%rd2], %rd18;
setp.lt.s32	%p7, %r35, 1;
@%p7 bra BB27_16;

mad.lo.s32 %r10, %r9, %r37, %r3;
mov.u32 %r63, 0;

BB27_5:
mov.u32 %r11, %r63;
add.s32 %r63, %r11, 256;
min.s32 %r12, %r63, %r35;
bar.sync 0;
add.s32 %r13, %r11, %r1;
mad.lo.s32 %r14, %r13, %r38, %r4;
add.s32 %r54, %r12, -128;
setp.lt.s32	%p8, %r13, %r54;
mul.wide.s32 %rd19, %r14, 8;
add.s64 %rd4, %rd1, %rd19;
@%p8 bra BB27_8;
bra.uni BB27_6;

BB27_8:
ld.global.f64 %fd14, [%rd4];
mul.f64 %fd15, %fd1, %fd14;
st.shared.f64 [%rd3], %fd15;
add.s32 %r55, %r6, %r14;
mul.wide.s32 %rd20, %r55, 8;
add.s64 %rd21, %rd1, %rd20;
ld.global.f64 %fd16, [%rd21];
mul.f64 %fd17, %fd1, %fd16;
st.shared.f64 [%rd3+1024], %fd17;
bra.uni BB27_9;

BB27_6:
setp.ge.s32	%p9, %r13, %r12;
@%p9 bra BB27_9;

ld.global.f64 %fd12, [%rd4];
mul.f64 %fd13, %fd1, %fd12;
st.shared.f64 [%rd3], %fd13;

BB27_9:
setp.lt.s32	%p1, %r9, %r36;
bar.sync 0;
@!%p1 bra BB27_15;
bra.uni BB27_10;

BB27_10:
add.s32 %r67, %r10, %r11;
add.s32 %r66, %r11, %r3;
sub.s32 %r17, %r12, %r11;
add.s32 %r56, %r17, -16;
mov.f64 %fd66, 0d0000000000000000;
mov.f64 %fd67, %fd66;
setp.ge.s32	%p10, %r3, %r56;
mov.u32 %r64, %r3;
@%p10 bra BB27_12;

BB27_11:
mov.u32 %r18, %r64;
mul.wide.s32 %rd24, %r67, 8;
add.s64 %rd22, %rd6, %rd24;

	ld.global.nc.f64 %fd20, [%rd22];

	mul.wide.s32 %rd25, %r18, 8;
add.s64 %rd27, %rd17, %rd25;
ld.shared.f64 %fd22, [%rd27];
fma.rn.f64 %fd23, %fd20, %fd22, %fd67;
add.s32 %r57, %r67, 16;
mul.wide.s32 %rd28, %r57, 8;
add.s64 %rd23, %rd6, %rd28;

	ld.global.nc.f64 %fd21, [%rd23];

	ld.shared.f64 %fd24, [%rd27+128];
fma.rn.f64 %fd67, %fd21, %fd24, %fd23;
add.s32 %r67, %r67, 32;
add.s32 %r66, %r66, 32;
sub.s32 %r23, %r66, %r11;
setp.lt.s32	%p11, %r23, %r56;
mov.u32 %r64, %r23;
mov.f64 %fd66, %fd67;
@%p11 bra BB27_11;

BB27_12:
mov.f64 %fd65, %fd66;
sub.s32 %r65, %r66, %r11;
setp.ge.s32	%p12, %r65, %r17;
mov.f64 %fd64, %fd65;
@%p12 bra BB27_14;

BB27_13:
mul.wide.s32 %rd30, %r67, 8;
add.s64 %rd29, %rd6, %rd30;

	ld.global.nc.f64 %fd25, [%rd29];

	mul.wide.s32 %rd31, %r65, 8;
add.s64 %rd33, %rd17, %rd31;
ld.shared.f64 %fd26, [%rd33];
fma.rn.f64 %fd65, %fd25, %fd26, %fd65;
add.s32 %r67, %r67, 16;
add.s32 %r66, %r66, 16;
sub.s32 %r65, %r66, %r11;
setp.lt.s32	%p13, %r65, %r17;
mov.f64 %fd64, %fd65;
@%p13 bra BB27_13;

BB27_14:
ld.shared.f64 %fd27, [%rd2];
add.f64 %fd28, %fd64, %fd27;
st.shared.f64 [%rd2], %fd28;

BB27_15:
setp.lt.s32	%p14, %r63, %r35;
@%p14 bra BB27_5;

BB27_16:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p15, %r9, %r36;
and.pred %p16, %p15, %p2;
@!%p16 bra BB27_20;
bra.uni BB27_17;

BB27_17:
ld.shared.f64 %fd29, [%rd14];
ld.shared.f64 %fd30, [%rd14+8];
add.f64 %fd31, %fd30, %fd29;
ld.shared.f64 %fd32, [%rd14+16];
add.f64 %fd33, %fd32, %fd31;
ld.shared.f64 %fd34, [%rd14+24];
add.f64 %fd35, %fd34, %fd33;
ld.shared.f64 %fd36, [%rd14+32];
add.f64 %fd37, %fd36, %fd35;
ld.shared.f64 %fd38, [%rd14+40];
add.f64 %fd39, %fd38, %fd37;
ld.shared.f64 %fd40, [%rd14+48];
add.f64 %fd41, %fd40, %fd39;
ld.shared.f64 %fd42, [%rd14+56];
add.f64 %fd43, %fd42, %fd41;
ld.shared.f64 %fd44, [%rd14+64];
add.f64 %fd45, %fd44, %fd43;
ld.shared.f64 %fd46, [%rd14+72];
add.f64 %fd47, %fd46, %fd45;
ld.shared.f64 %fd48, [%rd14+80];
add.f64 %fd49, %fd48, %fd47;
ld.shared.f64 %fd50, [%rd14+88];
add.f64 %fd51, %fd50, %fd49;
ld.shared.f64 %fd52, [%rd14+96];
add.f64 %fd53, %fd52, %fd51;
ld.shared.f64 %fd54, [%rd14+104];
add.f64 %fd55, %fd54, %fd53;
ld.shared.f64 %fd56, [%rd14+112];
add.f64 %fd57, %fd56, %fd55;
ld.shared.f64 %fd58, [%rd14+120];
add.f64 %fd68, %fd58, %fd57;
st.shared.f64 [%rd14], %fd68;
mad.lo.s32 %r59, %r9, %r39, %r5;
ld.global.f64 %fd9, [%rd37];
mul.wide.s32 %rd39, %r59, 8;
add.s64 %rd5, %rd38, %rd39;
setp.eq.f64	%p17, %fd9, 0d0000000000000000;
@%p17 bra BB27_19;

ld.global.f64 %fd59, [%rd5];
fma.rn.f64 %fd68, %fd9, %fd59, %fd68;
st.shared.f64 [%rd14], %fd68;

BB27_19:
st.global.f64 [%rd5], %fd68;

BB27_20:
mov.u32 %r60, %nctaid.x;
shl.b32 %r61, %r60, 3;
add.s32 %r62, %r61, %r62;
setp.lt.s32	%p18, %r62, %r36;
@%p18 bra BB27_2;

BB27_21:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIdddLi128ELi1ELi2ELi2ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f64 _Z17gemv2N_kernel_valIdddLi128ELi1ELi2ELi2ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f64 _Z17gemv2N_kernel_valIdddLi128ELi1ELi2ELi2ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIdddLi128ELi1ELi2ELi2ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<18>;
.reg .b16 %rs<9>;
.reg .b32 %r<122>;
.reg .f64 %fd<40>;
.reg .b64 %rd<60>;

	.shared .align 8 .b8 _Z17gemv2N_kernel_valIdddLi128ELi1ELi2ELi2ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX[2048];

	.shared .align 8 .b8 _Z17gemv2N_kernel_valIdddLi128ELi1ELi2ELi2ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT[1024];

ld.param.f64 %fd10, [_Z17gemv2N_kernel_valIdddLi128ELi1ELi2ELi2ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f64 %fd11, [_Z17gemv2N_kernel_valIdddLi128ELi1ELi2ELi2ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r43, %r44}, [_Z17gemv2N_kernel_valIdddLi128ELi1ELi2ELi2ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r45, %r46}, [_Z17gemv2N_kernel_valIdddLi128ELi1ELi2ELi2ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r42, [_Z17gemv2N_kernel_valIdddLi128ELi1ELi2ELi2ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd30, [_Z17gemv2N_kernel_valIdddLi128ELi1ELi2ELi2ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_valIdddLi128ELi1ELi2ELi2ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_valIdddLi128ELi1ELi2ELi2ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r1, %tid.x;
shr.s32 %r47, %r1, 31;
shr.u32 %r48, %r47, 25;
add.s32 %r49, %r1, %r48;
and.b32 %r50, %r49, -128;
sub.s32 %r2, %r1, %r50;
setp.lt.s32	%p3, %r45, 1;
@%p3 bra BB28_23;

cvta.to.global.u64 %rd2, %rd29;
cvta.to.global.u64 %rd3, %rd30;
shr.s32 %r56, %r49, 7;
mov.u32 %r57, %ctaid.x;
mul.wide.s32 %rd31, %r56, 1024;
mov.u64 %rd32, _Z17gemv2N_kernel_valIdddLi128ELi1ELi2ELi2ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd33, %rd32, %rd31;
mul.wide.s32 %rd34, %r2, 8;
add.s64 %rd4, %rd33, %rd34;
mul.lo.s32 %r8, %r46, %r56;
add.s32 %r58, %r56, 1;
mul.lo.s32 %r9, %r58, %r46;
shl.b32 %r10, %r56, 8;
add.s32 %r59, %r10, %r2;
mul.wide.s32 %rd35, %r59, 8;
mov.u64 %rd36, _Z17gemv2N_kernel_valIdddLi128ELi1ELi2ELi2ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd5, %rd36, %rd35;
shl.b32 %r11, %r43, 1;
mul.wide.s32 %rd37, %r10, 8;
add.s64 %rd6, %rd36, %rd37;
mul.lo.s32 %r60, %r46, %r43;
mad.lo.s32 %r61, %r60, %r56, %r2;
shl.b32 %r62, %r57, 7;
add.s32 %r12, %r61, %r62;
mul.wide.s32 %rd7, %r11, 8;
add.s32 %r63, %r8, 1;
mad.lo.s32 %r64, %r43, %r63, %r2;
add.s32 %r13, %r64, %r62;
neg.s32 %r14, %r10;
mul.wide.s32 %rd8, %r43, 8;
mov.u32 %r112, 0;
mov.u32 %r111, %r112;

BB28_2:
add.s32 %r67, %r62, %r112;
setp.ge.s32	%p4, %r67, %r45;
@%p4 bra BB28_23;

mov.u64 %rd38, 0;
st.shared.u64 [%rd4], %rd38;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB28_17;

mov.u32 %r113, 0;
mov.u32 %r114, %r8;

BB28_5:
mov.u32 %r18, %r114;
add.s32 %r69, %r18, 256;
min.s32 %r70, %r69, %r46;
min.s32 %r19, %r70, %r9;
bar.sync 0;
add.s32 %r20, %r18, %r2;
mul.lo.s32 %r71, %r20, %r44;
add.s32 %r72, %r19, -128;
setp.lt.s32	%p6, %r20, %r72;
mul.wide.s32 %rd39, %r71, 8;
add.s64 %rd9, %rd2, %rd39;
@%p6 bra BB28_8;
bra.uni BB28_6;

BB28_8:
ld.global.f64 %fd14, [%rd9];
mul.f64 %fd15, %fd14, %fd10;
ld.global.f64 %fd16, [%rd9+1024];
st.shared.f64 [%rd5], %fd15;
mul.f64 %fd17, %fd16, %fd10;
st.shared.f64 [%rd5+1024], %fd17;
bra.uni BB28_9;

BB28_6:
setp.ge.s32	%p7, %r20, %r19;
@%p7 bra BB28_9;

ld.global.f64 %fd12, [%rd9];
mul.f64 %fd13, %fd12, %fd10;
st.shared.f64 [%rd5], %fd13;

BB28_9:
add.s32 %r76, %r67, %r2;
setp.lt.s32	%p1, %r76, %r45;
bar.sync 0;
@!%p1 bra BB28_16;
bra.uni BB28_10;

BB28_10:
mov.u64 %rd57, %rd6;
mad.lo.s32 %r120, %r18, %r43, %r76;
sub.s32 %r22, %r19, %r18;
add.s32 %r82, %r22, -1;
mul.lo.s32 %r83, %r43, %r113;
shl.b32 %r84, %r83, 8;
mov.u32 %r85, %nctaid.x;
mul.lo.s32 %r86, %r85, %r111;
shl.b32 %r87, %r86, 7;
add.s32 %r88, %r13, %r87;
add.s32 %r89, %r88, %r84;
mul.wide.s32 %rd40, %r89, 8;
add.s64 %rd55, %rd28, %rd40;
add.s32 %r90, %r12, %r87;
add.s32 %r91, %r90, %r84;
mul.wide.s32 %rd41, %r91, 8;
add.s64 %rd56, %rd28, %rd41;
mov.f64 %fd37, 0d0000000000000000;
mov.f64 %fd38, %fd37;
mov.u32 %r115, 0;
setp.lt.s32	%p8, %r82, 1;
mov.u32 %r118, %r10;
mov.u32 %r119, %r10;
@%p8 bra BB28_12;

BB28_11:
mov.u32 %r24, %r119;

	ld.global.cv.f64 %fd20, [%rd56];

	ld.shared.f64 %fd22, [%rd57];
fma.rn.f64 %fd23, %fd20, %fd22, %fd38;

	ld.global.cv.f64 %fd21, [%rd55];

	ld.shared.f64 %fd24, [%rd57+8];
fma.rn.f64 %fd38, %fd21, %fd24, %fd23;
add.s32 %r26, %r24, 2;
add.s32 %r120, %r120, %r11;
add.s64 %rd57, %rd57, 16;
add.s64 %rd56, %rd56, %rd7;
add.s64 %rd55, %rd55, %rd7;
add.s32 %r115, %r115, 2;
setp.lt.s32	%p9, %r115, %r82;
mov.u32 %r118, %r26;
mov.u32 %r119, %r26;
mov.f64 %fd37, %fd38;
@%p9 bra BB28_11;

BB28_12:
mov.f64 %fd35, %fd37;
sub.s32 %r93, %r118, %r10;
setp.ge.s32	%p10, %r93, %r22;
@%p10 bra BB28_15;

mul.wide.s32 %rd44, %r118, 8;
add.s64 %rd59, %rd36, %rd44;
add.s32 %r121, %r14, %r118;
mul.wide.s32 %rd46, %r120, 8;
add.s64 %rd58, %rd28, %rd46;
mov.f64 %fd36, %fd35;

BB28_14:

	ld.global.cv.f64 %fd25, [%rd58];

	ld.shared.f64 %fd26, [%rd59];
fma.rn.f64 %fd36, %fd25, %fd26, %fd36;
add.s64 %rd59, %rd59, 8;
add.s64 %rd58, %rd58, %rd8;
add.s32 %r121, %r121, 1;
setp.lt.s32	%p11, %r121, %r22;
mov.f64 %fd35, %fd36;
@%p11 bra BB28_14;

BB28_15:
ld.shared.f64 %fd27, [%rd4];
add.f64 %fd28, %fd35, %fd27;
st.shared.f64 [%rd4], %fd28;

BB28_16:
setp.lt.s32	%p12, %r69, %r9;
add.s32 %r113, %r113, 1;
mov.u32 %r114, %r69;
@%p12 bra BB28_5;

BB28_17:
add.s32 %r95, %r1, 127;
setp.lt.u32	%p2, %r95, 255;
bar.sync 0;
add.s32 %r99, %r67, %r2;
setp.lt.s32	%p13, %r99, %r45;
and.pred %p14, %p13, %p2;
@!%p14 bra BB28_22;
bra.uni BB28_18;

BB28_18:
setp.neu.f64	%p15, %fd11, 0d0000000000000000;
mov.u32 %r104, 1;
sub.s32 %r105, %r104, %r45;
mul.lo.s32 %r106, %r105, %r42;
setp.gt.s32	%p16, %r42, -1;
selp.b32	%r107, 0, %r106, %p16;
mad.lo.s32 %r108, %r99, %r42, %r107;
mul.wide.s32 %rd48, %r108, 8;
add.s64 %rd25, %rd3, %rd48;
@%p15 bra BB28_20;
bra.uni BB28_19;

BB28_20:
ld.global.f64 %fd29, [%rd25];
add.s64 %rd54, %rd32, %rd34;
ld.shared.f64 %fd30, [%rd54];
fma.rn.f64 %fd39, %fd29, %fd11, %fd30;
st.shared.f64 [%rd54], %fd39;
bra.uni BB28_21;

BB28_19:
add.s64 %rd51, %rd32, %rd34;
ld.shared.f64 %fd39, [%rd51];

BB28_21:
st.global.f64 [%rd25], %fd39;

BB28_22:
bar.sync 0;
mov.u32 %r109, %nctaid.x;
shl.b32 %r110, %r109, 7;
add.s32 %r112, %r110, %r112;
setp.lt.s32	%p17, %r112, %r45;
add.s32 %r111, %r111, 1;
@%p17 bra BB28_2;

BB28_23:
ret;
}


.visible .entry _Z17gemv2N_kernel_valIdddLi128ELi1ELi2ELi2ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f64 _Z17gemv2N_kernel_valIdddLi128ELi1ELi2ELi2ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f64 _Z17gemv2N_kernel_valIdddLi128ELi1ELi2ELi2ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z17gemv2N_kernel_valIdddLi128ELi1ELi2ELi2ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<19>;
.reg .b16 %rs<9>;
.reg .b32 %r<114>;
.reg .f64 %fd<40>;
.reg .b64 %rd<62>;

	.shared .align 8 .b8 _Z17gemv2N_kernel_valIdddLi128ELi1ELi2ELi2ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX[2048];

	.shared .align 8 .b8 _Z17gemv2N_kernel_valIdddLi128ELi1ELi2ELi2ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT[1024];

ld.param.f64 %fd10, [_Z17gemv2N_kernel_valIdddLi128ELi1ELi2ELi2ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f64 %fd11, [_Z17gemv2N_kernel_valIdddLi128ELi1ELi2ELi2ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r47, %r48}, [_Z17gemv2N_kernel_valIdddLi128ELi1ELi2ELi2ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r49, %r50}, [_Z17gemv2N_kernel_valIdddLi128ELi1ELi2ELi2ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r46, [_Z17gemv2N_kernel_valIdddLi128ELi1ELi2ELi2ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd30, [_Z17gemv2N_kernel_valIdddLi128ELi1ELi2ELi2ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_valIdddLi128ELi1ELi2ELi2ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_valIdddLi128ELi1ELi2ELi2ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
cvta.to.global.u64 %rd1, %rd29;
mov.u32 %r1, %tid.x;
shr.s32 %r51, %r1, 31;
shr.u32 %r52, %r51, 25;
add.s32 %r53, %r1, %r52;
and.b32 %r54, %r53, -128;
sub.s32 %r2, %r1, %r54;
setp.lt.s32	%p3, %r49, 1;
@%p3 bra BB29_23;

cvta.to.global.u64 %rd3, %rd30;
shr.s32 %r60, %r53, 7;
mov.u32 %r61, %ctaid.x;
mul.wide.s32 %rd31, %r60, 1024;
mov.u64 %rd32, _Z17gemv2N_kernel_valIdddLi128ELi1ELi2ELi2ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd33, %rd32, %rd31;
mul.wide.s32 %rd34, %r2, 8;
add.s64 %rd4, %rd33, %rd34;
mul.lo.s32 %r8, %r50, %r60;
add.s32 %r62, %r60, 1;
mul.lo.s32 %r9, %r62, %r50;
shl.b32 %r10, %r60, 8;
add.s32 %r63, %r10, %r2;
mul.wide.s32 %rd35, %r63, 8;
mov.u64 %rd36, _Z17gemv2N_kernel_valIdddLi128ELi1ELi2ELi2ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd5, %rd36, %rd35;
shl.b32 %r11, %r47, 1;
mul.wide.s32 %rd37, %r10, 8;
add.s64 %rd6, %rd36, %rd37;
mul.lo.s32 %r64, %r50, %r47;
mad.lo.s32 %r65, %r64, %r60, %r2;
shl.b32 %r66, %r61, 7;
add.s32 %r12, %r65, %r66;
mul.wide.s32 %rd7, %r11, 8;
add.s32 %r67, %r8, 1;
mad.lo.s32 %r68, %r47, %r67, %r2;
add.s32 %r13, %r68, %r66;
neg.s32 %r14, %r10;
mul.wide.s32 %rd8, %r47, 8;
mov.u32 %r104, 0;
mov.u32 %r103, %r104;

BB29_2:
add.s32 %r17, %r66, %r104;
setp.ge.s32	%p4, %r17, %r49;
@%p4 bra BB29_23;

add.s32 %r18, %r17, %r2;
mov.u64 %rd38, 0;
st.shared.u64 [%rd4], %rd38;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB29_17;

mov.u32 %r72, %nctaid.x;
shl.b32 %r73, %r72, 7;
mad.lo.s32 %r19, %r73, %r103, %r13;
mov.u32 %r105, 0;
mov.u32 %r106, %r8;

BB29_5:
mov.u32 %r21, %r106;
add.s32 %r74, %r21, 256;
min.s32 %r75, %r74, %r50;
min.s32 %r22, %r75, %r9;
bar.sync 0;
add.s32 %r23, %r21, %r2;
mov.u32 %r76, 1;
sub.s32 %r77, %r76, %r50;
mul.lo.s32 %r78, %r77, %r48;
setp.gt.s32	%p6, %r48, -1;
selp.b32	%r79, 0, %r78, %p6;
mad.lo.s32 %r24, %r23, %r48, %r79;
add.s32 %r80, %r22, -128;
setp.lt.s32	%p7, %r23, %r80;
mul.wide.s32 %rd39, %r24, 8;
add.s64 %rd9, %rd1, %rd39;
@%p7 bra BB29_8;
bra.uni BB29_6;

BB29_8:
ld.global.f64 %fd14, [%rd9];
mul.f64 %fd15, %fd14, %fd10;
st.shared.f64 [%rd5], %fd15;
shl.b32 %r81, %r48, 7;
add.s32 %r82, %r24, %r81;
mul.wide.s32 %rd40, %r82, 8;
add.s64 %rd41, %rd1, %rd40;
ld.global.f64 %fd16, [%rd41];
mul.f64 %fd17, %fd16, %fd10;
st.shared.f64 [%rd5+1024], %fd17;
bra.uni BB29_9;

BB29_6:
setp.ge.s32	%p8, %r23, %r22;
@%p8 bra BB29_9;

ld.global.f64 %fd12, [%rd9];
mul.f64 %fd13, %fd12, %fd10;
st.shared.f64 [%rd5], %fd13;

BB29_9:
setp.lt.s32	%p1, %r18, %r49;
bar.sync 0;
@!%p1 bra BB29_16;
bra.uni BB29_10;

BB29_10:
mul.lo.s32 %r84, %r47, %r105;
shl.b32 %r85, %r84, 8;
mad.lo.s32 %r88, %r73, %r103, %r12;
add.s32 %r89, %r88, %r85;
mul.wide.s32 %rd42, %r89, 8;
add.s64 %rd58, %rd28, %rd42;
add.s32 %r90, %r19, %r85;
mul.wide.s32 %rd43, %r90, 8;
add.s64 %rd57, %rd28, %rd43;
mov.u64 %rd59, %rd6;
mad.lo.s32 %r112, %r21, %r47, %r18;
sub.s32 %r26, %r22, %r21;
add.s32 %r91, %r26, -1;
mov.f64 %fd37, 0d0000000000000000;
mov.f64 %fd38, %fd37;
mov.u32 %r107, 0;
setp.lt.s32	%p9, %r91, 1;
mov.u32 %r110, %r10;
mov.u32 %r111, %r10;
@%p9 bra BB29_12;

BB29_11:
mov.u32 %r28, %r111;

	ld.global.cv.f64 %fd20, [%rd58];

	ld.shared.f64 %fd22, [%rd59];
fma.rn.f64 %fd23, %fd20, %fd22, %fd38;

	ld.global.cv.f64 %fd21, [%rd57];

	ld.shared.f64 %fd24, [%rd59+8];
fma.rn.f64 %fd38, %fd21, %fd24, %fd23;
add.s32 %r30, %r28, 2;
add.s32 %r112, %r112, %r11;
add.s64 %rd59, %rd59, 16;
add.s64 %rd58, %rd58, %rd7;
add.s64 %rd57, %rd57, %rd7;
add.s32 %r107, %r107, 2;
setp.lt.s32	%p10, %r107, %r91;
mov.u32 %r110, %r30;
mov.u32 %r111, %r30;
mov.f64 %fd37, %fd38;
@%p10 bra BB29_11;

BB29_12:
mov.f64 %fd35, %fd37;
sub.s32 %r93, %r110, %r10;
setp.ge.s32	%p11, %r93, %r26;
@%p11 bra BB29_15;

mul.wide.s32 %rd46, %r110, 8;
add.s64 %rd61, %rd36, %rd46;
add.s32 %r113, %r14, %r110;
mul.wide.s32 %rd48, %r112, 8;
add.s64 %rd60, %rd28, %rd48;
mov.f64 %fd36, %fd35;

BB29_14:

	ld.global.cv.f64 %fd25, [%rd60];

	ld.shared.f64 %fd26, [%rd61];
fma.rn.f64 %fd36, %fd25, %fd26, %fd36;
add.s64 %rd61, %rd61, 8;
add.s64 %rd60, %rd60, %rd8;
add.s32 %r113, %r113, 1;
setp.lt.s32	%p12, %r113, %r26;
mov.f64 %fd35, %fd36;
@%p12 bra BB29_14;

BB29_15:
ld.shared.f64 %fd27, [%rd4];
add.f64 %fd28, %fd35, %fd27;
st.shared.f64 [%rd4], %fd28;

BB29_16:
setp.lt.s32	%p13, %r74, %r9;
add.s32 %r105, %r105, 1;
mov.u32 %r106, %r74;
@%p13 bra BB29_5;

BB29_17:
add.s32 %r95, %r1, 127;
setp.lt.u32	%p2, %r95, 255;
bar.sync 0;
setp.lt.s32	%p14, %r18, %r49;
and.pred %p15, %p14, %p2;
@!%p15 bra BB29_22;
bra.uni BB29_18;

BB29_18:
setp.neu.f64	%p16, %fd11, 0d0000000000000000;
mov.u32 %r96, 1;
sub.s32 %r97, %r96, %r49;
mul.lo.s32 %r98, %r97, %r46;
setp.gt.s32	%p17, %r46, -1;
selp.b32	%r99, 0, %r98, %p17;
mad.lo.s32 %r100, %r18, %r46, %r99;
mul.wide.s32 %rd50, %r100, 8;
add.s64 %rd25, %rd3, %rd50;
@%p16 bra BB29_20;
bra.uni BB29_19;

BB29_20:
ld.global.f64 %fd29, [%rd25];
add.s64 %rd56, %rd32, %rd34;
ld.shared.f64 %fd30, [%rd56];
fma.rn.f64 %fd39, %fd29, %fd11, %fd30;
st.shared.f64 [%rd56], %fd39;
bra.uni BB29_21;

BB29_19:
add.s64 %rd53, %rd32, %rd34;
ld.shared.f64 %fd39, [%rd53];

BB29_21:
st.global.f64 [%rd25], %fd39;

BB29_22:
bar.sync 0;
mov.u32 %r101, %nctaid.x;
shl.b32 %r102, %r101, 7;
add.s32 %r104, %r102, %r104;
setp.lt.s32	%p18, %r104, %r49;
add.s32 %r103, %r103, 1;
@%p18 bra BB29_2;

BB29_23:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIdddLi128ELi1ELi2ELi2ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIdddLi128ELi1ELi2ELi2ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<18>;
.reg .b16 %rs<9>;
.reg .b32 %r<108>;
.reg .f64 %fd<40>;
.reg .b64 %rd<62>;

	.shared .align 8 .b8 _Z17gemv2N_kernel_refIdddLi128ELi1ELi2ELi2ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX[2048];

	.shared .align 8 .b8 _Z17gemv2N_kernel_refIdddLi128ELi1ELi2ELi2ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT[1024];

ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_refIdddLi128ELi1ELi2ELi2ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r48, %r49}, [_Z17gemv2N_kernel_refIdddLi128ELi1ELi2ELi2ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r45, [_Z17gemv2N_kernel_refIdddLi128ELi1ELi2ELi2ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd31, [_Z17gemv2N_kernel_refIdddLi128ELi1ELi2ELi2ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd30, [_Z17gemv2N_kernel_refIdddLi128ELi1ELi2ELi2ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_refIdddLi128ELi1ELi2ELi2ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refIdddLi128ELi1ELi2ELi2ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refIdddLi128ELi1ELi2ELi2ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd32, %rd27;
ld.global.f64 %fd1, [%rd32];
mov.u32 %r1, %tid.x;
shr.s32 %r50, %r1, 31;
shr.u32 %r51, %r50, 25;
add.s32 %r52, %r1, %r51;
and.b32 %r53, %r52, -128;
sub.s32 %r2, %r1, %r53;
setp.lt.s32	%p3, %r48, 1;
@%p3 bra BB30_23;

cvta.to.global.u64 %rd1, %rd28;
cvta.to.global.u64 %rd3, %rd30;
cvta.to.global.u64 %rd4, %rd31;
shr.s32 %r59, %r52, 7;
mov.u32 %r60, %ctaid.x;
mul.wide.s32 %rd33, %r59, 1024;
mov.u64 %rd34, _Z17gemv2N_kernel_refIdddLi128ELi1ELi2ELi2ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd35, %rd34, %rd33;
mul.wide.s32 %rd36, %r2, 8;
add.s64 %rd5, %rd35, %rd36;
mul.lo.s32 %r8, %r49, %r59;
add.s32 %r61, %r59, 1;
mul.lo.s32 %r9, %r61, %r49;
shl.b32 %r10, %r59, 8;
add.s32 %r62, %r10, %r2;
mul.wide.s32 %rd37, %r62, 8;
mov.u64 %rd38, _Z17gemv2N_kernel_refIdddLi128ELi1ELi2ELi2ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
add.s64 %rd6, %rd38, %rd37;
shl.b32 %r11, %r46, 1;
mul.wide.s32 %rd39, %r10, 8;
add.s64 %rd7, %rd38, %rd39;
mul.lo.s32 %r63, %r49, %r46;
mad.lo.s32 %r64, %r63, %r59, %r2;
shl.b32 %r65, %r60, 7;
add.s32 %r12, %r64, %r65;
mul.wide.s32 %rd8, %r11, 8;
add.s32 %r66, %r8, 1;
mad.lo.s32 %r67, %r46, %r66, %r2;
add.s32 %r13, %r67, %r65;
neg.s32 %r14, %r10;
mul.wide.s32 %rd9, %r46, 8;
mov.u32 %r98, 0;
mov.u32 %r97, %r98;

BB30_2:
add.s32 %r17, %r65, %r98;
setp.ge.s32	%p4, %r17, %r48;
@%p4 bra BB30_23;

add.s32 %r18, %r17, %r2;
mov.u64 %rd40, 0;
st.shared.u64 [%rd5], %rd40;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB30_17;

mov.u32 %r99, 0;
mov.u32 %r100, %r8;

BB30_5:
mov.u32 %r20, %r100;
mov.u32 %r71, %nctaid.x;
shl.b32 %r72, %r71, 7;
mad.lo.s32 %r21, %r72, %r97, %r13;
add.s32 %r73, %r20, 256;
min.s32 %r74, %r73, %r49;
min.s32 %r22, %r74, %r9;
bar.sync 0;
add.s32 %r23, %r20, %r2;
mul.lo.s32 %r75, %r23, %r47;
add.s32 %r76, %r22, -128;
setp.lt.s32	%p6, %r23, %r76;
mul.wide.s32 %rd41, %r75, 8;
add.s64 %rd10, %rd3, %rd41;
@%p6 bra BB30_8;
bra.uni BB30_6;

BB30_8:
ld.global.f64 %fd14, [%rd10];
mul.f64 %fd15, %fd1, %fd14;
ld.global.f64 %fd16, [%rd10+1024];
st.shared.f64 [%rd6], %fd15;
mul.f64 %fd17, %fd1, %fd16;
st.shared.f64 [%rd6+1024], %fd17;
bra.uni BB30_9;

BB30_6:
setp.ge.s32	%p7, %r23, %r22;
@%p7 bra BB30_9;

ld.global.f64 %fd12, [%rd10];
mul.f64 %fd13, %fd1, %fd12;
st.shared.f64 [%rd6], %fd13;

BB30_9:
setp.lt.s32	%p1, %r18, %r48;
bar.sync 0;
@!%p1 bra BB30_16;
bra.uni BB30_10;

BB30_10:
mov.u64 %rd59, %rd7;
mad.lo.s32 %r106, %r20, %r46, %r18;
sub.s32 %r25, %r22, %r20;
add.s32 %r78, %r25, -1;
mul.lo.s32 %r79, %r46, %r99;
shl.b32 %r80, %r79, 8;
add.s32 %r81, %r21, %r80;
mul.wide.s32 %rd42, %r81, 8;
add.s64 %rd57, %rd29, %rd42;
mad.lo.s32 %r84, %r72, %r97, %r12;
add.s32 %r85, %r84, %r80;
mul.wide.s32 %rd43, %r85, 8;
add.s64 %rd58, %rd29, %rd43;
mov.f64 %fd37, 0d0000000000000000;
mov.f64 %fd38, %fd37;
mov.u32 %r101, 0;
setp.lt.s32	%p8, %r78, 1;
mov.u32 %r104, %r10;
mov.u32 %r105, %r10;
@%p8 bra BB30_12;

BB30_11:
mov.u32 %r27, %r105;

	ld.global.cv.f64 %fd20, [%rd58];

	ld.shared.f64 %fd22, [%rd59];
fma.rn.f64 %fd23, %fd20, %fd22, %fd38;

	ld.global.cv.f64 %fd21, [%rd57];

	ld.shared.f64 %fd24, [%rd59+8];
fma.rn.f64 %fd38, %fd21, %fd24, %fd23;
add.s32 %r29, %r27, 2;
add.s32 %r106, %r106, %r11;
add.s64 %rd59, %rd59, 16;
add.s64 %rd58, %rd58, %rd8;
add.s64 %rd57, %rd57, %rd8;
add.s32 %r101, %r101, 2;
setp.lt.s32	%p9, %r101, %r78;
mov.u32 %r104, %r29;
mov.u32 %r105, %r29;
mov.f64 %fd37, %fd38;
@%p9 bra BB30_11;

BB30_12:
mov.f64 %fd35, %fd37;
sub.s32 %r87, %r104, %r10;
setp.ge.s32	%p10, %r87, %r25;
@%p10 bra BB30_15;

mul.wide.s32 %rd46, %r104, 8;
add.s64 %rd61, %rd38, %rd46;
add.s32 %r107, %r14, %r104;
mul.wide.s32 %rd48, %r106, 8;
add.s64 %rd60, %rd29, %rd48;
mov.f64 %fd36, %fd35;

BB30_14:

	ld.global.cv.f64 %fd25, [%rd60];

	ld.shared.f64 %fd26, [%rd61];
fma.rn.f64 %fd36, %fd25, %fd26, %fd36;
add.s64 %rd61, %rd61, 8;
add.s64 %rd60, %rd60, %rd9;
add.s32 %r107, %r107, 1;
setp.lt.s32	%p11, %r107, %r25;
mov.f64 %fd35, %fd36;
@%p11 bra BB30_14;

BB30_15:
ld.shared.f64 %fd27, [%rd5];
add.f64 %fd28, %fd35, %fd27;
st.shared.f64 [%rd5], %fd28;

BB30_16:
setp.lt.s32	%p12, %r73, %r9;
add.s32 %r99, %r99, 1;
mov.u32 %r100, %r73;
@%p12 bra BB30_5;

BB30_17:
add.s32 %r89, %r1, 127;
setp.lt.u32	%p2, %r89, 255;
bar.sync 0;
setp.lt.s32	%p13, %r18, %r48;
and.pred %p14, %p13, %p2;
@!%p14 bra BB30_22;
bra.uni BB30_18;

BB30_18:
mov.u32 %r90, 1;
sub.s32 %r91, %r90, %r48;
mul.lo.s32 %r92, %r91, %r45;
setp.gt.s32	%p15, %r45, -1;
selp.b32	%r93, 0, %r92, %p15;
mad.lo.s32 %r94, %r18, %r45, %r93;
ld.global.f64 %fd8, [%rd1];
setp.neu.f64	%p16, %fd8, 0d0000000000000000;
mul.wide.s32 %rd50, %r94, 8;
add.s64 %rd26, %rd4, %rd50;
@%p16 bra BB30_20;
bra.uni BB30_19;

BB30_20:
ld.global.f64 %fd29, [%rd26];
add.s64 %rd56, %rd34, %rd36;
ld.shared.f64 %fd30, [%rd56];
fma.rn.f64 %fd39, %fd8, %fd29, %fd30;
st.shared.f64 [%rd56], %fd39;
bra.uni BB30_21;

BB30_19:
add.s64 %rd53, %rd34, %rd36;
ld.shared.f64 %fd39, [%rd53];

BB30_21:
st.global.f64 [%rd26], %fd39;

BB30_22:
bar.sync 0;
mov.u32 %r95, %nctaid.x;
shl.b32 %r96, %r95, 7;
add.s32 %r98, %r96, %r98;
setp.lt.s32	%p17, %r98, %r48;
add.s32 %r97, %r97, 1;
@%p17 bra BB30_2;

BB30_23:
ret;
}


.visible .entry _Z17gemv2N_kernel_refIdddLi128ELi1ELi2ELi2ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refIdddLi128ELi1ELi2ELi2ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<19>;
.reg .b16 %rs<9>;
.reg .b32 %r<114>;
.reg .f64 %fd<40>;
.reg .b64 %rd<64>;

	.shared .align 8 .b8 _Z17gemv2N_kernel_refIdddLi128ELi1ELi2ELi2ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX[2048];

	.shared .align 8 .b8 _Z17gemv2N_kernel_refIdddLi128ELi1ELi2ELi2ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT[1024];

ld.param.v2.u32 {%r47, %r48}, [_Z17gemv2N_kernel_refIdddLi128ELi1ELi2ELi2ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r49, %r50}, [_Z17gemv2N_kernel_refIdddLi128ELi1ELi2ELi2ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r46, [_Z17gemv2N_kernel_refIdddLi128ELi1ELi2ELi2ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd31, [_Z17gemv2N_kernel_refIdddLi128ELi1ELi2ELi2ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_refIdddLi128ELi1ELi2ELi2ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refIdddLi128ELi1ELi2ELi2ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd30, [_Z17gemv2N_kernel_refIdddLi128ELi1ELi2ELi2ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refIdddLi128ELi1ELi2ELi2ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
cvta.to.global.u64 %rd32, %rd27;
cvta.to.global.u64 %rd1, %rd30;
ld.global.f64 %fd1, [%rd32];
mov.u32 %r1, %tid.x;
shr.s32 %r51, %r1, 31;
shr.u32 %r52, %r51, 25;
add.s32 %r53, %r1, %r52;
and.b32 %r54, %r53, -128;
sub.s32 %r2, %r1, %r54;
setp.lt.s32	%p3, %r49, 1;
@%p3 bra BB31_23;

cvta.to.global.u64 %rd2, %rd28;
cvta.to.global.u64 %rd4, %rd31;
shr.s32 %r60, %r53, 7;
mov.u32 %r61, %ctaid.x;
mul.wide.s32 %rd33, %r60, 1024;
mov.u64 %rd34, _Z17gemv2N_kernel_refIdddLi128ELi1ELi2ELi2ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd35, %rd34, %rd33;
mul.wide.s32 %rd36, %r2, 8;
add.s64 %rd5, %rd35, %rd36;
mul.lo.s32 %r8, %r50, %r60;
add.s32 %r62, %r60, 1;
mul.lo.s32 %r9, %r62, %r50;
shl.b32 %r10, %r60, 8;
add.s32 %r63, %r10, %r2;
mul.wide.s32 %rd37, %r63, 8;
mov.u64 %rd38, _Z17gemv2N_kernel_refIdddLi128ELi1ELi2ELi2ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
add.s64 %rd6, %rd38, %rd37;
shl.b32 %r11, %r47, 1;
mul.wide.s32 %rd39, %r10, 8;
add.s64 %rd7, %rd38, %rd39;
mul.lo.s32 %r64, %r50, %r47;
mad.lo.s32 %r65, %r64, %r60, %r2;
shl.b32 %r66, %r61, 7;
add.s32 %r12, %r65, %r66;
mul.wide.s32 %rd8, %r11, 8;
add.s32 %r67, %r8, 1;
mad.lo.s32 %r68, %r47, %r67, %r2;
add.s32 %r13, %r68, %r66;
neg.s32 %r14, %r10;
mul.wide.s32 %rd9, %r47, 8;
mov.u32 %r104, 0;
mov.u32 %r103, %r104;

BB31_2:
add.s32 %r17, %r66, %r104;
setp.ge.s32	%p4, %r17, %r49;
@%p4 bra BB31_23;

add.s32 %r18, %r17, %r2;
mov.u64 %rd40, 0;
st.shared.u64 [%rd5], %rd40;
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB31_17;

mov.u32 %r105, 0;
mov.u32 %r106, %r8;

BB31_5:
mov.u32 %r20, %r106;
mov.u32 %r72, %nctaid.x;
shl.b32 %r73, %r72, 7;
mad.lo.s32 %r21, %r73, %r103, %r13;
add.s32 %r74, %r20, 256;
min.s32 %r75, %r74, %r50;
min.s32 %r22, %r75, %r9;
bar.sync 0;
add.s32 %r23, %r20, %r2;
mov.u32 %r76, 1;
sub.s32 %r77, %r76, %r50;
mul.lo.s32 %r78, %r77, %r48;
setp.gt.s32	%p6, %r48, -1;
selp.b32	%r79, 0, %r78, %p6;
mad.lo.s32 %r24, %r23, %r48, %r79;
add.s32 %r80, %r22, -128;
setp.lt.s32	%p7, %r23, %r80;
mul.wide.s32 %rd41, %r24, 8;
add.s64 %rd10, %rd1, %rd41;
@%p7 bra BB31_8;
bra.uni BB31_6;

BB31_8:
ld.global.f64 %fd14, [%rd10];
mul.f64 %fd15, %fd1, %fd14;
st.shared.f64 [%rd6], %fd15;
shl.b32 %r81, %r48, 7;
add.s32 %r82, %r24, %r81;
mul.wide.s32 %rd42, %r82, 8;
add.s64 %rd43, %rd1, %rd42;
ld.global.f64 %fd16, [%rd43];
mul.f64 %fd17, %fd1, %fd16;
st.shared.f64 [%rd6+1024], %fd17;
bra.uni BB31_9;

BB31_6:
setp.ge.s32	%p8, %r23, %r22;
@%p8 bra BB31_9;

ld.global.f64 %fd12, [%rd10];
mul.f64 %fd13, %fd1, %fd12;
st.shared.f64 [%rd6], %fd13;

BB31_9:
setp.lt.s32	%p1, %r18, %r49;
bar.sync 0;
@!%p1 bra BB31_16;
bra.uni BB31_10;

BB31_10:
mov.u64 %rd61, %rd7;
mad.lo.s32 %r112, %r20, %r47, %r18;
sub.s32 %r26, %r22, %r20;
add.s32 %r84, %r26, -1;
mul.lo.s32 %r85, %r47, %r105;
shl.b32 %r86, %r85, 8;
add.s32 %r87, %r21, %r86;
mul.wide.s32 %rd44, %r87, 8;
add.s64 %rd59, %rd29, %rd44;
mad.lo.s32 %r90, %r73, %r103, %r12;
add.s32 %r91, %r90, %r86;
mul.wide.s32 %rd45, %r91, 8;
add.s64 %rd60, %rd29, %rd45;
mov.f64 %fd37, 0d0000000000000000;
mov.f64 %fd38, %fd37;
mov.u32 %r107, 0;
setp.lt.s32	%p9, %r84, 1;
mov.u32 %r110, %r10;
mov.u32 %r111, %r10;
@%p9 bra BB31_12;

BB31_11:
mov.u32 %r28, %r111;

	ld.global.cv.f64 %fd20, [%rd60];

	ld.shared.f64 %fd22, [%rd61];
fma.rn.f64 %fd23, %fd20, %fd22, %fd38;

	ld.global.cv.f64 %fd21, [%rd59];

	ld.shared.f64 %fd24, [%rd61+8];
fma.rn.f64 %fd38, %fd21, %fd24, %fd23;
add.s32 %r30, %r28, 2;
add.s32 %r112, %r112, %r11;
add.s64 %rd61, %rd61, 16;
add.s64 %rd60, %rd60, %rd8;
add.s64 %rd59, %rd59, %rd8;
add.s32 %r107, %r107, 2;
setp.lt.s32	%p10, %r107, %r84;
mov.u32 %r110, %r30;
mov.u32 %r111, %r30;
mov.f64 %fd37, %fd38;
@%p10 bra BB31_11;

BB31_12:
mov.f64 %fd35, %fd37;
sub.s32 %r93, %r110, %r10;
setp.ge.s32	%p11, %r93, %r26;
@%p11 bra BB31_15;

mul.wide.s32 %rd48, %r110, 8;
add.s64 %rd63, %rd38, %rd48;
add.s32 %r113, %r14, %r110;
mul.wide.s32 %rd50, %r112, 8;
add.s64 %rd62, %rd29, %rd50;
mov.f64 %fd36, %fd35;

BB31_14:

	ld.global.cv.f64 %fd25, [%rd62];

	ld.shared.f64 %fd26, [%rd63];
fma.rn.f64 %fd36, %fd25, %fd26, %fd36;
add.s64 %rd63, %rd63, 8;
add.s64 %rd62, %rd62, %rd9;
add.s32 %r113, %r113, 1;
setp.lt.s32	%p12, %r113, %r26;
mov.f64 %fd35, %fd36;
@%p12 bra BB31_14;

BB31_15:
ld.shared.f64 %fd27, [%rd5];
add.f64 %fd28, %fd35, %fd27;
st.shared.f64 [%rd5], %fd28;

BB31_16:
setp.lt.s32	%p13, %r74, %r9;
add.s32 %r105, %r105, 1;
mov.u32 %r106, %r74;
@%p13 bra BB31_5;

BB31_17:
add.s32 %r95, %r1, 127;
setp.lt.u32	%p2, %r95, 255;
bar.sync 0;
setp.lt.s32	%p14, %r18, %r49;
and.pred %p15, %p14, %p2;
@!%p15 bra BB31_22;
bra.uni BB31_18;

BB31_18:
mov.u32 %r96, 1;
sub.s32 %r97, %r96, %r49;
mul.lo.s32 %r98, %r97, %r46;
setp.gt.s32	%p16, %r46, -1;
selp.b32	%r99, 0, %r98, %p16;
mad.lo.s32 %r100, %r18, %r46, %r99;
ld.global.f64 %fd8, [%rd2];
setp.neu.f64	%p17, %fd8, 0d0000000000000000;
mul.wide.s32 %rd52, %r100, 8;
add.s64 %rd26, %rd4, %rd52;
@%p17 bra BB31_20;
bra.uni BB31_19;

BB31_20:
ld.global.f64 %fd29, [%rd26];
add.s64 %rd58, %rd34, %rd36;
ld.shared.f64 %fd30, [%rd58];
fma.rn.f64 %fd39, %fd8, %fd29, %fd30;
st.shared.f64 [%rd58], %fd39;
bra.uni BB31_21;

BB31_19:
add.s64 %rd55, %rd34, %rd36;
ld.shared.f64 %fd39, [%rd55];

BB31_21:
st.global.f64 [%rd26], %fd39;

BB31_22:
bar.sync 0;
mov.u32 %r101, %nctaid.x;
shl.b32 %r102, %r101, 7;
add.s32 %r104, %r102, %r104;
setp.lt.s32	%p18, %r104, %r49;
add.s32 %r103, %r103, 1;
@%p18 bra BB31_2;

BB31_23:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIdddLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f64 _Z18gemvNSP_kernel_valIdddLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f64 _Z18gemvNSP_kernel_valIdddLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIdddLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<18>;
.reg .b16 %rs<9>;
.reg .b32 %r<97>;
.reg .f64 %fd<45>;
.reg .b64 %rd<47>;


ld.param.f64 %fd9, [_Z18gemvNSP_kernel_valIdddLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f64 %fd10, [_Z18gemvNSP_kernel_valIdddLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valIdddLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valIdddLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_valIdddLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valIdddLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valIdddLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_valIdddLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f64 %fd43, 0d0000000000000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB32_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r95, %r28, 2;
setp.ge.s32	%p2, %r95, %r20;
@%p2 bra BB32_8;

mov.f64 %fd43, 0d0000000000000000;

BB32_3:
mov.u32 %r93, %r95;
mov.u32 %r5, %r93;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB32_5;
bra.uni BB32_4;

BB32_5:
mov.u32 %r96, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r94, %r5;
@%p4 bra BB32_7;

BB32_6:
mov.u32 %r7, %r94;
mul.wide.s32 %rd26, %r7, 8;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.f64 %fd25, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 8;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.f64 %fd26, [%rd25];

	fma.rn.f64 %fd43, %fd25, %fd26, %fd43;
add.s32 %r96, %r96, 1;
setp.lt.s32	%p5, %r96, 4;
add.s32 %r10, %r96, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r94, %r10;
@%p7 bra BB32_6;
bra.uni BB32_7;

BB32_4:
mul.wide.s32 %rd18, %r5, 8;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.f64 %fd14, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 8;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.f64 %fd15, [%rd11];

	fma.rn.f64 %fd22, %fd14, %fd15, %fd43;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 8;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.f64 %fd16, [%rd12];

	mul.wide.s32 %rd21, %r17, 8;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.f64 %fd17, [%rd13];

	fma.rn.f64 %fd23, %fd16, %fd17, %fd22;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 8;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.f64 %fd18, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.f64 %fd19, [%rd15];

	fma.rn.f64 %fd24, %fd18, %fd19, %fd23;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 8;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.f64 %fd20, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.f64 %fd21, [%rd17];

	fma.rn.f64 %fd43, %fd20, %fd21, %fd24;

BB32_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r95, %r44, %r45, %r5;
setp.lt.s32	%p8, %r95, %r20;
@%p8 bra BB32_3;

BB32_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 8;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f64 [%rd3], %fd43;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 8;
@%p9 bra BB32_11;

bar.sync 0;
add.s32 %r52, %r50, -8;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB32_11;

ld.shared.f64 %fd27, [%rd3];
add.s32 %r55, %r47, 8;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 8;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f64 %fd28, [%rd32];
add.f64 %fd29, %fd27, %fd28;
st.shared.f64 [%rd3], %fd29;

BB32_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 3;
@%p11 bra BB32_13;

ld.shared.f64 %fd30, [%rd3];
add.s32 %r61, %r47, 4;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 8;
add.s64 %rd35, %rd29, %rd33;
ld.shared.f64 %fd31, [%rd35];
add.f64 %fd32, %fd30, %fd31;
st.shared.f64 [%rd3], %fd32;

BB32_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 1;
@%p12 bra BB32_15;

ld.shared.f64 %fd33, [%rd3];
add.s32 %r67, %r47, 2;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 8;
add.s64 %rd38, %rd29, %rd36;
ld.shared.f64 %fd34, [%rd38];
add.f64 %fd35, %fd33, %fd34;
st.shared.f64 [%rd3], %fd35;

BB32_15:
bar.sync 0;
setp.gt.s32	%p13, %r47, 0;
@%p13 bra BB32_17;

ld.shared.f64 %fd36, [%rd3];
add.s32 %r73, %r47, 1;
mad.lo.s32 %r76, %r73, %r21, %r23;
mul.wide.u32 %rd39, %r76, 8;
add.s64 %rd41, %rd29, %rd39;
ld.shared.f64 %fd37, [%rd41];
add.f64 %fd38, %fd36, %fd37;
st.shared.f64 [%rd3], %fd38;

BB32_17:
setp.lt.s32	%p14, %r24, %r19;
setp.eq.s32	%p15, %r47, 0;
and.pred %p16, %p14, %p15;
@!%p16 bra BB32_21;
bra.uni BB32_18;

BB32_18:
shr.s32 %r82, %r16, 31;
cvta.to.global.u64 %rd42, %rd9;
mov.u32 %r83, 1;
sub.s32 %r84, %r83, %r19;
and.b32 %r85, %r82, %r84;
add.s32 %r90, %r24, %r85;
mul.lo.s32 %r91, %r90, %r16;
mul.wide.s32 %rd43, %r91, 8;
add.s64 %rd4, %rd42, %rd43;
mov.f64 %fd44, 0d0000000000000000;
setp.eq.f64	%p17, %fd10, 0d0000000000000000;
@%p17 bra BB32_20;

ld.global.f64 %fd40, [%rd4];
mul.f64 %fd44, %fd40, %fd10;

BB32_20:
mul.wide.s32 %rd44, %r23, 8;
add.s64 %rd46, %rd29, %rd44;
ld.shared.f64 %fd41, [%rd46];
fma.rn.f64 %fd42, %fd41, %fd9, %fd44;
st.global.f64 [%rd4], %fd42;

BB32_21:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIdddLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIdddLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<18>;
.reg .b16 %rs<9>;
.reg .b32 %r<97>;
.reg .f64 %fd<45>;
.reg .b64 %rd<49>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refIdddLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refIdddLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refIdddLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIdddLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_refIdddLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_refIdddLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refIdddLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refIdddLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f64 %fd43, 0d0000000000000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB33_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r95, %r28, 2;
setp.ge.s32	%p2, %r95, %r20;
@%p2 bra BB33_8;

mov.f64 %fd43, 0d0000000000000000;

BB33_3:
mov.u32 %r93, %r95;
mov.u32 %r5, %r93;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB33_5;
bra.uni BB33_4;

BB33_5:
mov.u32 %r96, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r94, %r5;
@%p4 bra BB33_7;

BB33_6:
mov.u32 %r7, %r94;
mul.wide.s32 %rd26, %r7, 8;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.f64 %fd24, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 8;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.f64 %fd25, [%rd25];

	fma.rn.f64 %fd43, %fd24, %fd25, %fd43;
add.s32 %r96, %r96, 1;
setp.lt.s32	%p5, %r96, 4;
add.s32 %r10, %r96, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r94, %r10;
@%p7 bra BB33_6;
bra.uni BB33_7;

BB33_4:
mul.wide.s32 %rd18, %r5, 8;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.f64 %fd13, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 8;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.f64 %fd14, [%rd11];

	fma.rn.f64 %fd21, %fd13, %fd14, %fd43;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 8;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.f64 %fd15, [%rd12];

	mul.wide.s32 %rd21, %r17, 8;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.f64 %fd16, [%rd13];

	fma.rn.f64 %fd22, %fd15, %fd16, %fd21;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 8;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.f64 %fd17, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.f64 %fd18, [%rd15];

	fma.rn.f64 %fd23, %fd17, %fd18, %fd22;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 8;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.f64 %fd19, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.f64 %fd20, [%rd17];

	fma.rn.f64 %fd43, %fd19, %fd20, %fd23;

BB33_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r95, %r44, %r45, %r5;
setp.lt.s32	%p8, %r95, %r20;
@%p8 bra BB33_3;

BB33_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 8;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f64 [%rd3], %fd43;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 8;
@%p9 bra BB33_11;

bar.sync 0;
add.s32 %r52, %r50, -8;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB33_11;

ld.shared.f64 %fd26, [%rd3];
add.s32 %r55, %r47, 8;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 8;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f64 %fd27, [%rd32];
add.f64 %fd28, %fd26, %fd27;
st.shared.f64 [%rd3], %fd28;

BB33_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 3;
@%p11 bra BB33_13;

ld.shared.f64 %fd29, [%rd3];
add.s32 %r61, %r47, 4;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 8;
add.s64 %rd35, %rd29, %rd33;
ld.shared.f64 %fd30, [%rd35];
add.f64 %fd31, %fd29, %fd30;
st.shared.f64 [%rd3], %fd31;

BB33_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 1;
@%p12 bra BB33_15;

ld.shared.f64 %fd32, [%rd3];
add.s32 %r67, %r47, 2;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 8;
add.s64 %rd38, %rd29, %rd36;
ld.shared.f64 %fd33, [%rd38];
add.f64 %fd34, %fd32, %fd33;
st.shared.f64 [%rd3], %fd34;

BB33_15:
bar.sync 0;
setp.gt.s32	%p13, %r47, 0;
@%p13 bra BB33_17;

ld.shared.f64 %fd35, [%rd3];
add.s32 %r73, %r47, 1;
mad.lo.s32 %r76, %r73, %r21, %r23;
mul.wide.u32 %rd39, %r76, 8;
add.s64 %rd41, %rd29, %rd39;
ld.shared.f64 %fd36, [%rd41];
add.f64 %fd37, %fd35, %fd36;
st.shared.f64 [%rd3], %fd37;

BB33_17:
setp.lt.s32	%p14, %r24, %r19;
setp.eq.s32	%p15, %r47, 0;
and.pred %p16, %p14, %p15;
@!%p16 bra BB33_21;
bra.uni BB33_18;

BB33_18:
shr.s32 %r82, %r16, 31;
cvta.to.global.u64 %rd42, %rd6;
cvta.to.global.u64 %rd43, %rd9;
mov.u32 %r83, 1;
sub.s32 %r84, %r83, %r19;
and.b32 %r85, %r82, %r84;
add.s32 %r90, %r24, %r85;
mul.lo.s32 %r91, %r90, %r16;
ld.global.f64 %fd7, [%rd42];
mul.wide.s32 %rd44, %r91, 8;
add.s64 %rd4, %rd43, %rd44;
mov.f64 %fd44, 0d0000000000000000;
setp.eq.f64	%p17, %fd7, 0d0000000000000000;
@%p17 bra BB33_20;

ld.global.f64 %fd39, [%rd4];
mul.f64 %fd44, %fd39, %fd7;

BB33_20:
cvta.to.global.u64 %rd45, %rd5;
mul.wide.s32 %rd46, %r23, 8;
add.s64 %rd48, %rd29, %rd46;
ld.global.f64 %fd40, [%rd45];
ld.shared.f64 %fd41, [%rd48];
fma.rn.f64 %fd42, %fd41, %fd40, %fd44;
st.global.f64 [%rd4], %fd42;

BB33_21:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIdddLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f64 _Z18gemvNSP_kernel_valIdddLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f64 _Z18gemvNSP_kernel_valIdddLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIdddLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<15>;
.reg .b16 %rs<9>;
.reg .b32 %r<79>;
.reg .f64 %fd<36>;
.reg .b64 %rd<38>;


ld.param.f64 %fd9, [_Z18gemvNSP_kernel_valIdddLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f64 %fd10, [_Z18gemvNSP_kernel_valIdddLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valIdddLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valIdddLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_valIdddLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valIdddLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valIdddLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_valIdddLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f64 %fd34, 0d0000000000000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB34_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r77, %r28, 2;
setp.ge.s32	%p2, %r77, %r20;
@%p2 bra BB34_8;

mov.f64 %fd34, 0d0000000000000000;

BB34_3:
mov.u32 %r75, %r77;
mov.u32 %r5, %r75;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB34_5;
bra.uni BB34_4;

BB34_5:
mov.u32 %r78, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r76, %r5;
@%p4 bra BB34_7;

BB34_6:
mov.u32 %r7, %r76;
mul.wide.s32 %rd26, %r7, 8;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.f64 %fd25, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 8;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.f64 %fd26, [%rd25];

	fma.rn.f64 %fd34, %fd25, %fd26, %fd34;
add.s32 %r78, %r78, 1;
setp.lt.s32	%p5, %r78, 4;
add.s32 %r10, %r78, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r76, %r10;
@%p7 bra BB34_6;
bra.uni BB34_7;

BB34_4:
mul.wide.s32 %rd18, %r5, 8;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.f64 %fd14, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 8;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.f64 %fd15, [%rd11];

	fma.rn.f64 %fd22, %fd14, %fd15, %fd34;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 8;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.f64 %fd16, [%rd12];

	mul.wide.s32 %rd21, %r17, 8;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.f64 %fd17, [%rd13];

	fma.rn.f64 %fd23, %fd16, %fd17, %fd22;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 8;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.f64 %fd18, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.f64 %fd19, [%rd15];

	fma.rn.f64 %fd24, %fd18, %fd19, %fd23;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 8;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.f64 %fd20, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.f64 %fd21, [%rd17];

	fma.rn.f64 %fd34, %fd20, %fd21, %fd24;

BB34_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r77, %r44, %r45, %r5;
setp.lt.s32	%p8, %r77, %r20;
@%p8 bra BB34_3;

BB34_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 8;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f64 [%rd3], %fd34;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 1;
@%p9 bra BB34_11;

bar.sync 0;
add.s32 %r52, %r50, -1;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB34_11;

ld.shared.f64 %fd27, [%rd3];
add.s32 %r55, %r47, 1;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 8;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f64 %fd28, [%rd32];
add.f64 %fd29, %fd27, %fd28;
st.shared.f64 [%rd3], %fd29;

BB34_11:
setp.lt.s32	%p11, %r24, %r19;
setp.eq.s32	%p12, %r47, 0;
and.pred %p13, %p11, %p12;
@!%p13 bra BB34_15;
bra.uni BB34_12;

BB34_12:
shr.s32 %r64, %r16, 31;
cvta.to.global.u64 %rd33, %rd9;
mov.u32 %r65, 1;
sub.s32 %r66, %r65, %r19;
and.b32 %r67, %r64, %r66;
add.s32 %r72, %r24, %r67;
mul.lo.s32 %r73, %r72, %r16;
mul.wide.s32 %rd34, %r73, 8;
add.s64 %rd4, %rd33, %rd34;
mov.f64 %fd35, 0d0000000000000000;
setp.eq.f64	%p14, %fd10, 0d0000000000000000;
@%p14 bra BB34_14;

ld.global.f64 %fd31, [%rd4];
mul.f64 %fd35, %fd31, %fd10;

BB34_14:
mul.wide.s32 %rd35, %r23, 8;
add.s64 %rd37, %rd29, %rd35;
ld.shared.f64 %fd32, [%rd37];
fma.rn.f64 %fd33, %fd32, %fd9, %fd35;
st.global.f64 [%rd4], %fd33;

BB34_15:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIdddLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f64 _Z18gemvNSP_kernel_valIdddLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f64 _Z18gemvNSP_kernel_valIdddLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIdddLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .b32 %r<105>;
.reg .f64 %fd<61>;
.reg .b64 %rd<53>;


ld.param.f64 %fd27, [_Z18gemvNSP_kernel_valIdddLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f64 %fd28, [_Z18gemvNSP_kernel_valIdddLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_valIdddLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_valIdddLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_valIdddLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_valIdddLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_valIdddLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_valIdddLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f64 %fd59, 0d0000000000000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB35_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r103, %r31, 2;
setp.ge.s32	%p2, %r103, %r23;
@%p2 bra BB35_23;

mov.f64 %fd59, 0d0000000000000000;

BB35_3:
mov.u32 %r101, %r103;
mov.u32 %r6, %r101;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB35_17;
bra.uni BB35_4;

BB35_17:
mov.u32 %r104, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r102, %r6;
@%p8 bra BB35_22;

BB35_18:
mov.u32 %r10, %r102;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB35_20;
bra.uni BB35_19;

BB35_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 8;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.f64 %fd58, [%rd39];

	bra.uni BB35_21;

BB35_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 8;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.f64 %fd58, [%rd37];


BB35_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 8;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.f64 %fd46, [%rd41];

	fma.rn.f64 %fd59, %fd58, %fd46, %fd59;
add.s32 %r104, %r104, 1;
setp.lt.s32	%p10, %r104, 4;
add.s32 %r13, %r104, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r102, %r13;
@%p12 bra BB35_18;
bra.uni BB35_22;

BB35_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB35_6;
bra.uni BB35_5;

BB35_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 8;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.f64 %fd54, [%rd15];

	bra.uni BB35_7;

BB35_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 8;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.f64 %fd54, [%rd13];


BB35_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 8;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.f64 %fd34, [%rd17];

	fma.rn.f64 %fd5, %fd54, %fd34, %fd59;
add.s32 %r7, %r6, 1;
@%p4 bra BB35_9;
bra.uni BB35_8;

BB35_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 8;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.f64 %fd55, [%rd21];

	bra.uni BB35_10;

BB35_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 8;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.f64 %fd55, [%rd19];


BB35_10:
mul.wide.s32 %rd24, %r20, 8;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.f64 %fd37, [%rd23];

	fma.rn.f64 %fd9, %fd55, %fd37, %fd5;
add.s32 %r8, %r6, 2;
@%p4 bra BB35_12;
bra.uni BB35_11;

BB35_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 8;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.f64 %fd56, [%rd27];

	bra.uni BB35_13;

BB35_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 8;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.f64 %fd56, [%rd25];


BB35_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.f64 %fd40, [%rd29];

	fma.rn.f64 %fd13, %fd56, %fd40, %fd9;
add.s32 %r9, %r6, 3;
@%p4 bra BB35_15;
bra.uni BB35_14;

BB35_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 8;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.f64 %fd57, [%rd33];

	bra.uni BB35_16;

BB35_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 8;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.f64 %fd57, [%rd31];


BB35_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.f64 %fd43, [%rd35];

	fma.rn.f64 %fd59, %fd57, %fd43, %fd13;

BB35_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r103, %r70, %r71, %r6;
setp.lt.s32	%p13, %r103, %r23;
@%p13 bra BB35_3;

BB35_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 8;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.f64 [%rd6], %fd59;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 1;
@%p14 bra BB35_26;

bar.sync 0;
add.s32 %r78, %r76, -1;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB35_26;

ld.shared.f64 %fd47, [%rd6];
add.s32 %r81, %r73, 1;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 8;
add.s64 %rd47, %rd44, %rd45;
ld.shared.f64 %fd48, [%rd47];
add.f64 %fd49, %fd47, %fd48;
st.shared.f64 [%rd6], %fd49;

BB35_26:
setp.lt.s32	%p16, %r27, %r22;
setp.eq.s32	%p17, %r73, 0;
and.pred %p18, %p16, %p17;
@!%p18 bra BB35_30;
bra.uni BB35_27;

BB35_27:
shr.s32 %r90, %r19, 31;
cvta.to.global.u64 %rd48, %rd12;
mov.u32 %r91, 1;
sub.s32 %r92, %r91, %r22;
and.b32 %r93, %r90, %r92;
add.s32 %r98, %r27, %r93;
mul.lo.s32 %r99, %r98, %r19;
mul.wide.s32 %rd49, %r99, 8;
add.s64 %rd7, %rd48, %rd49;
mov.f64 %fd60, 0d0000000000000000;
setp.eq.f64	%p19, %fd28, 0d0000000000000000;
@%p19 bra BB35_29;

ld.global.f64 %fd51, [%rd7];
mul.f64 %fd60, %fd51, %fd28;

BB35_29:
mul.wide.s32 %rd50, %r26, 8;
add.s64 %rd52, %rd44, %rd50;
ld.shared.f64 %fd52, [%rd52];
fma.rn.f64 %fd53, %fd52, %fd27, %fd60;
st.global.f64 [%rd7], %fd53;

BB35_30:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIdddLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f64 _Z18gemvNSP_kernel_valIdddLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f64 _Z18gemvNSP_kernel_valIdddLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIdddLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<16>;
.reg .b16 %rs<9>;
.reg .b32 %r<85>;
.reg .f64 %fd<39>;
.reg .b64 %rd<41>;


ld.param.f64 %fd9, [_Z18gemvNSP_kernel_valIdddLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f64 %fd10, [_Z18gemvNSP_kernel_valIdddLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valIdddLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valIdddLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_valIdddLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valIdddLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valIdddLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_valIdddLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f64 %fd37, 0d0000000000000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB36_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r83, %r28, 2;
setp.ge.s32	%p2, %r83, %r20;
@%p2 bra BB36_8;

mov.f64 %fd37, 0d0000000000000000;

BB36_3:
mov.u32 %r81, %r83;
mov.u32 %r5, %r81;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB36_5;
bra.uni BB36_4;

BB36_5:
mov.u32 %r84, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r82, %r5;
@%p4 bra BB36_7;

BB36_6:
mov.u32 %r7, %r82;
mul.wide.s32 %rd26, %r7, 8;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.f64 %fd25, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 8;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.f64 %fd26, [%rd25];

	fma.rn.f64 %fd37, %fd25, %fd26, %fd37;
add.s32 %r84, %r84, 1;
setp.lt.s32	%p5, %r84, 4;
add.s32 %r10, %r84, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r82, %r10;
@%p7 bra BB36_6;
bra.uni BB36_7;

BB36_4:
mul.wide.s32 %rd18, %r5, 8;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.f64 %fd14, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 8;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.f64 %fd15, [%rd11];

	fma.rn.f64 %fd22, %fd14, %fd15, %fd37;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 8;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.f64 %fd16, [%rd12];

	mul.wide.s32 %rd21, %r17, 8;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.f64 %fd17, [%rd13];

	fma.rn.f64 %fd23, %fd16, %fd17, %fd22;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 8;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.f64 %fd18, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.f64 %fd19, [%rd15];

	fma.rn.f64 %fd24, %fd18, %fd19, %fd23;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 8;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.f64 %fd20, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.f64 %fd21, [%rd17];

	fma.rn.f64 %fd37, %fd20, %fd21, %fd24;

BB36_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r83, %r44, %r45, %r5;
setp.lt.s32	%p8, %r83, %r20;
@%p8 bra BB36_3;

BB36_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 8;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f64 [%rd3], %fd37;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 2;
@%p9 bra BB36_11;

bar.sync 0;
add.s32 %r52, %r50, -2;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB36_11;

ld.shared.f64 %fd27, [%rd3];
add.s32 %r55, %r47, 2;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 8;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f64 %fd28, [%rd32];
add.f64 %fd29, %fd27, %fd28;
st.shared.f64 [%rd3], %fd29;

BB36_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 0;
@%p11 bra BB36_13;

ld.shared.f64 %fd30, [%rd3];
add.s32 %r61, %r47, 1;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 8;
add.s64 %rd35, %rd29, %rd33;
ld.shared.f64 %fd31, [%rd35];
add.f64 %fd32, %fd30, %fd31;
st.shared.f64 [%rd3], %fd32;

BB36_13:
setp.lt.s32	%p12, %r24, %r19;
setp.eq.s32	%p13, %r47, 0;
and.pred %p14, %p12, %p13;
@!%p14 bra BB36_17;
bra.uni BB36_14;

BB36_14:
shr.s32 %r70, %r16, 31;
cvta.to.global.u64 %rd36, %rd9;
mov.u32 %r71, 1;
sub.s32 %r72, %r71, %r19;
and.b32 %r73, %r70, %r72;
add.s32 %r78, %r24, %r73;
mul.lo.s32 %r79, %r78, %r16;
mul.wide.s32 %rd37, %r79, 8;
add.s64 %rd4, %rd36, %rd37;
mov.f64 %fd38, 0d0000000000000000;
setp.eq.f64	%p15, %fd10, 0d0000000000000000;
@%p15 bra BB36_16;

ld.global.f64 %fd34, [%rd4];
mul.f64 %fd38, %fd34, %fd10;

BB36_16:
mul.wide.s32 %rd38, %r23, 8;
add.s64 %rd40, %rd29, %rd38;
ld.shared.f64 %fd35, [%rd40];
fma.rn.f64 %fd36, %fd35, %fd9, %fd38;
st.global.f64 [%rd4], %fd36;

BB36_17:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIdddLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f64 _Z18gemvNSP_kernel_valIdddLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f64 _Z18gemvNSP_kernel_valIdddLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIdddLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<21>;
.reg .b16 %rs<9>;
.reg .b32 %r<111>;
.reg .f64 %fd<64>;
.reg .b64 %rd<56>;


ld.param.f64 %fd27, [_Z18gemvNSP_kernel_valIdddLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f64 %fd28, [_Z18gemvNSP_kernel_valIdddLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_valIdddLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_valIdddLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_valIdddLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_valIdddLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_valIdddLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_valIdddLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f64 %fd62, 0d0000000000000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB37_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r109, %r31, 2;
setp.ge.s32	%p2, %r109, %r23;
@%p2 bra BB37_23;

mov.f64 %fd62, 0d0000000000000000;

BB37_3:
mov.u32 %r107, %r109;
mov.u32 %r6, %r107;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB37_17;
bra.uni BB37_4;

BB37_17:
mov.u32 %r110, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r108, %r6;
@%p8 bra BB37_22;

BB37_18:
mov.u32 %r10, %r108;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB37_20;
bra.uni BB37_19;

BB37_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 8;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.f64 %fd61, [%rd39];

	bra.uni BB37_21;

BB37_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 8;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.f64 %fd61, [%rd37];


BB37_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 8;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.f64 %fd46, [%rd41];

	fma.rn.f64 %fd62, %fd61, %fd46, %fd62;
add.s32 %r110, %r110, 1;
setp.lt.s32	%p10, %r110, 4;
add.s32 %r13, %r110, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r108, %r13;
@%p12 bra BB37_18;
bra.uni BB37_22;

BB37_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB37_6;
bra.uni BB37_5;

BB37_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 8;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.f64 %fd57, [%rd15];

	bra.uni BB37_7;

BB37_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 8;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.f64 %fd57, [%rd13];


BB37_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 8;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.f64 %fd34, [%rd17];

	fma.rn.f64 %fd5, %fd57, %fd34, %fd62;
add.s32 %r7, %r6, 1;
@%p4 bra BB37_9;
bra.uni BB37_8;

BB37_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 8;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.f64 %fd58, [%rd21];

	bra.uni BB37_10;

BB37_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 8;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.f64 %fd58, [%rd19];


BB37_10:
mul.wide.s32 %rd24, %r20, 8;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.f64 %fd37, [%rd23];

	fma.rn.f64 %fd9, %fd58, %fd37, %fd5;
add.s32 %r8, %r6, 2;
@%p4 bra BB37_12;
bra.uni BB37_11;

BB37_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 8;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.f64 %fd59, [%rd27];

	bra.uni BB37_13;

BB37_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 8;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.f64 %fd59, [%rd25];


BB37_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.f64 %fd40, [%rd29];

	fma.rn.f64 %fd13, %fd59, %fd40, %fd9;
add.s32 %r9, %r6, 3;
@%p4 bra BB37_15;
bra.uni BB37_14;

BB37_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 8;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.f64 %fd60, [%rd33];

	bra.uni BB37_16;

BB37_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 8;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.f64 %fd60, [%rd31];


BB37_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.f64 %fd43, [%rd35];

	fma.rn.f64 %fd62, %fd60, %fd43, %fd13;

BB37_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r109, %r70, %r71, %r6;
setp.lt.s32	%p13, %r109, %r23;
@%p13 bra BB37_3;

BB37_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 8;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.f64 [%rd6], %fd62;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 2;
@%p14 bra BB37_26;

bar.sync 0;
add.s32 %r78, %r76, -2;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB37_26;

ld.shared.f64 %fd47, [%rd6];
add.s32 %r81, %r73, 2;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 8;
add.s64 %rd47, %rd44, %rd45;
ld.shared.f64 %fd48, [%rd47];
add.f64 %fd49, %fd47, %fd48;
st.shared.f64 [%rd6], %fd49;

BB37_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 0;
@%p16 bra BB37_28;

ld.shared.f64 %fd50, [%rd6];
add.s32 %r87, %r73, 1;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 8;
add.s64 %rd50, %rd44, %rd48;
ld.shared.f64 %fd51, [%rd50];
add.f64 %fd52, %fd50, %fd51;
st.shared.f64 [%rd6], %fd52;

BB37_28:
setp.lt.s32	%p17, %r27, %r22;
setp.eq.s32	%p18, %r73, 0;
and.pred %p19, %p17, %p18;
@!%p19 bra BB37_32;
bra.uni BB37_29;

BB37_29:
shr.s32 %r96, %r19, 31;
cvta.to.global.u64 %rd51, %rd12;
mov.u32 %r97, 1;
sub.s32 %r98, %r97, %r22;
and.b32 %r99, %r96, %r98;
add.s32 %r104, %r27, %r99;
mul.lo.s32 %r105, %r104, %r19;
mul.wide.s32 %rd52, %r105, 8;
add.s64 %rd7, %rd51, %rd52;
mov.f64 %fd63, 0d0000000000000000;
setp.eq.f64	%p20, %fd28, 0d0000000000000000;
@%p20 bra BB37_31;

ld.global.f64 %fd54, [%rd7];
mul.f64 %fd63, %fd54, %fd28;

BB37_31:
mul.wide.s32 %rd53, %r26, 8;
add.s64 %rd55, %rd44, %rd53;
ld.shared.f64 %fd55, [%rd55];
fma.rn.f64 %fd56, %fd55, %fd27, %fd63;
st.global.f64 [%rd7], %fd56;

BB37_32:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIdddLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f64 _Z18gemvNSP_kernel_valIdddLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f64 _Z18gemvNSP_kernel_valIdddLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIdddLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<17>;
.reg .b16 %rs<9>;
.reg .b32 %r<91>;
.reg .f64 %fd<42>;
.reg .b64 %rd<44>;


ld.param.f64 %fd9, [_Z18gemvNSP_kernel_valIdddLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f64 %fd10, [_Z18gemvNSP_kernel_valIdddLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valIdddLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valIdddLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_valIdddLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valIdddLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valIdddLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_valIdddLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f64 %fd40, 0d0000000000000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB38_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r89, %r28, 2;
setp.ge.s32	%p2, %r89, %r20;
@%p2 bra BB38_8;

mov.f64 %fd40, 0d0000000000000000;

BB38_3:
mov.u32 %r87, %r89;
mov.u32 %r5, %r87;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB38_5;
bra.uni BB38_4;

BB38_5:
mov.u32 %r90, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r88, %r5;
@%p4 bra BB38_7;

BB38_6:
mov.u32 %r7, %r88;
mul.wide.s32 %rd26, %r7, 8;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.f64 %fd25, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 8;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.f64 %fd26, [%rd25];

	fma.rn.f64 %fd40, %fd25, %fd26, %fd40;
add.s32 %r90, %r90, 1;
setp.lt.s32	%p5, %r90, 4;
add.s32 %r10, %r90, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r88, %r10;
@%p7 bra BB38_6;
bra.uni BB38_7;

BB38_4:
mul.wide.s32 %rd18, %r5, 8;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.f64 %fd14, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 8;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.f64 %fd15, [%rd11];

	fma.rn.f64 %fd22, %fd14, %fd15, %fd40;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 8;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.f64 %fd16, [%rd12];

	mul.wide.s32 %rd21, %r17, 8;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.f64 %fd17, [%rd13];

	fma.rn.f64 %fd23, %fd16, %fd17, %fd22;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 8;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.f64 %fd18, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.f64 %fd19, [%rd15];

	fma.rn.f64 %fd24, %fd18, %fd19, %fd23;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 8;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.f64 %fd20, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.f64 %fd21, [%rd17];

	fma.rn.f64 %fd40, %fd20, %fd21, %fd24;

BB38_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r89, %r44, %r45, %r5;
setp.lt.s32	%p8, %r89, %r20;
@%p8 bra BB38_3;

BB38_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 8;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f64 [%rd3], %fd40;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 4;
@%p9 bra BB38_11;

bar.sync 0;
add.s32 %r52, %r50, -4;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB38_11;

ld.shared.f64 %fd27, [%rd3];
add.s32 %r55, %r47, 4;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 8;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f64 %fd28, [%rd32];
add.f64 %fd29, %fd27, %fd28;
st.shared.f64 [%rd3], %fd29;

BB38_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 1;
@%p11 bra BB38_13;

ld.shared.f64 %fd30, [%rd3];
add.s32 %r61, %r47, 2;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 8;
add.s64 %rd35, %rd29, %rd33;
ld.shared.f64 %fd31, [%rd35];
add.f64 %fd32, %fd30, %fd31;
st.shared.f64 [%rd3], %fd32;

BB38_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 0;
@%p12 bra BB38_15;

ld.shared.f64 %fd33, [%rd3];
add.s32 %r67, %r47, 1;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 8;
add.s64 %rd38, %rd29, %rd36;
ld.shared.f64 %fd34, [%rd38];
add.f64 %fd35, %fd33, %fd34;
st.shared.f64 [%rd3], %fd35;

BB38_15:
setp.lt.s32	%p13, %r24, %r19;
setp.eq.s32	%p14, %r47, 0;
and.pred %p15, %p13, %p14;
@!%p15 bra BB38_19;
bra.uni BB38_16;

BB38_16:
shr.s32 %r76, %r16, 31;
cvta.to.global.u64 %rd39, %rd9;
mov.u32 %r77, 1;
sub.s32 %r78, %r77, %r19;
and.b32 %r79, %r76, %r78;
add.s32 %r84, %r24, %r79;
mul.lo.s32 %r85, %r84, %r16;
mul.wide.s32 %rd40, %r85, 8;
add.s64 %rd4, %rd39, %rd40;
mov.f64 %fd41, 0d0000000000000000;
setp.eq.f64	%p16, %fd10, 0d0000000000000000;
@%p16 bra BB38_18;

ld.global.f64 %fd37, [%rd4];
mul.f64 %fd41, %fd37, %fd10;

BB38_18:
mul.wide.s32 %rd41, %r23, 8;
add.s64 %rd43, %rd29, %rd41;
ld.shared.f64 %fd38, [%rd43];
fma.rn.f64 %fd39, %fd38, %fd9, %fd41;
st.global.f64 [%rd4], %fd39;

BB38_19:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIdddLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f64 _Z18gemvNSP_kernel_valIdddLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f64 _Z18gemvNSP_kernel_valIdddLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIdddLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<22>;
.reg .b16 %rs<9>;
.reg .b32 %r<117>;
.reg .f64 %fd<67>;
.reg .b64 %rd<59>;


ld.param.f64 %fd27, [_Z18gemvNSP_kernel_valIdddLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f64 %fd28, [_Z18gemvNSP_kernel_valIdddLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_valIdddLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_valIdddLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_valIdddLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_valIdddLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_valIdddLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_valIdddLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f64 %fd65, 0d0000000000000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB39_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r115, %r31, 2;
setp.ge.s32	%p2, %r115, %r23;
@%p2 bra BB39_23;

mov.f64 %fd65, 0d0000000000000000;

BB39_3:
mov.u32 %r113, %r115;
mov.u32 %r6, %r113;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB39_17;
bra.uni BB39_4;

BB39_17:
mov.u32 %r116, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r114, %r6;
@%p8 bra BB39_22;

BB39_18:
mov.u32 %r10, %r114;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB39_20;
bra.uni BB39_19;

BB39_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 8;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.f64 %fd64, [%rd39];

	bra.uni BB39_21;

BB39_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 8;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.f64 %fd64, [%rd37];


BB39_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 8;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.f64 %fd46, [%rd41];

	fma.rn.f64 %fd65, %fd64, %fd46, %fd65;
add.s32 %r116, %r116, 1;
setp.lt.s32	%p10, %r116, 4;
add.s32 %r13, %r116, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r114, %r13;
@%p12 bra BB39_18;
bra.uni BB39_22;

BB39_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB39_6;
bra.uni BB39_5;

BB39_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 8;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.f64 %fd60, [%rd15];

	bra.uni BB39_7;

BB39_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 8;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.f64 %fd60, [%rd13];


BB39_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 8;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.f64 %fd34, [%rd17];

	fma.rn.f64 %fd5, %fd60, %fd34, %fd65;
add.s32 %r7, %r6, 1;
@%p4 bra BB39_9;
bra.uni BB39_8;

BB39_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 8;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.f64 %fd61, [%rd21];

	bra.uni BB39_10;

BB39_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 8;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.f64 %fd61, [%rd19];


BB39_10:
mul.wide.s32 %rd24, %r20, 8;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.f64 %fd37, [%rd23];

	fma.rn.f64 %fd9, %fd61, %fd37, %fd5;
add.s32 %r8, %r6, 2;
@%p4 bra BB39_12;
bra.uni BB39_11;

BB39_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 8;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.f64 %fd62, [%rd27];

	bra.uni BB39_13;

BB39_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 8;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.f64 %fd62, [%rd25];


BB39_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.f64 %fd40, [%rd29];

	fma.rn.f64 %fd13, %fd62, %fd40, %fd9;
add.s32 %r9, %r6, 3;
@%p4 bra BB39_15;
bra.uni BB39_14;

BB39_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 8;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.f64 %fd63, [%rd33];

	bra.uni BB39_16;

BB39_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 8;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.f64 %fd63, [%rd31];


BB39_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.f64 %fd43, [%rd35];

	fma.rn.f64 %fd65, %fd63, %fd43, %fd13;

BB39_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r115, %r70, %r71, %r6;
setp.lt.s32	%p13, %r115, %r23;
@%p13 bra BB39_3;

BB39_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 8;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.f64 [%rd6], %fd65;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 4;
@%p14 bra BB39_26;

bar.sync 0;
add.s32 %r78, %r76, -4;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB39_26;

ld.shared.f64 %fd47, [%rd6];
add.s32 %r81, %r73, 4;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 8;
add.s64 %rd47, %rd44, %rd45;
ld.shared.f64 %fd48, [%rd47];
add.f64 %fd49, %fd47, %fd48;
st.shared.f64 [%rd6], %fd49;

BB39_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 1;
@%p16 bra BB39_28;

ld.shared.f64 %fd50, [%rd6];
add.s32 %r87, %r73, 2;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 8;
add.s64 %rd50, %rd44, %rd48;
ld.shared.f64 %fd51, [%rd50];
add.f64 %fd52, %fd50, %fd51;
st.shared.f64 [%rd6], %fd52;

BB39_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 0;
@%p17 bra BB39_30;

ld.shared.f64 %fd53, [%rd6];
add.s32 %r93, %r73, 1;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd51, %r96, 8;
add.s64 %rd53, %rd44, %rd51;
ld.shared.f64 %fd54, [%rd53];
add.f64 %fd55, %fd53, %fd54;
st.shared.f64 [%rd6], %fd55;

BB39_30:
setp.lt.s32	%p18, %r27, %r22;
setp.eq.s32	%p19, %r73, 0;
and.pred %p20, %p18, %p19;
@!%p20 bra BB39_34;
bra.uni BB39_31;

BB39_31:
shr.s32 %r102, %r19, 31;
cvta.to.global.u64 %rd54, %rd12;
mov.u32 %r103, 1;
sub.s32 %r104, %r103, %r22;
and.b32 %r105, %r102, %r104;
add.s32 %r110, %r27, %r105;
mul.lo.s32 %r111, %r110, %r19;
mul.wide.s32 %rd55, %r111, 8;
add.s64 %rd7, %rd54, %rd55;
mov.f64 %fd66, 0d0000000000000000;
setp.eq.f64	%p21, %fd28, 0d0000000000000000;
@%p21 bra BB39_33;

ld.global.f64 %fd57, [%rd7];
mul.f64 %fd66, %fd57, %fd28;

BB39_33:
mul.wide.s32 %rd56, %r26, 8;
add.s64 %rd58, %rd44, %rd56;
ld.shared.f64 %fd58, [%rd58];
fma.rn.f64 %fd59, %fd58, %fd27, %fd66;
st.global.f64 [%rd7], %fd59;

BB39_34:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIdddLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f64 _Z18gemvNSP_kernel_valIdddLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f64 _Z18gemvNSP_kernel_valIdddLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIdddLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<23>;
.reg .b16 %rs<9>;
.reg .b32 %r<123>;
.reg .f64 %fd<70>;
.reg .b64 %rd<62>;


ld.param.f64 %fd27, [_Z18gemvNSP_kernel_valIdddLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f64 %fd28, [_Z18gemvNSP_kernel_valIdddLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_valIdddLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_valIdddLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_valIdddLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_valIdddLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_valIdddLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_valIdddLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f64 %fd68, 0d0000000000000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB40_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r121, %r31, 2;
setp.ge.s32	%p2, %r121, %r23;
@%p2 bra BB40_23;

mov.f64 %fd68, 0d0000000000000000;

BB40_3:
mov.u32 %r119, %r121;
mov.u32 %r6, %r119;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB40_17;
bra.uni BB40_4;

BB40_17:
mov.u32 %r122, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r120, %r6;
@%p8 bra BB40_22;

BB40_18:
mov.u32 %r10, %r120;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB40_20;
bra.uni BB40_19;

BB40_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 8;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.f64 %fd67, [%rd39];

	bra.uni BB40_21;

BB40_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 8;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.f64 %fd67, [%rd37];


BB40_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 8;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.f64 %fd46, [%rd41];

	fma.rn.f64 %fd68, %fd67, %fd46, %fd68;
add.s32 %r122, %r122, 1;
setp.lt.s32	%p10, %r122, 4;
add.s32 %r13, %r122, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r120, %r13;
@%p12 bra BB40_18;
bra.uni BB40_22;

BB40_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB40_6;
bra.uni BB40_5;

BB40_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 8;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.f64 %fd63, [%rd15];

	bra.uni BB40_7;

BB40_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 8;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.f64 %fd63, [%rd13];


BB40_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 8;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.f64 %fd34, [%rd17];

	fma.rn.f64 %fd5, %fd63, %fd34, %fd68;
add.s32 %r7, %r6, 1;
@%p4 bra BB40_9;
bra.uni BB40_8;

BB40_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 8;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.f64 %fd64, [%rd21];

	bra.uni BB40_10;

BB40_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 8;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.f64 %fd64, [%rd19];


BB40_10:
mul.wide.s32 %rd24, %r20, 8;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.f64 %fd37, [%rd23];

	fma.rn.f64 %fd9, %fd64, %fd37, %fd5;
add.s32 %r8, %r6, 2;
@%p4 bra BB40_12;
bra.uni BB40_11;

BB40_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 8;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.f64 %fd65, [%rd27];

	bra.uni BB40_13;

BB40_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 8;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.f64 %fd65, [%rd25];


BB40_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.f64 %fd40, [%rd29];

	fma.rn.f64 %fd13, %fd65, %fd40, %fd9;
add.s32 %r9, %r6, 3;
@%p4 bra BB40_15;
bra.uni BB40_14;

BB40_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 8;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.f64 %fd66, [%rd33];

	bra.uni BB40_16;

BB40_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 8;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.f64 %fd66, [%rd31];


BB40_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.f64 %fd43, [%rd35];

	fma.rn.f64 %fd68, %fd66, %fd43, %fd13;

BB40_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r121, %r70, %r71, %r6;
setp.lt.s32	%p13, %r121, %r23;
@%p13 bra BB40_3;

BB40_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 8;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.f64 [%rd6], %fd68;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 8;
@%p14 bra BB40_26;

bar.sync 0;
add.s32 %r78, %r76, -8;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB40_26;

ld.shared.f64 %fd47, [%rd6];
add.s32 %r81, %r73, 8;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 8;
add.s64 %rd47, %rd44, %rd45;
ld.shared.f64 %fd48, [%rd47];
add.f64 %fd49, %fd47, %fd48;
st.shared.f64 [%rd6], %fd49;

BB40_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 3;
@%p16 bra BB40_28;

ld.shared.f64 %fd50, [%rd6];
add.s32 %r87, %r73, 4;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 8;
add.s64 %rd50, %rd44, %rd48;
ld.shared.f64 %fd51, [%rd50];
add.f64 %fd52, %fd50, %fd51;
st.shared.f64 [%rd6], %fd52;

BB40_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 1;
@%p17 bra BB40_30;

ld.shared.f64 %fd53, [%rd6];
add.s32 %r93, %r73, 2;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd51, %r96, 8;
add.s64 %rd53, %rd44, %rd51;
ld.shared.f64 %fd54, [%rd53];
add.f64 %fd55, %fd53, %fd54;
st.shared.f64 [%rd6], %fd55;

BB40_30:
bar.sync 0;
setp.gt.s32	%p18, %r73, 0;
@%p18 bra BB40_32;

ld.shared.f64 %fd56, [%rd6];
add.s32 %r99, %r73, 1;
mad.lo.s32 %r102, %r99, %r24, %r26;
mul.wide.u32 %rd54, %r102, 8;
add.s64 %rd56, %rd44, %rd54;
ld.shared.f64 %fd57, [%rd56];
add.f64 %fd58, %fd56, %fd57;
st.shared.f64 [%rd6], %fd58;

BB40_32:
setp.lt.s32	%p19, %r27, %r22;
setp.eq.s32	%p20, %r73, 0;
and.pred %p21, %p19, %p20;
@!%p21 bra BB40_36;
bra.uni BB40_33;

BB40_33:
shr.s32 %r108, %r19, 31;
cvta.to.global.u64 %rd57, %rd12;
mov.u32 %r109, 1;
sub.s32 %r110, %r109, %r22;
and.b32 %r111, %r108, %r110;
add.s32 %r116, %r27, %r111;
mul.lo.s32 %r117, %r116, %r19;
mul.wide.s32 %rd58, %r117, 8;
add.s64 %rd7, %rd57, %rd58;
mov.f64 %fd69, 0d0000000000000000;
setp.eq.f64	%p22, %fd28, 0d0000000000000000;
@%p22 bra BB40_35;

ld.global.f64 %fd60, [%rd7];
mul.f64 %fd69, %fd60, %fd28;

BB40_35:
mul.wide.s32 %rd59, %r26, 8;
add.s64 %rd61, %rd44, %rd59;
ld.shared.f64 %fd61, [%rd61];
fma.rn.f64 %fd62, %fd61, %fd27, %fd69;
st.global.f64 [%rd7], %fd62;

BB40_36:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIdddLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f64 _Z18gemvNSP_kernel_valIdddLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f64 _Z18gemvNSP_kernel_valIdddLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIdddLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<19>;
.reg .b16 %rs<9>;
.reg .b32 %r<103>;
.reg .f64 %fd<48>;
.reg .b64 %rd<50>;


ld.param.f64 %fd9, [_Z18gemvNSP_kernel_valIdddLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f64 %fd10, [_Z18gemvNSP_kernel_valIdddLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valIdddLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valIdddLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_valIdddLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valIdddLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valIdddLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_valIdddLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f64 %fd46, 0d0000000000000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB41_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r101, %r28, 2;
setp.ge.s32	%p2, %r101, %r20;
@%p2 bra BB41_8;

mov.f64 %fd46, 0d0000000000000000;

BB41_3:
mov.u32 %r99, %r101;
mov.u32 %r5, %r99;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB41_5;
bra.uni BB41_4;

BB41_5:
mov.u32 %r102, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r100, %r5;
@%p4 bra BB41_7;

BB41_6:
mov.u32 %r7, %r100;
mul.wide.s32 %rd26, %r7, 8;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.f64 %fd25, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 8;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.f64 %fd26, [%rd25];

	fma.rn.f64 %fd46, %fd25, %fd26, %fd46;
add.s32 %r102, %r102, 1;
setp.lt.s32	%p5, %r102, 4;
add.s32 %r10, %r102, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r100, %r10;
@%p7 bra BB41_6;
bra.uni BB41_7;

BB41_4:
mul.wide.s32 %rd18, %r5, 8;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.f64 %fd14, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 8;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.f64 %fd15, [%rd11];

	fma.rn.f64 %fd22, %fd14, %fd15, %fd46;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 8;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.f64 %fd16, [%rd12];

	mul.wide.s32 %rd21, %r17, 8;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.f64 %fd17, [%rd13];

	fma.rn.f64 %fd23, %fd16, %fd17, %fd22;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 8;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.f64 %fd18, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.f64 %fd19, [%rd15];

	fma.rn.f64 %fd24, %fd18, %fd19, %fd23;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 8;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.f64 %fd20, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.f64 %fd21, [%rd17];

	fma.rn.f64 %fd46, %fd20, %fd21, %fd24;

BB41_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r101, %r44, %r45, %r5;
setp.lt.s32	%p8, %r101, %r20;
@%p8 bra BB41_3;

BB41_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 8;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f64 [%rd3], %fd46;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 16;
@%p9 bra BB41_11;

bar.sync 0;
add.s32 %r52, %r50, -16;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB41_11;

ld.shared.f64 %fd27, [%rd3];
add.s32 %r55, %r47, 16;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 8;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f64 %fd28, [%rd32];
add.f64 %fd29, %fd27, %fd28;
st.shared.f64 [%rd3], %fd29;

BB41_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 7;
@%p11 bra BB41_13;

ld.shared.f64 %fd30, [%rd3];
add.s32 %r61, %r47, 8;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 8;
add.s64 %rd35, %rd29, %rd33;
ld.shared.f64 %fd31, [%rd35];
add.f64 %fd32, %fd30, %fd31;
st.shared.f64 [%rd3], %fd32;

BB41_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 3;
@%p12 bra BB41_15;

ld.shared.f64 %fd33, [%rd3];
add.s32 %r67, %r47, 4;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 8;
add.s64 %rd38, %rd29, %rd36;
ld.shared.f64 %fd34, [%rd38];
add.f64 %fd35, %fd33, %fd34;
st.shared.f64 [%rd3], %fd35;

BB41_15:
bar.sync 0;
setp.gt.s32	%p13, %r47, 1;
@%p13 bra BB41_17;

ld.shared.f64 %fd36, [%rd3];
add.s32 %r73, %r47, 2;
mad.lo.s32 %r76, %r73, %r21, %r23;
mul.wide.u32 %rd39, %r76, 8;
add.s64 %rd41, %rd29, %rd39;
ld.shared.f64 %fd37, [%rd41];
add.f64 %fd38, %fd36, %fd37;
st.shared.f64 [%rd3], %fd38;

BB41_17:
bar.sync 0;
setp.gt.s32	%p14, %r47, 0;
@%p14 bra BB41_19;

ld.shared.f64 %fd39, [%rd3];
add.s32 %r79, %r47, 1;
mad.lo.s32 %r82, %r79, %r21, %r23;
mul.wide.u32 %rd42, %r82, 8;
add.s64 %rd44, %rd29, %rd42;
ld.shared.f64 %fd40, [%rd44];
add.f64 %fd41, %fd39, %fd40;
st.shared.f64 [%rd3], %fd41;

BB41_19:
setp.lt.s32	%p15, %r24, %r19;
setp.eq.s32	%p16, %r47, 0;
and.pred %p17, %p15, %p16;
@!%p17 bra BB41_23;
bra.uni BB41_20;

BB41_20:
shr.s32 %r88, %r16, 31;
cvta.to.global.u64 %rd45, %rd9;
mov.u32 %r89, 1;
sub.s32 %r90, %r89, %r19;
and.b32 %r91, %r88, %r90;
add.s32 %r96, %r24, %r91;
mul.lo.s32 %r97, %r96, %r16;
mul.wide.s32 %rd46, %r97, 8;
add.s64 %rd4, %rd45, %rd46;
mov.f64 %fd47, 0d0000000000000000;
setp.eq.f64	%p18, %fd10, 0d0000000000000000;
@%p18 bra BB41_22;

ld.global.f64 %fd43, [%rd4];
mul.f64 %fd47, %fd43, %fd10;

BB41_22:
mul.wide.s32 %rd47, %r23, 8;
add.s64 %rd49, %rd29, %rd47;
ld.shared.f64 %fd44, [%rd49];
fma.rn.f64 %fd45, %fd44, %fd9, %fd47;
st.global.f64 [%rd4], %fd45;

BB41_23:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIdddLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f64 _Z18gemvNSP_kernel_valIdddLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f64 _Z18gemvNSP_kernel_valIdddLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIdddLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<24>;
.reg .b16 %rs<9>;
.reg .b32 %r<129>;
.reg .f64 %fd<73>;
.reg .b64 %rd<65>;


ld.param.f64 %fd27, [_Z18gemvNSP_kernel_valIdddLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f64 %fd28, [_Z18gemvNSP_kernel_valIdddLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_valIdddLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_valIdddLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_valIdddLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_valIdddLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_valIdddLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_valIdddLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f64 %fd71, 0d0000000000000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB42_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r127, %r31, 2;
setp.ge.s32	%p2, %r127, %r23;
@%p2 bra BB42_23;

mov.f64 %fd71, 0d0000000000000000;

BB42_3:
mov.u32 %r125, %r127;
mov.u32 %r6, %r125;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB42_17;
bra.uni BB42_4;

BB42_17:
mov.u32 %r128, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r126, %r6;
@%p8 bra BB42_22;

BB42_18:
mov.u32 %r10, %r126;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB42_20;
bra.uni BB42_19;

BB42_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 8;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.f64 %fd70, [%rd39];

	bra.uni BB42_21;

BB42_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 8;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.f64 %fd70, [%rd37];


BB42_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 8;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.f64 %fd46, [%rd41];

	fma.rn.f64 %fd71, %fd70, %fd46, %fd71;
add.s32 %r128, %r128, 1;
setp.lt.s32	%p10, %r128, 4;
add.s32 %r13, %r128, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r126, %r13;
@%p12 bra BB42_18;
bra.uni BB42_22;

BB42_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB42_6;
bra.uni BB42_5;

BB42_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 8;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.f64 %fd66, [%rd15];

	bra.uni BB42_7;

BB42_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 8;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.f64 %fd66, [%rd13];


BB42_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 8;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.f64 %fd34, [%rd17];

	fma.rn.f64 %fd5, %fd66, %fd34, %fd71;
add.s32 %r7, %r6, 1;
@%p4 bra BB42_9;
bra.uni BB42_8;

BB42_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 8;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.f64 %fd67, [%rd21];

	bra.uni BB42_10;

BB42_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 8;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.f64 %fd67, [%rd19];


BB42_10:
mul.wide.s32 %rd24, %r20, 8;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.f64 %fd37, [%rd23];

	fma.rn.f64 %fd9, %fd67, %fd37, %fd5;
add.s32 %r8, %r6, 2;
@%p4 bra BB42_12;
bra.uni BB42_11;

BB42_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 8;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.f64 %fd68, [%rd27];

	bra.uni BB42_13;

BB42_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 8;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.f64 %fd68, [%rd25];


BB42_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.f64 %fd40, [%rd29];

	fma.rn.f64 %fd13, %fd68, %fd40, %fd9;
add.s32 %r9, %r6, 3;
@%p4 bra BB42_15;
bra.uni BB42_14;

BB42_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 8;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.f64 %fd69, [%rd33];

	bra.uni BB42_16;

BB42_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 8;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.f64 %fd69, [%rd31];


BB42_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.f64 %fd43, [%rd35];

	fma.rn.f64 %fd71, %fd69, %fd43, %fd13;

BB42_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r127, %r70, %r71, %r6;
setp.lt.s32	%p13, %r127, %r23;
@%p13 bra BB42_3;

BB42_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 8;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.f64 [%rd6], %fd71;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 16;
@%p14 bra BB42_26;

bar.sync 0;
add.s32 %r78, %r76, -16;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB42_26;

ld.shared.f64 %fd47, [%rd6];
add.s32 %r81, %r73, 16;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 8;
add.s64 %rd47, %rd44, %rd45;
ld.shared.f64 %fd48, [%rd47];
add.f64 %fd49, %fd47, %fd48;
st.shared.f64 [%rd6], %fd49;

BB42_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 7;
@%p16 bra BB42_28;

ld.shared.f64 %fd50, [%rd6];
add.s32 %r87, %r73, 8;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 8;
add.s64 %rd50, %rd44, %rd48;
ld.shared.f64 %fd51, [%rd50];
add.f64 %fd52, %fd50, %fd51;
st.shared.f64 [%rd6], %fd52;

BB42_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 3;
@%p17 bra BB42_30;

ld.shared.f64 %fd53, [%rd6];
add.s32 %r93, %r73, 4;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd51, %r96, 8;
add.s64 %rd53, %rd44, %rd51;
ld.shared.f64 %fd54, [%rd53];
add.f64 %fd55, %fd53, %fd54;
st.shared.f64 [%rd6], %fd55;

BB42_30:
bar.sync 0;
setp.gt.s32	%p18, %r73, 1;
@%p18 bra BB42_32;

ld.shared.f64 %fd56, [%rd6];
add.s32 %r99, %r73, 2;
mad.lo.s32 %r102, %r99, %r24, %r26;
mul.wide.u32 %rd54, %r102, 8;
add.s64 %rd56, %rd44, %rd54;
ld.shared.f64 %fd57, [%rd56];
add.f64 %fd58, %fd56, %fd57;
st.shared.f64 [%rd6], %fd58;

BB42_32:
bar.sync 0;
setp.gt.s32	%p19, %r73, 0;
@%p19 bra BB42_34;

ld.shared.f64 %fd59, [%rd6];
add.s32 %r105, %r73, 1;
mad.lo.s32 %r108, %r105, %r24, %r26;
mul.wide.u32 %rd57, %r108, 8;
add.s64 %rd59, %rd44, %rd57;
ld.shared.f64 %fd60, [%rd59];
add.f64 %fd61, %fd59, %fd60;
st.shared.f64 [%rd6], %fd61;

BB42_34:
setp.lt.s32	%p20, %r27, %r22;
setp.eq.s32	%p21, %r73, 0;
and.pred %p22, %p20, %p21;
@!%p22 bra BB42_38;
bra.uni BB42_35;

BB42_35:
shr.s32 %r114, %r19, 31;
cvta.to.global.u64 %rd60, %rd12;
mov.u32 %r115, 1;
sub.s32 %r116, %r115, %r22;
and.b32 %r117, %r114, %r116;
add.s32 %r122, %r27, %r117;
mul.lo.s32 %r123, %r122, %r19;
mul.wide.s32 %rd61, %r123, 8;
add.s64 %rd7, %rd60, %rd61;
mov.f64 %fd72, 0d0000000000000000;
setp.eq.f64	%p23, %fd28, 0d0000000000000000;
@%p23 bra BB42_37;

ld.global.f64 %fd63, [%rd7];
mul.f64 %fd72, %fd63, %fd28;

BB42_37:
mul.wide.s32 %rd62, %r26, 8;
add.s64 %rd64, %rd44, %rd62;
ld.shared.f64 %fd64, [%rd64];
fma.rn.f64 %fd65, %fd64, %fd27, %fd72;
st.global.f64 [%rd7], %fd65;

BB42_38:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIdddLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f64 _Z18gemvNSP_kernel_valIdddLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f64 _Z18gemvNSP_kernel_valIdddLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIdddLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .b32 %r<109>;
.reg .f64 %fd<51>;
.reg .b64 %rd<53>;


ld.param.f64 %fd9, [_Z18gemvNSP_kernel_valIdddLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f64 %fd10, [_Z18gemvNSP_kernel_valIdddLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valIdddLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valIdddLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_valIdddLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valIdddLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valIdddLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_valIdddLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f64 %fd49, 0d0000000000000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB43_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r107, %r28, 2;
setp.ge.s32	%p2, %r107, %r20;
@%p2 bra BB43_8;

mov.f64 %fd49, 0d0000000000000000;

BB43_3:
mov.u32 %r105, %r107;
mov.u32 %r5, %r105;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB43_5;
bra.uni BB43_4;

BB43_5:
mov.u32 %r108, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r106, %r5;
@%p4 bra BB43_7;

BB43_6:
mov.u32 %r7, %r106;
mul.wide.s32 %rd26, %r7, 8;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.f64 %fd25, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 8;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.f64 %fd26, [%rd25];

	fma.rn.f64 %fd49, %fd25, %fd26, %fd49;
add.s32 %r108, %r108, 1;
setp.lt.s32	%p5, %r108, 4;
add.s32 %r10, %r108, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r106, %r10;
@%p7 bra BB43_6;
bra.uni BB43_7;

BB43_4:
mul.wide.s32 %rd18, %r5, 8;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.f64 %fd14, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 8;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.f64 %fd15, [%rd11];

	fma.rn.f64 %fd22, %fd14, %fd15, %fd49;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 8;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.f64 %fd16, [%rd12];

	mul.wide.s32 %rd21, %r17, 8;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.f64 %fd17, [%rd13];

	fma.rn.f64 %fd23, %fd16, %fd17, %fd22;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 8;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.f64 %fd18, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.f64 %fd19, [%rd15];

	fma.rn.f64 %fd24, %fd18, %fd19, %fd23;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 8;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.f64 %fd20, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.f64 %fd21, [%rd17];

	fma.rn.f64 %fd49, %fd20, %fd21, %fd24;

BB43_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r107, %r44, %r45, %r5;
setp.lt.s32	%p8, %r107, %r20;
@%p8 bra BB43_3;

BB43_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 8;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f64 [%rd3], %fd49;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 32;
@%p9 bra BB43_11;

bar.sync 0;
add.s32 %r52, %r50, -32;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB43_11;

ld.shared.f64 %fd27, [%rd3];
add.s32 %r55, %r47, 32;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 8;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f64 %fd28, [%rd32];
add.f64 %fd29, %fd27, %fd28;
st.shared.f64 [%rd3], %fd29;

BB43_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 15;
@%p11 bra BB43_13;

ld.shared.f64 %fd30, [%rd3];
add.s32 %r61, %r47, 16;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 8;
add.s64 %rd35, %rd29, %rd33;
ld.shared.f64 %fd31, [%rd35];
add.f64 %fd32, %fd30, %fd31;
st.shared.f64 [%rd3], %fd32;

BB43_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 7;
@%p12 bra BB43_15;

ld.shared.f64 %fd33, [%rd3];
add.s32 %r67, %r47, 8;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 8;
add.s64 %rd38, %rd29, %rd36;
ld.shared.f64 %fd34, [%rd38];
add.f64 %fd35, %fd33, %fd34;
st.shared.f64 [%rd3], %fd35;

BB43_15:
bar.sync 0;
setp.gt.s32	%p13, %r47, 3;
@%p13 bra BB43_17;

ld.shared.f64 %fd36, [%rd3];
add.s32 %r73, %r47, 4;
mad.lo.s32 %r76, %r73, %r21, %r23;
mul.wide.u32 %rd39, %r76, 8;
add.s64 %rd41, %rd29, %rd39;
ld.shared.f64 %fd37, [%rd41];
add.f64 %fd38, %fd36, %fd37;
st.shared.f64 [%rd3], %fd38;

BB43_17:
bar.sync 0;
setp.gt.s32	%p14, %r47, 1;
@%p14 bra BB43_19;

ld.shared.f64 %fd39, [%rd3];
add.s32 %r79, %r47, 2;
mad.lo.s32 %r82, %r79, %r21, %r23;
mul.wide.u32 %rd42, %r82, 8;
add.s64 %rd44, %rd29, %rd42;
ld.shared.f64 %fd40, [%rd44];
add.f64 %fd41, %fd39, %fd40;
st.shared.f64 [%rd3], %fd41;

BB43_19:
bar.sync 0;
setp.gt.s32	%p15, %r47, 0;
@%p15 bra BB43_21;

ld.shared.f64 %fd42, [%rd3];
add.s32 %r85, %r47, 1;
mad.lo.s32 %r88, %r85, %r21, %r23;
mul.wide.u32 %rd45, %r88, 8;
add.s64 %rd47, %rd29, %rd45;
ld.shared.f64 %fd43, [%rd47];
add.f64 %fd44, %fd42, %fd43;
st.shared.f64 [%rd3], %fd44;

BB43_21:
setp.lt.s32	%p16, %r24, %r19;
setp.eq.s32	%p17, %r47, 0;
and.pred %p18, %p16, %p17;
@!%p18 bra BB43_25;
bra.uni BB43_22;

BB43_22:
shr.s32 %r94, %r16, 31;
cvta.to.global.u64 %rd48, %rd9;
mov.u32 %r95, 1;
sub.s32 %r96, %r95, %r19;
and.b32 %r97, %r94, %r96;
add.s32 %r102, %r24, %r97;
mul.lo.s32 %r103, %r102, %r16;
mul.wide.s32 %rd49, %r103, 8;
add.s64 %rd4, %rd48, %rd49;
mov.f64 %fd50, 0d0000000000000000;
setp.eq.f64	%p19, %fd10, 0d0000000000000000;
@%p19 bra BB43_24;

ld.global.f64 %fd46, [%rd4];
mul.f64 %fd50, %fd46, %fd10;

BB43_24:
mul.wide.s32 %rd50, %r23, 8;
add.s64 %rd52, %rd29, %rd50;
ld.shared.f64 %fd47, [%rd52];
fma.rn.f64 %fd48, %fd47, %fd9, %fd50;
st.global.f64 [%rd4], %fd48;

BB43_25:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valIdddLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E(
.param .f64 _Z18gemvNSP_kernel_valIdddLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0,
.param .f64 _Z18gemvNSP_kernel_valIdddLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1,
.param .align 8 .b8 _Z18gemvNSP_kernel_valIdddLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<25>;
.reg .b16 %rs<9>;
.reg .b32 %r<135>;
.reg .f64 %fd<76>;
.reg .b64 %rd<68>;


ld.param.f64 %fd27, [_Z18gemvNSP_kernel_valIdddLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_0];
ld.param.f64 %fd28, [_Z18gemvNSP_kernel_valIdddLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_1];
ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_valIdddLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_valIdddLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_valIdddLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_valIdddLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_valIdddLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_valIdddLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E_param_2+16];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f64 %fd74, 0d0000000000000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB44_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r133, %r31, 2;
setp.ge.s32	%p2, %r133, %r23;
@%p2 bra BB44_23;

mov.f64 %fd74, 0d0000000000000000;

BB44_3:
mov.u32 %r131, %r133;
mov.u32 %r6, %r131;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB44_17;
bra.uni BB44_4;

BB44_17:
mov.u32 %r134, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r132, %r6;
@%p8 bra BB44_22;

BB44_18:
mov.u32 %r10, %r132;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB44_20;
bra.uni BB44_19;

BB44_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 8;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.f64 %fd73, [%rd39];

	bra.uni BB44_21;

BB44_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 8;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.f64 %fd73, [%rd37];


BB44_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 8;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.f64 %fd46, [%rd41];

	fma.rn.f64 %fd74, %fd73, %fd46, %fd74;
add.s32 %r134, %r134, 1;
setp.lt.s32	%p10, %r134, 4;
add.s32 %r13, %r134, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r132, %r13;
@%p12 bra BB44_18;
bra.uni BB44_22;

BB44_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB44_6;
bra.uni BB44_5;

BB44_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 8;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.f64 %fd69, [%rd15];

	bra.uni BB44_7;

BB44_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 8;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.f64 %fd69, [%rd13];


BB44_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 8;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.f64 %fd34, [%rd17];

	fma.rn.f64 %fd5, %fd69, %fd34, %fd74;
add.s32 %r7, %r6, 1;
@%p4 bra BB44_9;
bra.uni BB44_8;

BB44_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 8;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.f64 %fd70, [%rd21];

	bra.uni BB44_10;

BB44_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 8;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.f64 %fd70, [%rd19];


BB44_10:
mul.wide.s32 %rd24, %r20, 8;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.f64 %fd37, [%rd23];

	fma.rn.f64 %fd9, %fd70, %fd37, %fd5;
add.s32 %r8, %r6, 2;
@%p4 bra BB44_12;
bra.uni BB44_11;

BB44_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 8;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.f64 %fd71, [%rd27];

	bra.uni BB44_13;

BB44_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 8;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.f64 %fd71, [%rd25];


BB44_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.f64 %fd40, [%rd29];

	fma.rn.f64 %fd13, %fd71, %fd40, %fd9;
add.s32 %r9, %r6, 3;
@%p4 bra BB44_15;
bra.uni BB44_14;

BB44_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 8;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.f64 %fd72, [%rd33];

	bra.uni BB44_16;

BB44_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 8;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.f64 %fd72, [%rd31];


BB44_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.f64 %fd43, [%rd35];

	fma.rn.f64 %fd74, %fd72, %fd43, %fd13;

BB44_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r133, %r70, %r71, %r6;
setp.lt.s32	%p13, %r133, %r23;
@%p13 bra BB44_3;

BB44_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 8;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.f64 [%rd6], %fd74;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 32;
@%p14 bra BB44_26;

bar.sync 0;
add.s32 %r78, %r76, -32;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB44_26;

ld.shared.f64 %fd47, [%rd6];
add.s32 %r81, %r73, 32;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 8;
add.s64 %rd47, %rd44, %rd45;
ld.shared.f64 %fd48, [%rd47];
add.f64 %fd49, %fd47, %fd48;
st.shared.f64 [%rd6], %fd49;

BB44_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 15;
@%p16 bra BB44_28;

ld.shared.f64 %fd50, [%rd6];
add.s32 %r87, %r73, 16;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 8;
add.s64 %rd50, %rd44, %rd48;
ld.shared.f64 %fd51, [%rd50];
add.f64 %fd52, %fd50, %fd51;
st.shared.f64 [%rd6], %fd52;

BB44_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 7;
@%p17 bra BB44_30;

ld.shared.f64 %fd53, [%rd6];
add.s32 %r93, %r73, 8;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd51, %r96, 8;
add.s64 %rd53, %rd44, %rd51;
ld.shared.f64 %fd54, [%rd53];
add.f64 %fd55, %fd53, %fd54;
st.shared.f64 [%rd6], %fd55;

BB44_30:
bar.sync 0;
setp.gt.s32	%p18, %r73, 3;
@%p18 bra BB44_32;

ld.shared.f64 %fd56, [%rd6];
add.s32 %r99, %r73, 4;
mad.lo.s32 %r102, %r99, %r24, %r26;
mul.wide.u32 %rd54, %r102, 8;
add.s64 %rd56, %rd44, %rd54;
ld.shared.f64 %fd57, [%rd56];
add.f64 %fd58, %fd56, %fd57;
st.shared.f64 [%rd6], %fd58;

BB44_32:
bar.sync 0;
setp.gt.s32	%p19, %r73, 1;
@%p19 bra BB44_34;

ld.shared.f64 %fd59, [%rd6];
add.s32 %r105, %r73, 2;
mad.lo.s32 %r108, %r105, %r24, %r26;
mul.wide.u32 %rd57, %r108, 8;
add.s64 %rd59, %rd44, %rd57;
ld.shared.f64 %fd60, [%rd59];
add.f64 %fd61, %fd59, %fd60;
st.shared.f64 [%rd6], %fd61;

BB44_34:
bar.sync 0;
setp.gt.s32	%p20, %r73, 0;
@%p20 bra BB44_36;

ld.shared.f64 %fd62, [%rd6];
add.s32 %r111, %r73, 1;
mad.lo.s32 %r114, %r111, %r24, %r26;
mul.wide.u32 %rd60, %r114, 8;
add.s64 %rd62, %rd44, %rd60;
ld.shared.f64 %fd63, [%rd62];
add.f64 %fd64, %fd62, %fd63;
st.shared.f64 [%rd6], %fd64;

BB44_36:
setp.lt.s32	%p21, %r27, %r22;
setp.eq.s32	%p22, %r73, 0;
and.pred %p23, %p21, %p22;
@!%p23 bra BB44_40;
bra.uni BB44_37;

BB44_37:
shr.s32 %r120, %r19, 31;
cvta.to.global.u64 %rd63, %rd12;
mov.u32 %r121, 1;
sub.s32 %r122, %r121, %r22;
and.b32 %r123, %r120, %r122;
add.s32 %r128, %r27, %r123;
mul.lo.s32 %r129, %r128, %r19;
mul.wide.s32 %rd64, %r129, 8;
add.s64 %rd7, %rd63, %rd64;
mov.f64 %fd75, 0d0000000000000000;
setp.eq.f64	%p24, %fd28, 0d0000000000000000;
@%p24 bra BB44_39;

ld.global.f64 %fd66, [%rd7];
mul.f64 %fd75, %fd66, %fd28;

BB44_39:
mul.wide.s32 %rd65, %r26, 8;
add.s64 %rd67, %rd44, %rd65;
ld.shared.f64 %fd67, [%rd67];
fma.rn.f64 %fd68, %fd67, %fd27, %fd75;
st.global.f64 [%rd7], %fd68;

BB44_40:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIdddLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIdddLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<15>;
.reg .b16 %rs<9>;
.reg .b32 %r<79>;
.reg .f64 %fd<36>;
.reg .b64 %rd<40>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refIdddLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refIdddLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refIdddLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIdddLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_refIdddLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_refIdddLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refIdddLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refIdddLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f64 %fd34, 0d0000000000000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB45_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r77, %r28, 2;
setp.ge.s32	%p2, %r77, %r20;
@%p2 bra BB45_8;

mov.f64 %fd34, 0d0000000000000000;

BB45_3:
mov.u32 %r75, %r77;
mov.u32 %r5, %r75;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB45_5;
bra.uni BB45_4;

BB45_5:
mov.u32 %r78, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r76, %r5;
@%p4 bra BB45_7;

BB45_6:
mov.u32 %r7, %r76;
mul.wide.s32 %rd26, %r7, 8;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.f64 %fd24, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 8;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.f64 %fd25, [%rd25];

	fma.rn.f64 %fd34, %fd24, %fd25, %fd34;
add.s32 %r78, %r78, 1;
setp.lt.s32	%p5, %r78, 4;
add.s32 %r10, %r78, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r76, %r10;
@%p7 bra BB45_6;
bra.uni BB45_7;

BB45_4:
mul.wide.s32 %rd18, %r5, 8;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.f64 %fd13, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 8;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.f64 %fd14, [%rd11];

	fma.rn.f64 %fd21, %fd13, %fd14, %fd34;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 8;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.f64 %fd15, [%rd12];

	mul.wide.s32 %rd21, %r17, 8;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.f64 %fd16, [%rd13];

	fma.rn.f64 %fd22, %fd15, %fd16, %fd21;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 8;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.f64 %fd17, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.f64 %fd18, [%rd15];

	fma.rn.f64 %fd23, %fd17, %fd18, %fd22;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 8;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.f64 %fd19, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.f64 %fd20, [%rd17];

	fma.rn.f64 %fd34, %fd19, %fd20, %fd23;

BB45_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r77, %r44, %r45, %r5;
setp.lt.s32	%p8, %r77, %r20;
@%p8 bra BB45_3;

BB45_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 8;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f64 [%rd3], %fd34;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 1;
@%p9 bra BB45_11;

bar.sync 0;
add.s32 %r52, %r50, -1;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB45_11;

ld.shared.f64 %fd26, [%rd3];
add.s32 %r55, %r47, 1;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 8;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f64 %fd27, [%rd32];
add.f64 %fd28, %fd26, %fd27;
st.shared.f64 [%rd3], %fd28;

BB45_11:
setp.lt.s32	%p11, %r24, %r19;
setp.eq.s32	%p12, %r47, 0;
and.pred %p13, %p11, %p12;
@!%p13 bra BB45_15;
bra.uni BB45_12;

BB45_12:
shr.s32 %r64, %r16, 31;
cvta.to.global.u64 %rd33, %rd6;
cvta.to.global.u64 %rd34, %rd9;
mov.u32 %r65, 1;
sub.s32 %r66, %r65, %r19;
and.b32 %r67, %r64, %r66;
add.s32 %r72, %r24, %r67;
mul.lo.s32 %r73, %r72, %r16;
ld.global.f64 %fd7, [%rd33];
mul.wide.s32 %rd35, %r73, 8;
add.s64 %rd4, %rd34, %rd35;
mov.f64 %fd35, 0d0000000000000000;
setp.eq.f64	%p14, %fd7, 0d0000000000000000;
@%p14 bra BB45_14;

ld.global.f64 %fd30, [%rd4];
mul.f64 %fd35, %fd30, %fd7;

BB45_14:
cvta.to.global.u64 %rd36, %rd5;
mul.wide.s32 %rd37, %r23, 8;
add.s64 %rd39, %rd29, %rd37;
ld.global.f64 %fd31, [%rd36];
ld.shared.f64 %fd32, [%rd39];
fma.rn.f64 %fd33, %fd32, %fd31, %fd35;
st.global.f64 [%rd4], %fd33;

BB45_15:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIdddLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIdddLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .b32 %r<105>;
.reg .f64 %fd<61>;
.reg .b64 %rd<55>;


ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_refIdddLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_refIdddLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_refIdddLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_refIdddLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_refIdddLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refIdddLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIdddLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refIdddLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f64 %fd59, 0d0000000000000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB46_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r103, %r31, 2;
setp.ge.s32	%p2, %r103, %r23;
@%p2 bra BB46_23;

mov.f64 %fd59, 0d0000000000000000;

BB46_3:
mov.u32 %r101, %r103;
mov.u32 %r6, %r101;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB46_17;
bra.uni BB46_4;

BB46_17:
mov.u32 %r104, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r102, %r6;
@%p8 bra BB46_22;

BB46_18:
mov.u32 %r10, %r102;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB46_20;
bra.uni BB46_19;

BB46_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 8;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.f64 %fd58, [%rd39];

	bra.uni BB46_21;

BB46_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 8;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.f64 %fd58, [%rd37];


BB46_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 8;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.f64 %fd45, [%rd41];

	fma.rn.f64 %fd59, %fd58, %fd45, %fd59;
add.s32 %r104, %r104, 1;
setp.lt.s32	%p10, %r104, 4;
add.s32 %r13, %r104, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r102, %r13;
@%p12 bra BB46_18;
bra.uni BB46_22;

BB46_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB46_6;
bra.uni BB46_5;

BB46_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 8;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.f64 %fd54, [%rd15];

	bra.uni BB46_7;

BB46_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 8;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.f64 %fd54, [%rd13];


BB46_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 8;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.f64 %fd33, [%rd17];

	fma.rn.f64 %fd5, %fd54, %fd33, %fd59;
add.s32 %r7, %r6, 1;
@%p4 bra BB46_9;
bra.uni BB46_8;

BB46_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 8;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.f64 %fd55, [%rd21];

	bra.uni BB46_10;

BB46_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 8;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.f64 %fd55, [%rd19];


BB46_10:
mul.wide.s32 %rd24, %r20, 8;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.f64 %fd36, [%rd23];

	fma.rn.f64 %fd9, %fd55, %fd36, %fd5;
add.s32 %r8, %r6, 2;
@%p4 bra BB46_12;
bra.uni BB46_11;

BB46_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 8;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.f64 %fd56, [%rd27];

	bra.uni BB46_13;

BB46_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 8;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.f64 %fd56, [%rd25];


BB46_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.f64 %fd39, [%rd29];

	fma.rn.f64 %fd13, %fd56, %fd39, %fd9;
add.s32 %r9, %r6, 3;
@%p4 bra BB46_15;
bra.uni BB46_14;

BB46_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 8;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.f64 %fd57, [%rd33];

	bra.uni BB46_16;

BB46_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 8;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.f64 %fd57, [%rd31];


BB46_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.f64 %fd42, [%rd35];

	fma.rn.f64 %fd59, %fd57, %fd42, %fd13;

BB46_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r103, %r70, %r71, %r6;
setp.lt.s32	%p13, %r103, %r23;
@%p13 bra BB46_3;

BB46_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 8;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.f64 [%rd6], %fd59;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 1;
@%p14 bra BB46_26;

bar.sync 0;
add.s32 %r78, %r76, -1;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB46_26;

ld.shared.f64 %fd46, [%rd6];
add.s32 %r81, %r73, 1;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 8;
add.s64 %rd47, %rd44, %rd45;
ld.shared.f64 %fd47, [%rd47];
add.f64 %fd48, %fd46, %fd47;
st.shared.f64 [%rd6], %fd48;

BB46_26:
setp.lt.s32	%p16, %r27, %r22;
setp.eq.s32	%p17, %r73, 0;
and.pred %p18, %p16, %p17;
@!%p18 bra BB46_30;
bra.uni BB46_27;

BB46_27:
shr.s32 %r90, %r19, 31;
cvta.to.global.u64 %rd48, %rd9;
cvta.to.global.u64 %rd49, %rd12;
mov.u32 %r91, 1;
sub.s32 %r92, %r91, %r22;
and.b32 %r93, %r90, %r92;
add.s32 %r98, %r27, %r93;
mul.lo.s32 %r99, %r98, %r19;
ld.global.f64 %fd25, [%rd48];
mul.wide.s32 %rd50, %r99, 8;
add.s64 %rd7, %rd49, %rd50;
mov.f64 %fd60, 0d0000000000000000;
setp.eq.f64	%p19, %fd25, 0d0000000000000000;
@%p19 bra BB46_29;

ld.global.f64 %fd50, [%rd7];
mul.f64 %fd60, %fd50, %fd25;

BB46_29:
cvta.to.global.u64 %rd51, %rd8;
mul.wide.s32 %rd52, %r26, 8;
add.s64 %rd54, %rd44, %rd52;
ld.global.f64 %fd51, [%rd51];
ld.shared.f64 %fd52, [%rd54];
fma.rn.f64 %fd53, %fd52, %fd51, %fd60;
st.global.f64 [%rd7], %fd53;

BB46_30:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIdddLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIdddLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<16>;
.reg .b16 %rs<9>;
.reg .b32 %r<85>;
.reg .f64 %fd<39>;
.reg .b64 %rd<43>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refIdddLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refIdddLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refIdddLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIdddLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_refIdddLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_refIdddLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refIdddLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refIdddLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f64 %fd37, 0d0000000000000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB47_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r83, %r28, 2;
setp.ge.s32	%p2, %r83, %r20;
@%p2 bra BB47_8;

mov.f64 %fd37, 0d0000000000000000;

BB47_3:
mov.u32 %r81, %r83;
mov.u32 %r5, %r81;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB47_5;
bra.uni BB47_4;

BB47_5:
mov.u32 %r84, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r82, %r5;
@%p4 bra BB47_7;

BB47_6:
mov.u32 %r7, %r82;
mul.wide.s32 %rd26, %r7, 8;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.f64 %fd24, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 8;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.f64 %fd25, [%rd25];

	fma.rn.f64 %fd37, %fd24, %fd25, %fd37;
add.s32 %r84, %r84, 1;
setp.lt.s32	%p5, %r84, 4;
add.s32 %r10, %r84, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r82, %r10;
@%p7 bra BB47_6;
bra.uni BB47_7;

BB47_4:
mul.wide.s32 %rd18, %r5, 8;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.f64 %fd13, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 8;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.f64 %fd14, [%rd11];

	fma.rn.f64 %fd21, %fd13, %fd14, %fd37;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 8;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.f64 %fd15, [%rd12];

	mul.wide.s32 %rd21, %r17, 8;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.f64 %fd16, [%rd13];

	fma.rn.f64 %fd22, %fd15, %fd16, %fd21;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 8;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.f64 %fd17, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.f64 %fd18, [%rd15];

	fma.rn.f64 %fd23, %fd17, %fd18, %fd22;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 8;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.f64 %fd19, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.f64 %fd20, [%rd17];

	fma.rn.f64 %fd37, %fd19, %fd20, %fd23;

BB47_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r83, %r44, %r45, %r5;
setp.lt.s32	%p8, %r83, %r20;
@%p8 bra BB47_3;

BB47_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 8;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f64 [%rd3], %fd37;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 2;
@%p9 bra BB47_11;

bar.sync 0;
add.s32 %r52, %r50, -2;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB47_11;

ld.shared.f64 %fd26, [%rd3];
add.s32 %r55, %r47, 2;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 8;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f64 %fd27, [%rd32];
add.f64 %fd28, %fd26, %fd27;
st.shared.f64 [%rd3], %fd28;

BB47_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 0;
@%p11 bra BB47_13;

ld.shared.f64 %fd29, [%rd3];
add.s32 %r61, %r47, 1;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 8;
add.s64 %rd35, %rd29, %rd33;
ld.shared.f64 %fd30, [%rd35];
add.f64 %fd31, %fd29, %fd30;
st.shared.f64 [%rd3], %fd31;

BB47_13:
setp.lt.s32	%p12, %r24, %r19;
setp.eq.s32	%p13, %r47, 0;
and.pred %p14, %p12, %p13;
@!%p14 bra BB47_17;
bra.uni BB47_14;

BB47_14:
shr.s32 %r70, %r16, 31;
cvta.to.global.u64 %rd36, %rd6;
cvta.to.global.u64 %rd37, %rd9;
mov.u32 %r71, 1;
sub.s32 %r72, %r71, %r19;
and.b32 %r73, %r70, %r72;
add.s32 %r78, %r24, %r73;
mul.lo.s32 %r79, %r78, %r16;
ld.global.f64 %fd7, [%rd36];
mul.wide.s32 %rd38, %r79, 8;
add.s64 %rd4, %rd37, %rd38;
mov.f64 %fd38, 0d0000000000000000;
setp.eq.f64	%p15, %fd7, 0d0000000000000000;
@%p15 bra BB47_16;

ld.global.f64 %fd33, [%rd4];
mul.f64 %fd38, %fd33, %fd7;

BB47_16:
cvta.to.global.u64 %rd39, %rd5;
mul.wide.s32 %rd40, %r23, 8;
add.s64 %rd42, %rd29, %rd40;
ld.global.f64 %fd34, [%rd39];
ld.shared.f64 %fd35, [%rd42];
fma.rn.f64 %fd36, %fd35, %fd34, %fd38;
st.global.f64 [%rd4], %fd36;

BB47_17:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIdddLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIdddLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<21>;
.reg .b16 %rs<9>;
.reg .b32 %r<111>;
.reg .f64 %fd<64>;
.reg .b64 %rd<58>;


ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_refIdddLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_refIdddLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_refIdddLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_refIdddLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_refIdddLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refIdddLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIdddLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refIdddLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f64 %fd62, 0d0000000000000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB48_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r109, %r31, 2;
setp.ge.s32	%p2, %r109, %r23;
@%p2 bra BB48_23;

mov.f64 %fd62, 0d0000000000000000;

BB48_3:
mov.u32 %r107, %r109;
mov.u32 %r6, %r107;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB48_17;
bra.uni BB48_4;

BB48_17:
mov.u32 %r110, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r108, %r6;
@%p8 bra BB48_22;

BB48_18:
mov.u32 %r10, %r108;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB48_20;
bra.uni BB48_19;

BB48_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 8;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.f64 %fd61, [%rd39];

	bra.uni BB48_21;

BB48_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 8;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.f64 %fd61, [%rd37];


BB48_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 8;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.f64 %fd45, [%rd41];

	fma.rn.f64 %fd62, %fd61, %fd45, %fd62;
add.s32 %r110, %r110, 1;
setp.lt.s32	%p10, %r110, 4;
add.s32 %r13, %r110, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r108, %r13;
@%p12 bra BB48_18;
bra.uni BB48_22;

BB48_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB48_6;
bra.uni BB48_5;

BB48_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 8;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.f64 %fd57, [%rd15];

	bra.uni BB48_7;

BB48_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 8;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.f64 %fd57, [%rd13];


BB48_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 8;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.f64 %fd33, [%rd17];

	fma.rn.f64 %fd5, %fd57, %fd33, %fd62;
add.s32 %r7, %r6, 1;
@%p4 bra BB48_9;
bra.uni BB48_8;

BB48_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 8;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.f64 %fd58, [%rd21];

	bra.uni BB48_10;

BB48_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 8;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.f64 %fd58, [%rd19];


BB48_10:
mul.wide.s32 %rd24, %r20, 8;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.f64 %fd36, [%rd23];

	fma.rn.f64 %fd9, %fd58, %fd36, %fd5;
add.s32 %r8, %r6, 2;
@%p4 bra BB48_12;
bra.uni BB48_11;

BB48_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 8;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.f64 %fd59, [%rd27];

	bra.uni BB48_13;

BB48_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 8;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.f64 %fd59, [%rd25];


BB48_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.f64 %fd39, [%rd29];

	fma.rn.f64 %fd13, %fd59, %fd39, %fd9;
add.s32 %r9, %r6, 3;
@%p4 bra BB48_15;
bra.uni BB48_14;

BB48_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 8;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.f64 %fd60, [%rd33];

	bra.uni BB48_16;

BB48_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 8;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.f64 %fd60, [%rd31];


BB48_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.f64 %fd42, [%rd35];

	fma.rn.f64 %fd62, %fd60, %fd42, %fd13;

BB48_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r109, %r70, %r71, %r6;
setp.lt.s32	%p13, %r109, %r23;
@%p13 bra BB48_3;

BB48_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 8;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.f64 [%rd6], %fd62;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 2;
@%p14 bra BB48_26;

bar.sync 0;
add.s32 %r78, %r76, -2;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB48_26;

ld.shared.f64 %fd46, [%rd6];
add.s32 %r81, %r73, 2;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 8;
add.s64 %rd47, %rd44, %rd45;
ld.shared.f64 %fd47, [%rd47];
add.f64 %fd48, %fd46, %fd47;
st.shared.f64 [%rd6], %fd48;

BB48_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 0;
@%p16 bra BB48_28;

ld.shared.f64 %fd49, [%rd6];
add.s32 %r87, %r73, 1;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 8;
add.s64 %rd50, %rd44, %rd48;
ld.shared.f64 %fd50, [%rd50];
add.f64 %fd51, %fd49, %fd50;
st.shared.f64 [%rd6], %fd51;

BB48_28:
setp.lt.s32	%p17, %r27, %r22;
setp.eq.s32	%p18, %r73, 0;
and.pred %p19, %p17, %p18;
@!%p19 bra BB48_32;
bra.uni BB48_29;

BB48_29:
shr.s32 %r96, %r19, 31;
cvta.to.global.u64 %rd51, %rd9;
cvta.to.global.u64 %rd52, %rd12;
mov.u32 %r97, 1;
sub.s32 %r98, %r97, %r22;
and.b32 %r99, %r96, %r98;
add.s32 %r104, %r27, %r99;
mul.lo.s32 %r105, %r104, %r19;
ld.global.f64 %fd25, [%rd51];
mul.wide.s32 %rd53, %r105, 8;
add.s64 %rd7, %rd52, %rd53;
mov.f64 %fd63, 0d0000000000000000;
setp.eq.f64	%p20, %fd25, 0d0000000000000000;
@%p20 bra BB48_31;

ld.global.f64 %fd53, [%rd7];
mul.f64 %fd63, %fd53, %fd25;

BB48_31:
cvta.to.global.u64 %rd54, %rd8;
mul.wide.s32 %rd55, %r26, 8;
add.s64 %rd57, %rd44, %rd55;
ld.global.f64 %fd54, [%rd54];
ld.shared.f64 %fd55, [%rd57];
fma.rn.f64 %fd56, %fd55, %fd54, %fd63;
st.global.f64 [%rd7], %fd56;

BB48_32:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIdddLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIdddLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<17>;
.reg .b16 %rs<9>;
.reg .b32 %r<91>;
.reg .f64 %fd<42>;
.reg .b64 %rd<46>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refIdddLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refIdddLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refIdddLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIdddLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_refIdddLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_refIdddLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refIdddLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refIdddLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f64 %fd40, 0d0000000000000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB49_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r89, %r28, 2;
setp.ge.s32	%p2, %r89, %r20;
@%p2 bra BB49_8;

mov.f64 %fd40, 0d0000000000000000;

BB49_3:
mov.u32 %r87, %r89;
mov.u32 %r5, %r87;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB49_5;
bra.uni BB49_4;

BB49_5:
mov.u32 %r90, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r88, %r5;
@%p4 bra BB49_7;

BB49_6:
mov.u32 %r7, %r88;
mul.wide.s32 %rd26, %r7, 8;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.f64 %fd24, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 8;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.f64 %fd25, [%rd25];

	fma.rn.f64 %fd40, %fd24, %fd25, %fd40;
add.s32 %r90, %r90, 1;
setp.lt.s32	%p5, %r90, 4;
add.s32 %r10, %r90, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r88, %r10;
@%p7 bra BB49_6;
bra.uni BB49_7;

BB49_4:
mul.wide.s32 %rd18, %r5, 8;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.f64 %fd13, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 8;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.f64 %fd14, [%rd11];

	fma.rn.f64 %fd21, %fd13, %fd14, %fd40;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 8;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.f64 %fd15, [%rd12];

	mul.wide.s32 %rd21, %r17, 8;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.f64 %fd16, [%rd13];

	fma.rn.f64 %fd22, %fd15, %fd16, %fd21;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 8;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.f64 %fd17, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.f64 %fd18, [%rd15];

	fma.rn.f64 %fd23, %fd17, %fd18, %fd22;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 8;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.f64 %fd19, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.f64 %fd20, [%rd17];

	fma.rn.f64 %fd40, %fd19, %fd20, %fd23;

BB49_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r89, %r44, %r45, %r5;
setp.lt.s32	%p8, %r89, %r20;
@%p8 bra BB49_3;

BB49_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 8;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f64 [%rd3], %fd40;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 4;
@%p9 bra BB49_11;

bar.sync 0;
add.s32 %r52, %r50, -4;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB49_11;

ld.shared.f64 %fd26, [%rd3];
add.s32 %r55, %r47, 4;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 8;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f64 %fd27, [%rd32];
add.f64 %fd28, %fd26, %fd27;
st.shared.f64 [%rd3], %fd28;

BB49_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 1;
@%p11 bra BB49_13;

ld.shared.f64 %fd29, [%rd3];
add.s32 %r61, %r47, 2;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 8;
add.s64 %rd35, %rd29, %rd33;
ld.shared.f64 %fd30, [%rd35];
add.f64 %fd31, %fd29, %fd30;
st.shared.f64 [%rd3], %fd31;

BB49_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 0;
@%p12 bra BB49_15;

ld.shared.f64 %fd32, [%rd3];
add.s32 %r67, %r47, 1;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 8;
add.s64 %rd38, %rd29, %rd36;
ld.shared.f64 %fd33, [%rd38];
add.f64 %fd34, %fd32, %fd33;
st.shared.f64 [%rd3], %fd34;

BB49_15:
setp.lt.s32	%p13, %r24, %r19;
setp.eq.s32	%p14, %r47, 0;
and.pred %p15, %p13, %p14;
@!%p15 bra BB49_19;
bra.uni BB49_16;

BB49_16:
shr.s32 %r76, %r16, 31;
cvta.to.global.u64 %rd39, %rd6;
cvta.to.global.u64 %rd40, %rd9;
mov.u32 %r77, 1;
sub.s32 %r78, %r77, %r19;
and.b32 %r79, %r76, %r78;
add.s32 %r84, %r24, %r79;
mul.lo.s32 %r85, %r84, %r16;
ld.global.f64 %fd7, [%rd39];
mul.wide.s32 %rd41, %r85, 8;
add.s64 %rd4, %rd40, %rd41;
mov.f64 %fd41, 0d0000000000000000;
setp.eq.f64	%p16, %fd7, 0d0000000000000000;
@%p16 bra BB49_18;

ld.global.f64 %fd36, [%rd4];
mul.f64 %fd41, %fd36, %fd7;

BB49_18:
cvta.to.global.u64 %rd42, %rd5;
mul.wide.s32 %rd43, %r23, 8;
add.s64 %rd45, %rd29, %rd43;
ld.global.f64 %fd37, [%rd42];
ld.shared.f64 %fd38, [%rd45];
fma.rn.f64 %fd39, %fd38, %fd37, %fd41;
st.global.f64 [%rd4], %fd39;

BB49_19:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIdddLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIdddLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<22>;
.reg .b16 %rs<9>;
.reg .b32 %r<117>;
.reg .f64 %fd<67>;
.reg .b64 %rd<61>;


ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_refIdddLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_refIdddLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_refIdddLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_refIdddLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_refIdddLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refIdddLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIdddLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refIdddLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f64 %fd65, 0d0000000000000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB50_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r115, %r31, 2;
setp.ge.s32	%p2, %r115, %r23;
@%p2 bra BB50_23;

mov.f64 %fd65, 0d0000000000000000;

BB50_3:
mov.u32 %r113, %r115;
mov.u32 %r6, %r113;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB50_17;
bra.uni BB50_4;

BB50_17:
mov.u32 %r116, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r114, %r6;
@%p8 bra BB50_22;

BB50_18:
mov.u32 %r10, %r114;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB50_20;
bra.uni BB50_19;

BB50_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 8;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.f64 %fd64, [%rd39];

	bra.uni BB50_21;

BB50_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 8;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.f64 %fd64, [%rd37];


BB50_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 8;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.f64 %fd45, [%rd41];

	fma.rn.f64 %fd65, %fd64, %fd45, %fd65;
add.s32 %r116, %r116, 1;
setp.lt.s32	%p10, %r116, 4;
add.s32 %r13, %r116, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r114, %r13;
@%p12 bra BB50_18;
bra.uni BB50_22;

BB50_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB50_6;
bra.uni BB50_5;

BB50_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 8;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.f64 %fd60, [%rd15];

	bra.uni BB50_7;

BB50_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 8;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.f64 %fd60, [%rd13];


BB50_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 8;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.f64 %fd33, [%rd17];

	fma.rn.f64 %fd5, %fd60, %fd33, %fd65;
add.s32 %r7, %r6, 1;
@%p4 bra BB50_9;
bra.uni BB50_8;

BB50_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 8;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.f64 %fd61, [%rd21];

	bra.uni BB50_10;

BB50_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 8;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.f64 %fd61, [%rd19];


BB50_10:
mul.wide.s32 %rd24, %r20, 8;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.f64 %fd36, [%rd23];

	fma.rn.f64 %fd9, %fd61, %fd36, %fd5;
add.s32 %r8, %r6, 2;
@%p4 bra BB50_12;
bra.uni BB50_11;

BB50_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 8;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.f64 %fd62, [%rd27];

	bra.uni BB50_13;

BB50_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 8;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.f64 %fd62, [%rd25];


BB50_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.f64 %fd39, [%rd29];

	fma.rn.f64 %fd13, %fd62, %fd39, %fd9;
add.s32 %r9, %r6, 3;
@%p4 bra BB50_15;
bra.uni BB50_14;

BB50_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 8;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.f64 %fd63, [%rd33];

	bra.uni BB50_16;

BB50_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 8;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.f64 %fd63, [%rd31];


BB50_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.f64 %fd42, [%rd35];

	fma.rn.f64 %fd65, %fd63, %fd42, %fd13;

BB50_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r115, %r70, %r71, %r6;
setp.lt.s32	%p13, %r115, %r23;
@%p13 bra BB50_3;

BB50_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 8;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.f64 [%rd6], %fd65;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 4;
@%p14 bra BB50_26;

bar.sync 0;
add.s32 %r78, %r76, -4;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB50_26;

ld.shared.f64 %fd46, [%rd6];
add.s32 %r81, %r73, 4;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 8;
add.s64 %rd47, %rd44, %rd45;
ld.shared.f64 %fd47, [%rd47];
add.f64 %fd48, %fd46, %fd47;
st.shared.f64 [%rd6], %fd48;

BB50_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 1;
@%p16 bra BB50_28;

ld.shared.f64 %fd49, [%rd6];
add.s32 %r87, %r73, 2;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 8;
add.s64 %rd50, %rd44, %rd48;
ld.shared.f64 %fd50, [%rd50];
add.f64 %fd51, %fd49, %fd50;
st.shared.f64 [%rd6], %fd51;

BB50_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 0;
@%p17 bra BB50_30;

ld.shared.f64 %fd52, [%rd6];
add.s32 %r93, %r73, 1;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd51, %r96, 8;
add.s64 %rd53, %rd44, %rd51;
ld.shared.f64 %fd53, [%rd53];
add.f64 %fd54, %fd52, %fd53;
st.shared.f64 [%rd6], %fd54;

BB50_30:
setp.lt.s32	%p18, %r27, %r22;
setp.eq.s32	%p19, %r73, 0;
and.pred %p20, %p18, %p19;
@!%p20 bra BB50_34;
bra.uni BB50_31;

BB50_31:
shr.s32 %r102, %r19, 31;
cvta.to.global.u64 %rd54, %rd9;
cvta.to.global.u64 %rd55, %rd12;
mov.u32 %r103, 1;
sub.s32 %r104, %r103, %r22;
and.b32 %r105, %r102, %r104;
add.s32 %r110, %r27, %r105;
mul.lo.s32 %r111, %r110, %r19;
ld.global.f64 %fd25, [%rd54];
mul.wide.s32 %rd56, %r111, 8;
add.s64 %rd7, %rd55, %rd56;
mov.f64 %fd66, 0d0000000000000000;
setp.eq.f64	%p21, %fd25, 0d0000000000000000;
@%p21 bra BB50_33;

ld.global.f64 %fd56, [%rd7];
mul.f64 %fd66, %fd56, %fd25;

BB50_33:
cvta.to.global.u64 %rd57, %rd8;
mul.wide.s32 %rd58, %r26, 8;
add.s64 %rd60, %rd44, %rd58;
ld.global.f64 %fd57, [%rd57];
ld.shared.f64 %fd58, [%rd60];
fma.rn.f64 %fd59, %fd58, %fd57, %fd66;
st.global.f64 [%rd7], %fd59;

BB50_34:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIdddLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIdddLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<23>;
.reg .b16 %rs<9>;
.reg .b32 %r<123>;
.reg .f64 %fd<70>;
.reg .b64 %rd<64>;


ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_refIdddLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_refIdddLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_refIdddLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_refIdddLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_refIdddLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refIdddLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIdddLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refIdddLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f64 %fd68, 0d0000000000000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB51_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r121, %r31, 2;
setp.ge.s32	%p2, %r121, %r23;
@%p2 bra BB51_23;

mov.f64 %fd68, 0d0000000000000000;

BB51_3:
mov.u32 %r119, %r121;
mov.u32 %r6, %r119;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB51_17;
bra.uni BB51_4;

BB51_17:
mov.u32 %r122, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r120, %r6;
@%p8 bra BB51_22;

BB51_18:
mov.u32 %r10, %r120;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB51_20;
bra.uni BB51_19;

BB51_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 8;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.f64 %fd67, [%rd39];

	bra.uni BB51_21;

BB51_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 8;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.f64 %fd67, [%rd37];


BB51_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 8;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.f64 %fd45, [%rd41];

	fma.rn.f64 %fd68, %fd67, %fd45, %fd68;
add.s32 %r122, %r122, 1;
setp.lt.s32	%p10, %r122, 4;
add.s32 %r13, %r122, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r120, %r13;
@%p12 bra BB51_18;
bra.uni BB51_22;

BB51_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB51_6;
bra.uni BB51_5;

BB51_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 8;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.f64 %fd63, [%rd15];

	bra.uni BB51_7;

BB51_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 8;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.f64 %fd63, [%rd13];


BB51_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 8;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.f64 %fd33, [%rd17];

	fma.rn.f64 %fd5, %fd63, %fd33, %fd68;
add.s32 %r7, %r6, 1;
@%p4 bra BB51_9;
bra.uni BB51_8;

BB51_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 8;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.f64 %fd64, [%rd21];

	bra.uni BB51_10;

BB51_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 8;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.f64 %fd64, [%rd19];


BB51_10:
mul.wide.s32 %rd24, %r20, 8;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.f64 %fd36, [%rd23];

	fma.rn.f64 %fd9, %fd64, %fd36, %fd5;
add.s32 %r8, %r6, 2;
@%p4 bra BB51_12;
bra.uni BB51_11;

BB51_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 8;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.f64 %fd65, [%rd27];

	bra.uni BB51_13;

BB51_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 8;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.f64 %fd65, [%rd25];


BB51_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.f64 %fd39, [%rd29];

	fma.rn.f64 %fd13, %fd65, %fd39, %fd9;
add.s32 %r9, %r6, 3;
@%p4 bra BB51_15;
bra.uni BB51_14;

BB51_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 8;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.f64 %fd66, [%rd33];

	bra.uni BB51_16;

BB51_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 8;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.f64 %fd66, [%rd31];


BB51_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.f64 %fd42, [%rd35];

	fma.rn.f64 %fd68, %fd66, %fd42, %fd13;

BB51_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r121, %r70, %r71, %r6;
setp.lt.s32	%p13, %r121, %r23;
@%p13 bra BB51_3;

BB51_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 8;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.f64 [%rd6], %fd68;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 8;
@%p14 bra BB51_26;

bar.sync 0;
add.s32 %r78, %r76, -8;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB51_26;

ld.shared.f64 %fd46, [%rd6];
add.s32 %r81, %r73, 8;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 8;
add.s64 %rd47, %rd44, %rd45;
ld.shared.f64 %fd47, [%rd47];
add.f64 %fd48, %fd46, %fd47;
st.shared.f64 [%rd6], %fd48;

BB51_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 3;
@%p16 bra BB51_28;

ld.shared.f64 %fd49, [%rd6];
add.s32 %r87, %r73, 4;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 8;
add.s64 %rd50, %rd44, %rd48;
ld.shared.f64 %fd50, [%rd50];
add.f64 %fd51, %fd49, %fd50;
st.shared.f64 [%rd6], %fd51;

BB51_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 1;
@%p17 bra BB51_30;

ld.shared.f64 %fd52, [%rd6];
add.s32 %r93, %r73, 2;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd51, %r96, 8;
add.s64 %rd53, %rd44, %rd51;
ld.shared.f64 %fd53, [%rd53];
add.f64 %fd54, %fd52, %fd53;
st.shared.f64 [%rd6], %fd54;

BB51_30:
bar.sync 0;
setp.gt.s32	%p18, %r73, 0;
@%p18 bra BB51_32;

ld.shared.f64 %fd55, [%rd6];
add.s32 %r99, %r73, 1;
mad.lo.s32 %r102, %r99, %r24, %r26;
mul.wide.u32 %rd54, %r102, 8;
add.s64 %rd56, %rd44, %rd54;
ld.shared.f64 %fd56, [%rd56];
add.f64 %fd57, %fd55, %fd56;
st.shared.f64 [%rd6], %fd57;

BB51_32:
setp.lt.s32	%p19, %r27, %r22;
setp.eq.s32	%p20, %r73, 0;
and.pred %p21, %p19, %p20;
@!%p21 bra BB51_36;
bra.uni BB51_33;

BB51_33:
shr.s32 %r108, %r19, 31;
cvta.to.global.u64 %rd57, %rd9;
cvta.to.global.u64 %rd58, %rd12;
mov.u32 %r109, 1;
sub.s32 %r110, %r109, %r22;
and.b32 %r111, %r108, %r110;
add.s32 %r116, %r27, %r111;
mul.lo.s32 %r117, %r116, %r19;
ld.global.f64 %fd25, [%rd57];
mul.wide.s32 %rd59, %r117, 8;
add.s64 %rd7, %rd58, %rd59;
mov.f64 %fd69, 0d0000000000000000;
setp.eq.f64	%p22, %fd25, 0d0000000000000000;
@%p22 bra BB51_35;

ld.global.f64 %fd59, [%rd7];
mul.f64 %fd69, %fd59, %fd25;

BB51_35:
cvta.to.global.u64 %rd60, %rd8;
mul.wide.s32 %rd61, %r26, 8;
add.s64 %rd63, %rd44, %rd61;
ld.global.f64 %fd60, [%rd60];
ld.shared.f64 %fd61, [%rd63];
fma.rn.f64 %fd62, %fd61, %fd60, %fd69;
st.global.f64 [%rd7], %fd62;

BB51_36:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIdddLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIdddLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<19>;
.reg .b16 %rs<9>;
.reg .b32 %r<103>;
.reg .f64 %fd<48>;
.reg .b64 %rd<52>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refIdddLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refIdddLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refIdddLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIdddLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_refIdddLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_refIdddLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refIdddLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refIdddLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f64 %fd46, 0d0000000000000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB52_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r101, %r28, 2;
setp.ge.s32	%p2, %r101, %r20;
@%p2 bra BB52_8;

mov.f64 %fd46, 0d0000000000000000;

BB52_3:
mov.u32 %r99, %r101;
mov.u32 %r5, %r99;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB52_5;
bra.uni BB52_4;

BB52_5:
mov.u32 %r102, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r100, %r5;
@%p4 bra BB52_7;

BB52_6:
mov.u32 %r7, %r100;
mul.wide.s32 %rd26, %r7, 8;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.f64 %fd24, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 8;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.f64 %fd25, [%rd25];

	fma.rn.f64 %fd46, %fd24, %fd25, %fd46;
add.s32 %r102, %r102, 1;
setp.lt.s32	%p5, %r102, 4;
add.s32 %r10, %r102, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r100, %r10;
@%p7 bra BB52_6;
bra.uni BB52_7;

BB52_4:
mul.wide.s32 %rd18, %r5, 8;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.f64 %fd13, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 8;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.f64 %fd14, [%rd11];

	fma.rn.f64 %fd21, %fd13, %fd14, %fd46;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 8;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.f64 %fd15, [%rd12];

	mul.wide.s32 %rd21, %r17, 8;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.f64 %fd16, [%rd13];

	fma.rn.f64 %fd22, %fd15, %fd16, %fd21;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 8;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.f64 %fd17, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.f64 %fd18, [%rd15];

	fma.rn.f64 %fd23, %fd17, %fd18, %fd22;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 8;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.f64 %fd19, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.f64 %fd20, [%rd17];

	fma.rn.f64 %fd46, %fd19, %fd20, %fd23;

BB52_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r101, %r44, %r45, %r5;
setp.lt.s32	%p8, %r101, %r20;
@%p8 bra BB52_3;

BB52_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 8;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f64 [%rd3], %fd46;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 16;
@%p9 bra BB52_11;

bar.sync 0;
add.s32 %r52, %r50, -16;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB52_11;

ld.shared.f64 %fd26, [%rd3];
add.s32 %r55, %r47, 16;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 8;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f64 %fd27, [%rd32];
add.f64 %fd28, %fd26, %fd27;
st.shared.f64 [%rd3], %fd28;

BB52_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 7;
@%p11 bra BB52_13;

ld.shared.f64 %fd29, [%rd3];
add.s32 %r61, %r47, 8;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 8;
add.s64 %rd35, %rd29, %rd33;
ld.shared.f64 %fd30, [%rd35];
add.f64 %fd31, %fd29, %fd30;
st.shared.f64 [%rd3], %fd31;

BB52_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 3;
@%p12 bra BB52_15;

ld.shared.f64 %fd32, [%rd3];
add.s32 %r67, %r47, 4;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 8;
add.s64 %rd38, %rd29, %rd36;
ld.shared.f64 %fd33, [%rd38];
add.f64 %fd34, %fd32, %fd33;
st.shared.f64 [%rd3], %fd34;

BB52_15:
bar.sync 0;
setp.gt.s32	%p13, %r47, 1;
@%p13 bra BB52_17;

ld.shared.f64 %fd35, [%rd3];
add.s32 %r73, %r47, 2;
mad.lo.s32 %r76, %r73, %r21, %r23;
mul.wide.u32 %rd39, %r76, 8;
add.s64 %rd41, %rd29, %rd39;
ld.shared.f64 %fd36, [%rd41];
add.f64 %fd37, %fd35, %fd36;
st.shared.f64 [%rd3], %fd37;

BB52_17:
bar.sync 0;
setp.gt.s32	%p14, %r47, 0;
@%p14 bra BB52_19;

ld.shared.f64 %fd38, [%rd3];
add.s32 %r79, %r47, 1;
mad.lo.s32 %r82, %r79, %r21, %r23;
mul.wide.u32 %rd42, %r82, 8;
add.s64 %rd44, %rd29, %rd42;
ld.shared.f64 %fd39, [%rd44];
add.f64 %fd40, %fd38, %fd39;
st.shared.f64 [%rd3], %fd40;

BB52_19:
setp.lt.s32	%p15, %r24, %r19;
setp.eq.s32	%p16, %r47, 0;
and.pred %p17, %p15, %p16;
@!%p17 bra BB52_23;
bra.uni BB52_20;

BB52_20:
shr.s32 %r88, %r16, 31;
cvta.to.global.u64 %rd45, %rd6;
cvta.to.global.u64 %rd46, %rd9;
mov.u32 %r89, 1;
sub.s32 %r90, %r89, %r19;
and.b32 %r91, %r88, %r90;
add.s32 %r96, %r24, %r91;
mul.lo.s32 %r97, %r96, %r16;
ld.global.f64 %fd7, [%rd45];
mul.wide.s32 %rd47, %r97, 8;
add.s64 %rd4, %rd46, %rd47;
mov.f64 %fd47, 0d0000000000000000;
setp.eq.f64	%p18, %fd7, 0d0000000000000000;
@%p18 bra BB52_22;

ld.global.f64 %fd42, [%rd4];
mul.f64 %fd47, %fd42, %fd7;

BB52_22:
cvta.to.global.u64 %rd48, %rd5;
mul.wide.s32 %rd49, %r23, 8;
add.s64 %rd51, %rd29, %rd49;
ld.global.f64 %fd43, [%rd48];
ld.shared.f64 %fd44, [%rd51];
fma.rn.f64 %fd45, %fd44, %fd43, %fd47;
st.global.f64 [%rd4], %fd45;

BB52_23:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIdddLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIdddLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<24>;
.reg .b16 %rs<9>;
.reg .b32 %r<129>;
.reg .f64 %fd<73>;
.reg .b64 %rd<67>;


ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_refIdddLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_refIdddLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_refIdddLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_refIdddLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_refIdddLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refIdddLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIdddLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refIdddLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f64 %fd71, 0d0000000000000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB53_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r127, %r31, 2;
setp.ge.s32	%p2, %r127, %r23;
@%p2 bra BB53_23;

mov.f64 %fd71, 0d0000000000000000;

BB53_3:
mov.u32 %r125, %r127;
mov.u32 %r6, %r125;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB53_17;
bra.uni BB53_4;

BB53_17:
mov.u32 %r128, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r126, %r6;
@%p8 bra BB53_22;

BB53_18:
mov.u32 %r10, %r126;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB53_20;
bra.uni BB53_19;

BB53_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 8;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.f64 %fd70, [%rd39];

	bra.uni BB53_21;

BB53_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 8;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.f64 %fd70, [%rd37];


BB53_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 8;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.f64 %fd45, [%rd41];

	fma.rn.f64 %fd71, %fd70, %fd45, %fd71;
add.s32 %r128, %r128, 1;
setp.lt.s32	%p10, %r128, 4;
add.s32 %r13, %r128, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r126, %r13;
@%p12 bra BB53_18;
bra.uni BB53_22;

BB53_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB53_6;
bra.uni BB53_5;

BB53_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 8;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.f64 %fd66, [%rd15];

	bra.uni BB53_7;

BB53_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 8;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.f64 %fd66, [%rd13];


BB53_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 8;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.f64 %fd33, [%rd17];

	fma.rn.f64 %fd5, %fd66, %fd33, %fd71;
add.s32 %r7, %r6, 1;
@%p4 bra BB53_9;
bra.uni BB53_8;

BB53_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 8;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.f64 %fd67, [%rd21];

	bra.uni BB53_10;

BB53_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 8;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.f64 %fd67, [%rd19];


BB53_10:
mul.wide.s32 %rd24, %r20, 8;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.f64 %fd36, [%rd23];

	fma.rn.f64 %fd9, %fd67, %fd36, %fd5;
add.s32 %r8, %r6, 2;
@%p4 bra BB53_12;
bra.uni BB53_11;

BB53_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 8;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.f64 %fd68, [%rd27];

	bra.uni BB53_13;

BB53_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 8;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.f64 %fd68, [%rd25];


BB53_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.f64 %fd39, [%rd29];

	fma.rn.f64 %fd13, %fd68, %fd39, %fd9;
add.s32 %r9, %r6, 3;
@%p4 bra BB53_15;
bra.uni BB53_14;

BB53_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 8;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.f64 %fd69, [%rd33];

	bra.uni BB53_16;

BB53_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 8;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.f64 %fd69, [%rd31];


BB53_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.f64 %fd42, [%rd35];

	fma.rn.f64 %fd71, %fd69, %fd42, %fd13;

BB53_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r127, %r70, %r71, %r6;
setp.lt.s32	%p13, %r127, %r23;
@%p13 bra BB53_3;

BB53_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 8;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.f64 [%rd6], %fd71;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 16;
@%p14 bra BB53_26;

bar.sync 0;
add.s32 %r78, %r76, -16;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB53_26;

ld.shared.f64 %fd46, [%rd6];
add.s32 %r81, %r73, 16;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 8;
add.s64 %rd47, %rd44, %rd45;
ld.shared.f64 %fd47, [%rd47];
add.f64 %fd48, %fd46, %fd47;
st.shared.f64 [%rd6], %fd48;

BB53_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 7;
@%p16 bra BB53_28;

ld.shared.f64 %fd49, [%rd6];
add.s32 %r87, %r73, 8;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 8;
add.s64 %rd50, %rd44, %rd48;
ld.shared.f64 %fd50, [%rd50];
add.f64 %fd51, %fd49, %fd50;
st.shared.f64 [%rd6], %fd51;

BB53_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 3;
@%p17 bra BB53_30;

ld.shared.f64 %fd52, [%rd6];
add.s32 %r93, %r73, 4;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd51, %r96, 8;
add.s64 %rd53, %rd44, %rd51;
ld.shared.f64 %fd53, [%rd53];
add.f64 %fd54, %fd52, %fd53;
st.shared.f64 [%rd6], %fd54;

BB53_30:
bar.sync 0;
setp.gt.s32	%p18, %r73, 1;
@%p18 bra BB53_32;

ld.shared.f64 %fd55, [%rd6];
add.s32 %r99, %r73, 2;
mad.lo.s32 %r102, %r99, %r24, %r26;
mul.wide.u32 %rd54, %r102, 8;
add.s64 %rd56, %rd44, %rd54;
ld.shared.f64 %fd56, [%rd56];
add.f64 %fd57, %fd55, %fd56;
st.shared.f64 [%rd6], %fd57;

BB53_32:
bar.sync 0;
setp.gt.s32	%p19, %r73, 0;
@%p19 bra BB53_34;

ld.shared.f64 %fd58, [%rd6];
add.s32 %r105, %r73, 1;
mad.lo.s32 %r108, %r105, %r24, %r26;
mul.wide.u32 %rd57, %r108, 8;
add.s64 %rd59, %rd44, %rd57;
ld.shared.f64 %fd59, [%rd59];
add.f64 %fd60, %fd58, %fd59;
st.shared.f64 [%rd6], %fd60;

BB53_34:
setp.lt.s32	%p20, %r27, %r22;
setp.eq.s32	%p21, %r73, 0;
and.pred %p22, %p20, %p21;
@!%p22 bra BB53_38;
bra.uni BB53_35;

BB53_35:
shr.s32 %r114, %r19, 31;
cvta.to.global.u64 %rd60, %rd9;
cvta.to.global.u64 %rd61, %rd12;
mov.u32 %r115, 1;
sub.s32 %r116, %r115, %r22;
and.b32 %r117, %r114, %r116;
add.s32 %r122, %r27, %r117;
mul.lo.s32 %r123, %r122, %r19;
ld.global.f64 %fd25, [%rd60];
mul.wide.s32 %rd62, %r123, 8;
add.s64 %rd7, %rd61, %rd62;
mov.f64 %fd72, 0d0000000000000000;
setp.eq.f64	%p23, %fd25, 0d0000000000000000;
@%p23 bra BB53_37;

ld.global.f64 %fd62, [%rd7];
mul.f64 %fd72, %fd62, %fd25;

BB53_37:
cvta.to.global.u64 %rd63, %rd8;
mul.wide.s32 %rd64, %r26, 8;
add.s64 %rd66, %rd44, %rd64;
ld.global.f64 %fd63, [%rd63];
ld.shared.f64 %fd64, [%rd66];
fma.rn.f64 %fd65, %fd64, %fd63, %fd72;
st.global.f64 [%rd7], %fd65;

BB53_38:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIdddLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIdddLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .b32 %r<109>;
.reg .f64 %fd<51>;
.reg .b64 %rd<55>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refIdddLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refIdddLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refIdddLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIdddLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_refIdddLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_refIdddLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refIdddLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refIdddLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f64 %fd49, 0d0000000000000000;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB54_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r107, %r28, 2;
setp.ge.s32	%p2, %r107, %r20;
@%p2 bra BB54_8;

mov.f64 %fd49, 0d0000000000000000;

BB54_3:
mov.u32 %r105, %r107;
mov.u32 %r5, %r105;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB54_5;
bra.uni BB54_4;

BB54_5:
mov.u32 %r108, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r106, %r5;
@%p4 bra BB54_7;

BB54_6:
mov.u32 %r7, %r106;
mul.wide.s32 %rd26, %r7, 8;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.f64 %fd24, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 8;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.f64 %fd25, [%rd25];

	fma.rn.f64 %fd49, %fd24, %fd25, %fd49;
add.s32 %r108, %r108, 1;
setp.lt.s32	%p5, %r108, 4;
add.s32 %r10, %r108, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r106, %r10;
@%p7 bra BB54_6;
bra.uni BB54_7;

BB54_4:
mul.wide.s32 %rd18, %r5, 8;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.f64 %fd13, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 8;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.f64 %fd14, [%rd11];

	fma.rn.f64 %fd21, %fd13, %fd14, %fd49;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 8;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.f64 %fd15, [%rd12];

	mul.wide.s32 %rd21, %r17, 8;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.f64 %fd16, [%rd13];

	fma.rn.f64 %fd22, %fd15, %fd16, %fd21;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 8;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.f64 %fd17, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.f64 %fd18, [%rd15];

	fma.rn.f64 %fd23, %fd17, %fd18, %fd22;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 8;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.f64 %fd19, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.f64 %fd20, [%rd17];

	fma.rn.f64 %fd49, %fd19, %fd20, %fd23;

BB54_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r107, %r44, %r45, %r5;
setp.lt.s32	%p8, %r107, %r20;
@%p8 bra BB54_3;

BB54_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 8;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.f64 [%rd3], %fd49;
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 32;
@%p9 bra BB54_11;

bar.sync 0;
add.s32 %r52, %r50, -32;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB54_11;

ld.shared.f64 %fd26, [%rd3];
add.s32 %r55, %r47, 32;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 8;
add.s64 %rd32, %rd29, %rd30;
ld.shared.f64 %fd27, [%rd32];
add.f64 %fd28, %fd26, %fd27;
st.shared.f64 [%rd3], %fd28;

BB54_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 15;
@%p11 bra BB54_13;

ld.shared.f64 %fd29, [%rd3];
add.s32 %r61, %r47, 16;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 8;
add.s64 %rd35, %rd29, %rd33;
ld.shared.f64 %fd30, [%rd35];
add.f64 %fd31, %fd29, %fd30;
st.shared.f64 [%rd3], %fd31;

BB54_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 7;
@%p12 bra BB54_15;

ld.shared.f64 %fd32, [%rd3];
add.s32 %r67, %r47, 8;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 8;
add.s64 %rd38, %rd29, %rd36;
ld.shared.f64 %fd33, [%rd38];
add.f64 %fd34, %fd32, %fd33;
st.shared.f64 [%rd3], %fd34;

BB54_15:
bar.sync 0;
setp.gt.s32	%p13, %r47, 3;
@%p13 bra BB54_17;

ld.shared.f64 %fd35, [%rd3];
add.s32 %r73, %r47, 4;
mad.lo.s32 %r76, %r73, %r21, %r23;
mul.wide.u32 %rd39, %r76, 8;
add.s64 %rd41, %rd29, %rd39;
ld.shared.f64 %fd36, [%rd41];
add.f64 %fd37, %fd35, %fd36;
st.shared.f64 [%rd3], %fd37;

BB54_17:
bar.sync 0;
setp.gt.s32	%p14, %r47, 1;
@%p14 bra BB54_19;

ld.shared.f64 %fd38, [%rd3];
add.s32 %r79, %r47, 2;
mad.lo.s32 %r82, %r79, %r21, %r23;
mul.wide.u32 %rd42, %r82, 8;
add.s64 %rd44, %rd29, %rd42;
ld.shared.f64 %fd39, [%rd44];
add.f64 %fd40, %fd38, %fd39;
st.shared.f64 [%rd3], %fd40;

BB54_19:
bar.sync 0;
setp.gt.s32	%p15, %r47, 0;
@%p15 bra BB54_21;

ld.shared.f64 %fd41, [%rd3];
add.s32 %r85, %r47, 1;
mad.lo.s32 %r88, %r85, %r21, %r23;
mul.wide.u32 %rd45, %r88, 8;
add.s64 %rd47, %rd29, %rd45;
ld.shared.f64 %fd42, [%rd47];
add.f64 %fd43, %fd41, %fd42;
st.shared.f64 [%rd3], %fd43;

BB54_21:
setp.lt.s32	%p16, %r24, %r19;
setp.eq.s32	%p17, %r47, 0;
and.pred %p18, %p16, %p17;
@!%p18 bra BB54_25;
bra.uni BB54_22;

BB54_22:
shr.s32 %r94, %r16, 31;
cvta.to.global.u64 %rd48, %rd6;
cvta.to.global.u64 %rd49, %rd9;
mov.u32 %r95, 1;
sub.s32 %r96, %r95, %r19;
and.b32 %r97, %r94, %r96;
add.s32 %r102, %r24, %r97;
mul.lo.s32 %r103, %r102, %r16;
ld.global.f64 %fd7, [%rd48];
mul.wide.s32 %rd50, %r103, 8;
add.s64 %rd4, %rd49, %rd50;
mov.f64 %fd50, 0d0000000000000000;
setp.eq.f64	%p19, %fd7, 0d0000000000000000;
@%p19 bra BB54_24;

ld.global.f64 %fd45, [%rd4];
mul.f64 %fd50, %fd45, %fd7;

BB54_24:
cvta.to.global.u64 %rd51, %rd5;
mul.wide.s32 %rd52, %r23, 8;
add.s64 %rd54, %rd29, %rd52;
ld.global.f64 %fd46, [%rd51];
ld.shared.f64 %fd47, [%rd54];
fma.rn.f64 %fd48, %fd47, %fd46, %fd50;
st.global.f64 [%rd4], %fd48;

BB54_25:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refIdddLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refIdddLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<25>;
.reg .b16 %rs<9>;
.reg .b32 %r<135>;
.reg .f64 %fd<76>;
.reg .b64 %rd<70>;


ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_refIdddLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_refIdddLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_refIdddLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_refIdddLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_refIdddLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refIdddLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refIdddLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refIdddLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f64 %fd74, 0d0000000000000000;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB55_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r133, %r31, 2;
setp.ge.s32	%p2, %r133, %r23;
@%p2 bra BB55_23;

mov.f64 %fd74, 0d0000000000000000;

BB55_3:
mov.u32 %r131, %r133;
mov.u32 %r6, %r131;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB55_17;
bra.uni BB55_4;

BB55_17:
mov.u32 %r134, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r132, %r6;
@%p8 bra BB55_22;

BB55_18:
mov.u32 %r10, %r132;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB55_20;
bra.uni BB55_19;

BB55_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 8;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.f64 %fd73, [%rd39];

	bra.uni BB55_21;

BB55_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 8;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.f64 %fd73, [%rd37];


BB55_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 8;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.f64 %fd45, [%rd41];

	fma.rn.f64 %fd74, %fd73, %fd45, %fd74;
add.s32 %r134, %r134, 1;
setp.lt.s32	%p10, %r134, 4;
add.s32 %r13, %r134, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r132, %r13;
@%p12 bra BB55_18;
bra.uni BB55_22;

BB55_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB55_6;
bra.uni BB55_5;

BB55_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 8;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.f64 %fd69, [%rd15];

	bra.uni BB55_7;

BB55_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 8;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.f64 %fd69, [%rd13];


BB55_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 8;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.f64 %fd33, [%rd17];

	fma.rn.f64 %fd5, %fd69, %fd33, %fd74;
add.s32 %r7, %r6, 1;
@%p4 bra BB55_9;
bra.uni BB55_8;

BB55_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 8;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.f64 %fd70, [%rd21];

	bra.uni BB55_10;

BB55_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 8;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.f64 %fd70, [%rd19];


BB55_10:
mul.wide.s32 %rd24, %r20, 8;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.f64 %fd36, [%rd23];

	fma.rn.f64 %fd9, %fd70, %fd36, %fd5;
add.s32 %r8, %r6, 2;
@%p4 bra BB55_12;
bra.uni BB55_11;

BB55_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 8;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.f64 %fd71, [%rd27];

	bra.uni BB55_13;

BB55_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 8;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.f64 %fd71, [%rd25];


BB55_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.f64 %fd39, [%rd29];

	fma.rn.f64 %fd13, %fd71, %fd39, %fd9;
add.s32 %r9, %r6, 3;
@%p4 bra BB55_15;
bra.uni BB55_14;

BB55_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 8;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.f64 %fd72, [%rd33];

	bra.uni BB55_16;

BB55_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 8;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.f64 %fd72, [%rd31];


BB55_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.f64 %fd42, [%rd35];

	fma.rn.f64 %fd74, %fd72, %fd42, %fd13;

BB55_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r133, %r70, %r71, %r6;
setp.lt.s32	%p13, %r133, %r23;
@%p13 bra BB55_3;

BB55_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 8;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.f64 [%rd6], %fd74;
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 32;
@%p14 bra BB55_26;

bar.sync 0;
add.s32 %r78, %r76, -32;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB55_26;

ld.shared.f64 %fd46, [%rd6];
add.s32 %r81, %r73, 32;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 8;
add.s64 %rd47, %rd44, %rd45;
ld.shared.f64 %fd47, [%rd47];
add.f64 %fd48, %fd46, %fd47;
st.shared.f64 [%rd6], %fd48;

BB55_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 15;
@%p16 bra BB55_28;

ld.shared.f64 %fd49, [%rd6];
add.s32 %r87, %r73, 16;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 8;
add.s64 %rd50, %rd44, %rd48;
ld.shared.f64 %fd50, [%rd50];
add.f64 %fd51, %fd49, %fd50;
st.shared.f64 [%rd6], %fd51;

BB55_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 7;
@%p17 bra BB55_30;

ld.shared.f64 %fd52, [%rd6];
add.s32 %r93, %r73, 8;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd51, %r96, 8;
add.s64 %rd53, %rd44, %rd51;
ld.shared.f64 %fd53, [%rd53];
add.f64 %fd54, %fd52, %fd53;
st.shared.f64 [%rd6], %fd54;

BB55_30:
bar.sync 0;
setp.gt.s32	%p18, %r73, 3;
@%p18 bra BB55_32;

ld.shared.f64 %fd55, [%rd6];
add.s32 %r99, %r73, 4;
mad.lo.s32 %r102, %r99, %r24, %r26;
mul.wide.u32 %rd54, %r102, 8;
add.s64 %rd56, %rd44, %rd54;
ld.shared.f64 %fd56, [%rd56];
add.f64 %fd57, %fd55, %fd56;
st.shared.f64 [%rd6], %fd57;

BB55_32:
bar.sync 0;
setp.gt.s32	%p19, %r73, 1;
@%p19 bra BB55_34;

ld.shared.f64 %fd58, [%rd6];
add.s32 %r105, %r73, 2;
mad.lo.s32 %r108, %r105, %r24, %r26;
mul.wide.u32 %rd57, %r108, 8;
add.s64 %rd59, %rd44, %rd57;
ld.shared.f64 %fd59, [%rd59];
add.f64 %fd60, %fd58, %fd59;
st.shared.f64 [%rd6], %fd60;

BB55_34:
bar.sync 0;
setp.gt.s32	%p20, %r73, 0;
@%p20 bra BB55_36;

ld.shared.f64 %fd61, [%rd6];
add.s32 %r111, %r73, 1;
mad.lo.s32 %r114, %r111, %r24, %r26;
mul.wide.u32 %rd60, %r114, 8;
add.s64 %rd62, %rd44, %rd60;
ld.shared.f64 %fd62, [%rd62];
add.f64 %fd63, %fd61, %fd62;
st.shared.f64 [%rd6], %fd63;

BB55_36:
setp.lt.s32	%p21, %r27, %r22;
setp.eq.s32	%p22, %r73, 0;
and.pred %p23, %p21, %p22;
@!%p23 bra BB55_40;
bra.uni BB55_37;

BB55_37:
shr.s32 %r120, %r19, 31;
cvta.to.global.u64 %rd63, %rd9;
cvta.to.global.u64 %rd64, %rd12;
mov.u32 %r121, 1;
sub.s32 %r122, %r121, %r22;
and.b32 %r123, %r120, %r122;
add.s32 %r128, %r27, %r123;
mul.lo.s32 %r129, %r128, %r19;
ld.global.f64 %fd25, [%rd63];
mul.wide.s32 %rd65, %r129, 8;
add.s64 %rd7, %rd64, %rd65;
mov.f64 %fd75, 0d0000000000000000;
setp.eq.f64	%p24, %fd25, 0d0000000000000000;
@%p24 bra BB55_39;

ld.global.f64 %fd65, [%rd7];
mul.f64 %fd75, %fd65, %fd25;

BB55_39:
cvta.to.global.u64 %rd66, %rd8;
mul.wide.s32 %rd67, %r26, 8;
add.s64 %rd69, %rd44, %rd67;
ld.global.f64 %fd66, [%rd66];
ld.shared.f64 %fd67, [%rd69];
fma.rn.f64 %fd68, %fd67, %fd66, %fd75;
st.global.f64 [%rd7], %fd68;

BB55_40:
ret;
}


.visible .entry _Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i(
.param .u32 _Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_1,
.param .align 16 .b8 _Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_2[16],
.param .u64 _Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_6,
.param .align 16 .b8 _Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_7[16],
.param .u64 _Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<23>;
.reg .b32 %r<83>;
.reg .f64 %fd<293>;
.reg .b64 %rd<46>;

	.shared .align 16 .b8 _Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24253_36_non_const_XX[8192];

	.shared .align 16 .b8 _Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24254_36_non_const_SDOT[2048];

ld.param.u32 %r33, [_Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_0];
ld.param.u32 %r34, [_Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_1];
ld.param.f64 %fd28, [_Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_2+8];
ld.param.f64 %fd27, [_Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_2];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_3];
ld.param.u64 %rd11, [_Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_5];
ld.param.u32 %r36, [_Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_6];
ld.param.f64 %fd30, [_Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_7+8];
ld.param.f64 %fd29, [_Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_7];
ld.param.u64 %rd10, [_Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_8];
cvta.to.global.u64 %rd1, %rd11;
mov.u32 %r1, %tid.x;
shr.s32 %r38, %r1, 31;
shr.u32 %r39, %r38, 28;
add.s32 %r40, %r1, %r39;
shr.s32 %r2, %r40, 4;
and.b32 %r41, %r40, -16;
sub.s32 %r3, %r1, %r41;
setp.lt.s32	%p3, %r34, 1;
@%p3 bra BB56_25;

mov.u32 %r43, 1;
sub.s32 %r44, %r43, %r33;
mul.lo.s32 %r45, %r44, %r36;
setp.gt.s32	%p4, %r36, -1;
selp.b32	%r4, 0, %r45, %p4;
mul.wide.s32 %rd12, %r2, 256;
mov.u64 %rd13, _Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24254_36_non_const_SDOT;
add.s64 %rd14, %rd13, %rd12;
mul.wide.s32 %rd15, %r3, 16;
add.s64 %rd2, %rd14, %rd15;
mul.wide.s32 %rd16, %r1, 16;
mov.u64 %rd17, _Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24253_36_non_const_XX;
add.s64 %rd3, %rd17, %rd16;
shl.b32 %r46, %r36, 7;
mul.wide.s32 %rd4, %r46, 16;
mov.u32 %r77, 0;
cvta.to.global.u64 %rd41, %rd10;

BB56_2:
mov.u32 %r47, %ctaid.x;
shl.b32 %r48, %r47, 3;
add.s32 %r6, %r48, %r77;
setp.ge.s32	%p5, %r6, %r34;
@%p5 bra BB56_25;

add.s32 %r7, %r6, %r2;
mov.f64 %fd31, 0d0000000000000000;
st.shared.v2.f64 [%rd2], {%fd31, %fd31};
setp.lt.s32	%p6, %r33, 1;
@%p6 bra BB56_20;

ld.param.u32 %r69, [_Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_4];
mov.u32 %r78, 0;

BB56_5:
add.s32 %r50, %r78, 512;
min.s32 %r10, %r50, %r33;
bar.sync 0;
mov.u32 %r73, %tid.x;
ld.param.u32 %r72, [_Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_6];
add.s32 %r11, %r78, %r73;
mad.lo.s32 %r12, %r11, %r72, %r4;
add.s32 %r51, %r10, -384;
setp.lt.s32	%p7, %r11, %r51;
mul.wide.s32 %rd18, %r12, 16;
add.s64 %rd5, %rd1, %rd18;
add.s64 %rd6, %rd5, %rd4;
add.s64 %rd7, %rd6, %rd4;
@%p7 bra BB56_12;
bra.uni BB56_6;

BB56_12:
ld.global.v2.f64 {%fd86, %fd87}, [%rd5];
mul.f64 %fd90, %fd27, %fd86;
mul.f64 %fd91, %fd28, %fd87;
mul.f64 %fd92, %fd28, %fd86;
sub.f64 %fd93, %fd90, %fd91;
fma.rn.f64 %fd94, %fd27, %fd87, %fd92;
st.shared.v2.f64 [%rd3], {%fd93, %fd94};
ld.global.v2.f64 {%fd95, %fd96}, [%rd6];
mul.f64 %fd99, %fd27, %fd95;
mul.f64 %fd100, %fd28, %fd96;
mul.f64 %fd101, %fd28, %fd95;
sub.f64 %fd102, %fd99, %fd100;
fma.rn.f64 %fd103, %fd27, %fd96, %fd101;
st.shared.v2.f64 [%rd3+2048], {%fd102, %fd103};
ld.global.v2.f64 {%fd104, %fd105}, [%rd7];
mul.f64 %fd108, %fd27, %fd104;
mul.f64 %fd109, %fd28, %fd105;
mul.f64 %fd110, %fd28, %fd104;
sub.f64 %fd111, %fd108, %fd109;
fma.rn.f64 %fd112, %fd27, %fd105, %fd110;
st.shared.v2.f64 [%rd3+4096], {%fd111, %fd112};
add.s64 %rd21, %rd7, %rd4;
ld.global.v2.f64 {%fd113, %fd114}, [%rd21];
mul.f64 %fd117, %fd27, %fd113;
mul.f64 %fd118, %fd28, %fd114;
mul.f64 %fd119, %fd28, %fd113;
fma.rn.f64 %fd120, %fd27, %fd114, %fd119;
sub.f64 %fd121, %fd117, %fd118;
st.shared.v2.f64 [%rd3+6144], {%fd121, %fd120};
bra.uni BB56_13;

BB56_6:
add.s32 %r52, %r10, -256;
setp.lt.s32	%p8, %r11, %r52;
@%p8 bra BB56_11;
bra.uni BB56_7;

BB56_11:
ld.global.v2.f64 {%fd59, %fd60}, [%rd5];
mul.f64 %fd63, %fd27, %fd59;
mul.f64 %fd64, %fd28, %fd60;
mul.f64 %fd65, %fd28, %fd59;
sub.f64 %fd66, %fd63, %fd64;
fma.rn.f64 %fd67, %fd27, %fd60, %fd65;
st.shared.v2.f64 [%rd3], {%fd66, %fd67};
ld.global.v2.f64 {%fd68, %fd69}, [%rd6];
mul.f64 %fd72, %fd27, %fd68;
mul.f64 %fd73, %fd28, %fd69;
mul.f64 %fd74, %fd28, %fd68;
sub.f64 %fd75, %fd72, %fd73;
fma.rn.f64 %fd76, %fd27, %fd69, %fd74;
st.shared.v2.f64 [%rd3+2048], {%fd75, %fd76};
ld.global.v2.f64 {%fd77, %fd78}, [%rd7];
mul.f64 %fd81, %fd27, %fd77;
mul.f64 %fd82, %fd28, %fd78;
mul.f64 %fd83, %fd28, %fd77;
sub.f64 %fd84, %fd81, %fd82;
fma.rn.f64 %fd85, %fd27, %fd78, %fd83;
st.shared.v2.f64 [%rd3+4096], {%fd84, %fd85};
bra.uni BB56_13;

BB56_7:
add.s32 %r53, %r10, -128;
setp.lt.s32	%p9, %r11, %r53;
@%p9 bra BB56_10;
bra.uni BB56_8;

BB56_10:
ld.param.u32 %r76, [_Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_6];
shl.b32 %r75, %r76, 7;
ld.global.v2.f64 {%fd41, %fd42}, [%rd5];
mul.f64 %fd45, %fd27, %fd41;
mul.f64 %fd46, %fd28, %fd42;
mul.f64 %fd47, %fd28, %fd41;
sub.f64 %fd48, %fd45, %fd46;
fma.rn.f64 %fd49, %fd27, %fd42, %fd47;
st.shared.v2.f64 [%rd3], {%fd48, %fd49};
add.s32 %r55, %r75, %r12;
mul.wide.s32 %rd19, %r55, 16;
add.s64 %rd20, %rd1, %rd19;
ld.global.v2.f64 {%fd50, %fd51}, [%rd20];
mul.f64 %fd54, %fd27, %fd50;
mul.f64 %fd55, %fd28, %fd51;
mul.f64 %fd56, %fd28, %fd50;
fma.rn.f64 %fd57, %fd27, %fd51, %fd56;
sub.f64 %fd58, %fd54, %fd55;
st.shared.v2.f64 [%rd3+2048], {%fd58, %fd57};
bra.uni BB56_13;

BB56_8:
setp.ge.s32	%p10, %r11, %r10;
@%p10 bra BB56_13;

ld.global.v2.f64 {%fd32, %fd33}, [%rd5];
mul.f64 %fd36, %fd27, %fd32;
mul.f64 %fd37, %fd28, %fd33;
mul.f64 %fd38, %fd28, %fd32;
sub.f64 %fd39, %fd36, %fd37;
fma.rn.f64 %fd40, %fd27, %fd33, %fd38;
st.shared.v2.f64 [%rd3], {%fd39, %fd40};

BB56_13:
setp.lt.s32	%p1, %r7, %r34;
bar.sync 0;
@!%p1 bra BB56_19;
bra.uni BB56_14;

BB56_14:
mov.f64 %fd288, 0d0000000000000000;
mad.lo.s32 %r74, %r7, %r69, %r3;
add.s32 %r82, %r74, %r78;
add.s32 %r81, %r78, %r3;
sub.s32 %r15, %r10, %r78;
add.s32 %r56, %r15, -48;
mov.f64 %fd287, %fd288;
mov.f64 %fd284, %fd288;
mov.f64 %fd285, %fd288;
setp.ge.s32	%p11, %r3, %r56;
mov.u32 %r79, %r3;
@%p11 bra BB56_16;

BB56_15:
mov.u32 %r16, %r79;
mul.wide.s32 %rd26, %r82, 16;
add.s64 %rd22, %rd9, %rd26;

	ld.global.nc.v2.f64 {%fd126,%fd127}, [%rd22];

	mul.wide.s32 %rd27, %r16, 16;
add.s64 %rd29, %rd17, %rd27;
ld.shared.v2.f64 {%fd134, %fd135}, [%rd29];
fma.rn.f64 %fd138, %fd126, %fd134, %fd285;
fma.rn.f64 %fd139, %fd126, %fd135, %fd288;
fma.rn.f64 %fd140, %fd135, %fd127, %fd138;
mul.f64 %fd141, %fd134, %fd127;
sub.f64 %fd142, %fd139, %fd141;
add.s32 %r57, %r82, 16;
mul.wide.s32 %rd30, %r57, 16;
add.s64 %rd23, %rd9, %rd30;

	ld.global.nc.v2.f64 {%fd128,%fd129}, [%rd23];

	ld.shared.v2.f64 {%fd143, %fd144}, [%rd29+256];
fma.rn.f64 %fd147, %fd128, %fd143, %fd140;
fma.rn.f64 %fd148, %fd128, %fd144, %fd142;
fma.rn.f64 %fd149, %fd144, %fd129, %fd147;
mul.f64 %fd150, %fd143, %fd129;
sub.f64 %fd151, %fd148, %fd150;
add.s32 %r58, %r82, 32;
mul.wide.s32 %rd31, %r58, 16;
add.s64 %rd24, %rd9, %rd31;

	ld.global.nc.v2.f64 {%fd130,%fd131}, [%rd24];

	ld.shared.v2.f64 {%fd152, %fd153}, [%rd29+512];
fma.rn.f64 %fd156, %fd130, %fd152, %fd149;
fma.rn.f64 %fd157, %fd130, %fd153, %fd151;
fma.rn.f64 %fd158, %fd153, %fd131, %fd156;
mul.f64 %fd159, %fd152, %fd131;
sub.f64 %fd160, %fd157, %fd159;
add.s32 %r59, %r82, 48;
mul.wide.s32 %rd32, %r59, 16;
add.s64 %rd25, %rd9, %rd32;

	ld.global.nc.v2.f64 {%fd132,%fd133}, [%rd25];

	ld.shared.v2.f64 {%fd161, %fd162}, [%rd29+768];
fma.rn.f64 %fd165, %fd132, %fd161, %fd158;
fma.rn.f64 %fd166, %fd132, %fd162, %fd160;
fma.rn.f64 %fd285, %fd162, %fd133, %fd165;
mul.f64 %fd167, %fd161, %fd133;
sub.f64 %fd288, %fd166, %fd167;
add.s32 %r82, %r82, 64;
add.s32 %r81, %r81, 64;
sub.s32 %r21, %r81, %r78;
setp.lt.s32	%p12, %r21, %r56;
mov.u32 %r79, %r21;
mov.f64 %fd284, %fd285;
mov.f64 %fd287, %fd288;
@%p12 bra BB56_15;

BB56_16:
sub.s32 %r80, %r81, %r78;
mov.f64 %fd290, %fd284;
mov.f64 %fd289, %fd287;
setp.ge.s32	%p13, %r80, %r15;
@%p13 bra BB56_18;

BB56_17:
mul.wide.s32 %rd34, %r82, 16;
add.s64 %rd33, %rd9, %rd34;

	ld.global.nc.v2.f64 {%fd168,%fd169}, [%rd33];

	mul.wide.s32 %rd35, %r80, 16;
add.s64 %rd37, %rd17, %rd35;
ld.shared.v2.f64 {%fd170, %fd171}, [%rd37];
fma.rn.f64 %fd174, %fd168, %fd170, %fd290;
fma.rn.f64 %fd175, %fd168, %fd171, %fd289;
fma.rn.f64 %fd290, %fd171, %fd169, %fd174;
mul.f64 %fd176, %fd170, %fd169;
sub.f64 %fd289, %fd175, %fd176;
add.s32 %r82, %r82, 16;
add.s32 %r81, %r81, 16;
sub.s32 %r80, %r81, %r78;
setp.lt.s32	%p14, %r80, %r15;
@%p14 bra BB56_17;

BB56_18:
ld.shared.v2.f64 {%fd177, %fd178}, [%rd2];
add.f64 %fd181, %fd289, %fd178;
add.f64 %fd182, %fd290, %fd177;
st.shared.v2.f64 [%rd2], {%fd182, %fd181};

BB56_19:
add.s32 %r78, %r78, 512;
setp.lt.s32	%p15, %r78, %r33;
@%p15 bra BB56_5;

BB56_20:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p16, %r7, %r34;
and.pred %p17, %p16, %p2;
@!%p17 bra BB56_24;
bra.uni BB56_21;

BB56_21:
ld.param.u32 %r71, [_Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i_param_9];
mov.u32 %r70, 1;
ld.shared.v2.f64 {%fd183, %fd184}, [%rd14];
ld.shared.v2.f64 {%fd187, %fd188}, [%rd14+16];
add.f64 %fd191, %fd187, %fd183;
add.f64 %fd192, %fd188, %fd184;
ld.shared.v2.f64 {%fd193, %fd194}, [%rd14+32];
add.f64 %fd197, %fd193, %fd191;
add.f64 %fd198, %fd194, %fd192;
ld.shared.v2.f64 {%fd199, %fd200}, [%rd14+48];
add.f64 %fd203, %fd199, %fd197;
add.f64 %fd204, %fd200, %fd198;
ld.shared.v2.f64 {%fd205, %fd206}, [%rd14+64];
add.f64 %fd209, %fd205, %fd203;
add.f64 %fd210, %fd206, %fd204;
ld.shared.v2.f64 {%fd211, %fd212}, [%rd14+80];
add.f64 %fd215, %fd211, %fd209;
add.f64 %fd216, %fd212, %fd210;
ld.shared.v2.f64 {%fd217, %fd218}, [%rd14+96];
add.f64 %fd221, %fd217, %fd215;
add.f64 %fd222, %fd218, %fd216;
ld.shared.v2.f64 {%fd223, %fd224}, [%rd14+112];
add.f64 %fd227, %fd223, %fd221;
add.f64 %fd228, %fd224, %fd222;
ld.shared.v2.f64 {%fd229, %fd230}, [%rd14+128];
add.f64 %fd233, %fd229, %fd227;
add.f64 %fd234, %fd230, %fd228;
ld.shared.v2.f64 {%fd235, %fd236}, [%rd14+144];
add.f64 %fd239, %fd235, %fd233;
add.f64 %fd240, %fd236, %fd234;
ld.shared.v2.f64 {%fd241, %fd242}, [%rd14+160];
add.f64 %fd245, %fd241, %fd239;
add.f64 %fd246, %fd242, %fd240;
ld.shared.v2.f64 {%fd247, %fd248}, [%rd14+176];
add.f64 %fd251, %fd247, %fd245;
add.f64 %fd252, %fd248, %fd246;
ld.shared.v2.f64 {%fd253, %fd254}, [%rd14+192];
add.f64 %fd257, %fd253, %fd251;
add.f64 %fd258, %fd254, %fd252;
ld.shared.v2.f64 {%fd259, %fd260}, [%rd14+208];
add.f64 %fd263, %fd259, %fd257;
add.f64 %fd264, %fd260, %fd258;
ld.shared.v2.f64 {%fd265, %fd266}, [%rd14+224];
add.f64 %fd269, %fd265, %fd263;
add.f64 %fd270, %fd266, %fd264;
ld.shared.v2.f64 {%fd271, %fd272}, [%rd14+240];
add.f64 %fd291, %fd271, %fd269;
add.f64 %fd292, %fd272, %fd270;
st.shared.v2.f64 [%rd14], {%fd291, %fd292};
sub.s32 %r62, %r70, %r34;
mul.lo.s32 %r63, %r62, %r71;
setp.gt.s32	%p18, %r71, -1;
selp.b32	%r64, 0, %r63, %p18;
mad.lo.s32 %r65, %r7, %r71, %r64;
mul.wide.s32 %rd42, %r65, 16;
add.s64 %rd8, %rd41, %rd42;
setp.neu.f64	%p19, %fd30, 0d0000000000000000;
setp.neu.f64	%p20, %fd29, 0d0000000000000000;
or.pred %p21, %p20, %p19;
@!%p21 bra BB56_23;
bra.uni BB56_22;

BB56_22:
ld.global.v2.f64 {%fd275, %fd276}, [%rd8];
fma.rn.f64 %fd279, %fd29, %fd275, %fd291;
fma.rn.f64 %fd280, %fd29, %fd276, %fd292;
mul.f64 %fd281, %fd30, %fd276;
fma.rn.f64 %fd292, %fd30, %fd275, %fd280;
sub.f64 %fd291, %fd279, %fd281;
st.shared.v2.f64 [%rd14], {%fd291, %fd292};

BB56_23:
st.global.v2.f64 [%rd8], {%fd291, %fd292};

BB56_24:
mov.u32 %r66, %nctaid.x;
shl.b32 %r67, %r66, 3;
add.s32 %r77, %r67, %r77;
setp.lt.s32	%p22, %r77, %r34;
@%p22 bra BB56_2;

BB56_25:
ret;
}


.visible .entry _Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i(
.param .u32 _Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_1,
.param .u64 _Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_6,
.param .u64 _Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<23>;
.reg .b32 %r<80>;
.reg .f64 %fd<293>;
.reg .b64 %rd<50>;

	.shared .align 16 .b8 _Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24267_36_non_const_XX[8192];

	.shared .align 16 .b8 _Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24268_36_non_const_SDOT[2048];

ld.param.u32 %r35, [_Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_0];
ld.param.u32 %r36, [_Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_1];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_2];
ld.param.u64 %rd10, [_Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_3];
ld.param.u64 %rd13, [_Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_5];
ld.param.u32 %r38, [_Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_6];
ld.param.u64 %rd11, [_Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_7];
ld.param.u64 %rd12, [_Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_8];
ld.param.u32 %r39, [_Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd13;
mov.u32 %r1, %tid.x;
shr.s32 %r40, %r1, 31;
shr.u32 %r41, %r40, 28;
add.s32 %r42, %r1, %r41;
shr.s32 %r2, %r42, 4;
and.b32 %r43, %r42, -16;
sub.s32 %r3, %r1, %r43;
setp.lt.s32	%p3, %r36, 1;
@%p3 bra BB57_25;

cvta.to.global.u64 %rd14, %rd9;
ld.global.v2.f64 {%fd27, %fd28}, [%rd14];
mov.u32 %r45, 1;
sub.s32 %r46, %r45, %r35;
mul.lo.s32 %r47, %r46, %r38;
setp.gt.s32	%p4, %r38, -1;
selp.b32	%r4, 0, %r47, %p4;
sub.s32 %r48, %r45, %r36;
mul.lo.s32 %r49, %r48, %r39;
setp.gt.s32	%p5, %r39, -1;
selp.b32	%r5, 0, %r49, %p5;
mul.wide.s32 %rd15, %r2, 256;
mov.u64 %rd16, _Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24268_36_non_const_SDOT;
add.s64 %rd17, %rd16, %rd15;
mul.wide.s32 %rd18, %r3, 16;
add.s64 %rd2, %rd17, %rd18;
mul.wide.s32 %rd19, %r1, 16;
mov.u64 %rd20, _Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24267_36_non_const_XX;
add.s64 %rd3, %rd20, %rd19;
shl.b32 %r6, %r38, 7;
mul.wide.s32 %rd4, %r6, 16;
mov.u32 %r74, 0;
cvta.to.global.u64 %rd44, %rd11;
cvta.to.global.u64 %rd45, %rd12;

BB57_2:
mov.u32 %r50, %ctaid.x;
shl.b32 %r51, %r50, 3;
add.s32 %r8, %r51, %r74;
setp.ge.s32	%p6, %r8, %r36;
@%p6 bra BB57_25;

add.s32 %r9, %r8, %r2;
mov.f64 %fd29, 0d0000000000000000;
st.shared.v2.f64 [%rd2], {%fd29, %fd29};
setp.lt.s32	%p7, %r35, 1;
@%p7 bra BB57_20;

ld.param.u32 %r67, [_Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_4];
mov.u32 %r75, 0;

BB57_5:
add.s32 %r53, %r75, 512;
min.s32 %r12, %r53, %r35;
bar.sync 0;
mov.u32 %r70, %tid.x;
ld.param.u32 %r69, [_Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_6];
add.s32 %r13, %r75, %r70;
mad.lo.s32 %r14, %r13, %r69, %r4;
add.s32 %r54, %r12, -384;
setp.lt.s32	%p8, %r13, %r54;
mul.wide.s32 %rd21, %r14, 16;
add.s64 %rd5, %rd1, %rd21;
add.s64 %rd6, %rd5, %rd4;
add.s64 %rd7, %rd6, %rd4;
@%p8 bra BB57_12;
bra.uni BB57_6;

BB57_12:
ld.global.v2.f64 {%fd84, %fd85}, [%rd5];
mul.f64 %fd88, %fd27, %fd84;
mul.f64 %fd89, %fd28, %fd85;
mul.f64 %fd90, %fd28, %fd84;
sub.f64 %fd91, %fd88, %fd89;
fma.rn.f64 %fd92, %fd27, %fd85, %fd90;
st.shared.v2.f64 [%rd3], {%fd91, %fd92};
ld.global.v2.f64 {%fd93, %fd94}, [%rd6];
mul.f64 %fd97, %fd27, %fd93;
mul.f64 %fd98, %fd28, %fd94;
mul.f64 %fd99, %fd28, %fd93;
sub.f64 %fd100, %fd97, %fd98;
fma.rn.f64 %fd101, %fd27, %fd94, %fd99;
st.shared.v2.f64 [%rd3+2048], {%fd100, %fd101};
ld.global.v2.f64 {%fd102, %fd103}, [%rd7];
mul.f64 %fd106, %fd27, %fd102;
mul.f64 %fd107, %fd28, %fd103;
mul.f64 %fd108, %fd28, %fd102;
sub.f64 %fd109, %fd106, %fd107;
fma.rn.f64 %fd110, %fd27, %fd103, %fd108;
st.shared.v2.f64 [%rd3+4096], {%fd109, %fd110};
add.s64 %rd24, %rd7, %rd4;
ld.global.v2.f64 {%fd111, %fd112}, [%rd24];
mul.f64 %fd115, %fd27, %fd111;
mul.f64 %fd116, %fd28, %fd112;
mul.f64 %fd117, %fd28, %fd111;
fma.rn.f64 %fd118, %fd27, %fd112, %fd117;
sub.f64 %fd119, %fd115, %fd116;
st.shared.v2.f64 [%rd3+6144], {%fd119, %fd118};
bra.uni BB57_13;

BB57_6:
add.s32 %r55, %r12, -256;
setp.lt.s32	%p9, %r13, %r55;
@%p9 bra BB57_11;
bra.uni BB57_7;

BB57_11:
ld.global.v2.f64 {%fd57, %fd58}, [%rd5];
mul.f64 %fd61, %fd27, %fd57;
mul.f64 %fd62, %fd28, %fd58;
mul.f64 %fd63, %fd28, %fd57;
sub.f64 %fd64, %fd61, %fd62;
fma.rn.f64 %fd65, %fd27, %fd58, %fd63;
st.shared.v2.f64 [%rd3], {%fd64, %fd65};
ld.global.v2.f64 {%fd66, %fd67}, [%rd6];
mul.f64 %fd70, %fd27, %fd66;
mul.f64 %fd71, %fd28, %fd67;
mul.f64 %fd72, %fd28, %fd66;
sub.f64 %fd73, %fd70, %fd71;
fma.rn.f64 %fd74, %fd27, %fd67, %fd72;
st.shared.v2.f64 [%rd3+2048], {%fd73, %fd74};
ld.global.v2.f64 {%fd75, %fd76}, [%rd7];
mul.f64 %fd79, %fd27, %fd75;
mul.f64 %fd80, %fd28, %fd76;
mul.f64 %fd81, %fd28, %fd75;
sub.f64 %fd82, %fd79, %fd80;
fma.rn.f64 %fd83, %fd27, %fd76, %fd81;
st.shared.v2.f64 [%rd3+4096], {%fd82, %fd83};
bra.uni BB57_13;

BB57_7:
add.s32 %r56, %r12, -128;
setp.lt.s32	%p10, %r13, %r56;
@%p10 bra BB57_10;
bra.uni BB57_8;

BB57_10:
ld.param.u32 %r73, [_Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_6];
shl.b32 %r72, %r73, 7;
ld.global.v2.f64 {%fd39, %fd40}, [%rd5];
mul.f64 %fd43, %fd27, %fd39;
mul.f64 %fd44, %fd28, %fd40;
mul.f64 %fd45, %fd28, %fd39;
sub.f64 %fd46, %fd43, %fd44;
fma.rn.f64 %fd47, %fd27, %fd40, %fd45;
st.shared.v2.f64 [%rd3], {%fd46, %fd47};
add.s32 %r57, %r72, %r14;
mul.wide.s32 %rd22, %r57, 16;
add.s64 %rd23, %rd1, %rd22;
ld.global.v2.f64 {%fd48, %fd49}, [%rd23];
mul.f64 %fd52, %fd27, %fd48;
mul.f64 %fd53, %fd28, %fd49;
mul.f64 %fd54, %fd28, %fd48;
fma.rn.f64 %fd55, %fd27, %fd49, %fd54;
sub.f64 %fd56, %fd52, %fd53;
st.shared.v2.f64 [%rd3+2048], {%fd56, %fd55};
bra.uni BB57_13;

BB57_8:
setp.ge.s32	%p11, %r13, %r12;
@%p11 bra BB57_13;

ld.global.v2.f64 {%fd30, %fd31}, [%rd5];
mul.f64 %fd34, %fd27, %fd30;
mul.f64 %fd35, %fd28, %fd31;
mul.f64 %fd36, %fd28, %fd30;
sub.f64 %fd37, %fd34, %fd35;
fma.rn.f64 %fd38, %fd27, %fd31, %fd36;
st.shared.v2.f64 [%rd3], {%fd37, %fd38};

BB57_13:
setp.lt.s32	%p1, %r9, %r36;
bar.sync 0;
@!%p1 bra BB57_19;
bra.uni BB57_14;

BB57_14:
mov.f64 %fd288, 0d0000000000000000;
mad.lo.s32 %r71, %r9, %r67, %r3;
add.s32 %r79, %r71, %r75;
add.s32 %r78, %r75, %r3;
sub.s32 %r17, %r12, %r75;
add.s32 %r58, %r17, -48;
mov.f64 %fd287, %fd288;
mov.f64 %fd284, %fd288;
mov.f64 %fd285, %fd288;
setp.ge.s32	%p12, %r3, %r58;
mov.u32 %r76, %r3;
@%p12 bra BB57_16;

BB57_15:
mov.u32 %r18, %r76;
mul.wide.s32 %rd29, %r79, 16;
add.s64 %rd25, %rd10, %rd29;

	ld.global.nc.v2.f64 {%fd124,%fd125}, [%rd25];

	mul.wide.s32 %rd30, %r18, 16;
add.s64 %rd32, %rd20, %rd30;
ld.shared.v2.f64 {%fd132, %fd133}, [%rd32];
fma.rn.f64 %fd136, %fd124, %fd132, %fd285;
fma.rn.f64 %fd137, %fd124, %fd133, %fd288;
fma.rn.f64 %fd138, %fd133, %fd125, %fd136;
mul.f64 %fd139, %fd132, %fd125;
sub.f64 %fd140, %fd137, %fd139;
add.s32 %r59, %r79, 16;
mul.wide.s32 %rd33, %r59, 16;
add.s64 %rd26, %rd10, %rd33;

	ld.global.nc.v2.f64 {%fd126,%fd127}, [%rd26];

	ld.shared.v2.f64 {%fd141, %fd142}, [%rd32+256];
fma.rn.f64 %fd145, %fd126, %fd141, %fd138;
fma.rn.f64 %fd146, %fd126, %fd142, %fd140;
fma.rn.f64 %fd147, %fd142, %fd127, %fd145;
mul.f64 %fd148, %fd141, %fd127;
sub.f64 %fd149, %fd146, %fd148;
add.s32 %r60, %r79, 32;
mul.wide.s32 %rd34, %r60, 16;
add.s64 %rd27, %rd10, %rd34;

	ld.global.nc.v2.f64 {%fd128,%fd129}, [%rd27];

	ld.shared.v2.f64 {%fd150, %fd151}, [%rd32+512];
fma.rn.f64 %fd154, %fd128, %fd150, %fd147;
fma.rn.f64 %fd155, %fd128, %fd151, %fd149;
fma.rn.f64 %fd156, %fd151, %fd129, %fd154;
mul.f64 %fd157, %fd150, %fd129;
sub.f64 %fd158, %fd155, %fd157;
add.s32 %r61, %r79, 48;
mul.wide.s32 %rd35, %r61, 16;
add.s64 %rd28, %rd10, %rd35;

	ld.global.nc.v2.f64 {%fd130,%fd131}, [%rd28];

	ld.shared.v2.f64 {%fd159, %fd160}, [%rd32+768];
fma.rn.f64 %fd163, %fd130, %fd159, %fd156;
fma.rn.f64 %fd164, %fd130, %fd160, %fd158;
fma.rn.f64 %fd285, %fd160, %fd131, %fd163;
mul.f64 %fd165, %fd159, %fd131;
sub.f64 %fd288, %fd164, %fd165;
add.s32 %r79, %r79, 64;
add.s32 %r78, %r78, 64;
sub.s32 %r23, %r78, %r75;
setp.lt.s32	%p13, %r23, %r58;
mov.u32 %r76, %r23;
mov.f64 %fd284, %fd285;
mov.f64 %fd287, %fd288;
@%p13 bra BB57_15;

BB57_16:
sub.s32 %r77, %r78, %r75;
mov.f64 %fd290, %fd284;
mov.f64 %fd289, %fd287;
setp.ge.s32	%p14, %r77, %r17;
@%p14 bra BB57_18;

BB57_17:
mul.wide.s32 %rd37, %r79, 16;
add.s64 %rd36, %rd10, %rd37;

	ld.global.nc.v2.f64 {%fd166,%fd167}, [%rd36];

	mul.wide.s32 %rd38, %r77, 16;
add.s64 %rd40, %rd20, %rd38;
ld.shared.v2.f64 {%fd168, %fd169}, [%rd40];
fma.rn.f64 %fd172, %fd166, %fd168, %fd290;
fma.rn.f64 %fd173, %fd166, %fd169, %fd289;
fma.rn.f64 %fd290, %fd169, %fd167, %fd172;
mul.f64 %fd174, %fd168, %fd167;
sub.f64 %fd289, %fd173, %fd174;
add.s32 %r79, %r79, 16;
add.s32 %r78, %r78, 16;
sub.s32 %r77, %r78, %r75;
setp.lt.s32	%p15, %r77, %r17;
@%p15 bra BB57_17;

BB57_18:
ld.shared.v2.f64 {%fd175, %fd176}, [%rd2];
add.f64 %fd179, %fd289, %fd176;
add.f64 %fd180, %fd290, %fd175;
st.shared.v2.f64 [%rd2], {%fd180, %fd179};

BB57_19:
add.s32 %r75, %r75, 512;
setp.lt.s32	%p16, %r75, %r35;
@%p16 bra BB57_5;

BB57_20:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p17, %r9, %r36;
and.pred %p18, %p17, %p2;
@!%p18 bra BB57_24;
bra.uni BB57_21;

BB57_21:
ld.param.u32 %r68, [_Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i_param_9];
ld.shared.v2.f64 {%fd181, %fd182}, [%rd17];
ld.shared.v2.f64 {%fd185, %fd186}, [%rd17+16];
add.f64 %fd189, %fd185, %fd181;
add.f64 %fd190, %fd186, %fd182;
ld.shared.v2.f64 {%fd191, %fd192}, [%rd17+32];
add.f64 %fd195, %fd191, %fd189;
add.f64 %fd196, %fd192, %fd190;
ld.shared.v2.f64 {%fd197, %fd198}, [%rd17+48];
add.f64 %fd201, %fd197, %fd195;
add.f64 %fd202, %fd198, %fd196;
ld.shared.v2.f64 {%fd203, %fd204}, [%rd17+64];
add.f64 %fd207, %fd203, %fd201;
add.f64 %fd208, %fd204, %fd202;
ld.shared.v2.f64 {%fd209, %fd210}, [%rd17+80];
add.f64 %fd213, %fd209, %fd207;
add.f64 %fd214, %fd210, %fd208;
ld.shared.v2.f64 {%fd215, %fd216}, [%rd17+96];
add.f64 %fd219, %fd215, %fd213;
add.f64 %fd220, %fd216, %fd214;
ld.shared.v2.f64 {%fd221, %fd222}, [%rd17+112];
add.f64 %fd225, %fd221, %fd219;
add.f64 %fd226, %fd222, %fd220;
ld.shared.v2.f64 {%fd227, %fd228}, [%rd17+128];
add.f64 %fd231, %fd227, %fd225;
add.f64 %fd232, %fd228, %fd226;
ld.shared.v2.f64 {%fd233, %fd234}, [%rd17+144];
add.f64 %fd237, %fd233, %fd231;
add.f64 %fd238, %fd234, %fd232;
ld.shared.v2.f64 {%fd239, %fd240}, [%rd17+160];
add.f64 %fd243, %fd239, %fd237;
add.f64 %fd244, %fd240, %fd238;
ld.shared.v2.f64 {%fd245, %fd246}, [%rd17+176];
add.f64 %fd249, %fd245, %fd243;
add.f64 %fd250, %fd246, %fd244;
ld.shared.v2.f64 {%fd251, %fd252}, [%rd17+192];
add.f64 %fd255, %fd251, %fd249;
add.f64 %fd256, %fd252, %fd250;
ld.shared.v2.f64 {%fd257, %fd258}, [%rd17+208];
add.f64 %fd261, %fd257, %fd255;
add.f64 %fd262, %fd258, %fd256;
ld.shared.v2.f64 {%fd263, %fd264}, [%rd17+224];
add.f64 %fd267, %fd263, %fd261;
add.f64 %fd268, %fd264, %fd262;
ld.shared.v2.f64 {%fd269, %fd270}, [%rd17+240];
add.f64 %fd291, %fd269, %fd267;
add.f64 %fd292, %fd270, %fd268;
st.shared.v2.f64 [%rd17], {%fd291, %fd292};
mad.lo.s32 %r63, %r9, %r68, %r5;
ld.global.v2.f64 {%fd273, %fd274}, [%rd44];
setp.neu.f64	%p19, %fd273, 0d0000000000000000;
setp.neu.f64	%p20, %fd274, 0d0000000000000000;
or.pred %p21, %p19, %p20;
mul.wide.s32 %rd46, %r63, 16;
add.s64 %rd8, %rd45, %rd46;
@!%p21 bra BB57_23;
bra.uni BB57_22;

BB57_22:
ld.global.v2.f64 {%fd275, %fd276}, [%rd8];
fma.rn.f64 %fd279, %fd273, %fd275, %fd291;
fma.rn.f64 %fd280, %fd273, %fd276, %fd292;
mul.f64 %fd281, %fd274, %fd276;
fma.rn.f64 %fd292, %fd274, %fd275, %fd280;
sub.f64 %fd291, %fd279, %fd281;
st.shared.v2.f64 [%rd17], {%fd291, %fd292};

BB57_23:
st.global.v2.f64 [%rd8], {%fd291, %fd292};

BB57_24:
mov.u32 %r64, %nctaid.x;
shl.b32 %r65, %r64, 3;
add.s32 %r74, %r65, %r74;
setp.lt.s32	%p22, %r74, %r36;
@%p22 bra BB57_2;

BB57_25:
ret;
}


.visible .entry _Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i(
.param .u32 _Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_1,
.param .align 16 .b8 _Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_2[16],
.param .u64 _Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_6,
.param .align 16 .b8 _Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_7[16],
.param .u64 _Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<23>;
.reg .b32 %r<83>;
.reg .f64 %fd<293>;
.reg .b64 %rd<46>;

	.shared .align 16 .b8 _Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24253_36_non_const_XX[8192];

	.shared .align 16 .b8 _Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24254_36_non_const_SDOT[2048];

ld.param.u32 %r33, [_Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_0];
ld.param.u32 %r34, [_Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_1];
ld.param.f64 %fd28, [_Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_2+8];
ld.param.f64 %fd27, [_Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_2];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_3];
ld.param.u64 %rd11, [_Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_5];
ld.param.u32 %r36, [_Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_6];
ld.param.f64 %fd30, [_Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_7+8];
ld.param.f64 %fd29, [_Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_7];
ld.param.u64 %rd10, [_Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_8];
cvta.to.global.u64 %rd1, %rd11;
mov.u32 %r1, %tid.x;
shr.s32 %r38, %r1, 31;
shr.u32 %r39, %r38, 28;
add.s32 %r40, %r1, %r39;
shr.s32 %r2, %r40, 4;
and.b32 %r41, %r40, -16;
sub.s32 %r3, %r1, %r41;
setp.lt.s32	%p3, %r34, 1;
@%p3 bra BB58_25;

mov.u32 %r43, 1;
sub.s32 %r44, %r43, %r33;
mul.lo.s32 %r45, %r44, %r36;
setp.gt.s32	%p4, %r36, -1;
selp.b32	%r4, 0, %r45, %p4;
mul.wide.s32 %rd12, %r2, 256;
mov.u64 %rd13, _Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24254_36_non_const_SDOT;
add.s64 %rd14, %rd13, %rd12;
mul.wide.s32 %rd15, %r3, 16;
add.s64 %rd2, %rd14, %rd15;
mul.wide.s32 %rd16, %r1, 16;
mov.u64 %rd17, _Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24253_36_non_const_XX;
add.s64 %rd3, %rd17, %rd16;
shl.b32 %r46, %r36, 7;
mul.wide.s32 %rd4, %r46, 16;
mov.u32 %r77, 0;
cvta.to.global.u64 %rd41, %rd10;

BB58_2:
mov.u32 %r47, %ctaid.x;
shl.b32 %r48, %r47, 3;
add.s32 %r6, %r48, %r77;
setp.ge.s32	%p5, %r6, %r34;
@%p5 bra BB58_25;

add.s32 %r7, %r6, %r2;
mov.f64 %fd31, 0d0000000000000000;
st.shared.v2.f64 [%rd2], {%fd31, %fd31};
setp.lt.s32	%p6, %r33, 1;
@%p6 bra BB58_20;

ld.param.u32 %r69, [_Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_4];
mov.u32 %r78, 0;

BB58_5:
add.s32 %r50, %r78, 512;
min.s32 %r10, %r50, %r33;
bar.sync 0;
mov.u32 %r73, %tid.x;
ld.param.u32 %r72, [_Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_6];
add.s32 %r11, %r78, %r73;
mad.lo.s32 %r12, %r11, %r72, %r4;
add.s32 %r51, %r10, -384;
setp.lt.s32	%p7, %r11, %r51;
mul.wide.s32 %rd18, %r12, 16;
add.s64 %rd5, %rd1, %rd18;
add.s64 %rd6, %rd5, %rd4;
add.s64 %rd7, %rd6, %rd4;
@%p7 bra BB58_12;
bra.uni BB58_6;

BB58_12:
ld.global.v2.f64 {%fd86, %fd87}, [%rd5];
mul.f64 %fd90, %fd27, %fd86;
mul.f64 %fd91, %fd28, %fd87;
mul.f64 %fd92, %fd28, %fd86;
sub.f64 %fd93, %fd90, %fd91;
fma.rn.f64 %fd94, %fd27, %fd87, %fd92;
st.shared.v2.f64 [%rd3], {%fd93, %fd94};
ld.global.v2.f64 {%fd95, %fd96}, [%rd6];
mul.f64 %fd99, %fd27, %fd95;
mul.f64 %fd100, %fd28, %fd96;
mul.f64 %fd101, %fd28, %fd95;
sub.f64 %fd102, %fd99, %fd100;
fma.rn.f64 %fd103, %fd27, %fd96, %fd101;
st.shared.v2.f64 [%rd3+2048], {%fd102, %fd103};
ld.global.v2.f64 {%fd104, %fd105}, [%rd7];
mul.f64 %fd108, %fd27, %fd104;
mul.f64 %fd109, %fd28, %fd105;
mul.f64 %fd110, %fd28, %fd104;
sub.f64 %fd111, %fd108, %fd109;
fma.rn.f64 %fd112, %fd27, %fd105, %fd110;
st.shared.v2.f64 [%rd3+4096], {%fd111, %fd112};
add.s64 %rd21, %rd7, %rd4;
ld.global.v2.f64 {%fd113, %fd114}, [%rd21];
mul.f64 %fd117, %fd27, %fd113;
mul.f64 %fd118, %fd28, %fd114;
mul.f64 %fd119, %fd28, %fd113;
fma.rn.f64 %fd120, %fd27, %fd114, %fd119;
sub.f64 %fd121, %fd117, %fd118;
st.shared.v2.f64 [%rd3+6144], {%fd121, %fd120};
bra.uni BB58_13;

BB58_6:
add.s32 %r52, %r10, -256;
setp.lt.s32	%p8, %r11, %r52;
@%p8 bra BB58_11;
bra.uni BB58_7;

BB58_11:
ld.global.v2.f64 {%fd59, %fd60}, [%rd5];
mul.f64 %fd63, %fd27, %fd59;
mul.f64 %fd64, %fd28, %fd60;
mul.f64 %fd65, %fd28, %fd59;
sub.f64 %fd66, %fd63, %fd64;
fma.rn.f64 %fd67, %fd27, %fd60, %fd65;
st.shared.v2.f64 [%rd3], {%fd66, %fd67};
ld.global.v2.f64 {%fd68, %fd69}, [%rd6];
mul.f64 %fd72, %fd27, %fd68;
mul.f64 %fd73, %fd28, %fd69;
mul.f64 %fd74, %fd28, %fd68;
sub.f64 %fd75, %fd72, %fd73;
fma.rn.f64 %fd76, %fd27, %fd69, %fd74;
st.shared.v2.f64 [%rd3+2048], {%fd75, %fd76};
ld.global.v2.f64 {%fd77, %fd78}, [%rd7];
mul.f64 %fd81, %fd27, %fd77;
mul.f64 %fd82, %fd28, %fd78;
mul.f64 %fd83, %fd28, %fd77;
sub.f64 %fd84, %fd81, %fd82;
fma.rn.f64 %fd85, %fd27, %fd78, %fd83;
st.shared.v2.f64 [%rd3+4096], {%fd84, %fd85};
bra.uni BB58_13;

BB58_7:
add.s32 %r53, %r10, -128;
setp.lt.s32	%p9, %r11, %r53;
@%p9 bra BB58_10;
bra.uni BB58_8;

BB58_10:
ld.param.u32 %r76, [_Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_6];
shl.b32 %r75, %r76, 7;
ld.global.v2.f64 {%fd41, %fd42}, [%rd5];
mul.f64 %fd45, %fd27, %fd41;
mul.f64 %fd46, %fd28, %fd42;
mul.f64 %fd47, %fd28, %fd41;
sub.f64 %fd48, %fd45, %fd46;
fma.rn.f64 %fd49, %fd27, %fd42, %fd47;
st.shared.v2.f64 [%rd3], {%fd48, %fd49};
add.s32 %r55, %r75, %r12;
mul.wide.s32 %rd19, %r55, 16;
add.s64 %rd20, %rd1, %rd19;
ld.global.v2.f64 {%fd50, %fd51}, [%rd20];
mul.f64 %fd54, %fd27, %fd50;
mul.f64 %fd55, %fd28, %fd51;
mul.f64 %fd56, %fd28, %fd50;
fma.rn.f64 %fd57, %fd27, %fd51, %fd56;
sub.f64 %fd58, %fd54, %fd55;
st.shared.v2.f64 [%rd3+2048], {%fd58, %fd57};
bra.uni BB58_13;

BB58_8:
setp.ge.s32	%p10, %r11, %r10;
@%p10 bra BB58_13;

ld.global.v2.f64 {%fd32, %fd33}, [%rd5];
mul.f64 %fd36, %fd27, %fd32;
mul.f64 %fd37, %fd28, %fd33;
mul.f64 %fd38, %fd28, %fd32;
sub.f64 %fd39, %fd36, %fd37;
fma.rn.f64 %fd40, %fd27, %fd33, %fd38;
st.shared.v2.f64 [%rd3], {%fd39, %fd40};

BB58_13:
setp.lt.s32	%p1, %r7, %r34;
bar.sync 0;
@!%p1 bra BB58_19;
bra.uni BB58_14;

BB58_14:
mov.f64 %fd288, 0d0000000000000000;
mad.lo.s32 %r74, %r7, %r69, %r3;
add.s32 %r82, %r74, %r78;
add.s32 %r81, %r78, %r3;
sub.s32 %r15, %r10, %r78;
add.s32 %r56, %r15, -48;
mov.f64 %fd287, %fd288;
mov.f64 %fd284, %fd288;
mov.f64 %fd285, %fd288;
setp.ge.s32	%p11, %r3, %r56;
mov.u32 %r79, %r3;
@%p11 bra BB58_16;

BB58_15:
mov.u32 %r16, %r79;
mul.wide.s32 %rd26, %r82, 16;
add.s64 %rd22, %rd9, %rd26;

	ld.global.nc.v2.f64 {%fd126,%fd127}, [%rd22];

	mul.wide.s32 %rd27, %r16, 16;
add.s64 %rd29, %rd17, %rd27;
ld.shared.v2.f64 {%fd134, %fd135}, [%rd29];
fma.rn.f64 %fd138, %fd126, %fd134, %fd285;
fma.rn.f64 %fd139, %fd126, %fd135, %fd288;
mul.f64 %fd140, %fd127, %fd135;
sub.f64 %fd141, %fd138, %fd140;
fma.rn.f64 %fd142, %fd127, %fd134, %fd139;
add.s32 %r57, %r82, 16;
mul.wide.s32 %rd30, %r57, 16;
add.s64 %rd23, %rd9, %rd30;

	ld.global.nc.v2.f64 {%fd128,%fd129}, [%rd23];

	ld.shared.v2.f64 {%fd143, %fd144}, [%rd29+256];
fma.rn.f64 %fd147, %fd128, %fd143, %fd141;
fma.rn.f64 %fd148, %fd128, %fd144, %fd142;
mul.f64 %fd149, %fd129, %fd144;
sub.f64 %fd150, %fd147, %fd149;
fma.rn.f64 %fd151, %fd129, %fd143, %fd148;
add.s32 %r58, %r82, 32;
mul.wide.s32 %rd31, %r58, 16;
add.s64 %rd24, %rd9, %rd31;

	ld.global.nc.v2.f64 {%fd130,%fd131}, [%rd24];

	ld.shared.v2.f64 {%fd152, %fd153}, [%rd29+512];
fma.rn.f64 %fd156, %fd130, %fd152, %fd150;
fma.rn.f64 %fd157, %fd130, %fd153, %fd151;
mul.f64 %fd158, %fd131, %fd153;
sub.f64 %fd159, %fd156, %fd158;
fma.rn.f64 %fd160, %fd131, %fd152, %fd157;
add.s32 %r59, %r82, 48;
mul.wide.s32 %rd32, %r59, 16;
add.s64 %rd25, %rd9, %rd32;

	ld.global.nc.v2.f64 {%fd132,%fd133}, [%rd25];

	ld.shared.v2.f64 {%fd161, %fd162}, [%rd29+768];
fma.rn.f64 %fd165, %fd132, %fd161, %fd159;
fma.rn.f64 %fd166, %fd132, %fd162, %fd160;
mul.f64 %fd167, %fd133, %fd162;
sub.f64 %fd285, %fd165, %fd167;
fma.rn.f64 %fd288, %fd133, %fd161, %fd166;
add.s32 %r82, %r82, 64;
add.s32 %r81, %r81, 64;
sub.s32 %r21, %r81, %r78;
setp.lt.s32	%p12, %r21, %r56;
mov.u32 %r79, %r21;
mov.f64 %fd284, %fd285;
mov.f64 %fd287, %fd288;
@%p12 bra BB58_15;

BB58_16:
sub.s32 %r80, %r81, %r78;
mov.f64 %fd290, %fd284;
mov.f64 %fd289, %fd287;
setp.ge.s32	%p13, %r80, %r15;
@%p13 bra BB58_18;

BB58_17:
mul.wide.s32 %rd34, %r82, 16;
add.s64 %rd33, %rd9, %rd34;

	ld.global.nc.v2.f64 {%fd168,%fd169}, [%rd33];

	mul.wide.s32 %rd35, %r80, 16;
add.s64 %rd37, %rd17, %rd35;
ld.shared.v2.f64 {%fd170, %fd171}, [%rd37];
fma.rn.f64 %fd174, %fd168, %fd170, %fd290;
fma.rn.f64 %fd175, %fd168, %fd171, %fd289;
mul.f64 %fd176, %fd169, %fd171;
sub.f64 %fd290, %fd174, %fd176;
fma.rn.f64 %fd289, %fd169, %fd170, %fd175;
add.s32 %r82, %r82, 16;
add.s32 %r81, %r81, 16;
sub.s32 %r80, %r81, %r78;
setp.lt.s32	%p14, %r80, %r15;
@%p14 bra BB58_17;

BB58_18:
ld.shared.v2.f64 {%fd177, %fd178}, [%rd2];
add.f64 %fd181, %fd289, %fd178;
add.f64 %fd182, %fd290, %fd177;
st.shared.v2.f64 [%rd2], {%fd182, %fd181};

BB58_19:
add.s32 %r78, %r78, 512;
setp.lt.s32	%p15, %r78, %r33;
@%p15 bra BB58_5;

BB58_20:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p16, %r7, %r34;
and.pred %p17, %p16, %p2;
@!%p17 bra BB58_24;
bra.uni BB58_21;

BB58_21:
ld.param.u32 %r71, [_Z17gemv2T_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i_param_9];
mov.u32 %r70, 1;
ld.shared.v2.f64 {%fd183, %fd184}, [%rd14];
ld.shared.v2.f64 {%fd187, %fd188}, [%rd14+16];
add.f64 %fd191, %fd187, %fd183;
add.f64 %fd192, %fd188, %fd184;
ld.shared.v2.f64 {%fd193, %fd194}, [%rd14+32];
add.f64 %fd197, %fd193, %fd191;
add.f64 %fd198, %fd194, %fd192;
ld.shared.v2.f64 {%fd199, %fd200}, [%rd14+48];
add.f64 %fd203, %fd199, %fd197;
add.f64 %fd204, %fd200, %fd198;
ld.shared.v2.f64 {%fd205, %fd206}, [%rd14+64];
add.f64 %fd209, %fd205, %fd203;
add.f64 %fd210, %fd206, %fd204;
ld.shared.v2.f64 {%fd211, %fd212}, [%rd14+80];
add.f64 %fd215, %fd211, %fd209;
add.f64 %fd216, %fd212, %fd210;
ld.shared.v2.f64 {%fd217, %fd218}, [%rd14+96];
add.f64 %fd221, %fd217, %fd215;
add.f64 %fd222, %fd218, %fd216;
ld.shared.v2.f64 {%fd223, %fd224}, [%rd14+112];
add.f64 %fd227, %fd223, %fd221;
add.f64 %fd228, %fd224, %fd222;
ld.shared.v2.f64 {%fd229, %fd230}, [%rd14+128];
add.f64 %fd233, %fd229, %fd227;
add.f64 %fd234, %fd230, %fd228;
ld.shared.v2.f64 {%fd235, %fd236}, [%rd14+144];
add.f64 %fd239, %fd235, %fd233;
add.f64 %fd240, %fd236, %fd234;
ld.shared.v2.f64 {%fd241, %fd242}, [%rd14+160];
add.f64 %fd245, %fd241, %fd239;
add.f64 %fd246, %fd242, %fd240;
ld.shared.v2.f64 {%fd247, %fd248}, [%rd14+176];
add.f64 %fd251, %fd247, %fd245;
add.f64 %fd252, %fd248, %fd246;
ld.shared.v2.f64 {%fd253, %fd254}, [%rd14+192];
add.f64 %fd257, %fd253, %fd251;
add.f64 %fd258, %fd254, %fd252;
ld.shared.v2.f64 {%fd259, %fd260}, [%rd14+208];
add.f64 %fd263, %fd259, %fd257;
add.f64 %fd264, %fd260, %fd258;
ld.shared.v2.f64 {%fd265, %fd266}, [%rd14+224];
add.f64 %fd269, %fd265, %fd263;
add.f64 %fd270, %fd266, %fd264;
ld.shared.v2.f64 {%fd271, %fd272}, [%rd14+240];
add.f64 %fd291, %fd271, %fd269;
add.f64 %fd292, %fd272, %fd270;
st.shared.v2.f64 [%rd14], {%fd291, %fd292};
sub.s32 %r62, %r70, %r34;
mul.lo.s32 %r63, %r62, %r71;
setp.gt.s32	%p18, %r71, -1;
selp.b32	%r64, 0, %r63, %p18;
mad.lo.s32 %r65, %r7, %r71, %r64;
mul.wide.s32 %rd42, %r65, 16;
add.s64 %rd8, %rd41, %rd42;
setp.neu.f64	%p19, %fd30, 0d0000000000000000;
setp.neu.f64	%p20, %fd29, 0d0000000000000000;
or.pred %p21, %p20, %p19;
@!%p21 bra BB58_23;
bra.uni BB58_22;

BB58_22:
ld.global.v2.f64 {%fd275, %fd276}, [%rd8];
fma.rn.f64 %fd279, %fd29, %fd275, %fd291;
fma.rn.f64 %fd280, %fd29, %fd276, %fd292;
mul.f64 %fd281, %fd30, %fd276;
fma.rn.f64 %fd292, %fd30, %fd275, %fd280;
sub.f64 %fd291, %fd279, %fd281;
st.shared.v2.f64 [%rd14], {%fd291, %fd292};

BB58_23:
st.global.v2.f64 [%rd8], {%fd291, %fd292};

BB58_24:
mov.u32 %r66, %nctaid.x;
shl.b32 %r67, %r66, 3;
add.s32 %r77, %r67, %r77;
setp.lt.s32	%p22, %r77, %r34;
@%p22 bra BB58_2;

BB58_25:
ret;
}


.visible .entry _Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i(
.param .u32 _Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_0,
.param .u32 _Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_1,
.param .u64 _Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_2,
.param .u64 _Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_3,
.param .u32 _Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_4,
.param .u64 _Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_5,
.param .u32 _Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_6,
.param .u64 _Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_7,
.param .u64 _Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_8,
.param .u32 _Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_9
)
.maxntid 128, 1, 1
{
.reg .pred %p<23>;
.reg .b32 %r<80>;
.reg .f64 %fd<293>;
.reg .b64 %rd<50>;

	.shared .align 16 .b8 _Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24267_36_non_const_XX[8192];

	.shared .align 16 .b8 _Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24268_36_non_const_SDOT[2048];

ld.param.u32 %r35, [_Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_0];
ld.param.u32 %r36, [_Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_1];
ld.param.u64 %rd9, [_Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_2];
ld.param.u64 %rd10, [_Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_3];
ld.param.u64 %rd13, [_Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_5];
ld.param.u32 %r38, [_Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_6];
ld.param.u64 %rd11, [_Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_7];
ld.param.u64 %rd12, [_Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_8];
ld.param.u32 %r39, [_Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_9];
cvta.to.global.u64 %rd1, %rd13;
mov.u32 %r1, %tid.x;
shr.s32 %r40, %r1, 31;
shr.u32 %r41, %r40, 28;
add.s32 %r42, %r1, %r41;
shr.s32 %r2, %r42, 4;
and.b32 %r43, %r42, -16;
sub.s32 %r3, %r1, %r43;
setp.lt.s32	%p3, %r36, 1;
@%p3 bra BB59_25;

cvta.to.global.u64 %rd14, %rd9;
ld.global.v2.f64 {%fd27, %fd28}, [%rd14];
mov.u32 %r45, 1;
sub.s32 %r46, %r45, %r35;
mul.lo.s32 %r47, %r46, %r38;
setp.gt.s32	%p4, %r38, -1;
selp.b32	%r4, 0, %r47, %p4;
sub.s32 %r48, %r45, %r36;
mul.lo.s32 %r49, %r48, %r39;
setp.gt.s32	%p5, %r39, -1;
selp.b32	%r5, 0, %r49, %p5;
mul.wide.s32 %rd15, %r2, 256;
mov.u64 %rd16, _Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24268_36_non_const_SDOT;
add.s64 %rd17, %rd16, %rd15;
mul.wide.s32 %rd18, %r3, 16;
add.s64 %rd2, %rd17, %rd18;
mul.wide.s32 %rd19, %r1, 16;
mov.u64 %rd20, _Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24267_36_non_const_XX;
add.s64 %rd3, %rd20, %rd19;
shl.b32 %r6, %r38, 7;
mul.wide.s32 %rd4, %r6, 16;
mov.u32 %r74, 0;
cvta.to.global.u64 %rd44, %rd11;
cvta.to.global.u64 %rd45, %rd12;

BB59_2:
mov.u32 %r50, %ctaid.x;
shl.b32 %r51, %r50, 3;
add.s32 %r8, %r51, %r74;
setp.ge.s32	%p6, %r8, %r36;
@%p6 bra BB59_25;

add.s32 %r9, %r8, %r2;
mov.f64 %fd29, 0d0000000000000000;
st.shared.v2.f64 [%rd2], {%fd29, %fd29};
setp.lt.s32	%p7, %r35, 1;
@%p7 bra BB59_20;

ld.param.u32 %r67, [_Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_4];
mov.u32 %r75, 0;

BB59_5:
add.s32 %r53, %r75, 512;
min.s32 %r12, %r53, %r35;
bar.sync 0;
mov.u32 %r70, %tid.x;
ld.param.u32 %r69, [_Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_6];
add.s32 %r13, %r75, %r70;
mad.lo.s32 %r14, %r13, %r69, %r4;
add.s32 %r54, %r12, -384;
setp.lt.s32	%p8, %r13, %r54;
mul.wide.s32 %rd21, %r14, 16;
add.s64 %rd5, %rd1, %rd21;
add.s64 %rd6, %rd5, %rd4;
add.s64 %rd7, %rd6, %rd4;
@%p8 bra BB59_12;
bra.uni BB59_6;

BB59_12:
ld.global.v2.f64 {%fd84, %fd85}, [%rd5];
mul.f64 %fd88, %fd27, %fd84;
mul.f64 %fd89, %fd28, %fd85;
mul.f64 %fd90, %fd28, %fd84;
sub.f64 %fd91, %fd88, %fd89;
fma.rn.f64 %fd92, %fd27, %fd85, %fd90;
st.shared.v2.f64 [%rd3], {%fd91, %fd92};
ld.global.v2.f64 {%fd93, %fd94}, [%rd6];
mul.f64 %fd97, %fd27, %fd93;
mul.f64 %fd98, %fd28, %fd94;
mul.f64 %fd99, %fd28, %fd93;
sub.f64 %fd100, %fd97, %fd98;
fma.rn.f64 %fd101, %fd27, %fd94, %fd99;
st.shared.v2.f64 [%rd3+2048], {%fd100, %fd101};
ld.global.v2.f64 {%fd102, %fd103}, [%rd7];
mul.f64 %fd106, %fd27, %fd102;
mul.f64 %fd107, %fd28, %fd103;
mul.f64 %fd108, %fd28, %fd102;
sub.f64 %fd109, %fd106, %fd107;
fma.rn.f64 %fd110, %fd27, %fd103, %fd108;
st.shared.v2.f64 [%rd3+4096], {%fd109, %fd110};
add.s64 %rd24, %rd7, %rd4;
ld.global.v2.f64 {%fd111, %fd112}, [%rd24];
mul.f64 %fd115, %fd27, %fd111;
mul.f64 %fd116, %fd28, %fd112;
mul.f64 %fd117, %fd28, %fd111;
fma.rn.f64 %fd118, %fd27, %fd112, %fd117;
sub.f64 %fd119, %fd115, %fd116;
st.shared.v2.f64 [%rd3+6144], {%fd119, %fd118};
bra.uni BB59_13;

BB59_6:
add.s32 %r55, %r12, -256;
setp.lt.s32	%p9, %r13, %r55;
@%p9 bra BB59_11;
bra.uni BB59_7;

BB59_11:
ld.global.v2.f64 {%fd57, %fd58}, [%rd5];
mul.f64 %fd61, %fd27, %fd57;
mul.f64 %fd62, %fd28, %fd58;
mul.f64 %fd63, %fd28, %fd57;
sub.f64 %fd64, %fd61, %fd62;
fma.rn.f64 %fd65, %fd27, %fd58, %fd63;
st.shared.v2.f64 [%rd3], {%fd64, %fd65};
ld.global.v2.f64 {%fd66, %fd67}, [%rd6];
mul.f64 %fd70, %fd27, %fd66;
mul.f64 %fd71, %fd28, %fd67;
mul.f64 %fd72, %fd28, %fd66;
sub.f64 %fd73, %fd70, %fd71;
fma.rn.f64 %fd74, %fd27, %fd67, %fd72;
st.shared.v2.f64 [%rd3+2048], {%fd73, %fd74};
ld.global.v2.f64 {%fd75, %fd76}, [%rd7];
mul.f64 %fd79, %fd27, %fd75;
mul.f64 %fd80, %fd28, %fd76;
mul.f64 %fd81, %fd28, %fd75;
sub.f64 %fd82, %fd79, %fd80;
fma.rn.f64 %fd83, %fd27, %fd76, %fd81;
st.shared.v2.f64 [%rd3+4096], {%fd82, %fd83};
bra.uni BB59_13;

BB59_7:
add.s32 %r56, %r12, -128;
setp.lt.s32	%p10, %r13, %r56;
@%p10 bra BB59_10;
bra.uni BB59_8;

BB59_10:
ld.param.u32 %r73, [_Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_6];
shl.b32 %r72, %r73, 7;
ld.global.v2.f64 {%fd39, %fd40}, [%rd5];
mul.f64 %fd43, %fd27, %fd39;
mul.f64 %fd44, %fd28, %fd40;
mul.f64 %fd45, %fd28, %fd39;
sub.f64 %fd46, %fd43, %fd44;
fma.rn.f64 %fd47, %fd27, %fd40, %fd45;
st.shared.v2.f64 [%rd3], {%fd46, %fd47};
add.s32 %r57, %r72, %r14;
mul.wide.s32 %rd22, %r57, 16;
add.s64 %rd23, %rd1, %rd22;
ld.global.v2.f64 {%fd48, %fd49}, [%rd23];
mul.f64 %fd52, %fd27, %fd48;
mul.f64 %fd53, %fd28, %fd49;
mul.f64 %fd54, %fd28, %fd48;
fma.rn.f64 %fd55, %fd27, %fd49, %fd54;
sub.f64 %fd56, %fd52, %fd53;
st.shared.v2.f64 [%rd3+2048], {%fd56, %fd55};
bra.uni BB59_13;

BB59_8:
setp.ge.s32	%p11, %r13, %r12;
@%p11 bra BB59_13;

ld.global.v2.f64 {%fd30, %fd31}, [%rd5];
mul.f64 %fd34, %fd27, %fd30;
mul.f64 %fd35, %fd28, %fd31;
mul.f64 %fd36, %fd28, %fd30;
sub.f64 %fd37, %fd34, %fd35;
fma.rn.f64 %fd38, %fd27, %fd31, %fd36;
st.shared.v2.f64 [%rd3], {%fd37, %fd38};

BB59_13:
setp.lt.s32	%p1, %r9, %r36;
bar.sync 0;
@!%p1 bra BB59_19;
bra.uni BB59_14;

BB59_14:
mov.f64 %fd288, 0d0000000000000000;
mad.lo.s32 %r71, %r9, %r67, %r3;
add.s32 %r79, %r71, %r75;
add.s32 %r78, %r75, %r3;
sub.s32 %r17, %r12, %r75;
add.s32 %r58, %r17, -48;
mov.f64 %fd287, %fd288;
mov.f64 %fd284, %fd288;
mov.f64 %fd285, %fd288;
setp.ge.s32	%p12, %r3, %r58;
mov.u32 %r76, %r3;
@%p12 bra BB59_16;

BB59_15:
mov.u32 %r18, %r76;
mul.wide.s32 %rd29, %r79, 16;
add.s64 %rd25, %rd10, %rd29;

	ld.global.nc.v2.f64 {%fd124,%fd125}, [%rd25];

	mul.wide.s32 %rd30, %r18, 16;
add.s64 %rd32, %rd20, %rd30;
ld.shared.v2.f64 {%fd132, %fd133}, [%rd32];
fma.rn.f64 %fd136, %fd124, %fd132, %fd285;
fma.rn.f64 %fd137, %fd124, %fd133, %fd288;
mul.f64 %fd138, %fd125, %fd133;
sub.f64 %fd139, %fd136, %fd138;
fma.rn.f64 %fd140, %fd125, %fd132, %fd137;
add.s32 %r59, %r79, 16;
mul.wide.s32 %rd33, %r59, 16;
add.s64 %rd26, %rd10, %rd33;

	ld.global.nc.v2.f64 {%fd126,%fd127}, [%rd26];

	ld.shared.v2.f64 {%fd141, %fd142}, [%rd32+256];
fma.rn.f64 %fd145, %fd126, %fd141, %fd139;
fma.rn.f64 %fd146, %fd126, %fd142, %fd140;
mul.f64 %fd147, %fd127, %fd142;
sub.f64 %fd148, %fd145, %fd147;
fma.rn.f64 %fd149, %fd127, %fd141, %fd146;
add.s32 %r60, %r79, 32;
mul.wide.s32 %rd34, %r60, 16;
add.s64 %rd27, %rd10, %rd34;

	ld.global.nc.v2.f64 {%fd128,%fd129}, [%rd27];

	ld.shared.v2.f64 {%fd150, %fd151}, [%rd32+512];
fma.rn.f64 %fd154, %fd128, %fd150, %fd148;
fma.rn.f64 %fd155, %fd128, %fd151, %fd149;
mul.f64 %fd156, %fd129, %fd151;
sub.f64 %fd157, %fd154, %fd156;
fma.rn.f64 %fd158, %fd129, %fd150, %fd155;
add.s32 %r61, %r79, 48;
mul.wide.s32 %rd35, %r61, 16;
add.s64 %rd28, %rd10, %rd35;

	ld.global.nc.v2.f64 {%fd130,%fd131}, [%rd28];

	ld.shared.v2.f64 {%fd159, %fd160}, [%rd32+768];
fma.rn.f64 %fd163, %fd130, %fd159, %fd157;
fma.rn.f64 %fd164, %fd130, %fd160, %fd158;
mul.f64 %fd165, %fd131, %fd160;
sub.f64 %fd285, %fd163, %fd165;
fma.rn.f64 %fd288, %fd131, %fd159, %fd164;
add.s32 %r79, %r79, 64;
add.s32 %r78, %r78, 64;
sub.s32 %r23, %r78, %r75;
setp.lt.s32	%p13, %r23, %r58;
mov.u32 %r76, %r23;
mov.f64 %fd284, %fd285;
mov.f64 %fd287, %fd288;
@%p13 bra BB59_15;

BB59_16:
sub.s32 %r77, %r78, %r75;
mov.f64 %fd290, %fd284;
mov.f64 %fd289, %fd287;
setp.ge.s32	%p14, %r77, %r17;
@%p14 bra BB59_18;

BB59_17:
mul.wide.s32 %rd37, %r79, 16;
add.s64 %rd36, %rd10, %rd37;

	ld.global.nc.v2.f64 {%fd166,%fd167}, [%rd36];

	mul.wide.s32 %rd38, %r77, 16;
add.s64 %rd40, %rd20, %rd38;
ld.shared.v2.f64 {%fd168, %fd169}, [%rd40];
fma.rn.f64 %fd172, %fd166, %fd168, %fd290;
fma.rn.f64 %fd173, %fd166, %fd169, %fd289;
mul.f64 %fd174, %fd167, %fd169;
sub.f64 %fd290, %fd172, %fd174;
fma.rn.f64 %fd289, %fd167, %fd168, %fd173;
add.s32 %r79, %r79, 16;
add.s32 %r78, %r78, 16;
sub.s32 %r77, %r78, %r75;
setp.lt.s32	%p15, %r77, %r17;
@%p15 bra BB59_17;

BB59_18:
ld.shared.v2.f64 {%fd175, %fd176}, [%rd2];
add.f64 %fd179, %fd289, %fd176;
add.f64 %fd180, %fd290, %fd175;
st.shared.v2.f64 [%rd2], {%fd180, %fd179};

BB59_19:
add.s32 %r75, %r75, 512;
setp.lt.s32	%p16, %r75, %r35;
@%p16 bra BB59_5;

BB59_20:
setp.eq.s32	%p2, %r3, 0;
bar.sync 0;
setp.lt.s32	%p17, %r9, %r36;
and.pred %p18, %p17, %p2;
@!%p18 bra BB59_24;
bra.uni BB59_21;

BB59_21:
ld.param.u32 %r68, [_Z17gemv2T_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i_param_9];
ld.shared.v2.f64 {%fd181, %fd182}, [%rd17];
ld.shared.v2.f64 {%fd185, %fd186}, [%rd17+16];
add.f64 %fd189, %fd185, %fd181;
add.f64 %fd190, %fd186, %fd182;
ld.shared.v2.f64 {%fd191, %fd192}, [%rd17+32];
add.f64 %fd195, %fd191, %fd189;
add.f64 %fd196, %fd192, %fd190;
ld.shared.v2.f64 {%fd197, %fd198}, [%rd17+48];
add.f64 %fd201, %fd197, %fd195;
add.f64 %fd202, %fd198, %fd196;
ld.shared.v2.f64 {%fd203, %fd204}, [%rd17+64];
add.f64 %fd207, %fd203, %fd201;
add.f64 %fd208, %fd204, %fd202;
ld.shared.v2.f64 {%fd209, %fd210}, [%rd17+80];
add.f64 %fd213, %fd209, %fd207;
add.f64 %fd214, %fd210, %fd208;
ld.shared.v2.f64 {%fd215, %fd216}, [%rd17+96];
add.f64 %fd219, %fd215, %fd213;
add.f64 %fd220, %fd216, %fd214;
ld.shared.v2.f64 {%fd221, %fd222}, [%rd17+112];
add.f64 %fd225, %fd221, %fd219;
add.f64 %fd226, %fd222, %fd220;
ld.shared.v2.f64 {%fd227, %fd228}, [%rd17+128];
add.f64 %fd231, %fd227, %fd225;
add.f64 %fd232, %fd228, %fd226;
ld.shared.v2.f64 {%fd233, %fd234}, [%rd17+144];
add.f64 %fd237, %fd233, %fd231;
add.f64 %fd238, %fd234, %fd232;
ld.shared.v2.f64 {%fd239, %fd240}, [%rd17+160];
add.f64 %fd243, %fd239, %fd237;
add.f64 %fd244, %fd240, %fd238;
ld.shared.v2.f64 {%fd245, %fd246}, [%rd17+176];
add.f64 %fd249, %fd245, %fd243;
add.f64 %fd250, %fd246, %fd244;
ld.shared.v2.f64 {%fd251, %fd252}, [%rd17+192];
add.f64 %fd255, %fd251, %fd249;
add.f64 %fd256, %fd252, %fd250;
ld.shared.v2.f64 {%fd257, %fd258}, [%rd17+208];
add.f64 %fd261, %fd257, %fd255;
add.f64 %fd262, %fd258, %fd256;
ld.shared.v2.f64 {%fd263, %fd264}, [%rd17+224];
add.f64 %fd267, %fd263, %fd261;
add.f64 %fd268, %fd264, %fd262;
ld.shared.v2.f64 {%fd269, %fd270}, [%rd17+240];
add.f64 %fd291, %fd269, %fd267;
add.f64 %fd292, %fd270, %fd268;
st.shared.v2.f64 [%rd17], {%fd291, %fd292};
mad.lo.s32 %r63, %r9, %r68, %r5;
ld.global.v2.f64 {%fd273, %fd274}, [%rd44];
setp.neu.f64	%p19, %fd273, 0d0000000000000000;
setp.neu.f64	%p20, %fd274, 0d0000000000000000;
or.pred %p21, %p19, %p20;
mul.wide.s32 %rd46, %r63, 16;
add.s64 %rd8, %rd45, %rd46;
@!%p21 bra BB59_23;
bra.uni BB59_22;

BB59_22:
ld.global.v2.f64 {%fd275, %fd276}, [%rd8];
fma.rn.f64 %fd279, %fd273, %fd275, %fd291;
fma.rn.f64 %fd280, %fd273, %fd276, %fd292;
mul.f64 %fd281, %fd274, %fd276;
fma.rn.f64 %fd292, %fd274, %fd275, %fd280;
sub.f64 %fd291, %fd279, %fd281;
st.shared.v2.f64 [%rd17], {%fd291, %fd292};

BB59_23:
st.global.v2.f64 [%rd8], {%fd291, %fd292};

BB59_24:
mov.u32 %r64, %nctaid.x;
shl.b32 %r65, %r64, 3;
add.s32 %r74, %r65, %r74;
setp.lt.s32	%p22, %r74, %r36;
@%p22 bra BB59_2;

BB59_25:
ret;
}


.visible .entry _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .align 16 .b8 _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0[16],
.param .align 16 .b8 _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1[16],
.param .align 8 .b8 _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<22>;
.reg .b16 %rs<9>;
.reg .b32 %r<121>;
.reg .f64 %fd<205>;
.reg .b64 %rd<58>;

	.shared .align 16 .b8 _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24605_36_non_const_XX[8192];

	.shared .align 16 .b8 _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24606_33_non_const_SDOT[2048];

ld.param.f64 %fd26, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0+8];
ld.param.f64 %fd25, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f64 %fd28, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1+8];
ld.param.f64 %fd27, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r42, %r43}, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
mov.u32 %r1, %tid.x;
shr.s32 %r46, %r1, 31;
shr.u32 %r47, %r46, 25;
add.s32 %r48, %r1, %r47;
and.b32 %r49, %r48, -128;
sub.s32 %r2, %r1, %r49;
setp.lt.s32	%p3, %r44, 1;
@%p3 bra BB60_27;

cvta.to.global.u64 %rd2, %rd26;
cvta.to.global.u64 %rd3, %rd27;
shr.s32 %r55, %r48, 7;
mov.u32 %r56, %ctaid.x;
mul.wide.s32 %rd28, %r55, 2048;
mov.u64 %rd29, _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd30, %rd29, %rd28;
mul.wide.s32 %rd31, %r2, 16;
add.s64 %rd4, %rd30, %rd31;
mul.lo.s32 %r8, %r55, %r45;
add.s32 %r57, %r55, 1;
mul.lo.s32 %r9, %r57, %r45;
shl.b32 %r10, %r55, 9;
add.s32 %r58, %r10, %r2;
mul.wide.s32 %rd32, %r58, 16;
mov.u64 %rd33, _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd5, %rd33, %rd32;
mul.wide.s32 %rd34, %r10, 16;
add.s64 %rd6, %rd33, %rd34;
mul.lo.s32 %r59, %r45, %r42;
mad.lo.s32 %r60, %r59, %r55, %r2;
mad.lo.s32 %r12, %r56, 128, %r60;
mul.wide.s32 %rd8, %r42, 16;
mov.u32 %r111, 0;
mov.u32 %r110, %r111;

BB60_2:
mov.u32 %r106, %ctaid.x;
shl.b32 %r62, %r106, 7;
add.s32 %r63, %r62, %r111;
setp.ge.s32	%p4, %r63, %r44;
@%p4 bra BB60_27;

mov.f64 %fd29, 0d0000000000000000;
st.shared.v2.f64 [%rd4], {%fd29, %fd29};
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB60_21;

mov.u32 %r112, 0;
mov.u32 %r113, %r8;

BB60_5:
mov.u32 %r17, %r113;
add.s32 %r65, %r17, 512;
min.s32 %r66, %r65, %r45;
min.s32 %r18, %r66, %r9;
bar.sync 0;
add.s32 %r19, %r17, %r2;
mul.lo.s32 %r67, %r19, %r43;
add.s32 %r68, %r18, -384;
setp.lt.s32	%p6, %r19, %r68;
mul.wide.s32 %rd35, %r67, 16;
add.s64 %rd9, %rd2, %rd35;
@%p6 bra BB60_12;
bra.uni BB60_6;

BB60_12:
ld.global.v2.f64 {%fd84, %fd85}, [%rd9];
mul.f64 %fd88, %fd25, %fd84;
mul.f64 %fd89, %fd26, %fd85;
mul.f64 %fd90, %fd26, %fd84;
sub.f64 %fd91, %fd88, %fd89;
fma.rn.f64 %fd92, %fd25, %fd85, %fd90;
ld.global.v2.f64 {%fd93, %fd94}, [%rd9+2048];
ld.global.v2.f64 {%fd95, %fd96}, [%rd9+4096];
ld.global.v2.f64 {%fd97, %fd98}, [%rd9+6144];
st.shared.v2.f64 [%rd5], {%fd91, %fd92};
mul.f64 %fd101, %fd25, %fd93;
mul.f64 %fd102, %fd26, %fd94;
mul.f64 %fd103, %fd26, %fd93;
sub.f64 %fd104, %fd101, %fd102;
fma.rn.f64 %fd105, %fd25, %fd94, %fd103;
st.shared.v2.f64 [%rd5+2048], {%fd104, %fd105};
mul.f64 %fd108, %fd25, %fd95;
mul.f64 %fd109, %fd26, %fd96;
mul.f64 %fd110, %fd26, %fd95;
sub.f64 %fd111, %fd108, %fd109;
fma.rn.f64 %fd112, %fd25, %fd96, %fd110;
st.shared.v2.f64 [%rd5+4096], {%fd111, %fd112};
mul.f64 %fd115, %fd25, %fd97;
mul.f64 %fd116, %fd26, %fd98;
mul.f64 %fd117, %fd26, %fd97;
sub.f64 %fd118, %fd115, %fd116;
fma.rn.f64 %fd119, %fd25, %fd98, %fd117;
st.shared.v2.f64 [%rd5+6144], {%fd118, %fd119};
bra.uni BB60_13;

BB60_6:
add.s32 %r69, %r18, -256;
setp.lt.s32	%p7, %r19, %r69;
@%p7 bra BB60_11;
bra.uni BB60_7;

BB60_11:
ld.global.v2.f64 {%fd57, %fd58}, [%rd9];
mul.f64 %fd61, %fd25, %fd57;
mul.f64 %fd62, %fd26, %fd58;
mul.f64 %fd63, %fd26, %fd57;
sub.f64 %fd64, %fd61, %fd62;
fma.rn.f64 %fd65, %fd25, %fd58, %fd63;
ld.global.v2.f64 {%fd66, %fd67}, [%rd9+2048];
ld.global.v2.f64 {%fd68, %fd69}, [%rd9+4096];
st.shared.v2.f64 [%rd5], {%fd64, %fd65};
mul.f64 %fd72, %fd25, %fd66;
mul.f64 %fd73, %fd26, %fd67;
mul.f64 %fd74, %fd26, %fd66;
sub.f64 %fd75, %fd72, %fd73;
fma.rn.f64 %fd76, %fd25, %fd67, %fd74;
st.shared.v2.f64 [%rd5+2048], {%fd75, %fd76};
mul.f64 %fd79, %fd25, %fd68;
mul.f64 %fd80, %fd26, %fd69;
mul.f64 %fd81, %fd26, %fd68;
sub.f64 %fd82, %fd79, %fd80;
fma.rn.f64 %fd83, %fd25, %fd69, %fd81;
st.shared.v2.f64 [%rd5+4096], {%fd82, %fd83};
bra.uni BB60_13;

BB60_7:
add.s32 %r70, %r18, -128;
setp.lt.s32	%p8, %r19, %r70;
@%p8 bra BB60_10;
bra.uni BB60_8;

BB60_10:
ld.global.v2.f64 {%fd39, %fd40}, [%rd9];
mul.f64 %fd43, %fd25, %fd39;
mul.f64 %fd44, %fd26, %fd40;
mul.f64 %fd45, %fd26, %fd39;
sub.f64 %fd46, %fd43, %fd44;
fma.rn.f64 %fd47, %fd25, %fd40, %fd45;
ld.global.v2.f64 {%fd48, %fd49}, [%rd9+2048];
st.shared.v2.f64 [%rd5], {%fd46, %fd47};
mul.f64 %fd52, %fd25, %fd48;
mul.f64 %fd53, %fd26, %fd49;
mul.f64 %fd54, %fd26, %fd48;
sub.f64 %fd55, %fd52, %fd53;
fma.rn.f64 %fd56, %fd25, %fd49, %fd54;
st.shared.v2.f64 [%rd5+2048], {%fd55, %fd56};
bra.uni BB60_13;

BB60_8:
setp.ge.s32	%p9, %r19, %r18;
@%p9 bra BB60_13;

ld.global.v2.f64 {%fd30, %fd31}, [%rd9];
mul.f64 %fd34, %fd25, %fd30;
mul.f64 %fd35, %fd26, %fd31;
mul.f64 %fd36, %fd26, %fd30;
sub.f64 %fd37, %fd34, %fd35;
fma.rn.f64 %fd38, %fd25, %fd31, %fd36;
st.shared.v2.f64 [%rd5], {%fd37, %fd38};

BB60_13:
add.s32 %r74, %r63, %r2;
setp.lt.s32	%p1, %r74, %r44;
bar.sync 0;
@!%p1 bra BB60_20;
bra.uni BB60_14;

BB60_14:
mov.f64 %fd200, 0d0000000000000000;
shl.b32 %r76, %r42, 9;
mov.u32 %r77, %nctaid.x;
shl.b32 %r78, %r77, 7;
mad.lo.s32 %r79, %r78, %r110, %r12;
mad.lo.s32 %r80, %r76, %r112, %r79;
mul.wide.s32 %rd36, %r80, 16;
add.s64 %rd54, %rd25, %rd36;
mov.u64 %rd55, %rd6;
mad.lo.s32 %r119, %r17, %r42, %r74;
sub.s32 %r21, %r18, %r17;
add.s32 %r85, %r21, -3;
mov.f64 %fd199, %fd200;
mov.f64 %fd196, %fd200;
mov.f64 %fd197, %fd200;
mov.u32 %r114, 0;
setp.lt.s32	%p10, %r85, 1;
mov.u32 %r117, %r10;
mov.u32 %r118, %r10;
@%p10 bra BB60_16;

BB60_15:
mov.u32 %r23, %r118;
shl.b32 %r109, %r42, 2;
mul.wide.s32 %rd53, %r109, 16;

	ld.global.cv.v2.f64 {%fd124, %fd125}, [%rd54];

	ld.shared.v2.f64 {%fd132, %fd133}, [%rd55];
fma.rn.f64 %fd136, %fd124, %fd132, %fd197;
fma.rn.f64 %fd137, %fd124, %fd133, %fd200;
mul.f64 %fd138, %fd125, %fd133;
sub.f64 %fd139, %fd136, %fd138;
fma.rn.f64 %fd140, %fd125, %fd132, %fd137;
add.s64 %rd38, %rd54, %rd8;

	ld.global.cv.v2.f64 {%fd126, %fd127}, [%rd38];

	ld.shared.v2.f64 {%fd141, %fd142}, [%rd55+16];
fma.rn.f64 %fd145, %fd126, %fd141, %fd139;
fma.rn.f64 %fd146, %fd126, %fd142, %fd140;
mul.f64 %fd147, %fd127, %fd142;
sub.f64 %fd148, %fd145, %fd147;
fma.rn.f64 %fd149, %fd127, %fd141, %fd146;
add.s64 %rd39, %rd38, %rd8;

	ld.global.cv.v2.f64 {%fd128, %fd129}, [%rd39];

	ld.shared.v2.f64 {%fd150, %fd151}, [%rd55+32];
fma.rn.f64 %fd154, %fd128, %fd150, %fd148;
fma.rn.f64 %fd155, %fd128, %fd151, %fd149;
mul.f64 %fd156, %fd129, %fd151;
sub.f64 %fd157, %fd154, %fd156;
fma.rn.f64 %fd158, %fd129, %fd150, %fd155;
add.s64 %rd40, %rd39, %rd8;

	ld.global.cv.v2.f64 {%fd130, %fd131}, [%rd40];

	ld.shared.v2.f64 {%fd159, %fd160}, [%rd55+48];
fma.rn.f64 %fd163, %fd130, %fd159, %fd157;
fma.rn.f64 %fd164, %fd130, %fd160, %fd158;
mul.f64 %fd165, %fd131, %fd160;
sub.f64 %fd197, %fd163, %fd165;
fma.rn.f64 %fd200, %fd131, %fd159, %fd164;
add.s32 %r25, %r23, 4;
add.s32 %r119, %r119, %r109;
add.s64 %rd55, %rd55, 64;
add.s64 %rd54, %rd54, %rd53;
add.s32 %r114, %r114, 4;
setp.lt.s32	%p11, %r114, %r85;
mov.u32 %r117, %r25;
mov.u32 %r118, %r25;
mov.f64 %fd196, %fd197;
mov.f64 %fd199, %fd200;
@%p11 bra BB60_15;

BB60_16:
sub.s32 %r87, %r117, %r10;
mov.f64 %fd202, %fd196;
mov.f64 %fd201, %fd199;
setp.ge.s32	%p12, %r87, %r21;
@%p12 bra BB60_19;

neg.s32 %r108, %r10;
mov.u64 %rd52, _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24605_36_non_const_XX;
mul.wide.s32 %rd41, %r117, 16;
add.s64 %rd57, %rd52, %rd41;
add.s32 %r120, %r108, %r117;
mul.wide.s32 %rd43, %r119, 16;
add.s64 %rd56, %rd25, %rd43;

BB60_18:

	ld.global.cv.v2.f64 {%fd166, %fd167}, [%rd56];

	ld.shared.v2.f64 {%fd168, %fd169}, [%rd57];
fma.rn.f64 %fd172, %fd166, %fd168, %fd202;
fma.rn.f64 %fd173, %fd166, %fd169, %fd201;
mul.f64 %fd174, %fd167, %fd169;
sub.f64 %fd202, %fd172, %fd174;
fma.rn.f64 %fd201, %fd167, %fd168, %fd173;
add.s64 %rd57, %rd57, 16;
add.s64 %rd56, %rd56, %rd8;
add.s32 %r120, %r120, 1;
setp.lt.s32	%p13, %r120, %r21;
@%p13 bra BB60_18;

BB60_19:
ld.shared.v2.f64 {%fd175, %fd176}, [%rd4];
add.f64 %fd179, %fd201, %fd176;
add.f64 %fd180, %fd202, %fd175;
st.shared.v2.f64 [%rd4], {%fd180, %fd179};

BB60_20:
setp.lt.s32	%p14, %r65, %r9;
add.s32 %r112, %r112, 1;
mov.u32 %r113, %r65;
@%p14 bra BB60_5;

BB60_21:
mov.u32 %r105, %tid.x;
add.s32 %r89, %r105, 127;
setp.lt.u32	%p2, %r89, 255;
bar.sync 0;
add.s32 %r93, %r63, %r2;
setp.lt.s32	%p15, %r93, %r44;
and.pred %p16, %p15, %p2;
@!%p16 bra BB60_26;
bra.uni BB60_22;

BB60_22:
ld.param.u32 %r107, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
mov.u32 %r98, 1;
sub.s32 %r99, %r98, %r44;
mul.lo.s32 %r100, %r99, %r107;
setp.gt.s32	%p17, %r107, -1;
selp.b32	%r101, 0, %r100, %p17;
mad.lo.s32 %r102, %r93, %r107, %r101;
mul.wide.s32 %rd45, %r102, 16;
add.s64 %rd22, %rd3, %rd45;
setp.neu.f64	%p18, %fd28, 0d0000000000000000;
setp.neu.f64	%p19, %fd27, 0d0000000000000000;
or.pred %p20, %p19, %p18;
@%p20 bra BB60_24;
bra.uni BB60_23;

BB60_24:
ld.global.v2.f64 {%fd183, %fd184}, [%rd22];
add.s64 %rd51, %rd29, %rd31;
ld.shared.v2.f64 {%fd187, %fd188}, [%rd51];
fma.rn.f64 %fd191, %fd27, %fd183, %fd187;
fma.rn.f64 %fd192, %fd27, %fd184, %fd188;
mul.f64 %fd193, %fd28, %fd184;
fma.rn.f64 %fd204, %fd28, %fd183, %fd192;
sub.f64 %fd203, %fd191, %fd193;
st.shared.v2.f64 [%rd51], {%fd203, %fd204};
bra.uni BB60_25;

BB60_23:
add.s64 %rd48, %rd29, %rd31;
ld.shared.v2.f64 {%fd181, %fd182}, [%rd48];
mov.f64 %fd204, %fd182;
mov.f64 %fd203, %fd181;

BB60_25:
st.global.v2.f64 [%rd22], {%fd203, %fd204};

BB60_26:
bar.sync 0;
mov.u32 %r103, %nctaid.x;
shl.b32 %r104, %r103, 7;
add.s32 %r111, %r104, %r111;
setp.lt.s32	%p21, %r111, %r44;
add.s32 %r110, %r110, 1;
@%p21 bra BB60_2;

BB60_27:
ret;
}


.visible .entry _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .align 16 .b8 _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0[16],
.param .align 16 .b8 _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1[16],
.param .align 8 .b8 _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<23>;
.reg .b16 %rs<9>;
.reg .b32 %r<115>;
.reg .f64 %fd<205>;
.reg .b64 %rd<66>;

	.shared .align 16 .b8 _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24605_36_non_const_XX[8192];

	.shared .align 16 .b8 _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24606_33_non_const_SDOT[2048];

ld.param.f64 %fd26, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0+8];
ld.param.f64 %fd25, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f64 %fd28, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1+8];
ld.param.f64 %fd27, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r48, %r49}, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u64 %rd30, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
cvta.to.global.u64 %rd1, %rd29;
mov.u32 %r1, %tid.x;
shr.s32 %r50, %r1, 31;
shr.u32 %r51, %r50, 25;
add.s32 %r52, %r1, %r51;
and.b32 %r53, %r52, -128;
sub.s32 %r2, %r1, %r53;
setp.lt.s32	%p3, %r48, 1;
@%p3 bra BB61_27;

cvta.to.global.u64 %rd3, %rd30;
shr.s32 %r59, %r52, 7;
mov.u32 %r60, %ctaid.x;
mul.wide.s32 %rd31, %r59, 2048;
mov.u64 %rd32, _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd33, %rd32, %rd31;
mul.wide.s32 %rd34, %r2, 16;
add.s64 %rd4, %rd33, %rd34;
mul.lo.s32 %r8, %r59, %r49;
add.s32 %r61, %r59, 1;
mul.lo.s32 %r9, %r61, %r49;
shl.b32 %r10, %r59, 9;
add.s32 %r62, %r10, %r2;
mul.wide.s32 %rd35, %r62, 16;
mov.u64 %rd36, _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd5, %rd36, %rd35;
mul.wide.s32 %rd37, %r10, 16;
add.s64 %rd6, %rd36, %rd37;
mul.lo.s32 %r63, %r49, %r46;
mad.lo.s32 %r64, %r63, %r59, %r2;
mad.lo.s32 %r12, %r60, 128, %r64;
mul.wide.s32 %rd8, %r46, 16;
shl.b32 %r65, %r47, 7;
mul.wide.s32 %rd9, %r65, 16;
mov.u32 %r105, 0;
mov.u32 %r104, %r105;

BB61_2:
mov.u32 %r98, %ctaid.x;
shl.b32 %r67, %r98, 7;
add.s32 %r16, %r67, %r105;
setp.ge.s32	%p4, %r16, %r48;
@%p4 bra BB61_27;

add.s32 %r17, %r16, %r2;
mov.f64 %fd29, 0d0000000000000000;
st.shared.v2.f64 [%rd4], {%fd29, %fd29};
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB61_21;

mov.u32 %r69, %nctaid.x;
shl.b32 %r70, %r69, 7;
mad.lo.s32 %r18, %r70, %r104, %r12;
mov.u32 %r106, 0;
mov.u32 %r107, %r8;

BB61_5:
mov.u32 %r20, %r107;
add.s32 %r71, %r20, 512;
min.s32 %r72, %r71, %r49;
min.s32 %r21, %r72, %r9;
bar.sync 0;
add.s32 %r22, %r20, %r2;
mov.u32 %r73, 1;
sub.s32 %r74, %r73, %r49;
mul.lo.s32 %r75, %r74, %r47;
setp.gt.s32	%p6, %r47, -1;
selp.b32	%r76, 0, %r75, %p6;
mad.lo.s32 %r23, %r22, %r47, %r76;
add.s32 %r77, %r21, -384;
setp.lt.s32	%p7, %r22, %r77;
mul.wide.s32 %rd38, %r23, 16;
add.s64 %rd10, %rd1, %rd38;
add.s64 %rd11, %rd10, %rd9;
add.s64 %rd12, %rd11, %rd9;
@%p7 bra BB61_12;
bra.uni BB61_6;

BB61_12:
add.s64 %rd61, %rd10, %rd9;
ld.global.v2.f64 {%fd84, %fd85}, [%rd10];
mul.f64 %fd88, %fd25, %fd84;
mul.f64 %fd89, %fd26, %fd85;
mul.f64 %fd90, %fd26, %fd84;
sub.f64 %fd91, %fd88, %fd89;
fma.rn.f64 %fd92, %fd25, %fd85, %fd90;
st.shared.v2.f64 [%rd5], {%fd91, %fd92};
ld.global.v2.f64 {%fd93, %fd94}, [%rd61];
mul.f64 %fd97, %fd25, %fd93;
mul.f64 %fd98, %fd26, %fd94;
mul.f64 %fd99, %fd26, %fd93;
sub.f64 %fd100, %fd97, %fd98;
fma.rn.f64 %fd101, %fd25, %fd94, %fd99;
st.shared.v2.f64 [%rd5+2048], {%fd100, %fd101};
ld.global.v2.f64 {%fd102, %fd103}, [%rd12];
mul.f64 %fd106, %fd25, %fd102;
mul.f64 %fd107, %fd26, %fd103;
mul.f64 %fd108, %fd26, %fd102;
sub.f64 %fd109, %fd106, %fd107;
fma.rn.f64 %fd110, %fd25, %fd103, %fd108;
st.shared.v2.f64 [%rd5+4096], {%fd109, %fd110};
add.s64 %rd41, %rd12, %rd9;
ld.global.v2.f64 {%fd111, %fd112}, [%rd41];
mul.f64 %fd115, %fd25, %fd111;
mul.f64 %fd116, %fd26, %fd112;
mul.f64 %fd117, %fd26, %fd111;
fma.rn.f64 %fd118, %fd25, %fd112, %fd117;
sub.f64 %fd119, %fd115, %fd116;
st.shared.v2.f64 [%rd5+6144], {%fd119, %fd118};
bra.uni BB61_13;

BB61_6:
add.s32 %r78, %r21, -256;
setp.lt.s32	%p8, %r22, %r78;
@%p8 bra BB61_11;
bra.uni BB61_7;

BB61_11:
add.s64 %rd60, %rd10, %rd9;
ld.global.v2.f64 {%fd57, %fd58}, [%rd10];
mul.f64 %fd61, %fd25, %fd57;
mul.f64 %fd62, %fd26, %fd58;
mul.f64 %fd63, %fd26, %fd57;
sub.f64 %fd64, %fd61, %fd62;
fma.rn.f64 %fd65, %fd25, %fd58, %fd63;
st.shared.v2.f64 [%rd5], {%fd64, %fd65};
ld.global.v2.f64 {%fd66, %fd67}, [%rd60];
mul.f64 %fd70, %fd25, %fd66;
mul.f64 %fd71, %fd26, %fd67;
mul.f64 %fd72, %fd26, %fd66;
sub.f64 %fd73, %fd70, %fd71;
fma.rn.f64 %fd74, %fd25, %fd67, %fd72;
st.shared.v2.f64 [%rd5+2048], {%fd73, %fd74};
ld.global.v2.f64 {%fd75, %fd76}, [%rd12];
mul.f64 %fd79, %fd25, %fd75;
mul.f64 %fd80, %fd26, %fd76;
mul.f64 %fd81, %fd26, %fd75;
sub.f64 %fd82, %fd79, %fd80;
fma.rn.f64 %fd83, %fd25, %fd76, %fd81;
st.shared.v2.f64 [%rd5+4096], {%fd82, %fd83};
bra.uni BB61_13;

BB61_7:
add.s32 %r79, %r21, -128;
setp.lt.s32	%p9, %r22, %r79;
@%p9 bra BB61_10;
bra.uni BB61_8;

BB61_10:
shl.b32 %r100, %r47, 7;
ld.global.v2.f64 {%fd39, %fd40}, [%rd10];
mul.f64 %fd43, %fd25, %fd39;
mul.f64 %fd44, %fd26, %fd40;
mul.f64 %fd45, %fd26, %fd39;
sub.f64 %fd46, %fd43, %fd44;
fma.rn.f64 %fd47, %fd25, %fd40, %fd45;
st.shared.v2.f64 [%rd5], {%fd46, %fd47};
add.s32 %r81, %r23, %r100;
mul.wide.s32 %rd39, %r81, 16;
add.s64 %rd40, %rd1, %rd39;
ld.global.v2.f64 {%fd48, %fd49}, [%rd40];
mul.f64 %fd52, %fd25, %fd48;
mul.f64 %fd53, %fd26, %fd49;
mul.f64 %fd54, %fd26, %fd48;
fma.rn.f64 %fd55, %fd25, %fd49, %fd54;
sub.f64 %fd56, %fd52, %fd53;
st.shared.v2.f64 [%rd5+2048], {%fd56, %fd55};
bra.uni BB61_13;

BB61_8:
setp.ge.s32	%p10, %r22, %r21;
@%p10 bra BB61_13;

ld.global.v2.f64 {%fd30, %fd31}, [%rd10];
mul.f64 %fd34, %fd25, %fd30;
mul.f64 %fd35, %fd26, %fd31;
mul.f64 %fd36, %fd26, %fd30;
sub.f64 %fd37, %fd34, %fd35;
fma.rn.f64 %fd38, %fd25, %fd31, %fd36;
st.shared.v2.f64 [%rd5], {%fd37, %fd38};

BB61_13:
setp.lt.s32	%p1, %r17, %r48;
bar.sync 0;
@!%p1 bra BB61_20;
bra.uni BB61_14;

BB61_14:
mov.f64 %fd200, 0d0000000000000000;
shl.b32 %r83, %r46, 9;
mad.lo.s32 %r84, %r83, %r106, %r18;
mul.wide.s32 %rd42, %r84, 16;
add.s64 %rd62, %rd28, %rd42;
mov.u64 %rd63, %rd6;
mad.lo.s32 %r113, %r20, %r46, %r17;
sub.s32 %r25, %r21, %r20;
add.s32 %r85, %r25, -3;
mov.f64 %fd199, %fd200;
mov.f64 %fd196, %fd200;
mov.f64 %fd197, %fd200;
mov.u32 %r108, 0;
setp.lt.s32	%p11, %r85, 1;
mov.u32 %r111, %r10;
mov.u32 %r112, %r10;
@%p11 bra BB61_16;

BB61_15:
mov.u32 %r27, %r112;
shl.b32 %r102, %r46, 2;
mul.wide.s32 %rd59, %r102, 16;

	ld.global.cv.v2.f64 {%fd124, %fd125}, [%rd62];

	ld.shared.v2.f64 {%fd132, %fd133}, [%rd63];
fma.rn.f64 %fd136, %fd124, %fd132, %fd197;
fma.rn.f64 %fd137, %fd124, %fd133, %fd200;
mul.f64 %fd138, %fd125, %fd133;
sub.f64 %fd139, %fd136, %fd138;
fma.rn.f64 %fd140, %fd125, %fd132, %fd137;
add.s64 %rd44, %rd62, %rd8;

	ld.global.cv.v2.f64 {%fd126, %fd127}, [%rd44];

	ld.shared.v2.f64 {%fd141, %fd142}, [%rd63+16];
fma.rn.f64 %fd145, %fd126, %fd141, %fd139;
fma.rn.f64 %fd146, %fd126, %fd142, %fd140;
mul.f64 %fd147, %fd127, %fd142;
sub.f64 %fd148, %fd145, %fd147;
fma.rn.f64 %fd149, %fd127, %fd141, %fd146;
add.s64 %rd45, %rd44, %rd8;

	ld.global.cv.v2.f64 {%fd128, %fd129}, [%rd45];

	ld.shared.v2.f64 {%fd150, %fd151}, [%rd63+32];
fma.rn.f64 %fd154, %fd128, %fd150, %fd148;
fma.rn.f64 %fd155, %fd128, %fd151, %fd149;
mul.f64 %fd156, %fd129, %fd151;
sub.f64 %fd157, %fd154, %fd156;
fma.rn.f64 %fd158, %fd129, %fd150, %fd155;
add.s64 %rd46, %rd45, %rd8;

	ld.global.cv.v2.f64 {%fd130, %fd131}, [%rd46];

	ld.shared.v2.f64 {%fd159, %fd160}, [%rd63+48];
fma.rn.f64 %fd163, %fd130, %fd159, %fd157;
fma.rn.f64 %fd164, %fd130, %fd160, %fd158;
mul.f64 %fd165, %fd131, %fd160;
sub.f64 %fd197, %fd163, %fd165;
fma.rn.f64 %fd200, %fd131, %fd159, %fd164;
add.s32 %r29, %r27, 4;
add.s32 %r113, %r113, %r102;
add.s64 %rd63, %rd63, 64;
add.s64 %rd62, %rd62, %rd59;
add.s32 %r108, %r108, 4;
setp.lt.s32	%p12, %r108, %r85;
mov.u32 %r111, %r29;
mov.u32 %r112, %r29;
mov.f64 %fd196, %fd197;
mov.f64 %fd199, %fd200;
@%p12 bra BB61_15;

BB61_16:
sub.s32 %r87, %r111, %r10;
mov.f64 %fd202, %fd196;
mov.f64 %fd201, %fd199;
setp.ge.s32	%p13, %r87, %r25;
@%p13 bra BB61_19;

neg.s32 %r101, %r10;
mov.u64 %rd58, _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24605_36_non_const_XX;
mul.wide.s32 %rd47, %r111, 16;
add.s64 %rd65, %rd58, %rd47;
add.s32 %r114, %r101, %r111;
mul.wide.s32 %rd49, %r113, 16;
add.s64 %rd64, %rd28, %rd49;

BB61_18:

	ld.global.cv.v2.f64 {%fd166, %fd167}, [%rd64];

	ld.shared.v2.f64 {%fd168, %fd169}, [%rd65];
fma.rn.f64 %fd172, %fd166, %fd168, %fd202;
fma.rn.f64 %fd173, %fd166, %fd169, %fd201;
mul.f64 %fd174, %fd167, %fd169;
sub.f64 %fd202, %fd172, %fd174;
fma.rn.f64 %fd201, %fd167, %fd168, %fd173;
add.s64 %rd65, %rd65, 16;
add.s64 %rd64, %rd64, %rd8;
add.s32 %r114, %r114, 1;
setp.lt.s32	%p14, %r114, %r25;
@%p14 bra BB61_18;

BB61_19:
ld.shared.v2.f64 {%fd175, %fd176}, [%rd4];
add.f64 %fd179, %fd201, %fd176;
add.f64 %fd180, %fd202, %fd175;
st.shared.v2.f64 [%rd4], {%fd180, %fd179};

BB61_20:
add.s32 %r103, %r20, 512;
setp.lt.s32	%p15, %r103, %r9;
add.s32 %r106, %r106, 1;
mov.u32 %r107, %r103;
@%p15 bra BB61_5;

BB61_21:
mov.u32 %r97, %tid.x;
add.s32 %r89, %r97, 127;
setp.lt.u32	%p2, %r89, 255;
bar.sync 0;
setp.lt.s32	%p16, %r17, %r48;
and.pred %p17, %p16, %p2;
@!%p17 bra BB61_26;
bra.uni BB61_22;

BB61_22:
ld.param.u32 %r99, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
mov.u32 %r90, 1;
sub.s32 %r91, %r90, %r48;
mul.lo.s32 %r92, %r91, %r99;
setp.gt.s32	%p18, %r99, -1;
selp.b32	%r93, 0, %r92, %p18;
mad.lo.s32 %r94, %r17, %r99, %r93;
mul.wide.s32 %rd51, %r94, 16;
add.s64 %rd25, %rd3, %rd51;
setp.neu.f64	%p19, %fd28, 0d0000000000000000;
setp.neu.f64	%p20, %fd27, 0d0000000000000000;
or.pred %p21, %p20, %p19;
@%p21 bra BB61_24;
bra.uni BB61_23;

BB61_24:
ld.global.v2.f64 {%fd183, %fd184}, [%rd25];
add.s64 %rd57, %rd32, %rd34;
ld.shared.v2.f64 {%fd187, %fd188}, [%rd57];
fma.rn.f64 %fd191, %fd27, %fd183, %fd187;
fma.rn.f64 %fd192, %fd27, %fd184, %fd188;
mul.f64 %fd193, %fd28, %fd184;
fma.rn.f64 %fd204, %fd28, %fd183, %fd192;
sub.f64 %fd203, %fd191, %fd193;
st.shared.v2.f64 [%rd57], {%fd203, %fd204};
bra.uni BB61_25;

BB61_23:
add.s64 %rd54, %rd32, %rd34;
ld.shared.v2.f64 {%fd181, %fd182}, [%rd54];
mov.f64 %fd204, %fd182;
mov.f64 %fd203, %fd181;

BB61_25:
st.global.v2.f64 [%rd25], {%fd203, %fd204};

BB61_26:
bar.sync 0;
mov.u32 %r95, %nctaid.x;
shl.b32 %r96, %r95, 7;
add.s32 %r105, %r96, %r105;
setp.lt.s32	%p22, %r105, %r48;
add.s32 %r104, %r104, 1;
@%p22 bra BB61_2;

BB61_27:
ret;
}


.visible .entry _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<22>;
.reg .b16 %rs<9>;
.reg .b32 %r<106>;
.reg .f64 %fd<205>;
.reg .b64 %rd<60>;

	.shared .align 16 .b8 _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX[8192];

	.shared .align 16 .b8 _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT[2048];

ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r1, %tid.x;
shr.s32 %r48, %r1, 31;
shr.u32 %r49, %r48, 25;
add.s32 %r50, %r1, %r49;
and.b32 %r51, %r50, -128;
sub.s32 %r2, %r1, %r51;
setp.lt.s32	%p3, %r46, 1;
@%p3 bra BB62_27;

cvta.to.global.u64 %rd29, %rd24;
cvta.to.global.u64 %rd1, %rd25;
cvta.to.global.u64 %rd3, %rd27;
cvta.to.global.u64 %rd4, %rd28;
ld.global.v2.f64 {%fd25, %fd26}, [%rd29];
shr.s32 %r57, %r50, 7;
mov.u32 %r58, %ctaid.x;
mul.wide.s32 %rd30, %r57, 2048;
mov.u64 %rd31, _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 16;
add.s64 %rd5, %rd32, %rd33;
mul.lo.s32 %r8, %r57, %r47;
add.s32 %r59, %r57, 1;
mul.lo.s32 %r9, %r59, %r47;
shl.b32 %r10, %r57, 9;
add.s32 %r60, %r10, %r2;
mul.wide.s32 %rd34, %r60, 16;
mov.u64 %rd35, _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
mul.wide.s32 %rd36, %r10, 16;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r61, %r47, %r44;
mad.lo.s32 %r62, %r61, %r57, %r2;
mad.lo.s32 %r12, %r58, 128, %r62;
mul.wide.s32 %rd9, %r44, 16;
mov.u32 %r96, 0;
mov.u32 %r95, %r96;

BB62_2:
mov.u32 %r91, %ctaid.x;
shl.b32 %r64, %r91, 7;
add.s32 %r16, %r64, %r96;
setp.ge.s32	%p4, %r16, %r46;
@%p4 bra BB62_27;

add.s32 %r17, %r16, %r2;
mov.f64 %fd27, 0d0000000000000000;
st.shared.v2.f64 [%rd5], {%fd27, %fd27};
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB62_21;

mov.u32 %r97, 0;
mov.u32 %r98, %r8;

BB62_5:
mov.u32 %r19, %r98;
add.s32 %r66, %r19, 512;
min.s32 %r67, %r66, %r47;
min.s32 %r20, %r67, %r9;
bar.sync 0;
add.s32 %r21, %r19, %r2;
mul.lo.s32 %r68, %r21, %r45;
add.s32 %r69, %r20, -384;
setp.lt.s32	%p6, %r21, %r69;
mul.wide.s32 %rd37, %r68, 16;
add.s64 %rd10, %rd3, %rd37;
@%p6 bra BB62_12;
bra.uni BB62_6;

BB62_12:
ld.global.v2.f64 {%fd82, %fd83}, [%rd10];
mul.f64 %fd86, %fd25, %fd82;
mul.f64 %fd87, %fd26, %fd83;
mul.f64 %fd88, %fd26, %fd82;
sub.f64 %fd89, %fd86, %fd87;
fma.rn.f64 %fd90, %fd25, %fd83, %fd88;
ld.global.v2.f64 {%fd91, %fd92}, [%rd10+2048];
ld.global.v2.f64 {%fd93, %fd94}, [%rd10+4096];
ld.global.v2.f64 {%fd95, %fd96}, [%rd10+6144];
st.shared.v2.f64 [%rd6], {%fd89, %fd90};
mul.f64 %fd99, %fd25, %fd91;
mul.f64 %fd100, %fd26, %fd92;
mul.f64 %fd101, %fd26, %fd91;
sub.f64 %fd102, %fd99, %fd100;
fma.rn.f64 %fd103, %fd25, %fd92, %fd101;
st.shared.v2.f64 [%rd6+2048], {%fd102, %fd103};
mul.f64 %fd106, %fd25, %fd93;
mul.f64 %fd107, %fd26, %fd94;
mul.f64 %fd108, %fd26, %fd93;
sub.f64 %fd109, %fd106, %fd107;
fma.rn.f64 %fd110, %fd25, %fd94, %fd108;
st.shared.v2.f64 [%rd6+4096], {%fd109, %fd110};
mul.f64 %fd113, %fd25, %fd95;
mul.f64 %fd114, %fd26, %fd96;
mul.f64 %fd115, %fd26, %fd95;
sub.f64 %fd116, %fd113, %fd114;
fma.rn.f64 %fd117, %fd25, %fd96, %fd115;
st.shared.v2.f64 [%rd6+6144], {%fd116, %fd117};
bra.uni BB62_13;

BB62_6:
add.s32 %r70, %r20, -256;
setp.lt.s32	%p7, %r21, %r70;
@%p7 bra BB62_11;
bra.uni BB62_7;

BB62_11:
ld.global.v2.f64 {%fd55, %fd56}, [%rd10];
mul.f64 %fd59, %fd25, %fd55;
mul.f64 %fd60, %fd26, %fd56;
mul.f64 %fd61, %fd26, %fd55;
sub.f64 %fd62, %fd59, %fd60;
fma.rn.f64 %fd63, %fd25, %fd56, %fd61;
ld.global.v2.f64 {%fd64, %fd65}, [%rd10+2048];
ld.global.v2.f64 {%fd66, %fd67}, [%rd10+4096];
st.shared.v2.f64 [%rd6], {%fd62, %fd63};
mul.f64 %fd70, %fd25, %fd64;
mul.f64 %fd71, %fd26, %fd65;
mul.f64 %fd72, %fd26, %fd64;
sub.f64 %fd73, %fd70, %fd71;
fma.rn.f64 %fd74, %fd25, %fd65, %fd72;
st.shared.v2.f64 [%rd6+2048], {%fd73, %fd74};
mul.f64 %fd77, %fd25, %fd66;
mul.f64 %fd78, %fd26, %fd67;
mul.f64 %fd79, %fd26, %fd66;
sub.f64 %fd80, %fd77, %fd78;
fma.rn.f64 %fd81, %fd25, %fd67, %fd79;
st.shared.v2.f64 [%rd6+4096], {%fd80, %fd81};
bra.uni BB62_13;

BB62_7:
add.s32 %r71, %r20, -128;
setp.lt.s32	%p8, %r21, %r71;
@%p8 bra BB62_10;
bra.uni BB62_8;

BB62_10:
ld.global.v2.f64 {%fd37, %fd38}, [%rd10];
mul.f64 %fd41, %fd25, %fd37;
mul.f64 %fd42, %fd26, %fd38;
mul.f64 %fd43, %fd26, %fd37;
sub.f64 %fd44, %fd41, %fd42;
fma.rn.f64 %fd45, %fd25, %fd38, %fd43;
ld.global.v2.f64 {%fd46, %fd47}, [%rd10+2048];
st.shared.v2.f64 [%rd6], {%fd44, %fd45};
mul.f64 %fd50, %fd25, %fd46;
mul.f64 %fd51, %fd26, %fd47;
mul.f64 %fd52, %fd26, %fd46;
sub.f64 %fd53, %fd50, %fd51;
fma.rn.f64 %fd54, %fd25, %fd47, %fd52;
st.shared.v2.f64 [%rd6+2048], {%fd53, %fd54};
bra.uni BB62_13;

BB62_8:
setp.ge.s32	%p9, %r21, %r20;
@%p9 bra BB62_13;

ld.global.v2.f64 {%fd28, %fd29}, [%rd10];
mul.f64 %fd32, %fd25, %fd28;
mul.f64 %fd33, %fd26, %fd29;
mul.f64 %fd34, %fd26, %fd28;
sub.f64 %fd35, %fd32, %fd33;
fma.rn.f64 %fd36, %fd25, %fd29, %fd34;
st.shared.v2.f64 [%rd6], {%fd35, %fd36};

BB62_13:
setp.lt.s32	%p1, %r17, %r46;
bar.sync 0;
@!%p1 bra BB62_20;
bra.uni BB62_14;

BB62_14:
mov.f64 %fd200, 0d0000000000000000;
shl.b32 %r73, %r44, 9;
mov.u32 %r74, %nctaid.x;
shl.b32 %r75, %r74, 7;
mad.lo.s32 %r76, %r75, %r95, %r12;
mad.lo.s32 %r77, %r73, %r97, %r76;
mul.wide.s32 %rd38, %r77, 16;
add.s64 %rd56, %rd26, %rd38;
mov.u64 %rd57, %rd7;
mad.lo.s32 %r104, %r19, %r44, %r17;
sub.s32 %r23, %r20, %r19;
add.s32 %r78, %r23, -3;
mov.f64 %fd199, %fd200;
mov.f64 %fd196, %fd200;
mov.f64 %fd197, %fd200;
mov.u32 %r99, 0;
setp.lt.s32	%p10, %r78, 1;
mov.u32 %r102, %r10;
mov.u32 %r103, %r10;
@%p10 bra BB62_16;

BB62_15:
mov.u32 %r25, %r103;
shl.b32 %r94, %r44, 2;
mul.wide.s32 %rd55, %r94, 16;

	ld.global.cv.v2.f64 {%fd122, %fd123}, [%rd56];

	ld.shared.v2.f64 {%fd130, %fd131}, [%rd57];
fma.rn.f64 %fd134, %fd122, %fd130, %fd197;
fma.rn.f64 %fd135, %fd122, %fd131, %fd200;
mul.f64 %fd136, %fd123, %fd131;
sub.f64 %fd137, %fd134, %fd136;
fma.rn.f64 %fd138, %fd123, %fd130, %fd135;
add.s64 %rd40, %rd56, %rd9;

	ld.global.cv.v2.f64 {%fd124, %fd125}, [%rd40];

	ld.shared.v2.f64 {%fd139, %fd140}, [%rd57+16];
fma.rn.f64 %fd143, %fd124, %fd139, %fd137;
fma.rn.f64 %fd144, %fd124, %fd140, %fd138;
mul.f64 %fd145, %fd125, %fd140;
sub.f64 %fd146, %fd143, %fd145;
fma.rn.f64 %fd147, %fd125, %fd139, %fd144;
add.s64 %rd41, %rd40, %rd9;

	ld.global.cv.v2.f64 {%fd126, %fd127}, [%rd41];

	ld.shared.v2.f64 {%fd148, %fd149}, [%rd57+32];
fma.rn.f64 %fd152, %fd126, %fd148, %fd146;
fma.rn.f64 %fd153, %fd126, %fd149, %fd147;
mul.f64 %fd154, %fd127, %fd149;
sub.f64 %fd155, %fd152, %fd154;
fma.rn.f64 %fd156, %fd127, %fd148, %fd153;
add.s64 %rd42, %rd41, %rd9;

	ld.global.cv.v2.f64 {%fd128, %fd129}, [%rd42];

	ld.shared.v2.f64 {%fd157, %fd158}, [%rd57+48];
fma.rn.f64 %fd161, %fd128, %fd157, %fd155;
fma.rn.f64 %fd162, %fd128, %fd158, %fd156;
mul.f64 %fd163, %fd129, %fd158;
sub.f64 %fd197, %fd161, %fd163;
fma.rn.f64 %fd200, %fd129, %fd157, %fd162;
add.s32 %r27, %r25, 4;
add.s32 %r104, %r104, %r94;
add.s64 %rd57, %rd57, 64;
add.s64 %rd56, %rd56, %rd55;
add.s32 %r99, %r99, 4;
setp.lt.s32	%p11, %r99, %r78;
mov.u32 %r102, %r27;
mov.u32 %r103, %r27;
mov.f64 %fd196, %fd197;
mov.f64 %fd199, %fd200;
@%p11 bra BB62_15;

BB62_16:
sub.s32 %r80, %r102, %r10;
mov.f64 %fd202, %fd196;
mov.f64 %fd201, %fd199;
setp.ge.s32	%p12, %r80, %r23;
@%p12 bra BB62_19;

neg.s32 %r93, %r10;
mov.u64 %rd54, _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
mul.wide.s32 %rd43, %r102, 16;
add.s64 %rd59, %rd54, %rd43;
add.s32 %r105, %r93, %r102;
mul.wide.s32 %rd45, %r104, 16;
add.s64 %rd58, %rd26, %rd45;

BB62_18:

	ld.global.cv.v2.f64 {%fd164, %fd165}, [%rd58];

	ld.shared.v2.f64 {%fd166, %fd167}, [%rd59];
fma.rn.f64 %fd170, %fd164, %fd166, %fd202;
fma.rn.f64 %fd171, %fd164, %fd167, %fd201;
mul.f64 %fd172, %fd165, %fd167;
sub.f64 %fd202, %fd170, %fd172;
fma.rn.f64 %fd201, %fd165, %fd166, %fd171;
add.s64 %rd59, %rd59, 16;
add.s64 %rd58, %rd58, %rd9;
add.s32 %r105, %r105, 1;
setp.lt.s32	%p13, %r105, %r23;
@%p13 bra BB62_18;

BB62_19:
ld.shared.v2.f64 {%fd173, %fd174}, [%rd5];
add.f64 %fd177, %fd201, %fd174;
add.f64 %fd178, %fd202, %fd173;
st.shared.v2.f64 [%rd5], {%fd178, %fd177};

BB62_20:
setp.lt.s32	%p14, %r66, %r9;
add.s32 %r97, %r97, 1;
mov.u32 %r98, %r66;
@%p14 bra BB62_5;

BB62_21:
mov.u32 %r90, %tid.x;
add.s32 %r82, %r90, 127;
setp.lt.u32	%p2, %r82, 255;
bar.sync 0;
setp.lt.s32	%p15, %r17, %r46;
and.pred %p16, %p15, %p2;
@!%p16 bra BB62_26;
bra.uni BB62_22;

BB62_22:
ld.param.u32 %r92, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
mov.u32 %r83, 1;
sub.s32 %r84, %r83, %r46;
mul.lo.s32 %r85, %r84, %r92;
setp.gt.s32	%p17, %r92, -1;
selp.b32	%r86, 0, %r85, %p17;
mad.lo.s32 %r87, %r17, %r92, %r86;
ld.global.v2.f64 {%fd179, %fd180}, [%rd1];
setp.neu.f64	%p18, %fd179, 0d0000000000000000;
setp.neu.f64	%p19, %fd180, 0d0000000000000000;
or.pred %p20, %p18, %p19;
mul.wide.s32 %rd47, %r87, 16;
add.s64 %rd23, %rd4, %rd47;
@%p20 bra BB62_24;
bra.uni BB62_23;

BB62_24:
ld.global.v2.f64 {%fd183, %fd184}, [%rd23];
add.s64 %rd53, %rd31, %rd33;
ld.shared.v2.f64 {%fd187, %fd188}, [%rd53];
fma.rn.f64 %fd191, %fd179, %fd183, %fd187;
fma.rn.f64 %fd192, %fd179, %fd184, %fd188;
mul.f64 %fd193, %fd180, %fd184;
fma.rn.f64 %fd204, %fd180, %fd183, %fd192;
sub.f64 %fd203, %fd191, %fd193;
st.shared.v2.f64 [%rd53], {%fd203, %fd204};
bra.uni BB62_25;

BB62_23:
add.s64 %rd50, %rd31, %rd33;
ld.shared.v2.f64 {%fd181, %fd182}, [%rd50];
mov.f64 %fd204, %fd182;
mov.f64 %fd203, %fd181;

BB62_25:
st.global.v2.f64 [%rd23], {%fd203, %fd204};

BB62_26:
bar.sync 0;
mov.u32 %r88, %nctaid.x;
shl.b32 %r89, %r88, 7;
add.s32 %r96, %r89, %r96;
setp.lt.s32	%p21, %r96, %r46;
add.s32 %r95, %r95, 1;
@%p21 bra BB62_2;

BB62_27:
ret;
}


.visible .entry _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<23>;
.reg .b16 %rs<9>;
.reg .b32 %r<115>;
.reg .f64 %fd<205>;
.reg .b64 %rd<69>;

	.shared .align 16 .b8 _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX[8192];

	.shared .align 16 .b8 _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT[2048];

ld.param.v2.u32 {%r45, %r46}, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r47, %r48}, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
cvta.to.global.u64 %rd1, %rd28;
mov.u32 %r2, %tid.x;
shr.s32 %r49, %r2, 31;
shr.u32 %r50, %r49, 25;
add.s32 %r51, %r2, %r50;
and.b32 %r52, %r51, -128;
sub.s32 %r3, %r2, %r52;
setp.lt.s32	%p3, %r47, 1;
@%p3 bra BB63_27;

cvta.to.global.u64 %rd30, %rd25;
cvta.to.global.u64 %rd2, %rd26;
cvta.to.global.u64 %rd4, %rd29;
ld.global.v2.f64 {%fd25, %fd26}, [%rd30];
shr.s32 %r58, %r51, 7;
mov.u32 %r59, %ctaid.x;
mul.wide.s32 %rd31, %r58, 2048;
mov.u64 %rd32, _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd33, %rd32, %rd31;
mul.wide.s32 %rd34, %r3, 16;
add.s64 %rd5, %rd33, %rd34;
mul.lo.s32 %r8, %r58, %r48;
add.s32 %r60, %r58, 1;
mul.lo.s32 %r9, %r60, %r48;
shl.b32 %r10, %r58, 9;
add.s32 %r61, %r10, %r3;
mul.wide.s32 %rd35, %r61, 16;
mov.u64 %rd36, _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
add.s64 %rd6, %rd36, %rd35;
mul.wide.s32 %rd37, %r10, 16;
add.s64 %rd7, %rd36, %rd37;
mul.lo.s32 %r62, %r48, %r45;
mad.lo.s32 %r63, %r62, %r58, %r3;
mad.lo.s32 %r12, %r59, 128, %r63;
mul.wide.s32 %rd9, %r45, 16;
mov.u32 %r105, 0;
mov.u32 %r104, %r105;

BB63_2:
mov.u32 %r100, %ctaid.x;
shl.b32 %r65, %r100, 7;
add.s32 %r16, %r65, %r105;
setp.ge.s32	%p4, %r16, %r47;
@%p4 bra BB63_27;

add.s32 %r17, %r16, %r3;
mov.f64 %fd27, 0d0000000000000000;
st.shared.v2.f64 [%rd5], {%fd27, %fd27};
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB63_21;

mov.u32 %r106, 0;
mov.u32 %r107, %r8;

BB63_5:
mov.u32 %r19, %r107;
add.s32 %r67, %r19, 512;
min.s32 %r68, %r67, %r48;
min.s32 %r20, %r68, %r9;
bar.sync 0;
add.s32 %r21, %r19, %r3;
mov.u32 %r69, 1;
sub.s32 %r70, %r69, %r48;
mul.lo.s32 %r71, %r70, %r46;
setp.gt.s32	%p6, %r46, -1;
selp.b32	%r72, 0, %r71, %p6;
mad.lo.s32 %r22, %r21, %r46, %r72;
add.s32 %r73, %r20, -384;
setp.lt.s32	%p7, %r21, %r73;
mul.wide.s32 %rd38, %r22, 16;
add.s64 %rd10, %rd1, %rd38;
shl.b32 %r74, %r46, 7;
mul.wide.s32 %rd39, %r74, 16;
add.s64 %rd11, %rd10, %rd39;
@%p7 bra BB63_12;
bra.uni BB63_6;

BB63_12:
ld.global.v2.f64 {%fd82, %fd83}, [%rd10];
mul.f64 %fd86, %fd25, %fd82;
mul.f64 %fd87, %fd26, %fd83;
mul.f64 %fd88, %fd26, %fd82;
sub.f64 %fd89, %fd86, %fd87;
fma.rn.f64 %fd90, %fd25, %fd83, %fd88;
st.shared.v2.f64 [%rd6], {%fd89, %fd90};
ld.global.v2.f64 {%fd91, %fd92}, [%rd11];
mul.f64 %fd95, %fd25, %fd91;
mul.f64 %fd96, %fd26, %fd92;
mul.f64 %fd97, %fd26, %fd91;
sub.f64 %fd98, %fd95, %fd96;
fma.rn.f64 %fd99, %fd25, %fd92, %fd97;
st.shared.v2.f64 [%rd6+2048], {%fd98, %fd99};
add.s64 %rd45, %rd11, %rd39;
ld.global.v2.f64 {%fd100, %fd101}, [%rd45];
mul.f64 %fd104, %fd25, %fd100;
mul.f64 %fd105, %fd26, %fd101;
mul.f64 %fd106, %fd26, %fd100;
fma.rn.f64 %fd107, %fd25, %fd101, %fd106;
sub.f64 %fd108, %fd104, %fd105;
st.shared.v2.f64 [%rd6+4096], {%fd108, %fd107};
add.s64 %rd46, %rd45, %rd39;
ld.global.v2.f64 {%fd109, %fd110}, [%rd46];
mul.f64 %fd113, %fd25, %fd109;
mul.f64 %fd114, %fd26, %fd110;
mul.f64 %fd115, %fd26, %fd109;
fma.rn.f64 %fd116, %fd25, %fd110, %fd115;
sub.f64 %fd117, %fd113, %fd114;
st.shared.v2.f64 [%rd6+6144], {%fd117, %fd116};
bra.uni BB63_13;

BB63_6:
add.s32 %r75, %r20, -256;
setp.lt.s32	%p8, %r21, %r75;
@%p8 bra BB63_11;
bra.uni BB63_7;

BB63_11:
ld.global.v2.f64 {%fd55, %fd56}, [%rd10];
mul.f64 %fd59, %fd25, %fd55;
mul.f64 %fd60, %fd26, %fd56;
mul.f64 %fd61, %fd26, %fd55;
sub.f64 %fd62, %fd59, %fd60;
fma.rn.f64 %fd63, %fd25, %fd56, %fd61;
st.shared.v2.f64 [%rd6], {%fd62, %fd63};
ld.global.v2.f64 {%fd64, %fd65}, [%rd11];
mul.f64 %fd68, %fd25, %fd64;
mul.f64 %fd69, %fd26, %fd65;
mul.f64 %fd70, %fd26, %fd64;
sub.f64 %fd71, %fd68, %fd69;
fma.rn.f64 %fd72, %fd25, %fd65, %fd70;
st.shared.v2.f64 [%rd6+2048], {%fd71, %fd72};
add.s64 %rd43, %rd11, %rd39;
ld.global.v2.f64 {%fd73, %fd74}, [%rd43];
mul.f64 %fd77, %fd25, %fd73;
mul.f64 %fd78, %fd26, %fd74;
mul.f64 %fd79, %fd26, %fd73;
fma.rn.f64 %fd80, %fd25, %fd74, %fd79;
sub.f64 %fd81, %fd77, %fd78;
st.shared.v2.f64 [%rd6+4096], {%fd81, %fd80};
bra.uni BB63_13;

BB63_7:
add.s32 %r76, %r20, -128;
setp.lt.s32	%p9, %r21, %r76;
@%p9 bra BB63_10;
bra.uni BB63_8;

BB63_10:
ld.global.v2.f64 {%fd37, %fd38}, [%rd10];
mul.f64 %fd41, %fd25, %fd37;
mul.f64 %fd42, %fd26, %fd38;
mul.f64 %fd43, %fd26, %fd37;
sub.f64 %fd44, %fd41, %fd42;
fma.rn.f64 %fd45, %fd25, %fd38, %fd43;
st.shared.v2.f64 [%rd6], {%fd44, %fd45};
add.s32 %r78, %r22, %r74;
mul.wide.s32 %rd40, %r78, 16;
add.s64 %rd41, %rd1, %rd40;
ld.global.v2.f64 {%fd46, %fd47}, [%rd41];
mul.f64 %fd50, %fd25, %fd46;
mul.f64 %fd51, %fd26, %fd47;
mul.f64 %fd52, %fd26, %fd46;
fma.rn.f64 %fd53, %fd25, %fd47, %fd52;
sub.f64 %fd54, %fd50, %fd51;
st.shared.v2.f64 [%rd6+2048], {%fd54, %fd53};
bra.uni BB63_13;

BB63_8:
setp.ge.s32	%p10, %r21, %r20;
@%p10 bra BB63_13;

ld.global.v2.f64 {%fd28, %fd29}, [%rd10];
mul.f64 %fd32, %fd25, %fd28;
mul.f64 %fd33, %fd26, %fd29;
mul.f64 %fd34, %fd26, %fd28;
sub.f64 %fd35, %fd32, %fd33;
fma.rn.f64 %fd36, %fd25, %fd29, %fd34;
st.shared.v2.f64 [%rd6], {%fd35, %fd36};

BB63_13:
setp.lt.s32	%p1, %r17, %r47;
bar.sync 0;
@!%p1 bra BB63_20;
bra.uni BB63_14;

BB63_14:
mov.f64 %fd200, 0d0000000000000000;
mov.u64 %rd66, %rd7;
mad.lo.s32 %r113, %r19, %r45, %r17;
sub.s32 %r24, %r20, %r19;
add.s32 %r82, %r24, -3;
mov.u32 %r83, %nctaid.x;
shl.b32 %r84, %r83, 7;
mad.lo.s32 %r85, %r84, %r104, %r12;
shl.b32 %r86, %r45, 9;
mad.lo.s32 %r87, %r86, %r106, %r85;
mul.wide.s32 %rd47, %r87, 16;
add.s64 %rd65, %rd27, %rd47;
mov.f64 %fd199, %fd200;
mov.f64 %fd196, %fd200;
mov.f64 %fd197, %fd200;
mov.u32 %r108, 0;
setp.lt.s32	%p11, %r82, 1;
mov.u32 %r111, %r10;
mov.u32 %r112, %r10;
@%p11 bra BB63_16;

BB63_15:
mov.u32 %r26, %r112;
shl.b32 %r103, %r45, 2;
mul.wide.s32 %rd64, %r103, 16;

	ld.global.cv.v2.f64 {%fd122, %fd123}, [%rd65];

	ld.shared.v2.f64 {%fd130, %fd131}, [%rd66];
fma.rn.f64 %fd134, %fd122, %fd130, %fd197;
fma.rn.f64 %fd135, %fd122, %fd131, %fd200;
mul.f64 %fd136, %fd123, %fd131;
sub.f64 %fd137, %fd134, %fd136;
fma.rn.f64 %fd138, %fd123, %fd130, %fd135;
add.s64 %rd49, %rd65, %rd9;

	ld.global.cv.v2.f64 {%fd124, %fd125}, [%rd49];

	ld.shared.v2.f64 {%fd139, %fd140}, [%rd66+16];
fma.rn.f64 %fd143, %fd124, %fd139, %fd137;
fma.rn.f64 %fd144, %fd124, %fd140, %fd138;
mul.f64 %fd145, %fd125, %fd140;
sub.f64 %fd146, %fd143, %fd145;
fma.rn.f64 %fd147, %fd125, %fd139, %fd144;
add.s64 %rd50, %rd49, %rd9;

	ld.global.cv.v2.f64 {%fd126, %fd127}, [%rd50];

	ld.shared.v2.f64 {%fd148, %fd149}, [%rd66+32];
fma.rn.f64 %fd152, %fd126, %fd148, %fd146;
fma.rn.f64 %fd153, %fd126, %fd149, %fd147;
mul.f64 %fd154, %fd127, %fd149;
sub.f64 %fd155, %fd152, %fd154;
fma.rn.f64 %fd156, %fd127, %fd148, %fd153;
add.s64 %rd51, %rd50, %rd9;

	ld.global.cv.v2.f64 {%fd128, %fd129}, [%rd51];

	ld.shared.v2.f64 {%fd157, %fd158}, [%rd66+48];
fma.rn.f64 %fd161, %fd128, %fd157, %fd155;
fma.rn.f64 %fd162, %fd128, %fd158, %fd156;
mul.f64 %fd163, %fd129, %fd158;
sub.f64 %fd197, %fd161, %fd163;
fma.rn.f64 %fd200, %fd129, %fd157, %fd162;
add.s32 %r28, %r26, 4;
add.s32 %r113, %r113, %r103;
add.s64 %rd66, %rd66, 64;
add.s64 %rd65, %rd65, %rd64;
add.s32 %r108, %r108, 4;
setp.lt.s32	%p12, %r108, %r82;
mov.u32 %r111, %r28;
mov.u32 %r112, %r28;
mov.f64 %fd196, %fd197;
mov.f64 %fd199, %fd200;
@%p12 bra BB63_15;

BB63_16:
sub.s32 %r89, %r111, %r10;
mov.f64 %fd202, %fd196;
mov.f64 %fd201, %fd199;
setp.ge.s32	%p13, %r89, %r24;
@%p13 bra BB63_19;

neg.s32 %r102, %r10;
mov.u64 %rd63, _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
mul.wide.s32 %rd52, %r111, 16;
add.s64 %rd68, %rd63, %rd52;
add.s32 %r114, %r102, %r111;
mul.wide.s32 %rd54, %r113, 16;
add.s64 %rd67, %rd27, %rd54;

BB63_18:

	ld.global.cv.v2.f64 {%fd164, %fd165}, [%rd67];

	ld.shared.v2.f64 {%fd166, %fd167}, [%rd68];
fma.rn.f64 %fd170, %fd164, %fd166, %fd202;
fma.rn.f64 %fd171, %fd164, %fd167, %fd201;
mul.f64 %fd172, %fd165, %fd167;
sub.f64 %fd202, %fd170, %fd172;
fma.rn.f64 %fd201, %fd165, %fd166, %fd171;
add.s64 %rd68, %rd68, 16;
add.s64 %rd67, %rd67, %rd9;
add.s32 %r114, %r114, 1;
setp.lt.s32	%p14, %r114, %r24;
@%p14 bra BB63_18;

BB63_19:
ld.shared.v2.f64 {%fd173, %fd174}, [%rd5];
add.f64 %fd177, %fd201, %fd174;
add.f64 %fd178, %fd202, %fd173;
st.shared.v2.f64 [%rd5], {%fd178, %fd177};

BB63_20:
setp.lt.s32	%p15, %r67, %r9;
add.s32 %r106, %r106, 1;
mov.u32 %r107, %r67;
@%p15 bra BB63_5;

BB63_21:
mov.u32 %r99, %tid.x;
add.s32 %r91, %r99, 127;
setp.lt.u32	%p2, %r91, 255;
bar.sync 0;
setp.lt.s32	%p16, %r17, %r47;
and.pred %p17, %p16, %p2;
@!%p17 bra BB63_26;
bra.uni BB63_22;

BB63_22:
ld.param.u32 %r101, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
mov.u32 %r92, 1;
sub.s32 %r93, %r92, %r47;
mul.lo.s32 %r94, %r93, %r101;
setp.gt.s32	%p18, %r101, -1;
selp.b32	%r95, 0, %r94, %p18;
mad.lo.s32 %r96, %r17, %r101, %r95;
ld.global.v2.f64 {%fd179, %fd180}, [%rd2];
setp.neu.f64	%p19, %fd179, 0d0000000000000000;
setp.neu.f64	%p20, %fd180, 0d0000000000000000;
or.pred %p21, %p19, %p20;
mul.wide.s32 %rd56, %r96, 16;
add.s64 %rd24, %rd4, %rd56;
@%p21 bra BB63_24;
bra.uni BB63_23;

BB63_24:
ld.global.v2.f64 {%fd183, %fd184}, [%rd24];
add.s64 %rd62, %rd32, %rd34;
ld.shared.v2.f64 {%fd187, %fd188}, [%rd62];
fma.rn.f64 %fd191, %fd179, %fd183, %fd187;
fma.rn.f64 %fd192, %fd179, %fd184, %fd188;
mul.f64 %fd193, %fd180, %fd184;
fma.rn.f64 %fd204, %fd180, %fd183, %fd192;
sub.f64 %fd203, %fd191, %fd193;
st.shared.v2.f64 [%rd62], {%fd203, %fd204};
bra.uni BB63_25;

BB63_23:
add.s64 %rd59, %rd32, %rd34;
ld.shared.v2.f64 {%fd181, %fd182}, [%rd59];
mov.f64 %fd204, %fd182;
mov.f64 %fd203, %fd181;

BB63_25:
st.global.v2.f64 [%rd24], {%fd203, %fd204};

BB63_26:
bar.sync 0;
mov.u32 %r97, %nctaid.x;
shl.b32 %r98, %r97, 7;
add.s32 %r105, %r98, %r105;
setp.lt.s32	%p22, %r105, %r47;
add.s32 %r104, %r104, 1;
@%p22 bra BB63_2;

BB63_27:
ret;
}


.visible .entry _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .align 16 .b8 _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0[16],
.param .align 16 .b8 _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1[16],
.param .align 8 .b8 _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<22>;
.reg .b16 %rs<9>;
.reg .b32 %r<125>;
.reg .f64 %fd<209>;
.reg .b64 %rd<60>;

	.shared .align 16 .b8 _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24605_36_non_const_XX[8192];

	.shared .align 16 .b8 _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24606_33_non_const_SDOT[2048];

ld.param.f64 %fd28, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0+8];
ld.param.f64 %fd27, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f64 %fd30, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1+8];
ld.param.f64 %fd29, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r42, %r43}, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
mov.u32 %r1, %tid.x;
shr.s32 %r46, %r1, 31;
shr.u32 %r47, %r46, 26;
add.s32 %r48, %r1, %r47;
and.b32 %r49, %r48, -64;
sub.s32 %r2, %r1, %r49;
setp.lt.s32	%p3, %r44, 1;
@%p3 bra BB64_26;

cvta.to.global.u64 %rd2, %rd26;
cvta.to.global.u64 %rd3, %rd27;
shr.s32 %r55, %r48, 6;
mov.u32 %r56, %ctaid.x;
mul.wide.s32 %rd28, %r55, 1024;
mov.u64 %rd29, _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd30, %rd29, %rd28;
mul.wide.s32 %rd31, %r2, 16;
add.s64 %rd4, %rd30, %rd31;
add.s32 %r57, %r45, 1;
shr.u32 %r58, %r57, 31;
add.s32 %r59, %r57, %r58;
shr.s32 %r60, %r59, 1;
mul.lo.s32 %r8, %r60, %r55;
add.s32 %r61, %r55, 1;
mul.lo.s32 %r9, %r60, %r61;
shl.b32 %r10, %r55, 8;
add.s32 %r62, %r10, %r2;
mul.wide.s32 %rd32, %r62, 16;
mov.u64 %rd33, _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd5, %rd33, %rd32;
mul.wide.s32 %rd34, %r10, 16;
add.s64 %rd6, %rd33, %rd34;
mul.lo.s32 %r63, %r42, %r60;
mad.lo.s32 %r64, %r63, %r55, %r2;
mad.lo.s32 %r12, %r56, 64, %r64;
mul.wide.s32 %rd8, %r42, 16;
mov.u32 %r115, 0;
mov.u32 %r114, %r115;

BB64_2:
mov.u32 %r110, %ctaid.x;
shl.b32 %r66, %r110, 6;
add.s32 %r67, %r66, %r115;
setp.ge.s32	%p4, %r67, %r44;
@%p4 bra BB64_26;

mov.f64 %fd31, 0d0000000000000000;
st.shared.v2.f64 [%rd4], {%fd31, %fd31};
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB64_21;

mov.u32 %r116, 0;
mov.u32 %r117, %r8;

BB64_5:
mov.u32 %r17, %r117;
add.s32 %r69, %r17, 256;
min.s32 %r70, %r69, %r45;
min.s32 %r18, %r70, %r9;
bar.sync 0;
add.s32 %r19, %r17, %r2;
mul.lo.s32 %r71, %r19, %r43;
add.s32 %r72, %r18, -192;
setp.lt.s32	%p6, %r19, %r72;
mul.wide.s32 %rd35, %r71, 16;
add.s64 %rd9, %rd2, %rd35;
@%p6 bra BB64_12;
bra.uni BB64_6;

BB64_12:
ld.global.v2.f64 {%fd86, %fd87}, [%rd9];
mul.f64 %fd90, %fd27, %fd86;
mul.f64 %fd91, %fd28, %fd87;
mul.f64 %fd92, %fd28, %fd86;
sub.f64 %fd93, %fd90, %fd91;
fma.rn.f64 %fd94, %fd27, %fd87, %fd92;
ld.global.v2.f64 {%fd95, %fd96}, [%rd9+1024];
ld.global.v2.f64 {%fd97, %fd98}, [%rd9+2048];
ld.global.v2.f64 {%fd99, %fd100}, [%rd9+3072];
st.shared.v2.f64 [%rd5], {%fd93, %fd94};
mul.f64 %fd103, %fd27, %fd95;
mul.f64 %fd104, %fd28, %fd96;
mul.f64 %fd105, %fd28, %fd95;
sub.f64 %fd106, %fd103, %fd104;
fma.rn.f64 %fd107, %fd27, %fd96, %fd105;
st.shared.v2.f64 [%rd5+1024], {%fd106, %fd107};
mul.f64 %fd110, %fd27, %fd97;
mul.f64 %fd111, %fd28, %fd98;
mul.f64 %fd112, %fd28, %fd97;
sub.f64 %fd113, %fd110, %fd111;
fma.rn.f64 %fd114, %fd27, %fd98, %fd112;
st.shared.v2.f64 [%rd5+2048], {%fd113, %fd114};
mul.f64 %fd117, %fd27, %fd99;
mul.f64 %fd118, %fd28, %fd100;
mul.f64 %fd119, %fd28, %fd99;
sub.f64 %fd120, %fd117, %fd118;
fma.rn.f64 %fd121, %fd27, %fd100, %fd119;
st.shared.v2.f64 [%rd5+3072], {%fd120, %fd121};
bra.uni BB64_13;

BB64_6:
add.s32 %r73, %r18, -128;
setp.lt.s32	%p7, %r19, %r73;
@%p7 bra BB64_11;
bra.uni BB64_7;

BB64_11:
ld.global.v2.f64 {%fd59, %fd60}, [%rd9];
mul.f64 %fd63, %fd27, %fd59;
mul.f64 %fd64, %fd28, %fd60;
mul.f64 %fd65, %fd28, %fd59;
sub.f64 %fd66, %fd63, %fd64;
fma.rn.f64 %fd67, %fd27, %fd60, %fd65;
ld.global.v2.f64 {%fd68, %fd69}, [%rd9+1024];
ld.global.v2.f64 {%fd70, %fd71}, [%rd9+2048];
st.shared.v2.f64 [%rd5], {%fd66, %fd67};
mul.f64 %fd74, %fd27, %fd68;
mul.f64 %fd75, %fd28, %fd69;
mul.f64 %fd76, %fd28, %fd68;
sub.f64 %fd77, %fd74, %fd75;
fma.rn.f64 %fd78, %fd27, %fd69, %fd76;
st.shared.v2.f64 [%rd5+1024], {%fd77, %fd78};
mul.f64 %fd81, %fd27, %fd70;
mul.f64 %fd82, %fd28, %fd71;
mul.f64 %fd83, %fd28, %fd70;
sub.f64 %fd84, %fd81, %fd82;
fma.rn.f64 %fd85, %fd27, %fd71, %fd83;
st.shared.v2.f64 [%rd5+2048], {%fd84, %fd85};
bra.uni BB64_13;

BB64_7:
add.s32 %r74, %r18, -64;
setp.lt.s32	%p8, %r19, %r74;
@%p8 bra BB64_10;
bra.uni BB64_8;

BB64_10:
ld.global.v2.f64 {%fd41, %fd42}, [%rd9];
mul.f64 %fd45, %fd27, %fd41;
mul.f64 %fd46, %fd28, %fd42;
mul.f64 %fd47, %fd28, %fd41;
sub.f64 %fd48, %fd45, %fd46;
fma.rn.f64 %fd49, %fd27, %fd42, %fd47;
ld.global.v2.f64 {%fd50, %fd51}, [%rd9+1024];
st.shared.v2.f64 [%rd5], {%fd48, %fd49};
mul.f64 %fd54, %fd27, %fd50;
mul.f64 %fd55, %fd28, %fd51;
mul.f64 %fd56, %fd28, %fd50;
sub.f64 %fd57, %fd54, %fd55;
fma.rn.f64 %fd58, %fd27, %fd51, %fd56;
st.shared.v2.f64 [%rd5+1024], {%fd57, %fd58};
bra.uni BB64_13;

BB64_8:
setp.ge.s32	%p9, %r19, %r18;
@%p9 bra BB64_13;

ld.global.v2.f64 {%fd32, %fd33}, [%rd9];
mul.f64 %fd36, %fd27, %fd32;
mul.f64 %fd37, %fd28, %fd33;
mul.f64 %fd38, %fd28, %fd32;
sub.f64 %fd39, %fd36, %fd37;
fma.rn.f64 %fd40, %fd27, %fd33, %fd38;
st.shared.v2.f64 [%rd5], {%fd39, %fd40};

BB64_13:
add.s32 %r78, %r67, %r2;
setp.lt.s32	%p1, %r78, %r44;
bar.sync 0;
@!%p1 bra BB64_20;
bra.uni BB64_14;

BB64_14:
mov.f64 %fd204, 0d0000000000000000;
shl.b32 %r80, %r42, 8;
mov.u32 %r81, %nctaid.x;
shl.b32 %r82, %r81, 6;
mad.lo.s32 %r83, %r82, %r114, %r12;
mad.lo.s32 %r84, %r80, %r116, %r83;
mul.wide.s32 %rd36, %r84, 16;
add.s64 %rd56, %rd25, %rd36;
mov.u64 %rd57, %rd6;
mad.lo.s32 %r123, %r17, %r42, %r78;
sub.s32 %r21, %r18, %r17;
add.s32 %r89, %r21, -3;
mov.f64 %fd203, %fd204;
mov.f64 %fd200, %fd204;
mov.f64 %fd201, %fd204;
mov.u32 %r118, 0;
setp.lt.s32	%p10, %r89, 1;
mov.u32 %r121, %r10;
mov.u32 %r122, %r10;
@%p10 bra BB64_16;

BB64_15:
mov.u32 %r23, %r122;
shl.b32 %r113, %r42, 2;
mul.wide.s32 %rd55, %r113, 16;

	ld.global.cv.v2.f64 {%fd126, %fd127}, [%rd56];

	ld.shared.v2.f64 {%fd134, %fd135}, [%rd57];
fma.rn.f64 %fd138, %fd126, %fd134, %fd201;
fma.rn.f64 %fd139, %fd126, %fd135, %fd204;
mul.f64 %fd140, %fd127, %fd135;
sub.f64 %fd141, %fd138, %fd140;
fma.rn.f64 %fd142, %fd127, %fd134, %fd139;
add.s64 %rd38, %rd56, %rd8;

	ld.global.cv.v2.f64 {%fd128, %fd129}, [%rd38];

	ld.shared.v2.f64 {%fd143, %fd144}, [%rd57+16];
fma.rn.f64 %fd147, %fd128, %fd143, %fd141;
fma.rn.f64 %fd148, %fd128, %fd144, %fd142;
mul.f64 %fd149, %fd129, %fd144;
sub.f64 %fd150, %fd147, %fd149;
fma.rn.f64 %fd151, %fd129, %fd143, %fd148;
add.s64 %rd39, %rd38, %rd8;

	ld.global.cv.v2.f64 {%fd130, %fd131}, [%rd39];

	ld.shared.v2.f64 {%fd152, %fd153}, [%rd57+32];
fma.rn.f64 %fd156, %fd130, %fd152, %fd150;
fma.rn.f64 %fd157, %fd130, %fd153, %fd151;
mul.f64 %fd158, %fd131, %fd153;
sub.f64 %fd159, %fd156, %fd158;
fma.rn.f64 %fd160, %fd131, %fd152, %fd157;
add.s64 %rd40, %rd39, %rd8;

	ld.global.cv.v2.f64 {%fd132, %fd133}, [%rd40];

	ld.shared.v2.f64 {%fd161, %fd162}, [%rd57+48];
fma.rn.f64 %fd165, %fd132, %fd161, %fd159;
fma.rn.f64 %fd166, %fd132, %fd162, %fd160;
mul.f64 %fd167, %fd133, %fd162;
sub.f64 %fd201, %fd165, %fd167;
fma.rn.f64 %fd204, %fd133, %fd161, %fd166;
add.s32 %r25, %r23, 4;
add.s32 %r123, %r123, %r113;
add.s64 %rd57, %rd57, 64;
add.s64 %rd56, %rd56, %rd55;
add.s32 %r118, %r118, 4;
setp.lt.s32	%p11, %r118, %r89;
mov.u32 %r121, %r25;
mov.u32 %r122, %r25;
mov.f64 %fd200, %fd201;
mov.f64 %fd203, %fd204;
@%p11 bra BB64_15;

BB64_16:
sub.s32 %r91, %r121, %r10;
mov.f64 %fd206, %fd200;
mov.f64 %fd205, %fd203;
setp.ge.s32	%p12, %r91, %r21;
@%p12 bra BB64_19;

neg.s32 %r112, %r10;
mov.u64 %rd54, _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24605_36_non_const_XX;
mul.wide.s32 %rd41, %r121, 16;
add.s64 %rd59, %rd54, %rd41;
add.s32 %r124, %r112, %r121;
mul.wide.s32 %rd43, %r123, 16;
add.s64 %rd58, %rd25, %rd43;

BB64_18:

	ld.global.cv.v2.f64 {%fd168, %fd169}, [%rd58];

	ld.shared.v2.f64 {%fd170, %fd171}, [%rd59];
fma.rn.f64 %fd174, %fd168, %fd170, %fd206;
fma.rn.f64 %fd175, %fd168, %fd171, %fd205;
mul.f64 %fd176, %fd169, %fd171;
sub.f64 %fd206, %fd174, %fd176;
fma.rn.f64 %fd205, %fd169, %fd170, %fd175;
add.s64 %rd59, %rd59, 16;
add.s64 %rd58, %rd58, %rd8;
add.s32 %r124, %r124, 1;
setp.lt.s32	%p13, %r124, %r21;
@%p13 bra BB64_18;

BB64_19:
ld.shared.v2.f64 {%fd177, %fd178}, [%rd4];
add.f64 %fd181, %fd205, %fd178;
add.f64 %fd182, %fd206, %fd177;
st.shared.v2.f64 [%rd4], {%fd182, %fd181};

BB64_20:
setp.lt.s32	%p14, %r69, %r9;
add.s32 %r116, %r116, 1;
mov.u32 %r117, %r69;
@%p14 bra BB64_5;

BB64_21:
mov.u32 %r109, %tid.x;
add.s32 %r93, %r109, 63;
setp.lt.u32	%p2, %r93, 127;
bar.sync 0;
add.s32 %r97, %r67, %r2;
setp.lt.s32	%p15, %r97, %r44;
and.pred %p16, %p15, %p2;
@!%p16 bra BB64_25;
bra.uni BB64_22;

BB64_22:
ld.param.u32 %r111, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
mul.wide.s32 %rd53, %r2, 16;
mov.u64 %rd52, _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd47, %rd52, %rd53;
ld.shared.v2.f64 {%fd183, %fd184}, [%rd47];
ld.shared.v2.f64 {%fd187, %fd188}, [%rd47+1024];
add.f64 %fd207, %fd187, %fd183;
add.f64 %fd208, %fd188, %fd184;
st.shared.v2.f64 [%rd47], {%fd207, %fd208};
mov.u32 %r102, 1;
sub.s32 %r103, %r102, %r44;
mul.lo.s32 %r104, %r103, %r111;
setp.gt.s32	%p17, %r111, -1;
selp.b32	%r105, 0, %r104, %p17;
mad.lo.s32 %r106, %r97, %r111, %r105;
mul.wide.s32 %rd48, %r106, 16;
add.s64 %rd22, %rd3, %rd48;
setp.neu.f64	%p18, %fd30, 0d0000000000000000;
setp.neu.f64	%p19, %fd29, 0d0000000000000000;
or.pred %p20, %p19, %p18;
@!%p20 bra BB64_24;
bra.uni BB64_23;

BB64_23:
ld.global.v2.f64 {%fd191, %fd192}, [%rd22];
fma.rn.f64 %fd195, %fd29, %fd191, %fd207;
fma.rn.f64 %fd196, %fd29, %fd192, %fd208;
mul.f64 %fd197, %fd30, %fd192;
fma.rn.f64 %fd208, %fd30, %fd191, %fd196;
sub.f64 %fd207, %fd195, %fd197;
st.shared.v2.f64 [%rd47], {%fd207, %fd208};

BB64_24:
st.global.v2.f64 [%rd22], {%fd207, %fd208};

BB64_25:
bar.sync 0;
mov.u32 %r107, %nctaid.x;
shl.b32 %r108, %r107, 6;
add.s32 %r115, %r108, %r115;
setp.lt.s32	%p21, %r115, %r44;
add.s32 %r114, %r114, 1;
@%p21 bra BB64_2;

BB64_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .align 16 .b8 _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0[16],
.param .align 16 .b8 _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1[16],
.param .align 8 .b8 _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<23>;
.reg .b16 %rs<9>;
.reg .b32 %r<122>;
.reg .f64 %fd<209>;
.reg .b64 %rd<68>;

	.shared .align 16 .b8 _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24605_36_non_const_XX[8192];

	.shared .align 16 .b8 _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24606_33_non_const_SDOT[2048];

ld.param.f64 %fd28, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0+8];
ld.param.f64 %fd27, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f64 %fd30, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1+8];
ld.param.f64 %fd29, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r47, %r48}, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r49, %r50}, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u64 %rd30, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
cvta.to.global.u64 %rd1, %rd29;
mov.u32 %r1, %tid.x;
shr.s32 %r51, %r1, 31;
shr.u32 %r52, %r51, 26;
add.s32 %r53, %r1, %r52;
and.b32 %r54, %r53, -64;
sub.s32 %r2, %r1, %r54;
setp.lt.s32	%p3, %r49, 1;
@%p3 bra BB65_26;

cvta.to.global.u64 %rd3, %rd30;
shr.s32 %r60, %r53, 6;
setp.gt.s32	%p4, %r48, -1;
mov.u32 %r61, 1;
sub.s32 %r62, %r61, %r50;
mul.lo.s32 %r63, %r62, %r48;
selp.b32	%r7, 0, %r63, %p4;
mov.u32 %r64, %ctaid.x;
mul.wide.s32 %rd31, %r60, 1024;
mov.u64 %rd32, _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd33, %rd32, %rd31;
mul.wide.s32 %rd34, %r2, 16;
add.s64 %rd4, %rd33, %rd34;
add.s32 %r65, %r50, 1;
shr.u32 %r66, %r65, 31;
add.s32 %r67, %r65, %r66;
shr.s32 %r68, %r67, 1;
mul.lo.s32 %r9, %r68, %r60;
add.s32 %r69, %r60, 1;
mul.lo.s32 %r10, %r68, %r69;
shl.b32 %r11, %r60, 8;
add.s32 %r70, %r11, %r2;
mul.wide.s32 %rd35, %r70, 16;
mov.u64 %rd36, _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd5, %rd36, %rd35;
mul.wide.s32 %rd37, %r11, 16;
add.s64 %rd6, %rd36, %rd37;
mul.lo.s32 %r71, %r47, %r68;
mad.lo.s32 %r72, %r71, %r60, %r2;
mad.lo.s32 %r13, %r64, 64, %r72;
mul.wide.s32 %rd8, %r47, 16;
shl.b32 %r73, %r48, 6;
mul.wide.s32 %rd9, %r73, 16;
mov.u32 %r112, 0;
mov.u32 %r111, %r112;

BB65_2:
mov.u32 %r102, %ctaid.x;
mov.u32 %r74, %nctaid.x;
shl.b32 %r75, %r74, 6;
mad.lo.s32 %r17, %r75, %r111, %r13;
shl.b32 %r77, %r102, 6;
add.s32 %r18, %r77, %r112;
setp.ge.s32	%p5, %r18, %r49;
@%p5 bra BB65_26;

add.s32 %r19, %r18, %r2;
mov.f64 %fd31, 0d0000000000000000;
st.shared.v2.f64 [%rd4], {%fd31, %fd31};
setp.ge.s32	%p6, %r9, %r10;
@%p6 bra BB65_21;

mov.u32 %r113, 0;
mov.u32 %r114, %r9;

BB65_5:
mov.u32 %r21, %r114;
add.s32 %r79, %r21, 256;
min.s32 %r80, %r79, %r50;
min.s32 %r22, %r80, %r10;
bar.sync 0;
add.s32 %r23, %r21, %r2;
mad.lo.s32 %r24, %r23, %r48, %r7;
add.s32 %r81, %r22, -192;
setp.lt.s32	%p7, %r23, %r81;
mul.wide.s32 %rd38, %r24, 16;
add.s64 %rd10, %rd1, %rd38;
add.s64 %rd11, %rd10, %rd9;
add.s64 %rd12, %rd11, %rd9;
@%p7 bra BB65_12;
bra.uni BB65_6;

BB65_12:
add.s64 %rd63, %rd10, %rd9;
ld.global.v2.f64 {%fd86, %fd87}, [%rd10];
mul.f64 %fd90, %fd27, %fd86;
mul.f64 %fd91, %fd28, %fd87;
mul.f64 %fd92, %fd28, %fd86;
sub.f64 %fd93, %fd90, %fd91;
fma.rn.f64 %fd94, %fd27, %fd87, %fd92;
st.shared.v2.f64 [%rd5], {%fd93, %fd94};
ld.global.v2.f64 {%fd95, %fd96}, [%rd63];
mul.f64 %fd99, %fd27, %fd95;
mul.f64 %fd100, %fd28, %fd96;
mul.f64 %fd101, %fd28, %fd95;
sub.f64 %fd102, %fd99, %fd100;
fma.rn.f64 %fd103, %fd27, %fd96, %fd101;
st.shared.v2.f64 [%rd5+1024], {%fd102, %fd103};
ld.global.v2.f64 {%fd104, %fd105}, [%rd12];
mul.f64 %fd108, %fd27, %fd104;
mul.f64 %fd109, %fd28, %fd105;
mul.f64 %fd110, %fd28, %fd104;
sub.f64 %fd111, %fd108, %fd109;
fma.rn.f64 %fd112, %fd27, %fd105, %fd110;
st.shared.v2.f64 [%rd5+2048], {%fd111, %fd112};
add.s64 %rd41, %rd12, %rd9;
ld.global.v2.f64 {%fd113, %fd114}, [%rd41];
mul.f64 %fd117, %fd27, %fd113;
mul.f64 %fd118, %fd28, %fd114;
mul.f64 %fd119, %fd28, %fd113;
fma.rn.f64 %fd120, %fd27, %fd114, %fd119;
sub.f64 %fd121, %fd117, %fd118;
st.shared.v2.f64 [%rd5+3072], {%fd121, %fd120};
bra.uni BB65_13;

BB65_6:
add.s32 %r82, %r22, -128;
setp.lt.s32	%p8, %r23, %r82;
@%p8 bra BB65_11;
bra.uni BB65_7;

BB65_11:
add.s64 %rd62, %rd10, %rd9;
ld.global.v2.f64 {%fd59, %fd60}, [%rd10];
mul.f64 %fd63, %fd27, %fd59;
mul.f64 %fd64, %fd28, %fd60;
mul.f64 %fd65, %fd28, %fd59;
sub.f64 %fd66, %fd63, %fd64;
fma.rn.f64 %fd67, %fd27, %fd60, %fd65;
st.shared.v2.f64 [%rd5], {%fd66, %fd67};
ld.global.v2.f64 {%fd68, %fd69}, [%rd62];
mul.f64 %fd72, %fd27, %fd68;
mul.f64 %fd73, %fd28, %fd69;
mul.f64 %fd74, %fd28, %fd68;
sub.f64 %fd75, %fd72, %fd73;
fma.rn.f64 %fd76, %fd27, %fd69, %fd74;
st.shared.v2.f64 [%rd5+1024], {%fd75, %fd76};
ld.global.v2.f64 {%fd77, %fd78}, [%rd12];
mul.f64 %fd81, %fd27, %fd77;
mul.f64 %fd82, %fd28, %fd78;
mul.f64 %fd83, %fd28, %fd77;
sub.f64 %fd84, %fd81, %fd82;
fma.rn.f64 %fd85, %fd27, %fd78, %fd83;
st.shared.v2.f64 [%rd5+2048], {%fd84, %fd85};
bra.uni BB65_13;

BB65_7:
add.s32 %r83, %r22, -64;
setp.lt.s32	%p9, %r23, %r83;
@%p9 bra BB65_10;
bra.uni BB65_8;

BB65_10:
shl.b32 %r105, %r48, 6;
ld.global.v2.f64 {%fd41, %fd42}, [%rd10];
mul.f64 %fd45, %fd27, %fd41;
mul.f64 %fd46, %fd28, %fd42;
mul.f64 %fd47, %fd28, %fd41;
sub.f64 %fd48, %fd45, %fd46;
fma.rn.f64 %fd49, %fd27, %fd42, %fd47;
st.shared.v2.f64 [%rd5], {%fd48, %fd49};
add.s32 %r85, %r24, %r105;
mul.wide.s32 %rd39, %r85, 16;
add.s64 %rd40, %rd1, %rd39;
ld.global.v2.f64 {%fd50, %fd51}, [%rd40];
mul.f64 %fd54, %fd27, %fd50;
mul.f64 %fd55, %fd28, %fd51;
mul.f64 %fd56, %fd28, %fd50;
fma.rn.f64 %fd57, %fd27, %fd51, %fd56;
sub.f64 %fd58, %fd54, %fd55;
st.shared.v2.f64 [%rd5+1024], {%fd58, %fd57};
bra.uni BB65_13;

BB65_8:
setp.ge.s32	%p10, %r23, %r22;
@%p10 bra BB65_13;

ld.global.v2.f64 {%fd32, %fd33}, [%rd10];
mul.f64 %fd36, %fd27, %fd32;
mul.f64 %fd37, %fd28, %fd33;
mul.f64 %fd38, %fd28, %fd32;
sub.f64 %fd39, %fd36, %fd37;
fma.rn.f64 %fd40, %fd27, %fd33, %fd38;
st.shared.v2.f64 [%rd5], {%fd39, %fd40};

BB65_13:
setp.lt.s32	%p1, %r19, %r49;
bar.sync 0;
@!%p1 bra BB65_20;
bra.uni BB65_14;

BB65_14:
mov.f64 %fd204, 0d0000000000000000;
mov.u64 %rd65, %rd6;
mad.lo.s32 %r120, %r21, %r47, %r19;
sub.s32 %r26, %r22, %r21;
add.s32 %r87, %r26, -3;
shl.b32 %r88, %r47, 8;
mad.lo.s32 %r89, %r88, %r113, %r17;
mul.wide.s32 %rd42, %r89, 16;
add.s64 %rd64, %rd28, %rd42;
mov.f64 %fd203, %fd204;
mov.f64 %fd200, %fd204;
mov.f64 %fd201, %fd204;
mov.u32 %r115, 0;
setp.lt.s32	%p11, %r87, 1;
mov.u32 %r118, %r11;
mov.u32 %r119, %r11;
@%p11 bra BB65_16;

BB65_15:
mov.u32 %r28, %r119;
shl.b32 %r107, %r47, 2;
mul.wide.s32 %rd61, %r107, 16;

	ld.global.cv.v2.f64 {%fd126, %fd127}, [%rd64];

	ld.shared.v2.f64 {%fd134, %fd135}, [%rd65];
fma.rn.f64 %fd138, %fd126, %fd134, %fd201;
fma.rn.f64 %fd139, %fd126, %fd135, %fd204;
mul.f64 %fd140, %fd127, %fd135;
sub.f64 %fd141, %fd138, %fd140;
fma.rn.f64 %fd142, %fd127, %fd134, %fd139;
add.s64 %rd44, %rd64, %rd8;

	ld.global.cv.v2.f64 {%fd128, %fd129}, [%rd44];

	ld.shared.v2.f64 {%fd143, %fd144}, [%rd65+16];
fma.rn.f64 %fd147, %fd128, %fd143, %fd141;
fma.rn.f64 %fd148, %fd128, %fd144, %fd142;
mul.f64 %fd149, %fd129, %fd144;
sub.f64 %fd150, %fd147, %fd149;
fma.rn.f64 %fd151, %fd129, %fd143, %fd148;
add.s64 %rd45, %rd44, %rd8;

	ld.global.cv.v2.f64 {%fd130, %fd131}, [%rd45];

	ld.shared.v2.f64 {%fd152, %fd153}, [%rd65+32];
fma.rn.f64 %fd156, %fd130, %fd152, %fd150;
fma.rn.f64 %fd157, %fd130, %fd153, %fd151;
mul.f64 %fd158, %fd131, %fd153;
sub.f64 %fd159, %fd156, %fd158;
fma.rn.f64 %fd160, %fd131, %fd152, %fd157;
add.s64 %rd46, %rd45, %rd8;

	ld.global.cv.v2.f64 {%fd132, %fd133}, [%rd46];

	ld.shared.v2.f64 {%fd161, %fd162}, [%rd65+48];
fma.rn.f64 %fd165, %fd132, %fd161, %fd159;
fma.rn.f64 %fd166, %fd132, %fd162, %fd160;
mul.f64 %fd167, %fd133, %fd162;
sub.f64 %fd201, %fd165, %fd167;
fma.rn.f64 %fd204, %fd133, %fd161, %fd166;
add.s32 %r30, %r28, 4;
add.s32 %r120, %r120, %r107;
add.s64 %rd65, %rd65, 64;
add.s64 %rd64, %rd64, %rd61;
add.s32 %r115, %r115, 4;
setp.lt.s32	%p12, %r115, %r87;
mov.u32 %r118, %r30;
mov.u32 %r119, %r30;
mov.f64 %fd200, %fd201;
mov.f64 %fd203, %fd204;
@%p12 bra BB65_15;

BB65_16:
sub.s32 %r91, %r118, %r11;
mov.f64 %fd206, %fd200;
mov.f64 %fd205, %fd203;
setp.ge.s32	%p13, %r91, %r26;
@%p13 bra BB65_19;

neg.s32 %r106, %r11;
mov.u64 %rd60, _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24605_36_non_const_XX;
mul.wide.s32 %rd47, %r118, 16;
add.s64 %rd67, %rd60, %rd47;
add.s32 %r121, %r106, %r118;
mul.wide.s32 %rd49, %r120, 16;
add.s64 %rd66, %rd28, %rd49;

BB65_18:

	ld.global.cv.v2.f64 {%fd168, %fd169}, [%rd66];

	ld.shared.v2.f64 {%fd170, %fd171}, [%rd67];
fma.rn.f64 %fd174, %fd168, %fd170, %fd206;
fma.rn.f64 %fd175, %fd168, %fd171, %fd205;
mul.f64 %fd176, %fd169, %fd171;
sub.f64 %fd206, %fd174, %fd176;
fma.rn.f64 %fd205, %fd169, %fd170, %fd175;
add.s64 %rd67, %rd67, 16;
add.s64 %rd66, %rd66, %rd8;
add.s32 %r121, %r121, 1;
setp.lt.s32	%p14, %r121, %r26;
@%p14 bra BB65_18;

BB65_19:
ld.shared.v2.f64 {%fd177, %fd178}, [%rd4];
add.f64 %fd181, %fd205, %fd178;
add.f64 %fd182, %fd206, %fd177;
st.shared.v2.f64 [%rd4], {%fd182, %fd181};

BB65_20:
add.s32 %r108, %r21, 256;
setp.lt.s32	%p15, %r108, %r10;
add.s32 %r113, %r113, 1;
mov.u32 %r114, %r108;
@%p15 bra BB65_5;

BB65_21:
mov.u32 %r101, %tid.x;
add.s32 %r93, %r101, 63;
setp.lt.u32	%p2, %r93, 127;
bar.sync 0;
setp.lt.s32	%p16, %r19, %r49;
and.pred %p17, %p16, %p2;
@!%p17 bra BB65_25;
bra.uni BB65_22;

BB65_22:
ld.param.u32 %r104, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
mov.u32 %r103, 1;
mul.wide.s32 %rd59, %r2, 16;
mov.u64 %rd58, _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd53, %rd58, %rd59;
ld.shared.v2.f64 {%fd183, %fd184}, [%rd53];
ld.shared.v2.f64 {%fd187, %fd188}, [%rd53+1024];
add.f64 %fd207, %fd187, %fd183;
add.f64 %fd208, %fd188, %fd184;
st.shared.v2.f64 [%rd53], {%fd207, %fd208};
sub.s32 %r95, %r103, %r49;
mul.lo.s32 %r96, %r95, %r104;
setp.gt.s32	%p18, %r104, -1;
selp.b32	%r97, 0, %r96, %p18;
mad.lo.s32 %r98, %r19, %r104, %r97;
mul.wide.s32 %rd54, %r98, 16;
add.s64 %rd25, %rd3, %rd54;
setp.neu.f64	%p19, %fd30, 0d0000000000000000;
setp.neu.f64	%p20, %fd29, 0d0000000000000000;
or.pred %p21, %p20, %p19;
@!%p21 bra BB65_24;
bra.uni BB65_23;

BB65_23:
ld.global.v2.f64 {%fd191, %fd192}, [%rd25];
fma.rn.f64 %fd195, %fd29, %fd191, %fd207;
fma.rn.f64 %fd196, %fd29, %fd192, %fd208;
mul.f64 %fd197, %fd30, %fd192;
fma.rn.f64 %fd208, %fd30, %fd191, %fd196;
sub.f64 %fd207, %fd195, %fd197;
st.shared.v2.f64 [%rd53], {%fd207, %fd208};

BB65_24:
st.global.v2.f64 [%rd25], {%fd207, %fd208};

BB65_25:
bar.sync 0;
mov.u32 %r110, %nctaid.x;
shl.b32 %r109, %r110, 6;
add.s32 %r112, %r109, %r112;
setp.lt.s32	%p22, %r112, %r49;
add.s32 %r111, %r111, 1;
@%p22 bra BB65_2;

BB65_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<22>;
.reg .b16 %rs<9>;
.reg .b32 %r<110>;
.reg .f64 %fd<209>;
.reg .b64 %rd<62>;

	.shared .align 16 .b8 _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX[8192];

	.shared .align 16 .b8 _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT[2048];

ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r1, %tid.x;
shr.s32 %r48, %r1, 31;
shr.u32 %r49, %r48, 26;
add.s32 %r50, %r1, %r49;
and.b32 %r51, %r50, -64;
sub.s32 %r2, %r1, %r51;
setp.lt.s32	%p3, %r46, 1;
@%p3 bra BB66_26;

cvta.to.global.u64 %rd29, %rd24;
cvta.to.global.u64 %rd1, %rd25;
cvta.to.global.u64 %rd3, %rd27;
cvta.to.global.u64 %rd4, %rd28;
ld.global.v2.f64 {%fd27, %fd28}, [%rd29];
shr.s32 %r57, %r50, 6;
mov.u32 %r58, %ctaid.x;
mul.wide.s32 %rd30, %r57, 1024;
mov.u64 %rd31, _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 16;
add.s64 %rd5, %rd32, %rd33;
add.s32 %r59, %r47, 1;
shr.u32 %r60, %r59, 31;
add.s32 %r61, %r59, %r60;
shr.s32 %r62, %r61, 1;
mul.lo.s32 %r8, %r62, %r57;
add.s32 %r63, %r57, 1;
mul.lo.s32 %r9, %r62, %r63;
shl.b32 %r10, %r57, 8;
add.s32 %r64, %r10, %r2;
mul.wide.s32 %rd34, %r64, 16;
mov.u64 %rd35, _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
mul.wide.s32 %rd36, %r10, 16;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r65, %r44, %r62;
mad.lo.s32 %r66, %r65, %r57, %r2;
mad.lo.s32 %r12, %r58, 64, %r66;
mul.wide.s32 %rd9, %r44, 16;
mov.u32 %r100, 0;
mov.u32 %r99, %r100;

BB66_2:
mov.u32 %r95, %ctaid.x;
shl.b32 %r68, %r95, 6;
add.s32 %r16, %r68, %r100;
setp.ge.s32	%p4, %r16, %r46;
@%p4 bra BB66_26;

add.s32 %r17, %r16, %r2;
mov.f64 %fd29, 0d0000000000000000;
st.shared.v2.f64 [%rd5], {%fd29, %fd29};
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB66_21;

mov.u32 %r101, 0;
mov.u32 %r102, %r8;

BB66_5:
mov.u32 %r19, %r102;
add.s32 %r70, %r19, 256;
min.s32 %r71, %r70, %r47;
min.s32 %r20, %r71, %r9;
bar.sync 0;
add.s32 %r21, %r19, %r2;
mul.lo.s32 %r72, %r21, %r45;
add.s32 %r73, %r20, -192;
setp.lt.s32	%p6, %r21, %r73;
mul.wide.s32 %rd37, %r72, 16;
add.s64 %rd10, %rd3, %rd37;
@%p6 bra BB66_12;
bra.uni BB66_6;

BB66_12:
ld.global.v2.f64 {%fd84, %fd85}, [%rd10];
mul.f64 %fd88, %fd27, %fd84;
mul.f64 %fd89, %fd28, %fd85;
mul.f64 %fd90, %fd28, %fd84;
sub.f64 %fd91, %fd88, %fd89;
fma.rn.f64 %fd92, %fd27, %fd85, %fd90;
ld.global.v2.f64 {%fd93, %fd94}, [%rd10+1024];
ld.global.v2.f64 {%fd95, %fd96}, [%rd10+2048];
ld.global.v2.f64 {%fd97, %fd98}, [%rd10+3072];
st.shared.v2.f64 [%rd6], {%fd91, %fd92};
mul.f64 %fd101, %fd27, %fd93;
mul.f64 %fd102, %fd28, %fd94;
mul.f64 %fd103, %fd28, %fd93;
sub.f64 %fd104, %fd101, %fd102;
fma.rn.f64 %fd105, %fd27, %fd94, %fd103;
st.shared.v2.f64 [%rd6+1024], {%fd104, %fd105};
mul.f64 %fd108, %fd27, %fd95;
mul.f64 %fd109, %fd28, %fd96;
mul.f64 %fd110, %fd28, %fd95;
sub.f64 %fd111, %fd108, %fd109;
fma.rn.f64 %fd112, %fd27, %fd96, %fd110;
st.shared.v2.f64 [%rd6+2048], {%fd111, %fd112};
mul.f64 %fd115, %fd27, %fd97;
mul.f64 %fd116, %fd28, %fd98;
mul.f64 %fd117, %fd28, %fd97;
sub.f64 %fd118, %fd115, %fd116;
fma.rn.f64 %fd119, %fd27, %fd98, %fd117;
st.shared.v2.f64 [%rd6+3072], {%fd118, %fd119};
bra.uni BB66_13;

BB66_6:
add.s32 %r74, %r20, -128;
setp.lt.s32	%p7, %r21, %r74;
@%p7 bra BB66_11;
bra.uni BB66_7;

BB66_11:
ld.global.v2.f64 {%fd57, %fd58}, [%rd10];
mul.f64 %fd61, %fd27, %fd57;
mul.f64 %fd62, %fd28, %fd58;
mul.f64 %fd63, %fd28, %fd57;
sub.f64 %fd64, %fd61, %fd62;
fma.rn.f64 %fd65, %fd27, %fd58, %fd63;
ld.global.v2.f64 {%fd66, %fd67}, [%rd10+1024];
ld.global.v2.f64 {%fd68, %fd69}, [%rd10+2048];
st.shared.v2.f64 [%rd6], {%fd64, %fd65};
mul.f64 %fd72, %fd27, %fd66;
mul.f64 %fd73, %fd28, %fd67;
mul.f64 %fd74, %fd28, %fd66;
sub.f64 %fd75, %fd72, %fd73;
fma.rn.f64 %fd76, %fd27, %fd67, %fd74;
st.shared.v2.f64 [%rd6+1024], {%fd75, %fd76};
mul.f64 %fd79, %fd27, %fd68;
mul.f64 %fd80, %fd28, %fd69;
mul.f64 %fd81, %fd28, %fd68;
sub.f64 %fd82, %fd79, %fd80;
fma.rn.f64 %fd83, %fd27, %fd69, %fd81;
st.shared.v2.f64 [%rd6+2048], {%fd82, %fd83};
bra.uni BB66_13;

BB66_7:
add.s32 %r75, %r20, -64;
setp.lt.s32	%p8, %r21, %r75;
@%p8 bra BB66_10;
bra.uni BB66_8;

BB66_10:
ld.global.v2.f64 {%fd39, %fd40}, [%rd10];
mul.f64 %fd43, %fd27, %fd39;
mul.f64 %fd44, %fd28, %fd40;
mul.f64 %fd45, %fd28, %fd39;
sub.f64 %fd46, %fd43, %fd44;
fma.rn.f64 %fd47, %fd27, %fd40, %fd45;
ld.global.v2.f64 {%fd48, %fd49}, [%rd10+1024];
st.shared.v2.f64 [%rd6], {%fd46, %fd47};
mul.f64 %fd52, %fd27, %fd48;
mul.f64 %fd53, %fd28, %fd49;
mul.f64 %fd54, %fd28, %fd48;
sub.f64 %fd55, %fd52, %fd53;
fma.rn.f64 %fd56, %fd27, %fd49, %fd54;
st.shared.v2.f64 [%rd6+1024], {%fd55, %fd56};
bra.uni BB66_13;

BB66_8:
setp.ge.s32	%p9, %r21, %r20;
@%p9 bra BB66_13;

ld.global.v2.f64 {%fd30, %fd31}, [%rd10];
mul.f64 %fd34, %fd27, %fd30;
mul.f64 %fd35, %fd28, %fd31;
mul.f64 %fd36, %fd28, %fd30;
sub.f64 %fd37, %fd34, %fd35;
fma.rn.f64 %fd38, %fd27, %fd31, %fd36;
st.shared.v2.f64 [%rd6], {%fd37, %fd38};

BB66_13:
setp.lt.s32	%p1, %r17, %r46;
bar.sync 0;
@!%p1 bra BB66_20;
bra.uni BB66_14;

BB66_14:
mov.f64 %fd204, 0d0000000000000000;
shl.b32 %r77, %r44, 8;
mov.u32 %r78, %nctaid.x;
shl.b32 %r79, %r78, 6;
mad.lo.s32 %r80, %r79, %r99, %r12;
mad.lo.s32 %r81, %r77, %r101, %r80;
mul.wide.s32 %rd38, %r81, 16;
add.s64 %rd58, %rd26, %rd38;
mov.u64 %rd59, %rd7;
mad.lo.s32 %r108, %r19, %r44, %r17;
sub.s32 %r23, %r20, %r19;
add.s32 %r82, %r23, -3;
mov.f64 %fd203, %fd204;
mov.f64 %fd200, %fd204;
mov.f64 %fd201, %fd204;
mov.u32 %r103, 0;
setp.lt.s32	%p10, %r82, 1;
mov.u32 %r106, %r10;
mov.u32 %r107, %r10;
@%p10 bra BB66_16;

BB66_15:
mov.u32 %r25, %r107;
shl.b32 %r98, %r44, 2;
mul.wide.s32 %rd57, %r98, 16;

	ld.global.cv.v2.f64 {%fd124, %fd125}, [%rd58];

	ld.shared.v2.f64 {%fd132, %fd133}, [%rd59];
fma.rn.f64 %fd136, %fd124, %fd132, %fd201;
fma.rn.f64 %fd137, %fd124, %fd133, %fd204;
mul.f64 %fd138, %fd125, %fd133;
sub.f64 %fd139, %fd136, %fd138;
fma.rn.f64 %fd140, %fd125, %fd132, %fd137;
add.s64 %rd40, %rd58, %rd9;

	ld.global.cv.v2.f64 {%fd126, %fd127}, [%rd40];

	ld.shared.v2.f64 {%fd141, %fd142}, [%rd59+16];
fma.rn.f64 %fd145, %fd126, %fd141, %fd139;
fma.rn.f64 %fd146, %fd126, %fd142, %fd140;
mul.f64 %fd147, %fd127, %fd142;
sub.f64 %fd148, %fd145, %fd147;
fma.rn.f64 %fd149, %fd127, %fd141, %fd146;
add.s64 %rd41, %rd40, %rd9;

	ld.global.cv.v2.f64 {%fd128, %fd129}, [%rd41];

	ld.shared.v2.f64 {%fd150, %fd151}, [%rd59+32];
fma.rn.f64 %fd154, %fd128, %fd150, %fd148;
fma.rn.f64 %fd155, %fd128, %fd151, %fd149;
mul.f64 %fd156, %fd129, %fd151;
sub.f64 %fd157, %fd154, %fd156;
fma.rn.f64 %fd158, %fd129, %fd150, %fd155;
add.s64 %rd42, %rd41, %rd9;

	ld.global.cv.v2.f64 {%fd130, %fd131}, [%rd42];

	ld.shared.v2.f64 {%fd159, %fd160}, [%rd59+48];
fma.rn.f64 %fd163, %fd130, %fd159, %fd157;
fma.rn.f64 %fd164, %fd130, %fd160, %fd158;
mul.f64 %fd165, %fd131, %fd160;
sub.f64 %fd201, %fd163, %fd165;
fma.rn.f64 %fd204, %fd131, %fd159, %fd164;
add.s32 %r27, %r25, 4;
add.s32 %r108, %r108, %r98;
add.s64 %rd59, %rd59, 64;
add.s64 %rd58, %rd58, %rd57;
add.s32 %r103, %r103, 4;
setp.lt.s32	%p11, %r103, %r82;
mov.u32 %r106, %r27;
mov.u32 %r107, %r27;
mov.f64 %fd200, %fd201;
mov.f64 %fd203, %fd204;
@%p11 bra BB66_15;

BB66_16:
sub.s32 %r84, %r106, %r10;
mov.f64 %fd206, %fd200;
mov.f64 %fd205, %fd203;
setp.ge.s32	%p12, %r84, %r23;
@%p12 bra BB66_19;

neg.s32 %r97, %r10;
mov.u64 %rd56, _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
mul.wide.s32 %rd43, %r106, 16;
add.s64 %rd61, %rd56, %rd43;
add.s32 %r109, %r97, %r106;
mul.wide.s32 %rd45, %r108, 16;
add.s64 %rd60, %rd26, %rd45;

BB66_18:

	ld.global.cv.v2.f64 {%fd166, %fd167}, [%rd60];

	ld.shared.v2.f64 {%fd168, %fd169}, [%rd61];
fma.rn.f64 %fd172, %fd166, %fd168, %fd206;
fma.rn.f64 %fd173, %fd166, %fd169, %fd205;
mul.f64 %fd174, %fd167, %fd169;
sub.f64 %fd206, %fd172, %fd174;
fma.rn.f64 %fd205, %fd167, %fd168, %fd173;
add.s64 %rd61, %rd61, 16;
add.s64 %rd60, %rd60, %rd9;
add.s32 %r109, %r109, 1;
setp.lt.s32	%p13, %r109, %r23;
@%p13 bra BB66_18;

BB66_19:
ld.shared.v2.f64 {%fd175, %fd176}, [%rd5];
add.f64 %fd179, %fd205, %fd176;
add.f64 %fd180, %fd206, %fd175;
st.shared.v2.f64 [%rd5], {%fd180, %fd179};

BB66_20:
setp.lt.s32	%p14, %r70, %r9;
add.s32 %r101, %r101, 1;
mov.u32 %r102, %r70;
@%p14 bra BB66_5;

BB66_21:
mov.u32 %r94, %tid.x;
add.s32 %r86, %r94, 63;
setp.lt.u32	%p2, %r86, 127;
bar.sync 0;
setp.lt.s32	%p15, %r17, %r46;
and.pred %p16, %p15, %p2;
@!%p16 bra BB66_25;
bra.uni BB66_22;

BB66_22:
ld.param.u32 %r96, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
mul.wide.s32 %rd55, %r2, 16;
mov.u64 %rd54, _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd49, %rd54, %rd55;
ld.shared.v2.f64 {%fd181, %fd182}, [%rd49];
ld.shared.v2.f64 {%fd185, %fd186}, [%rd49+1024];
add.f64 %fd207, %fd185, %fd181;
add.f64 %fd208, %fd186, %fd182;
st.shared.v2.f64 [%rd49], {%fd207, %fd208};
mov.u32 %r87, 1;
sub.s32 %r88, %r87, %r46;
mul.lo.s32 %r89, %r88, %r96;
setp.gt.s32	%p17, %r96, -1;
selp.b32	%r90, 0, %r89, %p17;
mad.lo.s32 %r91, %r17, %r96, %r90;
ld.global.v2.f64 {%fd189, %fd190}, [%rd1];
setp.neu.f64	%p18, %fd189, 0d0000000000000000;
setp.neu.f64	%p19, %fd190, 0d0000000000000000;
or.pred %p20, %p18, %p19;
mul.wide.s32 %rd50, %r91, 16;
add.s64 %rd23, %rd4, %rd50;
@!%p20 bra BB66_24;
bra.uni BB66_23;

BB66_23:
ld.global.v2.f64 {%fd191, %fd192}, [%rd23];
fma.rn.f64 %fd195, %fd189, %fd191, %fd207;
fma.rn.f64 %fd196, %fd189, %fd192, %fd208;
mul.f64 %fd197, %fd190, %fd192;
fma.rn.f64 %fd208, %fd190, %fd191, %fd196;
sub.f64 %fd207, %fd195, %fd197;
st.shared.v2.f64 [%rd49], {%fd207, %fd208};

BB66_24:
st.global.v2.f64 [%rd23], {%fd207, %fd208};

BB66_25:
bar.sync 0;
mov.u32 %r92, %nctaid.x;
shl.b32 %r93, %r92, 6;
add.s32 %r100, %r93, %r100;
setp.lt.s32	%p21, %r100, %r46;
add.s32 %r99, %r99, 1;
@%p21 bra BB66_2;

BB66_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<23>;
.reg .b16 %rs<9>;
.reg .b32 %r<118>;
.reg .f64 %fd<209>;
.reg .b64 %rd<71>;

	.shared .align 16 .b8 _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX[8192];

	.shared .align 16 .b8 _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT[2048];

ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r48, %r49}, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
cvta.to.global.u64 %rd1, %rd27;
mov.u32 %r2, %tid.x;
shr.s32 %r50, %r2, 31;
shr.u32 %r51, %r50, 26;
add.s32 %r52, %r2, %r51;
and.b32 %r53, %r52, -64;
sub.s32 %r3, %r2, %r53;
setp.lt.s32	%p3, %r48, 1;
@%p3 bra BB67_26;

cvta.to.global.u64 %rd29, %rd24;
cvta.to.global.u64 %rd2, %rd25;
cvta.to.global.u64 %rd4, %rd28;
ld.global.v2.f64 {%fd27, %fd28}, [%rd29];
shr.s32 %r59, %r52, 6;
mov.u32 %r60, %ctaid.x;
mul.wide.s32 %rd30, %r59, 1024;
mov.u64 %rd31, _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r3, 16;
add.s64 %rd5, %rd32, %rd33;
add.s32 %r61, %r49, 1;
shr.u32 %r62, %r61, 31;
add.s32 %r63, %r61, %r62;
shr.s32 %r64, %r63, 1;
mul.lo.s32 %r8, %r64, %r59;
add.s32 %r65, %r59, 1;
mul.lo.s32 %r9, %r64, %r65;
shl.b32 %r10, %r59, 8;
add.s32 %r66, %r10, %r3;
mul.wide.s32 %rd34, %r66, 16;
mov.u64 %rd35, _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
mul.wide.s32 %rd36, %r10, 16;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r67, %r46, %r64;
mad.lo.s32 %r68, %r67, %r59, %r3;
mad.lo.s32 %r12, %r60, 64, %r68;
mul.wide.s32 %rd9, %r46, 16;
mov.u32 %r108, 0;
mov.u32 %r107, %r108;

BB67_2:
mov.u32 %r103, %ctaid.x;
shl.b32 %r70, %r103, 6;
add.s32 %r16, %r70, %r108;
setp.ge.s32	%p4, %r16, %r48;
@%p4 bra BB67_26;

add.s32 %r17, %r16, %r3;
mov.f64 %fd29, 0d0000000000000000;
st.shared.v2.f64 [%rd5], {%fd29, %fd29};
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB67_21;

mov.u32 %r109, 0;
mov.u32 %r110, %r8;

BB67_5:
mov.u32 %r19, %r110;
mov.u32 %r72, %nctaid.x;
shl.b32 %r73, %r72, 6;
mad.lo.s32 %r20, %r73, %r107, %r12;
add.s32 %r74, %r19, 256;
min.s32 %r75, %r74, %r49;
min.s32 %r21, %r75, %r9;
bar.sync 0;
add.s32 %r22, %r19, %r3;
mov.u32 %r76, 1;
sub.s32 %r77, %r76, %r49;
mul.lo.s32 %r78, %r77, %r47;
setp.gt.s32	%p6, %r47, -1;
selp.b32	%r79, 0, %r78, %p6;
mad.lo.s32 %r23, %r22, %r47, %r79;
add.s32 %r80, %r21, -192;
setp.lt.s32	%p7, %r22, %r80;
mul.wide.s32 %rd37, %r23, 16;
add.s64 %rd10, %rd1, %rd37;
@%p7 bra BB67_12;
bra.uni BB67_6;

BB67_12:
ld.global.v2.f64 {%fd84, %fd85}, [%rd10];
mul.f64 %fd88, %fd27, %fd84;
mul.f64 %fd89, %fd28, %fd85;
mul.f64 %fd90, %fd28, %fd84;
sub.f64 %fd91, %fd88, %fd89;
fma.rn.f64 %fd92, %fd27, %fd85, %fd90;
st.shared.v2.f64 [%rd6], {%fd91, %fd92};
shl.b32 %r86, %r47, 6;
mul.wide.s32 %rd43, %r86, 16;
add.s64 %rd44, %rd10, %rd43;
ld.global.v2.f64 {%fd93, %fd94}, [%rd44];
mul.f64 %fd97, %fd27, %fd93;
mul.f64 %fd98, %fd28, %fd94;
mul.f64 %fd99, %fd28, %fd93;
fma.rn.f64 %fd100, %fd27, %fd94, %fd99;
sub.f64 %fd101, %fd97, %fd98;
st.shared.v2.f64 [%rd6+1024], {%fd101, %fd100};
add.s64 %rd45, %rd44, %rd43;
ld.global.v2.f64 {%fd102, %fd103}, [%rd45];
mul.f64 %fd106, %fd27, %fd102;
mul.f64 %fd107, %fd28, %fd103;
mul.f64 %fd108, %fd28, %fd102;
fma.rn.f64 %fd109, %fd27, %fd103, %fd108;
sub.f64 %fd110, %fd106, %fd107;
st.shared.v2.f64 [%rd6+2048], {%fd110, %fd109};
add.s64 %rd46, %rd45, %rd43;
ld.global.v2.f64 {%fd111, %fd112}, [%rd46];
mul.f64 %fd115, %fd27, %fd111;
mul.f64 %fd116, %fd28, %fd112;
mul.f64 %fd117, %fd28, %fd111;
fma.rn.f64 %fd118, %fd27, %fd112, %fd117;
sub.f64 %fd119, %fd115, %fd116;
st.shared.v2.f64 [%rd6+3072], {%fd119, %fd118};
bra.uni BB67_13;

BB67_6:
add.s32 %r81, %r21, -128;
setp.lt.s32	%p8, %r22, %r81;
@%p8 bra BB67_11;
bra.uni BB67_7;

BB67_11:
ld.global.v2.f64 {%fd57, %fd58}, [%rd10];
mul.f64 %fd61, %fd27, %fd57;
mul.f64 %fd62, %fd28, %fd58;
mul.f64 %fd63, %fd28, %fd57;
sub.f64 %fd64, %fd61, %fd62;
fma.rn.f64 %fd65, %fd27, %fd58, %fd63;
st.shared.v2.f64 [%rd6], {%fd64, %fd65};
shl.b32 %r85, %r47, 6;
mul.wide.s32 %rd40, %r85, 16;
add.s64 %rd41, %rd10, %rd40;
ld.global.v2.f64 {%fd66, %fd67}, [%rd41];
mul.f64 %fd70, %fd27, %fd66;
mul.f64 %fd71, %fd28, %fd67;
mul.f64 %fd72, %fd28, %fd66;
fma.rn.f64 %fd73, %fd27, %fd67, %fd72;
sub.f64 %fd74, %fd70, %fd71;
st.shared.v2.f64 [%rd6+1024], {%fd74, %fd73};
add.s64 %rd42, %rd41, %rd40;
ld.global.v2.f64 {%fd75, %fd76}, [%rd42];
mul.f64 %fd79, %fd27, %fd75;
mul.f64 %fd80, %fd28, %fd76;
mul.f64 %fd81, %fd28, %fd75;
fma.rn.f64 %fd82, %fd27, %fd76, %fd81;
sub.f64 %fd83, %fd79, %fd80;
st.shared.v2.f64 [%rd6+2048], {%fd83, %fd82};
bra.uni BB67_13;

BB67_7:
add.s32 %r82, %r21, -64;
setp.lt.s32	%p9, %r22, %r82;
@%p9 bra BB67_10;
bra.uni BB67_8;

BB67_10:
ld.global.v2.f64 {%fd39, %fd40}, [%rd10];
mul.f64 %fd43, %fd27, %fd39;
mul.f64 %fd44, %fd28, %fd40;
mul.f64 %fd45, %fd28, %fd39;
sub.f64 %fd46, %fd43, %fd44;
fma.rn.f64 %fd47, %fd27, %fd40, %fd45;
st.shared.v2.f64 [%rd6], {%fd46, %fd47};
shl.b32 %r83, %r47, 6;
add.s32 %r84, %r23, %r83;
mul.wide.s32 %rd38, %r84, 16;
add.s64 %rd39, %rd1, %rd38;
ld.global.v2.f64 {%fd48, %fd49}, [%rd39];
mul.f64 %fd52, %fd27, %fd48;
mul.f64 %fd53, %fd28, %fd49;
mul.f64 %fd54, %fd28, %fd48;
fma.rn.f64 %fd55, %fd27, %fd49, %fd54;
sub.f64 %fd56, %fd52, %fd53;
st.shared.v2.f64 [%rd6+1024], {%fd56, %fd55};
bra.uni BB67_13;

BB67_8:
setp.ge.s32	%p10, %r22, %r21;
@%p10 bra BB67_13;

ld.global.v2.f64 {%fd30, %fd31}, [%rd10];
mul.f64 %fd34, %fd27, %fd30;
mul.f64 %fd35, %fd28, %fd31;
mul.f64 %fd36, %fd28, %fd30;
sub.f64 %fd37, %fd34, %fd35;
fma.rn.f64 %fd38, %fd27, %fd31, %fd36;
st.shared.v2.f64 [%rd6], {%fd37, %fd38};

BB67_13:
setp.lt.s32	%p1, %r17, %r48;
bar.sync 0;
@!%p1 bra BB67_20;
bra.uni BB67_14;

BB67_14:
mov.f64 %fd204, 0d0000000000000000;
mov.u64 %rd68, %rd7;
mad.lo.s32 %r116, %r19, %r46, %r17;
sub.s32 %r25, %r21, %r19;
add.s32 %r88, %r25, -3;
shl.b32 %r89, %r46, 8;
mad.lo.s32 %r90, %r89, %r109, %r20;
mul.wide.s32 %rd47, %r90, 16;
add.s64 %rd67, %rd26, %rd47;
mov.f64 %fd203, %fd204;
mov.f64 %fd200, %fd204;
mov.f64 %fd201, %fd204;
mov.u32 %r111, 0;
setp.lt.s32	%p11, %r88, 1;
mov.u32 %r114, %r10;
mov.u32 %r115, %r10;
@%p11 bra BB67_16;

BB67_15:
mov.u32 %r27, %r115;
shl.b32 %r105, %r46, 2;
mul.wide.s32 %rd66, %r105, 16;

	ld.global.cv.v2.f64 {%fd124, %fd125}, [%rd67];

	ld.shared.v2.f64 {%fd132, %fd133}, [%rd68];
fma.rn.f64 %fd136, %fd124, %fd132, %fd201;
fma.rn.f64 %fd137, %fd124, %fd133, %fd204;
mul.f64 %fd138, %fd125, %fd133;
sub.f64 %fd139, %fd136, %fd138;
fma.rn.f64 %fd140, %fd125, %fd132, %fd137;
add.s64 %rd49, %rd67, %rd9;

	ld.global.cv.v2.f64 {%fd126, %fd127}, [%rd49];

	ld.shared.v2.f64 {%fd141, %fd142}, [%rd68+16];
fma.rn.f64 %fd145, %fd126, %fd141, %fd139;
fma.rn.f64 %fd146, %fd126, %fd142, %fd140;
mul.f64 %fd147, %fd127, %fd142;
sub.f64 %fd148, %fd145, %fd147;
fma.rn.f64 %fd149, %fd127, %fd141, %fd146;
add.s64 %rd50, %rd49, %rd9;

	ld.global.cv.v2.f64 {%fd128, %fd129}, [%rd50];

	ld.shared.v2.f64 {%fd150, %fd151}, [%rd68+32];
fma.rn.f64 %fd154, %fd128, %fd150, %fd148;
fma.rn.f64 %fd155, %fd128, %fd151, %fd149;
mul.f64 %fd156, %fd129, %fd151;
sub.f64 %fd157, %fd154, %fd156;
fma.rn.f64 %fd158, %fd129, %fd150, %fd155;
add.s64 %rd51, %rd50, %rd9;

	ld.global.cv.v2.f64 {%fd130, %fd131}, [%rd51];

	ld.shared.v2.f64 {%fd159, %fd160}, [%rd68+48];
fma.rn.f64 %fd163, %fd130, %fd159, %fd157;
fma.rn.f64 %fd164, %fd130, %fd160, %fd158;
mul.f64 %fd165, %fd131, %fd160;
sub.f64 %fd201, %fd163, %fd165;
fma.rn.f64 %fd204, %fd131, %fd159, %fd164;
add.s32 %r29, %r27, 4;
add.s32 %r116, %r116, %r105;
add.s64 %rd68, %rd68, 64;
add.s64 %rd67, %rd67, %rd66;
add.s32 %r111, %r111, 4;
setp.lt.s32	%p12, %r111, %r88;
mov.u32 %r114, %r29;
mov.u32 %r115, %r29;
mov.f64 %fd200, %fd201;
mov.f64 %fd203, %fd204;
@%p12 bra BB67_15;

BB67_16:
sub.s32 %r92, %r114, %r10;
mov.f64 %fd206, %fd200;
mov.f64 %fd205, %fd203;
setp.ge.s32	%p13, %r92, %r25;
@%p13 bra BB67_19;

neg.s32 %r104, %r10;
mov.u64 %rd65, _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
mul.wide.s32 %rd52, %r114, 16;
add.s64 %rd70, %rd65, %rd52;
add.s32 %r117, %r104, %r114;
mul.wide.s32 %rd54, %r116, 16;
add.s64 %rd69, %rd26, %rd54;

BB67_18:

	ld.global.cv.v2.f64 {%fd166, %fd167}, [%rd69];

	ld.shared.v2.f64 {%fd168, %fd169}, [%rd70];
fma.rn.f64 %fd172, %fd166, %fd168, %fd206;
fma.rn.f64 %fd173, %fd166, %fd169, %fd205;
mul.f64 %fd174, %fd167, %fd169;
sub.f64 %fd206, %fd172, %fd174;
fma.rn.f64 %fd205, %fd167, %fd168, %fd173;
add.s64 %rd70, %rd70, 16;
add.s64 %rd69, %rd69, %rd9;
add.s32 %r117, %r117, 1;
setp.lt.s32	%p14, %r117, %r25;
@%p14 bra BB67_18;

BB67_19:
ld.shared.v2.f64 {%fd175, %fd176}, [%rd5];
add.f64 %fd179, %fd205, %fd176;
add.f64 %fd180, %fd206, %fd175;
st.shared.v2.f64 [%rd5], {%fd180, %fd179};

BB67_20:
setp.lt.s32	%p15, %r74, %r9;
add.s32 %r109, %r109, 1;
mov.u32 %r110, %r74;
@%p15 bra BB67_5;

BB67_21:
mov.u32 %r102, %tid.x;
add.s32 %r94, %r102, 63;
setp.lt.u32	%p2, %r94, 127;
bar.sync 0;
setp.lt.s32	%p16, %r17, %r48;
and.pred %p17, %p16, %p2;
@!%p17 bra BB67_25;
bra.uni BB67_22;

BB67_22:
ld.param.u32 %r106, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
mul.wide.s32 %rd64, %r3, 16;
mov.u64 %rd63, _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd58, %rd63, %rd64;
ld.shared.v2.f64 {%fd181, %fd182}, [%rd58];
ld.shared.v2.f64 {%fd185, %fd186}, [%rd58+1024];
add.f64 %fd207, %fd185, %fd181;
add.f64 %fd208, %fd186, %fd182;
st.shared.v2.f64 [%rd58], {%fd207, %fd208};
mov.u32 %r95, 1;
sub.s32 %r96, %r95, %r48;
mul.lo.s32 %r97, %r96, %r106;
setp.gt.s32	%p18, %r106, -1;
selp.b32	%r98, 0, %r97, %p18;
mad.lo.s32 %r99, %r17, %r106, %r98;
ld.global.v2.f64 {%fd189, %fd190}, [%rd2];
setp.neu.f64	%p19, %fd189, 0d0000000000000000;
setp.neu.f64	%p20, %fd190, 0d0000000000000000;
or.pred %p21, %p19, %p20;
mul.wide.s32 %rd59, %r99, 16;
add.s64 %rd23, %rd4, %rd59;
@!%p21 bra BB67_24;
bra.uni BB67_23;

BB67_23:
ld.global.v2.f64 {%fd191, %fd192}, [%rd23];
fma.rn.f64 %fd195, %fd189, %fd191, %fd207;
fma.rn.f64 %fd196, %fd189, %fd192, %fd208;
mul.f64 %fd197, %fd190, %fd192;
fma.rn.f64 %fd208, %fd190, %fd191, %fd196;
sub.f64 %fd207, %fd195, %fd197;
st.shared.v2.f64 [%rd58], {%fd207, %fd208};

BB67_24:
st.global.v2.f64 [%rd23], {%fd207, %fd208};

BB67_25:
bar.sync 0;
mov.u32 %r100, %nctaid.x;
shl.b32 %r101, %r100, 6;
add.s32 %r108, %r101, %r108;
setp.lt.s32	%p22, %r108, %r48;
add.s32 %r107, %r107, 1;
@%p22 bra BB67_2;

BB67_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .align 16 .b8 _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0[16],
.param .align 16 .b8 _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1[16],
.param .align 8 .b8 _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<22>;
.reg .b16 %rs<9>;
.reg .b32 %r<126>;
.reg .f64 %fd<221>;
.reg .b64 %rd<60>;

	.shared .align 16 .b8 _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24605_36_non_const_XX[8192];

	.shared .align 16 .b8 _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24606_33_non_const_SDOT[2048];

ld.param.f64 %fd28, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0+8];
ld.param.f64 %fd27, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f64 %fd30, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1+8];
ld.param.f64 %fd29, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r42, %r43}, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
mov.u32 %r1, %tid.x;
shr.s32 %r46, %r1, 31;
shr.u32 %r47, %r46, 27;
add.s32 %r48, %r1, %r47;
and.b32 %r49, %r48, -32;
sub.s32 %r2, %r1, %r49;
setp.lt.s32	%p3, %r44, 1;
@%p3 bra BB68_26;

cvta.to.global.u64 %rd2, %rd26;
cvta.to.global.u64 %rd3, %rd27;
shr.s32 %r55, %r48, 5;
mov.u32 %r56, %ctaid.x;
mul.wide.s32 %rd28, %r55, 512;
mov.u64 %rd29, _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd30, %rd29, %rd28;
mul.wide.s32 %rd31, %r2, 16;
add.s64 %rd4, %rd30, %rd31;
add.s32 %r57, %r45, 3;
shr.s32 %r58, %r57, 31;
shr.u32 %r59, %r58, 30;
add.s32 %r60, %r57, %r59;
shr.s32 %r61, %r60, 2;
mul.lo.s32 %r8, %r61, %r55;
add.s32 %r62, %r55, 1;
mul.lo.s32 %r9, %r61, %r62;
shl.b32 %r10, %r55, 7;
add.s32 %r63, %r10, %r2;
mul.wide.s32 %rd32, %r63, 16;
mov.u64 %rd33, _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd5, %rd33, %rd32;
mul.wide.s32 %rd34, %r10, 16;
add.s64 %rd6, %rd33, %rd34;
mul.lo.s32 %r64, %r42, %r61;
mad.lo.s32 %r65, %r64, %r55, %r2;
mad.lo.s32 %r12, %r56, 32, %r65;
mul.wide.s32 %rd8, %r42, 16;
mov.u32 %r116, 0;
mov.u32 %r115, %r116;

BB68_2:
mov.u32 %r111, %ctaid.x;
shl.b32 %r67, %r111, 5;
add.s32 %r68, %r67, %r116;
setp.ge.s32	%p4, %r68, %r44;
@%p4 bra BB68_26;

mov.f64 %fd31, 0d0000000000000000;
st.shared.v2.f64 [%rd4], {%fd31, %fd31};
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB68_21;

mov.u32 %r117, 0;
mov.u32 %r118, %r8;

BB68_5:
mov.u32 %r17, %r118;
add.s32 %r70, %r17, 128;
min.s32 %r71, %r70, %r45;
min.s32 %r18, %r71, %r9;
bar.sync 0;
add.s32 %r19, %r17, %r2;
mul.lo.s32 %r72, %r19, %r43;
add.s32 %r73, %r18, -96;
setp.lt.s32	%p6, %r19, %r73;
mul.wide.s32 %rd35, %r72, 16;
add.s64 %rd9, %rd2, %rd35;
@%p6 bra BB68_12;
bra.uni BB68_6;

BB68_12:
ld.global.v2.f64 {%fd86, %fd87}, [%rd9];
mul.f64 %fd90, %fd27, %fd86;
mul.f64 %fd91, %fd28, %fd87;
mul.f64 %fd92, %fd28, %fd86;
sub.f64 %fd93, %fd90, %fd91;
fma.rn.f64 %fd94, %fd27, %fd87, %fd92;
ld.global.v2.f64 {%fd95, %fd96}, [%rd9+512];
ld.global.v2.f64 {%fd97, %fd98}, [%rd9+1024];
ld.global.v2.f64 {%fd99, %fd100}, [%rd9+1536];
st.shared.v2.f64 [%rd5], {%fd93, %fd94};
mul.f64 %fd103, %fd27, %fd95;
mul.f64 %fd104, %fd28, %fd96;
mul.f64 %fd105, %fd28, %fd95;
sub.f64 %fd106, %fd103, %fd104;
fma.rn.f64 %fd107, %fd27, %fd96, %fd105;
st.shared.v2.f64 [%rd5+512], {%fd106, %fd107};
mul.f64 %fd110, %fd27, %fd97;
mul.f64 %fd111, %fd28, %fd98;
mul.f64 %fd112, %fd28, %fd97;
sub.f64 %fd113, %fd110, %fd111;
fma.rn.f64 %fd114, %fd27, %fd98, %fd112;
st.shared.v2.f64 [%rd5+1024], {%fd113, %fd114};
mul.f64 %fd117, %fd27, %fd99;
mul.f64 %fd118, %fd28, %fd100;
mul.f64 %fd119, %fd28, %fd99;
sub.f64 %fd120, %fd117, %fd118;
fma.rn.f64 %fd121, %fd27, %fd100, %fd119;
st.shared.v2.f64 [%rd5+1536], {%fd120, %fd121};
bra.uni BB68_13;

BB68_6:
add.s32 %r74, %r18, -64;
setp.lt.s32	%p7, %r19, %r74;
@%p7 bra BB68_11;
bra.uni BB68_7;

BB68_11:
ld.global.v2.f64 {%fd59, %fd60}, [%rd9];
mul.f64 %fd63, %fd27, %fd59;
mul.f64 %fd64, %fd28, %fd60;
mul.f64 %fd65, %fd28, %fd59;
sub.f64 %fd66, %fd63, %fd64;
fma.rn.f64 %fd67, %fd27, %fd60, %fd65;
ld.global.v2.f64 {%fd68, %fd69}, [%rd9+512];
ld.global.v2.f64 {%fd70, %fd71}, [%rd9+1024];
st.shared.v2.f64 [%rd5], {%fd66, %fd67};
mul.f64 %fd74, %fd27, %fd68;
mul.f64 %fd75, %fd28, %fd69;
mul.f64 %fd76, %fd28, %fd68;
sub.f64 %fd77, %fd74, %fd75;
fma.rn.f64 %fd78, %fd27, %fd69, %fd76;
st.shared.v2.f64 [%rd5+512], {%fd77, %fd78};
mul.f64 %fd81, %fd27, %fd70;
mul.f64 %fd82, %fd28, %fd71;
mul.f64 %fd83, %fd28, %fd70;
sub.f64 %fd84, %fd81, %fd82;
fma.rn.f64 %fd85, %fd27, %fd71, %fd83;
st.shared.v2.f64 [%rd5+1024], {%fd84, %fd85};
bra.uni BB68_13;

BB68_7:
add.s32 %r75, %r18, -32;
setp.lt.s32	%p8, %r19, %r75;
@%p8 bra BB68_10;
bra.uni BB68_8;

BB68_10:
ld.global.v2.f64 {%fd41, %fd42}, [%rd9];
mul.f64 %fd45, %fd27, %fd41;
mul.f64 %fd46, %fd28, %fd42;
mul.f64 %fd47, %fd28, %fd41;
sub.f64 %fd48, %fd45, %fd46;
fma.rn.f64 %fd49, %fd27, %fd42, %fd47;
ld.global.v2.f64 {%fd50, %fd51}, [%rd9+512];
st.shared.v2.f64 [%rd5], {%fd48, %fd49};
mul.f64 %fd54, %fd27, %fd50;
mul.f64 %fd55, %fd28, %fd51;
mul.f64 %fd56, %fd28, %fd50;
sub.f64 %fd57, %fd54, %fd55;
fma.rn.f64 %fd58, %fd27, %fd51, %fd56;
st.shared.v2.f64 [%rd5+512], {%fd57, %fd58};
bra.uni BB68_13;

BB68_8:
setp.ge.s32	%p9, %r19, %r18;
@%p9 bra BB68_13;

ld.global.v2.f64 {%fd32, %fd33}, [%rd9];
mul.f64 %fd36, %fd27, %fd32;
mul.f64 %fd37, %fd28, %fd33;
mul.f64 %fd38, %fd28, %fd32;
sub.f64 %fd39, %fd36, %fd37;
fma.rn.f64 %fd40, %fd27, %fd33, %fd38;
st.shared.v2.f64 [%rd5], {%fd39, %fd40};

BB68_13:
add.s32 %r79, %r68, %r2;
setp.lt.s32	%p1, %r79, %r44;
bar.sync 0;
@!%p1 bra BB68_20;
bra.uni BB68_14;

BB68_14:
mov.f64 %fd216, 0d0000000000000000;
shl.b32 %r81, %r42, 7;
mov.u32 %r82, %nctaid.x;
shl.b32 %r83, %r82, 5;
mad.lo.s32 %r84, %r83, %r115, %r12;
mad.lo.s32 %r85, %r81, %r117, %r84;
mul.wide.s32 %rd36, %r85, 16;
add.s64 %rd56, %rd25, %rd36;
mov.u64 %rd57, %rd6;
mad.lo.s32 %r124, %r17, %r42, %r79;
sub.s32 %r21, %r18, %r17;
add.s32 %r90, %r21, -3;
mov.f64 %fd215, %fd216;
mov.f64 %fd212, %fd216;
mov.f64 %fd213, %fd216;
mov.u32 %r119, 0;
setp.lt.s32	%p10, %r90, 1;
mov.u32 %r122, %r10;
mov.u32 %r123, %r10;
@%p10 bra BB68_16;

BB68_15:
mov.u32 %r23, %r123;
shl.b32 %r114, %r42, 2;
mul.wide.s32 %rd55, %r114, 16;

	ld.global.cv.v2.f64 {%fd126, %fd127}, [%rd56];

	ld.shared.v2.f64 {%fd134, %fd135}, [%rd57];
fma.rn.f64 %fd138, %fd126, %fd134, %fd213;
fma.rn.f64 %fd139, %fd126, %fd135, %fd216;
mul.f64 %fd140, %fd127, %fd135;
sub.f64 %fd141, %fd138, %fd140;
fma.rn.f64 %fd142, %fd127, %fd134, %fd139;
add.s64 %rd38, %rd56, %rd8;

	ld.global.cv.v2.f64 {%fd128, %fd129}, [%rd38];

	ld.shared.v2.f64 {%fd143, %fd144}, [%rd57+16];
fma.rn.f64 %fd147, %fd128, %fd143, %fd141;
fma.rn.f64 %fd148, %fd128, %fd144, %fd142;
mul.f64 %fd149, %fd129, %fd144;
sub.f64 %fd150, %fd147, %fd149;
fma.rn.f64 %fd151, %fd129, %fd143, %fd148;
add.s64 %rd39, %rd38, %rd8;

	ld.global.cv.v2.f64 {%fd130, %fd131}, [%rd39];

	ld.shared.v2.f64 {%fd152, %fd153}, [%rd57+32];
fma.rn.f64 %fd156, %fd130, %fd152, %fd150;
fma.rn.f64 %fd157, %fd130, %fd153, %fd151;
mul.f64 %fd158, %fd131, %fd153;
sub.f64 %fd159, %fd156, %fd158;
fma.rn.f64 %fd160, %fd131, %fd152, %fd157;
add.s64 %rd40, %rd39, %rd8;

	ld.global.cv.v2.f64 {%fd132, %fd133}, [%rd40];

	ld.shared.v2.f64 {%fd161, %fd162}, [%rd57+48];
fma.rn.f64 %fd165, %fd132, %fd161, %fd159;
fma.rn.f64 %fd166, %fd132, %fd162, %fd160;
mul.f64 %fd167, %fd133, %fd162;
sub.f64 %fd213, %fd165, %fd167;
fma.rn.f64 %fd216, %fd133, %fd161, %fd166;
add.s32 %r25, %r23, 4;
add.s32 %r124, %r124, %r114;
add.s64 %rd57, %rd57, 64;
add.s64 %rd56, %rd56, %rd55;
add.s32 %r119, %r119, 4;
setp.lt.s32	%p11, %r119, %r90;
mov.u32 %r122, %r25;
mov.u32 %r123, %r25;
mov.f64 %fd212, %fd213;
mov.f64 %fd215, %fd216;
@%p11 bra BB68_15;

BB68_16:
sub.s32 %r92, %r122, %r10;
mov.f64 %fd218, %fd212;
mov.f64 %fd217, %fd215;
setp.ge.s32	%p12, %r92, %r21;
@%p12 bra BB68_19;

neg.s32 %r113, %r10;
mov.u64 %rd54, _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24605_36_non_const_XX;
mul.wide.s32 %rd41, %r122, 16;
add.s64 %rd59, %rd54, %rd41;
add.s32 %r125, %r113, %r122;
mul.wide.s32 %rd43, %r124, 16;
add.s64 %rd58, %rd25, %rd43;

BB68_18:

	ld.global.cv.v2.f64 {%fd168, %fd169}, [%rd58];

	ld.shared.v2.f64 {%fd170, %fd171}, [%rd59];
fma.rn.f64 %fd174, %fd168, %fd170, %fd218;
fma.rn.f64 %fd175, %fd168, %fd171, %fd217;
mul.f64 %fd176, %fd169, %fd171;
sub.f64 %fd218, %fd174, %fd176;
fma.rn.f64 %fd217, %fd169, %fd170, %fd175;
add.s64 %rd59, %rd59, 16;
add.s64 %rd58, %rd58, %rd8;
add.s32 %r125, %r125, 1;
setp.lt.s32	%p13, %r125, %r21;
@%p13 bra BB68_18;

BB68_19:
ld.shared.v2.f64 {%fd177, %fd178}, [%rd4];
add.f64 %fd181, %fd217, %fd178;
add.f64 %fd182, %fd218, %fd177;
st.shared.v2.f64 [%rd4], {%fd182, %fd181};

BB68_20:
setp.lt.s32	%p14, %r70, %r9;
add.s32 %r117, %r117, 1;
mov.u32 %r118, %r70;
@%p14 bra BB68_5;

BB68_21:
mov.u32 %r110, %tid.x;
add.s32 %r94, %r110, 31;
setp.lt.u32	%p2, %r94, 63;
bar.sync 0;
add.s32 %r98, %r68, %r2;
setp.lt.s32	%p15, %r98, %r44;
and.pred %p16, %p15, %p2;
@!%p16 bra BB68_25;
bra.uni BB68_22;

BB68_22:
ld.param.u32 %r112, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
mul.wide.s32 %rd53, %r2, 16;
mov.u64 %rd52, _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd47, %rd52, %rd53;
ld.shared.v2.f64 {%fd183, %fd184}, [%rd47];
ld.shared.v2.f64 {%fd187, %fd188}, [%rd47+512];
add.f64 %fd191, %fd187, %fd183;
add.f64 %fd192, %fd188, %fd184;
ld.shared.v2.f64 {%fd193, %fd194}, [%rd47+1024];
add.f64 %fd197, %fd193, %fd191;
add.f64 %fd198, %fd194, %fd192;
ld.shared.v2.f64 {%fd199, %fd200}, [%rd47+1536];
add.f64 %fd219, %fd199, %fd197;
add.f64 %fd220, %fd200, %fd198;
st.shared.v2.f64 [%rd47], {%fd219, %fd220};
mov.u32 %r103, 1;
sub.s32 %r104, %r103, %r44;
mul.lo.s32 %r105, %r104, %r112;
setp.gt.s32	%p17, %r112, -1;
selp.b32	%r106, 0, %r105, %p17;
mad.lo.s32 %r107, %r98, %r112, %r106;
mul.wide.s32 %rd48, %r107, 16;
add.s64 %rd22, %rd3, %rd48;
setp.neu.f64	%p18, %fd30, 0d0000000000000000;
setp.neu.f64	%p19, %fd29, 0d0000000000000000;
or.pred %p20, %p19, %p18;
@!%p20 bra BB68_24;
bra.uni BB68_23;

BB68_23:
ld.global.v2.f64 {%fd203, %fd204}, [%rd22];
fma.rn.f64 %fd207, %fd29, %fd203, %fd219;
fma.rn.f64 %fd208, %fd29, %fd204, %fd220;
mul.f64 %fd209, %fd30, %fd204;
fma.rn.f64 %fd220, %fd30, %fd203, %fd208;
sub.f64 %fd219, %fd207, %fd209;
st.shared.v2.f64 [%rd47], {%fd219, %fd220};

BB68_24:
st.global.v2.f64 [%rd22], {%fd219, %fd220};

BB68_25:
bar.sync 0;
mov.u32 %r108, %nctaid.x;
shl.b32 %r109, %r108, 5;
add.s32 %r116, %r109, %r116;
setp.lt.s32	%p21, %r116, %r44;
add.s32 %r115, %r115, 1;
@%p21 bra BB68_2;

BB68_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .align 16 .b8 _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0[16],
.param .align 16 .b8 _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1[16],
.param .align 8 .b8 _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<23>;
.reg .b16 %rs<9>;
.reg .b32 %r<123>;
.reg .f64 %fd<221>;
.reg .b64 %rd<68>;

	.shared .align 16 .b8 _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24605_36_non_const_XX[8192];

	.shared .align 16 .b8 _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24606_33_non_const_SDOT[2048];

ld.param.f64 %fd28, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0+8];
ld.param.f64 %fd27, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f64 %fd30, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1+8];
ld.param.f64 %fd29, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r47, %r48}, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r49, %r50}, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u64 %rd30, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
ld.param.u64 %rd29, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
cvta.to.global.u64 %rd1, %rd29;
mov.u32 %r1, %tid.x;
shr.s32 %r51, %r1, 31;
shr.u32 %r52, %r51, 27;
add.s32 %r53, %r1, %r52;
and.b32 %r54, %r53, -32;
sub.s32 %r2, %r1, %r54;
setp.lt.s32	%p3, %r49, 1;
@%p3 bra BB69_26;

cvta.to.global.u64 %rd3, %rd30;
shr.s32 %r60, %r53, 5;
setp.gt.s32	%p4, %r48, -1;
mov.u32 %r61, 1;
sub.s32 %r62, %r61, %r50;
mul.lo.s32 %r63, %r62, %r48;
selp.b32	%r7, 0, %r63, %p4;
mov.u32 %r64, %ctaid.x;
mul.wide.s32 %rd31, %r60, 512;
mov.u64 %rd32, _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd33, %rd32, %rd31;
mul.wide.s32 %rd34, %r2, 16;
add.s64 %rd4, %rd33, %rd34;
add.s32 %r65, %r50, 3;
shr.s32 %r66, %r65, 31;
shr.u32 %r67, %r66, 30;
add.s32 %r68, %r65, %r67;
shr.s32 %r69, %r68, 2;
mul.lo.s32 %r9, %r69, %r60;
add.s32 %r70, %r60, 1;
mul.lo.s32 %r10, %r69, %r70;
shl.b32 %r11, %r60, 7;
add.s32 %r71, %r11, %r2;
mul.wide.s32 %rd35, %r71, 16;
mov.u64 %rd36, _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd5, %rd36, %rd35;
mul.wide.s32 %rd37, %r11, 16;
add.s64 %rd6, %rd36, %rd37;
mul.lo.s32 %r72, %r47, %r69;
mad.lo.s32 %r73, %r72, %r60, %r2;
mad.lo.s32 %r13, %r64, 32, %r73;
mul.wide.s32 %rd8, %r47, 16;
shl.b32 %r74, %r48, 5;
mul.wide.s32 %rd9, %r74, 16;
mov.u32 %r113, 0;
mov.u32 %r112, %r113;

BB69_2:
mov.u32 %r103, %ctaid.x;
mov.u32 %r75, %nctaid.x;
shl.b32 %r76, %r75, 5;
mad.lo.s32 %r17, %r76, %r112, %r13;
shl.b32 %r78, %r103, 5;
add.s32 %r18, %r78, %r113;
setp.ge.s32	%p5, %r18, %r49;
@%p5 bra BB69_26;

add.s32 %r19, %r18, %r2;
mov.f64 %fd31, 0d0000000000000000;
st.shared.v2.f64 [%rd4], {%fd31, %fd31};
setp.ge.s32	%p6, %r9, %r10;
@%p6 bra BB69_21;

mov.u32 %r114, 0;
mov.u32 %r115, %r9;

BB69_5:
mov.u32 %r21, %r115;
add.s32 %r80, %r21, 128;
min.s32 %r81, %r80, %r50;
min.s32 %r22, %r81, %r10;
bar.sync 0;
add.s32 %r23, %r21, %r2;
mad.lo.s32 %r24, %r23, %r48, %r7;
add.s32 %r82, %r22, -96;
setp.lt.s32	%p7, %r23, %r82;
mul.wide.s32 %rd38, %r24, 16;
add.s64 %rd10, %rd1, %rd38;
add.s64 %rd11, %rd10, %rd9;
add.s64 %rd12, %rd11, %rd9;
@%p7 bra BB69_12;
bra.uni BB69_6;

BB69_12:
add.s64 %rd63, %rd10, %rd9;
ld.global.v2.f64 {%fd86, %fd87}, [%rd10];
mul.f64 %fd90, %fd27, %fd86;
mul.f64 %fd91, %fd28, %fd87;
mul.f64 %fd92, %fd28, %fd86;
sub.f64 %fd93, %fd90, %fd91;
fma.rn.f64 %fd94, %fd27, %fd87, %fd92;
st.shared.v2.f64 [%rd5], {%fd93, %fd94};
ld.global.v2.f64 {%fd95, %fd96}, [%rd63];
mul.f64 %fd99, %fd27, %fd95;
mul.f64 %fd100, %fd28, %fd96;
mul.f64 %fd101, %fd28, %fd95;
sub.f64 %fd102, %fd99, %fd100;
fma.rn.f64 %fd103, %fd27, %fd96, %fd101;
st.shared.v2.f64 [%rd5+512], {%fd102, %fd103};
ld.global.v2.f64 {%fd104, %fd105}, [%rd12];
mul.f64 %fd108, %fd27, %fd104;
mul.f64 %fd109, %fd28, %fd105;
mul.f64 %fd110, %fd28, %fd104;
sub.f64 %fd111, %fd108, %fd109;
fma.rn.f64 %fd112, %fd27, %fd105, %fd110;
st.shared.v2.f64 [%rd5+1024], {%fd111, %fd112};
add.s64 %rd41, %rd12, %rd9;
ld.global.v2.f64 {%fd113, %fd114}, [%rd41];
mul.f64 %fd117, %fd27, %fd113;
mul.f64 %fd118, %fd28, %fd114;
mul.f64 %fd119, %fd28, %fd113;
fma.rn.f64 %fd120, %fd27, %fd114, %fd119;
sub.f64 %fd121, %fd117, %fd118;
st.shared.v2.f64 [%rd5+1536], {%fd121, %fd120};
bra.uni BB69_13;

BB69_6:
add.s32 %r83, %r22, -64;
setp.lt.s32	%p8, %r23, %r83;
@%p8 bra BB69_11;
bra.uni BB69_7;

BB69_11:
add.s64 %rd62, %rd10, %rd9;
ld.global.v2.f64 {%fd59, %fd60}, [%rd10];
mul.f64 %fd63, %fd27, %fd59;
mul.f64 %fd64, %fd28, %fd60;
mul.f64 %fd65, %fd28, %fd59;
sub.f64 %fd66, %fd63, %fd64;
fma.rn.f64 %fd67, %fd27, %fd60, %fd65;
st.shared.v2.f64 [%rd5], {%fd66, %fd67};
ld.global.v2.f64 {%fd68, %fd69}, [%rd62];
mul.f64 %fd72, %fd27, %fd68;
mul.f64 %fd73, %fd28, %fd69;
mul.f64 %fd74, %fd28, %fd68;
sub.f64 %fd75, %fd72, %fd73;
fma.rn.f64 %fd76, %fd27, %fd69, %fd74;
st.shared.v2.f64 [%rd5+512], {%fd75, %fd76};
ld.global.v2.f64 {%fd77, %fd78}, [%rd12];
mul.f64 %fd81, %fd27, %fd77;
mul.f64 %fd82, %fd28, %fd78;
mul.f64 %fd83, %fd28, %fd77;
sub.f64 %fd84, %fd81, %fd82;
fma.rn.f64 %fd85, %fd27, %fd78, %fd83;
st.shared.v2.f64 [%rd5+1024], {%fd84, %fd85};
bra.uni BB69_13;

BB69_7:
add.s32 %r84, %r22, -32;
setp.lt.s32	%p9, %r23, %r84;
@%p9 bra BB69_10;
bra.uni BB69_8;

BB69_10:
shl.b32 %r106, %r48, 5;
ld.global.v2.f64 {%fd41, %fd42}, [%rd10];
mul.f64 %fd45, %fd27, %fd41;
mul.f64 %fd46, %fd28, %fd42;
mul.f64 %fd47, %fd28, %fd41;
sub.f64 %fd48, %fd45, %fd46;
fma.rn.f64 %fd49, %fd27, %fd42, %fd47;
st.shared.v2.f64 [%rd5], {%fd48, %fd49};
add.s32 %r86, %r24, %r106;
mul.wide.s32 %rd39, %r86, 16;
add.s64 %rd40, %rd1, %rd39;
ld.global.v2.f64 {%fd50, %fd51}, [%rd40];
mul.f64 %fd54, %fd27, %fd50;
mul.f64 %fd55, %fd28, %fd51;
mul.f64 %fd56, %fd28, %fd50;
fma.rn.f64 %fd57, %fd27, %fd51, %fd56;
sub.f64 %fd58, %fd54, %fd55;
st.shared.v2.f64 [%rd5+512], {%fd58, %fd57};
bra.uni BB69_13;

BB69_8:
setp.ge.s32	%p10, %r23, %r22;
@%p10 bra BB69_13;

ld.global.v2.f64 {%fd32, %fd33}, [%rd10];
mul.f64 %fd36, %fd27, %fd32;
mul.f64 %fd37, %fd28, %fd33;
mul.f64 %fd38, %fd28, %fd32;
sub.f64 %fd39, %fd36, %fd37;
fma.rn.f64 %fd40, %fd27, %fd33, %fd38;
st.shared.v2.f64 [%rd5], {%fd39, %fd40};

BB69_13:
setp.lt.s32	%p1, %r19, %r49;
bar.sync 0;
@!%p1 bra BB69_20;
bra.uni BB69_14;

BB69_14:
mov.f64 %fd216, 0d0000000000000000;
mov.u64 %rd65, %rd6;
mad.lo.s32 %r121, %r21, %r47, %r19;
sub.s32 %r26, %r22, %r21;
add.s32 %r88, %r26, -3;
shl.b32 %r89, %r47, 7;
mad.lo.s32 %r90, %r89, %r114, %r17;
mul.wide.s32 %rd42, %r90, 16;
add.s64 %rd64, %rd28, %rd42;
mov.f64 %fd215, %fd216;
mov.f64 %fd212, %fd216;
mov.f64 %fd213, %fd216;
mov.u32 %r116, 0;
setp.lt.s32	%p11, %r88, 1;
mov.u32 %r119, %r11;
mov.u32 %r120, %r11;
@%p11 bra BB69_16;

BB69_15:
mov.u32 %r28, %r120;
shl.b32 %r108, %r47, 2;
mul.wide.s32 %rd61, %r108, 16;

	ld.global.cv.v2.f64 {%fd126, %fd127}, [%rd64];

	ld.shared.v2.f64 {%fd134, %fd135}, [%rd65];
fma.rn.f64 %fd138, %fd126, %fd134, %fd213;
fma.rn.f64 %fd139, %fd126, %fd135, %fd216;
mul.f64 %fd140, %fd127, %fd135;
sub.f64 %fd141, %fd138, %fd140;
fma.rn.f64 %fd142, %fd127, %fd134, %fd139;
add.s64 %rd44, %rd64, %rd8;

	ld.global.cv.v2.f64 {%fd128, %fd129}, [%rd44];

	ld.shared.v2.f64 {%fd143, %fd144}, [%rd65+16];
fma.rn.f64 %fd147, %fd128, %fd143, %fd141;
fma.rn.f64 %fd148, %fd128, %fd144, %fd142;
mul.f64 %fd149, %fd129, %fd144;
sub.f64 %fd150, %fd147, %fd149;
fma.rn.f64 %fd151, %fd129, %fd143, %fd148;
add.s64 %rd45, %rd44, %rd8;

	ld.global.cv.v2.f64 {%fd130, %fd131}, [%rd45];

	ld.shared.v2.f64 {%fd152, %fd153}, [%rd65+32];
fma.rn.f64 %fd156, %fd130, %fd152, %fd150;
fma.rn.f64 %fd157, %fd130, %fd153, %fd151;
mul.f64 %fd158, %fd131, %fd153;
sub.f64 %fd159, %fd156, %fd158;
fma.rn.f64 %fd160, %fd131, %fd152, %fd157;
add.s64 %rd46, %rd45, %rd8;

	ld.global.cv.v2.f64 {%fd132, %fd133}, [%rd46];

	ld.shared.v2.f64 {%fd161, %fd162}, [%rd65+48];
fma.rn.f64 %fd165, %fd132, %fd161, %fd159;
fma.rn.f64 %fd166, %fd132, %fd162, %fd160;
mul.f64 %fd167, %fd133, %fd162;
sub.f64 %fd213, %fd165, %fd167;
fma.rn.f64 %fd216, %fd133, %fd161, %fd166;
add.s32 %r30, %r28, 4;
add.s32 %r121, %r121, %r108;
add.s64 %rd65, %rd65, 64;
add.s64 %rd64, %rd64, %rd61;
add.s32 %r116, %r116, 4;
setp.lt.s32	%p12, %r116, %r88;
mov.u32 %r119, %r30;
mov.u32 %r120, %r30;
mov.f64 %fd212, %fd213;
mov.f64 %fd215, %fd216;
@%p12 bra BB69_15;

BB69_16:
sub.s32 %r92, %r119, %r11;
mov.f64 %fd218, %fd212;
mov.f64 %fd217, %fd215;
setp.ge.s32	%p13, %r92, %r26;
@%p13 bra BB69_19;

neg.s32 %r107, %r11;
mov.u64 %rd60, _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24605_36_non_const_XX;
mul.wide.s32 %rd47, %r119, 16;
add.s64 %rd67, %rd60, %rd47;
add.s32 %r122, %r107, %r119;
mul.wide.s32 %rd49, %r121, 16;
add.s64 %rd66, %rd28, %rd49;

BB69_18:

	ld.global.cv.v2.f64 {%fd168, %fd169}, [%rd66];

	ld.shared.v2.f64 {%fd170, %fd171}, [%rd67];
fma.rn.f64 %fd174, %fd168, %fd170, %fd218;
fma.rn.f64 %fd175, %fd168, %fd171, %fd217;
mul.f64 %fd176, %fd169, %fd171;
sub.f64 %fd218, %fd174, %fd176;
fma.rn.f64 %fd217, %fd169, %fd170, %fd175;
add.s64 %rd67, %rd67, 16;
add.s64 %rd66, %rd66, %rd8;
add.s32 %r122, %r122, 1;
setp.lt.s32	%p14, %r122, %r26;
@%p14 bra BB69_18;

BB69_19:
ld.shared.v2.f64 {%fd177, %fd178}, [%rd4];
add.f64 %fd181, %fd217, %fd178;
add.f64 %fd182, %fd218, %fd177;
st.shared.v2.f64 [%rd4], {%fd182, %fd181};

BB69_20:
add.s32 %r109, %r21, 128;
setp.lt.s32	%p15, %r109, %r10;
add.s32 %r114, %r114, 1;
mov.u32 %r115, %r109;
@%p15 bra BB69_5;

BB69_21:
mov.u32 %r102, %tid.x;
add.s32 %r94, %r102, 31;
setp.lt.u32	%p2, %r94, 63;
bar.sync 0;
setp.lt.s32	%p16, %r19, %r49;
and.pred %p17, %p16, %p2;
@!%p17 bra BB69_25;
bra.uni BB69_22;

BB69_22:
ld.param.u32 %r105, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
mov.u32 %r104, 1;
mul.wide.s32 %rd59, %r2, 16;
mov.u64 %rd58, _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd53, %rd58, %rd59;
ld.shared.v2.f64 {%fd183, %fd184}, [%rd53];
ld.shared.v2.f64 {%fd187, %fd188}, [%rd53+512];
add.f64 %fd191, %fd187, %fd183;
add.f64 %fd192, %fd188, %fd184;
ld.shared.v2.f64 {%fd193, %fd194}, [%rd53+1024];
add.f64 %fd197, %fd193, %fd191;
add.f64 %fd198, %fd194, %fd192;
ld.shared.v2.f64 {%fd199, %fd200}, [%rd53+1536];
add.f64 %fd219, %fd199, %fd197;
add.f64 %fd220, %fd200, %fd198;
st.shared.v2.f64 [%rd53], {%fd219, %fd220};
sub.s32 %r96, %r104, %r49;
mul.lo.s32 %r97, %r96, %r105;
setp.gt.s32	%p18, %r105, -1;
selp.b32	%r98, 0, %r97, %p18;
mad.lo.s32 %r99, %r19, %r105, %r98;
mul.wide.s32 %rd54, %r99, 16;
add.s64 %rd25, %rd3, %rd54;
setp.neu.f64	%p19, %fd30, 0d0000000000000000;
setp.neu.f64	%p20, %fd29, 0d0000000000000000;
or.pred %p21, %p20, %p19;
@!%p21 bra BB69_24;
bra.uni BB69_23;

BB69_23:
ld.global.v2.f64 {%fd203, %fd204}, [%rd25];
fma.rn.f64 %fd207, %fd29, %fd203, %fd219;
fma.rn.f64 %fd208, %fd29, %fd204, %fd220;
mul.f64 %fd209, %fd30, %fd204;
fma.rn.f64 %fd220, %fd30, %fd203, %fd208;
sub.f64 %fd219, %fd207, %fd209;
st.shared.v2.f64 [%rd53], {%fd219, %fd220};

BB69_24:
st.global.v2.f64 [%rd25], {%fd219, %fd220};

BB69_25:
bar.sync 0;
mov.u32 %r111, %nctaid.x;
shl.b32 %r110, %r111, 5;
add.s32 %r113, %r110, %r113;
setp.lt.s32	%p22, %r113, %r49;
add.s32 %r112, %r112, 1;
@%p22 bra BB69_2;

BB69_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<22>;
.reg .b16 %rs<9>;
.reg .b32 %r<111>;
.reg .f64 %fd<221>;
.reg .b64 %rd<62>;

	.shared .align 16 .b8 _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX[8192];

	.shared .align 16 .b8 _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT[2048];

ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r1, %tid.x;
shr.s32 %r48, %r1, 31;
shr.u32 %r49, %r48, 27;
add.s32 %r50, %r1, %r49;
and.b32 %r51, %r50, -32;
sub.s32 %r2, %r1, %r51;
setp.lt.s32	%p3, %r46, 1;
@%p3 bra BB70_26;

cvta.to.global.u64 %rd29, %rd24;
cvta.to.global.u64 %rd1, %rd25;
cvta.to.global.u64 %rd3, %rd27;
cvta.to.global.u64 %rd4, %rd28;
ld.global.v2.f64 {%fd27, %fd28}, [%rd29];
shr.s32 %r57, %r50, 5;
mov.u32 %r58, %ctaid.x;
mul.wide.s32 %rd30, %r57, 512;
mov.u64 %rd31, _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 16;
add.s64 %rd5, %rd32, %rd33;
add.s32 %r59, %r47, 3;
shr.s32 %r60, %r59, 31;
shr.u32 %r61, %r60, 30;
add.s32 %r62, %r59, %r61;
shr.s32 %r63, %r62, 2;
mul.lo.s32 %r8, %r63, %r57;
add.s32 %r64, %r57, 1;
mul.lo.s32 %r9, %r63, %r64;
shl.b32 %r10, %r57, 7;
add.s32 %r65, %r10, %r2;
mul.wide.s32 %rd34, %r65, 16;
mov.u64 %rd35, _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
mul.wide.s32 %rd36, %r10, 16;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r66, %r44, %r63;
mad.lo.s32 %r67, %r66, %r57, %r2;
mad.lo.s32 %r12, %r58, 32, %r67;
mul.wide.s32 %rd9, %r44, 16;
mov.u32 %r101, 0;
mov.u32 %r100, %r101;

BB70_2:
mov.u32 %r96, %ctaid.x;
shl.b32 %r69, %r96, 5;
add.s32 %r16, %r69, %r101;
setp.ge.s32	%p4, %r16, %r46;
@%p4 bra BB70_26;

add.s32 %r17, %r16, %r2;
mov.f64 %fd29, 0d0000000000000000;
st.shared.v2.f64 [%rd5], {%fd29, %fd29};
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB70_21;

mov.u32 %r102, 0;
mov.u32 %r103, %r8;

BB70_5:
mov.u32 %r19, %r103;
add.s32 %r71, %r19, 128;
min.s32 %r72, %r71, %r47;
min.s32 %r20, %r72, %r9;
bar.sync 0;
add.s32 %r21, %r19, %r2;
mul.lo.s32 %r73, %r21, %r45;
add.s32 %r74, %r20, -96;
setp.lt.s32	%p6, %r21, %r74;
mul.wide.s32 %rd37, %r73, 16;
add.s64 %rd10, %rd3, %rd37;
@%p6 bra BB70_12;
bra.uni BB70_6;

BB70_12:
ld.global.v2.f64 {%fd84, %fd85}, [%rd10];
mul.f64 %fd88, %fd27, %fd84;
mul.f64 %fd89, %fd28, %fd85;
mul.f64 %fd90, %fd28, %fd84;
sub.f64 %fd91, %fd88, %fd89;
fma.rn.f64 %fd92, %fd27, %fd85, %fd90;
ld.global.v2.f64 {%fd93, %fd94}, [%rd10+512];
ld.global.v2.f64 {%fd95, %fd96}, [%rd10+1024];
ld.global.v2.f64 {%fd97, %fd98}, [%rd10+1536];
st.shared.v2.f64 [%rd6], {%fd91, %fd92};
mul.f64 %fd101, %fd27, %fd93;
mul.f64 %fd102, %fd28, %fd94;
mul.f64 %fd103, %fd28, %fd93;
sub.f64 %fd104, %fd101, %fd102;
fma.rn.f64 %fd105, %fd27, %fd94, %fd103;
st.shared.v2.f64 [%rd6+512], {%fd104, %fd105};
mul.f64 %fd108, %fd27, %fd95;
mul.f64 %fd109, %fd28, %fd96;
mul.f64 %fd110, %fd28, %fd95;
sub.f64 %fd111, %fd108, %fd109;
fma.rn.f64 %fd112, %fd27, %fd96, %fd110;
st.shared.v2.f64 [%rd6+1024], {%fd111, %fd112};
mul.f64 %fd115, %fd27, %fd97;
mul.f64 %fd116, %fd28, %fd98;
mul.f64 %fd117, %fd28, %fd97;
sub.f64 %fd118, %fd115, %fd116;
fma.rn.f64 %fd119, %fd27, %fd98, %fd117;
st.shared.v2.f64 [%rd6+1536], {%fd118, %fd119};
bra.uni BB70_13;

BB70_6:
add.s32 %r75, %r20, -64;
setp.lt.s32	%p7, %r21, %r75;
@%p7 bra BB70_11;
bra.uni BB70_7;

BB70_11:
ld.global.v2.f64 {%fd57, %fd58}, [%rd10];
mul.f64 %fd61, %fd27, %fd57;
mul.f64 %fd62, %fd28, %fd58;
mul.f64 %fd63, %fd28, %fd57;
sub.f64 %fd64, %fd61, %fd62;
fma.rn.f64 %fd65, %fd27, %fd58, %fd63;
ld.global.v2.f64 {%fd66, %fd67}, [%rd10+512];
ld.global.v2.f64 {%fd68, %fd69}, [%rd10+1024];
st.shared.v2.f64 [%rd6], {%fd64, %fd65};
mul.f64 %fd72, %fd27, %fd66;
mul.f64 %fd73, %fd28, %fd67;
mul.f64 %fd74, %fd28, %fd66;
sub.f64 %fd75, %fd72, %fd73;
fma.rn.f64 %fd76, %fd27, %fd67, %fd74;
st.shared.v2.f64 [%rd6+512], {%fd75, %fd76};
mul.f64 %fd79, %fd27, %fd68;
mul.f64 %fd80, %fd28, %fd69;
mul.f64 %fd81, %fd28, %fd68;
sub.f64 %fd82, %fd79, %fd80;
fma.rn.f64 %fd83, %fd27, %fd69, %fd81;
st.shared.v2.f64 [%rd6+1024], {%fd82, %fd83};
bra.uni BB70_13;

BB70_7:
add.s32 %r76, %r20, -32;
setp.lt.s32	%p8, %r21, %r76;
@%p8 bra BB70_10;
bra.uni BB70_8;

BB70_10:
ld.global.v2.f64 {%fd39, %fd40}, [%rd10];
mul.f64 %fd43, %fd27, %fd39;
mul.f64 %fd44, %fd28, %fd40;
mul.f64 %fd45, %fd28, %fd39;
sub.f64 %fd46, %fd43, %fd44;
fma.rn.f64 %fd47, %fd27, %fd40, %fd45;
ld.global.v2.f64 {%fd48, %fd49}, [%rd10+512];
st.shared.v2.f64 [%rd6], {%fd46, %fd47};
mul.f64 %fd52, %fd27, %fd48;
mul.f64 %fd53, %fd28, %fd49;
mul.f64 %fd54, %fd28, %fd48;
sub.f64 %fd55, %fd52, %fd53;
fma.rn.f64 %fd56, %fd27, %fd49, %fd54;
st.shared.v2.f64 [%rd6+512], {%fd55, %fd56};
bra.uni BB70_13;

BB70_8:
setp.ge.s32	%p9, %r21, %r20;
@%p9 bra BB70_13;

ld.global.v2.f64 {%fd30, %fd31}, [%rd10];
mul.f64 %fd34, %fd27, %fd30;
mul.f64 %fd35, %fd28, %fd31;
mul.f64 %fd36, %fd28, %fd30;
sub.f64 %fd37, %fd34, %fd35;
fma.rn.f64 %fd38, %fd27, %fd31, %fd36;
st.shared.v2.f64 [%rd6], {%fd37, %fd38};

BB70_13:
setp.lt.s32	%p1, %r17, %r46;
bar.sync 0;
@!%p1 bra BB70_20;
bra.uni BB70_14;

BB70_14:
mov.f64 %fd216, 0d0000000000000000;
shl.b32 %r78, %r44, 7;
mov.u32 %r79, %nctaid.x;
shl.b32 %r80, %r79, 5;
mad.lo.s32 %r81, %r80, %r100, %r12;
mad.lo.s32 %r82, %r78, %r102, %r81;
mul.wide.s32 %rd38, %r82, 16;
add.s64 %rd58, %rd26, %rd38;
mov.u64 %rd59, %rd7;
mad.lo.s32 %r109, %r19, %r44, %r17;
sub.s32 %r23, %r20, %r19;
add.s32 %r83, %r23, -3;
mov.f64 %fd215, %fd216;
mov.f64 %fd212, %fd216;
mov.f64 %fd213, %fd216;
mov.u32 %r104, 0;
setp.lt.s32	%p10, %r83, 1;
mov.u32 %r107, %r10;
mov.u32 %r108, %r10;
@%p10 bra BB70_16;

BB70_15:
mov.u32 %r25, %r108;
shl.b32 %r99, %r44, 2;
mul.wide.s32 %rd57, %r99, 16;

	ld.global.cv.v2.f64 {%fd124, %fd125}, [%rd58];

	ld.shared.v2.f64 {%fd132, %fd133}, [%rd59];
fma.rn.f64 %fd136, %fd124, %fd132, %fd213;
fma.rn.f64 %fd137, %fd124, %fd133, %fd216;
mul.f64 %fd138, %fd125, %fd133;
sub.f64 %fd139, %fd136, %fd138;
fma.rn.f64 %fd140, %fd125, %fd132, %fd137;
add.s64 %rd40, %rd58, %rd9;

	ld.global.cv.v2.f64 {%fd126, %fd127}, [%rd40];

	ld.shared.v2.f64 {%fd141, %fd142}, [%rd59+16];
fma.rn.f64 %fd145, %fd126, %fd141, %fd139;
fma.rn.f64 %fd146, %fd126, %fd142, %fd140;
mul.f64 %fd147, %fd127, %fd142;
sub.f64 %fd148, %fd145, %fd147;
fma.rn.f64 %fd149, %fd127, %fd141, %fd146;
add.s64 %rd41, %rd40, %rd9;

	ld.global.cv.v2.f64 {%fd128, %fd129}, [%rd41];

	ld.shared.v2.f64 {%fd150, %fd151}, [%rd59+32];
fma.rn.f64 %fd154, %fd128, %fd150, %fd148;
fma.rn.f64 %fd155, %fd128, %fd151, %fd149;
mul.f64 %fd156, %fd129, %fd151;
sub.f64 %fd157, %fd154, %fd156;
fma.rn.f64 %fd158, %fd129, %fd150, %fd155;
add.s64 %rd42, %rd41, %rd9;

	ld.global.cv.v2.f64 {%fd130, %fd131}, [%rd42];

	ld.shared.v2.f64 {%fd159, %fd160}, [%rd59+48];
fma.rn.f64 %fd163, %fd130, %fd159, %fd157;
fma.rn.f64 %fd164, %fd130, %fd160, %fd158;
mul.f64 %fd165, %fd131, %fd160;
sub.f64 %fd213, %fd163, %fd165;
fma.rn.f64 %fd216, %fd131, %fd159, %fd164;
add.s32 %r27, %r25, 4;
add.s32 %r109, %r109, %r99;
add.s64 %rd59, %rd59, 64;
add.s64 %rd58, %rd58, %rd57;
add.s32 %r104, %r104, 4;
setp.lt.s32	%p11, %r104, %r83;
mov.u32 %r107, %r27;
mov.u32 %r108, %r27;
mov.f64 %fd212, %fd213;
mov.f64 %fd215, %fd216;
@%p11 bra BB70_15;

BB70_16:
sub.s32 %r85, %r107, %r10;
mov.f64 %fd218, %fd212;
mov.f64 %fd217, %fd215;
setp.ge.s32	%p12, %r85, %r23;
@%p12 bra BB70_19;

neg.s32 %r98, %r10;
mov.u64 %rd56, _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
mul.wide.s32 %rd43, %r107, 16;
add.s64 %rd61, %rd56, %rd43;
add.s32 %r110, %r98, %r107;
mul.wide.s32 %rd45, %r109, 16;
add.s64 %rd60, %rd26, %rd45;

BB70_18:

	ld.global.cv.v2.f64 {%fd166, %fd167}, [%rd60];

	ld.shared.v2.f64 {%fd168, %fd169}, [%rd61];
fma.rn.f64 %fd172, %fd166, %fd168, %fd218;
fma.rn.f64 %fd173, %fd166, %fd169, %fd217;
mul.f64 %fd174, %fd167, %fd169;
sub.f64 %fd218, %fd172, %fd174;
fma.rn.f64 %fd217, %fd167, %fd168, %fd173;
add.s64 %rd61, %rd61, 16;
add.s64 %rd60, %rd60, %rd9;
add.s32 %r110, %r110, 1;
setp.lt.s32	%p13, %r110, %r23;
@%p13 bra BB70_18;

BB70_19:
ld.shared.v2.f64 {%fd175, %fd176}, [%rd5];
add.f64 %fd179, %fd217, %fd176;
add.f64 %fd180, %fd218, %fd175;
st.shared.v2.f64 [%rd5], {%fd180, %fd179};

BB70_20:
setp.lt.s32	%p14, %r71, %r9;
add.s32 %r102, %r102, 1;
mov.u32 %r103, %r71;
@%p14 bra BB70_5;

BB70_21:
mov.u32 %r95, %tid.x;
add.s32 %r87, %r95, 31;
setp.lt.u32	%p2, %r87, 63;
bar.sync 0;
setp.lt.s32	%p15, %r17, %r46;
and.pred %p16, %p15, %p2;
@!%p16 bra BB70_25;
bra.uni BB70_22;

BB70_22:
ld.param.u32 %r97, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
mul.wide.s32 %rd55, %r2, 16;
mov.u64 %rd54, _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd49, %rd54, %rd55;
ld.shared.v2.f64 {%fd181, %fd182}, [%rd49];
ld.shared.v2.f64 {%fd185, %fd186}, [%rd49+512];
add.f64 %fd189, %fd185, %fd181;
add.f64 %fd190, %fd186, %fd182;
ld.shared.v2.f64 {%fd191, %fd192}, [%rd49+1024];
add.f64 %fd195, %fd191, %fd189;
add.f64 %fd196, %fd192, %fd190;
ld.shared.v2.f64 {%fd197, %fd198}, [%rd49+1536];
add.f64 %fd219, %fd197, %fd195;
add.f64 %fd220, %fd198, %fd196;
st.shared.v2.f64 [%rd49], {%fd219, %fd220};
mov.u32 %r88, 1;
sub.s32 %r89, %r88, %r46;
mul.lo.s32 %r90, %r89, %r97;
setp.gt.s32	%p17, %r97, -1;
selp.b32	%r91, 0, %r90, %p17;
mad.lo.s32 %r92, %r17, %r97, %r91;
ld.global.v2.f64 {%fd201, %fd202}, [%rd1];
setp.neu.f64	%p18, %fd201, 0d0000000000000000;
setp.neu.f64	%p19, %fd202, 0d0000000000000000;
or.pred %p20, %p18, %p19;
mul.wide.s32 %rd50, %r92, 16;
add.s64 %rd23, %rd4, %rd50;
@!%p20 bra BB70_24;
bra.uni BB70_23;

BB70_23:
ld.global.v2.f64 {%fd203, %fd204}, [%rd23];
fma.rn.f64 %fd207, %fd201, %fd203, %fd219;
fma.rn.f64 %fd208, %fd201, %fd204, %fd220;
mul.f64 %fd209, %fd202, %fd204;
fma.rn.f64 %fd220, %fd202, %fd203, %fd208;
sub.f64 %fd219, %fd207, %fd209;
st.shared.v2.f64 [%rd49], {%fd219, %fd220};

BB70_24:
st.global.v2.f64 [%rd23], {%fd219, %fd220};

BB70_25:
bar.sync 0;
mov.u32 %r93, %nctaid.x;
shl.b32 %r94, %r93, 5;
add.s32 %r101, %r94, %r101;
setp.lt.s32	%p21, %r101, %r46;
add.s32 %r100, %r100, 1;
@%p21 bra BB70_2;

BB70_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<23>;
.reg .b16 %rs<9>;
.reg .b32 %r<119>;
.reg .f64 %fd<221>;
.reg .b64 %rd<71>;

	.shared .align 16 .b8 _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX[8192];

	.shared .align 16 .b8 _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT[2048];

ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r48, %r49}, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
cvta.to.global.u64 %rd1, %rd27;
mov.u32 %r2, %tid.x;
shr.s32 %r50, %r2, 31;
shr.u32 %r51, %r50, 27;
add.s32 %r52, %r2, %r51;
and.b32 %r53, %r52, -32;
sub.s32 %r3, %r2, %r53;
setp.lt.s32	%p3, %r48, 1;
@%p3 bra BB71_26;

cvta.to.global.u64 %rd29, %rd24;
cvta.to.global.u64 %rd2, %rd25;
cvta.to.global.u64 %rd4, %rd28;
ld.global.v2.f64 {%fd27, %fd28}, [%rd29];
shr.s32 %r59, %r52, 5;
mov.u32 %r60, %ctaid.x;
mul.wide.s32 %rd30, %r59, 512;
mov.u64 %rd31, _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r3, 16;
add.s64 %rd5, %rd32, %rd33;
add.s32 %r61, %r49, 3;
shr.s32 %r62, %r61, 31;
shr.u32 %r63, %r62, 30;
add.s32 %r64, %r61, %r63;
shr.s32 %r65, %r64, 2;
mul.lo.s32 %r8, %r65, %r59;
add.s32 %r66, %r59, 1;
mul.lo.s32 %r9, %r65, %r66;
shl.b32 %r10, %r59, 7;
add.s32 %r67, %r10, %r3;
mul.wide.s32 %rd34, %r67, 16;
mov.u64 %rd35, _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
mul.wide.s32 %rd36, %r10, 16;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r68, %r46, %r65;
mad.lo.s32 %r69, %r68, %r59, %r3;
mad.lo.s32 %r12, %r60, 32, %r69;
mul.wide.s32 %rd9, %r46, 16;
mov.u32 %r109, 0;
mov.u32 %r108, %r109;

BB71_2:
mov.u32 %r104, %ctaid.x;
shl.b32 %r71, %r104, 5;
add.s32 %r16, %r71, %r109;
setp.ge.s32	%p4, %r16, %r48;
@%p4 bra BB71_26;

add.s32 %r17, %r16, %r3;
mov.f64 %fd29, 0d0000000000000000;
st.shared.v2.f64 [%rd5], {%fd29, %fd29};
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB71_21;

mov.u32 %r110, 0;
mov.u32 %r111, %r8;

BB71_5:
mov.u32 %r19, %r111;
mov.u32 %r73, %nctaid.x;
shl.b32 %r74, %r73, 5;
mad.lo.s32 %r20, %r74, %r108, %r12;
add.s32 %r75, %r19, 128;
min.s32 %r76, %r75, %r49;
min.s32 %r21, %r76, %r9;
bar.sync 0;
add.s32 %r22, %r19, %r3;
mov.u32 %r77, 1;
sub.s32 %r78, %r77, %r49;
mul.lo.s32 %r79, %r78, %r47;
setp.gt.s32	%p6, %r47, -1;
selp.b32	%r80, 0, %r79, %p6;
mad.lo.s32 %r23, %r22, %r47, %r80;
add.s32 %r81, %r21, -96;
setp.lt.s32	%p7, %r22, %r81;
mul.wide.s32 %rd37, %r23, 16;
add.s64 %rd10, %rd1, %rd37;
@%p7 bra BB71_12;
bra.uni BB71_6;

BB71_12:
ld.global.v2.f64 {%fd84, %fd85}, [%rd10];
mul.f64 %fd88, %fd27, %fd84;
mul.f64 %fd89, %fd28, %fd85;
mul.f64 %fd90, %fd28, %fd84;
sub.f64 %fd91, %fd88, %fd89;
fma.rn.f64 %fd92, %fd27, %fd85, %fd90;
st.shared.v2.f64 [%rd6], {%fd91, %fd92};
shl.b32 %r87, %r47, 5;
mul.wide.s32 %rd43, %r87, 16;
add.s64 %rd44, %rd10, %rd43;
ld.global.v2.f64 {%fd93, %fd94}, [%rd44];
mul.f64 %fd97, %fd27, %fd93;
mul.f64 %fd98, %fd28, %fd94;
mul.f64 %fd99, %fd28, %fd93;
fma.rn.f64 %fd100, %fd27, %fd94, %fd99;
sub.f64 %fd101, %fd97, %fd98;
st.shared.v2.f64 [%rd6+512], {%fd101, %fd100};
add.s64 %rd45, %rd44, %rd43;
ld.global.v2.f64 {%fd102, %fd103}, [%rd45];
mul.f64 %fd106, %fd27, %fd102;
mul.f64 %fd107, %fd28, %fd103;
mul.f64 %fd108, %fd28, %fd102;
fma.rn.f64 %fd109, %fd27, %fd103, %fd108;
sub.f64 %fd110, %fd106, %fd107;
st.shared.v2.f64 [%rd6+1024], {%fd110, %fd109};
add.s64 %rd46, %rd45, %rd43;
ld.global.v2.f64 {%fd111, %fd112}, [%rd46];
mul.f64 %fd115, %fd27, %fd111;
mul.f64 %fd116, %fd28, %fd112;
mul.f64 %fd117, %fd28, %fd111;
fma.rn.f64 %fd118, %fd27, %fd112, %fd117;
sub.f64 %fd119, %fd115, %fd116;
st.shared.v2.f64 [%rd6+1536], {%fd119, %fd118};
bra.uni BB71_13;

BB71_6:
add.s32 %r82, %r21, -64;
setp.lt.s32	%p8, %r22, %r82;
@%p8 bra BB71_11;
bra.uni BB71_7;

BB71_11:
ld.global.v2.f64 {%fd57, %fd58}, [%rd10];
mul.f64 %fd61, %fd27, %fd57;
mul.f64 %fd62, %fd28, %fd58;
mul.f64 %fd63, %fd28, %fd57;
sub.f64 %fd64, %fd61, %fd62;
fma.rn.f64 %fd65, %fd27, %fd58, %fd63;
st.shared.v2.f64 [%rd6], {%fd64, %fd65};
shl.b32 %r86, %r47, 5;
mul.wide.s32 %rd40, %r86, 16;
add.s64 %rd41, %rd10, %rd40;
ld.global.v2.f64 {%fd66, %fd67}, [%rd41];
mul.f64 %fd70, %fd27, %fd66;
mul.f64 %fd71, %fd28, %fd67;
mul.f64 %fd72, %fd28, %fd66;
fma.rn.f64 %fd73, %fd27, %fd67, %fd72;
sub.f64 %fd74, %fd70, %fd71;
st.shared.v2.f64 [%rd6+512], {%fd74, %fd73};
add.s64 %rd42, %rd41, %rd40;
ld.global.v2.f64 {%fd75, %fd76}, [%rd42];
mul.f64 %fd79, %fd27, %fd75;
mul.f64 %fd80, %fd28, %fd76;
mul.f64 %fd81, %fd28, %fd75;
fma.rn.f64 %fd82, %fd27, %fd76, %fd81;
sub.f64 %fd83, %fd79, %fd80;
st.shared.v2.f64 [%rd6+1024], {%fd83, %fd82};
bra.uni BB71_13;

BB71_7:
add.s32 %r83, %r21, -32;
setp.lt.s32	%p9, %r22, %r83;
@%p9 bra BB71_10;
bra.uni BB71_8;

BB71_10:
ld.global.v2.f64 {%fd39, %fd40}, [%rd10];
mul.f64 %fd43, %fd27, %fd39;
mul.f64 %fd44, %fd28, %fd40;
mul.f64 %fd45, %fd28, %fd39;
sub.f64 %fd46, %fd43, %fd44;
fma.rn.f64 %fd47, %fd27, %fd40, %fd45;
st.shared.v2.f64 [%rd6], {%fd46, %fd47};
shl.b32 %r84, %r47, 5;
add.s32 %r85, %r23, %r84;
mul.wide.s32 %rd38, %r85, 16;
add.s64 %rd39, %rd1, %rd38;
ld.global.v2.f64 {%fd48, %fd49}, [%rd39];
mul.f64 %fd52, %fd27, %fd48;
mul.f64 %fd53, %fd28, %fd49;
mul.f64 %fd54, %fd28, %fd48;
fma.rn.f64 %fd55, %fd27, %fd49, %fd54;
sub.f64 %fd56, %fd52, %fd53;
st.shared.v2.f64 [%rd6+512], {%fd56, %fd55};
bra.uni BB71_13;

BB71_8:
setp.ge.s32	%p10, %r22, %r21;
@%p10 bra BB71_13;

ld.global.v2.f64 {%fd30, %fd31}, [%rd10];
mul.f64 %fd34, %fd27, %fd30;
mul.f64 %fd35, %fd28, %fd31;
mul.f64 %fd36, %fd28, %fd30;
sub.f64 %fd37, %fd34, %fd35;
fma.rn.f64 %fd38, %fd27, %fd31, %fd36;
st.shared.v2.f64 [%rd6], {%fd37, %fd38};

BB71_13:
setp.lt.s32	%p1, %r17, %r48;
bar.sync 0;
@!%p1 bra BB71_20;
bra.uni BB71_14;

BB71_14:
mov.f64 %fd216, 0d0000000000000000;
mov.u64 %rd68, %rd7;
mad.lo.s32 %r117, %r19, %r46, %r17;
sub.s32 %r25, %r21, %r19;
add.s32 %r89, %r25, -3;
shl.b32 %r90, %r46, 7;
mad.lo.s32 %r91, %r90, %r110, %r20;
mul.wide.s32 %rd47, %r91, 16;
add.s64 %rd67, %rd26, %rd47;
mov.f64 %fd215, %fd216;
mov.f64 %fd212, %fd216;
mov.f64 %fd213, %fd216;
mov.u32 %r112, 0;
setp.lt.s32	%p11, %r89, 1;
mov.u32 %r115, %r10;
mov.u32 %r116, %r10;
@%p11 bra BB71_16;

BB71_15:
mov.u32 %r27, %r116;
shl.b32 %r106, %r46, 2;
mul.wide.s32 %rd66, %r106, 16;

	ld.global.cv.v2.f64 {%fd124, %fd125}, [%rd67];

	ld.shared.v2.f64 {%fd132, %fd133}, [%rd68];
fma.rn.f64 %fd136, %fd124, %fd132, %fd213;
fma.rn.f64 %fd137, %fd124, %fd133, %fd216;
mul.f64 %fd138, %fd125, %fd133;
sub.f64 %fd139, %fd136, %fd138;
fma.rn.f64 %fd140, %fd125, %fd132, %fd137;
add.s64 %rd49, %rd67, %rd9;

	ld.global.cv.v2.f64 {%fd126, %fd127}, [%rd49];

	ld.shared.v2.f64 {%fd141, %fd142}, [%rd68+16];
fma.rn.f64 %fd145, %fd126, %fd141, %fd139;
fma.rn.f64 %fd146, %fd126, %fd142, %fd140;
mul.f64 %fd147, %fd127, %fd142;
sub.f64 %fd148, %fd145, %fd147;
fma.rn.f64 %fd149, %fd127, %fd141, %fd146;
add.s64 %rd50, %rd49, %rd9;

	ld.global.cv.v2.f64 {%fd128, %fd129}, [%rd50];

	ld.shared.v2.f64 {%fd150, %fd151}, [%rd68+32];
fma.rn.f64 %fd154, %fd128, %fd150, %fd148;
fma.rn.f64 %fd155, %fd128, %fd151, %fd149;
mul.f64 %fd156, %fd129, %fd151;
sub.f64 %fd157, %fd154, %fd156;
fma.rn.f64 %fd158, %fd129, %fd150, %fd155;
add.s64 %rd51, %rd50, %rd9;

	ld.global.cv.v2.f64 {%fd130, %fd131}, [%rd51];

	ld.shared.v2.f64 {%fd159, %fd160}, [%rd68+48];
fma.rn.f64 %fd163, %fd130, %fd159, %fd157;
fma.rn.f64 %fd164, %fd130, %fd160, %fd158;
mul.f64 %fd165, %fd131, %fd160;
sub.f64 %fd213, %fd163, %fd165;
fma.rn.f64 %fd216, %fd131, %fd159, %fd164;
add.s32 %r29, %r27, 4;
add.s32 %r117, %r117, %r106;
add.s64 %rd68, %rd68, 64;
add.s64 %rd67, %rd67, %rd66;
add.s32 %r112, %r112, 4;
setp.lt.s32	%p12, %r112, %r89;
mov.u32 %r115, %r29;
mov.u32 %r116, %r29;
mov.f64 %fd212, %fd213;
mov.f64 %fd215, %fd216;
@%p12 bra BB71_15;

BB71_16:
sub.s32 %r93, %r115, %r10;
mov.f64 %fd218, %fd212;
mov.f64 %fd217, %fd215;
setp.ge.s32	%p13, %r93, %r25;
@%p13 bra BB71_19;

neg.s32 %r105, %r10;
mov.u64 %rd65, _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
mul.wide.s32 %rd52, %r115, 16;
add.s64 %rd70, %rd65, %rd52;
add.s32 %r118, %r105, %r115;
mul.wide.s32 %rd54, %r117, 16;
add.s64 %rd69, %rd26, %rd54;

BB71_18:

	ld.global.cv.v2.f64 {%fd166, %fd167}, [%rd69];

	ld.shared.v2.f64 {%fd168, %fd169}, [%rd70];
fma.rn.f64 %fd172, %fd166, %fd168, %fd218;
fma.rn.f64 %fd173, %fd166, %fd169, %fd217;
mul.f64 %fd174, %fd167, %fd169;
sub.f64 %fd218, %fd172, %fd174;
fma.rn.f64 %fd217, %fd167, %fd168, %fd173;
add.s64 %rd70, %rd70, 16;
add.s64 %rd69, %rd69, %rd9;
add.s32 %r118, %r118, 1;
setp.lt.s32	%p14, %r118, %r25;
@%p14 bra BB71_18;

BB71_19:
ld.shared.v2.f64 {%fd175, %fd176}, [%rd5];
add.f64 %fd179, %fd217, %fd176;
add.f64 %fd180, %fd218, %fd175;
st.shared.v2.f64 [%rd5], {%fd180, %fd179};

BB71_20:
setp.lt.s32	%p15, %r75, %r9;
add.s32 %r110, %r110, 1;
mov.u32 %r111, %r75;
@%p15 bra BB71_5;

BB71_21:
mov.u32 %r103, %tid.x;
add.s32 %r95, %r103, 31;
setp.lt.u32	%p2, %r95, 63;
bar.sync 0;
setp.lt.s32	%p16, %r17, %r48;
and.pred %p17, %p16, %p2;
@!%p17 bra BB71_25;
bra.uni BB71_22;

BB71_22:
ld.param.u32 %r107, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
mul.wide.s32 %rd64, %r3, 16;
mov.u64 %rd63, _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd58, %rd63, %rd64;
ld.shared.v2.f64 {%fd181, %fd182}, [%rd58];
ld.shared.v2.f64 {%fd185, %fd186}, [%rd58+512];
add.f64 %fd189, %fd185, %fd181;
add.f64 %fd190, %fd186, %fd182;
ld.shared.v2.f64 {%fd191, %fd192}, [%rd58+1024];
add.f64 %fd195, %fd191, %fd189;
add.f64 %fd196, %fd192, %fd190;
ld.shared.v2.f64 {%fd197, %fd198}, [%rd58+1536];
add.f64 %fd219, %fd197, %fd195;
add.f64 %fd220, %fd198, %fd196;
st.shared.v2.f64 [%rd58], {%fd219, %fd220};
mov.u32 %r96, 1;
sub.s32 %r97, %r96, %r48;
mul.lo.s32 %r98, %r97, %r107;
setp.gt.s32	%p18, %r107, -1;
selp.b32	%r99, 0, %r98, %p18;
mad.lo.s32 %r100, %r17, %r107, %r99;
ld.global.v2.f64 {%fd201, %fd202}, [%rd2];
setp.neu.f64	%p19, %fd201, 0d0000000000000000;
setp.neu.f64	%p20, %fd202, 0d0000000000000000;
or.pred %p21, %p19, %p20;
mul.wide.s32 %rd59, %r100, 16;
add.s64 %rd23, %rd4, %rd59;
@!%p21 bra BB71_24;
bra.uni BB71_23;

BB71_23:
ld.global.v2.f64 {%fd203, %fd204}, [%rd23];
fma.rn.f64 %fd207, %fd201, %fd203, %fd219;
fma.rn.f64 %fd208, %fd201, %fd204, %fd220;
mul.f64 %fd209, %fd202, %fd204;
fma.rn.f64 %fd220, %fd202, %fd203, %fd208;
sub.f64 %fd219, %fd207, %fd209;
st.shared.v2.f64 [%rd58], {%fd219, %fd220};

BB71_24:
st.global.v2.f64 [%rd23], {%fd219, %fd220};

BB71_25:
bar.sync 0;
mov.u32 %r101, %nctaid.x;
shl.b32 %r102, %r101, 5;
add.s32 %r109, %r102, %r109;
setp.lt.s32	%p22, %r109, %r48;
add.s32 %r108, %r108, 1;
@%p22 bra BB71_2;

BB71_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .align 16 .b8 _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0[16],
.param .align 16 .b8 _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1[16],
.param .align 8 .b8 _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<22>;
.reg .b16 %rs<9>;
.reg .b32 %r<90>;
.reg .f64 %fd<293>;
.reg .b64 %rd<50>;

	.shared .align 16 .b8 _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24605_36_non_const_XX[8192];

	.shared .align 16 .b8 _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24606_33_non_const_SDOT[2048];

ld.param.f64 %fd28, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0+8];
ld.param.f64 %fd27, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f64 %fd30, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1+8];
ld.param.f64 %fd29, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r37, %r38}, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r39, %r40}, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u64 %rd19, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd18, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd1, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
mov.u32 %r1, %tid.x;
shr.s32 %r41, %r1, 31;
shr.u32 %r42, %r41, 29;
add.s32 %r43, %r1, %r42;
and.b32 %r44, %r43, -8;
sub.s32 %r2, %r1, %r44;
setp.lt.s32	%p3, %r39, 1;
@%p3 bra BB72_26;

cvta.to.global.u64 %rd2, %rd18;
cvta.to.global.u64 %rd3, %rd19;
shr.s32 %r49, %r43, 3;
mul.wide.s32 %rd20, %r49, 128;
mov.u64 %rd21, _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd22, %rd21, %rd20;
mul.wide.s32 %rd23, %r2, 16;
add.s64 %rd4, %rd22, %rd23;
add.s32 %r50, %r40, 15;
shr.s32 %r51, %r50, 31;
shr.u32 %r52, %r51, 28;
add.s32 %r53, %r50, %r52;
shr.s32 %r54, %r53, 4;
mul.lo.s32 %r8, %r54, %r49;
add.s32 %r55, %r49, 1;
mul.lo.s32 %r9, %r54, %r55;
shl.b32 %r10, %r49, 5;
add.s32 %r56, %r10, %r2;
mul.wide.s32 %rd24, %r56, 16;
mov.u64 %rd25, _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd5, %rd25, %rd24;
mul.wide.s32 %rd6, %r37, 16;
mov.u32 %r82, 0;

BB72_2:
mov.u32 %r57, %ctaid.x;
shl.b32 %r58, %r57, 3;
add.s32 %r14, %r58, %r82;
setp.ge.s32	%p4, %r14, %r39;
@%p4 bra BB72_26;

add.s32 %r15, %r14, %r2;
mov.f64 %fd31, 0d0000000000000000;
st.shared.v2.f64 [%rd4], {%fd31, %fd31};
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB72_21;

mov.u32 %r83, %r8;

BB72_5:
mov.u32 %r16, %r83;
add.s32 %r59, %r16, 32;
min.s32 %r60, %r59, %r40;
min.s32 %r17, %r60, %r9;
bar.sync 0;
add.s32 %r18, %r16, %r2;
mul.lo.s32 %r61, %r18, %r38;
add.s32 %r62, %r17, -24;
setp.lt.s32	%p6, %r18, %r62;
mul.wide.s32 %rd26, %r61, 16;
add.s64 %rd7, %rd2, %rd26;
@%p6 bra BB72_12;
bra.uni BB72_6;

BB72_12:
ld.global.v2.f64 {%fd86, %fd87}, [%rd7];
mul.f64 %fd90, %fd27, %fd86;
mul.f64 %fd91, %fd28, %fd87;
mul.f64 %fd92, %fd28, %fd86;
sub.f64 %fd93, %fd90, %fd91;
fma.rn.f64 %fd94, %fd27, %fd87, %fd92;
ld.global.v2.f64 {%fd95, %fd96}, [%rd7+128];
ld.global.v2.f64 {%fd97, %fd98}, [%rd7+256];
ld.global.v2.f64 {%fd99, %fd100}, [%rd7+384];
st.shared.v2.f64 [%rd5], {%fd93, %fd94};
mul.f64 %fd103, %fd27, %fd95;
mul.f64 %fd104, %fd28, %fd96;
mul.f64 %fd105, %fd28, %fd95;
sub.f64 %fd106, %fd103, %fd104;
fma.rn.f64 %fd107, %fd27, %fd96, %fd105;
st.shared.v2.f64 [%rd5+128], {%fd106, %fd107};
mul.f64 %fd110, %fd27, %fd97;
mul.f64 %fd111, %fd28, %fd98;
mul.f64 %fd112, %fd28, %fd97;
sub.f64 %fd113, %fd110, %fd111;
fma.rn.f64 %fd114, %fd27, %fd98, %fd112;
st.shared.v2.f64 [%rd5+256], {%fd113, %fd114};
mul.f64 %fd117, %fd27, %fd99;
mul.f64 %fd118, %fd28, %fd100;
mul.f64 %fd119, %fd28, %fd99;
sub.f64 %fd120, %fd117, %fd118;
fma.rn.f64 %fd121, %fd27, %fd100, %fd119;
st.shared.v2.f64 [%rd5+384], {%fd120, %fd121};
bra.uni BB72_13;

BB72_6:
add.s32 %r63, %r17, -16;
setp.lt.s32	%p7, %r18, %r63;
@%p7 bra BB72_11;
bra.uni BB72_7;

BB72_11:
ld.global.v2.f64 {%fd59, %fd60}, [%rd7];
mul.f64 %fd63, %fd27, %fd59;
mul.f64 %fd64, %fd28, %fd60;
mul.f64 %fd65, %fd28, %fd59;
sub.f64 %fd66, %fd63, %fd64;
fma.rn.f64 %fd67, %fd27, %fd60, %fd65;
ld.global.v2.f64 {%fd68, %fd69}, [%rd7+128];
ld.global.v2.f64 {%fd70, %fd71}, [%rd7+256];
st.shared.v2.f64 [%rd5], {%fd66, %fd67};
mul.f64 %fd74, %fd27, %fd68;
mul.f64 %fd75, %fd28, %fd69;
mul.f64 %fd76, %fd28, %fd68;
sub.f64 %fd77, %fd74, %fd75;
fma.rn.f64 %fd78, %fd27, %fd69, %fd76;
st.shared.v2.f64 [%rd5+128], {%fd77, %fd78};
mul.f64 %fd81, %fd27, %fd70;
mul.f64 %fd82, %fd28, %fd71;
mul.f64 %fd83, %fd28, %fd70;
sub.f64 %fd84, %fd81, %fd82;
fma.rn.f64 %fd85, %fd27, %fd71, %fd83;
st.shared.v2.f64 [%rd5+256], {%fd84, %fd85};
bra.uni BB72_13;

BB72_7:
add.s32 %r64, %r17, -8;
setp.lt.s32	%p8, %r18, %r64;
@%p8 bra BB72_10;
bra.uni BB72_8;

BB72_10:
ld.global.v2.f64 {%fd41, %fd42}, [%rd7];
mul.f64 %fd45, %fd27, %fd41;
mul.f64 %fd46, %fd28, %fd42;
mul.f64 %fd47, %fd28, %fd41;
sub.f64 %fd48, %fd45, %fd46;
fma.rn.f64 %fd49, %fd27, %fd42, %fd47;
ld.global.v2.f64 {%fd50, %fd51}, [%rd7+128];
st.shared.v2.f64 [%rd5], {%fd48, %fd49};
mul.f64 %fd54, %fd27, %fd50;
mul.f64 %fd55, %fd28, %fd51;
mul.f64 %fd56, %fd28, %fd50;
sub.f64 %fd57, %fd54, %fd55;
fma.rn.f64 %fd58, %fd27, %fd51, %fd56;
st.shared.v2.f64 [%rd5+128], {%fd57, %fd58};
bra.uni BB72_13;

BB72_8:
setp.ge.s32	%p9, %r18, %r17;
@%p9 bra BB72_13;

ld.global.v2.f64 {%fd32, %fd33}, [%rd7];
mul.f64 %fd36, %fd27, %fd32;
mul.f64 %fd37, %fd28, %fd33;
mul.f64 %fd38, %fd28, %fd32;
sub.f64 %fd39, %fd36, %fd37;
fma.rn.f64 %fd40, %fd27, %fd33, %fd38;
st.shared.v2.f64 [%rd5], {%fd39, %fd40};

BB72_13:
setp.lt.s32	%p1, %r15, %r39;
bar.sync 0;
@!%p1 bra BB72_20;
bra.uni BB72_14;

BB72_14:
mov.f64 %fd288, 0d0000000000000000;
mad.lo.s32 %r88, %r16, %r37, %r15;
sub.s32 %r20, %r17, %r16;
add.s32 %r65, %r20, -3;
mov.f64 %fd287, %fd288;
mov.f64 %fd284, %fd288;
mov.f64 %fd285, %fd288;
setp.lt.s32	%p10, %r65, 1;
mov.u32 %r86, %r10;
mov.u32 %r87, %r10;
@%p10 bra BB72_16;

BB72_15:
mov.u32 %r21, %r87;
shl.b32 %r80, %r37, 2;
mul.wide.s32 %rd31, %r88, 16;
add.s64 %rd27, %rd1, %rd31;

	ld.global.cv.v2.f64 {%fd126, %fd127}, [%rd27];

	mul.wide.s32 %rd32, %r21, 16;
add.s64 %rd34, %rd25, %rd32;
ld.shared.v2.f64 {%fd134, %fd135}, [%rd34];
fma.rn.f64 %fd138, %fd126, %fd134, %fd285;
fma.rn.f64 %fd139, %fd126, %fd135, %fd288;
mul.f64 %fd140, %fd127, %fd135;
sub.f64 %fd141, %fd138, %fd140;
fma.rn.f64 %fd142, %fd127, %fd134, %fd139;
add.s64 %rd28, %rd27, %rd6;

	ld.global.cv.v2.f64 {%fd128, %fd129}, [%rd28];

	ld.shared.v2.f64 {%fd143, %fd144}, [%rd34+16];
fma.rn.f64 %fd147, %fd128, %fd143, %fd141;
fma.rn.f64 %fd148, %fd128, %fd144, %fd142;
mul.f64 %fd149, %fd129, %fd144;
sub.f64 %fd150, %fd147, %fd149;
fma.rn.f64 %fd151, %fd129, %fd143, %fd148;
add.s64 %rd29, %rd28, %rd6;

	ld.global.cv.v2.f64 {%fd130, %fd131}, [%rd29];

	ld.shared.v2.f64 {%fd152, %fd153}, [%rd34+32];
fma.rn.f64 %fd156, %fd130, %fd152, %fd150;
fma.rn.f64 %fd157, %fd130, %fd153, %fd151;
mul.f64 %fd158, %fd131, %fd153;
sub.f64 %fd159, %fd156, %fd158;
fma.rn.f64 %fd160, %fd131, %fd152, %fd157;
add.s64 %rd30, %rd29, %rd6;

	ld.global.cv.v2.f64 {%fd132, %fd133}, [%rd30];

	ld.shared.v2.f64 {%fd161, %fd162}, [%rd34+48];
fma.rn.f64 %fd165, %fd132, %fd161, %fd159;
fma.rn.f64 %fd166, %fd132, %fd162, %fd160;
mul.f64 %fd167, %fd133, %fd162;
sub.f64 %fd285, %fd165, %fd167;
fma.rn.f64 %fd288, %fd133, %fd161, %fd166;
add.s32 %r88, %r88, %r80;
add.s32 %r24, %r21, 4;
sub.s32 %r66, %r24, %r10;
setp.lt.s32	%p11, %r66, %r65;
mov.u32 %r86, %r24;
mov.u32 %r87, %r24;
mov.f64 %fd284, %fd285;
mov.f64 %fd287, %fd288;
@%p11 bra BB72_15;

BB72_16:
sub.s32 %r68, %r86, %r10;
mov.f64 %fd290, %fd284;
mov.f64 %fd289, %fd287;
setp.ge.s32	%p12, %r68, %r20;
@%p12 bra BB72_19;

neg.s32 %r79, %r10;
mul.wide.s32 %rd35, %r86, 16;
add.s64 %rd49, %rd25, %rd35;
add.s32 %r89, %r79, %r86;
mul.wide.s32 %rd37, %r88, 16;
add.s64 %rd48, %rd1, %rd37;

BB72_18:

	ld.global.cv.v2.f64 {%fd168, %fd169}, [%rd48];

	ld.shared.v2.f64 {%fd170, %fd171}, [%rd49];
fma.rn.f64 %fd174, %fd168, %fd170, %fd290;
fma.rn.f64 %fd175, %fd168, %fd171, %fd289;
mul.f64 %fd176, %fd169, %fd171;
sub.f64 %fd290, %fd174, %fd176;
fma.rn.f64 %fd289, %fd169, %fd170, %fd175;
add.s64 %rd49, %rd49, 16;
add.s64 %rd48, %rd48, %rd6;
add.s32 %r89, %r89, 1;
setp.lt.s32	%p13, %r89, %r20;
@%p13 bra BB72_18;

BB72_19:
ld.shared.v2.f64 {%fd177, %fd178}, [%rd4];
add.f64 %fd181, %fd289, %fd178;
add.f64 %fd182, %fd290, %fd177;
st.shared.v2.f64 [%rd4], {%fd182, %fd181};

BB72_20:
setp.lt.s32	%p14, %r59, %r9;
mov.u32 %r83, %r59;
@%p14 bra BB72_5;

BB72_21:
mov.u32 %r78, %tid.x;
add.s32 %r70, %r78, 7;
setp.lt.u32	%p2, %r70, 15;
bar.sync 0;
setp.lt.s32	%p15, %r15, %r39;
and.pred %p16, %p15, %p2;
@!%p16 bra BB72_25;
bra.uni BB72_22;

BB72_22:
ld.param.u32 %r81, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
mul.wide.s32 %rd47, %r2, 16;
mov.u64 %rd46, _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd41, %rd46, %rd47;
ld.shared.v2.f64 {%fd183, %fd184}, [%rd41];
ld.shared.v2.f64 {%fd187, %fd188}, [%rd41+128];
add.f64 %fd191, %fd187, %fd183;
add.f64 %fd192, %fd188, %fd184;
ld.shared.v2.f64 {%fd193, %fd194}, [%rd41+256];
add.f64 %fd197, %fd193, %fd191;
add.f64 %fd198, %fd194, %fd192;
ld.shared.v2.f64 {%fd199, %fd200}, [%rd41+384];
add.f64 %fd203, %fd199, %fd197;
add.f64 %fd204, %fd200, %fd198;
ld.shared.v2.f64 {%fd205, %fd206}, [%rd41+512];
add.f64 %fd209, %fd205, %fd203;
add.f64 %fd210, %fd206, %fd204;
ld.shared.v2.f64 {%fd211, %fd212}, [%rd41+640];
add.f64 %fd215, %fd211, %fd209;
add.f64 %fd216, %fd212, %fd210;
ld.shared.v2.f64 {%fd217, %fd218}, [%rd41+768];
add.f64 %fd221, %fd217, %fd215;
add.f64 %fd222, %fd218, %fd216;
ld.shared.v2.f64 {%fd223, %fd224}, [%rd41+896];
add.f64 %fd227, %fd223, %fd221;
add.f64 %fd228, %fd224, %fd222;
ld.shared.v2.f64 {%fd229, %fd230}, [%rd41+1024];
add.f64 %fd233, %fd229, %fd227;
add.f64 %fd234, %fd230, %fd228;
ld.shared.v2.f64 {%fd235, %fd236}, [%rd41+1152];
add.f64 %fd239, %fd235, %fd233;
add.f64 %fd240, %fd236, %fd234;
ld.shared.v2.f64 {%fd241, %fd242}, [%rd41+1280];
add.f64 %fd245, %fd241, %fd239;
add.f64 %fd246, %fd242, %fd240;
ld.shared.v2.f64 {%fd247, %fd248}, [%rd41+1408];
add.f64 %fd251, %fd247, %fd245;
add.f64 %fd252, %fd248, %fd246;
ld.shared.v2.f64 {%fd253, %fd254}, [%rd41+1536];
add.f64 %fd257, %fd253, %fd251;
add.f64 %fd258, %fd254, %fd252;
ld.shared.v2.f64 {%fd259, %fd260}, [%rd41+1664];
add.f64 %fd263, %fd259, %fd257;
add.f64 %fd264, %fd260, %fd258;
ld.shared.v2.f64 {%fd265, %fd266}, [%rd41+1792];
add.f64 %fd269, %fd265, %fd263;
add.f64 %fd270, %fd266, %fd264;
ld.shared.v2.f64 {%fd271, %fd272}, [%rd41+1920];
add.f64 %fd291, %fd271, %fd269;
add.f64 %fd292, %fd272, %fd270;
st.shared.v2.f64 [%rd41], {%fd291, %fd292};
mov.u32 %r71, 1;
sub.s32 %r72, %r71, %r39;
mul.lo.s32 %r73, %r72, %r81;
setp.gt.s32	%p17, %r81, -1;
selp.b32	%r74, 0, %r73, %p17;
mad.lo.s32 %r75, %r15, %r81, %r74;
mul.wide.s32 %rd42, %r75, 16;
add.s64 %rd14, %rd3, %rd42;
setp.neu.f64	%p18, %fd30, 0d0000000000000000;
setp.neu.f64	%p19, %fd29, 0d0000000000000000;
or.pred %p20, %p19, %p18;
@!%p20 bra BB72_24;
bra.uni BB72_23;

BB72_23:
ld.global.v2.f64 {%fd275, %fd276}, [%rd14];
fma.rn.f64 %fd279, %fd29, %fd275, %fd291;
fma.rn.f64 %fd280, %fd29, %fd276, %fd292;
mul.f64 %fd281, %fd30, %fd276;
fma.rn.f64 %fd292, %fd30, %fd275, %fd280;
sub.f64 %fd291, %fd279, %fd281;
st.shared.v2.f64 [%rd41], {%fd291, %fd292};

BB72_24:
st.global.v2.f64 [%rd14], {%fd291, %fd292};

BB72_25:
bar.sync 0;
mov.u32 %r76, %nctaid.x;
shl.b32 %r77, %r76, 3;
add.s32 %r82, %r77, %r82;
setp.lt.s32	%p21, %r82, %r39;
@%p21 bra BB72_2;

BB72_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .align 16 .b8 _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0[16],
.param .align 16 .b8 _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1[16],
.param .align 8 .b8 _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<23>;
.reg .b16 %rs<9>;
.reg .b32 %r<100>;
.reg .f64 %fd<293>;
.reg .b64 %rd<50>;

	.shared .align 16 .b8 _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24605_36_non_const_XX[8192];

	.shared .align 16 .b8 _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24606_33_non_const_SDOT[2048];

ld.param.f64 %fd28, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0+8];
ld.param.f64 %fd27, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f64 %fd30, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1+8];
ld.param.f64 %fd29, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r39, %r40}, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r41, %r42}, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u64 %rd16, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd1, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
ld.param.u64 %rd15, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
cvta.to.global.u64 %rd2, %rd15;
mov.u32 %r2, %tid.x;
shr.s32 %r43, %r2, 31;
shr.u32 %r44, %r43, 29;
add.s32 %r45, %r2, %r44;
and.b32 %r46, %r45, -8;
sub.s32 %r3, %r2, %r46;
setp.lt.s32	%p3, %r41, 1;
@%p3 bra BB73_25;

cvta.to.global.u64 %rd3, %rd16;
shr.s32 %r51, %r45, 3;
setp.gt.s32	%p4, %r40, -1;
mov.u32 %r52, 1;
sub.s32 %r53, %r52, %r42;
mul.lo.s32 %r54, %r53, %r40;
selp.b32	%r7, 0, %r54, %p4;
mul.wide.s32 %rd17, %r51, 128;
mov.u64 %rd18, _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd19, %rd18, %rd17;
mul.wide.s32 %rd20, %r3, 16;
add.s64 %rd4, %rd19, %rd20;
add.s32 %r55, %r42, 15;
shr.s32 %r56, %r55, 31;
shr.u32 %r57, %r56, 28;
add.s32 %r58, %r55, %r57;
shr.s32 %r59, %r58, 4;
mul.lo.s32 %r9, %r59, %r51;
add.s32 %r60, %r51, 1;
mul.lo.s32 %r10, %r59, %r60;
shl.b32 %r11, %r51, 5;
add.s32 %r61, %r11, %r3;
mul.wide.s32 %rd21, %r61, 16;
mov.u64 %rd22, _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24605_36_non_const_XX;
add.s64 %rd5, %rd22, %rd21;
shl.b32 %r62, %r40, 3;
mul.wide.s32 %rd7, %r62, 16;
mov.u32 %r91, 0;

BB73_2:
mov.u32 %r63, %ctaid.x;
shl.b32 %r64, %r63, 3;
add.s32 %r14, %r64, %r91;
setp.ge.s32	%p5, %r14, %r41;
@%p5 bra BB73_25;

add.s32 %r15, %r14, %r3;
mov.f64 %fd31, 0d0000000000000000;
st.shared.v2.f64 [%rd4], {%fd31, %fd31};
setp.ge.s32	%p6, %r9, %r10;
@%p6 bra BB73_20;

mov.u32 %r92, %r9;

BB73_5:
mov.u32 %r16, %r92;
add.s32 %r65, %r16, 32;
min.s32 %r66, %r65, %r42;
min.s32 %r17, %r66, %r10;
bar.sync 0;
add.s32 %r18, %r16, %r3;
mad.lo.s32 %r19, %r18, %r40, %r7;
add.s32 %r67, %r17, -24;
setp.lt.s32	%p7, %r18, %r67;
mul.wide.s32 %rd23, %r19, 16;
add.s64 %rd8, %rd2, %rd23;
add.s64 %rd9, %rd8, %rd7;
add.s64 %rd10, %rd9, %rd7;
@%p7 bra BB73_12;
bra.uni BB73_6;

BB73_12:
ld.global.v2.f64 {%fd86, %fd87}, [%rd8];
mul.f64 %fd90, %fd27, %fd86;
mul.f64 %fd91, %fd28, %fd87;
mul.f64 %fd92, %fd28, %fd86;
sub.f64 %fd93, %fd90, %fd91;
fma.rn.f64 %fd94, %fd27, %fd87, %fd92;
st.shared.v2.f64 [%rd5], {%fd93, %fd94};
ld.global.v2.f64 {%fd95, %fd96}, [%rd9];
mul.f64 %fd99, %fd27, %fd95;
mul.f64 %fd100, %fd28, %fd96;
mul.f64 %fd101, %fd28, %fd95;
sub.f64 %fd102, %fd99, %fd100;
fma.rn.f64 %fd103, %fd27, %fd96, %fd101;
st.shared.v2.f64 [%rd5+128], {%fd102, %fd103};
ld.global.v2.f64 {%fd104, %fd105}, [%rd10];
mul.f64 %fd108, %fd27, %fd104;
mul.f64 %fd109, %fd28, %fd105;
mul.f64 %fd110, %fd28, %fd104;
sub.f64 %fd111, %fd108, %fd109;
fma.rn.f64 %fd112, %fd27, %fd105, %fd110;
st.shared.v2.f64 [%rd5+256], {%fd111, %fd112};
add.s64 %rd26, %rd10, %rd7;
ld.global.v2.f64 {%fd113, %fd114}, [%rd26];
mul.f64 %fd117, %fd27, %fd113;
mul.f64 %fd118, %fd28, %fd114;
mul.f64 %fd119, %fd28, %fd113;
fma.rn.f64 %fd120, %fd27, %fd114, %fd119;
sub.f64 %fd121, %fd117, %fd118;
st.shared.v2.f64 [%rd5+384], {%fd121, %fd120};
bra.uni BB73_13;

BB73_6:
add.s32 %r68, %r17, -16;
setp.lt.s32	%p8, %r18, %r68;
@%p8 bra BB73_11;
bra.uni BB73_7;

BB73_11:
ld.global.v2.f64 {%fd59, %fd60}, [%rd8];
mul.f64 %fd63, %fd27, %fd59;
mul.f64 %fd64, %fd28, %fd60;
mul.f64 %fd65, %fd28, %fd59;
sub.f64 %fd66, %fd63, %fd64;
fma.rn.f64 %fd67, %fd27, %fd60, %fd65;
st.shared.v2.f64 [%rd5], {%fd66, %fd67};
ld.global.v2.f64 {%fd68, %fd69}, [%rd9];
mul.f64 %fd72, %fd27, %fd68;
mul.f64 %fd73, %fd28, %fd69;
mul.f64 %fd74, %fd28, %fd68;
sub.f64 %fd75, %fd72, %fd73;
fma.rn.f64 %fd76, %fd27, %fd69, %fd74;
st.shared.v2.f64 [%rd5+128], {%fd75, %fd76};
ld.global.v2.f64 {%fd77, %fd78}, [%rd10];
mul.f64 %fd81, %fd27, %fd77;
mul.f64 %fd82, %fd28, %fd78;
mul.f64 %fd83, %fd28, %fd77;
sub.f64 %fd84, %fd81, %fd82;
fma.rn.f64 %fd85, %fd27, %fd78, %fd83;
st.shared.v2.f64 [%rd5+256], {%fd84, %fd85};
bra.uni BB73_13;

BB73_7:
add.s32 %r69, %r17, -8;
setp.lt.s32	%p9, %r18, %r69;
@%p9 bra BB73_10;
bra.uni BB73_8;

BB73_10:
shl.b32 %r87, %r40, 3;
ld.global.v2.f64 {%fd41, %fd42}, [%rd8];
mul.f64 %fd45, %fd27, %fd41;
mul.f64 %fd46, %fd28, %fd42;
mul.f64 %fd47, %fd28, %fd41;
sub.f64 %fd48, %fd45, %fd46;
fma.rn.f64 %fd49, %fd27, %fd42, %fd47;
st.shared.v2.f64 [%rd5], {%fd48, %fd49};
add.s32 %r71, %r19, %r87;
mul.wide.s32 %rd24, %r71, 16;
add.s64 %rd25, %rd2, %rd24;
ld.global.v2.f64 {%fd50, %fd51}, [%rd25];
mul.f64 %fd54, %fd27, %fd50;
mul.f64 %fd55, %fd28, %fd51;
mul.f64 %fd56, %fd28, %fd50;
fma.rn.f64 %fd57, %fd27, %fd51, %fd56;
sub.f64 %fd58, %fd54, %fd55;
st.shared.v2.f64 [%rd5+128], {%fd58, %fd57};
bra.uni BB73_13;

BB73_8:
setp.ge.s32	%p10, %r18, %r17;
@%p10 bra BB73_13;

ld.global.v2.f64 {%fd32, %fd33}, [%rd8];
mul.f64 %fd36, %fd27, %fd32;
mul.f64 %fd37, %fd28, %fd33;
mul.f64 %fd38, %fd28, %fd32;
sub.f64 %fd39, %fd36, %fd37;
fma.rn.f64 %fd40, %fd27, %fd33, %fd38;
st.shared.v2.f64 [%rd5], {%fd39, %fd40};

BB73_13:
setp.lt.s32	%p1, %r15, %r41;
bar.sync 0;
@!%p1 bra BB73_19;
bra.uni BB73_14;

BB73_14:
mov.f64 %fd288, 0d0000000000000000;
mad.lo.s32 %r99, %r16, %r39, %r15;
sub.s32 %r21, %r17, %r16;
add.s32 %r72, %r21, -3;
mov.f64 %fd287, %fd288;
mov.f64 %fd284, %fd288;
mov.f64 %fd285, %fd288;
setp.lt.s32	%p11, %r72, 1;
mov.u32 %r97, %r11;
mov.u32 %r98, %r11;
@%p11 bra BB73_16;

BB73_15:
mov.u32 %r22, %r98;
shl.b32 %r88, %r39, 2;
mul.wide.s32 %rd49, %r39, 16;
mul.wide.s32 %rd31, %r99, 16;
add.s64 %rd27, %rd1, %rd31;

	ld.global.cv.v2.f64 {%fd126, %fd127}, [%rd27];

	mul.wide.s32 %rd32, %r22, 16;
add.s64 %rd34, %rd22, %rd32;
ld.shared.v2.f64 {%fd134, %fd135}, [%rd34];
fma.rn.f64 %fd138, %fd126, %fd134, %fd285;
fma.rn.f64 %fd139, %fd126, %fd135, %fd288;
mul.f64 %fd140, %fd127, %fd135;
sub.f64 %fd141, %fd138, %fd140;
fma.rn.f64 %fd142, %fd127, %fd134, %fd139;
add.s64 %rd28, %rd27, %rd49;

	ld.global.cv.v2.f64 {%fd128, %fd129}, [%rd28];

	ld.shared.v2.f64 {%fd143, %fd144}, [%rd34+16];
fma.rn.f64 %fd147, %fd128, %fd143, %fd141;
fma.rn.f64 %fd148, %fd128, %fd144, %fd142;
mul.f64 %fd149, %fd129, %fd144;
sub.f64 %fd150, %fd147, %fd149;
fma.rn.f64 %fd151, %fd129, %fd143, %fd148;
add.s64 %rd29, %rd28, %rd49;

	ld.global.cv.v2.f64 {%fd130, %fd131}, [%rd29];

	ld.shared.v2.f64 {%fd152, %fd153}, [%rd34+32];
fma.rn.f64 %fd156, %fd130, %fd152, %fd150;
fma.rn.f64 %fd157, %fd130, %fd153, %fd151;
mul.f64 %fd158, %fd131, %fd153;
sub.f64 %fd159, %fd156, %fd158;
fma.rn.f64 %fd160, %fd131, %fd152, %fd157;
add.s64 %rd30, %rd29, %rd49;

	ld.global.cv.v2.f64 {%fd132, %fd133}, [%rd30];

	ld.shared.v2.f64 {%fd161, %fd162}, [%rd34+48];
fma.rn.f64 %fd165, %fd132, %fd161, %fd159;
fma.rn.f64 %fd166, %fd132, %fd162, %fd160;
mul.f64 %fd167, %fd133, %fd162;
sub.f64 %fd285, %fd165, %fd167;
fma.rn.f64 %fd288, %fd133, %fd161, %fd166;
add.s32 %r99, %r99, %r88;
add.s32 %r25, %r22, 4;
sub.s32 %r73, %r25, %r11;
setp.lt.s32	%p12, %r73, %r72;
mov.f64 %fd284, %fd285;
mov.f64 %fd287, %fd288;
mov.u32 %r97, %r25;
mov.u32 %r98, %r25;
@%p12 bra BB73_15;

BB73_16:
mov.u32 %r96, %r97;
sub.s32 %r75, %r96, %r11;
mov.f64 %fd290, %fd284;
mov.f64 %fd289, %fd287;
setp.ge.s32	%p13, %r75, %r21;
@%p13 bra BB73_18;

BB73_17:
mul.wide.s32 %rd36, %r99, 16;
add.s64 %rd35, %rd1, %rd36;

	ld.global.cv.v2.f64 {%fd168, %fd169}, [%rd35];

	mul.wide.s32 %rd37, %r96, 16;
add.s64 %rd39, %rd22, %rd37;
ld.shared.v2.f64 {%fd170, %fd171}, [%rd39];
fma.rn.f64 %fd174, %fd168, %fd170, %fd290;
fma.rn.f64 %fd175, %fd168, %fd171, %fd289;
mul.f64 %fd176, %fd169, %fd171;
sub.f64 %fd290, %fd174, %fd176;
fma.rn.f64 %fd289, %fd169, %fd170, %fd175;
add.s32 %r99, %r99, %r39;
add.s32 %r96, %r96, 1;
sub.s32 %r76, %r96, %r11;
setp.lt.s32	%p14, %r76, %r21;
@%p14 bra BB73_17;

BB73_18:
ld.shared.v2.f64 {%fd177, %fd178}, [%rd4];
add.f64 %fd181, %fd289, %fd178;
add.f64 %fd182, %fd290, %fd177;
st.shared.v2.f64 [%rd4], {%fd182, %fd181};

BB73_19:
setp.lt.s32	%p15, %r65, %r10;
mov.u32 %r92, %r65;
@%p15 bra BB73_5;

BB73_20:
mov.u32 %r86, %tid.x;
add.s32 %r78, %r86, 7;
setp.lt.u32	%p2, %r78, 15;
bar.sync 0;
setp.lt.s32	%p16, %r15, %r41;
and.pred %p17, %p16, %p2;
@!%p17 bra BB73_24;
bra.uni BB73_21;

BB73_21:
ld.param.u32 %r90, [_Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
mov.u32 %r89, 1;
mul.wide.s32 %rd48, %r3, 16;
mov.u64 %rd47, _Z17gemv2N_kernel_valI7double2S0_S0_Li128ELi16ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24606_33_non_const_SDOT;
add.s64 %rd42, %rd47, %rd48;
ld.shared.v2.f64 {%fd183, %fd184}, [%rd42];
ld.shared.v2.f64 {%fd187, %fd188}, [%rd42+128];
add.f64 %fd191, %fd187, %fd183;
add.f64 %fd192, %fd188, %fd184;
ld.shared.v2.f64 {%fd193, %fd194}, [%rd42+256];
add.f64 %fd197, %fd193, %fd191;
add.f64 %fd198, %fd194, %fd192;
ld.shared.v2.f64 {%fd199, %fd200}, [%rd42+384];
add.f64 %fd203, %fd199, %fd197;
add.f64 %fd204, %fd200, %fd198;
ld.shared.v2.f64 {%fd205, %fd206}, [%rd42+512];
add.f64 %fd209, %fd205, %fd203;
add.f64 %fd210, %fd206, %fd204;
ld.shared.v2.f64 {%fd211, %fd212}, [%rd42+640];
add.f64 %fd215, %fd211, %fd209;
add.f64 %fd216, %fd212, %fd210;
ld.shared.v2.f64 {%fd217, %fd218}, [%rd42+768];
add.f64 %fd221, %fd217, %fd215;
add.f64 %fd222, %fd218, %fd216;
ld.shared.v2.f64 {%fd223, %fd224}, [%rd42+896];
add.f64 %fd227, %fd223, %fd221;
add.f64 %fd228, %fd224, %fd222;
ld.shared.v2.f64 {%fd229, %fd230}, [%rd42+1024];
add.f64 %fd233, %fd229, %fd227;
add.f64 %fd234, %fd230, %fd228;
ld.shared.v2.f64 {%fd235, %fd236}, [%rd42+1152];
add.f64 %fd239, %fd235, %fd233;
add.f64 %fd240, %fd236, %fd234;
ld.shared.v2.f64 {%fd241, %fd242}, [%rd42+1280];
add.f64 %fd245, %fd241, %fd239;
add.f64 %fd246, %fd242, %fd240;
ld.shared.v2.f64 {%fd247, %fd248}, [%rd42+1408];
add.f64 %fd251, %fd247, %fd245;
add.f64 %fd252, %fd248, %fd246;
ld.shared.v2.f64 {%fd253, %fd254}, [%rd42+1536];
add.f64 %fd257, %fd253, %fd251;
add.f64 %fd258, %fd254, %fd252;
ld.shared.v2.f64 {%fd259, %fd260}, [%rd42+1664];
add.f64 %fd263, %fd259, %fd257;
add.f64 %fd264, %fd260, %fd258;
ld.shared.v2.f64 {%fd265, %fd266}, [%rd42+1792];
add.f64 %fd269, %fd265, %fd263;
add.f64 %fd270, %fd266, %fd264;
ld.shared.v2.f64 {%fd271, %fd272}, [%rd42+1920];
add.f64 %fd291, %fd271, %fd269;
add.f64 %fd292, %fd272, %fd270;
st.shared.v2.f64 [%rd42], {%fd291, %fd292};
sub.s32 %r80, %r89, %r41;
mul.lo.s32 %r81, %r80, %r90;
setp.gt.s32	%p18, %r90, -1;
selp.b32	%r82, 0, %r81, %p18;
mad.lo.s32 %r83, %r15, %r90, %r82;
mul.wide.s32 %rd43, %r83, 16;
add.s64 %rd11, %rd3, %rd43;
setp.neu.f64	%p19, %fd30, 0d0000000000000000;
setp.neu.f64	%p20, %fd29, 0d0000000000000000;
or.pred %p21, %p20, %p19;
@!%p21 bra BB73_23;
bra.uni BB73_22;

BB73_22:
ld.global.v2.f64 {%fd275, %fd276}, [%rd11];
fma.rn.f64 %fd279, %fd29, %fd275, %fd291;
fma.rn.f64 %fd280, %fd29, %fd276, %fd292;
mul.f64 %fd281, %fd30, %fd276;
fma.rn.f64 %fd292, %fd30, %fd275, %fd280;
sub.f64 %fd291, %fd279, %fd281;
st.shared.v2.f64 [%rd42], {%fd291, %fd292};

BB73_23:
st.global.v2.f64 [%rd11], {%fd291, %fd292};

BB73_24:
bar.sync 0;
mov.u32 %r84, %nctaid.x;
shl.b32 %r85, %r84, 3;
add.s32 %r91, %r85, %r91;
setp.lt.s32	%p22, %r91, %r41;
@%p22 bra BB73_2;

BB73_25:
ret;
}


.visible .entry _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<22>;
.reg .b16 %rs<9>;
.reg .b32 %r<111>;
.reg .f64 %fd<293>;
.reg .b64 %rd<62>;

	.shared .align 16 .b8 _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX[8192];

	.shared .align 16 .b8 _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT[2048];

ld.param.v2.u32 {%r44, %r45}, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r46, %r47}, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u64 %rd28, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd27, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd26, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd25, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd24, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r1, %tid.x;
shr.s32 %r48, %r1, 31;
shr.u32 %r49, %r48, 29;
add.s32 %r50, %r1, %r49;
and.b32 %r51, %r50, -8;
sub.s32 %r2, %r1, %r51;
setp.lt.s32	%p3, %r46, 1;
@%p3 bra BB74_26;

cvta.to.global.u64 %rd29, %rd24;
cvta.to.global.u64 %rd1, %rd25;
cvta.to.global.u64 %rd3, %rd27;
cvta.to.global.u64 %rd4, %rd28;
ld.global.v2.f64 {%fd27, %fd28}, [%rd29];
shr.s32 %r57, %r50, 3;
mov.u32 %r58, %ctaid.x;
mul.wide.s32 %rd30, %r57, 128;
mov.u64 %rd31, _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd32, %rd31, %rd30;
mul.wide.s32 %rd33, %r2, 16;
add.s64 %rd5, %rd32, %rd33;
add.s32 %r59, %r47, 15;
shr.s32 %r60, %r59, 31;
shr.u32 %r61, %r60, 28;
add.s32 %r62, %r59, %r61;
shr.s32 %r63, %r62, 4;
mul.lo.s32 %r8, %r63, %r57;
add.s32 %r64, %r57, 1;
mul.lo.s32 %r9, %r63, %r64;
shl.b32 %r10, %r57, 5;
add.s32 %r65, %r10, %r2;
mul.wide.s32 %rd34, %r65, 16;
mov.u64 %rd35, _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
add.s64 %rd6, %rd35, %rd34;
mul.wide.s32 %rd36, %r10, 16;
add.s64 %rd7, %rd35, %rd36;
mul.lo.s32 %r66, %r44, %r63;
mad.lo.s32 %r67, %r66, %r57, %r2;
mad.lo.s32 %r12, %r58, 8, %r67;
mul.wide.s32 %rd9, %r44, 16;
mov.u32 %r101, 0;
mov.u32 %r100, %r101;

BB74_2:
mov.u32 %r96, %ctaid.x;
shl.b32 %r69, %r96, 3;
add.s32 %r16, %r69, %r101;
setp.ge.s32	%p4, %r16, %r46;
@%p4 bra BB74_26;

add.s32 %r17, %r16, %r2;
mov.f64 %fd29, 0d0000000000000000;
st.shared.v2.f64 [%rd5], {%fd29, %fd29};
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB74_21;

mov.u32 %r102, 0;
mov.u32 %r103, %r8;

BB74_5:
mov.u32 %r19, %r103;
add.s32 %r71, %r19, 32;
min.s32 %r72, %r71, %r47;
min.s32 %r20, %r72, %r9;
bar.sync 0;
add.s32 %r21, %r19, %r2;
mul.lo.s32 %r73, %r21, %r45;
add.s32 %r74, %r20, -24;
setp.lt.s32	%p6, %r21, %r74;
mul.wide.s32 %rd37, %r73, 16;
add.s64 %rd10, %rd3, %rd37;
@%p6 bra BB74_12;
bra.uni BB74_6;

BB74_12:
ld.global.v2.f64 {%fd84, %fd85}, [%rd10];
mul.f64 %fd88, %fd27, %fd84;
mul.f64 %fd89, %fd28, %fd85;
mul.f64 %fd90, %fd28, %fd84;
sub.f64 %fd91, %fd88, %fd89;
fma.rn.f64 %fd92, %fd27, %fd85, %fd90;
ld.global.v2.f64 {%fd93, %fd94}, [%rd10+128];
ld.global.v2.f64 {%fd95, %fd96}, [%rd10+256];
ld.global.v2.f64 {%fd97, %fd98}, [%rd10+384];
st.shared.v2.f64 [%rd6], {%fd91, %fd92};
mul.f64 %fd101, %fd27, %fd93;
mul.f64 %fd102, %fd28, %fd94;
mul.f64 %fd103, %fd28, %fd93;
sub.f64 %fd104, %fd101, %fd102;
fma.rn.f64 %fd105, %fd27, %fd94, %fd103;
st.shared.v2.f64 [%rd6+128], {%fd104, %fd105};
mul.f64 %fd108, %fd27, %fd95;
mul.f64 %fd109, %fd28, %fd96;
mul.f64 %fd110, %fd28, %fd95;
sub.f64 %fd111, %fd108, %fd109;
fma.rn.f64 %fd112, %fd27, %fd96, %fd110;
st.shared.v2.f64 [%rd6+256], {%fd111, %fd112};
mul.f64 %fd115, %fd27, %fd97;
mul.f64 %fd116, %fd28, %fd98;
mul.f64 %fd117, %fd28, %fd97;
sub.f64 %fd118, %fd115, %fd116;
fma.rn.f64 %fd119, %fd27, %fd98, %fd117;
st.shared.v2.f64 [%rd6+384], {%fd118, %fd119};
bra.uni BB74_13;

BB74_6:
add.s32 %r75, %r20, -16;
setp.lt.s32	%p7, %r21, %r75;
@%p7 bra BB74_11;
bra.uni BB74_7;

BB74_11:
ld.global.v2.f64 {%fd57, %fd58}, [%rd10];
mul.f64 %fd61, %fd27, %fd57;
mul.f64 %fd62, %fd28, %fd58;
mul.f64 %fd63, %fd28, %fd57;
sub.f64 %fd64, %fd61, %fd62;
fma.rn.f64 %fd65, %fd27, %fd58, %fd63;
ld.global.v2.f64 {%fd66, %fd67}, [%rd10+128];
ld.global.v2.f64 {%fd68, %fd69}, [%rd10+256];
st.shared.v2.f64 [%rd6], {%fd64, %fd65};
mul.f64 %fd72, %fd27, %fd66;
mul.f64 %fd73, %fd28, %fd67;
mul.f64 %fd74, %fd28, %fd66;
sub.f64 %fd75, %fd72, %fd73;
fma.rn.f64 %fd76, %fd27, %fd67, %fd74;
st.shared.v2.f64 [%rd6+128], {%fd75, %fd76};
mul.f64 %fd79, %fd27, %fd68;
mul.f64 %fd80, %fd28, %fd69;
mul.f64 %fd81, %fd28, %fd68;
sub.f64 %fd82, %fd79, %fd80;
fma.rn.f64 %fd83, %fd27, %fd69, %fd81;
st.shared.v2.f64 [%rd6+256], {%fd82, %fd83};
bra.uni BB74_13;

BB74_7:
add.s32 %r76, %r20, -8;
setp.lt.s32	%p8, %r21, %r76;
@%p8 bra BB74_10;
bra.uni BB74_8;

BB74_10:
ld.global.v2.f64 {%fd39, %fd40}, [%rd10];
mul.f64 %fd43, %fd27, %fd39;
mul.f64 %fd44, %fd28, %fd40;
mul.f64 %fd45, %fd28, %fd39;
sub.f64 %fd46, %fd43, %fd44;
fma.rn.f64 %fd47, %fd27, %fd40, %fd45;
ld.global.v2.f64 {%fd48, %fd49}, [%rd10+128];
st.shared.v2.f64 [%rd6], {%fd46, %fd47};
mul.f64 %fd52, %fd27, %fd48;
mul.f64 %fd53, %fd28, %fd49;
mul.f64 %fd54, %fd28, %fd48;
sub.f64 %fd55, %fd52, %fd53;
fma.rn.f64 %fd56, %fd27, %fd49, %fd54;
st.shared.v2.f64 [%rd6+128], {%fd55, %fd56};
bra.uni BB74_13;

BB74_8:
setp.ge.s32	%p9, %r21, %r20;
@%p9 bra BB74_13;

ld.global.v2.f64 {%fd30, %fd31}, [%rd10];
mul.f64 %fd34, %fd27, %fd30;
mul.f64 %fd35, %fd28, %fd31;
mul.f64 %fd36, %fd28, %fd30;
sub.f64 %fd37, %fd34, %fd35;
fma.rn.f64 %fd38, %fd27, %fd31, %fd36;
st.shared.v2.f64 [%rd6], {%fd37, %fd38};

BB74_13:
setp.lt.s32	%p1, %r17, %r46;
bar.sync 0;
@!%p1 bra BB74_20;
bra.uni BB74_14;

BB74_14:
mov.f64 %fd288, 0d0000000000000000;
shl.b32 %r78, %r44, 5;
mov.u32 %r79, %nctaid.x;
shl.b32 %r80, %r79, 3;
mad.lo.s32 %r81, %r80, %r100, %r12;
mad.lo.s32 %r82, %r78, %r102, %r81;
mul.wide.s32 %rd38, %r82, 16;
add.s64 %rd58, %rd26, %rd38;
mov.u64 %rd59, %rd7;
mad.lo.s32 %r109, %r19, %r44, %r17;
sub.s32 %r23, %r20, %r19;
add.s32 %r83, %r23, -3;
mov.f64 %fd287, %fd288;
mov.f64 %fd284, %fd288;
mov.f64 %fd285, %fd288;
mov.u32 %r104, 0;
setp.lt.s32	%p10, %r83, 1;
mov.u32 %r107, %r10;
mov.u32 %r108, %r10;
@%p10 bra BB74_16;

BB74_15:
mov.u32 %r25, %r108;
shl.b32 %r99, %r44, 2;
mul.wide.s32 %rd57, %r99, 16;

	ld.global.cv.v2.f64 {%fd124, %fd125}, [%rd58];

	ld.shared.v2.f64 {%fd132, %fd133}, [%rd59];
fma.rn.f64 %fd136, %fd124, %fd132, %fd285;
fma.rn.f64 %fd137, %fd124, %fd133, %fd288;
mul.f64 %fd138, %fd125, %fd133;
sub.f64 %fd139, %fd136, %fd138;
fma.rn.f64 %fd140, %fd125, %fd132, %fd137;
add.s64 %rd40, %rd58, %rd9;

	ld.global.cv.v2.f64 {%fd126, %fd127}, [%rd40];

	ld.shared.v2.f64 {%fd141, %fd142}, [%rd59+16];
fma.rn.f64 %fd145, %fd126, %fd141, %fd139;
fma.rn.f64 %fd146, %fd126, %fd142, %fd140;
mul.f64 %fd147, %fd127, %fd142;
sub.f64 %fd148, %fd145, %fd147;
fma.rn.f64 %fd149, %fd127, %fd141, %fd146;
add.s64 %rd41, %rd40, %rd9;

	ld.global.cv.v2.f64 {%fd128, %fd129}, [%rd41];

	ld.shared.v2.f64 {%fd150, %fd151}, [%rd59+32];
fma.rn.f64 %fd154, %fd128, %fd150, %fd148;
fma.rn.f64 %fd155, %fd128, %fd151, %fd149;
mul.f64 %fd156, %fd129, %fd151;
sub.f64 %fd157, %fd154, %fd156;
fma.rn.f64 %fd158, %fd129, %fd150, %fd155;
add.s64 %rd42, %rd41, %rd9;

	ld.global.cv.v2.f64 {%fd130, %fd131}, [%rd42];

	ld.shared.v2.f64 {%fd159, %fd160}, [%rd59+48];
fma.rn.f64 %fd163, %fd130, %fd159, %fd157;
fma.rn.f64 %fd164, %fd130, %fd160, %fd158;
mul.f64 %fd165, %fd131, %fd160;
sub.f64 %fd285, %fd163, %fd165;
fma.rn.f64 %fd288, %fd131, %fd159, %fd164;
add.s32 %r27, %r25, 4;
add.s32 %r109, %r109, %r99;
add.s64 %rd59, %rd59, 64;
add.s64 %rd58, %rd58, %rd57;
add.s32 %r104, %r104, 4;
setp.lt.s32	%p11, %r104, %r83;
mov.u32 %r107, %r27;
mov.u32 %r108, %r27;
mov.f64 %fd284, %fd285;
mov.f64 %fd287, %fd288;
@%p11 bra BB74_15;

BB74_16:
sub.s32 %r85, %r107, %r10;
mov.f64 %fd290, %fd284;
mov.f64 %fd289, %fd287;
setp.ge.s32	%p12, %r85, %r23;
@%p12 bra BB74_19;

neg.s32 %r98, %r10;
mov.u64 %rd56, _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
mul.wide.s32 %rd43, %r107, 16;
add.s64 %rd61, %rd56, %rd43;
add.s32 %r110, %r98, %r107;
mul.wide.s32 %rd45, %r109, 16;
add.s64 %rd60, %rd26, %rd45;

BB74_18:

	ld.global.cv.v2.f64 {%fd166, %fd167}, [%rd60];

	ld.shared.v2.f64 {%fd168, %fd169}, [%rd61];
fma.rn.f64 %fd172, %fd166, %fd168, %fd290;
fma.rn.f64 %fd173, %fd166, %fd169, %fd289;
mul.f64 %fd174, %fd167, %fd169;
sub.f64 %fd290, %fd172, %fd174;
fma.rn.f64 %fd289, %fd167, %fd168, %fd173;
add.s64 %rd61, %rd61, 16;
add.s64 %rd60, %rd60, %rd9;
add.s32 %r110, %r110, 1;
setp.lt.s32	%p13, %r110, %r23;
@%p13 bra BB74_18;

BB74_19:
ld.shared.v2.f64 {%fd175, %fd176}, [%rd5];
add.f64 %fd179, %fd289, %fd176;
add.f64 %fd180, %fd290, %fd175;
st.shared.v2.f64 [%rd5], {%fd180, %fd179};

BB74_20:
setp.lt.s32	%p14, %r71, %r9;
add.s32 %r102, %r102, 1;
mov.u32 %r103, %r71;
@%p14 bra BB74_5;

BB74_21:
mov.u32 %r95, %tid.x;
add.s32 %r87, %r95, 7;
setp.lt.u32	%p2, %r87, 15;
bar.sync 0;
setp.lt.s32	%p15, %r17, %r46;
and.pred %p16, %p15, %p2;
@!%p16 bra BB74_25;
bra.uni BB74_22;

BB74_22:
ld.param.u32 %r97, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
mul.wide.s32 %rd55, %r2, 16;
mov.u64 %rd54, _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd49, %rd54, %rd55;
ld.shared.v2.f64 {%fd181, %fd182}, [%rd49];
ld.shared.v2.f64 {%fd185, %fd186}, [%rd49+128];
add.f64 %fd189, %fd185, %fd181;
add.f64 %fd190, %fd186, %fd182;
ld.shared.v2.f64 {%fd191, %fd192}, [%rd49+256];
add.f64 %fd195, %fd191, %fd189;
add.f64 %fd196, %fd192, %fd190;
ld.shared.v2.f64 {%fd197, %fd198}, [%rd49+384];
add.f64 %fd201, %fd197, %fd195;
add.f64 %fd202, %fd198, %fd196;
ld.shared.v2.f64 {%fd203, %fd204}, [%rd49+512];
add.f64 %fd207, %fd203, %fd201;
add.f64 %fd208, %fd204, %fd202;
ld.shared.v2.f64 {%fd209, %fd210}, [%rd49+640];
add.f64 %fd213, %fd209, %fd207;
add.f64 %fd214, %fd210, %fd208;
ld.shared.v2.f64 {%fd215, %fd216}, [%rd49+768];
add.f64 %fd219, %fd215, %fd213;
add.f64 %fd220, %fd216, %fd214;
ld.shared.v2.f64 {%fd221, %fd222}, [%rd49+896];
add.f64 %fd225, %fd221, %fd219;
add.f64 %fd226, %fd222, %fd220;
ld.shared.v2.f64 {%fd227, %fd228}, [%rd49+1024];
add.f64 %fd231, %fd227, %fd225;
add.f64 %fd232, %fd228, %fd226;
ld.shared.v2.f64 {%fd233, %fd234}, [%rd49+1152];
add.f64 %fd237, %fd233, %fd231;
add.f64 %fd238, %fd234, %fd232;
ld.shared.v2.f64 {%fd239, %fd240}, [%rd49+1280];
add.f64 %fd243, %fd239, %fd237;
add.f64 %fd244, %fd240, %fd238;
ld.shared.v2.f64 {%fd245, %fd246}, [%rd49+1408];
add.f64 %fd249, %fd245, %fd243;
add.f64 %fd250, %fd246, %fd244;
ld.shared.v2.f64 {%fd251, %fd252}, [%rd49+1536];
add.f64 %fd255, %fd251, %fd249;
add.f64 %fd256, %fd252, %fd250;
ld.shared.v2.f64 {%fd257, %fd258}, [%rd49+1664];
add.f64 %fd261, %fd257, %fd255;
add.f64 %fd262, %fd258, %fd256;
ld.shared.v2.f64 {%fd263, %fd264}, [%rd49+1792];
add.f64 %fd267, %fd263, %fd261;
add.f64 %fd268, %fd264, %fd262;
ld.shared.v2.f64 {%fd269, %fd270}, [%rd49+1920];
add.f64 %fd291, %fd269, %fd267;
add.f64 %fd292, %fd270, %fd268;
st.shared.v2.f64 [%rd49], {%fd291, %fd292};
mov.u32 %r88, 1;
sub.s32 %r89, %r88, %r46;
mul.lo.s32 %r90, %r89, %r97;
setp.gt.s32	%p17, %r97, -1;
selp.b32	%r91, 0, %r90, %p17;
mad.lo.s32 %r92, %r17, %r97, %r91;
ld.global.v2.f64 {%fd273, %fd274}, [%rd1];
setp.neu.f64	%p18, %fd273, 0d0000000000000000;
setp.neu.f64	%p19, %fd274, 0d0000000000000000;
or.pred %p20, %p18, %p19;
mul.wide.s32 %rd50, %r92, 16;
add.s64 %rd23, %rd4, %rd50;
@!%p20 bra BB74_24;
bra.uni BB74_23;

BB74_23:
ld.global.v2.f64 {%fd275, %fd276}, [%rd23];
fma.rn.f64 %fd279, %fd273, %fd275, %fd291;
fma.rn.f64 %fd280, %fd273, %fd276, %fd292;
mul.f64 %fd281, %fd274, %fd276;
fma.rn.f64 %fd292, %fd274, %fd275, %fd280;
sub.f64 %fd291, %fd279, %fd281;
st.shared.v2.f64 [%rd49], {%fd291, %fd292};

BB74_24:
st.global.v2.f64 [%rd23], {%fd291, %fd292};

BB74_25:
bar.sync 0;
mov.u32 %r93, %nctaid.x;
shl.b32 %r94, %r93, 3;
add.s32 %r101, %r94, %r101;
setp.lt.s32	%p21, %r101, %r46;
add.s32 %r100, %r100, 1;
@%p21 bra BB74_2;

BB74_26:
ret;
}


.visible .entry _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 128, 1, 1
.minnctapersm 4
{
.reg .pred %p<23>;
.reg .b16 %rs<9>;
.reg .b32 %r<100>;
.reg .f64 %fd<293>;
.reg .b64 %rd<55>;

	.shared .align 16 .b8 _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX[8192];

	.shared .align 16 .b8 _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT[2048];

ld.param.v2.u32 {%r38, %r39}, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r40, %r41}, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u64 %rd15, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd1, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd12, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd11, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
ld.param.u64 %rd14, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
cvta.to.global.u64 %rd2, %rd14;
mov.u32 %r3, %tid.x;
shr.s32 %r42, %r3, 31;
shr.u32 %r43, %r42, 29;
add.s32 %r44, %r3, %r43;
and.b32 %r45, %r44, -8;
sub.s32 %r4, %r3, %r45;
setp.lt.s32	%p3, %r40, 1;
@%p3 bra BB75_25;

cvta.to.global.u64 %rd16, %rd11;
cvta.to.global.u64 %rd3, %rd12;
cvta.to.global.u64 %rd4, %rd15;
ld.global.v2.f64 {%fd27, %fd28}, [%rd16];
shr.s32 %r50, %r44, 3;
mul.wide.s32 %rd17, %r50, 128;
mov.u64 %rd18, _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd19, %rd18, %rd17;
mul.wide.s32 %rd20, %r4, 16;
add.s64 %rd5, %rd19, %rd20;
add.s32 %r51, %r41, 15;
shr.s32 %r52, %r51, 31;
shr.u32 %r53, %r52, 28;
add.s32 %r54, %r51, %r53;
shr.s32 %r55, %r54, 4;
mul.lo.s32 %r8, %r55, %r50;
add.s32 %r56, %r50, 1;
mul.lo.s32 %r9, %r55, %r56;
shl.b32 %r10, %r50, 5;
add.s32 %r57, %r10, %r4;
mul.wide.s32 %rd21, %r57, 16;
mov.u64 %rd22, _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24617_36_non_const_XX;
add.s64 %rd6, %rd22, %rd21;
mov.u32 %r91, 0;

BB75_2:
mov.u32 %r58, %ctaid.x;
shl.b32 %r59, %r58, 3;
add.s32 %r13, %r59, %r91;
setp.ge.s32	%p4, %r13, %r40;
@%p4 bra BB75_25;

add.s32 %r14, %r13, %r4;
mov.f64 %fd29, 0d0000000000000000;
st.shared.v2.f64 [%rd5], {%fd29, %fd29};
setp.ge.s32	%p5, %r8, %r9;
@%p5 bra BB75_20;

mov.u32 %r92, %r8;

BB75_5:
mov.u32 %r15, %r92;
add.s32 %r60, %r15, 32;
min.s32 %r61, %r60, %r41;
min.s32 %r16, %r61, %r9;
bar.sync 0;
add.s32 %r17, %r15, %r4;
mov.u32 %r62, 1;
sub.s32 %r63, %r62, %r41;
mul.lo.s32 %r64, %r63, %r39;
setp.gt.s32	%p6, %r39, -1;
selp.b32	%r65, 0, %r64, %p6;
mad.lo.s32 %r18, %r17, %r39, %r65;
add.s32 %r66, %r16, -24;
setp.lt.s32	%p7, %r17, %r66;
mul.wide.s32 %rd23, %r18, 16;
add.s64 %rd8, %rd2, %rd23;
shl.b32 %r67, %r39, 3;
mul.wide.s32 %rd24, %r67, 16;
add.s64 %rd9, %rd8, %rd24;
@%p7 bra BB75_12;
bra.uni BB75_6;

BB75_12:
ld.global.v2.f64 {%fd84, %fd85}, [%rd8];
mul.f64 %fd88, %fd27, %fd84;
mul.f64 %fd89, %fd28, %fd85;
mul.f64 %fd90, %fd28, %fd84;
sub.f64 %fd91, %fd88, %fd89;
fma.rn.f64 %fd92, %fd27, %fd85, %fd90;
st.shared.v2.f64 [%rd6], {%fd91, %fd92};
ld.global.v2.f64 {%fd93, %fd94}, [%rd9];
mul.f64 %fd97, %fd27, %fd93;
mul.f64 %fd98, %fd28, %fd94;
mul.f64 %fd99, %fd28, %fd93;
sub.f64 %fd100, %fd97, %fd98;
fma.rn.f64 %fd101, %fd27, %fd94, %fd99;
st.shared.v2.f64 [%rd6+128], {%fd100, %fd101};
add.s64 %rd30, %rd9, %rd24;
ld.global.v2.f64 {%fd102, %fd103}, [%rd30];
mul.f64 %fd106, %fd27, %fd102;
mul.f64 %fd107, %fd28, %fd103;
mul.f64 %fd108, %fd28, %fd102;
fma.rn.f64 %fd109, %fd27, %fd103, %fd108;
sub.f64 %fd110, %fd106, %fd107;
st.shared.v2.f64 [%rd6+256], {%fd110, %fd109};
add.s64 %rd31, %rd30, %rd24;
ld.global.v2.f64 {%fd111, %fd112}, [%rd31];
mul.f64 %fd115, %fd27, %fd111;
mul.f64 %fd116, %fd28, %fd112;
mul.f64 %fd117, %fd28, %fd111;
fma.rn.f64 %fd118, %fd27, %fd112, %fd117;
sub.f64 %fd119, %fd115, %fd116;
st.shared.v2.f64 [%rd6+384], {%fd119, %fd118};
bra.uni BB75_13;

BB75_6:
add.s32 %r68, %r16, -16;
setp.lt.s32	%p8, %r17, %r68;
@%p8 bra BB75_11;
bra.uni BB75_7;

BB75_11:
ld.global.v2.f64 {%fd57, %fd58}, [%rd8];
mul.f64 %fd61, %fd27, %fd57;
mul.f64 %fd62, %fd28, %fd58;
mul.f64 %fd63, %fd28, %fd57;
sub.f64 %fd64, %fd61, %fd62;
fma.rn.f64 %fd65, %fd27, %fd58, %fd63;
st.shared.v2.f64 [%rd6], {%fd64, %fd65};
ld.global.v2.f64 {%fd66, %fd67}, [%rd9];
mul.f64 %fd70, %fd27, %fd66;
mul.f64 %fd71, %fd28, %fd67;
mul.f64 %fd72, %fd28, %fd66;
sub.f64 %fd73, %fd70, %fd71;
fma.rn.f64 %fd74, %fd27, %fd67, %fd72;
st.shared.v2.f64 [%rd6+128], {%fd73, %fd74};
add.s64 %rd28, %rd9, %rd24;
ld.global.v2.f64 {%fd75, %fd76}, [%rd28];
mul.f64 %fd79, %fd27, %fd75;
mul.f64 %fd80, %fd28, %fd76;
mul.f64 %fd81, %fd28, %fd75;
fma.rn.f64 %fd82, %fd27, %fd76, %fd81;
sub.f64 %fd83, %fd79, %fd80;
st.shared.v2.f64 [%rd6+256], {%fd83, %fd82};
bra.uni BB75_13;

BB75_7:
add.s32 %r69, %r16, -8;
setp.lt.s32	%p9, %r17, %r69;
@%p9 bra BB75_10;
bra.uni BB75_8;

BB75_10:
ld.global.v2.f64 {%fd39, %fd40}, [%rd8];
mul.f64 %fd43, %fd27, %fd39;
mul.f64 %fd44, %fd28, %fd40;
mul.f64 %fd45, %fd28, %fd39;
sub.f64 %fd46, %fd43, %fd44;
fma.rn.f64 %fd47, %fd27, %fd40, %fd45;
st.shared.v2.f64 [%rd6], {%fd46, %fd47};
add.s32 %r71, %r18, %r67;
mul.wide.s32 %rd25, %r71, 16;
add.s64 %rd26, %rd2, %rd25;
ld.global.v2.f64 {%fd48, %fd49}, [%rd26];
mul.f64 %fd52, %fd27, %fd48;
mul.f64 %fd53, %fd28, %fd49;
mul.f64 %fd54, %fd28, %fd48;
fma.rn.f64 %fd55, %fd27, %fd49, %fd54;
sub.f64 %fd56, %fd52, %fd53;
st.shared.v2.f64 [%rd6+128], {%fd56, %fd55};
bra.uni BB75_13;

BB75_8:
setp.ge.s32	%p10, %r17, %r16;
@%p10 bra BB75_13;

ld.global.v2.f64 {%fd30, %fd31}, [%rd8];
mul.f64 %fd34, %fd27, %fd30;
mul.f64 %fd35, %fd28, %fd31;
mul.f64 %fd36, %fd28, %fd30;
sub.f64 %fd37, %fd34, %fd35;
fma.rn.f64 %fd38, %fd27, %fd31, %fd36;
st.shared.v2.f64 [%rd6], {%fd37, %fd38};

BB75_13:
setp.lt.s32	%p1, %r14, %r40;
bar.sync 0;
@!%p1 bra BB75_19;
bra.uni BB75_14;

BB75_14:
mov.f64 %fd288, 0d0000000000000000;
mad.lo.s32 %r99, %r15, %r38, %r14;
sub.s32 %r20, %r16, %r15;
add.s32 %r74, %r20, -3;
mov.f64 %fd287, %fd288;
mov.f64 %fd284, %fd288;
mov.f64 %fd285, %fd288;
setp.lt.s32	%p11, %r74, 1;
mov.u32 %r97, %r10;
mov.u32 %r98, %r10;
@%p11 bra BB75_16;

BB75_15:
mov.u32 %r21, %r98;
shl.b32 %r89, %r38, 2;
mul.wide.s32 %rd54, %r38, 16;
mul.wide.s32 %rd36, %r99, 16;
add.s64 %rd32, %rd1, %rd36;

	ld.global.cv.v2.f64 {%fd124, %fd125}, [%rd32];

	mul.wide.s32 %rd37, %r21, 16;
add.s64 %rd39, %rd22, %rd37;
ld.shared.v2.f64 {%fd132, %fd133}, [%rd39];
fma.rn.f64 %fd136, %fd124, %fd132, %fd285;
fma.rn.f64 %fd137, %fd124, %fd133, %fd288;
mul.f64 %fd138, %fd125, %fd133;
sub.f64 %fd139, %fd136, %fd138;
fma.rn.f64 %fd140, %fd125, %fd132, %fd137;
add.s64 %rd33, %rd32, %rd54;

	ld.global.cv.v2.f64 {%fd126, %fd127}, [%rd33];

	ld.shared.v2.f64 {%fd141, %fd142}, [%rd39+16];
fma.rn.f64 %fd145, %fd126, %fd141, %fd139;
fma.rn.f64 %fd146, %fd126, %fd142, %fd140;
mul.f64 %fd147, %fd127, %fd142;
sub.f64 %fd148, %fd145, %fd147;
fma.rn.f64 %fd149, %fd127, %fd141, %fd146;
add.s64 %rd34, %rd33, %rd54;

	ld.global.cv.v2.f64 {%fd128, %fd129}, [%rd34];

	ld.shared.v2.f64 {%fd150, %fd151}, [%rd39+32];
fma.rn.f64 %fd154, %fd128, %fd150, %fd148;
fma.rn.f64 %fd155, %fd128, %fd151, %fd149;
mul.f64 %fd156, %fd129, %fd151;
sub.f64 %fd157, %fd154, %fd156;
fma.rn.f64 %fd158, %fd129, %fd150, %fd155;
add.s64 %rd35, %rd34, %rd54;

	ld.global.cv.v2.f64 {%fd130, %fd131}, [%rd35];

	ld.shared.v2.f64 {%fd159, %fd160}, [%rd39+48];
fma.rn.f64 %fd163, %fd130, %fd159, %fd157;
fma.rn.f64 %fd164, %fd130, %fd160, %fd158;
mul.f64 %fd165, %fd131, %fd160;
sub.f64 %fd285, %fd163, %fd165;
fma.rn.f64 %fd288, %fd131, %fd159, %fd164;
add.s32 %r99, %r99, %r89;
add.s32 %r24, %r21, 4;
sub.s32 %r75, %r24, %r10;
setp.lt.s32	%p12, %r75, %r74;
mov.f64 %fd284, %fd285;
mov.f64 %fd287, %fd288;
mov.u32 %r97, %r24;
mov.u32 %r98, %r24;
@%p12 bra BB75_15;

BB75_16:
mov.u32 %r96, %r97;
sub.s32 %r77, %r96, %r10;
mov.f64 %fd290, %fd284;
mov.f64 %fd289, %fd287;
setp.ge.s32	%p13, %r77, %r20;
@%p13 bra BB75_18;

BB75_17:
mul.wide.s32 %rd41, %r99, 16;
add.s64 %rd40, %rd1, %rd41;

	ld.global.cv.v2.f64 {%fd166, %fd167}, [%rd40];

	mul.wide.s32 %rd42, %r96, 16;
add.s64 %rd44, %rd22, %rd42;
ld.shared.v2.f64 {%fd168, %fd169}, [%rd44];
fma.rn.f64 %fd172, %fd166, %fd168, %fd290;
fma.rn.f64 %fd173, %fd166, %fd169, %fd289;
mul.f64 %fd174, %fd167, %fd169;
sub.f64 %fd290, %fd172, %fd174;
fma.rn.f64 %fd289, %fd167, %fd168, %fd173;
add.s32 %r99, %r99, %r38;
add.s32 %r96, %r96, 1;
sub.s32 %r78, %r96, %r10;
setp.lt.s32	%p14, %r78, %r20;
@%p14 bra BB75_17;

BB75_18:
ld.shared.v2.f64 {%fd175, %fd176}, [%rd5];
add.f64 %fd179, %fd289, %fd176;
add.f64 %fd180, %fd290, %fd175;
st.shared.v2.f64 [%rd5], {%fd180, %fd179};

BB75_19:
setp.lt.s32	%p15, %r60, %r9;
mov.u32 %r92, %r60;
@%p15 bra BB75_5;

BB75_20:
mov.u32 %r88, %tid.x;
add.s32 %r80, %r88, 7;
setp.lt.u32	%p2, %r80, 15;
bar.sync 0;
setp.lt.s32	%p16, %r14, %r40;
and.pred %p17, %p16, %p2;
@!%p17 bra BB75_24;
bra.uni BB75_21;

BB75_21:
ld.param.u32 %r90, [_Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
mul.wide.s32 %rd53, %r4, 16;
mov.u64 %rd52, _Z17gemv2N_kernel_refI7double2S0_S0_Li128ELi16ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24618_33_non_const_SDOT;
add.s64 %rd47, %rd52, %rd53;
ld.shared.v2.f64 {%fd181, %fd182}, [%rd47];
ld.shared.v2.f64 {%fd185, %fd186}, [%rd47+128];
add.f64 %fd189, %fd185, %fd181;
add.f64 %fd190, %fd186, %fd182;
ld.shared.v2.f64 {%fd191, %fd192}, [%rd47+256];
add.f64 %fd195, %fd191, %fd189;
add.f64 %fd196, %fd192, %fd190;
ld.shared.v2.f64 {%fd197, %fd198}, [%rd47+384];
add.f64 %fd201, %fd197, %fd195;
add.f64 %fd202, %fd198, %fd196;
ld.shared.v2.f64 {%fd203, %fd204}, [%rd47+512];
add.f64 %fd207, %fd203, %fd201;
add.f64 %fd208, %fd204, %fd202;
ld.shared.v2.f64 {%fd209, %fd210}, [%rd47+640];
add.f64 %fd213, %fd209, %fd207;
add.f64 %fd214, %fd210, %fd208;
ld.shared.v2.f64 {%fd215, %fd216}, [%rd47+768];
add.f64 %fd219, %fd215, %fd213;
add.f64 %fd220, %fd216, %fd214;
ld.shared.v2.f64 {%fd221, %fd222}, [%rd47+896];
add.f64 %fd225, %fd221, %fd219;
add.f64 %fd226, %fd222, %fd220;
ld.shared.v2.f64 {%fd227, %fd228}, [%rd47+1024];
add.f64 %fd231, %fd227, %fd225;
add.f64 %fd232, %fd228, %fd226;
ld.shared.v2.f64 {%fd233, %fd234}, [%rd47+1152];
add.f64 %fd237, %fd233, %fd231;
add.f64 %fd238, %fd234, %fd232;
ld.shared.v2.f64 {%fd239, %fd240}, [%rd47+1280];
add.f64 %fd243, %fd239, %fd237;
add.f64 %fd244, %fd240, %fd238;
ld.shared.v2.f64 {%fd245, %fd246}, [%rd47+1408];
add.f64 %fd249, %fd245, %fd243;
add.f64 %fd250, %fd246, %fd244;
ld.shared.v2.f64 {%fd251, %fd252}, [%rd47+1536];
add.f64 %fd255, %fd251, %fd249;
add.f64 %fd256, %fd252, %fd250;
ld.shared.v2.f64 {%fd257, %fd258}, [%rd47+1664];
add.f64 %fd261, %fd257, %fd255;
add.f64 %fd262, %fd258, %fd256;
ld.shared.v2.f64 {%fd263, %fd264}, [%rd47+1792];
add.f64 %fd267, %fd263, %fd261;
add.f64 %fd268, %fd264, %fd262;
ld.shared.v2.f64 {%fd269, %fd270}, [%rd47+1920];
add.f64 %fd291, %fd269, %fd267;
add.f64 %fd292, %fd270, %fd268;
st.shared.v2.f64 [%rd47], {%fd291, %fd292};
mov.u32 %r81, 1;
sub.s32 %r82, %r81, %r40;
mul.lo.s32 %r83, %r82, %r90;
setp.gt.s32	%p18, %r90, -1;
selp.b32	%r84, 0, %r83, %p18;
mad.lo.s32 %r85, %r14, %r90, %r84;
ld.global.v2.f64 {%fd273, %fd274}, [%rd3];
setp.neu.f64	%p19, %fd273, 0d0000000000000000;
setp.neu.f64	%p20, %fd274, 0d0000000000000000;
or.pred %p21, %p19, %p20;
mul.wide.s32 %rd48, %r85, 16;
add.s64 %rd10, %rd4, %rd48;
@!%p21 bra BB75_23;
bra.uni BB75_22;

BB75_22:
ld.global.v2.f64 {%fd275, %fd276}, [%rd10];
fma.rn.f64 %fd279, %fd273, %fd275, %fd291;
fma.rn.f64 %fd280, %fd273, %fd276, %fd292;
mul.f64 %fd281, %fd274, %fd276;
fma.rn.f64 %fd292, %fd274, %fd275, %fd280;
sub.f64 %fd291, %fd279, %fd281;
st.shared.v2.f64 [%rd47], {%fd291, %fd292};

BB75_23:
st.global.v2.f64 [%rd10], {%fd291, %fd292};

BB75_24:
bar.sync 0;
mov.u32 %r86, %nctaid.x;
shl.b32 %r87, %r86, 3;
add.s32 %r91, %r87, %r91;
setp.lt.s32	%p22, %r91, %r40;
@%p22 bra BB75_2;

BB75_25:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .align 16 .b8 _Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0[16],
.param .align 16 .b8 _Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1[16],
.param .align 8 .b8 _Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .b32 %r<98>;
.reg .f64 %fd<132>;
.reg .b64 %rd<47>;


ld.param.f64 %fd20, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0+8];
ld.param.f64 %fd19, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f64 %fd22, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1+8];
ld.param.f64 %fd21, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f64 %fd129, 0d0000000000000000;
mov.f64 %fd128, %fd129;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB76_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r96, %r28, 2;
mov.f64 %fd129, 0d0000000000000000;
mov.f64 %fd128, %fd129;
setp.ge.s32	%p2, %r96, %r20;
@%p2 bra BB76_8;

mov.f64 %fd128, 0d0000000000000000;
mov.f64 %fd129, %fd128;

BB76_3:
mov.u32 %r94, %r96;
mov.u32 %r5, %r94;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB76_5;
bra.uni BB76_4;

BB76_5:
mov.u32 %r97, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r95, %r5;
@%p4 bra BB76_7;

BB76_6:
mov.u32 %r7, %r95;
mul.wide.s32 %rd26, %r7, 16;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.v2.f64 {%fd63,%fd64}, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 16;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.v2.f64 {%fd65, %fd66}, [%rd25];

	fma.rn.f64 %fd67, %fd63, %fd65, %fd128;
fma.rn.f64 %fd68, %fd63, %fd66, %fd129;
mul.f64 %fd69, %fd64, %fd66;
sub.f64 %fd128, %fd67, %fd69;
fma.rn.f64 %fd129, %fd64, %fd65, %fd68;
add.s32 %r97, %r97, 1;
setp.lt.s32	%p5, %r97, 4;
add.s32 %r10, %r97, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r95, %r10;
@%p7 bra BB76_6;
bra.uni BB76_7;

BB76_4:
mul.wide.s32 %rd18, %r5, 16;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.v2.f64 {%fd29,%fd30}, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 16;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.v2.f64 {%fd31, %fd32}, [%rd11];

	fma.rn.f64 %fd45, %fd29, %fd31, %fd128;
fma.rn.f64 %fd46, %fd29, %fd32, %fd129;
mul.f64 %fd47, %fd30, %fd32;
sub.f64 %fd48, %fd45, %fd47;
fma.rn.f64 %fd49, %fd30, %fd31, %fd46;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 16;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.v2.f64 {%fd33,%fd34}, [%rd12];

	mul.wide.s32 %rd21, %r17, 16;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.v2.f64 {%fd35, %fd36}, [%rd13];

	fma.rn.f64 %fd50, %fd33, %fd35, %fd48;
fma.rn.f64 %fd51, %fd33, %fd36, %fd49;
mul.f64 %fd52, %fd34, %fd36;
sub.f64 %fd53, %fd50, %fd52;
fma.rn.f64 %fd54, %fd34, %fd35, %fd51;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 16;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.v2.f64 {%fd37,%fd38}, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.v2.f64 {%fd39, %fd40}, [%rd15];

	fma.rn.f64 %fd55, %fd37, %fd39, %fd53;
fma.rn.f64 %fd56, %fd37, %fd40, %fd54;
mul.f64 %fd57, %fd38, %fd40;
sub.f64 %fd58, %fd55, %fd57;
fma.rn.f64 %fd59, %fd38, %fd39, %fd56;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 16;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.v2.f64 {%fd41,%fd42}, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.v2.f64 {%fd43, %fd44}, [%rd17];

	fma.rn.f64 %fd60, %fd41, %fd43, %fd58;
fma.rn.f64 %fd61, %fd41, %fd44, %fd59;
mul.f64 %fd62, %fd42, %fd44;
sub.f64 %fd128, %fd60, %fd62;
fma.rn.f64 %fd129, %fd42, %fd43, %fd61;

BB76_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r96, %r44, %r45, %r5;
setp.lt.s32	%p8, %r96, %r20;
@%p8 bra BB76_3;

BB76_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 16;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.v2.f64 [%rd3], {%fd128, %fd129};
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 8;
@%p9 bra BB76_11;

bar.sync 0;
add.s32 %r52, %r50, -8;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB76_11;

ld.shared.v2.f64 {%fd70, %fd71}, [%rd3];
add.s32 %r55, %r47, 8;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 16;
add.s64 %rd32, %rd29, %rd30;
ld.shared.v2.f64 {%fd74, %fd75}, [%rd32];
add.f64 %fd78, %fd71, %fd75;
add.f64 %fd79, %fd70, %fd74;
st.shared.v2.f64 [%rd3], {%fd79, %fd78};

BB76_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 3;
@%p11 bra BB76_13;

ld.shared.v2.f64 {%fd80, %fd81}, [%rd3];
add.s32 %r61, %r47, 4;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 16;
add.s64 %rd35, %rd29, %rd33;
ld.shared.v2.f64 {%fd84, %fd85}, [%rd35];
add.f64 %fd88, %fd81, %fd85;
add.f64 %fd89, %fd80, %fd84;
st.shared.v2.f64 [%rd3], {%fd89, %fd88};

BB76_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 1;
@%p12 bra BB76_15;

ld.shared.v2.f64 {%fd90, %fd91}, [%rd3];
add.s32 %r67, %r47, 2;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 16;
add.s64 %rd38, %rd29, %rd36;
ld.shared.v2.f64 {%fd94, %fd95}, [%rd38];
add.f64 %fd98, %fd91, %fd95;
add.f64 %fd99, %fd90, %fd94;
st.shared.v2.f64 [%rd3], {%fd99, %fd98};

BB76_15:
bar.sync 0;
setp.gt.s32	%p13, %r47, 0;
@%p13 bra BB76_17;

ld.shared.v2.f64 {%fd100, %fd101}, [%rd3];
add.s32 %r73, %r47, 1;
mad.lo.s32 %r76, %r73, %r21, %r23;
mul.wide.u32 %rd39, %r76, 16;
add.s64 %rd41, %rd29, %rd39;
ld.shared.v2.f64 {%fd104, %fd105}, [%rd41];
add.f64 %fd108, %fd101, %fd105;
add.f64 %fd109, %fd100, %fd104;
st.shared.v2.f64 [%rd3], {%fd109, %fd108};

BB76_17:
setp.lt.s32	%p14, %r24, %r19;
setp.eq.s32	%p15, %r47, 0;
and.pred %p16, %p14, %p15;
@!%p16 bra BB76_21;
bra.uni BB76_18;

BB76_18:
ld.param.u32 %r93, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
shr.s32 %r82, %r93, 31;
cvta.to.global.u64 %rd42, %rd9;
mov.u32 %r83, 1;
sub.s32 %r84, %r83, %r19;
and.b32 %r85, %r82, %r84;
add.s32 %r90, %r24, %r85;
mul.lo.s32 %r91, %r90, %r93;
setp.neu.f64	%p17, %fd22, 0d0000000000000000;
setp.neu.f64	%p18, %fd21, 0d0000000000000000;
or.pred %p19, %p18, %p17;
mul.wide.s32 %rd43, %r91, 16;
add.s64 %rd4, %rd42, %rd43;
mov.f64 %fd131, 0d0000000000000000;
mov.f64 %fd130, %fd131;
@!%p19 bra BB76_20;
bra.uni BB76_19;

BB76_19:
ld.global.v2.f64 {%fd112, %fd113}, [%rd4];
mul.f64 %fd116, %fd21, %fd112;
mul.f64 %fd117, %fd22, %fd113;
sub.f64 %fd130, %fd116, %fd117;
mul.f64 %fd118, %fd21, %fd113;
fma.rn.f64 %fd131, %fd22, %fd112, %fd118;

BB76_20:
mul.wide.s32 %rd44, %r23, 16;
add.s64 %rd46, %rd29, %rd44;
ld.shared.v2.f64 {%fd119, %fd120}, [%rd46];
fma.rn.f64 %fd123, %fd19, %fd119, %fd130;
fma.rn.f64 %fd124, %fd20, %fd119, %fd131;
mul.f64 %fd125, %fd20, %fd120;
fma.rn.f64 %fd126, %fd19, %fd120, %fd124;
sub.f64 %fd127, %fd123, %fd125;
st.global.v2.f64 [%rd4], {%fd127, %fd126};

BB76_21:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<20>;
.reg .b16 %rs<9>;
.reg .b32 %r<97>;
.reg .f64 %fd<134>;
.reg .b64 %rd<49>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f64 %fd131, 0d0000000000000000;
mov.f64 %fd130, %fd131;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB77_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r95, %r28, 2;
mov.f64 %fd131, 0d0000000000000000;
mov.f64 %fd130, %fd131;
setp.ge.s32	%p2, %r95, %r20;
@%p2 bra BB77_8;

mov.f64 %fd130, 0d0000000000000000;
mov.f64 %fd131, %fd130;

BB77_3:
mov.u32 %r93, %r95;
mov.u32 %r5, %r93;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB77_5;
bra.uni BB77_4;

BB77_5:
mov.u32 %r96, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r94, %r5;
@%p4 bra BB77_7;

BB77_6:
mov.u32 %r7, %r94;
mul.wide.s32 %rd26, %r7, 16;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.v2.f64 {%fd59,%fd60}, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 16;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.v2.f64 {%fd61, %fd62}, [%rd25];

	fma.rn.f64 %fd63, %fd59, %fd61, %fd130;
fma.rn.f64 %fd64, %fd59, %fd62, %fd131;
mul.f64 %fd65, %fd60, %fd62;
sub.f64 %fd130, %fd63, %fd65;
fma.rn.f64 %fd131, %fd60, %fd61, %fd64;
add.s32 %r96, %r96, 1;
setp.lt.s32	%p5, %r96, 4;
add.s32 %r10, %r96, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r94, %r10;
@%p7 bra BB77_6;
bra.uni BB77_7;

BB77_4:
mul.wide.s32 %rd18, %r5, 16;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.v2.f64 {%fd25,%fd26}, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 16;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.v2.f64 {%fd27, %fd28}, [%rd11];

	fma.rn.f64 %fd41, %fd25, %fd27, %fd130;
fma.rn.f64 %fd42, %fd25, %fd28, %fd131;
mul.f64 %fd43, %fd26, %fd28;
sub.f64 %fd44, %fd41, %fd43;
fma.rn.f64 %fd45, %fd26, %fd27, %fd42;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 16;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.v2.f64 {%fd29,%fd30}, [%rd12];

	mul.wide.s32 %rd21, %r17, 16;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.v2.f64 {%fd31, %fd32}, [%rd13];

	fma.rn.f64 %fd46, %fd29, %fd31, %fd44;
fma.rn.f64 %fd47, %fd29, %fd32, %fd45;
mul.f64 %fd48, %fd30, %fd32;
sub.f64 %fd49, %fd46, %fd48;
fma.rn.f64 %fd50, %fd30, %fd31, %fd47;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 16;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.v2.f64 {%fd33,%fd34}, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.v2.f64 {%fd35, %fd36}, [%rd15];

	fma.rn.f64 %fd51, %fd33, %fd35, %fd49;
fma.rn.f64 %fd52, %fd33, %fd36, %fd50;
mul.f64 %fd53, %fd34, %fd36;
sub.f64 %fd54, %fd51, %fd53;
fma.rn.f64 %fd55, %fd34, %fd35, %fd52;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 16;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.v2.f64 {%fd37,%fd38}, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.v2.f64 {%fd39, %fd40}, [%rd17];

	fma.rn.f64 %fd56, %fd37, %fd39, %fd54;
fma.rn.f64 %fd57, %fd37, %fd40, %fd55;
mul.f64 %fd58, %fd38, %fd40;
sub.f64 %fd130, %fd56, %fd58;
fma.rn.f64 %fd131, %fd38, %fd39, %fd57;

BB77_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r95, %r44, %r45, %r5;
setp.lt.s32	%p8, %r95, %r20;
@%p8 bra BB77_3;

BB77_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 16;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.v2.f64 [%rd3], {%fd130, %fd131};
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 8;
@%p9 bra BB77_11;

bar.sync 0;
add.s32 %r52, %r50, -8;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB77_11;

ld.shared.v2.f64 {%fd66, %fd67}, [%rd3];
add.s32 %r55, %r47, 8;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 16;
add.s64 %rd32, %rd29, %rd30;
ld.shared.v2.f64 {%fd70, %fd71}, [%rd32];
add.f64 %fd74, %fd67, %fd71;
add.f64 %fd75, %fd66, %fd70;
st.shared.v2.f64 [%rd3], {%fd75, %fd74};

BB77_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 3;
@%p11 bra BB77_13;

ld.shared.v2.f64 {%fd76, %fd77}, [%rd3];
add.s32 %r61, %r47, 4;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 16;
add.s64 %rd35, %rd29, %rd33;
ld.shared.v2.f64 {%fd80, %fd81}, [%rd35];
add.f64 %fd84, %fd77, %fd81;
add.f64 %fd85, %fd76, %fd80;
st.shared.v2.f64 [%rd3], {%fd85, %fd84};

BB77_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 1;
@%p12 bra BB77_15;

ld.shared.v2.f64 {%fd86, %fd87}, [%rd3];
add.s32 %r67, %r47, 2;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 16;
add.s64 %rd38, %rd29, %rd36;
ld.shared.v2.f64 {%fd90, %fd91}, [%rd38];
add.f64 %fd94, %fd87, %fd91;
add.f64 %fd95, %fd86, %fd90;
st.shared.v2.f64 [%rd3], {%fd95, %fd94};

BB77_15:
bar.sync 0;
setp.gt.s32	%p13, %r47, 0;
@%p13 bra BB77_17;

ld.shared.v2.f64 {%fd96, %fd97}, [%rd3];
add.s32 %r73, %r47, 1;
mad.lo.s32 %r76, %r73, %r21, %r23;
mul.wide.u32 %rd39, %r76, 16;
add.s64 %rd41, %rd29, %rd39;
ld.shared.v2.f64 {%fd100, %fd101}, [%rd41];
add.f64 %fd104, %fd97, %fd101;
add.f64 %fd105, %fd96, %fd100;
st.shared.v2.f64 [%rd3], {%fd105, %fd104};

BB77_17:
setp.lt.s32	%p14, %r24, %r19;
setp.eq.s32	%p15, %r47, 0;
and.pred %p16, %p14, %p15;
@!%p16 bra BB77_21;
bra.uni BB77_18;

BB77_18:
shr.s32 %r82, %r16, 31;
cvta.to.global.u64 %rd42, %rd6;
cvta.to.global.u64 %rd43, %rd9;
mov.u32 %r83, 1;
sub.s32 %r84, %r83, %r19;
and.b32 %r85, %r82, %r84;
add.s32 %r90, %r24, %r85;
mul.lo.s32 %r91, %r90, %r16;
ld.global.v2.f64 {%fd108, %fd109}, [%rd42];
setp.neu.f64	%p17, %fd108, 0d0000000000000000;
setp.neu.f64	%p18, %fd109, 0d0000000000000000;
or.pred %p19, %p17, %p18;
mul.wide.s32 %rd44, %r91, 16;
add.s64 %rd4, %rd43, %rd44;
mov.f64 %fd133, 0d0000000000000000;
mov.f64 %fd132, %fd133;
@!%p19 bra BB77_20;
bra.uni BB77_19;

BB77_19:
ld.global.v2.f64 {%fd110, %fd111}, [%rd4];
mul.f64 %fd114, %fd110, %fd108;
mul.f64 %fd115, %fd111, %fd109;
sub.f64 %fd132, %fd114, %fd115;
mul.f64 %fd116, %fd111, %fd108;
fma.rn.f64 %fd133, %fd110, %fd109, %fd116;

BB77_20:
cvta.to.global.u64 %rd45, %rd5;
mul.wide.s32 %rd46, %r23, 16;
add.s64 %rd48, %rd29, %rd46;
ld.global.v2.f64 {%fd117, %fd118}, [%rd45];
ld.shared.v2.f64 {%fd121, %fd122}, [%rd48];
fma.rn.f64 %fd125, %fd121, %fd117, %fd132;
fma.rn.f64 %fd126, %fd121, %fd118, %fd133;
mul.f64 %fd127, %fd122, %fd118;
fma.rn.f64 %fd128, %fd122, %fd117, %fd126;
sub.f64 %fd129, %fd125, %fd127;
st.global.v2.f64 [%rd4], {%fd129, %fd128};

BB77_21:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .align 16 .b8 _Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0[16],
.param .align 16 .b8 _Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1[16],
.param .align 8 .b8 _Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<17>;
.reg .b16 %rs<9>;
.reg .b32 %r<80>;
.reg .f64 %fd<102>;
.reg .b64 %rd<38>;


ld.param.f64 %fd20, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0+8];
ld.param.f64 %fd19, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f64 %fd22, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1+8];
ld.param.f64 %fd21, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f64 %fd99, 0d0000000000000000;
mov.f64 %fd98, %fd99;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB78_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r78, %r28, 2;
mov.f64 %fd99, 0d0000000000000000;
mov.f64 %fd98, %fd99;
setp.ge.s32	%p2, %r78, %r20;
@%p2 bra BB78_8;

mov.f64 %fd98, 0d0000000000000000;
mov.f64 %fd99, %fd98;

BB78_3:
mov.u32 %r76, %r78;
mov.u32 %r5, %r76;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB78_5;
bra.uni BB78_4;

BB78_5:
mov.u32 %r79, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r77, %r5;
@%p4 bra BB78_7;

BB78_6:
mov.u32 %r7, %r77;
mul.wide.s32 %rd26, %r7, 16;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.v2.f64 {%fd63,%fd64}, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 16;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.v2.f64 {%fd65, %fd66}, [%rd25];

	fma.rn.f64 %fd67, %fd63, %fd65, %fd98;
fma.rn.f64 %fd68, %fd63, %fd66, %fd99;
mul.f64 %fd69, %fd64, %fd66;
sub.f64 %fd98, %fd67, %fd69;
fma.rn.f64 %fd99, %fd64, %fd65, %fd68;
add.s32 %r79, %r79, 1;
setp.lt.s32	%p5, %r79, 4;
add.s32 %r10, %r79, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r77, %r10;
@%p7 bra BB78_6;
bra.uni BB78_7;

BB78_4:
mul.wide.s32 %rd18, %r5, 16;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.v2.f64 {%fd29,%fd30}, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 16;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.v2.f64 {%fd31, %fd32}, [%rd11];

	fma.rn.f64 %fd45, %fd29, %fd31, %fd98;
fma.rn.f64 %fd46, %fd29, %fd32, %fd99;
mul.f64 %fd47, %fd30, %fd32;
sub.f64 %fd48, %fd45, %fd47;
fma.rn.f64 %fd49, %fd30, %fd31, %fd46;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 16;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.v2.f64 {%fd33,%fd34}, [%rd12];

	mul.wide.s32 %rd21, %r17, 16;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.v2.f64 {%fd35, %fd36}, [%rd13];

	fma.rn.f64 %fd50, %fd33, %fd35, %fd48;
fma.rn.f64 %fd51, %fd33, %fd36, %fd49;
mul.f64 %fd52, %fd34, %fd36;
sub.f64 %fd53, %fd50, %fd52;
fma.rn.f64 %fd54, %fd34, %fd35, %fd51;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 16;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.v2.f64 {%fd37,%fd38}, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.v2.f64 {%fd39, %fd40}, [%rd15];

	fma.rn.f64 %fd55, %fd37, %fd39, %fd53;
fma.rn.f64 %fd56, %fd37, %fd40, %fd54;
mul.f64 %fd57, %fd38, %fd40;
sub.f64 %fd58, %fd55, %fd57;
fma.rn.f64 %fd59, %fd38, %fd39, %fd56;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 16;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.v2.f64 {%fd41,%fd42}, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.v2.f64 {%fd43, %fd44}, [%rd17];

	fma.rn.f64 %fd60, %fd41, %fd43, %fd58;
fma.rn.f64 %fd61, %fd41, %fd44, %fd59;
mul.f64 %fd62, %fd42, %fd44;
sub.f64 %fd98, %fd60, %fd62;
fma.rn.f64 %fd99, %fd42, %fd43, %fd61;

BB78_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r78, %r44, %r45, %r5;
setp.lt.s32	%p8, %r78, %r20;
@%p8 bra BB78_3;

BB78_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 16;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.v2.f64 [%rd3], {%fd98, %fd99};
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 1;
@%p9 bra BB78_11;

bar.sync 0;
add.s32 %r52, %r50, -1;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB78_11;

ld.shared.v2.f64 {%fd70, %fd71}, [%rd3];
add.s32 %r55, %r47, 1;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 16;
add.s64 %rd32, %rd29, %rd30;
ld.shared.v2.f64 {%fd74, %fd75}, [%rd32];
add.f64 %fd78, %fd71, %fd75;
add.f64 %fd79, %fd70, %fd74;
st.shared.v2.f64 [%rd3], {%fd79, %fd78};

BB78_11:
setp.lt.s32	%p11, %r24, %r19;
setp.eq.s32	%p12, %r47, 0;
and.pred %p13, %p11, %p12;
@!%p13 bra BB78_15;
bra.uni BB78_12;

BB78_12:
ld.param.u32 %r75, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
shr.s32 %r64, %r75, 31;
cvta.to.global.u64 %rd33, %rd9;
mov.u32 %r65, 1;
sub.s32 %r66, %r65, %r19;
and.b32 %r67, %r64, %r66;
add.s32 %r72, %r24, %r67;
mul.lo.s32 %r73, %r72, %r75;
setp.neu.f64	%p14, %fd22, 0d0000000000000000;
setp.neu.f64	%p15, %fd21, 0d0000000000000000;
or.pred %p16, %p15, %p14;
mul.wide.s32 %rd34, %r73, 16;
add.s64 %rd4, %rd33, %rd34;
mov.f64 %fd101, 0d0000000000000000;
mov.f64 %fd100, %fd101;
@!%p16 bra BB78_14;
bra.uni BB78_13;

BB78_13:
ld.global.v2.f64 {%fd82, %fd83}, [%rd4];
mul.f64 %fd86, %fd21, %fd82;
mul.f64 %fd87, %fd22, %fd83;
sub.f64 %fd100, %fd86, %fd87;
mul.f64 %fd88, %fd21, %fd83;
fma.rn.f64 %fd101, %fd22, %fd82, %fd88;

BB78_14:
mul.wide.s32 %rd35, %r23, 16;
add.s64 %rd37, %rd29, %rd35;
ld.shared.v2.f64 {%fd89, %fd90}, [%rd37];
fma.rn.f64 %fd93, %fd19, %fd89, %fd100;
fma.rn.f64 %fd94, %fd20, %fd89, %fd101;
mul.f64 %fd95, %fd20, %fd90;
fma.rn.f64 %fd96, %fd19, %fd90, %fd94;
sub.f64 %fd97, %fd93, %fd95;
st.global.v2.f64 [%rd4], {%fd97, %fd96};

BB78_15:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .align 16 .b8 _Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0[16],
.param .align 16 .b8 _Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1[16],
.param .align 8 .b8 _Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<22>;
.reg .b16 %rs<9>;
.reg .b32 %r<105>;
.reg .f64 %fd<152>;
.reg .b64 %rd<53>;


ld.param.f64 %fd56, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0+8];
ld.param.f64 %fd55, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f64 %fd58, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1+8];
ld.param.f64 %fd57, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f64 %fd149, 0d0000000000000000;
mov.f64 %fd148, %fd149;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB79_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r103, %r31, 2;
mov.f64 %fd149, 0d0000000000000000;
mov.f64 %fd148, %fd149;
setp.ge.s32	%p2, %r103, %r23;
@%p2 bra BB79_23;

mov.f64 %fd148, 0d0000000000000000;
mov.f64 %fd149, %fd148;

BB79_3:
mov.u32 %r101, %r103;
mov.u32 %r6, %r101;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB79_17;
bra.uni BB79_4;

BB79_17:
mov.u32 %r104, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r102, %r6;
@%p8 bra BB79_22;

BB79_18:
mov.u32 %r10, %r102;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB79_20;
bra.uni BB79_19;

BB79_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 16;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.v2.f64 {%fd146,%fd147}, [%rd39];

	bra.uni BB79_21;

BB79_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 16;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.v2.f64 {%fd146,%fd147}, [%rd37];


BB79_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 16;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.v2.f64 {%fd105, %fd106}, [%rd41];

	fma.rn.f64 %fd107, %fd146, %fd105, %fd148;
fma.rn.f64 %fd108, %fd146, %fd106, %fd149;
mul.f64 %fd109, %fd147, %fd106;
sub.f64 %fd148, %fd107, %fd109;
fma.rn.f64 %fd149, %fd147, %fd105, %fd108;
add.s32 %r104, %r104, 1;
setp.lt.s32	%p10, %r104, 4;
add.s32 %r13, %r104, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r102, %r13;
@%p12 bra BB79_18;
bra.uni BB79_22;

BB79_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB79_6;
bra.uni BB79_5;

BB79_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 16;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.v2.f64 {%fd138,%fd139}, [%rd15];

	bra.uni BB79_7;

BB79_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 16;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.v2.f64 {%fd138,%fd139}, [%rd13];


BB79_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 16;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.v2.f64 {%fd69, %fd70}, [%rd17];

	fma.rn.f64 %fd71, %fd138, %fd69, %fd148;
fma.rn.f64 %fd72, %fd138, %fd70, %fd149;
mul.f64 %fd73, %fd139, %fd70;
sub.f64 %fd9, %fd71, %fd73;
fma.rn.f64 %fd10, %fd139, %fd69, %fd72;
add.s32 %r7, %r6, 1;
@%p4 bra BB79_9;
bra.uni BB79_8;

BB79_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 16;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.v2.f64 {%fd140,%fd141}, [%rd21];

	bra.uni BB79_10;

BB79_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 16;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.v2.f64 {%fd140,%fd141}, [%rd19];


BB79_10:
mul.wide.s32 %rd24, %r20, 16;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.v2.f64 {%fd78, %fd79}, [%rd23];

	fma.rn.f64 %fd80, %fd140, %fd78, %fd9;
fma.rn.f64 %fd81, %fd140, %fd79, %fd10;
mul.f64 %fd82, %fd141, %fd79;
sub.f64 %fd17, %fd80, %fd82;
fma.rn.f64 %fd18, %fd141, %fd78, %fd81;
add.s32 %r8, %r6, 2;
@%p4 bra BB79_12;
bra.uni BB79_11;

BB79_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 16;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.v2.f64 {%fd142,%fd143}, [%rd27];

	bra.uni BB79_13;

BB79_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 16;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.v2.f64 {%fd142,%fd143}, [%rd25];


BB79_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.v2.f64 {%fd87, %fd88}, [%rd29];

	fma.rn.f64 %fd89, %fd142, %fd87, %fd17;
fma.rn.f64 %fd90, %fd142, %fd88, %fd18;
mul.f64 %fd91, %fd143, %fd88;
sub.f64 %fd25, %fd89, %fd91;
fma.rn.f64 %fd26, %fd143, %fd87, %fd90;
add.s32 %r9, %r6, 3;
@%p4 bra BB79_15;
bra.uni BB79_14;

BB79_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 16;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.v2.f64 {%fd144,%fd145}, [%rd33];

	bra.uni BB79_16;

BB79_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 16;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.v2.f64 {%fd144,%fd145}, [%rd31];


BB79_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.v2.f64 {%fd96, %fd97}, [%rd35];

	fma.rn.f64 %fd98, %fd144, %fd96, %fd25;
fma.rn.f64 %fd99, %fd144, %fd97, %fd26;
mul.f64 %fd100, %fd145, %fd97;
sub.f64 %fd148, %fd98, %fd100;
fma.rn.f64 %fd149, %fd145, %fd96, %fd99;

BB79_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r103, %r70, %r71, %r6;
setp.lt.s32	%p13, %r103, %r23;
@%p13 bra BB79_3;

BB79_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 16;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.v2.f64 [%rd6], {%fd148, %fd149};
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 1;
@%p14 bra BB79_26;

bar.sync 0;
add.s32 %r78, %r76, -1;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB79_26;

ld.shared.v2.f64 {%fd110, %fd111}, [%rd6];
add.s32 %r81, %r73, 1;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 16;
add.s64 %rd47, %rd44, %rd45;
ld.shared.v2.f64 {%fd114, %fd115}, [%rd47];
add.f64 %fd118, %fd111, %fd115;
add.f64 %fd119, %fd110, %fd114;
st.shared.v2.f64 [%rd6], {%fd119, %fd118};

BB79_26:
setp.lt.s32	%p16, %r27, %r22;
setp.eq.s32	%p17, %r73, 0;
and.pred %p18, %p16, %p17;
@!%p18 bra BB79_30;
bra.uni BB79_27;

BB79_27:
shr.s32 %r90, %r19, 31;
cvta.to.global.u64 %rd48, %rd12;
mov.u32 %r91, 1;
sub.s32 %r92, %r91, %r22;
and.b32 %r93, %r90, %r92;
add.s32 %r98, %r27, %r93;
mul.lo.s32 %r99, %r98, %r19;
setp.neu.f64	%p19, %fd58, 0d0000000000000000;
setp.neu.f64	%p20, %fd57, 0d0000000000000000;
or.pred %p21, %p20, %p19;
mul.wide.s32 %rd49, %r99, 16;
add.s64 %rd7, %rd48, %rd49;
mov.f64 %fd151, 0d0000000000000000;
mov.f64 %fd150, %fd151;
@!%p21 bra BB79_29;
bra.uni BB79_28;

BB79_28:
ld.global.v2.f64 {%fd122, %fd123}, [%rd7];
mul.f64 %fd126, %fd57, %fd122;
mul.f64 %fd127, %fd58, %fd123;
sub.f64 %fd150, %fd126, %fd127;
mul.f64 %fd128, %fd57, %fd123;
fma.rn.f64 %fd151, %fd58, %fd122, %fd128;

BB79_29:
mul.wide.s32 %rd50, %r26, 16;
add.s64 %rd52, %rd44, %rd50;
ld.shared.v2.f64 {%fd129, %fd130}, [%rd52];
fma.rn.f64 %fd133, %fd55, %fd129, %fd150;
fma.rn.f64 %fd134, %fd56, %fd129, %fd151;
mul.f64 %fd135, %fd56, %fd130;
fma.rn.f64 %fd136, %fd55, %fd130, %fd134;
sub.f64 %fd137, %fd133, %fd135;
st.global.v2.f64 [%rd7], {%fd137, %fd136};

BB79_30:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .align 16 .b8 _Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0[16],
.param .align 16 .b8 _Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1[16],
.param .align 8 .b8 _Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<18>;
.reg .b16 %rs<9>;
.reg .b32 %r<86>;
.reg .f64 %fd<112>;
.reg .b64 %rd<41>;


ld.param.f64 %fd20, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0+8];
ld.param.f64 %fd19, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f64 %fd22, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1+8];
ld.param.f64 %fd21, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f64 %fd109, 0d0000000000000000;
mov.f64 %fd108, %fd109;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB80_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r84, %r28, 2;
mov.f64 %fd109, 0d0000000000000000;
mov.f64 %fd108, %fd109;
setp.ge.s32	%p2, %r84, %r20;
@%p2 bra BB80_8;

mov.f64 %fd108, 0d0000000000000000;
mov.f64 %fd109, %fd108;

BB80_3:
mov.u32 %r82, %r84;
mov.u32 %r5, %r82;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB80_5;
bra.uni BB80_4;

BB80_5:
mov.u32 %r85, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r83, %r5;
@%p4 bra BB80_7;

BB80_6:
mov.u32 %r7, %r83;
mul.wide.s32 %rd26, %r7, 16;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.v2.f64 {%fd63,%fd64}, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 16;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.v2.f64 {%fd65, %fd66}, [%rd25];

	fma.rn.f64 %fd67, %fd63, %fd65, %fd108;
fma.rn.f64 %fd68, %fd63, %fd66, %fd109;
mul.f64 %fd69, %fd64, %fd66;
sub.f64 %fd108, %fd67, %fd69;
fma.rn.f64 %fd109, %fd64, %fd65, %fd68;
add.s32 %r85, %r85, 1;
setp.lt.s32	%p5, %r85, 4;
add.s32 %r10, %r85, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r83, %r10;
@%p7 bra BB80_6;
bra.uni BB80_7;

BB80_4:
mul.wide.s32 %rd18, %r5, 16;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.v2.f64 {%fd29,%fd30}, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 16;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.v2.f64 {%fd31, %fd32}, [%rd11];

	fma.rn.f64 %fd45, %fd29, %fd31, %fd108;
fma.rn.f64 %fd46, %fd29, %fd32, %fd109;
mul.f64 %fd47, %fd30, %fd32;
sub.f64 %fd48, %fd45, %fd47;
fma.rn.f64 %fd49, %fd30, %fd31, %fd46;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 16;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.v2.f64 {%fd33,%fd34}, [%rd12];

	mul.wide.s32 %rd21, %r17, 16;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.v2.f64 {%fd35, %fd36}, [%rd13];

	fma.rn.f64 %fd50, %fd33, %fd35, %fd48;
fma.rn.f64 %fd51, %fd33, %fd36, %fd49;
mul.f64 %fd52, %fd34, %fd36;
sub.f64 %fd53, %fd50, %fd52;
fma.rn.f64 %fd54, %fd34, %fd35, %fd51;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 16;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.v2.f64 {%fd37,%fd38}, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.v2.f64 {%fd39, %fd40}, [%rd15];

	fma.rn.f64 %fd55, %fd37, %fd39, %fd53;
fma.rn.f64 %fd56, %fd37, %fd40, %fd54;
mul.f64 %fd57, %fd38, %fd40;
sub.f64 %fd58, %fd55, %fd57;
fma.rn.f64 %fd59, %fd38, %fd39, %fd56;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 16;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.v2.f64 {%fd41,%fd42}, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.v2.f64 {%fd43, %fd44}, [%rd17];

	fma.rn.f64 %fd60, %fd41, %fd43, %fd58;
fma.rn.f64 %fd61, %fd41, %fd44, %fd59;
mul.f64 %fd62, %fd42, %fd44;
sub.f64 %fd108, %fd60, %fd62;
fma.rn.f64 %fd109, %fd42, %fd43, %fd61;

BB80_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r84, %r44, %r45, %r5;
setp.lt.s32	%p8, %r84, %r20;
@%p8 bra BB80_3;

BB80_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 16;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.v2.f64 [%rd3], {%fd108, %fd109};
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 2;
@%p9 bra BB80_11;

bar.sync 0;
add.s32 %r52, %r50, -2;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB80_11;

ld.shared.v2.f64 {%fd70, %fd71}, [%rd3];
add.s32 %r55, %r47, 2;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 16;
add.s64 %rd32, %rd29, %rd30;
ld.shared.v2.f64 {%fd74, %fd75}, [%rd32];
add.f64 %fd78, %fd71, %fd75;
add.f64 %fd79, %fd70, %fd74;
st.shared.v2.f64 [%rd3], {%fd79, %fd78};

BB80_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 0;
@%p11 bra BB80_13;

ld.shared.v2.f64 {%fd80, %fd81}, [%rd3];
add.s32 %r61, %r47, 1;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 16;
add.s64 %rd35, %rd29, %rd33;
ld.shared.v2.f64 {%fd84, %fd85}, [%rd35];
add.f64 %fd88, %fd81, %fd85;
add.f64 %fd89, %fd80, %fd84;
st.shared.v2.f64 [%rd3], {%fd89, %fd88};

BB80_13:
setp.lt.s32	%p12, %r24, %r19;
setp.eq.s32	%p13, %r47, 0;
and.pred %p14, %p12, %p13;
@!%p14 bra BB80_17;
bra.uni BB80_14;

BB80_14:
ld.param.u32 %r81, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
shr.s32 %r70, %r81, 31;
cvta.to.global.u64 %rd36, %rd9;
mov.u32 %r71, 1;
sub.s32 %r72, %r71, %r19;
and.b32 %r73, %r70, %r72;
add.s32 %r78, %r24, %r73;
mul.lo.s32 %r79, %r78, %r81;
setp.neu.f64	%p15, %fd22, 0d0000000000000000;
setp.neu.f64	%p16, %fd21, 0d0000000000000000;
or.pred %p17, %p16, %p15;
mul.wide.s32 %rd37, %r79, 16;
add.s64 %rd4, %rd36, %rd37;
mov.f64 %fd111, 0d0000000000000000;
mov.f64 %fd110, %fd111;
@!%p17 bra BB80_16;
bra.uni BB80_15;

BB80_15:
ld.global.v2.f64 {%fd92, %fd93}, [%rd4];
mul.f64 %fd96, %fd21, %fd92;
mul.f64 %fd97, %fd22, %fd93;
sub.f64 %fd110, %fd96, %fd97;
mul.f64 %fd98, %fd21, %fd93;
fma.rn.f64 %fd111, %fd22, %fd92, %fd98;

BB80_16:
mul.wide.s32 %rd38, %r23, 16;
add.s64 %rd40, %rd29, %rd38;
ld.shared.v2.f64 {%fd99, %fd100}, [%rd40];
fma.rn.f64 %fd103, %fd19, %fd99, %fd110;
fma.rn.f64 %fd104, %fd20, %fd99, %fd111;
mul.f64 %fd105, %fd20, %fd100;
fma.rn.f64 %fd106, %fd19, %fd100, %fd104;
sub.f64 %fd107, %fd103, %fd105;
st.global.v2.f64 [%rd4], {%fd107, %fd106};

BB80_17:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .align 16 .b8 _Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0[16],
.param .align 16 .b8 _Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1[16],
.param .align 8 .b8 _Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<23>;
.reg .b16 %rs<9>;
.reg .b32 %r<111>;
.reg .f64 %fd<162>;
.reg .b64 %rd<56>;


ld.param.f64 %fd56, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0+8];
ld.param.f64 %fd55, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f64 %fd58, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1+8];
ld.param.f64 %fd57, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f64 %fd159, 0d0000000000000000;
mov.f64 %fd158, %fd159;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB81_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r109, %r31, 2;
mov.f64 %fd159, 0d0000000000000000;
mov.f64 %fd158, %fd159;
setp.ge.s32	%p2, %r109, %r23;
@%p2 bra BB81_23;

mov.f64 %fd158, 0d0000000000000000;
mov.f64 %fd159, %fd158;

BB81_3:
mov.u32 %r107, %r109;
mov.u32 %r6, %r107;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB81_17;
bra.uni BB81_4;

BB81_17:
mov.u32 %r110, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r108, %r6;
@%p8 bra BB81_22;

BB81_18:
mov.u32 %r10, %r108;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB81_20;
bra.uni BB81_19;

BB81_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 16;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.v2.f64 {%fd156,%fd157}, [%rd39];

	bra.uni BB81_21;

BB81_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 16;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.v2.f64 {%fd156,%fd157}, [%rd37];


BB81_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 16;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.v2.f64 {%fd105, %fd106}, [%rd41];

	fma.rn.f64 %fd107, %fd156, %fd105, %fd158;
fma.rn.f64 %fd108, %fd156, %fd106, %fd159;
mul.f64 %fd109, %fd157, %fd106;
sub.f64 %fd158, %fd107, %fd109;
fma.rn.f64 %fd159, %fd157, %fd105, %fd108;
add.s32 %r110, %r110, 1;
setp.lt.s32	%p10, %r110, 4;
add.s32 %r13, %r110, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r108, %r13;
@%p12 bra BB81_18;
bra.uni BB81_22;

BB81_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB81_6;
bra.uni BB81_5;

BB81_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 16;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.v2.f64 {%fd148,%fd149}, [%rd15];

	bra.uni BB81_7;

BB81_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 16;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.v2.f64 {%fd148,%fd149}, [%rd13];


BB81_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 16;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.v2.f64 {%fd69, %fd70}, [%rd17];

	fma.rn.f64 %fd71, %fd148, %fd69, %fd158;
fma.rn.f64 %fd72, %fd148, %fd70, %fd159;
mul.f64 %fd73, %fd149, %fd70;
sub.f64 %fd9, %fd71, %fd73;
fma.rn.f64 %fd10, %fd149, %fd69, %fd72;
add.s32 %r7, %r6, 1;
@%p4 bra BB81_9;
bra.uni BB81_8;

BB81_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 16;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.v2.f64 {%fd150,%fd151}, [%rd21];

	bra.uni BB81_10;

BB81_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 16;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.v2.f64 {%fd150,%fd151}, [%rd19];


BB81_10:
mul.wide.s32 %rd24, %r20, 16;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.v2.f64 {%fd78, %fd79}, [%rd23];

	fma.rn.f64 %fd80, %fd150, %fd78, %fd9;
fma.rn.f64 %fd81, %fd150, %fd79, %fd10;
mul.f64 %fd82, %fd151, %fd79;
sub.f64 %fd17, %fd80, %fd82;
fma.rn.f64 %fd18, %fd151, %fd78, %fd81;
add.s32 %r8, %r6, 2;
@%p4 bra BB81_12;
bra.uni BB81_11;

BB81_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 16;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.v2.f64 {%fd152,%fd153}, [%rd27];

	bra.uni BB81_13;

BB81_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 16;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.v2.f64 {%fd152,%fd153}, [%rd25];


BB81_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.v2.f64 {%fd87, %fd88}, [%rd29];

	fma.rn.f64 %fd89, %fd152, %fd87, %fd17;
fma.rn.f64 %fd90, %fd152, %fd88, %fd18;
mul.f64 %fd91, %fd153, %fd88;
sub.f64 %fd25, %fd89, %fd91;
fma.rn.f64 %fd26, %fd153, %fd87, %fd90;
add.s32 %r9, %r6, 3;
@%p4 bra BB81_15;
bra.uni BB81_14;

BB81_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 16;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.v2.f64 {%fd154,%fd155}, [%rd33];

	bra.uni BB81_16;

BB81_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 16;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.v2.f64 {%fd154,%fd155}, [%rd31];


BB81_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.v2.f64 {%fd96, %fd97}, [%rd35];

	fma.rn.f64 %fd98, %fd154, %fd96, %fd25;
fma.rn.f64 %fd99, %fd154, %fd97, %fd26;
mul.f64 %fd100, %fd155, %fd97;
sub.f64 %fd158, %fd98, %fd100;
fma.rn.f64 %fd159, %fd155, %fd96, %fd99;

BB81_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r109, %r70, %r71, %r6;
setp.lt.s32	%p13, %r109, %r23;
@%p13 bra BB81_3;

BB81_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 16;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.v2.f64 [%rd6], {%fd158, %fd159};
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 2;
@%p14 bra BB81_26;

bar.sync 0;
add.s32 %r78, %r76, -2;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB81_26;

ld.shared.v2.f64 {%fd110, %fd111}, [%rd6];
add.s32 %r81, %r73, 2;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 16;
add.s64 %rd47, %rd44, %rd45;
ld.shared.v2.f64 {%fd114, %fd115}, [%rd47];
add.f64 %fd118, %fd111, %fd115;
add.f64 %fd119, %fd110, %fd114;
st.shared.v2.f64 [%rd6], {%fd119, %fd118};

BB81_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 0;
@%p16 bra BB81_28;

ld.shared.v2.f64 {%fd120, %fd121}, [%rd6];
add.s32 %r87, %r73, 1;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 16;
add.s64 %rd50, %rd44, %rd48;
ld.shared.v2.f64 {%fd124, %fd125}, [%rd50];
add.f64 %fd128, %fd121, %fd125;
add.f64 %fd129, %fd120, %fd124;
st.shared.v2.f64 [%rd6], {%fd129, %fd128};

BB81_28:
setp.lt.s32	%p17, %r27, %r22;
setp.eq.s32	%p18, %r73, 0;
and.pred %p19, %p17, %p18;
@!%p19 bra BB81_32;
bra.uni BB81_29;

BB81_29:
shr.s32 %r96, %r19, 31;
cvta.to.global.u64 %rd51, %rd12;
mov.u32 %r97, 1;
sub.s32 %r98, %r97, %r22;
and.b32 %r99, %r96, %r98;
add.s32 %r104, %r27, %r99;
mul.lo.s32 %r105, %r104, %r19;
setp.neu.f64	%p20, %fd58, 0d0000000000000000;
setp.neu.f64	%p21, %fd57, 0d0000000000000000;
or.pred %p22, %p21, %p20;
mul.wide.s32 %rd52, %r105, 16;
add.s64 %rd7, %rd51, %rd52;
mov.f64 %fd161, 0d0000000000000000;
mov.f64 %fd160, %fd161;
@!%p22 bra BB81_31;
bra.uni BB81_30;

BB81_30:
ld.global.v2.f64 {%fd132, %fd133}, [%rd7];
mul.f64 %fd136, %fd57, %fd132;
mul.f64 %fd137, %fd58, %fd133;
sub.f64 %fd160, %fd136, %fd137;
mul.f64 %fd138, %fd57, %fd133;
fma.rn.f64 %fd161, %fd58, %fd132, %fd138;

BB81_31:
mul.wide.s32 %rd53, %r26, 16;
add.s64 %rd55, %rd44, %rd53;
ld.shared.v2.f64 {%fd139, %fd140}, [%rd55];
fma.rn.f64 %fd143, %fd55, %fd139, %fd160;
fma.rn.f64 %fd144, %fd56, %fd139, %fd161;
mul.f64 %fd145, %fd56, %fd140;
fma.rn.f64 %fd146, %fd55, %fd140, %fd144;
sub.f64 %fd147, %fd143, %fd145;
st.global.v2.f64 [%rd7], {%fd147, %fd146};

BB81_32:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .align 16 .b8 _Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0[16],
.param .align 16 .b8 _Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1[16],
.param .align 8 .b8 _Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<19>;
.reg .b16 %rs<9>;
.reg .b32 %r<92>;
.reg .f64 %fd<122>;
.reg .b64 %rd<44>;


ld.param.f64 %fd20, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0+8];
ld.param.f64 %fd19, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f64 %fd22, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1+8];
ld.param.f64 %fd21, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f64 %fd119, 0d0000000000000000;
mov.f64 %fd118, %fd119;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB82_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r90, %r28, 2;
mov.f64 %fd119, 0d0000000000000000;
mov.f64 %fd118, %fd119;
setp.ge.s32	%p2, %r90, %r20;
@%p2 bra BB82_8;

mov.f64 %fd118, 0d0000000000000000;
mov.f64 %fd119, %fd118;

BB82_3:
mov.u32 %r88, %r90;
mov.u32 %r5, %r88;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB82_5;
bra.uni BB82_4;

BB82_5:
mov.u32 %r91, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r89, %r5;
@%p4 bra BB82_7;

BB82_6:
mov.u32 %r7, %r89;
mul.wide.s32 %rd26, %r7, 16;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.v2.f64 {%fd63,%fd64}, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 16;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.v2.f64 {%fd65, %fd66}, [%rd25];

	fma.rn.f64 %fd67, %fd63, %fd65, %fd118;
fma.rn.f64 %fd68, %fd63, %fd66, %fd119;
mul.f64 %fd69, %fd64, %fd66;
sub.f64 %fd118, %fd67, %fd69;
fma.rn.f64 %fd119, %fd64, %fd65, %fd68;
add.s32 %r91, %r91, 1;
setp.lt.s32	%p5, %r91, 4;
add.s32 %r10, %r91, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r89, %r10;
@%p7 bra BB82_6;
bra.uni BB82_7;

BB82_4:
mul.wide.s32 %rd18, %r5, 16;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.v2.f64 {%fd29,%fd30}, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 16;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.v2.f64 {%fd31, %fd32}, [%rd11];

	fma.rn.f64 %fd45, %fd29, %fd31, %fd118;
fma.rn.f64 %fd46, %fd29, %fd32, %fd119;
mul.f64 %fd47, %fd30, %fd32;
sub.f64 %fd48, %fd45, %fd47;
fma.rn.f64 %fd49, %fd30, %fd31, %fd46;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 16;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.v2.f64 {%fd33,%fd34}, [%rd12];

	mul.wide.s32 %rd21, %r17, 16;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.v2.f64 {%fd35, %fd36}, [%rd13];

	fma.rn.f64 %fd50, %fd33, %fd35, %fd48;
fma.rn.f64 %fd51, %fd33, %fd36, %fd49;
mul.f64 %fd52, %fd34, %fd36;
sub.f64 %fd53, %fd50, %fd52;
fma.rn.f64 %fd54, %fd34, %fd35, %fd51;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 16;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.v2.f64 {%fd37,%fd38}, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.v2.f64 {%fd39, %fd40}, [%rd15];

	fma.rn.f64 %fd55, %fd37, %fd39, %fd53;
fma.rn.f64 %fd56, %fd37, %fd40, %fd54;
mul.f64 %fd57, %fd38, %fd40;
sub.f64 %fd58, %fd55, %fd57;
fma.rn.f64 %fd59, %fd38, %fd39, %fd56;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 16;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.v2.f64 {%fd41,%fd42}, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.v2.f64 {%fd43, %fd44}, [%rd17];

	fma.rn.f64 %fd60, %fd41, %fd43, %fd58;
fma.rn.f64 %fd61, %fd41, %fd44, %fd59;
mul.f64 %fd62, %fd42, %fd44;
sub.f64 %fd118, %fd60, %fd62;
fma.rn.f64 %fd119, %fd42, %fd43, %fd61;

BB82_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r90, %r44, %r45, %r5;
setp.lt.s32	%p8, %r90, %r20;
@%p8 bra BB82_3;

BB82_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 16;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.v2.f64 [%rd3], {%fd118, %fd119};
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 4;
@%p9 bra BB82_11;

bar.sync 0;
add.s32 %r52, %r50, -4;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB82_11;

ld.shared.v2.f64 {%fd70, %fd71}, [%rd3];
add.s32 %r55, %r47, 4;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 16;
add.s64 %rd32, %rd29, %rd30;
ld.shared.v2.f64 {%fd74, %fd75}, [%rd32];
add.f64 %fd78, %fd71, %fd75;
add.f64 %fd79, %fd70, %fd74;
st.shared.v2.f64 [%rd3], {%fd79, %fd78};

BB82_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 1;
@%p11 bra BB82_13;

ld.shared.v2.f64 {%fd80, %fd81}, [%rd3];
add.s32 %r61, %r47, 2;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 16;
add.s64 %rd35, %rd29, %rd33;
ld.shared.v2.f64 {%fd84, %fd85}, [%rd35];
add.f64 %fd88, %fd81, %fd85;
add.f64 %fd89, %fd80, %fd84;
st.shared.v2.f64 [%rd3], {%fd89, %fd88};

BB82_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 0;
@%p12 bra BB82_15;

ld.shared.v2.f64 {%fd90, %fd91}, [%rd3];
add.s32 %r67, %r47, 1;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 16;
add.s64 %rd38, %rd29, %rd36;
ld.shared.v2.f64 {%fd94, %fd95}, [%rd38];
add.f64 %fd98, %fd91, %fd95;
add.f64 %fd99, %fd90, %fd94;
st.shared.v2.f64 [%rd3], {%fd99, %fd98};

BB82_15:
setp.lt.s32	%p13, %r24, %r19;
setp.eq.s32	%p14, %r47, 0;
and.pred %p15, %p13, %p14;
@!%p15 bra BB82_19;
bra.uni BB82_16;

BB82_16:
ld.param.u32 %r87, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
shr.s32 %r76, %r87, 31;
cvta.to.global.u64 %rd39, %rd9;
mov.u32 %r77, 1;
sub.s32 %r78, %r77, %r19;
and.b32 %r79, %r76, %r78;
add.s32 %r84, %r24, %r79;
mul.lo.s32 %r85, %r84, %r87;
setp.neu.f64	%p16, %fd22, 0d0000000000000000;
setp.neu.f64	%p17, %fd21, 0d0000000000000000;
or.pred %p18, %p17, %p16;
mul.wide.s32 %rd40, %r85, 16;
add.s64 %rd4, %rd39, %rd40;
mov.f64 %fd121, 0d0000000000000000;
mov.f64 %fd120, %fd121;
@!%p18 bra BB82_18;
bra.uni BB82_17;

BB82_17:
ld.global.v2.f64 {%fd102, %fd103}, [%rd4];
mul.f64 %fd106, %fd21, %fd102;
mul.f64 %fd107, %fd22, %fd103;
sub.f64 %fd120, %fd106, %fd107;
mul.f64 %fd108, %fd21, %fd103;
fma.rn.f64 %fd121, %fd22, %fd102, %fd108;

BB82_18:
mul.wide.s32 %rd41, %r23, 16;
add.s64 %rd43, %rd29, %rd41;
ld.shared.v2.f64 {%fd109, %fd110}, [%rd43];
fma.rn.f64 %fd113, %fd19, %fd109, %fd120;
fma.rn.f64 %fd114, %fd20, %fd109, %fd121;
mul.f64 %fd115, %fd20, %fd110;
fma.rn.f64 %fd116, %fd19, %fd110, %fd114;
sub.f64 %fd117, %fd113, %fd115;
st.global.v2.f64 [%rd4], {%fd117, %fd116};

BB82_19:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .align 16 .b8 _Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0[16],
.param .align 16 .b8 _Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1[16],
.param .align 8 .b8 _Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<24>;
.reg .b16 %rs<9>;
.reg .b32 %r<117>;
.reg .f64 %fd<172>;
.reg .b64 %rd<59>;


ld.param.f64 %fd56, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0+8];
ld.param.f64 %fd55, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f64 %fd58, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1+8];
ld.param.f64 %fd57, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f64 %fd169, 0d0000000000000000;
mov.f64 %fd168, %fd169;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB83_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r115, %r31, 2;
mov.f64 %fd169, 0d0000000000000000;
mov.f64 %fd168, %fd169;
setp.ge.s32	%p2, %r115, %r23;
@%p2 bra BB83_23;

mov.f64 %fd168, 0d0000000000000000;
mov.f64 %fd169, %fd168;

BB83_3:
mov.u32 %r113, %r115;
mov.u32 %r6, %r113;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB83_17;
bra.uni BB83_4;

BB83_17:
mov.u32 %r116, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r114, %r6;
@%p8 bra BB83_22;

BB83_18:
mov.u32 %r10, %r114;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB83_20;
bra.uni BB83_19;

BB83_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 16;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.v2.f64 {%fd166,%fd167}, [%rd39];

	bra.uni BB83_21;

BB83_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 16;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.v2.f64 {%fd166,%fd167}, [%rd37];


BB83_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 16;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.v2.f64 {%fd105, %fd106}, [%rd41];

	fma.rn.f64 %fd107, %fd166, %fd105, %fd168;
fma.rn.f64 %fd108, %fd166, %fd106, %fd169;
mul.f64 %fd109, %fd167, %fd106;
sub.f64 %fd168, %fd107, %fd109;
fma.rn.f64 %fd169, %fd167, %fd105, %fd108;
add.s32 %r116, %r116, 1;
setp.lt.s32	%p10, %r116, 4;
add.s32 %r13, %r116, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r114, %r13;
@%p12 bra BB83_18;
bra.uni BB83_22;

BB83_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB83_6;
bra.uni BB83_5;

BB83_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 16;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.v2.f64 {%fd158,%fd159}, [%rd15];

	bra.uni BB83_7;

BB83_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 16;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.v2.f64 {%fd158,%fd159}, [%rd13];


BB83_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 16;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.v2.f64 {%fd69, %fd70}, [%rd17];

	fma.rn.f64 %fd71, %fd158, %fd69, %fd168;
fma.rn.f64 %fd72, %fd158, %fd70, %fd169;
mul.f64 %fd73, %fd159, %fd70;
sub.f64 %fd9, %fd71, %fd73;
fma.rn.f64 %fd10, %fd159, %fd69, %fd72;
add.s32 %r7, %r6, 1;
@%p4 bra BB83_9;
bra.uni BB83_8;

BB83_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 16;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.v2.f64 {%fd160,%fd161}, [%rd21];

	bra.uni BB83_10;

BB83_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 16;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.v2.f64 {%fd160,%fd161}, [%rd19];


BB83_10:
mul.wide.s32 %rd24, %r20, 16;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.v2.f64 {%fd78, %fd79}, [%rd23];

	fma.rn.f64 %fd80, %fd160, %fd78, %fd9;
fma.rn.f64 %fd81, %fd160, %fd79, %fd10;
mul.f64 %fd82, %fd161, %fd79;
sub.f64 %fd17, %fd80, %fd82;
fma.rn.f64 %fd18, %fd161, %fd78, %fd81;
add.s32 %r8, %r6, 2;
@%p4 bra BB83_12;
bra.uni BB83_11;

BB83_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 16;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.v2.f64 {%fd162,%fd163}, [%rd27];

	bra.uni BB83_13;

BB83_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 16;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.v2.f64 {%fd162,%fd163}, [%rd25];


BB83_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.v2.f64 {%fd87, %fd88}, [%rd29];

	fma.rn.f64 %fd89, %fd162, %fd87, %fd17;
fma.rn.f64 %fd90, %fd162, %fd88, %fd18;
mul.f64 %fd91, %fd163, %fd88;
sub.f64 %fd25, %fd89, %fd91;
fma.rn.f64 %fd26, %fd163, %fd87, %fd90;
add.s32 %r9, %r6, 3;
@%p4 bra BB83_15;
bra.uni BB83_14;

BB83_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 16;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.v2.f64 {%fd164,%fd165}, [%rd33];

	bra.uni BB83_16;

BB83_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 16;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.v2.f64 {%fd164,%fd165}, [%rd31];


BB83_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.v2.f64 {%fd96, %fd97}, [%rd35];

	fma.rn.f64 %fd98, %fd164, %fd96, %fd25;
fma.rn.f64 %fd99, %fd164, %fd97, %fd26;
mul.f64 %fd100, %fd165, %fd97;
sub.f64 %fd168, %fd98, %fd100;
fma.rn.f64 %fd169, %fd165, %fd96, %fd99;

BB83_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r115, %r70, %r71, %r6;
setp.lt.s32	%p13, %r115, %r23;
@%p13 bra BB83_3;

BB83_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 16;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.v2.f64 [%rd6], {%fd168, %fd169};
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 4;
@%p14 bra BB83_26;

bar.sync 0;
add.s32 %r78, %r76, -4;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB83_26;

ld.shared.v2.f64 {%fd110, %fd111}, [%rd6];
add.s32 %r81, %r73, 4;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 16;
add.s64 %rd47, %rd44, %rd45;
ld.shared.v2.f64 {%fd114, %fd115}, [%rd47];
add.f64 %fd118, %fd111, %fd115;
add.f64 %fd119, %fd110, %fd114;
st.shared.v2.f64 [%rd6], {%fd119, %fd118};

BB83_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 1;
@%p16 bra BB83_28;

ld.shared.v2.f64 {%fd120, %fd121}, [%rd6];
add.s32 %r87, %r73, 2;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 16;
add.s64 %rd50, %rd44, %rd48;
ld.shared.v2.f64 {%fd124, %fd125}, [%rd50];
add.f64 %fd128, %fd121, %fd125;
add.f64 %fd129, %fd120, %fd124;
st.shared.v2.f64 [%rd6], {%fd129, %fd128};

BB83_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 0;
@%p17 bra BB83_30;

ld.shared.v2.f64 {%fd130, %fd131}, [%rd6];
add.s32 %r93, %r73, 1;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd51, %r96, 16;
add.s64 %rd53, %rd44, %rd51;
ld.shared.v2.f64 {%fd134, %fd135}, [%rd53];
add.f64 %fd138, %fd131, %fd135;
add.f64 %fd139, %fd130, %fd134;
st.shared.v2.f64 [%rd6], {%fd139, %fd138};

BB83_30:
setp.lt.s32	%p18, %r27, %r22;
setp.eq.s32	%p19, %r73, 0;
and.pred %p20, %p18, %p19;
@!%p20 bra BB83_34;
bra.uni BB83_31;

BB83_31:
shr.s32 %r102, %r19, 31;
cvta.to.global.u64 %rd54, %rd12;
mov.u32 %r103, 1;
sub.s32 %r104, %r103, %r22;
and.b32 %r105, %r102, %r104;
add.s32 %r110, %r27, %r105;
mul.lo.s32 %r111, %r110, %r19;
setp.neu.f64	%p21, %fd58, 0d0000000000000000;
setp.neu.f64	%p22, %fd57, 0d0000000000000000;
or.pred %p23, %p22, %p21;
mul.wide.s32 %rd55, %r111, 16;
add.s64 %rd7, %rd54, %rd55;
mov.f64 %fd171, 0d0000000000000000;
mov.f64 %fd170, %fd171;
@!%p23 bra BB83_33;
bra.uni BB83_32;

BB83_32:
ld.global.v2.f64 {%fd142, %fd143}, [%rd7];
mul.f64 %fd146, %fd57, %fd142;
mul.f64 %fd147, %fd58, %fd143;
sub.f64 %fd170, %fd146, %fd147;
mul.f64 %fd148, %fd57, %fd143;
fma.rn.f64 %fd171, %fd58, %fd142, %fd148;

BB83_33:
mul.wide.s32 %rd56, %r26, 16;
add.s64 %rd58, %rd44, %rd56;
ld.shared.v2.f64 {%fd149, %fd150}, [%rd58];
fma.rn.f64 %fd153, %fd55, %fd149, %fd170;
fma.rn.f64 %fd154, %fd56, %fd149, %fd171;
mul.f64 %fd155, %fd56, %fd150;
fma.rn.f64 %fd156, %fd55, %fd150, %fd154;
sub.f64 %fd157, %fd153, %fd155;
st.global.v2.f64 [%rd7], {%fd157, %fd156};

BB83_34:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .align 16 .b8 _Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0[16],
.param .align 16 .b8 _Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1[16],
.param .align 8 .b8 _Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<25>;
.reg .b16 %rs<9>;
.reg .b32 %r<123>;
.reg .f64 %fd<182>;
.reg .b64 %rd<62>;


ld.param.f64 %fd56, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0+8];
ld.param.f64 %fd55, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f64 %fd58, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1+8];
ld.param.f64 %fd57, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f64 %fd179, 0d0000000000000000;
mov.f64 %fd178, %fd179;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB84_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r121, %r31, 2;
mov.f64 %fd179, 0d0000000000000000;
mov.f64 %fd178, %fd179;
setp.ge.s32	%p2, %r121, %r23;
@%p2 bra BB84_23;

mov.f64 %fd178, 0d0000000000000000;
mov.f64 %fd179, %fd178;

BB84_3:
mov.u32 %r119, %r121;
mov.u32 %r6, %r119;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB84_17;
bra.uni BB84_4;

BB84_17:
mov.u32 %r122, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r120, %r6;
@%p8 bra BB84_22;

BB84_18:
mov.u32 %r10, %r120;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB84_20;
bra.uni BB84_19;

BB84_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 16;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.v2.f64 {%fd176,%fd177}, [%rd39];

	bra.uni BB84_21;

BB84_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 16;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.v2.f64 {%fd176,%fd177}, [%rd37];


BB84_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 16;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.v2.f64 {%fd105, %fd106}, [%rd41];

	fma.rn.f64 %fd107, %fd176, %fd105, %fd178;
fma.rn.f64 %fd108, %fd176, %fd106, %fd179;
mul.f64 %fd109, %fd177, %fd106;
sub.f64 %fd178, %fd107, %fd109;
fma.rn.f64 %fd179, %fd177, %fd105, %fd108;
add.s32 %r122, %r122, 1;
setp.lt.s32	%p10, %r122, 4;
add.s32 %r13, %r122, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r120, %r13;
@%p12 bra BB84_18;
bra.uni BB84_22;

BB84_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB84_6;
bra.uni BB84_5;

BB84_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 16;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.v2.f64 {%fd168,%fd169}, [%rd15];

	bra.uni BB84_7;

BB84_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 16;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.v2.f64 {%fd168,%fd169}, [%rd13];


BB84_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 16;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.v2.f64 {%fd69, %fd70}, [%rd17];

	fma.rn.f64 %fd71, %fd168, %fd69, %fd178;
fma.rn.f64 %fd72, %fd168, %fd70, %fd179;
mul.f64 %fd73, %fd169, %fd70;
sub.f64 %fd9, %fd71, %fd73;
fma.rn.f64 %fd10, %fd169, %fd69, %fd72;
add.s32 %r7, %r6, 1;
@%p4 bra BB84_9;
bra.uni BB84_8;

BB84_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 16;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.v2.f64 {%fd170,%fd171}, [%rd21];

	bra.uni BB84_10;

BB84_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 16;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.v2.f64 {%fd170,%fd171}, [%rd19];


BB84_10:
mul.wide.s32 %rd24, %r20, 16;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.v2.f64 {%fd78, %fd79}, [%rd23];

	fma.rn.f64 %fd80, %fd170, %fd78, %fd9;
fma.rn.f64 %fd81, %fd170, %fd79, %fd10;
mul.f64 %fd82, %fd171, %fd79;
sub.f64 %fd17, %fd80, %fd82;
fma.rn.f64 %fd18, %fd171, %fd78, %fd81;
add.s32 %r8, %r6, 2;
@%p4 bra BB84_12;
bra.uni BB84_11;

BB84_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 16;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.v2.f64 {%fd172,%fd173}, [%rd27];

	bra.uni BB84_13;

BB84_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 16;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.v2.f64 {%fd172,%fd173}, [%rd25];


BB84_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.v2.f64 {%fd87, %fd88}, [%rd29];

	fma.rn.f64 %fd89, %fd172, %fd87, %fd17;
fma.rn.f64 %fd90, %fd172, %fd88, %fd18;
mul.f64 %fd91, %fd173, %fd88;
sub.f64 %fd25, %fd89, %fd91;
fma.rn.f64 %fd26, %fd173, %fd87, %fd90;
add.s32 %r9, %r6, 3;
@%p4 bra BB84_15;
bra.uni BB84_14;

BB84_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 16;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.v2.f64 {%fd174,%fd175}, [%rd33];

	bra.uni BB84_16;

BB84_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 16;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.v2.f64 {%fd174,%fd175}, [%rd31];


BB84_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.v2.f64 {%fd96, %fd97}, [%rd35];

	fma.rn.f64 %fd98, %fd174, %fd96, %fd25;
fma.rn.f64 %fd99, %fd174, %fd97, %fd26;
mul.f64 %fd100, %fd175, %fd97;
sub.f64 %fd178, %fd98, %fd100;
fma.rn.f64 %fd179, %fd175, %fd96, %fd99;

BB84_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r121, %r70, %r71, %r6;
setp.lt.s32	%p13, %r121, %r23;
@%p13 bra BB84_3;

BB84_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 16;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.v2.f64 [%rd6], {%fd178, %fd179};
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 8;
@%p14 bra BB84_26;

bar.sync 0;
add.s32 %r78, %r76, -8;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB84_26;

ld.shared.v2.f64 {%fd110, %fd111}, [%rd6];
add.s32 %r81, %r73, 8;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 16;
add.s64 %rd47, %rd44, %rd45;
ld.shared.v2.f64 {%fd114, %fd115}, [%rd47];
add.f64 %fd118, %fd111, %fd115;
add.f64 %fd119, %fd110, %fd114;
st.shared.v2.f64 [%rd6], {%fd119, %fd118};

BB84_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 3;
@%p16 bra BB84_28;

ld.shared.v2.f64 {%fd120, %fd121}, [%rd6];
add.s32 %r87, %r73, 4;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 16;
add.s64 %rd50, %rd44, %rd48;
ld.shared.v2.f64 {%fd124, %fd125}, [%rd50];
add.f64 %fd128, %fd121, %fd125;
add.f64 %fd129, %fd120, %fd124;
st.shared.v2.f64 [%rd6], {%fd129, %fd128};

BB84_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 1;
@%p17 bra BB84_30;

ld.shared.v2.f64 {%fd130, %fd131}, [%rd6];
add.s32 %r93, %r73, 2;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd51, %r96, 16;
add.s64 %rd53, %rd44, %rd51;
ld.shared.v2.f64 {%fd134, %fd135}, [%rd53];
add.f64 %fd138, %fd131, %fd135;
add.f64 %fd139, %fd130, %fd134;
st.shared.v2.f64 [%rd6], {%fd139, %fd138};

BB84_30:
bar.sync 0;
setp.gt.s32	%p18, %r73, 0;
@%p18 bra BB84_32;

ld.shared.v2.f64 {%fd140, %fd141}, [%rd6];
add.s32 %r99, %r73, 1;
mad.lo.s32 %r102, %r99, %r24, %r26;
mul.wide.u32 %rd54, %r102, 16;
add.s64 %rd56, %rd44, %rd54;
ld.shared.v2.f64 {%fd144, %fd145}, [%rd56];
add.f64 %fd148, %fd141, %fd145;
add.f64 %fd149, %fd140, %fd144;
st.shared.v2.f64 [%rd6], {%fd149, %fd148};

BB84_32:
setp.lt.s32	%p19, %r27, %r22;
setp.eq.s32	%p20, %r73, 0;
and.pred %p21, %p19, %p20;
@!%p21 bra BB84_36;
bra.uni BB84_33;

BB84_33:
shr.s32 %r108, %r19, 31;
cvta.to.global.u64 %rd57, %rd12;
mov.u32 %r109, 1;
sub.s32 %r110, %r109, %r22;
and.b32 %r111, %r108, %r110;
add.s32 %r116, %r27, %r111;
mul.lo.s32 %r117, %r116, %r19;
setp.neu.f64	%p22, %fd58, 0d0000000000000000;
setp.neu.f64	%p23, %fd57, 0d0000000000000000;
or.pred %p24, %p23, %p22;
mul.wide.s32 %rd58, %r117, 16;
add.s64 %rd7, %rd57, %rd58;
mov.f64 %fd181, 0d0000000000000000;
mov.f64 %fd180, %fd181;
@!%p24 bra BB84_35;
bra.uni BB84_34;

BB84_34:
ld.global.v2.f64 {%fd152, %fd153}, [%rd7];
mul.f64 %fd156, %fd57, %fd152;
mul.f64 %fd157, %fd58, %fd153;
sub.f64 %fd180, %fd156, %fd157;
mul.f64 %fd158, %fd57, %fd153;
fma.rn.f64 %fd181, %fd58, %fd152, %fd158;

BB84_35:
mul.wide.s32 %rd59, %r26, 16;
add.s64 %rd61, %rd44, %rd59;
ld.shared.v2.f64 {%fd159, %fd160}, [%rd61];
fma.rn.f64 %fd163, %fd55, %fd159, %fd180;
fma.rn.f64 %fd164, %fd56, %fd159, %fd181;
mul.f64 %fd165, %fd56, %fd160;
fma.rn.f64 %fd166, %fd55, %fd160, %fd164;
sub.f64 %fd167, %fd163, %fd165;
st.global.v2.f64 [%rd7], {%fd167, %fd166};

BB84_36:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .align 16 .b8 _Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0[16],
.param .align 16 .b8 _Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1[16],
.param .align 8 .b8 _Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<21>;
.reg .b16 %rs<9>;
.reg .b32 %r<104>;
.reg .f64 %fd<142>;
.reg .b64 %rd<50>;


ld.param.f64 %fd20, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0+8];
ld.param.f64 %fd19, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f64 %fd22, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1+8];
ld.param.f64 %fd21, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f64 %fd139, 0d0000000000000000;
mov.f64 %fd138, %fd139;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB85_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r102, %r28, 2;
mov.f64 %fd139, 0d0000000000000000;
mov.f64 %fd138, %fd139;
setp.ge.s32	%p2, %r102, %r20;
@%p2 bra BB85_8;

mov.f64 %fd138, 0d0000000000000000;
mov.f64 %fd139, %fd138;

BB85_3:
mov.u32 %r100, %r102;
mov.u32 %r5, %r100;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB85_5;
bra.uni BB85_4;

BB85_5:
mov.u32 %r103, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r101, %r5;
@%p4 bra BB85_7;

BB85_6:
mov.u32 %r7, %r101;
mul.wide.s32 %rd26, %r7, 16;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.v2.f64 {%fd63,%fd64}, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 16;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.v2.f64 {%fd65, %fd66}, [%rd25];

	fma.rn.f64 %fd67, %fd63, %fd65, %fd138;
fma.rn.f64 %fd68, %fd63, %fd66, %fd139;
mul.f64 %fd69, %fd64, %fd66;
sub.f64 %fd138, %fd67, %fd69;
fma.rn.f64 %fd139, %fd64, %fd65, %fd68;
add.s32 %r103, %r103, 1;
setp.lt.s32	%p5, %r103, 4;
add.s32 %r10, %r103, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r101, %r10;
@%p7 bra BB85_6;
bra.uni BB85_7;

BB85_4:
mul.wide.s32 %rd18, %r5, 16;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.v2.f64 {%fd29,%fd30}, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 16;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.v2.f64 {%fd31, %fd32}, [%rd11];

	fma.rn.f64 %fd45, %fd29, %fd31, %fd138;
fma.rn.f64 %fd46, %fd29, %fd32, %fd139;
mul.f64 %fd47, %fd30, %fd32;
sub.f64 %fd48, %fd45, %fd47;
fma.rn.f64 %fd49, %fd30, %fd31, %fd46;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 16;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.v2.f64 {%fd33,%fd34}, [%rd12];

	mul.wide.s32 %rd21, %r17, 16;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.v2.f64 {%fd35, %fd36}, [%rd13];

	fma.rn.f64 %fd50, %fd33, %fd35, %fd48;
fma.rn.f64 %fd51, %fd33, %fd36, %fd49;
mul.f64 %fd52, %fd34, %fd36;
sub.f64 %fd53, %fd50, %fd52;
fma.rn.f64 %fd54, %fd34, %fd35, %fd51;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 16;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.v2.f64 {%fd37,%fd38}, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.v2.f64 {%fd39, %fd40}, [%rd15];

	fma.rn.f64 %fd55, %fd37, %fd39, %fd53;
fma.rn.f64 %fd56, %fd37, %fd40, %fd54;
mul.f64 %fd57, %fd38, %fd40;
sub.f64 %fd58, %fd55, %fd57;
fma.rn.f64 %fd59, %fd38, %fd39, %fd56;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 16;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.v2.f64 {%fd41,%fd42}, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.v2.f64 {%fd43, %fd44}, [%rd17];

	fma.rn.f64 %fd60, %fd41, %fd43, %fd58;
fma.rn.f64 %fd61, %fd41, %fd44, %fd59;
mul.f64 %fd62, %fd42, %fd44;
sub.f64 %fd138, %fd60, %fd62;
fma.rn.f64 %fd139, %fd42, %fd43, %fd61;

BB85_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r102, %r44, %r45, %r5;
setp.lt.s32	%p8, %r102, %r20;
@%p8 bra BB85_3;

BB85_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 16;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.v2.f64 [%rd3], {%fd138, %fd139};
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 16;
@%p9 bra BB85_11;

bar.sync 0;
add.s32 %r52, %r50, -16;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB85_11;

ld.shared.v2.f64 {%fd70, %fd71}, [%rd3];
add.s32 %r55, %r47, 16;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 16;
add.s64 %rd32, %rd29, %rd30;
ld.shared.v2.f64 {%fd74, %fd75}, [%rd32];
add.f64 %fd78, %fd71, %fd75;
add.f64 %fd79, %fd70, %fd74;
st.shared.v2.f64 [%rd3], {%fd79, %fd78};

BB85_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 7;
@%p11 bra BB85_13;

ld.shared.v2.f64 {%fd80, %fd81}, [%rd3];
add.s32 %r61, %r47, 8;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 16;
add.s64 %rd35, %rd29, %rd33;
ld.shared.v2.f64 {%fd84, %fd85}, [%rd35];
add.f64 %fd88, %fd81, %fd85;
add.f64 %fd89, %fd80, %fd84;
st.shared.v2.f64 [%rd3], {%fd89, %fd88};

BB85_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 3;
@%p12 bra BB85_15;

ld.shared.v2.f64 {%fd90, %fd91}, [%rd3];
add.s32 %r67, %r47, 4;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 16;
add.s64 %rd38, %rd29, %rd36;
ld.shared.v2.f64 {%fd94, %fd95}, [%rd38];
add.f64 %fd98, %fd91, %fd95;
add.f64 %fd99, %fd90, %fd94;
st.shared.v2.f64 [%rd3], {%fd99, %fd98};

BB85_15:
bar.sync 0;
setp.gt.s32	%p13, %r47, 1;
@%p13 bra BB85_17;

ld.shared.v2.f64 {%fd100, %fd101}, [%rd3];
add.s32 %r73, %r47, 2;
mad.lo.s32 %r76, %r73, %r21, %r23;
mul.wide.u32 %rd39, %r76, 16;
add.s64 %rd41, %rd29, %rd39;
ld.shared.v2.f64 {%fd104, %fd105}, [%rd41];
add.f64 %fd108, %fd101, %fd105;
add.f64 %fd109, %fd100, %fd104;
st.shared.v2.f64 [%rd3], {%fd109, %fd108};

BB85_17:
bar.sync 0;
setp.gt.s32	%p14, %r47, 0;
@%p14 bra BB85_19;

ld.shared.v2.f64 {%fd110, %fd111}, [%rd3];
add.s32 %r79, %r47, 1;
mad.lo.s32 %r82, %r79, %r21, %r23;
mul.wide.u32 %rd42, %r82, 16;
add.s64 %rd44, %rd29, %rd42;
ld.shared.v2.f64 {%fd114, %fd115}, [%rd44];
add.f64 %fd118, %fd111, %fd115;
add.f64 %fd119, %fd110, %fd114;
st.shared.v2.f64 [%rd3], {%fd119, %fd118};

BB85_19:
setp.lt.s32	%p15, %r24, %r19;
setp.eq.s32	%p16, %r47, 0;
and.pred %p17, %p15, %p16;
@!%p17 bra BB85_23;
bra.uni BB85_20;

BB85_20:
ld.param.u32 %r99, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
shr.s32 %r88, %r99, 31;
cvta.to.global.u64 %rd45, %rd9;
mov.u32 %r89, 1;
sub.s32 %r90, %r89, %r19;
and.b32 %r91, %r88, %r90;
add.s32 %r96, %r24, %r91;
mul.lo.s32 %r97, %r96, %r99;
setp.neu.f64	%p18, %fd22, 0d0000000000000000;
setp.neu.f64	%p19, %fd21, 0d0000000000000000;
or.pred %p20, %p19, %p18;
mul.wide.s32 %rd46, %r97, 16;
add.s64 %rd4, %rd45, %rd46;
mov.f64 %fd141, 0d0000000000000000;
mov.f64 %fd140, %fd141;
@!%p20 bra BB85_22;
bra.uni BB85_21;

BB85_21:
ld.global.v2.f64 {%fd122, %fd123}, [%rd4];
mul.f64 %fd126, %fd21, %fd122;
mul.f64 %fd127, %fd22, %fd123;
sub.f64 %fd140, %fd126, %fd127;
mul.f64 %fd128, %fd21, %fd123;
fma.rn.f64 %fd141, %fd22, %fd122, %fd128;

BB85_22:
mul.wide.s32 %rd47, %r23, 16;
add.s64 %rd49, %rd29, %rd47;
ld.shared.v2.f64 {%fd129, %fd130}, [%rd49];
fma.rn.f64 %fd133, %fd19, %fd129, %fd140;
fma.rn.f64 %fd134, %fd20, %fd129, %fd141;
mul.f64 %fd135, %fd20, %fd130;
fma.rn.f64 %fd136, %fd19, %fd130, %fd134;
sub.f64 %fd137, %fd133, %fd135;
st.global.v2.f64 [%rd4], {%fd137, %fd136};

BB85_23:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .align 16 .b8 _Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0[16],
.param .align 16 .b8 _Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1[16],
.param .align 8 .b8 _Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<26>;
.reg .b16 %rs<9>;
.reg .b32 %r<129>;
.reg .f64 %fd<192>;
.reg .b64 %rd<65>;


ld.param.f64 %fd56, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0+8];
ld.param.f64 %fd55, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f64 %fd58, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1+8];
ld.param.f64 %fd57, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f64 %fd189, 0d0000000000000000;
mov.f64 %fd188, %fd189;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB86_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r127, %r31, 2;
mov.f64 %fd189, 0d0000000000000000;
mov.f64 %fd188, %fd189;
setp.ge.s32	%p2, %r127, %r23;
@%p2 bra BB86_23;

mov.f64 %fd188, 0d0000000000000000;
mov.f64 %fd189, %fd188;

BB86_3:
mov.u32 %r125, %r127;
mov.u32 %r6, %r125;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB86_17;
bra.uni BB86_4;

BB86_17:
mov.u32 %r128, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r126, %r6;
@%p8 bra BB86_22;

BB86_18:
mov.u32 %r10, %r126;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB86_20;
bra.uni BB86_19;

BB86_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 16;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.v2.f64 {%fd186,%fd187}, [%rd39];

	bra.uni BB86_21;

BB86_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 16;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.v2.f64 {%fd186,%fd187}, [%rd37];


BB86_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 16;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.v2.f64 {%fd105, %fd106}, [%rd41];

	fma.rn.f64 %fd107, %fd186, %fd105, %fd188;
fma.rn.f64 %fd108, %fd186, %fd106, %fd189;
mul.f64 %fd109, %fd187, %fd106;
sub.f64 %fd188, %fd107, %fd109;
fma.rn.f64 %fd189, %fd187, %fd105, %fd108;
add.s32 %r128, %r128, 1;
setp.lt.s32	%p10, %r128, 4;
add.s32 %r13, %r128, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r126, %r13;
@%p12 bra BB86_18;
bra.uni BB86_22;

BB86_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB86_6;
bra.uni BB86_5;

BB86_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 16;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.v2.f64 {%fd178,%fd179}, [%rd15];

	bra.uni BB86_7;

BB86_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 16;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.v2.f64 {%fd178,%fd179}, [%rd13];


BB86_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 16;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.v2.f64 {%fd69, %fd70}, [%rd17];

	fma.rn.f64 %fd71, %fd178, %fd69, %fd188;
fma.rn.f64 %fd72, %fd178, %fd70, %fd189;
mul.f64 %fd73, %fd179, %fd70;
sub.f64 %fd9, %fd71, %fd73;
fma.rn.f64 %fd10, %fd179, %fd69, %fd72;
add.s32 %r7, %r6, 1;
@%p4 bra BB86_9;
bra.uni BB86_8;

BB86_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 16;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.v2.f64 {%fd180,%fd181}, [%rd21];

	bra.uni BB86_10;

BB86_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 16;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.v2.f64 {%fd180,%fd181}, [%rd19];


BB86_10:
mul.wide.s32 %rd24, %r20, 16;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.v2.f64 {%fd78, %fd79}, [%rd23];

	fma.rn.f64 %fd80, %fd180, %fd78, %fd9;
fma.rn.f64 %fd81, %fd180, %fd79, %fd10;
mul.f64 %fd82, %fd181, %fd79;
sub.f64 %fd17, %fd80, %fd82;
fma.rn.f64 %fd18, %fd181, %fd78, %fd81;
add.s32 %r8, %r6, 2;
@%p4 bra BB86_12;
bra.uni BB86_11;

BB86_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 16;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.v2.f64 {%fd182,%fd183}, [%rd27];

	bra.uni BB86_13;

BB86_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 16;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.v2.f64 {%fd182,%fd183}, [%rd25];


BB86_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.v2.f64 {%fd87, %fd88}, [%rd29];

	fma.rn.f64 %fd89, %fd182, %fd87, %fd17;
fma.rn.f64 %fd90, %fd182, %fd88, %fd18;
mul.f64 %fd91, %fd183, %fd88;
sub.f64 %fd25, %fd89, %fd91;
fma.rn.f64 %fd26, %fd183, %fd87, %fd90;
add.s32 %r9, %r6, 3;
@%p4 bra BB86_15;
bra.uni BB86_14;

BB86_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 16;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.v2.f64 {%fd184,%fd185}, [%rd33];

	bra.uni BB86_16;

BB86_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 16;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.v2.f64 {%fd184,%fd185}, [%rd31];


BB86_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.v2.f64 {%fd96, %fd97}, [%rd35];

	fma.rn.f64 %fd98, %fd184, %fd96, %fd25;
fma.rn.f64 %fd99, %fd184, %fd97, %fd26;
mul.f64 %fd100, %fd185, %fd97;
sub.f64 %fd188, %fd98, %fd100;
fma.rn.f64 %fd189, %fd185, %fd96, %fd99;

BB86_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r127, %r70, %r71, %r6;
setp.lt.s32	%p13, %r127, %r23;
@%p13 bra BB86_3;

BB86_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 16;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.v2.f64 [%rd6], {%fd188, %fd189};
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 16;
@%p14 bra BB86_26;

bar.sync 0;
add.s32 %r78, %r76, -16;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB86_26;

ld.shared.v2.f64 {%fd110, %fd111}, [%rd6];
add.s32 %r81, %r73, 16;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 16;
add.s64 %rd47, %rd44, %rd45;
ld.shared.v2.f64 {%fd114, %fd115}, [%rd47];
add.f64 %fd118, %fd111, %fd115;
add.f64 %fd119, %fd110, %fd114;
st.shared.v2.f64 [%rd6], {%fd119, %fd118};

BB86_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 7;
@%p16 bra BB86_28;

ld.shared.v2.f64 {%fd120, %fd121}, [%rd6];
add.s32 %r87, %r73, 8;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 16;
add.s64 %rd50, %rd44, %rd48;
ld.shared.v2.f64 {%fd124, %fd125}, [%rd50];
add.f64 %fd128, %fd121, %fd125;
add.f64 %fd129, %fd120, %fd124;
st.shared.v2.f64 [%rd6], {%fd129, %fd128};

BB86_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 3;
@%p17 bra BB86_30;

ld.shared.v2.f64 {%fd130, %fd131}, [%rd6];
add.s32 %r93, %r73, 4;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd51, %r96, 16;
add.s64 %rd53, %rd44, %rd51;
ld.shared.v2.f64 {%fd134, %fd135}, [%rd53];
add.f64 %fd138, %fd131, %fd135;
add.f64 %fd139, %fd130, %fd134;
st.shared.v2.f64 [%rd6], {%fd139, %fd138};

BB86_30:
bar.sync 0;
setp.gt.s32	%p18, %r73, 1;
@%p18 bra BB86_32;

ld.shared.v2.f64 {%fd140, %fd141}, [%rd6];
add.s32 %r99, %r73, 2;
mad.lo.s32 %r102, %r99, %r24, %r26;
mul.wide.u32 %rd54, %r102, 16;
add.s64 %rd56, %rd44, %rd54;
ld.shared.v2.f64 {%fd144, %fd145}, [%rd56];
add.f64 %fd148, %fd141, %fd145;
add.f64 %fd149, %fd140, %fd144;
st.shared.v2.f64 [%rd6], {%fd149, %fd148};

BB86_32:
bar.sync 0;
setp.gt.s32	%p19, %r73, 0;
@%p19 bra BB86_34;

ld.shared.v2.f64 {%fd150, %fd151}, [%rd6];
add.s32 %r105, %r73, 1;
mad.lo.s32 %r108, %r105, %r24, %r26;
mul.wide.u32 %rd57, %r108, 16;
add.s64 %rd59, %rd44, %rd57;
ld.shared.v2.f64 {%fd154, %fd155}, [%rd59];
add.f64 %fd158, %fd151, %fd155;
add.f64 %fd159, %fd150, %fd154;
st.shared.v2.f64 [%rd6], {%fd159, %fd158};

BB86_34:
setp.lt.s32	%p20, %r27, %r22;
setp.eq.s32	%p21, %r73, 0;
and.pred %p22, %p20, %p21;
@!%p22 bra BB86_38;
bra.uni BB86_35;

BB86_35:
shr.s32 %r114, %r19, 31;
cvta.to.global.u64 %rd60, %rd12;
mov.u32 %r115, 1;
sub.s32 %r116, %r115, %r22;
and.b32 %r117, %r114, %r116;
add.s32 %r122, %r27, %r117;
mul.lo.s32 %r123, %r122, %r19;
setp.neu.f64	%p23, %fd58, 0d0000000000000000;
setp.neu.f64	%p24, %fd57, 0d0000000000000000;
or.pred %p25, %p24, %p23;
mul.wide.s32 %rd61, %r123, 16;
add.s64 %rd7, %rd60, %rd61;
mov.f64 %fd191, 0d0000000000000000;
mov.f64 %fd190, %fd191;
@!%p25 bra BB86_37;
bra.uni BB86_36;

BB86_36:
ld.global.v2.f64 {%fd162, %fd163}, [%rd7];
mul.f64 %fd166, %fd57, %fd162;
mul.f64 %fd167, %fd58, %fd163;
sub.f64 %fd190, %fd166, %fd167;
mul.f64 %fd168, %fd57, %fd163;
fma.rn.f64 %fd191, %fd58, %fd162, %fd168;

BB86_37:
mul.wide.s32 %rd62, %r26, 16;
add.s64 %rd64, %rd44, %rd62;
ld.shared.v2.f64 {%fd169, %fd170}, [%rd64];
fma.rn.f64 %fd173, %fd55, %fd169, %fd190;
fma.rn.f64 %fd174, %fd56, %fd169, %fd191;
mul.f64 %fd175, %fd56, %fd170;
fma.rn.f64 %fd176, %fd55, %fd170, %fd174;
sub.f64 %fd177, %fd173, %fd175;
st.global.v2.f64 [%rd7], {%fd177, %fd176};

BB86_38:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .align 16 .b8 _Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0[16],
.param .align 16 .b8 _Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1[16],
.param .align 8 .b8 _Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<22>;
.reg .b16 %rs<9>;
.reg .b32 %r<110>;
.reg .f64 %fd<152>;
.reg .b64 %rd<53>;


ld.param.f64 %fd20, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0+8];
ld.param.f64 %fd19, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f64 %fd22, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1+8];
ld.param.f64 %fd21, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f64 %fd149, 0d0000000000000000;
mov.f64 %fd148, %fd149;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB87_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r108, %r28, 2;
mov.f64 %fd149, 0d0000000000000000;
mov.f64 %fd148, %fd149;
setp.ge.s32	%p2, %r108, %r20;
@%p2 bra BB87_8;

mov.f64 %fd148, 0d0000000000000000;
mov.f64 %fd149, %fd148;

BB87_3:
mov.u32 %r106, %r108;
mov.u32 %r5, %r106;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB87_5;
bra.uni BB87_4;

BB87_5:
mov.u32 %r109, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r107, %r5;
@%p4 bra BB87_7;

BB87_6:
mov.u32 %r7, %r107;
mul.wide.s32 %rd26, %r7, 16;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.v2.f64 {%fd63,%fd64}, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 16;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.v2.f64 {%fd65, %fd66}, [%rd25];

	fma.rn.f64 %fd67, %fd63, %fd65, %fd148;
fma.rn.f64 %fd68, %fd63, %fd66, %fd149;
mul.f64 %fd69, %fd64, %fd66;
sub.f64 %fd148, %fd67, %fd69;
fma.rn.f64 %fd149, %fd64, %fd65, %fd68;
add.s32 %r109, %r109, 1;
setp.lt.s32	%p5, %r109, 4;
add.s32 %r10, %r109, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r107, %r10;
@%p7 bra BB87_6;
bra.uni BB87_7;

BB87_4:
mul.wide.s32 %rd18, %r5, 16;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.v2.f64 {%fd29,%fd30}, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 16;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.v2.f64 {%fd31, %fd32}, [%rd11];

	fma.rn.f64 %fd45, %fd29, %fd31, %fd148;
fma.rn.f64 %fd46, %fd29, %fd32, %fd149;
mul.f64 %fd47, %fd30, %fd32;
sub.f64 %fd48, %fd45, %fd47;
fma.rn.f64 %fd49, %fd30, %fd31, %fd46;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 16;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.v2.f64 {%fd33,%fd34}, [%rd12];

	mul.wide.s32 %rd21, %r17, 16;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.v2.f64 {%fd35, %fd36}, [%rd13];

	fma.rn.f64 %fd50, %fd33, %fd35, %fd48;
fma.rn.f64 %fd51, %fd33, %fd36, %fd49;
mul.f64 %fd52, %fd34, %fd36;
sub.f64 %fd53, %fd50, %fd52;
fma.rn.f64 %fd54, %fd34, %fd35, %fd51;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 16;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.v2.f64 {%fd37,%fd38}, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.v2.f64 {%fd39, %fd40}, [%rd15];

	fma.rn.f64 %fd55, %fd37, %fd39, %fd53;
fma.rn.f64 %fd56, %fd37, %fd40, %fd54;
mul.f64 %fd57, %fd38, %fd40;
sub.f64 %fd58, %fd55, %fd57;
fma.rn.f64 %fd59, %fd38, %fd39, %fd56;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 16;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.v2.f64 {%fd41,%fd42}, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.v2.f64 {%fd43, %fd44}, [%rd17];

	fma.rn.f64 %fd60, %fd41, %fd43, %fd58;
fma.rn.f64 %fd61, %fd41, %fd44, %fd59;
mul.f64 %fd62, %fd42, %fd44;
sub.f64 %fd148, %fd60, %fd62;
fma.rn.f64 %fd149, %fd42, %fd43, %fd61;

BB87_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r108, %r44, %r45, %r5;
setp.lt.s32	%p8, %r108, %r20;
@%p8 bra BB87_3;

BB87_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 16;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.v2.f64 [%rd3], {%fd148, %fd149};
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 32;
@%p9 bra BB87_11;

bar.sync 0;
add.s32 %r52, %r50, -32;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB87_11;

ld.shared.v2.f64 {%fd70, %fd71}, [%rd3];
add.s32 %r55, %r47, 32;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 16;
add.s64 %rd32, %rd29, %rd30;
ld.shared.v2.f64 {%fd74, %fd75}, [%rd32];
add.f64 %fd78, %fd71, %fd75;
add.f64 %fd79, %fd70, %fd74;
st.shared.v2.f64 [%rd3], {%fd79, %fd78};

BB87_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 15;
@%p11 bra BB87_13;

ld.shared.v2.f64 {%fd80, %fd81}, [%rd3];
add.s32 %r61, %r47, 16;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 16;
add.s64 %rd35, %rd29, %rd33;
ld.shared.v2.f64 {%fd84, %fd85}, [%rd35];
add.f64 %fd88, %fd81, %fd85;
add.f64 %fd89, %fd80, %fd84;
st.shared.v2.f64 [%rd3], {%fd89, %fd88};

BB87_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 7;
@%p12 bra BB87_15;

ld.shared.v2.f64 {%fd90, %fd91}, [%rd3];
add.s32 %r67, %r47, 8;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 16;
add.s64 %rd38, %rd29, %rd36;
ld.shared.v2.f64 {%fd94, %fd95}, [%rd38];
add.f64 %fd98, %fd91, %fd95;
add.f64 %fd99, %fd90, %fd94;
st.shared.v2.f64 [%rd3], {%fd99, %fd98};

BB87_15:
bar.sync 0;
setp.gt.s32	%p13, %r47, 3;
@%p13 bra BB87_17;

ld.shared.v2.f64 {%fd100, %fd101}, [%rd3];
add.s32 %r73, %r47, 4;
mad.lo.s32 %r76, %r73, %r21, %r23;
mul.wide.u32 %rd39, %r76, 16;
add.s64 %rd41, %rd29, %rd39;
ld.shared.v2.f64 {%fd104, %fd105}, [%rd41];
add.f64 %fd108, %fd101, %fd105;
add.f64 %fd109, %fd100, %fd104;
st.shared.v2.f64 [%rd3], {%fd109, %fd108};

BB87_17:
bar.sync 0;
setp.gt.s32	%p14, %r47, 1;
@%p14 bra BB87_19;

ld.shared.v2.f64 {%fd110, %fd111}, [%rd3];
add.s32 %r79, %r47, 2;
mad.lo.s32 %r82, %r79, %r21, %r23;
mul.wide.u32 %rd42, %r82, 16;
add.s64 %rd44, %rd29, %rd42;
ld.shared.v2.f64 {%fd114, %fd115}, [%rd44];
add.f64 %fd118, %fd111, %fd115;
add.f64 %fd119, %fd110, %fd114;
st.shared.v2.f64 [%rd3], {%fd119, %fd118};

BB87_19:
bar.sync 0;
setp.gt.s32	%p15, %r47, 0;
@%p15 bra BB87_21;

ld.shared.v2.f64 {%fd120, %fd121}, [%rd3];
add.s32 %r85, %r47, 1;
mad.lo.s32 %r88, %r85, %r21, %r23;
mul.wide.u32 %rd45, %r88, 16;
add.s64 %rd47, %rd29, %rd45;
ld.shared.v2.f64 {%fd124, %fd125}, [%rd47];
add.f64 %fd128, %fd121, %fd125;
add.f64 %fd129, %fd120, %fd124;
st.shared.v2.f64 [%rd3], {%fd129, %fd128};

BB87_21:
setp.lt.s32	%p16, %r24, %r19;
setp.eq.s32	%p17, %r47, 0;
and.pred %p18, %p16, %p17;
@!%p18 bra BB87_25;
bra.uni BB87_22;

BB87_22:
ld.param.u32 %r105, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
shr.s32 %r94, %r105, 31;
cvta.to.global.u64 %rd48, %rd9;
mov.u32 %r95, 1;
sub.s32 %r96, %r95, %r19;
and.b32 %r97, %r94, %r96;
add.s32 %r102, %r24, %r97;
mul.lo.s32 %r103, %r102, %r105;
setp.neu.f64	%p19, %fd22, 0d0000000000000000;
setp.neu.f64	%p20, %fd21, 0d0000000000000000;
or.pred %p21, %p20, %p19;
mul.wide.s32 %rd49, %r103, 16;
add.s64 %rd4, %rd48, %rd49;
mov.f64 %fd151, 0d0000000000000000;
mov.f64 %fd150, %fd151;
@!%p21 bra BB87_24;
bra.uni BB87_23;

BB87_23:
ld.global.v2.f64 {%fd132, %fd133}, [%rd4];
mul.f64 %fd136, %fd21, %fd132;
mul.f64 %fd137, %fd22, %fd133;
sub.f64 %fd150, %fd136, %fd137;
mul.f64 %fd138, %fd21, %fd133;
fma.rn.f64 %fd151, %fd22, %fd132, %fd138;

BB87_24:
mul.wide.s32 %rd50, %r23, 16;
add.s64 %rd52, %rd29, %rd50;
ld.shared.v2.f64 {%fd139, %fd140}, [%rd52];
fma.rn.f64 %fd143, %fd19, %fd139, %fd150;
fma.rn.f64 %fd144, %fd20, %fd139, %fd151;
mul.f64 %fd145, %fd20, %fd140;
fma.rn.f64 %fd146, %fd19, %fd140, %fd144;
sub.f64 %fd147, %fd143, %fd145;
st.global.v2.f64 [%rd4], {%fd147, %fd146};

BB87_25:
ret;
}


.visible .entry _Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E(
.param .align 16 .b8 _Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0[16],
.param .align 16 .b8 _Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1[16],
.param .align 8 .b8 _Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<27>;
.reg .b16 %rs<9>;
.reg .b32 %r<135>;
.reg .f64 %fd<202>;
.reg .b64 %rd<68>;


ld.param.f64 %fd56, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0+8];
ld.param.f64 %fd55, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_0];
ld.param.f64 %fd58, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1+8];
ld.param.f64 %fd57, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_1];
ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_valI7double2S0_S0_Li11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E_param_2+16];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f64 %fd199, 0d0000000000000000;
mov.f64 %fd198, %fd199;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB88_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r133, %r31, 2;
mov.f64 %fd199, 0d0000000000000000;
mov.f64 %fd198, %fd199;
setp.ge.s32	%p2, %r133, %r23;
@%p2 bra BB88_23;

mov.f64 %fd198, 0d0000000000000000;
mov.f64 %fd199, %fd198;

BB88_3:
mov.u32 %r131, %r133;
mov.u32 %r6, %r131;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB88_17;
bra.uni BB88_4;

BB88_17:
mov.u32 %r134, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r132, %r6;
@%p8 bra BB88_22;

BB88_18:
mov.u32 %r10, %r132;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB88_20;
bra.uni BB88_19;

BB88_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 16;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.v2.f64 {%fd196,%fd197}, [%rd39];

	bra.uni BB88_21;

BB88_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 16;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.v2.f64 {%fd196,%fd197}, [%rd37];


BB88_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 16;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.v2.f64 {%fd105, %fd106}, [%rd41];

	fma.rn.f64 %fd107, %fd196, %fd105, %fd198;
fma.rn.f64 %fd108, %fd196, %fd106, %fd199;
mul.f64 %fd109, %fd197, %fd106;
sub.f64 %fd198, %fd107, %fd109;
fma.rn.f64 %fd199, %fd197, %fd105, %fd108;
add.s32 %r134, %r134, 1;
setp.lt.s32	%p10, %r134, 4;
add.s32 %r13, %r134, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r132, %r13;
@%p12 bra BB88_18;
bra.uni BB88_22;

BB88_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB88_6;
bra.uni BB88_5;

BB88_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 16;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.v2.f64 {%fd188,%fd189}, [%rd15];

	bra.uni BB88_7;

BB88_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 16;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.v2.f64 {%fd188,%fd189}, [%rd13];


BB88_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 16;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.v2.f64 {%fd69, %fd70}, [%rd17];

	fma.rn.f64 %fd71, %fd188, %fd69, %fd198;
fma.rn.f64 %fd72, %fd188, %fd70, %fd199;
mul.f64 %fd73, %fd189, %fd70;
sub.f64 %fd9, %fd71, %fd73;
fma.rn.f64 %fd10, %fd189, %fd69, %fd72;
add.s32 %r7, %r6, 1;
@%p4 bra BB88_9;
bra.uni BB88_8;

BB88_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 16;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.v2.f64 {%fd190,%fd191}, [%rd21];

	bra.uni BB88_10;

BB88_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 16;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.v2.f64 {%fd190,%fd191}, [%rd19];


BB88_10:
mul.wide.s32 %rd24, %r20, 16;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.v2.f64 {%fd78, %fd79}, [%rd23];

	fma.rn.f64 %fd80, %fd190, %fd78, %fd9;
fma.rn.f64 %fd81, %fd190, %fd79, %fd10;
mul.f64 %fd82, %fd191, %fd79;
sub.f64 %fd17, %fd80, %fd82;
fma.rn.f64 %fd18, %fd191, %fd78, %fd81;
add.s32 %r8, %r6, 2;
@%p4 bra BB88_12;
bra.uni BB88_11;

BB88_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 16;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.v2.f64 {%fd192,%fd193}, [%rd27];

	bra.uni BB88_13;

BB88_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 16;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.v2.f64 {%fd192,%fd193}, [%rd25];


BB88_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.v2.f64 {%fd87, %fd88}, [%rd29];

	fma.rn.f64 %fd89, %fd192, %fd87, %fd17;
fma.rn.f64 %fd90, %fd192, %fd88, %fd18;
mul.f64 %fd91, %fd193, %fd88;
sub.f64 %fd25, %fd89, %fd91;
fma.rn.f64 %fd26, %fd193, %fd87, %fd90;
add.s32 %r9, %r6, 3;
@%p4 bra BB88_15;
bra.uni BB88_14;

BB88_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 16;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.v2.f64 {%fd194,%fd195}, [%rd33];

	bra.uni BB88_16;

BB88_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 16;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.v2.f64 {%fd194,%fd195}, [%rd31];


BB88_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.v2.f64 {%fd96, %fd97}, [%rd35];

	fma.rn.f64 %fd98, %fd194, %fd96, %fd25;
fma.rn.f64 %fd99, %fd194, %fd97, %fd26;
mul.f64 %fd100, %fd195, %fd97;
sub.f64 %fd198, %fd98, %fd100;
fma.rn.f64 %fd199, %fd195, %fd96, %fd99;

BB88_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r133, %r70, %r71, %r6;
setp.lt.s32	%p13, %r133, %r23;
@%p13 bra BB88_3;

BB88_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 16;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.v2.f64 [%rd6], {%fd198, %fd199};
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 32;
@%p14 bra BB88_26;

bar.sync 0;
add.s32 %r78, %r76, -32;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB88_26;

ld.shared.v2.f64 {%fd110, %fd111}, [%rd6];
add.s32 %r81, %r73, 32;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 16;
add.s64 %rd47, %rd44, %rd45;
ld.shared.v2.f64 {%fd114, %fd115}, [%rd47];
add.f64 %fd118, %fd111, %fd115;
add.f64 %fd119, %fd110, %fd114;
st.shared.v2.f64 [%rd6], {%fd119, %fd118};

BB88_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 15;
@%p16 bra BB88_28;

ld.shared.v2.f64 {%fd120, %fd121}, [%rd6];
add.s32 %r87, %r73, 16;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 16;
add.s64 %rd50, %rd44, %rd48;
ld.shared.v2.f64 {%fd124, %fd125}, [%rd50];
add.f64 %fd128, %fd121, %fd125;
add.f64 %fd129, %fd120, %fd124;
st.shared.v2.f64 [%rd6], {%fd129, %fd128};

BB88_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 7;
@%p17 bra BB88_30;

ld.shared.v2.f64 {%fd130, %fd131}, [%rd6];
add.s32 %r93, %r73, 8;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd51, %r96, 16;
add.s64 %rd53, %rd44, %rd51;
ld.shared.v2.f64 {%fd134, %fd135}, [%rd53];
add.f64 %fd138, %fd131, %fd135;
add.f64 %fd139, %fd130, %fd134;
st.shared.v2.f64 [%rd6], {%fd139, %fd138};

BB88_30:
bar.sync 0;
setp.gt.s32	%p18, %r73, 3;
@%p18 bra BB88_32;

ld.shared.v2.f64 {%fd140, %fd141}, [%rd6];
add.s32 %r99, %r73, 4;
mad.lo.s32 %r102, %r99, %r24, %r26;
mul.wide.u32 %rd54, %r102, 16;
add.s64 %rd56, %rd44, %rd54;
ld.shared.v2.f64 {%fd144, %fd145}, [%rd56];
add.f64 %fd148, %fd141, %fd145;
add.f64 %fd149, %fd140, %fd144;
st.shared.v2.f64 [%rd6], {%fd149, %fd148};

BB88_32:
bar.sync 0;
setp.gt.s32	%p19, %r73, 1;
@%p19 bra BB88_34;

ld.shared.v2.f64 {%fd150, %fd151}, [%rd6];
add.s32 %r105, %r73, 2;
mad.lo.s32 %r108, %r105, %r24, %r26;
mul.wide.u32 %rd57, %r108, 16;
add.s64 %rd59, %rd44, %rd57;
ld.shared.v2.f64 {%fd154, %fd155}, [%rd59];
add.f64 %fd158, %fd151, %fd155;
add.f64 %fd159, %fd150, %fd154;
st.shared.v2.f64 [%rd6], {%fd159, %fd158};

BB88_34:
bar.sync 0;
setp.gt.s32	%p20, %r73, 0;
@%p20 bra BB88_36;

ld.shared.v2.f64 {%fd160, %fd161}, [%rd6];
add.s32 %r111, %r73, 1;
mad.lo.s32 %r114, %r111, %r24, %r26;
mul.wide.u32 %rd60, %r114, 16;
add.s64 %rd62, %rd44, %rd60;
ld.shared.v2.f64 {%fd164, %fd165}, [%rd62];
add.f64 %fd168, %fd161, %fd165;
add.f64 %fd169, %fd160, %fd164;
st.shared.v2.f64 [%rd6], {%fd169, %fd168};

BB88_36:
setp.lt.s32	%p21, %r27, %r22;
setp.eq.s32	%p22, %r73, 0;
and.pred %p23, %p21, %p22;
@!%p23 bra BB88_40;
bra.uni BB88_37;

BB88_37:
shr.s32 %r120, %r19, 31;
cvta.to.global.u64 %rd63, %rd12;
mov.u32 %r121, 1;
sub.s32 %r122, %r121, %r22;
and.b32 %r123, %r120, %r122;
add.s32 %r128, %r27, %r123;
mul.lo.s32 %r129, %r128, %r19;
setp.neu.f64	%p24, %fd58, 0d0000000000000000;
setp.neu.f64	%p25, %fd57, 0d0000000000000000;
or.pred %p26, %p25, %p24;
mul.wide.s32 %rd64, %r129, 16;
add.s64 %rd7, %rd63, %rd64;
mov.f64 %fd201, 0d0000000000000000;
mov.f64 %fd200, %fd201;
@!%p26 bra BB88_39;
bra.uni BB88_38;

BB88_38:
ld.global.v2.f64 {%fd172, %fd173}, [%rd7];
mul.f64 %fd176, %fd57, %fd172;
mul.f64 %fd177, %fd58, %fd173;
sub.f64 %fd200, %fd176, %fd177;
mul.f64 %fd178, %fd57, %fd173;
fma.rn.f64 %fd201, %fd58, %fd172, %fd178;

BB88_39:
mul.wide.s32 %rd65, %r26, 16;
add.s64 %rd67, %rd44, %rd65;
ld.shared.v2.f64 {%fd179, %fd180}, [%rd67];
fma.rn.f64 %fd183, %fd55, %fd179, %fd200;
fma.rn.f64 %fd184, %fd56, %fd179, %fd201;
mul.f64 %fd185, %fd56, %fd180;
fma.rn.f64 %fd186, %fd55, %fd180, %fd184;
sub.f64 %fd187, %fd183, %fd185;
st.global.v2.f64 [%rd7], {%fd187, %fd186};

BB88_40:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<17>;
.reg .b16 %rs<9>;
.reg .b32 %r<79>;
.reg .f64 %fd<104>;
.reg .b64 %rd<40>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f64 %fd101, 0d0000000000000000;
mov.f64 %fd100, %fd101;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB89_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r77, %r28, 2;
mov.f64 %fd101, 0d0000000000000000;
mov.f64 %fd100, %fd101;
setp.ge.s32	%p2, %r77, %r20;
@%p2 bra BB89_8;

mov.f64 %fd100, 0d0000000000000000;
mov.f64 %fd101, %fd100;

BB89_3:
mov.u32 %r75, %r77;
mov.u32 %r5, %r75;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB89_5;
bra.uni BB89_4;

BB89_5:
mov.u32 %r78, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r76, %r5;
@%p4 bra BB89_7;

BB89_6:
mov.u32 %r7, %r76;
mul.wide.s32 %rd26, %r7, 16;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.v2.f64 {%fd59,%fd60}, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 16;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.v2.f64 {%fd61, %fd62}, [%rd25];

	fma.rn.f64 %fd63, %fd59, %fd61, %fd100;
fma.rn.f64 %fd64, %fd59, %fd62, %fd101;
mul.f64 %fd65, %fd60, %fd62;
sub.f64 %fd100, %fd63, %fd65;
fma.rn.f64 %fd101, %fd60, %fd61, %fd64;
add.s32 %r78, %r78, 1;
setp.lt.s32	%p5, %r78, 4;
add.s32 %r10, %r78, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r76, %r10;
@%p7 bra BB89_6;
bra.uni BB89_7;

BB89_4:
mul.wide.s32 %rd18, %r5, 16;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.v2.f64 {%fd25,%fd26}, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 16;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.v2.f64 {%fd27, %fd28}, [%rd11];

	fma.rn.f64 %fd41, %fd25, %fd27, %fd100;
fma.rn.f64 %fd42, %fd25, %fd28, %fd101;
mul.f64 %fd43, %fd26, %fd28;
sub.f64 %fd44, %fd41, %fd43;
fma.rn.f64 %fd45, %fd26, %fd27, %fd42;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 16;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.v2.f64 {%fd29,%fd30}, [%rd12];

	mul.wide.s32 %rd21, %r17, 16;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.v2.f64 {%fd31, %fd32}, [%rd13];

	fma.rn.f64 %fd46, %fd29, %fd31, %fd44;
fma.rn.f64 %fd47, %fd29, %fd32, %fd45;
mul.f64 %fd48, %fd30, %fd32;
sub.f64 %fd49, %fd46, %fd48;
fma.rn.f64 %fd50, %fd30, %fd31, %fd47;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 16;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.v2.f64 {%fd33,%fd34}, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.v2.f64 {%fd35, %fd36}, [%rd15];

	fma.rn.f64 %fd51, %fd33, %fd35, %fd49;
fma.rn.f64 %fd52, %fd33, %fd36, %fd50;
mul.f64 %fd53, %fd34, %fd36;
sub.f64 %fd54, %fd51, %fd53;
fma.rn.f64 %fd55, %fd34, %fd35, %fd52;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 16;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.v2.f64 {%fd37,%fd38}, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.v2.f64 {%fd39, %fd40}, [%rd17];

	fma.rn.f64 %fd56, %fd37, %fd39, %fd54;
fma.rn.f64 %fd57, %fd37, %fd40, %fd55;
mul.f64 %fd58, %fd38, %fd40;
sub.f64 %fd100, %fd56, %fd58;
fma.rn.f64 %fd101, %fd38, %fd39, %fd57;

BB89_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r77, %r44, %r45, %r5;
setp.lt.s32	%p8, %r77, %r20;
@%p8 bra BB89_3;

BB89_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 16;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.v2.f64 [%rd3], {%fd100, %fd101};
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 1;
@%p9 bra BB89_11;

bar.sync 0;
add.s32 %r52, %r50, -1;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB89_11;

ld.shared.v2.f64 {%fd66, %fd67}, [%rd3];
add.s32 %r55, %r47, 1;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 16;
add.s64 %rd32, %rd29, %rd30;
ld.shared.v2.f64 {%fd70, %fd71}, [%rd32];
add.f64 %fd74, %fd67, %fd71;
add.f64 %fd75, %fd66, %fd70;
st.shared.v2.f64 [%rd3], {%fd75, %fd74};

BB89_11:
setp.lt.s32	%p11, %r24, %r19;
setp.eq.s32	%p12, %r47, 0;
and.pred %p13, %p11, %p12;
@!%p13 bra BB89_15;
bra.uni BB89_12;

BB89_12:
shr.s32 %r64, %r16, 31;
cvta.to.global.u64 %rd33, %rd6;
cvta.to.global.u64 %rd34, %rd9;
mov.u32 %r65, 1;
sub.s32 %r66, %r65, %r19;
and.b32 %r67, %r64, %r66;
add.s32 %r72, %r24, %r67;
mul.lo.s32 %r73, %r72, %r16;
ld.global.v2.f64 {%fd78, %fd79}, [%rd33];
setp.neu.f64	%p14, %fd78, 0d0000000000000000;
setp.neu.f64	%p15, %fd79, 0d0000000000000000;
or.pred %p16, %p14, %p15;
mul.wide.s32 %rd35, %r73, 16;
add.s64 %rd4, %rd34, %rd35;
mov.f64 %fd103, 0d0000000000000000;
mov.f64 %fd102, %fd103;
@!%p16 bra BB89_14;
bra.uni BB89_13;

BB89_13:
ld.global.v2.f64 {%fd80, %fd81}, [%rd4];
mul.f64 %fd84, %fd80, %fd78;
mul.f64 %fd85, %fd81, %fd79;
sub.f64 %fd102, %fd84, %fd85;
mul.f64 %fd86, %fd81, %fd78;
fma.rn.f64 %fd103, %fd80, %fd79, %fd86;

BB89_14:
cvta.to.global.u64 %rd36, %rd5;
mul.wide.s32 %rd37, %r23, 16;
add.s64 %rd39, %rd29, %rd37;
ld.global.v2.f64 {%fd87, %fd88}, [%rd36];
ld.shared.v2.f64 {%fd91, %fd92}, [%rd39];
fma.rn.f64 %fd95, %fd91, %fd87, %fd102;
fma.rn.f64 %fd96, %fd91, %fd88, %fd103;
mul.f64 %fd97, %fd92, %fd88;
fma.rn.f64 %fd98, %fd92, %fd87, %fd96;
sub.f64 %fd99, %fd95, %fd97;
st.global.v2.f64 [%rd4], {%fd99, %fd98};

BB89_15:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<22>;
.reg .b16 %rs<9>;
.reg .b32 %r<105>;
.reg .f64 %fd<154>;
.reg .b64 %rd<55>;


ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f64 %fd151, 0d0000000000000000;
mov.f64 %fd150, %fd151;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB90_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r103, %r31, 2;
mov.f64 %fd151, 0d0000000000000000;
mov.f64 %fd150, %fd151;
setp.ge.s32	%p2, %r103, %r23;
@%p2 bra BB90_23;

mov.f64 %fd150, 0d0000000000000000;
mov.f64 %fd151, %fd150;

BB90_3:
mov.u32 %r101, %r103;
mov.u32 %r6, %r101;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB90_17;
bra.uni BB90_4;

BB90_17:
mov.u32 %r104, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r102, %r6;
@%p8 bra BB90_22;

BB90_18:
mov.u32 %r10, %r102;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB90_20;
bra.uni BB90_19;

BB90_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 16;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.v2.f64 {%fd148,%fd149}, [%rd39];

	bra.uni BB90_21;

BB90_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 16;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.v2.f64 {%fd148,%fd149}, [%rd37];


BB90_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 16;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.v2.f64 {%fd101, %fd102}, [%rd41];

	fma.rn.f64 %fd103, %fd148, %fd101, %fd150;
fma.rn.f64 %fd104, %fd148, %fd102, %fd151;
mul.f64 %fd105, %fd149, %fd102;
sub.f64 %fd150, %fd103, %fd105;
fma.rn.f64 %fd151, %fd149, %fd101, %fd104;
add.s32 %r104, %r104, 1;
setp.lt.s32	%p10, %r104, 4;
add.s32 %r13, %r104, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r102, %r13;
@%p12 bra BB90_18;
bra.uni BB90_22;

BB90_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB90_6;
bra.uni BB90_5;

BB90_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 16;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.v2.f64 {%fd140,%fd141}, [%rd15];

	bra.uni BB90_7;

BB90_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 16;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.v2.f64 {%fd140,%fd141}, [%rd13];


BB90_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 16;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.v2.f64 {%fd65, %fd66}, [%rd17];

	fma.rn.f64 %fd67, %fd140, %fd65, %fd150;
fma.rn.f64 %fd68, %fd140, %fd66, %fd151;
mul.f64 %fd69, %fd141, %fd66;
sub.f64 %fd9, %fd67, %fd69;
fma.rn.f64 %fd10, %fd141, %fd65, %fd68;
add.s32 %r7, %r6, 1;
@%p4 bra BB90_9;
bra.uni BB90_8;

BB90_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 16;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.v2.f64 {%fd142,%fd143}, [%rd21];

	bra.uni BB90_10;

BB90_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 16;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.v2.f64 {%fd142,%fd143}, [%rd19];


BB90_10:
mul.wide.s32 %rd24, %r20, 16;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.v2.f64 {%fd74, %fd75}, [%rd23];

	fma.rn.f64 %fd76, %fd142, %fd74, %fd9;
fma.rn.f64 %fd77, %fd142, %fd75, %fd10;
mul.f64 %fd78, %fd143, %fd75;
sub.f64 %fd17, %fd76, %fd78;
fma.rn.f64 %fd18, %fd143, %fd74, %fd77;
add.s32 %r8, %r6, 2;
@%p4 bra BB90_12;
bra.uni BB90_11;

BB90_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 16;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.v2.f64 {%fd144,%fd145}, [%rd27];

	bra.uni BB90_13;

BB90_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 16;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.v2.f64 {%fd144,%fd145}, [%rd25];


BB90_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.v2.f64 {%fd83, %fd84}, [%rd29];

	fma.rn.f64 %fd85, %fd144, %fd83, %fd17;
fma.rn.f64 %fd86, %fd144, %fd84, %fd18;
mul.f64 %fd87, %fd145, %fd84;
sub.f64 %fd25, %fd85, %fd87;
fma.rn.f64 %fd26, %fd145, %fd83, %fd86;
add.s32 %r9, %r6, 3;
@%p4 bra BB90_15;
bra.uni BB90_14;

BB90_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 16;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.v2.f64 {%fd146,%fd147}, [%rd33];

	bra.uni BB90_16;

BB90_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 16;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.v2.f64 {%fd146,%fd147}, [%rd31];


BB90_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.v2.f64 {%fd92, %fd93}, [%rd35];

	fma.rn.f64 %fd94, %fd146, %fd92, %fd25;
fma.rn.f64 %fd95, %fd146, %fd93, %fd26;
mul.f64 %fd96, %fd147, %fd93;
sub.f64 %fd150, %fd94, %fd96;
fma.rn.f64 %fd151, %fd147, %fd92, %fd95;

BB90_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r103, %r70, %r71, %r6;
setp.lt.s32	%p13, %r103, %r23;
@%p13 bra BB90_3;

BB90_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 16;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.v2.f64 [%rd6], {%fd150, %fd151};
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 1;
@%p14 bra BB90_26;

bar.sync 0;
add.s32 %r78, %r76, -1;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB90_26;

ld.shared.v2.f64 {%fd106, %fd107}, [%rd6];
add.s32 %r81, %r73, 1;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 16;
add.s64 %rd47, %rd44, %rd45;
ld.shared.v2.f64 {%fd110, %fd111}, [%rd47];
add.f64 %fd114, %fd107, %fd111;
add.f64 %fd115, %fd106, %fd110;
st.shared.v2.f64 [%rd6], {%fd115, %fd114};

BB90_26:
setp.lt.s32	%p16, %r27, %r22;
setp.eq.s32	%p17, %r73, 0;
and.pred %p18, %p16, %p17;
@!%p18 bra BB90_30;
bra.uni BB90_27;

BB90_27:
shr.s32 %r90, %r19, 31;
cvta.to.global.u64 %rd48, %rd9;
cvta.to.global.u64 %rd49, %rd12;
mov.u32 %r91, 1;
sub.s32 %r92, %r91, %r22;
and.b32 %r93, %r90, %r92;
add.s32 %r98, %r27, %r93;
mul.lo.s32 %r99, %r98, %r19;
ld.global.v2.f64 {%fd118, %fd119}, [%rd48];
setp.neu.f64	%p19, %fd118, 0d0000000000000000;
setp.neu.f64	%p20, %fd119, 0d0000000000000000;
or.pred %p21, %p19, %p20;
mul.wide.s32 %rd50, %r99, 16;
add.s64 %rd7, %rd49, %rd50;
mov.f64 %fd153, 0d0000000000000000;
mov.f64 %fd152, %fd153;
@!%p21 bra BB90_29;
bra.uni BB90_28;

BB90_28:
ld.global.v2.f64 {%fd120, %fd121}, [%rd7];
mul.f64 %fd124, %fd120, %fd118;
mul.f64 %fd125, %fd121, %fd119;
sub.f64 %fd152, %fd124, %fd125;
mul.f64 %fd126, %fd121, %fd118;
fma.rn.f64 %fd153, %fd120, %fd119, %fd126;

BB90_29:
cvta.to.global.u64 %rd51, %rd8;
mul.wide.s32 %rd52, %r26, 16;
add.s64 %rd54, %rd44, %rd52;
ld.global.v2.f64 {%fd127, %fd128}, [%rd51];
ld.shared.v2.f64 {%fd131, %fd132}, [%rd54];
fma.rn.f64 %fd135, %fd131, %fd127, %fd152;
fma.rn.f64 %fd136, %fd131, %fd128, %fd153;
mul.f64 %fd137, %fd132, %fd128;
fma.rn.f64 %fd138, %fd132, %fd127, %fd136;
sub.f64 %fd139, %fd135, %fd137;
st.global.v2.f64 [%rd7], {%fd139, %fd138};

BB90_30:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<18>;
.reg .b16 %rs<9>;
.reg .b32 %r<85>;
.reg .f64 %fd<114>;
.reg .b64 %rd<43>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f64 %fd111, 0d0000000000000000;
mov.f64 %fd110, %fd111;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB91_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r83, %r28, 2;
mov.f64 %fd111, 0d0000000000000000;
mov.f64 %fd110, %fd111;
setp.ge.s32	%p2, %r83, %r20;
@%p2 bra BB91_8;

mov.f64 %fd110, 0d0000000000000000;
mov.f64 %fd111, %fd110;

BB91_3:
mov.u32 %r81, %r83;
mov.u32 %r5, %r81;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB91_5;
bra.uni BB91_4;

BB91_5:
mov.u32 %r84, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r82, %r5;
@%p4 bra BB91_7;

BB91_6:
mov.u32 %r7, %r82;
mul.wide.s32 %rd26, %r7, 16;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.v2.f64 {%fd59,%fd60}, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 16;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.v2.f64 {%fd61, %fd62}, [%rd25];

	fma.rn.f64 %fd63, %fd59, %fd61, %fd110;
fma.rn.f64 %fd64, %fd59, %fd62, %fd111;
mul.f64 %fd65, %fd60, %fd62;
sub.f64 %fd110, %fd63, %fd65;
fma.rn.f64 %fd111, %fd60, %fd61, %fd64;
add.s32 %r84, %r84, 1;
setp.lt.s32	%p5, %r84, 4;
add.s32 %r10, %r84, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r82, %r10;
@%p7 bra BB91_6;
bra.uni BB91_7;

BB91_4:
mul.wide.s32 %rd18, %r5, 16;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.v2.f64 {%fd25,%fd26}, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 16;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.v2.f64 {%fd27, %fd28}, [%rd11];

	fma.rn.f64 %fd41, %fd25, %fd27, %fd110;
fma.rn.f64 %fd42, %fd25, %fd28, %fd111;
mul.f64 %fd43, %fd26, %fd28;
sub.f64 %fd44, %fd41, %fd43;
fma.rn.f64 %fd45, %fd26, %fd27, %fd42;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 16;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.v2.f64 {%fd29,%fd30}, [%rd12];

	mul.wide.s32 %rd21, %r17, 16;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.v2.f64 {%fd31, %fd32}, [%rd13];

	fma.rn.f64 %fd46, %fd29, %fd31, %fd44;
fma.rn.f64 %fd47, %fd29, %fd32, %fd45;
mul.f64 %fd48, %fd30, %fd32;
sub.f64 %fd49, %fd46, %fd48;
fma.rn.f64 %fd50, %fd30, %fd31, %fd47;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 16;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.v2.f64 {%fd33,%fd34}, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.v2.f64 {%fd35, %fd36}, [%rd15];

	fma.rn.f64 %fd51, %fd33, %fd35, %fd49;
fma.rn.f64 %fd52, %fd33, %fd36, %fd50;
mul.f64 %fd53, %fd34, %fd36;
sub.f64 %fd54, %fd51, %fd53;
fma.rn.f64 %fd55, %fd34, %fd35, %fd52;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 16;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.v2.f64 {%fd37,%fd38}, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.v2.f64 {%fd39, %fd40}, [%rd17];

	fma.rn.f64 %fd56, %fd37, %fd39, %fd54;
fma.rn.f64 %fd57, %fd37, %fd40, %fd55;
mul.f64 %fd58, %fd38, %fd40;
sub.f64 %fd110, %fd56, %fd58;
fma.rn.f64 %fd111, %fd38, %fd39, %fd57;

BB91_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r83, %r44, %r45, %r5;
setp.lt.s32	%p8, %r83, %r20;
@%p8 bra BB91_3;

BB91_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 16;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.v2.f64 [%rd3], {%fd110, %fd111};
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 2;
@%p9 bra BB91_11;

bar.sync 0;
add.s32 %r52, %r50, -2;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB91_11;

ld.shared.v2.f64 {%fd66, %fd67}, [%rd3];
add.s32 %r55, %r47, 2;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 16;
add.s64 %rd32, %rd29, %rd30;
ld.shared.v2.f64 {%fd70, %fd71}, [%rd32];
add.f64 %fd74, %fd67, %fd71;
add.f64 %fd75, %fd66, %fd70;
st.shared.v2.f64 [%rd3], {%fd75, %fd74};

BB91_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 0;
@%p11 bra BB91_13;

ld.shared.v2.f64 {%fd76, %fd77}, [%rd3];
add.s32 %r61, %r47, 1;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 16;
add.s64 %rd35, %rd29, %rd33;
ld.shared.v2.f64 {%fd80, %fd81}, [%rd35];
add.f64 %fd84, %fd77, %fd81;
add.f64 %fd85, %fd76, %fd80;
st.shared.v2.f64 [%rd3], {%fd85, %fd84};

BB91_13:
setp.lt.s32	%p12, %r24, %r19;
setp.eq.s32	%p13, %r47, 0;
and.pred %p14, %p12, %p13;
@!%p14 bra BB91_17;
bra.uni BB91_14;

BB91_14:
shr.s32 %r70, %r16, 31;
cvta.to.global.u64 %rd36, %rd6;
cvta.to.global.u64 %rd37, %rd9;
mov.u32 %r71, 1;
sub.s32 %r72, %r71, %r19;
and.b32 %r73, %r70, %r72;
add.s32 %r78, %r24, %r73;
mul.lo.s32 %r79, %r78, %r16;
ld.global.v2.f64 {%fd88, %fd89}, [%rd36];
setp.neu.f64	%p15, %fd88, 0d0000000000000000;
setp.neu.f64	%p16, %fd89, 0d0000000000000000;
or.pred %p17, %p15, %p16;
mul.wide.s32 %rd38, %r79, 16;
add.s64 %rd4, %rd37, %rd38;
mov.f64 %fd113, 0d0000000000000000;
mov.f64 %fd112, %fd113;
@!%p17 bra BB91_16;
bra.uni BB91_15;

BB91_15:
ld.global.v2.f64 {%fd90, %fd91}, [%rd4];
mul.f64 %fd94, %fd90, %fd88;
mul.f64 %fd95, %fd91, %fd89;
sub.f64 %fd112, %fd94, %fd95;
mul.f64 %fd96, %fd91, %fd88;
fma.rn.f64 %fd113, %fd90, %fd89, %fd96;

BB91_16:
cvta.to.global.u64 %rd39, %rd5;
mul.wide.s32 %rd40, %r23, 16;
add.s64 %rd42, %rd29, %rd40;
ld.global.v2.f64 {%fd97, %fd98}, [%rd39];
ld.shared.v2.f64 {%fd101, %fd102}, [%rd42];
fma.rn.f64 %fd105, %fd101, %fd97, %fd112;
fma.rn.f64 %fd106, %fd101, %fd98, %fd113;
mul.f64 %fd107, %fd102, %fd98;
fma.rn.f64 %fd108, %fd102, %fd97, %fd106;
sub.f64 %fd109, %fd105, %fd107;
st.global.v2.f64 [%rd4], {%fd109, %fd108};

BB91_17:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<23>;
.reg .b16 %rs<9>;
.reg .b32 %r<111>;
.reg .f64 %fd<164>;
.reg .b64 %rd<58>;


ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f64 %fd161, 0d0000000000000000;
mov.f64 %fd160, %fd161;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB92_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r109, %r31, 2;
mov.f64 %fd161, 0d0000000000000000;
mov.f64 %fd160, %fd161;
setp.ge.s32	%p2, %r109, %r23;
@%p2 bra BB92_23;

mov.f64 %fd160, 0d0000000000000000;
mov.f64 %fd161, %fd160;

BB92_3:
mov.u32 %r107, %r109;
mov.u32 %r6, %r107;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB92_17;
bra.uni BB92_4;

BB92_17:
mov.u32 %r110, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r108, %r6;
@%p8 bra BB92_22;

BB92_18:
mov.u32 %r10, %r108;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB92_20;
bra.uni BB92_19;

BB92_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 16;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.v2.f64 {%fd158,%fd159}, [%rd39];

	bra.uni BB92_21;

BB92_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 16;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.v2.f64 {%fd158,%fd159}, [%rd37];


BB92_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 16;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.v2.f64 {%fd101, %fd102}, [%rd41];

	fma.rn.f64 %fd103, %fd158, %fd101, %fd160;
fma.rn.f64 %fd104, %fd158, %fd102, %fd161;
mul.f64 %fd105, %fd159, %fd102;
sub.f64 %fd160, %fd103, %fd105;
fma.rn.f64 %fd161, %fd159, %fd101, %fd104;
add.s32 %r110, %r110, 1;
setp.lt.s32	%p10, %r110, 4;
add.s32 %r13, %r110, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r108, %r13;
@%p12 bra BB92_18;
bra.uni BB92_22;

BB92_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB92_6;
bra.uni BB92_5;

BB92_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 16;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.v2.f64 {%fd150,%fd151}, [%rd15];

	bra.uni BB92_7;

BB92_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 16;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.v2.f64 {%fd150,%fd151}, [%rd13];


BB92_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 16;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.v2.f64 {%fd65, %fd66}, [%rd17];

	fma.rn.f64 %fd67, %fd150, %fd65, %fd160;
fma.rn.f64 %fd68, %fd150, %fd66, %fd161;
mul.f64 %fd69, %fd151, %fd66;
sub.f64 %fd9, %fd67, %fd69;
fma.rn.f64 %fd10, %fd151, %fd65, %fd68;
add.s32 %r7, %r6, 1;
@%p4 bra BB92_9;
bra.uni BB92_8;

BB92_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 16;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.v2.f64 {%fd152,%fd153}, [%rd21];

	bra.uni BB92_10;

BB92_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 16;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.v2.f64 {%fd152,%fd153}, [%rd19];


BB92_10:
mul.wide.s32 %rd24, %r20, 16;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.v2.f64 {%fd74, %fd75}, [%rd23];

	fma.rn.f64 %fd76, %fd152, %fd74, %fd9;
fma.rn.f64 %fd77, %fd152, %fd75, %fd10;
mul.f64 %fd78, %fd153, %fd75;
sub.f64 %fd17, %fd76, %fd78;
fma.rn.f64 %fd18, %fd153, %fd74, %fd77;
add.s32 %r8, %r6, 2;
@%p4 bra BB92_12;
bra.uni BB92_11;

BB92_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 16;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.v2.f64 {%fd154,%fd155}, [%rd27];

	bra.uni BB92_13;

BB92_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 16;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.v2.f64 {%fd154,%fd155}, [%rd25];


BB92_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.v2.f64 {%fd83, %fd84}, [%rd29];

	fma.rn.f64 %fd85, %fd154, %fd83, %fd17;
fma.rn.f64 %fd86, %fd154, %fd84, %fd18;
mul.f64 %fd87, %fd155, %fd84;
sub.f64 %fd25, %fd85, %fd87;
fma.rn.f64 %fd26, %fd155, %fd83, %fd86;
add.s32 %r9, %r6, 3;
@%p4 bra BB92_15;
bra.uni BB92_14;

BB92_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 16;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.v2.f64 {%fd156,%fd157}, [%rd33];

	bra.uni BB92_16;

BB92_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 16;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.v2.f64 {%fd156,%fd157}, [%rd31];


BB92_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.v2.f64 {%fd92, %fd93}, [%rd35];

	fma.rn.f64 %fd94, %fd156, %fd92, %fd25;
fma.rn.f64 %fd95, %fd156, %fd93, %fd26;
mul.f64 %fd96, %fd157, %fd93;
sub.f64 %fd160, %fd94, %fd96;
fma.rn.f64 %fd161, %fd157, %fd92, %fd95;

BB92_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r109, %r70, %r71, %r6;
setp.lt.s32	%p13, %r109, %r23;
@%p13 bra BB92_3;

BB92_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 16;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.v2.f64 [%rd6], {%fd160, %fd161};
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 2;
@%p14 bra BB92_26;

bar.sync 0;
add.s32 %r78, %r76, -2;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB92_26;

ld.shared.v2.f64 {%fd106, %fd107}, [%rd6];
add.s32 %r81, %r73, 2;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 16;
add.s64 %rd47, %rd44, %rd45;
ld.shared.v2.f64 {%fd110, %fd111}, [%rd47];
add.f64 %fd114, %fd107, %fd111;
add.f64 %fd115, %fd106, %fd110;
st.shared.v2.f64 [%rd6], {%fd115, %fd114};

BB92_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 0;
@%p16 bra BB92_28;

ld.shared.v2.f64 {%fd116, %fd117}, [%rd6];
add.s32 %r87, %r73, 1;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 16;
add.s64 %rd50, %rd44, %rd48;
ld.shared.v2.f64 {%fd120, %fd121}, [%rd50];
add.f64 %fd124, %fd117, %fd121;
add.f64 %fd125, %fd116, %fd120;
st.shared.v2.f64 [%rd6], {%fd125, %fd124};

BB92_28:
setp.lt.s32	%p17, %r27, %r22;
setp.eq.s32	%p18, %r73, 0;
and.pred %p19, %p17, %p18;
@!%p19 bra BB92_32;
bra.uni BB92_29;

BB92_29:
shr.s32 %r96, %r19, 31;
cvta.to.global.u64 %rd51, %rd9;
cvta.to.global.u64 %rd52, %rd12;
mov.u32 %r97, 1;
sub.s32 %r98, %r97, %r22;
and.b32 %r99, %r96, %r98;
add.s32 %r104, %r27, %r99;
mul.lo.s32 %r105, %r104, %r19;
ld.global.v2.f64 {%fd128, %fd129}, [%rd51];
setp.neu.f64	%p20, %fd128, 0d0000000000000000;
setp.neu.f64	%p21, %fd129, 0d0000000000000000;
or.pred %p22, %p20, %p21;
mul.wide.s32 %rd53, %r105, 16;
add.s64 %rd7, %rd52, %rd53;
mov.f64 %fd163, 0d0000000000000000;
mov.f64 %fd162, %fd163;
@!%p22 bra BB92_31;
bra.uni BB92_30;

BB92_30:
ld.global.v2.f64 {%fd130, %fd131}, [%rd7];
mul.f64 %fd134, %fd130, %fd128;
mul.f64 %fd135, %fd131, %fd129;
sub.f64 %fd162, %fd134, %fd135;
mul.f64 %fd136, %fd131, %fd128;
fma.rn.f64 %fd163, %fd130, %fd129, %fd136;

BB92_31:
cvta.to.global.u64 %rd54, %rd8;
mul.wide.s32 %rd55, %r26, 16;
add.s64 %rd57, %rd44, %rd55;
ld.global.v2.f64 {%fd137, %fd138}, [%rd54];
ld.shared.v2.f64 {%fd141, %fd142}, [%rd57];
fma.rn.f64 %fd145, %fd141, %fd137, %fd162;
fma.rn.f64 %fd146, %fd141, %fd138, %fd163;
mul.f64 %fd147, %fd142, %fd138;
fma.rn.f64 %fd148, %fd142, %fd137, %fd146;
sub.f64 %fd149, %fd145, %fd147;
st.global.v2.f64 [%rd7], {%fd149, %fd148};

BB92_32:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<19>;
.reg .b16 %rs<9>;
.reg .b32 %r<91>;
.reg .f64 %fd<124>;
.reg .b64 %rd<46>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f64 %fd121, 0d0000000000000000;
mov.f64 %fd120, %fd121;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB93_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r89, %r28, 2;
mov.f64 %fd121, 0d0000000000000000;
mov.f64 %fd120, %fd121;
setp.ge.s32	%p2, %r89, %r20;
@%p2 bra BB93_8;

mov.f64 %fd120, 0d0000000000000000;
mov.f64 %fd121, %fd120;

BB93_3:
mov.u32 %r87, %r89;
mov.u32 %r5, %r87;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB93_5;
bra.uni BB93_4;

BB93_5:
mov.u32 %r90, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r88, %r5;
@%p4 bra BB93_7;

BB93_6:
mov.u32 %r7, %r88;
mul.wide.s32 %rd26, %r7, 16;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.v2.f64 {%fd59,%fd60}, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 16;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.v2.f64 {%fd61, %fd62}, [%rd25];

	fma.rn.f64 %fd63, %fd59, %fd61, %fd120;
fma.rn.f64 %fd64, %fd59, %fd62, %fd121;
mul.f64 %fd65, %fd60, %fd62;
sub.f64 %fd120, %fd63, %fd65;
fma.rn.f64 %fd121, %fd60, %fd61, %fd64;
add.s32 %r90, %r90, 1;
setp.lt.s32	%p5, %r90, 4;
add.s32 %r10, %r90, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r88, %r10;
@%p7 bra BB93_6;
bra.uni BB93_7;

BB93_4:
mul.wide.s32 %rd18, %r5, 16;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.v2.f64 {%fd25,%fd26}, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 16;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.v2.f64 {%fd27, %fd28}, [%rd11];

	fma.rn.f64 %fd41, %fd25, %fd27, %fd120;
fma.rn.f64 %fd42, %fd25, %fd28, %fd121;
mul.f64 %fd43, %fd26, %fd28;
sub.f64 %fd44, %fd41, %fd43;
fma.rn.f64 %fd45, %fd26, %fd27, %fd42;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 16;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.v2.f64 {%fd29,%fd30}, [%rd12];

	mul.wide.s32 %rd21, %r17, 16;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.v2.f64 {%fd31, %fd32}, [%rd13];

	fma.rn.f64 %fd46, %fd29, %fd31, %fd44;
fma.rn.f64 %fd47, %fd29, %fd32, %fd45;
mul.f64 %fd48, %fd30, %fd32;
sub.f64 %fd49, %fd46, %fd48;
fma.rn.f64 %fd50, %fd30, %fd31, %fd47;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 16;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.v2.f64 {%fd33,%fd34}, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.v2.f64 {%fd35, %fd36}, [%rd15];

	fma.rn.f64 %fd51, %fd33, %fd35, %fd49;
fma.rn.f64 %fd52, %fd33, %fd36, %fd50;
mul.f64 %fd53, %fd34, %fd36;
sub.f64 %fd54, %fd51, %fd53;
fma.rn.f64 %fd55, %fd34, %fd35, %fd52;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 16;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.v2.f64 {%fd37,%fd38}, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.v2.f64 {%fd39, %fd40}, [%rd17];

	fma.rn.f64 %fd56, %fd37, %fd39, %fd54;
fma.rn.f64 %fd57, %fd37, %fd40, %fd55;
mul.f64 %fd58, %fd38, %fd40;
sub.f64 %fd120, %fd56, %fd58;
fma.rn.f64 %fd121, %fd38, %fd39, %fd57;

BB93_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r89, %r44, %r45, %r5;
setp.lt.s32	%p8, %r89, %r20;
@%p8 bra BB93_3;

BB93_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 16;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.v2.f64 [%rd3], {%fd120, %fd121};
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 4;
@%p9 bra BB93_11;

bar.sync 0;
add.s32 %r52, %r50, -4;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB93_11;

ld.shared.v2.f64 {%fd66, %fd67}, [%rd3];
add.s32 %r55, %r47, 4;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 16;
add.s64 %rd32, %rd29, %rd30;
ld.shared.v2.f64 {%fd70, %fd71}, [%rd32];
add.f64 %fd74, %fd67, %fd71;
add.f64 %fd75, %fd66, %fd70;
st.shared.v2.f64 [%rd3], {%fd75, %fd74};

BB93_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 1;
@%p11 bra BB93_13;

ld.shared.v2.f64 {%fd76, %fd77}, [%rd3];
add.s32 %r61, %r47, 2;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 16;
add.s64 %rd35, %rd29, %rd33;
ld.shared.v2.f64 {%fd80, %fd81}, [%rd35];
add.f64 %fd84, %fd77, %fd81;
add.f64 %fd85, %fd76, %fd80;
st.shared.v2.f64 [%rd3], {%fd85, %fd84};

BB93_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 0;
@%p12 bra BB93_15;

ld.shared.v2.f64 {%fd86, %fd87}, [%rd3];
add.s32 %r67, %r47, 1;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 16;
add.s64 %rd38, %rd29, %rd36;
ld.shared.v2.f64 {%fd90, %fd91}, [%rd38];
add.f64 %fd94, %fd87, %fd91;
add.f64 %fd95, %fd86, %fd90;
st.shared.v2.f64 [%rd3], {%fd95, %fd94};

BB93_15:
setp.lt.s32	%p13, %r24, %r19;
setp.eq.s32	%p14, %r47, 0;
and.pred %p15, %p13, %p14;
@!%p15 bra BB93_19;
bra.uni BB93_16;

BB93_16:
shr.s32 %r76, %r16, 31;
cvta.to.global.u64 %rd39, %rd6;
cvta.to.global.u64 %rd40, %rd9;
mov.u32 %r77, 1;
sub.s32 %r78, %r77, %r19;
and.b32 %r79, %r76, %r78;
add.s32 %r84, %r24, %r79;
mul.lo.s32 %r85, %r84, %r16;
ld.global.v2.f64 {%fd98, %fd99}, [%rd39];
setp.neu.f64	%p16, %fd98, 0d0000000000000000;
setp.neu.f64	%p17, %fd99, 0d0000000000000000;
or.pred %p18, %p16, %p17;
mul.wide.s32 %rd41, %r85, 16;
add.s64 %rd4, %rd40, %rd41;
mov.f64 %fd123, 0d0000000000000000;
mov.f64 %fd122, %fd123;
@!%p18 bra BB93_18;
bra.uni BB93_17;

BB93_17:
ld.global.v2.f64 {%fd100, %fd101}, [%rd4];
mul.f64 %fd104, %fd100, %fd98;
mul.f64 %fd105, %fd101, %fd99;
sub.f64 %fd122, %fd104, %fd105;
mul.f64 %fd106, %fd101, %fd98;
fma.rn.f64 %fd123, %fd100, %fd99, %fd106;

BB93_18:
cvta.to.global.u64 %rd42, %rd5;
mul.wide.s32 %rd43, %r23, 16;
add.s64 %rd45, %rd29, %rd43;
ld.global.v2.f64 {%fd107, %fd108}, [%rd42];
ld.shared.v2.f64 {%fd111, %fd112}, [%rd45];
fma.rn.f64 %fd115, %fd111, %fd107, %fd122;
fma.rn.f64 %fd116, %fd111, %fd108, %fd123;
mul.f64 %fd117, %fd112, %fd108;
fma.rn.f64 %fd118, %fd112, %fd107, %fd116;
sub.f64 %fd119, %fd115, %fd117;
st.global.v2.f64 [%rd4], {%fd119, %fd118};

BB93_19:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<24>;
.reg .b16 %rs<9>;
.reg .b32 %r<117>;
.reg .f64 %fd<174>;
.reg .b64 %rd<61>;


ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f64 %fd171, 0d0000000000000000;
mov.f64 %fd170, %fd171;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB94_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r115, %r31, 2;
mov.f64 %fd171, 0d0000000000000000;
mov.f64 %fd170, %fd171;
setp.ge.s32	%p2, %r115, %r23;
@%p2 bra BB94_23;

mov.f64 %fd170, 0d0000000000000000;
mov.f64 %fd171, %fd170;

BB94_3:
mov.u32 %r113, %r115;
mov.u32 %r6, %r113;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB94_17;
bra.uni BB94_4;

BB94_17:
mov.u32 %r116, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r114, %r6;
@%p8 bra BB94_22;

BB94_18:
mov.u32 %r10, %r114;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB94_20;
bra.uni BB94_19;

BB94_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 16;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.v2.f64 {%fd168,%fd169}, [%rd39];

	bra.uni BB94_21;

BB94_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 16;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.v2.f64 {%fd168,%fd169}, [%rd37];


BB94_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 16;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.v2.f64 {%fd101, %fd102}, [%rd41];

	fma.rn.f64 %fd103, %fd168, %fd101, %fd170;
fma.rn.f64 %fd104, %fd168, %fd102, %fd171;
mul.f64 %fd105, %fd169, %fd102;
sub.f64 %fd170, %fd103, %fd105;
fma.rn.f64 %fd171, %fd169, %fd101, %fd104;
add.s32 %r116, %r116, 1;
setp.lt.s32	%p10, %r116, 4;
add.s32 %r13, %r116, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r114, %r13;
@%p12 bra BB94_18;
bra.uni BB94_22;

BB94_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB94_6;
bra.uni BB94_5;

BB94_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 16;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.v2.f64 {%fd160,%fd161}, [%rd15];

	bra.uni BB94_7;

BB94_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 16;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.v2.f64 {%fd160,%fd161}, [%rd13];


BB94_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 16;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.v2.f64 {%fd65, %fd66}, [%rd17];

	fma.rn.f64 %fd67, %fd160, %fd65, %fd170;
fma.rn.f64 %fd68, %fd160, %fd66, %fd171;
mul.f64 %fd69, %fd161, %fd66;
sub.f64 %fd9, %fd67, %fd69;
fma.rn.f64 %fd10, %fd161, %fd65, %fd68;
add.s32 %r7, %r6, 1;
@%p4 bra BB94_9;
bra.uni BB94_8;

BB94_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 16;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.v2.f64 {%fd162,%fd163}, [%rd21];

	bra.uni BB94_10;

BB94_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 16;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.v2.f64 {%fd162,%fd163}, [%rd19];


BB94_10:
mul.wide.s32 %rd24, %r20, 16;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.v2.f64 {%fd74, %fd75}, [%rd23];

	fma.rn.f64 %fd76, %fd162, %fd74, %fd9;
fma.rn.f64 %fd77, %fd162, %fd75, %fd10;
mul.f64 %fd78, %fd163, %fd75;
sub.f64 %fd17, %fd76, %fd78;
fma.rn.f64 %fd18, %fd163, %fd74, %fd77;
add.s32 %r8, %r6, 2;
@%p4 bra BB94_12;
bra.uni BB94_11;

BB94_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 16;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.v2.f64 {%fd164,%fd165}, [%rd27];

	bra.uni BB94_13;

BB94_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 16;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.v2.f64 {%fd164,%fd165}, [%rd25];


BB94_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.v2.f64 {%fd83, %fd84}, [%rd29];

	fma.rn.f64 %fd85, %fd164, %fd83, %fd17;
fma.rn.f64 %fd86, %fd164, %fd84, %fd18;
mul.f64 %fd87, %fd165, %fd84;
sub.f64 %fd25, %fd85, %fd87;
fma.rn.f64 %fd26, %fd165, %fd83, %fd86;
add.s32 %r9, %r6, 3;
@%p4 bra BB94_15;
bra.uni BB94_14;

BB94_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 16;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.v2.f64 {%fd166,%fd167}, [%rd33];

	bra.uni BB94_16;

BB94_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 16;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.v2.f64 {%fd166,%fd167}, [%rd31];


BB94_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.v2.f64 {%fd92, %fd93}, [%rd35];

	fma.rn.f64 %fd94, %fd166, %fd92, %fd25;
fma.rn.f64 %fd95, %fd166, %fd93, %fd26;
mul.f64 %fd96, %fd167, %fd93;
sub.f64 %fd170, %fd94, %fd96;
fma.rn.f64 %fd171, %fd167, %fd92, %fd95;

BB94_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r115, %r70, %r71, %r6;
setp.lt.s32	%p13, %r115, %r23;
@%p13 bra BB94_3;

BB94_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 16;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.v2.f64 [%rd6], {%fd170, %fd171};
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 4;
@%p14 bra BB94_26;

bar.sync 0;
add.s32 %r78, %r76, -4;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB94_26;

ld.shared.v2.f64 {%fd106, %fd107}, [%rd6];
add.s32 %r81, %r73, 4;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 16;
add.s64 %rd47, %rd44, %rd45;
ld.shared.v2.f64 {%fd110, %fd111}, [%rd47];
add.f64 %fd114, %fd107, %fd111;
add.f64 %fd115, %fd106, %fd110;
st.shared.v2.f64 [%rd6], {%fd115, %fd114};

BB94_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 1;
@%p16 bra BB94_28;

ld.shared.v2.f64 {%fd116, %fd117}, [%rd6];
add.s32 %r87, %r73, 2;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 16;
add.s64 %rd50, %rd44, %rd48;
ld.shared.v2.f64 {%fd120, %fd121}, [%rd50];
add.f64 %fd124, %fd117, %fd121;
add.f64 %fd125, %fd116, %fd120;
st.shared.v2.f64 [%rd6], {%fd125, %fd124};

BB94_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 0;
@%p17 bra BB94_30;

ld.shared.v2.f64 {%fd126, %fd127}, [%rd6];
add.s32 %r93, %r73, 1;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd51, %r96, 16;
add.s64 %rd53, %rd44, %rd51;
ld.shared.v2.f64 {%fd130, %fd131}, [%rd53];
add.f64 %fd134, %fd127, %fd131;
add.f64 %fd135, %fd126, %fd130;
st.shared.v2.f64 [%rd6], {%fd135, %fd134};

BB94_30:
setp.lt.s32	%p18, %r27, %r22;
setp.eq.s32	%p19, %r73, 0;
and.pred %p20, %p18, %p19;
@!%p20 bra BB94_34;
bra.uni BB94_31;

BB94_31:
shr.s32 %r102, %r19, 31;
cvta.to.global.u64 %rd54, %rd9;
cvta.to.global.u64 %rd55, %rd12;
mov.u32 %r103, 1;
sub.s32 %r104, %r103, %r22;
and.b32 %r105, %r102, %r104;
add.s32 %r110, %r27, %r105;
mul.lo.s32 %r111, %r110, %r19;
ld.global.v2.f64 {%fd138, %fd139}, [%rd54];
setp.neu.f64	%p21, %fd138, 0d0000000000000000;
setp.neu.f64	%p22, %fd139, 0d0000000000000000;
or.pred %p23, %p21, %p22;
mul.wide.s32 %rd56, %r111, 16;
add.s64 %rd7, %rd55, %rd56;
mov.f64 %fd173, 0d0000000000000000;
mov.f64 %fd172, %fd173;
@!%p23 bra BB94_33;
bra.uni BB94_32;

BB94_32:
ld.global.v2.f64 {%fd140, %fd141}, [%rd7];
mul.f64 %fd144, %fd140, %fd138;
mul.f64 %fd145, %fd141, %fd139;
sub.f64 %fd172, %fd144, %fd145;
mul.f64 %fd146, %fd141, %fd138;
fma.rn.f64 %fd173, %fd140, %fd139, %fd146;

BB94_33:
cvta.to.global.u64 %rd57, %rd8;
mul.wide.s32 %rd58, %r26, 16;
add.s64 %rd60, %rd44, %rd58;
ld.global.v2.f64 {%fd147, %fd148}, [%rd57];
ld.shared.v2.f64 {%fd151, %fd152}, [%rd60];
fma.rn.f64 %fd155, %fd151, %fd147, %fd172;
fma.rn.f64 %fd156, %fd151, %fd148, %fd173;
mul.f64 %fd157, %fd152, %fd148;
fma.rn.f64 %fd158, %fd152, %fd147, %fd156;
sub.f64 %fd159, %fd155, %fd157;
st.global.v2.f64 [%rd7], {%fd159, %fd158};

BB94_34:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<25>;
.reg .b16 %rs<9>;
.reg .b32 %r<123>;
.reg .f64 %fd<184>;
.reg .b64 %rd<64>;


ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f64 %fd181, 0d0000000000000000;
mov.f64 %fd180, %fd181;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB95_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r121, %r31, 2;
mov.f64 %fd181, 0d0000000000000000;
mov.f64 %fd180, %fd181;
setp.ge.s32	%p2, %r121, %r23;
@%p2 bra BB95_23;

mov.f64 %fd180, 0d0000000000000000;
mov.f64 %fd181, %fd180;

BB95_3:
mov.u32 %r119, %r121;
mov.u32 %r6, %r119;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB95_17;
bra.uni BB95_4;

BB95_17:
mov.u32 %r122, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r120, %r6;
@%p8 bra BB95_22;

BB95_18:
mov.u32 %r10, %r120;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB95_20;
bra.uni BB95_19;

BB95_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 16;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.v2.f64 {%fd178,%fd179}, [%rd39];

	bra.uni BB95_21;

BB95_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 16;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.v2.f64 {%fd178,%fd179}, [%rd37];


BB95_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 16;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.v2.f64 {%fd101, %fd102}, [%rd41];

	fma.rn.f64 %fd103, %fd178, %fd101, %fd180;
fma.rn.f64 %fd104, %fd178, %fd102, %fd181;
mul.f64 %fd105, %fd179, %fd102;
sub.f64 %fd180, %fd103, %fd105;
fma.rn.f64 %fd181, %fd179, %fd101, %fd104;
add.s32 %r122, %r122, 1;
setp.lt.s32	%p10, %r122, 4;
add.s32 %r13, %r122, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r120, %r13;
@%p12 bra BB95_18;
bra.uni BB95_22;

BB95_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB95_6;
bra.uni BB95_5;

BB95_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 16;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.v2.f64 {%fd170,%fd171}, [%rd15];

	bra.uni BB95_7;

BB95_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 16;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.v2.f64 {%fd170,%fd171}, [%rd13];


BB95_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 16;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.v2.f64 {%fd65, %fd66}, [%rd17];

	fma.rn.f64 %fd67, %fd170, %fd65, %fd180;
fma.rn.f64 %fd68, %fd170, %fd66, %fd181;
mul.f64 %fd69, %fd171, %fd66;
sub.f64 %fd9, %fd67, %fd69;
fma.rn.f64 %fd10, %fd171, %fd65, %fd68;
add.s32 %r7, %r6, 1;
@%p4 bra BB95_9;
bra.uni BB95_8;

BB95_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 16;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.v2.f64 {%fd172,%fd173}, [%rd21];

	bra.uni BB95_10;

BB95_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 16;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.v2.f64 {%fd172,%fd173}, [%rd19];


BB95_10:
mul.wide.s32 %rd24, %r20, 16;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.v2.f64 {%fd74, %fd75}, [%rd23];

	fma.rn.f64 %fd76, %fd172, %fd74, %fd9;
fma.rn.f64 %fd77, %fd172, %fd75, %fd10;
mul.f64 %fd78, %fd173, %fd75;
sub.f64 %fd17, %fd76, %fd78;
fma.rn.f64 %fd18, %fd173, %fd74, %fd77;
add.s32 %r8, %r6, 2;
@%p4 bra BB95_12;
bra.uni BB95_11;

BB95_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 16;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.v2.f64 {%fd174,%fd175}, [%rd27];

	bra.uni BB95_13;

BB95_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 16;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.v2.f64 {%fd174,%fd175}, [%rd25];


BB95_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.v2.f64 {%fd83, %fd84}, [%rd29];

	fma.rn.f64 %fd85, %fd174, %fd83, %fd17;
fma.rn.f64 %fd86, %fd174, %fd84, %fd18;
mul.f64 %fd87, %fd175, %fd84;
sub.f64 %fd25, %fd85, %fd87;
fma.rn.f64 %fd26, %fd175, %fd83, %fd86;
add.s32 %r9, %r6, 3;
@%p4 bra BB95_15;
bra.uni BB95_14;

BB95_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 16;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.v2.f64 {%fd176,%fd177}, [%rd33];

	bra.uni BB95_16;

BB95_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 16;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.v2.f64 {%fd176,%fd177}, [%rd31];


BB95_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.v2.f64 {%fd92, %fd93}, [%rd35];

	fma.rn.f64 %fd94, %fd176, %fd92, %fd25;
fma.rn.f64 %fd95, %fd176, %fd93, %fd26;
mul.f64 %fd96, %fd177, %fd93;
sub.f64 %fd180, %fd94, %fd96;
fma.rn.f64 %fd181, %fd177, %fd92, %fd95;

BB95_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r121, %r70, %r71, %r6;
setp.lt.s32	%p13, %r121, %r23;
@%p13 bra BB95_3;

BB95_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 16;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.v2.f64 [%rd6], {%fd180, %fd181};
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 8;
@%p14 bra BB95_26;

bar.sync 0;
add.s32 %r78, %r76, -8;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB95_26;

ld.shared.v2.f64 {%fd106, %fd107}, [%rd6];
add.s32 %r81, %r73, 8;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 16;
add.s64 %rd47, %rd44, %rd45;
ld.shared.v2.f64 {%fd110, %fd111}, [%rd47];
add.f64 %fd114, %fd107, %fd111;
add.f64 %fd115, %fd106, %fd110;
st.shared.v2.f64 [%rd6], {%fd115, %fd114};

BB95_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 3;
@%p16 bra BB95_28;

ld.shared.v2.f64 {%fd116, %fd117}, [%rd6];
add.s32 %r87, %r73, 4;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 16;
add.s64 %rd50, %rd44, %rd48;
ld.shared.v2.f64 {%fd120, %fd121}, [%rd50];
add.f64 %fd124, %fd117, %fd121;
add.f64 %fd125, %fd116, %fd120;
st.shared.v2.f64 [%rd6], {%fd125, %fd124};

BB95_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 1;
@%p17 bra BB95_30;

ld.shared.v2.f64 {%fd126, %fd127}, [%rd6];
add.s32 %r93, %r73, 2;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd51, %r96, 16;
add.s64 %rd53, %rd44, %rd51;
ld.shared.v2.f64 {%fd130, %fd131}, [%rd53];
add.f64 %fd134, %fd127, %fd131;
add.f64 %fd135, %fd126, %fd130;
st.shared.v2.f64 [%rd6], {%fd135, %fd134};

BB95_30:
bar.sync 0;
setp.gt.s32	%p18, %r73, 0;
@%p18 bra BB95_32;

ld.shared.v2.f64 {%fd136, %fd137}, [%rd6];
add.s32 %r99, %r73, 1;
mad.lo.s32 %r102, %r99, %r24, %r26;
mul.wide.u32 %rd54, %r102, 16;
add.s64 %rd56, %rd44, %rd54;
ld.shared.v2.f64 {%fd140, %fd141}, [%rd56];
add.f64 %fd144, %fd137, %fd141;
add.f64 %fd145, %fd136, %fd140;
st.shared.v2.f64 [%rd6], {%fd145, %fd144};

BB95_32:
setp.lt.s32	%p19, %r27, %r22;
setp.eq.s32	%p20, %r73, 0;
and.pred %p21, %p19, %p20;
@!%p21 bra BB95_36;
bra.uni BB95_33;

BB95_33:
shr.s32 %r108, %r19, 31;
cvta.to.global.u64 %rd57, %rd9;
cvta.to.global.u64 %rd58, %rd12;
mov.u32 %r109, 1;
sub.s32 %r110, %r109, %r22;
and.b32 %r111, %r108, %r110;
add.s32 %r116, %r27, %r111;
mul.lo.s32 %r117, %r116, %r19;
ld.global.v2.f64 {%fd148, %fd149}, [%rd57];
setp.neu.f64	%p22, %fd148, 0d0000000000000000;
setp.neu.f64	%p23, %fd149, 0d0000000000000000;
or.pred %p24, %p22, %p23;
mul.wide.s32 %rd59, %r117, 16;
add.s64 %rd7, %rd58, %rd59;
mov.f64 %fd183, 0d0000000000000000;
mov.f64 %fd182, %fd183;
@!%p24 bra BB95_35;
bra.uni BB95_34;

BB95_34:
ld.global.v2.f64 {%fd150, %fd151}, [%rd7];
mul.f64 %fd154, %fd150, %fd148;
mul.f64 %fd155, %fd151, %fd149;
sub.f64 %fd182, %fd154, %fd155;
mul.f64 %fd156, %fd151, %fd148;
fma.rn.f64 %fd183, %fd150, %fd149, %fd156;

BB95_35:
cvta.to.global.u64 %rd60, %rd8;
mul.wide.s32 %rd61, %r26, 16;
add.s64 %rd63, %rd44, %rd61;
ld.global.v2.f64 {%fd157, %fd158}, [%rd60];
ld.shared.v2.f64 {%fd161, %fd162}, [%rd63];
fma.rn.f64 %fd165, %fd161, %fd157, %fd182;
fma.rn.f64 %fd166, %fd161, %fd158, %fd183;
mul.f64 %fd167, %fd162, %fd158;
fma.rn.f64 %fd168, %fd162, %fd157, %fd166;
sub.f64 %fd169, %fd165, %fd167;
st.global.v2.f64 [%rd7], {%fd169, %fd168};

BB95_36:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<21>;
.reg .b16 %rs<9>;
.reg .b32 %r<103>;
.reg .f64 %fd<144>;
.reg .b64 %rd<52>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f64 %fd141, 0d0000000000000000;
mov.f64 %fd140, %fd141;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB96_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r101, %r28, 2;
mov.f64 %fd141, 0d0000000000000000;
mov.f64 %fd140, %fd141;
setp.ge.s32	%p2, %r101, %r20;
@%p2 bra BB96_8;

mov.f64 %fd140, 0d0000000000000000;
mov.f64 %fd141, %fd140;

BB96_3:
mov.u32 %r99, %r101;
mov.u32 %r5, %r99;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB96_5;
bra.uni BB96_4;

BB96_5:
mov.u32 %r102, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r100, %r5;
@%p4 bra BB96_7;

BB96_6:
mov.u32 %r7, %r100;
mul.wide.s32 %rd26, %r7, 16;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.v2.f64 {%fd59,%fd60}, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 16;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.v2.f64 {%fd61, %fd62}, [%rd25];

	fma.rn.f64 %fd63, %fd59, %fd61, %fd140;
fma.rn.f64 %fd64, %fd59, %fd62, %fd141;
mul.f64 %fd65, %fd60, %fd62;
sub.f64 %fd140, %fd63, %fd65;
fma.rn.f64 %fd141, %fd60, %fd61, %fd64;
add.s32 %r102, %r102, 1;
setp.lt.s32	%p5, %r102, 4;
add.s32 %r10, %r102, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r100, %r10;
@%p7 bra BB96_6;
bra.uni BB96_7;

BB96_4:
mul.wide.s32 %rd18, %r5, 16;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.v2.f64 {%fd25,%fd26}, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 16;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.v2.f64 {%fd27, %fd28}, [%rd11];

	fma.rn.f64 %fd41, %fd25, %fd27, %fd140;
fma.rn.f64 %fd42, %fd25, %fd28, %fd141;
mul.f64 %fd43, %fd26, %fd28;
sub.f64 %fd44, %fd41, %fd43;
fma.rn.f64 %fd45, %fd26, %fd27, %fd42;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 16;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.v2.f64 {%fd29,%fd30}, [%rd12];

	mul.wide.s32 %rd21, %r17, 16;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.v2.f64 {%fd31, %fd32}, [%rd13];

	fma.rn.f64 %fd46, %fd29, %fd31, %fd44;
fma.rn.f64 %fd47, %fd29, %fd32, %fd45;
mul.f64 %fd48, %fd30, %fd32;
sub.f64 %fd49, %fd46, %fd48;
fma.rn.f64 %fd50, %fd30, %fd31, %fd47;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 16;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.v2.f64 {%fd33,%fd34}, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.v2.f64 {%fd35, %fd36}, [%rd15];

	fma.rn.f64 %fd51, %fd33, %fd35, %fd49;
fma.rn.f64 %fd52, %fd33, %fd36, %fd50;
mul.f64 %fd53, %fd34, %fd36;
sub.f64 %fd54, %fd51, %fd53;
fma.rn.f64 %fd55, %fd34, %fd35, %fd52;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 16;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.v2.f64 {%fd37,%fd38}, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.v2.f64 {%fd39, %fd40}, [%rd17];

	fma.rn.f64 %fd56, %fd37, %fd39, %fd54;
fma.rn.f64 %fd57, %fd37, %fd40, %fd55;
mul.f64 %fd58, %fd38, %fd40;
sub.f64 %fd140, %fd56, %fd58;
fma.rn.f64 %fd141, %fd38, %fd39, %fd57;

BB96_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r101, %r44, %r45, %r5;
setp.lt.s32	%p8, %r101, %r20;
@%p8 bra BB96_3;

BB96_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 16;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.v2.f64 [%rd3], {%fd140, %fd141};
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 16;
@%p9 bra BB96_11;

bar.sync 0;
add.s32 %r52, %r50, -16;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB96_11;

ld.shared.v2.f64 {%fd66, %fd67}, [%rd3];
add.s32 %r55, %r47, 16;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 16;
add.s64 %rd32, %rd29, %rd30;
ld.shared.v2.f64 {%fd70, %fd71}, [%rd32];
add.f64 %fd74, %fd67, %fd71;
add.f64 %fd75, %fd66, %fd70;
st.shared.v2.f64 [%rd3], {%fd75, %fd74};

BB96_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 7;
@%p11 bra BB96_13;

ld.shared.v2.f64 {%fd76, %fd77}, [%rd3];
add.s32 %r61, %r47, 8;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 16;
add.s64 %rd35, %rd29, %rd33;
ld.shared.v2.f64 {%fd80, %fd81}, [%rd35];
add.f64 %fd84, %fd77, %fd81;
add.f64 %fd85, %fd76, %fd80;
st.shared.v2.f64 [%rd3], {%fd85, %fd84};

BB96_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 3;
@%p12 bra BB96_15;

ld.shared.v2.f64 {%fd86, %fd87}, [%rd3];
add.s32 %r67, %r47, 4;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 16;
add.s64 %rd38, %rd29, %rd36;
ld.shared.v2.f64 {%fd90, %fd91}, [%rd38];
add.f64 %fd94, %fd87, %fd91;
add.f64 %fd95, %fd86, %fd90;
st.shared.v2.f64 [%rd3], {%fd95, %fd94};

BB96_15:
bar.sync 0;
setp.gt.s32	%p13, %r47, 1;
@%p13 bra BB96_17;

ld.shared.v2.f64 {%fd96, %fd97}, [%rd3];
add.s32 %r73, %r47, 2;
mad.lo.s32 %r76, %r73, %r21, %r23;
mul.wide.u32 %rd39, %r76, 16;
add.s64 %rd41, %rd29, %rd39;
ld.shared.v2.f64 {%fd100, %fd101}, [%rd41];
add.f64 %fd104, %fd97, %fd101;
add.f64 %fd105, %fd96, %fd100;
st.shared.v2.f64 [%rd3], {%fd105, %fd104};

BB96_17:
bar.sync 0;
setp.gt.s32	%p14, %r47, 0;
@%p14 bra BB96_19;

ld.shared.v2.f64 {%fd106, %fd107}, [%rd3];
add.s32 %r79, %r47, 1;
mad.lo.s32 %r82, %r79, %r21, %r23;
mul.wide.u32 %rd42, %r82, 16;
add.s64 %rd44, %rd29, %rd42;
ld.shared.v2.f64 {%fd110, %fd111}, [%rd44];
add.f64 %fd114, %fd107, %fd111;
add.f64 %fd115, %fd106, %fd110;
st.shared.v2.f64 [%rd3], {%fd115, %fd114};

BB96_19:
setp.lt.s32	%p15, %r24, %r19;
setp.eq.s32	%p16, %r47, 0;
and.pred %p17, %p15, %p16;
@!%p17 bra BB96_23;
bra.uni BB96_20;

BB96_20:
shr.s32 %r88, %r16, 31;
cvta.to.global.u64 %rd45, %rd6;
cvta.to.global.u64 %rd46, %rd9;
mov.u32 %r89, 1;
sub.s32 %r90, %r89, %r19;
and.b32 %r91, %r88, %r90;
add.s32 %r96, %r24, %r91;
mul.lo.s32 %r97, %r96, %r16;
ld.global.v2.f64 {%fd118, %fd119}, [%rd45];
setp.neu.f64	%p18, %fd118, 0d0000000000000000;
setp.neu.f64	%p19, %fd119, 0d0000000000000000;
or.pred %p20, %p18, %p19;
mul.wide.s32 %rd47, %r97, 16;
add.s64 %rd4, %rd46, %rd47;
mov.f64 %fd143, 0d0000000000000000;
mov.f64 %fd142, %fd143;
@!%p20 bra BB96_22;
bra.uni BB96_21;

BB96_21:
ld.global.v2.f64 {%fd120, %fd121}, [%rd4];
mul.f64 %fd124, %fd120, %fd118;
mul.f64 %fd125, %fd121, %fd119;
sub.f64 %fd142, %fd124, %fd125;
mul.f64 %fd126, %fd121, %fd118;
fma.rn.f64 %fd143, %fd120, %fd119, %fd126;

BB96_22:
cvta.to.global.u64 %rd48, %rd5;
mul.wide.s32 %rd49, %r23, 16;
add.s64 %rd51, %rd29, %rd49;
ld.global.v2.f64 {%fd127, %fd128}, [%rd48];
ld.shared.v2.f64 {%fd131, %fd132}, [%rd51];
fma.rn.f64 %fd135, %fd131, %fd127, %fd142;
fma.rn.f64 %fd136, %fd131, %fd128, %fd143;
mul.f64 %fd137, %fd132, %fd128;
fma.rn.f64 %fd138, %fd132, %fd127, %fd136;
sub.f64 %fd139, %fd135, %fd137;
st.global.v2.f64 [%rd4], {%fd139, %fd138};

BB96_23:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<26>;
.reg .b16 %rs<9>;
.reg .b32 %r<129>;
.reg .f64 %fd<194>;
.reg .b64 %rd<67>;


ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f64 %fd191, 0d0000000000000000;
mov.f64 %fd190, %fd191;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB97_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r127, %r31, 2;
mov.f64 %fd191, 0d0000000000000000;
mov.f64 %fd190, %fd191;
setp.ge.s32	%p2, %r127, %r23;
@%p2 bra BB97_23;

mov.f64 %fd190, 0d0000000000000000;
mov.f64 %fd191, %fd190;

BB97_3:
mov.u32 %r125, %r127;
mov.u32 %r6, %r125;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB97_17;
bra.uni BB97_4;

BB97_17:
mov.u32 %r128, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r126, %r6;
@%p8 bra BB97_22;

BB97_18:
mov.u32 %r10, %r126;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB97_20;
bra.uni BB97_19;

BB97_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 16;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.v2.f64 {%fd188,%fd189}, [%rd39];

	bra.uni BB97_21;

BB97_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 16;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.v2.f64 {%fd188,%fd189}, [%rd37];


BB97_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 16;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.v2.f64 {%fd101, %fd102}, [%rd41];

	fma.rn.f64 %fd103, %fd188, %fd101, %fd190;
fma.rn.f64 %fd104, %fd188, %fd102, %fd191;
mul.f64 %fd105, %fd189, %fd102;
sub.f64 %fd190, %fd103, %fd105;
fma.rn.f64 %fd191, %fd189, %fd101, %fd104;
add.s32 %r128, %r128, 1;
setp.lt.s32	%p10, %r128, 4;
add.s32 %r13, %r128, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r126, %r13;
@%p12 bra BB97_18;
bra.uni BB97_22;

BB97_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB97_6;
bra.uni BB97_5;

BB97_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 16;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.v2.f64 {%fd180,%fd181}, [%rd15];

	bra.uni BB97_7;

BB97_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 16;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.v2.f64 {%fd180,%fd181}, [%rd13];


BB97_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 16;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.v2.f64 {%fd65, %fd66}, [%rd17];

	fma.rn.f64 %fd67, %fd180, %fd65, %fd190;
fma.rn.f64 %fd68, %fd180, %fd66, %fd191;
mul.f64 %fd69, %fd181, %fd66;
sub.f64 %fd9, %fd67, %fd69;
fma.rn.f64 %fd10, %fd181, %fd65, %fd68;
add.s32 %r7, %r6, 1;
@%p4 bra BB97_9;
bra.uni BB97_8;

BB97_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 16;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.v2.f64 {%fd182,%fd183}, [%rd21];

	bra.uni BB97_10;

BB97_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 16;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.v2.f64 {%fd182,%fd183}, [%rd19];


BB97_10:
mul.wide.s32 %rd24, %r20, 16;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.v2.f64 {%fd74, %fd75}, [%rd23];

	fma.rn.f64 %fd76, %fd182, %fd74, %fd9;
fma.rn.f64 %fd77, %fd182, %fd75, %fd10;
mul.f64 %fd78, %fd183, %fd75;
sub.f64 %fd17, %fd76, %fd78;
fma.rn.f64 %fd18, %fd183, %fd74, %fd77;
add.s32 %r8, %r6, 2;
@%p4 bra BB97_12;
bra.uni BB97_11;

BB97_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 16;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.v2.f64 {%fd184,%fd185}, [%rd27];

	bra.uni BB97_13;

BB97_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 16;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.v2.f64 {%fd184,%fd185}, [%rd25];


BB97_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.v2.f64 {%fd83, %fd84}, [%rd29];

	fma.rn.f64 %fd85, %fd184, %fd83, %fd17;
fma.rn.f64 %fd86, %fd184, %fd84, %fd18;
mul.f64 %fd87, %fd185, %fd84;
sub.f64 %fd25, %fd85, %fd87;
fma.rn.f64 %fd26, %fd185, %fd83, %fd86;
add.s32 %r9, %r6, 3;
@%p4 bra BB97_15;
bra.uni BB97_14;

BB97_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 16;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.v2.f64 {%fd186,%fd187}, [%rd33];

	bra.uni BB97_16;

BB97_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 16;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.v2.f64 {%fd186,%fd187}, [%rd31];


BB97_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.v2.f64 {%fd92, %fd93}, [%rd35];

	fma.rn.f64 %fd94, %fd186, %fd92, %fd25;
fma.rn.f64 %fd95, %fd186, %fd93, %fd26;
mul.f64 %fd96, %fd187, %fd93;
sub.f64 %fd190, %fd94, %fd96;
fma.rn.f64 %fd191, %fd187, %fd92, %fd95;

BB97_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r127, %r70, %r71, %r6;
setp.lt.s32	%p13, %r127, %r23;
@%p13 bra BB97_3;

BB97_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 16;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.v2.f64 [%rd6], {%fd190, %fd191};
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 16;
@%p14 bra BB97_26;

bar.sync 0;
add.s32 %r78, %r76, -16;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB97_26;

ld.shared.v2.f64 {%fd106, %fd107}, [%rd6];
add.s32 %r81, %r73, 16;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 16;
add.s64 %rd47, %rd44, %rd45;
ld.shared.v2.f64 {%fd110, %fd111}, [%rd47];
add.f64 %fd114, %fd107, %fd111;
add.f64 %fd115, %fd106, %fd110;
st.shared.v2.f64 [%rd6], {%fd115, %fd114};

BB97_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 7;
@%p16 bra BB97_28;

ld.shared.v2.f64 {%fd116, %fd117}, [%rd6];
add.s32 %r87, %r73, 8;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 16;
add.s64 %rd50, %rd44, %rd48;
ld.shared.v2.f64 {%fd120, %fd121}, [%rd50];
add.f64 %fd124, %fd117, %fd121;
add.f64 %fd125, %fd116, %fd120;
st.shared.v2.f64 [%rd6], {%fd125, %fd124};

BB97_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 3;
@%p17 bra BB97_30;

ld.shared.v2.f64 {%fd126, %fd127}, [%rd6];
add.s32 %r93, %r73, 4;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd51, %r96, 16;
add.s64 %rd53, %rd44, %rd51;
ld.shared.v2.f64 {%fd130, %fd131}, [%rd53];
add.f64 %fd134, %fd127, %fd131;
add.f64 %fd135, %fd126, %fd130;
st.shared.v2.f64 [%rd6], {%fd135, %fd134};

BB97_30:
bar.sync 0;
setp.gt.s32	%p18, %r73, 1;
@%p18 bra BB97_32;

ld.shared.v2.f64 {%fd136, %fd137}, [%rd6];
add.s32 %r99, %r73, 2;
mad.lo.s32 %r102, %r99, %r24, %r26;
mul.wide.u32 %rd54, %r102, 16;
add.s64 %rd56, %rd44, %rd54;
ld.shared.v2.f64 {%fd140, %fd141}, [%rd56];
add.f64 %fd144, %fd137, %fd141;
add.f64 %fd145, %fd136, %fd140;
st.shared.v2.f64 [%rd6], {%fd145, %fd144};

BB97_32:
bar.sync 0;
setp.gt.s32	%p19, %r73, 0;
@%p19 bra BB97_34;

ld.shared.v2.f64 {%fd146, %fd147}, [%rd6];
add.s32 %r105, %r73, 1;
mad.lo.s32 %r108, %r105, %r24, %r26;
mul.wide.u32 %rd57, %r108, 16;
add.s64 %rd59, %rd44, %rd57;
ld.shared.v2.f64 {%fd150, %fd151}, [%rd59];
add.f64 %fd154, %fd147, %fd151;
add.f64 %fd155, %fd146, %fd150;
st.shared.v2.f64 [%rd6], {%fd155, %fd154};

BB97_34:
setp.lt.s32	%p20, %r27, %r22;
setp.eq.s32	%p21, %r73, 0;
and.pred %p22, %p20, %p21;
@!%p22 bra BB97_38;
bra.uni BB97_35;

BB97_35:
shr.s32 %r114, %r19, 31;
cvta.to.global.u64 %rd60, %rd9;
cvta.to.global.u64 %rd61, %rd12;
mov.u32 %r115, 1;
sub.s32 %r116, %r115, %r22;
and.b32 %r117, %r114, %r116;
add.s32 %r122, %r27, %r117;
mul.lo.s32 %r123, %r122, %r19;
ld.global.v2.f64 {%fd158, %fd159}, [%rd60];
setp.neu.f64	%p23, %fd158, 0d0000000000000000;
setp.neu.f64	%p24, %fd159, 0d0000000000000000;
or.pred %p25, %p23, %p24;
mul.wide.s32 %rd62, %r123, 16;
add.s64 %rd7, %rd61, %rd62;
mov.f64 %fd193, 0d0000000000000000;
mov.f64 %fd192, %fd193;
@!%p25 bra BB97_37;
bra.uni BB97_36;

BB97_36:
ld.global.v2.f64 {%fd160, %fd161}, [%rd7];
mul.f64 %fd164, %fd160, %fd158;
mul.f64 %fd165, %fd161, %fd159;
sub.f64 %fd192, %fd164, %fd165;
mul.f64 %fd166, %fd161, %fd158;
fma.rn.f64 %fd193, %fd160, %fd159, %fd166;

BB97_37:
cvta.to.global.u64 %rd63, %rd8;
mul.wide.s32 %rd64, %r26, 16;
add.s64 %rd66, %rd44, %rd64;
ld.global.v2.f64 {%fd167, %fd168}, [%rd63];
ld.shared.v2.f64 {%fd171, %fd172}, [%rd66];
fma.rn.f64 %fd175, %fd171, %fd167, %fd192;
fma.rn.f64 %fd176, %fd171, %fd168, %fd193;
mul.f64 %fd177, %fd172, %fd168;
fma.rn.f64 %fd178, %fd172, %fd167, %fd176;
sub.f64 %fd179, %fd175, %fd177;
st.global.v2.f64 [%rd7], {%fd179, %fd178};

BB97_38:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<22>;
.reg .b16 %rs<9>;
.reg .b32 %r<109>;
.reg .f64 %fd<154>;
.reg .b64 %rd<55>;


ld.param.v2.u32 {%r17, %r18}, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r19, %r20}, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r16, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd2, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd1, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd6, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd5, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r21, %ntid.x;
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %tid.x;
mad.lo.s32 %r24, %r21, %r22, %r23;
mov.f64 %fd151, 0d0000000000000000;
mov.f64 %fd150, %fd151;
setp.ge.s32	%p1, %r24, %r19;
@%p1 bra BB98_8;

mov.u32 %r25, %ntid.y;
mov.u32 %r26, %ctaid.y;
mov.u32 %r27, %tid.y;
mad.lo.s32 %r28, %r25, %r26, %r27;
shl.b32 %r107, %r28, 2;
mov.f64 %fd151, 0d0000000000000000;
mov.f64 %fd150, %fd151;
setp.ge.s32	%p2, %r107, %r20;
@%p2 bra BB98_8;

mov.f64 %fd150, 0d0000000000000000;
mov.f64 %fd151, %fd150;

BB98_3:
mov.u32 %r105, %r107;
mov.u32 %r5, %r105;
add.s32 %r29, %r5, 4;
setp.gt.s32	%p3, %r29, %r20;
@%p3 bra BB98_5;
bra.uni BB98_4;

BB98_5:
mov.u32 %r108, 0;
setp.ge.s32	%p4, %r5, %r20;
mov.u32 %r106, %r5;
@%p4 bra BB98_7;

BB98_6:
mov.u32 %r7, %r106;
mul.wide.s32 %rd26, %r7, 16;
add.s64 %rd24, %rd2, %rd26;

	ld.global.nc.v2.f64 {%fd59,%fd60}, [%rd24];

	mad.lo.s32 %r42, %r7, %r17, %r24;
mul.wide.s32 %rd27, %r42, 16;
add.s64 %rd25, %rd1, %rd27;

	ld.global.cv.v2.f64 {%fd61, %fd62}, [%rd25];

	fma.rn.f64 %fd63, %fd59, %fd61, %fd150;
fma.rn.f64 %fd64, %fd59, %fd62, %fd151;
mul.f64 %fd65, %fd60, %fd62;
sub.f64 %fd150, %fd63, %fd65;
fma.rn.f64 %fd151, %fd60, %fd61, %fd64;
add.s32 %r108, %r108, 1;
setp.lt.s32	%p5, %r108, 4;
add.s32 %r10, %r108, %r5;
setp.lt.s32	%p6, %r10, %r20;
and.pred %p7, %p5, %p6;
mov.u32 %r106, %r10;
@%p7 bra BB98_6;
bra.uni BB98_7;

BB98_4:
mul.wide.s32 %rd18, %r5, 16;
add.s64 %rd10, %rd2, %rd18;

	ld.global.nc.v2.f64 {%fd25,%fd26}, [%rd10];

	mad.lo.s32 %r34, %r5, %r17, %r24;
mul.wide.s32 %rd19, %r34, 16;
add.s64 %rd11, %rd1, %rd19;

	ld.global.cv.v2.f64 {%fd27, %fd28}, [%rd11];

	fma.rn.f64 %fd41, %fd25, %fd27, %fd150;
fma.rn.f64 %fd42, %fd25, %fd28, %fd151;
mul.f64 %fd43, %fd26, %fd28;
sub.f64 %fd44, %fd41, %fd43;
fma.rn.f64 %fd45, %fd26, %fd27, %fd42;
add.s32 %r35, %r5, 1;
mul.wide.s32 %rd20, %r35, 16;
add.s64 %rd12, %rd2, %rd20;

	ld.global.nc.v2.f64 {%fd29,%fd30}, [%rd12];

	mul.wide.s32 %rd21, %r17, 16;
add.s64 %rd13, %rd11, %rd21;

	ld.global.cv.v2.f64 {%fd31, %fd32}, [%rd13];

	fma.rn.f64 %fd46, %fd29, %fd31, %fd44;
fma.rn.f64 %fd47, %fd29, %fd32, %fd45;
mul.f64 %fd48, %fd30, %fd32;
sub.f64 %fd49, %fd46, %fd48;
fma.rn.f64 %fd50, %fd30, %fd31, %fd47;
add.s32 %r36, %r5, 2;
mul.wide.s32 %rd22, %r36, 16;
add.s64 %rd14, %rd2, %rd22;

	ld.global.nc.v2.f64 {%fd33,%fd34}, [%rd14];

	add.s64 %rd15, %rd13, %rd21;

	ld.global.cv.v2.f64 {%fd35, %fd36}, [%rd15];

	fma.rn.f64 %fd51, %fd33, %fd35, %fd49;
fma.rn.f64 %fd52, %fd33, %fd36, %fd50;
mul.f64 %fd53, %fd34, %fd36;
sub.f64 %fd54, %fd51, %fd53;
fma.rn.f64 %fd55, %fd34, %fd35, %fd52;
add.s32 %r37, %r5, 3;
mul.wide.s32 %rd23, %r37, 16;
add.s64 %rd16, %rd2, %rd23;

	ld.global.nc.v2.f64 {%fd37,%fd38}, [%rd16];

	add.s64 %rd17, %rd15, %rd21;

	ld.global.cv.v2.f64 {%fd39, %fd40}, [%rd17];

	fma.rn.f64 %fd56, %fd37, %fd39, %fd54;
fma.rn.f64 %fd57, %fd37, %fd40, %fd55;
mul.f64 %fd58, %fd38, %fd40;
sub.f64 %fd150, %fd56, %fd58;
fma.rn.f64 %fd151, %fd38, %fd39, %fd57;

BB98_7:
shl.b32 %r44, %r25, 2;
mov.u32 %r45, %nctaid.y;
mad.lo.s32 %r107, %r44, %r45, %r5;
setp.lt.s32	%p8, %r107, %r20;
@%p8 bra BB98_3;

BB98_8:
mov.u32 %r47, %tid.y;
mad.lo.s32 %r49, %r47, %r21, %r23;
mul.wide.u32 %rd28, %r49, 16;
mov.u64 %rd29, partialSumExtern;
add.s64 %rd3, %rd29, %rd28;
st.shared.v2.f64 [%rd3], {%fd150, %fd151};
mov.u32 %r50, %ntid.y;
setp.eq.s32	%p9, %r50, 32;
@%p9 bra BB98_11;

bar.sync 0;
add.s32 %r52, %r50, -32;
setp.ge.u32	%p10, %r47, %r52;
@%p10 bra BB98_11;

ld.shared.v2.f64 {%fd66, %fd67}, [%rd3];
add.s32 %r55, %r47, 32;
mad.lo.s32 %r58, %r55, %r21, %r23;
mul.wide.u32 %rd30, %r58, 16;
add.s64 %rd32, %rd29, %rd30;
ld.shared.v2.f64 {%fd70, %fd71}, [%rd32];
add.f64 %fd74, %fd67, %fd71;
add.f64 %fd75, %fd66, %fd70;
st.shared.v2.f64 [%rd3], {%fd75, %fd74};

BB98_11:
bar.sync 0;
setp.gt.s32	%p11, %r47, 15;
@%p11 bra BB98_13;

ld.shared.v2.f64 {%fd76, %fd77}, [%rd3];
add.s32 %r61, %r47, 16;
mad.lo.s32 %r64, %r61, %r21, %r23;
mul.wide.u32 %rd33, %r64, 16;
add.s64 %rd35, %rd29, %rd33;
ld.shared.v2.f64 {%fd80, %fd81}, [%rd35];
add.f64 %fd84, %fd77, %fd81;
add.f64 %fd85, %fd76, %fd80;
st.shared.v2.f64 [%rd3], {%fd85, %fd84};

BB98_13:
bar.sync 0;
setp.gt.s32	%p12, %r47, 7;
@%p12 bra BB98_15;

ld.shared.v2.f64 {%fd86, %fd87}, [%rd3];
add.s32 %r67, %r47, 8;
mad.lo.s32 %r70, %r67, %r21, %r23;
mul.wide.u32 %rd36, %r70, 16;
add.s64 %rd38, %rd29, %rd36;
ld.shared.v2.f64 {%fd90, %fd91}, [%rd38];
add.f64 %fd94, %fd87, %fd91;
add.f64 %fd95, %fd86, %fd90;
st.shared.v2.f64 [%rd3], {%fd95, %fd94};

BB98_15:
bar.sync 0;
setp.gt.s32	%p13, %r47, 3;
@%p13 bra BB98_17;

ld.shared.v2.f64 {%fd96, %fd97}, [%rd3];
add.s32 %r73, %r47, 4;
mad.lo.s32 %r76, %r73, %r21, %r23;
mul.wide.u32 %rd39, %r76, 16;
add.s64 %rd41, %rd29, %rd39;
ld.shared.v2.f64 {%fd100, %fd101}, [%rd41];
add.f64 %fd104, %fd97, %fd101;
add.f64 %fd105, %fd96, %fd100;
st.shared.v2.f64 [%rd3], {%fd105, %fd104};

BB98_17:
bar.sync 0;
setp.gt.s32	%p14, %r47, 1;
@%p14 bra BB98_19;

ld.shared.v2.f64 {%fd106, %fd107}, [%rd3];
add.s32 %r79, %r47, 2;
mad.lo.s32 %r82, %r79, %r21, %r23;
mul.wide.u32 %rd42, %r82, 16;
add.s64 %rd44, %rd29, %rd42;
ld.shared.v2.f64 {%fd110, %fd111}, [%rd44];
add.f64 %fd114, %fd107, %fd111;
add.f64 %fd115, %fd106, %fd110;
st.shared.v2.f64 [%rd3], {%fd115, %fd114};

BB98_19:
bar.sync 0;
setp.gt.s32	%p15, %r47, 0;
@%p15 bra BB98_21;

ld.shared.v2.f64 {%fd116, %fd117}, [%rd3];
add.s32 %r85, %r47, 1;
mad.lo.s32 %r88, %r85, %r21, %r23;
mul.wide.u32 %rd45, %r88, 16;
add.s64 %rd47, %rd29, %rd45;
ld.shared.v2.f64 {%fd120, %fd121}, [%rd47];
add.f64 %fd124, %fd117, %fd121;
add.f64 %fd125, %fd116, %fd120;
st.shared.v2.f64 [%rd3], {%fd125, %fd124};

BB98_21:
setp.lt.s32	%p16, %r24, %r19;
setp.eq.s32	%p17, %r47, 0;
and.pred %p18, %p16, %p17;
@!%p18 bra BB98_25;
bra.uni BB98_22;

BB98_22:
shr.s32 %r94, %r16, 31;
cvta.to.global.u64 %rd48, %rd6;
cvta.to.global.u64 %rd49, %rd9;
mov.u32 %r95, 1;
sub.s32 %r96, %r95, %r19;
and.b32 %r97, %r94, %r96;
add.s32 %r102, %r24, %r97;
mul.lo.s32 %r103, %r102, %r16;
ld.global.v2.f64 {%fd128, %fd129}, [%rd48];
setp.neu.f64	%p19, %fd128, 0d0000000000000000;
setp.neu.f64	%p20, %fd129, 0d0000000000000000;
or.pred %p21, %p19, %p20;
mul.wide.s32 %rd50, %r103, 16;
add.s64 %rd4, %rd49, %rd50;
mov.f64 %fd153, 0d0000000000000000;
mov.f64 %fd152, %fd153;
@!%p21 bra BB98_24;
bra.uni BB98_23;

BB98_23:
ld.global.v2.f64 {%fd130, %fd131}, [%rd4];
mul.f64 %fd134, %fd130, %fd128;
mul.f64 %fd135, %fd131, %fd129;
sub.f64 %fd152, %fd134, %fd135;
mul.f64 %fd136, %fd131, %fd128;
fma.rn.f64 %fd153, %fd130, %fd129, %fd136;

BB98_24:
cvta.to.global.u64 %rd51, %rd5;
mul.wide.s32 %rd52, %r23, 16;
add.s64 %rd54, %rd29, %rd52;
ld.global.v2.f64 {%fd137, %fd138}, [%rd51];
ld.shared.v2.f64 {%fd141, %fd142}, [%rd54];
fma.rn.f64 %fd145, %fd141, %fd137, %fd152;
fma.rn.f64 %fd146, %fd141, %fd138, %fd153;
mul.f64 %fd147, %fd142, %fd138;
fma.rn.f64 %fd148, %fd142, %fd137, %fd146;
sub.f64 %fd149, %fd145, %fd147;
st.global.v2.f64 [%rd4], {%fd149, %fd148};

BB98_25:
ret;
}


.visible .entry _Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E(
.param .align 8 .b8 _Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0[64]
)
.maxntid 1024, 1, 1
{
.reg .pred %p<27>;
.reg .b16 %rs<9>;
.reg .b32 %r<135>;
.reg .f64 %fd<204>;
.reg .b64 %rd<70>;


ld.param.v2.u32 {%r20, %r21}, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+48];
ld.param.v2.u32 {%r22, %r23}, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+40];
ld.param.u32 %r19, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+56];
ld.param.u64 %rd12, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+32];
ld.param.u64 %rd11, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+24];
ld.param.u64 %rd10, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+16];
ld.param.u64 %rd9, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0+8];
ld.param.u64 %rd8, [_Z18gemvNSP_kernel_refI7double2S0_S0_Li11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E_param_0];
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %ctaid.x;
mov.u32 %r26, %tid.x;
mad.lo.s32 %r27, %r24, %r25, %r26;
mov.f64 %fd201, 0d0000000000000000;
mov.f64 %fd200, %fd201;
setp.ge.s32	%p1, %r27, %r22;
@%p1 bra BB99_23;

mov.u32 %r28, %ntid.y;
mov.u32 %r29, %ctaid.y;
mov.u32 %r30, %tid.y;
mad.lo.s32 %r31, %r28, %r29, %r30;
shl.b32 %r133, %r31, 2;
mov.f64 %fd201, 0d0000000000000000;
mov.f64 %fd200, %fd201;
setp.ge.s32	%p2, %r133, %r23;
@%p2 bra BB99_23;

mov.f64 %fd200, 0d0000000000000000;
mov.f64 %fd201, %fd200;

BB99_3:
mov.u32 %r131, %r133;
mov.u32 %r6, %r131;
add.s32 %r32, %r6, 4;
setp.gt.s32	%p3, %r32, %r23;
@%p3 bra BB99_17;
bra.uni BB99_4;

BB99_17:
mov.u32 %r134, 0;
setp.ge.s32	%p8, %r6, %r23;
mov.u32 %r132, %r6;
@%p8 bra BB99_22;

BB99_18:
mov.u32 %r10, %r132;
setp.lt.s32	%p9, %r21, 0;
@%p9 bra BB99_20;
bra.uni BB99_19;

BB99_20:
mov.u32 %r60, 1;
sub.s32 %r61, %r60, %r23;
add.s32 %r62, %r61, %r10;
mul.lo.s32 %r63, %r62, %r21;
mul.wide.s32 %rd40, %r63, 16;
add.s64 %rd39, %rd11, %rd40;

	ld.global.nc.v2.f64 {%fd198,%fd199}, [%rd39];

	bra.uni BB99_21;

BB99_19:
mul.lo.s32 %r59, %r10, %r21;
mul.wide.s32 %rd38, %r59, 16;
add.s64 %rd37, %rd11, %rd38;

	ld.global.nc.v2.f64 {%fd198,%fd199}, [%rd37];


BB99_21:
mad.lo.s32 %r68, %r10, %r20, %r27;
mul.wide.s32 %rd42, %r68, 16;
add.s64 %rd41, %rd10, %rd42;

	ld.global.cv.v2.f64 {%fd101, %fd102}, [%rd41];

	fma.rn.f64 %fd103, %fd198, %fd101, %fd200;
fma.rn.f64 %fd104, %fd198, %fd102, %fd201;
mul.f64 %fd105, %fd199, %fd102;
sub.f64 %fd200, %fd103, %fd105;
fma.rn.f64 %fd201, %fd199, %fd101, %fd104;
add.s32 %r134, %r134, 1;
setp.lt.s32	%p10, %r134, 4;
add.s32 %r13, %r134, %r6;
setp.lt.s32	%p11, %r13, %r23;
and.pred %p12, %p10, %p11;
mov.u32 %r132, %r13;
@%p12 bra BB99_18;
bra.uni BB99_22;

BB99_4:
setp.lt.s32	%p4, %r21, 0;
@%p4 bra BB99_6;
bra.uni BB99_5;

BB99_6:
mov.u32 %r34, 1;
sub.s32 %r35, %r34, %r23;
add.s32 %r36, %r35, %r6;
mul.lo.s32 %r37, %r36, %r21;
mul.wide.s32 %rd16, %r37, 16;
add.s64 %rd15, %rd11, %rd16;

	ld.global.nc.v2.f64 {%fd190,%fd191}, [%rd15];

	bra.uni BB99_7;

BB99_5:
mul.lo.s32 %r33, %r6, %r21;
mul.wide.s32 %rd14, %r33, 16;
add.s64 %rd13, %rd11, %rd14;

	ld.global.nc.v2.f64 {%fd190,%fd191}, [%rd13];


BB99_7:
mad.lo.s32 %r42, %r6, %r20, %r27;
mul.wide.s32 %rd18, %r42, 16;
add.s64 %rd17, %rd10, %rd18;

	ld.global.cv.v2.f64 {%fd65, %fd66}, [%rd17];

	fma.rn.f64 %fd67, %fd190, %fd65, %fd200;
fma.rn.f64 %fd68, %fd190, %fd66, %fd201;
mul.f64 %fd69, %fd191, %fd66;
sub.f64 %fd9, %fd67, %fd69;
fma.rn.f64 %fd10, %fd191, %fd65, %fd68;
add.s32 %r7, %r6, 1;
@%p4 bra BB99_9;
bra.uni BB99_8;

BB99_9:
mov.u32 %r44, 1;
sub.s32 %r45, %r44, %r23;
add.s32 %r46, %r45, %r7;
mul.lo.s32 %r47, %r46, %r21;
mul.wide.s32 %rd22, %r47, 16;
add.s64 %rd21, %rd11, %rd22;

	ld.global.nc.v2.f64 {%fd192,%fd193}, [%rd21];

	bra.uni BB99_10;

BB99_8:
mul.lo.s32 %r43, %r7, %r21;
mul.wide.s32 %rd20, %r43, 16;
add.s64 %rd19, %rd11, %rd20;

	ld.global.nc.v2.f64 {%fd192,%fd193}, [%rd19];


BB99_10:
mul.wide.s32 %rd24, %r20, 16;
add.s64 %rd23, %rd17, %rd24;

	ld.global.cv.v2.f64 {%fd74, %fd75}, [%rd23];

	fma.rn.f64 %fd76, %fd192, %fd74, %fd9;
fma.rn.f64 %fd77, %fd192, %fd75, %fd10;
mul.f64 %fd78, %fd193, %fd75;
sub.f64 %fd17, %fd76, %fd78;
fma.rn.f64 %fd18, %fd193, %fd74, %fd77;
add.s32 %r8, %r6, 2;
@%p4 bra BB99_12;
bra.uni BB99_11;

BB99_12:
mov.u32 %r49, 1;
sub.s32 %r50, %r49, %r23;
add.s32 %r51, %r50, %r8;
mul.lo.s32 %r52, %r51, %r21;
mul.wide.s32 %rd28, %r52, 16;
add.s64 %rd27, %rd11, %rd28;

	ld.global.nc.v2.f64 {%fd194,%fd195}, [%rd27];

	bra.uni BB99_13;

BB99_11:
mul.lo.s32 %r48, %r8, %r21;
mul.wide.s32 %rd26, %r48, 16;
add.s64 %rd25, %rd11, %rd26;

	ld.global.nc.v2.f64 {%fd194,%fd195}, [%rd25];


BB99_13:
add.s64 %rd29, %rd23, %rd24;

	ld.global.cv.v2.f64 {%fd83, %fd84}, [%rd29];

	fma.rn.f64 %fd85, %fd194, %fd83, %fd17;
fma.rn.f64 %fd86, %fd194, %fd84, %fd18;
mul.f64 %fd87, %fd195, %fd84;
sub.f64 %fd25, %fd85, %fd87;
fma.rn.f64 %fd26, %fd195, %fd83, %fd86;
add.s32 %r9, %r6, 3;
@%p4 bra BB99_15;
bra.uni BB99_14;

BB99_15:
mov.u32 %r54, 1;
sub.s32 %r55, %r54, %r23;
add.s32 %r56, %r55, %r9;
mul.lo.s32 %r57, %r56, %r21;
mul.wide.s32 %rd34, %r57, 16;
add.s64 %rd33, %rd11, %rd34;

	ld.global.nc.v2.f64 {%fd196,%fd197}, [%rd33];

	bra.uni BB99_16;

BB99_14:
mul.lo.s32 %r53, %r9, %r21;
mul.wide.s32 %rd32, %r53, 16;
add.s64 %rd31, %rd11, %rd32;

	ld.global.nc.v2.f64 {%fd196,%fd197}, [%rd31];


BB99_16:
add.s64 %rd35, %rd29, %rd24;

	ld.global.cv.v2.f64 {%fd92, %fd93}, [%rd35];

	fma.rn.f64 %fd94, %fd196, %fd92, %fd25;
fma.rn.f64 %fd95, %fd196, %fd93, %fd26;
mul.f64 %fd96, %fd197, %fd93;
sub.f64 %fd200, %fd94, %fd96;
fma.rn.f64 %fd201, %fd197, %fd92, %fd95;

BB99_22:
shl.b32 %r70, %r28, 2;
mov.u32 %r71, %nctaid.y;
mad.lo.s32 %r133, %r70, %r71, %r6;
setp.lt.s32	%p13, %r133, %r23;
@%p13 bra BB99_3;

BB99_23:
mov.u32 %r73, %tid.y;
mad.lo.s32 %r75, %r73, %r24, %r26;
mul.wide.u32 %rd43, %r75, 16;
mov.u64 %rd44, partialSumExtern;
add.s64 %rd6, %rd44, %rd43;
st.shared.v2.f64 [%rd6], {%fd200, %fd201};
mov.u32 %r76, %ntid.y;
setp.eq.s32	%p14, %r76, 32;
@%p14 bra BB99_26;

bar.sync 0;
add.s32 %r78, %r76, -32;
setp.ge.u32	%p15, %r73, %r78;
@%p15 bra BB99_26;

ld.shared.v2.f64 {%fd106, %fd107}, [%rd6];
add.s32 %r81, %r73, 32;
mad.lo.s32 %r84, %r81, %r24, %r26;
mul.wide.u32 %rd45, %r84, 16;
add.s64 %rd47, %rd44, %rd45;
ld.shared.v2.f64 {%fd110, %fd111}, [%rd47];
add.f64 %fd114, %fd107, %fd111;
add.f64 %fd115, %fd106, %fd110;
st.shared.v2.f64 [%rd6], {%fd115, %fd114};

BB99_26:
bar.sync 0;
setp.gt.s32	%p16, %r73, 15;
@%p16 bra BB99_28;

ld.shared.v2.f64 {%fd116, %fd117}, [%rd6];
add.s32 %r87, %r73, 16;
mad.lo.s32 %r90, %r87, %r24, %r26;
mul.wide.u32 %rd48, %r90, 16;
add.s64 %rd50, %rd44, %rd48;
ld.shared.v2.f64 {%fd120, %fd121}, [%rd50];
add.f64 %fd124, %fd117, %fd121;
add.f64 %fd125, %fd116, %fd120;
st.shared.v2.f64 [%rd6], {%fd125, %fd124};

BB99_28:
bar.sync 0;
setp.gt.s32	%p17, %r73, 7;
@%p17 bra BB99_30;

ld.shared.v2.f64 {%fd126, %fd127}, [%rd6];
add.s32 %r93, %r73, 8;
mad.lo.s32 %r96, %r93, %r24, %r26;
mul.wide.u32 %rd51, %r96, 16;
add.s64 %rd53, %rd44, %rd51;
ld.shared.v2.f64 {%fd130, %fd131}, [%rd53];
add.f64 %fd134, %fd127, %fd131;
add.f64 %fd135, %fd126, %fd130;
st.shared.v2.f64 [%rd6], {%fd135, %fd134};

BB99_30:
bar.sync 0;
setp.gt.s32	%p18, %r73, 3;
@%p18 bra BB99_32;

ld.shared.v2.f64 {%fd136, %fd137}, [%rd6];
add.s32 %r99, %r73, 4;
mad.lo.s32 %r102, %r99, %r24, %r26;
mul.wide.u32 %rd54, %r102, 16;
add.s64 %rd56, %rd44, %rd54;
ld.shared.v2.f64 {%fd140, %fd141}, [%rd56];
add.f64 %fd144, %fd137, %fd141;
add.f64 %fd145, %fd136, %fd140;
st.shared.v2.f64 [%rd6], {%fd145, %fd144};

BB99_32:
bar.sync 0;
setp.gt.s32	%p19, %r73, 1;
@%p19 bra BB99_34;

ld.shared.v2.f64 {%fd146, %fd147}, [%rd6];
add.s32 %r105, %r73, 2;
mad.lo.s32 %r108, %r105, %r24, %r26;
mul.wide.u32 %rd57, %r108, 16;
add.s64 %rd59, %rd44, %rd57;
ld.shared.v2.f64 {%fd150, %fd151}, [%rd59];
add.f64 %fd154, %fd147, %fd151;
add.f64 %fd155, %fd146, %fd150;
st.shared.v2.f64 [%rd6], {%fd155, %fd154};

BB99_34:
bar.sync 0;
setp.gt.s32	%p20, %r73, 0;
@%p20 bra BB99_36;

ld.shared.v2.f64 {%fd156, %fd157}, [%rd6];
add.s32 %r111, %r73, 1;
mad.lo.s32 %r114, %r111, %r24, %r26;
mul.wide.u32 %rd60, %r114, 16;
add.s64 %rd62, %rd44, %rd60;
ld.shared.v2.f64 {%fd160, %fd161}, [%rd62];
add.f64 %fd164, %fd157, %fd161;
add.f64 %fd165, %fd156, %fd160;
st.shared.v2.f64 [%rd6], {%fd165, %fd164};

BB99_36:
setp.lt.s32	%p21, %r27, %r22;
setp.eq.s32	%p22, %r73, 0;
and.pred %p23, %p21, %p22;
@!%p23 bra BB99_40;
bra.uni BB99_37;

BB99_37:
shr.s32 %r120, %r19, 31;
cvta.to.global.u64 %rd63, %rd9;
cvta.to.global.u64 %rd64, %rd12;
mov.u32 %r121, 1;
sub.s32 %r122, %r121, %r22;
and.b32 %r123, %r120, %r122;
add.s32 %r128, %r27, %r123;
mul.lo.s32 %r129, %r128, %r19;
ld.global.v2.f64 {%fd168, %fd169}, [%rd63];
setp.neu.f64	%p24, %fd168, 0d0000000000000000;
setp.neu.f64	%p25, %fd169, 0d0000000000000000;
or.pred %p26, %p24, %p25;
mul.wide.s32 %rd65, %r129, 16;
add.s64 %rd7, %rd64, %rd65;
mov.f64 %fd203, 0d0000000000000000;
mov.f64 %fd202, %fd203;
@!%p26 bra BB99_39;
bra.uni BB99_38;

BB99_38:
ld.global.v2.f64 {%fd170, %fd171}, [%rd7];
mul.f64 %fd174, %fd170, %fd168;
mul.f64 %fd175, %fd171, %fd169;
sub.f64 %fd202, %fd174, %fd175;
mul.f64 %fd176, %fd171, %fd168;
fma.rn.f64 %fd203, %fd170, %fd169, %fd176;

BB99_39:
cvta.to.global.u64 %rd66, %rd8;
mul.wide.s32 %rd67, %r26, 16;
add.s64 %rd69, %rd44, %rd67;
ld.global.v2.f64 {%fd177, %fd178}, [%rd66];
ld.shared.v2.f64 {%fd181, %fd182}, [%rd69];
fma.rn.f64 %fd185, %fd181, %fd177, %fd202;
fma.rn.f64 %fd186, %fd181, %fd178, %fd203;
mul.f64 %fd187, %fd182, %fd178;
fma.rn.f64 %fd188, %fd182, %fd177, %fd186;
sub.f64 %fd189, %fd185, %fd187;
st.global.v2.f64 [%rd7], {%fd189, %fd188};

BB99_40:
ret;
}


