// Seed: 4120638547
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_1 ? -1'd0 : ~id_1;
endmodule
module module_1 #(
    parameter id_26 = 32'd19,
    parameter id_8  = 32'd49
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    _id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32
);
  inout wire id_32;
  inout wire id_31;
  output wire id_30;
  module_0 modCall_1 (
      id_5,
      id_24,
      id_23,
      id_23,
      id_23,
      id_27
  );
  assign modCall_1.id_1 = 0;
  output wire id_29;
  output wire id_28;
  inout wire id_27;
  inout wire _id_26;
  inout wire id_25;
  inout wire id_24;
  inout wire id_23;
  inout wire id_22;
  input wire id_21;
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  inout logic [7:0] id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire _id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input logic [7:0] id_3;
  input wire id_2;
  inout wire id_1;
  logic id_33 = id_14[id_26] == id_26;
  wire  id_34 = id_3[id_8];
  assign {1 != 1, -1 - 1, -1} = -1;
endmodule
