module cpu_tb();
	reg clk, rst_n;
	wire hlt;
	wire [15:0] pc;

	cpu cpuModel(.clk(clk), .rst_n(rst_n), .hlt(hlt), .pc(pc));

	initial begin
//		$dumpfile("dump.vcd");
//		$dumpvars(0,cpuModel.memStage.dataM.data_mem);
		rst_n = 0;
		#5;
		rst_n = 1;
		#200;
	$display("fuck");
		$finish;
	    end	
	initial begin
	  clk = 0;  
	end	
	always begin
	  clk = #10 ~clk;
   $display("time: %d; MEM mem_weIn: %h\n",$time,cpuModel.memStage.mem_weIn);
   $display("MEM dst_dataIn: %h;  data at addr of mem BEEF: %h \n",cpuModel.memStage.dst_dataIn,cpuModel.memStage.dataM.data_mem[48879]);
   $display("MEM mem_dataIn: %h \n",cpuModel.memStage.mem_dataIn);
   $display("EX src1In: %h; EX mem_data: %h\n",cpuModel.exStage.src1In,cpuModel.exStage.mem_data);
   $display("ID p1: %h; ID mem_data: %h\n",cpuModel.idStage.p1,cpuModel.exStage.mem_data);
 	end
endmodule
