FLASH_ACR: Flash access control register
FLASH_KEYR: Flash key register
FLASH_OPTKEYR: Flash option key register
FLASH_SR: Flash status register
FLASH_CR: Flash control register
FLASH_OPTCR: Flash option control register
CRC_DR: Data register
CRC_IDR: Independent data register
CRC_CR: Control register
PWR_CR: PWR power control register
PWR_CSR: PWR power control/status register
RCC_CR: RCC clock control register
RCC_PLLCFGR: RCC PLL configuration register
RCC_CFGR: RCC clock configuration register
RCC_CIR: RCC clock interrupt register
RCC_AHB1RSTR: RCC AHB1 peripheral reset register
RCC_AHB2RSTR: RCC AHB2 peripheral reset register
RCC_APB1RSTR: RCC APB1 peripheral reset register
RCC_APB2RSTR: RCC APB2 peripheral reset register
RCC_AHB1ENR: RCC AHB1 peripheral clock enable register
RCC_AHB2ENR: RCC AHB2 peripheral clock enable register
RCC_APB1ENR: RCC APB1 peripheral clock enable register
RCC_APB2ENR: RCC APB2 peripheral clock enable register
RCC_AHB1LPENR: RCC AHB1 peripheral clock enable in low power mode register
RCC_AHB2LPENR: RCC AHB2 peripheral clock enable in low power mode register
RCC_APB1LPENR: RCC APB1 peripheral clock enable in low power mode register
RCC_APB2LPENR: RCC APB2 peripheral clock enabled in low power mode register
RCC_BDCR: RCC Backup domain control register
RCC_CSR: RCC clock control & status register
RCC_SSCGR: RCC spread spectrum clock generation register
RCC_PLLI2SCFGR: RCC PLLI2S configuration register
RCC_DCKCFGR: RCC Dedicated Clocks Configuration Register
SYSCFG_MEMRMP: SYSCFG memory remap register
SYSCFG_PMC: SYSCFG peripheral mode configuration register
SYSCFG_EXTICR1: SYSCFG external interrupt configuration register 1
SYSCFG_EXTICR2: SYSCFG external interrupt configuration register 2
SYSCFG_EXTICR3: SYSCFG external interrupt configuration register 3
SYSCFG_EXTICR4: SYSCFG external interrupt configuration register 4
SYSCFG_CMPCR: Compensation cell control register
GPIOx_MODER: GPIO port mode register
GPIOx_OTYPER: GPIO port output type register
GPIOx_OSPEEDR: GPIO port output speed register
GPIOx_PUPDR: GPIO port pull-up/pull-down register
GPIOx_IDR: GPIO port input data register
GPIOx_ODR: GPIO port output data register
GPIOx_BSRR: GPIO port bit set/reset register
GPIOx_LCKR: GPIO port configuration lock register
GPIOx_AFRL: GPIO alternate function low register
GPIOx_AFRH: GPIO alternate function high register
DMA_LISR: DMA low interrupt status register
DMA_HISR: DMA high interrupt status register
DMA_LIFCR: DMA low interrupt flag clear register
DMA_HIFCR: DMA high interrupt flag clear register
DMA_SxCR: DMA stream x configuration register (x = 0..7)
DMA_SxNDTR: DMA stream x number of data register (x = 0..7)
DMA_SxPAR: DMA stream x peripheral address register (x = 0..7)
DMA_SxM0AR: DMA stream x memory 0 address register (x = 0..7)
DMA_SxM1AR: DMA stream x memory 1 address register (x = 0..7)
DMA_SxFCR: DMA stream x FIFO control register (x = 0..7)
EXTI_IMR: Interrupt mask register
EXTI_EMR: Event mask register
EXTI_RTSR: Rising trigger selection register
EXTI_FTSR: Falling trigger selection register
EXTI_SWIER: Software interrupt event register
EXTI_PR: Pending register
ADC_SR: ADC status register
ADC_CR1: ADC control register 1
ADC_CR2: ADC control register 2
ADC_SMPR1: ADC sample time register 1
ADC_SMPR2: ADC sample time register 2
ADC_JOFRx: ADC injected channel data offset register x (x=1..4)
ADC_HTR: ADC watchdog higher threshold register
ADC_LTR: ADC watchdog lower threshold register
ADC_SQR1: ADC regular sequence register 1
ADC_SQR2: ADC regular sequence register 2
ADC_SQR3: ADC regular sequence register 3
ADC_JSQR: ADC injected sequence register
ADC_JDRx: ADC injected data register x (x= 1..4)
ADC_DR: ADC regular data register
ADC_CCR: ADC common control register
TIM1_CR1: TIM1 control register 1
TIM1_CR2: TIM1 control register 2
TIM1_SMCR: TIM1 slave mode control register
TIM1_DIER: TIM1 DMA/interrupt enable register
TIM1_SR: TIM1 status register
TIM1_EGR: TIM1 event generation register
TIM1_CCMR1: TIM1 capture/compare mode register 1
TIM1_CCMR2: TIM1 capture/compare mode register 2
TIM1_CCER: TIM1 capture/compare enable register
TIM1_CNT: TIM1 counter
TIM1_PSC: TIM1 prescaler
TIM1_ARR: TIM1 auto-reload register
TIM1_RCR: TIM1 repetition counter register
TIM1_CCR1: TIM1 capture/compare register 1
TIM1_CCR2: TIM1 capture/compare register 2
TIM1_CCR3: TIM1 capture/compare register 3
TIM1_CCR4: TIM1 capture/compare register 4
TIM1_BDTR: TIM1 break and dead-time register
TIM1_DCR: TIM1 DMA control register
TIM1_DMAR: TIM1 DMA address for full transfer
TIMx_CR1 (TIM2 to TIM5): TIMx control register 1
TIMx_CR2 (TIM2 to TIM5): TIMx control register 2
TIMx_SMCR (TIM2 to TIM5): TIMx slave mode control register
TIMx_DIER (TIM2 to TIM5): TIMx DMA/Interrupt enable register
TIMx_SR (TIM2 to TIM5): TIMx status register
TIMx_EGR (TIM2 to TIM5): TIMx event generation register
TIMx_CCMR1 (TIM2 to TIM5): TIMx capture/compare mode register 1
TIMx_CCMR2 (TIM2 to TIM5): TIMx capture/compare mode register 2
TIMx_CCER (TIM2 to TIM5): TIMx capture/compare enable register
TIMx_CNT (TIM2 to TIM5): TIMx counter
TIMx_PSC (TIM2 to TIM5): TIMx prescaler
TIMx_ARR (TIM2 to TIM5): TIMx auto-reload register
TIMx_CCR1 (TIM2 to TIM5): TIMx capture/compare register 1
TIMx_CCR2 (TIM2 to TIM5): TIMx capture/compare register 2
TIMx_CCR3 (TIM2 to TIM5): TIMx capture/compare register 3
TIMx_CCR4 (TIM2 to TIM5): TIMx capture/compare register 4
TIMx_DCR (TIM2 to TIM5): TIMx DMA control register
TIMx_DMAR (TIM2 to TIM5): TIMx DMA address for full transfer
TIM2_OR: TIM2 option register
TIM5_OR: TIM5 option register
TIM9_CR1: TIM9 control register 1
TIM9_SMCR: TIM9 slave mode control register
TIM9_DIER: TIM9 Interrupt enable register
TIM9_SR: TIM9 status register
TIM9_EGR: TIM9 event generation register
TIM9_CCMR1: TIM9 capture/compare mode register 1
TIM9_CCER: TIM9 capture/compare enable register
TIM9_CNT: TIM9 counter
TIM9_PSC: TIM9 prescaler
TIM9_ARR: TIM9 auto-reload register
TIM9_CCR1: TIM9 capture/compare register 1
TIM9_CCR2: TIM9 capture/compare register 2
TIM10_CR1 / TIM11_CR1: TIM10/11 control register 1
TIM10_DIER / TIM11_DIER: TIM10/11 Interrupt enable register
TIM10_SR / TIM11_SR: TIM10/11 status register
TIM10_EGR / TIM11_EGR: TIM10/11 event generation register
TIM10_CCMR1 / TIM11_CCMR1: TIM10/11 capture/compare mode register 1
TIM10_CCER / TIM11_CCER: TIM10/11 capture/compare enable register
TIM10_CNT / TIM11_CNT: TIM10/11 counter
TIM10_PSC / TIM11_PSC: TIM10/11 prescaler
TIM10_ARR / TIM11_ARR: TIM10/11 auto-reload register
TIM10_CCR1 / TIM11_CCR1: TIM10/11 capture/compare register 1
TIM11_OR: TIM11 option register 1
IWDG_KR: Key register
IWDG_PR: Prescaler register
IWDG_RLR: Reload register
IWDG_SR: Status register
WWDG_CR: Control register
WWDG_CFR: Configuration register
WWDG_SR: Status register
RTC_TR: RTC time register
RTC_DR: RTC date register
RTC_CR: RTC control register
RTC_ISR: RTC initialization and status register
RTC_PRER: RTC prescaler register
RTC_WUTR: RTC wakeup timer register
RTC_CALIBR: RTC calibration register
RTC_ALRMAR: RTC alarm A register
RTC_ALRMBR: RTC alarm B register
RTC_WPR: RTC write protection register
RTC_SSR: RTC sub second register
RTC_SHIFTR: RTC shift control register
RTC_TSTR: RTC time stamp time register
RTC_TSDR: RTC time stamp date register
RTC_TSSSR: RTC timestamp sub second register
RTC_CALR: RTC calibration register
RTC_TAFCR: RTC tamper and alternate function configuration register
RTC_ALRMASSR: RTC alarm A sub second register
RTC_ALRMBSSR: RTC alarm B sub second register
RTC_BKPxR: RTC backup registers
I2C_CR1: I2C Control register 1
I2C_CR2: I2C Control register 2
I2C_OAR1: I2C Own address register 1
I2C_OAR2: I2C Own address register 2
I2C_DR: I2C Data register
I2C_SR1: I2C Status register 1
I2C_SR2: I2C Status register 2
I2C_CCR: I2C Clock control register
I2C_TRISE: I2C TRISE register
I2C_FLTR: I2C FLTR register
USART_SR: Status register
USART_DR: Data register
USART_BRR: Baud rate register
USART_CR1: Control register 1
USART_CR2: Control register 2
USART_CR3: Control register 3
USART_GTPR: Guard time and prescaler register
SPI_CR1: SPI control register 1
SPI_CR2: SPI control register 2
SPI_SR: SPI status register
SPI_DR: SPI data register
SPI_CRCPR: SPI CRC polynomial register
SPI_RXCRCR: SPI RX CRC register
SPI_TXCRCR: SPI TX CRC register
SPI_I2SCFGR: SPI_I2S configuration register
SPI_I2SPR: SPI_I2S prescaler register
SDIO_POWER: SDIO power control register
SDIO_CLKCR: SDI clock control register
SDIO_ARG: SDIO argument register
SDIO_CMD: SDIO command register
SDIO_RESPCMD: SDIO command response register
SDIO_RESP1: SDIO response 1 register
SDIO_RESP2: SDIO response 2 register
SDIO_RESP3: SDIO response 3 register
SDIO_RESP4: SDIO response 4 register
SDIO_DTIMER: SDIO data timer register
SDIO_DLEN: SDIO data length register
SDIO_DCTRL: SDIO data control register
SDIO_DCOUNT: SDIO data counter register
SDIO_STA: SDIO status register
SDIO_ICR: SDIO interrupt clear register
SDIO_MASK: SDIO mask register
SDIO_FIFOCNT: SDIO FIFO counter register
SDIO_FIFO: SDIO data FIFO register
OTG_FS_GOTGCTL: OTG_FS control and status register
OTG_FS_GOTGINT: OTG_FS interrupt register
OTG_FS_GAHBCFG: OTG_FS AHB configuration register
OTG_FS_GUSBCFG: OTG_FS USB configuration register
OTG_FS_GRSTCTL: OTG_FS reset register
OTG_FS_GINTSTS: OTG_FS core interrupt register
OTG_FS_GINTMSK: OTG_FS interrupt mask register
OTG_FS_GRXSTSR: OTG_FS Receive status debug read register
OTG_FS_GRXSTSP: OTG_FS status read and pop register
OTG_FS_GRXFSIZ: OTG_FS Receive FIFO size register
OTG_FS_HNPTXFSIZ: OTG_FS Host non-periodic transmit FIFO size register
OTG_FS_DIEPTXF0: Endpoint 0 Transmit FIFO size
OTG_FS_HNPTXSTS: OTG_FS non-periodic transmit FIFO/queue status register
OTG_FS_GCCFG: OTG_FS general core configuration register
OTG_FS_CID: OTG_FS core ID register
OTG_FS_HPTXFSIZ: OTG_FS Host periodic transmit FIFO size register
OTG_FS_DIEPTXFx: OTG_FS device IN endpoint transmit FIFO size register (x = 1..3)
OTG_FS_HCFG: OTG_FS Host configuration register
OTG_FS_HFIR: OTG_FS Host frame interval register
OTG_FS_HFNUM: OTG_FS Host frame number/frame time remaining register
OTG_FS_HPTXSTS: OTG_FS_Host periodic transmit FIFO/queue status register
OTG_FS_HAINT: OTG_FS Host all channels interrupt register
OTG_FS_HAINTMSK: OTG_FS Host all channels interrupt mask register
OTG_FS_HPRT: OTG_FS Host port control and status register
OTG_FS_HCCHARx: OTG_FS Host channel-x characteristics register (x = 0..7)
OTG_FS_HCINTx: OTG_FS Host channel-x interrupt register (x = 0..7)
OTG_FS_HCINTMSKx: OTG_FS Host channel-x interrupt mask register (x = 0..7)
OTG_FS_HCTSIZx: OTG_FS Host channel-x transfer size register (x = 0..7)
OTG_FS_DCFG: OTG_FS device configuration register
OTG_FS_DCTL: OTG_FS device control register
OTG_FS_DSTS: OTG_FS device status register
OTG_FS_DIEPMSK: OTG_FS device IN endpoint common interrupt mask register
OTG_FS_DOEPMSK: OTG_FS device OUT endpoint common interrupt mask register
OTG_FS_DAINT: OTG_FS device all endpoints interrupt register
OTG_FS_DAINTMSK: OTG_FS all endpoints interrupt mask register
OTG_FS_DVBUSDIS: OTG_FS device VBUS discharge time register
OTG_FS_DVBUSPULSE: OTG_FS device VBUS pulsing time register
OTG_FS_DIEPEMPMSK: OTG_FS device IN endpoint FIFO empty interrupt mask register
OTG_FS_DIEPCTL0: OTG_FS device control IN endpoint 0 control register
OTG_FS_DIEPCTLx: OTG_FS device IN endpoint-x control register (x = 1..3)
OTG_FS_DOEPCTL0: OTG_FS device control OUT endpoint 0 control register
OTG_FS_DOEPCTLx: OTG_FS device OUT endpoint-x control register (x = 1..3)
OTG_FS_DIEPINTx: OTG_FS device IN endpoint-x interrupt register (x = 0..3)
OTG_FS_DOEPINTx: OTG_FS device OUT endpoint-x interrupt register (x = 0..3)
OTG_FS_DIEPTSIZ0: OTG_FS device IN endpoint 0 transfer size register
OTG_FS_DIEPTSIZx: OTG_FS device IN endpoint-x transfer size register (x = 1..3)
OTG_FS_DTXFSTSx: OTG_FS device IN endpoint transmit FIFO status register (x = 0..3)
OTG_FS_DOEPTSIZ0: OTG_FS device OUT endpoint 0 transfer size register
OTG_FS_DOEPTSIZx: OTG_FS device OUT endpoint-x transfer size register (x = 1..3)
OTG_FS_PCGCCTL: OTG_FS power and clock gating control register
DBGMCU_IDCODE: MCU device ID code
DBGMCU_CR: Debug MCU configuration register
DBGMCU_APB1_FZ: Debug MCU APB1 freeze register
DBGMCU_APB2_FZ: Debug MCU APB2 Freeze register