read -sv run_verilog_mid/adder_32b_10_87_b9db18d6f17a9bc8ced2c5bcdaa66d93.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_87_b9db18d6f17a9bc8ced2c5bcdaa66d93_yosys.v
