	component top_onchip_memory2_0 is
		port (
			clk         : in  std_logic                      := 'X';             -- clk
			address     : in  std_logic_vector(10 downto 0)  := (others => 'X'); -- address
			clken       : in  std_logic                      := 'X';             -- clken
			chipselect  : in  std_logic                      := 'X';             -- chipselect
			write       : in  std_logic                      := 'X';             -- write
			readdata    : out std_logic_vector(255 downto 0);                    -- readdata
			writedata   : in  std_logic_vector(255 downto 0) := (others => 'X'); -- writedata
			byteenable  : in  std_logic_vector(31 downto 0)  := (others => 'X'); -- byteenable
			reset       : in  std_logic                      := 'X';             -- reset
			reset_req   : in  std_logic                      := 'X';             -- reset_req
			address2    : in  std_logic_vector(10 downto 0)  := (others => 'X'); -- address
			chipselect2 : in  std_logic                      := 'X';             -- chipselect
			clken2      : in  std_logic                      := 'X';             -- clken
			write2      : in  std_logic                      := 'X';             -- write
			readdata2   : out std_logic_vector(255 downto 0);                    -- readdata
			writedata2  : in  std_logic_vector(255 downto 0) := (others => 'X'); -- writedata
			byteenable2 : in  std_logic_vector(31 downto 0)  := (others => 'X'); -- byteenable
			clk2        : in  std_logic                      := 'X';             -- clk
			reset2      : in  std_logic                      := 'X';             -- reset
			reset_req2  : in  std_logic                      := 'X'              -- reset_req
		);
	end component top_onchip_memory2_0;

