var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[64.7856, 41.3217, 27.2661, 50.3891, 31.25], "total":[45277, 59752, 259, 35], "name":"Kernel System", "max_resources":[109572, 219144, 514, 112], "children":[{"name":"Board interface", "type":"resource", "data":[2160, 1908, 20, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}, {"name":"Global interconnect", "type":"resource", "data":[1089, 3869, 10, 0], "details":[{"type":"text", "text":"Global interconnect for 8 global loads and 3 global stores. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"conv2d", "compute_units":1, "type":"function", "total_percent":[21.8102, 14.2381, 8.92883, 13.6187, 13.3929], "total_kernel_resources":[15601, 19567, 70, 15], "details":[{"type":"text", "text":"Number of compute units: 1"}], "children":[{"name":"Function overhead", "type":"resource", "data":[1574, 1505, 0, 0], "details":[{"type":"text", "text":"Kernel dispatch logic."}]}, {"name":"conv2d.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[51, 101, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[51, 101, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[84, 44, 0, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"cnn.cl:35", "type":"resource", "data":[66, 0, 0, 2], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":35}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[66, 0, 0, 2]}], "replace_name":"true"}]}]}, {"name":"conv2d.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[837, 1058, 2, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[837, 1058, 2, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[153, 135, 2, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[302, 70, 0, 2], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":4, "data":[132, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[66, 0, 0, 2]}, {"name":"And", "type":"resource", "count":1, "data":[1, 1, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0]}, {"name":"Select", "type":"resource", "count":3, "data":[68, 68, 0, 0]}]}, {"name":"cnn.cl:32", "type":"resource", "data":[105.333, 3.33333, 0, 0], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":32}]], "children":[{"name":"Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0]}, {"name":"Or", "type":"resource", "count":5, "data":[0.333333, 0.333333, 0, 0]}], "replace_name":"true"}, {"name":"cnn.cl:38", "type":"resource", "data":[44.6667, 1.66667, 0, 0], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":38}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":2, "data":[11, 1, 0, 0]}, {"name":"Or", "type":"resource", "count":6, "data":[0.666667, 0.666667, 0, 0]}], "replace_name":"true"}, {"name":"cnn.cl:39", "type":"resource", "data":[66, 0, 0, 2], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":39}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[66, 0, 0, 2]}], "replace_name":"true"}, {"name":"cnn.cl:43", "type":"resource", "data":[58.3333, 0, 0, 0], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":43}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[55, 0, 0, 0]}, {"name":"4-bit Integer Add", "type":"resource", "count":2, "data":[3.33333, 0, 0, 0]}], "replace_name":"true"}, {"name":"cnn.cl:44", "type":"resource", "data":[33, 0, 0, 0], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":44}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}], "replace_name":"true"}, {"name":"cnn.cl:45", "type":"resource", "data":[11, 0, 0, 0], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":45}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[11, 0, 0, 0]}], "replace_name":"true"}, {"name":"cnn.cl:51", "type":"resource", "data":[1.66667, 0, 0, 0], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":51}]], "children":[{"name":"4-bit Integer Add", "type":"resource", "count":1, "data":[1.66667, 0, 0, 0]}], "replace_name":"true"}, {"name":"cnn.cl:52", "type":"resource", "data":[9285, 10767, 32, 5], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":52}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0]}, {"name":"Floating-point Add", "type":"resource", "count":5, "data":[4975, 3585, 0, 0]}, {"name":"Floating-point Multiply", "type":"resource", "count":5, "data":[1370, 1200, 0, 5]}, {"name":"Load", "type":"resource", "count":2, "data":[2874, 5982, 32, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."}]}], "replace_name":"true"}]}]}, {"name":"conv2d.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[493, 777, 1, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[493, 777, 1, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[95, 166, 4, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[131, 32, 0, 2], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[66, 0, 0, 2]}, {"name":"Select", "type":"resource", "count":1, "data":[32, 32, 0, 0]}]}, {"name":"cnn.cl:38", "type":"resource", "data":[35, 1, 0, 0], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":38}]], "children":[{"name":"Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0]}], "replace_name":"true"}, {"name":"cnn.cl:57", "type":"resource", "data":[1465, 2735, 13, 0], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":57}]], "children":[{"name":"Floating-point Add", "type":"resource", "count":1, "data":[995, 717, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[470, 2018, 13, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"cnn.cl:58", "type":"resource", "data":[465, 2128, 16, 2], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":58}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[66, 0, 0, 2]}, {"name":"Store", "type":"resource", "count":1, "data":[366, 2128, 16, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"cnn.cl:58 > cnn.cl:8", "type":"resource", "data":[245, 43, 0, 0], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":58}, {"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":8}]], "children":[{"name":"And", "type":"resource", "count":3, "data":[33, 0, 0, 0]}, {"name":"Floating-point Compare", "type":"resource", "count":1, "data":[105, 8, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":3, "data":[33, 3, 0, 0]}, {"name":"Select", "type":"resource", "count":3, "data":[74, 32, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"fc_layer", "compute_units":1, "type":"function", "total_percent":[27.7003, 18.7922, 10.7975, 20.6226, 8.92857], "total_kernel_resources":[20591, 23662, 106, 10], "details":[{"type":"text", "text":"Number of compute units: 1"}], "children":[{"name":"Function overhead", "type":"resource", "data":[1574, 1505, 0, 0], "details":[{"type":"text", "text":"Kernel dispatch logic."}]}, {"name":"fc_layer.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[51, 101, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[51, 101, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[84, 44, 0, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"cnn.cl:118", "type":"resource", "data":[66, 0, 0, 2], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":118}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[66, 0, 0, 2]}], "replace_name":"true"}]}]}, {"name":"fc_layer.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[896, 1052, 10, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[896, 1052, 10, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 155, 8, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[70, 2, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0]}]}, {"name":"cnn.cl:117", "type":"resource", "data":[169.333, 6, 0, 0], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":117}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":16, "data":[58.6667, 5.33333, 0, 0]}, {"name":"Or", "type":"resource", "count":23, "data":[77.6667, 0.666667, 0, 0]}], "replace_name":"true"}, {"name":"cnn.cl:118", "type":"resource", "data":[14727, 15170, 59, 8], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":118}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"Floating-point Add", "type":"resource", "count":8, "data":[7960, 5736, 0, 0]}, {"name":"Floating-point Multiply", "type":"resource", "count":8, "data":[2192, 1920, 0, 8]}, {"name":"Load", "type":"resource", "count":2, "data":[4542, 7514, 59, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"text", "text":"Load uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."}]}], "replace_name":"true"}, {"name":"cnn.cl:119", "type":"resource", "data":[29.6667, 3, 0, 0], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":119}]], "children":[{"name":"Integer Compare", "type":"resource", "count":8, "data":[29.3333, 2.66667, 0, 0]}, {"name":"Or", "type":"resource", "count":8, "data":[0.333333, 0.333333, 0, 0]}], "replace_name":"true"}]}]}, {"name":"fc_layer.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[316, 542, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[316, 542, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[190, 103, 0, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[26, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"Select", "type":"resource", "count":1, "data":[26, 0, 0, 0]}]}, {"name":"cnn.cl:109", "type":"resource", "data":[35, 1, 0, 0], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":109}]], "children":[{"name":"Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0]}], "replace_name":"true"}, {"name":"cnn.cl:117", "type":"resource", "data":[39, 5, 0, 0], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":117}]], "children":[{"name":"And", "type":"resource", "count":36, "data":[4, 4, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0]}], "replace_name":"true"}, {"name":"cnn.cl:118", "type":"resource", "data":[194, 64, 0, 0], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":118}]], "children":[{"name":"Select", "type":"resource", "count":7, "data":[194, 64, 0, 0]}], "replace_name":"true"}, {"name":"cnn.cl:119", "type":"resource", "data":[2, 2, 0, 0], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":119}]], "children":[{"name":"And", "type":"resource", "count":18, "data":[2, 2, 0, 0]}], "replace_name":"true"}, {"name":"cnn.cl:121", "type":"resource", "data":[1478, 2735, 13, 0], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":121}]], "children":[{"name":"Floating-point Add", "type":"resource", "count":1, "data":[995, 717, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[470, 2018, 13, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}]}, {"name":"Select", "type":"resource", "count":1, "data":[13, 0, 0, 0]}], "replace_name":"true"}, {"name":"cnn.cl:122", "type":"resource", "data":[377, 2129, 16, 0], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":122}]], "children":[{"name":"Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[366, 2128, 16, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"cnn.cl:122 > cnn.cl:8", "type":"resource", "data":[258, 43, 0, 0], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":122}, {"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":8}]], "children":[{"name":"And", "type":"resource", "count":3, "data":[33, 0, 0, 0]}, {"name":"Floating-point Compare", "type":"resource", "count":1, "data":[105, 8, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":3, "data":[33, 3, 0, 0]}, {"name":"Select", "type":"resource", "count":4, "data":[87, 32, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"maxpool2d", "compute_units":1, "type":"function", "total_percent":[9.87863, 5.32618, 4.90363, 10.3113, 8.92857], "total_kernel_resources":[5836, 10746, 53, 10], "details":[{"type":"text", "text":"Number of compute units: 1"}], "children":[{"name":"Function overhead", "type":"resource", "data":[1574, 1505, 0, 0], "details":[{"type":"text", "text":"Kernel dispatch logic."}]}, {"name":"maxpool2d.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1153, 1914, 1, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1153, 1914, 1, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[299, 241, 4, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[806, 128, 0, 6], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":3, "data":[198, 0, 0, 6]}, {"name":"Floating-point Compare", "type":"resource", "count":4, "data":[420, 32, 0, 0]}, {"name":"Select", "type":"resource", "count":4, "data":[122, 96, 0, 0]}]}, {"name":"cnn.cl:85", "type":"resource", "data":[165, 0, 0, 2], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":85}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[99, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[66, 0, 0, 2]}], "replace_name":"true"}, {"name":"cnn.cl:86", "type":"resource", "data":[1374, 4830, 32, 0], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":86}]], "children":[{"name":"Load", "type":"resource", "count":2, "data":[1374, 4830, 32, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced non-aligned LSU.  Use Dynamic Profiler to determine performance impact of this LSU."}]}], "replace_name":"true"}, {"name":"cnn.cl:91", "type":"resource", "data":[465, 2128, 16, 2], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":91}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[66, 0, 0, 2]}, {"name":"Store", "type":"resource", "count":1, "data":[366, 2128, 16, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"max_resources":[109572,219144,514,112],"name":"Kernel System","children":[{"name":"Board interface","type":"resource","data":[2160,1908,20,0],"details":[{"text":"Platform interface logic.","type":"text"}]},{"name":"Global interconnect","type":"resource","data":[1089,3869,10,0],"details":[{"text":"Global interconnect for 8 global loads and 3 global stores. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"See %L for more information","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050","guide":"Best Practices Guide : Global Memory Interconnect"}]}]},{"name":"conv2d","total_kernel_resources":[15601,19567,70,15],"type":"function","total_percent":[21.8102,14.2381,8.92883,13.6187,13.3929],"children":[{"detail":[{"text":"Feedback + Cluster logic","type":"text"}],"name":"Data control overhead","type":"resource","data":[332,345,6,0]},{"name":"Function overhead","type":"resource","data":[1574,1505,0,0],"details":[{"text":"Kernel dispatch logic.","type":"text"}]},{"name":"No Source Line","children":[{"count":3,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[1381,1936,3,0]},{"count":5,"name":"32-bit Integer Add","debug":[[{"filename":"","line":0}]],"type":"resource","data":[165,0,0,0]},{"count":2,"name":"32-bit Integer Multiply","debug":[[{"filename":"","line":0}]],"type":"resource","data":[132,0,0,4]},{"count":1,"name":"And","debug":[[{"filename":"","line":0}]],"type":"resource","data":[1,1,0,0]},{"count":1,"name":"Integer Compare","debug":[[{"filename":"","line":0}]],"type":"resource","data":[35,1,0,0]},{"count":4,"name":"Select","debug":[[{"filename":"","line":0}]],"type":"resource","data":[100,100,0,0]}],"type":"resource","data":[1814,2038,3,4]},{"replace_name":"true","debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":35}]],"name":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl:35","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[66,0,0,2]}],"data":[66,0,0,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":32}]],"name":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl:32","children":[{"count":3,"name":"Integer Compare","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[105,3,0,0]},{"count":5,"name":"Or","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[0.333333,0.333333,0,0]}],"data":[105.333,3.33333,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":38}]],"name":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl:38","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[33,0,0,0]},{"count":3,"name":"Integer Compare","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[46,2,0,0]},{"count":6,"name":"Or","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[0.666667,0.666667,0,0]}],"data":[79.6667,2.66667,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":39}]],"name":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl:39","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[66,0,0,2]}],"data":[66,0,0,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":43}]],"name":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl:43","children":[{"count":3,"name":"32-bit Integer Add","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[55,0,0,0]},{"count":2,"name":"4-bit Integer Add","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[3.33333,0,0,0]}],"data":[58.3333,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":44}]],"name":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl:44","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[33,0,0,0]}],"data":[33,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":45}]],"name":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl:45","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[11,0,0,0]}],"data":[11,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":51}]],"name":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl:51","children":[{"count":1,"name":"4-bit Integer Add","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[1.66667,0,0,0]}],"data":[1.66667,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":52}]],"name":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl:52","children":[{"count":2,"name":"32-bit Integer Add","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[66,0,0,0]},{"count":5,"name":"Floating-point Add","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[4975,3585,0,0]},{"count":5,"name":"Floating-point Multiply","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[1370,1200,0,5]},{"count":2,"name":"Load","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[2874,5982,32,0]}],"data":[9285,10767,32,5],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":57}]],"name":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl:57","children":[{"count":1,"name":"Floating-point Add","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[995,717,0,0]},{"count":1,"name":"Load","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[470,2018,13,0]}],"data":[1465,2735,13,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":58}]],"name":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl:58","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[33,0,0,0]},{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[66,0,0,2]},{"count":1,"name":"Store","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[366,2128,16,0]},{"replace_name":true,"debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":58},{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":8}]],"name":"cnn.cl:58 > cnn.cl:8","type":"resource","data":[245,43,0,0],"children":[{"count":3,"name":"And","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[33,0,0,0]},{"count":1,"name":"Floating-point Compare","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[105,8,0,0]},{"count":3,"name":"Integer Compare","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[33,3,0,0]},{"count":3,"name":"Select","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[74,32,0,0]}]}],"data":[710,2171,16,2],"type":"resource"}],"data":[15600.99967,19567,70,15],"details":[{"text":"Number of compute units: 1","type":"text"}],"compute_units":1},{"name":"fc_layer","total_kernel_resources":[20591,23662,106,10],"type":"function","total_percent":[27.7003,18.7922,10.7975,20.6226,8.92857],"children":[{"detail":[{"text":"Feedback + Cluster logic","type":"text"}],"name":"Data control overhead","type":"resource","data":[283,302,8,0]},{"name":"Function overhead","type":"resource","data":[1574,1505,0,0],"details":[{"text":"Kernel dispatch logic.","type":"text"}]},{"name":"No Source Line","children":[{"count":3,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[1263,1695,10,0]},{"count":2,"name":"Integer Compare","debug":[[{"filename":"","line":0}]],"type":"resource","data":[70,2,0,0]},{"count":1,"name":"Select","debug":[[{"filename":"","line":0}]],"type":"resource","data":[26,0,0,0]}],"type":"resource","data":[1359,1697,10,0]},{"replace_name":"true","debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":118}]],"name":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl:118","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[66,0,0,2]},{"count":1,"debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"name":"32-bit Integer Add","data":[33,0,0,0],"type":"resource"},{"count":8,"debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"name":"Floating-point Add","data":[7960,5736,0,0],"type":"resource"},{"count":8,"debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"name":"Floating-point Multiply","data":[2192,1920,0,8],"type":"resource"},{"count":2,"debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"name":"Load","data":[4542,7514,59,0],"type":"resource"},{"count":7,"debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"name":"Select","data":[194,64,0,0],"type":"resource"}],"data":[14987,15234,59,10],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":117}]],"name":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl:117","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[33,0,0,0]},{"count":17,"name":"Integer Compare","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[93.6667,6.33333,0,0]},{"count":23,"name":"Or","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[77.6667,0.666667,0,0]},{"count":36,"debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"name":"And","data":[4,4,0,0],"type":"resource"}],"data":[208.333,11,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":119}]],"name":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl:119","children":[{"count":8,"name":"Integer Compare","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[29.3333,2.66667,0,0]},{"count":8,"name":"Or","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[0.333333,0.333333,0,0]},{"count":18,"debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"name":"And","data":[2,2,0,0],"type":"resource"}],"data":[31.6667,5,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":109}]],"name":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl:109","children":[{"count":1,"name":"Integer Compare","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[35,1,0,0]}],"data":[35,1,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":121}]],"name":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl:121","children":[{"count":1,"name":"Floating-point Add","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[995,717,0,0]},{"count":1,"name":"Load","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[470,2018,13,0]},{"count":1,"name":"Select","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[13,0,0,0]}],"data":[1478,2735,13,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":122}]],"name":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl:122","children":[{"count":1,"name":"Integer Compare","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[11,1,0,0]},{"count":1,"name":"Store","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[366,2128,16,0]},{"replace_name":true,"debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":122},{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":8}]],"name":"cnn.cl:122 > cnn.cl:8","type":"resource","data":[258,43,0,0],"children":[{"count":3,"name":"And","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[33,0,0,0]},{"count":1,"name":"Floating-point Compare","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[105,8,0,0]},{"count":3,"name":"Integer Compare","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[33,3,0,0]},{"count":4,"name":"Select","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[87,32,0,0]}]}],"data":[635,2172,16,0],"type":"resource"}],"data":[20590.9997,23662,106,10],"details":[{"text":"Number of compute units: 1","type":"text"}],"compute_units":1},{"name":"maxpool2d","total_kernel_resources":[5836,10746,53,10],"type":"function","total_percent":[9.87863,5.32618,4.90363,10.3113,8.92857],"children":[{"detail":[{"text":"Feedback + Cluster logic","type":"text"}],"name":"Data control overhead","type":"resource","data":[299,241,4,0]},{"name":"Function overhead","type":"resource","data":[1574,1505,0,0],"details":[{"text":"Kernel dispatch logic.","type":"text"}]},{"name":"No Source Line","children":[{"count":1,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[1153,1914,1,0]},{"count":2,"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","data":[66,0,0,0],"type":"resource"},{"count":3,"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Multiply","data":[198,0,0,6],"type":"resource"},{"count":4,"debug":[[{"filename":"","line":0}]],"name":"Floating-point Compare","data":[420,32,0,0],"type":"resource"},{"count":4,"debug":[[{"filename":"","line":0}]],"name":"Select","data":[122,96,0,0],"type":"resource"}],"type":"resource","data":[1959,2042,1,6]},{"replace_name":"true","debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":85}]],"name":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl:85","children":[{"count":3,"name":"32-bit Integer Add","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[99,0,0,0]},{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[66,0,0,2]}],"data":[165,0,0,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":86}]],"name":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl:86","children":[{"count":2,"name":"Load","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[1374,4830,32,0]}],"data":[1374,4830,32,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl","line":91}]],"name":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl:91","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[33,0,0,0]},{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[66,0,0,2]},{"count":1,"name":"Store","debug":[[{"filename":"g","line":"/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl"}]],"type":"resource","data":[366,2128,16,0]}],"data":[465,2128,16,2],"type":"resource"}],"data":[5836,10746,53,10],"details":[{"text":"Number of compute units: 1","type":"text"}],"compute_units":1}],"data":[45276.99937,59752,259,35],"total_percent":[64.7856,41.3217,27.2661,50.3891,31.25],"total":[45277,59752,259,35],"debug_enabled":"true","columns":["","ALUTs","FFs","RAMs","DSPs","Details"],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"conv2d", "children":[{"type":"bb", "id":3, "name":"conv2d.B0", "details":[{"type":"table", "Latency":"7"}]}, {"type":"bb", "id":4, "name":"conv2d.B1", "children":[{"type":"inst", "id":6, "name":"Load", "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":52}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-non-aligned", "Stall-free":"No", "Start Cycle":"16", "Latency":"153", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":7, "name":"Load", "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":52}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-non-aligned", "Stall-free":"No", "Start Cycle":"16", "Latency":"153", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":10, "name":"loop", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"11"}]}, {"type":"inst", "id":11, "name":"loop end", "details":[{"type":"table", "Start Cycle":"255", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"255", "II":"52628672", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Loop is pipelined with II of 52628672. See Loops Analysis for more information."}]}, {"type":"bb", "id":5, "name":"conv2d.B2", "children":[{"type":"inst", "id":8, "name":"Load", "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":57}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"2", "Latency":"122", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":9, "name":"Store", "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":58}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"148", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":12, "name":"begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":13, "name":"end", "details":[{"type":"table", "Start Cycle":"150", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"150"}]}]}, {"type":"kernel", "id":15, "name":"maxpool2d", "children":[{"type":"bb", "id":16, "name":"maxpool2d.B0", "children":[{"type":"inst", "id":17, "name":"Load", "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":86}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Burst-non-aligned", "Stall-free":"No", "Start Cycle":"16", "Latency":"137", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":18, "name":"Load", "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":86}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Burst-non-aligned", "Stall-free":"No", "Start Cycle":"16", "Latency":"137", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":19, "name":"Store", "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":91}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"165", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":20, "name":"begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":21, "name":"end", "details":[{"type":"table", "Start Cycle":"167", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"167"}]}]}, {"type":"kernel", "id":22, "name":"fc_layer", "children":[{"type":"bb", "id":23, "name":"fc_layer.B0", "details":[{"type":"table", "Latency":"7"}]}, {"type":"bb", "id":24, "name":"fc_layer.B1", "children":[{"type":"inst", "id":26, "name":"Load", "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":118}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"3", "Latency":"153", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":27, "name":"Load", "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":118}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-non-aligned", "Stall-free":"No", "Start Cycle":"3", "Latency":"153", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":30, "name":"loop", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"31"}]}, {"type":"inst", "id":31, "name":"loop end", "details":[{"type":"table", "Start Cycle":"287", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"287", "II":"52628672", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Loop is pipelined with II of 52628672. See Loops Analysis for more information."}]}, {"type":"bb", "id":25, "name":"fc_layer.B2", "children":[{"type":"inst", "id":28, "name":"Load", "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":121}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"6", "Latency":"122", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":29, "name":"Store", "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":122}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"151", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":32, "name":"begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":33, "name":"end", "details":[{"type":"table", "Start Cycle":"153", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"153"}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":14, "name":"Unknown name", "details":[{"type":"table", "Number of banks":"1"}]}]}], "links":[{"from":11, "to":10}, {"from":3, "to":10}, {"from":6, "to":11}, {"from":7, "to":11}, {"from":11, "to":12}, {"from":8, "to":13}, {"from":9, "to":13}, {"from":10, "to":6}, {"from":10, "to":7}, {"from":12, "to":8}, {"from":8, "to":9}, {"from":14, "to":8}, {"from":14, "to":6}, {"from":14, "to":7}, {"from":9, "to":14}, {"from":17, "to":21}, {"from":18, "to":21}, {"from":19, "to":21}, {"from":20, "to":17}, {"from":20, "to":18}, {"from":17, "to":19}, {"from":18, "to":19}, {"from":19, "to":14}, {"from":14, "to":18}, {"from":14, "to":17}, {"from":31, "to":30}, {"from":23, "to":30}, {"from":26, "to":31}, {"from":27, "to":31}, {"from":31, "to":32}, {"from":28, "to":33}, {"from":29, "to":33}, {"from":30, "to":26}, {"from":30, "to":27}, {"from":32, "to":28}, {"from":28, "to":29}, {"from":14, "to":27}, {"from":14, "to":28}, {"from":14, "to":26}, {"from":29, "to":14}]}';
var lmvJSON='{"nodes":[], "links":[]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Bottleneck", "Details"], "children":[{"name":"Kernel: conv2d", "data":["", "", ""], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":27}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"conv2d.B1", "data":["Yes", "52628672", "n/a"], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":38}], [{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":38}]], "details":[{"type":"brief", "text":"Thread capacity = 256"}, {"type":"text", "text":"Thread capacity = 256"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":43}]], "details":[{"type":"text", "text":"Auto-coalesced"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":51}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}, {"name":"Kernel: maxpool2d", "data":["", "", ""], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":72}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":82}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":84}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: fc_layer", "data":["", "", ""], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":107}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"8X Partially unrolled fc_layer.B1", "data":["Yes", "52628672", "n/a"], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":117}], [{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":117}], [{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":119}]], "details":[{"type":"brief", "text":"Thread capacity = 288"}, {"type":"text", "text":"Thread capacity = 288"}], "children":[]}]}]}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"conv2d", "data":["NDRange", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"Vectorization: The kernel was vectorized for 1 SIMD work-items along the lowest dimension."}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":27}]]}, {"name":"fc_layer", "data":["NDRange", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"Vectorization: The kernel was vectorized for 1 SIMD work-items along the lowest dimension."}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":107}]]}, {"name":"maxpool2d", "data":["NDRange", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"Vectorization: The kernel was vectorized for 1 SIMD work-items along the lowest dimension."}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"The kernel does not use any work-group information (such as get_local_id() or get_group_id()).Local work-group size will be automatically modified to match global work-group size on launch.This is a hardware optimization."}], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":72}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs "], "children":[{"name":"conv2d", "data":[15601, 19567, 70, 15], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":27}]]}, {"name":"fc_layer", "data":[20591, 23662, 106, 10], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":107}]]}, {"name":"maxpool2d", "data":[5836, 10746, 53, 10], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":72}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[42028, 53975, 229, 35]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[1089, 3869, 10, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[2160, 1908, 20, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[45277, 59752, 259, 35], "data_percent":[41.3217, 27.2661, 50.3891, 31.25]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[109572, 219144, 514, 112]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[{"name":"Load uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":52}]]}, {"name":"Load uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":52}]]}, {"name":"Load uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":86}]]}, {"name":"Load uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":86}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":118}]]}, {"name":"Load uses a Burst-coalesced non-aligned LSU", "details":[{"type":"text", "text":"Use Dynamic Profiler to determine performance impact of this LSU."}], "debug":[[{"filename":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "line":118}]]}]}}';
var infoJSON='{"name":"Info","rows":[{"name":"Project Name","data":["cnn"],"classes":["info-table"]},{"name":"Target Family, Device, Board","data":["Cyclone V, 5CSXFC6D6F31C8ES, de10_nano:de10_nano_sharedonly"]},{"name":"AOC Version","data":["18.1.0 Build 625"]},{"name":"Quartus Version","data":["18.1.0 Build 625"]},{"name":"Command","data":["aoc device/cnn.cl -o bin/cnn.aocx -board=de10_nano_sharedonly -report -v"]},{"name":"Reports Generated At", "data":["Mon Jan 12 18:02:30 2026"]}]}';
var warningsJSON='{"rows":[]}';
var fileJSON=[{"path":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "name":"cnn.cl", "has_active_debug_locs":true, "absName":"g:/intelFPGA/18.1/hld/students_workspace/dukaijie25/lenet5/device/cnn.cl", "content":"// ==========================================================\012//  cnn.cl (Phase 3: Balanced & Pipelined)\012// :  (Inner Loop Unroll)\012// :  Logic > 100%  Intel \012// ==========================================================\012\012float activation(float x) {\012    return fmax(0.0f, x);\012}\012\012// ==========================================================\012// Kernel 1: Conv2d v2.2 (Fixed Logic Usage)\012// :  5  (v2.0)\012// ==========================================================\012__attribute__((num_simd_work_items(1)))\012__attribute__((reqd_work_group_size(1, 1, 1)))\012__kernel void conv2d(\012    __global const float* restrict input,\012    __global const float* restrict weight,\012    __global const float* restrict bias,\012    __global float* restrict output,\012    const int in_ch,\012    const int in_size,\012    const int out_ch,\012    const int out_size,\012    const int k_size_arg \012) {\012    int m = get_global_id(0); \012    int r = get_global_id(1); \012    int c = get_global_id(2); \012\012    if (m >= out_ch || r >= out_size || c >= out_size) return;\012\012    float sum = 0.0f;\012    int w_m_offset = m * (in_ch * 25);\012\012    //  K: \012    for (int k = 0; k < in_ch; ++k) {\012        int in_k_offset = k * (in_size * in_size);\012        int w_k_offset = w_m_offset + k * 25;\012\012        //  I ():  <---  Unroll  Logic\012        for (int i = 0; i < 5; ++i) {\012            int in_r_offset = in_k_offset + (r + i) * in_size;\012            int w_i_offset = w_k_offset + i * 5;\012            \012            //  J (): \012            // 1.  5  (Logic )\012            // 2.  (input[base], input[base+1]...) ->  Burst Read\012            #pragma unroll\012            for (int j = 0; j < 5; ++j) {\012                sum += input[in_r_offset + (c + j)] * weight[w_i_offset + j];\012            }\012        }\012    }\012\012    sum += bias[m];\012    output[m * (out_size * out_size) + r * out_size + c] = activation(sum);\012}\012\012// ==========================================================\012// Kernel 2: MaxPool2d ( - )\012// ==========================================================\012// 2x2 = 4 \012__attribute__((num_simd_work_items(1))) \012__attribute__((reqd_work_group_size(1, 1, 1)))\012__kernel void maxpool2d(\012    __global const float* restrict input,\012    __global float* restrict output,\012    const int in_size,\012    const int out_size\012) {\012    int k = get_global_id(0);\012    int r = get_global_id(1);\012    int c = get_global_id(2);\012    \012    int r_start = r * 2;\012    int c_start = c * 2;\012    float max_val = -1e30f;\012\012    #pragma unroll\012    for (int i = 0; i < 2; ++i) {\012        #pragma unroll\012        for (int j = 0; j < 2; ++j) {\012            int in_idx = k * (in_size * in_size) + (r_start + i) * in_size + (c_start + j);\012            float val = input[in_idx];\012            if (val > max_val) max_val = val;\012        }\012    }\012\012    output[k * (out_size * out_size) + r * out_size + c] = max_val;\012}\012\012// ==========================================================\012// Kernel 3: FC Layer ()\012// ==========================================================\012__attribute__((num_simd_work_items(1)))\012__attribute__((reqd_work_group_size(1, 1, 1)))\012__kernel void fc_layer(\012    __global const float* restrict input,\012    __global const float* restrict weight,\012    __global const float* restrict bias,\012    __global float* restrict output,\012    const int in_dim,\012    const int out_dim,\012    const int use_activation\012) {\012    int m = get_global_id(0);\012    if (m >= out_dim) return;\012\012    float sum = 0.0f;\012    \012    // :  unroll 16  8\012    // FC  DDR \012    // Unroll 8  Conv2d \012    #pragma unroll 8\012    for (int i = 0; i < in_dim; ++i) {\012        sum += input[i] * weight[m * in_dim + i];\012    }\012\012    sum += bias[m];\012    output[m] = use_activation ? activation(sum) : sum;\012}"}];