Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: platgen -p xc7k325tffg676-1 -lang verilog -intstyle default -lp
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/lib/hw/ -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
...

Read MPD definitions ...
WARNING:EDK:4088 - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core
   for architecture 'kintex7' -
   /root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.m
   hs line 136 
WARNING:EDK:4088 - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core
   for architecture 'kintex7' -
   /root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.m
   hs line 136 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
orig_family is kintex7
INFO:EDK:4130 - IPNAME: axi_hwicap, INSTANCE:axi_hwicap_0 - tcl is overriding
   PARAMETER C_FAMILY value to kintex7 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_hwicap_v2_03_a
   /data/axi_hwicap_v2_1_0.mpd line 94 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:3716 - IPNAME: nf10_bram_output_queues, INSTANCE:
   nf10_bram_output_queues_0 - Tools are updating the value of the parameter
   C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC to '1'. 
INFO:EDK:3716 - IPNAME: nf10_input_arbiter, INSTANCE: nf10_input_arbiter_0 -
   Tools are updating the value of the parameter
   C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC to '1'. 
INFO:EDK:3715 - IPNAME: openflow_datapath, INSTANCE: openflow_datapath_0 - Tools
   are unable to determine the clock frequency of the bus interface S_AXI by
   tracing the clock ports. Tools are updating the value of the parameter
   C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x4000ffff) axi_gpio_bpi_if	axi_interconnect_0
  (0x40200000-0x4020ffff) axi_hwicap_0	axi_interconnect_0
  (0x40600000-0x4060ffff) RS232	axi_interconnect_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi_interconnect_0
  (0x41400000-0x4140ffff) debug_module	axi_interconnect_0
  (0x41a00000-0x41a0ffff) axi_timebase_wdt_0	axi_interconnect_0
  (0x6a000000-0x6a00ffff) nf10_identifier_0	axi_interconnect_0
  (0x76600000-0x7660ffff) nf10_bram_output_queues_0	axi_interconnect_0
  (0x77a00000-0x77a0ffff) nf10_input_arbiter_0	axi_interconnect_0
  (0x78200000-0x7820ffff) nf1_cml_interface_0	axi_interconnect_0
  (0x78220000-0x7822ffff) nf1_cml_interface_1	axi_interconnect_0
  (0x78240000-0x7824ffff) nf1_cml_interface_2	axi_interconnect_0
  (0x78260000-0x7826ffff) nf1_cml_interface_3	axi_interconnect_0
  (0x7a040000-0x7a04ffff) mdio_0	axi_interconnect_0
  (0x7a800000-0x7a80ffff) dma_0	axi_interconnect_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/da
   ta/lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a
   /data/bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 2 master(s) : 16
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR: Interrupt_address_in -
   No driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4180 - PORT: M_AXI_ACLK, CONNECTOR: axi_interconnect_0_M_ACLK - No
   driver found. Port will be driven to GND -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 210 
WARNING:EDK:4180 - PORT: aclk, CONNECTOR: axi_interconnect_0_M_ACLK - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/pcores/o
   penflow_datapath_v1_00_a/data/openflow_datapath_v2_1_0.mpd line 80 
WARNING:EDK:4181 - PORT: util_ds_buf_0_IBUF_DS_P_pin, CONNECTOR:
   net_util_ds_buf_0_IBUF_DS_P_pin - floating connection -
   /root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.m
   hs line 61 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR: Processor_ack_out -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 132 
WARNING:EDK:4181 - PORT: CLKOUT3, CONNECTOR: clk_125_0000Mhz_90 - floating
   connection -
   /root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.m
   hs line 214 

Performing Clock DRCs...
INFO:EDK - Design contains multiple instances of clock_generator IP, all clock
   connections should be done by user. XPS Clocking Wizard supports only one
   instance of clock_generator.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111101 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_intc_v1_04_a/d
   ata/axi_intc_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_
   v3_10_c/data/lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_50_b
   /data/microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected. IRQ is generated on AXI clock.

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INTC_INFO_CONSTRAINTS:: Adding Edge interrupt constraints
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi_interconnect_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:nf1_cml_interface INSTANCE:nf1_cml_interface_0 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 258 - Copying (BBD-specified) netlist files.
IPNAME:nf1_cml_interface INSTANCE:nf1_cml_interface_1 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 287 - Copying (BBD-specified) netlist files.
IPNAME:nf1_cml_interface INSTANCE:nf1_cml_interface_2 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 315 - Copying (BBD-specified) netlist files.
IPNAME:nf1_cml_interface INSTANCE:nf1_cml_interface_3 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 343 - Copying (BBD-specified) netlist files.
IPNAME:dma INSTANCE:dma_0 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 407 - Copying (BBD-specified) netlist files.
IPNAME:openflow_datapath INSTANCE:openflow_datapath_0 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 506 - Copying (BBD-specified) netlist files.

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 72 - Copying cache implementation netlist
IPNAME:axi_intc INSTANCE:microblaze_0_intc -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 86 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 97 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 104 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 113 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 120 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 129 - Copying cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 136 - Copying cache implementation netlist
IPNAME:mdm INSTANCE:debug_module -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 160 - Copying cache implementation netlist
IPNAME:axi_timebase_wdt INSTANCE:axi_timebase_wdt_0 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 221 - Copying cache implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 242 - Copying cache implementation netlist
IPNAME:nf1_cml_interface INSTANCE:nf1_cml_interface_0 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 258 - Copying cache implementation netlist
IPNAME:nf1_cml_interface INSTANCE:nf1_cml_interface_1 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 287 - Copying cache implementation netlist
IPNAME:nf1_cml_interface INSTANCE:nf1_cml_interface_2 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 315 - Copying cache implementation netlist
IPNAME:nf1_cml_interface INSTANCE:nf1_cml_interface_3 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 343 - Copying cache implementation netlist
IPNAME:nf10_bram_output_queues INSTANCE:nf10_bram_output_queues_0 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 371 - Copying cache implementation netlist
IPNAME:nf10_input_arbiter INSTANCE:nf10_input_arbiter_0 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 389 - Copying cache implementation netlist
IPNAME:dma INSTANCE:dma_0 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 407 - Copying cache implementation netlist
IPNAME:mdio_ctrl INSTANCE:mdio_0 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 455 - Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:axi_gpio_bpi_if -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 468 - Copying cache implementation netlist
IPNAME:axi_hwicap INSTANCE:axi_hwicap_0 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 484 - Copying cache implementation netlist
IPNAME:nf10_identifier INSTANCE:nf10_identifier_0 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 495 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 129 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 173 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------
IPNAME:clock_generator INSTANCE:clock_generator_1 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 443 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 173 - Running XST synthesis
INSTANCE:axi_interconnect_0 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 234 - Running XST synthesis
INSTANCE:clock_generator_1 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 443 - Running XST synthesis
INSTANCE:openflow_datapath_0 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 506 - Running XST synthesis
INSTANCE:nf10_axis_converter_0 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 522 - Running XST synthesis
INSTANCE:nf10_axis_converter_1 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 531 - Running XST synthesis
INSTANCE:nf10_axis_converter_2 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 540 - Running XST synthesis
INSTANCE:nf10_axis_converter_3 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 549 - Running XST synthesis
INSTANCE:nf10_axis_converter_4 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 558 - Running XST synthesis
INSTANCE:nf10_axis_converter_5 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 567 - Running XST synthesis
INSTANCE:nf10_axis_converter_6 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 577 - Running XST synthesis
INSTANCE:nf10_axis_converter_7 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 586 - Running XST synthesis
INSTANCE:nf10_axis_converter_8 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 595 - Running XST synthesis
INSTANCE:nf10_axis_converter_9 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 604 - Running XST synthesis

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 173 - Running NGCBUILD
IPNAME:system_axi_interconnect_0_wrapper INSTANCE:axi_interconnect_0 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 234 - Running NGCBUILD
IPNAME:system_clock_generator_1_wrapper INSTANCE:clock_generator_1 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 443 - Running NGCBUILD
IPNAME:system_openflow_datapath_0_wrapper INSTANCE:openflow_datapath_0 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 506 - Running NGCBUILD
IPNAME:system_nf10_axis_converter_0_wrapper INSTANCE:nf10_axis_converter_0 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 522 - Running NGCBUILD
IPNAME:system_nf10_axis_converter_1_wrapper INSTANCE:nf10_axis_converter_1 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 531 - Running NGCBUILD
IPNAME:system_nf10_axis_converter_2_wrapper INSTANCE:nf10_axis_converter_2 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 540 - Running NGCBUILD
IPNAME:system_nf10_axis_converter_3_wrapper INSTANCE:nf10_axis_converter_3 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 549 - Running NGCBUILD
IPNAME:system_nf10_axis_converter_4_wrapper INSTANCE:nf10_axis_converter_4 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 558 - Running NGCBUILD
IPNAME:system_nf10_axis_converter_5_wrapper INSTANCE:nf10_axis_converter_5 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 567 - Running NGCBUILD
IPNAME:system_nf10_axis_converter_6_wrapper INSTANCE:nf10_axis_converter_6 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 577 - Running NGCBUILD
IPNAME:system_nf10_axis_converter_7_wrapper INSTANCE:nf10_axis_converter_7 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 586 - Running NGCBUILD
IPNAME:system_nf10_axis_converter_8_wrapper INSTANCE:nf10_axis_converter_8 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 595 - Running NGCBUILD
IPNAME:system_nf10_axis_converter_9_wrapper INSTANCE:nf10_axis_converter_9 -
/root/NetFPGA-1G-CML-live/contrib-projects/openflow_switch_1g_cml/hw/system.mhs
line 604 - Running NGCBUILD
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 597.00 seconds
