# Reading C:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_TV_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/signal2/lab3_image_skeleton_code_v18/DE1_SoC_TV/Sdram_Control_4Port {C:/signal2/lab3_image_skeleton_code_v18/DE1_SoC_TV/Sdram_Control_4Port/Sdram_PLL.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:00:47 on May 16,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/signal2/lab3_image_skeleton_code_v18/DE1_SoC_TV/Sdram_Control_4Port" C:/signal2/lab3_image_skeleton_code_v18/DE1_SoC_TV/Sdram_Control_4Port/Sdram_PLL.vo 
# ** Error: (vlog-7) Failed to open design unit file "C:/signal2/lab3_image_skeleton_code_v18/DE1_SoC_TV/Sdram_Control_4Port/Sdram_PLL.vo" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 18:00:47 on May 16,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/17.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./DE1_SoC_TV_run_msim_rtl_verilog.do line 8
# C:/intelFPGA/17.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/signal2/lab3_image_skeleton_code_v18/DE1_SoC_TV/Sdram_Control_4Port {C:/signal2/lab3_image_skeleton_code_v18/..."
