
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.213208                       # Number of seconds simulated
sim_ticks                                213207512000                       # Number of ticks simulated
final_tick                               4758947687000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  22246                       # Simulator instruction rate (inst/s)
host_op_rate                                    48521                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               47430678                       # Simulator tick rate (ticks/s)
host_mem_usage                                2421000                       # Number of bytes of host memory used
host_seconds                                  4495.14                       # Real time elapsed on the host
sim_insts                                   100000005                       # Number of instructions simulated
sim_ops                                     218110313                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst      1702592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data      3649856                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.inst               128                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data               128                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5352704                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst      1702592                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst          128                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total         1702720                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1686528                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1686528                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst        26603                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data        57029                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.inst                  2                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                  2                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 83636                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           26352                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                26352                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst      7985610                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     17118796                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.inst                  600                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data                  600                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                25105607                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst      7985610                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst             600                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            7986210                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           7910265                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                7910265                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           7910265                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst      7985610                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     17118796                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst                 600                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data                 600                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               33015872                       # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls                    1                       # Number of system calls
system.switch_cpus.numCycles                213207503                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         66399565                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     66399565                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect      8384908                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups      34351494                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits         25926407                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS                0                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles     56713074                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              309352196                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            66399565                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     25926407                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              92837487                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        41850624                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles       29498396                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles          267                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         5715                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles            8                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines          47930343                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       5532049                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    212514235                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.686526                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.388208                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        121141109     57.00%     57.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          3553125      1.67%     58.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          2819724      1.33%     60.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          5433703      2.56%     62.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          5317053      2.50%     65.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         18362116      8.64%     73.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          5001607      2.35%     76.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          4743479      2.23%     78.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         46142319     21.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    212514235                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.311432                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.450944                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         69954226                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      24620270                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          78056670                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       6423780                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       33459288                       # Number of cycles decode is squashing
system.switch_cpus.decode.DecodedInsts      532403296                       # Number of instructions handled by decode
system.switch_cpus.rename.SquashCycles       33459288                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         79715640                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         1709629                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles          822                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          74634462                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      22994393                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      482934543                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          4995                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       19902954                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents       1933309                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents          465                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands    513289953                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    1156832455                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1156503441                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups       329014                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps     235289356                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        278000532                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts          144                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          138                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          46095676                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     50462916                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     29714627                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      2122688                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1116852                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          439168576                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        45161                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         264896042                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued     62294371                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    220464035                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    433790026                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        25920                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    212514235                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.246486                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.961156                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     78427394     36.90%     36.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3277640      1.54%     38.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    130809201     61.55%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    212514235                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass     11358879      4.29%      4.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     201794182     76.18%     80.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     80.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     80.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        69684      0.03%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     30380371     11.47%     91.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     21292926      8.04%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      264896042                       # Type of FU issued
system.switch_cpus.iq.rate                   1.242433                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    804417857                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    659518369                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    261037750                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads       182831                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes       166010                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        85299                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      253450756                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses           86407                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      1470000                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     24760768                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1521                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         6694                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      9818360                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         1325                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked          284                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       33459288                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          450583                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         46349                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    439213737                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       342838                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      50462916                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     29714627                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          476                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          10576                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents          7747                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         6694                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      2136024                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      6479738                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      8615762                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     262991064                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      29495598                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1904976                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             50390012                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         30454451                       # Number of branches executed
system.switch_cpus.iew.exec_stores           20894414                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.233498                       # Inst execution rate
system.switch_cpus.iew.wb_sent              261938898                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             261123049                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         175177710                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         293986985                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.224737                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.595869                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    221104748                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        19241                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      8385103                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    179054947                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.218119                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.629988                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     89271785     49.86%     49.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     28182596     15.74%     65.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     27995293     15.64%     81.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     17024325      9.51%     90.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      9763539      5.45%     96.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      2217842      1.24%     97.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1563611      0.87%     98.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       948532      0.53%     98.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2087424      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    179054947                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      218110305                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               45598398                       # Number of memory references committed
system.switch_cpus.commit.loads              25702138                       # Number of loads committed
system.switch_cpus.commit.membars               19240                       # Number of memory barriers committed
system.switch_cpus.commit.branches           28839648                       # Number of branches committed
system.switch_cpus.commit.fp_insts              81085                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         217606510                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       2087424                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            616182576                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           911937915                       # The number of ROB writes
system.switch_cpus.timesIdled                  106490                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  693268                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps             218110305                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       2.132075                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.132075                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.469027                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.469027                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        520668311                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       285902581                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads            142892                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            70450                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads       103568322                       # number of misc regfile reads
system.l2.replacements                          50872                       # number of replacements
system.l2.tagsinuse                      26324.586523                       # Cycle average of tags in use
system.l2.total_refs                          1962633                       # Total number of references to valid blocks.
system.l2.sampled_refs                          83529                       # Sample count of references to valid blocks.
system.l2.avg_refs                          23.496426                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         11247.066315                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst   10355.482198                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data    4719.969224                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               2.000000                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data               0.068785                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.343233                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.316024                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.144042                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000061                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.000002                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.803363                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst      1055535                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data       459481                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1515016                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           491248                       # number of Writeback hits
system.l2.Writeback_hits::total                491248                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data          147                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  147                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data        77468                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 77468                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst       1055535                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data        536949                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1592484                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      1055535                       # number of overall hits
system.l2.overall_hits::switch_cpus.data       536949                       # number of overall hits
system.l2.overall_hits::total                 1592484                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        26610                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        15572                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.inst                  2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                  1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 42185                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           30                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 30                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data        41465                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu.data                1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               41466                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        26610                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        57037                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.inst                   2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                   2                       # number of demand (read+write) misses
system.l2.demand_misses::total                  83651                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        26610                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        57037                       # number of overall misses
system.l2.overall_misses::cpu.inst                  2                       # number of overall misses
system.l2.overall_misses::cpu.data                  2                       # number of overall misses
system.l2.overall_misses::total                 83651                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   1386693500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    820818997                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2207512497                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data       468000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       468000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   2157322000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2157322000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   1386693500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   2978140997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4364834497                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   1386693500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   2978140997                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4364834497                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst      1082145                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data       475053                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.inst                2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data                1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1557201                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       491248                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            491248                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data          177                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              177                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       118933                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data              1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            118934                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      1082145                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data       593986                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.inst                 2                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data                 2                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1676135                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      1082145                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data       593986                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.inst                2                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data                2                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1676135                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.024590                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.032780                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.027090                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.169492                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.169492                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.348642                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.348647                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.024590                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.096024                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.049907                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.024590                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.096024                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.049907                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 52111.743705                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 52711.212240                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52329.323148                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data        15600                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        15600                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 52027.541300                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52026.286596                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 52111.743705                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 52214.194242                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52179.107207                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 52111.743705                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 52214.194242                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52179.107207                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                26352                       # number of writebacks
system.l2.writebacks::total                     26352                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus.inst            7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                  7                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus.inst        26603                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        15572                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            42175                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           30                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            30                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        41465                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          41465                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        26603                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        57037                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             83640                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        26603                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        57037                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            83640                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   1067254000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    633921497                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1701175497                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data      1200000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1200000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   1659722500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1659722500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   1067254000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   2293643997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3360897997                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   1067254000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   2293643997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3360897997                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.024584                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.032780                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.027084                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.169492                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.169492                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.348642                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.348639                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.024584                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.096024                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.049901                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.024584                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.096024                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.049901                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 40117.806262                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 40709.060943                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40336.111369                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        40000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        40000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 40027.071024                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40027.071024                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 40117.806262                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 40213.265021                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40182.902881                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 40117.806262                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 40213.265021                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40182.902881                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.numCycles                               10                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           4                       # Number of instructions committed
system.cpu.committedOps                             8                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     8                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            8                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                  15                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  8                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_load_insts                           1                       # Number of load instructions
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                         10                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                1082001                       # number of replacements
system.cpu.icache.tagsinuse                510.708118                       # Cycle average of tags in use
system.cpu.icache.total_refs                 46830830                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                1082513                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                  43.261217                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle           4548089546000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst   510.571253                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst       0.136865                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.997209                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.000267                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.997477                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     46830826                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::cpu.inst            4                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        46830830                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     46830826                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::cpu.inst             4                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         46830830                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     46830826                       # number of overall hits
system.cpu.icache.overall_hits::cpu.inst            4                       # number of overall hits
system.cpu.icache.overall_hits::total        46830830                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      1099517                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1099519                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      1099517                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1099519                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      1099517                       # number of overall misses
system.cpu.icache.overall_misses::cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::total       1099519                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  17601379999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  17601379999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  17601379999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  17601379999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  17601379999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  17601379999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     47930343                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::cpu.inst            6                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     47930349                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     47930343                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::cpu.inst            6                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     47930349                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     47930343                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst            6                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     47930349                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.022940                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.333333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.022940                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.022940                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.333333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.022940                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.022940                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.333333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.022940                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 16008.283636                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 16008.254518                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 16008.283636                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 16008.254518                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 16008.283636                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 16008.254518                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          158                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                26                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     6.076923                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        16821                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        16821                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        16821                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        16821                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        16821                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        16821                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      1082696                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1082696                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      1082696                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1082696                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      1082696                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1082696                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  14115504499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  14115504499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  14115504499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  14115504499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  14115504499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  14115504499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.022589                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.022589                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.022589                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.022589                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.022589                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.022589                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 13037.366444                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13037.366444                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 13037.366444                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13037.366444                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 13037.366444                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13037.366444                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 592964                       # number of replacements
system.cpu.dcache.tagsinuse               1023.047986                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 46783989                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 593988                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  78.762515                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           4550879374000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data  1023.039956                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data       0.008030                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.999062                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.000008                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999070                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data     27006913                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        27006913                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     19776882                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19776882                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     46783795                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         46783795                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     46783795                       # number of overall hits
system.cpu.dcache.overall_hits::total        46783795                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       770164                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        770165                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       119402                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       119403                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       889566                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         889568                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       889566                       # number of overall misses
system.cpu.dcache.overall_misses::cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::total        889568                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  11669517000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11669517000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   3535330500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3535330500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  15204847500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  15204847500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  15204847500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  15204847500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     27777077                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27777078                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     19896284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     19896285                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     47673361                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     47673363                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     47673361                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     47673363                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.027727                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027727                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.006001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006001                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.018660                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018660                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.018660                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018660                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 15151.989706                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15151.970032                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 29608.637209                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 29608.389236                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 17092.433276                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17092.394848                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 17092.433276                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17092.394848                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2632                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               444                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     5.927928                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       491248                       # number of writebacks
system.cpu.dcache.writebacks::total            491248                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       295021                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       295021                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data          384                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          384                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data       295405                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       295405                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data       295405                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       295405                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       475143                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       475143                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       119018                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       119018                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data       594161                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       594161                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data       594161                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       594161                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   6376968000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6376968000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   3172861000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3172861000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   9549829000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9549829000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   9549829000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9549829000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.017106                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017106                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.005982                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005982                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.012463                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012463                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.012463                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012463                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 13421.155315                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13421.155315                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 26658.665076                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 26658.665076                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 16072.796767                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16072.796767                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 16072.796767                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16072.796767                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
