module top_module(
    input clk,
    input reset,    // Active-high synchronous reset to 32'h1
    output [31:0] q
); 
    always@(posedge clk) begin
        if (reset) begin
            q<=32'h1;
        end
        else begin
            q[0]<=q[0]^q[1];
            q[1]<=q[0]^q[2];
            q[2]<=q[3];
            q[3]<=q[4];
            q[4]<=q[5];
            q[5]<=q[6];
            q[6]<=q[7];
            q[7]<=q[8];
            q[8]<=q[9];
            q[9]<=q[10];
            q[10]<=q[11];
            q[11]<=q[12];
            q[12]<=q[13];
            q[13]<=q[14];
            q[14]<=q[15];
            q[15]<=q[16];
            q[16]<=q[17];
            q[17]<=q[18];
            q[18]<=q[19];
            q[19]<=q[20];
            q[20]<=q[21];
            q[21]<=q[0]^q[22];
            q[22]<=q[23];
            q[23]<=q[24];
            q[24]<=q[25];
            q[25]<=q[26];
            q[26]<=q[27];
            q[27]<=q[28];
            q[28]<=q[29];
            q[29]<=q[30];
            q[30]<=q[31];
            q[31]<=q[0];
        end
    end
                     
            
            

endmodule
