[05/29 04:24:33      0s] 
[05/29 04:24:33      0s] Cadence Innovus(TM) Implementation System.
[05/29 04:24:33      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/29 04:24:33      0s] 
[05/29 04:24:33      0s] Version:	v21.17-s075_1, built Wed Mar 15 11:17:40 PDT 2023
[05/29 04:24:33      0s] Options:	-no_gui -batch -execute restoreDesign /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat des3; source /home/yl996/proj/mcp-eda-example/scripts/FreePDK45/backend/4_place.tcl; report_placement > pnr_reports/check_place.out -files /home/yl996/proj/mcp-eda-example/config.tcl /home/yl996/proj/mcp-eda-example/scripts/FreePDK45/tech.tcl /home/yl996/proj/mcp-eda-example/scripts/FreePDK45/backend/4_place.tcl 
[05/29 04:24:33      0s] Date:		Thu May 29 04:24:33 2025
[05/29 04:24:33      0s] Host:		hl279-cmp-00.egr.duke.edu (x86_64 w/Linux 4.18.0-513.18.1.el8_9.x86_64) (12cores*48cpus*Intel(R) Xeon(R) CPU E5-2687W v4 @ 3.00GHz 30720KB)
[05/29 04:24:34      0s] OS:		Red Hat Enterprise Linux 8.9 (Ootpa)
[05/29 04:24:34      0s] 
[05/29 04:24:34      0s] License:
[05/29 04:24:34      0s] 		[04:24:34.228746] Configured Lic search path (21.01-s002): 27400@license06.egr.duke.edu:27500@license01.egr.duke.edu

[05/29 04:24:34      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[05/29 04:24:34      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/29 04:24:48     14s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.17-s075_1 (64bit) 03/15/2023 11:17 (Linux 3.10.0-693.el7.x86_64)
[05/29 04:24:50     16s] @(#)CDS: NanoRoute 21.17-s075_1 NR230308-2354/21_17-UB (database version 18.20.604) {superthreading v2.17}
[05/29 04:24:50     16s] @(#)CDS: AAE 21.17-s026 (64bit) 03/15/2023 (Linux 3.10.0-693.el7.x86_64)
[05/29 04:24:50     16s] @(#)CDS: CTE 21.17-s025_1 () Mar 14 2023 11:00:06 ( )
[05/29 04:24:50     16s] @(#)CDS: SYNTECH 21.17-s007_1 () Feb 20 2023 06:56:35 ( )
[05/29 04:24:50     16s] @(#)CDS: CPE v21.17-s068
[05/29 04:24:50     16s] @(#)CDS: IQuantus/TQuantus 21.1.1-s939 (64bit) Wed Nov 9 09:34:24 PST 2022 (Linux 3.10.0-693.el7.x86_64)
[05/29 04:24:50     16s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[05/29 04:24:50     16s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[05/29 04:24:50     16s] @(#)CDS: RCDB 11.15.0
[05/29 04:24:50     16s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[05/29 04:24:50     16s] @(#)CDS: SystemPlanner-21.17Rel-10251 (21.17) (2023-02-02 17:22:51+0800)
[05/29 04:24:50     16s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_3053837_hl279-cmp-00.egr.duke.edu_yl996_VsBmY6.

[05/29 04:24:50     16s] Change the soft stacksize limit to 0.2%RAM (1030 mbytes). Set global soft_stack_size_limit to change the value.
[05/29 04:24:52     18s] 
[05/29 04:24:52     18s] **INFO:  MMMC transition support version v31-84 
[05/29 04:24:52     18s] 
[05/29 04:24:52     18s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/29 04:24:52     18s] <CMD> suppressMessage ENCEXT-2799
[05/29 04:24:52     18s] Executing cmd 'restoreDesign /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat des3; source /home/yl996/proj/mcp-eda-example/scripts/FreePDK45/backend/4_place.tcl; report_placement > pnr_reports/check_place.out' ...
[05/29 04:24:52     18s] <CMD> restoreDesign /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat des3
[05/29 04:24:52     18s] #% Begin load design ... (date=05/29 04:24:52, mem=905.1M)
[05/29 04:24:52     18s] Loading design 'des3' saved by 'Innovus' '21.17-s075_1' on 'Thu May 29 04:24:31 2025'.
[05/29 04:24:53     18s] % Begin Load MMMC data ... (date=05/29 04:24:53, mem=908.3M)
[05/29 04:24:53     18s] % End Load MMMC data ... (date=05/29 04:24:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=909.2M, current mem=909.2M)
[05/29 04:24:53     18s] 
[05/29 04:24:53     18s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/NangateOpenCellLibrary.lef ...
[05/29 04:24:53     18s] Set DBUPerIGU to M2 pitch 380.
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1rw0r_1024x136_17.lef ...
[05/29 04:24:53     19s] **ERROR: (IMPLF-82):	The y coordinate value 61.3175
in pin 'addr0[2]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 61.4525
in pin 'addr0[2]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 64.0475
in pin 'addr0[3]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 64.1825
in pin 'addr0[3]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 66.2575
in pin 'addr0[4]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 66.3925
in pin 'addr0[4]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 68.9875
in pin 'addr0[5]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 69.1225
in pin 'addr0[5]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 71.1975
in pin 'addr0[6]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 71.3325
in pin 'addr0[6]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 73.9275
in pin 'addr0[7]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 74.0625
in pin 'addr0[7]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 76.1375
in pin 'addr0[8]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 76.2725
in pin 'addr0[8]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 78.8675
in pin 'addr0[9]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 79.0025
in pin 'addr0[9]' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 5.6775
in pin 'csb0' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 5.8125
in pin 'csb0' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 8.4075
in pin 'web0' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**ERROR: (IMPLF-82):	The y coordinate value 8.5425
in pin 'web0' in macro 'freepdk45_sram_1rw0r_1024x136_17' is not on Manufacturing Grid.
This is likely to result in placement/routing that cannot be manufactured. Check the manufacturing grid defined in the technology LEF file (MANUFACTURINGGRID) and make sure the value is an integral multiple of the grid.
**WARN: (EMS-27):	Message (IMPLF-82) has exceeded the current message display limit of 20.
[05/29 04:24:53     19s] To increase the message display limit, refer to the product command reference manual.
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1rw0r_128x44.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1rw0r_20x64.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1rw0r_22x64.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1rw0r_256x64.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1rw0r_45x512.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1rw0r_512x45.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1rw0r_512x64.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1rw0r_64x160_20.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1rw0r_64x176_22.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1rw0r_64x20_64.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1rw0r_64x40_20.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1rw0r_64x44_22.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1rw0r_64x512.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1rw0r_64x80_20.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1rw0r_64x88_22.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1w1r_11x128.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1w1r_120x16.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1w1r_128x120_30.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1w1r_128x124_31.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1w1r_128x32_32.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1w1r_128x40.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1w1r_128x44_11.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1w1r_128x4_1.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1w1r_128x52_13.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1w1r_128x56_14.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1w1r_12x256.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1w1r_13x128.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1w1r_14x128.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1w1r_16x120.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1w1r_16x32_32.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1w1r_16x72.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1w1r_2048x8_2.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1w1r_256x128_64.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1w1r_256x48_12.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1w1r_256x4_1.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1w1r_27x96_32.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1w1r_28x128_32.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1w1r_31x128.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1w1r_32x120.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1w1r_32x128_32.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1w1r_32x240.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1w1r_32x32.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1w1r_32x32_32.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1w1r_32x64_32.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1w1r_32x72.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1w1r_32x96_32.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1w1r_34x128_32.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1w1r_38x96_32.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1w1r_40x128.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1w1r_40x240.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1w1r_40x64_32.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1w1r_40x72.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1w1r_48x32_32.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1w1r_512x64_64.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1w1r_64x32_32.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1w1r_64x512.lef ...
[05/29 04:24:53     19s] 
[05/29 04:24:53     19s] Loading LEF file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/lef/freepdk45_sram_1w1r_96x32_32.lef ...
[05/29 04:24:53     19s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[05/29 04:24:53     19s] Loading view definition file from /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/viewDefinition.tcl
[05/29 04:24:53     19s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_slow_ccs.lib' ...
[05/29 04:24:55     20s] Read 134 cells in library 'NangateOpenCellLibrary' 
[05/29 04:24:55     20s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_1024x136_17/freepdk45_sram_1rw0r_1024x136_17_SS_0p95V_125C.lib' ...
[05/29 04:24:55     21s] Read 1 cells in library 'freepdk45_sram_1rw0r_1024x136_17_SS_0p95V_125C_lib' 
[05/29 04:24:55     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_128x44/freepdk45_sram_1rw0r_128x44_SS_0p95V_125C.lib' ...
[05/29 04:24:55     21s] Read 1 cells in library 'freepdk45_sram_1rw0r_128x44_SS_0p95V_125C_lib' 
[05/29 04:24:55     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_20x64/freepdk45_sram_1rw0r_20x64_SS_0p95V_125C.lib' ...
[05/29 04:24:55     21s] Read 1 cells in library 'freepdk45_sram_1rw0r_20x64_SS_0p95V_125C_lib' 
[05/29 04:24:55     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_22x64/freepdk45_sram_1rw0r_22x64_SS_0p95V_125C.lib' ...
[05/29 04:24:55     21s] Read 1 cells in library 'freepdk45_sram_1rw0r_22x64_SS_0p95V_125C_lib' 
[05/29 04:24:55     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_256x64/freepdk45_sram_1rw0r_256x64_SS_0p95V_125C.lib' ...
[05/29 04:24:55     21s] Read 1 cells in library 'freepdk45_sram_1rw0r_256x64_SS_0p95V_125C_lib' 
[05/29 04:24:55     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_45x512/freepdk45_sram_1rw0r_45x512_SS_0p95V_125C.lib' ...
[05/29 04:24:55     21s] Read 1 cells in library 'freepdk45_sram_1rw0r_45x512_SS_0p95V_125C_lib' 
[05/29 04:24:55     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_512x45/freepdk45_sram_1rw0r_512x45_SS_0p95V_125C.lib' ...
[05/29 04:24:55     21s] Read 1 cells in library 'freepdk45_sram_1rw0r_512x45_SS_0p95V_125C_lib' 
[05/29 04:24:55     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_512x64/freepdk45_sram_1rw0r_512x64_SS_0p95V_125C.lib' ...
[05/29 04:24:55     21s] Read 1 cells in library 'freepdk45_sram_1rw0r_512x64_SS_0p95V_125C_lib' 
[05/29 04:24:55     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x160_20/freepdk45_sram_1rw0r_64x160_20_SS_0p95V_125C.lib' ...
[05/29 04:24:55     21s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x160_20_SS_0p95V_125C_lib' 
[05/29 04:24:55     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x176_22/freepdk45_sram_1rw0r_64x176_22_SS_0p95V_125C.lib' ...
[05/29 04:24:55     21s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x176_22_SS_0p95V_125C_lib' 
[05/29 04:24:55     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x20_64/freepdk45_sram_1rw0r_64x20_64_SS_0p95V_125C.lib' ...
[05/29 04:24:55     21s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x20_64_SS_0p95V_125C_lib' 
[05/29 04:24:55     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x40_20/freepdk45_sram_1rw0r_64x40_20_SS_0p95V_125C.lib' ...
[05/29 04:24:55     21s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x40_20_SS_0p95V_125C_lib' 
[05/29 04:24:55     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x44_22/freepdk45_sram_1rw0r_64x44_22_SS_0p95V_125C.lib' ...
[05/29 04:24:55     21s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x44_22_SS_0p95V_125C_lib' 
[05/29 04:24:55     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x512/freepdk45_sram_1rw0r_64x512_SS_0p95V_125C.lib' ...
[05/29 04:24:55     21s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x512_SS_0p95V_125C_lib' 
[05/29 04:24:55     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x80_20/freepdk45_sram_1rw0r_64x80_20_SS_0p95V_125C.lib' ...
[05/29 04:24:55     21s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x80_20_SS_0p95V_125C_lib' 
[05/29 04:24:55     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x88_22/freepdk45_sram_1rw0r_64x88_22_SS_0p95V_125C.lib' ...
[05/29 04:24:55     21s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x88_22_SS_0p95V_125C_lib' 
[05/29 04:24:55     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_120x16/freepdk45_sram_1w1r_120x16_SS_0p95V_125C.lib' ...
[05/29 04:24:55     21s] Read 1 cells in library 'freepdk45_sram_1w1r_120x16_SS_0p95V_125C_lib' 
[05/29 04:24:55     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x120_30/freepdk45_sram_1w1r_128x120_30_SS_0p95V_125C.lib' ...
[05/29 04:24:55     21s] Read 1 cells in library 'freepdk45_sram_1w1r_128x120_30_SS_0p95V_125C_lib' 
[05/29 04:24:55     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x124_31/freepdk45_sram_1w1r_128x124_31_SS_0p95V_125C.lib' ...
[05/29 04:24:55     21s] Read 1 cells in library 'freepdk45_sram_1w1r_128x124_31_SS_0p95V_125C_lib' 
[05/29 04:24:55     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x32_32/freepdk45_sram_1w1r_128x32_32_SS_0p95V_125C.lib' ...
[05/29 04:24:55     21s] Read 1 cells in library 'freepdk45_sram_1w1r_128x32_32_SS_0p95V_125C_lib' 
[05/29 04:24:55     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x40/freepdk45_sram_1w1r_128x40_SS_0p95V_125C.lib' ...
[05/29 04:24:55     21s] Read 1 cells in library 'freepdk45_sram_1w1r_128x40_SS_0p95V_125C_lib' 
[05/29 04:24:55     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x44_11/freepdk45_sram_1w1r_128x44_11_SS_0p95V_125C.lib' ...
[05/29 04:24:55     21s] Read 1 cells in library 'freepdk45_sram_1w1r_128x44_11_SS_0p95V_125C_lib' 
[05/29 04:24:55     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x4_1/freepdk45_sram_1w1r_128x4_1_SS_0p95V_125C.lib' ...
[05/29 04:24:55     21s] Read 1 cells in library 'freepdk45_sram_1w1r_128x4_1_SS_0p95V_125C_lib' 
[05/29 04:24:55     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x52_13/freepdk45_sram_1w1r_128x52_13_SS_0p95V_125C.lib' ...
[05/29 04:24:55     21s] Read 1 cells in library 'freepdk45_sram_1w1r_128x52_13_SS_0p95V_125C_lib' 
[05/29 04:24:55     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x56_14/freepdk45_sram_1w1r_128x56_14_SS_0p95V_125C.lib' ...
[05/29 04:24:55     21s] Read 1 cells in library 'freepdk45_sram_1w1r_128x56_14_SS_0p95V_125C_lib' 
[05/29 04:24:55     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_16x120/freepdk45_sram_1w1r_16x120_SS_0p95V_125C.lib' ...
[05/29 04:24:55     21s] Read 1 cells in library 'freepdk45_sram_1w1r_16x120_SS_0p95V_125C_lib' 
[05/29 04:24:55     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_16x32_32/freepdk45_sram_1w1r_16x32_32_SS_0p95V_125C.lib' ...
[05/29 04:24:55     21s] Read 1 cells in library 'freepdk45_sram_1w1r_16x32_32_SS_0p95V_125C_lib' 
[05/29 04:24:55     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_16x72/freepdk45_sram_1w1r_16x72_SS_0p95V_125C.lib' ...
[05/29 04:24:55     21s] Read 1 cells in library 'freepdk45_sram_1w1r_16x72_SS_0p95V_125C_lib' 
[05/29 04:24:55     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_2048x8_2/freepdk45_sram_1w1r_2048x8_2_SS_0p95V_125C.lib' ...
[05/29 04:24:55     21s] Read 1 cells in library 'freepdk45_sram_1w1r_2048x8_2_SS_0p95V_125C_lib' 
[05/29 04:24:55     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_256x128_64/freepdk45_sram_1w1r_256x128_64_SS_0p95V_125C.lib' ...
[05/29 04:24:55     21s] Read 1 cells in library 'freepdk45_sram_1w1r_256x128_64_SS_0p95V_125C_lib' 
[05/29 04:24:55     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_256x48_12/freepdk45_sram_1w1r_256x48_12_SS_0p95V_125C.lib' ...
[05/29 04:24:55     21s] Read 1 cells in library 'freepdk45_sram_1w1r_256x48_12_SS_0p95V_125C_lib' 
[05/29 04:24:55     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_256x4_1/freepdk45_sram_1w1r_256x4_1_SS_0p95V_125C.lib' ...
[05/29 04:24:55     21s] Read 1 cells in library 'freepdk45_sram_1w1r_256x4_1_SS_0p95V_125C_lib' 
[05/29 04:24:55     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_27x96_32/freepdk45_sram_1w1r_27x96_32_SS_0p95V_125C.lib' ...
[05/29 04:24:55     21s] Read 1 cells in library 'freepdk45_sram_1w1r_27x96_32_SS_0p95V_125C_lib' 
[05/29 04:24:55     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_28x128_32/freepdk45_sram_1w1r_28x128_32_SS_0p95V_125C.lib' ...
[05/29 04:24:55     21s] Read 1 cells in library 'freepdk45_sram_1w1r_28x128_32_SS_0p95V_125C_lib' 
[05/29 04:24:55     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_31x128/freepdk45_sram_1w1r_31x128_SS_0p95V_125C.lib' ...
[05/29 04:24:55     21s] Read 1 cells in library 'freepdk45_sram_1w1r_31x128_SS_0p95V_125C_lib' 
[05/29 04:24:55     21s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x120/freepdk45_sram_1w1r_32x120_SS_0p95V_125C.lib' ...
[05/29 04:24:55     22s] Read 1 cells in library 'freepdk45_sram_1w1r_32x120_SS_0p95V_125C_lib' 
[05/29 04:24:55     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x128_32/freepdk45_sram_1w1r_32x128_32_SS_0p95V_125C.lib' ...
[05/29 04:24:55     22s] Read 1 cells in library 'freepdk45_sram_1w1r_32x128_32_SS_0p95V_125C_lib' 
[05/29 04:24:55     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x240/freepdk45_sram_1w1r_32x240_SS_0p95V_125C.lib' ...
[05/29 04:24:55     22s] Read 1 cells in library 'freepdk45_sram_1w1r_32x240_SS_0p95V_125C_lib' 
[05/29 04:24:55     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x32/freepdk45_sram_1w1r_32x32_SS_0p95V_125C.lib' ...
[05/29 04:24:55     22s] Read 1 cells in library 'freepdk45_sram_1w1r_32x32_SS_0p95V_125C_lib' 
[05/29 04:24:55     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x32_32/freepdk45_sram_1w1r_32x32_32_SS_0p95V_125C.lib' ...
[05/29 04:24:55     22s] Read 1 cells in library 'freepdk45_sram_1w1r_32x32_32_SS_0p95V_125C_lib' 
[05/29 04:24:55     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x64_32/freepdk45_sram_1w1r_32x64_32_SS_0p95V_125C.lib' ...
[05/29 04:24:55     22s] Read 1 cells in library 'freepdk45_sram_1w1r_32x64_32_SS_0p95V_125C_lib' 
[05/29 04:24:55     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x72/freepdk45_sram_1w1r_32x72_SS_0p95V_125C.lib' ...
[05/29 04:24:55     22s] Read 1 cells in library 'freepdk45_sram_1w1r_32x72_SS_0p95V_125C_lib' 
[05/29 04:24:55     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x96_32/freepdk45_sram_1w1r_32x96_32_SS_0p95V_125C.lib' ...
[05/29 04:24:55     22s] Read 1 cells in library 'freepdk45_sram_1w1r_32x96_32_SS_0p95V_125C_lib' 
[05/29 04:24:55     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_34x128_32/freepdk45_sram_1w1r_34x128_32_SS_0p95V_125C.lib' ...
[05/29 04:24:55     22s] Read 1 cells in library 'freepdk45_sram_1w1r_34x128_32_SS_0p95V_125C_lib' 
[05/29 04:24:55     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_38x96_32/freepdk45_sram_1w1r_38x96_32_SS_0p95V_125C.lib' ...
[05/29 04:24:55     22s] Read 1 cells in library 'freepdk45_sram_1w1r_38x96_32_SS_0p95V_125C_lib' 
[05/29 04:24:55     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x128/freepdk45_sram_1w1r_40x128_SS_0p95V_125C.lib' ...
[05/29 04:24:55     22s] Read 1 cells in library 'freepdk45_sram_1w1r_40x128_SS_0p95V_125C_lib' 
[05/29 04:24:55     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x240/freepdk45_sram_1w1r_40x240_SS_0p95V_125C.lib' ...
[05/29 04:24:55     22s] Read 1 cells in library 'freepdk45_sram_1w1r_40x240_SS_0p95V_125C_lib' 
[05/29 04:24:55     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x64_32/freepdk45_sram_1w1r_40x64_32_SS_0p95V_125C.lib' ...
[05/29 04:24:56     22s] Read 1 cells in library 'freepdk45_sram_1w1r_40x64_32_SS_0p95V_125C_lib' 
[05/29 04:24:56     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x72/freepdk45_sram_1w1r_40x72_SS_0p95V_125C.lib' ...
[05/29 04:24:56     22s] Read 1 cells in library 'freepdk45_sram_1w1r_40x72_SS_0p95V_125C_lib' 
[05/29 04:24:56     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_48x32_32/freepdk45_sram_1w1r_48x32_32_SS_0p95V_125C.lib' ...
[05/29 04:24:56     22s] Read 1 cells in library 'freepdk45_sram_1w1r_48x32_32_SS_0p95V_125C_lib' 
[05/29 04:24:56     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_512x64_64/freepdk45_sram_1w1r_512x64_64_SS_0p95V_125C.lib' ...
[05/29 04:24:56     22s] Read 1 cells in library 'freepdk45_sram_1w1r_512x64_64_SS_0p95V_125C_lib' 
[05/29 04:24:56     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_64x32_32/freepdk45_sram_1w1r_64x32_32_SS_0p95V_125C.lib' ...
[05/29 04:24:56     22s] Read 1 cells in library 'freepdk45_sram_1w1r_64x32_32_SS_0p95V_125C_lib' 
[05/29 04:24:56     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_64x512/freepdk45_sram_1w1r_64x512_SS_0p95V_125C.lib' ...
[05/29 04:24:56     22s] Read 1 cells in library 'freepdk45_sram_1w1r_64x512_SS_0p95V_125C_lib' 
[05/29 04:24:56     22s] Reading slow timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_96x32_32/freepdk45_sram_1w1r_96x32_32_SS_0p95V_125C.lib' ...
[05/29 04:24:56     22s] Read 1 cells in library 'freepdk45_sram_1w1r_96x32_32_SS_0p95V_125C_lib' 
[05/29 04:24:56     22s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_fast_ccs.lib' ...
[05/29 04:24:57     24s] Read 134 cells in library 'NangateOpenCellLibrary' 
[05/29 04:24:57     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_1024x136_17/freepdk45_sram_1rw0r_1024x136_17_FF_1p25V_0C.lib' ...
[05/29 04:24:57     24s] Read 1 cells in library 'freepdk45_sram_1rw0r_1024x136_17_FF_1p25V_0C_lib' 
[05/29 04:24:57     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_128x44/freepdk45_sram_1rw0r_128x44_FF_1p25V_0C.lib' ...
[05/29 04:24:57     24s] Read 1 cells in library 'freepdk45_sram_1rw0r_128x44_FF_1p25V_0C_lib' 
[05/29 04:24:57     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_20x64/freepdk45_sram_1rw0r_20x64_FF_1p25V_0C.lib' ...
[05/29 04:24:57     24s] Read 1 cells in library 'freepdk45_sram_1rw0r_20x64_FF_1p25V_0C_lib' 
[05/29 04:24:57     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_22x64/freepdk45_sram_1rw0r_22x64_FF_1p25V_0C.lib' ...
[05/29 04:24:57     24s] Read 1 cells in library 'freepdk45_sram_1rw0r_22x64_FF_1p25V_0C_lib' 
[05/29 04:24:57     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_256x64/freepdk45_sram_1rw0r_256x64_FF_1p25V_0C.lib' ...
[05/29 04:24:57     24s] Read 1 cells in library 'freepdk45_sram_1rw0r_256x64_FF_1p25V_0C_lib' 
[05/29 04:24:57     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_45x512/freepdk45_sram_1rw0r_45x512_FF_1p25V_0C.lib' ...
[05/29 04:24:58     24s] Read 1 cells in library 'freepdk45_sram_1rw0r_45x512_FF_1p25V_0C_lib' 
[05/29 04:24:58     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_512x45/freepdk45_sram_1rw0r_512x45_FF_1p25V_0C.lib' ...
[05/29 04:24:58     24s] Read 1 cells in library 'freepdk45_sram_1rw0r_512x45_FF_1p25V_0C_lib' 
[05/29 04:24:58     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_512x64/freepdk45_sram_1rw0r_512x64_FF_1p25V_0C.lib' ...
[05/29 04:24:58     24s] Read 1 cells in library 'freepdk45_sram_1rw0r_512x64_FF_1p25V_0C_lib' 
[05/29 04:24:58     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x160_20/freepdk45_sram_1rw0r_64x160_20_FF_1p25V_0C.lib' ...
[05/29 04:24:58     24s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x160_20_FF_1p25V_0C_lib' 
[05/29 04:24:58     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x176_22/freepdk45_sram_1rw0r_64x176_22_FF_1p25V_0C.lib' ...
[05/29 04:24:58     24s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x176_22_FF_1p25V_0C_lib' 
[05/29 04:24:58     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x20_64/freepdk45_sram_1rw0r_64x20_64_FF_1p25V_0C.lib' ...
[05/29 04:24:58     24s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x20_64_FF_1p25V_0C_lib' 
[05/29 04:24:58     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x40_20/freepdk45_sram_1rw0r_64x40_20_FF_1p25V_0C.lib' ...
[05/29 04:24:58     24s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x40_20_FF_1p25V_0C_lib' 
[05/29 04:24:58     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x44_22/freepdk45_sram_1rw0r_64x44_22_FF_1p25V_0C.lib' ...
[05/29 04:24:58     24s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x44_22_FF_1p25V_0C_lib' 
[05/29 04:24:58     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x512/freepdk45_sram_1rw0r_64x512_FF_1p25V_0C.lib' ...
[05/29 04:24:58     24s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x512_FF_1p25V_0C_lib' 
[05/29 04:24:58     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x80_20/freepdk45_sram_1rw0r_64x80_20_FF_1p25V_0C.lib' ...
[05/29 04:24:58     24s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x80_20_FF_1p25V_0C_lib' 
[05/29 04:24:58     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1rw0r_64x88_22/freepdk45_sram_1rw0r_64x88_22_FF_1p25V_0C.lib' ...
[05/29 04:24:58     24s] Read 1 cells in library 'freepdk45_sram_1rw0r_64x88_22_FF_1p25V_0C_lib' 
[05/29 04:24:58     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_120x16/freepdk45_sram_1w1r_120x16_FF_1p25V_0C.lib' ...
[05/29 04:24:58     24s] Read 1 cells in library 'freepdk45_sram_1w1r_120x16_FF_1p25V_0C_lib' 
[05/29 04:24:58     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x120_30/freepdk45_sram_1w1r_128x120_30_FF_1p25V_0C.lib' ...
[05/29 04:24:58     24s] Read 1 cells in library 'freepdk45_sram_1w1r_128x120_30_FF_1p25V_0C_lib' 
[05/29 04:24:58     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x124_31/freepdk45_sram_1w1r_128x124_31_FF_1p25V_0C.lib' ...
[05/29 04:24:58     24s] Read 1 cells in library 'freepdk45_sram_1w1r_128x124_31_FF_1p25V_0C_lib' 
[05/29 04:24:58     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x32_32/freepdk45_sram_1w1r_128x32_32_FF_1p25V_0C.lib' ...
[05/29 04:24:58     24s] Read 1 cells in library 'freepdk45_sram_1w1r_128x32_32_FF_1p25V_0C_lib' 
[05/29 04:24:58     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x40/freepdk45_sram_1w1r_128x40_FF_1p25V_0C.lib' ...
[05/29 04:24:58     24s] Read 1 cells in library 'freepdk45_sram_1w1r_128x40_FF_1p25V_0C_lib' 
[05/29 04:24:58     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x44_11/freepdk45_sram_1w1r_128x44_11_FF_1p25V_0C.lib' ...
[05/29 04:24:58     24s] Read 1 cells in library 'freepdk45_sram_1w1r_128x44_11_FF_1p25V_0C_lib' 
[05/29 04:24:58     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x4_1/freepdk45_sram_1w1r_128x4_1_FF_1p25V_0C.lib' ...
[05/29 04:24:58     24s] Read 1 cells in library 'freepdk45_sram_1w1r_128x4_1_FF_1p25V_0C_lib' 
[05/29 04:24:58     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x52_13/freepdk45_sram_1w1r_128x52_13_FF_1p25V_0C.lib' ...
[05/29 04:24:58     24s] Read 1 cells in library 'freepdk45_sram_1w1r_128x52_13_FF_1p25V_0C_lib' 
[05/29 04:24:58     24s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_128x56_14/freepdk45_sram_1w1r_128x56_14_FF_1p25V_0C.lib' ...
[05/29 04:24:58     25s] Read 1 cells in library 'freepdk45_sram_1w1r_128x56_14_FF_1p25V_0C_lib' 
[05/29 04:24:58     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_16x120/freepdk45_sram_1w1r_16x120_FF_1p25V_0C.lib' ...
[05/29 04:24:58     25s] Read 1 cells in library 'freepdk45_sram_1w1r_16x120_FF_1p25V_0C_lib' 
[05/29 04:24:58     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_16x32_32/freepdk45_sram_1w1r_16x32_32_FF_1p25V_0C.lib' ...
[05/29 04:24:58     25s] Read 1 cells in library 'freepdk45_sram_1w1r_16x32_32_FF_1p25V_0C_lib' 
[05/29 04:24:58     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_16x72/freepdk45_sram_1w1r_16x72_FF_1p25V_0C.lib' ...
[05/29 04:24:58     25s] Read 1 cells in library 'freepdk45_sram_1w1r_16x72_FF_1p25V_0C_lib' 
[05/29 04:24:58     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_2048x8_2/freepdk45_sram_1w1r_2048x8_2_FF_1p25V_0C.lib' ...
[05/29 04:24:58     25s] Read 1 cells in library 'freepdk45_sram_1w1r_2048x8_2_FF_1p25V_0C_lib' 
[05/29 04:24:58     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_256x128_64/freepdk45_sram_1w1r_256x128_64_FF_1p25V_0C.lib' ...
[05/29 04:24:58     25s] Read 1 cells in library 'freepdk45_sram_1w1r_256x128_64_FF_1p25V_0C_lib' 
[05/29 04:24:58     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_256x48_12/freepdk45_sram_1w1r_256x48_12_FF_1p25V_0C.lib' ...
[05/29 04:24:58     25s] Read 1 cells in library 'freepdk45_sram_1w1r_256x48_12_FF_1p25V_0C_lib' 
[05/29 04:24:58     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_256x4_1/freepdk45_sram_1w1r_256x4_1_FF_1p25V_0C.lib' ...
[05/29 04:24:58     25s] Read 1 cells in library 'freepdk45_sram_1w1r_256x4_1_FF_1p25V_0C_lib' 
[05/29 04:24:58     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_27x96_32/freepdk45_sram_1w1r_27x96_32_FF_1p25V_0C.lib' ...
[05/29 04:24:58     25s] Read 1 cells in library 'freepdk45_sram_1w1r_27x96_32_FF_1p25V_0C_lib' 
[05/29 04:24:58     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_28x128_32/freepdk45_sram_1w1r_28x128_32_FF_1p25V_0C.lib' ...
[05/29 04:24:58     25s] Read 1 cells in library 'freepdk45_sram_1w1r_28x128_32_FF_1p25V_0C_lib' 
[05/29 04:24:58     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_31x128/freepdk45_sram_1w1r_31x128_FF_1p25V_0C.lib' ...
[05/29 04:24:58     25s] Read 1 cells in library 'freepdk45_sram_1w1r_31x128_FF_1p25V_0C_lib' 
[05/29 04:24:58     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x120/freepdk45_sram_1w1r_32x120_FF_1p25V_0C.lib' ...
[05/29 04:24:58     25s] Read 1 cells in library 'freepdk45_sram_1w1r_32x120_FF_1p25V_0C_lib' 
[05/29 04:24:58     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x128_32/freepdk45_sram_1w1r_32x128_32_FF_1p25V_0C.lib' ...
[05/29 04:24:58     25s] Read 1 cells in library 'freepdk45_sram_1w1r_32x128_32_FF_1p25V_0C_lib' 
[05/29 04:24:58     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x240/freepdk45_sram_1w1r_32x240_FF_1p25V_0C.lib' ...
[05/29 04:24:58     25s] Read 1 cells in library 'freepdk45_sram_1w1r_32x240_FF_1p25V_0C_lib' 
[05/29 04:24:58     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x32/freepdk45_sram_1w1r_32x32_FF_1p25V_0C.lib' ...
[05/29 04:24:58     25s] Read 1 cells in library 'freepdk45_sram_1w1r_32x32_FF_1p25V_0C_lib' 
[05/29 04:24:58     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x32_32/freepdk45_sram_1w1r_32x32_32_FF_1p25V_0C.lib' ...
[05/29 04:24:58     25s] Read 1 cells in library 'freepdk45_sram_1w1r_32x32_32_FF_1p25V_0C_lib' 
[05/29 04:24:58     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x64_32/freepdk45_sram_1w1r_32x64_32_FF_1p25V_0C.lib' ...
[05/29 04:24:58     25s] Read 1 cells in library 'freepdk45_sram_1w1r_32x64_32_FF_1p25V_0C_lib' 
[05/29 04:24:58     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x72/freepdk45_sram_1w1r_32x72_FF_1p25V_0C.lib' ...
[05/29 04:24:58     25s] Read 1 cells in library 'freepdk45_sram_1w1r_32x72_FF_1p25V_0C_lib' 
[05/29 04:24:58     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_32x96_32/freepdk45_sram_1w1r_32x96_32_FF_1p25V_0C.lib' ...
[05/29 04:24:58     25s] Read 1 cells in library 'freepdk45_sram_1w1r_32x96_32_FF_1p25V_0C_lib' 
[05/29 04:24:58     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_34x128_32/freepdk45_sram_1w1r_34x128_32_FF_1p25V_0C.lib' ...
[05/29 04:24:58     25s] Read 1 cells in library 'freepdk45_sram_1w1r_34x128_32_FF_1p25V_0C_lib' 
[05/29 04:24:58     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_38x96_32/freepdk45_sram_1w1r_38x96_32_FF_1p25V_0C.lib' ...
[05/29 04:24:58     25s] Read 1 cells in library 'freepdk45_sram_1w1r_38x96_32_FF_1p25V_0C_lib' 
[05/29 04:24:58     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x128/freepdk45_sram_1w1r_40x128_FF_1p25V_0C.lib' ...
[05/29 04:24:58     25s] Read 1 cells in library 'freepdk45_sram_1w1r_40x128_FF_1p25V_0C_lib' 
[05/29 04:24:58     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x240/freepdk45_sram_1w1r_40x240_FF_1p25V_0C.lib' ...
[05/29 04:24:58     25s] Read 1 cells in library 'freepdk45_sram_1w1r_40x240_FF_1p25V_0C_lib' 
[05/29 04:24:58     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x64_32/freepdk45_sram_1w1r_40x64_32_FF_1p25V_0C.lib' ...
[05/29 04:24:58     25s] Read 1 cells in library 'freepdk45_sram_1w1r_40x64_32_FF_1p25V_0C_lib' 
[05/29 04:24:58     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_40x72/freepdk45_sram_1w1r_40x72_FF_1p25V_0C.lib' ...
[05/29 04:24:58     25s] Read 1 cells in library 'freepdk45_sram_1w1r_40x72_FF_1p25V_0C_lib' 
[05/29 04:24:58     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_48x32_32/freepdk45_sram_1w1r_48x32_32_FF_1p25V_0C.lib' ...
[05/29 04:24:58     25s] Read 1 cells in library 'freepdk45_sram_1w1r_48x32_32_FF_1p25V_0C_lib' 
[05/29 04:24:58     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_512x64_64/freepdk45_sram_1w1r_512x64_64_FF_1p25V_0C.lib' ...
[05/29 04:24:58     25s] Read 1 cells in library 'freepdk45_sram_1w1r_512x64_64_FF_1p25V_0C_lib' 
[05/29 04:24:58     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_64x32_32/freepdk45_sram_1w1r_64x32_32_FF_1p25V_0C.lib' ...
[05/29 04:24:58     25s] Read 1 cells in library 'freepdk45_sram_1w1r_64x32_32_FF_1p25V_0C_lib' 
[05/29 04:24:58     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_64x512/freepdk45_sram_1w1r_64x512_FF_1p25V_0C.lib' ...
[05/29 04:24:58     25s] Read 1 cells in library 'freepdk45_sram_1w1r_64x512_FF_1p25V_0C_lib' 
[05/29 04:24:58     25s] Reading fast timing library '/home/yl996/proj/mcp-eda-example/libraries/FreePDK45/OpenRAM/macros/freepdk45_sram_1w1r_96x32_32/freepdk45_sram_1w1r_96x32_32_FF_1p25V_0C.lib' ...
[05/29 04:24:58     25s] Read 1 cells in library 'freepdk45_sram_1w1r_96x32_32_FF_1p25V_0C_lib' 
[05/29 04:24:59     25s] Ending "PreSetAnalysisView" (total cpu=0:00:06.7, real=0:00:06.0, peak res=1072.1M, current mem=945.4M)
[05/29 04:24:59     25s] *** End library_loading (cpu=0.11min, real=0.10min, mem=75.0M, fe_cpu=0.43min, fe_real=0.43min, fe_mem=1035.0M) ***
[05/29 04:24:59     25s] % Begin Load netlist data ... (date=05/29 04:24:59, mem=945.5M)
[05/29 04:24:59     25s] *** Begin netlist parsing (mem=1035.0M) ***
[05/29 04:24:59     26s] Created 188 new cells from 110 timing libraries.
[05/29 04:24:59     26s] Reading netlist ...
[05/29 04:24:59     26s] Backslashed names will retain backslash and a trailing blank character.
[05/29 04:24:59     26s] Reading verilogBinary netlist '/home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/vbin/des3.v.bin'
[05/29 04:24:59     26s] 
[05/29 04:24:59     26s] *** Memory Usage v#1 (Current mem = 1046.047M, initial mem = 486.898M) ***
[05/29 04:24:59     26s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1046.0M) ***
[05/29 04:24:59     26s] % End Load netlist data ... (date=05/29 04:24:59, total cpu=0:00:00.1, real=0:00:00.0, peak res=967.4M, current mem=967.4M)
[05/29 04:24:59     26s] Top level cell is des3.
[05/29 04:24:59     26s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_1024x136_17' found in library 'freepdk45_sram_1rw0r_1024x136_17_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_128x44_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[05/29 04:24:59     26s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_128x44' found in library 'freepdk45_sram_1rw0r_128x44_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_20x64_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[05/29 04:24:59     26s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_20x64' found in library 'freepdk45_sram_1rw0r_20x64_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_22x64_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[05/29 04:24:59     26s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_22x64' found in library 'freepdk45_sram_1rw0r_22x64_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_256x64_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[05/29 04:24:59     26s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_256x64' found in library 'freepdk45_sram_1rw0r_256x64_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_45x512_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[05/29 04:24:59     26s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_45x512' found in library 'freepdk45_sram_1rw0r_45x512_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_512x45_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[05/29 04:24:59     26s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_512x45' found in library 'freepdk45_sram_1rw0r_512x45_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_512x64_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[05/29 04:24:59     26s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_512x64' found in library 'freepdk45_sram_1rw0r_512x64_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x160_20_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[05/29 04:24:59     26s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x160_20' found in library 'freepdk45_sram_1rw0r_64x160_20_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x176_22_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[05/29 04:24:59     26s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x176_22' found in library 'freepdk45_sram_1rw0r_64x176_22_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x20_64_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[05/29 04:24:59     26s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x20_64' found in library 'freepdk45_sram_1rw0r_64x20_64_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x40_20_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[05/29 04:24:59     26s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x40_20' found in library 'freepdk45_sram_1rw0r_64x40_20_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x44_22_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[05/29 04:24:59     26s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x44_22' found in library 'freepdk45_sram_1rw0r_64x44_22_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x512_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[05/29 04:24:59     26s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x512' found in library 'freepdk45_sram_1rw0r_64x512_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x80_20_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[05/29 04:24:59     26s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x80_20' found in library 'freepdk45_sram_1rw0r_64x80_20_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1rw0r_64x88_22_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[05/29 04:24:59     26s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1rw0r_64x88_22' found in library 'freepdk45_sram_1rw0r_64x88_22_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1w1r_120x16_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[05/29 04:24:59     26s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1w1r_120x16' found in library 'freepdk45_sram_1w1r_120x16_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1w1r_128x120_30_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[05/29 04:24:59     26s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1w1r_128x120_30' found in library 'freepdk45_sram_1w1r_128x120_30_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1w1r_128x124_31_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[05/29 04:24:59     26s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1w1r_128x124_31' found in library 'freepdk45_sram_1w1r_128x124_31_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1w1r_128x32_32_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[05/29 04:24:59     26s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'slow'. Cell 'freepdk45_sram_1w1r_128x32_32' found in library 'freepdk45_sram_1w1r_128x32_32_SS_0p95V_125C_lib', but missing in library 'freepdk45_sram_1w1r_128x40_SS_0p95V_125C_lib'. This can potentially cause issues during delay calculation.
[05/29 04:24:59     26s] Message <TECHLIB-606> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/29 04:24:59     26s] Hooked 376 DB cells to tlib cells.
[05/29 04:24:59     26s] Ending "BindLib:" (total cpu=0:00:00.2, real=0:00:00.0, peak res=993.9M, current mem=993.9M)
[05/29 04:24:59     26s] 1 empty module found.
[05/29 04:24:59     26s] Starting recursive module instantiation check.
[05/29 04:24:59     26s] No recursion found.
[05/29 04:24:59     26s] Building hierarchical netlist for Cell des3 ...
[05/29 04:24:59     26s] *** Netlist is unique.
[05/29 04:24:59     26s] Setting Std. cell height to 2800 DBU (smallest netlist inst).
[05/29 04:24:59     26s] ** info: there are 383 modules.
[05/29 04:24:59     26s] ** info: there are 2892 stdCell insts.
[05/29 04:24:59     26s] 
[05/29 04:24:59     26s] *** Memory Usage v#1 (Current mem = 1101.930M, initial mem = 486.898M) ***
[05/29 04:24:59     26s] *info: set bottom ioPad orient R0
[05/29 04:24:59     26s] Start create_tracks
[05/29 04:24:59     26s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[05/29 04:24:59     26s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[05/29 04:24:59     26s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[05/29 04:24:59     26s] Loading preference file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/gui.pref.tcl ...
[05/29 04:24:59     26s] ##  Process: 45            (User Set)               
[05/29 04:24:59     26s] ##     Node: (not set)                           
[05/29 04:24:59     26s] 
##  Check design process and node:  
##  Design tech node is not set.

[05/29 04:24:59     26s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[05/29 04:24:59     26s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[05/29 04:24:59     26s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[05/29 04:24:59     26s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[05/29 04:24:59     26s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[05/29 04:24:59     26s] Change floorplan default-technical-site to 'FreePDK45_38x28_10R_NP_162NW_34O'.
[05/29 04:24:59     26s] Extraction setup Delayed 
[05/29 04:24:59     26s] *Info: initialize multi-corner CTS.
[05/29 04:24:59     26s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1276.5M, current mem=1007.1M)
[05/29 04:24:59     26s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/29 04:24:59     26s] 
[05/29 04:24:59     26s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[05/29 04:24:59     26s] Summary for sequential cells identification: 
[05/29 04:24:59     26s]   Identified SBFF number: 16
[05/29 04:24:59     26s]   Identified MBFF number: 0
[05/29 04:24:59     26s]   Identified SB Latch number: 0
[05/29 04:24:59     26s]   Identified MB Latch number: 0
[05/29 04:24:59     26s]   Not identified SBFF number: 0
[05/29 04:24:59     26s]   Not identified MBFF number: 0
[05/29 04:24:59     26s]   Not identified SB Latch number: 0
[05/29 04:24:59     26s]   Not identified MB Latch number: 0
[05/29 04:24:59     26s]   Number of sequential cells which are not FFs: 13
[05/29 04:24:59     26s] Total number of combinational cells: 93
[05/29 04:24:59     26s] Total number of sequential cells: 29
[05/29 04:24:59     26s] Total number of tristate cells: 6
[05/29 04:24:59     26s] Total number of level shifter cells: 0
[05/29 04:24:59     26s] Total number of power gating cells: 0
[05/29 04:24:59     26s] Total number of isolation cells: 0
[05/29 04:24:59     26s] Total number of power switch cells: 0
[05/29 04:24:59     26s] Total number of pulse generator cells: 0
[05/29 04:24:59     26s] Total number of always on buffers: 0
[05/29 04:24:59     26s] Total number of retention cells: 0
[05/29 04:24:59     26s] Total number of physical cells: 6
[05/29 04:24:59     26s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[05/29 04:24:59     26s] Total number of usable buffers: 9
[05/29 04:24:59     26s] List of unusable buffers:
[05/29 04:24:59     26s] Total number of unusable buffers: 0
[05/29 04:24:59     26s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[05/29 04:24:59     26s] Total number of usable inverters: 6
[05/29 04:24:59     26s] List of unusable inverters:
[05/29 04:24:59     26s] Total number of unusable inverters: 0
[05/29 04:24:59     26s] List of identified usable delay cells:
[05/29 04:24:59     26s] Total number of identified usable delay cells: 0
[05/29 04:24:59     26s] List of identified unusable delay cells:
[05/29 04:24:59     26s] Total number of identified unusable delay cells: 0
[05/29 04:24:59     26s] 
[05/29 04:24:59     26s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[05/29 04:24:59     26s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[05/29 04:24:59     26s] 
[05/29 04:24:59     26s] TimeStamp Deleting Cell Server Begin ...
[05/29 04:24:59     26s] 
[05/29 04:24:59     26s] TimeStamp Deleting Cell Server End ...
[05/29 04:24:59     26s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1284.2M, current mem=1284.2M)
[05/29 04:24:59     26s] 
[05/29 04:24:59     26s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[05/29 04:24:59     26s] Summary for sequential cells identification: 
[05/29 04:24:59     26s]   Identified SBFF number: 16
[05/29 04:24:59     26s]   Identified MBFF number: 0
[05/29 04:24:59     26s]   Identified SB Latch number: 0
[05/29 04:24:59     26s]   Identified MB Latch number: 0
[05/29 04:24:59     26s]   Not identified SBFF number: 0
[05/29 04:24:59     26s]   Not identified MBFF number: 0
[05/29 04:24:59     26s]   Not identified SB Latch number: 0
[05/29 04:24:59     26s]   Not identified MB Latch number: 0
[05/29 04:24:59     26s]   Number of sequential cells which are not FFs: 13
[05/29 04:24:59     26s] 
[05/29 04:24:59     26s] Trim Metal Layers:
[05/29 04:24:59     26s]  Visiting view : worst
[05/29 04:24:59     26s]    : PowerDomain = none : Weighted F : unweighted  = 33.30 (1.000) with rcCorner = 0
[05/29 04:24:59     26s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[05/29 04:24:59     26s]  Visiting view : best
[05/29 04:24:59     26s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[05/29 04:24:59     26s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[05/29 04:24:59     26s] 
[05/29 04:24:59     26s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[05/29 04:24:59     26s] 
[05/29 04:24:59     26s] TimeStamp Deleting Cell Server Begin ...
[05/29 04:24:59     26s] 
[05/29 04:24:59     26s] TimeStamp Deleting Cell Server End ...
[05/29 04:24:59     26s] Reading floorplan file - /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/des3.fp.gz (mem = 1364.2M).
[05/29 04:25:00     26s] % Begin Load floorplan data ... (date=05/29 04:24:59, mem=1285.9M)
[05/29 04:25:00     26s] *info: reset 3166 existing net BottomPreferredLayer and AvoidDetour
[05/29 04:25:00     26s] Deleting old partition specification.
[05/29 04:25:00     26s] Set FPlanBox to (0 0 123880 123200)
[05/29 04:25:00     26s] Start create_tracks
[05/29 04:25:00     26s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[05/29 04:25:00     26s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[05/29 04:25:00     26s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[05/29 04:25:00     26s]  ... processed partition successfully.
[05/29 04:25:00     26s] Reading binary special route file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/des3.fp.spr.gz (Created by Innovus v21.17-s075_1 on Thu May 29 04:24:28 2025, version: 1)
[05/29 04:25:00     26s] Convert 0 swires and 0 svias from compressed groups
[05/29 04:25:00     26s] 0 swires and 0 svias were compressed
[05/29 04:25:00     26s] 0 swires and 0 svias were decompressed from small or sparse groups
[05/29 04:25:00     26s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1285.9M, current mem=1285.9M)
[05/29 04:25:00     26s] Extracting standard cell pins and blockage ...... 
[05/29 04:25:00     26s] Pin and blockage extraction finished
[05/29 04:25:00     27s] % End Load floorplan data ... (date=05/29 04:25:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=1288.3M, current mem=1288.2M)
[05/29 04:25:00     27s] Reading congestion map file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/des3.route.congmap.gz ...
[05/29 04:25:00     27s] % Begin Load SymbolTable ... (date=05/29 04:25:00, mem=1288.2M)
[05/29 04:25:00     27s] % End Load SymbolTable ... (date=05/29 04:25:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1289.1M, current mem=1289.1M)
[05/29 04:25:00     27s] Loading place ...
[05/29 04:25:00     27s] % Begin Load placement data ... (date=05/29 04:25:00, mem=1289.1M)
[05/29 04:25:00     27s] Reading placement file - /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/des3.place.gz.
[05/29 04:25:00     27s] ** Reading stdCellPlacement_binary (Created by Innovus v21.17-s075_1 on Thu May 29 04:24:28 2025, version# 2) ...
[05/29 04:25:00     27s] Read Views for adaptive view pruning ...
[05/29 04:25:00     27s] Read 0 views from Binary DB for adaptive view pruning
[05/29 04:25:00     27s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1367.2M) ***
[05/29 04:25:00     27s] Total net length = 2.860e+00 (1.430e+00 1.430e+00) (ext = 0.000e+00)
[05/29 04:25:00     27s] % End Load placement data ... (date=05/29 04:25:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1289.6M, current mem=1289.5M)
[05/29 04:25:00     27s] % Begin Load routing data ... (date=05/29 04:25:00, mem=1289.5M)
[05/29 04:25:00     27s] Reading routing file - /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/des3.route.gz.
[05/29 04:25:00     27s] Reading Innovus routing data (Created by Innovus v21.17-s075_1 on Thu May 29 04:24:28 2025 Format: 20.1) ...
[05/29 04:25:00     27s] *** Total 3166 nets are successfully restored.
[05/29 04:25:00     27s] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1364.2M) ***
[05/29 04:25:00     27s] % End Load routing data ... (date=05/29 04:25:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1290.9M, current mem=1290.2M)
[05/29 04:25:00     27s] TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[05/29 04:25:00     27s] Reading property file /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/des3.prop
[05/29 04:25:00     27s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1367.2M) ***
[05/29 04:25:01     27s] eee: readRCCornerMetaData, file read unsuccessful: /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/extraction/extractionMetaData.gz
[05/29 04:25:01     27s] Extraction setup Started 
[05/29 04:25:01     27s] 
[05/29 04:25:01     27s] Trim Metal Layers:
[05/29 04:25:01     27s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[05/29 04:25:01     27s] Reading Capacitance Table File /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/mmmc/NCSU_FreePDK_45nm.capTbl ...
[05/29 04:25:01     27s] Cap table was created using Encounter 08.10-p004_1.
[05/29 04:25:01     27s] Process name: master_techFreePDK45.
[05/29 04:25:01     27s] Importing multi-corner RC tables ... 
[05/29 04:25:01     27s] Summary of Active RC-Corners : 
[05/29 04:25:01     27s]  
[05/29 04:25:01     27s]  Analysis View: worst
[05/29 04:25:01     27s]     RC-Corner Name        : default
[05/29 04:25:01     27s]     RC-Corner Index       : 0
[05/29 04:25:01     27s]     RC-Corner Temperature : 25 Celsius
[05/29 04:25:01     27s]     RC-Corner Cap Table   : '/home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/mmmc/NCSU_FreePDK_45nm.capTbl'
[05/29 04:25:01     27s]     RC-Corner PreRoute Res Factor         : 1
[05/29 04:25:01     27s]     RC-Corner PreRoute Cap Factor         : 1
[05/29 04:25:01     27s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/29 04:25:01     27s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/29 04:25:01     27s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/29 04:25:01     27s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/29 04:25:01     27s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/29 04:25:01     27s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/29 04:25:01     27s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/29 04:25:01     27s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[05/29 04:25:01     27s]  
[05/29 04:25:01     27s]  Analysis View: best
[05/29 04:25:01     27s]     RC-Corner Name        : default
[05/29 04:25:01     27s]     RC-Corner Index       : 0
[05/29 04:25:01     27s]     RC-Corner Temperature : 25 Celsius
[05/29 04:25:01     27s]     RC-Corner Cap Table   : '/home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat/libs/mmmc/NCSU_FreePDK_45nm.capTbl'
[05/29 04:25:01     27s]     RC-Corner PreRoute Res Factor         : 1
[05/29 04:25:01     27s]     RC-Corner PreRoute Cap Factor         : 1
[05/29 04:25:01     27s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/29 04:25:01     27s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/29 04:25:01     27s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/29 04:25:01     27s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/29 04:25:01     27s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/29 04:25:01     27s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/29 04:25:01     27s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/29 04:25:01     27s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[05/29 04:25:01     27s] 
[05/29 04:25:01     27s] Trim Metal Layers:
[05/29 04:25:01     27s] LayerId::1 widthSet size::4
[05/29 04:25:01     27s] LayerId::2 widthSet size::4
[05/29 04:25:01     27s] LayerId::3 widthSet size::4
[05/29 04:25:01     27s] LayerId::4 widthSet size::4
[05/29 04:25:01     27s] LayerId::5 widthSet size::4
[05/29 04:25:01     27s] LayerId::6 widthSet size::4
[05/29 04:25:01     27s] LayerId::7 widthSet size::4
[05/29 04:25:01     27s] LayerId::8 widthSet size::4
[05/29 04:25:01     27s] LayerId::9 widthSet size::4
[05/29 04:25:01     27s] LayerId::10 widthSet size::3
[05/29 04:25:01     27s] Updating RC grid for preRoute extraction ...
[05/29 04:25:01     27s] eee: pegSigSF::1.070000
[05/29 04:25:01     27s] Initializing multi-corner capacitance tables ... 
[05/29 04:25:01     27s] Initializing multi-corner resistance tables ...
[05/29 04:25:01     27s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/29 04:25:01     27s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/29 04:25:01     27s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/29 04:25:01     27s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/29 04:25:01     27s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/29 04:25:01     27s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/29 04:25:01     27s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/29 04:25:01     27s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/29 04:25:01     27s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/29 04:25:01     27s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/29 04:25:01     27s] {RT default 0 10 10 {4 1} {7 0} {9 0} 3}
[05/29 04:25:01     27s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.535700 newSi=0.000000 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[05/29 04:25:01     27s] Start generating vias ..
[05/29 04:25:01     27s] #create default rule from bind_ndr_rule rule=0x7f26a9dd1f50 0x7f268e0a6018
[05/29 04:25:01     27s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1605868471 routing_via=1
[05/29 04:25:01     27s] #Skip building auto via since it is not turned on.
[05/29 04:25:01     27s] Extracting standard cell pins and blockage ...... 
[05/29 04:25:01     27s] Pin and blockage extraction finished
[05/29 04:25:01     27s] Via generation completed.
[05/29 04:25:01     27s] % Begin Load power constraints ... (date=05/29 04:25:01, mem=1310.7M)
[05/29 04:25:01     27s] % End Load power constraints ... (date=05/29 04:25:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1310.9M, current mem=1310.9M)
[05/29 04:25:01     27s] % Begin load AAE data ... (date=05/29 04:25:01, mem=1325.4M)
[05/29 04:25:01     27s] % End load AAE data ... (date=05/29 04:25:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1325.4M, current mem=1325.4M)
[05/29 04:25:01     27s] 
[05/29 04:25:01     27s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[05/29 04:25:01     27s] Summary for sequential cells identification: 
[05/29 04:25:01     27s]   Identified SBFF number: 16
[05/29 04:25:01     27s]   Identified MBFF number: 0
[05/29 04:25:01     27s]   Identified SB Latch number: 0
[05/29 04:25:01     27s]   Identified MB Latch number: 0
[05/29 04:25:01     27s]   Not identified SBFF number: 0
[05/29 04:25:01     27s]   Not identified MBFF number: 0
[05/29 04:25:01     27s]   Not identified SB Latch number: 0
[05/29 04:25:01     27s]   Not identified MB Latch number: 0
[05/29 04:25:01     27s]   Number of sequential cells which are not FFs: 13
[05/29 04:25:01     27s] Total number of combinational cells: 93
[05/29 04:25:01     27s] Total number of sequential cells: 29
[05/29 04:25:01     27s] Total number of tristate cells: 6
[05/29 04:25:01     27s] Total number of level shifter cells: 0
[05/29 04:25:01     27s] Total number of power gating cells: 0
[05/29 04:25:01     27s] Total number of isolation cells: 0
[05/29 04:25:01     27s] Total number of power switch cells: 0
[05/29 04:25:01     27s] Total number of pulse generator cells: 0
[05/29 04:25:01     27s] Total number of always on buffers: 0
[05/29 04:25:01     27s] Total number of retention cells: 0
[05/29 04:25:01     27s] Total number of physical cells: 6
[05/29 04:25:01     27s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[05/29 04:25:01     27s] Total number of usable buffers: 9
[05/29 04:25:01     27s] List of unusable buffers:
[05/29 04:25:01     27s] Total number of unusable buffers: 0
[05/29 04:25:01     27s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[05/29 04:25:01     27s] Total number of usable inverters: 6
[05/29 04:25:01     27s] List of unusable inverters:
[05/29 04:25:01     27s] Total number of unusable inverters: 0
[05/29 04:25:01     27s] List of identified usable delay cells:
[05/29 04:25:01     27s] Total number of identified usable delay cells: 0
[05/29 04:25:01     27s] List of identified unusable delay cells:
[05/29 04:25:01     27s] Total number of identified unusable delay cells: 0
[05/29 04:25:01     27s] 
[05/29 04:25:01     27s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[05/29 04:25:01     27s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[05/29 04:25:01     27s] 
[05/29 04:25:01     27s] TimeStamp Deleting Cell Server Begin ...
[05/29 04:25:01     27s] 
[05/29 04:25:01     27s] TimeStamp Deleting Cell Server End ...
[05/29 04:25:01     27s] #% End load design ... (date=05/29 04:25:01, total cpu=0:00:09.3, real=0:00:09.0, peak res=1359.9M, current mem=1325.7M)
[05/29 04:25:01     27s] 
[05/29 04:25:01     27s] *** Summary of all messages that are not suppressed in this session:
[05/29 04:25:01     27s] Severity  ID               Count  Summary                                  
[05/29 04:25:01     27s] ERROR     IMPLF-82         96866  %s is not on Manufacturing Grid. This is...
[05/29 04:25:01     27s] WARNING   TECHLIB-606        108  An inconsistency was found during interp...
[05/29 04:25:01     27s] *** Message Summary: 108 warning(s), 96866 error(s)
[05/29 04:25:01     27s] 
[05/29 04:25:01     27s] <CMD> setPlaceMode -place_global_timing_effort medium -place_global_cong_effort medium -place_detail_wire_length_opt_effort medium -place_global_max_density 0.9 -activity_power_driven false
[05/29 04:25:01     27s] <CMD> getPlaceMode -place_hierarchical_flow -quiet
[05/29 04:25:01     27s] <CMD> report_message -start_cmd
[05/29 04:25:01     27s] <CMD> getRouteMode -maxRouteLayer -quiet
[05/29 04:25:01     27s] <CMD> getRouteMode -user -maxRouteLayer
[05/29 04:25:01     27s] <CMD> getPlaceMode -place_global_place_io_pins -quiet
[05/29 04:25:01     27s] <CMD> getPlaceMode -user -maxRouteLayer
[05/29 04:25:01     27s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[05/29 04:25:01     27s] <CMD> getPlaceMode -timingDriven -quiet
[05/29 04:25:01     27s] <CMD> getPlaceMode -adaptive -quiet
[05/29 04:25:01     27s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[05/29 04:25:01     27s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[05/29 04:25:01     27s] <CMD> getPlaceMode -ignoreScan -quiet
[05/29 04:25:01     27s] <CMD> getPlaceMode -user -ignoreScan
[05/29 04:25:01     27s] <CMD> getPlaceMode -repairPlace -quiet
[05/29 04:25:01     27s] <CMD> getPlaceMode -user -repairPlace
[05/29 04:25:01     27s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[05/29 04:25:01     27s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[05/29 04:25:01     27s] <CMD> getDesignMode -quiet -siPrevention
[05/29 04:25:01     27s] <CMD> getPlaceMode -quiet -place_global_exp_enable_3d
[05/29 04:25:01     27s] *** placeDesign #1 [begin] : totSession cpu/real = 0:00:27.9/0:00:26.9 (1.0), mem = 1393.8M
[05/29 04:25:01     27s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/29 04:25:01     27s] <CMD> um::push_snapshot_stack
[05/29 04:25:01     27s] <CMD> getDesignMode -quiet -flowEffort
[05/29 04:25:01     27s] <CMD> getDesignMode -highSpeedCore -quiet
[05/29 04:25:01     27s] <CMD> getPlaceMode -quiet -adaptive
[05/29 04:25:01     27s] <CMD> set spgFlowInInitialPlace 1
[05/29 04:25:01     27s] <CMD> getPlaceMode -sdpAlignment -quiet
[05/29 04:25:01     27s] <CMD> getPlaceMode -softGuide -quiet
[05/29 04:25:01     27s] <CMD> getPlaceMode -useSdpGroup -quiet
[05/29 04:25:01     27s] <CMD> getPlaceMode -sdpAlignment -quiet
[05/29 04:25:01     27s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[05/29 04:25:01     27s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[05/29 04:25:01     27s] <CMD> getPlaceMode -sdpPlace -quiet
[05/29 04:25:01     27s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/29 04:25:01     27s] <CMD> getPlaceMode -sdpPlace -quiet
[05/29 04:25:01     27s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[05/29 04:25:01     27s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[05/29 04:25:01     27s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[05/29 04:25:01     27s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 128, percentage of missing scan cell = 0.00% (0 / 128)
[05/29 04:25:01     27s] <CMD> getPlaceMode -place_check_library -quiet
[05/29 04:25:01     27s] <CMD> getPlaceMode -trimView -quiet
[05/29 04:25:01     27s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[05/29 04:25:01     27s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[05/29 04:25:01     27s] <CMD> getPlaceMode -congEffort -quiet
[05/29 04:25:01     27s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[05/29 04:25:01     27s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[05/29 04:25:01     27s] <CMD> getPlaceMode -ignoreScan -quiet
[05/29 04:25:01     27s] <CMD> getPlaceMode -user -ignoreScan
[05/29 04:25:01     27s] <CMD> getPlaceMode -repairPlace -quiet
[05/29 04:25:01     27s] <CMD> getPlaceMode -user -repairPlace
[05/29 04:25:01     27s] <CMD> getPlaceMode -congEffort -quiet
[05/29 04:25:01     27s] <CMD> getPlaceMode -fp -quiet
[05/29 04:25:01     27s] <CMD> getPlaceMode -timingDriven -quiet
[05/29 04:25:01     27s] <CMD> getPlaceMode -user -timingDriven
[05/29 04:25:01     27s] <CMD> getPlaceMode -fastFp -quiet
[05/29 04:25:01     27s] <CMD> getPlaceMode -clusterMode -quiet
[05/29 04:25:01     27s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[05/29 04:25:01     27s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[05/29 04:25:01     27s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[05/29 04:25:01     27s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[05/29 04:25:01     27s] <CMD> getPlaceMode -forceTiming -quiet
[05/29 04:25:01     27s] <CMD> getPlaceMode -fp -quiet
[05/29 04:25:01     27s] <CMD> getPlaceMode -fastfp -quiet
[05/29 04:25:01     27s] <CMD> getPlaceMode -timingDriven -quiet
[05/29 04:25:01     27s] <CMD> getPlaceMode -fp -quiet
[05/29 04:25:01     27s] <CMD> getPlaceMode -fastfp -quiet
[05/29 04:25:01     27s] <CMD> getPlaceMode -powerDriven -quiet
[05/29 04:25:01     27s] <CMD> getExtractRCMode -quiet -engine
[05/29 04:25:01     27s] <CMD> getAnalysisMode -quiet -clkSrcPath
[05/29 04:25:01     27s] <CMD> getAnalysisMode -quiet -clockPropagation
[05/29 04:25:01     27s] <CMD> getAnalysisMode -quiet -cppr
[05/29 04:25:01     27s] <CMD> setExtractRCMode -engine preRoute
[05/29 04:25:01     27s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[05/29 04:25:01     27s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/29 04:25:01     27s] <CMD_INTERNAL> isAnalysisModeSetup
[05/29 04:25:01     27s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[05/29 04:25:01     27s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[05/29 04:25:01     27s] <CMD> getPlaceMode -quiet -place_global_exp_wns_focus_v2
[05/29 04:25:01     27s] <CMD> getPlaceMode -quiet -place_incr_exp_isolation_flow
[05/29 04:25:01     27s] <CMD> getPlaceMode -enableDistPlace -quiet
[05/29 04:25:01     27s] <CMD> getPlaceMode -quiet -clusterMode
[05/29 04:25:01     27s] <CMD> getPlaceMode -wl_budget_mode -quiet
[05/29 04:25:01     27s] <CMD> setPlaceMode -reset -place_global_exp_balance_buffer_chain
[05/29 04:25:01     27s] <CMD> getPlaceMode -wl_budget_mode -quiet
[05/29 04:25:01     27s] <CMD> setPlaceMode -reset -place_global_exp_balance_pipeline
[05/29 04:25:01     27s] <CMD> getPlaceMode -place_global_exp_balance_buffer_chain -quiet
[05/29 04:25:01     27s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[05/29 04:25:01     27s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[05/29 04:25:01     27s] <CMD> getPlaceMode -user -resetCombineRFLevel
[05/29 04:25:01     27s] <CMD> getPlaceMode -quiet -resetCombineRFLevel
[05/29 04:25:01     27s] <CMD> setPlaceMode -resetCombineRFLevel 1000
[05/29 04:25:01     27s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 1
[05/29 04:25:01     27s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[05/29 04:25:01     27s] <CMD> getPlaceMode -macroPlaceMode -quiet
[05/29 04:25:01     27s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[05/29 04:25:01     27s] <CMD> getPlaceMode -macroPlaceMode -quiet
[05/29 04:25:01     27s] <CMD> getPlaceMode -enableDistPlace -quiet
[05/29 04:25:01     27s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/29 04:25:01     27s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[05/29 04:25:01     27s] <CMD> getPlaceMode -enableDistPlace -quiet
[05/29 04:25:01     27s] <CMD> getPlaceMode -quiet -expNewFastMode
[05/29 04:25:01     27s] <CMD> setPlaceMode -expHiddenFastMode 1
[05/29 04:25:01     27s] <CMD> setPlaceMode -reset -ignoreScan
[05/29 04:25:01     27s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[05/29 04:25:01     27s] <CMD_INTERNAL> colorizeGeometry
[05/29 04:25:01     27s] #Start colorize_geometry on Thu May 29 04:25:01 2025
[05/29 04:25:01     27s] #
[05/29 04:25:01     27s] ### Time Record (colorize_geometry) is installed.
[05/29 04:25:01     27s] ### Time Record (Pre Callback) is installed.
[05/29 04:25:01     27s] ### Time Record (Pre Callback) is uninstalled.
[05/29 04:25:01     27s] ### Time Record (DB Import) is installed.
[05/29 04:25:01     27s] #create default rule from bind_ndr_rule rule=0x7f26a9dd1f50 0x7f268de5c018
[05/29 04:25:01     28s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=366623809 placement=1144108932 pin_access=1 inst_pattern=1 via=1605868471 routing_via=1
[05/29 04:25:01     28s] ### Time Record (DB Import) is uninstalled.
[05/29 04:25:01     28s] ### Time Record (DB Export) is installed.
[05/29 04:25:01     28s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=366623809 placement=1144108932 pin_access=1 inst_pattern=1 via=1605868471 routing_via=1
[05/29 04:25:01     28s] ### Time Record (DB Export) is uninstalled.
[05/29 04:25:01     28s] ### Time Record (Post Callback) is installed.
[05/29 04:25:01     28s] ### Time Record (Post Callback) is uninstalled.
[05/29 04:25:01     28s] #
[05/29 04:25:01     28s] #colorize_geometry statistics:
[05/29 04:25:01     28s] #Cpu time = 00:00:00
[05/29 04:25:01     28s] #Elapsed time = 00:00:00
[05/29 04:25:01     28s] #Increased memory = 39.08 (MB)
[05/29 04:25:01     28s] #Total memory = 1365.41 (MB)
[05/29 04:25:01     28s] #Peak memory = 1366.06 (MB)
[05/29 04:25:01     28s] #Number of warnings = 0
[05/29 04:25:01     28s] #Total number of warnings = 0
[05/29 04:25:01     28s] #Number of fails = 0
[05/29 04:25:01     28s] #Total number of fails = 0
[05/29 04:25:01     28s] #Complete colorize_geometry on Thu May 29 04:25:01 2025
[05/29 04:25:01     28s] #
[05/29 04:25:01     28s] ### Time Record (colorize_geometry) is uninstalled.
[05/29 04:25:01     28s] ### 
[05/29 04:25:01     28s] ###   Scalability Statistics
[05/29 04:25:01     28s] ### 
[05/29 04:25:01     28s] ### ------------------------+----------------+----------------+----------------+
[05/29 04:25:01     28s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[05/29 04:25:01     28s] ### ------------------------+----------------+----------------+----------------+
[05/29 04:25:01     28s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[05/29 04:25:01     28s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[05/29 04:25:01     28s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[05/29 04:25:01     28s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[05/29 04:25:01     28s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[05/29 04:25:01     28s] ### ------------------------+----------------+----------------+----------------+
[05/29 04:25:01     28s] ### 
[05/29 04:25:01     28s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[05/29 04:25:01     28s] *** Starting placeDesign default flow ***
[05/29 04:25:01     28s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[05/29 04:25:01     28s] <CMD> set_global timing_enable_zero_delay_analysis_mode true
[05/29 04:25:01     28s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[05/29 04:25:01     28s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[05/29 04:25:01     28s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[05/29 04:25:01     28s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[05/29 04:25:01     28s] <CMD> deleteBufferTree -decloneInv
[05/29 04:25:01     28s] ### Creating LA Mngr. totSessionCpu=0:00:28.2 mem=1432.8M
[05/29 04:25:01     28s] ### Creating LA Mngr, finished. totSessionCpu=0:00:28.2 mem=1432.8M
[05/29 04:25:01     28s] *** Start deleteBufferTree ***
[05/29 04:25:02     28s] Info: Detect buffers to remove automatically.
[05/29 04:25:02     28s] Analyzing netlist ...
[05/29 04:25:02     28s] Updating netlist
[05/29 04:25:02     28s] 
[05/29 04:25:02     28s] *summary: 1266 instances (buffers/inverters) removed
[05/29 04:25:02     28s] *** Finish deleteBufferTree (0:00:00.4) ***
[05/29 04:25:02     28s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[05/29 04:25:02     28s] <CMD> set_global timing_enable_zero_delay_analysis_mode false
[05/29 04:25:02     28s] <CMD> getAnalysisMode -quiet -honorClockDomains
[05/29 04:25:02     28s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[05/29 04:25:02     28s] <CMD> getAnalysisMode -quiet -honorClockDomains
[05/29 04:25:02     28s] **INFO: Enable pre-place timing setting for timing analysis
[05/29 04:25:02     28s] Set Using Default Delay Limit as 101.
[05/29 04:25:02     28s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/29 04:25:02     28s] <CMD> set delaycal_use_default_delay_limit 101
[05/29 04:25:02     28s] Set Default Net Delay as 0 ps.
[05/29 04:25:02     28s] <CMD> set delaycal_default_net_delay 0
[05/29 04:25:02     28s] Set Default Net Load as 0 pF. 
[05/29 04:25:02     28s] <CMD> set delaycal_default_net_load 0
[05/29 04:25:02     28s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[05/29 04:25:02     28s] Set Default Input Pin Transition as 1 ps.
[05/29 04:25:02     28s] <CMD> set delaycal_input_transition_delay 1ps
[05/29 04:25:02     28s] <CMD> getAnalysisMode -clkSrcPath -quiet
[05/29 04:25:02     28s] <CMD> getAnalysisMode -clockPropagation -quiet
[05/29 04:25:02     28s] <CMD> getAnalysisMode -checkType -quiet
[05/29 04:25:02     28s] <CMD> buildTimingGraph
[05/29 04:25:02     28s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[05/29 04:25:02     28s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[05/29 04:25:02     28s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[05/29 04:25:02     28s] **INFO: Analyzing IO path groups for slack adjustment
[05/29 04:25:02     28s] <CMD> get_global timing_enable_path_group_priority
[05/29 04:25:02     28s] <CMD> get_global timing_constraint_enable_group_path_resetting
[05/29 04:25:02     28s] <CMD> set_global timing_enable_path_group_priority false
[05/29 04:25:02     28s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[05/29 04:25:02     28s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[05/29 04:25:02     28s] <CMD> set_global _is_ipo_interactive_path_groups 1
[05/29 04:25:02     28s] <CMD> group_path -name in2reg_tmp.3053837 -from {0x3 0x6} -to 0x7 -ignore_source_of_trigger_arc
[05/29 04:25:02     28s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[05/29 04:25:02     28s] <CMD> set_global _is_ipo_interactive_path_groups 1
[05/29 04:25:02     28s] <CMD> group_path -name in2out_tmp.3053837 -from {0xa 0xd} -to 0xe -ignore_source_of_trigger_arc
[05/29 04:25:02     28s] <CMD> set_global _is_ipo_interactive_path_groups 1
[05/29 04:25:02     28s] <CMD> group_path -name reg2reg_tmp.3053837 -from 0x10 -to 0x11
[05/29 04:25:02     28s] <CMD> set_global _is_ipo_interactive_path_groups 1
[05/29 04:25:02     28s] <CMD> group_path -name reg2out_tmp.3053837 -from 0x14 -to 0x15
[05/29 04:25:02     28s] <CMD> setPathGroupOptions reg2reg_tmp.3053837 -effortLevel high
[05/29 04:25:02     28s] Effort level <high> specified for reg2reg_tmp.3053837 path_group
[05/29 04:25:02     28s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/29 04:25:03     29s] AAE DB initialization (MEM=1575.44 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/29 04:25:03     29s] #################################################################################
[05/29 04:25:03     29s] # Design Stage: PreRoute
[05/29 04:25:03     29s] # Design Name: des3
[05/29 04:25:03     29s] # Design Mode: 45nm
[05/29 04:25:03     29s] # Analysis Mode: MMMC Non-OCV 
[05/29 04:25:03     29s] # Parasitics Mode: No SPEF/RCDB 
[05/29 04:25:03     29s] # Signoff Settings: SI Off 
[05/29 04:25:03     29s] #################################################################################
[05/29 04:25:03     29s] Calculate delays in BcWc mode...
[05/29 04:25:03     29s] <CMD> get_capacitance_unit
[05/29 04:25:03     29s] Topological Sorting (REAL = 0:00:00.0, MEM = 1578.4M, InitMEM = 1577.4M)
[05/29 04:25:03     29s] Start delay calculation (fullDC) (1 T). (MEM=1578.45)
[05/29 04:25:03     29s] <CMD_INTERNAL> isAnalysisModeSetup
[05/29 04:25:03     29s] <CMD> getAnalysisMode -analysisType -quiet
[05/29 04:25:03     29s] <CMD_INTERNAL> isAnalysisModeSetup
[05/29 04:25:03     29s] <CMD> all_setup_analysis_views
[05/29 04:25:03     29s] <CMD> all_hold_analysis_views
[05/29 04:25:03     29s] <CMD> get_analysis_view $view -delay_corner
[05/29 04:25:03     29s] <CMD> get_delay_corner $dcCorner -power_domain_list
[05/29 04:25:03     29s] <CMD> get_delay_corner $dcCorner -library_set
[05/29 04:25:03     29s] <CMD> get_library_set $libSetName -si
[05/29 04:25:03     29s] <CMD> get_delay_corner $dcCorner -late_library_set
[05/29 04:25:03     29s] <CMD> get_delay_corner $dcCorner -early_library_set
[05/29 04:25:03     29s] <CMD> get_analysis_view $view -delay_corner
[05/29 04:25:03     29s] <CMD> get_delay_corner $dcCorner -power_domain_list
[05/29 04:25:03     29s] <CMD> get_delay_corner $dcCorner -library_set
[05/29 04:25:03     29s] <CMD> get_library_set $libSetName -si
[05/29 04:25:03     29s] <CMD> get_delay_corner $dcCorner -late_library_set
[05/29 04:25:03     29s] <CMD> get_delay_corner $dcCorner -early_library_set
[05/29 04:25:03     29s] Start AAE Lib Loading. (MEM=1590.96)
[05/29 04:25:03     29s] End AAE Lib Loading. (MEM=1648.2 CPU=0:00:00.2 Real=0:00:00.0)
[05/29 04:25:03     29s] End AAE Lib Interpolated Model. (MEM=1648.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 04:25:03     30s] Total number of fetched objects 2005
[05/29 04:25:03     30s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 04:25:03     30s] End delay calculation. (MEM=1747.13 CPU=0:00:00.4 REAL=0:00:00.0)
[05/29 04:25:03     30s] End delay calculation (fullDC). (MEM=1747.13 CPU=0:00:00.7 REAL=0:00:00.0)
[05/29 04:25:03     30s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 1747.1M) ***
[05/29 04:25:03     30s] <CMD> reset_path_group -name reg2out_tmp.3053837
[05/29 04:25:03     30s] <CMD> set_global _is_ipo_interactive_path_groups 0
[05/29 04:25:03     30s] <CMD> reset_path_group -name in2out_tmp.3053837
[05/29 04:25:03     30s] <CMD> set_global _is_ipo_interactive_path_groups 0
[05/29 04:25:03     30s] **INFO: Disable pre-place timing setting for timing analysis
[05/29 04:25:03     30s] <CMD> setDelayCalMode -ignoreNetLoad false
[05/29 04:25:03     30s] Set Using Default Delay Limit as 1000.
[05/29 04:25:03     30s] <CMD> set delaycal_use_default_delay_limit 1000
[05/29 04:25:03     30s] Set Default Net Delay as 1000 ps.
[05/29 04:25:03     30s] <CMD> set delaycal_default_net_delay 1000ps
[05/29 04:25:03     30s] Set Default Input Pin Transition as 0.1 ps.
[05/29 04:25:03     30s] <CMD> set delaycal_input_transition_delay 0ps
[05/29 04:25:03     30s] Set Default Net Load as 0.5 pF. 
[05/29 04:25:03     30s] <CMD> set delaycal_default_net_load 0.5pf
[05/29 04:25:03     30s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[05/29 04:25:03     30s] <CMD> all_setup_analysis_views
[05/29 04:25:03     30s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[05/29 04:25:03     30s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/29 04:25:03     30s] <CMD> getAnalysisMode -quiet -honorClockDomains
[05/29 04:25:03     30s] **INFO: Pre-place timing setting for timing analysis already disabled
[05/29 04:25:03     30s] <CMD> getPlaceMode -quiet -place_global_exp_inverter_rewiring
[05/29 04:25:03     30s] <CMD> getPlaceMode -ignoreUnproperPowerInit -quiet
[05/29 04:25:03     30s] <CMD> getPlaceMode -quiet -expSkipGP
[05/29 04:25:03     30s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1729.6M, EPOCH TIME: 1748507103.965636
[05/29 04:25:03     30s] Deleted 0 physical inst  (cell - / prefix -).
[05/29 04:25:03     30s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1729.6M, EPOCH TIME: 1748507103.965906
[05/29 04:25:03     30s] INFO: #ExclusiveGroups=0
[05/29 04:25:03     30s] INFO: There are no Exclusive Groups.
[05/29 04:25:03     30s] *** Starting "NanoPlace(TM) placement v#7 (mem=1729.6M)" ...
[05/29 04:25:03     30s] <CMD> setDelayCalMode -engine feDc
[05/29 04:25:03     30s] Wait...
[05/29 04:25:04     30s] *** Build Buffered Sizing Timing Model
[05/29 04:25:04     30s] (cpu=0:00:00.7 mem=1737.6M) ***
[05/29 04:25:04     30s] *** Build Virtual Sizing Timing Model
[05/29 04:25:04     30s] (cpu=0:00:00.7 mem=1737.6M) ***
[05/29 04:25:04     31s] No user-set net weight.
[05/29 04:25:04     31s] Net fanout histogram:
[05/29 04:25:04     31s] 2		: 1554 (85.0%) nets
[05/29 04:25:04     31s] 3		: 56 (3.1%) nets
[05/29 04:25:04     31s] 4     -	14	: 192 (10.5%) nets
[05/29 04:25:04     31s] 15    -	39	: 6 (0.3%) nets
[05/29 04:25:04     31s] 40    -	79	: 20 (1.1%) nets
[05/29 04:25:04     31s] 80    -	159	: 1 (0.1%) nets
[05/29 04:25:04     31s] 160   -	319	: 0 (0.0%) nets
[05/29 04:25:04     31s] 320   -	639	: 0 (0.0%) nets
[05/29 04:25:04     31s] 640   -	1279	: 0 (0.0%) nets
[05/29 04:25:04     31s] 1280  -	2559	: 0 (0.0%) nets
[05/29 04:25:04     31s] 2560  -	5119	: 0 (0.0%) nets
[05/29 04:25:04     31s] 5120+		: 0 (0.0%) nets
[05/29 04:25:04     31s] no activity file in design. spp won't run.
[05/29 04:25:04     31s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
[05/29 04:25:04     31s] Scan chains were not defined.
[05/29 04:25:04     31s] # Init pin-track-align, new floorplan.
[05/29 04:25:04     31s] Processing tracks to init pin-track alignment.
[05/29 04:25:04     31s] z: 2, totalTracks: 1
[05/29 04:25:04     31s] z: 4, totalTracks: 1
[05/29 04:25:04     31s] z: 6, totalTracks: 1
[05/29 04:25:04     31s] z: 8, totalTracks: 1
[05/29 04:25:04     31s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/29 04:25:04     31s] All LLGs are deleted
[05/29 04:25:04     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:04     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:04     31s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1737.6M, EPOCH TIME: 1748507104.708654
[05/29 04:25:04     31s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1737.6M, EPOCH TIME: 1748507104.708834
[05/29 04:25:04     31s] # Building des3 llgBox search-tree.
[05/29 04:25:04     31s] #std cell=1637 (0 fixed + 1637 movable) #buf cell=0 #inv cell=200 #block=0 (0 floating + 0 preplaced)
[05/29 04:25:04     31s] #ioInst=0 #net=1829 #term=5904 #term/net=3.23, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=304
[05/29 04:25:04     31s] stdCell: 1637 single + 0 double + 0 multi
[05/29 04:25:04     31s] Total standard cell length = 1.4896 (mm), area = 0.0021 (mm^2)
[05/29 04:25:04     31s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1737.6M, EPOCH TIME: 1748507104.709557
[05/29 04:25:04     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:04     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:04     31s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1737.6M, EPOCH TIME: 1748507104.709847
[05/29 04:25:04     31s] Max number of tech site patterns supported in site array is 256.
[05/29 04:25:04     31s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/29 04:25:04     31s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1737.6M, EPOCH TIME: 1748507104.713169
[05/29 04:25:04     31s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Create thread pool 0x7f26a9377af8.
[05/29 04:25:04     31s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[05/29 04:25:04     31s] After signature check, allow fast init is false, keep pre-filter is false.
[05/29 04:25:04     31s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/29 04:25:04     31s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.005, REAL:0.004, MEM:1865.6M, EPOCH TIME: 1748507104.717406
[05/29 04:25:04     31s] Use non-trimmed site array because memory saving is not enough.
[05/29 04:25:04     31s] SiteArray: non-trimmed site array dimensions = 44 x 326
[05/29 04:25:04     31s] SiteArray: use 114,688 bytes
[05/29 04:25:04     31s] SiteArray: current memory after site array memory allocation 1865.7M
[05/29 04:25:04     31s] SiteArray: FP blocked sites are writable
[05/29 04:25:04     31s] Estimated cell power/ground rail width = 0.175 um
[05/29 04:25:04     31s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/29 04:25:04     31s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1865.7M, EPOCH TIME: 1748507104.718174
[05/29 04:25:04     31s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1865.7M, EPOCH TIME: 1748507104.718270
[05/29 04:25:04     31s] SiteArray: number of non floorplan blocked sites for llg default is 14344
[05/29 04:25:04     31s] Atter site array init, number of instance map data is 0.
[05/29 04:25:04     31s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:1865.7M, EPOCH TIME: 1748507104.718608
[05/29 04:25:04     31s] 
[05/29 04:25:04     31s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:04     31s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1865.7M, EPOCH TIME: 1748507104.719383
[05/29 04:25:04     31s] 
[05/29 04:25:04     31s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:04     31s] Average module density = 0.547.
[05/29 04:25:04     31s] Density for the design = 0.547.
[05/29 04:25:04     31s]        = stdcell_area 7840 sites (2085 um^2) / alloc_area 14344 sites (3816 um^2).
[05/29 04:25:04     31s] Pin Density = 0.4116.
[05/29 04:25:04     31s]             = total # of pins 5904 / total area 14344.
[05/29 04:25:04     31s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1865.7M, EPOCH TIME: 1748507104.720231
[05/29 04:25:04     31s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:1865.7M, EPOCH TIME: 1748507104.720489
[05/29 04:25:04     31s] OPERPROF: Starting pre-place ADS at level 1, MEM:1865.7M, EPOCH TIME: 1748507104.720670
[05/29 04:25:04     31s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1865.7M, EPOCH TIME: 1748507104.721318
[05/29 04:25:04     31s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1865.7M, EPOCH TIME: 1748507104.721407
[05/29 04:25:04     31s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1865.7M, EPOCH TIME: 1748507104.721505
[05/29 04:25:04     31s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1865.7M, EPOCH TIME: 1748507104.721585
[05/29 04:25:04     31s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1865.7M, EPOCH TIME: 1748507104.721661
[05/29 04:25:04     31s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1865.7M, EPOCH TIME: 1748507104.721764
[05/29 04:25:04     31s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1865.7M, EPOCH TIME: 1748507104.721846
[05/29 04:25:04     31s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1865.7M, EPOCH TIME: 1748507104.721925
[05/29 04:25:04     31s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1865.7M, EPOCH TIME: 1748507104.722003
[05/29 04:25:04     31s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.001, REAL:0.001, MEM:1865.7M, EPOCH TIME: 1748507104.722097
[05/29 04:25:04     31s] ADSU 0.547 -> 0.596. site 14344.000 -> 13164.000. GS 11.200
[05/29 04:25:04     31s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.002, REAL:0.003, MEM:1865.7M, EPOCH TIME: 1748507104.723183
[05/29 04:25:04     31s] OPERPROF: Starting spMPad at level 1, MEM:1831.7M, EPOCH TIME: 1748507104.723730
[05/29 04:25:04     31s] OPERPROF:   Starting spContextMPad at level 2, MEM:1831.7M, EPOCH TIME: 1748507104.723898
[05/29 04:25:04     31s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1831.7M, EPOCH TIME: 1748507104.723980
[05/29 04:25:04     31s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1831.7M, EPOCH TIME: 1748507104.724059
[05/29 04:25:04     31s] Initial padding reaches pin density 0.635 for top
[05/29 04:25:04     31s] InitPadU 0.596 -> 0.950 for top
[05/29 04:25:04     31s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1831.7M, EPOCH TIME: 1748507104.726744
[05/29 04:25:04     31s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1831.7M, EPOCH TIME: 1748507104.726995
[05/29 04:25:04     31s] === lastAutoLevel = 7 
[05/29 04:25:04     31s] OPERPROF: Starting spInitNetWt at level 1, MEM:1831.7M, EPOCH TIME: 1748507104.728046
[05/29 04:25:04     31s] no activity file in design. spp won't run.
[05/29 04:25:04     31s] [spp] 0
[05/29 04:25:04     31s] [adp] 0:1:1:3
[05/29 04:25:05     31s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.332, REAL:0.333, MEM:1865.1M, EPOCH TIME: 1748507105.060942
[05/29 04:25:05     31s] Clock gating cells determined by native netlist tracing.
[05/29 04:25:05     31s] no activity file in design. spp won't run.
[05/29 04:25:05     31s] no activity file in design. spp won't run.
[05/29 04:25:05     31s] OPERPROF: Starting npMain at level 1, MEM:1865.1M, EPOCH TIME: 1748507105.136235
[05/29 04:25:06     31s] OPERPROF:   Starting npPlace at level 2, MEM:1889.1M, EPOCH TIME: 1748507106.144258
[05/29 04:25:06     31s] Iteration  1: Total net bbox = 1.551e+04 (1.02e+04 5.29e+03)
[05/29 04:25:06     31s]               Est.  stn bbox = 1.626e+04 (1.07e+04 5.59e+03)
[05/29 04:25:06     31s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1890.1M
[05/29 04:25:06     31s] Iteration  2: Total net bbox = 1.551e+04 (1.02e+04 5.29e+03)
[05/29 04:25:06     31s]               Est.  stn bbox = 1.626e+04 (1.07e+04 5.59e+03)
[05/29 04:25:06     31s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1890.1M
[05/29 04:25:06     31s] exp_mt_sequential is set from setPlaceMode option to 1
[05/29 04:25:06     31s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[05/29 04:25:06     31s] place_exp_mt_interval set to default 32
[05/29 04:25:06     31s] place_exp_mt_interval_bias (first half) set to default 0.750000
[05/29 04:25:06     31s] Iteration  3: Total net bbox = 1.337e+04 (8.22e+03 5.15e+03)
[05/29 04:25:06     31s]               Est.  stn bbox = 1.508e+04 (9.16e+03 5.92e+03)
[05/29 04:25:06     31s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1909.9M
[05/29 04:25:06     31s] Total number of setup views is 1.
[05/29 04:25:06     31s] Total number of active setup views is 1.
[05/29 04:25:06     31s] Active setup views:
[05/29 04:25:06     31s]     worst
[05/29 04:25:06     31s] Iteration  4: Total net bbox = 1.519e+04 (8.62e+03 6.57e+03)
[05/29 04:25:06     31s]               Est.  stn bbox = 1.816e+04 (9.85e+03 8.31e+03)
[05/29 04:25:06     31s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1909.9M
[05/29 04:25:07     32s] Iteration  5: Total net bbox = 1.719e+04 (9.47e+03 7.72e+03)
[05/29 04:25:07     32s]               Est.  stn bbox = 2.102e+04 (1.11e+04 9.88e+03)
[05/29 04:25:07     32s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1909.9M
[05/29 04:25:07     32s] OPERPROF:   Finished npPlace at level 2, CPU:1.092, REAL:1.123, MEM:1909.9M, EPOCH TIME: 1748507107.267190
[05/29 04:25:07     32s] OPERPROF: Finished npMain at level 1, CPU:1.103, REAL:2.134, MEM:1909.9M, EPOCH TIME: 1748507107.270726
[05/29 04:25:07     32s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1909.9M, EPOCH TIME: 1748507107.271854
[05/29 04:25:07     32s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 04:25:07     32s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:1909.9M, EPOCH TIME: 1748507107.272484
[05/29 04:25:07     32s] OPERPROF: Starting npMain at level 1, MEM:1909.9M, EPOCH TIME: 1748507107.272901
[05/29 04:25:07     32s] OPERPROF:   Starting npPlace at level 2, MEM:1909.9M, EPOCH TIME: 1748507107.282843
[05/29 04:25:07     33s] Iteration  6: Total net bbox = 1.787e+04 (9.65e+03 8.21e+03)
[05/29 04:25:07     33s]               Est.  stn bbox = 2.181e+04 (1.13e+04 1.05e+04)
[05/29 04:25:07     33s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1928.3M
[05/29 04:25:07     33s] OPERPROF:   Finished npPlace at level 2, CPU:0.494, REAL:0.515, MEM:1928.3M, EPOCH TIME: 1748507107.797370
[05/29 04:25:07     33s] OPERPROF: Finished npMain at level 1, CPU:0.506, REAL:0.527, MEM:1928.3M, EPOCH TIME: 1748507107.799941
[05/29 04:25:07     33s] Legalizing MH Cells... 0 / 0 (level 4)
[05/29 04:25:07     33s] No instances found in the vector
[05/29 04:25:07     33s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1928.3M, DRC: 0)
[05/29 04:25:07     33s] 0 (out of 0) MH cells were successfully legalized.
[05/29 04:25:07     33s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1928.3M, EPOCH TIME: 1748507107.800445
[05/29 04:25:07     33s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 04:25:07     33s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1928.3M, EPOCH TIME: 1748507107.800707
[05/29 04:25:07     33s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1928.3M, EPOCH TIME: 1748507107.800826
[05/29 04:25:07     33s] Starting Early Global Route rough congestion estimation: mem = 1928.3M
[05/29 04:25:07     33s] <CMD> psp::embedded_egr_init_
[05/29 04:25:07     33s] (I)      ==================== Layers =====================
[05/29 04:25:07     33s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:07     33s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/29 04:25:07     33s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:07     33s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[05/29 04:25:07     33s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[05/29 04:25:07     33s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[05/29 04:25:07     33s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[05/29 04:25:07     33s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[05/29 04:25:07     33s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[05/29 04:25:07     33s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[05/29 04:25:07     33s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[05/29 04:25:07     33s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[05/29 04:25:07     33s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[05/29 04:25:07     33s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[05/29 04:25:07     33s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[05/29 04:25:07     33s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[05/29 04:25:07     33s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[05/29 04:25:07     33s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[05/29 04:25:07     33s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[05/29 04:25:07     33s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[05/29 04:25:07     33s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[05/29 04:25:07     33s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[05/29 04:25:07     33s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:07     33s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[05/29 04:25:07     33s] (I)      |   0 |  0 |  active |   other |        |    MS |
[05/29 04:25:07     33s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/29 04:25:07     33s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:07     33s] (I)      Started Import and model ( Curr Mem: 1928.29 MB )
[05/29 04:25:07     33s] (I)      Default pattern map key = des3_default.
[05/29 04:25:07     33s] (I)      == Non-default Options ==
[05/29 04:25:07     33s] (I)      Print mode                                         : 2
[05/29 04:25:07     33s] (I)      Stop if highly congested                           : false
[05/29 04:25:07     33s] (I)      Maximum routing layer                              : 10
[05/29 04:25:07     33s] (I)      Assign partition pins                              : false
[05/29 04:25:07     33s] (I)      Support large GCell                                : true
[05/29 04:25:07     33s] (I)      Number of threads                                  : 1
[05/29 04:25:07     33s] (I)      Number of rows per GCell                           : 3
[05/29 04:25:07     33s] (I)      Max num rows per GCell                             : 32
[05/29 04:25:07     33s] (I)      Method to set GCell size                           : row
[05/29 04:25:07     33s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[05/29 04:25:07     33s] (I)      Use row-based GCell size
[05/29 04:25:07     33s] (I)      Use row-based GCell align
[05/29 04:25:07     33s] (I)      layer 0 area = 0
[05/29 04:25:07     33s] (I)      layer 1 area = 0
[05/29 04:25:07     33s] (I)      layer 2 area = 0
[05/29 04:25:07     33s] (I)      layer 3 area = 0
[05/29 04:25:07     33s] (I)      layer 4 area = 0
[05/29 04:25:07     33s] (I)      layer 5 area = 0
[05/29 04:25:07     33s] (I)      layer 6 area = 0
[05/29 04:25:07     33s] (I)      layer 7 area = 0
[05/29 04:25:07     33s] (I)      layer 8 area = 0
[05/29 04:25:07     33s] (I)      layer 9 area = 0
[05/29 04:25:07     33s] (I)      GCell unit size   : 2800
[05/29 04:25:07     33s] (I)      GCell multiplier  : 3
[05/29 04:25:07     33s] (I)      GCell row height  : 2800
[05/29 04:25:07     33s] (I)      Actual row height : 2800
[05/29 04:25:07     33s] (I)      GCell align ref   : 0 0
[05/29 04:25:07     33s] [NR-eGR] Track table information for default rule: 
[05/29 04:25:07     33s] [NR-eGR] metal1 has single uniform track structure
[05/29 04:25:07     33s] [NR-eGR] metal2 has single uniform track structure
[05/29 04:25:07     33s] [NR-eGR] metal3 has single uniform track structure
[05/29 04:25:07     33s] [NR-eGR] metal4 has single uniform track structure
[05/29 04:25:07     33s] [NR-eGR] metal5 has single uniform track structure
[05/29 04:25:07     33s] [NR-eGR] metal6 has single uniform track structure
[05/29 04:25:07     33s] [NR-eGR] metal7 has single uniform track structure
[05/29 04:25:07     33s] [NR-eGR] metal8 has single uniform track structure
[05/29 04:25:07     33s] [NR-eGR] metal9 has single uniform track structure
[05/29 04:25:07     33s] [NR-eGR] metal10 has single uniform track structure
[05/29 04:25:07     33s] (I)      ============== Default via ===============
[05/29 04:25:07     33s] (I)      +---+------------------+-----------------+
[05/29 04:25:07     33s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/29 04:25:07     33s] (I)      +---+------------------+-----------------+
[05/29 04:25:07     33s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[05/29 04:25:07     33s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[05/29 04:25:07     33s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[05/29 04:25:07     33s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[05/29 04:25:07     33s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[05/29 04:25:07     33s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[05/29 04:25:07     33s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[05/29 04:25:07     33s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[05/29 04:25:07     33s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[05/29 04:25:07     33s] (I)      +---+------------------+-----------------+
[05/29 04:25:07     33s] [NR-eGR] Read 0 PG shapes
[05/29 04:25:07     33s] [NR-eGR] Read 0 clock shapes
[05/29 04:25:07     33s] [NR-eGR] Read 0 other shapes
[05/29 04:25:07     33s] [NR-eGR] #Routing Blockages  : 0
[05/29 04:25:07     33s] [NR-eGR] #Instance Blockages : 0
[05/29 04:25:07     33s] [NR-eGR] #PG Blockages       : 0
[05/29 04:25:07     33s] [NR-eGR] #Halo Blockages     : 0
[05/29 04:25:07     33s] [NR-eGR] #Boundary Blockages : 0
[05/29 04:25:07     33s] [NR-eGR] #Clock Blockages    : 0
[05/29 04:25:07     33s] [NR-eGR] #Other Blockages    : 0
[05/29 04:25:07     33s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/29 04:25:07     33s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/29 04:25:07     33s] [NR-eGR] Read 1829 nets ( ignored 0 )
[05/29 04:25:07     33s] (I)      early_global_route_priority property id does not exist.
[05/29 04:25:07     33s] (I)      Read Num Blocks=0  Num Prerouted Wires=0  Num CS=0
[05/29 04:25:07     33s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:07     33s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:07     33s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:07     33s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:07     33s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:07     33s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:07     33s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:07     33s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:07     33s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:07     33s] (I)      Number of ignored nets                =      0
[05/29 04:25:07     33s] (I)      Number of connected nets              =      0
[05/29 04:25:07     33s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/29 04:25:07     33s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/29 04:25:07     33s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/29 04:25:07     33s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/29 04:25:07     33s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/29 04:25:07     33s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/29 04:25:07     33s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/29 04:25:07     33s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/29 04:25:07     33s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/29 04:25:07     33s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/29 04:25:07     33s] (I)      Ndr track 0 does not exist
[05/29 04:25:07     33s] (I)      ---------------------Grid Graph Info--------------------
[05/29 04:25:07     33s] (I)      Routing area        : (0, 0) - (123880, 123200)
[05/29 04:25:07     33s] (I)      Core area           : (0, 0) - (123880, 123200)
[05/29 04:25:07     33s] (I)      Site width          :   380  (dbu)
[05/29 04:25:07     33s] (I)      Row height          :  2800  (dbu)
[05/29 04:25:07     33s] (I)      GCell row height    :  2800  (dbu)
[05/29 04:25:07     33s] (I)      GCell width         :  8400  (dbu)
[05/29 04:25:07     33s] (I)      GCell height        :  8400  (dbu)
[05/29 04:25:07     33s] (I)      Grid                :    15    15    10
[05/29 04:25:07     33s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/29 04:25:07     33s] (I)      Vertical capacity   :     0  8400     0  8400     0  8400     0  8400     0  8400
[05/29 04:25:07     33s] (I)      Horizontal capacity :     0     0  8400     0  8400     0  8400     0  8400     0
[05/29 04:25:07     33s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[05/29 04:25:07     33s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[05/29 04:25:07     33s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[05/29 04:25:07     33s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[05/29 04:25:07     33s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870  3340  3550
[05/29 04:25:07     33s] (I)      Num tracks per GCell: 31.11 22.11 30.00 15.00 15.00 15.00  5.00  5.00  2.62  2.50
[05/29 04:25:07     33s] (I)      Total num of tracks :   440   326   440   220   219   220    73    73    38    36
[05/29 04:25:07     33s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/29 04:25:07     33s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/29 04:25:07     33s] (I)      --------------------------------------------------------
[05/29 04:25:07     33s] 
[05/29 04:25:07     33s] [NR-eGR] ============ Routing rule table ============
[05/29 04:25:07     33s] [NR-eGR] Rule id: 0  Nets: 1829
[05/29 04:25:07     33s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/29 04:25:07     33s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[05/29 04:25:07     33s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[05/29 04:25:07     33s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[05/29 04:25:07     33s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[05/29 04:25:07     33s] [NR-eGR] ========================================
[05/29 04:25:07     33s] [NR-eGR] 
[05/29 04:25:07     33s] (I)      =============== Blocked Tracks ===============
[05/29 04:25:07     33s] (I)      +-------+---------+----------+---------------+
[05/29 04:25:07     33s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/29 04:25:07     33s] (I)      +-------+---------+----------+---------------+
[05/29 04:25:07     33s] (I)      |     1 |       0 |        0 |         0.00% |
[05/29 04:25:07     33s] (I)      |     2 |       0 |        0 |         0.00% |
[05/29 04:25:07     33s] (I)      |     3 |       0 |        0 |         0.00% |
[05/29 04:25:07     33s] (I)      |     4 |       0 |        0 |         0.00% |
[05/29 04:25:07     33s] (I)      |     5 |       0 |        0 |         0.00% |
[05/29 04:25:07     33s] (I)      |     6 |       0 |        0 |         0.00% |
[05/29 04:25:07     33s] (I)      |     7 |       0 |        0 |         0.00% |
[05/29 04:25:07     33s] (I)      |     8 |       0 |        0 |         0.00% |
[05/29 04:25:07     33s] (I)      |     9 |       0 |        0 |         0.00% |
[05/29 04:25:07     33s] (I)      |    10 |       0 |        0 |         0.00% |
[05/29 04:25:07     33s] (I)      +-------+---------+----------+---------------+
[05/29 04:25:07     33s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1928.29 MB )
[05/29 04:25:07     33s] (I)      Reset routing kernel
[05/29 04:25:07     33s] (I)      numLocalWires=3176  numGlobalNetBranches=800  numLocalNetBranches=790
[05/29 04:25:07     33s] (I)      totalPins=5904  totalGlobalPin=3547 (60.08%)
[05/29 04:25:07     33s] (I)      total 2D Cap : 24675 = (11550 H, 13125 V)
[05/29 04:25:07     33s] (I)      
[05/29 04:25:07     33s] (I)      ============  Phase 1a Route ============
[05/29 04:25:07     33s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/29 04:25:07     33s] (I)      Usage: 5072 = (2632 H, 2440 V) = (22.79% H, 18.59% V) = (1.105e+04um H, 1.025e+04um V)
[05/29 04:25:07     33s] (I)      
[05/29 04:25:07     33s] (I)      ============  Phase 1b Route ============
[05/29 04:25:07     33s] (I)      Usage: 5072 = (2632 H, 2440 V) = (22.79% H, 18.59% V) = (1.105e+04um H, 1.025e+04um V)
[05/29 04:25:07     33s] (I)      eGR overflow: 0.00% H + 0.00% V
[05/29 04:25:07     33s] 
[05/29 04:25:07     33s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/29 04:25:07     33s] <CMD> psp::embedded_egr_term_
[05/29 04:25:07     33s] Finished Early Global Route rough congestion estimation: mem = 1928.3M
[05/29 04:25:07     33s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.031, REAL:0.031, MEM:1928.3M, EPOCH TIME: 1748507107.832274
[05/29 04:25:07     33s] earlyGlobalRoute rough estimation gcell size 3 row height
[05/29 04:25:07     33s] OPERPROF: Starting CDPad at level 1, MEM:1928.3M, EPOCH TIME: 1748507107.832435
[05/29 04:25:07     33s] CDPadU 0.950 -> 0.950. R=0.595, N=1637, GS=4.200
[05/29 04:25:07     33s] OPERPROF: Finished CDPad at level 1, CPU:0.006, REAL:0.006, MEM:1928.3M, EPOCH TIME: 1748507107.838488
[05/29 04:25:07     33s] OPERPROF: Starting npMain at level 1, MEM:1928.3M, EPOCH TIME: 1748507107.838989
[05/29 04:25:07     33s] OPERPROF:   Starting npPlace at level 2, MEM:1928.3M, EPOCH TIME: 1748507107.846930
[05/29 04:25:07     33s] OPERPROF:   Finished npPlace at level 2, CPU:0.008, REAL:0.008, MEM:1930.7M, EPOCH TIME: 1748507107.854762
[05/29 04:25:07     33s] OPERPROF: Finished npMain at level 1, CPU:0.017, REAL:0.018, MEM:1930.7M, EPOCH TIME: 1748507107.856717
[05/29 04:25:07     33s] Global placement CDP skipped at cutLevel 7.
[05/29 04:25:07     33s] Iteration  7: Total net bbox = 1.813e+04 (9.91e+03 8.23e+03)
[05/29 04:25:07     33s]               Est.  stn bbox = 2.208e+04 (1.16e+04 1.05e+04)
[05/29 04:25:07     33s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1930.7M
[05/29 04:25:08     33s] 
[05/29 04:25:08     33s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/29 04:25:08     33s] TLC MultiMap info (StdDelay):
[05/29 04:25:08     33s]   : fast + fast + 1 + no RcCorner := 5.5ps
[05/29 04:25:08     33s]   : fast + fast + 1 + default := 5.9ps
[05/29 04:25:08     33s]   : slow + slow + 1 + no RcCorner := 32.2ps
[05/29 04:25:08     33s]   : slow + slow + 1 + default := 33.1ps
[05/29 04:25:08     33s]  Setting StdDelay to: 33.1ps
[05/29 04:25:08     33s] 
[05/29 04:25:08     33s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/29 04:25:08     33s] nrCritNet: 0.00% ( 0 / 1829 ) cutoffSlk: 214748364.7ps stdDelay: 33.1ps
[05/29 04:25:08     33s] nrCritNet: 0.00% ( 0 / 1829 ) cutoffSlk: 214748364.7ps stdDelay: 33.1ps
[05/29 04:25:08     33s] Iteration  8: Total net bbox = 1.813e+04 (9.91e+03 8.23e+03)
[05/29 04:25:08     33s]               Est.  stn bbox = 2.208e+04 (1.16e+04 1.05e+04)
[05/29 04:25:08     33s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1930.7M
[05/29 04:25:08     33s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1930.7M, EPOCH TIME: 1748507108.476674
[05/29 04:25:08     33s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 04:25:08     33s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1930.7M, EPOCH TIME: 1748507108.477053
[05/29 04:25:08     33s] Legalizing MH Cells... 0 / 0 (level 7)
[05/29 04:25:08     33s] No instances found in the vector
[05/29 04:25:08     33s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1930.7M, DRC: 0)
[05/29 04:25:08     33s] 0 (out of 0) MH cells were successfully legalized.
[05/29 04:25:08     33s] OPERPROF: Starting npMain at level 1, MEM:1930.7M, EPOCH TIME: 1748507108.477403
[05/29 04:25:08     33s] OPERPROF:   Starting npPlace at level 2, MEM:1930.7M, EPOCH TIME: 1748507108.487898
[05/29 04:25:09     34s] GP RA stats: MHOnly 0 nrInst 1637 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[05/29 04:25:10     35s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1946.7M, EPOCH TIME: 1748507110.027652
[05/29 04:25:10     35s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1946.7M, EPOCH TIME: 1748507110.027949
[05/29 04:25:10     35s] Iteration  9: Total net bbox = 1.848e+04 (9.86e+03 8.62e+03)
[05/29 04:25:10     35s]               Est.  stn bbox = 2.233e+04 (1.15e+04 1.09e+04)
[05/29 04:25:10     35s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 1946.7M
[05/29 04:25:10     35s] OPERPROF:   Finished npPlace at level 2, CPU:1.454, REAL:1.542, MEM:1946.7M, EPOCH TIME: 1748507110.029554
[05/29 04:25:10     35s] OPERPROF: Finished npMain at level 1, CPU:1.469, REAL:1.557, MEM:1930.7M, EPOCH TIME: 1748507110.034096
[05/29 04:25:10     35s] Iteration 10: Total net bbox = 1.875e+04 (1.01e+04 8.69e+03)
[05/29 04:25:10     35s]               Est.  stn bbox = 2.260e+04 (1.17e+04 1.09e+04)
[05/29 04:25:10     35s]               cpu = 0:00:01.5 real = 0:00:02.0 mem = 1930.7M
[05/29 04:25:10     35s] [adp] clock
[05/29 04:25:10     35s] [adp] weight, nr nets, wire length
[05/29 04:25:10     35s] [adp]      0        1  90.065000
[05/29 04:25:10     35s] [adp] data
[05/29 04:25:10     35s] [adp] weight, nr nets, wire length
[05/29 04:25:10     35s] [adp]      0     1828  18659.685500
[05/29 04:25:10     35s] [adp] 0.000000|0.000000|0.000000
[05/29 04:25:10     35s] Iteration 11: Total net bbox = 1.875e+04 (1.01e+04 8.69e+03)
[05/29 04:25:10     35s]               Est.  stn bbox = 2.260e+04 (1.17e+04 1.09e+04)
[05/29 04:25:10     35s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1930.7M
[05/29 04:25:10     35s] *** cost = 1.875e+04 (1.01e+04 8.69e+03) (cpu for global=0:00:03.8) real=0:00:05.0***
[05/29 04:25:10     35s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[05/29 04:25:10     35s] Saved padding area to DB
[05/29 04:25:10     35s] All LLGs are deleted
[05/29 04:25:10     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:10     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:10     35s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1930.7M, EPOCH TIME: 1748507110.072099
[05/29 04:25:10     35s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1930.7M, EPOCH TIME: 1748507110.072402
[05/29 04:25:10     35s] Solver runtime cpu: 0:00:02.9 real: 0:00:03.0
[05/29 04:25:10     35s] Core Placement runtime cpu: 0:00:03.1 real: 0:00:04.0
[05/29 04:25:10     35s] <CMD> scanReorder
[05/29 04:25:10     35s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/29 04:25:10     35s] Type 'man IMPSP-9025' for more detail.
[05/29 04:25:10     35s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1930.7M, EPOCH TIME: 1748507110.075002
[05/29 04:25:10     35s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1930.7M, EPOCH TIME: 1748507110.075247
[05/29 04:25:10     35s] Processing tracks to init pin-track alignment.
[05/29 04:25:10     35s] z: 2, totalTracks: 1
[05/29 04:25:10     35s] z: 4, totalTracks: 1
[05/29 04:25:10     35s] z: 6, totalTracks: 1
[05/29 04:25:10     35s] z: 8, totalTracks: 1
[05/29 04:25:10     35s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/29 04:25:10     35s] All LLGs are deleted
[05/29 04:25:10     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:10     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:10     35s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1930.7M, EPOCH TIME: 1748507110.080849
[05/29 04:25:10     35s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1930.7M, EPOCH TIME: 1748507110.080997
[05/29 04:25:10     35s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1930.7M, EPOCH TIME: 1748507110.081646
[05/29 04:25:10     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:10     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:10     35s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1930.7M, EPOCH TIME: 1748507110.082226
[05/29 04:25:10     35s] Max number of tech site patterns supported in site array is 256.
[05/29 04:25:10     35s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/29 04:25:10     35s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1930.7M, EPOCH TIME: 1748507110.088431
[05/29 04:25:10     35s] After signature check, allow fast init is true, keep pre-filter is true.
[05/29 04:25:10     35s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/29 04:25:10     35s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1930.7M, EPOCH TIME: 1748507110.088867
[05/29 04:25:10     35s] Fast DP-INIT is on for default
[05/29 04:25:10     35s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/29 04:25:10     35s] Atter site array init, number of instance map data is 0.
[05/29 04:25:10     35s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.007, REAL:0.008, MEM:1930.7M, EPOCH TIME: 1748507110.089754
[05/29 04:25:10     35s] 
[05/29 04:25:10     35s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:10     35s] OPERPROF:       Starting CMU at level 4, MEM:1930.7M, EPOCH TIME: 1748507110.090278
[05/29 04:25:10     35s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1930.7M, EPOCH TIME: 1748507110.090728
[05/29 04:25:10     35s] 
[05/29 04:25:10     35s] Bad Lib Cell Checking (CMU) is done! (0)
[05/29 04:25:10     35s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.009, REAL:0.010, MEM:1930.7M, EPOCH TIME: 1748507110.091204
[05/29 04:25:10     35s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1930.7M, EPOCH TIME: 1748507110.091297
[05/29 04:25:10     35s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1930.7M, EPOCH TIME: 1748507110.091624
[05/29 04:25:10     35s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1930.7MB).
[05/29 04:25:10     35s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.017, REAL:0.017, MEM:1930.7M, EPOCH TIME: 1748507110.092358
[05/29 04:25:10     35s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.017, REAL:0.017, MEM:1930.7M, EPOCH TIME: 1748507110.092447
[05/29 04:25:10     35s] TDRefine: refinePlace mode is spiral
[05/29 04:25:10     35s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3053837.1
[05/29 04:25:10     35s] OPERPROF: Starting RefinePlace at level 1, MEM:1930.7M, EPOCH TIME: 1748507110.092579
[05/29 04:25:10     35s] *** Starting refinePlace (0:00:35.2 mem=1930.7M) ***
[05/29 04:25:10     35s] Total net bbox length = 1.875e+04 (1.006e+04 8.687e+03) (ext = 6.549e+03)
[05/29 04:25:10     35s] 
[05/29 04:25:10     35s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:10     35s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/29 04:25:10     35s] (I)      Default pattern map key = des3_default.
[05/29 04:25:10     35s] (I)      Default pattern map key = des3_default.
[05/29 04:25:10     35s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1930.7M, EPOCH TIME: 1748507110.096949
[05/29 04:25:10     35s] Starting refinePlace ...
[05/29 04:25:10     35s] (I)      Default pattern map key = des3_default.
[05/29 04:25:10     35s] (I)      Default pattern map key = des3_default.
[05/29 04:25:10     35s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1930.7M, EPOCH TIME: 1748507110.102510
[05/29 04:25:10     35s] DDP initSite1 nrRow 44 nrJob 44
[05/29 04:25:10     35s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1930.7M, EPOCH TIME: 1748507110.102626
[05/29 04:25:10     35s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1930.7M, EPOCH TIME: 1748507110.102736
[05/29 04:25:10     35s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1930.7M, EPOCH TIME: 1748507110.102820
[05/29 04:25:10     35s] DDP markSite nrRow 44 nrJob 44
[05/29 04:25:10     35s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1930.7M, EPOCH TIME: 1748507110.102946
[05/29 04:25:10     35s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:1930.7M, EPOCH TIME: 1748507110.103025
[05/29 04:25:10     35s]   Spread Effort: high, standalone mode, useDDP on.
[05/29 04:25:10     35s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1930.7MB) @(0:00:35.3 - 0:00:35.3).
[05/29 04:25:10     35s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/29 04:25:10     35s] wireLenOptFixPriorityInst 0 inst fixed
[05/29 04:25:10     35s] Placement tweakage begins.
[05/29 04:25:10     35s] wire length = 2.378e+04
[05/29 04:25:10     35s] wire length = 2.313e+04
[05/29 04:25:10     35s] Placement tweakage ends.
[05/29 04:25:10     35s] Move report: tweak moves 117 insts, mean move: 2.20 um, max move: 6.52 um 
[05/29 04:25:10     35s] 	Max move on inst (u1/U2029): (30.66, 50.39) --> (29.73, 44.80)
[05/29 04:25:10     35s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.1, real=0:00:00.0, mem=1930.7MB) @(0:00:35.3 - 0:00:35.4).
[05/29 04:25:10     35s] 
[05/29 04:25:10     35s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/29 04:25:10     35s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f26a9377af8.
[05/29 04:25:10     35s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[05/29 04:25:10     35s] Move report: legalization moves 1637 insts, mean move: 0.91 um, max move: 4.81 um spiral
[05/29 04:25:10     35s] 	Max move on inst (U122): (60.41, 49.00) --> (57.00, 47.60)
[05/29 04:25:10     35s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/29 04:25:10     35s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/29 04:25:10     35s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1902.7MB) @(0:00:35.4 - 0:00:35.4).
[05/29 04:25:10     35s] Move report: Detail placement moves 1637 insts, mean move: 1.03 um, max move: 6.65 um 
[05/29 04:25:10     35s] 	Max move on inst (u1/U2045): (15.83, 9.79) --> (21.09, 8.40)
[05/29 04:25:10     35s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1902.7MB
[05/29 04:25:10     35s] Statistics of distance of Instance movement in refine placement:
[05/29 04:25:10     35s]   maximum (X+Y) =         6.65 um
[05/29 04:25:10     35s]   inst (u1/U2045) with max move: (15.832, 9.7905) -> (21.09, 8.4)
[05/29 04:25:10     35s]   mean    (X+Y) =         1.03 um
[05/29 04:25:10     35s] Summary Report:
[05/29 04:25:10     35s] Instances move: 1637 (out of 1637 movable)
[05/29 04:25:10     35s] Instances flipped: 0
[05/29 04:25:10     35s] Mean displacement: 1.03 um
[05/29 04:25:10     35s] Max displacement: 6.65 um (Instance: u1/U2045) (15.832, 9.7905) -> (21.09, 8.4)
[05/29 04:25:10     35s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[05/29 04:25:10     35s] Total instances moved : 1637
[05/29 04:25:10     35s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.185, REAL:0.183, MEM:1902.7M, EPOCH TIME: 1748507110.280173
[05/29 04:25:10     35s] Total net bbox length = 1.877e+04 (9.726e+03 9.041e+03) (ext = 6.501e+03)
[05/29 04:25:10     35s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1902.7MB
[05/29 04:25:10     35s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1902.7MB) @(0:00:35.2 - 0:00:35.4).
[05/29 04:25:10     35s] *** Finished refinePlace (0:00:35.4 mem=1902.7M) ***
[05/29 04:25:10     35s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3053837.1
[05/29 04:25:10     35s] OPERPROF: Finished RefinePlace at level 1, CPU:0.193, REAL:0.192, MEM:1902.7M, EPOCH TIME: 1748507110.284285
[05/29 04:25:10     35s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1902.7M, EPOCH TIME: 1748507110.284409
[05/29 04:25:10     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1637).
[05/29 04:25:10     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:10     35s] All LLGs are deleted
[05/29 04:25:10     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:10     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:10     35s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1902.7M, EPOCH TIME: 1748507110.287210
[05/29 04:25:10     35s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1902.7M, EPOCH TIME: 1748507110.287371
[05/29 04:25:10     35s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.005, REAL:0.005, MEM:1899.7M, EPOCH TIME: 1748507110.288973
[05/29 04:25:10     35s] *** End of Placement (cpu=0:00:05.2, real=0:00:07.0, mem=1899.7M) ***
[05/29 04:25:10     35s] Processing tracks to init pin-track alignment.
[05/29 04:25:10     35s] z: 2, totalTracks: 1
[05/29 04:25:10     35s] z: 4, totalTracks: 1
[05/29 04:25:10     35s] z: 6, totalTracks: 1
[05/29 04:25:10     35s] z: 8, totalTracks: 1
[05/29 04:25:10     35s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/29 04:25:10     35s] All LLGs are deleted
[05/29 04:25:10     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:10     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:10     35s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1899.7M, EPOCH TIME: 1748507110.293405
[05/29 04:25:10     35s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1899.7M, EPOCH TIME: 1748507110.293546
[05/29 04:25:10     35s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1899.7M, EPOCH TIME: 1748507110.293936
[05/29 04:25:10     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:10     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:10     35s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1899.7M, EPOCH TIME: 1748507110.294298
[05/29 04:25:10     35s] Max number of tech site patterns supported in site array is 256.
[05/29 04:25:10     35s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/29 04:25:10     35s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1899.7M, EPOCH TIME: 1748507110.297707
[05/29 04:25:10     35s] After signature check, allow fast init is true, keep pre-filter is true.
[05/29 04:25:10     35s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/29 04:25:10     35s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1899.7M, EPOCH TIME: 1748507110.298069
[05/29 04:25:10     35s] Fast DP-INIT is on for default
[05/29 04:25:10     35s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/29 04:25:10     35s] Atter site array init, number of instance map data is 0.
[05/29 04:25:10     35s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:1899.7M, EPOCH TIME: 1748507110.298675
[05/29 04:25:10     35s] 
[05/29 04:25:10     35s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:10     35s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:1899.7M, EPOCH TIME: 1748507110.299176
[05/29 04:25:10     35s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1899.7M, EPOCH TIME: 1748507110.299512
[05/29 04:25:10     35s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1899.7M, EPOCH TIME: 1748507110.299908
[05/29 04:25:10     35s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.001, REAL:0.001, MEM:1915.7M, EPOCH TIME: 1748507110.301029
[05/29 04:25:10     35s] default core: bins with density > 0.750 =  8.00 % ( 2 / 25 )
[05/29 04:25:10     35s] Density distribution unevenness ratio = 7.146%
[05/29 04:25:10     35s] Density distribution unevenness ratio (U70) = 1.416%
[05/29 04:25:10     35s] Density distribution unevenness ratio (U80) = 0.000%
[05/29 04:25:10     35s] Density distribution unevenness ratio (U90) = 0.000%
[05/29 04:25:10     35s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.002, REAL:0.002, MEM:1915.7M, EPOCH TIME: 1748507110.301245
[05/29 04:25:10     35s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1915.7M, EPOCH TIME: 1748507110.301359
[05/29 04:25:10     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:10     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:10     35s] All LLGs are deleted
[05/29 04:25:10     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:10     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:10     35s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1915.7M, EPOCH TIME: 1748507110.302428
[05/29 04:25:10     35s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1915.7M, EPOCH TIME: 1748507110.302569
[05/29 04:25:10     35s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1915.7M, EPOCH TIME: 1748507110.302896
[05/29 04:25:10     35s] *** Free Virtual Timing Model ...(mem=1915.7M)
[05/29 04:25:10     35s] <CMD> setDelayCalMode -engine aae
[05/29 04:25:10     35s] <CMD> all_setup_analysis_views
[05/29 04:25:10     35s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/29 04:25:10     35s] <CMD> reset_path_group -name reg2reg_tmp.3053837
[05/29 04:25:10     35s] <CMD> set_global _is_ipo_interactive_path_groups 0
[05/29 04:25:10     35s] <CMD> reset_path_group -name in2reg_tmp.3053837
[05/29 04:25:10     35s] <CMD> set_global _is_ipo_interactive_path_groups 0
[05/29 04:25:10     35s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[05/29 04:25:10     35s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[05/29 04:25:10     35s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[05/29 04:25:10     35s] <CMD> get_ccopt_clock_trees *
[05/29 04:25:10     35s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[05/29 04:25:10     35s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[05/29 04:25:10     35s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[05/29 04:25:10     35s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[05/29 04:25:10     35s] <CMD> getPlaceMode -quiet -timingEffort
[05/29 04:25:10     35s] <CMD> getAnalysisMode -quiet -honorClockDomains
[05/29 04:25:10     35s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[05/29 04:25:10     35s] <CMD> getAnalysisMode -quiet -honorClockDomains
[05/29 04:25:10     35s] **INFO: Enable pre-place timing setting for timing analysis
[05/29 04:25:10     35s] Set Using Default Delay Limit as 101.
[05/29 04:25:10     35s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/29 04:25:10     35s] <CMD> set delaycal_use_default_delay_limit 101
[05/29 04:25:10     35s] Set Default Net Delay as 0 ps.
[05/29 04:25:10     35s] <CMD> set delaycal_default_net_delay 0
[05/29 04:25:10     35s] Set Default Net Load as 0 pF. 
[05/29 04:25:10     35s] <CMD> set delaycal_default_net_load 0
[05/29 04:25:10     35s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[05/29 04:25:10     35s] <CMD> getAnalysisMode -clkSrcPath -quiet
[05/29 04:25:10     35s] <CMD> getAnalysisMode -clockPropagation -quiet
[05/29 04:25:10     35s] <CMD> getAnalysisMode -checkType -quiet
[05/29 04:25:10     35s] <CMD> buildTimingGraph
[05/29 04:25:10     35s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[05/29 04:25:10     35s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[05/29 04:25:10     35s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[05/29 04:25:10     35s] **INFO: Analyzing IO path groups for slack adjustment
[05/29 04:25:10     35s] <CMD> get_global timing_enable_path_group_priority
[05/29 04:25:10     35s] <CMD> get_global timing_constraint_enable_group_path_resetting
[05/29 04:25:10     35s] <CMD> set_global timing_enable_path_group_priority false
[05/29 04:25:10     35s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[05/29 04:25:10     35s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[05/29 04:25:10     35s] <CMD> set_global _is_ipo_interactive_path_groups 1
[05/29 04:25:10     35s] <CMD> group_path -name in2reg_tmp.3053837 -from {0x19 0x1c} -to 0x1d -ignore_source_of_trigger_arc
[05/29 04:25:10     35s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[05/29 04:25:10     35s] <CMD> set_global _is_ipo_interactive_path_groups 1
[05/29 04:25:10     35s] <CMD> group_path -name in2out_tmp.3053837 -from {0x20 0x23} -to 0x24 -ignore_source_of_trigger_arc
[05/29 04:25:10     35s] <CMD> set_global _is_ipo_interactive_path_groups 1
[05/29 04:25:10     35s] <CMD> group_path -name reg2reg_tmp.3053837 -from 0x26 -to 0x27
[05/29 04:25:10     35s] <CMD> set_global _is_ipo_interactive_path_groups 1
[05/29 04:25:10     35s] <CMD> group_path -name reg2out_tmp.3053837 -from 0x2a -to 0x2b
[05/29 04:25:10     35s] <CMD> setPathGroupOptions reg2reg_tmp.3053837 -effortLevel high
[05/29 04:25:10     35s] Effort level <high> specified for reg2reg_tmp.3053837 path_group
[05/29 04:25:10     35s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/29 04:25:10     35s] #################################################################################
[05/29 04:25:10     35s] # Design Stage: PreRoute
[05/29 04:25:10     35s] # Design Name: des3
[05/29 04:25:10     35s] # Design Mode: 45nm
[05/29 04:25:10     35s] # Analysis Mode: MMMC Non-OCV 
[05/29 04:25:10     35s] # Parasitics Mode: No SPEF/RCDB 
[05/29 04:25:10     35s] # Signoff Settings: SI Off 
[05/29 04:25:10     35s] #################################################################################
[05/29 04:25:10     35s] Calculate delays in BcWc mode...
[05/29 04:25:10     35s] Topological Sorting (REAL = 0:00:00.0, MEM = 1904.2M, InitMEM = 1904.2M)
[05/29 04:25:10     35s] Start delay calculation (fullDC) (1 T). (MEM=1904.23)
[05/29 04:25:10     35s] End AAE Lib Interpolated Model. (MEM=1915.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 04:25:10     36s] Total number of fetched objects 2005
[05/29 04:25:10     36s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 04:25:10     36s] End delay calculation. (MEM=1947.44 CPU=0:00:00.3 REAL=0:00:00.0)
[05/29 04:25:10     36s] End delay calculation (fullDC). (MEM=1947.44 CPU=0:00:00.4 REAL=0:00:00.0)
[05/29 04:25:10     36s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1947.4M) ***
[05/29 04:25:11     36s] <CMD> reset_path_group -name reg2out_tmp.3053837
[05/29 04:25:11     36s] <CMD> set_global _is_ipo_interactive_path_groups 0
[05/29 04:25:11     36s] <CMD> reset_path_group -name in2out_tmp.3053837
[05/29 04:25:11     36s] <CMD> set_global _is_ipo_interactive_path_groups 0
[05/29 04:25:11     36s] **INFO: Disable pre-place timing setting for timing analysis
[05/29 04:25:11     36s] <CMD> setDelayCalMode -ignoreNetLoad false
[05/29 04:25:11     36s] Set Using Default Delay Limit as 1000.
[05/29 04:25:11     36s] <CMD> set delaycal_use_default_delay_limit 1000
[05/29 04:25:11     36s] Set Default Net Delay as 1000 ps.
[05/29 04:25:11     36s] <CMD> set delaycal_default_net_delay 1000ps
[05/29 04:25:11     36s] Set Default Net Load as 0.5 pF. 
[05/29 04:25:11     36s] <CMD> set delaycal_default_net_load 0.5pf
[05/29 04:25:11     36s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[05/29 04:25:11     36s] <CMD> all_setup_analysis_views
[05/29 04:25:11     36s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[05/29 04:25:11     36s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/29 04:25:11     36s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[05/29 04:25:11     36s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[05/29 04:25:11     36s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[05/29 04:25:11     36s] <CMD> setPlaceMode -reset -improveWithPsp
[05/29 04:25:11     36s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[05/29 04:25:11     36s] <CMD> getPlaceMode -congRepair -quiet
[05/29 04:25:11     36s] <CMD> getPlaceMode -fp -quiet
[05/29 04:25:11     36s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[05/29 04:25:11     36s] <CMD> getPlaceMode -user -congRepairMaxIter
[05/29 04:25:11     36s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[05/29 04:25:11     36s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[05/29 04:25:11     36s] <CMD> getPlaceMode -quiet -expCongRepairPDOneLoop
[05/29 04:25:11     36s] <CMD> setPlaceMode -congRepairMaxIter 1
[05/29 04:25:11     36s] <CMD> getPlaceMode -quickCTS -quiet
[05/29 04:25:11     36s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[05/29 04:25:11     36s] <CMD> getPlaceMode -congRepairForceTrialRoute -quiet
[05/29 04:25:11     36s] <CMD> getPlaceMode -user -congRepairForceTrialRoute
[05/29 04:25:11     36s] <CMD> setPlaceMode -congRepairForceTrialRoute true
[05/29 04:25:11     36s] <CMD> ::goMC::is_advanced_metrics_collection_running
[05/29 04:25:11     36s] <CMD> congRepair
[05/29 04:25:11     36s] Info: Disable timing driven in postCTS congRepair.
[05/29 04:25:11     36s] 
[05/29 04:25:11     36s] Starting congRepair ...
[05/29 04:25:11     36s] User Input Parameters:
[05/29 04:25:11     36s] - Congestion Driven    : On
[05/29 04:25:11     36s] - Timing Driven        : Off
[05/29 04:25:11     36s] - Area-Violation Based : On
[05/29 04:25:11     36s] - Start Rollback Level : -5
[05/29 04:25:11     36s] - Legalized            : On
[05/29 04:25:11     36s] - Window Based         : Off
[05/29 04:25:11     36s] - eDen incr mode       : Off
[05/29 04:25:11     36s] - Small incr mode      : Off
[05/29 04:25:11     36s] 
[05/29 04:25:11     36s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1937.9M, EPOCH TIME: 1748507111.125206
[05/29 04:25:11     36s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.007, REAL:0.007, MEM:1937.9M, EPOCH TIME: 1748507111.131773
[05/29 04:25:11     36s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1937.9M, EPOCH TIME: 1748507111.131889
[05/29 04:25:11     36s] Starting Early Global Route congestion estimation: mem = 1937.9M
[05/29 04:25:11     36s] (I)      ==================== Layers =====================
[05/29 04:25:11     36s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:11     36s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/29 04:25:11     36s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:11     36s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[05/29 04:25:11     36s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[05/29 04:25:11     36s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[05/29 04:25:11     36s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[05/29 04:25:11     36s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[05/29 04:25:11     36s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[05/29 04:25:11     36s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[05/29 04:25:11     36s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[05/29 04:25:11     36s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[05/29 04:25:11     36s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[05/29 04:25:11     36s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[05/29 04:25:11     36s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[05/29 04:25:11     36s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[05/29 04:25:11     36s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[05/29 04:25:11     36s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[05/29 04:25:11     36s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[05/29 04:25:11     36s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[05/29 04:25:11     36s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[05/29 04:25:11     36s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[05/29 04:25:11     36s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:11     36s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[05/29 04:25:11     36s] (I)      |   0 |  0 |  active |   other |        |    MS |
[05/29 04:25:11     36s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/29 04:25:11     36s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:11     36s] (I)      Started Import and model ( Curr Mem: 1937.92 MB )
[05/29 04:25:11     36s] (I)      Default pattern map key = des3_default.
[05/29 04:25:11     36s] (I)      == Non-default Options ==
[05/29 04:25:11     36s] (I)      Maximum routing layer                              : 10
[05/29 04:25:11     36s] (I)      Number of threads                                  : 1
[05/29 04:25:11     36s] (I)      Use non-blocking free Dbs wires                    : false
[05/29 04:25:11     36s] (I)      Method to set GCell size                           : row
[05/29 04:25:11     36s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[05/29 04:25:11     36s] (I)      Use row-based GCell size
[05/29 04:25:11     36s] (I)      Use row-based GCell align
[05/29 04:25:11     36s] (I)      layer 0 area = 0
[05/29 04:25:11     36s] (I)      layer 1 area = 0
[05/29 04:25:11     36s] (I)      layer 2 area = 0
[05/29 04:25:11     36s] (I)      layer 3 area = 0
[05/29 04:25:11     36s] (I)      layer 4 area = 0
[05/29 04:25:11     36s] (I)      layer 5 area = 0
[05/29 04:25:11     36s] (I)      layer 6 area = 0
[05/29 04:25:11     36s] (I)      layer 7 area = 0
[05/29 04:25:11     36s] (I)      layer 8 area = 0
[05/29 04:25:11     36s] (I)      layer 9 area = 0
[05/29 04:25:11     36s] (I)      GCell unit size   : 2800
[05/29 04:25:11     36s] (I)      GCell multiplier  : 1
[05/29 04:25:11     36s] (I)      GCell row height  : 2800
[05/29 04:25:11     36s] (I)      Actual row height : 2800
[05/29 04:25:11     36s] (I)      GCell align ref   : 0 0
[05/29 04:25:11     36s] [NR-eGR] Track table information for default rule: 
[05/29 04:25:11     36s] [NR-eGR] metal1 has single uniform track structure
[05/29 04:25:11     36s] [NR-eGR] metal2 has single uniform track structure
[05/29 04:25:11     36s] [NR-eGR] metal3 has single uniform track structure
[05/29 04:25:11     36s] [NR-eGR] metal4 has single uniform track structure
[05/29 04:25:11     36s] [NR-eGR] metal5 has single uniform track structure
[05/29 04:25:11     36s] [NR-eGR] metal6 has single uniform track structure
[05/29 04:25:11     36s] [NR-eGR] metal7 has single uniform track structure
[05/29 04:25:11     36s] [NR-eGR] metal8 has single uniform track structure
[05/29 04:25:11     36s] [NR-eGR] metal9 has single uniform track structure
[05/29 04:25:11     36s] [NR-eGR] metal10 has single uniform track structure
[05/29 04:25:11     36s] (I)      ============== Default via ===============
[05/29 04:25:11     36s] (I)      +---+------------------+-----------------+
[05/29 04:25:11     36s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/29 04:25:11     36s] (I)      +---+------------------+-----------------+
[05/29 04:25:11     36s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[05/29 04:25:11     36s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[05/29 04:25:11     36s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[05/29 04:25:11     36s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[05/29 04:25:11     36s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[05/29 04:25:11     36s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[05/29 04:25:11     36s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[05/29 04:25:11     36s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[05/29 04:25:11     36s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[05/29 04:25:11     36s] (I)      +---+------------------+-----------------+
[05/29 04:25:11     36s] [NR-eGR] Read 0 PG shapes
[05/29 04:25:11     36s] [NR-eGR] Read 0 clock shapes
[05/29 04:25:11     36s] [NR-eGR] Read 0 other shapes
[05/29 04:25:11     36s] [NR-eGR] #Routing Blockages  : 0
[05/29 04:25:11     36s] [NR-eGR] #Instance Blockages : 0
[05/29 04:25:11     36s] [NR-eGR] #PG Blockages       : 0
[05/29 04:25:11     36s] [NR-eGR] #Halo Blockages     : 0
[05/29 04:25:11     36s] [NR-eGR] #Boundary Blockages : 0
[05/29 04:25:11     36s] [NR-eGR] #Clock Blockages    : 0
[05/29 04:25:11     36s] [NR-eGR] #Other Blockages    : 0
[05/29 04:25:11     36s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/29 04:25:11     36s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/29 04:25:11     36s] [NR-eGR] Read 1829 nets ( ignored 0 )
[05/29 04:25:11     36s] (I)      early_global_route_priority property id does not exist.
[05/29 04:25:11     36s] (I)      Read Num Blocks=0  Num Prerouted Wires=0  Num CS=0
[05/29 04:25:11     36s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:11     36s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:11     36s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:11     36s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:11     36s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:11     36s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:11     36s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:11     36s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:11     36s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:11     36s] (I)      Number of ignored nets                =      0
[05/29 04:25:11     36s] (I)      Number of connected nets              =      0
[05/29 04:25:11     36s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/29 04:25:11     36s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/29 04:25:11     36s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/29 04:25:11     36s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/29 04:25:11     36s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/29 04:25:11     36s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/29 04:25:11     36s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/29 04:25:11     36s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/29 04:25:11     36s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/29 04:25:11     36s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/29 04:25:11     36s] (I)      Ndr track 0 does not exist
[05/29 04:25:11     36s] (I)      ---------------------Grid Graph Info--------------------
[05/29 04:25:11     36s] (I)      Routing area        : (0, 0) - (123880, 123200)
[05/29 04:25:11     36s] (I)      Core area           : (0, 0) - (123880, 123200)
[05/29 04:25:11     36s] (I)      Site width          :   380  (dbu)
[05/29 04:25:11     36s] (I)      Row height          :  2800  (dbu)
[05/29 04:25:11     36s] (I)      GCell row height    :  2800  (dbu)
[05/29 04:25:11     36s] (I)      GCell width         :  2800  (dbu)
[05/29 04:25:11     36s] (I)      GCell height        :  2800  (dbu)
[05/29 04:25:11     36s] (I)      Grid                :    45    44    10
[05/29 04:25:11     36s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/29 04:25:11     36s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[05/29 04:25:11     36s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[05/29 04:25:11     36s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[05/29 04:25:11     36s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[05/29 04:25:11     36s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[05/29 04:25:11     36s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[05/29 04:25:11     36s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870  3340  3550
[05/29 04:25:11     36s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[05/29 04:25:11     36s] (I)      Total num of tracks :   440   326   440   220   219   220    73    73    38    36
[05/29 04:25:11     36s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/29 04:25:11     36s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/29 04:25:11     36s] (I)      --------------------------------------------------------
[05/29 04:25:11     36s] 
[05/29 04:25:11     36s] [NR-eGR] ============ Routing rule table ============
[05/29 04:25:11     36s] [NR-eGR] Rule id: 0  Nets: 1829
[05/29 04:25:11     36s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/29 04:25:11     36s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[05/29 04:25:11     36s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[05/29 04:25:11     36s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[05/29 04:25:11     36s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[05/29 04:25:11     36s] [NR-eGR] ========================================
[05/29 04:25:11     36s] [NR-eGR] 
[05/29 04:25:11     36s] (I)      =============== Blocked Tracks ===============
[05/29 04:25:11     36s] (I)      +-------+---------+----------+---------------+
[05/29 04:25:11     36s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/29 04:25:11     36s] (I)      +-------+---------+----------+---------------+
[05/29 04:25:11     36s] (I)      |     1 |       0 |        0 |         0.00% |
[05/29 04:25:11     36s] (I)      |     2 |       0 |        0 |         0.00% |
[05/29 04:25:11     36s] (I)      |     3 |       0 |        0 |         0.00% |
[05/29 04:25:11     36s] (I)      |     4 |       0 |        0 |         0.00% |
[05/29 04:25:11     36s] (I)      |     5 |       0 |        0 |         0.00% |
[05/29 04:25:11     36s] (I)      |     6 |       0 |        0 |         0.00% |
[05/29 04:25:11     36s] (I)      |     7 |       0 |        0 |         0.00% |
[05/29 04:25:11     36s] (I)      |     8 |       0 |        0 |         0.00% |
[05/29 04:25:11     36s] (I)      |     9 |       0 |        0 |         0.00% |
[05/29 04:25:11     36s] (I)      |    10 |       0 |        0 |         0.00% |
[05/29 04:25:11     36s] (I)      +-------+---------+----------+---------------+
[05/29 04:25:11     36s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1937.92 MB )
[05/29 04:25:11     36s] (I)      Reset routing kernel
[05/29 04:25:11     36s] (I)      Started Global Routing ( Curr Mem: 1937.92 MB )
[05/29 04:25:11     36s] (I)      totalPins=5904  totalGlobalPin=5628 (95.33%)
[05/29 04:25:11     36s] (I)      total 2D Cap : 73150 = (34650 H, 38500 V)
[05/29 04:25:11     36s] [NR-eGR] Layer group 1: route 1829 net(s) in layer range [2, 10]
[05/29 04:25:11     36s] (I)      
[05/29 04:25:11     36s] (I)      ============  Phase 1a Route ============
[05/29 04:25:11     36s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/29 04:25:11     36s] (I)      Usage: 16129 = (8287 H, 7842 V) = (23.92% H, 20.37% V) = (1.160e+04um H, 1.098e+04um V)
[05/29 04:25:11     36s] (I)      
[05/29 04:25:11     36s] (I)      ============  Phase 1b Route ============
[05/29 04:25:11     36s] (I)      Usage: 16129 = (8287 H, 7842 V) = (23.92% H, 20.37% V) = (1.160e+04um H, 1.098e+04um V)
[05/29 04:25:11     36s] (I)      Overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 2.258060e+04um
[05/29 04:25:11     36s] (I)      Congestion metric : 0.00%H 0.05%V, 0.05%HV
[05/29 04:25:11     36s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/29 04:25:11     36s] (I)      
[05/29 04:25:11     36s] (I)      ============  Phase 1c Route ============
[05/29 04:25:11     36s] (I)      Level2 Grid: 9 x 9
[05/29 04:25:11     36s] (I)      Usage: 16129 = (8287 H, 7842 V) = (23.92% H, 20.37% V) = (1.160e+04um H, 1.098e+04um V)
[05/29 04:25:11     36s] (I)      
[05/29 04:25:11     36s] (I)      ============  Phase 1d Route ============
[05/29 04:25:11     36s] (I)      Usage: 16133 = (8291 H, 7842 V) = (23.93% H, 20.37% V) = (1.161e+04um H, 1.098e+04um V)
[05/29 04:25:11     36s] (I)      
[05/29 04:25:11     36s] (I)      ============  Phase 1e Route ============
[05/29 04:25:11     36s] (I)      Usage: 16133 = (8291 H, 7842 V) = (23.93% H, 20.37% V) = (1.161e+04um H, 1.098e+04um V)
[05/29 04:25:11     36s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.258620e+04um
[05/29 04:25:11     36s] (I)      
[05/29 04:25:11     36s] (I)      ============  Phase 1l Route ============
[05/29 04:25:11     36s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/29 04:25:11     36s] (I)      Layer  2:      14018      5740        12           0       14258    ( 0.00%) 
[05/29 04:25:11     36s] (I)      Layer  3:      19360      7311         1           0       19360    ( 0.00%) 
[05/29 04:25:11     36s] (I)      Layer  4:       9460      3455        15           0        9675    ( 0.00%) 
[05/29 04:25:11     36s] (I)      Layer  5:       9636      2154         2           0        9680    ( 0.00%) 
[05/29 04:25:11     36s] (I)      Layer  6:       9460      1835         5           0        9675    ( 0.00%) 
[05/29 04:25:11     36s] (I)      Layer  7:       3212       256         0           0        3227    ( 0.00%) 
[05/29 04:25:11     36s] (I)      Layer  8:       3139       119         0          72        3153    ( 2.22%) 
[05/29 04:25:11     36s] (I)      Layer  9:       1672         0         0         231        1463    (13.64%) 
[05/29 04:25:11     36s] (I)      Layer 10:       1548         0         0         322        1290    (20.00%) 
[05/29 04:25:11     36s] (I)      Total:         71505     20870        35         624       71779    ( 0.86%) 
[05/29 04:25:11     36s] (I)      
[05/29 04:25:11     36s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/29 04:25:11     36s] [NR-eGR]                        OverCon           OverCon            
[05/29 04:25:11     36s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/29 04:25:11     36s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[05/29 04:25:11     36s] [NR-eGR] ---------------------------------------------------------------
[05/29 04:25:11     36s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:11     36s] [NR-eGR]  metal2 ( 2)         9( 0.46%)         0( 0.00%)   ( 0.46%) 
[05/29 04:25:11     36s] [NR-eGR]  metal3 ( 3)         1( 0.05%)         0( 0.00%)   ( 0.05%) 
[05/29 04:25:11     36s] [NR-eGR]  metal4 ( 4)        10( 0.52%)         1( 0.05%)   ( 0.57%) 
[05/29 04:25:11     36s] [NR-eGR]  metal5 ( 5)         2( 0.10%)         0( 0.00%)   ( 0.10%) 
[05/29 04:25:11     36s] [NR-eGR]  metal6 ( 6)         4( 0.21%)         0( 0.00%)   ( 0.21%) 
[05/29 04:25:11     36s] [NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:11     36s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:11     36s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:11     36s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:11     36s] [NR-eGR] ---------------------------------------------------------------
[05/29 04:25:11     36s] [NR-eGR]        Total        26( 0.16%)         1( 0.01%)   ( 0.16%) 
[05/29 04:25:11     36s] [NR-eGR] 
[05/29 04:25:11     36s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1945.92 MB )
[05/29 04:25:11     36s] (I)      total 2D Cap : 73150 = (34650 H, 38500 V)
[05/29 04:25:11     36s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.05% V
[05/29 04:25:11     36s] Early Global Route congestion estimation runtime: 0.06 seconds, mem = 1945.9M
[05/29 04:25:11     36s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.056, REAL:0.056, MEM:1945.9M, EPOCH TIME: 1748507111.188251
[05/29 04:25:11     36s] OPERPROF: Starting HotSpotCal at level 1, MEM:1945.9M, EPOCH TIME: 1748507111.188339
[05/29 04:25:11     36s] [hotspot] +------------+---------------+---------------+
[05/29 04:25:11     36s] [hotspot] |            |   max hotspot | total hotspot |
[05/29 04:25:11     36s] [hotspot] +------------+---------------+---------------+
[05/29 04:25:11     36s] [hotspot] | normalized |          0.00 |          0.00 |
[05/29 04:25:11     36s] [hotspot] +------------+---------------+---------------+
[05/29 04:25:11     36s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/29 04:25:11     36s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/29 04:25:11     36s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:1961.9M, EPOCH TIME: 1748507111.189414
[05/29 04:25:11     36s] Skipped repairing congestion.
[05/29 04:25:11     36s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1961.9M, EPOCH TIME: 1748507111.189551
[05/29 04:25:11     36s] Starting Early Global Route wiring: mem = 1961.9M
[05/29 04:25:11     36s] (I)      ============= Track Assignment ============
[05/29 04:25:11     36s] (I)      Started Track Assignment (1T) ( Curr Mem: 1961.92 MB )
[05/29 04:25:11     36s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[05/29 04:25:11     36s] (I)      Run Multi-thread track assignment
[05/29 04:25:11     36s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1961.92 MB )
[05/29 04:25:11     36s] (I)      Started Export ( Curr Mem: 1961.92 MB )
[05/29 04:25:11     36s] [NR-eGR]                  Length (um)   Vias 
[05/29 04:25:11     36s] [NR-eGR] ------------------------------------
[05/29 04:25:11     36s] [NR-eGR]  metal1   (1H)             0   5600 
[05/29 04:25:11     36s] [NR-eGR]  metal2   (2V)          5196   7300 
[05/29 04:25:11     36s] [NR-eGR]  metal3   (3H)          9057   2974 
[05/29 04:25:11     36s] [NR-eGR]  metal4   (4V)          4233    625 
[05/29 04:25:11     36s] [NR-eGR]  metal5   (5H)          2783    561 
[05/29 04:25:11     36s] [NR-eGR]  metal6   (6V)          2543     38 
[05/29 04:25:11     36s] [NR-eGR]  metal7   (7H)           350     18 
[05/29 04:25:11     36s] [NR-eGR]  metal8   (8V)           166      0 
[05/29 04:25:11     36s] [NR-eGR]  metal9   (9H)             0      0 
[05/29 04:25:11     36s] [NR-eGR]  metal10  (10V)            0      0 
[05/29 04:25:11     36s] [NR-eGR] ------------------------------------
[05/29 04:25:11     36s] [NR-eGR]           Total        24328  17116 
[05/29 04:25:11     36s] [NR-eGR] --------------------------------------------------------------------------
[05/29 04:25:11     36s] [NR-eGR] Total half perimeter of net bounding box: 18767um
[05/29 04:25:11     36s] [NR-eGR] Total length: 24328um, number of vias: 17116
[05/29 04:25:11     36s] [NR-eGR] --------------------------------------------------------------------------
[05/29 04:25:11     36s] [NR-eGR] Total eGR-routed clock nets wire length: 373um, number of vias: 370
[05/29 04:25:11     36s] [NR-eGR] --------------------------------------------------------------------------
[05/29 04:25:11     36s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1961.92 MB )
[05/29 04:25:11     36s] Early Global Route wiring runtime: 0.04 seconds, mem = 1902.9M
[05/29 04:25:11     36s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.042, REAL:0.042, MEM:1902.9M, EPOCH TIME: 1748507111.231690
[05/29 04:25:11     36s] Tdgp not successfully inited but do clear! skip clearing
[05/29 04:25:11     36s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[05/29 04:25:11     36s] <CMD> ::goMC::is_advanced_metrics_collection_running
[05/29 04:25:11     36s] <CMD> ::goMC::is_advanced_metrics_collection_running
[05/29 04:25:11     36s] <CMD> ::goMC::is_advanced_metrics_collection_running
[05/29 04:25:11     36s] <CMD> setPlaceMode -reset -congRepairForceTrialRoute
[05/29 04:25:11     36s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[05/29 04:25:11     36s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[05/29 04:25:11     36s] <CMD> setPlaceMode -reset -congRepairMaxIter
[05/29 04:25:11     36s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[05/29 04:25:11     36s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[05/29 04:25:11     36s] <CMD> all_setup_analysis_views
[05/29 04:25:11     36s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/29 04:25:11     36s] <CMD> reset_path_group -name reg2reg_tmp.3053837
[05/29 04:25:11     36s] <CMD> set_global _is_ipo_interactive_path_groups 0
[05/29 04:25:11     36s] <CMD> reset_path_group -name in2reg_tmp.3053837
[05/29 04:25:11     36s] <CMD> set_global _is_ipo_interactive_path_groups 0
[05/29 04:25:11     36s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[05/29 04:25:11     36s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[05/29 04:25:11     36s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[05/29 04:25:11     36s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[05/29 04:25:11     36s] <CMD> getPlaceMode -quiet -timingEffort
[05/29 04:25:11     36s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[05/29 04:25:11     36s] *** Finishing placeDesign default flow ***
[05/29 04:25:11     36s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[05/29 04:25:11     36s] **placeDesign ... cpu = 0: 0: 9, real = 0: 0:10, mem = 1902.9M **
[05/29 04:25:11     36s] <CMD> getPlaceMode -trimView -quiet
[05/29 04:25:11     36s] <CMD> getOptMode -quiet -viewOptPolishing
[05/29 04:25:11     36s] <CMD> getOptMode -quiet -fastViewOpt
[05/29 04:25:11     36s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[05/29 04:25:11     36s] <CMD_INTERNAL> spInternalUse tdgp clearSkpData
[05/29 04:25:11     36s] Tdgp not successfully inited but do clear! skip clearing
[05/29 04:25:11     36s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[05/29 04:25:11     36s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/29 04:25:11     36s] <CMD> setExtractRCMode -engine preRoute
[05/29 04:25:11     36s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[05/29 04:25:11     36s] <CMD> setPlaceMode -reset -ignoreScan
[05/29 04:25:11     36s] <CMD> setPlaceMode -reset -repairPlace
[05/29 04:25:11     36s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[05/29 04:25:11     36s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 0
[05/29 04:25:11     36s] <CMD> getPlaceMode -macroPlaceMode -quiet
[05/29 04:25:11     36s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[05/29 04:25:11     36s] <CMD> getPlaceMode -macroPlaceMode -quiet
[05/29 04:25:11     36s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/29 04:25:11     36s] <CMD> getPlaceMode -enableDistPlace -quiet
[05/29 04:25:11     36s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[05/29 04:25:11     36s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[05/29 04:25:11     36s] <CMD> setPlaceMode -reset -resetCombineRFLevel
[05/29 04:25:11     36s] <CMD> getPlaceMode -enableDistPlace -quiet
[05/29 04:25:11     36s] <CMD> getPlaceMode -quiet -clusterMode
[05/29 04:25:11     36s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[05/29 04:25:11     36s] <CMD> getPlaceMode -enableDistPlace -quiet
[05/29 04:25:11     36s] <CMD> setPlaceMode -reset -expHiddenFastMode
[05/29 04:25:11     36s] <CMD> getPlaceMode -tcg2Pass -quiet
[05/29 04:25:11     36s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[05/29 04:25:11     36s] <CMD> getPlaceMode -fp -quiet
[05/29 04:25:11     36s] <CMD> getPlaceMode -fastfp -quiet
[05/29 04:25:11     36s] <CMD> getPlaceMode -doRPlace -quiet
[05/29 04:25:11     36s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[05/29 04:25:11     36s] <CMD> getPlaceMode -quickCTS -quiet
[05/29 04:25:11     36s] <CMD> set spgFlowInInitialPlace 0
[05/29 04:25:11     36s] <CMD> getPlaceMode -user -maxRouteLayer
[05/29 04:25:11     36s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[05/29 04:25:11     36s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[05/29 04:25:11     36s] <CMD> getDesignMode -quiet -flowEffort
[05/29 04:25:11     36s] <CMD> report_message -end_cmd
[05/29 04:25:11     36s] 
[05/29 04:25:11     36s] *** Summary of all messages that are not suppressed in this session:
[05/29 04:25:11     36s] Severity  ID               Count  Summary                                  
[05/29 04:25:11     36s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[05/29 04:25:11     36s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/29 04:25:11     36s] *** Message Summary: 3 warning(s), 0 error(s)
[05/29 04:25:11     36s] 
[05/29 04:25:11     36s] <CMD> um::create_snapshot -name final -auto min
[05/29 04:25:11     36s] <CMD> um::pop_snapshot_stack
[05/29 04:25:11     36s] <CMD> um::create_snapshot -name place_design
[05/29 04:25:11     36s] *** placeDesign #1 [finish] : cpu/real = 0:00:08.6/0:00:09.8 (0.9), totSession cpu/real = 0:00:36.5/0:00:36.6 (1.0), mem = 1902.9M
[05/29 04:25:11     36s] 
[05/29 04:25:11     36s] =============================================================================================
[05/29 04:25:11     36s]  Final TAT Report : placeDesign #1                                              21.17-s075_1
[05/29 04:25:11     36s] =============================================================================================
[05/29 04:25:11     36s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/29 04:25:11     36s] ---------------------------------------------------------------------------------------------
[05/29 04:25:11     36s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:11     36s] [ TimingUpdate           ]     10   0:00:00.3  (   3.4 % )     0:00:00.3 /  0:00:00.3    1.0
[05/29 04:25:11     36s] [ FullDelayCalc          ]      5   0:00:01.7  (  17.0 % )     0:00:01.7 /  0:00:01.7    1.0
[05/29 04:25:11     36s] [ MISC                   ]          0:00:07.8  (  79.5 % )     0:00:07.8 /  0:00:06.6    0.9
[05/29 04:25:11     36s] ---------------------------------------------------------------------------------------------
[05/29 04:25:11     36s]  placeDesign #1 TOTAL               0:00:09.8  ( 100.0 % )     0:00:09.8 /  0:00:08.6    0.9
[05/29 04:25:11     36s] ---------------------------------------------------------------------------------------------
[05/29 04:25:11     36s] 
[05/29 04:25:11     36s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/29 04:25:11     36s] <CMD> refinePlace
[05/29 04:25:11     36s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1902.9M, EPOCH TIME: 1748507111.315249
[05/29 04:25:11     36s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1902.9M, EPOCH TIME: 1748507111.315372
[05/29 04:25:11     36s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1902.9M, EPOCH TIME: 1748507111.315519
[05/29 04:25:11     36s] Processing tracks to init pin-track alignment.
[05/29 04:25:11     36s] z: 2, totalTracks: 1
[05/29 04:25:11     36s] z: 4, totalTracks: 1
[05/29 04:25:11     36s] z: 6, totalTracks: 1
[05/29 04:25:11     36s] z: 8, totalTracks: 1
[05/29 04:25:11     36s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/29 04:25:11     36s] All LLGs are deleted
[05/29 04:25:11     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:11     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:11     36s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1902.9M, EPOCH TIME: 1748507111.319904
[05/29 04:25:11     36s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1902.9M, EPOCH TIME: 1748507111.320027
[05/29 04:25:11     36s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1902.9M, EPOCH TIME: 1748507111.320477
[05/29 04:25:11     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:11     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:11     36s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1902.9M, EPOCH TIME: 1748507111.320829
[05/29 04:25:11     36s] Max number of tech site patterns supported in site array is 256.
[05/29 04:25:11     36s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/29 04:25:11     36s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:1902.9M, EPOCH TIME: 1748507111.324164
[05/29 04:25:11     36s] After signature check, allow fast init is true, keep pre-filter is true.
[05/29 04:25:11     36s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/29 04:25:11     36s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.000, MEM:1902.9M, EPOCH TIME: 1748507111.324500
[05/29 04:25:11     36s] Fast DP-INIT is on for default
[05/29 04:25:11     36s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/29 04:25:11     36s] Atter site array init, number of instance map data is 0.
[05/29 04:25:11     36s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.004, REAL:0.004, MEM:1902.9M, EPOCH TIME: 1748507111.325090
[05/29 04:25:11     36s] 
[05/29 04:25:11     36s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:11     36s] OPERPROF:         Starting CMU at level 5, MEM:1902.9M, EPOCH TIME: 1748507111.325418
[05/29 04:25:11     36s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1902.9M, EPOCH TIME: 1748507111.325666
[05/29 04:25:11     36s] 
[05/29 04:25:11     36s] Bad Lib Cell Checking (CMU) is done! (0)
[05/29 04:25:11     36s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.005, REAL:0.006, MEM:1902.9M, EPOCH TIME: 1748507111.325987
[05/29 04:25:11     36s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1902.9M, EPOCH TIME: 1748507111.326074
[05/29 04:25:11     36s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.001, REAL:0.001, MEM:1902.9M, EPOCH TIME: 1748507111.326789
[05/29 04:25:11     36s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1902.9MB).
[05/29 04:25:11     36s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.012, REAL:0.012, MEM:1902.9M, EPOCH TIME: 1748507111.327516
[05/29 04:25:11     36s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.012, REAL:0.012, MEM:1902.9M, EPOCH TIME: 1748507111.327597
[05/29 04:25:11     36s] TDRefine: refinePlace mode is spiral
[05/29 04:25:11     36s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3053837.2
[05/29 04:25:11     36s] OPERPROF:   Starting RefinePlace at level 2, MEM:1902.9M, EPOCH TIME: 1748507111.327721
[05/29 04:25:11     36s] *** Starting refinePlace (0:00:36.5 mem=1902.9M) ***
[05/29 04:25:11     36s] Total net bbox length = 1.877e+04 (9.726e+03 9.041e+03) (ext = 6.501e+03)
[05/29 04:25:11     36s] 
[05/29 04:25:11     36s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:11     36s] (I)      Default pattern map key = des3_default.
[05/29 04:25:11     36s] (I)      Default pattern map key = des3_default.
[05/29 04:25:11     36s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1902.9M, EPOCH TIME: 1748507111.332057
[05/29 04:25:11     36s] Starting refinePlace ...
[05/29 04:25:11     36s] (I)      Default pattern map key = des3_default.
[05/29 04:25:11     36s] One DDP V2 for no tweak run.
[05/29 04:25:11     36s] (I)      Default pattern map key = des3_default.
[05/29 04:25:11     36s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:1902.9M, EPOCH TIME: 1748507111.337904
[05/29 04:25:11     36s] DDP initSite1 nrRow 44 nrJob 44
[05/29 04:25:11     36s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:1902.9M, EPOCH TIME: 1748507111.338021
[05/29 04:25:11     36s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:1902.9M, EPOCH TIME: 1748507111.338144
[05/29 04:25:11     36s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:1902.9M, EPOCH TIME: 1748507111.338229
[05/29 04:25:11     36s] DDP markSite nrRow 44 nrJob 44
[05/29 04:25:11     36s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:1902.9M, EPOCH TIME: 1748507111.338359
[05/29 04:25:11     36s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:1902.9M, EPOCH TIME: 1748507111.338447
[05/29 04:25:11     36s]   Spread Effort: high, standalone mode, useDDP on.
[05/29 04:25:11     36s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1902.9MB) @(0:00:36.5 - 0:00:36.5).
[05/29 04:25:11     36s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/29 04:25:11     36s] wireLenOptFixPriorityInst 0 inst fixed
[05/29 04:25:11     36s] 
[05/29 04:25:11     36s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/29 04:25:11     36s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f26a9377af8.
[05/29 04:25:11     36s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[05/29 04:25:11     36s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/29 04:25:11     36s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/29 04:25:11     36s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/29 04:25:11     36s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1878.9MB) @(0:00:36.5 - 0:00:36.5).
[05/29 04:25:11     36s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/29 04:25:11     36s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1878.9MB
[05/29 04:25:11     36s] Statistics of distance of Instance movement in refine placement:
[05/29 04:25:11     36s]   maximum (X+Y) =         0.00 um
[05/29 04:25:11     36s]   mean    (X+Y) =         0.00 um
[05/29 04:25:11     36s] Summary Report:
[05/29 04:25:11     36s] Instances move: 0 (out of 1637 movable)
[05/29 04:25:11     36s] Instances flipped: 0
[05/29 04:25:11     36s] Mean displacement: 0.00 um
[05/29 04:25:11     36s] Max displacement: 0.00 um 
[05/29 04:25:11     36s] Total instances moved : 0
[05/29 04:25:11     36s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.044, REAL:0.043, MEM:1878.9M, EPOCH TIME: 1748507111.374615
[05/29 04:25:11     36s] Total net bbox length = 1.877e+04 (9.726e+03 9.041e+03) (ext = 6.501e+03)
[05/29 04:25:11     36s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1878.9MB
[05/29 04:25:11     36s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1878.9MB) @(0:00:36.5 - 0:00:36.5).
[05/29 04:25:11     36s] *** Finished refinePlace (0:00:36.5 mem=1878.9M) ***
[05/29 04:25:11     36s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3053837.2
[05/29 04:25:11     36s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.049, REAL:0.048, MEM:1878.9M, EPOCH TIME: 1748507111.375726
[05/29 04:25:11     36s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1878.9M, EPOCH TIME: 1748507111.375846
[05/29 04:25:11     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1637).
[05/29 04:25:11     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:11     36s] All LLGs are deleted
[05/29 04:25:11     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:11     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:11     36s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1878.9M, EPOCH TIME: 1748507111.380907
[05/29 04:25:11     36s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1878.9M, EPOCH TIME: 1748507111.381057
[05/29 04:25:11     36s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.006, REAL:0.006, MEM:1876.9M, EPOCH TIME: 1748507111.381772
[05/29 04:25:11     36s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.068, REAL:0.067, MEM:1876.9M, EPOCH TIME: 1748507111.381897
[05/29 04:25:11     36s] <CMD> timeDesign -preCTS -outDir pnr_reports/place_time
[05/29 04:25:11     36s] AAE DB initialization (MEM=1829.23 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/29 04:25:11     36s] #optDebug: fT-S <1 1 0 0 0>
[05/29 04:25:11     36s] *** timeDesign #1 [begin] : totSession cpu/real = 0:00:36.6/0:00:36.7 (1.0), mem = 1829.2M
[05/29 04:25:11     36s] Setting timing_disable_library_data_to_data_checks to 'true'.
[05/29 04:25:11     36s] Setting timing_disable_user_data_to_data_checks to 'true'.
[05/29 04:25:11     36s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1827.2M, EPOCH TIME: 1748507111.486621
[05/29 04:25:11     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:11     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:11     36s] All LLGs are deleted
[05/29 04:25:11     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:11     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:11     36s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1827.2M, EPOCH TIME: 1748507111.486834
[05/29 04:25:11     36s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1827.2M, EPOCH TIME: 1748507111.486959
[05/29 04:25:11     36s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1827.2M, EPOCH TIME: 1748507111.487099
[05/29 04:25:11     36s] Start to check current routing status for nets...
[05/29 04:25:11     36s] All nets are already routed correctly.
[05/29 04:25:11     36s] End to check current routing status for nets (mem=1827.2M)
[05/29 04:25:11     36s] Extraction called for design 'des3' of instances=1637 and nets=1911 using extraction engine 'preRoute' .
[05/29 04:25:11     36s] PreRoute RC Extraction called for design des3.
[05/29 04:25:11     36s] RC Extraction called in multi-corner(1) mode.
[05/29 04:25:11     36s] RCMode: PreRoute
[05/29 04:25:11     36s]       RC Corner Indexes            0   
[05/29 04:25:11     36s] Capacitance Scaling Factor   : 1.00000 
[05/29 04:25:11     36s] Resistance Scaling Factor    : 1.00000 
[05/29 04:25:11     36s] Clock Cap. Scaling Factor    : 1.00000 
[05/29 04:25:11     36s] Clock Res. Scaling Factor    : 1.00000 
[05/29 04:25:11     36s] Shrink Factor                : 1.00000
[05/29 04:25:11     36s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/29 04:25:11     36s] Using capacitance table file ...
[05/29 04:25:11     36s] 
[05/29 04:25:11     36s] Trim Metal Layers:
[05/29 04:25:11     36s] LayerId::1 widthSet size::4
[05/29 04:25:11     36s] LayerId::2 widthSet size::4
[05/29 04:25:11     36s] LayerId::3 widthSet size::4
[05/29 04:25:11     36s] LayerId::4 widthSet size::4
[05/29 04:25:11     36s] LayerId::5 widthSet size::4
[05/29 04:25:11     36s] LayerId::6 widthSet size::4
[05/29 04:25:11     36s] LayerId::7 widthSet size::4
[05/29 04:25:11     36s] LayerId::8 widthSet size::4
[05/29 04:25:11     36s] LayerId::9 widthSet size::4
[05/29 04:25:11     36s] LayerId::10 widthSet size::3
[05/29 04:25:11     36s] Updating RC grid for preRoute extraction ...
[05/29 04:25:11     36s] eee: pegSigSF::1.070000
[05/29 04:25:11     36s] Initializing multi-corner capacitance tables ... 
[05/29 04:25:11     36s] Initializing multi-corner resistance tables ...
[05/29 04:25:11     36s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/29 04:25:11     36s] eee: l::2 avDens::0.226771 usedTrk::417.736285 availTrk::1842.105263 sigTrk::417.736285
[05/29 04:25:11     36s] eee: l::3 avDens::0.293568 usedTrk::733.919750 availTrk::2500.000000 sigTrk::733.919750
[05/29 04:25:11     36s] eee: l::4 avDens::0.263656 usedTrk::329.570395 availTrk::1250.000000 sigTrk::329.570395
[05/29 04:25:11     36s] eee: l::5 avDens::0.177280 usedTrk::203.871929 availTrk::1150.000000 sigTrk::203.871929
[05/29 04:25:11     36s] eee: l::6 avDens::0.162360 usedTrk::186.714571 availTrk::1150.000000 sigTrk::186.714571
[05/29 04:25:11     36s] eee: l::7 avDens::0.107199 usedTrk::25.013214 availTrk::233.333333 sigTrk::25.013214
[05/29 04:25:11     36s] eee: l::8 avDens::0.071280 usedTrk::11.880000 availTrk::166.666667 sigTrk::11.880000
[05/29 04:25:11     36s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/29 04:25:11     36s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/29 04:25:11     36s] {RT default 0 10 10 {4 1} {7 0} {9 0} 3}
[05/29 04:25:11     36s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.328513 uaWl=1.000000 uaWlH=0.414147 aWlH=0.000000 lMod=0 pMax=0.882300 pMod=79 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[05/29 04:25:11     36s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1835.227M)
[05/29 04:25:11     36s] Effort level <high> specified for reg2reg path_group
[05/29 04:25:11     36s] All LLGs are deleted
[05/29 04:25:11     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:11     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:11     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1846.8M, EPOCH TIME: 1748507111.710779
[05/29 04:25:11     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1846.8M, EPOCH TIME: 1748507111.710936
[05/29 04:25:11     36s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1846.8M, EPOCH TIME: 1748507111.711409
[05/29 04:25:11     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:11     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:11     36s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1846.8M, EPOCH TIME: 1748507111.711753
[05/29 04:25:11     36s] Max number of tech site patterns supported in site array is 256.
[05/29 04:25:11     36s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/29 04:25:11     36s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1846.8M, EPOCH TIME: 1748507111.715044
[05/29 04:25:11     36s] After signature check, allow fast init is true, keep pre-filter is true.
[05/29 04:25:11     36s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/29 04:25:11     36s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1846.8M, EPOCH TIME: 1748507111.715492
[05/29 04:25:11     36s] Fast DP-INIT is on for default
[05/29 04:25:11     36s] Atter site array init, number of instance map data is 0.
[05/29 04:25:11     36s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:1846.8M, EPOCH TIME: 1748507111.716120
[05/29 04:25:11     36s] 
[05/29 04:25:11     36s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:11     36s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:1846.8M, EPOCH TIME: 1748507111.716641
[05/29 04:25:11     36s] All LLGs are deleted
[05/29 04:25:11     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:11     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:11     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1846.8M, EPOCH TIME: 1748507111.717790
[05/29 04:25:11     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1846.8M, EPOCH TIME: 1748507111.717930
[05/29 04:25:11     36s] Starting delay calculation for Setup views
[05/29 04:25:11     36s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/29 04:25:11     36s] #################################################################################
[05/29 04:25:11     36s] # Design Stage: PreRoute
[05/29 04:25:11     36s] # Design Name: des3
[05/29 04:25:11     36s] # Design Mode: 45nm
[05/29 04:25:11     36s] # Analysis Mode: MMMC Non-OCV 
[05/29 04:25:11     36s] # Parasitics Mode: No SPEF/RCDB 
[05/29 04:25:11     36s] # Signoff Settings: SI Off 
[05/29 04:25:11     36s] #################################################################################
[05/29 04:25:11     36s] Calculate delays in BcWc mode...
[05/29 04:25:11     36s] Topological Sorting (REAL = 0:00:00.0, MEM = 1844.8M, InitMEM = 1844.8M)
[05/29 04:25:11     36s] Start delay calculation (fullDC) (1 T). (MEM=1844.77)
[05/29 04:25:11     37s] Start AAE Lib Loading. (MEM=1856.28)
[05/29 04:25:12     37s] End AAE Lib Loading. (MEM=1894.44 CPU=0:00:00.2 Real=0:00:01.0)
[05/29 04:25:12     37s] End AAE Lib Interpolated Model. (MEM=1894.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 04:25:12     37s] Total number of fetched objects 2005
[05/29 04:25:12     37s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 04:25:12     37s] End delay calculation. (MEM=1951.67 CPU=0:00:00.4 REAL=0:00:00.0)
[05/29 04:25:12     37s] End delay calculation (fullDC). (MEM=1951.67 CPU=0:00:00.7 REAL=0:00:01.0)
[05/29 04:25:12     37s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1951.7M) ***
[05/29 04:25:12     37s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:00:37.8 mem=1943.7M)
[05/29 04:25:14     37s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -6.622  | -0.023  | -6.622  |
|           TNS (ns):|-818.652 | -0.211  |-818.652 |
|    Violating Paths:|   128   |   22    |   128   |
|          All Paths:|   128   |   128   |   128   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     25 (25)      |   -0.111   |     25 (25)      |
|   max_tran     |    144 (1759)    |   -4.465   |    144 (1779)    |
|   max_fanout   |     26 (26)      |    -55     |     27 (27)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/29 04:25:14     37s] All LLGs are deleted
[05/29 04:25:14     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:14     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:14     37s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1916.8M, EPOCH TIME: 1748507114.098954
[05/29 04:25:14     37s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1916.8M, EPOCH TIME: 1748507114.099101
[05/29 04:25:14     37s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1916.8M, EPOCH TIME: 1748507114.099617
[05/29 04:25:14     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:14     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:14     37s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1916.8M, EPOCH TIME: 1748507114.099957
[05/29 04:25:14     37s] Max number of tech site patterns supported in site array is 256.
[05/29 04:25:14     37s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/29 04:25:14     37s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1916.8M, EPOCH TIME: 1748507114.103242
[05/29 04:25:14     37s] After signature check, allow fast init is true, keep pre-filter is true.
[05/29 04:25:14     37s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/29 04:25:14     37s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1916.8M, EPOCH TIME: 1748507114.103612
[05/29 04:25:14     37s] Fast DP-INIT is on for default
[05/29 04:25:14     37s] Atter site array init, number of instance map data is 0.
[05/29 04:25:14     37s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:1916.8M, EPOCH TIME: 1748507114.104198
[05/29 04:25:14     37s] 
[05/29 04:25:14     37s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:14     37s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:1916.8M, EPOCH TIME: 1748507114.104648
[05/29 04:25:14     37s] All LLGs are deleted
[05/29 04:25:14     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:14     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:14     37s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1916.8M, EPOCH TIME: 1748507114.105761
[05/29 04:25:14     37s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1916.8M, EPOCH TIME: 1748507114.105868
[05/29 04:25:14     37s] Density: 54.657%
Routing Overflow: 0.00% H and 0.05% V
------------------------------------------------------------------

[05/29 04:25:14     38s] All LLGs are deleted
[05/29 04:25:14     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:14     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:14     38s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1916.8M, EPOCH TIME: 1748507114.109137
[05/29 04:25:14     38s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1916.8M, EPOCH TIME: 1748507114.109251
[05/29 04:25:14     38s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1916.8M, EPOCH TIME: 1748507114.109656
[05/29 04:25:14     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:14     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:14     38s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1916.8M, EPOCH TIME: 1748507114.109886
[05/29 04:25:14     38s] Max number of tech site patterns supported in site array is 256.
[05/29 04:25:14     38s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/29 04:25:14     38s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1916.8M, EPOCH TIME: 1748507114.112998
[05/29 04:25:14     38s] After signature check, allow fast init is true, keep pre-filter is true.
[05/29 04:25:14     38s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/29 04:25:14     38s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1916.8M, EPOCH TIME: 1748507114.113251
[05/29 04:25:14     38s] Fast DP-INIT is on for default
[05/29 04:25:14     38s] Atter site array init, number of instance map data is 0.
[05/29 04:25:14     38s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:1916.8M, EPOCH TIME: 1748507114.113810
[05/29 04:25:14     38s] 
[05/29 04:25:14     38s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:14     38s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:1916.8M, EPOCH TIME: 1748507114.114255
[05/29 04:25:14     38s] All LLGs are deleted
[05/29 04:25:14     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:14     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:14     38s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1916.8M, EPOCH TIME: 1748507114.115028
[05/29 04:25:14     38s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1916.8M, EPOCH TIME: 1748507114.115146
[05/29 04:25:14     38s] Reported timing to dir pnr_reports/place_time
[05/29 04:25:14     38s] Total CPU time: 1.47 sec
[05/29 04:25:14     38s] Total Real time: 3.0 sec
[05/29 04:25:14     38s] Total Memory Usage: 1916.828125 Mbytes
[05/29 04:25:14     38s] Info: pop threads available for lower-level modules during optimization.
[05/29 04:25:14     38s] *** timeDesign #1 [finish] : cpu/real = 0:00:01.5/0:00:02.7 (0.5), totSession cpu/real = 0:00:38.0/0:00:39.5 (1.0), mem = 1916.8M
[05/29 04:25:14     38s] 
[05/29 04:25:14     38s] =============================================================================================
[05/29 04:25:14     38s]  Final TAT Report : timeDesign #1                                               21.17-s075_1
[05/29 04:25:14     38s] =============================================================================================
[05/29 04:25:14     38s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/29 04:25:14     38s] ---------------------------------------------------------------------------------------------
[05/29 04:25:14     38s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:14     38s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.5 % )     0:00:02.4 /  0:00:01.1    0.5
[05/29 04:25:14     38s] [ DrvReport              ]      1   0:00:01.3  (  49.3 % )     0:00:01.3 /  0:00:00.1    0.1
[05/29 04:25:14     38s] [ ExtractRC              ]      1   0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.1    1.0
[05/29 04:25:14     38s] [ TimingUpdate           ]      1   0:00:00.2  (   5.5 % )     0:00:00.9 /  0:00:00.9    1.0
[05/29 04:25:14     38s] [ FullDelayCalc          ]      1   0:00:00.7  (  27.3 % )     0:00:00.7 /  0:00:00.7    1.0
[05/29 04:25:14     38s] [ TimingReport           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.6
[05/29 04:25:14     38s] [ GenerateReports        ]      1   0:00:00.1  (   4.2 % )     0:00:00.1 /  0:00:00.1    1.0
[05/29 04:25:14     38s] [ MISC                   ]          0:00:00.2  (   6.6 % )     0:00:00.2 /  0:00:00.2    1.1
[05/29 04:25:14     38s] ---------------------------------------------------------------------------------------------
[05/29 04:25:14     38s]  timeDesign #1 TOTAL                0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:01.5    0.5
[05/29 04:25:14     38s] ---------------------------------------------------------------------------------------------
[05/29 04:25:14     38s] 
[05/29 04:25:14     38s] <CMD> report_timing -max_paths 100 > pnr_reports/place_timing.rpt.gz
[05/29 04:25:14     38s] <CMD> checkPlace pnr_reports/check_place.out
[05/29 04:25:14     38s] OPERPROF: Starting checkPlace at level 1, MEM:1918.8M, EPOCH TIME: 1748507114.233511
[05/29 04:25:14     38s] Processing tracks to init pin-track alignment.
[05/29 04:25:14     38s] z: 2, totalTracks: 1
[05/29 04:25:14     38s] z: 4, totalTracks: 1
[05/29 04:25:14     38s] z: 6, totalTracks: 1
[05/29 04:25:14     38s] z: 8, totalTracks: 1
[05/29 04:25:14     38s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/29 04:25:14     38s] All LLGs are deleted
[05/29 04:25:14     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:14     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:14     38s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1918.8M, EPOCH TIME: 1748507114.238233
[05/29 04:25:14     38s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1918.8M, EPOCH TIME: 1748507114.238355
[05/29 04:25:14     38s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1918.8M, EPOCH TIME: 1748507114.238490
[05/29 04:25:14     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:14     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:14     38s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1918.8M, EPOCH TIME: 1748507114.238838
[05/29 04:25:14     38s] Max number of tech site patterns supported in site array is 256.
[05/29 04:25:14     38s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/29 04:25:14     38s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1918.8M, EPOCH TIME: 1748507114.242164
[05/29 04:25:14     38s] After signature check, allow fast init is false, keep pre-filter is true.
[05/29 04:25:14     38s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/29 04:25:14     38s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1918.8M, EPOCH TIME: 1748507114.242525
[05/29 04:25:14     38s] SiteArray: non-trimmed site array dimensions = 44 x 326
[05/29 04:25:14     38s] SiteArray: use 114,688 bytes
[05/29 04:25:14     38s] SiteArray: current memory after site array memory allocation 1918.8M
[05/29 04:25:14     38s] SiteArray: FP blocked sites are writable
[05/29 04:25:14     38s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/29 04:25:14     38s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1918.8M, EPOCH TIME: 1748507114.243232
[05/29 04:25:14     38s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1918.8M, EPOCH TIME: 1748507114.243327
[05/29 04:25:14     38s] SiteArray: number of non floorplan blocked sites for llg default is 14344
[05/29 04:25:14     38s] Atter site array init, number of instance map data is 0.
[05/29 04:25:14     38s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.005, REAL:0.005, MEM:1918.8M, EPOCH TIME: 1748507114.243601
[05/29 04:25:14     38s] 
[05/29 04:25:14     38s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:14     38s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:1918.8M, EPOCH TIME: 1748507114.243875
[05/29 04:25:14     38s] Begin checking placement ... (start mem=1918.8M, init mem=1918.8M)
[05/29 04:25:14     38s] Begin checking exclusive groups violation ...
[05/29 04:25:14     38s] There are 0 groups to check, max #box is 0, total #box is 0
[05/29 04:25:14     38s] Finished checking exclusive groups violations. Found 0 Vio.
[05/29 04:25:14     38s] 
[05/29 04:25:14     38s] Running CheckPlace using 1 thread in normal mode...
[05/29 04:25:14     38s] 
[05/29 04:25:14     38s] ...checkPlace normal is done!
[05/29 04:25:14     38s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1918.8M, EPOCH TIME: 1748507114.261417
[05/29 04:25:14     38s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:1918.8M, EPOCH TIME: 1748507114.262612
[05/29 04:25:14     38s] *info: Placed = 1637          
[05/29 04:25:14     38s] *info: Unplaced = 0           
[05/29 04:25:14     38s] Placement Density:54.66%(2085/3816)
[05/29 04:25:14     38s] Placement Density (including fixed std cells):54.66%(2085/3816)
[05/29 04:25:14     38s] All LLGs are deleted
[05/29 04:25:14     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1637).
[05/29 04:25:14     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:14     38s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1918.8M, EPOCH TIME: 1748507114.263919
[05/29 04:25:14     38s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1918.8M, EPOCH TIME: 1748507114.264037
[05/29 04:25:14     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:14     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:14     38s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1918.8M)
[05/29 04:25:14     38s] OPERPROF: Finished checkPlace at level 1, CPU:0.031, REAL:0.031, MEM:1918.8M, EPOCH TIME: 1748507114.264558
[05/29 04:25:14     38s] <CMD> setOptMode -maxDensity 0.8 -powerEffort low -reclaimArea false -fixFanoutLoad false
[05/29 04:25:14     38s] <CMD> optDesign -preCTS -outDir pnr_reports/place_opt
[05/29 04:25:14     38s] Executing: place_opt_design -opt -out_dir pnr_reports/place_opt
[05/29 04:25:14     38s] **INFO: User settings:
[05/29 04:25:14     38s] setDesignMode -flowEffort                          express
[05/29 04:25:14     38s] setDesignMode -powerEffort                         none
[05/29 04:25:14     38s] setDesignMode -process                             45
[05/29 04:25:14     38s] setExtractRCMode -coupling_c_th                    0.1
[05/29 04:25:14     38s] setExtractRCMode -engine                           preRoute
[05/29 04:25:14     38s] setExtractRCMode -relative_c_th                    1
[05/29 04:25:14     38s] setExtractRCMode -total_c_th                       0
[05/29 04:25:14     38s] setDelayCalMode -enable_high_fanout                true
[05/29 04:25:14     38s] setDelayCalMode -engine                            aae
[05/29 04:25:14     38s] setDelayCalMode -ignoreNetLoad                     false
[05/29 04:25:14     38s] setDelayCalMode -socv_accuracy_mode                low
[05/29 04:25:14     38s] setOptMode -fixFanoutLoad                          false
[05/29 04:25:14     38s] setOptMode -maxDensity                             0.8
[05/29 04:25:14     38s] setOptMode -powerEffort                            low
[05/29 04:25:14     38s] setOptMode -reclaimArea                            false
[05/29 04:25:14     38s] setPlaceMode -MXPBoundaryLevel                     7
[05/29 04:25:14     38s] setPlaceMode -MXPConstraintFile                    {}
[05/29 04:25:14     38s] setPlaceMode -MXPControlSetting                    0
[05/29 04:25:14     38s] setPlaceMode -MXPLogicHierAware                    0
[05/29 04:25:14     38s] setPlaceMode -MXPPreplaceSetting                   5
[05/29 04:25:14     38s] setPlaceMode -MXPRefineSetting                     17
[05/29 04:25:14     38s] setPlaceMode -place_detail_wire_length_opt_effort  medium
[05/29 04:25:14     38s] setPlaceMode -place_global_activity_power_driven   false
[05/29 04:25:14     38s] setPlaceMode -place_global_cong_effort             medium
[05/29 04:25:14     38s] setPlaceMode -place_global_max_density             0.9
[05/29 04:25:14     38s] setPlaceMode -place_global_place_io_pins           false
[05/29 04:25:14     38s] setPlaceMode -place_global_timing_effort           medium
[05/29 04:25:14     38s] setPlaceMode -timingDriven                         true
[05/29 04:25:14     38s] setAnalysisMode -analysisType                      bcwc
[05/29 04:25:14     38s] setAnalysisMode -checkType                         setup
[05/29 04:25:14     38s] setAnalysisMode -clkSrcPath                        true
[05/29 04:25:14     38s] setAnalysisMode -clockPropagation                  forcedIdeal
[05/29 04:25:14     38s] setAnalysisMode -virtualIPO                        false
[05/29 04:25:14     38s] 
[05/29 04:25:14     38s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:00:38.1/0:00:39.6 (1.0), mem = 1918.8M
[05/29 04:25:14     38s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[05/29 04:25:14     38s] *** Starting GigaPlace ***
[05/29 04:25:14     38s] #optDebug: fT-E <X 2 3 1 0>
[05/29 04:25:14     38s] OPERPROF: Starting DPlace-Init at level 1, MEM:1918.8M, EPOCH TIME: 1748507114.284136
[05/29 04:25:14     38s] Processing tracks to init pin-track alignment.
[05/29 04:25:14     38s] z: 2, totalTracks: 1
[05/29 04:25:14     38s] z: 4, totalTracks: 1
[05/29 04:25:14     38s] z: 6, totalTracks: 1
[05/29 04:25:14     38s] z: 8, totalTracks: 1
[05/29 04:25:14     38s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/29 04:25:14     38s] All LLGs are deleted
[05/29 04:25:14     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:14     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:14     38s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1918.8M, EPOCH TIME: 1748507114.287734
[05/29 04:25:14     38s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1918.7M, EPOCH TIME: 1748507114.287884
[05/29 04:25:14     38s] # Building des3 llgBox search-tree.
[05/29 04:25:14     38s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1918.7M, EPOCH TIME: 1748507114.288340
[05/29 04:25:14     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:14     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:14     38s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1918.7M, EPOCH TIME: 1748507114.288656
[05/29 04:25:14     38s] Max number of tech site patterns supported in site array is 256.
[05/29 04:25:14     38s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/29 04:25:14     38s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1918.7M, EPOCH TIME: 1748507114.291922
[05/29 04:25:14     38s] After signature check, allow fast init is false, keep pre-filter is true.
[05/29 04:25:14     38s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/29 04:25:14     38s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1918.7M, EPOCH TIME: 1748507114.292256
[05/29 04:25:14     38s] SiteArray: non-trimmed site array dimensions = 44 x 326
[05/29 04:25:14     38s] SiteArray: use 114,688 bytes
[05/29 04:25:14     38s] SiteArray: current memory after site array memory allocation 1918.8M
[05/29 04:25:14     38s] SiteArray: FP blocked sites are writable
[05/29 04:25:14     38s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/29 04:25:14     38s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1918.8M, EPOCH TIME: 1748507114.292877
[05/29 04:25:14     38s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1918.8M, EPOCH TIME: 1748507114.292971
[05/29 04:25:14     38s] SiteArray: number of non floorplan blocked sites for llg default is 14344
[05/29 04:25:14     38s] Atter site array init, number of instance map data is 0.
[05/29 04:25:14     38s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.005, REAL:0.005, MEM:1918.8M, EPOCH TIME: 1748507114.293250
[05/29 04:25:14     38s] 
[05/29 04:25:14     38s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:14     38s] OPERPROF:     Starting CMU at level 3, MEM:1918.8M, EPOCH TIME: 1748507114.293553
[05/29 04:25:14     38s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1918.8M, EPOCH TIME: 1748507114.293823
[05/29 04:25:14     38s] 
[05/29 04:25:14     38s] Bad Lib Cell Checking (CMU) is done! (0)
[05/29 04:25:14     38s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:1918.8M, EPOCH TIME: 1748507114.294129
[05/29 04:25:14     38s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1918.8M, EPOCH TIME: 1748507114.294228
[05/29 04:25:14     38s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1918.8M, EPOCH TIME: 1748507114.294582
[05/29 04:25:14     38s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1918.8MB).
[05/29 04:25:14     38s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:1918.8M, EPOCH TIME: 1748507114.295299
[05/29 04:25:14     38s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1918.8M, EPOCH TIME: 1748507114.295380
[05/29 04:25:14     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:14     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:14     38s] All LLGs are deleted
[05/29 04:25:14     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:14     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:14     38s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1918.8M, EPOCH TIME: 1748507114.300123
[05/29 04:25:14     38s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1918.8M, EPOCH TIME: 1748507114.300240
[05/29 04:25:14     38s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.005, REAL:0.005, MEM:1916.8M, EPOCH TIME: 1748507114.300715
[05/29 04:25:14     38s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:38.2/0:00:39.6 (1.0), mem = 1916.8M
[05/29 04:25:14     38s] VSMManager cleared!
[05/29 04:25:14     38s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:38.2/0:00:39.6 (1.0), mem = 1916.8M
[05/29 04:25:14     38s] 
[05/29 04:25:14     38s] =============================================================================================
[05/29 04:25:14     38s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.17-s075_1
[05/29 04:25:14     38s] =============================================================================================
[05/29 04:25:14     38s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/29 04:25:14     38s] ---------------------------------------------------------------------------------------------
[05/29 04:25:14     38s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:14     38s] ---------------------------------------------------------------------------------------------
[05/29 04:25:14     38s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:14     38s] ---------------------------------------------------------------------------------------------
[05/29 04:25:14     38s] 
[05/29 04:25:14     38s] Enable CTE adjustment.
[05/29 04:25:14     38s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1579.9M, totSessionCpu=0:00:38 **
[05/29 04:25:14     38s] Info: 1 threads available for lower-level modules during optimization.
[05/29 04:25:14     38s] GigaOpt running with 1 threads.
[05/29 04:25:14     38s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:38.2/0:00:39.6 (1.0), mem = 1916.8M
[05/29 04:25:14     38s] **INFO: setDesignMode -flowEffort express -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/29 04:25:14     38s] **WARN: (IMPOPT-7232):	"setOptMode -powerEffort low" overrides powerEffort from "setDesignMode -powerEffort none"
[05/29 04:25:14     38s] OPERPROF: Starting DPlace-Init at level 1, MEM:1916.8M, EPOCH TIME: 1748507114.318050
[05/29 04:25:14     38s] Processing tracks to init pin-track alignment.
[05/29 04:25:14     38s] z: 2, totalTracks: 1
[05/29 04:25:14     38s] z: 4, totalTracks: 1
[05/29 04:25:14     38s] z: 6, totalTracks: 1
[05/29 04:25:14     38s] z: 8, totalTracks: 1
[05/29 04:25:14     38s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/29 04:25:14     38s] All LLGs are deleted
[05/29 04:25:14     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:14     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:14     38s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1916.8M, EPOCH TIME: 1748507114.321390
[05/29 04:25:14     38s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1916.8M, EPOCH TIME: 1748507114.321507
[05/29 04:25:14     38s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1916.8M, EPOCH TIME: 1748507114.321932
[05/29 04:25:14     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:14     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:14     38s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1916.8M, EPOCH TIME: 1748507114.322253
[05/29 04:25:14     38s] Max number of tech site patterns supported in site array is 256.
[05/29 04:25:14     38s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/29 04:25:14     38s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1916.8M, EPOCH TIME: 1748507114.325467
[05/29 04:25:14     38s] After signature check, allow fast init is true, keep pre-filter is true.
[05/29 04:25:14     38s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/29 04:25:14     38s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1916.8M, EPOCH TIME: 1748507114.325805
[05/29 04:25:14     38s] Fast DP-INIT is on for default
[05/29 04:25:14     38s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/29 04:25:14     38s] Atter site array init, number of instance map data is 0.
[05/29 04:25:14     38s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.004, REAL:0.004, MEM:1916.8M, EPOCH TIME: 1748507114.326376
[05/29 04:25:14     38s] 
[05/29 04:25:14     38s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:14     38s] OPERPROF:     Starting CMU at level 3, MEM:1916.8M, EPOCH TIME: 1748507114.326717
[05/29 04:25:14     38s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1916.8M, EPOCH TIME: 1748507114.326934
[05/29 04:25:14     38s] 
[05/29 04:25:14     38s] Bad Lib Cell Checking (CMU) is done! (0)
[05/29 04:25:14     38s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:1916.8M, EPOCH TIME: 1748507114.327243
[05/29 04:25:14     38s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1916.8M, EPOCH TIME: 1748507114.327332
[05/29 04:25:14     38s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1916.8M, EPOCH TIME: 1748507114.327615
[05/29 04:25:14     38s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1916.8MB).
[05/29 04:25:14     38s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1916.8M, EPOCH TIME: 1748507114.328354
[05/29 04:25:14     38s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1916.8M, EPOCH TIME: 1748507114.328453
[05/29 04:25:14     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:14     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:14     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:14     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:14     38s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.005, MEM:1916.8M, EPOCH TIME: 1748507114.333064
[05/29 04:25:14     38s] 
[05/29 04:25:14     38s] Creating Lib Analyzer ...
[05/29 04:25:14     38s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[05/29 04:25:14     38s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[05/29 04:25:14     38s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/29 04:25:14     38s] 
[05/29 04:25:14     38s] {RT default 0 10 10 {4 1} {7 0} {9 0} 3}
[05/29 04:25:14     38s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:38.6 mem=1922.8M
[05/29 04:25:14     38s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:38.6 mem=1922.8M
[05/29 04:25:14     38s] Creating Lib Analyzer, finished. 
[05/29 04:25:14     38s] #optDebug: fT-S <1 2 3 1 0>
[05/29 04:25:14     38s] **INFO: No dynamic/leakage power view specified, setting up the setup view "worst" as power view
[05/29 04:25:14     38s] **WARN: (IMPOPT-7232):	"setOptMode -powerEffort low" overrides powerEffort from "setDesignMode -powerEffort none"
[05/29 04:25:14     38s] **optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1725.1M, totSessionCpu=0:00:39 **
[05/29 04:25:14     38s] *** optDesign -preCTS ***
[05/29 04:25:14     38s] DRC Margin: user margin 0.0; extra margin 0.2
[05/29 04:25:14     38s] Setup Target Slack: user slack 0; extra slack 0.0
[05/29 04:25:14     38s] Hold Target Slack: user slack 0
[05/29 04:25:14     38s] **INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
[05/29 04:25:14     38s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2058.5M, EPOCH TIME: 1748507114.976119
[05/29 04:25:14     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:14     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:14     38s] 
[05/29 04:25:14     38s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:14     38s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:2058.5M, EPOCH TIME: 1748507114.980293
[05/29 04:25:14     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:14     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:14     38s] Multi-VT timing optimization disabled based on library information.
[05/29 04:25:14     38s] 
[05/29 04:25:14     38s] TimeStamp Deleting Cell Server Begin ...
[05/29 04:25:14     38s] Deleting Lib Analyzer.
[05/29 04:25:14     38s] 
[05/29 04:25:14     38s] TimeStamp Deleting Cell Server End ...
[05/29 04:25:14     38s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/29 04:25:14     38s] 
[05/29 04:25:14     38s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/29 04:25:14     38s] Summary for sequential cells identification: 
[05/29 04:25:14     38s]   Identified SBFF number: 16
[05/29 04:25:14     38s]   Identified MBFF number: 0
[05/29 04:25:14     38s]   Identified SB Latch number: 0
[05/29 04:25:14     38s]   Identified MB Latch number: 0
[05/29 04:25:14     38s]   Not identified SBFF number: 0
[05/29 04:25:14     38s]   Not identified MBFF number: 0
[05/29 04:25:14     38s]   Not identified SB Latch number: 0
[05/29 04:25:14     38s]   Not identified MB Latch number: 0
[05/29 04:25:14     38s]   Number of sequential cells which are not FFs: 13
[05/29 04:25:14     38s]  Visiting view : worst
[05/29 04:25:14     38s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[05/29 04:25:14     38s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[05/29 04:25:14     38s]  Visiting view : best
[05/29 04:25:14     38s]    : PowerDomain = none : Weighted F : unweighted  = 5.90 (1.000) with rcCorner = 0
[05/29 04:25:14     38s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[05/29 04:25:14     38s] TLC MultiMap info (StdDelay):
[05/29 04:25:14     38s]   : fast + fast + 1 + no RcCorner := 5.5ps
[05/29 04:25:14     38s]   : fast + fast + 1 + default := 5.9ps
[05/29 04:25:14     38s]   : slow + slow + 1 + no RcCorner := 32.2ps
[05/29 04:25:14     38s]   : slow + slow + 1 + default := 33.1ps
[05/29 04:25:14     38s]  Setting StdDelay to: 33.1ps
[05/29 04:25:14     38s] 
[05/29 04:25:14     38s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/29 04:25:15     38s] 
[05/29 04:25:15     38s] TimeStamp Deleting Cell Server Begin ...
[05/29 04:25:15     38s] 
[05/29 04:25:15     38s] TimeStamp Deleting Cell Server End ...
[05/29 04:25:15     38s] 
[05/29 04:25:15     38s] Creating Lib Analyzer ...
[05/29 04:25:15     38s] 
[05/29 04:25:15     38s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/29 04:25:15     38s] Summary for sequential cells identification: 
[05/29 04:25:15     38s]   Identified SBFF number: 16
[05/29 04:25:15     38s]   Identified MBFF number: 0
[05/29 04:25:15     38s]   Identified SB Latch number: 0
[05/29 04:25:15     38s]   Identified MB Latch number: 0
[05/29 04:25:15     38s]   Not identified SBFF number: 0
[05/29 04:25:15     38s]   Not identified MBFF number: 0
[05/29 04:25:15     38s]   Not identified SB Latch number: 0
[05/29 04:25:15     38s]   Not identified MB Latch number: 0
[05/29 04:25:15     38s]   Number of sequential cells which are not FFs: 13
[05/29 04:25:15     38s]  Visiting view : worst
[05/29 04:25:15     38s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[05/29 04:25:15     38s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[05/29 04:25:15     38s]  Visiting view : best
[05/29 04:25:15     38s]    : PowerDomain = none : Weighted F : unweighted  = 5.90 (1.000) with rcCorner = 0
[05/29 04:25:15     38s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[05/29 04:25:15     38s] TLC MultiMap info (StdDelay):
[05/29 04:25:15     38s]   : fast + fast + 1 + no RcCorner := 5.5ps
[05/29 04:25:15     38s]   : fast + fast + 1 + default := 5.9ps
[05/29 04:25:15     38s]   : slow + slow + 1 + no RcCorner := 32.2ps
[05/29 04:25:15     38s]   : slow + slow + 1 + default := 33.1ps
[05/29 04:25:15     38s]  Setting StdDelay to: 33.1ps
[05/29 04:25:15     38s] 
[05/29 04:25:15     38s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/29 04:25:15     38s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[05/29 04:25:15     38s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[05/29 04:25:15     38s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/29 04:25:15     38s] 
[05/29 04:25:15     38s] {RT default 0 10 10 {4 1} {7 0} {9 0} 3}
[05/29 04:25:15     39s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:39.2 mem=2058.5M
[05/29 04:25:15     39s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:39.2 mem=2058.5M
[05/29 04:25:15     39s] Creating Lib Analyzer, finished. 
[05/29 04:25:15     39s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2058.5M, EPOCH TIME: 1748507115.396764
[05/29 04:25:15     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:15     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:15     39s] All LLGs are deleted
[05/29 04:25:15     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:15     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:15     39s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2058.5M, EPOCH TIME: 1748507115.396913
[05/29 04:25:15     39s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2058.5M, EPOCH TIME: 1748507115.397020
[05/29 04:25:15     39s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2058.5M, EPOCH TIME: 1748507115.397644
[05/29 04:25:15     39s] {MMLU 0 0 1909}
[05/29 04:25:15     39s] ### Creating LA Mngr. totSessionCpu=0:00:39.2 mem=2058.5M
[05/29 04:25:15     39s] ### Creating LA Mngr, finished. totSessionCpu=0:00:39.2 mem=2058.5M
[05/29 04:25:15     39s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2058.47 MB )
[05/29 04:25:15     39s] (I)      ==================== Layers =====================
[05/29 04:25:15     39s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:15     39s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/29 04:25:15     39s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:15     39s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[05/29 04:25:15     39s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[05/29 04:25:15     39s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[05/29 04:25:15     39s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[05/29 04:25:15     39s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[05/29 04:25:15     39s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[05/29 04:25:15     39s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[05/29 04:25:15     39s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[05/29 04:25:15     39s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[05/29 04:25:15     39s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[05/29 04:25:15     39s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[05/29 04:25:15     39s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[05/29 04:25:15     39s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[05/29 04:25:15     39s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[05/29 04:25:15     39s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[05/29 04:25:15     39s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[05/29 04:25:15     39s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[05/29 04:25:15     39s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[05/29 04:25:15     39s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[05/29 04:25:15     39s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:15     39s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[05/29 04:25:15     39s] (I)      |   0 |  0 |  active |   other |        |    MS |
[05/29 04:25:15     39s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/29 04:25:15     39s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:15     39s] (I)      Started Import and model ( Curr Mem: 2058.47 MB )
[05/29 04:25:15     39s] (I)      Default pattern map key = des3_default.
[05/29 04:25:15     39s] (I)      Number of ignored instance 0
[05/29 04:25:15     39s] (I)      Number of inbound cells 0
[05/29 04:25:15     39s] (I)      Number of opened ILM blockages 0
[05/29 04:25:15     39s] (I)      Number of instances temporarily fixed by detailed placement 0
[05/29 04:25:15     39s] (I)      numMoveCells=1637, numMacros=0  numPads=304  numMultiRowHeightInsts=0
[05/29 04:25:15     39s] (I)      cell height: 2800, count: 1637
[05/29 04:25:15     39s] (I)      Number of nets = 1829 ( 80 ignored )
[05/29 04:25:15     39s] (I)      Read rows... (mem=2058.5M)
[05/29 04:25:15     39s] (I)      Done Read rows (cpu=0.000s, mem=2058.5M)
[05/29 04:25:15     39s] (I)      Identified Clock instances: Flop 128, Clock buffer/inverter 0, Gate 0, Logic 0
[05/29 04:25:15     39s] (I)      Read module constraints... (mem=2058.5M)
[05/29 04:25:15     39s] (I)      Done Read module constraints (cpu=0.000s, mem=2058.5M)
[05/29 04:25:15     39s] (I)      == Non-default Options ==
[05/29 04:25:15     39s] (I)      Maximum routing layer                              : 10
[05/29 04:25:15     39s] (I)      Buffering-aware routing                            : true
[05/29 04:25:15     39s] (I)      Spread congestion away from blockages              : true
[05/29 04:25:15     39s] (I)      Number of threads                                  : 1
[05/29 04:25:15     39s] (I)      Overflow penalty cost                              : 10
[05/29 04:25:15     39s] (I)      Punch through distance                             : 530.470000
[05/29 04:25:15     39s] (I)      Source-to-sink ratio                               : 0.300000
[05/29 04:25:15     39s] (I)      Method to set GCell size                           : row
[05/29 04:25:15     39s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[05/29 04:25:15     39s] (I)      Use row-based GCell size
[05/29 04:25:15     39s] (I)      Use row-based GCell align
[05/29 04:25:15     39s] (I)      layer 0 area = 0
[05/29 04:25:15     39s] (I)      layer 1 area = 0
[05/29 04:25:15     39s] (I)      layer 2 area = 0
[05/29 04:25:15     39s] (I)      layer 3 area = 0
[05/29 04:25:15     39s] (I)      layer 4 area = 0
[05/29 04:25:15     39s] (I)      layer 5 area = 0
[05/29 04:25:15     39s] (I)      layer 6 area = 0
[05/29 04:25:15     39s] (I)      layer 7 area = 0
[05/29 04:25:15     39s] (I)      layer 8 area = 0
[05/29 04:25:15     39s] (I)      layer 9 area = 0
[05/29 04:25:15     39s] (I)      GCell unit size   : 2800
[05/29 04:25:15     39s] (I)      GCell multiplier  : 1
[05/29 04:25:15     39s] (I)      GCell row height  : 2800
[05/29 04:25:15     39s] (I)      Actual row height : 2800
[05/29 04:25:15     39s] (I)      GCell align ref   : 0 0
[05/29 04:25:15     39s] [NR-eGR] Track table information for default rule: 
[05/29 04:25:15     39s] [NR-eGR] metal1 has single uniform track structure
[05/29 04:25:15     39s] [NR-eGR] metal2 has single uniform track structure
[05/29 04:25:15     39s] [NR-eGR] metal3 has single uniform track structure
[05/29 04:25:15     39s] [NR-eGR] metal4 has single uniform track structure
[05/29 04:25:15     39s] [NR-eGR] metal5 has single uniform track structure
[05/29 04:25:15     39s] [NR-eGR] metal6 has single uniform track structure
[05/29 04:25:15     39s] [NR-eGR] metal7 has single uniform track structure
[05/29 04:25:15     39s] [NR-eGR] metal8 has single uniform track structure
[05/29 04:25:15     39s] [NR-eGR] metal9 has single uniform track structure
[05/29 04:25:15     39s] [NR-eGR] metal10 has single uniform track structure
[05/29 04:25:15     39s] (I)      ============== Default via ===============
[05/29 04:25:15     39s] (I)      +---+------------------+-----------------+
[05/29 04:25:15     39s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/29 04:25:15     39s] (I)      +---+------------------+-----------------+
[05/29 04:25:15     39s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[05/29 04:25:15     39s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[05/29 04:25:15     39s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[05/29 04:25:15     39s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[05/29 04:25:15     39s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[05/29 04:25:15     39s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[05/29 04:25:15     39s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[05/29 04:25:15     39s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[05/29 04:25:15     39s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[05/29 04:25:15     39s] (I)      +---+------------------+-----------------+
[05/29 04:25:15     39s] [NR-eGR] Read 0 PG shapes
[05/29 04:25:15     39s] [NR-eGR] Read 0 clock shapes
[05/29 04:25:15     39s] [NR-eGR] Read 0 other shapes
[05/29 04:25:15     39s] [NR-eGR] #Routing Blockages  : 0
[05/29 04:25:15     39s] [NR-eGR] #Instance Blockages : 0
[05/29 04:25:15     39s] [NR-eGR] #PG Blockages       : 0
[05/29 04:25:15     39s] [NR-eGR] #Halo Blockages     : 0
[05/29 04:25:15     39s] [NR-eGR] #Boundary Blockages : 0
[05/29 04:25:15     39s] [NR-eGR] #Clock Blockages    : 0
[05/29 04:25:15     39s] [NR-eGR] #Other Blockages    : 0
[05/29 04:25:15     39s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/29 04:25:15     39s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/29 04:25:15     39s] [NR-eGR] Read 1829 nets ( ignored 0 )
[05/29 04:25:15     39s] (I)      early_global_route_priority property id does not exist.
[05/29 04:25:15     39s] (I)      Read Num Blocks=0  Num Prerouted Wires=0  Num CS=0
[05/29 04:25:15     39s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:15     39s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:15     39s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:15     39s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:15     39s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:15     39s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:15     39s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:15     39s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:15     39s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:15     39s] (I)      Number of ignored nets                =      0
[05/29 04:25:15     39s] (I)      Number of connected nets              =      0
[05/29 04:25:15     39s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/29 04:25:15     39s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/29 04:25:15     39s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/29 04:25:15     39s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/29 04:25:15     39s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/29 04:25:15     39s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/29 04:25:15     39s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/29 04:25:15     39s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/29 04:25:15     39s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/29 04:25:15     39s] (I)      Constructing bin map
[05/29 04:25:15     39s] (I)      Initialize bin information with width=5600 height=5600
[05/29 04:25:15     39s] (I)      Done constructing bin map
[05/29 04:25:15     39s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/29 04:25:15     39s] (I)      Ndr track 0 does not exist
[05/29 04:25:15     39s] (I)      ---------------------Grid Graph Info--------------------
[05/29 04:25:15     39s] (I)      Routing area        : (0, 0) - (123880, 123200)
[05/29 04:25:15     39s] (I)      Core area           : (0, 0) - (123880, 123200)
[05/29 04:25:15     39s] (I)      Site width          :   380  (dbu)
[05/29 04:25:15     39s] (I)      Row height          :  2800  (dbu)
[05/29 04:25:15     39s] (I)      GCell row height    :  2800  (dbu)
[05/29 04:25:15     39s] (I)      GCell width         :  2800  (dbu)
[05/29 04:25:15     39s] (I)      GCell height        :  2800  (dbu)
[05/29 04:25:15     39s] (I)      Grid                :    45    44    10
[05/29 04:25:15     39s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/29 04:25:15     39s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[05/29 04:25:15     39s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[05/29 04:25:15     39s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[05/29 04:25:15     39s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[05/29 04:25:15     39s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[05/29 04:25:15     39s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[05/29 04:25:15     39s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870  3340  3550
[05/29 04:25:15     39s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[05/29 04:25:15     39s] (I)      Total num of tracks :   440   326   440   220   219   220    73    73    38    36
[05/29 04:25:15     39s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/29 04:25:15     39s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/29 04:25:15     39s] (I)      --------------------------------------------------------
[05/29 04:25:15     39s] 
[05/29 04:25:15     39s] [NR-eGR] ============ Routing rule table ============
[05/29 04:25:15     39s] [NR-eGR] Rule id: 0  Nets: 1829
[05/29 04:25:15     39s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/29 04:25:15     39s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[05/29 04:25:15     39s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[05/29 04:25:15     39s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[05/29 04:25:15     39s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[05/29 04:25:15     39s] [NR-eGR] ========================================
[05/29 04:25:15     39s] [NR-eGR] 
[05/29 04:25:15     39s] (I)      =============== Blocked Tracks ===============
[05/29 04:25:15     39s] (I)      +-------+---------+----------+---------------+
[05/29 04:25:15     39s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/29 04:25:15     39s] (I)      +-------+---------+----------+---------------+
[05/29 04:25:15     39s] (I)      |     1 |       0 |        0 |         0.00% |
[05/29 04:25:15     39s] (I)      |     2 |       0 |        0 |         0.00% |
[05/29 04:25:15     39s] (I)      |     3 |       0 |        0 |         0.00% |
[05/29 04:25:15     39s] (I)      |     4 |       0 |        0 |         0.00% |
[05/29 04:25:15     39s] (I)      |     5 |       0 |        0 |         0.00% |
[05/29 04:25:15     39s] (I)      |     6 |       0 |        0 |         0.00% |
[05/29 04:25:15     39s] (I)      |     7 |       0 |        0 |         0.00% |
[05/29 04:25:15     39s] (I)      |     8 |       0 |        0 |         0.00% |
[05/29 04:25:15     39s] (I)      |     9 |       0 |        0 |         0.00% |
[05/29 04:25:15     39s] (I)      |    10 |       0 |        0 |         0.00% |
[05/29 04:25:15     39s] (I)      +-------+---------+----------+---------------+
[05/29 04:25:15     39s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2059.47 MB )
[05/29 04:25:15     39s] (I)      Reset routing kernel
[05/29 04:25:15     39s] (I)      Started Global Routing ( Curr Mem: 2059.47 MB )
[05/29 04:25:15     39s] (I)      totalPins=5904  totalGlobalPin=5628 (95.33%)
[05/29 04:25:15     39s] (I)      total 2D Cap : 73150 = (34650 H, 38500 V)
[05/29 04:25:15     39s] (I)      #blocked areas for congestion spreading : 0
[05/29 04:25:15     39s] [NR-eGR] Layer group 1: route 1829 net(s) in layer range [2, 10]
[05/29 04:25:15     39s] (I)      
[05/29 04:25:15     39s] (I)      ============  Phase 1a Route ============
[05/29 04:25:15     39s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/29 04:25:15     39s] (I)      Usage: 16330 = (8284 H, 8046 V) = (23.91% H, 20.90% V) = (1.160e+04um H, 1.126e+04um V)
[05/29 04:25:15     39s] (I)      
[05/29 04:25:15     39s] (I)      ============  Phase 1b Route ============
[05/29 04:25:15     39s] (I)      Usage: 16330 = (8284 H, 8046 V) = (23.91% H, 20.90% V) = (1.160e+04um H, 1.126e+04um V)
[05/29 04:25:15     39s] (I)      Overflow of layer group 1: 0.00% H + 0.05% V. EstWL: 2.286200e+04um
[05/29 04:25:15     39s] (I)      Congestion metric : 0.00%H 0.05%V, 0.05%HV
[05/29 04:25:15     39s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/29 04:25:15     39s] (I)      
[05/29 04:25:15     39s] (I)      ============  Phase 1c Route ============
[05/29 04:25:15     39s] (I)      Level2 Grid: 9 x 9
[05/29 04:25:15     39s] (I)      Usage: 16330 = (8284 H, 8046 V) = (23.91% H, 20.90% V) = (1.160e+04um H, 1.126e+04um V)
[05/29 04:25:15     39s] (I)      
[05/29 04:25:15     39s] (I)      ============  Phase 1d Route ============
[05/29 04:25:15     39s] (I)      Usage: 16332 = (8286 H, 8046 V) = (23.91% H, 20.90% V) = (1.160e+04um H, 1.126e+04um V)
[05/29 04:25:15     39s] (I)      
[05/29 04:25:15     39s] (I)      ============  Phase 1e Route ============
[05/29 04:25:15     39s] (I)      Usage: 16332 = (8286 H, 8046 V) = (23.91% H, 20.90% V) = (1.160e+04um H, 1.126e+04um V)
[05/29 04:25:15     39s] [NR-eGR] Early Global Route overflow of layer group 1: 0.10% H + 0.00% V. EstWL: 2.286480e+04um
[05/29 04:25:15     39s] (I)      
[05/29 04:25:15     39s] (I)      ============  Phase 1l Route ============
[05/29 04:25:15     39s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/29 04:25:15     39s] (I)      Layer  2:      14018      5840        13           0       14258    ( 0.00%) 
[05/29 04:25:15     39s] (I)      Layer  3:      19360      7252         3           0       19360    ( 0.00%) 
[05/29 04:25:15     39s] (I)      Layer  4:       9460      3502         7           0        9675    ( 0.00%) 
[05/29 04:25:15     39s] (I)      Layer  5:       9636      2136         3           0        9680    ( 0.00%) 
[05/29 04:25:15     39s] (I)      Layer  6:       9460      1893         7           0        9675    ( 0.00%) 
[05/29 04:25:15     39s] (I)      Layer  7:       3212       368         0           0        3227    ( 0.00%) 
[05/29 04:25:15     39s] (I)      Layer  8:       3139       145         0          72        3153    ( 2.22%) 
[05/29 04:25:15     39s] (I)      Layer  9:       1672         0         0         231        1463    (13.64%) 
[05/29 04:25:15     39s] (I)      Layer 10:       1548         0         0         322        1290    (20.00%) 
[05/29 04:25:15     39s] (I)      Total:         71505     21136        33         624       71779    ( 0.86%) 
[05/29 04:25:15     39s] (I)      
[05/29 04:25:15     39s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/29 04:25:15     39s] [NR-eGR]                        OverCon            
[05/29 04:25:15     39s] [NR-eGR]                         #Gcell     %Gcell
[05/29 04:25:15     39s] [NR-eGR]        Layer             (1-2)    OverCon
[05/29 04:25:15     39s] [NR-eGR] ----------------------------------------------
[05/29 04:25:15     39s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:15     39s] [NR-eGR]  metal2 ( 2)        10( 0.52%)   ( 0.52%) 
[05/29 04:25:15     39s] [NR-eGR]  metal3 ( 3)         3( 0.15%)   ( 0.15%) 
[05/29 04:25:15     39s] [NR-eGR]  metal4 ( 4)         6( 0.31%)   ( 0.31%) 
[05/29 04:25:15     39s] [NR-eGR]  metal5 ( 5)         3( 0.15%)   ( 0.15%) 
[05/29 04:25:15     39s] [NR-eGR]  metal6 ( 6)         5( 0.26%)   ( 0.26%) 
[05/29 04:25:15     39s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:15     39s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:15     39s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:15     39s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:15     39s] [NR-eGR] ----------------------------------------------
[05/29 04:25:15     39s] [NR-eGR]        Total        27( 0.16%)   ( 0.16%) 
[05/29 04:25:15     39s] [NR-eGR] 
[05/29 04:25:15     39s] (I)      Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2059.47 MB )
[05/29 04:25:15     39s] (I)      total 2D Cap : 73150 = (34650 H, 38500 V)
[05/29 04:25:15     39s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/29 04:25:15     39s] (I)      ============= Track Assignment ============
[05/29 04:25:15     39s] (I)      Started Track Assignment (1T) ( Curr Mem: 2059.47 MB )
[05/29 04:25:15     39s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[05/29 04:25:15     39s] (I)      Run Multi-thread track assignment
[05/29 04:25:15     39s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2061.47 MB )
[05/29 04:25:15     39s] (I)      Started Export ( Curr Mem: 2061.47 MB )
[05/29 04:25:15     39s] [NR-eGR]                  Length (um)   Vias 
[05/29 04:25:15     39s] [NR-eGR] ------------------------------------
[05/29 04:25:15     39s] [NR-eGR]  metal1   (1H)             0   5600 
[05/29 04:25:15     39s] [NR-eGR]  metal2   (2V)          5331   7276 
[05/29 04:25:15     39s] [NR-eGR]  metal3   (3H)          8928   3006 
[05/29 04:25:15     39s] [NR-eGR]  metal4   (4V)          4265    651 
[05/29 04:25:15     39s] [NR-eGR]  metal5   (5H)          2756    572 
[05/29 04:25:15     39s] [NR-eGR]  metal6   (6V)          2606     59 
[05/29 04:25:15     39s] [NR-eGR]  metal7   (7H)           504     22 
[05/29 04:25:15     39s] [NR-eGR]  metal8   (8V)           202      0 
[05/29 04:25:15     39s] [NR-eGR]  metal9   (9H)             0      0 
[05/29 04:25:15     39s] [NR-eGR]  metal10  (10V)            0      0 
[05/29 04:25:15     39s] [NR-eGR] ------------------------------------
[05/29 04:25:15     39s] [NR-eGR]           Total        24592  17186 
[05/29 04:25:15     39s] [NR-eGR] --------------------------------------------------------------------------
[05/29 04:25:15     39s] [NR-eGR] Total half perimeter of net bounding box: 18767um
[05/29 04:25:15     39s] [NR-eGR] Total length: 24592um, number of vias: 17186
[05/29 04:25:15     39s] [NR-eGR] --------------------------------------------------------------------------
[05/29 04:25:15     39s] [NR-eGR] Total eGR-routed clock nets wire length: 382um, number of vias: 374
[05/29 04:25:15     39s] [NR-eGR] --------------------------------------------------------------------------
[05/29 04:25:15     39s] (I)      Finished Export ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2051.95 MB )
[05/29 04:25:15     39s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2042.95 MB )
[05/29 04:25:15     39s] (I)      ========================================= Runtime Summary ==========================================
[05/29 04:25:15     39s] (I)       Step                                                     %     Start    Finish      Real       CPU 
[05/29 04:25:15     39s] (I)      ----------------------------------------------------------------------------------------------------
[05/29 04:25:15     39s] (I)       Early Global Route kernel                          100.00%  7.60 sec  7.74 sec  0.14 sec  0.14 sec 
[05/29 04:25:15     39s] (I)       +-Import and model                                  14.07%  7.60 sec  7.62 sec  0.02 sec  0.02 sec 
[05/29 04:25:15     39s] (I)       | +-Create place DB                                  4.13%  7.60 sec  7.61 sec  0.01 sec  0.01 sec 
[05/29 04:25:15     39s] (I)       | | +-Import place data                              3.99%  7.60 sec  7.61 sec  0.01 sec  0.01 sec 
[05/29 04:25:15     39s] (I)       | | | +-Read instances and placement                 1.27%  7.60 sec  7.61 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       | | | +-Read nets                                    2.00%  7.61 sec  7.61 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       | +-Create route DB                                  6.11%  7.61 sec  7.62 sec  0.01 sec  0.01 sec 
[05/29 04:25:15     39s] (I)       | | +-Import route data (1T)                         5.71%  7.61 sec  7.62 sec  0.01 sec  0.01 sec 
[05/29 04:25:15     39s] (I)       | | | +-Read blockages ( Layer 2-10 )                1.38%  7.61 sec  7.61 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       | | | | +-Read routing blockages                     0.00%  7.61 sec  7.61 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       | | | | +-Read instance blockages                    0.25%  7.61 sec  7.61 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       | | | | +-Read PG blockages                          0.04%  7.61 sec  7.61 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       | | | | +-Read clock blockages                       0.03%  7.61 sec  7.61 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       | | | | +-Read other blockages                       0.03%  7.61 sec  7.61 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       | | | | +-Read halo blockages                        0.01%  7.61 sec  7.61 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       | | | | +-Read boundary cut boxes                    0.00%  7.61 sec  7.61 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       | | | +-Read blackboxes                              0.02%  7.61 sec  7.61 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       | | | +-Read prerouted                               0.09%  7.62 sec  7.62 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       | | | +-Read unlegalized nets                        0.09%  7.62 sec  7.62 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       | | | +-Read nets                                    0.50%  7.62 sec  7.62 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       | | | +-Set up via pillars                           0.01%  7.62 sec  7.62 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       | | | +-Initialize 3D grid graph                     0.04%  7.62 sec  7.62 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       | | | +-Model blockage capacity                      0.40%  7.62 sec  7.62 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       | | | | +-Initialize 3D capacity                     0.20%  7.62 sec  7.62 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       | +-Read aux data                                    0.16%  7.62 sec  7.62 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       | +-Others data preparation                          0.11%  7.62 sec  7.62 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       | +-Create route kernel                              2.82%  7.62 sec  7.62 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       +-Global Routing                                    24.46%  7.62 sec  7.66 sec  0.03 sec  0.03 sec 
[05/29 04:25:15     39s] (I)       | +-Initialization                                   0.71%  7.62 sec  7.62 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       | +-Net group 1                                     22.05%  7.63 sec  7.66 sec  0.03 sec  0.03 sec 
[05/29 04:25:15     39s] (I)       | | +-Generate topology                              1.38%  7.63 sec  7.63 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       | | +-Phase 1a                                       3.57%  7.63 sec  7.63 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       | | | +-Pattern routing (1T)                         2.55%  7.63 sec  7.63 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       | | | +-Pattern Routing Avoiding Blockages           0.29%  7.63 sec  7.63 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       | | | +-Add via demand to 2D                         0.29%  7.63 sec  7.63 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       | | +-Phase 1b                                       0.91%  7.63 sec  7.63 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       | | | +-Monotonic routing (1T)                       0.70%  7.63 sec  7.63 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       | | +-Phase 1c                                       0.72%  7.63 sec  7.64 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       | | | +-Two level Routing                            0.58%  7.63 sec  7.64 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       | | | | +-Two Level Routing (Regular)                0.10%  7.63 sec  7.63 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       | | | | +-Two Level Routing (Strong)                 0.07%  7.64 sec  7.64 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       | | | | +-Two Level Routing ( Reach Aware Clean )    0.02%  7.64 sec  7.64 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       | | +-Phase 1d                                       1.53%  7.64 sec  7.64 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       | | | +-Detoured routing (1T)                        1.36%  7.64 sec  7.64 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       | | +-Phase 1e                                       0.35%  7.64 sec  7.64 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       | | | +-Route legalization                           0.17%  7.64 sec  7.64 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       | | | | +-Legalize Reach Aware Violations            0.04%  7.64 sec  7.64 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       | | +-Phase 1l                                      12.19%  7.64 sec  7.66 sec  0.02 sec  0.02 sec 
[05/29 04:25:15     39s] (I)       | | | +-Layer assignment (1T)                       11.90%  7.64 sec  7.66 sec  0.02 sec  0.02 sec 
[05/29 04:25:15     39s] (I)       | +-Clean cong LA                                    0.00%  7.66 sec  7.66 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       +-Export 3D cong map                                 0.57%  7.66 sec  7.66 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       | +-Export 2D cong map                               0.08%  7.66 sec  7.66 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       +-Extract Global 3D Wires                            0.29%  7.66 sec  7.66 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       +-Track Assignment (1T)                             15.44%  7.66 sec  7.68 sec  0.02 sec  0.02 sec 
[05/29 04:25:15     39s] (I)       | +-Initialization                                   0.18%  7.66 sec  7.66 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       | +-Track Assignment Kernel                         14.77%  7.66 sec  7.68 sec  0.02 sec  0.02 sec 
[05/29 04:25:15     39s] (I)       | +-Free Memory                                      0.00%  7.68 sec  7.68 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       +-Export                                            36.71%  7.68 sec  7.73 sec  0.05 sec  0.05 sec 
[05/29 04:25:15     39s] (I)       | +-Export DB wires                                  6.46%  7.68 sec  7.69 sec  0.01 sec  0.01 sec 
[05/29 04:25:15     39s] (I)       | | +-Export all nets                                4.99%  7.68 sec  7.69 sec  0.01 sec  0.01 sec 
[05/29 04:25:15     39s] (I)       | | +-Set wire vias                                  0.93%  7.69 sec  7.69 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       | +-Report wirelength                                3.37%  7.69 sec  7.70 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       | +-Update net boxes                                 2.34%  7.70 sec  7.70 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)       | +-Update timing                                   23.90%  7.70 sec  7.73 sec  0.03 sec  0.03 sec 
[05/29 04:25:15     39s] (I)       +-Postprocess design                                 3.12%  7.73 sec  7.74 sec  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)      ========================== Summary by functions ==========================
[05/29 04:25:15     39s] (I)       Lv  Step                                           %      Real       CPU 
[05/29 04:25:15     39s] (I)      --------------------------------------------------------------------------
[05/29 04:25:15     39s] (I)        0  Early Global Route kernel                100.00%  0.14 sec  0.14 sec 
[05/29 04:25:15     39s] (I)        1  Export                                    36.71%  0.05 sec  0.05 sec 
[05/29 04:25:15     39s] (I)        1  Global Routing                            24.46%  0.03 sec  0.03 sec 
[05/29 04:25:15     39s] (I)        1  Track Assignment (1T)                     15.44%  0.02 sec  0.02 sec 
[05/29 04:25:15     39s] (I)        1  Import and model                          14.07%  0.02 sec  0.02 sec 
[05/29 04:25:15     39s] (I)        1  Postprocess design                         3.12%  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)        1  Export 3D cong map                         0.57%  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)        1  Extract Global 3D Wires                    0.29%  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)        2  Update timing                             23.90%  0.03 sec  0.03 sec 
[05/29 04:25:15     39s] (I)        2  Net group 1                               22.05%  0.03 sec  0.03 sec 
[05/29 04:25:15     39s] (I)        2  Track Assignment Kernel                   14.77%  0.02 sec  0.02 sec 
[05/29 04:25:15     39s] (I)        2  Export DB wires                            6.46%  0.01 sec  0.01 sec 
[05/29 04:25:15     39s] (I)        2  Create route DB                            6.11%  0.01 sec  0.01 sec 
[05/29 04:25:15     39s] (I)        2  Create place DB                            4.13%  0.01 sec  0.01 sec 
[05/29 04:25:15     39s] (I)        2  Report wirelength                          3.37%  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)        2  Create route kernel                        2.82%  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)        2  Update net boxes                           2.34%  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)        2  Initialization                             0.89%  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)        2  Read aux data                              0.16%  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)        2  Others data preparation                    0.11%  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)        2  Export 2D cong map                         0.08%  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)        2  Free Memory                                0.00%  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)        2  Clean cong LA                              0.00%  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)        3  Phase 1l                                  12.19%  0.02 sec  0.02 sec 
[05/29 04:25:15     39s] (I)        3  Import route data (1T)                     5.71%  0.01 sec  0.01 sec 
[05/29 04:25:15     39s] (I)        3  Export all nets                            4.99%  0.01 sec  0.01 sec 
[05/29 04:25:15     39s] (I)        3  Import place data                          3.99%  0.01 sec  0.01 sec 
[05/29 04:25:15     39s] (I)        3  Phase 1a                                   3.57%  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)        3  Phase 1d                                   1.53%  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)        3  Generate topology                          1.38%  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)        3  Set wire vias                              0.93%  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)        3  Phase 1b                                   0.91%  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)        3  Phase 1c                                   0.72%  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)        3  Phase 1e                                   0.35%  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)        4  Layer assignment (1T)                     11.90%  0.02 sec  0.02 sec 
[05/29 04:25:15     39s] (I)        4  Pattern routing (1T)                       2.55%  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)        4  Read nets                                  2.50%  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)        4  Read blockages ( Layer 2-10 )              1.38%  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)        4  Detoured routing (1T)                      1.36%  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)        4  Read instances and placement               1.27%  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)        4  Monotonic routing (1T)                     0.70%  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)        4  Two level Routing                          0.58%  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)        4  Model blockage capacity                    0.40%  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)        4  Pattern Routing Avoiding Blockages         0.29%  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)        4  Add via demand to 2D                       0.29%  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)        4  Route legalization                         0.17%  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)        4  Read prerouted                             0.09%  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)        4  Read unlegalized nets                      0.09%  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)        4  Initialize 3D grid graph                   0.04%  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)        4  Read blackboxes                            0.02%  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)        4  Set up via pillars                         0.01%  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)        5  Read instance blockages                    0.25%  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)        5  Initialize 3D capacity                     0.20%  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)        5  Two Level Routing (Regular)                0.10%  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)        5  Two Level Routing (Strong)                 0.07%  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)        5  Legalize Reach Aware Violations            0.04%  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)        5  Read PG blockages                          0.04%  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)        5  Read clock blockages                       0.03%  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)        5  Read other blockages                       0.03%  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)        5  Two Level Routing ( Reach Aware Clean )    0.02%  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)        5  Read halo blockages                        0.01%  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)        5  Read routing blockages                     0.00%  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] (I)        5  Read boundary cut boxes                    0.00%  0.00 sec  0.00 sec 
[05/29 04:25:15     39s] Extraction called for design 'des3' of instances=1637 and nets=1911 using extraction engine 'preRoute' .
[05/29 04:25:15     39s] PreRoute RC Extraction called for design des3.
[05/29 04:25:15     39s] RC Extraction called in multi-corner(1) mode.
[05/29 04:25:15     39s] RCMode: PreRoute
[05/29 04:25:15     39s]       RC Corner Indexes            0   
[05/29 04:25:15     39s] Capacitance Scaling Factor   : 1.00000 
[05/29 04:25:15     39s] Resistance Scaling Factor    : 1.00000 
[05/29 04:25:15     39s] Clock Cap. Scaling Factor    : 1.00000 
[05/29 04:25:15     39s] Clock Res. Scaling Factor    : 1.00000 
[05/29 04:25:15     39s] Shrink Factor                : 1.00000
[05/29 04:25:15     39s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/29 04:25:15     39s] Using capacitance table file ...
[05/29 04:25:15     39s] 
[05/29 04:25:15     39s] Trim Metal Layers:
[05/29 04:25:15     39s] LayerId::1 widthSet size::4
[05/29 04:25:15     39s] LayerId::2 widthSet size::4
[05/29 04:25:15     39s] LayerId::3 widthSet size::4
[05/29 04:25:15     39s] LayerId::4 widthSet size::4
[05/29 04:25:15     39s] LayerId::5 widthSet size::4
[05/29 04:25:15     39s] LayerId::6 widthSet size::4
[05/29 04:25:15     39s] LayerId::7 widthSet size::4
[05/29 04:25:15     39s] LayerId::8 widthSet size::4
[05/29 04:25:15     39s] LayerId::9 widthSet size::4
[05/29 04:25:15     39s] LayerId::10 widthSet size::3
[05/29 04:25:15     39s] Updating RC grid for preRoute extraction ...
[05/29 04:25:15     39s] eee: pegSigSF::1.070000
[05/29 04:25:15     39s] Initializing multi-corner capacitance tables ... 
[05/29 04:25:15     39s] Initializing multi-corner resistance tables ...
[05/29 04:25:15     39s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/29 04:25:15     39s] eee: l::2 avDens::0.231421 usedTrk::426.302321 availTrk::1842.105263 sigTrk::426.302321
[05/29 04:25:15     39s] eee: l::3 avDens::0.289492 usedTrk::723.730786 availTrk::2500.000000 sigTrk::723.730786
[05/29 04:25:15     39s] eee: l::4 avDens::0.266367 usedTrk::332.958965 availTrk::1250.000000 sigTrk::332.958965
[05/29 04:25:15     39s] eee: l::5 avDens::0.176001 usedTrk::202.400712 availTrk::1150.000000 sigTrk::202.400712
[05/29 04:25:15     39s] eee: l::6 avDens::0.167866 usedTrk::193.045822 availTrk::1150.000000 sigTrk::193.045822
[05/29 04:25:15     39s] eee: l::7 avDens::0.139230 usedTrk::39.448393 availTrk::283.333333 sigTrk::39.448393
[05/29 04:25:15     39s] eee: l::8 avDens::0.086400 usedTrk::14.400000 availTrk::166.666667 sigTrk::14.400000
[05/29 04:25:15     39s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/29 04:25:15     39s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/29 04:25:15     39s] {RT default 0 10 10 {4 1} {7 0} {9 0} 3}
[05/29 04:25:15     39s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.337261 uaWl=1.000000 uaWlH=0.420163 aWlH=0.000000 lMod=0 pMax=0.883900 pMod=79 wcR=0.535700 newSi=0.001600 wHLS=1.339250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[05/29 04:25:15     39s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2042.953M)
[05/29 04:25:15     39s] All LLGs are deleted
[05/29 04:25:15     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:15     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:15     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2043.0M, EPOCH TIME: 1748507115.704392
[05/29 04:25:15     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2043.0M, EPOCH TIME: 1748507115.704514
[05/29 04:25:15     39s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2043.0M, EPOCH TIME: 1748507115.704949
[05/29 04:25:15     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:15     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:15     39s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2043.0M, EPOCH TIME: 1748507115.705354
[05/29 04:25:15     39s] Max number of tech site patterns supported in site array is 256.
[05/29 04:25:15     39s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/29 04:25:15     39s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2043.0M, EPOCH TIME: 1748507115.708725
[05/29 04:25:15     39s] After signature check, allow fast init is true, keep pre-filter is true.
[05/29 04:25:15     39s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/29 04:25:15     39s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2043.0M, EPOCH TIME: 1748507115.709178
[05/29 04:25:15     39s] Fast DP-INIT is on for default
[05/29 04:25:15     39s] Atter site array init, number of instance map data is 0.
[05/29 04:25:15     39s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2043.0M, EPOCH TIME: 1748507115.709790
[05/29 04:25:15     39s] 
[05/29 04:25:15     39s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:15     39s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:2043.0M, EPOCH TIME: 1748507115.710354
[05/29 04:25:15     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:15     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:15     39s] Starting delay calculation for Setup views
[05/29 04:25:15     39s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/29 04:25:15     39s] #################################################################################
[05/29 04:25:15     39s] # Design Stage: PreRoute
[05/29 04:25:15     39s] # Design Name: des3
[05/29 04:25:15     39s] # Design Mode: 45nm
[05/29 04:25:15     39s] # Analysis Mode: MMMC Non-OCV 
[05/29 04:25:15     39s] # Parasitics Mode: No SPEF/RCDB 
[05/29 04:25:15     39s] # Signoff Settings: SI Off 
[05/29 04:25:15     39s] #################################################################################
[05/29 04:25:15     39s] Calculate delays in BcWc mode...
[05/29 04:25:15     39s] Topological Sorting (REAL = 0:00:00.0, MEM = 2048.7M, InitMEM = 2048.7M)
[05/29 04:25:15     39s] Start delay calculation (fullDC) (1 T). (MEM=2048.73)
[05/29 04:25:15     39s] End AAE Lib Interpolated Model. (MEM=2060.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 04:25:16     40s] Total number of fetched objects 2005
[05/29 04:25:16     40s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 04:25:16     40s] End delay calculation. (MEM=2096.47 CPU=0:00:00.4 REAL=0:00:01.0)
[05/29 04:25:16     40s] End delay calculation (fullDC). (MEM=2096.47 CPU=0:00:00.5 REAL=0:00:01.0)
[05/29 04:25:16     40s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 2096.5M) ***
[05/29 04:25:16     40s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:40.3 mem=2096.5M)
[05/29 04:25:16     40s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -6.687  |
|           TNS (ns):|-826.087 |
|    Violating Paths:|   128   |
|          All Paths:|   128   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     25 (25)      |   -0.112   |     25 (25)      |
|   max_tran     |    144 (1759)    |   -4.478   |    144 (1779)    |
|   max_fanout   |     26 (26)      |    -55     |     27 (27)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2112.5M, EPOCH TIME: 1748507116.504393
[05/29 04:25:16     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:16     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:16     40s] 
[05/29 04:25:16     40s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:16     40s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:2112.5M, EPOCH TIME: 1748507116.508742
[05/29 04:25:16     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:16     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:16     40s] Density: 54.657%
------------------------------------------------------------------

[05/29 04:25:16     40s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1734.5M, totSessionCpu=0:00:40 **
[05/29 04:25:16     40s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.1/0:00:02.2 (1.0), totSession cpu/real = 0:00:40.3/0:00:41.8 (1.0), mem = 2066.5M
[05/29 04:25:16     40s] 
[05/29 04:25:16     40s] =============================================================================================
[05/29 04:25:16     40s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.17-s075_1
[05/29 04:25:16     40s] =============================================================================================
[05/29 04:25:16     40s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/29 04:25:16     40s] ---------------------------------------------------------------------------------------------
[05/29 04:25:16     40s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:16     40s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.3 % )     0:00:00.8 /  0:00:00.8    1.0
[05/29 04:25:16     40s] [ DrvReport              ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.1
[05/29 04:25:16     40s] [ CellServerInit         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:16     40s] [ LibAnalyzerInit        ]      2   0:00:00.9  (  38.7 % )     0:00:00.9 /  0:00:00.8    0.9
[05/29 04:25:16     40s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:16     40s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:16     40s] [ EarlyGlobalRoute       ]      1   0:00:00.2  (   7.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/29 04:25:16     40s] [ ExtractRC              ]      1   0:00:00.1  (   6.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/29 04:25:16     40s] [ TimingUpdate           ]      1   0:00:00.2  (   8.0 % )     0:00:00.8 /  0:00:00.8    1.0
[05/29 04:25:16     40s] [ FullDelayCalc          ]      1   0:00:00.6  (  26.3 % )     0:00:00.6 /  0:00:00.6    1.0
[05/29 04:25:16     40s] [ TimingReport           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:16     40s] [ MISC                   ]          0:00:00.2  (  11.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/29 04:25:16     40s] ---------------------------------------------------------------------------------------------
[05/29 04:25:16     40s]  InitOpt #1 TOTAL                   0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.1    1.0
[05/29 04:25:16     40s] ---------------------------------------------------------------------------------------------
[05/29 04:25:16     40s] 
[05/29 04:25:16     40s] ** INFO : this run is activating express effort placeOptDesign flow
[05/29 04:25:16     40s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/29 04:25:16     40s] ### Creating PhyDesignMc. totSessionCpu=0:00:40.3 mem=2066.5M
[05/29 04:25:16     40s] OPERPROF: Starting DPlace-Init at level 1, MEM:2066.5M, EPOCH TIME: 1748507116.516267
[05/29 04:25:16     40s] Processing tracks to init pin-track alignment.
[05/29 04:25:16     40s] z: 2, totalTracks: 1
[05/29 04:25:16     40s] z: 4, totalTracks: 1
[05/29 04:25:16     40s] z: 6, totalTracks: 1
[05/29 04:25:16     40s] z: 8, totalTracks: 1
[05/29 04:25:16     40s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/29 04:25:16     40s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2066.5M, EPOCH TIME: 1748507116.519312
[05/29 04:25:16     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:16     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:16     40s] 
[05/29 04:25:16     40s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:16     40s] OPERPROF:     Starting CMU at level 3, MEM:2066.5M, EPOCH TIME: 1748507116.522919
[05/29 04:25:16     40s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2066.5M, EPOCH TIME: 1748507116.523162
[05/29 04:25:16     40s] 
[05/29 04:25:16     40s] Bad Lib Cell Checking (CMU) is done! (0)
[05/29 04:25:16     40s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2066.5M, EPOCH TIME: 1748507116.523470
[05/29 04:25:16     40s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2066.5M, EPOCH TIME: 1748507116.523557
[05/29 04:25:16     40s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2066.5M, EPOCH TIME: 1748507116.524034
[05/29 04:25:16     40s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2066.5MB).
[05/29 04:25:16     40s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.008, MEM:2066.5M, EPOCH TIME: 1748507116.524442
[05/29 04:25:16     40s] TotalInstCnt at PhyDesignMc Initialization: 1637
[05/29 04:25:16     40s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:40.3 mem=2066.5M
[05/29 04:25:16     40s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2066.5M, EPOCH TIME: 1748507116.526962
[05/29 04:25:16     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:16     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:16     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:16     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:16     40s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.005, MEM:2066.5M, EPOCH TIME: 1748507116.531725
[05/29 04:25:16     40s] TotalInstCnt at PhyDesignMc Destruction: 1637
[05/29 04:25:16     40s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/29 04:25:16     40s] ### Creating PhyDesignMc. totSessionCpu=0:00:40.4 mem=2066.5M
[05/29 04:25:16     40s] OPERPROF: Starting DPlace-Init at level 1, MEM:2066.5M, EPOCH TIME: 1748507116.532240
[05/29 04:25:16     40s] Processing tracks to init pin-track alignment.
[05/29 04:25:16     40s] z: 2, totalTracks: 1
[05/29 04:25:16     40s] z: 4, totalTracks: 1
[05/29 04:25:16     40s] z: 6, totalTracks: 1
[05/29 04:25:16     40s] z: 8, totalTracks: 1
[05/29 04:25:16     40s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/29 04:25:16     40s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2066.5M, EPOCH TIME: 1748507116.535252
[05/29 04:25:16     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:16     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:16     40s] 
[05/29 04:25:16     40s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:16     40s] OPERPROF:     Starting CMU at level 3, MEM:2066.5M, EPOCH TIME: 1748507116.538888
[05/29 04:25:16     40s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2066.5M, EPOCH TIME: 1748507116.539125
[05/29 04:25:16     40s] 
[05/29 04:25:16     40s] Bad Lib Cell Checking (CMU) is done! (0)
[05/29 04:25:16     40s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2066.5M, EPOCH TIME: 1748507116.539433
[05/29 04:25:16     40s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2066.5M, EPOCH TIME: 1748507116.539520
[05/29 04:25:16     40s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2066.5M, EPOCH TIME: 1748507116.539840
[05/29 04:25:16     40s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2066.5MB).
[05/29 04:25:16     40s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.008, MEM:2066.5M, EPOCH TIME: 1748507116.540244
[05/29 04:25:16     40s] TotalInstCnt at PhyDesignMc Initialization: 1637
[05/29 04:25:16     40s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:40.4 mem=2066.5M
[05/29 04:25:16     40s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2066.5M, EPOCH TIME: 1748507116.542398
[05/29 04:25:16     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:16     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:16     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:16     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:16     40s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:2066.5M, EPOCH TIME: 1748507116.546363
[05/29 04:25:16     40s] TotalInstCnt at PhyDesignMc Destruction: 1637
[05/29 04:25:16     40s] *** Starting optimizing excluded clock nets MEM= 2066.5M) ***
[05/29 04:25:16     40s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2066.5M) ***
[05/29 04:25:16     40s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[05/29 04:25:16     40s] Begin: GigaOpt Route Type Constraints Refinement
[05/29 04:25:16     40s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:40.4/0:00:41.9 (1.0), mem = 2066.5M
[05/29 04:25:16     40s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3053837.1
[05/29 04:25:16     40s] ### Creating RouteCongInterface, started
[05/29 04:25:16     40s] ### Creating TopoMgr, started
[05/29 04:25:16     40s] ### Creating TopoMgr, finished
[05/29 04:25:16     40s] #optDebug: Start CG creation (mem=2066.5M)
[05/29 04:25:16     40s]  ...initializing CG  maxDriveDist 616.814000 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 61.681000 
[05/29 04:25:16     40s] (cpu=0:00:00.2, mem=2246.2M)
[05/29 04:25:16     40s]  ...processing cgPrt (cpu=0:00:00.2, mem=2246.2M)
[05/29 04:25:16     40s]  ...processing cgEgp (cpu=0:00:00.2, mem=2246.2M)
[05/29 04:25:16     40s]  ...processing cgPbk (cpu=0:00:00.2, mem=2246.2M)
[05/29 04:25:16     40s]  ...processing cgNrb(cpu=0:00:00.2, mem=2246.2M)
[05/29 04:25:16     40s]  ...processing cgObs (cpu=0:00:00.2, mem=2246.2M)
[05/29 04:25:16     40s]  ...processing cgCon (cpu=0:00:00.2, mem=2246.2M)
[05/29 04:25:16     40s]  ...processing cgPdm (cpu=0:00:00.2, mem=2246.2M)
[05/29 04:25:16     40s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=2246.2M)
[05/29 04:25:16     40s] 
[05/29 04:25:16     40s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[05/29 04:25:16     40s] 
[05/29 04:25:16     40s] #optDebug: {0, 1.000}
[05/29 04:25:16     40s] ### Creating RouteCongInterface, finished
[05/29 04:25:16     40s] Updated routing constraints on 0 nets.
[05/29 04:25:16     40s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3053837.1
[05/29 04:25:16     40s] Bottom Preferred Layer:
[05/29 04:25:16     40s]     None
[05/29 04:25:16     40s] Via Pillar Rule:
[05/29 04:25:16     40s]     None
[05/29 04:25:16     40s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:40.5/0:00:42.0 (1.0), mem = 2246.2M
[05/29 04:25:16     40s] 
[05/29 04:25:16     40s] =============================================================================================
[05/29 04:25:16     40s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.17-s075_1
[05/29 04:25:16     40s] =============================================================================================
[05/29 04:25:16     40s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/29 04:25:16     40s] ---------------------------------------------------------------------------------------------
[05/29 04:25:16     40s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  98.7 % )     0:00:00.2 /  0:00:00.2    1.0
[05/29 04:25:16     40s] [ MISC                   ]          0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:16     40s] ---------------------------------------------------------------------------------------------
[05/29 04:25:16     40s]  CongRefineRouteType #1 TOTAL       0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/29 04:25:16     40s] ---------------------------------------------------------------------------------------------
[05/29 04:25:16     40s] 
[05/29 04:25:16     40s] End: GigaOpt Route Type Constraints Refinement
[05/29 04:25:16     40s] The useful skew maximum allowed delay is: 0.2
[05/29 04:25:16     40s] #InfoCS: Num dontuse cells 63, Num usable cells 132
[05/29 04:25:16     40s] optDesignOneStep: Power Flow
[05/29 04:25:16     40s] #InfoCS: Num dontuse cells 63, Num usable cells 132
[05/29 04:25:16     40s] Deleting Lib Analyzer.
[05/29 04:25:16     40s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:40.6/0:00:42.1 (1.0), mem = 2246.2M
[05/29 04:25:16     40s] Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
[05/29 04:25:16     40s] Info: 1 clock net  excluded from IPO operation.
[05/29 04:25:16     40s] ### Creating LA Mngr. totSessionCpu=0:00:40.6 mem=2246.2M
[05/29 04:25:16     40s] ### Creating LA Mngr, finished. totSessionCpu=0:00:40.6 mem=2246.2M
[05/29 04:25:16     40s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/29 04:25:16     40s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3053837.2
[05/29 04:25:16     40s] clk(1000MHz) Processing average sequential pin duty cycle 
[05/29 04:25:16     40s] (I,S,L,T): worst: NA, NA, 0.0299194, 0.0299194
[05/29 04:25:16     40s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/29 04:25:16     40s] ### Creating PhyDesignMc. totSessionCpu=0:00:40.7 mem=2246.2M
[05/29 04:25:16     40s] OPERPROF: Starting DPlace-Init at level 1, MEM:2246.2M, EPOCH TIME: 1748507116.928203
[05/29 04:25:16     40s] Processing tracks to init pin-track alignment.
[05/29 04:25:16     40s] z: 2, totalTracks: 1
[05/29 04:25:16     40s] z: 4, totalTracks: 1
[05/29 04:25:16     40s] z: 6, totalTracks: 1
[05/29 04:25:16     40s] z: 8, totalTracks: 1
[05/29 04:25:16     40s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/29 04:25:16     40s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2246.2M, EPOCH TIME: 1748507116.933562
[05/29 04:25:16     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:16     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:16     40s] 
[05/29 04:25:16     40s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:16     40s] OPERPROF:     Starting CMU at level 3, MEM:2246.2M, EPOCH TIME: 1748507116.937485
[05/29 04:25:16     40s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2246.2M, EPOCH TIME: 1748507116.937718
[05/29 04:25:16     40s] 
[05/29 04:25:16     40s] Bad Lib Cell Checking (CMU) is done! (0)
[05/29 04:25:16     40s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2246.2M, EPOCH TIME: 1748507116.938045
[05/29 04:25:16     40s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2246.2M, EPOCH TIME: 1748507116.938145
[05/29 04:25:16     40s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2246.2M, EPOCH TIME: 1748507116.938453
[05/29 04:25:16     40s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2246.2MB).
[05/29 04:25:16     40s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:2246.2M, EPOCH TIME: 1748507116.938848
[05/29 04:25:16     40s] TotalInstCnt at PhyDesignMc Initialization: 1637
[05/29 04:25:16     40s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:40.8 mem=2246.2M
[05/29 04:25:16     40s] 
[05/29 04:25:16     40s] Footprint cell information for calculating maxBufDist
[05/29 04:25:16     40s] *info: There are 9 candidate Buffer cells
[05/29 04:25:16     40s] *info: There are 6 candidate Inverter cells
[05/29 04:25:16     40s] 
[05/29 04:25:17     40s] #optDebug: Start CG creation (mem=2246.2M)
[05/29 04:25:17     40s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 9.800000 
[05/29 04:25:17     41s] (cpu=0:00:00.1, mem=2314.9M)
[05/29 04:25:17     41s]  ...processing cgPrt (cpu=0:00:00.1, mem=2314.9M)
[05/29 04:25:17     41s]  ...processing cgEgp (cpu=0:00:00.1, mem=2314.9M)
[05/29 04:25:17     41s]  ...processing cgPbk (cpu=0:00:00.1, mem=2314.9M)
[05/29 04:25:17     41s]  ...processing cgNrb(cpu=0:00:00.1, mem=2314.9M)
[05/29 04:25:17     41s]  ...processing cgObs (cpu=0:00:00.1, mem=2314.9M)
[05/29 04:25:17     41s]  ...processing cgCon (cpu=0:00:00.1, mem=2314.9M)
[05/29 04:25:17     41s]  ...processing cgPdm (cpu=0:00:00.1, mem=2314.9M)
[05/29 04:25:17     41s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2314.9M)
[05/29 04:25:17     41s] ### Creating RouteCongInterface, started
[05/29 04:25:17     41s] 
[05/29 04:25:17     41s] Creating Lib Analyzer ...
[05/29 04:25:17     41s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[05/29 04:25:17     41s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[05/29 04:25:17     41s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/29 04:25:17     41s] 
[05/29 04:25:17     41s] {RT default 0 10 10 {4 1} {7 0} {9 0} 3}
[05/29 04:25:17     41s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:41.5 mem=2314.9M
[05/29 04:25:17     41s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:41.5 mem=2314.9M
[05/29 04:25:17     41s] Creating Lib Analyzer, finished. 
[05/29 04:25:17     41s] 
[05/29 04:25:17     41s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[05/29 04:25:17     41s] 
[05/29 04:25:17     41s] #optDebug: {0, 1.000}
[05/29 04:25:17     41s] ### Creating RouteCongInterface, finished
[05/29 04:25:17     41s] {MG  {4 0 1 0.0285714}  {7 0 4.7 0.142857}  {9 0 18.9 0.571429} }
[05/29 04:25:17     41s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2334.0M, EPOCH TIME: 1748507117.692178
[05/29 04:25:17     41s] Found 0 hard placement blockage before merging.
[05/29 04:25:17     41s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2334.0M, EPOCH TIME: 1748507117.692364
[05/29 04:25:17     41s] 
[05/29 04:25:17     41s] Netlist preparation processing... 
[05/29 04:25:17     41s] Removed 1244 instances
[05/29 04:25:17     41s] **WARN: (IMPOPT-7098):	WARNING: out[1] is an undriven net with 1 fanouts.
[05/29 04:25:17     41s] **WARN: (IMPOPT-7098):	WARNING: out[2] is an undriven net with 1 fanouts.
[05/29 04:25:17     41s] **WARN: (IMPOPT-7098):	WARNING: out[3] is an undriven net with 1 fanouts.
[05/29 04:25:17     41s] **WARN: (IMPOPT-7098):	WARNING: out[4] is an undriven net with 1 fanouts.
[05/29 04:25:17     41s] **WARN: (IMPOPT-7098):	WARNING: out[5] is an undriven net with 1 fanouts.
[05/29 04:25:17     41s] **WARN: (IMPOPT-7098):	WARNING: out[6] is an undriven net with 1 fanouts.
[05/29 04:25:17     41s] **WARN: (IMPOPT-7098):	WARNING: out[7] is an undriven net with 1 fanouts.
[05/29 04:25:17     41s] **WARN: (IMPOPT-7098):	WARNING: out[8] is an undriven net with 1 fanouts.
[05/29 04:25:17     41s] **WARN: (IMPOPT-7098):	WARNING: out[9] is an undriven net with 1 fanouts.
[05/29 04:25:17     41s] **WARN: (IMPOPT-7098):	WARNING: out[10] is an undriven net with 1 fanouts.
[05/29 04:25:17     41s] **WARN: (IMPOPT-7098):	WARNING: out[11] is an undriven net with 1 fanouts.
[05/29 04:25:17     41s] **WARN: (IMPOPT-7098):	WARNING: out[12] is an undriven net with 1 fanouts.
[05/29 04:25:17     41s] **WARN: (IMPOPT-7098):	WARNING: out[13] is an undriven net with 1 fanouts.
[05/29 04:25:17     41s] **WARN: (IMPOPT-7098):	WARNING: out[14] is an undriven net with 1 fanouts.
[05/29 04:25:17     41s] **WARN: (IMPOPT-7098):	WARNING: out[15] is an undriven net with 1 fanouts.
[05/29 04:25:17     41s] **WARN: (IMPOPT-7098):	WARNING: out[16] is an undriven net with 1 fanouts.
[05/29 04:25:17     41s] **WARN: (IMPOPT-7098):	WARNING: out[17] is an undriven net with 1 fanouts.
[05/29 04:25:17     41s] **WARN: (IMPOPT-7098):	WARNING: out[18] is an undriven net with 1 fanouts.
[05/29 04:25:17     41s] **WARN: (IMPOPT-7098):	WARNING: out[19] is an undriven net with 1 fanouts.
[05/29 04:25:17     41s] **WARN: (IMPOPT-7098):	WARNING: out[20] is an undriven net with 1 fanouts.
[05/29 04:25:17     41s] **WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
[05/29 04:25:17     41s] To increase the message display limit, refer to the product command reference manual.
[05/29 04:25:17     41s] *info: Marking 0 isolation instances dont touch
[05/29 04:25:17     41s] *info: Marking 0 level shifter instances dont touch
[05/29 04:25:17     41s] Deleting 0 temporary hard placement blockage(s).
[05/29 04:25:17     41s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2330.9M, EPOCH TIME: 1748507117.793546
[05/29 04:25:17     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1637).
[05/29 04:25:17     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:17     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:17     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:17     41s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.006, REAL:0.006, MEM:2220.9M, EPOCH TIME: 1748507117.799626
[05/29 04:25:17     41s] TotalInstCnt at PhyDesignMc Destruction: 393
[05/29 04:25:17     41s] (I,S,L,T): worst: NA, NA, 0.0141209, 0.0141209
[05/29 04:25:17     41s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3053837.2
[05/29 04:25:17     41s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:00:41.6/0:00:43.1 (1.0), mem = 2220.9M
[05/29 04:25:17     41s] 
[05/29 04:25:17     41s] =============================================================================================
[05/29 04:25:17     41s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.17-s075_1
[05/29 04:25:17     41s] =============================================================================================
[05/29 04:25:17     41s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/29 04:25:17     41s] ---------------------------------------------------------------------------------------------
[05/29 04:25:17     41s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  39.3 % )     0:00:00.4 /  0:00:00.4    1.0
[05/29 04:25:17     41s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:17     41s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.0
[05/29 04:25:17     41s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:17     41s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.0 % )     0:00:00.4 /  0:00:00.4    1.0
[05/29 04:25:17     41s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (  29.8 % )     0:00:00.3 /  0:00:00.3    1.0
[05/29 04:25:17     41s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[05/29 04:25:17     41s] [ IncrDelayCalc          ]      3   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.8
[05/29 04:25:17     41s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:17     41s] [ PropagateActivity      ]      1   0:00:00.1  (   7.6 % )     0:00:00.1 /  0:00:00.1    1.0
[05/29 04:25:17     41s] [ MISC                   ]          0:00:00.2  (  17.1 % )     0:00:00.2 /  0:00:00.2    1.1
[05/29 04:25:17     41s] ---------------------------------------------------------------------------------------------
[05/29 04:25:17     41s]  SimplifyNetlist #1 TOTAL           0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[05/29 04:25:17     41s] ---------------------------------------------------------------------------------------------
[05/29 04:25:17     41s] 
[05/29 04:25:17     41s] skipped the cell partition in DRV
[05/29 04:25:17     41s] Using only new drv cell pruning
[05/29 04:25:17     41s] Begin: GigaOpt high fanout net optimization
[05/29 04:25:17     41s] GigaOpt HFN: use maxLocalDensity 1.2
[05/29 04:25:17     41s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/29 04:25:17     41s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:41.6/0:00:43.1 (1.0), mem = 2220.9M
[05/29 04:25:17     41s] Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
[05/29 04:25:17     41s] Info: 1 clock net  excluded from IPO operation.
[05/29 04:25:17     41s] **WARN: (IMPOPT-7232):	"setOptMode -powerEffort low" overrides powerEffort from "setDesignMode -powerEffort none"
[05/29 04:25:17     41s] Processing average sequential pin duty cycle 
[05/29 04:25:17     41s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3053837.3
[05/29 04:25:17     41s] (I,S,L,T): worst: NA, NA, 0.0141209, 0.0141209
[05/29 04:25:17     41s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/29 04:25:17     41s] ### Creating PhyDesignMc. totSessionCpu=0:00:41.6 mem=2220.9M
[05/29 04:25:17     41s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/29 04:25:17     41s] OPERPROF: Starting DPlace-Init at level 1, MEM:2220.9M, EPOCH TIME: 1748507117.826948
[05/29 04:25:17     41s] Processing tracks to init pin-track alignment.
[05/29 04:25:17     41s] z: 2, totalTracks: 1
[05/29 04:25:17     41s] z: 4, totalTracks: 1
[05/29 04:25:17     41s] z: 6, totalTracks: 1
[05/29 04:25:17     41s] z: 8, totalTracks: 1
[05/29 04:25:17     41s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/29 04:25:17     41s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2220.9M, EPOCH TIME: 1748507117.831151
[05/29 04:25:17     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:17     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:17     41s] 
[05/29 04:25:17     41s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:17     41s] OPERPROF:     Starting CMU at level 3, MEM:2220.9M, EPOCH TIME: 1748507117.834898
[05/29 04:25:17     41s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2220.9M, EPOCH TIME: 1748507117.835051
[05/29 04:25:17     41s] 
[05/29 04:25:17     41s] Bad Lib Cell Checking (CMU) is done! (0)
[05/29 04:25:17     41s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2220.9M, EPOCH TIME: 1748507117.835255
[05/29 04:25:17     41s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2220.9M, EPOCH TIME: 1748507117.835344
[05/29 04:25:17     41s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2220.9M, EPOCH TIME: 1748507117.835656
[05/29 04:25:17     41s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2220.9MB).
[05/29 04:25:17     41s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.009, MEM:2220.9M, EPOCH TIME: 1748507117.835889
[05/29 04:25:17     41s] TotalInstCnt at PhyDesignMc Initialization: 393
[05/29 04:25:17     41s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:41.7 mem=2220.9M
[05/29 04:25:17     41s] ### Creating RouteCongInterface, started
[05/29 04:25:17     41s] 
[05/29 04:25:17     41s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[05/29 04:25:17     41s] 
[05/29 04:25:17     41s] #optDebug: {0, 1.000}
[05/29 04:25:17     41s] ### Creating RouteCongInterface, finished
[05/29 04:25:17     41s] {MG  {4 0 1 0.0285714}  {7 0 4.7 0.142857}  {9 0 18.9 0.571429} }
[05/29 04:25:17     41s]  unitDynamic=7.690985344078 unitLeakage=7.69099, designSmallDynamic=7.690985344078 designSmallLeakge=7.690985344078 largestInvLkgPwrAreaRatio=0.000004088757 smallCellArea_=2128000.0 
[05/29 04:25:17     41s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/29 04:25:17     41s] Total-nets :: 464, Stn-nets :: 7, ratio :: 1.50862 %, Total-len 8323.8, Stn-len 102.865
[05/29 04:25:17     41s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2259.1M, EPOCH TIME: 1748507117.886724
[05/29 04:25:17     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:17     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:17     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:17     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:17     41s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.005, MEM:2221.1M, EPOCH TIME: 1748507117.891486
[05/29 04:25:17     41s] TotalInstCnt at PhyDesignMc Destruction: 393
[05/29 04:25:17     41s] (I,S,L,T): worst: NA, NA, 0.0141209, 0.0141209
[05/29 04:25:17     41s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3053837.3
[05/29 04:25:17     41s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:00:41.7/0:00:43.2 (1.0), mem = 2221.1M
[05/29 04:25:17     41s] 
[05/29 04:25:17     41s] =============================================================================================
[05/29 04:25:17     41s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.17-s075_1
[05/29 04:25:17     41s] =============================================================================================
[05/29 04:25:17     41s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/29 04:25:17     41s] ---------------------------------------------------------------------------------------------
[05/29 04:25:17     41s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:17     41s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  16.3 % )     0:00:00.0 /  0:00:00.0    0.8
[05/29 04:25:17     41s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:17     41s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:17     41s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:17     41s] [ PowerUnitCalc          ]      1   0:00:00.0  (  27.1 % )     0:00:00.0 /  0:00:00.0    1.0
[05/29 04:25:17     41s] [ MISC                   ]          0:00:00.0  (  52.1 % )     0:00:00.0 /  0:00:00.0    1.1
[05/29 04:25:17     41s] ---------------------------------------------------------------------------------------------
[05/29 04:25:17     41s]  DrvOpt #1 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/29 04:25:17     41s] ---------------------------------------------------------------------------------------------
[05/29 04:25:17     41s] 
[05/29 04:25:17     41s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/29 04:25:17     41s] End: GigaOpt high fanout net optimization
[05/29 04:25:17     41s] Begin: GigaOpt DRV Optimization
[05/29 04:25:17     41s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/29 04:25:17     41s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:41.7/0:00:43.2 (1.0), mem = 2221.1M
[05/29 04:25:17     41s] Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
[05/29 04:25:17     41s] Info: 1 clock net  excluded from IPO operation.
[05/29 04:25:17     41s] **WARN: (IMPOPT-7232):	"setOptMode -powerEffort low" overrides powerEffort from "setDesignMode -powerEffort none"
[05/29 04:25:17     41s] Processing average sequential pin duty cycle 
[05/29 04:25:17     41s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3053837.4
[05/29 04:25:17     41s] (I,S,L,T): worst: NA, NA, 0.0141209, 0.0141209
[05/29 04:25:17     41s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/29 04:25:17     41s] ### Creating PhyDesignMc. totSessionCpu=0:00:41.7 mem=2221.1M
[05/29 04:25:17     41s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/29 04:25:17     41s] OPERPROF: Starting DPlace-Init at level 1, MEM:2221.1M, EPOCH TIME: 1748507117.900938
[05/29 04:25:17     41s] Processing tracks to init pin-track alignment.
[05/29 04:25:17     41s] z: 2, totalTracks: 1
[05/29 04:25:17     41s] z: 4, totalTracks: 1
[05/29 04:25:17     41s] z: 6, totalTracks: 1
[05/29 04:25:17     41s] z: 8, totalTracks: 1
[05/29 04:25:17     41s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/29 04:25:17     41s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2221.1M, EPOCH TIME: 1748507117.903576
[05/29 04:25:17     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:17     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:17     41s] 
[05/29 04:25:17     41s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:17     41s] OPERPROF:     Starting CMU at level 3, MEM:2221.1M, EPOCH TIME: 1748507117.907082
[05/29 04:25:17     41s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2221.1M, EPOCH TIME: 1748507117.907240
[05/29 04:25:17     41s] 
[05/29 04:25:17     41s] Bad Lib Cell Checking (CMU) is done! (0)
[05/29 04:25:17     41s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2221.1M, EPOCH TIME: 1748507117.907427
[05/29 04:25:17     41s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2221.1M, EPOCH TIME: 1748507117.907514
[05/29 04:25:17     41s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2221.1M, EPOCH TIME: 1748507117.907818
[05/29 04:25:17     41s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2221.1MB).
[05/29 04:25:17     41s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.007, MEM:2221.1M, EPOCH TIME: 1748507117.908047
[05/29 04:25:17     41s] TotalInstCnt at PhyDesignMc Initialization: 393
[05/29 04:25:17     41s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:41.7 mem=2221.1M
[05/29 04:25:17     41s] ### Creating RouteCongInterface, started
[05/29 04:25:17     41s] 
[05/29 04:25:17     41s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[05/29 04:25:17     41s] 
[05/29 04:25:17     41s] #optDebug: {0, 1.000}
[05/29 04:25:17     41s] ### Creating RouteCongInterface, finished
[05/29 04:25:17     41s] {MG  {4 0 1 0.0285714}  {7 0 4.7 0.142857}  {9 0 18.9 0.571429} }
[05/29 04:25:17     41s]  unitDynamic=7.690985344078 unitLeakage=7.69099, designSmallDynamic=7.690985344078 designSmallLeakge=7.690985344078 largestInvLkgPwrAreaRatio=0.000004088757 smallCellArea_=2128000.0 
[05/29 04:25:17     41s] [GPS-DRV] Optimizer parameters ============================= 
[05/29 04:25:17     41s] [GPS-DRV] maxDensity (design): 0.8
[05/29 04:25:17     41s] [GPS-DRV] maxLocalDensity: 1.2
[05/29 04:25:17     41s] [GPS-DRV] MaxBufDistForPlaceBlk: 280 Microns
[05/29 04:25:17     41s] [GPS-DRV] All active and enabled setup views
[05/29 04:25:17     41s] [GPS-DRV]     worst
[05/29 04:25:17     41s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/29 04:25:17     41s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[05/29 04:25:17     41s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[05/29 04:25:17     41s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[05/29 04:25:17     41s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[05/29 04:25:17     41s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2278.3M, EPOCH TIME: 1748507117.957735
[05/29 04:25:17     41s] Found 0 hard placement blockage before merging.
[05/29 04:25:17     41s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2278.3M, EPOCH TIME: 1748507117.957870
[05/29 04:25:17     41s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/29 04:25:17     41s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/29 04:25:17     41s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/29 04:25:17     41s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/29 04:25:17     41s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/29 04:25:17     41s] Info: violation cost 935.349854 (cap = 10.319828, tran = 925.029907, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/29 04:25:17     41s] |    69|   329|    -4.58|     4|     4|    -0.11|     6|     6|     0|     0|    -6.69|  -826.10|       0|       0|       0| 24.34%|          |         |
[05/29 04:25:18     42s] Info: violation cost 3.274001 (cap = 0.000000, tran = 3.274001, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/29 04:25:18     42s] |     2|    91|    -0.02|     0|     0|     0.00|     6|     6|     0|     0|    -1.77|  -209.83|       6|       0|       1| 24.48%| 0:00:01.0|  2314.9M|
[05/29 04:25:18     42s] Info: violation cost 2.590249 (cap = 0.000000, tran = 2.590249, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/29 04:25:18     42s] |     1|    58|    -0.02|     0|     0|     0.00|     6|     6|     0|     0|    -1.76|  -209.01|       1|       0|       2| 24.51%| 0:00:00.0|  2314.9M|
[05/29 04:25:18     42s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/29 04:25:18     42s] 
[05/29 04:25:18     42s] ###############################################################################
[05/29 04:25:18     42s] #
[05/29 04:25:18     42s] #  Large fanout net report:  
[05/29 04:25:18     42s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/29 04:25:18     42s] #     - current density: 24.51
[05/29 04:25:18     42s] #
[05/29 04:25:18     42s] #  List of high fanout nets:
[05/29 04:25:18     42s] #
[05/29 04:25:18     42s] ###############################################################################
[05/29 04:25:18     42s] Bottom Preferred Layer:
[05/29 04:25:18     42s]     None
[05/29 04:25:18     42s] Via Pillar Rule:
[05/29 04:25:18     42s]     None
[05/29 04:25:18     42s] 
[05/29 04:25:18     42s] 
[05/29 04:25:18     42s] =======================================================================
[05/29 04:25:18     42s]                 Reasons for remaining drv violations
[05/29 04:25:18     42s] =======================================================================
[05/29 04:25:18     42s] *info: Total 1 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[05/29 04:25:18     42s] 
[05/29 04:25:18     42s] 
[05/29 04:25:18     42s] *** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=2314.9M) ***
[05/29 04:25:18     42s] 
[05/29 04:25:18     42s] Deleting 0 temporary hard placement blockage(s).
[05/29 04:25:18     42s] Total-nets :: 471, Stn-nets :: 7, ratio :: 1.4862 %, Total-len 8324.1, Stn-len 102.865
[05/29 04:25:18     42s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2295.8M, EPOCH TIME: 1748507118.330591
[05/29 04:25:18     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:400).
[05/29 04:25:18     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:18     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:18     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:18     42s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.005, MEM:2234.8M, EPOCH TIME: 1748507118.336041
[05/29 04:25:18     42s] TotalInstCnt at PhyDesignMc Destruction: 400
[05/29 04:25:18     42s] (I,S,L,T): worst: NA, NA, 0.0142248, 0.0142248
[05/29 04:25:18     42s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3053837.4
[05/29 04:25:18     42s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:00:42.1/0:00:43.6 (1.0), mem = 2234.8M
[05/29 04:25:18     42s] 
[05/29 04:25:18     42s] =============================================================================================
[05/29 04:25:18     42s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              21.17-s075_1
[05/29 04:25:18     42s] =============================================================================================
[05/29 04:25:18     42s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/29 04:25:18     42s] ---------------------------------------------------------------------------------------------
[05/29 04:25:18     42s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:18     42s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:18     42s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:18     42s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:18     42s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:18     42s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:18     42s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[05/29 04:25:18     42s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.7 % )     0:00:00.4 /  0:00:00.3    1.0
[05/29 04:25:18     42s] [ OptGetWeight           ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:18     42s] [ OptEval                ]      5   0:00:00.1  (  21.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/29 04:25:18     42s] [ OptCommit              ]      5   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:18     42s] [ PostCommitDelayUpdate  ]      5   0:00:00.0  (   2.3 % )     0:00:00.2 /  0:00:00.2    1.0
[05/29 04:25:18     42s] [ IncrDelayCalc          ]     26   0:00:00.2  (  45.8 % )     0:00:00.2 /  0:00:00.2    1.0
[05/29 04:25:18     42s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:18     42s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:18     42s] [ PowerUnitCalc          ]      1   0:00:00.0  (   4.4 % )     0:00:00.0 /  0:00:00.0    1.0
[05/29 04:25:18     42s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   8.3 % )     0:00:00.0 /  0:00:00.0    1.1
[05/29 04:25:18     42s] [ MISC                   ]          0:00:00.0  (   9.4 % )     0:00:00.0 /  0:00:00.0    0.7
[05/29 04:25:18     42s] ---------------------------------------------------------------------------------------------
[05/29 04:25:18     42s]  DrvOpt #2 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[05/29 04:25:18     42s] ---------------------------------------------------------------------------------------------
[05/29 04:25:18     42s] 
[05/29 04:25:18     42s] End: GigaOpt DRV Optimization
[05/29 04:25:18     42s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/29 04:25:18     42s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1890.5M, totSessionCpu=0:00:42 **
[05/29 04:25:18     42s] 
[05/29 04:25:18     42s] Active setup views:
[05/29 04:25:18     42s]  worst
[05/29 04:25:18     42s]   Dominating endpoints: 0
[05/29 04:25:18     42s]   Dominating TNS: -0.000
[05/29 04:25:18     42s] 
[05/29 04:25:18     42s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/29 04:25:18     42s] #InfoCS: Num dontuse cells 63, Num usable cells 132
[05/29 04:25:18     42s] optDesignOneStep: Power Flow
[05/29 04:25:18     42s] #InfoCS: Num dontuse cells 63, Num usable cells 132
[05/29 04:25:18     42s] Deleting Lib Analyzer.
[05/29 04:25:18     42s] Begin: GigaOpt Global Optimization
[05/29 04:25:18     42s] *info: use new DP (enabled)
[05/29 04:25:18     42s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/29 04:25:18     42s] Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
[05/29 04:25:18     42s] Info: 1 clock net  excluded from IPO operation.
[05/29 04:25:18     42s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:42.2/0:00:43.7 (1.0), mem = 2273.0M
[05/29 04:25:18     42s] **WARN: (IMPOPT-7232):	"setOptMode -powerEffort low" overrides powerEffort from "setDesignMode -powerEffort none"
[05/29 04:25:18     42s] Processing average sequential pin duty cycle 
[05/29 04:25:18     42s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3053837.5
[05/29 04:25:18     42s] (I,S,L,T): worst: NA, NA, 0.0142248, 0.0142248
[05/29 04:25:18     42s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/29 04:25:18     42s] ### Creating PhyDesignMc. totSessionCpu=0:00:42.2 mem=2273.0M
[05/29 04:25:18     42s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/29 04:25:18     42s] OPERPROF: Starting DPlace-Init at level 1, MEM:2273.0M, EPOCH TIME: 1748507118.365615
[05/29 04:25:18     42s] Processing tracks to init pin-track alignment.
[05/29 04:25:18     42s] z: 2, totalTracks: 1
[05/29 04:25:18     42s] z: 4, totalTracks: 1
[05/29 04:25:18     42s] z: 6, totalTracks: 1
[05/29 04:25:18     42s] z: 8, totalTracks: 1
[05/29 04:25:18     42s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/29 04:25:18     42s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2273.0M, EPOCH TIME: 1748507118.369267
[05/29 04:25:18     42s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:18     42s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:18     42s] 
[05/29 04:25:18     42s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:18     42s] OPERPROF:     Starting CMU at level 3, MEM:2273.0M, EPOCH TIME: 1748507118.373085
[05/29 04:25:18     42s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2273.0M, EPOCH TIME: 1748507118.373305
[05/29 04:25:18     42s] 
[05/29 04:25:18     42s] Bad Lib Cell Checking (CMU) is done! (0)
[05/29 04:25:18     42s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2273.0M, EPOCH TIME: 1748507118.373504
[05/29 04:25:18     42s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2273.0M, EPOCH TIME: 1748507118.373592
[05/29 04:25:18     42s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2273.0M, EPOCH TIME: 1748507118.373892
[05/29 04:25:18     42s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2273.0MB).
[05/29 04:25:18     42s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.009, MEM:2273.0M, EPOCH TIME: 1748507118.374134
[05/29 04:25:18     42s] TotalInstCnt at PhyDesignMc Initialization: 400
[05/29 04:25:18     42s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:42.2 mem=2273.0M
[05/29 04:25:18     42s] ### Creating RouteCongInterface, started
[05/29 04:25:18     42s] 
[05/29 04:25:18     42s] Creating Lib Analyzer ...
[05/29 04:25:18     42s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[05/29 04:25:18     42s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[05/29 04:25:18     42s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/29 04:25:18     42s] 
[05/29 04:25:18     42s] {RT default 0 10 10 {4 1} {7 0} {9 0} 3}
[05/29 04:25:18     42s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:42.6 mem=2273.0M
[05/29 04:25:18     42s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:42.6 mem=2273.0M
[05/29 04:25:18     42s] Creating Lib Analyzer, finished. 
[05/29 04:25:18     42s] 
[05/29 04:25:18     42s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[05/29 04:25:18     42s] 
[05/29 04:25:18     42s] #optDebug: {0, 1.000}
[05/29 04:25:18     42s] ### Creating RouteCongInterface, finished
[05/29 04:25:18     42s] {MG  {4 0 1 0.0285714}  {7 0 4.7 0.142857}  {9 0 18.9 0.571429} }
[05/29 04:25:18     42s] *info: 1 clock net excluded
[05/29 04:25:18     42s] *info: 1276 no-driver nets excluded.
[05/29 04:25:18     42s]  unitDynamic=7.693219785270 unitLeakage=7.69322, designSmallDynamic=7.693219785270 designSmallLeakge=7.693219785270 largestInvLkgPwrAreaRatio=0.000004089945 smallCellArea_=2128000.0 
[05/29 04:25:18     42s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2311.1M, EPOCH TIME: 1748507118.833506
[05/29 04:25:18     42s] Found 0 hard placement blockage before merging.
[05/29 04:25:18     42s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2311.1M, EPOCH TIME: 1748507118.833652
[05/29 04:25:18     42s] ** GigaOpt Global Opt WNS Slack -1.761  TNS Slack -209.009 
[05/29 04:25:18     42s] +--------+--------+---------+------------+--------+----------+---------+----------------+
[05/29 04:25:18     42s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|   End Point    |
[05/29 04:25:18     42s] +--------+--------+---------+------------+--------+----------+---------+----------------+
[05/29 04:25:18     42s] |  -1.761|-209.009|   24.51%|   0:00:00.0| 2311.1M|     worst|  default| L_reg_25_/D    |
[05/29 04:25:19     42s] |  -1.023|-112.468|   24.62%|   0:00:01.0| 2332.2M|     worst|  default| R_reg_8_/D     |
[05/29 04:25:19     42s] (I,S,L,T): worst: NA, NA, 0.0143721, 0.0143721
[05/29 04:25:19     43s] |  -1.016|-108.513|   24.64%|   0:00:00.0| 2332.2M|     worst|  default| R_reg_8_/D     |
[05/29 04:25:19     43s] (I,S,L,T): worst: NA, NA, 0.0143706, 0.0143706
[05/29 04:25:19     43s] |  -0.889| -94.887|   24.64%|   0:00:00.0| 2332.2M|     worst|  default| R_reg_8_/D     |
[05/29 04:25:19     43s] (I,S,L,T): worst: NA, NA, 0.0143794, 0.0143794
[05/29 04:25:19     43s] |  -0.889| -94.497|   24.66%|   0:00:00.0| 2332.2M|     worst|  default| R_reg_8_/D     |
[05/29 04:25:19     43s] (I,S,L,T): worst: NA, NA, 0.0144193, 0.0144193
[05/29 04:25:19     43s]  unitDynamic=7.788956254495 unitLeakage=7.78896, designSmallDynamic=7.788956254495 designSmallLeakge=7.788956254495 largestInvLkgPwrAreaRatio=0.000004140842 smallCellArea_=2128000.0 
[05/29 04:25:19     43s] curRoiCutoff=237.91821 new curRoiCutoff=237.77505 
[05/29 04:25:19     43s] |  -0.632| -70.006|   24.82%|   0:00:00.0| 2334.2M|     worst|  default| R_reg_8_/D     |
[05/29 04:25:19     43s] (I,S,L,T): worst: NA, NA, 0.0146093, 0.0146093
[05/29 04:25:19     43s] |  -0.632| -70.006|   24.82%|   0:00:00.0| 2334.2M|     worst|  default| R_reg_8_/D     |
[05/29 04:25:19     43s] |  -0.596| -67.669|   24.81%|   0:00:00.0| 2334.2M|     worst|  default| R_reg_8_/D     |
[05/29 04:25:19     43s] (I,S,L,T): worst: NA, NA, 0.014561, 0.014561
[05/29 04:25:19     43s] |  -0.488| -56.308|   24.92%|   0:00:00.0| 2334.2M|     worst|  default| R_reg_25_/D    |
[05/29 04:25:19     43s] (I,S,L,T): worst: NA, NA, 0.0147181, 0.0147181
[05/29 04:25:19     43s]  unitDynamic=7.851901924115 unitLeakage=7.8519, designSmallDynamic=7.851901924115 designSmallLeakge=7.851901924115 largestInvLkgPwrAreaRatio=0.000004174305 smallCellArea_=2128000.0 
[05/29 04:25:19     43s] curRoiCutoff=233.55840 new curRoiCutoff=233.31010 
[05/29 04:25:20     43s] |  -0.444| -49.707|   24.98%|   0:00:01.0| 2335.2M|     worst|  default| R_reg_14_/D    |
[05/29 04:25:20     43s] (I,S,L,T): worst: NA, NA, 0.0148341, 0.0148341
[05/29 04:25:20     43s] |  -0.444| -49.707|   24.98%|   0:00:00.0| 2335.2M|     worst|  default| R_reg_14_/D    |
[05/29 04:25:20     43s] |  -0.444| -49.691|   24.98%|   0:00:00.0| 2335.2M|     worst|  default| R_reg_14_/D    |
[05/29 04:25:20     44s] (I,S,L,T): worst: NA, NA, 0.0148341, 0.0148341
[05/29 04:25:20     44s] |  -0.444| -49.193|   24.98%|   0:00:00.0| 2335.2M|     worst|  default| R_reg_14_/D    |
[05/29 04:25:20     44s] (I,S,L,T): worst: NA, NA, 0.0148483, 0.0148483
[05/29 04:25:20     44s]  unitDynamic=7.864031081577 unitLeakage=7.86403, designSmallDynamic=7.864031081577 designSmallLeakge=7.864031081577 largestInvLkgPwrAreaRatio=0.000004180754 smallCellArea_=2128000.0 
[05/29 04:25:20     44s] curRoiCutoff=213.84718 new curRoiCutoff=213.79175 
[05/29 04:25:20     44s] |  -0.420| -49.895|   25.06%|   0:00:00.0| 2335.2M|     worst|  default| R_reg_25_/D    |
[05/29 04:25:20     44s] (I,S,L,T): worst: NA, NA, 0.0149824, 0.0149824
[05/29 04:25:20     44s] |  -0.420| -49.895|   25.06%|   0:00:00.0| 2335.2M|     worst|  default| R_reg_25_/D    |
[05/29 04:25:20     44s] |  -0.417| -49.503|   25.06%|   0:00:00.0| 2335.2M|     worst|  default| R_reg_25_/D    |
[05/29 04:25:20     44s] (I,S,L,T): worst: NA, NA, 0.0149824, 0.0149824
[05/29 04:25:20     44s] |  -0.417| -49.503|   25.06%|   0:00:00.0| 2335.2M|     worst|  default| R_reg_25_/D    |
[05/29 04:25:20     44s]  unitDynamic=7.882213471099 unitLeakage=7.88221, designSmallDynamic=7.882213471099 designSmallLeakge=7.882213471099 largestInvLkgPwrAreaRatio=0.000004190420 smallCellArea_=2128000.0 
[05/29 04:25:20     44s] curRoiCutoff=195.94746 new curRoiCutoff=195.88535 
[05/29 04:25:20     44s] |  -0.417| -49.503|   25.06%|   0:00:00.0| 2335.2M|     worst|  default| R_reg_25_/D    |
[05/29 04:25:20     44s] |  -0.417| -49.503|   25.06%|   0:00:00.0| 2335.2M|     worst|  default| R_reg_25_/D    |
[05/29 04:25:20     44s] |  -0.417| -49.503|   25.06%|   0:00:00.0| 2335.2M|     worst|  default| R_reg_25_/D    |
[05/29 04:25:20     44s] |  -0.417| -49.503|   25.06%|   0:00:00.0| 2335.2M|     worst|  default| R_reg_25_/D    |
[05/29 04:25:20     44s]  unitDynamic=7.882213471099 unitLeakage=7.88221, designSmallDynamic=7.882213471099 designSmallLeakge=7.882213471099 largestInvLkgPwrAreaRatio=0.000004190420 smallCellArea_=2128000.0 
[05/29 04:25:20     44s] curRoiCutoff=182.96768 new curRoiCutoff=182.96768 
[05/29 04:25:20     44s] |  -0.417| -49.503|   25.06%|   0:00:00.0| 2335.2M|     worst|  default| R_reg_25_/D    |
[05/29 04:25:20     44s] |  -0.417| -49.503|   25.06%|   0:00:00.0| 2335.2M|     worst|  default| R_reg_25_/D    |
[05/29 04:25:20     44s] |  -0.417| -49.503|   25.06%|   0:00:00.0| 2335.2M|     worst|  default| R_reg_25_/D    |
[05/29 04:25:20     44s] |  -0.417| -49.503|   25.06%|   0:00:00.0| 2335.2M|     worst|  default| R_reg_25_/D    |
[05/29 04:25:20     44s]  unitDynamic=7.882213471099 unitLeakage=7.88221, designSmallDynamic=7.882213471099 designSmallLeakge=7.882213471099 largestInvLkgPwrAreaRatio=0.000004190420 smallCellArea_=2128000.0 
[05/29 04:25:20     44s] curRoiCutoff=182.96768 new curRoiCutoff=182.96768 
[05/29 04:25:21     44s] |  -0.410| -48.229|   24.98%|   0:00:01.0| 2335.2M|     worst|  default| R_reg_8_/D     |
[05/29 04:25:21     44s] (I,S,L,T): worst: NA, NA, 0.0148472, 0.0148472
[05/29 04:25:21     44s] +--------+--------+---------+------------+--------+----------+---------+----------------+
[05/29 04:25:21     44s] 
[05/29 04:25:21     44s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:02.2 real=0:00:03.0 mem=2335.2M) ***
[05/29 04:25:21     44s] 
[05/29 04:25:21     44s] *** Finish pre-CTS Setup Fixing (cpu=0:00:02.2 real=0:00:03.0 mem=2335.2M) ***
[05/29 04:25:21     44s] Deleting 0 temporary hard placement blockage(s).
[05/29 04:25:21     44s] Bottom Preferred Layer:
[05/29 04:25:21     44s] +---------------+------------+----------+
[05/29 04:25:21     44s] |     Layer     |   OPT_LA   |   Rule   |
[05/29 04:25:21     44s] +---------------+------------+----------+
[05/29 04:25:21     44s] | metal4 (z=4)  |          4 | default  |
[05/29 04:25:21     44s] +---------------+------------+----------+
[05/29 04:25:21     44s] Via Pillar Rule:
[05/29 04:25:21     44s]     None
[05/29 04:25:21     44s] ** GigaOpt Global Opt End WNS Slack -0.409  TNS Slack -48.229 
[05/29 04:25:21     44s] Total-nets :: 474, Stn-nets :: 21, ratio :: 4.43038 %, Total-len 8355.04, Stn-len 821.525
[05/29 04:25:21     44s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2316.1M, EPOCH TIME: 1748507121.129667
[05/29 04:25:21     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:403).
[05/29 04:25:21     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:21     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:21     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:21     44s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.007, REAL:0.007, MEM:2251.1M, EPOCH TIME: 1748507121.136575
[05/29 04:25:21     44s] TotalInstCnt at PhyDesignMc Destruction: 403
[05/29 04:25:21     44s] (I,S,L,T): worst: NA, NA, 0.0148472, 0.0148472
[05/29 04:25:21     44s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3053837.5
[05/29 04:25:21     44s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.8/0:00:02.8 (1.0), totSession cpu/real = 0:00:44.9/0:00:46.4 (1.0), mem = 2251.1M
[05/29 04:25:21     44s] 
[05/29 04:25:21     44s] =============================================================================================
[05/29 04:25:21     44s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.17-s075_1
[05/29 04:25:21     44s] =============================================================================================
[05/29 04:25:21     44s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/29 04:25:21     44s] ---------------------------------------------------------------------------------------------
[05/29 04:25:21     44s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:21     44s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  13.6 % )     0:00:00.4 /  0:00:00.4    1.0
[05/29 04:25:21     44s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:21     44s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.8
[05/29 04:25:21     44s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:21     44s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[05/29 04:25:21     44s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:21     44s] [ BottleneckAnalyzerInit ]      7   0:00:00.2  (   6.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/29 04:25:21     44s] [ TransformInit          ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.0    0.8
[05/29 04:25:21     44s] [ OptSingleIteration     ]     25   0:00:00.0  (   1.2 % )     0:00:02.0 /  0:00:01.9    1.0
[05/29 04:25:21     44s] [ OptGetWeight           ]     25   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:21     44s] [ OptEval                ]     25   0:00:01.0  (  34.7 % )     0:00:01.0 /  0:00:01.0    1.0
[05/29 04:25:21     44s] [ OptCommit              ]     25   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.0
[05/29 04:25:21     44s] [ PostCommitDelayUpdate  ]     25   0:00:00.0  (   0.9 % )     0:00:00.5 /  0:00:00.5    1.0
[05/29 04:25:21     44s] [ IncrDelayCalc          ]     68   0:00:00.5  (  17.0 % )     0:00:00.5 /  0:00:00.5    1.0
[05/29 04:25:21     44s] [ SetupOptGetWorkingSet  ]     25   0:00:00.1  (   4.7 % )     0:00:00.1 /  0:00:00.2    1.4
[05/29 04:25:21     44s] [ SetupOptGetActiveNode  ]     25   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.4
[05/29 04:25:21     44s] [ SetupOptSlackGraph     ]     25   0:00:00.2  (   5.7 % )     0:00:00.2 /  0:00:00.1    0.6
[05/29 04:25:21     44s] [ PowerUnitCalc          ]      7   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.3
[05/29 04:25:21     44s] [ IncrTimingUpdate       ]     13   0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.1    1.0
[05/29 04:25:21     44s] [ MISC                   ]          0:00:00.2  (   5.6 % )     0:00:00.2 /  0:00:00.2    1.1
[05/29 04:25:21     44s] ---------------------------------------------------------------------------------------------
[05/29 04:25:21     44s]  GlobalOpt #1 TOTAL                 0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:02.8    1.0
[05/29 04:25:21     44s] ---------------------------------------------------------------------------------------------
[05/29 04:25:21     44s] 
[05/29 04:25:21     44s] End: GigaOpt Global Optimization
[05/29 04:25:21     44s] *** Timing NOT met, worst failing slack is -0.410
[05/29 04:25:21     44s] *** Check timing (0:00:00.0)
[05/29 04:25:21     44s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:45.0/0:00:46.5 (1.0), mem = 2251.1M
[05/29 04:25:21     44s] 
[05/29 04:25:21     44s] *** Start incrementalPlace ***
[05/29 04:25:21     44s] User Input Parameters:
[05/29 04:25:21     44s] - Congestion Driven    : On
[05/29 04:25:21     44s] - Timing Driven        : On
[05/29 04:25:21     44s] - Area-Violation Based : On
[05/29 04:25:21     44s] - Start Rollback Level : -5
[05/29 04:25:21     44s] - Legalized            : On
[05/29 04:25:21     44s] - Window Based         : Off
[05/29 04:25:21     44s] - eDen incr mode       : Off
[05/29 04:25:21     44s] - Small incr mode      : Off
[05/29 04:25:21     44s] 
[05/29 04:25:21     44s] no activity file in design. spp won't run.
[05/29 04:25:21     45s] Effort level <high> specified for reg2reg path_group
[05/29 04:25:21     45s] No Views given, use default active views for adaptive view pruning
[05/29 04:25:21     45s] SKP will enable view:
[05/29 04:25:21     45s]   worst
[05/29 04:25:21     45s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2253.1M, EPOCH TIME: 1748507121.241182
[05/29 04:25:21     45s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.004, REAL:0.004, MEM:2253.1M, EPOCH TIME: 1748507121.244865
[05/29 04:25:21     45s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2253.1M, EPOCH TIME: 1748507121.244980
[05/29 04:25:21     45s] Starting Early Global Route congestion estimation: mem = 2253.1M
[05/29 04:25:21     45s] (I)      ==================== Layers =====================
[05/29 04:25:21     45s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:21     45s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/29 04:25:21     45s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:21     45s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[05/29 04:25:21     45s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[05/29 04:25:21     45s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[05/29 04:25:21     45s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[05/29 04:25:21     45s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[05/29 04:25:21     45s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[05/29 04:25:21     45s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[05/29 04:25:21     45s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[05/29 04:25:21     45s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[05/29 04:25:21     45s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[05/29 04:25:21     45s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[05/29 04:25:21     45s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[05/29 04:25:21     45s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[05/29 04:25:21     45s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[05/29 04:25:21     45s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[05/29 04:25:21     45s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[05/29 04:25:21     45s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[05/29 04:25:21     45s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[05/29 04:25:21     45s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[05/29 04:25:21     45s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:21     45s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[05/29 04:25:21     45s] (I)      |   0 |  0 |  active |   other |        |    MS |
[05/29 04:25:21     45s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/29 04:25:21     45s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:21     45s] (I)      Started Import and model ( Curr Mem: 2253.13 MB )
[05/29 04:25:21     45s] (I)      Default pattern map key = des3_default.
[05/29 04:25:21     45s] (I)      == Non-default Options ==
[05/29 04:25:21     45s] (I)      Maximum routing layer                              : 10
[05/29 04:25:21     45s] (I)      Number of threads                                  : 1
[05/29 04:25:21     45s] (I)      Use non-blocking free Dbs wires                    : false
[05/29 04:25:21     45s] (I)      Method to set GCell size                           : row
[05/29 04:25:21     45s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[05/29 04:25:21     45s] (I)      Use row-based GCell size
[05/29 04:25:21     45s] (I)      Use row-based GCell align
[05/29 04:25:21     45s] (I)      layer 0 area = 0
[05/29 04:25:21     45s] (I)      layer 1 area = 0
[05/29 04:25:21     45s] (I)      layer 2 area = 0
[05/29 04:25:21     45s] (I)      layer 3 area = 0
[05/29 04:25:21     45s] (I)      layer 4 area = 0
[05/29 04:25:21     45s] (I)      layer 5 area = 0
[05/29 04:25:21     45s] (I)      layer 6 area = 0
[05/29 04:25:21     45s] (I)      layer 7 area = 0
[05/29 04:25:21     45s] (I)      layer 8 area = 0
[05/29 04:25:21     45s] (I)      layer 9 area = 0
[05/29 04:25:21     45s] (I)      GCell unit size   : 2800
[05/29 04:25:21     45s] (I)      GCell multiplier  : 1
[05/29 04:25:21     45s] (I)      GCell row height  : 2800
[05/29 04:25:21     45s] (I)      Actual row height : 2800
[05/29 04:25:21     45s] (I)      GCell align ref   : 0 0
[05/29 04:25:21     45s] [NR-eGR] Track table information for default rule: 
[05/29 04:25:21     45s] [NR-eGR] metal1 has single uniform track structure
[05/29 04:25:21     45s] [NR-eGR] metal2 has single uniform track structure
[05/29 04:25:21     45s] [NR-eGR] metal3 has single uniform track structure
[05/29 04:25:21     45s] [NR-eGR] metal4 has single uniform track structure
[05/29 04:25:21     45s] [NR-eGR] metal5 has single uniform track structure
[05/29 04:25:21     45s] [NR-eGR] metal6 has single uniform track structure
[05/29 04:25:21     45s] [NR-eGR] metal7 has single uniform track structure
[05/29 04:25:21     45s] [NR-eGR] metal8 has single uniform track structure
[05/29 04:25:21     45s] [NR-eGR] metal9 has single uniform track structure
[05/29 04:25:21     45s] [NR-eGR] metal10 has single uniform track structure
[05/29 04:25:21     45s] (I)      ============== Default via ===============
[05/29 04:25:21     45s] (I)      +---+------------------+-----------------+
[05/29 04:25:21     45s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/29 04:25:21     45s] (I)      +---+------------------+-----------------+
[05/29 04:25:21     45s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[05/29 04:25:21     45s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[05/29 04:25:21     45s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[05/29 04:25:21     45s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[05/29 04:25:21     45s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[05/29 04:25:21     45s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[05/29 04:25:21     45s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[05/29 04:25:21     45s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[05/29 04:25:21     45s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[05/29 04:25:21     45s] (I)      +---+------------------+-----------------+
[05/29 04:25:21     45s] [NR-eGR] Read 0 PG shapes
[05/29 04:25:21     45s] [NR-eGR] Read 0 clock shapes
[05/29 04:25:21     45s] [NR-eGR] Read 0 other shapes
[05/29 04:25:21     45s] [NR-eGR] #Routing Blockages  : 0
[05/29 04:25:21     45s] [NR-eGR] #Instance Blockages : 0
[05/29 04:25:21     45s] [NR-eGR] #PG Blockages       : 0
[05/29 04:25:21     45s] [NR-eGR] #Halo Blockages     : 0
[05/29 04:25:21     45s] [NR-eGR] #Boundary Blockages : 0
[05/29 04:25:21     45s] [NR-eGR] #Clock Blockages    : 0
[05/29 04:25:21     45s] [NR-eGR] #Other Blockages    : 0
[05/29 04:25:21     45s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/29 04:25:21     45s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/29 04:25:21     45s] [NR-eGR] Read 474 nets ( ignored 0 )
[05/29 04:25:21     45s] (I)      early_global_route_priority property id does not exist.
[05/29 04:25:21     45s] (I)      Read Num Blocks=0  Num Prerouted Wires=0  Num CS=0
[05/29 04:25:21     45s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:21     45s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:21     45s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:21     45s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:21     45s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:21     45s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:21     45s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:21     45s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:21     45s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:21     45s] (I)      Number of ignored nets                =      0
[05/29 04:25:21     45s] (I)      Number of connected nets              =      0
[05/29 04:25:21     45s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/29 04:25:21     45s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/29 04:25:21     45s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/29 04:25:21     45s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/29 04:25:21     45s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/29 04:25:21     45s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/29 04:25:21     45s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/29 04:25:21     45s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/29 04:25:21     45s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/29 04:25:21     45s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/29 04:25:21     45s] (I)      Ndr track 0 does not exist
[05/29 04:25:21     45s] (I)      ---------------------Grid Graph Info--------------------
[05/29 04:25:21     45s] (I)      Routing area        : (0, 0) - (123880, 123200)
[05/29 04:25:21     45s] (I)      Core area           : (0, 0) - (123880, 123200)
[05/29 04:25:21     45s] (I)      Site width          :   380  (dbu)
[05/29 04:25:21     45s] (I)      Row height          :  2800  (dbu)
[05/29 04:25:21     45s] (I)      GCell row height    :  2800  (dbu)
[05/29 04:25:21     45s] (I)      GCell width         :  2800  (dbu)
[05/29 04:25:21     45s] (I)      GCell height        :  2800  (dbu)
[05/29 04:25:21     45s] (I)      Grid                :    45    44    10
[05/29 04:25:21     45s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/29 04:25:21     45s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[05/29 04:25:21     45s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[05/29 04:25:21     45s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[05/29 04:25:21     45s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[05/29 04:25:21     45s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[05/29 04:25:21     45s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[05/29 04:25:21     45s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870  3340  3550
[05/29 04:25:21     45s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[05/29 04:25:21     45s] (I)      Total num of tracks :   440   326   440   220   219   220    73    73    38    36
[05/29 04:25:21     45s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/29 04:25:21     45s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/29 04:25:21     45s] (I)      --------------------------------------------------------
[05/29 04:25:21     45s] 
[05/29 04:25:21     45s] [NR-eGR] ============ Routing rule table ============
[05/29 04:25:21     45s] [NR-eGR] Rule id: 0  Nets: 474
[05/29 04:25:21     45s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/29 04:25:21     45s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[05/29 04:25:21     45s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[05/29 04:25:21     45s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[05/29 04:25:21     45s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[05/29 04:25:21     45s] [NR-eGR] ========================================
[05/29 04:25:21     45s] [NR-eGR] 
[05/29 04:25:21     45s] (I)      =============== Blocked Tracks ===============
[05/29 04:25:21     45s] (I)      +-------+---------+----------+---------------+
[05/29 04:25:21     45s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/29 04:25:21     45s] (I)      +-------+---------+----------+---------------+
[05/29 04:25:21     45s] (I)      |     1 |       0 |        0 |         0.00% |
[05/29 04:25:21     45s] (I)      |     2 |       0 |        0 |         0.00% |
[05/29 04:25:21     45s] (I)      |     3 |       0 |        0 |         0.00% |
[05/29 04:25:21     45s] (I)      |     4 |       0 |        0 |         0.00% |
[05/29 04:25:21     45s] (I)      |     5 |       0 |        0 |         0.00% |
[05/29 04:25:21     45s] (I)      |     6 |       0 |        0 |         0.00% |
[05/29 04:25:21     45s] (I)      |     7 |       0 |        0 |         0.00% |
[05/29 04:25:21     45s] (I)      |     8 |       0 |        0 |         0.00% |
[05/29 04:25:21     45s] (I)      |     9 |       0 |        0 |         0.00% |
[05/29 04:25:21     45s] (I)      |    10 |       0 |        0 |         0.00% |
[05/29 04:25:21     45s] (I)      +-------+---------+----------+---------------+
[05/29 04:25:21     45s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2253.13 MB )
[05/29 04:25:21     45s] (I)      Reset routing kernel
[05/29 04:25:21     45s] (I)      Started Global Routing ( Curr Mem: 2253.13 MB )
[05/29 04:25:21     45s] (I)      totalPins=1464  totalGlobalPin=1417 (96.79%)
[05/29 04:25:21     45s] (I)      total 2D Cap : 39006 = (14850 H, 24156 V)
[05/29 04:25:21     45s] [NR-eGR] Layer group 1: route 4 net(s) in layer range [4, 10]
[05/29 04:25:21     45s] (I)      
[05/29 04:25:21     45s] (I)      ============  Phase 1a Route ============
[05/29 04:25:21     45s] (I)      Usage: 57 = (47 H, 10 V) = (0.32% H, 0.04% V) = (6.580e+01um H, 1.400e+01um V)
[05/29 04:25:21     45s] (I)      
[05/29 04:25:21     45s] (I)      ============  Phase 1b Route ============
[05/29 04:25:21     45s] (I)      Usage: 57 = (47 H, 10 V) = (0.32% H, 0.04% V) = (6.580e+01um H, 1.400e+01um V)
[05/29 04:25:21     45s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.980000e+01um
[05/29 04:25:21     45s] (I)      
[05/29 04:25:21     45s] (I)      ============  Phase 1c Route ============
[05/29 04:25:21     45s] (I)      Usage: 57 = (47 H, 10 V) = (0.32% H, 0.04% V) = (6.580e+01um H, 1.400e+01um V)
[05/29 04:25:21     45s] (I)      
[05/29 04:25:21     45s] (I)      ============  Phase 1d Route ============
[05/29 04:25:21     45s] (I)      Usage: 57 = (47 H, 10 V) = (0.32% H, 0.04% V) = (6.580e+01um H, 1.400e+01um V)
[05/29 04:25:21     45s] (I)      
[05/29 04:25:21     45s] (I)      ============  Phase 1e Route ============
[05/29 04:25:21     45s] (I)      Usage: 57 = (47 H, 10 V) = (0.32% H, 0.04% V) = (6.580e+01um H, 1.400e+01um V)
[05/29 04:25:21     45s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.980000e+01um
[05/29 04:25:21     45s] (I)      
[05/29 04:25:21     45s] (I)      ============  Phase 1l Route ============
[05/29 04:25:21     45s] (I)      total 2D Cap : 73150 = (34650 H, 38500 V)
[05/29 04:25:21     45s] [NR-eGR] Layer group 2: route 470 net(s) in layer range [2, 10]
[05/29 04:25:21     45s] (I)      
[05/29 04:25:21     45s] (I)      ============  Phase 1a Route ============
[05/29 04:25:21     45s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/29 04:25:21     45s] (I)      Usage: 5723 = (3563 H, 2160 V) = (10.28% H, 5.61% V) = (4.988e+03um H, 3.024e+03um V)
[05/29 04:25:21     45s] (I)      
[05/29 04:25:21     45s] (I)      ============  Phase 1b Route ============
[05/29 04:25:21     45s] (I)      Usage: 5723 = (3563 H, 2160 V) = (10.28% H, 5.61% V) = (4.988e+03um H, 3.024e+03um V)
[05/29 04:25:21     45s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.012200e+03um
[05/29 04:25:21     45s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/29 04:25:21     45s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/29 04:25:21     45s] (I)      
[05/29 04:25:21     45s] (I)      ============  Phase 1c Route ============
[05/29 04:25:21     45s] (I)      Usage: 5723 = (3563 H, 2160 V) = (10.28% H, 5.61% V) = (4.988e+03um H, 3.024e+03um V)
[05/29 04:25:21     45s] (I)      
[05/29 04:25:21     45s] (I)      ============  Phase 1d Route ============
[05/29 04:25:21     45s] (I)      Usage: 5723 = (3563 H, 2160 V) = (10.28% H, 5.61% V) = (4.988e+03um H, 3.024e+03um V)
[05/29 04:25:21     45s] (I)      
[05/29 04:25:21     45s] (I)      ============  Phase 1e Route ============
[05/29 04:25:21     45s] (I)      Usage: 5723 = (3563 H, 2160 V) = (10.28% H, 5.61% V) = (4.988e+03um H, 3.024e+03um V)
[05/29 04:25:21     45s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.012200e+03um
[05/29 04:25:21     45s] (I)      
[05/29 04:25:21     45s] (I)      ============  Phase 1l Route ============
[05/29 04:25:21     45s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/29 04:25:21     45s] (I)      Layer  2:      14018      1404         0           0       14258    ( 0.00%) 
[05/29 04:25:21     45s] (I)      Layer  3:      19360      2910         0           0       19360    ( 0.00%) 
[05/29 04:25:21     45s] (I)      Layer  4:       9460      1039         2           0        9675    ( 0.00%) 
[05/29 04:25:21     45s] (I)      Layer  5:       9636       889         0           0        9680    ( 0.00%) 
[05/29 04:25:21     45s] (I)      Layer  6:       9460       389         3           0        9675    ( 0.00%) 
[05/29 04:25:21     45s] (I)      Layer  7:       3212        66         0           0        3227    ( 0.00%) 
[05/29 04:25:21     45s] (I)      Layer  8:       3139        16         0          72        3153    ( 2.22%) 
[05/29 04:25:21     45s] (I)      Layer  9:       1672         0         0         231        1463    (13.64%) 
[05/29 04:25:21     45s] (I)      Layer 10:       1548         0         0         322        1290    (20.00%) 
[05/29 04:25:21     45s] (I)      Total:         71505      6713         5         624       71779    ( 0.86%) 
[05/29 04:25:21     45s] (I)      
[05/29 04:25:21     45s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/29 04:25:21     45s] [NR-eGR]                        OverCon            
[05/29 04:25:21     45s] [NR-eGR]                         #Gcell     %Gcell
[05/29 04:25:21     45s] [NR-eGR]        Layer             (1-2)    OverCon
[05/29 04:25:21     45s] [NR-eGR] ----------------------------------------------
[05/29 04:25:21     45s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:21     45s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:21     45s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:21     45s] [NR-eGR]  metal4 ( 4)         2( 0.10%)   ( 0.10%) 
[05/29 04:25:21     45s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:21     45s] [NR-eGR]  metal6 ( 6)         2( 0.10%)   ( 0.10%) 
[05/29 04:25:21     45s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:21     45s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:21     45s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:21     45s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:21     45s] [NR-eGR] ----------------------------------------------
[05/29 04:25:21     45s] [NR-eGR]        Total         4( 0.02%)   ( 0.02%) 
[05/29 04:25:21     45s] [NR-eGR] 
[05/29 04:25:21     45s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2253.13 MB )
[05/29 04:25:21     45s] (I)      total 2D Cap : 73150 = (34650 H, 38500 V)
[05/29 04:25:21     45s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/29 04:25:21     45s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 2253.1M
[05/29 04:25:21     45s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.038, REAL:0.038, MEM:2253.1M, EPOCH TIME: 1748507121.283412
[05/29 04:25:21     45s] OPERPROF: Starting HotSpotCal at level 1, MEM:2253.1M, EPOCH TIME: 1748507121.283499
[05/29 04:25:21     45s] [hotspot] +------------+---------------+---------------+
[05/29 04:25:21     45s] [hotspot] |            |   max hotspot | total hotspot |
[05/29 04:25:21     45s] [hotspot] +------------+---------------+---------------+
[05/29 04:25:21     45s] [hotspot] | normalized |          0.00 |          0.00 |
[05/29 04:25:21     45s] [hotspot] +------------+---------------+---------------+
[05/29 04:25:21     45s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/29 04:25:21     45s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/29 04:25:21     45s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2253.1M, EPOCH TIME: 1748507121.284123
[05/29 04:25:21     45s] 
[05/29 04:25:21     45s] === incrementalPlace Internal Loop 1 ===
[05/29 04:25:21     45s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[05/29 04:25:21     45s] OPERPROF: Starting IPInitSPData at level 1, MEM:2253.1M, EPOCH TIME: 1748507121.284576
[05/29 04:25:21     45s] Processing tracks to init pin-track alignment.
[05/29 04:25:21     45s] z: 2, totalTracks: 1
[05/29 04:25:21     45s] z: 4, totalTracks: 1
[05/29 04:25:21     45s] z: 6, totalTracks: 1
[05/29 04:25:21     45s] z: 8, totalTracks: 1
[05/29 04:25:21     45s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/29 04:25:21     45s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2253.1M, EPOCH TIME: 1748507121.288277
[05/29 04:25:21     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:21     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:21     45s] 
[05/29 04:25:21     45s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:21     45s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2253.1M, EPOCH TIME: 1748507121.291983
[05/29 04:25:21     45s] OPERPROF:   Starting post-place ADS at level 2, MEM:2253.1M, EPOCH TIME: 1748507121.292090
[05/29 04:25:21     45s] ADSU 0.250 -> 0.250. site 14344.000 -> 14344.000. GS 11.200
[05/29 04:25:21     45s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.001, REAL:0.001, MEM:2253.1M, EPOCH TIME: 1748507121.293565
[05/29 04:25:21     45s] OPERPROF:   Starting spMPad at level 2, MEM:2253.1M, EPOCH TIME: 1748507121.293754
[05/29 04:25:21     45s] OPERPROF:     Starting spContextMPad at level 3, MEM:2253.1M, EPOCH TIME: 1748507121.293858
[05/29 04:25:21     45s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2253.1M, EPOCH TIME: 1748507121.293942
[05/29 04:25:21     45s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.000, MEM:2253.1M, EPOCH TIME: 1748507121.294228
[05/29 04:25:21     45s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2253.1M, EPOCH TIME: 1748507121.294552
[05/29 04:25:21     45s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2253.1M, EPOCH TIME: 1748507121.294662
[05/29 04:25:21     45s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2253.1M, EPOCH TIME: 1748507121.294778
[05/29 04:25:21     45s] no activity file in design. spp won't run.
[05/29 04:25:21     45s] [spp] 0
[05/29 04:25:21     45s] [adp] 0:1:1:3
[05/29 04:25:21     45s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:2253.1M, EPOCH TIME: 1748507121.295071
[05/29 04:25:21     45s] SP #FI/SF FL/PI 0/0 403/0
[05/29 04:25:21     45s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.011, REAL:0.011, MEM:2253.1M, EPOCH TIME: 1748507121.295236
[05/29 04:25:21     45s] PP off. flexM 0
[05/29 04:25:21     45s] OPERPROF: Starting CDPad at level 1, MEM:2253.1M, EPOCH TIME: 1748507121.295966
[05/29 04:25:21     45s] 3DP is on.
[05/29 04:25:21     45s] 3DP OF M2 0.000, M4 0.001. Diff 0, Offset 0
[05/29 04:25:21     45s] design sh 0.081. rd 0.200
[05/29 04:25:21     45s] design sh 0.081. rd 0.200
[05/29 04:25:21     45s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[05/29 04:25:21     45s] design sh 0.072. rd 0.200
[05/29 04:25:21     45s] CDPadU 0.359 -> 0.291. R=0.250, N=403, GS=1.400
[05/29 04:25:21     45s] OPERPROF: Finished CDPad at level 1, CPU:0.012, REAL:0.012, MEM:2253.1M, EPOCH TIME: 1748507121.308272
[05/29 04:25:21     45s] OPERPROF: Starting InitSKP at level 1, MEM:2253.1M, EPOCH TIME: 1748507121.308394
[05/29 04:25:21     45s] no activity file in design. spp won't run.
[05/29 04:25:21     45s] no activity file in design. spp won't run.
[05/29 04:25:21     45s] *** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
[05/29 04:25:21     45s] OPERPROF: Finished InitSKP at level 1, CPU:0.060, REAL:0.061, MEM:2253.1M, EPOCH TIME: 1748507121.368969
[05/29 04:25:21     45s] NP #FI/FS/SF FL/PI: 0/0/0 403/0
[05/29 04:25:21     45s] no activity file in design. spp won't run.
[05/29 04:25:21     45s] 
[05/29 04:25:21     45s] AB Est...
[05/29 04:25:21     45s] OPERPROF: Starting npPlace at level 1, MEM:2253.1M, EPOCH TIME: 1748507121.372020
[05/29 04:25:21     45s] OPERPROF: Finished npPlace at level 1, CPU:0.006, REAL:0.006, MEM:2238.5M, EPOCH TIME: 1748507121.378404
[05/29 04:25:21     45s] Iteration  4: Skipped, with CDP Off
[05/29 04:25:21     45s] OPERPROF: Starting npPlace at level 1, MEM:2238.5M, EPOCH TIME: 1748507121.384218
[05/29 04:25:21     45s] Iteration  5: Total net bbox = 7.050e+03 (4.60e+03 2.45e+03)
[05/29 04:25:21     45s]               Est.  stn bbox = 7.698e+03 (4.80e+03 2.90e+03)
[05/29 04:25:21     45s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2272.0M
[05/29 04:25:21     45s] OPERPROF: Finished npPlace at level 1, CPU:0.107, REAL:0.111, MEM:2272.0M, EPOCH TIME: 1748507121.494925
[05/29 04:25:21     45s] no activity file in design. spp won't run.
[05/29 04:25:21     45s] NP #FI/FS/SF FL/PI: 0/0/0 403/0
[05/29 04:25:21     45s] no activity file in design. spp won't run.
[05/29 04:25:21     45s] OPERPROF: Starting npPlace at level 1, MEM:2256.0M, EPOCH TIME: 1748507121.503629
[05/29 04:25:21     45s] Iteration  6: Total net bbox = 6.861e+03 (4.54e+03 2.32e+03)
[05/29 04:25:21     45s]               Est.  stn bbox = 7.435e+03 (4.74e+03 2.69e+03)
[05/29 04:25:21     45s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2256.0M
[05/29 04:25:21     45s] OPERPROF: Finished npPlace at level 1, CPU:0.107, REAL:0.112, MEM:2256.0M, EPOCH TIME: 1748507121.615757
[05/29 04:25:21     45s] Legalizing MH Cells... 0 / 0 (level 4)
[05/29 04:25:21     45s] No instances found in the vector
[05/29 04:25:21     45s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2256.0M, DRC: 0)
[05/29 04:25:21     45s] 0 (out of 0) MH cells were successfully legalized.
[05/29 04:25:21     45s] no activity file in design. spp won't run.
[05/29 04:25:21     45s] NP #FI/FS/SF FL/PI: 0/0/0 403/0
[05/29 04:25:21     45s] no activity file in design. spp won't run.
[05/29 04:25:21     45s] OPERPROF: Starting npPlace at level 1, MEM:2256.0M, EPOCH TIME: 1748507121.623762
[05/29 04:25:21     45s] Iteration  7: Total net bbox = 6.831e+03 (4.57e+03 2.26e+03)
[05/29 04:25:21     45s]               Est.  stn bbox = 7.406e+03 (4.78e+03 2.63e+03)
[05/29 04:25:21     45s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2256.0M
[05/29 04:25:21     45s] OPERPROF: Finished npPlace at level 1, CPU:0.141, REAL:0.148, MEM:2256.0M, EPOCH TIME: 1748507121.771822
[05/29 04:25:21     45s] Legalizing MH Cells... 0 / 0 (level 5)
[05/29 04:25:21     45s] No instances found in the vector
[05/29 04:25:21     45s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2256.0M, DRC: 0)
[05/29 04:25:21     45s] 0 (out of 0) MH cells were successfully legalized.
[05/29 04:25:21     45s] no activity file in design. spp won't run.
[05/29 04:25:21     45s] NP #FI/FS/SF FL/PI: 0/0/0 403/0
[05/29 04:25:21     45s] no activity file in design. spp won't run.
[05/29 04:25:21     45s] OPERPROF: Starting npPlace at level 1, MEM:2256.0M, EPOCH TIME: 1748507121.779506
[05/29 04:25:21     45s] Iteration  8: Total net bbox = 7.018e+03 (4.61e+03 2.41e+03)
[05/29 04:25:21     45s]               Est.  stn bbox = 7.598e+03 (4.82e+03 2.78e+03)
[05/29 04:25:21     45s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2256.0M
[05/29 04:25:21     45s] OPERPROF: Finished npPlace at level 1, CPU:0.130, REAL:0.137, MEM:2256.0M, EPOCH TIME: 1748507121.916470
[05/29 04:25:21     45s] Legalizing MH Cells... 0 / 0 (level 6)
[05/29 04:25:21     45s] No instances found in the vector
[05/29 04:25:21     45s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2256.0M, DRC: 0)
[05/29 04:25:21     45s] 0 (out of 0) MH cells were successfully legalized.
[05/29 04:25:21     45s] no activity file in design. spp won't run.
[05/29 04:25:21     45s] NP #FI/FS/SF FL/PI: 0/0/0 403/0
[05/29 04:25:21     45s] no activity file in design. spp won't run.
[05/29 04:25:21     45s] OPERPROF: Starting npPlace at level 1, MEM:2256.0M, EPOCH TIME: 1748507121.924318
[05/29 04:25:21     45s] GP RA stats: MHOnly 0 nrInst 403 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[05/29 04:25:22     45s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2272.0M, EPOCH TIME: 1748507122.134520
[05/29 04:25:22     45s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2272.0M, EPOCH TIME: 1748507122.134631
[05/29 04:25:22     45s] Iteration  9: Total net bbox = 7.165e+03 (4.71e+03 2.45e+03)
[05/29 04:25:22     45s]               Est.  stn bbox = 7.761e+03 (4.94e+03 2.83e+03)
[05/29 04:25:22     45s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 2272.0M
[05/29 04:25:22     45s] OPERPROF: Finished npPlace at level 1, CPU:0.202, REAL:0.211, MEM:2272.0M, EPOCH TIME: 1748507122.135302
[05/29 04:25:22     45s] Legalizing MH Cells... 0 / 0 (level 7)
[05/29 04:25:22     45s] No instances found in the vector
[05/29 04:25:22     45s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2256.0M, DRC: 0)
[05/29 04:25:22     45s] 0 (out of 0) MH cells were successfully legalized.
[05/29 04:25:22     45s] Move report: Timing Driven Placement moves 403 insts, mean move: 6.76 um, max move: 35.19 um 
[05/29 04:25:22     45s] 	Max move on inst (FE_OFC33_n68): (36.10, 56.00) --> (43.34, 28.05)
[05/29 04:25:22     45s] no activity file in design. spp won't run.
[05/29 04:25:22     45s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2256.0M, EPOCH TIME: 1748507122.139985
[05/29 04:25:22     45s] Saved padding area to DB
[05/29 04:25:22     45s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2256.0M, EPOCH TIME: 1748507122.140162
[05/29 04:25:22     45s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:2256.0M, EPOCH TIME: 1748507122.140364
[05/29 04:25:22     45s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2256.0M, EPOCH TIME: 1748507122.140575
[05/29 04:25:22     45s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 04:25:22     45s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:2256.0M, EPOCH TIME: 1748507122.140832
[05/29 04:25:22     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:22     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:22     45s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2256.0M, EPOCH TIME: 1748507122.141686
[05/29 04:25:22     45s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2256.0M, EPOCH TIME: 1748507122.141830
[05/29 04:25:22     45s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.002, REAL:0.002, MEM:2256.0M, EPOCH TIME: 1748507122.142365
[05/29 04:25:22     45s] 
[05/29 04:25:22     45s] Finished Incremental Placement (cpu=0:00:00.8, real=0:00:01.0, mem=2256.0M)
[05/29 04:25:22     45s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/29 04:25:22     45s] Type 'man IMPSP-9025' for more detail.
[05/29 04:25:22     45s] CongRepair sets shifter mode to gplace
[05/29 04:25:22     45s] TDRefine: refinePlace mode is spiral
[05/29 04:25:22     45s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2256.0M, EPOCH TIME: 1748507122.144155
[05/29 04:25:22     45s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2256.0M, EPOCH TIME: 1748507122.144262
[05/29 04:25:22     45s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2256.0M, EPOCH TIME: 1748507122.144408
[05/29 04:25:22     45s] Processing tracks to init pin-track alignment.
[05/29 04:25:22     45s] z: 2, totalTracks: 1
[05/29 04:25:22     45s] z: 4, totalTracks: 1
[05/29 04:25:22     45s] z: 6, totalTracks: 1
[05/29 04:25:22     45s] z: 8, totalTracks: 1
[05/29 04:25:22     45s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/29 04:25:22     45s] All LLGs are deleted
[05/29 04:25:22     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:22     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:22     45s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2256.0M, EPOCH TIME: 1748507122.147629
[05/29 04:25:22     45s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2256.0M, EPOCH TIME: 1748507122.147740
[05/29 04:25:22     45s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2256.0M, EPOCH TIME: 1748507122.147920
[05/29 04:25:22     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:22     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:22     45s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2256.0M, EPOCH TIME: 1748507122.148200
[05/29 04:25:22     45s] Max number of tech site patterns supported in site array is 256.
[05/29 04:25:22     45s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/29 04:25:22     45s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2256.0M, EPOCH TIME: 1748507122.151445
[05/29 04:25:22     45s] After signature check, allow fast init is true, keep pre-filter is true.
[05/29 04:25:22     45s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/29 04:25:22     45s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.000, MEM:2256.0M, EPOCH TIME: 1748507122.151701
[05/29 04:25:22     45s] Fast DP-INIT is on for default
[05/29 04:25:22     45s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/29 04:25:22     45s] Atter site array init, number of instance map data is 0.
[05/29 04:25:22     45s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.004, REAL:0.004, MEM:2256.0M, EPOCH TIME: 1748507122.152206
[05/29 04:25:22     45s] 
[05/29 04:25:22     45s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:22     45s] OPERPROF:         Starting CMU at level 5, MEM:2256.0M, EPOCH TIME: 1748507122.152429
[05/29 04:25:22     45s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2256.0M, EPOCH TIME: 1748507122.152611
[05/29 04:25:22     45s] 
[05/29 04:25:22     45s] Bad Lib Cell Checking (CMU) is done! (0)
[05/29 04:25:22     45s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.005, REAL:0.005, MEM:2256.0M, EPOCH TIME: 1748507122.152810
[05/29 04:25:22     45s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2256.0M, EPOCH TIME: 1748507122.152895
[05/29 04:25:22     45s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2256.0M, EPOCH TIME: 1748507122.153328
[05/29 04:25:22     45s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2256.0MB).
[05/29 04:25:22     45s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.009, REAL:0.009, MEM:2256.0M, EPOCH TIME: 1748507122.153592
[05/29 04:25:22     45s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.009, REAL:0.009, MEM:2256.0M, EPOCH TIME: 1748507122.153671
[05/29 04:25:22     45s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3053837.3
[05/29 04:25:22     45s] OPERPROF:   Starting RefinePlace at level 2, MEM:2256.0M, EPOCH TIME: 1748507122.153778
[05/29 04:25:22     45s] *** Starting refinePlace (0:00:45.9 mem=2256.0M) ***
[05/29 04:25:22     45s] Total net bbox length = 7.305e+03 (4.848e+03 2.457e+03) (ext = 4.667e+03)
[05/29 04:25:22     45s] 
[05/29 04:25:22     45s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:22     45s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/29 04:25:22     45s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[05/29 04:25:22     45s] Type 'man IMPSP-5140' for more detail.
[05/29 04:25:22     45s] **WARN: (IMPSP-315):	Found 403 instances insts with no PG Term connections.
[05/29 04:25:22     45s] Type 'man IMPSP-315' for more detail.
[05/29 04:25:22     45s] (I)      Default pattern map key = des3_default.
[05/29 04:25:22     45s] (I)      Default pattern map key = des3_default.
[05/29 04:25:22     45s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2256.0M, EPOCH TIME: 1748507122.157043
[05/29 04:25:22     45s] Starting refinePlace ...
[05/29 04:25:22     45s] (I)      Default pattern map key = des3_default.
[05/29 04:25:22     45s] (I)      Default pattern map key = des3_default.
[05/29 04:25:22     45s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2256.0M, EPOCH TIME: 1748507122.160418
[05/29 04:25:22     45s] DDP initSite1 nrRow 44 nrJob 44
[05/29 04:25:22     45s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2256.0M, EPOCH TIME: 1748507122.160536
[05/29 04:25:22     45s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2256.0M, EPOCH TIME: 1748507122.160645
[05/29 04:25:22     45s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2256.0M, EPOCH TIME: 1748507122.160729
[05/29 04:25:22     45s] DDP markSite nrRow 44 nrJob 44
[05/29 04:25:22     45s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2256.0M, EPOCH TIME: 1748507122.160900
[05/29 04:25:22     45s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:2256.0M, EPOCH TIME: 1748507122.160983
[05/29 04:25:22     45s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/29 04:25:22     45s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2256.0M, EPOCH TIME: 1748507122.161466
[05/29 04:25:22     45s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2256.0M, EPOCH TIME: 1748507122.161548
[05/29 04:25:22     45s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.000, MEM:2256.0M, EPOCH TIME: 1748507122.161864
[05/29 04:25:22     45s] ** Cut row section cpu time 0:00:00.0.
[05/29 04:25:22     45s]  ** Cut row section real time 0:00:00.0.
[05/29 04:25:22     45s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.001, REAL:0.001, MEM:2256.0M, EPOCH TIME: 1748507122.161969
[05/29 04:25:22     45s]   Spread Effort: high, pre-route mode, useDDP on.
[05/29 04:25:22     45s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2256.0MB) @(0:00:45.9 - 0:00:45.9).
[05/29 04:25:22     45s] Move report: preRPlace moves 403 insts, mean move: 0.14 um, max move: 1.62 um 
[05/29 04:25:22     45s] 	Max move on inst (U237): (37.72, 14.82) --> (38.76, 15.40)
[05/29 04:25:22     45s] 	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI211_X1
[05/29 04:25:22     45s] wireLenOptFixPriorityInst 0 inst fixed
[05/29 04:25:22     45s] Placement tweakage begins.
[05/29 04:25:22     45s] wire length = 8.134e+03
[05/29 04:25:22     45s] wire length = 7.856e+03
[05/29 04:25:22     45s] Placement tweakage ends.
[05/29 04:25:22     45s] Move report: tweak moves 27 insts, mean move: 1.63 um, max move: 7.98 um 
[05/29 04:25:22     45s] 	Max move on inst (U30): (44.46, 11.20) --> (36.48, 11.20)
[05/29 04:25:22     45s] 
[05/29 04:25:22     45s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/29 04:25:22     45s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f26a9377af8.
[05/29 04:25:22     45s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[05/29 04:25:22     45s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/29 04:25:22     45s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/29 04:25:22     45s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/29 04:25:22     45s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2224.0MB) @(0:00:46.0 - 0:00:46.0).
[05/29 04:25:22     45s] Move report: Detail placement moves 403 insts, mean move: 0.24 um, max move: 8.21 um 
[05/29 04:25:22     45s] 	Max move on inst (U30): (44.52, 11.03) --> (36.48, 11.20)
[05/29 04:25:22     45s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2224.0MB
[05/29 04:25:22     45s] Statistics of distance of Instance movement in refine placement:
[05/29 04:25:22     45s]   maximum (X+Y) =         8.21 um
[05/29 04:25:22     45s]   inst (U30) with max move: (44.5205, 11.034) -> (36.48, 11.2)
[05/29 04:25:22     45s]   mean    (X+Y) =         0.24 um
[05/29 04:25:22     45s] Summary Report:
[05/29 04:25:22     45s] Instances move: 403 (out of 403 movable)
[05/29 04:25:22     45s] Instances flipped: 0
[05/29 04:25:22     45s] Mean displacement: 0.24 um
[05/29 04:25:22     45s] Max displacement: 8.21 um (Instance: U30) (44.5205, 11.034) -> (36.48, 11.2)
[05/29 04:25:22     45s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AOI21_X1
[05/29 04:25:22     45s] Total instances moved : 403
[05/29 04:25:22     45s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.048, REAL:0.046, MEM:2224.0M, EPOCH TIME: 1748507122.203408
[05/29 04:25:22     45s] Total net bbox length = 7.091e+03 (4.627e+03 2.464e+03) (ext = 4.603e+03)
[05/29 04:25:22     45s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2224.0MB
[05/29 04:25:22     45s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2224.0MB) @(0:00:45.9 - 0:00:46.0).
[05/29 04:25:22     45s] *** Finished refinePlace (0:00:46.0 mem=2224.0M) ***
[05/29 04:25:22     45s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3053837.3
[05/29 04:25:22     45s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.052, REAL:0.050, MEM:2224.0M, EPOCH TIME: 1748507122.204074
[05/29 04:25:22     45s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2224.0M, EPOCH TIME: 1748507122.204175
[05/29 04:25:22     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:403).
[05/29 04:25:22     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:22     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:22     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:22     45s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.005, REAL:0.005, MEM:2222.0M, EPOCH TIME: 1748507122.208802
[05/29 04:25:22     45s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.066, REAL:0.065, MEM:2222.0M, EPOCH TIME: 1748507122.208911
[05/29 04:25:22     45s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2222.0M, EPOCH TIME: 1748507122.209454
[05/29 04:25:22     45s] Starting Early Global Route congestion estimation: mem = 2222.0M
[05/29 04:25:22     45s] (I)      ==================== Layers =====================
[05/29 04:25:22     45s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:22     45s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/29 04:25:22     45s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:22     45s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[05/29 04:25:22     45s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[05/29 04:25:22     45s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[05/29 04:25:22     45s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[05/29 04:25:22     45s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[05/29 04:25:22     45s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[05/29 04:25:22     45s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[05/29 04:25:22     45s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[05/29 04:25:22     45s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[05/29 04:25:22     45s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[05/29 04:25:22     45s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[05/29 04:25:22     45s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[05/29 04:25:22     45s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[05/29 04:25:22     45s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[05/29 04:25:22     45s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[05/29 04:25:22     45s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[05/29 04:25:22     45s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[05/29 04:25:22     45s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[05/29 04:25:22     45s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[05/29 04:25:22     45s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:22     45s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[05/29 04:25:22     45s] (I)      |   0 |  0 |  active |   other |        |    MS |
[05/29 04:25:22     45s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/29 04:25:22     45s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:22     45s] (I)      Started Import and model ( Curr Mem: 2222.03 MB )
[05/29 04:25:22     45s] (I)      Default pattern map key = des3_default.
[05/29 04:25:22     45s] (I)      == Non-default Options ==
[05/29 04:25:22     45s] (I)      Maximum routing layer                              : 10
[05/29 04:25:22     45s] (I)      Number of threads                                  : 1
[05/29 04:25:22     45s] (I)      Use non-blocking free Dbs wires                    : false
[05/29 04:25:22     45s] (I)      Method to set GCell size                           : row
[05/29 04:25:22     45s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[05/29 04:25:22     45s] (I)      Use row-based GCell size
[05/29 04:25:22     45s] (I)      Use row-based GCell align
[05/29 04:25:22     45s] (I)      layer 0 area = 0
[05/29 04:25:22     45s] (I)      layer 1 area = 0
[05/29 04:25:22     45s] (I)      layer 2 area = 0
[05/29 04:25:22     45s] (I)      layer 3 area = 0
[05/29 04:25:22     45s] (I)      layer 4 area = 0
[05/29 04:25:22     45s] (I)      layer 5 area = 0
[05/29 04:25:22     45s] (I)      layer 6 area = 0
[05/29 04:25:22     45s] (I)      layer 7 area = 0
[05/29 04:25:22     45s] (I)      layer 8 area = 0
[05/29 04:25:22     45s] (I)      layer 9 area = 0
[05/29 04:25:22     45s] (I)      GCell unit size   : 2800
[05/29 04:25:22     45s] (I)      GCell multiplier  : 1
[05/29 04:25:22     45s] (I)      GCell row height  : 2800
[05/29 04:25:22     45s] (I)      Actual row height : 2800
[05/29 04:25:22     45s] (I)      GCell align ref   : 0 0
[05/29 04:25:22     45s] [NR-eGR] Track table information for default rule: 
[05/29 04:25:22     45s] [NR-eGR] metal1 has single uniform track structure
[05/29 04:25:22     45s] [NR-eGR] metal2 has single uniform track structure
[05/29 04:25:22     45s] [NR-eGR] metal3 has single uniform track structure
[05/29 04:25:22     45s] [NR-eGR] metal4 has single uniform track structure
[05/29 04:25:22     45s] [NR-eGR] metal5 has single uniform track structure
[05/29 04:25:22     45s] [NR-eGR] metal6 has single uniform track structure
[05/29 04:25:22     45s] [NR-eGR] metal7 has single uniform track structure
[05/29 04:25:22     45s] [NR-eGR] metal8 has single uniform track structure
[05/29 04:25:22     45s] [NR-eGR] metal9 has single uniform track structure
[05/29 04:25:22     45s] [NR-eGR] metal10 has single uniform track structure
[05/29 04:25:22     45s] (I)      ============== Default via ===============
[05/29 04:25:22     45s] (I)      +---+------------------+-----------------+
[05/29 04:25:22     45s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/29 04:25:22     45s] (I)      +---+------------------+-----------------+
[05/29 04:25:22     45s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[05/29 04:25:22     45s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[05/29 04:25:22     45s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[05/29 04:25:22     45s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[05/29 04:25:22     45s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[05/29 04:25:22     45s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[05/29 04:25:22     45s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[05/29 04:25:22     45s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[05/29 04:25:22     45s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[05/29 04:25:22     45s] (I)      +---+------------------+-----------------+
[05/29 04:25:22     45s] [NR-eGR] Read 0 PG shapes
[05/29 04:25:22     45s] [NR-eGR] Read 0 clock shapes
[05/29 04:25:22     45s] [NR-eGR] Read 0 other shapes
[05/29 04:25:22     45s] [NR-eGR] #Routing Blockages  : 0
[05/29 04:25:22     45s] [NR-eGR] #Instance Blockages : 0
[05/29 04:25:22     45s] [NR-eGR] #PG Blockages       : 0
[05/29 04:25:22     45s] [NR-eGR] #Halo Blockages     : 0
[05/29 04:25:22     45s] [NR-eGR] #Boundary Blockages : 0
[05/29 04:25:22     45s] [NR-eGR] #Clock Blockages    : 0
[05/29 04:25:22     45s] [NR-eGR] #Other Blockages    : 0
[05/29 04:25:22     45s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/29 04:25:22     45s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/29 04:25:22     45s] [NR-eGR] Read 474 nets ( ignored 0 )
[05/29 04:25:22     45s] (I)      early_global_route_priority property id does not exist.
[05/29 04:25:22     45s] (I)      Read Num Blocks=0  Num Prerouted Wires=0  Num CS=0
[05/29 04:25:22     45s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:22     45s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:22     45s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:22     45s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:22     45s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:22     45s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:22     45s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:22     45s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:22     45s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:22     45s] (I)      Number of ignored nets                =      0
[05/29 04:25:22     45s] (I)      Number of connected nets              =      0
[05/29 04:25:22     45s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/29 04:25:22     45s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/29 04:25:22     45s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/29 04:25:22     45s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/29 04:25:22     45s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/29 04:25:22     45s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/29 04:25:22     45s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/29 04:25:22     45s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/29 04:25:22     45s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/29 04:25:22     45s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/29 04:25:22     45s] (I)      Ndr track 0 does not exist
[05/29 04:25:22     45s] (I)      ---------------------Grid Graph Info--------------------
[05/29 04:25:22     45s] (I)      Routing area        : (0, 0) - (123880, 123200)
[05/29 04:25:22     45s] (I)      Core area           : (0, 0) - (123880, 123200)
[05/29 04:25:22     45s] (I)      Site width          :   380  (dbu)
[05/29 04:25:22     45s] (I)      Row height          :  2800  (dbu)
[05/29 04:25:22     45s] (I)      GCell row height    :  2800  (dbu)
[05/29 04:25:22     45s] (I)      GCell width         :  2800  (dbu)
[05/29 04:25:22     45s] (I)      GCell height        :  2800  (dbu)
[05/29 04:25:22     45s] (I)      Grid                :    45    44    10
[05/29 04:25:22     45s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/29 04:25:22     45s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[05/29 04:25:22     45s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[05/29 04:25:22     45s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[05/29 04:25:22     45s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[05/29 04:25:22     45s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[05/29 04:25:22     45s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[05/29 04:25:22     45s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870  3340  3550
[05/29 04:25:22     45s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[05/29 04:25:22     45s] (I)      Total num of tracks :   440   326   440   220   219   220    73    73    38    36
[05/29 04:25:22     45s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/29 04:25:22     45s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/29 04:25:22     45s] (I)      --------------------------------------------------------
[05/29 04:25:22     45s] 
[05/29 04:25:22     45s] [NR-eGR] ============ Routing rule table ============
[05/29 04:25:22     45s] [NR-eGR] Rule id: 0  Nets: 474
[05/29 04:25:22     45s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/29 04:25:22     45s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[05/29 04:25:22     45s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[05/29 04:25:22     45s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[05/29 04:25:22     45s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[05/29 04:25:22     45s] [NR-eGR] ========================================
[05/29 04:25:22     45s] [NR-eGR] 
[05/29 04:25:22     45s] (I)      =============== Blocked Tracks ===============
[05/29 04:25:22     45s] (I)      +-------+---------+----------+---------------+
[05/29 04:25:22     45s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/29 04:25:22     45s] (I)      +-------+---------+----------+---------------+
[05/29 04:25:22     45s] (I)      |     1 |       0 |        0 |         0.00% |
[05/29 04:25:22     45s] (I)      |     2 |       0 |        0 |         0.00% |
[05/29 04:25:22     45s] (I)      |     3 |       0 |        0 |         0.00% |
[05/29 04:25:22     45s] (I)      |     4 |       0 |        0 |         0.00% |
[05/29 04:25:22     45s] (I)      |     5 |       0 |        0 |         0.00% |
[05/29 04:25:22     45s] (I)      |     6 |       0 |        0 |         0.00% |
[05/29 04:25:22     45s] (I)      |     7 |       0 |        0 |         0.00% |
[05/29 04:25:22     45s] (I)      |     8 |       0 |        0 |         0.00% |
[05/29 04:25:22     45s] (I)      |     9 |       0 |        0 |         0.00% |
[05/29 04:25:22     45s] (I)      |    10 |       0 |        0 |         0.00% |
[05/29 04:25:22     45s] (I)      +-------+---------+----------+---------------+
[05/29 04:25:22     45s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2222.03 MB )
[05/29 04:25:22     45s] (I)      Reset routing kernel
[05/29 04:25:22     45s] (I)      Started Global Routing ( Curr Mem: 2222.03 MB )
[05/29 04:25:22     45s] (I)      totalPins=1464  totalGlobalPin=1424 (97.27%)
[05/29 04:25:22     45s] (I)      total 2D Cap : 39006 = (14850 H, 24156 V)
[05/29 04:25:22     45s] [NR-eGR] Layer group 1: route 4 net(s) in layer range [4, 10]
[05/29 04:25:22     45s] (I)      
[05/29 04:25:22     45s] (I)      ============  Phase 1a Route ============
[05/29 04:25:22     45s] (I)      Usage: 66 = (57 H, 9 V) = (0.38% H, 0.04% V) = (7.980e+01um H, 1.260e+01um V)
[05/29 04:25:22     45s] (I)      
[05/29 04:25:22     45s] (I)      ============  Phase 1b Route ============
[05/29 04:25:22     45s] (I)      Usage: 66 = (57 H, 9 V) = (0.38% H, 0.04% V) = (7.980e+01um H, 1.260e+01um V)
[05/29 04:25:22     45s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.240000e+01um
[05/29 04:25:22     45s] (I)      
[05/29 04:25:22     45s] (I)      ============  Phase 1c Route ============
[05/29 04:25:22     45s] (I)      Usage: 66 = (57 H, 9 V) = (0.38% H, 0.04% V) = (7.980e+01um H, 1.260e+01um V)
[05/29 04:25:22     45s] (I)      
[05/29 04:25:22     45s] (I)      ============  Phase 1d Route ============
[05/29 04:25:22     45s] (I)      Usage: 66 = (57 H, 9 V) = (0.38% H, 0.04% V) = (7.980e+01um H, 1.260e+01um V)
[05/29 04:25:22     45s] (I)      
[05/29 04:25:22     45s] (I)      ============  Phase 1e Route ============
[05/29 04:25:22     45s] (I)      Usage: 66 = (57 H, 9 V) = (0.38% H, 0.04% V) = (7.980e+01um H, 1.260e+01um V)
[05/29 04:25:22     45s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.240000e+01um
[05/29 04:25:22     45s] (I)      
[05/29 04:25:22     45s] (I)      ============  Phase 1l Route ============
[05/29 04:25:22     45s] (I)      total 2D Cap : 73150 = (34650 H, 38500 V)
[05/29 04:25:22     45s] [NR-eGR] Layer group 2: route 470 net(s) in layer range [2, 10]
[05/29 04:25:22     45s] (I)      
[05/29 04:25:22     45s] (I)      ============  Phase 1a Route ============
[05/29 04:25:22     45s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/29 04:25:22     45s] (I)      Usage: 5504 = (3479 H, 2025 V) = (10.04% H, 5.26% V) = (4.871e+03um H, 2.835e+03um V)
[05/29 04:25:22     46s] (I)      
[05/29 04:25:22     46s] (I)      ============  Phase 1b Route ============
[05/29 04:25:22     46s] (I)      Usage: 5504 = (3479 H, 2025 V) = (10.04% H, 5.26% V) = (4.871e+03um H, 2.835e+03um V)
[05/29 04:25:22     46s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.705600e+03um
[05/29 04:25:22     46s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/29 04:25:22     46s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/29 04:25:22     46s] (I)      
[05/29 04:25:22     46s] (I)      ============  Phase 1c Route ============
[05/29 04:25:22     46s] (I)      Usage: 5504 = (3479 H, 2025 V) = (10.04% H, 5.26% V) = (4.871e+03um H, 2.835e+03um V)
[05/29 04:25:22     46s] (I)      
[05/29 04:25:22     46s] (I)      ============  Phase 1d Route ============
[05/29 04:25:22     46s] (I)      Usage: 5504 = (3479 H, 2025 V) = (10.04% H, 5.26% V) = (4.871e+03um H, 2.835e+03um V)
[05/29 04:25:22     46s] (I)      
[05/29 04:25:22     46s] (I)      ============  Phase 1e Route ============
[05/29 04:25:22     46s] (I)      Usage: 5504 = (3479 H, 2025 V) = (10.04% H, 5.26% V) = (4.871e+03um H, 2.835e+03um V)
[05/29 04:25:22     46s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.705600e+03um
[05/29 04:25:22     46s] (I)      
[05/29 04:25:22     46s] (I)      ============  Phase 1l Route ============
[05/29 04:25:22     46s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/29 04:25:22     46s] (I)      Layer  2:      14018      1376         0           0       14258    ( 0.00%) 
[05/29 04:25:22     46s] (I)      Layer  3:      19360      2970         0           0       19360    ( 0.00%) 
[05/29 04:25:22     46s] (I)      Layer  4:       9460       971         5           0        9675    ( 0.00%) 
[05/29 04:25:22     46s] (I)      Layer  5:       9636       759         0           0        9680    ( 0.00%) 
[05/29 04:25:22     46s] (I)      Layer  6:       9460       343         1           0        9675    ( 0.00%) 
[05/29 04:25:22     46s] (I)      Layer  7:       3212        25         0           0        3227    ( 0.00%) 
[05/29 04:25:22     46s] (I)      Layer  8:       3139        19         0          72        3153    ( 2.22%) 
[05/29 04:25:22     46s] (I)      Layer  9:       1672         0         0         231        1463    (13.64%) 
[05/29 04:25:22     46s] (I)      Layer 10:       1548         0         0         322        1290    (20.00%) 
[05/29 04:25:22     46s] (I)      Total:         71505      6463         6         624       71779    ( 0.86%) 
[05/29 04:25:22     46s] (I)      
[05/29 04:25:22     46s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/29 04:25:22     46s] [NR-eGR]                        OverCon            
[05/29 04:25:22     46s] [NR-eGR]                         #Gcell     %Gcell
[05/29 04:25:22     46s] [NR-eGR]        Layer             (1-2)    OverCon
[05/29 04:25:22     46s] [NR-eGR] ----------------------------------------------
[05/29 04:25:22     46s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:22     46s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:22     46s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:22     46s] [NR-eGR]  metal4 ( 4)         4( 0.21%)   ( 0.21%) 
[05/29 04:25:22     46s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:22     46s] [NR-eGR]  metal6 ( 6)         1( 0.05%)   ( 0.05%) 
[05/29 04:25:22     46s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:22     46s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:22     46s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:22     46s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:22     46s] [NR-eGR] ----------------------------------------------
[05/29 04:25:22     46s] [NR-eGR]        Total         5( 0.03%)   ( 0.03%) 
[05/29 04:25:22     46s] [NR-eGR] 
[05/29 04:25:22     46s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2230.03 MB )
[05/29 04:25:22     46s] (I)      total 2D Cap : 73150 = (34650 H, 38500 V)
[05/29 04:25:22     46s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/29 04:25:22     46s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 2230.0M
[05/29 04:25:22     46s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.037, REAL:0.038, MEM:2230.0M, EPOCH TIME: 1748507122.246961
[05/29 04:25:22     46s] OPERPROF: Starting HotSpotCal at level 1, MEM:2230.0M, EPOCH TIME: 1748507122.247047
[05/29 04:25:22     46s] [hotspot] +------------+---------------+---------------+
[05/29 04:25:22     46s] [hotspot] |            |   max hotspot | total hotspot |
[05/29 04:25:22     46s] [hotspot] +------------+---------------+---------------+
[05/29 04:25:22     46s] [hotspot] | normalized |          0.00 |          0.00 |
[05/29 04:25:22     46s] [hotspot] +------------+---------------+---------------+
[05/29 04:25:22     46s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/29 04:25:22     46s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/29 04:25:22     46s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2246.0M, EPOCH TIME: 1748507122.248029
[05/29 04:25:22     46s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2246.0M, EPOCH TIME: 1748507122.248190
[05/29 04:25:22     46s] Starting Early Global Route wiring: mem = 2246.0M
[05/29 04:25:22     46s] (I)      ============= Track Assignment ============
[05/29 04:25:22     46s] (I)      Started Track Assignment (1T) ( Curr Mem: 2246.03 MB )
[05/29 04:25:22     46s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[05/29 04:25:22     46s] (I)      Run Multi-thread track assignment
[05/29 04:25:22     46s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2246.03 MB )
[05/29 04:25:22     46s] (I)      Started Export ( Curr Mem: 2246.03 MB )
[05/29 04:25:22     46s] [NR-eGR]                  Length (um)  Vias 
[05/29 04:25:22     46s] [NR-eGR] -----------------------------------
[05/29 04:25:22     46s] [NR-eGR]  metal1   (1H)             0  1329 
[05/29 04:25:22     46s] [NR-eGR]  metal2   (2V)          1291  1787 
[05/29 04:25:22     46s] [NR-eGR]  metal3   (3H)          3870   636 
[05/29 04:25:22     46s] [NR-eGR]  metal4   (4V)          1265    72 
[05/29 04:25:22     46s] [NR-eGR]  metal5   (5H)          1038    52 
[05/29 04:25:22     46s] [NR-eGR]  metal6   (6V)           482     2 
[05/29 04:25:22     46s] [NR-eGR]  metal7   (7H)            33     2 
[05/29 04:25:22     46s] [NR-eGR]  metal8   (8V)            26     0 
[05/29 04:25:22     46s] [NR-eGR]  metal9   (9H)             0     0 
[05/29 04:25:22     46s] [NR-eGR]  metal10  (10V)            0     0 
[05/29 04:25:22     46s] [NR-eGR] -----------------------------------
[05/29 04:25:22     46s] [NR-eGR]           Total         8006  3880 
[05/29 04:25:22     46s] [NR-eGR] --------------------------------------------------------------------------
[05/29 04:25:22     46s] [NR-eGR] Total half perimeter of net bounding box: 7091um
[05/29 04:25:22     46s] [NR-eGR] Total length: 8006um, number of vias: 3880
[05/29 04:25:22     46s] [NR-eGR] --------------------------------------------------------------------------
[05/29 04:25:22     46s] [NR-eGR] Total eGR-routed clock nets wire length: 397um, number of vias: 367
[05/29 04:25:22     46s] [NR-eGR] --------------------------------------------------------------------------
[05/29 04:25:22     46s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2246.03 MB )
[05/29 04:25:22     46s] Early Global Route wiring runtime: 0.02 seconds, mem = 2246.0M
[05/29 04:25:22     46s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.017, REAL:0.017, MEM:2246.0M, EPOCH TIME: 1748507122.265389
[05/29 04:25:22     46s] 0 delay mode for cte disabled.
[05/29 04:25:22     46s] SKP cleared!
[05/29 04:25:22     46s] 
[05/29 04:25:22     46s] *** Finished incrementalPlace (cpu=0:00:01.1, real=0:00:01.0)***
[05/29 04:25:22     46s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2246.0M, EPOCH TIME: 1748507122.280113
[05/29 04:25:22     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:22     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:22     46s] All LLGs are deleted
[05/29 04:25:22     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:22     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:22     46s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2246.0M, EPOCH TIME: 1748507122.280275
[05/29 04:25:22     46s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2246.0M, EPOCH TIME: 1748507122.280368
[05/29 04:25:22     46s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2246.0M, EPOCH TIME: 1748507122.280631
[05/29 04:25:22     46s] Start to check current routing status for nets...
[05/29 04:25:22     46s] All nets are already routed correctly.
[05/29 04:25:22     46s] End to check current routing status for nets (mem=2246.0M)
[05/29 04:25:22     46s] Extraction called for design 'des3' of instances=403 and nets=1921 using extraction engine 'preRoute' .
[05/29 04:25:22     46s] PreRoute RC Extraction called for design des3.
[05/29 04:25:22     46s] RC Extraction called in multi-corner(1) mode.
[05/29 04:25:22     46s] RCMode: PreRoute
[05/29 04:25:22     46s]       RC Corner Indexes            0   
[05/29 04:25:22     46s] Capacitance Scaling Factor   : 1.00000 
[05/29 04:25:22     46s] Resistance Scaling Factor    : 1.00000 
[05/29 04:25:22     46s] Clock Cap. Scaling Factor    : 1.00000 
[05/29 04:25:22     46s] Clock Res. Scaling Factor    : 1.00000 
[05/29 04:25:22     46s] Shrink Factor                : 1.00000
[05/29 04:25:22     46s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/29 04:25:22     46s] Using capacitance table file ...
[05/29 04:25:22     46s] 
[05/29 04:25:22     46s] Trim Metal Layers:
[05/29 04:25:22     46s] LayerId::1 widthSet size::4
[05/29 04:25:22     46s] LayerId::2 widthSet size::4
[05/29 04:25:22     46s] LayerId::3 widthSet size::4
[05/29 04:25:22     46s] LayerId::4 widthSet size::4
[05/29 04:25:22     46s] LayerId::5 widthSet size::4
[05/29 04:25:22     46s] LayerId::6 widthSet size::4
[05/29 04:25:22     46s] LayerId::7 widthSet size::4
[05/29 04:25:22     46s] LayerId::8 widthSet size::4
[05/29 04:25:22     46s] LayerId::9 widthSet size::4
[05/29 04:25:22     46s] LayerId::10 widthSet size::3
[05/29 04:25:22     46s] Updating RC grid for preRoute extraction ...
[05/29 04:25:22     46s] eee: pegSigSF::1.070000
[05/29 04:25:22     46s] Initializing multi-corner capacitance tables ... 
[05/29 04:25:22     46s] Initializing multi-corner resistance tables ...
[05/29 04:25:22     46s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/29 04:25:22     46s] eee: l::2 avDens::0.079333 usedTrk::105.220678 availTrk::1326.315789 sigTrk::105.220678
[05/29 04:25:22     46s] eee: l::3 avDens::0.124326 usedTrk::310.815215 availTrk::2500.000000 sigTrk::310.815215
[05/29 04:25:22     46s] eee: l::4 avDens::0.103541 usedTrk::103.541321 availTrk::1000.000000 sigTrk::103.541321
[05/29 04:25:22     46s] eee: l::5 avDens::0.094780 usedTrk::75.824249 availTrk::800.000000 sigTrk::75.824249
[05/29 04:25:22     46s] eee: l::6 avDens::0.062655 usedTrk::34.460000 availTrk::550.000000 sigTrk::34.460000
[05/29 04:25:22     46s] eee: l::7 avDens::0.035732 usedTrk::2.382143 availTrk::66.666667 sigTrk::2.382143
[05/29 04:25:22     46s] eee: l::8 avDens::0.037200 usedTrk::1.860000 availTrk::50.000000 sigTrk::1.860000
[05/29 04:25:22     46s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/29 04:25:22     46s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/29 04:25:22     46s] {RT default 0 10 10 {4 1} {7 0} {9 0} 3}
[05/29 04:25:22     46s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.271104 uaWl=0.988166 uaWlH=0.344105 aWlH=0.011205 lMod=0 pMax=0.864100 pMod=80 wcR=0.535700 newSi=0.001800 wHLS=1.370624 siPrev=0 viaL=0.000000 crit=0.020916 shortMod=0.104578 fMod=0.005229 
[05/29 04:25:22     46s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2246.031M)
[05/29 04:25:22     46s] Compute RC Scale Done ...
[05/29 04:25:22     46s] **optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1879.8M, totSessionCpu=0:00:46 **
[05/29 04:25:22     46s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/29 04:25:22     46s] #################################################################################
[05/29 04:25:22     46s] # Design Stage: PreRoute
[05/29 04:25:22     46s] # Design Name: des3
[05/29 04:25:22     46s] # Design Mode: 45nm
[05/29 04:25:22     46s] # Analysis Mode: MMMC Non-OCV 
[05/29 04:25:22     46s] # Parasitics Mode: No SPEF/RCDB 
[05/29 04:25:22     46s] # Signoff Settings: SI Off 
[05/29 04:25:22     46s] #################################################################################
[05/29 04:25:22     46s] Calculate delays in BcWc mode...
[05/29 04:25:22     46s] Topological Sorting (REAL = 0:00:00.0, MEM = 2242.1M, InitMEM = 2242.1M)
[05/29 04:25:22     46s] Start delay calculation (fullDC) (1 T). (MEM=2242.13)
[05/29 04:25:22     46s] End AAE Lib Interpolated Model. (MEM=2253.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 04:25:22     46s] Total number of fetched objects 602
[05/29 04:25:22     46s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 04:25:22     46s] End delay calculation. (MEM=2269.34 CPU=0:00:00.1 REAL=0:00:00.0)
[05/29 04:25:22     46s] End delay calculation (fullDC). (MEM=2269.34 CPU=0:00:00.1 REAL=0:00:00.0)
[05/29 04:25:22     46s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2269.3M) ***
[05/29 04:25:22     46s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.5/0:00:01.6 (1.0), totSession cpu/real = 0:00:46.5/0:00:48.1 (1.0), mem = 2269.3M
[05/29 04:25:22     46s] 
[05/29 04:25:22     46s] =============================================================================================
[05/29 04:25:22     46s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.17-s075_1
[05/29 04:25:22     46s] =============================================================================================
[05/29 04:25:22     46s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/29 04:25:22     46s] ---------------------------------------------------------------------------------------------
[05/29 04:25:22     46s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:22     46s] [ ExtractRC              ]      1   0:00:00.1  (   7.4 % )     0:00:00.1 /  0:00:00.1    1.1
[05/29 04:25:22     46s] [ TimingUpdate           ]      4   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.8
[05/29 04:25:22     46s] [ FullDelayCalc          ]      1   0:00:00.2  (  11.7 % )     0:00:00.2 /  0:00:00.2    1.0
[05/29 04:25:22     46s] [ MISC                   ]          0:00:01.2  (  78.6 % )     0:00:01.2 /  0:00:01.2    1.0
[05/29 04:25:22     46s] ---------------------------------------------------------------------------------------------
[05/29 04:25:22     46s]  IncrReplace #1 TOTAL               0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.5    1.0
[05/29 04:25:22     46s] ---------------------------------------------------------------------------------------------
[05/29 04:25:22     46s] 
[05/29 04:25:22     46s] skipped the cell partition in DRV
[05/29 04:25:22     46s] *** Timing NOT met, worst failing slack is -0.470
[05/29 04:25:22     46s] *** Check timing (0:00:00.0)
[05/29 04:25:22     46s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/29 04:25:22     46s] #InfoCS: Num dontuse cells 63, Num usable cells 132
[05/29 04:25:22     46s] optDesignOneStep: Power Flow
[05/29 04:25:22     46s] #InfoCS: Num dontuse cells 63, Num usable cells 132
[05/29 04:25:22     46s] Deleting Lib Analyzer.
[05/29 04:25:22     46s] Begin: GigaOpt Optimization in TNS mode
[05/29 04:25:22     46s] **INFO: Flow update: High effort path group timing met.
[05/29 04:25:22     46s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -lowEffort -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -qftns -ftns -integratedAreaOpt -nonLegalPlaceEcoBumpRecoveryInTNSOpt -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[05/29 04:25:22     46s] Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
[05/29 04:25:22     46s] Info: 1 clock net  excluded from IPO operation.
[05/29 04:25:22     46s] *** TnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:46.6/0:00:48.2 (1.0), mem = 2285.3M
[05/29 04:25:22     46s] **WARN: (IMPOPT-7232):	"setOptMode -powerEffort low" overrides powerEffort from "setDesignMode -powerEffort none"
[05/29 04:25:22     46s] Processing average sequential pin duty cycle 
[05/29 04:25:22     46s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3053837.6
[05/29 04:25:22     46s] (I,S,L,T): worst: NA, NA, 0.0148472, 0.0148472
[05/29 04:25:22     46s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/29 04:25:22     46s] ### Creating PhyDesignMc. totSessionCpu=0:00:46.6 mem=2285.3M
[05/29 04:25:22     46s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/29 04:25:22     46s] OPERPROF: Starting DPlace-Init at level 1, MEM:2285.3M, EPOCH TIME: 1748507122.857868
[05/29 04:25:22     46s] Processing tracks to init pin-track alignment.
[05/29 04:25:22     46s] z: 2, totalTracks: 1
[05/29 04:25:22     46s] z: 4, totalTracks: 1
[05/29 04:25:22     46s] z: 6, totalTracks: 1
[05/29 04:25:22     46s] z: 8, totalTracks: 1
[05/29 04:25:22     46s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/29 04:25:22     46s] All LLGs are deleted
[05/29 04:25:22     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:22     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:22     46s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2285.3M, EPOCH TIME: 1748507122.861740
[05/29 04:25:22     46s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2285.3M, EPOCH TIME: 1748507122.861862
[05/29 04:25:22     46s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2285.3M, EPOCH TIME: 1748507122.862103
[05/29 04:25:22     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:22     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:22     46s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2285.3M, EPOCH TIME: 1748507122.862439
[05/29 04:25:22     46s] Max number of tech site patterns supported in site array is 256.
[05/29 04:25:22     46s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/29 04:25:22     46s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2285.3M, EPOCH TIME: 1748507122.865749
[05/29 04:25:22     46s] After signature check, allow fast init is true, keep pre-filter is true.
[05/29 04:25:22     46s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/29 04:25:22     46s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2285.3M, EPOCH TIME: 1748507122.866044
[05/29 04:25:22     46s] Fast DP-INIT is on for default
[05/29 04:25:22     46s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/29 04:25:22     46s] Atter site array init, number of instance map data is 0.
[05/29 04:25:22     46s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.004, REAL:0.004, MEM:2285.3M, EPOCH TIME: 1748507122.866549
[05/29 04:25:22     46s] 
[05/29 04:25:22     46s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:22     46s] OPERPROF:     Starting CMU at level 3, MEM:2285.3M, EPOCH TIME: 1748507122.866776
[05/29 04:25:22     46s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2285.3M, EPOCH TIME: 1748507122.866918
[05/29 04:25:22     46s] 
[05/29 04:25:22     46s] Bad Lib Cell Checking (CMU) is done! (0)
[05/29 04:25:22     46s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2285.3M, EPOCH TIME: 1748507122.867126
[05/29 04:25:22     46s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2285.3M, EPOCH TIME: 1748507122.867213
[05/29 04:25:22     46s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2285.3M, EPOCH TIME: 1748507122.867578
[05/29 04:25:22     46s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2285.3MB).
[05/29 04:25:22     46s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2285.3M, EPOCH TIME: 1748507122.867842
[05/29 04:25:22     46s] TotalInstCnt at PhyDesignMc Initialization: 403
[05/29 04:25:22     46s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:46.6 mem=2285.3M
[05/29 04:25:22     46s] ### Creating RouteCongInterface, started
[05/29 04:25:22     46s] 
[05/29 04:25:22     46s] Creating Lib Analyzer ...
[05/29 04:25:22     46s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[05/29 04:25:22     46s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[05/29 04:25:22     46s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/29 04:25:22     46s] 
[05/29 04:25:22     46s] {RT default 0 10 10 {4 1} {7 0} {9 0} 3}
[05/29 04:25:23     47s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:47.0 mem=2285.3M
[05/29 04:25:23     47s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:47.0 mem=2285.3M
[05/29 04:25:23     47s] Creating Lib Analyzer, finished. 
[05/29 04:25:23     47s] 
[05/29 04:25:23     47s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[05/29 04:25:23     47s] 
[05/29 04:25:23     47s] #optDebug: {0, 1.000}
[05/29 04:25:23     47s] ### Creating RouteCongInterface, finished
[05/29 04:25:23     47s] {MG  {4 0 1 0.0285714}  {7 0 4.7 0.142857}  {9 0 18.9 0.571429} }
[05/29 04:25:23     47s] ### Creating LA Mngr. totSessionCpu=0:00:47.0 mem=2285.3M
[05/29 04:25:23     47s] ### Creating LA Mngr, finished. totSessionCpu=0:00:47.0 mem=2285.3M
[05/29 04:25:23     47s] *info: 1 clock net excluded
[05/29 04:25:23     47s] *info: 1276 no-driver nets excluded.
[05/29 04:25:23     47s]  unitDynamic=7.868594944854 unitLeakage=7.86859, designSmallDynamic=7.868594944854 designSmallLeakge=7.868594944854 largestInvLkgPwrAreaRatio=0.000004183180 smallCellArea_=2128000.0 
[05/29 04:25:23     47s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.3053837.1
[05/29 04:25:23     47s] PathGroup :  reg2reg  TargetSlack : 0 
[05/29 04:25:23     47s] ** GigaOpt Optimizer WNS Slack -0.470 TNS Slack -50.223 Density 24.98
[05/29 04:25:23     47s] Optimizer TNS Opt
[05/29 04:25:23     47s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.470|-50.223|
|reg2reg   | 0.085|  0.000|
|HEPG      | 0.085|  0.000|
|All Paths |-0.470|-50.223|
+----------+------+-------+

[05/29 04:25:23     47s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2320.4M, EPOCH TIME: 1748507123.347129
[05/29 04:25:23     47s] Found 0 hard placement blockage before merging.
[05/29 04:25:23     47s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2320.4M, EPOCH TIME: 1748507123.347281
[05/29 04:25:23     47s] 
[05/29 04:25:23     47s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2320.4M) ***
[05/29 04:25:23     47s] Deleting 0 temporary hard placement blockage(s).
[05/29 04:25:23     47s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.470|-50.223|
|reg2reg   | 0.085|  0.000|
|HEPG      | 0.085|  0.000|
|All Paths |-0.470|-50.223|
+----------+------+-------+

[05/29 04:25:23     47s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.470|-50.223|
|reg2reg   | 0.085|  0.000|
|HEPG      | 0.085|  0.000|
|All Paths |-0.470|-50.223|
+----------+------+-------+

[05/29 04:25:23     47s] Bottom Preferred Layer:
[05/29 04:25:23     47s] +---------------+------------+----------+
[05/29 04:25:23     47s] |     Layer     |   OPT_LA   |   Rule   |
[05/29 04:25:23     47s] +---------------+------------+----------+
[05/29 04:25:23     47s] | metal4 (z=4)  |          4 | default  |
[05/29 04:25:23     47s] +---------------+------------+----------+
[05/29 04:25:23     47s] Via Pillar Rule:
[05/29 04:25:23     47s]     None
[05/29 04:25:23     47s] 
[05/29 04:25:23     47s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2320.4M) ***
[05/29 04:25:23     47s] 
[05/29 04:25:23     47s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.3053837.1
[05/29 04:25:23     47s] Total-nets :: 474, Stn-nets :: 0, ratio :: 0 %, Total-len 8005.7, Stn-len 0
[05/29 04:25:23     47s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2301.3M, EPOCH TIME: 1748507123.431308
[05/29 04:25:23     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:403).
[05/29 04:25:23     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:23     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:23     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:23     47s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.006, REAL:0.006, MEM:2255.3M, EPOCH TIME: 1748507123.436874
[05/29 04:25:23     47s] TotalInstCnt at PhyDesignMc Destruction: 403
[05/29 04:25:23     47s] (I,S,L,T): worst: NA, NA, 0.0148472, 0.0148472
[05/29 04:25:23     47s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3053837.6
[05/29 04:25:23     47s] *** TnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:00:47.2/0:00:48.7 (1.0), mem = 2255.3M
[05/29 04:25:23     47s] 
[05/29 04:25:23     47s] =============================================================================================
[05/29 04:25:23     47s]  Step TAT Report : TnsOpt #1 / place_opt_design #1                              21.17-s075_1
[05/29 04:25:23     47s] =============================================================================================
[05/29 04:25:23     47s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/29 04:25:23     47s] ---------------------------------------------------------------------------------------------
[05/29 04:25:23     47s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:23     47s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  67.9 % )     0:00:00.4 /  0:00:00.4    1.0
[05/29 04:25:23     47s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:23     47s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.8
[05/29 04:25:23     47s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:23     47s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.4 /  0:00:00.4    1.0
[05/29 04:25:23     47s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:23     47s] [ TransformInit          ]      1   0:00:00.0  (   8.1 % )     0:00:00.0 /  0:00:00.0    1.1
[05/29 04:25:23     47s] [ PowerUnitCalc          ]      1   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    1.0
[05/29 04:25:23     47s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:23     47s] [ MISC                   ]          0:00:00.1  (  16.7 % )     0:00:00.1 /  0:00:00.1    1.0
[05/29 04:25:23     47s] ---------------------------------------------------------------------------------------------
[05/29 04:25:23     47s]  TnsOpt #1 TOTAL                    0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[05/29 04:25:23     47s] ---------------------------------------------------------------------------------------------
[05/29 04:25:23     47s] 
[05/29 04:25:23     47s] End: GigaOpt Optimization in TNS mode
[05/29 04:25:23     47s] *** Timing NOT met, worst failing slack is -0.470
[05/29 04:25:23     47s] *** Check timing (0:00:00.0)
[05/29 04:25:23     47s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/29 04:25:23     47s] #InfoCS: Num dontuse cells 63, Num usable cells 132
[05/29 04:25:23     47s] optDesignOneStep: Power Flow
[05/29 04:25:23     47s] #InfoCS: Num dontuse cells 63, Num usable cells 132
[05/29 04:25:23     47s] Deleting Lib Analyzer.
[05/29 04:25:23     47s] Begin: GigaOpt Optimization in WNS mode
[05/29 04:25:23     47s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[05/29 04:25:23     47s] Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
[05/29 04:25:23     47s] Info: 1 clock net  excluded from IPO operation.
[05/29 04:25:23     47s] *** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:47.2/0:00:48.8 (1.0), mem = 2255.3M
[05/29 04:25:23     47s] **WARN: (IMPOPT-7232):	"setOptMode -powerEffort low" overrides powerEffort from "setDesignMode -powerEffort none"
[05/29 04:25:23     47s] Processing average sequential pin duty cycle 
[05/29 04:25:23     47s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3053837.7
[05/29 04:25:23     47s] (I,S,L,T): worst: NA, NA, 0.0148472, 0.0148472
[05/29 04:25:23     47s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/29 04:25:23     47s] ### Creating PhyDesignMc. totSessionCpu=0:00:47.2 mem=2255.3M
[05/29 04:25:23     47s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/29 04:25:23     47s] OPERPROF: Starting DPlace-Init at level 1, MEM:2255.3M, EPOCH TIME: 1748507123.469881
[05/29 04:25:23     47s] Processing tracks to init pin-track alignment.
[05/29 04:25:23     47s] z: 2, totalTracks: 1
[05/29 04:25:23     47s] z: 4, totalTracks: 1
[05/29 04:25:23     47s] z: 6, totalTracks: 1
[05/29 04:25:23     47s] z: 8, totalTracks: 1
[05/29 04:25:23     47s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/29 04:25:23     47s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2255.3M, EPOCH TIME: 1748507123.473320
[05/29 04:25:23     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:23     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:23     47s] 
[05/29 04:25:23     47s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:23     47s] OPERPROF:     Starting CMU at level 3, MEM:2255.3M, EPOCH TIME: 1748507123.477150
[05/29 04:25:23     47s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2255.3M, EPOCH TIME: 1748507123.477306
[05/29 04:25:23     47s] 
[05/29 04:25:23     47s] Bad Lib Cell Checking (CMU) is done! (0)
[05/29 04:25:23     47s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2255.3M, EPOCH TIME: 1748507123.477565
[05/29 04:25:23     47s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2255.3M, EPOCH TIME: 1748507123.477678
[05/29 04:25:23     47s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2255.3M, EPOCH TIME: 1748507123.478003
[05/29 04:25:23     47s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2255.3MB).
[05/29 04:25:23     47s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.008, MEM:2255.3M, EPOCH TIME: 1748507123.478280
[05/29 04:25:23     47s] TotalInstCnt at PhyDesignMc Initialization: 403
[05/29 04:25:23     47s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:47.2 mem=2255.3M
[05/29 04:25:23     47s] ### Creating RouteCongInterface, started
[05/29 04:25:23     47s] 
[05/29 04:25:23     47s] Creating Lib Analyzer ...
[05/29 04:25:23     47s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[05/29 04:25:23     47s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[05/29 04:25:23     47s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/29 04:25:23     47s] 
[05/29 04:25:23     47s] {RT default 0 10 10 {4 1} {7 0} {9 0} 3}
[05/29 04:25:23     47s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:47.6 mem=2257.4M
[05/29 04:25:23     47s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:47.6 mem=2257.4M
[05/29 04:25:23     47s] Creating Lib Analyzer, finished. 
[05/29 04:25:23     47s] 
[05/29 04:25:23     47s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[05/29 04:25:23     47s] 
[05/29 04:25:23     47s] #optDebug: {0, 1.000}
[05/29 04:25:23     47s] ### Creating RouteCongInterface, finished
[05/29 04:25:23     47s] {MG  {4 0 1 0.0285714}  {7 0 4.7 0.142857}  {9 0 18.9 0.571429} }
[05/29 04:25:23     47s] ### Creating LA Mngr. totSessionCpu=0:00:47.6 mem=2257.4M
[05/29 04:25:23     47s] ### Creating LA Mngr, finished. totSessionCpu=0:00:47.6 mem=2257.4M
[05/29 04:25:23     47s] *info: 1 clock net excluded
[05/29 04:25:23     47s] *info: 1276 no-driver nets excluded.
[05/29 04:25:23     47s]  unitDynamic=7.925204648167 unitLeakage=7.9252, designSmallDynamic=7.925204648167 designSmallLeakge=7.925204648167 largestInvLkgPwrAreaRatio=0.000004213275 smallCellArea_=2128000.0 
[05/29 04:25:23     47s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.3053837.2
[05/29 04:25:23     47s] PathGroup :  reg2reg  TargetSlack : 0.0331 
[05/29 04:25:23     47s] ** GigaOpt Optimizer WNS Slack -0.470 TNS Slack -50.223 Density 24.98
[05/29 04:25:23     47s] Optimizer WNS Pass 0
[05/29 04:25:23     47s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.470|-50.223|
|reg2reg   | 0.085|  0.000|
|HEPG      | 0.085|  0.000|
|All Paths |-0.470|-50.223|
+----------+------+-------+

[05/29 04:25:23     47s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2314.6M, EPOCH TIME: 1748507123.916922
[05/29 04:25:23     47s] Found 0 hard placement blockage before merging.
[05/29 04:25:23     47s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2314.6M, EPOCH TIME: 1748507123.917073
[05/29 04:25:23     47s] Active Path Group: default 
[05/29 04:25:23     47s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------+
[05/29 04:25:23     47s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|   End Point    |
[05/29 04:25:23     47s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------+
[05/29 04:25:24     47s] |  -0.470|   -0.470| -50.223|  -50.223|   24.98%|   0:00:01.0| 2314.6M|     worst|  default| R_reg_14_/D    |
[05/29 04:25:24     47s] |  -0.366|   -0.366| -40.934|  -40.934|   24.95%|   0:00:00.0| 2350.7M|     worst|  default| L_reg_25_/D    |
[05/29 04:25:24     47s] |  -0.334|   -0.334| -33.647|  -33.647|   24.97%|   0:00:00.0| 2350.7M|     worst|  default| R_reg_14_/D    |
[05/29 04:25:24     47s] |  -0.286|   -0.286| -31.356|  -31.356|   24.97%|   0:00:00.0| 2353.2M|     worst|  default| L_reg_9_/D     |
[05/29 04:25:24     48s] |  -0.270|   -0.270| -29.667|  -29.667|   25.03%|   0:00:00.0| 2354.7M|     worst|  default| L_reg_9_/D     |
[05/29 04:25:24     48s] |  -0.249|   -0.249| -29.174|  -29.174|   25.06%|   0:00:00.0| 2354.7M|     worst|  default| L_reg_14_/D    |
[05/29 04:25:24     48s] |  -0.224|   -0.224| -23.374|  -23.374|   25.08%|   0:00:00.0| 2356.2M|     worst|  default| L_reg_9_/D     |
[05/29 04:25:24     48s] |  -0.205|   -0.205| -22.858|  -22.858|   25.10%|   0:00:00.0| 2357.7M|     worst|  default| R_reg_14_/D    |
[05/29 04:25:24     48s] |  -0.174|   -0.174| -18.795|  -18.795|   25.17%|   0:00:00.0| 2376.8M|     worst|  default| R_reg_13_/D    |
[05/29 04:25:25     49s] |  -0.167|   -0.167| -18.548|  -18.548|   24.72%|   0:00:01.0| 2376.8M|     worst|  default| R_reg_13_/D    |
[05/29 04:25:26     49s] |  -0.097|   -0.097|  -9.291|   -9.291|   24.75%|   0:00:01.0| 2376.8M|     worst|  default| R_reg_13_/D    |
[05/29 04:25:26     49s] |  -0.091|   -0.091|  -8.674|   -8.674|   24.81%|   0:00:00.0| 2376.8M|     worst|  default| R_reg_13_/D    |
[05/29 04:25:26     50s] |  -0.086|   -0.086|  -6.266|   -6.266|   24.92%|   0:00:00.0| 2376.8M|     worst|  default| R_reg_15_/D    |
[05/29 04:25:26     50s] |  -0.061|   -0.061|  -3.163|   -3.163|   24.96%|   0:00:00.0| 2376.8M|     worst|  default| R_reg_15_/D    |
[05/29 04:25:26     50s] |  -0.038|   -0.038|  -1.890|   -1.890|   25.02%|   0:00:00.0| 2376.8M|     worst|  default| R_reg_6_/D     |
[05/29 04:25:26     50s] |  -0.029|   -0.029|  -1.178|   -1.178|   25.13%|   0:00:00.0| 2376.8M|     worst|  default| R_reg_5_/D     |
[05/29 04:25:26     50s] |  -0.029|   -0.029|  -1.128|   -1.128|   25.22%|   0:00:00.0| 2376.8M|     worst|  default| R_reg_5_/D     |
[05/29 04:25:27     50s] |  -0.025|   -0.025|  -0.497|   -0.497|   25.34%|   0:00:01.0| 2376.8M|     worst|  default| R_reg_3_/D     |
[05/29 04:25:27     50s] |  -0.013|   -0.013|  -0.098|   -0.098|   25.40%|   0:00:00.0| 2376.8M|     worst|  default| R_reg_12_/D    |
[05/29 04:25:27     51s] |  -0.004|   -0.004|  -0.025|   -0.025|   25.60%|   0:00:00.0| 2376.8M|     worst|  default| R_reg_14_/D    |
[05/29 04:25:27     51s] |  -0.000|   -0.000|  -0.001|   -0.001|   25.76%|   0:00:00.0| 2395.8M|     worst|  default| R_reg_14_/D    |
[05/29 04:25:29     52s] |  -0.002|   -0.002|  -0.003|   -0.003|   26.39%|   0:00:02.0| 2395.8M|     worst|  default| R_reg_14_/D    |
[05/29 04:25:29     52s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------+
[05/29 04:25:29     52s] 
[05/29 04:25:29     52s] *** Finish Core Optimize Step (cpu=0:00:05.1 real=0:00:06.0 mem=2395.8M) ***
[05/29 04:25:29     52s] 
[05/29 04:25:29     52s] *** Finished Optimize Step Cumulative (cpu=0:00:05.1 real=0:00:06.0 mem=2395.8M) ***
[05/29 04:25:29     52s] Deleting 0 temporary hard placement blockage(s).
[05/29 04:25:29     52s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.002|-0.003|
|reg2reg   | 0.112| 0.000|
|HEPG      | 0.112| 0.000|
|All Paths |-0.002|-0.003|
+----------+------+------+

[05/29 04:25:29     52s] ** GigaOpt Optimizer WNS Slack -0.002 TNS Slack -0.003 Density 26.39
[05/29 04:25:29     52s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3053837.1
[05/29 04:25:29     52s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2395.8M, EPOCH TIME: 1748507129.184798
[05/29 04:25:29     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:422).
[05/29 04:25:29     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:29     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:29     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:29     52s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.012, REAL:0.012, MEM:2357.8M, EPOCH TIME: 1748507129.196393
[05/29 04:25:29     52s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2357.8M, EPOCH TIME: 1748507129.196756
[05/29 04:25:29     52s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2357.8M, EPOCH TIME: 1748507129.196955
[05/29 04:25:29     52s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2357.8M, EPOCH TIME: 1748507129.201352
[05/29 04:25:29     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:29     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:29     52s] 
[05/29 04:25:29     52s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:29     52s] OPERPROF:       Starting CMU at level 4, MEM:2357.8M, EPOCH TIME: 1748507129.208310
[05/29 04:25:29     52s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2357.8M, EPOCH TIME: 1748507129.208590
[05/29 04:25:29     52s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.007, REAL:0.008, MEM:2357.8M, EPOCH TIME: 1748507129.208862
[05/29 04:25:29     52s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2357.8M, EPOCH TIME: 1748507129.208976
[05/29 04:25:29     52s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2357.8M, EPOCH TIME: 1748507129.209358
[05/29 04:25:29     52s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.013, REAL:0.013, MEM:2357.8M, EPOCH TIME: 1748507129.209697
[05/29 04:25:29     52s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.013, REAL:0.013, MEM:2357.8M, EPOCH TIME: 1748507129.209802
[05/29 04:25:29     52s] TDRefine: refinePlace mode is spiral
[05/29 04:25:29     52s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3053837.4
[05/29 04:25:29     52s] OPERPROF: Starting RefinePlace at level 1, MEM:2357.8M, EPOCH TIME: 1748507129.209962
[05/29 04:25:29     52s] *** Starting refinePlace (0:00:52.9 mem=2357.8M) ***
[05/29 04:25:29     52s] Total net bbox length = 7.224e+03 (4.693e+03 2.531e+03) (ext = 4.583e+03)
[05/29 04:25:29     52s] 
[05/29 04:25:29     52s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:29     52s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/29 04:25:29     52s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[05/29 04:25:29     52s] Type 'man IMPSP-5140' for more detail.
[05/29 04:25:29     52s] **WARN: (IMPSP-315):	Found 422 instances insts with no PG Term connections.
[05/29 04:25:29     52s] Type 'man IMPSP-315' for more detail.
[05/29 04:25:29     52s] (I)      Default pattern map key = des3_default.
[05/29 04:25:29     52s] (I)      Default pattern map key = des3_default.
[05/29 04:25:29     52s] 
[05/29 04:25:29     52s] Starting Small incrNP...
[05/29 04:25:29     52s] User Input Parameters:
[05/29 04:25:29     52s] - Congestion Driven    : Off
[05/29 04:25:29     52s] - Timing Driven        : Off
[05/29 04:25:29     52s] - Area-Violation Based : Off
[05/29 04:25:29     52s] - Start Rollback Level : -5
[05/29 04:25:29     52s] - Legalized            : On
[05/29 04:25:29     52s] - Window Based         : Off
[05/29 04:25:29     52s] - eDen incr mode       : Off
[05/29 04:25:29     52s] - Small incr mode      : On
[05/29 04:25:29     52s] 
[05/29 04:25:29     52s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2357.8M, EPOCH TIME: 1748507129.215108
[05/29 04:25:29     52s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2357.8M, EPOCH TIME: 1748507129.215426
[05/29 04:25:29     52s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.001, REAL:0.001, MEM:2357.8M, EPOCH TIME: 1748507129.216027
[05/29 04:25:29     52s] default core: bins with density > 0.750 =  4.00 % ( 1 / 25 )
[05/29 04:25:29     52s] Density distribution unevenness ratio = 39.059%
[05/29 04:25:29     52s] Density distribution unevenness ratio (U70) = 2.668%
[05/29 04:25:29     52s] Density distribution unevenness ratio (U80) = 0.026%
[05/29 04:25:29     52s] Density distribution unevenness ratio (U90) = 0.000%
[05/29 04:25:29     52s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.001, REAL:0.001, MEM:2357.8M, EPOCH TIME: 1748507129.216272
[05/29 04:25:29     52s] cost 0.801351, thresh 1.000000
[05/29 04:25:29     52s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2357.8M)
[05/29 04:25:29     52s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[05/29 04:25:29     52s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2357.8M, EPOCH TIME: 1748507129.216555
[05/29 04:25:29     52s] Starting refinePlace ...
[05/29 04:25:29     52s] (I)      Default pattern map key = des3_default.
[05/29 04:25:29     52s] Rule aware DDP is turned off due to no Spiral.
[05/29 04:25:29     52s] Rule aware DDP is turned off.
[05/29 04:25:29     52s] (I)      Default pattern map key = des3_default.
[05/29 04:25:29     52s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2357.8M, EPOCH TIME: 1748507129.220097
[05/29 04:25:29     52s] DDP initSite1 nrRow 44 nrJob 44
[05/29 04:25:29     52s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2357.8M, EPOCH TIME: 1748507129.220222
[05/29 04:25:29     52s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2357.8M, EPOCH TIME: 1748507129.220342
[05/29 04:25:29     52s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2357.8M, EPOCH TIME: 1748507129.220426
[05/29 04:25:29     52s] DDP markSite nrRow 44 nrJob 44
[05/29 04:25:29     52s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2357.8M, EPOCH TIME: 1748507129.220558
[05/29 04:25:29     52s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:2357.8M, EPOCH TIME: 1748507129.220639
[05/29 04:25:29     52s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2357.8M, EPOCH TIME: 1748507129.220963
[05/29 04:25:29     52s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2357.8M, EPOCH TIME: 1748507129.221045
[05/29 04:25:29     52s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:2357.8M, EPOCH TIME: 1748507129.221395
[05/29 04:25:29     52s] ** Cut row section cpu time 0:00:00.0.
[05/29 04:25:29     52s]  ** Cut row section real time 0:00:00.0.
[05/29 04:25:29     52s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.001, REAL:0.001, MEM:2357.8M, EPOCH TIME: 1748507129.221511
[05/29 04:25:29     52s]   Spread Effort: high, pre-route mode, useDDP on.
[05/29 04:25:29     52s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2357.8MB) @(0:00:53.0 - 0:00:53.0).
[05/29 04:25:29     52s] Move report: preRPlace moves 68 insts, mean move: 1.04 um, max move: 6.41 um 
[05/29 04:25:29     52s] 	Max move on inst (FE_RC_17_0): (1.52, 60.20) --> (5.13, 57.40)
[05/29 04:25:29     52s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[05/29 04:25:29     52s] Move report: Detail placement moves 68 insts, mean move: 1.04 um, max move: 6.41 um 
[05/29 04:25:29     52s] 	Max move on inst (FE_RC_17_0): (1.52, 60.20) --> (5.13, 57.40)
[05/29 04:25:29     52s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2357.8MB
[05/29 04:25:29     52s] Statistics of distance of Instance movement in refine placement:
[05/29 04:25:29     52s]   maximum (X+Y) =         6.41 um
[05/29 04:25:29     52s]   inst (FE_RC_17_0) with max move: (1.52, 60.2) -> (5.13, 57.4)
[05/29 04:25:29     52s]   mean    (X+Y) =         1.04 um
[05/29 04:25:29     52s] Summary Report:
[05/29 04:25:29     52s] Instances move: 68 (out of 422 movable)
[05/29 04:25:29     52s] Instances flipped: 0
[05/29 04:25:29     52s] Mean displacement: 1.04 um
[05/29 04:25:29     52s] Max displacement: 6.41 um (Instance: FE_RC_17_0) (1.52, 60.2) -> (5.13, 57.4)
[05/29 04:25:29     52s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[05/29 04:25:29     52s] Total instances moved : 68
[05/29 04:25:29     52s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.009, REAL:0.009, MEM:2357.8M, EPOCH TIME: 1748507129.225690
[05/29 04:25:29     52s] Total net bbox length = 7.273e+03 (4.726e+03 2.547e+03) (ext = 4.593e+03)
[05/29 04:25:29     52s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2357.8MB
[05/29 04:25:29     52s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2357.8MB) @(0:00:52.9 - 0:00:53.0).
[05/29 04:25:29     52s] *** Finished refinePlace (0:00:53.0 mem=2357.8M) ***
[05/29 04:25:29     52s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3053837.4
[05/29 04:25:29     52s] OPERPROF: Finished RefinePlace at level 1, CPU:0.016, REAL:0.016, MEM:2357.8M, EPOCH TIME: 1748507129.226316
[05/29 04:25:29     52s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2357.8M, EPOCH TIME: 1748507129.231186
[05/29 04:25:29     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:29     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:29     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:29     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:29     52s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:2357.8M, EPOCH TIME: 1748507129.235036
[05/29 04:25:29     52s] *** maximum move = 6.41 um ***
[05/29 04:25:29     52s] *** Finished re-routing un-routed nets (2357.8M) ***
[05/29 04:25:29     52s] OPERPROF: Starting DPlace-Init at level 1, MEM:2357.8M, EPOCH TIME: 1748507129.238651
[05/29 04:25:29     52s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2357.8M, EPOCH TIME: 1748507129.241266
[05/29 04:25:29     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:29     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:29     52s] 
[05/29 04:25:29     52s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:29     52s] OPERPROF:     Starting CMU at level 3, MEM:2357.8M, EPOCH TIME: 1748507129.244880
[05/29 04:25:29     52s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2357.8M, EPOCH TIME: 1748507129.245039
[05/29 04:25:29     52s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2357.8M, EPOCH TIME: 1748507129.245226
[05/29 04:25:29     52s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2357.8M, EPOCH TIME: 1748507129.245311
[05/29 04:25:29     52s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2357.8M, EPOCH TIME: 1748507129.245579
[05/29 04:25:29     52s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.007, MEM:2357.8M, EPOCH TIME: 1748507129.245795
[05/29 04:25:29     52s] 
[05/29 04:25:29     52s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2357.8M) ***
[05/29 04:25:29     52s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3053837.1
[05/29 04:25:29     52s] ** GigaOpt Optimizer WNS Slack -0.002 TNS Slack -0.003 Density 26.39
[05/29 04:25:29     52s] Optimizer WNS Pass 1
[05/29 04:25:29     52s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.002|-0.003|
|reg2reg   | 0.112| 0.000|
|HEPG      | 0.112| 0.000|
|All Paths |-0.002|-0.003|
+----------+------+------+

[05/29 04:25:29     52s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2357.8M, EPOCH TIME: 1748507129.253287
[05/29 04:25:29     52s] Found 0 hard placement blockage before merging.
[05/29 04:25:29     52s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2357.8M, EPOCH TIME: 1748507129.253425
[05/29 04:25:29     53s] Active Path Group: default 
[05/29 04:25:29     53s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------+
[05/29 04:25:29     53s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|   End Point    |
[05/29 04:25:29     53s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------+
[05/29 04:25:29     53s] |  -0.002|   -0.002|  -0.003|   -0.003|   26.39%|   0:00:00.0| 2357.8M|     worst|  default| R_reg_14_/D    |
[05/29 04:25:30     53s] |   0.014|    0.014|   0.000|    0.000|   26.34%|   0:00:01.0| 2360.3M|     worst|  default| R_reg_14_/D    |
[05/29 04:25:32     56s] |   0.011|    0.011|   0.000|    0.000|   26.65%|   0:00:02.0| 2360.3M|     worst|  default| R_reg_14_/D    |
[05/29 04:25:32     56s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------+
[05/29 04:25:32     56s] 
[05/29 04:25:32     56s] *** Finish Core Optimize Step (cpu=0:00:03.0 real=0:00:03.0 mem=2360.3M) ***
[05/29 04:25:32     56s] 
[05/29 04:25:32     56s] *** Finished Optimize Step Cumulative (cpu=0:00:03.0 real=0:00:03.0 mem=2360.3M) ***
[05/29 04:25:32     56s] Deleting 0 temporary hard placement blockage(s).
[05/29 04:25:32     56s] OptDebug: End of Optimizer WNS Pass 1:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.011|0.000|
|reg2reg   |0.115|0.000|
|HEPG      |0.115|0.000|
|All Paths |0.011|0.000|
+----------+-----+-----+

[05/29 04:25:32     56s] ** GigaOpt Optimizer WNS Slack 0.011 TNS Slack 0.000 Density 26.65
[05/29 04:25:32     56s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3053837.2
[05/29 04:25:32     56s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2360.3M, EPOCH TIME: 1748507132.360096
[05/29 04:25:32     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:425).
[05/29 04:25:32     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:32     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:32     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:32     56s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.006, REAL:0.006, MEM:2358.3M, EPOCH TIME: 1748507132.366306
[05/29 04:25:32     56s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2358.3M, EPOCH TIME: 1748507132.366569
[05/29 04:25:32     56s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2358.3M, EPOCH TIME: 1748507132.366724
[05/29 04:25:32     56s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2358.3M, EPOCH TIME: 1748507132.369787
[05/29 04:25:32     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:32     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:32     56s] 
[05/29 04:25:32     56s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:32     56s] OPERPROF:       Starting CMU at level 4, MEM:2358.3M, EPOCH TIME: 1748507132.373618
[05/29 04:25:32     56s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2358.3M, EPOCH TIME: 1748507132.373808
[05/29 04:25:32     56s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.004, REAL:0.004, MEM:2358.3M, EPOCH TIME: 1748507132.374019
[05/29 04:25:32     56s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2358.3M, EPOCH TIME: 1748507132.374108
[05/29 04:25:32     56s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2358.3M, EPOCH TIME: 1748507132.374425
[05/29 04:25:32     56s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.008, REAL:0.008, MEM:2358.3M, EPOCH TIME: 1748507132.374653
[05/29 04:25:32     56s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.008, REAL:0.008, MEM:2358.3M, EPOCH TIME: 1748507132.374732
[05/29 04:25:32     56s] TDRefine: refinePlace mode is spiral
[05/29 04:25:32     56s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3053837.5
[05/29 04:25:32     56s] OPERPROF: Starting RefinePlace at level 1, MEM:2358.3M, EPOCH TIME: 1748507132.374858
[05/29 04:25:32     56s] *** Starting refinePlace (0:00:56.0 mem=2358.3M) ***
[05/29 04:25:32     56s] Total net bbox length = 7.271e+03 (4.719e+03 2.552e+03) (ext = 4.593e+03)
[05/29 04:25:32     56s] 
[05/29 04:25:32     56s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:32     56s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/29 04:25:32     56s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[05/29 04:25:32     56s] Type 'man IMPSP-5140' for more detail.
[05/29 04:25:32     56s] **WARN: (IMPSP-315):	Found 425 instances insts with no PG Term connections.
[05/29 04:25:32     56s] Type 'man IMPSP-315' for more detail.
[05/29 04:25:32     56s] (I)      Default pattern map key = des3_default.
[05/29 04:25:32     56s] (I)      Default pattern map key = des3_default.
[05/29 04:25:32     56s] 
[05/29 04:25:32     56s] Starting Small incrNP...
[05/29 04:25:32     56s] User Input Parameters:
[05/29 04:25:32     56s] - Congestion Driven    : Off
[05/29 04:25:32     56s] - Timing Driven        : Off
[05/29 04:25:32     56s] - Area-Violation Based : Off
[05/29 04:25:32     56s] - Start Rollback Level : -5
[05/29 04:25:32     56s] - Legalized            : On
[05/29 04:25:32     56s] - Window Based         : Off
[05/29 04:25:32     56s] - eDen incr mode       : Off
[05/29 04:25:32     56s] - Small incr mode      : On
[05/29 04:25:32     56s] 
[05/29 04:25:32     56s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2358.3M, EPOCH TIME: 1748507132.378727
[05/29 04:25:32     56s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2358.3M, EPOCH TIME: 1748507132.378944
[05/29 04:25:32     56s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:2358.3M, EPOCH TIME: 1748507132.379385
[05/29 04:25:32     56s] default core: bins with density > 0.750 =  4.00 % ( 1 / 25 )
[05/29 04:25:32     56s] Density distribution unevenness ratio = 38.770%
[05/29 04:25:32     56s] Density distribution unevenness ratio (U70) = 2.773%
[05/29 04:25:32     56s] Density distribution unevenness ratio (U80) = 0.000%
[05/29 04:25:32     56s] Density distribution unevenness ratio (U90) = 0.000%
[05/29 04:25:32     56s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.001, REAL:0.001, MEM:2358.3M, EPOCH TIME: 1748507132.379531
[05/29 04:25:32     56s] cost 0.798649, thresh 1.000000
[05/29 04:25:32     56s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2358.3M)
[05/29 04:25:32     56s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[05/29 04:25:32     56s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2358.3M, EPOCH TIME: 1748507132.379780
[05/29 04:25:32     56s] Starting refinePlace ...
[05/29 04:25:32     56s] (I)      Default pattern map key = des3_default.
[05/29 04:25:32     56s] One DDP V2 for no tweak run.
[05/29 04:25:32     56s] (I)      Default pattern map key = des3_default.
[05/29 04:25:32     56s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2358.3M, EPOCH TIME: 1748507132.383215
[05/29 04:25:32     56s] DDP initSite1 nrRow 44 nrJob 44
[05/29 04:25:32     56s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2358.3M, EPOCH TIME: 1748507132.383331
[05/29 04:25:32     56s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2358.3M, EPOCH TIME: 1748507132.383441
[05/29 04:25:32     56s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2358.3M, EPOCH TIME: 1748507132.383525
[05/29 04:25:32     56s] DDP markSite nrRow 44 nrJob 44
[05/29 04:25:32     56s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2358.3M, EPOCH TIME: 1748507132.383654
[05/29 04:25:32     56s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:2358.3M, EPOCH TIME: 1748507132.383738
[05/29 04:25:32     56s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/29 04:25:32     56s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2358.3M, EPOCH TIME: 1748507132.384264
[05/29 04:25:32     56s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2358.3M, EPOCH TIME: 1748507132.384347
[05/29 04:25:32     56s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:2358.3M, EPOCH TIME: 1748507132.384672
[05/29 04:25:32     56s] ** Cut row section cpu time 0:00:00.0.
[05/29 04:25:32     56s]  ** Cut row section real time 0:00:00.0.
[05/29 04:25:32     56s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.001, REAL:0.001, MEM:2358.3M, EPOCH TIME: 1748507132.384783
[05/29 04:25:32     56s]   Spread Effort: high, pre-route mode, useDDP on.
[05/29 04:25:32     56s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2358.3MB) @(0:00:56.0 - 0:00:56.0).
[05/29 04:25:32     56s] Move report: preRPlace moves 46 insts, mean move: 0.43 um, max move: 0.95 um 
[05/29 04:25:32     56s] 	Max move on inst (FE_RC_40_0): (1.14, 58.80) --> (2.09, 58.80)
[05/29 04:25:32     56s] 	Length: 13 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AND4_X4
[05/29 04:25:32     56s] wireLenOptFixPriorityInst 0 inst fixed
[05/29 04:25:32     56s] 
[05/29 04:25:32     56s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/29 04:25:32     56s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f26a9377af8.
[05/29 04:25:32     56s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[05/29 04:25:32     56s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/29 04:25:32     56s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/29 04:25:32     56s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/29 04:25:32     56s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2342.3MB) @(0:00:56.0 - 0:00:56.1).
[05/29 04:25:32     56s] Move report: Detail placement moves 46 insts, mean move: 0.43 um, max move: 0.95 um 
[05/29 04:25:32     56s] 	Max move on inst (FE_RC_40_0): (1.14, 58.80) --> (2.09, 58.80)
[05/29 04:25:32     56s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2342.3MB
[05/29 04:25:32     56s] Statistics of distance of Instance movement in refine placement:
[05/29 04:25:32     56s]   maximum (X+Y) =         0.95 um
[05/29 04:25:32     56s]   inst (FE_RC_40_0) with max move: (1.14, 58.8) -> (2.09, 58.8)
[05/29 04:25:32     56s]   mean    (X+Y) =         0.43 um
[05/29 04:25:32     56s] Total instances flipped for legalization: 2
[05/29 04:25:32     56s] Summary Report:
[05/29 04:25:32     56s] Instances move: 46 (out of 425 movable)
[05/29 04:25:32     56s] Instances flipped: 2
[05/29 04:25:32     56s] Mean displacement: 0.43 um
[05/29 04:25:32     56s] Max displacement: 0.95 um (Instance: FE_RC_40_0) (1.14, 58.8) -> (2.09, 58.8)
[05/29 04:25:32     56s] 	Length: 13 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AND4_X4
[05/29 04:25:32     56s] Total instances moved : 46
[05/29 04:25:32     56s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.024, REAL:0.022, MEM:2342.3M, EPOCH TIME: 1748507132.402171
[05/29 04:25:32     56s] Total net bbox length = 7.273e+03 (4.722e+03 2.551e+03) (ext = 4.591e+03)
[05/29 04:25:32     56s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2342.3MB
[05/29 04:25:32     56s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2342.3MB) @(0:00:56.0 - 0:00:56.1).
[05/29 04:25:32     56s] *** Finished refinePlace (0:00:56.1 mem=2342.3M) ***
[05/29 04:25:32     56s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3053837.5
[05/29 04:25:32     56s] OPERPROF: Finished RefinePlace at level 1, CPU:0.029, REAL:0.028, MEM:2342.3M, EPOCH TIME: 1748507132.402800
[05/29 04:25:32     56s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2342.3M, EPOCH TIME: 1748507132.407888
[05/29 04:25:32     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:425).
[05/29 04:25:32     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:32     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:32     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:32     56s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:2342.3M, EPOCH TIME: 1748507132.412086
[05/29 04:25:32     56s] *** maximum move = 0.95 um ***
[05/29 04:25:32     56s] *** Finished re-routing un-routed nets (2342.3M) ***
[05/29 04:25:32     56s] OPERPROF: Starting DPlace-Init at level 1, MEM:2342.3M, EPOCH TIME: 1748507132.415912
[05/29 04:25:32     56s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2342.3M, EPOCH TIME: 1748507132.418798
[05/29 04:25:32     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:32     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:32     56s] 
[05/29 04:25:32     56s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:32     56s] OPERPROF:     Starting CMU at level 3, MEM:2342.3M, EPOCH TIME: 1748507132.422425
[05/29 04:25:32     56s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2342.3M, EPOCH TIME: 1748507132.422586
[05/29 04:25:32     56s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2342.3M, EPOCH TIME: 1748507132.422768
[05/29 04:25:32     56s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2342.3M, EPOCH TIME: 1748507132.422854
[05/29 04:25:32     56s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2358.3M, EPOCH TIME: 1748507132.423540
[05/29 04:25:32     56s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.008, MEM:2358.3M, EPOCH TIME: 1748507132.423771
[05/29 04:25:32     56s] 
[05/29 04:25:32     56s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2358.3M) ***
[05/29 04:25:32     56s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3053837.2
[05/29 04:25:32     56s] ** GigaOpt Optimizer WNS Slack 0.011 TNS Slack 0.000 Density 26.65
[05/29 04:25:32     56s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.011|0.000|
|reg2reg   |0.115|0.000|
|HEPG      |0.115|0.000|
|All Paths |0.011|0.000|
+----------+-----+-----+

[05/29 04:25:32     56s] Bottom Preferred Layer:
[05/29 04:25:32     56s] +---------------+------------+----------+
[05/29 04:25:32     56s] |     Layer     |   OPT_LA   |   Rule   |
[05/29 04:25:32     56s] +---------------+------------+----------+
[05/29 04:25:32     56s] | metal4 (z=4)  |         10 | default  |
[05/29 04:25:32     56s] +---------------+------------+----------+
[05/29 04:25:32     56s] Via Pillar Rule:
[05/29 04:25:32     56s]     None
[05/29 04:25:32     56s] 
[05/29 04:25:32     56s] *** Finish pre-CTS Setup Fixing (cpu=0:00:08.4 real=0:00:09.0 mem=2358.3M) ***
[05/29 04:25:32     56s] 
[05/29 04:25:32     56s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.3053837.2
[05/29 04:25:32     56s] Total-nets :: 496, Stn-nets :: 73, ratio :: 14.7177 %, Total-len 8090.09, Stn-len 977.341
[05/29 04:25:32     56s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2339.3M, EPOCH TIME: 1748507132.440014
[05/29 04:25:32     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:32     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:32     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:32     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:32     56s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.006, REAL:0.007, MEM:2276.3M, EPOCH TIME: 1748507132.446526
[05/29 04:25:32     56s] TotalInstCnt at PhyDesignMc Destruction: 425
[05/29 04:25:32     56s] (I,S,L,T): worst: NA, NA, 0.0151259, 0.0151259
[05/29 04:25:32     56s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3053837.7
[05/29 04:25:32     56s] *** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:08.9/0:00:09.0 (1.0), totSession cpu/real = 0:00:56.1/0:00:57.8 (1.0), mem = 2276.3M
[05/29 04:25:32     56s] 
[05/29 04:25:32     56s] =============================================================================================
[05/29 04:25:32     56s]  Step TAT Report : WnsOpt #1 / place_opt_design #1                              21.17-s075_1
[05/29 04:25:32     56s] =============================================================================================
[05/29 04:25:32     56s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/29 04:25:32     56s] ---------------------------------------------------------------------------------------------
[05/29 04:25:32     56s] [ SlackTraversorInit     ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:32     56s] [ LibAnalyzerInit        ]      1   0:00:00.4  (   4.0 % )     0:00:00.4 /  0:00:00.4    1.0
[05/29 04:25:32     56s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:32     56s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[05/29 04:25:32     56s] [ PlacerPlacementInit    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:32     56s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[05/29 04:25:32     56s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:32     56s] [ TransformInit          ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[05/29 04:25:32     56s] [ OptimizationStep       ]      2   0:00:00.0  (   0.3 % )     0:00:08.2 /  0:00:08.1    1.0
[05/29 04:25:32     56s] [ OptSingleIteration     ]     40   0:00:00.1  (   1.2 % )     0:00:08.2 /  0:00:08.1    1.0
[05/29 04:25:32     56s] [ OptGetWeight           ]     40   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.6
[05/29 04:25:32     56s] [ OptEval                ]     40   0:00:06.7  (  74.2 % )     0:00:06.7 /  0:00:06.7    1.0
[05/29 04:25:32     56s] [ OptCommit              ]     40   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.0    0.6
[05/29 04:25:32     56s] [ PostCommitDelayUpdate  ]     40   0:00:00.0  (   0.6 % )     0:00:00.9 /  0:00:00.8    1.0
[05/29 04:25:32     56s] [ IncrDelayCalc          ]    168   0:00:00.8  (   9.2 % )     0:00:00.8 /  0:00:00.8    0.9
[05/29 04:25:32     56s] [ SetupOptGetWorkingSet  ]     76   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    0.5
[05/29 04:25:32     56s] [ SetupOptGetActiveNode  ]     76   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:32     56s] [ SetupOptSlackGraph     ]     38   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.2
[05/29 04:25:32     56s] [ PowerUnitCalc          ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[05/29 04:25:32     56s] [ RefinePlace            ]      2   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    0.9
[05/29 04:25:32     56s] [ TimingUpdate           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:32     56s] [ IncrTimingUpdate       ]     40   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.3    1.3
[05/29 04:25:32     56s] [ MISC                   ]          0:00:00.2  (   2.1 % )     0:00:00.2 /  0:00:00.2    1.0
[05/29 04:25:32     56s] ---------------------------------------------------------------------------------------------
[05/29 04:25:32     56s]  WnsOpt #1 TOTAL                    0:00:09.0  ( 100.0 % )     0:00:09.0 /  0:00:08.9    1.0
[05/29 04:25:32     56s] ---------------------------------------------------------------------------------------------
[05/29 04:25:32     56s] 
[05/29 04:25:32     56s] End: GigaOpt Optimization in WNS mode
[05/29 04:25:32     56s] Register exp ratio and priority group on 10 nets on 528 nets : 
[05/29 04:25:32     56s] z=4 : 10 nets
[05/29 04:25:32     56s] 
[05/29 04:25:32     56s] Active setup views:
[05/29 04:25:32     56s]  worst
[05/29 04:25:32     56s]   Dominating endpoints: 0
[05/29 04:25:32     56s]   Dominating TNS: -0.000
[05/29 04:25:32     56s] 
[05/29 04:25:32     56s] Extraction called for design 'des3' of instances=425 and nets=1943 using extraction engine 'preRoute' .
[05/29 04:25:32     56s] PreRoute RC Extraction called for design des3.
[05/29 04:25:32     56s] RC Extraction called in multi-corner(1) mode.
[05/29 04:25:32     56s] RCMode: PreRoute
[05/29 04:25:32     56s]       RC Corner Indexes            0   
[05/29 04:25:32     56s] Capacitance Scaling Factor   : 1.00000 
[05/29 04:25:32     56s] Resistance Scaling Factor    : 1.00000 
[05/29 04:25:32     56s] Clock Cap. Scaling Factor    : 1.00000 
[05/29 04:25:32     56s] Clock Res. Scaling Factor    : 1.00000 
[05/29 04:25:32     56s] Shrink Factor                : 1.00000
[05/29 04:25:32     56s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/29 04:25:32     56s] Using capacitance table file ...
[05/29 04:25:32     56s] RC Grid backup saved.
[05/29 04:25:32     56s] 
[05/29 04:25:32     56s] Trim Metal Layers:
[05/29 04:25:32     56s] LayerId::1 widthSet size::4
[05/29 04:25:32     56s] LayerId::2 widthSet size::4
[05/29 04:25:32     56s] LayerId::3 widthSet size::4
[05/29 04:25:32     56s] LayerId::4 widthSet size::4
[05/29 04:25:32     56s] LayerId::5 widthSet size::4
[05/29 04:25:32     56s] LayerId::6 widthSet size::4
[05/29 04:25:32     56s] LayerId::7 widthSet size::4
[05/29 04:25:32     56s] LayerId::8 widthSet size::4
[05/29 04:25:32     56s] LayerId::9 widthSet size::4
[05/29 04:25:32     56s] LayerId::10 widthSet size::3
[05/29 04:25:32     56s] Skipped RC grid update for preRoute extraction.
[05/29 04:25:32     56s] eee: pegSigSF::1.070000
[05/29 04:25:32     56s] Initializing multi-corner capacitance tables ... 
[05/29 04:25:32     56s] Initializing multi-corner resistance tables ...
[05/29 04:25:32     56s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/29 04:25:32     56s] eee: l::2 avDens::0.079333 usedTrk::105.220678 availTrk::1326.315789 sigTrk::105.220678
[05/29 04:25:32     56s] eee: l::3 avDens::0.124326 usedTrk::310.815215 availTrk::2500.000000 sigTrk::310.815215
[05/29 04:25:32     56s] eee: l::4 avDens::0.103541 usedTrk::103.541321 availTrk::1000.000000 sigTrk::103.541321
[05/29 04:25:32     56s] eee: l::5 avDens::0.094780 usedTrk::75.824249 availTrk::800.000000 sigTrk::75.824249
[05/29 04:25:32     56s] eee: l::6 avDens::0.062655 usedTrk::34.460000 availTrk::550.000000 sigTrk::34.460000
[05/29 04:25:32     56s] eee: l::7 avDens::0.035732 usedTrk::2.382143 availTrk::66.666667 sigTrk::2.382143
[05/29 04:25:32     56s] eee: l::8 avDens::0.037200 usedTrk::1.860000 availTrk::50.000000 sigTrk::1.860000
[05/29 04:25:32     56s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/29 04:25:32     56s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/29 04:25:32     56s] {RT default 0 10 10 {4 1} {7 0} {9 0} 3}
[05/29 04:25:32     56s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.271104 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.864100 pMod=80 wcR=0.535700 newSi=0.001800 wHLS=1.370624 siPrev=0 viaL=0.000000 crit=0.020916 shortMod=0.104578 fMod=0.005229 
[05/29 04:25:32     56s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2258.906M)
[05/29 04:25:32     56s] <optDesign CMD> Restore Using all VT Cells
[05/29 04:25:32     56s] Starting delay calculation for Setup views
[05/29 04:25:32     56s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/29 04:25:32     56s] #################################################################################
[05/29 04:25:32     56s] # Design Stage: PreRoute
[05/29 04:25:32     56s] # Design Name: des3
[05/29 04:25:32     56s] # Design Mode: 45nm
[05/29 04:25:32     56s] # Analysis Mode: MMMC Non-OCV 
[05/29 04:25:32     56s] # Parasitics Mode: No SPEF/RCDB 
[05/29 04:25:32     56s] # Signoff Settings: SI Off 
[05/29 04:25:32     56s] #################################################################################
[05/29 04:25:32     56s] Calculate delays in BcWc mode...
[05/29 04:25:32     56s] Topological Sorting (REAL = 0:00:00.0, MEM = 2254.9M, InitMEM = 2254.9M)
[05/29 04:25:32     56s] Start delay calculation (fullDC) (1 T). (MEM=2254.93)
[05/29 04:25:32     56s] End AAE Lib Interpolated Model. (MEM=2266.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 04:25:32     56s] Total number of fetched objects 624
[05/29 04:25:32     56s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 04:25:32     56s] End delay calculation. (MEM=2282.14 CPU=0:00:00.1 REAL=0:00:00.0)
[05/29 04:25:32     56s] End delay calculation (fullDC). (MEM=2282.14 CPU=0:00:00.1 REAL=0:00:00.0)
[05/29 04:25:32     56s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2282.1M) ***
[05/29 04:25:33     56s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:00:56.7 mem=2282.1M)
[05/29 04:25:33     56s] OPTC: user 20.0
[05/29 04:25:33     56s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2282.14 MB )
[05/29 04:25:33     56s] (I)      ==================== Layers =====================
[05/29 04:25:33     56s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:33     56s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/29 04:25:33     56s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:33     56s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[05/29 04:25:33     56s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[05/29 04:25:33     56s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[05/29 04:25:33     56s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[05/29 04:25:33     56s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[05/29 04:25:33     56s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[05/29 04:25:33     56s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[05/29 04:25:33     56s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[05/29 04:25:33     56s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[05/29 04:25:33     56s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[05/29 04:25:33     56s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[05/29 04:25:33     56s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[05/29 04:25:33     56s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[05/29 04:25:33     56s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[05/29 04:25:33     56s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[05/29 04:25:33     56s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[05/29 04:25:33     56s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[05/29 04:25:33     56s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[05/29 04:25:33     56s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[05/29 04:25:33     56s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:33     56s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[05/29 04:25:33     56s] (I)      |   0 |  0 |  active |   other |        |    MS |
[05/29 04:25:33     56s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/29 04:25:33     56s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:33     56s] (I)      Started Import and model ( Curr Mem: 2282.14 MB )
[05/29 04:25:33     56s] (I)      Default pattern map key = des3_default.
[05/29 04:25:33     56s] (I)      == Non-default Options ==
[05/29 04:25:33     56s] (I)      Build term to term wires                           : false
[05/29 04:25:33     56s] (I)      Maximum routing layer                              : 10
[05/29 04:25:33     56s] (I)      Number of threads                                  : 1
[05/29 04:25:33     56s] (I)      Method to set GCell size                           : row
[05/29 04:25:33     56s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[05/29 04:25:33     56s] (I)      Use row-based GCell size
[05/29 04:25:33     56s] (I)      Use row-based GCell align
[05/29 04:25:33     56s] (I)      layer 0 area = 0
[05/29 04:25:33     56s] (I)      layer 1 area = 0
[05/29 04:25:33     56s] (I)      layer 2 area = 0
[05/29 04:25:33     56s] (I)      layer 3 area = 0
[05/29 04:25:33     56s] (I)      layer 4 area = 0
[05/29 04:25:33     56s] (I)      layer 5 area = 0
[05/29 04:25:33     56s] (I)      layer 6 area = 0
[05/29 04:25:33     56s] (I)      layer 7 area = 0
[05/29 04:25:33     56s] (I)      layer 8 area = 0
[05/29 04:25:33     56s] (I)      layer 9 area = 0
[05/29 04:25:33     56s] (I)      GCell unit size   : 2800
[05/29 04:25:33     56s] (I)      GCell multiplier  : 1
[05/29 04:25:33     56s] (I)      GCell row height  : 2800
[05/29 04:25:33     56s] (I)      Actual row height : 2800
[05/29 04:25:33     56s] (I)      GCell align ref   : 0 0
[05/29 04:25:33     56s] [NR-eGR] Track table information for default rule: 
[05/29 04:25:33     56s] [NR-eGR] metal1 has single uniform track structure
[05/29 04:25:33     56s] [NR-eGR] metal2 has single uniform track structure
[05/29 04:25:33     56s] [NR-eGR] metal3 has single uniform track structure
[05/29 04:25:33     56s] [NR-eGR] metal4 has single uniform track structure
[05/29 04:25:33     56s] [NR-eGR] metal5 has single uniform track structure
[05/29 04:25:33     56s] [NR-eGR] metal6 has single uniform track structure
[05/29 04:25:33     56s] [NR-eGR] metal7 has single uniform track structure
[05/29 04:25:33     56s] [NR-eGR] metal8 has single uniform track structure
[05/29 04:25:33     56s] [NR-eGR] metal9 has single uniform track structure
[05/29 04:25:33     56s] [NR-eGR] metal10 has single uniform track structure
[05/29 04:25:33     56s] (I)      ============== Default via ===============
[05/29 04:25:33     56s] (I)      +---+------------------+-----------------+
[05/29 04:25:33     56s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/29 04:25:33     56s] (I)      +---+------------------+-----------------+
[05/29 04:25:33     56s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[05/29 04:25:33     56s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[05/29 04:25:33     56s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[05/29 04:25:33     56s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[05/29 04:25:33     56s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[05/29 04:25:33     56s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[05/29 04:25:33     56s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[05/29 04:25:33     56s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[05/29 04:25:33     56s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[05/29 04:25:33     56s] (I)      +---+------------------+-----------------+
[05/29 04:25:33     56s] [NR-eGR] Read 0 PG shapes
[05/29 04:25:33     56s] [NR-eGR] Read 0 clock shapes
[05/29 04:25:33     56s] [NR-eGR] Read 0 other shapes
[05/29 04:25:33     56s] [NR-eGR] #Routing Blockages  : 0
[05/29 04:25:33     56s] [NR-eGR] #Instance Blockages : 0
[05/29 04:25:33     56s] [NR-eGR] #PG Blockages       : 0
[05/29 04:25:33     56s] [NR-eGR] #Halo Blockages     : 0
[05/29 04:25:33     56s] [NR-eGR] #Boundary Blockages : 0
[05/29 04:25:33     56s] [NR-eGR] #Clock Blockages    : 0
[05/29 04:25:33     56s] [NR-eGR] #Other Blockages    : 0
[05/29 04:25:33     56s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/29 04:25:33     56s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/29 04:25:33     56s] [NR-eGR] Read 496 nets ( ignored 0 )
[05/29 04:25:33     56s] (I)      early_global_route_priority property id does not exist.
[05/29 04:25:33     56s] (I)      Read Num Blocks=0  Num Prerouted Wires=0  Num CS=0
[05/29 04:25:33     56s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:33     56s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:33     56s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:33     56s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:33     56s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:33     56s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:33     56s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:33     56s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:33     56s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:33     56s] (I)      Number of ignored nets                =      0
[05/29 04:25:33     56s] (I)      Number of connected nets              =      0
[05/29 04:25:33     56s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/29 04:25:33     56s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/29 04:25:33     56s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/29 04:25:33     56s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/29 04:25:33     56s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/29 04:25:33     56s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/29 04:25:33     56s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/29 04:25:33     56s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/29 04:25:33     56s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/29 04:25:33     56s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/29 04:25:33     56s] (I)      Ndr track 0 does not exist
[05/29 04:25:33     56s] (I)      ---------------------Grid Graph Info--------------------
[05/29 04:25:33     56s] (I)      Routing area        : (0, 0) - (123880, 123200)
[05/29 04:25:33     56s] (I)      Core area           : (0, 0) - (123880, 123200)
[05/29 04:25:33     56s] (I)      Site width          :   380  (dbu)
[05/29 04:25:33     56s] (I)      Row height          :  2800  (dbu)
[05/29 04:25:33     56s] (I)      GCell row height    :  2800  (dbu)
[05/29 04:25:33     56s] (I)      GCell width         :  2800  (dbu)
[05/29 04:25:33     56s] (I)      GCell height        :  2800  (dbu)
[05/29 04:25:33     56s] (I)      Grid                :    45    44    10
[05/29 04:25:33     56s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/29 04:25:33     56s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[05/29 04:25:33     56s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[05/29 04:25:33     56s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[05/29 04:25:33     56s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[05/29 04:25:33     56s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[05/29 04:25:33     56s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[05/29 04:25:33     56s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870  3340  3550
[05/29 04:25:33     56s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[05/29 04:25:33     56s] (I)      Total num of tracks :   440   326   440   220   219   220    73    73    38    36
[05/29 04:25:33     56s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/29 04:25:33     56s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/29 04:25:33     56s] (I)      --------------------------------------------------------
[05/29 04:25:33     56s] 
[05/29 04:25:33     56s] [NR-eGR] ============ Routing rule table ============
[05/29 04:25:33     56s] [NR-eGR] Rule id: 0  Nets: 496
[05/29 04:25:33     56s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/29 04:25:33     56s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[05/29 04:25:33     56s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[05/29 04:25:33     56s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[05/29 04:25:33     56s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[05/29 04:25:33     56s] [NR-eGR] ========================================
[05/29 04:25:33     56s] [NR-eGR] 
[05/29 04:25:33     56s] (I)      =============== Blocked Tracks ===============
[05/29 04:25:33     56s] (I)      +-------+---------+----------+---------------+
[05/29 04:25:33     56s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/29 04:25:33     56s] (I)      +-------+---------+----------+---------------+
[05/29 04:25:33     56s] (I)      |     1 |       0 |        0 |         0.00% |
[05/29 04:25:33     56s] (I)      |     2 |       0 |        0 |         0.00% |
[05/29 04:25:33     56s] (I)      |     3 |       0 |        0 |         0.00% |
[05/29 04:25:33     56s] (I)      |     4 |       0 |        0 |         0.00% |
[05/29 04:25:33     56s] (I)      |     5 |       0 |        0 |         0.00% |
[05/29 04:25:33     56s] (I)      |     6 |       0 |        0 |         0.00% |
[05/29 04:25:33     56s] (I)      |     7 |       0 |        0 |         0.00% |
[05/29 04:25:33     56s] (I)      |     8 |       0 |        0 |         0.00% |
[05/29 04:25:33     56s] (I)      |     9 |       0 |        0 |         0.00% |
[05/29 04:25:33     56s] (I)      |    10 |       0 |        0 |         0.00% |
[05/29 04:25:33     56s] (I)      +-------+---------+----------+---------------+
[05/29 04:25:33     56s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2282.14 MB )
[05/29 04:25:33     56s] (I)      Reset routing kernel
[05/29 04:25:33     56s] (I)      Started Global Routing ( Curr Mem: 2282.14 MB )
[05/29 04:25:33     56s] (I)      totalPins=1515  totalGlobalPin=1449 (95.64%)
[05/29 04:25:33     56s] (I)      total 2D Cap : 39006 = (14850 H, 24156 V)
[05/29 04:25:33     56s] [NR-eGR] Layer group 1: route 10 net(s) in layer range [4, 10]
[05/29 04:25:33     56s] (I)      
[05/29 04:25:33     56s] (I)      ============  Phase 1a Route ============
[05/29 04:25:33     56s] (I)      Usage: 176 = (142 H, 34 V) = (0.96% H, 0.14% V) = (1.988e+02um H, 4.760e+01um V)
[05/29 04:25:33     56s] (I)      
[05/29 04:25:33     56s] (I)      ============  Phase 1b Route ============
[05/29 04:25:33     56s] (I)      Usage: 176 = (142 H, 34 V) = (0.96% H, 0.14% V) = (1.988e+02um H, 4.760e+01um V)
[05/29 04:25:33     56s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.464000e+02um
[05/29 04:25:33     56s] (I)      
[05/29 04:25:33     56s] (I)      ============  Phase 1c Route ============
[05/29 04:25:33     56s] (I)      Usage: 176 = (142 H, 34 V) = (0.96% H, 0.14% V) = (1.988e+02um H, 4.760e+01um V)
[05/29 04:25:33     56s] (I)      
[05/29 04:25:33     56s] (I)      ============  Phase 1d Route ============
[05/29 04:25:33     56s] (I)      Usage: 176 = (142 H, 34 V) = (0.96% H, 0.14% V) = (1.988e+02um H, 4.760e+01um V)
[05/29 04:25:33     56s] (I)      
[05/29 04:25:33     56s] (I)      ============  Phase 1e Route ============
[05/29 04:25:33     56s] (I)      Usage: 176 = (142 H, 34 V) = (0.96% H, 0.14% V) = (1.988e+02um H, 4.760e+01um V)
[05/29 04:25:33     56s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.464000e+02um
[05/29 04:25:33     56s] (I)      
[05/29 04:25:33     56s] (I)      ============  Phase 1l Route ============
[05/29 04:25:33     56s] (I)      total 2D Cap : 73150 = (34650 H, 38500 V)
[05/29 04:25:33     56s] [NR-eGR] Layer group 2: route 486 net(s) in layer range [2, 10]
[05/29 04:25:33     56s] (I)      
[05/29 04:25:33     56s] (I)      ============  Phase 1a Route ============
[05/29 04:25:33     56s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/29 04:25:33     56s] (I)      Usage: 5614 = (3558 H, 2056 V) = (10.27% H, 5.34% V) = (4.981e+03um H, 2.878e+03um V)
[05/29 04:25:33     56s] (I)      
[05/29 04:25:33     56s] (I)      ============  Phase 1b Route ============
[05/29 04:25:33     56s] (I)      Usage: 5614 = (3558 H, 2056 V) = (10.27% H, 5.34% V) = (4.981e+03um H, 2.878e+03um V)
[05/29 04:25:33     56s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.859600e+03um
[05/29 04:25:33     56s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/29 04:25:33     56s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/29 04:25:33     56s] (I)      
[05/29 04:25:33     56s] (I)      ============  Phase 1c Route ============
[05/29 04:25:33     56s] (I)      Usage: 5614 = (3558 H, 2056 V) = (10.27% H, 5.34% V) = (4.981e+03um H, 2.878e+03um V)
[05/29 04:25:33     56s] (I)      
[05/29 04:25:33     56s] (I)      ============  Phase 1d Route ============
[05/29 04:25:33     56s] (I)      Usage: 5614 = (3558 H, 2056 V) = (10.27% H, 5.34% V) = (4.981e+03um H, 2.878e+03um V)
[05/29 04:25:33     56s] (I)      
[05/29 04:25:33     56s] (I)      ============  Phase 1e Route ============
[05/29 04:25:33     56s] (I)      Usage: 5614 = (3558 H, 2056 V) = (10.27% H, 5.34% V) = (4.981e+03um H, 2.878e+03um V)
[05/29 04:25:33     56s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.859600e+03um
[05/29 04:25:33     56s] (I)      
[05/29 04:25:33     56s] (I)      ============  Phase 1l Route ============
[05/29 04:25:33     56s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/29 04:25:33     56s] (I)      Layer  2:      14018      1374         0           0       14258    ( 0.00%) 
[05/29 04:25:33     56s] (I)      Layer  3:      19360      2996         0           0       19360    ( 0.00%) 
[05/29 04:25:33     56s] (I)      Layer  4:       9460      1042         2           0        9675    ( 0.00%) 
[05/29 04:25:33     56s] (I)      Layer  5:       9636       796         0           0        9680    ( 0.00%) 
[05/29 04:25:33     56s] (I)      Layer  6:       9460       352         1           0        9675    ( 0.00%) 
[05/29 04:25:33     56s] (I)      Layer  7:       3212        60         0           0        3227    ( 0.00%) 
[05/29 04:25:33     56s] (I)      Layer  8:       3139        19         0          72        3153    ( 2.22%) 
[05/29 04:25:33     56s] (I)      Layer  9:       1672         0         0         231        1463    (13.64%) 
[05/29 04:25:33     56s] (I)      Layer 10:       1548         0         0         322        1290    (20.00%) 
[05/29 04:25:33     56s] (I)      Total:         71505      6639         3         624       71779    ( 0.86%) 
[05/29 04:25:33     56s] (I)      
[05/29 04:25:33     56s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/29 04:25:33     56s] [NR-eGR]                        OverCon            
[05/29 04:25:33     56s] [NR-eGR]                         #Gcell     %Gcell
[05/29 04:25:33     56s] [NR-eGR]        Layer               (1)    OverCon
[05/29 04:25:33     56s] [NR-eGR] ----------------------------------------------
[05/29 04:25:33     56s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:33     56s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:33     56s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:33     56s] [NR-eGR]  metal4 ( 4)         2( 0.10%)   ( 0.10%) 
[05/29 04:25:33     56s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:33     56s] [NR-eGR]  metal6 ( 6)         1( 0.05%)   ( 0.05%) 
[05/29 04:25:33     56s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:33     56s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:33     56s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:33     56s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:33     56s] [NR-eGR] ----------------------------------------------
[05/29 04:25:33     56s] [NR-eGR]        Total         3( 0.02%)   ( 0.02%) 
[05/29 04:25:33     56s] [NR-eGR] 
[05/29 04:25:33     56s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2290.14 MB )
[05/29 04:25:33     56s] (I)      total 2D Cap : 73150 = (34650 H, 38500 V)
[05/29 04:25:33     56s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/29 04:25:33     56s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2290.14 MB )
[05/29 04:25:33     56s] (I)      ======================================= Runtime Summary =======================================
[05/29 04:25:33     56s] (I)       Step                                              %      Start     Finish      Real       CPU 
[05/29 04:25:33     56s] (I)      -----------------------------------------------------------------------------------------------
[05/29 04:25:33     56s] (I)       Early Global Route kernel                   100.00%  25.22 sec  25.27 sec  0.04 sec  0.04 sec 
[05/29 04:25:33     56s] (I)       +-Import and model                           34.44%  25.23 sec  25.24 sec  0.02 sec  0.01 sec 
[05/29 04:25:33     56s] (I)       | +-Create place DB                           4.90%  25.23 sec  25.23 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       | | +-Import place data                       4.47%  25.23 sec  25.23 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       | | | +-Read instances and placement          1.53%  25.23 sec  25.23 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       | | | +-Read nets                             2.07%  25.23 sec  25.23 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       | +-Create route DB                          17.76%  25.23 sec  25.24 sec  0.01 sec  0.01 sec 
[05/29 04:25:33     56s] (I)       | | +-Import route data (1T)                 16.58%  25.23 sec  25.24 sec  0.01 sec  0.01 sec 
[05/29 04:25:33     56s] (I)       | | | +-Read blockages ( Layer 2-10 )         4.24%  25.23 sec  25.24 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       | | | | +-Read routing blockages              0.01%  25.23 sec  25.23 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       | | | | +-Read instance blockages             0.35%  25.24 sec  25.24 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       | | | | +-Read PG blockages                   0.13%  25.24 sec  25.24 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       | | | | +-Read clock blockages                0.08%  25.24 sec  25.24 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       | | | | +-Read other blockages                0.08%  25.24 sec  25.24 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       | | | | +-Read halo blockages                 0.02%  25.24 sec  25.24 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       | | | | +-Read boundary cut boxes             0.01%  25.24 sec  25.24 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       | | | +-Read blackboxes                       0.06%  25.24 sec  25.24 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       | | | +-Read prerouted                        0.84%  25.24 sec  25.24 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       | | | +-Read unlegalized nets                 0.07%  25.24 sec  25.24 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       | | | +-Read nets                             0.55%  25.24 sec  25.24 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       | | | +-Set up via pillars                    0.02%  25.24 sec  25.24 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       | | | +-Initialize 3D grid graph              0.08%  25.24 sec  25.24 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       | | | +-Model blockage capacity               1.33%  25.24 sec  25.24 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       | | | | +-Initialize 3D capacity              0.64%  25.24 sec  25.24 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       | +-Read aux data                             0.01%  25.24 sec  25.24 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       | +-Others data preparation                   0.20%  25.24 sec  25.24 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       | +-Create route kernel                       9.13%  25.24 sec  25.24 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       +-Global Routing                             50.02%  25.25 sec  25.27 sec  0.02 sec  0.02 sec 
[05/29 04:25:33     56s] (I)       | +-Initialization                            0.77%  25.25 sec  25.25 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       | +-Net group 1                               9.90%  25.25 sec  25.25 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       | | +-Generate topology                       0.12%  25.25 sec  25.25 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       | | +-Phase 1a                                1.24%  25.25 sec  25.25 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       | | | +-Pattern routing (1T)                  0.73%  25.25 sec  25.25 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       | | +-Phase 1b                                0.14%  25.25 sec  25.25 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       | | +-Phase 1c                                0.08%  25.25 sec  25.25 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       | | +-Phase 1d                                0.08%  25.25 sec  25.25 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       | | +-Phase 1e                                0.60%  25.25 sec  25.25 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       | | | +-Route legalization                    0.01%  25.25 sec  25.25 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       | | +-Phase 1l                                3.25%  25.25 sec  25.25 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       | | | +-Layer assignment (1T)                 2.71%  25.25 sec  25.25 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       | +-Net group 2                              33.66%  25.25 sec  25.26 sec  0.01 sec  0.01 sec 
[05/29 04:25:33     56s] (I)       | | +-Generate topology                       1.01%  25.25 sec  25.25 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       | | +-Phase 1a                                4.58%  25.25 sec  25.25 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       | | | +-Pattern routing (1T)                  2.43%  25.25 sec  25.25 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.32%  25.25 sec  25.25 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       | | | +-Add via demand to 2D                  0.26%  25.25 sec  25.25 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       | | +-Phase 1b                                1.98%  25.25 sec  25.25 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       | | | +-Monotonic routing (1T)                1.17%  25.25 sec  25.25 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       | | +-Phase 1c                                0.07%  25.25 sec  25.25 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       | | +-Phase 1d                                0.07%  25.25 sec  25.25 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       | | +-Phase 1e                                0.74%  25.26 sec  25.26 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       | | | +-Route legalization                    0.01%  25.26 sec  25.26 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       | | +-Phase 1l                               20.89%  25.26 sec  25.26 sec  0.01 sec  0.01 sec 
[05/29 04:25:33     56s] (I)       | | | +-Layer assignment (1T)                20.03%  25.26 sec  25.26 sec  0.01 sec  0.01 sec 
[05/29 04:25:33     56s] (I)       | +-Clean cong LA                             0.01%  25.27 sec  25.27 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       +-Export 3D cong map                          1.81%  25.27 sec  25.27 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)       | +-Export 2D cong map                        0.28%  25.27 sec  25.27 sec  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)      ======================= Summary by functions ========================
[05/29 04:25:33     56s] (I)       Lv  Step                                      %      Real       CPU 
[05/29 04:25:33     56s] (I)      ---------------------------------------------------------------------
[05/29 04:25:33     56s] (I)        0  Early Global Route kernel           100.00%  0.04 sec  0.04 sec 
[05/29 04:25:33     56s] (I)        1  Global Routing                       50.02%  0.02 sec  0.02 sec 
[05/29 04:25:33     56s] (I)        1  Import and model                     34.44%  0.02 sec  0.01 sec 
[05/29 04:25:33     56s] (I)        1  Export 3D cong map                    1.81%  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)        2  Net group 2                          33.66%  0.01 sec  0.01 sec 
[05/29 04:25:33     56s] (I)        2  Create route DB                      17.76%  0.01 sec  0.01 sec 
[05/29 04:25:33     56s] (I)        2  Net group 1                           9.90%  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)        2  Create route kernel                   9.13%  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)        2  Create place DB                       4.90%  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)        2  Initialization                        0.77%  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)        2  Export 2D cong map                    0.28%  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)        2  Others data preparation               0.20%  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)        2  Read aux data                         0.01%  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)        2  Clean cong LA                         0.01%  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)        3  Phase 1l                             24.14%  0.01 sec  0.01 sec 
[05/29 04:25:33     56s] (I)        3  Import route data (1T)               16.58%  0.01 sec  0.01 sec 
[05/29 04:25:33     56s] (I)        3  Phase 1a                              5.82%  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)        3  Import place data                     4.47%  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)        3  Phase 1b                              2.12%  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)        3  Phase 1e                              1.34%  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)        3  Generate topology                     1.13%  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)        3  Phase 1c                              0.15%  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)        3  Phase 1d                              0.14%  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)        4  Layer assignment (1T)                22.73%  0.01 sec  0.01 sec 
[05/29 04:25:33     56s] (I)        4  Read blockages ( Layer 2-10 )         4.24%  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)        4  Pattern routing (1T)                  3.16%  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)        4  Read nets                             2.62%  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)        4  Read instances and placement          1.53%  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)        4  Model blockage capacity               1.33%  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)        4  Monotonic routing (1T)                1.17%  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)        4  Read prerouted                        0.84%  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)        4  Pattern Routing Avoiding Blockages    0.32%  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)        4  Add via demand to 2D                  0.26%  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)        4  Initialize 3D grid graph              0.08%  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)        4  Read unlegalized nets                 0.07%  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)        4  Read blackboxes                       0.06%  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)        4  Route legalization                    0.01%  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)        5  Initialize 3D capacity                0.64%  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)        5  Read instance blockages               0.35%  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)        5  Read PG blockages                     0.13%  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)        5  Read clock blockages                  0.08%  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)        5  Read other blockages                  0.08%  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)        5  Read boundary cut boxes               0.01%  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] (I)        5  Read routing blockages                0.01%  0.00 sec  0.00 sec 
[05/29 04:25:33     56s] OPERPROF: Starting HotSpotCal at level 1, MEM:2290.1M, EPOCH TIME: 1748507133.089949
[05/29 04:25:33     56s] [hotspot] +------------+---------------+---------------+
[05/29 04:25:33     56s] [hotspot] |            |   max hotspot | total hotspot |
[05/29 04:25:33     56s] [hotspot] +------------+---------------+---------------+
[05/29 04:25:33     56s] [hotspot] | normalized |          0.00 |          0.00 |
[05/29 04:25:33     56s] [hotspot] +------------+---------------+---------------+
[05/29 04:25:33     56s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/29 04:25:33     56s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/29 04:25:33     56s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2306.1M, EPOCH TIME: 1748507133.090976
[05/29 04:25:33     56s] [hotspot] Hotspot report including placement blocked areas
[05/29 04:25:33     56s] OPERPROF: Starting HotSpotCal at level 1, MEM:2306.1M, EPOCH TIME: 1748507133.091260
[05/29 04:25:33     56s] [hotspot] +------------+---------------+---------------+
[05/29 04:25:33     56s] [hotspot] |            |   max hotspot | total hotspot |
[05/29 04:25:33     56s] [hotspot] +------------+---------------+---------------+
[05/29 04:25:33     56s] [hotspot] | normalized |          0.00 |          0.00 |
[05/29 04:25:33     56s] [hotspot] +------------+---------------+---------------+
[05/29 04:25:33     56s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/29 04:25:33     56s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/29 04:25:33     56s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2306.1M, EPOCH TIME: 1748507133.091874
[05/29 04:25:33     56s] Reported timing to dir pnr_reports/place_opt
[05/29 04:25:33     56s] **optDesign ... cpu = 0:00:19, real = 0:00:19, mem = 1918.5M, totSessionCpu=0:00:57 **
[05/29 04:25:33     56s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2259.1M, EPOCH TIME: 1748507133.106575
[05/29 04:25:33     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:33     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:33     56s] 
[05/29 04:25:33     56s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:33     56s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:2259.1M, EPOCH TIME: 1748507133.110438
[05/29 04:25:33     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:33     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:33     56s] Using report_power -leakage to report leakage power.
[05/29 04:25:33     56s] env CDS_WORKAREA is set to /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0
[05/29 04:25:33     56s] 
[05/29 04:25:33     56s] Power Net Detected:
[05/29 04:25:33     56s]         Voltage	    Name
[05/29 04:25:33     56s]              0V	    VSS
[05/29 04:25:33     56s]           0.95V	    VDD
[05/29 04:25:33     56s] 
[05/29 04:25:33     56s] Begin Power Analysis
[05/29 04:25:33     56s] 
[05/29 04:25:33     56s]              0V	    VSS
[05/29 04:25:33     56s]           0.95V	    VDD
[05/29 04:25:33     56s] Begin Processing Timing Library for Power Calculation
[05/29 04:25:33     56s] 
[05/29 04:25:33     56s] Begin Processing Timing Library for Power Calculation
[05/29 04:25:33     56s] 
[05/29 04:25:33     56s] 
[05/29 04:25:33     56s] 
[05/29 04:25:33     56s] Begin Processing Power Net/Grid for Power Calculation
[05/29 04:25:33     56s] 
[05/29 04:25:33     56s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1919.05MB/3610.81MB/1919.05MB)
[05/29 04:25:33     56s] 
[05/29 04:25:33     56s] Begin Processing Timing Window Data for Power Calculation
[05/29 04:25:33     56s] 
[05/29 04:25:33     56s] clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1919.05MB/3610.81MB/1919.05MB)
[05/29 04:25:33     56s] 
[05/29 04:25:33     56s] Begin Processing User Attributes
[05/29 04:25:33     56s] 
[05/29 04:25:33     56s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1919.05MB/3610.81MB/1919.05MB)
[05/29 04:25:33     56s] 
[05/29 04:25:33     56s] Begin Processing Signal Activity
[05/29 04:25:33     56s] 
[05/29 04:25:33     56s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1919.05MB/3610.81MB/1919.05MB)
[05/29 04:25:33     56s] 
[05/29 04:25:33     56s] Begin Power Computation
[05/29 04:25:33     56s] 
[05/29 04:25:33     56s]       ----------------------------------------------------------
[05/29 04:25:33     56s]       # of cell(s) missing both power/leakage table: 0
[05/29 04:25:33     56s]       # of cell(s) missing power table: 0
[05/29 04:25:33     56s]       # of cell(s) missing leakage table: 0
[05/29 04:25:33     56s]       ----------------------------------------------------------
[05/29 04:25:33     56s] 
[05/29 04:25:33     56s] 
[05/29 04:25:33     56s]       # of MSMV cell(s) missing power_level: 0
[05/29 04:25:33     56s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1919.05MB/3610.81MB/1919.05MB)
[05/29 04:25:33     56s] 
[05/29 04:25:33     56s] Begin Processing User Attributes
[05/29 04:25:33     56s] 
[05/29 04:25:33     56s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1919.05MB/3610.81MB/1919.05MB)
[05/29 04:25:33     56s] 
[05/29 04:25:33     56s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1919.05MB/3610.81MB/1919.05MB)
[05/29 04:25:33     56s] 
[05/29 04:25:33     56s] *



[05/29 04:25:33     56s] Total Power
[05/29 04:25:33     56s] -----------------------------------------------------------------------------------------
[05/29 04:25:33     56s] Total Leakage Power:         0.01623689
[05/29 04:25:33     56s] -----------------------------------------------------------------------------------------
[05/29 04:25:33     56s] Processing average sequential pin duty cycle 
[05/29 04:25:34     57s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |  0.115  |  0.003  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   128   |   128   |   128   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      8 (8)       |    -32     |      9 (9)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2259.3M, EPOCH TIME: 1748507134.696678
[05/29 04:25:34     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:34     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:34     57s] 
[05/29 04:25:34     57s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:34     57s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:2259.3M, EPOCH TIME: 1748507134.700574
[05/29 04:25:34     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:34     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:34     57s] Density: 26.645%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[05/29 04:25:34     57s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2259.3M, EPOCH TIME: 1748507134.704283
[05/29 04:25:34     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:34     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:34     57s] 
[05/29 04:25:34     57s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:34     57s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:2259.3M, EPOCH TIME: 1748507134.708099
[05/29 04:25:34     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:34     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:34     57s] **optDesign ... cpu = 0:00:19, real = 0:00:20, mem = 1920.0M, totSessionCpu=0:00:57 **
[05/29 04:25:34     57s] *** Finished optDesign ***
[05/29 04:25:34     57s] 
[05/29 04:25:34     57s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:20.8 real=0:00:22.3)
[05/29 04:25:34     57s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.0 real=0:00:01.0)
[05/29 04:25:34     57s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:02.8 real=0:00:02.8)
[05/29 04:25:34     57s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:01.2 real=0:00:01.2)
[05/29 04:25:34     57s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[05/29 04:25:34     57s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:08.9 real=0:00:09.0)
[05/29 04:25:34     57s] Deleting Lib Analyzer.
[05/29 04:25:34     57s] clean pInstBBox. size 0
[05/29 04:25:34     57s] All LLGs are deleted
[05/29 04:25:34     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:34     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:34     57s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2259.3M, EPOCH TIME: 1748507134.784246
[05/29 04:25:34     57s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2259.3M, EPOCH TIME: 1748507134.784422
[05/29 04:25:34     57s] Info: pop threads available for lower-level modules during optimization.
[05/29 04:25:34     57s] 
[05/29 04:25:34     57s] TimeStamp Deleting Cell Server Begin ...
[05/29 04:25:34     57s] 
[05/29 04:25:34     57s] TimeStamp Deleting Cell Server End ...
[05/29 04:25:34     57s] Disable CTE adjustment.
[05/29 04:25:34     57s] #optDebug: fT-D <X 1 0 0 0>
[05/29 04:25:34     57s] VSMManager cleared!
[05/29 04:25:34     57s] **place_opt_design ... cpu = 0:00:19, real = 0:00:20, mem = 2171.3M **
[05/29 04:25:34     57s] *** Finished GigaPlace ***
[05/29 04:25:34     57s] 
[05/29 04:25:34     57s] *** Summary of all messages that are not suppressed in this session:
[05/29 04:25:34     57s] Severity  ID               Count  Summary                                  
[05/29 04:25:34     57s] WARNING   IMPSP-5140           3  Global net connect rules have not been c...
[05/29 04:25:34     57s] WARNING   IMPSP-315            3  Found %d instances insts with no PG Term...
[05/29 04:25:34     57s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/29 04:25:34     57s] WARNING   IMPOPT-7232          7  "setOptMode -powerEffort %s" overrides p...
[05/29 04:25:34     57s] WARNING   IMPOPT-7098         32  WARNING: %s is an undriven net with %d f...
[05/29 04:25:34     57s] *** Message Summary: 46 warning(s), 0 error(s)
[05/29 04:25:34     57s] 
[05/29 04:25:34     57s] *** place_opt_design #1 [finish] : cpu/real = 0:00:19.0/0:00:20.5 (0.9), totSession cpu/real = 0:00:57.2/0:01:00.1 (1.0), mem = 2171.3M
[05/29 04:25:34     57s] 
[05/29 04:25:34     57s] =============================================================================================
[05/29 04:25:34     57s]  Final TAT Report : place_opt_design #1                                         21.17-s075_1
[05/29 04:25:34     57s] =============================================================================================
[05/29 04:25:34     57s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/29 04:25:34     57s] ---------------------------------------------------------------------------------------------
[05/29 04:25:34     57s] [ InitOpt                ]      1   0:00:01.1  (   5.4 % )     0:00:02.2 /  0:00:02.1    1.0
[05/29 04:25:34     57s] [ WnsOpt                 ]      1   0:00:08.8  (  43.1 % )     0:00:09.0 /  0:00:08.9    1.0
[05/29 04:25:34     57s] [ TnsOpt                 ]      1   0:00:00.6  (   2.9 % )     0:00:00.6 /  0:00:00.6    1.0
[05/29 04:25:34     57s] [ GlobalOpt              ]      1   0:00:02.8  (  13.5 % )     0:00:02.8 /  0:00:02.8    1.0
[05/29 04:25:34     57s] [ DrvOpt                 ]      2   0:00:00.5  (   2.5 % )     0:00:00.5 /  0:00:00.5    1.0
[05/29 04:25:34     57s] [ SimplifyNetlist        ]      1   0:00:01.0  (   4.7 % )     0:00:01.0 /  0:00:01.0    1.0
[05/29 04:25:34     57s] [ ViewPruning            ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[05/29 04:25:34     57s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.3 % )     0:00:02.4 /  0:00:01.1    0.5
[05/29 04:25:34     57s] [ DrvReport              ]      2   0:00:01.3  (   6.2 % )     0:00:01.3 /  0:00:00.1    0.1
[05/29 04:25:34     57s] [ CongRefineRouteType    ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[05/29 04:25:34     57s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[05/29 04:25:34     57s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:34     57s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:34     57s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:34     57s] [ IncrReplace            ]      1   0:00:01.2  (   6.0 % )     0:00:01.6 /  0:00:01.5    1.0
[05/29 04:25:34     57s] [ RefinePlace            ]      2   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.9
[05/29 04:25:34     57s] [ EarlyGlobalRoute       ]      2   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/29 04:25:34     57s] [ ExtractRC              ]      3   0:00:00.4  (   1.8 % )     0:00:00.4 /  0:00:00.4    1.0
[05/29 04:25:34     57s] [ TimingUpdate           ]     27   0:00:00.5  (   2.2 % )     0:00:01.2 /  0:00:01.2    1.0
[05/29 04:25:34     57s] [ FullDelayCalc          ]      3   0:00:01.0  (   4.7 % )     0:00:01.0 /  0:00:00.9    1.0
[05/29 04:25:34     57s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.5
[05/29 04:25:34     57s] [ GenerateReports        ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.9
[05/29 04:25:34     57s] [ PowerReport            ]      1   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.1    0.5
[05/29 04:25:34     57s] [ PropagateActivity      ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[05/29 04:25:34     57s] [ MISC                   ]          0:00:00.4  (   2.1 % )     0:00:00.4 /  0:00:00.4    1.0
[05/29 04:25:34     57s] ---------------------------------------------------------------------------------------------
[05/29 04:25:34     57s]  place_opt_design #1 TOTAL          0:00:20.5  ( 100.0 % )     0:00:20.5 /  0:00:19.0    0.9
[05/29 04:25:34     57s] ---------------------------------------------------------------------------------------------
[05/29 04:25:34     57s] 
[05/29 04:25:34     57s] <CMD> report_timing -max_paths 100 > pnr_reports/place_opt_timing.rpt.gz
[05/29 04:25:34     57s] **ERROR: (IMPSYT-7114):	Invalid return code while executing command 'restoreDesign /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat des3; source /home/yl996/proj/mcp-eda-example/scripts/FreePDK45/backend/4_place.tcl; report_placement > pnr_reports/check_place.out'. Review the following error in command 'restoreDesign /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat des3; source /home/yl996/proj/mcp-eda-example/scripts/FreePDK45/backend/4_place.tcl; report_placement > pnr_reports/check_place.out' then restart.
[05/29 04:25:34     57s] **ERROR: (IMPSYT-6693):	Error message: restoreDesign /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0/pnr_save/floorplan.enc.dat des3; source /home/yl996/proj/mcp-eda-example/scripts/FreePDK45/backend/4_place.tcl; report_placement > pnr_reports/check_place.out: can't read "start_time": no such variable.
[05/29 04:25:34     57s] Sourcing file "/home/yl996/proj/mcp-eda-example/config.tcl" ...
[05/29 04:25:34     57s] Sourcing file "/home/yl996/proj/mcp-eda-example/scripts/FreePDK45/tech.tcl" ...
[05/29 04:25:34     57s] Sourcing file "/home/yl996/proj/mcp-eda-example/scripts/FreePDK45/backend/4_place.tcl" ...
[05/29 04:25:34     57s] <CMD> setPlaceMode -place_global_timing_effort medium -place_global_cong_effort medium -place_detail_wire_length_opt_effort medium -place_global_max_density 0.9 -activity_power_driven false
[05/29 04:25:34     57s] <CMD> getPlaceMode -place_hierarchical_flow -quiet
[05/29 04:25:34     57s] <CMD> report_message -start_cmd
[05/29 04:25:34     57s] <CMD> getRouteMode -maxRouteLayer -quiet
[05/29 04:25:34     57s] <CMD> getRouteMode -user -maxRouteLayer
[05/29 04:25:34     57s] <CMD> getPlaceMode -place_global_place_io_pins -quiet
[05/29 04:25:34     57s] <CMD> getPlaceMode -user -maxRouteLayer
[05/29 04:25:34     57s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[05/29 04:25:34     57s] <CMD> getPlaceMode -timingDriven -quiet
[05/29 04:25:34     57s] <CMD> getPlaceMode -adaptive -quiet
[05/29 04:25:34     57s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[05/29 04:25:34     57s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[05/29 04:25:34     57s] <CMD> getPlaceMode -ignoreScan -quiet
[05/29 04:25:34     57s] <CMD> getPlaceMode -user -ignoreScan
[05/29 04:25:34     57s] <CMD> getPlaceMode -repairPlace -quiet
[05/29 04:25:34     57s] <CMD> getPlaceMode -user -repairPlace
[05/29 04:25:34     57s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[05/29 04:25:34     57s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[05/29 04:25:34     57s] <CMD> getPlaceMode -quiet -place_global_exp_enable_3d
[05/29 04:25:34     57s] *** placeDesign #2 [begin] : totSession cpu/real = 0:00:57.2/0:01:00.2 (1.0), mem = 2173.3M
[05/29 04:25:34     57s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/29 04:25:34     57s] <CMD> um::push_snapshot_stack
[05/29 04:25:34     57s] <CMD> getDesignMode -quiet -flowEffort
[05/29 04:25:34     57s] <CMD> getDesignMode -highSpeedCore -quiet
[05/29 04:25:34     57s] <CMD> getPlaceMode -quiet -adaptive
[05/29 04:25:34     57s] <CMD> set spgFlowInInitialPlace 1
[05/29 04:25:34     57s] <CMD> getPlaceMode -sdpAlignment -quiet
[05/29 04:25:34     57s] <CMD> getPlaceMode -softGuide -quiet
[05/29 04:25:34     57s] <CMD> getPlaceMode -useSdpGroup -quiet
[05/29 04:25:34     57s] <CMD> getPlaceMode -sdpAlignment -quiet
[05/29 04:25:34     57s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[05/29 04:25:34     57s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[05/29 04:25:34     57s] <CMD> getPlaceMode -sdpPlace -quiet
[05/29 04:25:34     57s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/29 04:25:34     57s] <CMD> getPlaceMode -sdpPlace -quiet
[05/29 04:25:34     57s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[05/29 04:25:34     57s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[05/29 04:25:34     57s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[05/29 04:25:34     57s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 128, percentage of missing scan cell = 0.00% (0 / 128)
[05/29 04:25:34     57s] <CMD> getPlaceMode -place_check_library -quiet
[05/29 04:25:34     57s] <CMD> getPlaceMode -trimView -quiet
[05/29 04:25:34     57s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[05/29 04:25:34     57s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[05/29 04:25:34     57s] <CMD> getPlaceMode -congEffort -quiet
[05/29 04:25:34     57s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[05/29 04:25:34     57s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[05/29 04:25:34     57s] <CMD> getPlaceMode -ignoreScan -quiet
[05/29 04:25:34     57s] <CMD> getPlaceMode -user -ignoreScan
[05/29 04:25:34     57s] <CMD> getPlaceMode -repairPlace -quiet
[05/29 04:25:34     57s] <CMD> getPlaceMode -user -repairPlace
[05/29 04:25:34     57s] <CMD> getPlaceMode -congEffort -quiet
[05/29 04:25:34     57s] <CMD> getPlaceMode -fp -quiet
[05/29 04:25:34     57s] <CMD> getPlaceMode -timingDriven -quiet
[05/29 04:25:34     57s] <CMD> getPlaceMode -user -timingDriven
[05/29 04:25:34     57s] <CMD> getPlaceMode -fastFp -quiet
[05/29 04:25:34     57s] <CMD> getPlaceMode -clusterMode -quiet
[05/29 04:25:34     57s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[05/29 04:25:34     57s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[05/29 04:25:34     57s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[05/29 04:25:34     57s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[05/29 04:25:34     57s] <CMD> getPlaceMode -forceTiming -quiet
[05/29 04:25:34     57s] <CMD> getPlaceMode -fp -quiet
[05/29 04:25:34     57s] <CMD> getPlaceMode -fastfp -quiet
[05/29 04:25:34     57s] <CMD> getPlaceMode -timingDriven -quiet
[05/29 04:25:34     57s] <CMD> getPlaceMode -fp -quiet
[05/29 04:25:34     57s] <CMD> getPlaceMode -fastfp -quiet
[05/29 04:25:34     57s] <CMD> getPlaceMode -powerDriven -quiet
[05/29 04:25:34     57s] <CMD> getExtractRCMode -quiet -engine
[05/29 04:25:34     57s] <CMD> getAnalysisMode -quiet -clkSrcPath
[05/29 04:25:34     57s] <CMD> getAnalysisMode -quiet -clockPropagation
[05/29 04:25:34     57s] <CMD> getAnalysisMode -quiet -cppr
[05/29 04:25:34     57s] <CMD> setExtractRCMode -engine preRoute
[05/29 04:25:34     57s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[05/29 04:25:34     57s] Type 'man IMPEXT-3493' for more detail.
[05/29 04:25:34     57s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[05/29 04:25:34     57s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/29 04:25:34     57s] <CMD_INTERNAL> isAnalysisModeSetup
[05/29 04:25:34     57s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[05/29 04:25:34     57s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[05/29 04:25:34     57s] <CMD> getPlaceMode -quiet -place_global_exp_wns_focus_v2
[05/29 04:25:34     57s] <CMD> getPlaceMode -quiet -place_incr_exp_isolation_flow
[05/29 04:25:34     57s] <CMD> getPlaceMode -enableDistPlace -quiet
[05/29 04:25:34     57s] <CMD> getPlaceMode -quiet -clusterMode
[05/29 04:25:34     57s] <CMD> getPlaceMode -wl_budget_mode -quiet
[05/29 04:25:34     57s] <CMD> setPlaceMode -reset -place_global_exp_balance_buffer_chain
[05/29 04:25:34     57s] <CMD> getPlaceMode -wl_budget_mode -quiet
[05/29 04:25:34     57s] <CMD> setPlaceMode -reset -place_global_exp_balance_pipeline
[05/29 04:25:34     57s] <CMD> getPlaceMode -place_global_exp_balance_buffer_chain -quiet
[05/29 04:25:34     57s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[05/29 04:25:34     57s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[05/29 04:25:34     57s] <CMD> getPlaceMode -user -resetCombineRFLevel
[05/29 04:25:34     57s] <CMD> getPlaceMode -quiet -resetCombineRFLevel
[05/29 04:25:34     57s] <CMD> setPlaceMode -resetCombineRFLevel 1000
[05/29 04:25:34     57s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 1
[05/29 04:25:34     57s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[05/29 04:25:34     57s] <CMD> getPlaceMode -macroPlaceMode -quiet
[05/29 04:25:34     57s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[05/29 04:25:34     57s] <CMD> getPlaceMode -macroPlaceMode -quiet
[05/29 04:25:34     57s] <CMD> getPlaceMode -enableDistPlace -quiet
[05/29 04:25:34     57s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/29 04:25:34     57s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[05/29 04:25:34     57s] <CMD> getPlaceMode -enableDistPlace -quiet
[05/29 04:25:34     57s] <CMD> getPlaceMode -quiet -expNewFastMode
[05/29 04:25:34     57s] <CMD> setPlaceMode -expHiddenFastMode 1
[05/29 04:25:34     57s] <CMD> setPlaceMode -reset -ignoreScan
[05/29 04:25:34     57s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[05/29 04:25:34     57s] <CMD_INTERNAL> colorizeGeometry
[05/29 04:25:34     57s] #Start colorize_geometry on Thu May 29 04:25:34 2025
[05/29 04:25:34     57s] #
[05/29 04:25:34     57s] ### Time Record (colorize_geometry) is installed.
[05/29 04:25:34     57s] ### Time Record (Pre Callback) is installed.
[05/29 04:25:34     57s] ### Time Record (Pre Callback) is uninstalled.
[05/29 04:25:34     57s] ### Time Record (DB Import) is installed.
[05/29 04:25:34     57s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=749663232 placement=1094301925 pin_access=1 inst_pattern=1 via=1605868471 routing_via=1
[05/29 04:25:34     57s] ### Time Record (DB Import) is uninstalled.
[05/29 04:25:34     57s] ### Time Record (DB Export) is installed.
[05/29 04:25:34     57s] ### export design design signature (5): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=749663232 placement=1094301925 pin_access=1 inst_pattern=1 via=1605868471 routing_via=1
[05/29 04:25:34     57s] ### Time Record (DB Export) is uninstalled.
[05/29 04:25:34     57s] ### Time Record (Post Callback) is installed.
[05/29 04:25:34     57s] ### Time Record (Post Callback) is uninstalled.
[05/29 04:25:34     57s] #
[05/29 04:25:34     57s] #colorize_geometry statistics:
[05/29 04:25:34     57s] #Cpu time = 00:00:00
[05/29 04:25:34     57s] #Elapsed time = 00:00:00
[05/29 04:25:34     57s] #Increased memory = -22.50 (MB)
[05/29 04:25:34     57s] #Total memory = 1787.94 (MB)
[05/29 04:25:34     57s] #Peak memory = 1954.35 (MB)
[05/29 04:25:34     57s] #Number of warnings = 0
[05/29 04:25:34     57s] #Total number of warnings = 0
[05/29 04:25:34     57s] #Number of fails = 0
[05/29 04:25:34     57s] #Total number of fails = 0
[05/29 04:25:34     57s] #Complete colorize_geometry on Thu May 29 04:25:34 2025
[05/29 04:25:34     57s] #
[05/29 04:25:34     57s] ### Time Record (colorize_geometry) is uninstalled.
[05/29 04:25:34     57s] ### 
[05/29 04:25:34     57s] ###   Scalability Statistics
[05/29 04:25:34     57s] ### 
[05/29 04:25:34     57s] ### ------------------------+----------------+----------------+----------------+
[05/29 04:25:34     57s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[05/29 04:25:34     57s] ### ------------------------+----------------+----------------+----------------+
[05/29 04:25:34     57s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[05/29 04:25:34     57s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[05/29 04:25:34     57s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[05/29 04:25:34     57s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[05/29 04:25:34     57s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[05/29 04:25:34     57s] ### ------------------------+----------------+----------------+----------------+
[05/29 04:25:34     57s] ### 
[05/29 04:25:34     57s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[05/29 04:25:34     57s] *** Starting placeDesign default flow ***
[05/29 04:25:34     57s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[05/29 04:25:34     57s] <CMD> set_global timing_enable_zero_delay_analysis_mode true
[05/29 04:25:35     57s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[05/29 04:25:35     57s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[05/29 04:25:35     57s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[05/29 04:25:35     57s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[05/29 04:25:35     57s] <CMD> deleteBufferTree -decloneInv
[05/29 04:25:35     57s] ### Creating LA Mngr. totSessionCpu=0:00:57.4 mem=2155.8M
[05/29 04:25:35     57s] ### Creating LA Mngr, finished. totSessionCpu=0:00:57.4 mem=2155.8M
[05/29 04:25:35     57s] *** Start deleteBufferTree ***
[05/29 04:25:35     57s] Info: Detect buffers to remove automatically.
[05/29 04:25:35     57s] Analyzing netlist ...
[05/29 04:25:35     57s] Updating netlist
[05/29 04:25:35     57s] 
[05/29 04:25:35     57s] *summary: 14 instances (buffers/inverters) removed
[05/29 04:25:35     57s] *** Finish deleteBufferTree (0:00:00.1) ***
[05/29 04:25:35     57s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[05/29 04:25:35     57s] <CMD> set_global timing_enable_zero_delay_analysis_mode false
[05/29 04:25:35     57s] <CMD> getAnalysisMode -quiet -honorClockDomains
[05/29 04:25:35     57s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[05/29 04:25:35     57s] <CMD> getAnalysisMode -quiet -honorClockDomains
[05/29 04:25:35     57s] **INFO: Enable pre-place timing setting for timing analysis
[05/29 04:25:35     57s] Set Using Default Delay Limit as 101.
[05/29 04:25:35     57s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/29 04:25:35     57s] <CMD> set delaycal_use_default_delay_limit 101
[05/29 04:25:35     57s] Set Default Net Delay as 0 ps.
[05/29 04:25:35     57s] <CMD> set delaycal_default_net_delay 0
[05/29 04:25:35     57s] Set Default Net Load as 0 pF. 
[05/29 04:25:35     57s] <CMD> set delaycal_default_net_load 0
[05/29 04:25:35     57s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[05/29 04:25:35     57s] <CMD> getAnalysisMode -clkSrcPath -quiet
[05/29 04:25:35     57s] <CMD> getAnalysisMode -clockPropagation -quiet
[05/29 04:25:35     57s] <CMD> getAnalysisMode -checkType -quiet
[05/29 04:25:35     57s] <CMD> buildTimingGraph
[05/29 04:25:35     57s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[05/29 04:25:35     57s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[05/29 04:25:35     57s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[05/29 04:25:35     57s] **INFO: Analyzing IO path groups for slack adjustment
[05/29 04:25:35     57s] <CMD> get_global timing_enable_path_group_priority
[05/29 04:25:35     57s] <CMD> get_global timing_constraint_enable_group_path_resetting
[05/29 04:25:35     57s] <CMD> set_global timing_enable_path_group_priority false
[05/29 04:25:35     57s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[05/29 04:25:35     57s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[05/29 04:25:35     57s] <CMD> set_global _is_ipo_interactive_path_groups 1
[05/29 04:25:35     57s] <CMD> group_path -name in2reg_tmp.3053837 -from {0x243 0x246} -to 0x247 -ignore_source_of_trigger_arc
[05/29 04:25:35     57s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[05/29 04:25:35     57s] <CMD> set_global _is_ipo_interactive_path_groups 1
[05/29 04:25:35     57s] <CMD> group_path -name in2out_tmp.3053837 -from {0x24a 0x24d} -to 0x24e -ignore_source_of_trigger_arc
[05/29 04:25:35     57s] <CMD> set_global _is_ipo_interactive_path_groups 1
[05/29 04:25:35     57s] <CMD> group_path -name reg2reg_tmp.3053837 -from 0x250 -to 0x251
[05/29 04:25:35     57s] <CMD> set_global _is_ipo_interactive_path_groups 1
[05/29 04:25:35     57s] <CMD> group_path -name reg2out_tmp.3053837 -from 0x254 -to 0x255
[05/29 04:25:35     57s] <CMD> setPathGroupOptions reg2reg_tmp.3053837 -effortLevel high
[05/29 04:25:35     57s] Effort level <high> specified for reg2reg_tmp.3053837 path_group
[05/29 04:25:35     57s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/29 04:25:35     57s] #################################################################################
[05/29 04:25:35     57s] # Design Stage: PreRoute
[05/29 04:25:35     57s] # Design Name: des3
[05/29 04:25:35     57s] # Design Mode: 45nm
[05/29 04:25:35     57s] # Analysis Mode: MMMC Non-OCV 
[05/29 04:25:35     57s] # Parasitics Mode: No SPEF/RCDB 
[05/29 04:25:35     57s] # Signoff Settings: SI Off 
[05/29 04:25:35     57s] #################################################################################
[05/29 04:25:35     57s] Calculate delays in BcWc mode...
[05/29 04:25:35     57s] Topological Sorting (REAL = 0:00:00.0, MEM = 2161.8M, InitMEM = 2161.8M)
[05/29 04:25:35     57s] Start delay calculation (fullDC) (1 T). (MEM=2161.82)
[05/29 04:25:35     57s] End AAE Lib Interpolated Model. (MEM=2173.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 04:25:35     57s] Total number of fetched objects 612
[05/29 04:25:35     57s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 04:25:35     57s] End delay calculation. (MEM=2197.03 CPU=0:00:00.1 REAL=0:00:00.0)
[05/29 04:25:35     57s] End delay calculation (fullDC). (MEM=2197.03 CPU=0:00:00.1 REAL=0:00:00.0)
[05/29 04:25:35     57s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2197.0M) ***
[05/29 04:25:35     57s] <CMD> reset_path_group -name reg2out_tmp.3053837
[05/29 04:25:35     57s] <CMD> set_global _is_ipo_interactive_path_groups 0
[05/29 04:25:35     57s] <CMD> reset_path_group -name in2out_tmp.3053837
[05/29 04:25:35     57s] <CMD> set_global _is_ipo_interactive_path_groups 0
[05/29 04:25:35     57s] **INFO: Disable pre-place timing setting for timing analysis
[05/29 04:25:35     57s] <CMD> setDelayCalMode -ignoreNetLoad false
[05/29 04:25:35     57s] Set Using Default Delay Limit as 1000.
[05/29 04:25:35     57s] <CMD> set delaycal_use_default_delay_limit 1000
[05/29 04:25:35     57s] Set Default Net Delay as 1000 ps.
[05/29 04:25:35     57s] <CMD> set delaycal_default_net_delay 1000ps
[05/29 04:25:35     57s] Set Default Net Load as 0.5 pF. 
[05/29 04:25:35     57s] <CMD> set delaycal_default_net_load 0.5pf
[05/29 04:25:35     57s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[05/29 04:25:35     57s] <CMD> all_setup_analysis_views
[05/29 04:25:35     57s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[05/29 04:25:35     57s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/29 04:25:35     57s] <CMD> getAnalysisMode -quiet -honorClockDomains
[05/29 04:25:35     57s] **INFO: Pre-place timing setting for timing analysis already disabled
[05/29 04:25:35     57s] <CMD> getPlaceMode -quiet -place_global_exp_inverter_rewiring
[05/29 04:25:35     57s] <CMD> getPlaceMode -ignoreUnproperPowerInit -quiet
[05/29 04:25:35     57s] <CMD> getPlaceMode -quiet -expSkipGP
[05/29 04:25:35     57s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2187.5M, EPOCH TIME: 1748507135.612367
[05/29 04:25:35     57s] Deleted 0 physical inst  (cell - / prefix -).
[05/29 04:25:35     57s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:2187.5M, EPOCH TIME: 1748507135.612587
[05/29 04:25:35     57s] INFO: #ExclusiveGroups=0
[05/29 04:25:35     57s] INFO: There are no Exclusive Groups.
[05/29 04:25:35     57s] *** Starting "NanoPlace(TM) placement v#7 (mem=2187.5M)" ...
[05/29 04:25:35     57s] <CMD> setDelayCalMode -engine feDc
[05/29 04:25:35     57s] Wait...
[05/29 04:25:36     58s] *** Build Buffered Sizing Timing Model
[05/29 04:25:36     58s] (cpu=0:00:00.7 mem=2195.5M) ***
[05/29 04:25:36     58s] *** Build Virtual Sizing Timing Model
[05/29 04:25:36     58s] (cpu=0:00:00.7 mem=2195.5M) ***
[05/29 04:25:36     58s] No user-set net weight.
[05/29 04:25:36     58s] Net fanout histogram:
[05/29 04:25:36     58s] 2		: 368 (76.0%) nets
[05/29 04:25:36     58s] 3		: 42 (8.7%) nets
[05/29 04:25:36     58s] 4     -	14	: 67 (13.8%) nets
[05/29 04:25:36     58s] 15    -	39	: 5 (1.0%) nets
[05/29 04:25:36     58s] 40    -	79	: 1 (0.2%) nets
[05/29 04:25:36     58s] 80    -	159	: 1 (0.2%) nets
[05/29 04:25:36     58s] 160   -	319	: 0 (0.0%) nets
[05/29 04:25:36     58s] 320   -	639	: 0 (0.0%) nets
[05/29 04:25:36     58s] 640   -	1279	: 0 (0.0%) nets
[05/29 04:25:36     58s] 1280  -	2559	: 0 (0.0%) nets
[05/29 04:25:36     58s] 2560  -	5119	: 0 (0.0%) nets
[05/29 04:25:36     58s] 5120+		: 0 (0.0%) nets
[05/29 04:25:36     58s] no activity file in design. spp won't run.
[05/29 04:25:36     58s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
[05/29 04:25:36     58s] Scan chains were not defined.
[05/29 04:25:36     58s] Processing tracks to init pin-track alignment.
[05/29 04:25:36     58s] z: 2, totalTracks: 1
[05/29 04:25:36     58s] z: 4, totalTracks: 1
[05/29 04:25:36     58s] z: 6, totalTracks: 1
[05/29 04:25:36     58s] z: 8, totalTracks: 1
[05/29 04:25:36     58s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/29 04:25:36     58s] All LLGs are deleted
[05/29 04:25:36     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:36     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:36     58s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2195.5M, EPOCH TIME: 1748507136.338628
[05/29 04:25:36     58s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2195.5M, EPOCH TIME: 1748507136.338778
[05/29 04:25:36     58s] #std cell=413 (0 fixed + 413 movable) #buf cell=0 #inv cell=9 #block=0 (0 floating + 0 preplaced)
[05/29 04:25:36     58s] #ioInst=0 #net=484 #term=1491 #term/net=3.08, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=135
[05/29 04:25:36     58s] stdCell: 413 single + 0 double + 0 multi
[05/29 04:25:36     58s] Total standard cell length = 0.7116 (mm), area = 0.0010 (mm^2)
[05/29 04:25:36     58s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2195.5M, EPOCH TIME: 1748507136.339148
[05/29 04:25:36     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:36     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:36     58s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2195.5M, EPOCH TIME: 1748507136.339499
[05/29 04:25:36     58s] Max number of tech site patterns supported in site array is 256.
[05/29 04:25:36     58s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/29 04:25:36     58s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2195.5M, EPOCH TIME: 1748507136.342748
[05/29 04:25:36     58s] After signature check, allow fast init is true, keep pre-filter is true.
[05/29 04:25:36     58s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/29 04:25:36     58s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2195.5M, EPOCH TIME: 1748507136.343068
[05/29 04:25:36     58s] SiteArray: non-trimmed site array dimensions = 44 x 326
[05/29 04:25:36     58s] SiteArray: use 114,688 bytes
[05/29 04:25:36     58s] SiteArray: current memory after site array memory allocation 2195.5M
[05/29 04:25:36     58s] SiteArray: FP blocked sites are writable
[05/29 04:25:36     58s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/29 04:25:36     58s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2195.5M, EPOCH TIME: 1748507136.343716
[05/29 04:25:36     58s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:2195.5M, EPOCH TIME: 1748507136.343808
[05/29 04:25:36     58s] SiteArray: number of non floorplan blocked sites for llg default is 14344
[05/29 04:25:36     58s] Atter site array init, number of instance map data is 0.
[05/29 04:25:36     58s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.004, REAL:0.005, MEM:2195.5M, EPOCH TIME: 1748507136.344047
[05/29 04:25:36     58s] 
[05/29 04:25:36     58s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:36     58s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:2195.5M, EPOCH TIME: 1748507136.344358
[05/29 04:25:36     58s] 
[05/29 04:25:36     58s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:36     58s] Average module density = 0.261.
[05/29 04:25:36     58s] Density for the design = 0.261.
[05/29 04:25:36     58s]        = stdcell_area 3745 sites (996 um^2) / alloc_area 14344 sites (3816 um^2).
[05/29 04:25:36     58s] Pin Density = 0.1039.
[05/29 04:25:36     58s]             = total # of pins 1491 / total area 14344.
[05/29 04:25:36     58s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2195.5M, EPOCH TIME: 1748507136.344869
[05/29 04:25:36     58s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:2195.5M, EPOCH TIME: 1748507136.345082
[05/29 04:25:36     58s] OPERPROF: Starting pre-place ADS at level 1, MEM:2195.5M, EPOCH TIME: 1748507136.345216
[05/29 04:25:36     58s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2195.5M, EPOCH TIME: 1748507136.345604
[05/29 04:25:36     58s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2195.5M, EPOCH TIME: 1748507136.345688
[05/29 04:25:36     58s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2195.5M, EPOCH TIME: 1748507136.345780
[05/29 04:25:36     58s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2195.5M, EPOCH TIME: 1748507136.345863
[05/29 04:25:36     58s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2195.5M, EPOCH TIME: 1748507136.345940
[05/29 04:25:36     58s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:2195.5M, EPOCH TIME: 1748507136.346054
[05/29 04:25:36     58s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2195.5M, EPOCH TIME: 1748507136.346144
[05/29 04:25:36     58s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:2195.5M, EPOCH TIME: 1748507136.346226
[05/29 04:25:36     58s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:2195.5M, EPOCH TIME: 1748507136.346303
[05/29 04:25:36     58s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.001, REAL:0.001, MEM:2195.5M, EPOCH TIME: 1748507136.346389
[05/29 04:25:36     58s] ADSU 0.261 -> 0.297. site 14344.000 -> 12615.600. GS 11.200
[05/29 04:25:36     58s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.002, REAL:0.002, MEM:2195.5M, EPOCH TIME: 1748507136.346859
[05/29 04:25:36     58s] OPERPROF: Starting spMPad at level 1, MEM:2140.5M, EPOCH TIME: 1748507136.349568
[05/29 04:25:36     58s] OPERPROF:   Starting spContextMPad at level 2, MEM:2140.5M, EPOCH TIME: 1748507136.349689
[05/29 04:25:36     58s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2140.5M, EPOCH TIME: 1748507136.349773
[05/29 04:25:36     58s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:2140.5M, EPOCH TIME: 1748507136.349855
[05/29 04:25:36     58s] Initial padding reaches pin density 0.360 for top
[05/29 04:25:36     58s] InitPadU 0.297 -> 0.477 for top
[05/29 04:25:36     58s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2140.5M, EPOCH TIME: 1748507136.351039
[05/29 04:25:36     58s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:2140.5M, EPOCH TIME: 1748507136.351255
[05/29 04:25:36     58s] === lastAutoLevel = 7 
[05/29 04:25:36     58s] OPERPROF: Starting spInitNetWt at level 1, MEM:2140.5M, EPOCH TIME: 1748507136.351665
[05/29 04:25:36     58s] no activity file in design. spp won't run.
[05/29 04:25:36     58s] [spp] 0
[05/29 04:25:36     58s] [adp] 0:1:1:3
[05/29 04:25:36     58s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.273, REAL:0.274, MEM:2156.1M, EPOCH TIME: 1748507136.625497
[05/29 04:25:36     58s] Clock gating cells determined by native netlist tracing.
[05/29 04:25:36     58s] no activity file in design. spp won't run.
[05/29 04:25:36     58s] no activity file in design. spp won't run.
[05/29 04:25:36     58s] OPERPROF: Starting npMain at level 1, MEM:2156.1M, EPOCH TIME: 1748507136.677623
[05/29 04:25:36     58s] OPERPROF:   Starting npPlace at level 2, MEM:2156.1M, EPOCH TIME: 1748507136.680555
[05/29 04:25:36     58s] Iteration  1: Total net bbox = 8.968e+03 (5.53e+03 3.44e+03)
[05/29 04:25:36     58s]               Est.  stn bbox = 9.294e+03 (5.69e+03 3.60e+03)
[05/29 04:25:36     58s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2156.1M
[05/29 04:25:36     58s] Iteration  2: Total net bbox = 8.968e+03 (5.53e+03 3.44e+03)
[05/29 04:25:36     58s]               Est.  stn bbox = 9.294e+03 (5.69e+03 3.60e+03)
[05/29 04:25:36     58s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2156.1M
[05/29 04:25:36     59s] Iteration  3: Total net bbox = 7.345e+03 (4.91e+03 2.44e+03)
[05/29 04:25:36     59s]               Est.  stn bbox = 7.840e+03 (5.10e+03 2.74e+03)
[05/29 04:25:36     59s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2172.1M
[05/29 04:25:36     59s] Total number of setup views is 1.
[05/29 04:25:36     59s] Total number of active setup views is 1.
[05/29 04:25:36     59s] Active setup views:
[05/29 04:25:36     59s]     worst
[05/29 04:25:36     59s] Iteration  4: Total net bbox = 7.214e+03 (4.81e+03 2.40e+03)
[05/29 04:25:36     59s]               Est.  stn bbox = 7.803e+03 (5.04e+03 2.77e+03)
[05/29 04:25:36     59s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2172.1M
[05/29 04:25:36     59s] Iteration  5: Total net bbox = 6.810e+03 (4.55e+03 2.26e+03)
[05/29 04:25:36     59s]               Est.  stn bbox = 7.504e+03 (4.88e+03 2.63e+03)
[05/29 04:25:36     59s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2172.1M
[05/29 04:25:36     59s] OPERPROF:   Finished npPlace at level 2, CPU:0.167, REAL:0.171, MEM:2172.1M, EPOCH TIME: 1748507136.851379
[05/29 04:25:36     59s] OPERPROF: Finished npMain at level 1, CPU:0.172, REAL:0.175, MEM:2172.1M, EPOCH TIME: 1748507136.852947
[05/29 04:25:36     59s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2172.1M, EPOCH TIME: 1748507136.853409
[05/29 04:25:36     59s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 04:25:36     59s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2172.1M, EPOCH TIME: 1748507136.853699
[05/29 04:25:36     59s] Legalizing MH Cells... 0 / 0 (level 7)
[05/29 04:25:36     59s] No instances found in the vector
[05/29 04:25:36     59s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2172.1M, DRC: 0)
[05/29 04:25:36     59s] 0 (out of 0) MH cells were successfully legalized.
[05/29 04:25:36     59s] OPERPROF: Starting npMain at level 1, MEM:2172.1M, EPOCH TIME: 1748507136.853951
[05/29 04:25:36     59s] OPERPROF:   Starting npPlace at level 2, MEM:2172.1M, EPOCH TIME: 1748507136.857067
[05/29 04:25:36     59s] Iteration  6: Total net bbox = 6.803e+03 (4.55e+03 2.26e+03)
[05/29 04:25:36     59s]               Est.  stn bbox = 7.551e+03 (4.88e+03 2.67e+03)
[05/29 04:25:36     59s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2188.1M
[05/29 04:25:37     59s] Iteration  7: Total net bbox = 6.904e+03 (4.64e+03 2.27e+03)
[05/29 04:25:37     59s]               Est.  stn bbox = 7.665e+03 (4.97e+03 2.70e+03)
[05/29 04:25:37     59s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 2188.1M
[05/29 04:25:37     59s] Iteration  8: Total net bbox = 7.155e+03 (4.69e+03 2.47e+03)
[05/29 04:25:37     59s]               Est.  stn bbox = 7.921e+03 (5.02e+03 2.90e+03)
[05/29 04:25:37     59s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2188.1M
[05/29 04:25:37     59s] GP RA stats: MHOnly 0 nrInst 413 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[05/29 04:25:37     59s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2204.1M, EPOCH TIME: 1748507137.269860
[05/29 04:25:37     59s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:2204.1M, EPOCH TIME: 1748507137.269990
[05/29 04:25:37     59s] Iteration  9: Total net bbox = 7.248e+03 (4.76e+03 2.49e+03)
[05/29 04:25:37     59s]               Est.  stn bbox = 8.026e+03 (5.09e+03 2.93e+03)
[05/29 04:25:37     59s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2204.1M
[05/29 04:25:37     59s] OPERPROF:   Finished npPlace at level 2, CPU:0.399, REAL:0.414, MEM:2204.1M, EPOCH TIME: 1748507137.270624
[05/29 04:25:37     59s] OPERPROF: Finished npMain at level 1, CPU:0.404, REAL:0.418, MEM:2188.1M, EPOCH TIME: 1748507137.272294
[05/29 04:25:37     59s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2188.1M, EPOCH TIME: 1748507137.272485
[05/29 04:25:37     59s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 04:25:37     59s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2188.1M, EPOCH TIME: 1748507137.272658
[05/29 04:25:37     59s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2188.1M, EPOCH TIME: 1748507137.272774
[05/29 04:25:37     59s] Starting Early Global Route rough congestion estimation: mem = 2188.1M
[05/29 04:25:37     59s] <CMD> psp::embedded_egr_init_
[05/29 04:25:37     59s] (I)      ==================== Layers =====================
[05/29 04:25:37     59s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:37     59s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/29 04:25:37     59s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:37     59s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[05/29 04:25:37     59s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[05/29 04:25:37     59s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[05/29 04:25:37     59s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[05/29 04:25:37     59s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[05/29 04:25:37     59s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[05/29 04:25:37     59s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[05/29 04:25:37     59s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[05/29 04:25:37     59s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[05/29 04:25:37     59s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[05/29 04:25:37     59s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[05/29 04:25:37     59s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[05/29 04:25:37     59s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[05/29 04:25:37     59s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[05/29 04:25:37     59s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[05/29 04:25:37     59s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[05/29 04:25:37     59s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[05/29 04:25:37     59s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[05/29 04:25:37     59s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[05/29 04:25:37     59s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:37     59s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[05/29 04:25:37     59s] (I)      |   0 |  0 |  active |   other |        |    MS |
[05/29 04:25:37     59s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/29 04:25:37     59s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:37     59s] (I)      Started Import and model ( Curr Mem: 2188.05 MB )
[05/29 04:25:37     59s] (I)      Default pattern map key = des3_default.
[05/29 04:25:37     59s] (I)      == Non-default Options ==
[05/29 04:25:37     59s] (I)      Print mode                                         : 2
[05/29 04:25:37     59s] (I)      Stop if highly congested                           : false
[05/29 04:25:37     59s] (I)      Maximum routing layer                              : 10
[05/29 04:25:37     59s] (I)      Assign partition pins                              : false
[05/29 04:25:37     59s] (I)      Support large GCell                                : true
[05/29 04:25:37     59s] (I)      Number of threads                                  : 1
[05/29 04:25:37     59s] (I)      Number of rows per GCell                           : 3
[05/29 04:25:37     59s] (I)      Max num rows per GCell                             : 32
[05/29 04:25:37     59s] (I)      Method to set GCell size                           : row
[05/29 04:25:37     59s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[05/29 04:25:37     59s] (I)      Use row-based GCell size
[05/29 04:25:37     59s] (I)      Use row-based GCell align
[05/29 04:25:37     59s] (I)      layer 0 area = 0
[05/29 04:25:37     59s] (I)      layer 1 area = 0
[05/29 04:25:37     59s] (I)      layer 2 area = 0
[05/29 04:25:37     59s] (I)      layer 3 area = 0
[05/29 04:25:37     59s] (I)      layer 4 area = 0
[05/29 04:25:37     59s] (I)      layer 5 area = 0
[05/29 04:25:37     59s] (I)      layer 6 area = 0
[05/29 04:25:37     59s] (I)      layer 7 area = 0
[05/29 04:25:37     59s] (I)      layer 8 area = 0
[05/29 04:25:37     59s] (I)      layer 9 area = 0
[05/29 04:25:37     59s] (I)      GCell unit size   : 2800
[05/29 04:25:37     59s] (I)      GCell multiplier  : 3
[05/29 04:25:37     59s] (I)      GCell row height  : 2800
[05/29 04:25:37     59s] (I)      Actual row height : 2800
[05/29 04:25:37     59s] (I)      GCell align ref   : 0 0
[05/29 04:25:37     59s] [NR-eGR] Track table information for default rule: 
[05/29 04:25:37     59s] [NR-eGR] metal1 has single uniform track structure
[05/29 04:25:37     59s] [NR-eGR] metal2 has single uniform track structure
[05/29 04:25:37     59s] [NR-eGR] metal3 has single uniform track structure
[05/29 04:25:37     59s] [NR-eGR] metal4 has single uniform track structure
[05/29 04:25:37     59s] [NR-eGR] metal5 has single uniform track structure
[05/29 04:25:37     59s] [NR-eGR] metal6 has single uniform track structure
[05/29 04:25:37     59s] [NR-eGR] metal7 has single uniform track structure
[05/29 04:25:37     59s] [NR-eGR] metal8 has single uniform track structure
[05/29 04:25:37     59s] [NR-eGR] metal9 has single uniform track structure
[05/29 04:25:37     59s] [NR-eGR] metal10 has single uniform track structure
[05/29 04:25:37     59s] (I)      ============== Default via ===============
[05/29 04:25:37     59s] (I)      +---+------------------+-----------------+
[05/29 04:25:37     59s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/29 04:25:37     59s] (I)      +---+------------------+-----------------+
[05/29 04:25:37     59s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[05/29 04:25:37     59s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[05/29 04:25:37     59s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[05/29 04:25:37     59s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[05/29 04:25:37     59s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[05/29 04:25:37     59s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[05/29 04:25:37     59s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[05/29 04:25:37     59s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[05/29 04:25:37     59s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[05/29 04:25:37     59s] (I)      +---+------------------+-----------------+
[05/29 04:25:37     59s] [NR-eGR] Read 0 PG shapes
[05/29 04:25:37     59s] [NR-eGR] Read 0 clock shapes
[05/29 04:25:37     59s] [NR-eGR] Read 0 other shapes
[05/29 04:25:37     59s] [NR-eGR] #Routing Blockages  : 0
[05/29 04:25:37     59s] [NR-eGR] #Instance Blockages : 0
[05/29 04:25:37     59s] [NR-eGR] #PG Blockages       : 0
[05/29 04:25:37     59s] [NR-eGR] #Halo Blockages     : 0
[05/29 04:25:37     59s] [NR-eGR] #Boundary Blockages : 0
[05/29 04:25:37     59s] [NR-eGR] #Clock Blockages    : 0
[05/29 04:25:37     59s] [NR-eGR] #Other Blockages    : 0
[05/29 04:25:37     59s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/29 04:25:37     59s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/29 04:25:37     59s] [NR-eGR] Read 484 nets ( ignored 0 )
[05/29 04:25:37     59s] (I)      early_global_route_priority property id does not exist.
[05/29 04:25:37     59s] (I)      Read Num Blocks=0  Num Prerouted Wires=0  Num CS=0
[05/29 04:25:37     59s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:37     59s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:37     59s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:37     59s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:37     59s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:37     59s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:37     59s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:37     59s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:37     59s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:37     59s] (I)      Number of ignored nets                =      0
[05/29 04:25:37     59s] (I)      Number of connected nets              =      0
[05/29 04:25:37     59s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/29 04:25:37     59s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/29 04:25:37     59s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/29 04:25:37     59s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/29 04:25:37     59s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/29 04:25:37     59s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/29 04:25:37     59s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/29 04:25:37     59s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/29 04:25:37     59s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/29 04:25:37     59s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/29 04:25:37     59s] (I)      Ndr track 0 does not exist
[05/29 04:25:37     59s] (I)      ---------------------Grid Graph Info--------------------
[05/29 04:25:37     59s] (I)      Routing area        : (0, 0) - (123880, 123200)
[05/29 04:25:37     59s] (I)      Core area           : (0, 0) - (123880, 123200)
[05/29 04:25:37     59s] (I)      Site width          :   380  (dbu)
[05/29 04:25:37     59s] (I)      Row height          :  2800  (dbu)
[05/29 04:25:37     59s] (I)      GCell row height    :  2800  (dbu)
[05/29 04:25:37     59s] (I)      GCell width         :  8400  (dbu)
[05/29 04:25:37     59s] (I)      GCell height        :  8400  (dbu)
[05/29 04:25:37     59s] (I)      Grid                :    15    15    10
[05/29 04:25:37     59s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/29 04:25:37     59s] (I)      Vertical capacity   :     0  8400     0  8400     0  8400     0  8400     0  8400
[05/29 04:25:37     59s] (I)      Horizontal capacity :     0     0  8400     0  8400     0  8400     0  8400     0
[05/29 04:25:37     59s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[05/29 04:25:37     59s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[05/29 04:25:37     59s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[05/29 04:25:37     59s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[05/29 04:25:37     59s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870  3340  3550
[05/29 04:25:37     59s] (I)      Num tracks per GCell: 31.11 22.11 30.00 15.00 15.00 15.00  5.00  5.00  2.62  2.50
[05/29 04:25:37     59s] (I)      Total num of tracks :   440   326   440   220   219   220    73    73    38    36
[05/29 04:25:37     59s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/29 04:25:37     59s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/29 04:25:37     59s] (I)      --------------------------------------------------------
[05/29 04:25:37     59s] 
[05/29 04:25:37     59s] [NR-eGR] ============ Routing rule table ============
[05/29 04:25:37     59s] [NR-eGR] Rule id: 0  Nets: 484
[05/29 04:25:37     59s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/29 04:25:37     59s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[05/29 04:25:37     59s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[05/29 04:25:37     59s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[05/29 04:25:37     59s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[05/29 04:25:37     59s] [NR-eGR] ========================================
[05/29 04:25:37     59s] [NR-eGR] 
[05/29 04:25:37     59s] (I)      =============== Blocked Tracks ===============
[05/29 04:25:37     59s] (I)      +-------+---------+----------+---------------+
[05/29 04:25:37     59s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/29 04:25:37     59s] (I)      +-------+---------+----------+---------------+
[05/29 04:25:37     59s] (I)      |     1 |       0 |        0 |         0.00% |
[05/29 04:25:37     59s] (I)      |     2 |       0 |        0 |         0.00% |
[05/29 04:25:37     59s] (I)      |     3 |       0 |        0 |         0.00% |
[05/29 04:25:37     59s] (I)      |     4 |       0 |        0 |         0.00% |
[05/29 04:25:37     59s] (I)      |     5 |       0 |        0 |         0.00% |
[05/29 04:25:37     59s] (I)      |     6 |       0 |        0 |         0.00% |
[05/29 04:25:37     59s] (I)      |     7 |       0 |        0 |         0.00% |
[05/29 04:25:37     59s] (I)      |     8 |       0 |        0 |         0.00% |
[05/29 04:25:37     59s] (I)      |     9 |       0 |        0 |         0.00% |
[05/29 04:25:37     59s] (I)      |    10 |       0 |        0 |         0.00% |
[05/29 04:25:37     59s] (I)      +-------+---------+----------+---------------+
[05/29 04:25:37     59s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2188.05 MB )
[05/29 04:25:37     59s] (I)      Reset routing kernel
[05/29 04:25:37     59s] (I)      numLocalWires=533  numGlobalNetBranches=171  numLocalNetBranches=96
[05/29 04:25:37     59s] (I)      totalPins=1491  totalGlobalPin=1135 (76.12%)
[05/29 04:25:37     59s] (I)      total 2D Cap : 24675 = (11550 H, 13125 V)
[05/29 04:25:37     59s] (I)      
[05/29 04:25:37     59s] (I)      ============  Phase 1a Route ============
[05/29 04:25:37     59s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/29 04:25:37     59s] (I)      Usage: 1884 = (1181 H, 703 V) = (10.23% H, 5.36% V) = (4.960e+03um H, 2.953e+03um V)
[05/29 04:25:37     59s] (I)      
[05/29 04:25:37     59s] (I)      ============  Phase 1b Route ============
[05/29 04:25:37     59s] (I)      Usage: 1884 = (1181 H, 703 V) = (10.23% H, 5.36% V) = (4.960e+03um H, 2.953e+03um V)
[05/29 04:25:37     59s] (I)      eGR overflow: 0.00% H + 0.00% V
[05/29 04:25:37     59s] 
[05/29 04:25:37     59s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/29 04:25:37     59s] <CMD> psp::embedded_egr_term_
[05/29 04:25:37     59s] Finished Early Global Route rough congestion estimation: mem = 2188.1M
[05/29 04:25:37     59s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.022, REAL:0.022, MEM:2188.1M, EPOCH TIME: 1748507137.295070
[05/29 04:25:37     59s] earlyGlobalRoute rough estimation gcell size 3 row height
[05/29 04:25:37     59s] OPERPROF: Starting CDPad at level 1, MEM:2188.1M, EPOCH TIME: 1748507137.295202
[05/29 04:25:37     59s] CDPadU 0.476 -> 0.476. R=0.296, N=413, GS=4.200
[05/29 04:25:37     59s] OPERPROF: Finished CDPad at level 1, CPU:0.003, REAL:0.003, MEM:2188.1M, EPOCH TIME: 1748507137.298451
[05/29 04:25:37     59s] OPERPROF: Starting npMain at level 1, MEM:2188.1M, EPOCH TIME: 1748507137.298798
[05/29 04:25:37     59s] OPERPROF:   Starting npPlace at level 2, MEM:2188.1M, EPOCH TIME: 1748507137.301977
[05/29 04:25:37     59s] OPERPROF:   Finished npPlace at level 2, CPU:0.004, REAL:0.004, MEM:2188.1M, EPOCH TIME: 1748507137.306096
[05/29 04:25:37     59s] OPERPROF: Finished npMain at level 1, CPU:0.009, REAL:0.009, MEM:2188.1M, EPOCH TIME: 1748507137.307512
[05/29 04:25:37     59s] Global placement CDP skipped at cutLevel 7.
[05/29 04:25:37     59s] Iteration 10: Total net bbox = 7.423e+03 (4.94e+03 2.48e+03)
[05/29 04:25:37     59s]               Est.  stn bbox = 8.205e+03 (5.28e+03 2.93e+03)
[05/29 04:25:37     59s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2188.1M
[05/29 04:25:37     59s] Iteration 11: Total net bbox = 7.423e+03 (4.94e+03 2.48e+03)
[05/29 04:25:37     59s]               Est.  stn bbox = 8.205e+03 (5.28e+03 2.93e+03)
[05/29 04:25:37     59s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2188.1M
[05/29 04:25:37     59s] [adp] clock
[05/29 04:25:37     59s] [adp] weight, nr nets, wire length
[05/29 04:25:37     59s] [adp]      0        1  93.781000
[05/29 04:25:37     59s] [adp] data
[05/29 04:25:37     59s] [adp] weight, nr nets, wire length
[05/29 04:25:37     59s] [adp]      0      483  7329.083500
[05/29 04:25:37     59s] [adp] 0.000000|0.000000|0.000000
[05/29 04:25:37     59s] Iteration 12: Total net bbox = 7.423e+03 (4.94e+03 2.48e+03)
[05/29 04:25:37     59s]               Est.  stn bbox = 8.205e+03 (5.28e+03 2.93e+03)
[05/29 04:25:37     59s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2188.1M
[05/29 04:25:37     59s] *** cost = 7.423e+03 (4.94e+03 2.48e+03) (cpu for global=0:00:00.7) real=0:00:01.0***
[05/29 04:25:37     59s] Info: 0 clock gating cells identified, 0 (on average) moved 0/2
[05/29 04:25:37     59s] Saved padding area to DB
[05/29 04:25:37     59s] All LLGs are deleted
[05/29 04:25:37     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:37     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:37     59s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2188.1M, EPOCH TIME: 1748507137.325431
[05/29 04:25:37     59s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2188.1M, EPOCH TIME: 1748507137.325671
[05/29 04:25:37     59s] Solver runtime cpu: 0:00:00.5 real: 0:00:00.5
[05/29 04:25:37     59s] Core Placement runtime cpu: 0:00:00.6 real: 0:00:01.0
[05/29 04:25:37     59s] <CMD> scanReorder
[05/29 04:25:37     59s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/29 04:25:37     59s] Type 'man IMPSP-9025' for more detail.
[05/29 04:25:37     59s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2188.1M, EPOCH TIME: 1748507137.326630
[05/29 04:25:37     59s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2188.1M, EPOCH TIME: 1748507137.326789
[05/29 04:25:37     59s] Processing tracks to init pin-track alignment.
[05/29 04:25:37     59s] z: 2, totalTracks: 1
[05/29 04:25:37     59s] z: 4, totalTracks: 1
[05/29 04:25:37     59s] z: 6, totalTracks: 1
[05/29 04:25:37     59s] z: 8, totalTracks: 1
[05/29 04:25:37     59s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/29 04:25:37     59s] All LLGs are deleted
[05/29 04:25:37     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:37     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:37     59s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2188.1M, EPOCH TIME: 1748507137.330298
[05/29 04:25:37     59s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2188.1M, EPOCH TIME: 1748507137.330414
[05/29 04:25:37     59s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2188.1M, EPOCH TIME: 1748507137.330662
[05/29 04:25:37     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:37     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:37     59s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2188.1M, EPOCH TIME: 1748507137.331042
[05/29 04:25:37     59s] Max number of tech site patterns supported in site array is 256.
[05/29 04:25:37     59s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/29 04:25:37     59s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2188.1M, EPOCH TIME: 1748507137.334323
[05/29 04:25:37     59s] After signature check, allow fast init is true, keep pre-filter is true.
[05/29 04:25:37     59s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/29 04:25:37     59s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:2188.1M, EPOCH TIME: 1748507137.334639
[05/29 04:25:37     59s] Fast DP-INIT is on for default
[05/29 04:25:37     59s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/29 04:25:37     59s] Atter site array init, number of instance map data is 0.
[05/29 04:25:37     59s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.004, REAL:0.004, MEM:2188.1M, EPOCH TIME: 1748507137.335157
[05/29 04:25:37     59s] 
[05/29 04:25:37     59s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:37     59s] OPERPROF:       Starting CMU at level 4, MEM:2188.1M, EPOCH TIME: 1748507137.335392
[05/29 04:25:37     59s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2188.1M, EPOCH TIME: 1748507137.335610
[05/29 04:25:37     59s] 
[05/29 04:25:37     59s] Bad Lib Cell Checking (CMU) is done! (0)
[05/29 04:25:37     59s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.005, REAL:0.005, MEM:2188.1M, EPOCH TIME: 1748507137.335823
[05/29 04:25:37     59s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2188.1M, EPOCH TIME: 1748507137.335911
[05/29 04:25:37     59s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.001, REAL:0.001, MEM:2188.1M, EPOCH TIME: 1748507137.336600
[05/29 04:25:37     59s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2188.1MB).
[05/29 04:25:37     59s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.010, MEM:2188.1M, EPOCH TIME: 1748507137.337011
[05/29 04:25:37     59s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.010, MEM:2188.1M, EPOCH TIME: 1748507137.337093
[05/29 04:25:37     59s] TDRefine: refinePlace mode is spiral
[05/29 04:25:37     59s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3053837.6
[05/29 04:25:37     59s] OPERPROF: Starting RefinePlace at level 1, MEM:2188.1M, EPOCH TIME: 1748507137.337275
[05/29 04:25:37     59s] *** Starting refinePlace (0:00:59.6 mem=2188.1M) ***
[05/29 04:25:37     59s] Total net bbox length = 7.423e+03 (4.939e+03 2.484e+03) (ext = 4.411e+03)
[05/29 04:25:37     59s] 
[05/29 04:25:37     59s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:37     59s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/29 04:25:37     59s] (I)      Default pattern map key = des3_default.
[05/29 04:25:37     59s] (I)      Default pattern map key = des3_default.
[05/29 04:25:37     59s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2188.1M, EPOCH TIME: 1748507137.340413
[05/29 04:25:37     59s] Starting refinePlace ...
[05/29 04:25:37     59s] (I)      Default pattern map key = des3_default.
[05/29 04:25:37     59s] (I)      Default pattern map key = des3_default.
[05/29 04:25:37     59s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2188.1M, EPOCH TIME: 1748507137.343829
[05/29 04:25:37     59s] DDP initSite1 nrRow 44 nrJob 44
[05/29 04:25:37     59s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2188.1M, EPOCH TIME: 1748507137.343946
[05/29 04:25:37     59s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2188.1M, EPOCH TIME: 1748507137.344055
[05/29 04:25:37     59s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2188.1M, EPOCH TIME: 1748507137.344144
[05/29 04:25:37     59s] DDP markSite nrRow 44 nrJob 44
[05/29 04:25:37     59s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2188.1M, EPOCH TIME: 1748507137.344272
[05/29 04:25:37     59s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:2188.1M, EPOCH TIME: 1748507137.344352
[05/29 04:25:37     59s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2188.1M, EPOCH TIME: 1748507137.344629
[05/29 04:25:37     59s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2188.1M, EPOCH TIME: 1748507137.344711
[05/29 04:25:37     59s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:2188.1M, EPOCH TIME: 1748507137.345068
[05/29 04:25:37     59s] ** Cut row section cpu time 0:00:00.0.
[05/29 04:25:37     59s]  ** Cut row section real time 0:00:00.0.
[05/29 04:25:37     59s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.001, REAL:0.001, MEM:2188.1M, EPOCH TIME: 1748507137.345206
[05/29 04:25:37     59s]   Spread Effort: high, standalone mode, useDDP on.
[05/29 04:25:37     59s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2188.1MB) @(0:00:59.6 - 0:00:59.6).
[05/29 04:25:37     59s] Move report: preRPlace moves 413 insts, mean move: 0.11 um, max move: 0.58 um 
[05/29 04:25:37     59s] 	Max move on inst (U214): (45.93, 13.47) --> (45.98, 14.00)
[05/29 04:25:37     59s] 	Length: 6 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: XOR2_X1
[05/29 04:25:37     59s] wireLenOptFixPriorityInst 0 inst fixed
[05/29 04:25:37     59s] Placement tweakage begins.
[05/29 04:25:37     59s] wire length = 8.388e+03
[05/29 04:25:37     59s] wire length = 8.030e+03
[05/29 04:25:37     59s] Placement tweakage ends.
[05/29 04:25:37     59s] Move report: tweak moves 14 insts, mean move: 3.81 um, max move: 7.03 um 
[05/29 04:25:37     59s] 	Max move on inst (R_reg_28_): (47.50, 21.00) --> (40.47, 21.00)
[05/29 04:25:37     59s] 
[05/29 04:25:37     59s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/29 04:25:37     59s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f26a9377af8.
[05/29 04:25:37     59s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[05/29 04:25:37     59s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/29 04:25:37     59s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/29 04:25:37     59s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/29 04:25:37     59s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2156.1MB) @(0:00:59.6 - 0:00:59.7).
[05/29 04:25:37     59s] Move report: Detail placement moves 413 insts, mean move: 0.24 um, max move: 6.99 um 
[05/29 04:25:37     59s] 	Max move on inst (R_reg_28_): (47.46, 21.01) --> (40.47, 21.00)
[05/29 04:25:37     59s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2156.1MB
[05/29 04:25:37     59s] Statistics of distance of Instance movement in refine placement:
[05/29 04:25:37     59s]   maximum (X+Y) =         6.99 um
[05/29 04:25:37     59s]   inst (R_reg_28_) with max move: (47.457, 21.0065) -> (40.47, 21)
[05/29 04:25:37     59s]   mean    (X+Y) =         0.24 um
[05/29 04:25:37     59s] Summary Report:
[05/29 04:25:37     59s] Instances move: 413 (out of 413 movable)
[05/29 04:25:37     59s] Instances flipped: 0
[05/29 04:25:37     59s] Mean displacement: 0.24 um
[05/29 04:25:37     59s] Max displacement: 6.99 um (Instance: R_reg_28_) (47.457, 21.0065) -> (40.47, 21)
[05/29 04:25:37     59s] 	Length: 17 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFF_X1
[05/29 04:25:37     59s] Total instances moved : 413
[05/29 04:25:37     59s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.051, REAL:0.050, MEM:2156.1M, EPOCH TIME: 1748507137.390168
[05/29 04:25:37     59s] Total net bbox length = 7.157e+03 (4.645e+03 2.512e+03) (ext = 4.337e+03)
[05/29 04:25:37     59s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2156.1MB
[05/29 04:25:37     59s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2156.1MB) @(0:00:59.6 - 0:00:59.7).
[05/29 04:25:37     59s] *** Finished refinePlace (0:00:59.7 mem=2156.1M) ***
[05/29 04:25:37     59s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3053837.6
[05/29 04:25:37     59s] OPERPROF: Finished RefinePlace at level 1, CPU:0.055, REAL:0.054, MEM:2156.1M, EPOCH TIME: 1748507137.390868
[05/29 04:25:37     59s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2156.1M, EPOCH TIME: 1748507137.390957
[05/29 04:25:37     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:413).
[05/29 04:25:37     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:37     59s] All LLGs are deleted
[05/29 04:25:37     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:37     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:37     59s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2156.1M, EPOCH TIME: 1748507137.391990
[05/29 04:25:37     59s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2156.1M, EPOCH TIME: 1748507137.392104
[05/29 04:25:37     59s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:2156.1M, EPOCH TIME: 1748507137.393337
[05/29 04:25:37     59s] *** End of Placement (cpu=0:00:01.8, real=0:00:02.0, mem=2156.1M) ***
[05/29 04:25:37     59s] Processing tracks to init pin-track alignment.
[05/29 04:25:37     59s] z: 2, totalTracks: 1
[05/29 04:25:37     59s] z: 4, totalTracks: 1
[05/29 04:25:37     59s] z: 6, totalTracks: 1
[05/29 04:25:37     59s] z: 8, totalTracks: 1
[05/29 04:25:37     59s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/29 04:25:37     59s] All LLGs are deleted
[05/29 04:25:37     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:37     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:37     59s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2156.1M, EPOCH TIME: 1748507137.396318
[05/29 04:25:37     59s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2156.1M, EPOCH TIME: 1748507137.396431
[05/29 04:25:37     59s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2156.1M, EPOCH TIME: 1748507137.396594
[05/29 04:25:37     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:37     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:37     59s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2156.1M, EPOCH TIME: 1748507137.396858
[05/29 04:25:37     59s] Max number of tech site patterns supported in site array is 256.
[05/29 04:25:37     59s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/29 04:25:37     59s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2156.1M, EPOCH TIME: 1748507137.400075
[05/29 04:25:37     59s] After signature check, allow fast init is true, keep pre-filter is true.
[05/29 04:25:37     59s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/29 04:25:37     59s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2156.1M, EPOCH TIME: 1748507137.400306
[05/29 04:25:37     59s] Fast DP-INIT is on for default
[05/29 04:25:37     59s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/29 04:25:37     59s] Atter site array init, number of instance map data is 0.
[05/29 04:25:37     59s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2156.1M, EPOCH TIME: 1748507137.400810
[05/29 04:25:37     59s] 
[05/29 04:25:37     59s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:37     59s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.005, MEM:2156.1M, EPOCH TIME: 1748507137.401103
[05/29 04:25:37     59s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2156.1M, EPOCH TIME: 1748507137.401354
[05/29 04:25:37     59s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2156.1M, EPOCH TIME: 1748507137.401547
[05/29 04:25:37     59s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.001, REAL:0.001, MEM:2172.1M, EPOCH TIME: 1748507137.402345
[05/29 04:25:37     59s] default core: bins with density > 0.750 =  0.00 % ( 0 / 25 )
[05/29 04:25:37     59s] Density distribution unevenness ratio = 36.661%
[05/29 04:25:37     59s] Density distribution unevenness ratio (U70) = 0.000%
[05/29 04:25:37     59s] Density distribution unevenness ratio (U80) = 0.000%
[05/29 04:25:37     59s] Density distribution unevenness ratio (U90) = 0.000%
[05/29 04:25:37     59s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.001, REAL:0.001, MEM:2172.1M, EPOCH TIME: 1748507137.402537
[05/29 04:25:37     59s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2172.1M, EPOCH TIME: 1748507137.402621
[05/29 04:25:37     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:37     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:37     59s] All LLGs are deleted
[05/29 04:25:37     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:37     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:37     59s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2172.1M, EPOCH TIME: 1748507137.403344
[05/29 04:25:37     59s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2172.1M, EPOCH TIME: 1748507137.403452
[05/29 04:25:37     59s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:2172.1M, EPOCH TIME: 1748507137.403845
[05/29 04:25:37     59s] *** Free Virtual Timing Model ...(mem=2172.1M)
[05/29 04:25:37     59s] <CMD> setDelayCalMode -engine aae
[05/29 04:25:37     59s] <CMD> all_setup_analysis_views
[05/29 04:25:37     59s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/29 04:25:37     59s] <CMD> reset_path_group -name reg2reg_tmp.3053837
[05/29 04:25:37     59s] <CMD> set_global _is_ipo_interactive_path_groups 0
[05/29 04:25:37     59s] <CMD> reset_path_group -name in2reg_tmp.3053837
[05/29 04:25:37     59s] <CMD> set_global _is_ipo_interactive_path_groups 0
[05/29 04:25:37     59s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[05/29 04:25:37     59s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[05/29 04:25:37     59s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[05/29 04:25:37     59s] <CMD> get_ccopt_clock_trees *
[05/29 04:25:37     59s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[05/29 04:25:37     59s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[05/29 04:25:37     59s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[05/29 04:25:37     59s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[05/29 04:25:37     59s] <CMD> getPlaceMode -quiet -timingEffort
[05/29 04:25:37     59s] <CMD> getAnalysisMode -quiet -honorClockDomains
[05/29 04:25:37     59s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[05/29 04:25:37     59s] <CMD> getAnalysisMode -quiet -honorClockDomains
[05/29 04:25:37     59s] **INFO: Enable pre-place timing setting for timing analysis
[05/29 04:25:37     59s] Set Using Default Delay Limit as 101.
[05/29 04:25:37     59s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/29 04:25:37     59s] <CMD> set delaycal_use_default_delay_limit 101
[05/29 04:25:37     59s] Set Default Net Delay as 0 ps.
[05/29 04:25:37     59s] <CMD> set delaycal_default_net_delay 0
[05/29 04:25:37     59s] Set Default Net Load as 0 pF. 
[05/29 04:25:37     59s] <CMD> set delaycal_default_net_load 0
[05/29 04:25:37     59s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[05/29 04:25:37     59s] <CMD> getAnalysisMode -clkSrcPath -quiet
[05/29 04:25:37     59s] <CMD> getAnalysisMode -clockPropagation -quiet
[05/29 04:25:37     59s] <CMD> getAnalysisMode -checkType -quiet
[05/29 04:25:37     59s] <CMD> buildTimingGraph
[05/29 04:25:37     59s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[05/29 04:25:37     59s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[05/29 04:25:37     59s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[05/29 04:25:37     59s] **INFO: Analyzing IO path groups for slack adjustment
[05/29 04:25:37     59s] <CMD> get_global timing_enable_path_group_priority
[05/29 04:25:37     59s] <CMD> get_global timing_constraint_enable_group_path_resetting
[05/29 04:25:37     59s] <CMD> set_global timing_enable_path_group_priority false
[05/29 04:25:37     59s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[05/29 04:25:37     59s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[05/29 04:25:37     59s] <CMD> set_global _is_ipo_interactive_path_groups 1
[05/29 04:25:37     59s] <CMD> group_path -name in2reg_tmp.3053837 -from {0x259 0x25c} -to 0x25d -ignore_source_of_trigger_arc
[05/29 04:25:37     59s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[05/29 04:25:37     59s] <CMD> set_global _is_ipo_interactive_path_groups 1
[05/29 04:25:37     59s] <CMD> group_path -name in2out_tmp.3053837 -from {0x260 0x263} -to 0x264 -ignore_source_of_trigger_arc
[05/29 04:25:37     59s] <CMD> set_global _is_ipo_interactive_path_groups 1
[05/29 04:25:37     59s] <CMD> group_path -name reg2reg_tmp.3053837 -from 0x266 -to 0x267
[05/29 04:25:37     59s] <CMD> set_global _is_ipo_interactive_path_groups 1
[05/29 04:25:37     59s] <CMD> group_path -name reg2out_tmp.3053837 -from 0x26a -to 0x26b
[05/29 04:25:37     59s] <CMD> setPathGroupOptions reg2reg_tmp.3053837 -effortLevel high
[05/29 04:25:37     59s] Effort level <high> specified for reg2reg_tmp.3053837 path_group
[05/29 04:25:37     59s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/29 04:25:37     59s] #################################################################################
[05/29 04:25:37     59s] # Design Stage: PreRoute
[05/29 04:25:37     59s] # Design Name: des3
[05/29 04:25:37     59s] # Design Mode: 45nm
[05/29 04:25:37     59s] # Analysis Mode: MMMC Non-OCV 
[05/29 04:25:37     59s] # Parasitics Mode: No SPEF/RCDB 
[05/29 04:25:37     59s] # Signoff Settings: SI Off 
[05/29 04:25:37     59s] #################################################################################
[05/29 04:25:37     59s] Calculate delays in BcWc mode...
[05/29 04:25:37     59s] Topological Sorting (REAL = 0:00:00.0, MEM = 2162.5M, InitMEM = 2162.5M)
[05/29 04:25:37     59s] Start delay calculation (fullDC) (1 T). (MEM=2162.55)
[05/29 04:25:37     59s] End AAE Lib Interpolated Model. (MEM=2174.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 04:25:37     59s] Total number of fetched objects 612
[05/29 04:25:37     59s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 04:25:37     59s] End delay calculation. (MEM=2205.76 CPU=0:00:00.1 REAL=0:00:00.0)
[05/29 04:25:37     59s] End delay calculation (fullDC). (MEM=2205.76 CPU=0:00:00.1 REAL=0:00:00.0)
[05/29 04:25:37     59s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2205.8M) ***
[05/29 04:25:37     60s] <CMD> reset_path_group -name reg2out_tmp.3053837
[05/29 04:25:37     60s] <CMD> set_global _is_ipo_interactive_path_groups 0
[05/29 04:25:37     60s] <CMD> reset_path_group -name in2out_tmp.3053837
[05/29 04:25:37     60s] <CMD> set_global _is_ipo_interactive_path_groups 0
[05/29 04:25:37     60s] **INFO: Disable pre-place timing setting for timing analysis
[05/29 04:25:37     60s] <CMD> setDelayCalMode -ignoreNetLoad false
[05/29 04:25:37     60s] Set Using Default Delay Limit as 1000.
[05/29 04:25:37     60s] <CMD> set delaycal_use_default_delay_limit 1000
[05/29 04:25:37     60s] Set Default Net Delay as 1000 ps.
[05/29 04:25:37     60s] <CMD> set delaycal_default_net_delay 1000ps
[05/29 04:25:37     60s] Set Default Net Load as 0.5 pF. 
[05/29 04:25:37     60s] <CMD> set delaycal_default_net_load 0.5pf
[05/29 04:25:37     60s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[05/29 04:25:37     60s] <CMD> all_setup_analysis_views
[05/29 04:25:37     60s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[05/29 04:25:37     60s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/29 04:25:37     60s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[05/29 04:25:37     60s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[05/29 04:25:37     60s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[05/29 04:25:37     60s] <CMD> setPlaceMode -reset -improveWithPsp
[05/29 04:25:37     60s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[05/29 04:25:37     60s] <CMD> getPlaceMode -congRepair -quiet
[05/29 04:25:37     60s] <CMD> getPlaceMode -fp -quiet
[05/29 04:25:37     60s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[05/29 04:25:37     60s] <CMD> getPlaceMode -user -congRepairMaxIter
[05/29 04:25:37     60s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[05/29 04:25:37     60s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[05/29 04:25:37     60s] <CMD> getPlaceMode -quiet -expCongRepairPDOneLoop
[05/29 04:25:37     60s] <CMD> setPlaceMode -congRepairMaxIter 1
[05/29 04:25:37     60s] <CMD> getPlaceMode -quickCTS -quiet
[05/29 04:25:37     60s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[05/29 04:25:37     60s] <CMD> getPlaceMode -congRepairForceTrialRoute -quiet
[05/29 04:25:37     60s] <CMD> getPlaceMode -user -congRepairForceTrialRoute
[05/29 04:25:37     60s] <CMD> setPlaceMode -congRepairForceTrialRoute true
[05/29 04:25:37     60s] <CMD> ::goMC::is_advanced_metrics_collection_running
[05/29 04:25:37     60s] <CMD> congRepair
[05/29 04:25:37     60s] Info: Disable timing driven in postCTS congRepair.
[05/29 04:25:37     60s] 
[05/29 04:25:37     60s] Starting congRepair ...
[05/29 04:25:37     60s] User Input Parameters:
[05/29 04:25:37     60s] - Congestion Driven    : On
[05/29 04:25:37     60s] - Timing Driven        : Off
[05/29 04:25:37     60s] - Area-Violation Based : On
[05/29 04:25:37     60s] - Start Rollback Level : -5
[05/29 04:25:37     60s] - Legalized            : On
[05/29 04:25:37     60s] - Window Based         : Off
[05/29 04:25:37     60s] - eDen incr mode       : Off
[05/29 04:25:37     60s] - Small incr mode      : Off
[05/29 04:25:37     60s] 
[05/29 04:25:37     60s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2196.2M, EPOCH TIME: 1748507137.813025
[05/29 04:25:37     60s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.004, REAL:0.004, MEM:2196.2M, EPOCH TIME: 1748507137.816664
[05/29 04:25:37     60s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2196.2M, EPOCH TIME: 1748507137.816782
[05/29 04:25:37     60s] Starting Early Global Route congestion estimation: mem = 2196.2M
[05/29 04:25:37     60s] (I)      ==================== Layers =====================
[05/29 04:25:37     60s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:37     60s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/29 04:25:37     60s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:37     60s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[05/29 04:25:37     60s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[05/29 04:25:37     60s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[05/29 04:25:37     60s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[05/29 04:25:37     60s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[05/29 04:25:37     60s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[05/29 04:25:37     60s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[05/29 04:25:37     60s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[05/29 04:25:37     60s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[05/29 04:25:37     60s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[05/29 04:25:37     60s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[05/29 04:25:37     60s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[05/29 04:25:37     60s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[05/29 04:25:37     60s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[05/29 04:25:37     60s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[05/29 04:25:37     60s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[05/29 04:25:37     60s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[05/29 04:25:37     60s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[05/29 04:25:37     60s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[05/29 04:25:37     60s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:37     60s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[05/29 04:25:37     60s] (I)      |   0 |  0 |  active |   other |        |    MS |
[05/29 04:25:37     60s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/29 04:25:37     60s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:37     60s] (I)      Started Import and model ( Curr Mem: 2196.24 MB )
[05/29 04:25:37     60s] (I)      Default pattern map key = des3_default.
[05/29 04:25:37     60s] (I)      == Non-default Options ==
[05/29 04:25:37     60s] (I)      Maximum routing layer                              : 10
[05/29 04:25:37     60s] (I)      Number of threads                                  : 1
[05/29 04:25:37     60s] (I)      Use non-blocking free Dbs wires                    : false
[05/29 04:25:37     60s] (I)      Method to set GCell size                           : row
[05/29 04:25:37     60s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[05/29 04:25:37     60s] (I)      Use row-based GCell size
[05/29 04:25:37     60s] (I)      Use row-based GCell align
[05/29 04:25:37     60s] (I)      layer 0 area = 0
[05/29 04:25:37     60s] (I)      layer 1 area = 0
[05/29 04:25:37     60s] (I)      layer 2 area = 0
[05/29 04:25:37     60s] (I)      layer 3 area = 0
[05/29 04:25:37     60s] (I)      layer 4 area = 0
[05/29 04:25:37     60s] (I)      layer 5 area = 0
[05/29 04:25:37     60s] (I)      layer 6 area = 0
[05/29 04:25:37     60s] (I)      layer 7 area = 0
[05/29 04:25:37     60s] (I)      layer 8 area = 0
[05/29 04:25:37     60s] (I)      layer 9 area = 0
[05/29 04:25:37     60s] (I)      GCell unit size   : 2800
[05/29 04:25:37     60s] (I)      GCell multiplier  : 1
[05/29 04:25:37     60s] (I)      GCell row height  : 2800
[05/29 04:25:37     60s] (I)      Actual row height : 2800
[05/29 04:25:37     60s] (I)      GCell align ref   : 0 0
[05/29 04:25:37     60s] [NR-eGR] Track table information for default rule: 
[05/29 04:25:37     60s] [NR-eGR] metal1 has single uniform track structure
[05/29 04:25:37     60s] [NR-eGR] metal2 has single uniform track structure
[05/29 04:25:37     60s] [NR-eGR] metal3 has single uniform track structure
[05/29 04:25:37     60s] [NR-eGR] metal4 has single uniform track structure
[05/29 04:25:37     60s] [NR-eGR] metal5 has single uniform track structure
[05/29 04:25:37     60s] [NR-eGR] metal6 has single uniform track structure
[05/29 04:25:37     60s] [NR-eGR] metal7 has single uniform track structure
[05/29 04:25:37     60s] [NR-eGR] metal8 has single uniform track structure
[05/29 04:25:37     60s] [NR-eGR] metal9 has single uniform track structure
[05/29 04:25:37     60s] [NR-eGR] metal10 has single uniform track structure
[05/29 04:25:37     60s] (I)      ============== Default via ===============
[05/29 04:25:37     60s] (I)      +---+------------------+-----------------+
[05/29 04:25:37     60s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/29 04:25:37     60s] (I)      +---+------------------+-----------------+
[05/29 04:25:37     60s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[05/29 04:25:37     60s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[05/29 04:25:37     60s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[05/29 04:25:37     60s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[05/29 04:25:37     60s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[05/29 04:25:37     60s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[05/29 04:25:37     60s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[05/29 04:25:37     60s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[05/29 04:25:37     60s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[05/29 04:25:37     60s] (I)      +---+------------------+-----------------+
[05/29 04:25:37     60s] [NR-eGR] Read 0 PG shapes
[05/29 04:25:37     60s] [NR-eGR] Read 0 clock shapes
[05/29 04:25:37     60s] [NR-eGR] Read 0 other shapes
[05/29 04:25:37     60s] [NR-eGR] #Routing Blockages  : 0
[05/29 04:25:37     60s] [NR-eGR] #Instance Blockages : 0
[05/29 04:25:37     60s] [NR-eGR] #PG Blockages       : 0
[05/29 04:25:37     60s] [NR-eGR] #Halo Blockages     : 0
[05/29 04:25:37     60s] [NR-eGR] #Boundary Blockages : 0
[05/29 04:25:37     60s] [NR-eGR] #Clock Blockages    : 0
[05/29 04:25:37     60s] [NR-eGR] #Other Blockages    : 0
[05/29 04:25:37     60s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/29 04:25:37     60s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/29 04:25:37     60s] [NR-eGR] Read 484 nets ( ignored 0 )
[05/29 04:25:37     60s] (I)      early_global_route_priority property id does not exist.
[05/29 04:25:37     60s] (I)      Read Num Blocks=0  Num Prerouted Wires=0  Num CS=0
[05/29 04:25:37     60s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:37     60s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:37     60s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:37     60s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:37     60s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:37     60s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:37     60s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:37     60s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:37     60s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:37     60s] (I)      Number of ignored nets                =      0
[05/29 04:25:37     60s] (I)      Number of connected nets              =      0
[05/29 04:25:37     60s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/29 04:25:37     60s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/29 04:25:37     60s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/29 04:25:37     60s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/29 04:25:37     60s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/29 04:25:37     60s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/29 04:25:37     60s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/29 04:25:37     60s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/29 04:25:37     60s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/29 04:25:37     60s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/29 04:25:37     60s] (I)      Ndr track 0 does not exist
[05/29 04:25:37     60s] (I)      ---------------------Grid Graph Info--------------------
[05/29 04:25:37     60s] (I)      Routing area        : (0, 0) - (123880, 123200)
[05/29 04:25:37     60s] (I)      Core area           : (0, 0) - (123880, 123200)
[05/29 04:25:37     60s] (I)      Site width          :   380  (dbu)
[05/29 04:25:37     60s] (I)      Row height          :  2800  (dbu)
[05/29 04:25:37     60s] (I)      GCell row height    :  2800  (dbu)
[05/29 04:25:37     60s] (I)      GCell width         :  2800  (dbu)
[05/29 04:25:37     60s] (I)      GCell height        :  2800  (dbu)
[05/29 04:25:37     60s] (I)      Grid                :    45    44    10
[05/29 04:25:37     60s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/29 04:25:37     60s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[05/29 04:25:37     60s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[05/29 04:25:37     60s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[05/29 04:25:37     60s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[05/29 04:25:37     60s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[05/29 04:25:37     60s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[05/29 04:25:37     60s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870  3340  3550
[05/29 04:25:37     60s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[05/29 04:25:37     60s] (I)      Total num of tracks :   440   326   440   220   219   220    73    73    38    36
[05/29 04:25:37     60s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/29 04:25:37     60s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/29 04:25:37     60s] (I)      --------------------------------------------------------
[05/29 04:25:37     60s] 
[05/29 04:25:37     60s] [NR-eGR] ============ Routing rule table ============
[05/29 04:25:37     60s] [NR-eGR] Rule id: 0  Nets: 484
[05/29 04:25:37     60s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/29 04:25:37     60s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[05/29 04:25:37     60s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[05/29 04:25:37     60s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[05/29 04:25:37     60s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[05/29 04:25:37     60s] [NR-eGR] ========================================
[05/29 04:25:37     60s] [NR-eGR] 
[05/29 04:25:37     60s] (I)      =============== Blocked Tracks ===============
[05/29 04:25:37     60s] (I)      +-------+---------+----------+---------------+
[05/29 04:25:37     60s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/29 04:25:37     60s] (I)      +-------+---------+----------+---------------+
[05/29 04:25:37     60s] (I)      |     1 |       0 |        0 |         0.00% |
[05/29 04:25:37     60s] (I)      |     2 |       0 |        0 |         0.00% |
[05/29 04:25:37     60s] (I)      |     3 |       0 |        0 |         0.00% |
[05/29 04:25:37     60s] (I)      |     4 |       0 |        0 |         0.00% |
[05/29 04:25:37     60s] (I)      |     5 |       0 |        0 |         0.00% |
[05/29 04:25:37     60s] (I)      |     6 |       0 |        0 |         0.00% |
[05/29 04:25:37     60s] (I)      |     7 |       0 |        0 |         0.00% |
[05/29 04:25:37     60s] (I)      |     8 |       0 |        0 |         0.00% |
[05/29 04:25:37     60s] (I)      |     9 |       0 |        0 |         0.00% |
[05/29 04:25:37     60s] (I)      |    10 |       0 |        0 |         0.00% |
[05/29 04:25:37     60s] (I)      +-------+---------+----------+---------------+
[05/29 04:25:37     60s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2196.24 MB )
[05/29 04:25:37     60s] (I)      Reset routing kernel
[05/29 04:25:37     60s] (I)      Started Global Routing ( Curr Mem: 2196.24 MB )
[05/29 04:25:37     60s] (I)      totalPins=1491  totalGlobalPin=1489 (99.87%)
[05/29 04:25:37     60s] (I)      total 2D Cap : 39006 = (14850 H, 24156 V)
[05/29 04:25:37     60s] [NR-eGR] Layer group 1: route 10 net(s) in layer range [4, 10]
[05/29 04:25:37     60s] (I)      
[05/29 04:25:37     60s] (I)      ============  Phase 1a Route ============
[05/29 04:25:37     60s] (I)      Usage: 251 = (221 H, 30 V) = (1.49% H, 0.12% V) = (3.094e+02um H, 4.200e+01um V)
[05/29 04:25:37     60s] (I)      
[05/29 04:25:37     60s] (I)      ============  Phase 1b Route ============
[05/29 04:25:37     60s] (I)      Usage: 251 = (221 H, 30 V) = (1.49% H, 0.12% V) = (3.094e+02um H, 4.200e+01um V)
[05/29 04:25:37     60s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.514000e+02um
[05/29 04:25:37     60s] (I)      
[05/29 04:25:37     60s] (I)      ============  Phase 1c Route ============
[05/29 04:25:37     60s] (I)      Usage: 251 = (221 H, 30 V) = (1.49% H, 0.12% V) = (3.094e+02um H, 4.200e+01um V)
[05/29 04:25:37     60s] (I)      
[05/29 04:25:37     60s] (I)      ============  Phase 1d Route ============
[05/29 04:25:37     60s] (I)      Usage: 251 = (221 H, 30 V) = (1.49% H, 0.12% V) = (3.094e+02um H, 4.200e+01um V)
[05/29 04:25:37     60s] (I)      
[05/29 04:25:37     60s] (I)      ============  Phase 1e Route ============
[05/29 04:25:37     60s] (I)      Usage: 251 = (221 H, 30 V) = (1.49% H, 0.12% V) = (3.094e+02um H, 4.200e+01um V)
[05/29 04:25:37     60s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.514000e+02um
[05/29 04:25:37     60s] (I)      
[05/29 04:25:37     60s] (I)      ============  Phase 1l Route ============
[05/29 04:25:37     60s] (I)      total 2D Cap : 73150 = (34650 H, 38500 V)
[05/29 04:25:37     60s] [NR-eGR] Layer group 2: route 474 net(s) in layer range [2, 10]
[05/29 04:25:37     60s] (I)      
[05/29 04:25:37     60s] (I)      ============  Phase 1a Route ============
[05/29 04:25:37     60s] (I)      Usage: 5625 = (3515 H, 2110 V) = (10.14% H, 5.48% V) = (4.921e+03um H, 2.954e+03um V)
[05/29 04:25:37     60s] (I)      
[05/29 04:25:37     60s] (I)      ============  Phase 1b Route ============
[05/29 04:25:37     60s] (I)      Usage: 5625 = (3515 H, 2110 V) = (10.14% H, 5.48% V) = (4.921e+03um H, 2.954e+03um V)
[05/29 04:25:37     60s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.875000e+03um
[05/29 04:25:37     60s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/29 04:25:37     60s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/29 04:25:37     60s] (I)      
[05/29 04:25:37     60s] (I)      ============  Phase 1c Route ============
[05/29 04:25:37     60s] (I)      Usage: 5625 = (3515 H, 2110 V) = (10.14% H, 5.48% V) = (4.921e+03um H, 2.954e+03um V)
[05/29 04:25:37     60s] (I)      
[05/29 04:25:37     60s] (I)      ============  Phase 1d Route ============
[05/29 04:25:37     60s] (I)      Usage: 5625 = (3515 H, 2110 V) = (10.14% H, 5.48% V) = (4.921e+03um H, 2.954e+03um V)
[05/29 04:25:37     60s] (I)      
[05/29 04:25:37     60s] (I)      ============  Phase 1e Route ============
[05/29 04:25:37     60s] (I)      Usage: 5625 = (3515 H, 2110 V) = (10.14% H, 5.48% V) = (4.921e+03um H, 2.954e+03um V)
[05/29 04:25:37     60s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.875000e+03um
[05/29 04:25:37     60s] (I)      
[05/29 04:25:37     60s] (I)      ============  Phase 1l Route ============
[05/29 04:25:37     60s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/29 04:25:37     60s] (I)      Layer  2:      14018      1448         0           0       14258    ( 0.00%) 
[05/29 04:25:37     60s] (I)      Layer  3:      19360      3341         0           0       19360    ( 0.00%) 
[05/29 04:25:37     60s] (I)      Layer  4:       9460       971         0           0        9675    ( 0.00%) 
[05/29 04:25:37     60s] (I)      Layer  5:       9636       442         0           0        9680    ( 0.00%) 
[05/29 04:25:37     60s] (I)      Layer  6:       9460       359         0           0        9675    ( 0.00%) 
[05/29 04:25:37     60s] (I)      Layer  7:       3212        21         0           0        3227    ( 0.00%) 
[05/29 04:25:37     60s] (I)      Layer  8:       3139        34         0          72        3153    ( 2.22%) 
[05/29 04:25:37     60s] (I)      Layer  9:       1672         0         0         231        1463    (13.64%) 
[05/29 04:25:37     60s] (I)      Layer 10:       1548         0         0         322        1290    (20.00%) 
[05/29 04:25:37     60s] (I)      Total:         71505      6616         0         624       71779    ( 0.86%) 
[05/29 04:25:37     60s] (I)      
[05/29 04:25:37     60s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/29 04:25:37     60s] [NR-eGR]                        OverCon            
[05/29 04:25:37     60s] [NR-eGR]                         #Gcell     %Gcell
[05/29 04:25:37     60s] [NR-eGR]        Layer             (1-0)    OverCon
[05/29 04:25:37     60s] [NR-eGR] ----------------------------------------------
[05/29 04:25:37     60s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:37     60s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:37     60s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:37     60s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:37     60s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:37     60s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:37     60s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:37     60s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:37     60s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:37     60s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:37     60s] [NR-eGR] ----------------------------------------------
[05/29 04:25:37     60s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/29 04:25:37     60s] [NR-eGR] 
[05/29 04:25:37     60s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2204.24 MB )
[05/29 04:25:37     60s] (I)      total 2D Cap : 73150 = (34650 H, 38500 V)
[05/29 04:25:37     60s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/29 04:25:37     60s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 2204.2M
[05/29 04:25:37     60s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.038, REAL:0.038, MEM:2204.2M, EPOCH TIME: 1748507137.854633
[05/29 04:25:37     60s] OPERPROF: Starting HotSpotCal at level 1, MEM:2204.2M, EPOCH TIME: 1748507137.854715
[05/29 04:25:37     60s] [hotspot] +------------+---------------+---------------+
[05/29 04:25:37     60s] [hotspot] |            |   max hotspot | total hotspot |
[05/29 04:25:37     60s] [hotspot] +------------+---------------+---------------+
[05/29 04:25:37     60s] [hotspot] | normalized |          0.00 |          0.00 |
[05/29 04:25:37     60s] [hotspot] +------------+---------------+---------------+
[05/29 04:25:37     60s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/29 04:25:37     60s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/29 04:25:37     60s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2220.2M, EPOCH TIME: 1748507137.855688
[05/29 04:25:37     60s] Skipped repairing congestion.
[05/29 04:25:37     60s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2220.2M, EPOCH TIME: 1748507137.855815
[05/29 04:25:37     60s] Starting Early Global Route wiring: mem = 2220.2M
[05/29 04:25:37     60s] (I)      ============= Track Assignment ============
[05/29 04:25:37     60s] (I)      Started Track Assignment (1T) ( Curr Mem: 2220.24 MB )
[05/29 04:25:37     60s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[05/29 04:25:37     60s] (I)      Run Multi-thread track assignment
[05/29 04:25:37     60s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2220.24 MB )
[05/29 04:25:37     60s] (I)      Started Export ( Curr Mem: 2220.24 MB )
[05/29 04:25:37     60s] [NR-eGR]                  Length (um)  Vias 
[05/29 04:25:37     60s] [NR-eGR] -----------------------------------
[05/29 04:25:37     60s] [NR-eGR]  metal1   (1H)             0  1356 
[05/29 04:25:37     60s] [NR-eGR]  metal2   (2V)          1347  1833 
[05/29 04:25:37     60s] [NR-eGR]  metal3   (3H)          4358   737 
[05/29 04:25:37     60s] [NR-eGR]  metal4   (4V)          1283    87 
[05/29 04:25:37     60s] [NR-eGR]  metal5   (5H)           599    42 
[05/29 04:25:37     60s] [NR-eGR]  metal6   (6V)           500     4 
[05/29 04:25:37     60s] [NR-eGR]  metal7   (7H)            29     2 
[05/29 04:25:37     60s] [NR-eGR]  metal8   (8V)            48     0 
[05/29 04:25:37     60s] [NR-eGR]  metal9   (9H)             0     0 
[05/29 04:25:37     60s] [NR-eGR]  metal10  (10V)            0     0 
[05/29 04:25:37     60s] [NR-eGR] -----------------------------------
[05/29 04:25:37     60s] [NR-eGR]           Total         8164  4061 
[05/29 04:25:37     60s] [NR-eGR] --------------------------------------------------------------------------
[05/29 04:25:37     60s] [NR-eGR] Total half perimeter of net bounding box: 7157um
[05/29 04:25:37     60s] [NR-eGR] Total length: 8164um, number of vias: 4061
[05/29 04:25:37     60s] [NR-eGR] --------------------------------------------------------------------------
[05/29 04:25:37     60s] [NR-eGR] Total eGR-routed clock nets wire length: 435um, number of vias: 388
[05/29 04:25:37     60s] [NR-eGR] --------------------------------------------------------------------------
[05/29 04:25:37     60s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2220.24 MB )
[05/29 04:25:37     60s] Saved RC grid cleaned up.
[05/29 04:25:37     60s] Early Global Route wiring runtime: 0.02 seconds, mem = 2165.2M
[05/29 04:25:37     60s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.018, REAL:0.018, MEM:2165.2M, EPOCH TIME: 1748507137.874195
[05/29 04:25:37     60s] Tdgp not successfully inited but do clear! skip clearing
[05/29 04:25:37     60s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[05/29 04:25:37     60s] <CMD> ::goMC::is_advanced_metrics_collection_running
[05/29 04:25:37     60s] <CMD> ::goMC::is_advanced_metrics_collection_running
[05/29 04:25:37     60s] <CMD> ::goMC::is_advanced_metrics_collection_running
[05/29 04:25:37     60s] <CMD> setPlaceMode -reset -congRepairForceTrialRoute
[05/29 04:25:37     60s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[05/29 04:25:37     60s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[05/29 04:25:37     60s] <CMD> setPlaceMode -reset -congRepairMaxIter
[05/29 04:25:37     60s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[05/29 04:25:37     60s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[05/29 04:25:37     60s] <CMD> all_setup_analysis_views
[05/29 04:25:37     60s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/29 04:25:37     60s] <CMD> reset_path_group -name reg2reg_tmp.3053837
[05/29 04:25:37     60s] <CMD> set_global _is_ipo_interactive_path_groups 0
[05/29 04:25:37     60s] <CMD> reset_path_group -name in2reg_tmp.3053837
[05/29 04:25:37     60s] <CMD> set_global _is_ipo_interactive_path_groups 0
[05/29 04:25:37     60s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[05/29 04:25:37     60s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[05/29 04:25:37     60s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[05/29 04:25:37     60s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[05/29 04:25:37     60s] <CMD> getPlaceMode -quiet -timingEffort
[05/29 04:25:37     60s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[05/29 04:25:37     60s] *** Finishing placeDesign default flow ***
[05/29 04:25:37     60s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[05/29 04:25:37     60s] **placeDesign ... cpu = 0: 0: 3, real = 0: 0: 3, mem = 2165.2M **
[05/29 04:25:37     60s] <CMD> getPlaceMode -trimView -quiet
[05/29 04:25:37     60s] <CMD> getOptMode -quiet -viewOptPolishing
[05/29 04:25:37     60s] <CMD> getOptMode -quiet -fastViewOpt
[05/29 04:25:37     60s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[05/29 04:25:37     60s] <CMD_INTERNAL> spInternalUse tdgp clearSkpData
[05/29 04:25:37     60s] Tdgp not successfully inited but do clear! skip clearing
[05/29 04:25:37     60s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation forcedIdeal
[05/29 04:25:37     60s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/29 04:25:37     60s] <CMD> setExtractRCMode -engine preRoute
[05/29 04:25:37     60s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[05/29 04:25:37     60s] <CMD> setPlaceMode -reset -ignoreScan
[05/29 04:25:37     60s] <CMD> setPlaceMode -reset -repairPlace
[05/29 04:25:37     60s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[05/29 04:25:37     60s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 0
[05/29 04:25:37     60s] <CMD> getPlaceMode -macroPlaceMode -quiet
[05/29 04:25:37     60s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[05/29 04:25:37     60s] <CMD> getPlaceMode -macroPlaceMode -quiet
[05/29 04:25:37     60s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/29 04:25:37     60s] <CMD> getPlaceMode -enableDistPlace -quiet
[05/29 04:25:37     60s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[05/29 04:25:37     60s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[05/29 04:25:37     60s] <CMD> setPlaceMode -reset -resetCombineRFLevel
[05/29 04:25:37     60s] <CMD> getPlaceMode -enableDistPlace -quiet
[05/29 04:25:37     60s] <CMD> getPlaceMode -quiet -clusterMode
[05/29 04:25:37     60s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[05/29 04:25:37     60s] <CMD> getPlaceMode -enableDistPlace -quiet
[05/29 04:25:37     60s] <CMD> setPlaceMode -reset -expHiddenFastMode
[05/29 04:25:37     60s] <CMD> getPlaceMode -tcg2Pass -quiet
[05/29 04:25:37     60s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[05/29 04:25:37     60s] <CMD> getPlaceMode -fp -quiet
[05/29 04:25:37     60s] <CMD> getPlaceMode -fastfp -quiet
[05/29 04:25:37     60s] <CMD> getPlaceMode -doRPlace -quiet
[05/29 04:25:37     60s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[05/29 04:25:37     60s] <CMD> remove_rf_constraint
[05/29 04:25:37     60s] <CMD> getPlaceMode -quickCTS -quiet
[05/29 04:25:37     60s] <CMD> set spgFlowInInitialPlace 0
[05/29 04:25:37     60s] <CMD> getPlaceMode -user -maxRouteLayer
[05/29 04:25:37     60s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[05/29 04:25:37     60s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[05/29 04:25:37     60s] <CMD> getDesignMode -quiet -flowEffort
[05/29 04:25:37     60s] <CMD> report_message -end_cmd
[05/29 04:25:37     60s] 
[05/29 04:25:37     60s] *** Summary of all messages that are not suppressed in this session:
[05/29 04:25:37     60s] Severity  ID               Count  Summary                                  
[05/29 04:25:37     60s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[05/29 04:25:37     60s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[05/29 04:25:37     60s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/29 04:25:37     60s] *** Message Summary: 4 warning(s), 0 error(s)
[05/29 04:25:37     60s] 
[05/29 04:25:37     60s] <CMD> um::create_snapshot -name final -auto min
[05/29 04:25:37     60s] <CMD> um::pop_snapshot_stack
[05/29 04:25:37     60s] <CMD> um::create_snapshot -name place_design
[05/29 04:25:37     60s] *** placeDesign #2 [finish] : cpu/real = 0:00:03.0/0:00:03.0 (1.0), totSession cpu/real = 0:01:00.2/0:01:03.3 (1.0), mem = 2165.2M
[05/29 04:25:37     60s] 
[05/29 04:25:37     60s] =============================================================================================
[05/29 04:25:37     60s]  Final TAT Report : placeDesign #2                                              21.17-s075_1
[05/29 04:25:37     60s] =============================================================================================
[05/29 04:25:37     60s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/29 04:25:37     60s] ---------------------------------------------------------------------------------------------
[05/29 04:25:37     60s] [ TimingUpdate           ]      8   0:00:00.1  (   4.8 % )     0:00:00.1 /  0:00:00.1    1.0
[05/29 04:25:37     60s] [ FullDelayCalc          ]      3   0:00:00.4  (  11.7 % )     0:00:00.4 /  0:00:00.3    1.0
[05/29 04:25:37     60s] [ MISC                   ]          0:00:02.5  (  83.5 % )     0:00:02.5 /  0:00:02.5    1.0
[05/29 04:25:37     60s] ---------------------------------------------------------------------------------------------
[05/29 04:25:37     60s]  placeDesign #2 TOTAL               0:00:03.0  ( 100.0 % )     0:00:03.0 /  0:00:03.0    1.0
[05/29 04:25:37     60s] ---------------------------------------------------------------------------------------------
[05/29 04:25:37     60s] 
[05/29 04:25:37     60s] <CMD> getPlaceMode -exp_slack_driven -quiet
[05/29 04:25:37     60s] <CMD> refinePlace
[05/29 04:25:37     60s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2165.2M, EPOCH TIME: 1748507137.947082
[05/29 04:25:37     60s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2165.2M, EPOCH TIME: 1748507137.947196
[05/29 04:25:37     60s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2165.2M, EPOCH TIME: 1748507137.947339
[05/29 04:25:37     60s] Processing tracks to init pin-track alignment.
[05/29 04:25:37     60s] z: 2, totalTracks: 1
[05/29 04:25:37     60s] z: 4, totalTracks: 1
[05/29 04:25:37     60s] z: 6, totalTracks: 1
[05/29 04:25:37     60s] z: 8, totalTracks: 1
[05/29 04:25:37     60s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/29 04:25:37     60s] All LLGs are deleted
[05/29 04:25:37     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:37     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:37     60s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2165.2M, EPOCH TIME: 1748507137.951015
[05/29 04:25:37     60s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2165.2M, EPOCH TIME: 1748507137.951143
[05/29 04:25:37     60s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2165.2M, EPOCH TIME: 1748507137.951338
[05/29 04:25:37     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:37     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:37     60s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2165.2M, EPOCH TIME: 1748507137.951662
[05/29 04:25:37     60s] Max number of tech site patterns supported in site array is 256.
[05/29 04:25:37     60s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/29 04:25:37     60s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2165.2M, EPOCH TIME: 1748507137.955016
[05/29 04:25:37     60s] After signature check, allow fast init is true, keep pre-filter is true.
[05/29 04:25:37     60s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/29 04:25:37     60s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.000, MEM:2165.2M, EPOCH TIME: 1748507137.955302
[05/29 04:25:37     60s] Fast DP-INIT is on for default
[05/29 04:25:37     60s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/29 04:25:37     60s] Atter site array init, number of instance map data is 0.
[05/29 04:25:37     60s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.004, REAL:0.004, MEM:2165.2M, EPOCH TIME: 1748507137.955825
[05/29 04:25:37     60s] 
[05/29 04:25:37     60s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:37     60s] OPERPROF:         Starting CMU at level 5, MEM:2165.2M, EPOCH TIME: 1748507137.956089
[05/29 04:25:37     60s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2165.2M, EPOCH TIME: 1748507137.956319
[05/29 04:25:37     60s] 
[05/29 04:25:37     60s] Bad Lib Cell Checking (CMU) is done! (0)
[05/29 04:25:37     60s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.005, REAL:0.005, MEM:2165.2M, EPOCH TIME: 1748507137.956521
[05/29 04:25:37     60s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2165.2M, EPOCH TIME: 1748507137.956614
[05/29 04:25:37     60s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.001, REAL:0.001, MEM:2165.2M, EPOCH TIME: 1748507137.957263
[05/29 04:25:37     60s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2165.2MB).
[05/29 04:25:37     60s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.010, MEM:2165.2M, EPOCH TIME: 1748507137.957671
[05/29 04:25:37     60s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.011, MEM:2165.2M, EPOCH TIME: 1748507137.957753
[05/29 04:25:37     60s] TDRefine: refinePlace mode is spiral
[05/29 04:25:37     60s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3053837.7
[05/29 04:25:37     60s] OPERPROF:   Starting RefinePlace at level 2, MEM:2165.2M, EPOCH TIME: 1748507137.957869
[05/29 04:25:37     60s] *** Starting refinePlace (0:01:00 mem=2165.2M) ***
[05/29 04:25:37     60s] Total net bbox length = 7.157e+03 (4.645e+03 2.512e+03) (ext = 4.337e+03)
[05/29 04:25:37     60s] 
[05/29 04:25:37     60s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:37     60s] (I)      Default pattern map key = des3_default.
[05/29 04:25:37     60s] (I)      Default pattern map key = des3_default.
[05/29 04:25:37     60s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2165.2M, EPOCH TIME: 1748507137.960966
[05/29 04:25:37     60s] Starting refinePlace ...
[05/29 04:25:37     60s] (I)      Default pattern map key = des3_default.
[05/29 04:25:37     60s] One DDP V2 for no tweak run.
[05/29 04:25:37     60s] (I)      Default pattern map key = des3_default.
[05/29 04:25:37     60s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2165.2M, EPOCH TIME: 1748507137.964454
[05/29 04:25:37     60s] DDP initSite1 nrRow 44 nrJob 44
[05/29 04:25:37     60s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2165.2M, EPOCH TIME: 1748507137.964570
[05/29 04:25:37     60s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2165.2M, EPOCH TIME: 1748507137.964681
[05/29 04:25:37     60s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2165.2M, EPOCH TIME: 1748507137.964766
[05/29 04:25:37     60s] DDP markSite nrRow 44 nrJob 44
[05/29 04:25:37     60s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2165.2M, EPOCH TIME: 1748507137.964923
[05/29 04:25:37     60s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:2165.2M, EPOCH TIME: 1748507137.965006
[05/29 04:25:37     60s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2165.2M, EPOCH TIME: 1748507137.965302
[05/29 04:25:37     60s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2165.2M, EPOCH TIME: 1748507137.965385
[05/29 04:25:37     60s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.000, MEM:2165.2M, EPOCH TIME: 1748507137.965702
[05/29 04:25:37     60s] ** Cut row section cpu time 0:00:00.0.
[05/29 04:25:37     60s]  ** Cut row section real time 0:00:00.0.
[05/29 04:25:37     60s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.001, REAL:0.001, MEM:2165.2M, EPOCH TIME: 1748507137.965825
[05/29 04:25:37     60s]   Spread Effort: high, standalone mode, useDDP on.
[05/29 04:25:37     60s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2165.2MB) @(0:01:00 - 0:01:00).
[05/29 04:25:37     60s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/29 04:25:37     60s] wireLenOptFixPriorityInst 0 inst fixed
[05/29 04:25:37     60s] 
[05/29 04:25:37     60s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/29 04:25:37     60s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f26a9377af8.
[05/29 04:25:37     60s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[05/29 04:25:37     60s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/29 04:25:37     60s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/29 04:25:37     60s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/29 04:25:37     60s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2141.2MB) @(0:01:00 - 0:01:00).
[05/29 04:25:37     60s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/29 04:25:37     60s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2141.2MB
[05/29 04:25:37     60s] Statistics of distance of Instance movement in refine placement:
[05/29 04:25:37     60s]   maximum (X+Y) =         0.00 um
[05/29 04:25:37     60s]   mean    (X+Y) =         0.00 um
[05/29 04:25:37     60s] Summary Report:
[05/29 04:25:37     60s] Instances move: 0 (out of 413 movable)
[05/29 04:25:37     60s] Instances flipped: 0
[05/29 04:25:37     60s] Mean displacement: 0.00 um
[05/29 04:25:37     60s] Max displacement: 0.00 um 
[05/29 04:25:37     60s] Total instances moved : 0
[05/29 04:25:37     60s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.024, REAL:0.022, MEM:2141.2M, EPOCH TIME: 1748507137.983418
[05/29 04:25:37     60s] Total net bbox length = 7.157e+03 (4.645e+03 2.512e+03) (ext = 4.337e+03)
[05/29 04:25:37     60s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2141.2MB
[05/29 04:25:37     60s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2141.2MB) @(0:01:00 - 0:01:00).
[05/29 04:25:37     60s] *** Finished refinePlace (0:01:00 mem=2141.2M) ***
[05/29 04:25:37     60s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3053837.7
[05/29 04:25:37     60s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.027, REAL:0.026, MEM:2141.2M, EPOCH TIME: 1748507137.984053
[05/29 04:25:37     60s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2141.2M, EPOCH TIME: 1748507137.984184
[05/29 04:25:37     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:413).
[05/29 04:25:37     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:37     60s] All LLGs are deleted
[05/29 04:25:37     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:37     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:37     60s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2141.2M, EPOCH TIME: 1748507137.986212
[05/29 04:25:37     60s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2141.2M, EPOCH TIME: 1748507137.986331
[05/29 04:25:37     60s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.003, REAL:0.003, MEM:2141.2M, EPOCH TIME: 1748507137.986935
[05/29 04:25:37     60s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.041, REAL:0.040, MEM:2141.2M, EPOCH TIME: 1748507137.987027
[05/29 04:25:37     60s] <CMD> timeDesign -preCTS -outDir pnr_reports/place_time
[05/29 04:25:37     60s] #optDebug: fT-S <1 1 0 0 0>
[05/29 04:25:37     60s] *** timeDesign #2 [begin] : totSession cpu/real = 0:01:00.3/0:01:03.3 (1.0), mem = 2141.2M
[05/29 04:25:37     60s] **WARN: (IMPOPT-7232):	"setOptMode -powerEffort low" overrides powerEffort from "setDesignMode -powerEffort none"
[05/29 04:25:38     60s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2141.2M, EPOCH TIME: 1748507137.999950
[05/29 04:25:38     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:38     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:38     60s] All LLGs are deleted
[05/29 04:25:38     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:38     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:38     60s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2141.2M, EPOCH TIME: 1748507138.000105
[05/29 04:25:38     60s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2141.2M, EPOCH TIME: 1748507138.000214
[05/29 04:25:38     60s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2141.2M, EPOCH TIME: 1748507138.000322
[05/29 04:25:38     60s] Start to check current routing status for nets...
[05/29 04:25:38     60s] All nets are already routed correctly.
[05/29 04:25:38     60s] End to check current routing status for nets (mem=2141.2M)
[05/29 04:25:38     60s] Extraction called for design 'des3' of instances=413 and nets=1931 using extraction engine 'preRoute' .
[05/29 04:25:38     60s] PreRoute RC Extraction called for design des3.
[05/29 04:25:38     60s] RC Extraction called in multi-corner(1) mode.
[05/29 04:25:38     60s] RCMode: PreRoute
[05/29 04:25:38     60s]       RC Corner Indexes            0   
[05/29 04:25:38     60s] Capacitance Scaling Factor   : 1.00000 
[05/29 04:25:38     60s] Resistance Scaling Factor    : 1.00000 
[05/29 04:25:38     60s] Clock Cap. Scaling Factor    : 1.00000 
[05/29 04:25:38     60s] Clock Res. Scaling Factor    : 1.00000 
[05/29 04:25:38     60s] Shrink Factor                : 1.00000
[05/29 04:25:38     60s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/29 04:25:38     60s] Using capacitance table file ...
[05/29 04:25:38     60s] 
[05/29 04:25:38     60s] Trim Metal Layers:
[05/29 04:25:38     60s] LayerId::1 widthSet size::4
[05/29 04:25:38     60s] LayerId::2 widthSet size::4
[05/29 04:25:38     60s] LayerId::3 widthSet size::4
[05/29 04:25:38     60s] LayerId::4 widthSet size::4
[05/29 04:25:38     60s] LayerId::5 widthSet size::4
[05/29 04:25:38     60s] LayerId::6 widthSet size::4
[05/29 04:25:38     60s] LayerId::7 widthSet size::4
[05/29 04:25:38     60s] LayerId::8 widthSet size::4
[05/29 04:25:38     60s] LayerId::9 widthSet size::4
[05/29 04:25:38     60s] LayerId::10 widthSet size::3
[05/29 04:25:38     60s] Updating RC grid for preRoute extraction ...
[05/29 04:25:38     60s] eee: pegSigSF::1.070000
[05/29 04:25:38     60s] Initializing multi-corner capacitance tables ... 
[05/29 04:25:38     60s] Initializing multi-corner resistance tables ...
[05/29 04:25:38     60s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/29 04:25:38     60s] eee: l::2 avDens::0.055935 usedTrk::98.916643 availTrk::1768.421053 sigTrk::98.916643
[05/29 04:25:38     60s] eee: l::3 avDens::0.137804 usedTrk::344.509107 availTrk::2500.000000 sigTrk::344.509107
[05/29 04:25:38     60s] eee: l::4 avDens::0.082696 usedTrk::95.099964 availTrk::1150.000000 sigTrk::95.099964
[05/29 04:25:38     60s] eee: l::5 avDens::0.042552 usedTrk::48.935357 availTrk::1150.000000 sigTrk::48.935357
[05/29 04:25:38     60s] eee: l::6 avDens::0.064941 usedTrk::35.717500 availTrk::550.000000 sigTrk::35.717500
[05/29 04:25:38     60s] eee: l::7 avDens::0.031339 usedTrk::2.089286 availTrk::66.666667 sigTrk::2.089286
[05/29 04:25:38     60s] eee: l::8 avDens::0.051300 usedTrk::3.420000 availTrk::66.666667 sigTrk::3.420000
[05/29 04:25:38     60s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/29 04:25:38     60s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/29 04:25:38     60s] {RT default 0 10 10 {4 1} {7 0} {9 0} 3}
[05/29 04:25:38     60s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.228862 uaWl=0.956027 uaWlH=0.258568 aWlH=0.042628 lMod=0 pMax=0.843600 pMod=81 wcR=0.535700 newSi=0.002500 wHLS=1.458612 siPrev=0 viaL=0.000000 crit=0.079574 shortMod=0.397872 fMod=0.019894 
[05/29 04:25:38     60s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2149.242M)
[05/29 04:25:38     60s] Effort level <high> specified for reg2reg path_group
[05/29 04:25:38     60s] All LLGs are deleted
[05/29 04:25:38     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:38     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:38     60s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2157.3M, EPOCH TIME: 1748507138.173107
[05/29 04:25:38     60s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2157.3M, EPOCH TIME: 1748507138.173244
[05/29 04:25:38     60s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2157.3M, EPOCH TIME: 1748507138.173438
[05/29 04:25:38     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:38     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:38     60s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2157.3M, EPOCH TIME: 1748507138.173786
[05/29 04:25:38     60s] Max number of tech site patterns supported in site array is 256.
[05/29 04:25:38     60s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/29 04:25:38     60s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2157.3M, EPOCH TIME: 1748507138.177112
[05/29 04:25:38     60s] After signature check, allow fast init is true, keep pre-filter is true.
[05/29 04:25:38     60s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/29 04:25:38     60s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2157.3M, EPOCH TIME: 1748507138.177419
[05/29 04:25:38     60s] Fast DP-INIT is on for default
[05/29 04:25:38     60s] Atter site array init, number of instance map data is 0.
[05/29 04:25:38     60s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2157.3M, EPOCH TIME: 1748507138.177928
[05/29 04:25:38     60s] 
[05/29 04:25:38     60s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:38     60s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:2157.3M, EPOCH TIME: 1748507138.178265
[05/29 04:25:38     60s] All LLGs are deleted
[05/29 04:25:38     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:38     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:38     60s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2157.3M, EPOCH TIME: 1748507138.179251
[05/29 04:25:38     60s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2157.3M, EPOCH TIME: 1748507138.179367
[05/29 04:25:38     60s] Starting delay calculation for Setup views
[05/29 04:25:38     60s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/29 04:25:38     60s] #################################################################################
[05/29 04:25:38     60s] # Design Stage: PreRoute
[05/29 04:25:38     60s] # Design Name: des3
[05/29 04:25:38     60s] # Design Mode: 45nm
[05/29 04:25:38     60s] # Analysis Mode: MMMC Non-OCV 
[05/29 04:25:38     60s] # Parasitics Mode: No SPEF/RCDB 
[05/29 04:25:38     60s] # Signoff Settings: SI Off 
[05/29 04:25:38     60s] #################################################################################
[05/29 04:25:38     60s] Calculate delays in BcWc mode...
[05/29 04:25:38     60s] Topological Sorting (REAL = 0:00:00.0, MEM = 2155.3M, InitMEM = 2155.3M)
[05/29 04:25:38     60s] Start delay calculation (fullDC) (1 T). (MEM=2155.27)
[05/29 04:25:38     60s] End AAE Lib Interpolated Model. (MEM=2166.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 04:25:38     60s] Total number of fetched objects 612
[05/29 04:25:38     60s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 04:25:38     60s] End delay calculation. (MEM=2206.48 CPU=0:00:00.1 REAL=0:00:00.0)
[05/29 04:25:38     60s] End delay calculation (fullDC). (MEM=2206.48 CPU=0:00:00.1 REAL=0:00:00.0)
[05/29 04:25:38     60s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2206.5M) ***
[05/29 04:25:38     60s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:01 mem=2206.5M)
[05/29 04:25:39     60s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.943  |  0.054  | -0.943  |
|           TNS (ns):|-110.632 |  0.000  |-110.632 |
|    Violating Paths:|   128   |    0    |   128   |
|          All Paths:|   128   |   128   |   128   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      6 (6)       |    -47     |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/29 04:25:39     60s] All LLGs are deleted
[05/29 04:25:39     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:39     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:39     60s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2174.6M, EPOCH TIME: 1748507139.930223
[05/29 04:25:39     60s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2174.6M, EPOCH TIME: 1748507139.930350
[05/29 04:25:39     60s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2174.6M, EPOCH TIME: 1748507139.930550
[05/29 04:25:39     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:39     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:39     60s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2174.6M, EPOCH TIME: 1748507139.930880
[05/29 04:25:39     60s] Max number of tech site patterns supported in site array is 256.
[05/29 04:25:39     60s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/29 04:25:39     60s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2174.6M, EPOCH TIME: 1748507139.934182
[05/29 04:25:39     60s] After signature check, allow fast init is true, keep pre-filter is true.
[05/29 04:25:39     60s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/29 04:25:39     60s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2174.6M, EPOCH TIME: 1748507139.934449
[05/29 04:25:39     60s] Fast DP-INIT is on for default
[05/29 04:25:39     60s] Atter site array init, number of instance map data is 0.
[05/29 04:25:39     60s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2174.6M, EPOCH TIME: 1748507139.934956
[05/29 04:25:39     60s] 
[05/29 04:25:39     60s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:39     60s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:2174.6M, EPOCH TIME: 1748507139.935281
[05/29 04:25:39     60s] All LLGs are deleted
[05/29 04:25:39     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:39     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:39     60s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2174.6M, EPOCH TIME: 1748507139.936180
[05/29 04:25:39     60s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2174.6M, EPOCH TIME: 1748507139.936297
[05/29 04:25:39     60s] Density: 26.108%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[05/29 04:25:39     60s] All LLGs are deleted
[05/29 04:25:39     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:39     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:39     60s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2174.6M, EPOCH TIME: 1748507139.939177
[05/29 04:25:39     60s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2174.6M, EPOCH TIME: 1748507139.939290
[05/29 04:25:39     60s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2174.6M, EPOCH TIME: 1748507139.939477
[05/29 04:25:39     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:39     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:39     60s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2174.6M, EPOCH TIME: 1748507139.939706
[05/29 04:25:39     60s] Max number of tech site patterns supported in site array is 256.
[05/29 04:25:39     60s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/29 04:25:39     60s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2174.6M, EPOCH TIME: 1748507139.942801
[05/29 04:25:39     60s] After signature check, allow fast init is true, keep pre-filter is true.
[05/29 04:25:39     60s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/29 04:25:39     60s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2174.6M, EPOCH TIME: 1748507139.943035
[05/29 04:25:39     60s] Fast DP-INIT is on for default
[05/29 04:25:39     60s] Atter site array init, number of instance map data is 0.
[05/29 04:25:39     60s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2174.6M, EPOCH TIME: 1748507139.943478
[05/29 04:25:39     60s] 
[05/29 04:25:39     60s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:39     60s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:2174.6M, EPOCH TIME: 1748507139.943767
[05/29 04:25:39     60s] All LLGs are deleted
[05/29 04:25:39     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:39     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:39     60s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2174.6M, EPOCH TIME: 1748507139.944340
[05/29 04:25:39     60s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2174.6M, EPOCH TIME: 1748507139.944449
[05/29 04:25:40     60s] Reported timing to dir pnr_reports/place_time
[05/29 04:25:40     60s] Total CPU time: 0.67 sec
[05/29 04:25:40     60s] Total Real time: 3.0 sec
[05/29 04:25:40     60s] Total Memory Usage: 2174.632812 Mbytes
[05/29 04:25:40     60s] Info: pop threads available for lower-level modules during optimization.
[05/29 04:25:40     60s] *** timeDesign #2 [finish] : cpu/real = 0:00:00.7/0:00:02.0 (0.3), totSession cpu/real = 0:01:01.0/0:01:05.3 (0.9), mem = 2174.6M
[05/29 04:25:40     60s] 
[05/29 04:25:40     60s] =============================================================================================
[05/29 04:25:40     60s]  Final TAT Report : timeDesign #2                                               21.17-s075_1
[05/29 04:25:40     60s] =============================================================================================
[05/29 04:25:40     60s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/29 04:25:40     60s] ---------------------------------------------------------------------------------------------
[05/29 04:25:40     60s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:40     60s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.8 % )     0:00:01.8 /  0:00:00.5    0.3
[05/29 04:25:40     60s] [ DrvReport              ]      1   0:00:01.3  (  62.9 % )     0:00:01.3 /  0:00:00.0    0.0
[05/29 04:25:40     60s] [ ExtractRC              ]      1   0:00:00.1  (   5.9 % )     0:00:00.1 /  0:00:00.1    0.9
[05/29 04:25:40     60s] [ TimingUpdate           ]      1   0:00:00.1  (   6.4 % )     0:00:00.3 /  0:00:00.3    1.0
[05/29 04:25:40     60s] [ FullDelayCalc          ]      1   0:00:00.2  (   8.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/29 04:25:40     60s] [ TimingReport           ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.6
[05/29 04:25:40     60s] [ GenerateReports        ]      1   0:00:00.2  (   8.3 % )     0:00:00.2 /  0:00:00.1    0.7
[05/29 04:25:40     60s] [ MISC                   ]          0:00:00.1  (   5.8 % )     0:00:00.1 /  0:00:00.1    0.7
[05/29 04:25:40     60s] ---------------------------------------------------------------------------------------------
[05/29 04:25:40     60s]  timeDesign #2 TOTAL                0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:00.7    0.3
[05/29 04:25:40     60s] ---------------------------------------------------------------------------------------------
[05/29 04:25:40     60s] 
[05/29 04:25:40     60s] <CMD> report_timing -max_paths 100 > pnr_reports/place_timing.rpt.gz
[05/29 04:25:40     61s] <CMD> checkPlace pnr_reports/check_place.out
[05/29 04:25:40     61s] OPERPROF: Starting checkPlace at level 1, MEM:2176.6M, EPOCH TIME: 1748507140.079028
[05/29 04:25:40     61s] Processing tracks to init pin-track alignment.
[05/29 04:25:40     61s] z: 2, totalTracks: 1
[05/29 04:25:40     61s] z: 4, totalTracks: 1
[05/29 04:25:40     61s] z: 6, totalTracks: 1
[05/29 04:25:40     61s] z: 8, totalTracks: 1
[05/29 04:25:40     61s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/29 04:25:40     61s] All LLGs are deleted
[05/29 04:25:40     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:40     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:40     61s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2176.6M, EPOCH TIME: 1748507140.083159
[05/29 04:25:40     61s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2176.6M, EPOCH TIME: 1748507140.083280
[05/29 04:25:40     61s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2176.6M, EPOCH TIME: 1748507140.083386
[05/29 04:25:40     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:40     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:40     61s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2176.6M, EPOCH TIME: 1748507140.083688
[05/29 04:25:40     61s] Max number of tech site patterns supported in site array is 256.
[05/29 04:25:40     61s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/29 04:25:40     61s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2176.6M, EPOCH TIME: 1748507140.086971
[05/29 04:25:40     61s] After signature check, allow fast init is false, keep pre-filter is true.
[05/29 04:25:40     61s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[05/29 04:25:40     61s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2176.6M, EPOCH TIME: 1748507140.087270
[05/29 04:25:40     61s] SiteArray: non-trimmed site array dimensions = 44 x 326
[05/29 04:25:40     61s] SiteArray: use 114,688 bytes
[05/29 04:25:40     61s] SiteArray: current memory after site array memory allocation 2176.6M
[05/29 04:25:40     61s] SiteArray: FP blocked sites are writable
[05/29 04:25:40     61s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/29 04:25:40     61s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2176.6M, EPOCH TIME: 1748507140.087907
[05/29 04:25:40     61s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:2176.6M, EPOCH TIME: 1748507140.088001
[05/29 04:25:40     61s] SiteArray: number of non floorplan blocked sites for llg default is 14344
[05/29 04:25:40     61s] Atter site array init, number of instance map data is 0.
[05/29 04:25:40     61s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.005, REAL:0.005, MEM:2176.6M, EPOCH TIME: 1748507140.088246
[05/29 04:25:40     61s] 
[05/29 04:25:40     61s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:40     61s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2176.6M, EPOCH TIME: 1748507140.088459
[05/29 04:25:40     61s] Begin checking placement ... (start mem=2176.6M, init mem=2176.6M)
[05/29 04:25:40     61s] Begin checking exclusive groups violation ...
[05/29 04:25:40     61s] There are 0 groups to check, max #box is 0, total #box is 0
[05/29 04:25:40     61s] Finished checking exclusive groups violations. Found 0 Vio.
[05/29 04:25:40     61s] 
[05/29 04:25:40     61s] Running CheckPlace using 1 thread in normal mode...
[05/29 04:25:40     61s] 
[05/29 04:25:40     61s] ...checkPlace normal is done!
[05/29 04:25:40     61s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2176.6M, EPOCH TIME: 1748507140.093493
[05/29 04:25:40     61s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2176.6M, EPOCH TIME: 1748507140.093871
[05/29 04:25:40     61s] *info: Placed = 413           
[05/29 04:25:40     61s] *info: Unplaced = 0           
[05/29 04:25:40     61s] Placement Density:26.11%(996/3816)
[05/29 04:25:40     61s] Placement Density (including fixed std cells):26.11%(996/3816)
[05/29 04:25:40     61s] All LLGs are deleted
[05/29 04:25:40     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:413).
[05/29 04:25:40     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:40     61s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2176.6M, EPOCH TIME: 1748507140.094933
[05/29 04:25:40     61s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2176.6M, EPOCH TIME: 1748507140.095051
[05/29 04:25:40     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:40     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:40     61s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2176.6M)
[05/29 04:25:40     61s] OPERPROF: Finished checkPlace at level 1, CPU:0.016, REAL:0.017, MEM:2176.6M, EPOCH TIME: 1748507140.095542
[05/29 04:25:40     61s] <CMD> setOptMode -maxDensity 0.8 -powerEffort low -reclaimArea false -fixFanoutLoad false
[05/29 04:25:40     61s] <CMD> optDesign -preCTS -outDir pnr_reports/place_opt
[05/29 04:25:40     61s] Executing: place_opt_design -opt -out_dir pnr_reports/place_opt
[05/29 04:25:40     61s] **INFO: User settings:
[05/29 04:25:40     61s] setDesignMode -flowEffort                          express
[05/29 04:25:40     61s] setDesignMode -powerEffort                         none
[05/29 04:25:40     61s] setDesignMode -process                             45
[05/29 04:25:40     61s] setExtractRCMode -coupling_c_th                    0.1
[05/29 04:25:40     61s] setExtractRCMode -engine                           preRoute
[05/29 04:25:40     61s] setExtractRCMode -relative_c_th                    1
[05/29 04:25:40     61s] setExtractRCMode -total_c_th                       0
[05/29 04:25:40     61s] setDelayCalMode -enable_high_fanout                true
[05/29 04:25:40     61s] setDelayCalMode -engine                            aae
[05/29 04:25:40     61s] setDelayCalMode -ignoreNetLoad                     false
[05/29 04:25:40     61s] setDelayCalMode -socv_accuracy_mode                low
[05/29 04:25:40     61s] setOptMode -activeHoldViews                        { best }
[05/29 04:25:40     61s] setOptMode -activeSetupViews                       { worst }
[05/29 04:25:40     61s] setOptMode -autoSetupViews                         { worst}
[05/29 04:25:40     61s] setOptMode -autoTDGRSetupViews                     { worst}
[05/29 04:25:40     61s] setOptMode -drcMargin                              0
[05/29 04:25:40     61s] setOptMode -fixDrc                                 true
[05/29 04:25:40     61s] setOptMode -fixFanoutLoad                          false
[05/29 04:25:40     61s] setOptMode -maxDensity                             0.8
[05/29 04:25:40     61s] setOptMode -optimizeFF                             true
[05/29 04:25:40     61s] setOptMode -powerEffort                            low
[05/29 04:25:40     61s] setOptMode -reclaimArea                            false
[05/29 04:25:40     61s] setOptMode -setupTargetSlack                       0
[05/29 04:25:40     61s] setPlaceMode -MXPBoundaryLevel                     7
[05/29 04:25:40     61s] setPlaceMode -MXPConstraintFile                    {}
[05/29 04:25:40     61s] setPlaceMode -MXPControlSetting                    0
[05/29 04:25:40     61s] setPlaceMode -MXPLogicHierAware                    0
[05/29 04:25:40     61s] setPlaceMode -MXPPreplaceSetting                   5
[05/29 04:25:40     61s] setPlaceMode -MXPRefineSetting                     17
[05/29 04:25:40     61s] setPlaceMode -place_detail_wire_length_opt_effort  medium
[05/29 04:25:40     61s] setPlaceMode -place_global_activity_power_driven   false
[05/29 04:25:40     61s] setPlaceMode -place_global_cong_effort             medium
[05/29 04:25:40     61s] setPlaceMode -place_global_max_density             0.9
[05/29 04:25:40     61s] setPlaceMode -place_global_place_io_pins           false
[05/29 04:25:40     61s] setPlaceMode -place_global_timing_effort           medium
[05/29 04:25:40     61s] setPlaceMode -timingDriven                         true
[05/29 04:25:40     61s] setAnalysisMode -analysisType                      bcwc
[05/29 04:25:40     61s] setAnalysisMode -checkType                         setup
[05/29 04:25:40     61s] setAnalysisMode -clkSrcPath                        true
[05/29 04:25:40     61s] setAnalysisMode -clockPropagation                  forcedIdeal
[05/29 04:25:40     61s] setAnalysisMode -usefulSkew                        true
[05/29 04:25:40     61s] setAnalysisMode -virtualIPO                        false
[05/29 04:25:40     61s] 
[05/29 04:25:40     61s] *** place_opt_design #2 [begin] : totSession cpu/real = 0:01:01.0/0:01:05.4 (0.9), mem = 2176.6M
[05/29 04:25:40     61s] *** Starting GigaPlace ***
[05/29 04:25:40     61s] #optDebug: fT-E <X 2 3 1 0>
[05/29 04:25:40     61s] OPERPROF: Starting DPlace-Init at level 1, MEM:2176.6M, EPOCH TIME: 1748507140.109385
[05/29 04:25:40     61s] Processing tracks to init pin-track alignment.
[05/29 04:25:40     61s] z: 2, totalTracks: 1
[05/29 04:25:40     61s] z: 4, totalTracks: 1
[05/29 04:25:40     61s] z: 6, totalTracks: 1
[05/29 04:25:40     61s] z: 8, totalTracks: 1
[05/29 04:25:40     61s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/29 04:25:40     61s] All LLGs are deleted
[05/29 04:25:40     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:40     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:40     61s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2176.6M, EPOCH TIME: 1748507140.112298
[05/29 04:25:40     61s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2176.5M, EPOCH TIME: 1748507140.112439
[05/29 04:25:40     61s] # Building des3 llgBox search-tree.
[05/29 04:25:40     61s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2176.5M, EPOCH TIME: 1748507140.112656
[05/29 04:25:40     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:40     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:40     61s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2176.5M, EPOCH TIME: 1748507140.112937
[05/29 04:25:40     61s] Max number of tech site patterns supported in site array is 256.
[05/29 04:25:40     61s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/29 04:25:40     61s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2176.5M, EPOCH TIME: 1748507140.116188
[05/29 04:25:40     61s] After signature check, allow fast init is false, keep pre-filter is true.
[05/29 04:25:40     61s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[05/29 04:25:40     61s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2176.5M, EPOCH TIME: 1748507140.116451
[05/29 04:25:40     61s] SiteArray: non-trimmed site array dimensions = 44 x 326
[05/29 04:25:40     61s] SiteArray: use 114,688 bytes
[05/29 04:25:40     61s] SiteArray: current memory after site array memory allocation 2176.6M
[05/29 04:25:40     61s] SiteArray: FP blocked sites are writable
[05/29 04:25:40     61s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/29 04:25:40     61s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2176.6M, EPOCH TIME: 1748507140.117013
[05/29 04:25:40     61s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:2176.6M, EPOCH TIME: 1748507140.117103
[05/29 04:25:40     61s] SiteArray: number of non floorplan blocked sites for llg default is 14344
[05/29 04:25:40     61s] Atter site array init, number of instance map data is 0.
[05/29 04:25:40     61s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.004, REAL:0.004, MEM:2176.6M, EPOCH TIME: 1748507140.117353
[05/29 04:25:40     61s] 
[05/29 04:25:40     61s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:40     61s] OPERPROF:     Starting CMU at level 3, MEM:2176.6M, EPOCH TIME: 1748507140.117602
[05/29 04:25:40     61s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2176.6M, EPOCH TIME: 1748507140.117814
[05/29 04:25:40     61s] 
[05/29 04:25:40     61s] Bad Lib Cell Checking (CMU) is done! (0)
[05/29 04:25:40     61s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2176.6M, EPOCH TIME: 1748507140.118002
[05/29 04:25:40     61s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2176.6M, EPOCH TIME: 1748507140.118086
[05/29 04:25:40     61s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2176.6M, EPOCH TIME: 1748507140.118436
[05/29 04:25:40     61s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2176.6MB).
[05/29 04:25:40     61s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.009, MEM:2176.6M, EPOCH TIME: 1748507140.118837
[05/29 04:25:40     61s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2176.6M, EPOCH TIME: 1748507140.118915
[05/29 04:25:40     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:40     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:40     61s] All LLGs are deleted
[05/29 04:25:40     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:40     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:40     61s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2176.6M, EPOCH TIME: 1748507140.120720
[05/29 04:25:40     61s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2176.6M, EPOCH TIME: 1748507140.120832
[05/29 04:25:40     61s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:2174.6M, EPOCH TIME: 1748507140.121329
[05/29 04:25:40     61s] *** GlobalPlace #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:01:01.1/0:01:05.4 (0.9), mem = 2174.6M
[05/29 04:25:40     61s] VSMManager cleared!
[05/29 04:25:40     61s] *** GlobalPlace #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:01.1/0:01:05.4 (0.9), mem = 2174.6M
[05/29 04:25:40     61s] 
[05/29 04:25:40     61s] =============================================================================================
[05/29 04:25:40     61s]  Step TAT Report : GlobalPlace #1 / place_opt_design #2                         21.17-s075_1
[05/29 04:25:40     61s] =============================================================================================
[05/29 04:25:40     61s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/29 04:25:40     61s] ---------------------------------------------------------------------------------------------
[05/29 04:25:40     61s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:40     61s] ---------------------------------------------------------------------------------------------
[05/29 04:25:40     61s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:40     61s] ---------------------------------------------------------------------------------------------
[05/29 04:25:40     61s] 
[05/29 04:25:40     61s] Enable CTE adjustment.
[05/29 04:25:40     61s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1827.7M, totSessionCpu=0:01:01 **
[05/29 04:25:40     61s] Info: 1 threads available for lower-level modules during optimization.
[05/29 04:25:40     61s] GigaOpt running with 1 threads.
[05/29 04:25:40     61s] *** InitOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:01:01.1/0:01:05.4 (0.9), mem = 2174.6M
[05/29 04:25:40     61s] **INFO: setDesignMode -flowEffort express -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/29 04:25:40     61s] **WARN: (IMPOPT-7232):	"setOptMode -powerEffort low" overrides powerEffort from "setDesignMode -powerEffort none"
[05/29 04:25:40     61s] OPERPROF: Starting DPlace-Init at level 1, MEM:2174.6M, EPOCH TIME: 1748507140.134062
[05/29 04:25:40     61s] Processing tracks to init pin-track alignment.
[05/29 04:25:40     61s] z: 2, totalTracks: 1
[05/29 04:25:40     61s] z: 4, totalTracks: 1
[05/29 04:25:40     61s] z: 6, totalTracks: 1
[05/29 04:25:40     61s] z: 8, totalTracks: 1
[05/29 04:25:40     61s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/29 04:25:40     61s] All LLGs are deleted
[05/29 04:25:40     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:40     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:40     61s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2174.6M, EPOCH TIME: 1748507140.136572
[05/29 04:25:40     61s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2174.6M, EPOCH TIME: 1748507140.136685
[05/29 04:25:40     61s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2174.6M, EPOCH TIME: 1748507140.136881
[05/29 04:25:40     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:40     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:40     61s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2174.6M, EPOCH TIME: 1748507140.137143
[05/29 04:25:40     61s] Max number of tech site patterns supported in site array is 256.
[05/29 04:25:40     61s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/29 04:25:40     61s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2174.6M, EPOCH TIME: 1748507140.140264
[05/29 04:25:40     61s] After signature check, allow fast init is true, keep pre-filter is true.
[05/29 04:25:40     61s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/29 04:25:40     61s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2174.6M, EPOCH TIME: 1748507140.140505
[05/29 04:25:40     61s] Fast DP-INIT is on for default
[05/29 04:25:40     61s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/29 04:25:40     61s] Atter site array init, number of instance map data is 0.
[05/29 04:25:40     61s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.004, REAL:0.004, MEM:2174.6M, EPOCH TIME: 1748507140.141001
[05/29 04:25:40     61s] 
[05/29 04:25:40     61s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:40     61s] OPERPROF:     Starting CMU at level 3, MEM:2174.6M, EPOCH TIME: 1748507140.141235
[05/29 04:25:40     61s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2174.6M, EPOCH TIME: 1748507140.141374
[05/29 04:25:40     61s] 
[05/29 04:25:40     61s] Bad Lib Cell Checking (CMU) is done! (0)
[05/29 04:25:40     61s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2174.6M, EPOCH TIME: 1748507140.141558
[05/29 04:25:40     61s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2174.6M, EPOCH TIME: 1748507140.141642
[05/29 04:25:40     61s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2174.6M, EPOCH TIME: 1748507140.141895
[05/29 04:25:40     61s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2174.6MB).
[05/29 04:25:40     61s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.008, MEM:2174.6M, EPOCH TIME: 1748507140.142297
[05/29 04:25:40     61s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2174.6M, EPOCH TIME: 1748507140.142394
[05/29 04:25:40     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:40     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:40     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:40     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:40     61s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2174.6M, EPOCH TIME: 1748507140.144101
[05/29 04:25:40     61s] 
[05/29 04:25:40     61s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/29 04:25:40     61s] Summary for sequential cells identification: 
[05/29 04:25:40     61s]   Identified SBFF number: 16
[05/29 04:25:40     61s]   Identified MBFF number: 0
[05/29 04:25:40     61s]   Identified SB Latch number: 0
[05/29 04:25:40     61s]   Identified MB Latch number: 0
[05/29 04:25:40     61s]   Not identified SBFF number: 0
[05/29 04:25:40     61s]   Not identified MBFF number: 0
[05/29 04:25:40     61s]   Not identified SB Latch number: 0
[05/29 04:25:40     61s]   Not identified MB Latch number: 0
[05/29 04:25:40     61s]   Number of sequential cells which are not FFs: 13
[05/29 04:25:40     61s]  Visiting view : worst
[05/29 04:25:40     61s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[05/29 04:25:40     61s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[05/29 04:25:40     61s]  Visiting view : best
[05/29 04:25:40     61s]    : PowerDomain = none : Weighted F : unweighted  = 5.90 (1.000) with rcCorner = 0
[05/29 04:25:40     61s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[05/29 04:25:40     61s] TLC MultiMap info (StdDelay):
[05/29 04:25:40     61s]   : fast + fast + 1 + no RcCorner := 5.5ps
[05/29 04:25:40     61s]   : fast + fast + 1 + default := 5.9ps
[05/29 04:25:40     61s]   : slow + slow + 1 + no RcCorner := 32.2ps
[05/29 04:25:40     61s]   : slow + slow + 1 + default := 33.1ps
[05/29 04:25:40     61s]  Setting StdDelay to: 33.1ps
[05/29 04:25:40     61s] 
[05/29 04:25:40     61s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/29 04:25:40     61s] 
[05/29 04:25:40     61s] Creating Lib Analyzer ...
[05/29 04:25:40     61s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[05/29 04:25:40     61s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[05/29 04:25:40     61s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/29 04:25:40     61s] 
[05/29 04:25:40     61s] {RT default 0 10 10 {4 1} {7 0} {9 0} 3}
[05/29 04:25:40     61s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:02 mem=2180.6M
[05/29 04:25:40     61s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:02 mem=2180.6M
[05/29 04:25:40     61s] Creating Lib Analyzer, finished. 
[05/29 04:25:40     61s] #optDebug: fT-S <1 2 3 1 0>
[05/29 04:25:40     61s] **WARN: (IMPOPT-7232):	"setOptMode -powerEffort low" overrides powerEffort from "setDesignMode -powerEffort none"
[05/29 04:25:40     61s] **optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1960.3M, totSessionCpu=0:01:02 **
[05/29 04:25:40     61s] *** optDesign -preCTS ***
[05/29 04:25:40     61s] DRC Margin: user margin 0.0; extra margin 0.2
[05/29 04:25:40     61s] Setup Target Slack: user slack 0; extra slack 0.0
[05/29 04:25:40     61s] Hold Target Slack: user slack 0
[05/29 04:25:40     61s] **INFO: setOptMode -powerEffort low -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
[05/29 04:25:40     61s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2298.3M, EPOCH TIME: 1748507140.745210
[05/29 04:25:40     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:40     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:40     61s] 
[05/29 04:25:40     61s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:40     61s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:2298.3M, EPOCH TIME: 1748507140.749094
[05/29 04:25:40     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:40     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:40     61s] Multi-VT timing optimization disabled based on library information.
[05/29 04:25:40     61s] 
[05/29 04:25:40     61s] TimeStamp Deleting Cell Server Begin ...
[05/29 04:25:40     61s] Deleting Lib Analyzer.
[05/29 04:25:40     61s] 
[05/29 04:25:40     61s] TimeStamp Deleting Cell Server End ...
[05/29 04:25:40     61s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/29 04:25:40     61s] 
[05/29 04:25:40     61s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/29 04:25:40     61s] Summary for sequential cells identification: 
[05/29 04:25:40     61s]   Identified SBFF number: 16
[05/29 04:25:40     61s]   Identified MBFF number: 0
[05/29 04:25:40     61s]   Identified SB Latch number: 0
[05/29 04:25:40     61s]   Identified MB Latch number: 0
[05/29 04:25:40     61s]   Not identified SBFF number: 0
[05/29 04:25:40     61s]   Not identified MBFF number: 0
[05/29 04:25:40     61s]   Not identified SB Latch number: 0
[05/29 04:25:40     61s]   Not identified MB Latch number: 0
[05/29 04:25:40     61s]   Number of sequential cells which are not FFs: 13
[05/29 04:25:40     61s]  Visiting view : worst
[05/29 04:25:40     61s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[05/29 04:25:40     61s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[05/29 04:25:40     61s]  Visiting view : best
[05/29 04:25:40     61s]    : PowerDomain = none : Weighted F : unweighted  = 5.90 (1.000) with rcCorner = 0
[05/29 04:25:40     61s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[05/29 04:25:40     61s] TLC MultiMap info (StdDelay):
[05/29 04:25:40     61s]   : fast + fast + 1 + no RcCorner := 5.5ps
[05/29 04:25:40     61s]   : fast + fast + 1 + default := 5.9ps
[05/29 04:25:40     61s]   : slow + slow + 1 + no RcCorner := 32.2ps
[05/29 04:25:40     61s]   : slow + slow + 1 + default := 33.1ps
[05/29 04:25:40     61s]  Setting StdDelay to: 33.1ps
[05/29 04:25:40     61s] 
[05/29 04:25:40     61s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/29 04:25:40     61s] 
[05/29 04:25:40     61s] TimeStamp Deleting Cell Server Begin ...
[05/29 04:25:40     61s] 
[05/29 04:25:40     61s] TimeStamp Deleting Cell Server End ...
[05/29 04:25:40     61s] 
[05/29 04:25:40     61s] Creating Lib Analyzer ...
[05/29 04:25:40     61s] 
[05/29 04:25:40     61s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[05/29 04:25:40     61s] Summary for sequential cells identification: 
[05/29 04:25:40     61s]   Identified SBFF number: 16
[05/29 04:25:40     61s]   Identified MBFF number: 0
[05/29 04:25:40     61s]   Identified SB Latch number: 0
[05/29 04:25:40     61s]   Identified MB Latch number: 0
[05/29 04:25:40     61s]   Not identified SBFF number: 0
[05/29 04:25:40     61s]   Not identified MBFF number: 0
[05/29 04:25:40     61s]   Not identified SB Latch number: 0
[05/29 04:25:40     61s]   Not identified MB Latch number: 0
[05/29 04:25:40     61s]   Number of sequential cells which are not FFs: 13
[05/29 04:25:40     61s]  Visiting view : worst
[05/29 04:25:40     61s]    : PowerDomain = none : Weighted F : unweighted  = 33.10 (1.000) with rcCorner = 0
[05/29 04:25:40     61s]    : PowerDomain = none : Weighted F : unweighted  = 32.20 (1.000) with rcCorner = -1
[05/29 04:25:40     61s]  Visiting view : best
[05/29 04:25:40     61s]    : PowerDomain = none : Weighted F : unweighted  = 5.90 (1.000) with rcCorner = 0
[05/29 04:25:40     61s]    : PowerDomain = none : Weighted F : unweighted  = 5.50 (1.000) with rcCorner = -1
[05/29 04:25:40     61s] TLC MultiMap info (StdDelay):
[05/29 04:25:40     61s]   : fast + fast + 1 + no RcCorner := 5.5ps
[05/29 04:25:40     61s]   : fast + fast + 1 + default := 5.9ps
[05/29 04:25:40     61s]   : slow + slow + 1 + no RcCorner := 32.2ps
[05/29 04:25:40     61s]   : slow + slow + 1 + default := 33.1ps
[05/29 04:25:40     61s]  Setting StdDelay to: 33.1ps
[05/29 04:25:40     61s] 
[05/29 04:25:40     61s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[05/29 04:25:40     61s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[05/29 04:25:40     61s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[05/29 04:25:40     61s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/29 04:25:40     61s] 
[05/29 04:25:40     61s] {RT default 0 10 10 {4 1} {7 0} {9 0} 3}
[05/29 04:25:41     62s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:02 mem=2298.3M
[05/29 04:25:41     62s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:02 mem=2298.3M
[05/29 04:25:41     62s] Creating Lib Analyzer, finished. 
[05/29 04:25:41     62s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2298.3M, EPOCH TIME: 1748507141.156071
[05/29 04:25:41     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:41     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:41     62s] All LLGs are deleted
[05/29 04:25:41     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:41     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:41     62s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2298.3M, EPOCH TIME: 1748507141.156223
[05/29 04:25:41     62s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2298.3M, EPOCH TIME: 1748507141.156319
[05/29 04:25:41     62s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2298.3M, EPOCH TIME: 1748507141.156767
[05/29 04:25:41     62s] {MMLU 0 0 516}
[05/29 04:25:41     62s] ### Creating LA Mngr. totSessionCpu=0:01:02 mem=2298.3M
[05/29 04:25:41     62s] ### Creating LA Mngr, finished. totSessionCpu=0:01:02 mem=2298.3M
[05/29 04:25:41     62s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2298.27 MB )
[05/29 04:25:41     62s] (I)      ==================== Layers =====================
[05/29 04:25:41     62s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:41     62s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/29 04:25:41     62s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:41     62s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[05/29 04:25:41     62s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[05/29 04:25:41     62s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[05/29 04:25:41     62s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[05/29 04:25:41     62s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[05/29 04:25:41     62s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[05/29 04:25:41     62s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[05/29 04:25:41     62s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[05/29 04:25:41     62s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[05/29 04:25:41     62s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[05/29 04:25:41     62s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[05/29 04:25:41     62s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[05/29 04:25:41     62s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[05/29 04:25:41     62s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[05/29 04:25:41     62s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[05/29 04:25:41     62s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[05/29 04:25:41     62s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[05/29 04:25:41     62s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[05/29 04:25:41     62s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[05/29 04:25:41     62s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:41     62s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[05/29 04:25:41     62s] (I)      |   0 |  0 |  active |   other |        |    MS |
[05/29 04:25:41     62s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/29 04:25:41     62s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:41     62s] (I)      Started Import and model ( Curr Mem: 2298.27 MB )
[05/29 04:25:41     62s] (I)      Default pattern map key = des3_default.
[05/29 04:25:41     62s] (I)      Number of ignored instance 0
[05/29 04:25:41     62s] (I)      Number of inbound cells 0
[05/29 04:25:41     62s] (I)      Number of opened ILM blockages 0
[05/29 04:25:41     62s] (I)      Number of instances temporarily fixed by detailed placement 0
[05/29 04:25:41     62s] (I)      numMoveCells=413, numMacros=0  numPads=304  numMultiRowHeightInsts=0
[05/29 04:25:41     62s] (I)      cell height: 2800, count: 413
[05/29 04:25:41     62s] (I)      Number of nets = 484 ( 32 ignored )
[05/29 04:25:41     62s] (I)      Read rows... (mem=2298.3M)
[05/29 04:25:41     62s] (I)      Done Read rows (cpu=0.000s, mem=2298.3M)
[05/29 04:25:41     62s] (I)      Identified Clock instances: Flop 128, Clock buffer/inverter 0, Gate 0, Logic 0
[05/29 04:25:41     62s] (I)      Read module constraints... (mem=2298.3M)
[05/29 04:25:41     62s] (I)      Done Read module constraints (cpu=0.000s, mem=2298.3M)
[05/29 04:25:41     62s] (I)      == Non-default Options ==
[05/29 04:25:41     62s] (I)      Maximum routing layer                              : 10
[05/29 04:25:41     62s] (I)      Buffering-aware routing                            : true
[05/29 04:25:41     62s] (I)      Spread congestion away from blockages              : true
[05/29 04:25:41     62s] (I)      Number of threads                                  : 1
[05/29 04:25:41     62s] (I)      Overflow penalty cost                              : 10
[05/29 04:25:41     62s] (I)      Punch through distance                             : 530.470000
[05/29 04:25:41     62s] (I)      Source-to-sink ratio                               : 0.300000
[05/29 04:25:41     62s] (I)      Method to set GCell size                           : row
[05/29 04:25:41     62s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[05/29 04:25:41     62s] (I)      Use row-based GCell size
[05/29 04:25:41     62s] (I)      Use row-based GCell align
[05/29 04:25:41     62s] (I)      layer 0 area = 0
[05/29 04:25:41     62s] (I)      layer 1 area = 0
[05/29 04:25:41     62s] (I)      layer 2 area = 0
[05/29 04:25:41     62s] (I)      layer 3 area = 0
[05/29 04:25:41     62s] (I)      layer 4 area = 0
[05/29 04:25:41     62s] (I)      layer 5 area = 0
[05/29 04:25:41     62s] (I)      layer 6 area = 0
[05/29 04:25:41     62s] (I)      layer 7 area = 0
[05/29 04:25:41     62s] (I)      layer 8 area = 0
[05/29 04:25:41     62s] (I)      layer 9 area = 0
[05/29 04:25:41     62s] (I)      GCell unit size   : 2800
[05/29 04:25:41     62s] (I)      GCell multiplier  : 1
[05/29 04:25:41     62s] (I)      GCell row height  : 2800
[05/29 04:25:41     62s] (I)      Actual row height : 2800
[05/29 04:25:41     62s] (I)      GCell align ref   : 0 0
[05/29 04:25:41     62s] [NR-eGR] Track table information for default rule: 
[05/29 04:25:41     62s] [NR-eGR] metal1 has single uniform track structure
[05/29 04:25:41     62s] [NR-eGR] metal2 has single uniform track structure
[05/29 04:25:41     62s] [NR-eGR] metal3 has single uniform track structure
[05/29 04:25:41     62s] [NR-eGR] metal4 has single uniform track structure
[05/29 04:25:41     62s] [NR-eGR] metal5 has single uniform track structure
[05/29 04:25:41     62s] [NR-eGR] metal6 has single uniform track structure
[05/29 04:25:41     62s] [NR-eGR] metal7 has single uniform track structure
[05/29 04:25:41     62s] [NR-eGR] metal8 has single uniform track structure
[05/29 04:25:41     62s] [NR-eGR] metal9 has single uniform track structure
[05/29 04:25:41     62s] [NR-eGR] metal10 has single uniform track structure
[05/29 04:25:41     62s] (I)      ============== Default via ===============
[05/29 04:25:41     62s] (I)      +---+------------------+-----------------+
[05/29 04:25:41     62s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/29 04:25:41     62s] (I)      +---+------------------+-----------------+
[05/29 04:25:41     62s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[05/29 04:25:41     62s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[05/29 04:25:41     62s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[05/29 04:25:41     62s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[05/29 04:25:41     62s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[05/29 04:25:41     62s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[05/29 04:25:41     62s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[05/29 04:25:41     62s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[05/29 04:25:41     62s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[05/29 04:25:41     62s] (I)      +---+------------------+-----------------+
[05/29 04:25:41     62s] [NR-eGR] Read 0 PG shapes
[05/29 04:25:41     62s] [NR-eGR] Read 0 clock shapes
[05/29 04:25:41     62s] [NR-eGR] Read 0 other shapes
[05/29 04:25:41     62s] [NR-eGR] #Routing Blockages  : 0
[05/29 04:25:41     62s] [NR-eGR] #Instance Blockages : 0
[05/29 04:25:41     62s] [NR-eGR] #PG Blockages       : 0
[05/29 04:25:41     62s] [NR-eGR] #Halo Blockages     : 0
[05/29 04:25:41     62s] [NR-eGR] #Boundary Blockages : 0
[05/29 04:25:41     62s] [NR-eGR] #Clock Blockages    : 0
[05/29 04:25:41     62s] [NR-eGR] #Other Blockages    : 0
[05/29 04:25:41     62s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/29 04:25:41     62s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/29 04:25:41     62s] [NR-eGR] Read 484 nets ( ignored 0 )
[05/29 04:25:41     62s] (I)      early_global_route_priority property id does not exist.
[05/29 04:25:41     62s] (I)      Read Num Blocks=0  Num Prerouted Wires=0  Num CS=0
[05/29 04:25:41     62s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:41     62s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:41     62s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:41     62s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:41     62s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:41     62s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:41     62s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:41     62s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:41     62s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:41     62s] (I)      Number of ignored nets                =      0
[05/29 04:25:41     62s] (I)      Number of connected nets              =      0
[05/29 04:25:41     62s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/29 04:25:41     62s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/29 04:25:41     62s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/29 04:25:41     62s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/29 04:25:41     62s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/29 04:25:41     62s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/29 04:25:41     62s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/29 04:25:41     62s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/29 04:25:41     62s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/29 04:25:41     62s] (I)      Constructing bin map
[05/29 04:25:41     62s] (I)      Initialize bin information with width=5600 height=5600
[05/29 04:25:41     62s] (I)      Done constructing bin map
[05/29 04:25:41     62s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/29 04:25:41     62s] (I)      Ndr track 0 does not exist
[05/29 04:25:41     62s] (I)      ---------------------Grid Graph Info--------------------
[05/29 04:25:41     62s] (I)      Routing area        : (0, 0) - (123880, 123200)
[05/29 04:25:41     62s] (I)      Core area           : (0, 0) - (123880, 123200)
[05/29 04:25:41     62s] (I)      Site width          :   380  (dbu)
[05/29 04:25:41     62s] (I)      Row height          :  2800  (dbu)
[05/29 04:25:41     62s] (I)      GCell row height    :  2800  (dbu)
[05/29 04:25:41     62s] (I)      GCell width         :  2800  (dbu)
[05/29 04:25:41     62s] (I)      GCell height        :  2800  (dbu)
[05/29 04:25:41     62s] (I)      Grid                :    45    44    10
[05/29 04:25:41     62s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/29 04:25:41     62s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[05/29 04:25:41     62s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[05/29 04:25:41     62s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[05/29 04:25:41     62s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[05/29 04:25:41     62s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[05/29 04:25:41     62s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[05/29 04:25:41     62s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870  3340  3550
[05/29 04:25:41     62s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[05/29 04:25:41     62s] (I)      Total num of tracks :   440   326   440   220   219   220    73    73    38    36
[05/29 04:25:41     62s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/29 04:25:41     62s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/29 04:25:41     62s] (I)      --------------------------------------------------------
[05/29 04:25:41     62s] 
[05/29 04:25:41     62s] [NR-eGR] ============ Routing rule table ============
[05/29 04:25:41     62s] [NR-eGR] Rule id: 0  Nets: 484
[05/29 04:25:41     62s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/29 04:25:41     62s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[05/29 04:25:41     62s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[05/29 04:25:41     62s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[05/29 04:25:41     62s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[05/29 04:25:41     62s] [NR-eGR] ========================================
[05/29 04:25:41     62s] [NR-eGR] 
[05/29 04:25:41     62s] (I)      =============== Blocked Tracks ===============
[05/29 04:25:41     62s] (I)      +-------+---------+----------+---------------+
[05/29 04:25:41     62s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/29 04:25:41     62s] (I)      +-------+---------+----------+---------------+
[05/29 04:25:41     62s] (I)      |     1 |       0 |        0 |         0.00% |
[05/29 04:25:41     62s] (I)      |     2 |       0 |        0 |         0.00% |
[05/29 04:25:41     62s] (I)      |     3 |       0 |        0 |         0.00% |
[05/29 04:25:41     62s] (I)      |     4 |       0 |        0 |         0.00% |
[05/29 04:25:41     62s] (I)      |     5 |       0 |        0 |         0.00% |
[05/29 04:25:41     62s] (I)      |     6 |       0 |        0 |         0.00% |
[05/29 04:25:41     62s] (I)      |     7 |       0 |        0 |         0.00% |
[05/29 04:25:41     62s] (I)      |     8 |       0 |        0 |         0.00% |
[05/29 04:25:41     62s] (I)      |     9 |       0 |        0 |         0.00% |
[05/29 04:25:41     62s] (I)      |    10 |       0 |        0 |         0.00% |
[05/29 04:25:41     62s] (I)      +-------+---------+----------+---------------+
[05/29 04:25:41     62s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2298.27 MB )
[05/29 04:25:41     62s] (I)      Reset routing kernel
[05/29 04:25:41     62s] (I)      Started Global Routing ( Curr Mem: 2298.27 MB )
[05/29 04:25:41     62s] (I)      totalPins=1491  totalGlobalPin=1489 (99.87%)
[05/29 04:25:41     62s] (I)      total 2D Cap : 39006 = (14850 H, 24156 V)
[05/29 04:25:41     62s] [NR-eGR] Layer group 1: route 10 net(s) in layer range [4, 10]
[05/29 04:25:41     62s] (I)      
[05/29 04:25:41     62s] (I)      ============  Phase 1a Route ============
[05/29 04:25:41     62s] (I)      Usage: 251 = (221 H, 30 V) = (1.49% H, 0.12% V) = (3.094e+02um H, 4.200e+01um V)
[05/29 04:25:41     62s] (I)      
[05/29 04:25:41     62s] (I)      ============  Phase 1b Route ============
[05/29 04:25:41     62s] (I)      Usage: 251 = (221 H, 30 V) = (1.49% H, 0.12% V) = (3.094e+02um H, 4.200e+01um V)
[05/29 04:25:41     62s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.514000e+02um
[05/29 04:25:41     62s] (I)      
[05/29 04:25:41     62s] (I)      ============  Phase 1c Route ============
[05/29 04:25:41     62s] (I)      Usage: 251 = (221 H, 30 V) = (1.49% H, 0.12% V) = (3.094e+02um H, 4.200e+01um V)
[05/29 04:25:41     62s] (I)      
[05/29 04:25:41     62s] (I)      ============  Phase 1d Route ============
[05/29 04:25:41     62s] (I)      Usage: 251 = (221 H, 30 V) = (1.49% H, 0.12% V) = (3.094e+02um H, 4.200e+01um V)
[05/29 04:25:41     62s] (I)      
[05/29 04:25:41     62s] (I)      ============  Phase 1e Route ============
[05/29 04:25:41     62s] (I)      Usage: 251 = (221 H, 30 V) = (1.49% H, 0.12% V) = (3.094e+02um H, 4.200e+01um V)
[05/29 04:25:41     62s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.514000e+02um
[05/29 04:25:41     62s] (I)      
[05/29 04:25:41     62s] (I)      ============  Phase 1l Route ============
[05/29 04:25:41     62s] (I)      total 2D Cap : 73150 = (34650 H, 38500 V)
[05/29 04:25:41     62s] (I)      #blocked areas for congestion spreading : 0
[05/29 04:25:41     62s] [NR-eGR] Layer group 2: route 474 net(s) in layer range [2, 10]
[05/29 04:25:41     62s] (I)      
[05/29 04:25:41     62s] (I)      ============  Phase 1a Route ============
[05/29 04:25:41     62s] (I)      Usage: 5674 = (3555 H, 2119 V) = (10.26% H, 5.50% V) = (4.977e+03um H, 2.967e+03um V)
[05/29 04:25:41     62s] (I)      
[05/29 04:25:41     62s] (I)      ============  Phase 1b Route ============
[05/29 04:25:41     62s] (I)      Usage: 5674 = (3555 H, 2119 V) = (10.26% H, 5.50% V) = (4.977e+03um H, 2.967e+03um V)
[05/29 04:25:41     62s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.943600e+03um
[05/29 04:25:41     62s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/29 04:25:41     62s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/29 04:25:41     62s] (I)      
[05/29 04:25:41     62s] (I)      ============  Phase 1c Route ============
[05/29 04:25:41     62s] (I)      Usage: 5674 = (3555 H, 2119 V) = (10.26% H, 5.50% V) = (4.977e+03um H, 2.967e+03um V)
[05/29 04:25:41     62s] (I)      
[05/29 04:25:41     62s] (I)      ============  Phase 1d Route ============
[05/29 04:25:41     62s] (I)      Usage: 5674 = (3555 H, 2119 V) = (10.26% H, 5.50% V) = (4.977e+03um H, 2.967e+03um V)
[05/29 04:25:41     62s] (I)      
[05/29 04:25:41     62s] (I)      ============  Phase 1e Route ============
[05/29 04:25:41     62s] (I)      Usage: 5674 = (3555 H, 2119 V) = (10.26% H, 5.50% V) = (4.977e+03um H, 2.967e+03um V)
[05/29 04:25:41     62s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.943600e+03um
[05/29 04:25:41     62s] (I)      
[05/29 04:25:41     62s] (I)      ============  Phase 1l Route ============
[05/29 04:25:41     62s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/29 04:25:41     62s] (I)      Layer  2:      14018      1433         0           0       14258    ( 0.00%) 
[05/29 04:25:41     62s] (I)      Layer  3:      19360      3383         0           0       19360    ( 0.00%) 
[05/29 04:25:41     62s] (I)      Layer  4:       9460      1032         0           0        9675    ( 0.00%) 
[05/29 04:25:41     62s] (I)      Layer  5:       9636       445         0           0        9680    ( 0.00%) 
[05/29 04:25:41     62s] (I)      Layer  6:       9460       315         0           0        9675    ( 0.00%) 
[05/29 04:25:41     62s] (I)      Layer  7:       3212        11         0           0        3227    ( 0.00%) 
[05/29 04:25:41     62s] (I)      Layer  8:       3139        34         0          72        3153    ( 2.22%) 
[05/29 04:25:41     62s] (I)      Layer  9:       1672         0         0         231        1463    (13.64%) 
[05/29 04:25:41     62s] (I)      Layer 10:       1548         0         0         322        1290    (20.00%) 
[05/29 04:25:41     62s] (I)      Total:         71505      6653         0         624       71779    ( 0.86%) 
[05/29 04:25:41     62s] (I)      
[05/29 04:25:41     62s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/29 04:25:41     62s] [NR-eGR]                        OverCon            
[05/29 04:25:41     62s] [NR-eGR]                         #Gcell     %Gcell
[05/29 04:25:41     62s] [NR-eGR]        Layer             (1-0)    OverCon
[05/29 04:25:41     62s] [NR-eGR] ----------------------------------------------
[05/29 04:25:41     62s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:41     62s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:41     62s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:41     62s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:41     62s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:41     62s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:41     62s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:41     62s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:41     62s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:41     62s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:41     62s] [NR-eGR] ----------------------------------------------
[05/29 04:25:41     62s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[05/29 04:25:41     62s] [NR-eGR] 
[05/29 04:25:41     62s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2298.27 MB )
[05/29 04:25:41     62s] (I)      total 2D Cap : 73150 = (34650 H, 38500 V)
[05/29 04:25:41     62s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/29 04:25:41     62s] (I)      ============= Track Assignment ============
[05/29 04:25:41     62s] (I)      Started Track Assignment (1T) ( Curr Mem: 2298.27 MB )
[05/29 04:25:41     62s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[05/29 04:25:41     62s] (I)      Run Multi-thread track assignment
[05/29 04:25:41     62s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2298.27 MB )
[05/29 04:25:41     62s] (I)      Started Export ( Curr Mem: 2298.27 MB )
[05/29 04:25:41     62s] [NR-eGR]                  Length (um)  Vias 
[05/29 04:25:41     62s] [NR-eGR] -----------------------------------
[05/29 04:25:41     62s] [NR-eGR]  metal1   (1H)             0  1356 
[05/29 04:25:41     62s] [NR-eGR]  metal2   (2V)          1331  1864 
[05/29 04:25:41     62s] [NR-eGR]  metal3   (3H)          4440   725 
[05/29 04:25:41     62s] [NR-eGR]  metal4   (4V)          1372    85 
[05/29 04:25:41     62s] [NR-eGR]  metal5   (5H)           605    40 
[05/29 04:25:41     62s] [NR-eGR]  metal6   (6V)           441     2 
[05/29 04:25:41     62s] [NR-eGR]  metal7   (7H)            14     2 
[05/29 04:25:41     62s] [NR-eGR]  metal8   (8V)            48     0 
[05/29 04:25:41     62s] [NR-eGR]  metal9   (9H)             0     0 
[05/29 04:25:41     62s] [NR-eGR]  metal10  (10V)            0     0 
[05/29 04:25:41     62s] [NR-eGR] -----------------------------------
[05/29 04:25:41     62s] [NR-eGR]           Total         8251  4074 
[05/29 04:25:41     62s] [NR-eGR] --------------------------------------------------------------------------
[05/29 04:25:41     62s] [NR-eGR] Total half perimeter of net bounding box: 7157um
[05/29 04:25:41     62s] [NR-eGR] Total length: 8251um, number of vias: 4074
[05/29 04:25:41     62s] [NR-eGR] --------------------------------------------------------------------------
[05/29 04:25:41     62s] [NR-eGR] Total eGR-routed clock nets wire length: 470um, number of vias: 401
[05/29 04:25:41     62s] [NR-eGR] --------------------------------------------------------------------------
[05/29 04:25:41     62s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2288.76 MB )
[05/29 04:25:41     62s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2282.76 MB )
[05/29 04:25:41     62s] (I)      ====================================== Runtime Summary =======================================
[05/29 04:25:41     62s] (I)       Step                                             %      Start     Finish      Real       CPU 
[05/29 04:25:41     62s] (I)      ----------------------------------------------------------------------------------------------
[05/29 04:25:41     62s] (I)       Early Global Route kernel                  100.00%  33.35 sec  33.44 sec  0.09 sec  0.09 sec 
[05/29 04:25:41     62s] (I)       +-Import and model                          16.44%  33.36 sec  33.37 sec  0.01 sec  0.01 sec 
[05/29 04:25:41     62s] (I)       | +-Create place DB                          2.66%  33.36 sec  33.36 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | | +-Import place data                      2.46%  33.36 sec  33.36 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | | | +-Read instances and placement         0.77%  33.36 sec  33.36 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | | | +-Read nets                            0.86%  33.36 sec  33.36 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | +-Create route DB                          8.00%  33.36 sec  33.37 sec  0.01 sec  0.01 sec 
[05/29 04:25:41     62s] (I)       | | +-Import route data (1T)                 7.37%  33.36 sec  33.37 sec  0.01 sec  0.01 sec 
[05/29 04:25:41     62s] (I)       | | | +-Read blockages ( Layer 2-10 )        1.86%  33.36 sec  33.36 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | | | | +-Read routing blockages             0.00%  33.36 sec  33.36 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | | | | +-Read instance blockages            0.12%  33.36 sec  33.36 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | | | | +-Read PG blockages                  0.06%  33.36 sec  33.36 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | | | | +-Read clock blockages               0.04%  33.36 sec  33.36 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | | | | +-Read other blockages               0.04%  33.36 sec  33.36 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | | | | +-Read halo blockages                0.01%  33.36 sec  33.36 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | | | | +-Read boundary cut boxes            0.00%  33.36 sec  33.36 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | | | +-Read blackboxes                      0.03%  33.36 sec  33.36 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | | | +-Read prerouted                       0.10%  33.36 sec  33.36 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | | | +-Read unlegalized nets                0.03%  33.36 sec  33.36 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | | | +-Read nets                            0.20%  33.36 sec  33.36 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | | | +-Set up via pillars                   0.01%  33.37 sec  33.37 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | | | +-Initialize 3D grid graph             0.06%  33.37 sec  33.37 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | | | +-Model blockage capacity              0.62%  33.37 sec  33.37 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | | | | +-Initialize 3D capacity             0.30%  33.37 sec  33.37 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | +-Read aux data                            0.17%  33.37 sec  33.37 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | +-Others data preparation                  0.09%  33.37 sec  33.37 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | +-Create route kernel                      4.42%  33.37 sec  33.37 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       +-Global Routing                            22.88%  33.37 sec  33.39 sec  0.02 sec  0.02 sec 
[05/29 04:25:41     62s] (I)       | +-Initialization                           0.37%  33.37 sec  33.37 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | +-Net group 1                              4.39%  33.37 sec  33.38 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | | +-Generate topology                      0.05%  33.37 sec  33.37 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | | +-Phase 1a                               0.61%  33.37 sec  33.37 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | | | +-Pattern routing (1T)                 0.37%  33.37 sec  33.37 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | | +-Phase 1b                               0.06%  33.37 sec  33.37 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | | +-Phase 1c                               0.03%  33.37 sec  33.37 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | | +-Phase 1d                               0.03%  33.37 sec  33.37 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | | +-Phase 1e                               0.53%  33.37 sec  33.38 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | | | +-Route legalization                   0.24%  33.37 sec  33.37 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | | | | +-Legalize Reach Aware Violations    0.04%  33.37 sec  33.37 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | | +-Phase 1l                               1.15%  33.38 sec  33.38 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | | | +-Layer assignment (1T)                0.93%  33.38 sec  33.38 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | +-Net group 2                             15.40%  33.38 sec  33.39 sec  0.01 sec  0.01 sec 
[05/29 04:25:41     62s] (I)       | | +-Generate topology                      0.53%  33.38 sec  33.38 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | | +-Phase 1a                               1.84%  33.38 sec  33.38 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | | | +-Pattern routing (1T)                 1.24%  33.38 sec  33.38 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | | | +-Add via demand to 2D                 0.14%  33.38 sec  33.38 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | | +-Phase 1b                               0.11%  33.38 sec  33.38 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | | +-Phase 1c                               0.03%  33.38 sec  33.38 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | | +-Phase 1d                               0.03%  33.38 sec  33.38 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | | +-Phase 1e                               0.49%  33.38 sec  33.38 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | | | +-Route legalization                   0.21%  33.38 sec  33.38 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | | | | +-Legalize Reach Aware Violations    0.01%  33.38 sec  33.38 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | | +-Phase 1l                              10.21%  33.38 sec  33.39 sec  0.01 sec  0.01 sec 
[05/29 04:25:41     62s] (I)       | | | +-Layer assignment (1T)                9.73%  33.38 sec  33.39 sec  0.01 sec  0.01 sec 
[05/29 04:25:41     62s] (I)       | +-Clean cong LA                            0.00%  33.39 sec  33.39 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       +-Export 3D cong map                         0.91%  33.39 sec  33.39 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | +-Export 2D cong map                       0.13%  33.39 sec  33.39 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       +-Extract Global 3D Wires                    0.13%  33.39 sec  33.39 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       +-Track Assignment (1T)                      7.46%  33.39 sec  33.40 sec  0.01 sec  0.01 sec 
[05/29 04:25:41     62s] (I)       | +-Initialization                           0.06%  33.39 sec  33.39 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | +-Track Assignment Kernel                  6.72%  33.39 sec  33.40 sec  0.01 sec  0.01 sec 
[05/29 04:25:41     62s] (I)       | +-Free Memory                              0.00%  33.40 sec  33.40 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       +-Export                                    38.58%  33.40 sec  33.44 sec  0.03 sec  0.03 sec 
[05/29 04:25:41     62s] (I)       | +-Export DB wires                          2.71%  33.40 sec  33.40 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | | +-Export all nets                        1.80%  33.40 sec  33.40 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | | +-Set wire vias                          0.40%  33.40 sec  33.40 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | +-Report wirelength                        3.59%  33.40 sec  33.41 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | +-Update net boxes                         1.06%  33.41 sec  33.41 sec  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)       | +-Update timing                           30.21%  33.41 sec  33.44 sec  0.03 sec  0.03 sec 
[05/29 04:25:41     62s] (I)       +-Postprocess design                         5.69%  33.44 sec  33.44 sec  0.01 sec  0.01 sec 
[05/29 04:25:41     62s] (I)      ====================== Summary by functions ======================
[05/29 04:25:41     62s] (I)       Lv  Step                                   %      Real       CPU 
[05/29 04:25:41     62s] (I)      ------------------------------------------------------------------
[05/29 04:25:41     62s] (I)        0  Early Global Route kernel        100.00%  0.09 sec  0.09 sec 
[05/29 04:25:41     62s] (I)        1  Export                            38.58%  0.03 sec  0.03 sec 
[05/29 04:25:41     62s] (I)        1  Global Routing                    22.88%  0.02 sec  0.02 sec 
[05/29 04:25:41     62s] (I)        1  Import and model                  16.44%  0.01 sec  0.01 sec 
[05/29 04:25:41     62s] (I)        1  Track Assignment (1T)              7.46%  0.01 sec  0.01 sec 
[05/29 04:25:41     62s] (I)        1  Postprocess design                 5.69%  0.01 sec  0.01 sec 
[05/29 04:25:41     62s] (I)        1  Export 3D cong map                 0.91%  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)        1  Extract Global 3D Wires            0.13%  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)        2  Update timing                     30.21%  0.03 sec  0.03 sec 
[05/29 04:25:41     62s] (I)        2  Net group 2                       15.40%  0.01 sec  0.01 sec 
[05/29 04:25:41     62s] (I)        2  Create route DB                    8.00%  0.01 sec  0.01 sec 
[05/29 04:25:41     62s] (I)        2  Track Assignment Kernel            6.72%  0.01 sec  0.01 sec 
[05/29 04:25:41     62s] (I)        2  Create route kernel                4.42%  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)        2  Net group 1                        4.39%  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)        2  Report wirelength                  3.59%  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)        2  Export DB wires                    2.71%  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)        2  Create place DB                    2.66%  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)        2  Update net boxes                   1.06%  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)        2  Initialization                     0.43%  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)        2  Read aux data                      0.17%  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)        2  Export 2D cong map                 0.13%  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)        2  Others data preparation            0.09%  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)        2  Free Memory                        0.00%  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)        2  Clean cong LA                      0.00%  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)        3  Phase 1l                          11.36%  0.01 sec  0.01 sec 
[05/29 04:25:41     62s] (I)        3  Import route data (1T)             7.37%  0.01 sec  0.01 sec 
[05/29 04:25:41     62s] (I)        3  Import place data                  2.46%  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)        3  Phase 1a                           2.45%  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)        3  Export all nets                    1.80%  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)        3  Phase 1e                           1.02%  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)        3  Generate topology                  0.58%  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)        3  Set wire vias                      0.40%  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)        3  Phase 1b                           0.17%  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)        3  Phase 1d                           0.07%  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)        3  Phase 1c                           0.06%  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)        4  Layer assignment (1T)             10.66%  0.01 sec  0.01 sec 
[05/29 04:25:41     62s] (I)        4  Read blockages ( Layer 2-10 )      1.86%  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)        4  Pattern routing (1T)               1.60%  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)        4  Read nets                          1.06%  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)        4  Read instances and placement       0.77%  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)        4  Model blockage capacity            0.62%  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)        4  Route legalization                 0.45%  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)        4  Add via demand to 2D               0.14%  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)        4  Read prerouted                     0.10%  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)        4  Initialize 3D grid graph           0.06%  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)        4  Read unlegalized nets              0.03%  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)        4  Read blackboxes                    0.03%  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)        4  Set up via pillars                 0.01%  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)        5  Initialize 3D capacity             0.30%  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)        5  Read instance blockages            0.12%  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)        5  Read PG blockages                  0.06%  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)        5  Legalize Reach Aware Violations    0.05%  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)        5  Read clock blockages               0.04%  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)        5  Read other blockages               0.04%  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)        5  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)        5  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] (I)        5  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[05/29 04:25:41     62s] Extraction called for design 'des3' of instances=413 and nets=1931 using extraction engine 'preRoute' .
[05/29 04:25:41     62s] PreRoute RC Extraction called for design des3.
[05/29 04:25:41     62s] RC Extraction called in multi-corner(1) mode.
[05/29 04:25:41     62s] RCMode: PreRoute
[05/29 04:25:41     62s]       RC Corner Indexes            0   
[05/29 04:25:41     62s] Capacitance Scaling Factor   : 1.00000 
[05/29 04:25:41     62s] Resistance Scaling Factor    : 1.00000 
[05/29 04:25:41     62s] Clock Cap. Scaling Factor    : 1.00000 
[05/29 04:25:41     62s] Clock Res. Scaling Factor    : 1.00000 
[05/29 04:25:41     62s] Shrink Factor                : 1.00000
[05/29 04:25:41     62s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/29 04:25:41     62s] Using capacitance table file ...
[05/29 04:25:41     62s] 
[05/29 04:25:41     62s] Trim Metal Layers:
[05/29 04:25:41     62s] LayerId::1 widthSet size::4
[05/29 04:25:41     62s] LayerId::2 widthSet size::4
[05/29 04:25:41     62s] LayerId::3 widthSet size::4
[05/29 04:25:41     62s] LayerId::4 widthSet size::4
[05/29 04:25:41     62s] LayerId::5 widthSet size::4
[05/29 04:25:41     62s] LayerId::6 widthSet size::4
[05/29 04:25:41     62s] LayerId::7 widthSet size::4
[05/29 04:25:41     62s] LayerId::8 widthSet size::4
[05/29 04:25:41     62s] LayerId::9 widthSet size::4
[05/29 04:25:41     62s] LayerId::10 widthSet size::3
[05/29 04:25:41     62s] Updating RC grid for preRoute extraction ...
[05/29 04:25:41     62s] eee: pegSigSF::1.070000
[05/29 04:25:41     62s] Initializing multi-corner capacitance tables ... 
[05/29 04:25:41     62s] Initializing multi-corner resistance tables ...
[05/29 04:25:41     62s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/29 04:25:41     62s] eee: l::2 avDens::0.055185 usedTrk::97.589892 availTrk::1768.421053 sigTrk::97.589892
[05/29 04:25:41     62s] eee: l::3 avDens::0.140403 usedTrk::351.007994 availTrk::2500.000000 sigTrk::351.007994
[05/29 04:25:41     62s] eee: l::4 avDens::0.088337 usedTrk::101.587464 availTrk::1150.000000 sigTrk::101.587464
[05/29 04:25:41     62s] eee: l::5 avDens::0.044898 usedTrk::49.388214 availTrk::1100.000000 sigTrk::49.388214
[05/29 04:25:41     62s] eee: l::6 avDens::0.062995 usedTrk::31.497500 availTrk::500.000000 sigTrk::31.497500
[05/29 04:25:41     62s] eee: l::7 avDens::0.015439 usedTrk::1.029286 availTrk::66.666667 sigTrk::1.029286
[05/29 04:25:41     62s] eee: l::8 avDens::0.051300 usedTrk::3.420000 availTrk::66.666667 sigTrk::3.420000
[05/29 04:25:41     62s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/29 04:25:41     62s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/29 04:25:41     62s] {RT default 0 10 10 {4 1} {7 0} {9 0} 3}
[05/29 04:25:41     62s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.247938 uaWl=0.956490 uaWlH=0.258409 aWlH=0.042179 lMod=0 pMax=0.843600 pMod=81 wcR=0.535700 newSi=0.002500 wHLS=1.457356 siPrev=0 viaL=0.000000 crit=0.078737 shortMod=0.393685 fMod=0.019684 
[05/29 04:25:41     62s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2282.758M)
[05/29 04:25:41     62s] All LLGs are deleted
[05/29 04:25:41     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:41     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:41     62s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2282.8M, EPOCH TIME: 1748507141.424323
[05/29 04:25:41     62s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2282.8M, EPOCH TIME: 1748507141.424443
[05/29 04:25:41     62s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2282.8M, EPOCH TIME: 1748507141.424643
[05/29 04:25:41     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:41     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:41     62s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2282.8M, EPOCH TIME: 1748507141.424986
[05/29 04:25:41     62s] Max number of tech site patterns supported in site array is 256.
[05/29 04:25:41     62s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/29 04:25:41     62s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2282.8M, EPOCH TIME: 1748507141.428282
[05/29 04:25:41     62s] After signature check, allow fast init is true, keep pre-filter is true.
[05/29 04:25:41     62s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/29 04:25:41     62s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2282.8M, EPOCH TIME: 1748507141.428577
[05/29 04:25:41     62s] Fast DP-INIT is on for default
[05/29 04:25:41     62s] Atter site array init, number of instance map data is 0.
[05/29 04:25:41     62s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2282.8M, EPOCH TIME: 1748507141.429054
[05/29 04:25:41     62s] 
[05/29 04:25:41     62s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:41     62s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.005, REAL:0.005, MEM:2282.8M, EPOCH TIME: 1748507141.429402
[05/29 04:25:41     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:41     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:41     62s] Starting delay calculation for Setup views
[05/29 04:25:41     62s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/29 04:25:41     62s] #################################################################################
[05/29 04:25:41     62s] # Design Stage: PreRoute
[05/29 04:25:41     62s] # Design Name: des3
[05/29 04:25:41     62s] # Design Mode: 45nm
[05/29 04:25:41     62s] # Analysis Mode: MMMC Non-OCV 
[05/29 04:25:41     62s] # Parasitics Mode: No SPEF/RCDB 
[05/29 04:25:41     62s] # Signoff Settings: SI Off 
[05/29 04:25:41     62s] #################################################################################
[05/29 04:25:41     62s] Calculate delays in BcWc mode...
[05/29 04:25:41     62s] Topological Sorting (REAL = 0:00:00.0, MEM = 2286.8M, InitMEM = 2286.8M)
[05/29 04:25:41     62s] Start delay calculation (fullDC) (1 T). (MEM=2286.78)
[05/29 04:25:41     62s] End AAE Lib Interpolated Model. (MEM=2298.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 04:25:41     62s] Total number of fetched objects 612
[05/29 04:25:41     62s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 04:25:41     62s] End delay calculation. (MEM=2329.99 CPU=0:00:00.1 REAL=0:00:00.0)
[05/29 04:25:41     62s] End delay calculation (fullDC). (MEM=2329.99 CPU=0:00:00.2 REAL=0:00:00.0)
[05/29 04:25:41     62s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2330.0M) ***
[05/29 04:25:41     62s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:03 mem=2330.0M)
[05/29 04:25:41     62s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.948  |
|           TNS (ns):|-111.181 |
|    Violating Paths:|   128   |
|          All Paths:|   128   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      6 (6)       |    -47     |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2346.0M, EPOCH TIME: 1748507141.801548
[05/29 04:25:41     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:41     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:41     62s] 
[05/29 04:25:41     62s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:41     62s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:2346.0M, EPOCH TIME: 1748507141.805378
[05/29 04:25:41     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:41     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:41     62s] Density: 26.108%
------------------------------------------------------------------

[05/29 04:25:41     62s] **optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 1955.8M, totSessionCpu=0:01:03 **
[05/29 04:25:41     62s] *** InitOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:01.6/0:00:01.7 (1.0), totSession cpu/real = 0:01:02.7/0:01:07.1 (0.9), mem = 2303.0M
[05/29 04:25:41     62s] 
[05/29 04:25:41     62s] =============================================================================================
[05/29 04:25:41     62s]  Step TAT Report : InitOpt #1 / place_opt_design #2                             21.17-s075_1
[05/29 04:25:41     62s] =============================================================================================
[05/29 04:25:41     62s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/29 04:25:41     62s] ---------------------------------------------------------------------------------------------
[05/29 04:25:41     62s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:41     62s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.4 % )     0:00:00.4 /  0:00:00.4    1.0
[05/29 04:25:41     62s] [ DrvReport              ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[05/29 04:25:41     62s] [ CellServerInit         ]      3   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:41     62s] [ LibAnalyzerInit        ]      2   0:00:00.8  (  48.4 % )     0:00:00.8 /  0:00:00.8    1.0
[05/29 04:25:41     62s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:41     62s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:41     62s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   6.5 % )     0:00:00.1 /  0:00:00.1    1.0
[05/29 04:25:41     62s] [ ExtractRC              ]      1   0:00:00.1  (   8.6 % )     0:00:00.1 /  0:00:00.1    1.0
[05/29 04:25:41     62s] [ TimingUpdate           ]      1   0:00:00.1  (   8.6 % )     0:00:00.3 /  0:00:00.3    1.0
[05/29 04:25:41     62s] [ FullDelayCalc          ]      1   0:00:00.2  (  12.2 % )     0:00:00.2 /  0:00:00.2    1.0
[05/29 04:25:41     62s] [ TimingReport           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:41     62s] [ MISC                   ]          0:00:00.2  (  12.7 % )     0:00:00.2 /  0:00:00.2    1.0
[05/29 04:25:41     62s] ---------------------------------------------------------------------------------------------
[05/29 04:25:41     62s]  InitOpt #1 TOTAL                   0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.6    1.0
[05/29 04:25:41     62s] ---------------------------------------------------------------------------------------------
[05/29 04:25:41     62s] 
[05/29 04:25:41     62s] ** INFO : this run is activating express effort placeOptDesign flow
[05/29 04:25:41     62s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/29 04:25:41     62s] ### Creating PhyDesignMc. totSessionCpu=0:01:03 mem=2303.0M
[05/29 04:25:41     62s] OPERPROF: Starting DPlace-Init at level 1, MEM:2303.0M, EPOCH TIME: 1748507141.808985
[05/29 04:25:41     62s] Processing tracks to init pin-track alignment.
[05/29 04:25:41     62s] z: 2, totalTracks: 1
[05/29 04:25:41     62s] z: 4, totalTracks: 1
[05/29 04:25:41     62s] z: 6, totalTracks: 1
[05/29 04:25:41     62s] z: 8, totalTracks: 1
[05/29 04:25:41     62s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/29 04:25:41     62s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2303.0M, EPOCH TIME: 1748507141.811408
[05/29 04:25:41     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:41     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:41     62s] 
[05/29 04:25:41     62s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:41     62s] OPERPROF:     Starting CMU at level 3, MEM:2303.0M, EPOCH TIME: 1748507141.814832
[05/29 04:25:41     62s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2303.0M, EPOCH TIME: 1748507141.814992
[05/29 04:25:41     62s] 
[05/29 04:25:41     62s] Bad Lib Cell Checking (CMU) is done! (0)
[05/29 04:25:41     62s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2303.0M, EPOCH TIME: 1748507141.815185
[05/29 04:25:41     62s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2303.0M, EPOCH TIME: 1748507141.815274
[05/29 04:25:41     62s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2303.0M, EPOCH TIME: 1748507141.815623
[05/29 04:25:41     62s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2303.0MB).
[05/29 04:25:41     62s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.007, MEM:2303.0M, EPOCH TIME: 1748507141.815878
[05/29 04:25:41     62s] InstCnt mismatch: prevInstCnt = 425, ttlInstCnt = 413
[05/29 04:25:41     62s] TotalInstCnt at PhyDesignMc Initialization: 413
[05/29 04:25:41     62s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:03 mem=2303.0M
[05/29 04:25:41     62s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2303.0M, EPOCH TIME: 1748507141.816805
[05/29 04:25:41     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:41     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:41     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:41     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:41     62s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2303.0M, EPOCH TIME: 1748507141.818530
[05/29 04:25:41     62s] TotalInstCnt at PhyDesignMc Destruction: 413
[05/29 04:25:41     62s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/29 04:25:41     62s] ### Creating PhyDesignMc. totSessionCpu=0:01:03 mem=2303.0M
[05/29 04:25:41     62s] OPERPROF: Starting DPlace-Init at level 1, MEM:2303.0M, EPOCH TIME: 1748507141.818962
[05/29 04:25:41     62s] Processing tracks to init pin-track alignment.
[05/29 04:25:41     62s] z: 2, totalTracks: 1
[05/29 04:25:41     62s] z: 4, totalTracks: 1
[05/29 04:25:41     62s] z: 6, totalTracks: 1
[05/29 04:25:41     62s] z: 8, totalTracks: 1
[05/29 04:25:41     62s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/29 04:25:41     62s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2303.0M, EPOCH TIME: 1748507141.821348
[05/29 04:25:41     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:41     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:41     62s] 
[05/29 04:25:41     62s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:41     62s] OPERPROF:     Starting CMU at level 3, MEM:2303.0M, EPOCH TIME: 1748507141.824754
[05/29 04:25:41     62s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2303.0M, EPOCH TIME: 1748507141.824911
[05/29 04:25:41     62s] 
[05/29 04:25:41     62s] Bad Lib Cell Checking (CMU) is done! (0)
[05/29 04:25:41     62s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2303.0M, EPOCH TIME: 1748507141.825100
[05/29 04:25:41     62s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2303.0M, EPOCH TIME: 1748507141.825195
[05/29 04:25:41     62s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2303.0M, EPOCH TIME: 1748507141.825493
[05/29 04:25:41     62s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2303.0MB).
[05/29 04:25:41     62s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.007, MEM:2303.0M, EPOCH TIME: 1748507141.825733
[05/29 04:25:41     62s] TotalInstCnt at PhyDesignMc Initialization: 413
[05/29 04:25:41     62s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:03 mem=2303.0M
[05/29 04:25:41     62s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2303.0M, EPOCH TIME: 1748507141.826463
[05/29 04:25:41     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:41     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:41     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:41     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:41     62s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2303.0M, EPOCH TIME: 1748507141.828015
[05/29 04:25:41     62s] TotalInstCnt at PhyDesignMc Destruction: 413
[05/29 04:25:41     62s] *** Starting optimizing excluded clock nets MEM= 2303.0M) ***
[05/29 04:25:41     62s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2303.0M) ***
[05/29 04:25:41     62s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[05/29 04:25:41     62s] Begin: GigaOpt Route Type Constraints Refinement
[05/29 04:25:41     62s] *** CongRefineRouteType #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:01:02.7/0:01:07.1 (0.9), mem = 2303.0M
[05/29 04:25:41     62s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3053837.8
[05/29 04:25:41     62s] ### Creating RouteCongInterface, started
[05/29 04:25:41     62s] #optDebug: Start CG creation (mem=2303.0M)
[05/29 04:25:41     62s]  ...initializing CG  maxDriveDist 616.814000 stdCellHgt 1.400000 defLenToSkip 9.800000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 61.681000 
[05/29 04:25:41     62s] (cpu=0:00:00.1, mem=2482.7M)
[05/29 04:25:41     62s]  ...processing cgPrt (cpu=0:00:00.1, mem=2482.7M)
[05/29 04:25:41     62s]  ...processing cgEgp (cpu=0:00:00.1, mem=2482.7M)
[05/29 04:25:41     62s]  ...processing cgPbk (cpu=0:00:00.1, mem=2482.7M)
[05/29 04:25:41     62s]  ...processing cgNrb(cpu=0:00:00.1, mem=2482.7M)
[05/29 04:25:41     62s]  ...processing cgObs (cpu=0:00:00.1, mem=2482.7M)
[05/29 04:25:41     62s]  ...processing cgCon (cpu=0:00:00.1, mem=2482.7M)
[05/29 04:25:41     62s]  ...processing cgPdm (cpu=0:00:00.1, mem=2482.7M)
[05/29 04:25:41     62s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2482.7M)
[05/29 04:25:41     62s] 
[05/29 04:25:41     62s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[05/29 04:25:41     62s] 
[05/29 04:25:41     62s] #optDebug: {0, 1.000}
[05/29 04:25:41     62s] ### Creating RouteCongInterface, finished
[05/29 04:25:42     62s] Effort level <high> specified for reg2reg path_group
[05/29 04:25:42     62s] +--------+---------+--------+---------+--------+--------+--------+------------+--------+
[05/29 04:25:42     62s] |  WNS   | All WNS |  TNS   | All TNS | metal4 | metal7 | metal9 | Real Time  |  Mem   |
[05/29 04:25:42     62s] +--------+---------+--------+---------+--------+--------+--------+------------+--------+
[05/29 04:25:42     62s] |   0.057|   -0.948|   0.000| -111.100|      10|       0|       0|   0:00:01.0| 2482.68|
[05/29 04:25:42     63s] |   0.057|   -0.948|   0.000| -111.100|       7|       0|       0|   0:00:01.0| 2498.68|
[05/29 04:25:42     63s] +--------+---------+--------+---------+--------+--------+--------+------------+--------+

[05/29 04:25:42     63s] Updated routing constraints on 3 nets.
[05/29 04:25:42     63s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3053837.8
[05/29 04:25:42     63s] Bottom Preferred Layer:
[05/29 04:25:42     63s] +---------------+------------+----------+
[05/29 04:25:42     63s] |     Layer     |   OPT_LA   |   Rule   |
[05/29 04:25:42     63s] +---------------+------------+----------+
[05/29 04:25:42     63s] | metal4 (z=4)  |          7 | default  |
[05/29 04:25:42     63s] +---------------+------------+----------+
[05/29 04:25:42     63s] Via Pillar Rule:
[05/29 04:25:42     63s]     None
[05/29 04:25:42     63s] *** CongRefineRouteType #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:01:03.0/0:01:07.4 (0.9), mem = 2498.7M
[05/29 04:25:42     63s] 
[05/29 04:25:42     63s] =============================================================================================
[05/29 04:25:42     63s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #2                 21.17-s075_1
[05/29 04:25:42     63s] =============================================================================================
[05/29 04:25:42     63s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/29 04:25:42     63s] ---------------------------------------------------------------------------------------------
[05/29 04:25:42     63s] [ SlackTraversorInit     ]      1   0:00:00.0  (   4.3 % )     0:00:00.0 /  0:00:00.0    0.9
[05/29 04:25:42     63s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  57.8 % )     0:00:00.2 /  0:00:00.2    1.0
[05/29 04:25:42     63s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:42     63s] [ IncrDelayCalc          ]      2   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:42     63s] [ TimingUpdate           ]      1   0:00:00.0  (  12.7 % )     0:00:00.0 /  0:00:00.0    0.9
[05/29 04:25:42     63s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:42     63s] [ MISC                   ]          0:00:00.1  (  21.6 % )     0:00:00.1 /  0:00:00.1    0.9
[05/29 04:25:42     63s] ---------------------------------------------------------------------------------------------
[05/29 04:25:42     63s]  CongRefineRouteType #1 TOTAL       0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/29 04:25:42     63s] ---------------------------------------------------------------------------------------------
[05/29 04:25:42     63s] 
[05/29 04:25:42     63s] End: GigaOpt Route Type Constraints Refinement
[05/29 04:25:42     63s] Skip. Init for ECF
[05/29 04:25:42     63s] The useful skew maximum allowed delay is: 0.2
[05/29 04:25:42     63s] #InfoCS: Num dontuse cells 63, Num usable cells 132
[05/29 04:25:42     63s] optDesignOneStep: Power Flow
[05/29 04:25:42     63s] #InfoCS: Num dontuse cells 63, Num usable cells 132
[05/29 04:25:42     63s] Deleting Lib Analyzer.
[05/29 04:25:42     63s] *** SimplifyNetlist #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:01:03.0/0:01:07.5 (0.9), mem = 2498.7M
[05/29 04:25:42     63s] Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
[05/29 04:25:42     63s] Info: 1 clock net  excluded from IPO operation.
[05/29 04:25:42     63s] ### Creating LA Mngr. totSessionCpu=0:01:03 mem=2498.7M
[05/29 04:25:42     63s] ### Creating LA Mngr, finished. totSessionCpu=0:01:03 mem=2498.7M
[05/29 04:25:42     63s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/29 04:25:42     63s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3053837.9
[05/29 04:25:42     63s] clk(1000MHz) Processing average sequential pin duty cycle 
[05/29 04:25:42     63s] (I,S,L,T): worst: NA, NA, 0.0145194, 0.0145194
[05/29 04:25:42     63s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/29 04:25:42     63s] ### Creating PhyDesignMc. totSessionCpu=0:01:03 mem=2498.7M
[05/29 04:25:42     63s] OPERPROF: Starting DPlace-Init at level 1, MEM:2498.7M, EPOCH TIME: 1748507142.239787
[05/29 04:25:42     63s] Processing tracks to init pin-track alignment.
[05/29 04:25:42     63s] z: 2, totalTracks: 1
[05/29 04:25:42     63s] z: 4, totalTracks: 1
[05/29 04:25:42     63s] z: 6, totalTracks: 1
[05/29 04:25:42     63s] z: 8, totalTracks: 1
[05/29 04:25:42     63s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/29 04:25:42     63s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2498.7M, EPOCH TIME: 1748507142.244057
[05/29 04:25:42     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:42     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:42     63s] 
[05/29 04:25:42     63s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:42     63s] OPERPROF:     Starting CMU at level 3, MEM:2498.7M, EPOCH TIME: 1748507142.247933
[05/29 04:25:42     63s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2498.7M, EPOCH TIME: 1748507142.248090
[05/29 04:25:42     63s] 
[05/29 04:25:42     63s] Bad Lib Cell Checking (CMU) is done! (0)
[05/29 04:25:42     63s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2498.7M, EPOCH TIME: 1748507142.248320
[05/29 04:25:42     63s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2498.7M, EPOCH TIME: 1748507142.248409
[05/29 04:25:42     63s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2498.7M, EPOCH TIME: 1748507142.248716
[05/29 04:25:42     63s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2498.7MB).
[05/29 04:25:42     63s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.009, MEM:2498.7M, EPOCH TIME: 1748507142.248959
[05/29 04:25:42     63s] TotalInstCnt at PhyDesignMc Initialization: 413
[05/29 04:25:42     63s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:03 mem=2498.7M
[05/29 04:25:42     63s] ### Creating RouteCongInterface, started
[05/29 04:25:42     63s] 
[05/29 04:25:42     63s] Creating Lib Analyzer ...
[05/29 04:25:42     63s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[05/29 04:25:42     63s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[05/29 04:25:42     63s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/29 04:25:42     63s] 
[05/29 04:25:42     63s] {RT default 0 10 10 {4 1} {7 0} {9 0} 3}
[05/29 04:25:42     63s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:04 mem=2498.7M
[05/29 04:25:42     63s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:04 mem=2498.7M
[05/29 04:25:42     63s] Creating Lib Analyzer, finished. 
[05/29 04:25:42     63s] 
[05/29 04:25:42     63s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[05/29 04:25:42     63s] 
[05/29 04:25:42     63s] #optDebug: {0, 1.000}
[05/29 04:25:42     63s] ### Creating RouteCongInterface, finished
[05/29 04:25:42     63s] {MG  {4 0 1 0.0285714}  {7 0 4.7 0.142857}  {9 0 18.9 0.571429} }
[05/29 04:25:42     63s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2517.8M, EPOCH TIME: 1748507142.685621
[05/29 04:25:42     63s] Found 0 hard placement blockage before merging.
[05/29 04:25:42     63s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2517.8M, EPOCH TIME: 1748507142.685788
[05/29 04:25:42     63s] 
[05/29 04:25:42     63s] Netlist preparation processing... 
[05/29 04:25:42     63s] Removed 0 instance
[05/29 04:25:42     63s] **WARN: (IMPOPT-7098):	WARNING: out[1] is an undriven net with 1 fanouts.
[05/29 04:25:42     63s] **WARN: (IMPOPT-7098):	WARNING: out[2] is an undriven net with 1 fanouts.
[05/29 04:25:42     63s] **WARN: (IMPOPT-7098):	WARNING: out[3] is an undriven net with 1 fanouts.
[05/29 04:25:42     63s] **WARN: (IMPOPT-7098):	WARNING: out[4] is an undriven net with 1 fanouts.
[05/29 04:25:42     63s] **WARN: (IMPOPT-7098):	WARNING: out[5] is an undriven net with 1 fanouts.
[05/29 04:25:42     63s] **WARN: (IMPOPT-7098):	WARNING: out[6] is an undriven net with 1 fanouts.
[05/29 04:25:42     63s] **WARN: (IMPOPT-7098):	WARNING: out[7] is an undriven net with 1 fanouts.
[05/29 04:25:42     63s] **WARN: (IMPOPT-7098):	WARNING: out[8] is an undriven net with 1 fanouts.
[05/29 04:25:42     63s] **WARN: (IMPOPT-7098):	WARNING: out[9] is an undriven net with 1 fanouts.
[05/29 04:25:42     63s] **WARN: (IMPOPT-7098):	WARNING: out[10] is an undriven net with 1 fanouts.
[05/29 04:25:42     63s] **WARN: (IMPOPT-7098):	WARNING: out[11] is an undriven net with 1 fanouts.
[05/29 04:25:42     63s] **WARN: (IMPOPT-7098):	WARNING: out[12] is an undriven net with 1 fanouts.
[05/29 04:25:42     63s] **WARN: (IMPOPT-7098):	WARNING: out[13] is an undriven net with 1 fanouts.
[05/29 04:25:42     63s] **WARN: (IMPOPT-7098):	WARNING: out[14] is an undriven net with 1 fanouts.
[05/29 04:25:42     63s] **WARN: (IMPOPT-7098):	WARNING: out[15] is an undriven net with 1 fanouts.
[05/29 04:25:42     63s] **WARN: (IMPOPT-7098):	WARNING: out[16] is an undriven net with 1 fanouts.
[05/29 04:25:42     63s] **WARN: (IMPOPT-7098):	WARNING: out[17] is an undriven net with 1 fanouts.
[05/29 04:25:42     63s] **WARN: (IMPOPT-7098):	WARNING: out[18] is an undriven net with 1 fanouts.
[05/29 04:25:42     63s] **WARN: (IMPOPT-7098):	WARNING: out[19] is an undriven net with 1 fanouts.
[05/29 04:25:42     63s] **WARN: (IMPOPT-7098):	WARNING: out[20] is an undriven net with 1 fanouts.
[05/29 04:25:42     63s] **WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
[05/29 04:25:42     63s] To increase the message display limit, refer to the product command reference manual.
[05/29 04:25:42     63s] *info: Marking 0 isolation instances dont touch
[05/29 04:25:42     63s] *info: Marking 0 level shifter instances dont touch
[05/29 04:25:42     63s] Deleting 0 temporary hard placement blockage(s).
[05/29 04:25:42     63s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2517.8M, EPOCH TIME: 1748507142.694300
[05/29 04:25:42     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:413).
[05/29 04:25:42     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:42     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:42     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:42     63s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2457.8M, EPOCH TIME: 1748507142.696813
[05/29 04:25:42     63s] TotalInstCnt at PhyDesignMc Destruction: 413
[05/29 04:25:42     63s] (I,S,L,T): worst: NA, NA, 0.0145194, 0.0145194
[05/29 04:25:42     63s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3053837.9
[05/29 04:25:42     63s] *** SimplifyNetlist #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:01:03.6/0:01:08.0 (0.9), mem = 2457.8M
[05/29 04:25:42     63s] 
[05/29 04:25:42     63s] =============================================================================================
[05/29 04:25:42     63s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #2                     21.17-s075_1
[05/29 04:25:42     63s] =============================================================================================
[05/29 04:25:42     63s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/29 04:25:42     63s] ---------------------------------------------------------------------------------------------
[05/29 04:25:42     63s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  74.2 % )     0:00:00.4 /  0:00:00.4    1.0
[05/29 04:25:42     63s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:42     63s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:42     63s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:42     63s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.4 /  0:00:00.4    1.0
[05/29 04:25:42     63s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:42     63s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:42     63s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:42     63s] [ PropagateActivity      ]      1   0:00:00.0  (   5.8 % )     0:00:00.0 /  0:00:00.0    0.9
[05/29 04:25:42     63s] [ MISC                   ]          0:00:00.1  (  16.5 % )     0:00:00.1 /  0:00:00.1    1.1
[05/29 04:25:42     63s] ---------------------------------------------------------------------------------------------
[05/29 04:25:42     63s]  SimplifyNetlist #1 TOTAL           0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[05/29 04:25:42     63s] ---------------------------------------------------------------------------------------------
[05/29 04:25:42     63s] 
[05/29 04:25:42     63s] skipped the cell partition in DRV
[05/29 04:25:42     63s] 
[05/29 04:25:42     63s] Active setup views:
[05/29 04:25:42     63s]  worst
[05/29 04:25:42     63s]   Dominating endpoints: 0
[05/29 04:25:42     63s]   Dominating TNS: -0.000
[05/29 04:25:42     63s] 
[05/29 04:25:42     63s] #InfoCS: Num dontuse cells 63, Num usable cells 132
[05/29 04:25:42     63s] optDesignOneStep: Power Flow
[05/29 04:25:42     63s] #InfoCS: Num dontuse cells 63, Num usable cells 132
[05/29 04:25:42     63s] Deleting Lib Analyzer.
[05/29 04:25:42     63s] Begin: GigaOpt Global Optimization
[05/29 04:25:42     63s] *info: use new DP (enabled)
[05/29 04:25:42     63s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/29 04:25:42     63s] Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
[05/29 04:25:42     63s] Info: 1 clock net  excluded from IPO operation.
[05/29 04:25:42     63s] *** GlobalOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:01:03.6/0:01:08.0 (0.9), mem = 2495.9M
[05/29 04:25:42     63s] **WARN: (IMPOPT-7232):	"setOptMode -powerEffort low" overrides powerEffort from "setDesignMode -powerEffort none"
[05/29 04:25:42     63s] Processing average sequential pin duty cycle 
[05/29 04:25:42     63s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3053837.10
[05/29 04:25:42     63s] (I,S,L,T): worst: NA, NA, 0.0145194, 0.0145194
[05/29 04:25:42     63s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/29 04:25:42     63s] ### Creating PhyDesignMc. totSessionCpu=0:01:04 mem=2495.9M
[05/29 04:25:42     63s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/29 04:25:42     63s] OPERPROF: Starting DPlace-Init at level 1, MEM:2495.9M, EPOCH TIME: 1748507142.730642
[05/29 04:25:42     63s] Processing tracks to init pin-track alignment.
[05/29 04:25:42     63s] z: 2, totalTracks: 1
[05/29 04:25:42     63s] z: 4, totalTracks: 1
[05/29 04:25:42     63s] z: 6, totalTracks: 1
[05/29 04:25:42     63s] z: 8, totalTracks: 1
[05/29 04:25:42     63s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/29 04:25:42     63s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2495.9M, EPOCH TIME: 1748507142.734184
[05/29 04:25:42     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:42     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:42     63s] 
[05/29 04:25:42     63s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:42     63s] OPERPROF:     Starting CMU at level 3, MEM:2495.9M, EPOCH TIME: 1748507142.737829
[05/29 04:25:42     63s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2495.9M, EPOCH TIME: 1748507142.737989
[05/29 04:25:42     63s] 
[05/29 04:25:42     63s] Bad Lib Cell Checking (CMU) is done! (0)
[05/29 04:25:42     63s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2495.9M, EPOCH TIME: 1748507142.738187
[05/29 04:25:42     63s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2495.9M, EPOCH TIME: 1748507142.738275
[05/29 04:25:42     63s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2495.9M, EPOCH TIME: 1748507142.738562
[05/29 04:25:42     63s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2495.9MB).
[05/29 04:25:42     63s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.008, MEM:2495.9M, EPOCH TIME: 1748507142.738797
[05/29 04:25:42     63s] TotalInstCnt at PhyDesignMc Initialization: 413
[05/29 04:25:42     63s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:04 mem=2495.9M
[05/29 04:25:42     63s] ### Creating RouteCongInterface, started
[05/29 04:25:42     63s] 
[05/29 04:25:42     63s] Creating Lib Analyzer ...
[05/29 04:25:42     63s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[05/29 04:25:42     63s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[05/29 04:25:42     63s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/29 04:25:42     63s] 
[05/29 04:25:42     63s] {RT default 0 10 10 {4 1} {7 0} {9 0} 3}
[05/29 04:25:43     64s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:04 mem=2495.9M
[05/29 04:25:43     64s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:04 mem=2495.9M
[05/29 04:25:43     64s] Creating Lib Analyzer, finished. 
[05/29 04:25:43     64s] 
[05/29 04:25:43     64s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[05/29 04:25:43     64s] 
[05/29 04:25:43     64s] #optDebug: {0, 1.000}
[05/29 04:25:43     64s] ### Creating RouteCongInterface, finished
[05/29 04:25:43     64s] {MG  {4 0 1 0.0285714}  {7 0 4.7 0.142857}  {9 0 18.9 0.571429} }
[05/29 04:25:43     64s] *info: 1 clock net excluded
[05/29 04:25:43     64s] *info: 1276 no-driver nets excluded.
[05/29 04:25:43     64s]  unitDynamic=7.773478167990 unitLeakage=7.77348, designSmallDynamic=7.773478167990 designSmallLeakge=7.773478167990 largestInvLkgPwrAreaRatio=0.000004132613 smallCellArea_=2128000.0 
[05/29 04:25:43     64s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2534.1M, EPOCH TIME: 1748507143.233777
[05/29 04:25:43     64s] Found 0 hard placement blockage before merging.
[05/29 04:25:43     64s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2534.1M, EPOCH TIME: 1748507143.233934
[05/29 04:25:43     64s] ** GigaOpt Global Opt WNS Slack -0.948  TNS Slack -111.183 
[05/29 04:25:43     64s] +--------+--------+---------+------------+--------+----------+---------+----------------+
[05/29 04:25:43     64s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|   End Point    |
[05/29 04:25:43     64s] +--------+--------+---------+------------+--------+----------+---------+----------------+
[05/29 04:25:43     64s] |  -0.948|-111.183|   26.11%|   0:00:00.0| 2534.1M|     worst|  default| L_reg_21_/D    |
[05/29 04:25:43     64s] |  -0.750| -85.558|   26.26%|   0:00:00.0| 2557.7M|     worst|  default| R_reg_21_/D    |
[05/29 04:25:43     64s] (I,S,L,T): worst: NA, NA, 0.0146827, 0.0146827
[05/29 04:25:43     64s] |  -0.482| -49.576|   26.30%|   0:00:00.0| 2560.2M|     worst|  default| R_reg_16_/D    |
[05/29 04:25:43     64s] (I,S,L,T): worst: NA, NA, 0.014704, 0.014704
[05/29 04:25:43     64s] |  -0.482| -49.508|   26.30%|   0:00:00.0| 2560.2M|     worst|  default| R_reg_16_/D    |
[05/29 04:25:43     64s] (I,S,L,T): worst: NA, NA, 0.014704, 0.014704
[05/29 04:25:43     64s] |  -0.482| -49.508|   26.30%|   0:00:00.0| 2560.2M|     worst|  default| R_reg_16_/D    |
[05/29 04:25:43     64s]  unitDynamic=7.877589605112 unitLeakage=7.87759, designSmallDynamic=7.877589605112 designSmallLeakge=7.877589605112 largestInvLkgPwrAreaRatio=0.000004187962 smallCellArea_=2128000.0 
[05/29 04:25:43     64s] curRoiCutoff=237.23587 new curRoiCutoff=237.04137 
[05/29 04:25:44     64s] |  -0.401| -42.635|   26.39%|   0:00:01.0| 2562.7M|     worst|  default| R_reg_9_/D     |
[05/29 04:25:44     64s] (I,S,L,T): worst: NA, NA, 0.0148033, 0.0148033
[05/29 04:25:44     65s] |  -0.278| -28.217|   26.47%|   0:00:00.0| 2562.7M|     worst|  default| R_reg_7_/D     |
[05/29 04:25:44     65s] (I,S,L,T): worst: NA, NA, 0.0148976, 0.0148976
[05/29 04:25:44     65s] |  -0.278| -28.217|   26.47%|   0:00:00.0| 2562.7M|     worst|  default| R_reg_7_/D     |
[05/29 04:25:44     65s] |  -0.278| -28.217|   26.47%|   0:00:00.0| 2562.7M|     worst|  default| R_reg_7_/D     |
[05/29 04:25:44     65s]  unitDynamic=7.967818800188 unitLeakage=7.96782, designSmallDynamic=7.967818800188 designSmallLeakge=7.967818800188 largestInvLkgPwrAreaRatio=0.000004235930 smallCellArea_=2128000.0 
[05/29 04:25:44     65s] curRoiCutoff=217.03008 new curRoiCutoff=216.87720 
[05/29 04:25:44     65s] |  -0.278| -28.217|   26.47%|   0:00:00.0| 2562.7M|     worst|  default| R_reg_7_/D     |
[05/29 04:25:44     65s] |  -0.224| -20.967|   26.55%|   0:00:00.0| 2562.7M|     worst|  default| R_reg_7_/D     |
[05/29 04:25:44     65s] (I,S,L,T): worst: NA, NA, 0.0149918, 0.0149918
[05/29 04:25:44     65s] |  -0.224| -20.967|   26.55%|   0:00:00.0| 2562.7M|     worst|  default| R_reg_7_/D     |
[05/29 04:25:44     65s] |  -0.224| -20.967|   26.55%|   0:00:00.0| 2562.7M|     worst|  default| R_reg_7_/D     |
[05/29 04:25:44     65s]  unitDynamic=8.009425834802 unitLeakage=8.00943, designSmallDynamic=8.009425834802 designSmallLeakge=8.009425834802 largestInvLkgPwrAreaRatio=0.000004258050 smallCellArea_=2128000.0 
[05/29 04:25:44     65s] curRoiCutoff=198.54181 new curRoiCutoff=198.47758 
[05/29 04:25:44     65s] |  -0.224| -20.968|   26.55%|   0:00:00.0| 2562.7M|     worst|  default| R_reg_7_/D     |
[05/29 04:25:44     65s] (I,S,L,T): worst: NA, NA, 0.0150005, 0.0150005
[05/29 04:25:44     65s] |  -0.224| -20.968|   26.55%|   0:00:00.0| 2562.7M|     worst|  default| R_reg_7_/D     |
[05/29 04:25:44     65s] |  -0.224| -20.968|   26.55%|   0:00:00.0| 2562.7M|     worst|  default| R_reg_7_/D     |
[05/29 04:25:44     65s] |  -0.224| -20.968|   26.55%|   0:00:00.0| 2562.7M|     worst|  default| R_reg_7_/D     |
[05/29 04:25:44     65s]  unitDynamic=8.025089894677 unitLeakage=8.02509, designSmallDynamic=8.025089894677 designSmallLeakge=8.025089894677 largestInvLkgPwrAreaRatio=0.000004266377 smallCellArea_=2128000.0 
[05/29 04:25:44     65s] curRoiCutoff=181.83040 new curRoiCutoff=181.83040 
[05/29 04:25:44     65s] |  -0.224| -20.968|   26.55%|   0:00:00.0| 2562.7M|     worst|  default| R_reg_7_/D     |
[05/29 04:25:44     65s] |  -0.224| -20.968|   26.55%|   0:00:00.0| 2562.7M|     worst|  default| R_reg_7_/D     |
[05/29 04:25:44     65s] |  -0.224| -20.968|   26.55%|   0:00:00.0| 2562.7M|     worst|  default| R_reg_7_/D     |
[05/29 04:25:44     65s] |  -0.224| -20.968|   26.55%|   0:00:00.0| 2562.7M|     worst|  default| R_reg_7_/D     |
[05/29 04:25:44     65s]  unitDynamic=8.025089894677 unitLeakage=8.02509, designSmallDynamic=8.025089894677 designSmallLeakge=8.025089894677 largestInvLkgPwrAreaRatio=0.000004266377 smallCellArea_=2128000.0 
[05/29 04:25:44     65s] curRoiCutoff=181.83040 new curRoiCutoff=181.83040 
[05/29 04:25:44     65s] |  -0.224| -20.968|   26.55%|   0:00:00.0| 2562.7M|     worst|  default| R_reg_7_/D     |
[05/29 04:25:44     65s] +--------+--------+---------+------------+--------+----------+---------+----------------+
[05/29 04:25:44     65s] 
[05/29 04:25:44     65s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=2562.7M) ***
[05/29 04:25:44     65s] 
[05/29 04:25:44     65s] *** Finish pre-CTS Setup Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=2562.7M) ***
[05/29 04:25:44     65s] Deleting 0 temporary hard placement blockage(s).
[05/29 04:25:44     65s] Bottom Preferred Layer:
[05/29 04:25:44     65s] +---------------+------------+----------+
[05/29 04:25:44     65s] |     Layer     |   OPT_LA   |   Rule   |
[05/29 04:25:44     65s] +---------------+------------+----------+
[05/29 04:25:44     65s] | metal4 (z=4)  |          9 | default  |
[05/29 04:25:44     65s] +---------------+------------+----------+
[05/29 04:25:44     65s] Via Pillar Rule:
[05/29 04:25:44     65s]     None
[05/29 04:25:44     65s] ** GigaOpt Global Opt End WNS Slack -0.224  TNS Slack -20.968 
[05/29 04:25:44     65s] Total-nets :: 498, Stn-nets :: 13, ratio :: 2.61044 %, Total-len 8287.38, Stn-len 446.442
[05/29 04:25:44     65s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2543.6M, EPOCH TIME: 1748507144.783631
[05/29 04:25:44     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:427).
[05/29 04:25:44     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:44     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:44     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:44     65s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:2480.6M, EPOCH TIME: 1748507144.787664
[05/29 04:25:44     65s] TotalInstCnt at PhyDesignMc Destruction: 427
[05/29 04:25:44     65s] (I,S,L,T): worst: NA, NA, 0.0150005, 0.0150005
[05/29 04:25:44     65s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3053837.10
[05/29 04:25:44     65s] *** GlobalOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:01:05.7/0:01:10.1 (0.9), mem = 2480.6M
[05/29 04:25:44     65s] 
[05/29 04:25:44     65s] =============================================================================================
[05/29 04:25:44     65s]  Step TAT Report : GlobalOpt #1 / place_opt_design #2                           21.17-s075_1
[05/29 04:25:44     65s] =============================================================================================
[05/29 04:25:44     65s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/29 04:25:44     65s] ---------------------------------------------------------------------------------------------
[05/29 04:25:44     65s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:44     65s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  20.1 % )     0:00:00.4 /  0:00:00.4    1.0
[05/29 04:25:44     65s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:44     65s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[05/29 04:25:44     65s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:44     65s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[05/29 04:25:44     65s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:44     65s] [ BottleneckAnalyzerInit ]      6   0:00:00.1  (   5.7 % )     0:00:00.1 /  0:00:00.1    0.9
[05/29 04:25:44     65s] [ TransformInit          ]      1   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.0    1.0
[05/29 04:25:44     65s] [ OptSingleIteration     ]     21   0:00:00.0  (   1.4 % )     0:00:01.3 /  0:00:01.3    1.0
[05/29 04:25:44     65s] [ OptGetWeight           ]     21   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:44     65s] [ OptEval                ]     21   0:00:00.6  (  28.9 % )     0:00:00.6 /  0:00:00.6    1.0
[05/29 04:25:44     65s] [ OptCommit              ]     21   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.5
[05/29 04:25:44     65s] [ PostCommitDelayUpdate  ]     21   0:00:00.0  (   0.8 % )     0:00:00.3 /  0:00:00.3    1.0
[05/29 04:25:44     65s] [ IncrDelayCalc          ]     40   0:00:00.3  (  14.3 % )     0:00:00.3 /  0:00:00.3    1.0
[05/29 04:25:44     65s] [ SetupOptGetWorkingSet  ]     21   0:00:00.1  (   5.4 % )     0:00:00.1 /  0:00:00.1    0.9
[05/29 04:25:44     65s] [ SetupOptGetActiveNode  ]     21   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.7
[05/29 04:25:44     65s] [ SetupOptSlackGraph     ]     21   0:00:00.1  (   5.3 % )     0:00:00.1 /  0:00:00.2    1.5
[05/29 04:25:44     65s] [ PowerUnitCalc          ]      6   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.1    1.6
[05/29 04:25:44     65s] [ IncrTimingUpdate       ]      7   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    1.1
[05/29 04:25:44     65s] [ MISC                   ]          0:00:00.1  (   6.5 % )     0:00:00.1 /  0:00:00.1    0.9
[05/29 04:25:44     65s] ---------------------------------------------------------------------------------------------
[05/29 04:25:44     65s]  GlobalOpt #1 TOTAL                 0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.1    1.0
[05/29 04:25:44     65s] ---------------------------------------------------------------------------------------------
[05/29 04:25:44     65s] 
[05/29 04:25:44     65s] End: GigaOpt Global Optimization
[05/29 04:25:44     65s] *** Timing NOT met, worst failing slack is -0.224
[05/29 04:25:44     65s] *** Check timing (0:00:00.0)
[05/29 04:25:44     65s] *** IncrReplace #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:01:05.7/0:01:10.1 (0.9), mem = 2480.6M
[05/29 04:25:44     65s] 
[05/29 04:25:44     65s] *** Start incrementalPlace ***
[05/29 04:25:44     65s] User Input Parameters:
[05/29 04:25:44     65s] - Congestion Driven    : On
[05/29 04:25:44     65s] - Timing Driven        : On
[05/29 04:25:44     65s] - Area-Violation Based : On
[05/29 04:25:44     65s] - Start Rollback Level : -5
[05/29 04:25:44     65s] - Legalized            : On
[05/29 04:25:44     65s] - Window Based         : Off
[05/29 04:25:44     65s] - eDen incr mode       : Off
[05/29 04:25:44     65s] - Small incr mode      : Off
[05/29 04:25:44     65s] 
[05/29 04:25:44     65s] no activity file in design. spp won't run.
[05/29 04:25:44     65s] No Views given, use default active views for adaptive view pruning
[05/29 04:25:44     65s] SKP will enable view:
[05/29 04:25:44     65s]   worst
[05/29 04:25:44     65s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2480.6M, EPOCH TIME: 1748507144.855448
[05/29 04:25:44     65s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.004, REAL:0.004, MEM:2480.6M, EPOCH TIME: 1748507144.859005
[05/29 04:25:44     65s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2480.6M, EPOCH TIME: 1748507144.859128
[05/29 04:25:44     65s] Starting Early Global Route congestion estimation: mem = 2480.6M
[05/29 04:25:44     65s] (I)      ==================== Layers =====================
[05/29 04:25:44     65s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:44     65s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/29 04:25:44     65s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:44     65s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[05/29 04:25:44     65s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[05/29 04:25:44     65s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[05/29 04:25:44     65s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[05/29 04:25:44     65s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[05/29 04:25:44     65s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[05/29 04:25:44     65s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[05/29 04:25:44     65s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[05/29 04:25:44     65s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[05/29 04:25:44     65s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[05/29 04:25:44     65s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[05/29 04:25:44     65s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[05/29 04:25:44     65s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[05/29 04:25:44     65s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[05/29 04:25:44     65s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[05/29 04:25:44     65s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[05/29 04:25:44     65s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[05/29 04:25:44     65s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[05/29 04:25:44     65s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[05/29 04:25:44     65s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:44     65s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[05/29 04:25:44     65s] (I)      |   0 |  0 |  active |   other |        |    MS |
[05/29 04:25:44     65s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/29 04:25:44     65s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:44     65s] (I)      Started Import and model ( Curr Mem: 2480.59 MB )
[05/29 04:25:44     65s] (I)      Default pattern map key = des3_default.
[05/29 04:25:44     65s] (I)      == Non-default Options ==
[05/29 04:25:44     65s] (I)      Maximum routing layer                              : 10
[05/29 04:25:44     65s] (I)      Number of threads                                  : 1
[05/29 04:25:44     65s] (I)      Use non-blocking free Dbs wires                    : false
[05/29 04:25:44     65s] (I)      Method to set GCell size                           : row
[05/29 04:25:44     65s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[05/29 04:25:44     65s] (I)      Use row-based GCell size
[05/29 04:25:44     65s] (I)      Use row-based GCell align
[05/29 04:25:44     65s] (I)      layer 0 area = 0
[05/29 04:25:44     65s] (I)      layer 1 area = 0
[05/29 04:25:44     65s] (I)      layer 2 area = 0
[05/29 04:25:44     65s] (I)      layer 3 area = 0
[05/29 04:25:44     65s] (I)      layer 4 area = 0
[05/29 04:25:44     65s] (I)      layer 5 area = 0
[05/29 04:25:44     65s] (I)      layer 6 area = 0
[05/29 04:25:44     65s] (I)      layer 7 area = 0
[05/29 04:25:44     65s] (I)      layer 8 area = 0
[05/29 04:25:44     65s] (I)      layer 9 area = 0
[05/29 04:25:44     65s] (I)      GCell unit size   : 2800
[05/29 04:25:44     65s] (I)      GCell multiplier  : 1
[05/29 04:25:44     65s] (I)      GCell row height  : 2800
[05/29 04:25:44     65s] (I)      Actual row height : 2800
[05/29 04:25:44     65s] (I)      GCell align ref   : 0 0
[05/29 04:25:44     65s] [NR-eGR] Track table information for default rule: 
[05/29 04:25:44     65s] [NR-eGR] metal1 has single uniform track structure
[05/29 04:25:44     65s] [NR-eGR] metal2 has single uniform track structure
[05/29 04:25:44     65s] [NR-eGR] metal3 has single uniform track structure
[05/29 04:25:44     65s] [NR-eGR] metal4 has single uniform track structure
[05/29 04:25:44     65s] [NR-eGR] metal5 has single uniform track structure
[05/29 04:25:44     65s] [NR-eGR] metal6 has single uniform track structure
[05/29 04:25:44     65s] [NR-eGR] metal7 has single uniform track structure
[05/29 04:25:44     65s] [NR-eGR] metal8 has single uniform track structure
[05/29 04:25:44     65s] [NR-eGR] metal9 has single uniform track structure
[05/29 04:25:44     65s] [NR-eGR] metal10 has single uniform track structure
[05/29 04:25:44     65s] (I)      ============== Default via ===============
[05/29 04:25:44     65s] (I)      +---+------------------+-----------------+
[05/29 04:25:44     65s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/29 04:25:44     65s] (I)      +---+------------------+-----------------+
[05/29 04:25:44     65s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[05/29 04:25:44     65s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[05/29 04:25:44     65s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[05/29 04:25:44     65s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[05/29 04:25:44     65s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[05/29 04:25:44     65s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[05/29 04:25:44     65s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[05/29 04:25:44     65s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[05/29 04:25:44     65s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[05/29 04:25:44     65s] (I)      +---+------------------+-----------------+
[05/29 04:25:44     65s] [NR-eGR] Read 0 PG shapes
[05/29 04:25:44     65s] [NR-eGR] Read 0 clock shapes
[05/29 04:25:44     65s] [NR-eGR] Read 0 other shapes
[05/29 04:25:44     65s] [NR-eGR] #Routing Blockages  : 0
[05/29 04:25:44     65s] [NR-eGR] #Instance Blockages : 0
[05/29 04:25:44     65s] [NR-eGR] #PG Blockages       : 0
[05/29 04:25:44     65s] [NR-eGR] #Halo Blockages     : 0
[05/29 04:25:44     65s] [NR-eGR] #Boundary Blockages : 0
[05/29 04:25:44     65s] [NR-eGR] #Clock Blockages    : 0
[05/29 04:25:44     65s] [NR-eGR] #Other Blockages    : 0
[05/29 04:25:44     65s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/29 04:25:44     65s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/29 04:25:44     65s] [NR-eGR] Read 498 nets ( ignored 0 )
[05/29 04:25:44     65s] (I)      early_global_route_priority property id does not exist.
[05/29 04:25:44     65s] (I)      Read Num Blocks=0  Num Prerouted Wires=0  Num CS=0
[05/29 04:25:44     65s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:44     65s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:44     65s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:44     65s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:44     65s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:44     65s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:44     65s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:44     65s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:44     65s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:44     65s] (I)      Number of ignored nets                =      0
[05/29 04:25:44     65s] (I)      Number of connected nets              =      0
[05/29 04:25:44     65s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/29 04:25:44     65s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/29 04:25:44     65s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/29 04:25:44     65s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/29 04:25:44     65s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/29 04:25:44     65s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/29 04:25:44     65s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/29 04:25:44     65s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/29 04:25:44     65s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/29 04:25:44     65s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/29 04:25:44     65s] (I)      Ndr track 0 does not exist
[05/29 04:25:44     65s] (I)      ---------------------Grid Graph Info--------------------
[05/29 04:25:44     65s] (I)      Routing area        : (0, 0) - (123880, 123200)
[05/29 04:25:44     65s] (I)      Core area           : (0, 0) - (123880, 123200)
[05/29 04:25:44     65s] (I)      Site width          :   380  (dbu)
[05/29 04:25:44     65s] (I)      Row height          :  2800  (dbu)
[05/29 04:25:44     65s] (I)      GCell row height    :  2800  (dbu)
[05/29 04:25:44     65s] (I)      GCell width         :  2800  (dbu)
[05/29 04:25:44     65s] (I)      GCell height        :  2800  (dbu)
[05/29 04:25:44     65s] (I)      Grid                :    45    44    10
[05/29 04:25:44     65s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/29 04:25:44     65s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[05/29 04:25:44     65s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[05/29 04:25:44     65s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[05/29 04:25:44     65s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[05/29 04:25:44     65s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[05/29 04:25:44     65s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[05/29 04:25:44     65s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870  3340  3550
[05/29 04:25:44     65s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[05/29 04:25:44     65s] (I)      Total num of tracks :   440   326   440   220   219   220    73    73    38    36
[05/29 04:25:44     65s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/29 04:25:44     65s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/29 04:25:44     65s] (I)      --------------------------------------------------------
[05/29 04:25:44     65s] 
[05/29 04:25:44     65s] [NR-eGR] ============ Routing rule table ============
[05/29 04:25:44     65s] [NR-eGR] Rule id: 0  Nets: 498
[05/29 04:25:44     65s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/29 04:25:44     65s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[05/29 04:25:44     65s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[05/29 04:25:44     65s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[05/29 04:25:44     65s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[05/29 04:25:44     65s] [NR-eGR] ========================================
[05/29 04:25:44     65s] [NR-eGR] 
[05/29 04:25:44     65s] (I)      =============== Blocked Tracks ===============
[05/29 04:25:44     65s] (I)      +-------+---------+----------+---------------+
[05/29 04:25:44     65s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/29 04:25:44     65s] (I)      +-------+---------+----------+---------------+
[05/29 04:25:44     65s] (I)      |     1 |       0 |        0 |         0.00% |
[05/29 04:25:44     65s] (I)      |     2 |       0 |        0 |         0.00% |
[05/29 04:25:44     65s] (I)      |     3 |       0 |        0 |         0.00% |
[05/29 04:25:44     65s] (I)      |     4 |       0 |        0 |         0.00% |
[05/29 04:25:44     65s] (I)      |     5 |       0 |        0 |         0.00% |
[05/29 04:25:44     65s] (I)      |     6 |       0 |        0 |         0.00% |
[05/29 04:25:44     65s] (I)      |     7 |       0 |        0 |         0.00% |
[05/29 04:25:44     65s] (I)      |     8 |       0 |        0 |         0.00% |
[05/29 04:25:44     65s] (I)      |     9 |       0 |        0 |         0.00% |
[05/29 04:25:44     65s] (I)      |    10 |       0 |        0 |         0.00% |
[05/29 04:25:44     65s] (I)      +-------+---------+----------+---------------+
[05/29 04:25:44     65s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2480.59 MB )
[05/29 04:25:44     65s] (I)      Reset routing kernel
[05/29 04:25:44     65s] (I)      Started Global Routing ( Curr Mem: 2480.59 MB )
[05/29 04:25:44     65s] (I)      totalPins=1519  totalGlobalPin=1499 (98.68%)
[05/29 04:25:44     65s] (I)      total 2D Cap : 39006 = (14850 H, 24156 V)
[05/29 04:25:44     65s] [NR-eGR] Layer group 1: route 9 net(s) in layer range [4, 10]
[05/29 04:25:44     65s] (I)      
[05/29 04:25:44     65s] (I)      ============  Phase 1a Route ============
[05/29 04:25:44     65s] (I)      Usage: 261 = (226 H, 35 V) = (1.52% H, 0.14% V) = (3.164e+02um H, 4.900e+01um V)
[05/29 04:25:44     65s] (I)      
[05/29 04:25:44     65s] (I)      ============  Phase 1b Route ============
[05/29 04:25:44     65s] (I)      Usage: 261 = (226 H, 35 V) = (1.52% H, 0.14% V) = (3.164e+02um H, 4.900e+01um V)
[05/29 04:25:44     65s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.654000e+02um
[05/29 04:25:44     65s] (I)      
[05/29 04:25:44     65s] (I)      ============  Phase 1c Route ============
[05/29 04:25:44     65s] (I)      Usage: 261 = (226 H, 35 V) = (1.52% H, 0.14% V) = (3.164e+02um H, 4.900e+01um V)
[05/29 04:25:44     65s] (I)      
[05/29 04:25:44     65s] (I)      ============  Phase 1d Route ============
[05/29 04:25:44     65s] (I)      Usage: 261 = (226 H, 35 V) = (1.52% H, 0.14% V) = (3.164e+02um H, 4.900e+01um V)
[05/29 04:25:44     65s] (I)      
[05/29 04:25:44     65s] (I)      ============  Phase 1e Route ============
[05/29 04:25:44     65s] (I)      Usage: 261 = (226 H, 35 V) = (1.52% H, 0.14% V) = (3.164e+02um H, 4.900e+01um V)
[05/29 04:25:44     65s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.654000e+02um
[05/29 04:25:44     65s] (I)      
[05/29 04:25:44     65s] (I)      ============  Phase 1l Route ============
[05/29 04:25:44     65s] (I)      total 2D Cap : 73150 = (34650 H, 38500 V)
[05/29 04:25:44     65s] [NR-eGR] Layer group 2: route 489 net(s) in layer range [2, 10]
[05/29 04:25:44     65s] (I)      
[05/29 04:25:44     65s] (I)      ============  Phase 1a Route ============
[05/29 04:25:44     65s] (I)      Usage: 5686 = (3557 H, 2129 V) = (10.27% H, 5.53% V) = (4.980e+03um H, 2.981e+03um V)
[05/29 04:25:44     65s] (I)      
[05/29 04:25:44     65s] (I)      ============  Phase 1b Route ============
[05/29 04:25:44     65s] (I)      Usage: 5686 = (3557 H, 2129 V) = (10.27% H, 5.53% V) = (4.980e+03um H, 2.981e+03um V)
[05/29 04:25:44     65s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.960400e+03um
[05/29 04:25:44     65s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/29 04:25:44     65s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/29 04:25:44     65s] (I)      
[05/29 04:25:44     65s] (I)      ============  Phase 1c Route ============
[05/29 04:25:44     65s] (I)      Usage: 5686 = (3557 H, 2129 V) = (10.27% H, 5.53% V) = (4.980e+03um H, 2.981e+03um V)
[05/29 04:25:44     65s] (I)      
[05/29 04:25:44     65s] (I)      ============  Phase 1d Route ============
[05/29 04:25:44     65s] (I)      Usage: 5686 = (3557 H, 2129 V) = (10.27% H, 5.53% V) = (4.980e+03um H, 2.981e+03um V)
[05/29 04:25:44     65s] (I)      
[05/29 04:25:44     65s] (I)      ============  Phase 1e Route ============
[05/29 04:25:44     65s] (I)      Usage: 5686 = (3557 H, 2129 V) = (10.27% H, 5.53% V) = (4.980e+03um H, 2.981e+03um V)
[05/29 04:25:44     65s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.960400e+03um
[05/29 04:25:44     65s] (I)      
[05/29 04:25:44     65s] (I)      ============  Phase 1l Route ============
[05/29 04:25:44     65s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/29 04:25:44     65s] (I)      Layer  2:      14018      1421         6           0       14258    ( 0.00%) 
[05/29 04:25:44     65s] (I)      Layer  3:      19360      3320         0           0       19360    ( 0.00%) 
[05/29 04:25:44     65s] (I)      Layer  4:       9460      1032         1           0        9675    ( 0.00%) 
[05/29 04:25:44     65s] (I)      Layer  5:       9636       491         0           0        9680    ( 0.00%) 
[05/29 04:25:44     65s] (I)      Layer  6:       9460       363         0           0        9675    ( 0.00%) 
[05/29 04:25:44     65s] (I)      Layer  7:       3212        35         0           0        3227    ( 0.00%) 
[05/29 04:25:44     65s] (I)      Layer  8:       3139        34         0          72        3153    ( 2.22%) 
[05/29 04:25:44     65s] (I)      Layer  9:       1672         0         0         231        1463    (13.64%) 
[05/29 04:25:44     65s] (I)      Layer 10:       1548         0         0         322        1290    (20.00%) 
[05/29 04:25:44     65s] (I)      Total:         71505      6696         7         624       71779    ( 0.86%) 
[05/29 04:25:44     65s] (I)      
[05/29 04:25:44     65s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/29 04:25:44     65s] [NR-eGR]                        OverCon           OverCon            
[05/29 04:25:44     65s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/29 04:25:44     65s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[05/29 04:25:44     65s] [NR-eGR] ---------------------------------------------------------------
[05/29 04:25:44     65s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:44     65s] [NR-eGR]  metal2 ( 2)         0( 0.00%)         2( 0.10%)   ( 0.10%) 
[05/29 04:25:44     65s] [NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:44     65s] [NR-eGR]  metal4 ( 4)         1( 0.05%)         0( 0.00%)   ( 0.05%) 
[05/29 04:25:44     65s] [NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:44     65s] [NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:44     65s] [NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:44     65s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:44     65s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:44     65s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:44     65s] [NR-eGR] ---------------------------------------------------------------
[05/29 04:25:44     65s] [NR-eGR]        Total         1( 0.01%)         2( 0.01%)   ( 0.02%) 
[05/29 04:25:44     65s] [NR-eGR] 
[05/29 04:25:44     65s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2480.59 MB )
[05/29 04:25:44     65s] (I)      total 2D Cap : 73150 = (34650 H, 38500 V)
[05/29 04:25:44     65s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/29 04:25:44     65s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 2480.6M
[05/29 04:25:44     65s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.038, REAL:0.038, MEM:2480.6M, EPOCH TIME: 1748507144.897573
[05/29 04:25:44     65s] OPERPROF: Starting HotSpotCal at level 1, MEM:2480.6M, EPOCH TIME: 1748507144.897660
[05/29 04:25:44     65s] [hotspot] +------------+---------------+---------------+
[05/29 04:25:44     65s] [hotspot] |            |   max hotspot | total hotspot |
[05/29 04:25:44     65s] [hotspot] +------------+---------------+---------------+
[05/29 04:25:44     65s] [hotspot] | normalized |          0.00 |          0.00 |
[05/29 04:25:44     65s] [hotspot] +------------+---------------+---------------+
[05/29 04:25:44     65s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/29 04:25:44     65s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/29 04:25:44     65s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2480.6M, EPOCH TIME: 1748507144.898266
[05/29 04:25:44     65s] 
[05/29 04:25:44     65s] === incrementalPlace Internal Loop 1 ===
[05/29 04:25:44     65s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[05/29 04:25:44     65s] OPERPROF: Starting IPInitSPData at level 1, MEM:2480.6M, EPOCH TIME: 1748507144.898686
[05/29 04:25:44     65s] Processing tracks to init pin-track alignment.
[05/29 04:25:44     65s] z: 2, totalTracks: 1
[05/29 04:25:44     65s] z: 4, totalTracks: 1
[05/29 04:25:44     65s] z: 6, totalTracks: 1
[05/29 04:25:44     65s] z: 8, totalTracks: 1
[05/29 04:25:44     65s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/29 04:25:44     65s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2480.6M, EPOCH TIME: 1748507144.902275
[05/29 04:25:44     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:44     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:44     65s] 
[05/29 04:25:44     65s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:44     65s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2480.6M, EPOCH TIME: 1748507144.906050
[05/29 04:25:44     65s] OPERPROF:   Starting post-place ADS at level 2, MEM:2480.6M, EPOCH TIME: 1748507144.906167
[05/29 04:25:44     65s] ADSU 0.265 -> 0.265. site 14344.000 -> 14344.000. GS 11.200
[05/29 04:25:44     65s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.001, REAL:0.001, MEM:2480.6M, EPOCH TIME: 1748507144.907658
[05/29 04:25:44     65s] OPERPROF:   Starting spMPad at level 2, MEM:2480.6M, EPOCH TIME: 1748507144.907907
[05/29 04:25:44     65s] OPERPROF:     Starting spContextMPad at level 3, MEM:2480.6M, EPOCH TIME: 1748507144.908022
[05/29 04:25:44     65s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2480.6M, EPOCH TIME: 1748507144.908102
[05/29 04:25:44     65s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.000, MEM:2480.6M, EPOCH TIME: 1748507144.908399
[05/29 04:25:44     65s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2480.6M, EPOCH TIME: 1748507144.908728
[05/29 04:25:44     65s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2480.6M, EPOCH TIME: 1748507144.908841
[05/29 04:25:44     65s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2480.6M, EPOCH TIME: 1748507144.908962
[05/29 04:25:44     65s] no activity file in design. spp won't run.
[05/29 04:25:44     65s] [spp] 0
[05/29 04:25:44     65s] [adp] 0:1:1:3
[05/29 04:25:44     65s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:2480.6M, EPOCH TIME: 1748507144.909257
[05/29 04:25:44     65s] SP #FI/SF FL/PI 0/0 427/0
[05/29 04:25:44     65s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.011, REAL:0.011, MEM:2480.6M, EPOCH TIME: 1748507144.909427
[05/29 04:25:44     65s] PP off. flexM 0
[05/29 04:25:44     65s] OPERPROF: Starting CDPad at level 1, MEM:2480.6M, EPOCH TIME: 1748507144.910197
[05/29 04:25:44     65s] 3DP is on.
[05/29 04:25:44     65s] 3DP OF M2 0.003, M4 0.001. Diff 0, Offset 0
[05/29 04:25:44     65s] design sh 0.274. rd 0.200
[05/29 04:25:44     65s] design sh 0.274. rd 0.200
[05/29 04:25:44     65s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[05/29 04:25:44     65s] design sh 0.264. rd 0.200
[05/29 04:25:44     65s] CDPadU 0.572 -> 0.310. R=0.265, N=427, GS=1.400
[05/29 04:25:44     65s] OPERPROF: Finished CDPad at level 1, CPU:0.012, REAL:0.012, MEM:2480.6M, EPOCH TIME: 1748507144.922347
[05/29 04:25:44     65s] OPERPROF: Starting InitSKP at level 1, MEM:2480.6M, EPOCH TIME: 1748507144.922460
[05/29 04:25:44     65s] no activity file in design. spp won't run.
[05/29 04:25:44     65s] no activity file in design. spp won't run.
[05/29 04:25:45     65s] *** Finished SKP initialization (cpu=0:00:00.1, real=0:00:01.0)***
[05/29 04:25:45     65s] OPERPROF: Finished InitSKP at level 1, CPU:0.088, REAL:0.088, MEM:2480.6M, EPOCH TIME: 1748507145.010628
[05/29 04:25:45     65s] NP #FI/FS/SF FL/PI: 0/0/0 427/0
[05/29 04:25:45     65s] no activity file in design. spp won't run.
[05/29 04:25:45     65s] 
[05/29 04:25:45     65s] AB Est...
[05/29 04:25:45     65s] OPERPROF: Starting npPlace at level 1, MEM:2480.6M, EPOCH TIME: 1748507145.013020
[05/29 04:25:45     65s] OPERPROF: Finished npPlace at level 1, CPU:0.005, REAL:0.005, MEM:2464.6M, EPOCH TIME: 1748507145.017902
[05/29 04:25:45     65s] Iteration  4: Skipped, with CDP Off
[05/29 04:25:45     65s] OPERPROF: Starting npPlace at level 1, MEM:2464.6M, EPOCH TIME: 1748507145.021459
[05/29 04:25:45     65s] Iteration  5: Total net bbox = 7.035e+03 (4.61e+03 2.43e+03)
[05/29 04:25:45     65s]               Est.  stn bbox = 7.600e+03 (4.85e+03 2.75e+03)
[05/29 04:25:45     65s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2481.1M
[05/29 04:25:45     65s] OPERPROF: Finished npPlace at level 1, CPU:0.077, REAL:0.078, MEM:2481.1M, EPOCH TIME: 1748507145.099790
[05/29 04:25:45     65s] no activity file in design. spp won't run.
[05/29 04:25:45     65s] NP #FI/FS/SF FL/PI: 0/0/0 427/0
[05/29 04:25:45     66s] no activity file in design. spp won't run.
[05/29 04:25:45     66s] OPERPROF: Starting npPlace at level 1, MEM:2465.1M, EPOCH TIME: 1748507145.106498
[05/29 04:25:45     66s] Iteration  6: Total net bbox = 6.972e+03 (4.55e+03 2.42e+03)
[05/29 04:25:45     66s]               Est.  stn bbox = 7.540e+03 (4.80e+03 2.74e+03)
[05/29 04:25:45     66s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2465.1M
[05/29 04:25:45     66s] OPERPROF: Finished npPlace at level 1, CPU:0.175, REAL:0.179, MEM:2465.1M, EPOCH TIME: 1748507145.285479
[05/29 04:25:45     66s] Legalizing MH Cells... 0 / 0 (level 4)
[05/29 04:25:45     66s] No instances found in the vector
[05/29 04:25:45     66s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2465.1M, DRC: 0)
[05/29 04:25:45     66s] 0 (out of 0) MH cells were successfully legalized.
[05/29 04:25:45     66s] no activity file in design. spp won't run.
[05/29 04:25:45     66s] NP #FI/FS/SF FL/PI: 0/0/0 427/0
[05/29 04:25:45     66s] no activity file in design. spp won't run.
[05/29 04:25:45     66s] OPERPROF: Starting npPlace at level 1, MEM:2465.1M, EPOCH TIME: 1748507145.292328
[05/29 04:25:45     66s] Iteration  7: Total net bbox = 6.948e+03 (4.57e+03 2.38e+03)
[05/29 04:25:45     66s]               Est.  stn bbox = 7.531e+03 (4.82e+03 2.71e+03)
[05/29 04:25:45     66s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2465.1M
[05/29 04:25:45     66s] OPERPROF: Finished npPlace at level 1, CPU:0.162, REAL:0.167, MEM:2465.1M, EPOCH TIME: 1748507145.459021
[05/29 04:25:45     66s] Legalizing MH Cells... 0 / 0 (level 5)
[05/29 04:25:45     66s] No instances found in the vector
[05/29 04:25:45     66s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2465.1M, DRC: 0)
[05/29 04:25:45     66s] 0 (out of 0) MH cells were successfully legalized.
[05/29 04:25:45     66s] no activity file in design. spp won't run.
[05/29 04:25:45     66s] NP #FI/FS/SF FL/PI: 0/0/0 427/0
[05/29 04:25:45     66s] no activity file in design. spp won't run.
[05/29 04:25:45     66s] OPERPROF: Starting npPlace at level 1, MEM:2465.1M, EPOCH TIME: 1748507145.466606
[05/29 04:25:45     66s] Iteration  8: Total net bbox = 7.167e+03 (4.66e+03 2.51e+03)
[05/29 04:25:45     66s]               Est.  stn bbox = 7.750e+03 (4.91e+03 2.84e+03)
[05/29 04:25:45     66s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2465.1M
[05/29 04:25:45     66s] OPERPROF: Finished npPlace at level 1, CPU:0.186, REAL:0.242, MEM:2465.1M, EPOCH TIME: 1748507145.709038
[05/29 04:25:45     66s] Legalizing MH Cells... 0 / 0 (level 6)
[05/29 04:25:45     66s] No instances found in the vector
[05/29 04:25:45     66s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2465.1M, DRC: 0)
[05/29 04:25:45     66s] 0 (out of 0) MH cells were successfully legalized.
[05/29 04:25:45     66s] no activity file in design. spp won't run.
[05/29 04:25:45     66s] NP #FI/FS/SF FL/PI: 0/0/0 427/0
[05/29 04:25:45     66s] no activity file in design. spp won't run.
[05/29 04:25:45     66s] OPERPROF: Starting npPlace at level 1, MEM:2465.1M, EPOCH TIME: 1748507145.715265
[05/29 04:25:45     66s] GP RA stats: MHOnly 0 nrInst 427 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[05/29 04:25:45     66s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2481.1M, EPOCH TIME: 1748507145.925741
[05/29 04:25:45     66s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2481.1M, EPOCH TIME: 1748507145.925881
[05/29 04:25:45     66s] Iteration  9: Total net bbox = 7.271e+03 (4.75e+03 2.53e+03)
[05/29 04:25:45     66s]               Est.  stn bbox = 7.863e+03 (5.01e+03 2.85e+03)
[05/29 04:25:45     66s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2481.1M
[05/29 04:25:45     66s] OPERPROF: Finished npPlace at level 1, CPU:0.201, REAL:0.211, MEM:2481.1M, EPOCH TIME: 1748507145.926724
[05/29 04:25:45     66s] Legalizing MH Cells... 0 / 0 (level 7)
[05/29 04:25:45     66s] No instances found in the vector
[05/29 04:25:45     66s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2465.1M, DRC: 0)
[05/29 04:25:45     66s] 0 (out of 0) MH cells were successfully legalized.
[05/29 04:25:45     66s] Move report: Timing Driven Placement moves 427 insts, mean move: 6.48 um, max move: 24.86 um 
[05/29 04:25:45     66s] 	Max move on inst (FE_OFC63_n): (2.66, 50.40) --> (6.53, 29.40)
[05/29 04:25:45     66s] no activity file in design. spp won't run.
[05/29 04:25:45     66s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2465.1M, EPOCH TIME: 1748507145.931205
[05/29 04:25:45     66s] Saved padding area to DB
[05/29 04:25:45     66s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2465.1M, EPOCH TIME: 1748507145.931433
[05/29 04:25:45     66s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:2465.1M, EPOCH TIME: 1748507145.931721
[05/29 04:25:45     66s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2465.1M, EPOCH TIME: 1748507145.932038
[05/29 04:25:45     66s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/29 04:25:45     66s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:2465.1M, EPOCH TIME: 1748507145.932405
[05/29 04:25:45     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:45     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:45     66s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2465.1M, EPOCH TIME: 1748507145.933403
[05/29 04:25:45     66s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2465.1M, EPOCH TIME: 1748507145.933582
[05/29 04:25:45     66s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.003, REAL:0.003, MEM:2465.1M, EPOCH TIME: 1748507145.934253
[05/29 04:25:45     66s] 
[05/29 04:25:45     66s] Finished Incremental Placement (cpu=0:00:01.0, real=0:00:01.0, mem=2465.1M)
[05/29 04:25:45     66s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/29 04:25:45     66s] Type 'man IMPSP-9025' for more detail.
[05/29 04:25:45     66s] CongRepair sets shifter mode to gplace
[05/29 04:25:45     66s] TDRefine: refinePlace mode is spiral
[05/29 04:25:45     66s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2465.1M, EPOCH TIME: 1748507145.935617
[05/29 04:25:45     66s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2465.1M, EPOCH TIME: 1748507145.935747
[05/29 04:25:45     66s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2465.1M, EPOCH TIME: 1748507145.935942
[05/29 04:25:45     66s] Processing tracks to init pin-track alignment.
[05/29 04:25:45     66s] z: 2, totalTracks: 1
[05/29 04:25:45     66s] z: 4, totalTracks: 1
[05/29 04:25:45     66s] z: 6, totalTracks: 1
[05/29 04:25:45     66s] z: 8, totalTracks: 1
[05/29 04:25:45     66s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/29 04:25:45     66s] All LLGs are deleted
[05/29 04:25:45     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:45     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:45     66s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2465.1M, EPOCH TIME: 1748507145.940486
[05/29 04:25:45     66s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2465.1M, EPOCH TIME: 1748507145.940637
[05/29 04:25:45     66s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2465.1M, EPOCH TIME: 1748507145.940911
[05/29 04:25:45     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:45     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:45     66s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2465.1M, EPOCH TIME: 1748507145.941355
[05/29 04:25:45     66s] Max number of tech site patterns supported in site array is 256.
[05/29 04:25:45     66s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/29 04:25:45     66s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2465.1M, EPOCH TIME: 1748507145.947588
[05/29 04:25:45     66s] After signature check, allow fast init is true, keep pre-filter is true.
[05/29 04:25:45     66s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/29 04:25:45     66s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.000, MEM:2465.1M, EPOCH TIME: 1748507145.947889
[05/29 04:25:45     66s] Fast DP-INIT is on for default
[05/29 04:25:45     66s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/29 04:25:45     66s] Atter site array init, number of instance map data is 0.
[05/29 04:25:45     66s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.007, REAL:0.007, MEM:2465.1M, EPOCH TIME: 1748507145.948599
[05/29 04:25:45     66s] 
[05/29 04:25:45     66s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:45     66s] OPERPROF:         Starting CMU at level 5, MEM:2465.1M, EPOCH TIME: 1748507145.948931
[05/29 04:25:45     66s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2465.1M, EPOCH TIME: 1748507145.949180
[05/29 04:25:45     66s] 
[05/29 04:25:45     66s] Bad Lib Cell Checking (CMU) is done! (0)
[05/29 04:25:45     66s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.009, REAL:0.009, MEM:2465.1M, EPOCH TIME: 1748507145.949468
[05/29 04:25:45     66s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2465.1M, EPOCH TIME: 1748507145.949584
[05/29 04:25:45     66s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2465.1M, EPOCH TIME: 1748507145.950021
[05/29 04:25:45     66s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2465.1MB).
[05/29 04:25:45     66s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.014, REAL:0.014, MEM:2465.1M, EPOCH TIME: 1748507145.950390
[05/29 04:25:45     66s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.015, REAL:0.015, MEM:2465.1M, EPOCH TIME: 1748507145.950497
[05/29 04:25:45     66s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3053837.8
[05/29 04:25:45     66s] OPERPROF:   Starting RefinePlace at level 2, MEM:2465.1M, EPOCH TIME: 1748507145.950639
[05/29 04:25:45     66s] *** Starting refinePlace (0:01:07 mem=2465.1M) ***
[05/29 04:25:45     66s] Total net bbox length = 7.431e+03 (4.899e+03 2.532e+03) (ext = 4.476e+03)
[05/29 04:25:45     66s] 
[05/29 04:25:45     66s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:45     66s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/29 04:25:45     66s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[05/29 04:25:45     66s] Type 'man IMPSP-5140' for more detail.
[05/29 04:25:45     66s] **WARN: (IMPSP-315):	Found 427 instances insts with no PG Term connections.
[05/29 04:25:45     66s] Type 'man IMPSP-315' for more detail.
[05/29 04:25:45     66s] (I)      Default pattern map key = des3_default.
[05/29 04:25:45     66s] (I)      Default pattern map key = des3_default.
[05/29 04:25:45     66s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2465.1M, EPOCH TIME: 1748507145.955556
[05/29 04:25:45     66s] Starting refinePlace ...
[05/29 04:25:45     66s] (I)      Default pattern map key = des3_default.
[05/29 04:25:45     66s] (I)      Default pattern map key = des3_default.
[05/29 04:25:45     66s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2465.1M, EPOCH TIME: 1748507145.960902
[05/29 04:25:45     66s] DDP initSite1 nrRow 44 nrJob 44
[05/29 04:25:45     66s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2465.1M, EPOCH TIME: 1748507145.961049
[05/29 04:25:45     66s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2465.1M, EPOCH TIME: 1748507145.961194
[05/29 04:25:45     66s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2465.1M, EPOCH TIME: 1748507145.961305
[05/29 04:25:45     66s] DDP markSite nrRow 44 nrJob 44
[05/29 04:25:45     66s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2465.1M, EPOCH TIME: 1748507145.961475
[05/29 04:25:45     66s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:2465.1M, EPOCH TIME: 1748507145.961594
[05/29 04:25:45     66s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/29 04:25:45     66s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2465.1M, EPOCH TIME: 1748507145.962303
[05/29 04:25:45     66s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2465.1M, EPOCH TIME: 1748507145.962416
[05/29 04:25:45     66s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.000, MEM:2465.1M, EPOCH TIME: 1748507145.962859
[05/29 04:25:45     66s] ** Cut row section cpu time 0:00:00.0.
[05/29 04:25:45     66s]  ** Cut row section real time 0:00:00.0.
[05/29 04:25:45     66s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.001, REAL:0.001, MEM:2465.1M, EPOCH TIME: 1748507145.963006
[05/29 04:25:45     66s]   Spread Effort: high, pre-route mode, useDDP on.
[05/29 04:25:45     66s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2465.1MB) @(0:01:07 - 0:01:07).
[05/29 04:25:45     66s] Move report: preRPlace moves 427 insts, mean move: 0.13 um, max move: 0.80 um 
[05/29 04:25:45     66s] 	Max move on inst (U7): (30.70, 11.72) --> (30.97, 11.20)
[05/29 04:25:45     66s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR2_X1
[05/29 04:25:45     66s] wireLenOptFixPriorityInst 0 inst fixed
[05/29 04:25:45     66s] Placement tweakage begins.
[05/29 04:25:45     66s] wire length = 8.156e+03
[05/29 04:25:46     66s] wire length = 7.791e+03
[05/29 04:25:46     66s] Placement tweakage ends.
[05/29 04:25:46     66s] Move report: tweak moves 37 insts, mean move: 1.87 um, max move: 4.56 um 
[05/29 04:25:46     66s] 	Max move on inst (R_reg_19_): (27.93, 15.40) --> (23.37, 15.40)
[05/29 04:25:46     66s] 
[05/29 04:25:46     66s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/29 04:25:46     66s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f26a9377af8.
[05/29 04:25:46     66s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[05/29 04:25:46     66s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/29 04:25:46     66s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/29 04:25:46     66s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/29 04:25:46     66s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2433.1MB) @(0:01:07 - 0:01:07).
[05/29 04:25:46     66s] Move report: Detail placement moves 427 insts, mean move: 0.28 um, max move: 4.64 um 
[05/29 04:25:46     66s] 	Max move on inst (R_reg_19_): (28.00, 15.41) --> (23.37, 15.40)
[05/29 04:25:46     66s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2433.1MB
[05/29 04:25:46     66s] Statistics of distance of Instance movement in refine placement:
[05/29 04:25:46     66s]   maximum (X+Y) =         4.64 um
[05/29 04:25:46     66s]   inst (R_reg_19_) with max move: (28.0015, 15.412) -> (23.37, 15.4)
[05/29 04:25:46     66s]   mean    (X+Y) =         0.28 um
[05/29 04:25:46     66s] Summary Report:
[05/29 04:25:46     66s] Instances move: 427 (out of 427 movable)
[05/29 04:25:46     66s] Instances flipped: 0
[05/29 04:25:46     66s] Mean displacement: 0.28 um
[05/29 04:25:46     66s] Max displacement: 4.64 um (Instance: R_reg_19_) (28.0015, 15.412) -> (23.37, 15.4)
[05/29 04:25:46     66s] 	Length: 17 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFF_X1
[05/29 04:25:46     66s] Total instances moved : 427
[05/29 04:25:46     66s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.067, REAL:0.066, MEM:2433.1M, EPOCH TIME: 1748507146.021199
[05/29 04:25:46     66s] Total net bbox length = 7.140e+03 (4.593e+03 2.547e+03) (ext = 4.414e+03)
[05/29 04:25:46     66s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2433.1MB
[05/29 04:25:46     66s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=2433.1MB) @(0:01:07 - 0:01:07).
[05/29 04:25:46     66s] *** Finished refinePlace (0:01:07 mem=2433.1M) ***
[05/29 04:25:46     66s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3053837.8
[05/29 04:25:46     66s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.072, REAL:0.071, MEM:2433.1M, EPOCH TIME: 1748507146.021849
[05/29 04:25:46     66s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2433.1M, EPOCH TIME: 1748507146.021939
[05/29 04:25:46     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:427).
[05/29 04:25:46     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:46     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:46     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:46     66s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.002, REAL:0.002, MEM:2433.1M, EPOCH TIME: 1748507146.024429
[05/29 04:25:46     66s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.090, REAL:0.089, MEM:2433.1M, EPOCH TIME: 1748507146.024536
[05/29 04:25:46     66s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2433.1M, EPOCH TIME: 1748507146.025096
[05/29 04:25:46     66s] Starting Early Global Route congestion estimation: mem = 2433.1M
[05/29 04:25:46     66s] (I)      ==================== Layers =====================
[05/29 04:25:46     66s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:46     66s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/29 04:25:46     66s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:46     66s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[05/29 04:25:46     66s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[05/29 04:25:46     66s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[05/29 04:25:46     66s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[05/29 04:25:46     66s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[05/29 04:25:46     66s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[05/29 04:25:46     66s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[05/29 04:25:46     66s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[05/29 04:25:46     66s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[05/29 04:25:46     66s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[05/29 04:25:46     66s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[05/29 04:25:46     66s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[05/29 04:25:46     66s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[05/29 04:25:46     66s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[05/29 04:25:46     66s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[05/29 04:25:46     66s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[05/29 04:25:46     66s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[05/29 04:25:46     66s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[05/29 04:25:46     66s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[05/29 04:25:46     66s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:46     66s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[05/29 04:25:46     66s] (I)      |   0 |  0 |  active |   other |        |    MS |
[05/29 04:25:46     66s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/29 04:25:46     66s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:46     66s] (I)      Started Import and model ( Curr Mem: 2433.08 MB )
[05/29 04:25:46     66s] (I)      Default pattern map key = des3_default.
[05/29 04:25:46     66s] (I)      == Non-default Options ==
[05/29 04:25:46     66s] (I)      Maximum routing layer                              : 10
[05/29 04:25:46     66s] (I)      Number of threads                                  : 1
[05/29 04:25:46     66s] (I)      Use non-blocking free Dbs wires                    : false
[05/29 04:25:46     66s] (I)      Method to set GCell size                           : row
[05/29 04:25:46     66s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[05/29 04:25:46     66s] (I)      Use row-based GCell size
[05/29 04:25:46     66s] (I)      Use row-based GCell align
[05/29 04:25:46     66s] (I)      layer 0 area = 0
[05/29 04:25:46     66s] (I)      layer 1 area = 0
[05/29 04:25:46     66s] (I)      layer 2 area = 0
[05/29 04:25:46     66s] (I)      layer 3 area = 0
[05/29 04:25:46     66s] (I)      layer 4 area = 0
[05/29 04:25:46     66s] (I)      layer 5 area = 0
[05/29 04:25:46     66s] (I)      layer 6 area = 0
[05/29 04:25:46     66s] (I)      layer 7 area = 0
[05/29 04:25:46     66s] (I)      layer 8 area = 0
[05/29 04:25:46     66s] (I)      layer 9 area = 0
[05/29 04:25:46     66s] (I)      GCell unit size   : 2800
[05/29 04:25:46     66s] (I)      GCell multiplier  : 1
[05/29 04:25:46     66s] (I)      GCell row height  : 2800
[05/29 04:25:46     66s] (I)      Actual row height : 2800
[05/29 04:25:46     66s] (I)      GCell align ref   : 0 0
[05/29 04:25:46     66s] [NR-eGR] Track table information for default rule: 
[05/29 04:25:46     66s] [NR-eGR] metal1 has single uniform track structure
[05/29 04:25:46     66s] [NR-eGR] metal2 has single uniform track structure
[05/29 04:25:46     66s] [NR-eGR] metal3 has single uniform track structure
[05/29 04:25:46     66s] [NR-eGR] metal4 has single uniform track structure
[05/29 04:25:46     66s] [NR-eGR] metal5 has single uniform track structure
[05/29 04:25:46     66s] [NR-eGR] metal6 has single uniform track structure
[05/29 04:25:46     66s] [NR-eGR] metal7 has single uniform track structure
[05/29 04:25:46     66s] [NR-eGR] metal8 has single uniform track structure
[05/29 04:25:46     66s] [NR-eGR] metal9 has single uniform track structure
[05/29 04:25:46     66s] [NR-eGR] metal10 has single uniform track structure
[05/29 04:25:46     66s] (I)      ============== Default via ===============
[05/29 04:25:46     66s] (I)      +---+------------------+-----------------+
[05/29 04:25:46     66s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/29 04:25:46     66s] (I)      +---+------------------+-----------------+
[05/29 04:25:46     66s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[05/29 04:25:46     66s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[05/29 04:25:46     66s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[05/29 04:25:46     66s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[05/29 04:25:46     66s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[05/29 04:25:46     66s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[05/29 04:25:46     66s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[05/29 04:25:46     66s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[05/29 04:25:46     66s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[05/29 04:25:46     66s] (I)      +---+------------------+-----------------+
[05/29 04:25:46     66s] [NR-eGR] Read 0 PG shapes
[05/29 04:25:46     66s] [NR-eGR] Read 0 clock shapes
[05/29 04:25:46     66s] [NR-eGR] Read 0 other shapes
[05/29 04:25:46     66s] [NR-eGR] #Routing Blockages  : 0
[05/29 04:25:46     66s] [NR-eGR] #Instance Blockages : 0
[05/29 04:25:46     66s] [NR-eGR] #PG Blockages       : 0
[05/29 04:25:46     66s] [NR-eGR] #Halo Blockages     : 0
[05/29 04:25:46     66s] [NR-eGR] #Boundary Blockages : 0
[05/29 04:25:46     66s] [NR-eGR] #Clock Blockages    : 0
[05/29 04:25:46     66s] [NR-eGR] #Other Blockages    : 0
[05/29 04:25:46     66s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/29 04:25:46     66s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/29 04:25:46     66s] [NR-eGR] Read 498 nets ( ignored 0 )
[05/29 04:25:46     66s] (I)      early_global_route_priority property id does not exist.
[05/29 04:25:46     66s] (I)      Read Num Blocks=0  Num Prerouted Wires=0  Num CS=0
[05/29 04:25:46     66s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:46     66s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:46     66s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:46     66s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:46     66s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:46     66s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:46     66s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:46     66s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:46     66s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:46     66s] (I)      Number of ignored nets                =      0
[05/29 04:25:46     66s] (I)      Number of connected nets              =      0
[05/29 04:25:46     66s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/29 04:25:46     66s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/29 04:25:46     66s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/29 04:25:46     66s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/29 04:25:46     66s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/29 04:25:46     66s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/29 04:25:46     66s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/29 04:25:46     66s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/29 04:25:46     66s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/29 04:25:46     66s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/29 04:25:46     66s] (I)      Ndr track 0 does not exist
[05/29 04:25:46     66s] (I)      ---------------------Grid Graph Info--------------------
[05/29 04:25:46     66s] (I)      Routing area        : (0, 0) - (123880, 123200)
[05/29 04:25:46     66s] (I)      Core area           : (0, 0) - (123880, 123200)
[05/29 04:25:46     66s] (I)      Site width          :   380  (dbu)
[05/29 04:25:46     66s] (I)      Row height          :  2800  (dbu)
[05/29 04:25:46     66s] (I)      GCell row height    :  2800  (dbu)
[05/29 04:25:46     66s] (I)      GCell width         :  2800  (dbu)
[05/29 04:25:46     66s] (I)      GCell height        :  2800  (dbu)
[05/29 04:25:46     66s] (I)      Grid                :    45    44    10
[05/29 04:25:46     66s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/29 04:25:46     66s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[05/29 04:25:46     66s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[05/29 04:25:46     66s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[05/29 04:25:46     66s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[05/29 04:25:46     66s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[05/29 04:25:46     66s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[05/29 04:25:46     66s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870  3340  3550
[05/29 04:25:46     66s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[05/29 04:25:46     66s] (I)      Total num of tracks :   440   326   440   220   219   220    73    73    38    36
[05/29 04:25:46     66s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/29 04:25:46     66s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/29 04:25:46     66s] (I)      --------------------------------------------------------
[05/29 04:25:46     66s] 
[05/29 04:25:46     66s] [NR-eGR] ============ Routing rule table ============
[05/29 04:25:46     66s] [NR-eGR] Rule id: 0  Nets: 498
[05/29 04:25:46     66s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/29 04:25:46     66s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[05/29 04:25:46     66s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[05/29 04:25:46     66s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[05/29 04:25:46     66s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[05/29 04:25:46     66s] [NR-eGR] ========================================
[05/29 04:25:46     66s] [NR-eGR] 
[05/29 04:25:46     66s] (I)      =============== Blocked Tracks ===============
[05/29 04:25:46     66s] (I)      +-------+---------+----------+---------------+
[05/29 04:25:46     66s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/29 04:25:46     66s] (I)      +-------+---------+----------+---------------+
[05/29 04:25:46     66s] (I)      |     1 |       0 |        0 |         0.00% |
[05/29 04:25:46     66s] (I)      |     2 |       0 |        0 |         0.00% |
[05/29 04:25:46     66s] (I)      |     3 |       0 |        0 |         0.00% |
[05/29 04:25:46     66s] (I)      |     4 |       0 |        0 |         0.00% |
[05/29 04:25:46     66s] (I)      |     5 |       0 |        0 |         0.00% |
[05/29 04:25:46     66s] (I)      |     6 |       0 |        0 |         0.00% |
[05/29 04:25:46     66s] (I)      |     7 |       0 |        0 |         0.00% |
[05/29 04:25:46     66s] (I)      |     8 |       0 |        0 |         0.00% |
[05/29 04:25:46     66s] (I)      |     9 |       0 |        0 |         0.00% |
[05/29 04:25:46     66s] (I)      |    10 |       0 |        0 |         0.00% |
[05/29 04:25:46     66s] (I)      +-------+---------+----------+---------------+
[05/29 04:25:46     66s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2433.08 MB )
[05/29 04:25:46     66s] (I)      Reset routing kernel
[05/29 04:25:46     66s] (I)      Started Global Routing ( Curr Mem: 2433.08 MB )
[05/29 04:25:46     66s] (I)      totalPins=1519  totalGlobalPin=1470 (96.77%)
[05/29 04:25:46     66s] (I)      total 2D Cap : 39006 = (14850 H, 24156 V)
[05/29 04:25:46     66s] [NR-eGR] Layer group 1: route 9 net(s) in layer range [4, 10]
[05/29 04:25:46     66s] (I)      
[05/29 04:25:46     66s] (I)      ============  Phase 1a Route ============
[05/29 04:25:46     66s] (I)      Usage: 284 = (240 H, 44 V) = (1.62% H, 0.18% V) = (3.360e+02um H, 6.160e+01um V)
[05/29 04:25:46     66s] (I)      
[05/29 04:25:46     66s] (I)      ============  Phase 1b Route ============
[05/29 04:25:46     66s] (I)      Usage: 284 = (240 H, 44 V) = (1.62% H, 0.18% V) = (3.360e+02um H, 6.160e+01um V)
[05/29 04:25:46     66s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.976000e+02um
[05/29 04:25:46     66s] (I)      
[05/29 04:25:46     66s] (I)      ============  Phase 1c Route ============
[05/29 04:25:46     66s] (I)      Usage: 284 = (240 H, 44 V) = (1.62% H, 0.18% V) = (3.360e+02um H, 6.160e+01um V)
[05/29 04:25:46     66s] (I)      
[05/29 04:25:46     66s] (I)      ============  Phase 1d Route ============
[05/29 04:25:46     66s] (I)      Usage: 284 = (240 H, 44 V) = (1.62% H, 0.18% V) = (3.360e+02um H, 6.160e+01um V)
[05/29 04:25:46     66s] (I)      
[05/29 04:25:46     66s] (I)      ============  Phase 1e Route ============
[05/29 04:25:46     66s] (I)      Usage: 284 = (240 H, 44 V) = (1.62% H, 0.18% V) = (3.360e+02um H, 6.160e+01um V)
[05/29 04:25:46     66s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.976000e+02um
[05/29 04:25:46     66s] (I)      
[05/29 04:25:46     66s] (I)      ============  Phase 1l Route ============
[05/29 04:25:46     66s] (I)      total 2D Cap : 73150 = (34650 H, 38500 V)
[05/29 04:25:46     66s] [NR-eGR] Layer group 2: route 489 net(s) in layer range [2, 10]
[05/29 04:25:46     66s] (I)      
[05/29 04:25:46     66s] (I)      ============  Phase 1a Route ============
[05/29 04:25:46     66s] (I)      Usage: 5436 = (3444 H, 1992 V) = (9.94% H, 5.17% V) = (4.822e+03um H, 2.789e+03um V)
[05/29 04:25:46     66s] (I)      
[05/29 04:25:46     66s] (I)      ============  Phase 1b Route ============
[05/29 04:25:46     66s] (I)      Usage: 5436 = (3444 H, 1992 V) = (9.94% H, 5.17% V) = (4.822e+03um H, 2.789e+03um V)
[05/29 04:25:46     66s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.610400e+03um
[05/29 04:25:46     66s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/29 04:25:46     66s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/29 04:25:46     66s] (I)      
[05/29 04:25:46     66s] (I)      ============  Phase 1c Route ============
[05/29 04:25:46     66s] (I)      Usage: 5436 = (3444 H, 1992 V) = (9.94% H, 5.17% V) = (4.822e+03um H, 2.789e+03um V)
[05/29 04:25:46     66s] (I)      
[05/29 04:25:46     66s] (I)      ============  Phase 1d Route ============
[05/29 04:25:46     66s] (I)      Usage: 5436 = (3444 H, 1992 V) = (9.94% H, 5.17% V) = (4.822e+03um H, 2.789e+03um V)
[05/29 04:25:46     66s] (I)      
[05/29 04:25:46     66s] (I)      ============  Phase 1e Route ============
[05/29 04:25:46     66s] (I)      Usage: 5436 = (3444 H, 1992 V) = (9.94% H, 5.17% V) = (4.822e+03um H, 2.789e+03um V)
[05/29 04:25:46     66s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.610400e+03um
[05/29 04:25:46     66s] (I)      
[05/29 04:25:46     66s] (I)      ============  Phase 1l Route ============
[05/29 04:25:46     66s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/29 04:25:46     66s] (I)      Layer  2:      14018      1338         0           0       14258    ( 0.00%) 
[05/29 04:25:46     66s] (I)      Layer  3:      19360      3110         0           0       19360    ( 0.00%) 
[05/29 04:25:46     66s] (I)      Layer  4:       9460       972         6           0        9675    ( 0.00%) 
[05/29 04:25:46     66s] (I)      Layer  5:       9636       563         0           0        9680    ( 0.00%) 
[05/29 04:25:46     66s] (I)      Layer  6:       9460       416         0           0        9675    ( 0.00%) 
[05/29 04:25:46     66s] (I)      Layer  7:       3212        54         0           0        3227    ( 0.00%) 
[05/29 04:25:46     66s] (I)      Layer  8:       3139         0         0          72        3153    ( 2.22%) 
[05/29 04:25:46     66s] (I)      Layer  9:       1672         0         0         231        1463    (13.64%) 
[05/29 04:25:46     66s] (I)      Layer 10:       1548         0         0         322        1290    (20.00%) 
[05/29 04:25:46     66s] (I)      Total:         71505      6453         6         624       71779    ( 0.86%) 
[05/29 04:25:46     66s] (I)      
[05/29 04:25:46     66s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/29 04:25:46     66s] [NR-eGR]                        OverCon            
[05/29 04:25:46     66s] [NR-eGR]                         #Gcell     %Gcell
[05/29 04:25:46     66s] [NR-eGR]        Layer             (1-2)    OverCon
[05/29 04:25:46     66s] [NR-eGR] ----------------------------------------------
[05/29 04:25:46     66s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:46     66s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:46     66s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:46     66s] [NR-eGR]  metal4 ( 4)         5( 0.26%)   ( 0.26%) 
[05/29 04:25:46     66s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:46     66s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:46     66s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:46     66s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:46     66s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:46     66s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:46     66s] [NR-eGR] ----------------------------------------------
[05/29 04:25:46     66s] [NR-eGR]        Total         5( 0.03%)   ( 0.03%) 
[05/29 04:25:46     66s] [NR-eGR] 
[05/29 04:25:46     66s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2441.08 MB )
[05/29 04:25:46     66s] (I)      total 2D Cap : 73150 = (34650 H, 38500 V)
[05/29 04:25:46     66s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/29 04:25:46     66s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 2441.1M
[05/29 04:25:46     66s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.036, REAL:0.037, MEM:2441.1M, EPOCH TIME: 1748507146.061666
[05/29 04:25:46     66s] OPERPROF: Starting HotSpotCal at level 1, MEM:2441.1M, EPOCH TIME: 1748507146.061749
[05/29 04:25:46     66s] [hotspot] +------------+---------------+---------------+
[05/29 04:25:46     66s] [hotspot] |            |   max hotspot | total hotspot |
[05/29 04:25:46     66s] [hotspot] +------------+---------------+---------------+
[05/29 04:25:46     66s] [hotspot] | normalized |          0.00 |          0.00 |
[05/29 04:25:46     66s] [hotspot] +------------+---------------+---------------+
[05/29 04:25:46     66s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/29 04:25:46     66s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/29 04:25:46     66s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2457.1M, EPOCH TIME: 1748507146.062704
[05/29 04:25:46     66s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2457.1M, EPOCH TIME: 1748507146.062857
[05/29 04:25:46     66s] Starting Early Global Route wiring: mem = 2457.1M
[05/29 04:25:46     66s] (I)      ============= Track Assignment ============
[05/29 04:25:46     66s] (I)      Started Track Assignment (1T) ( Curr Mem: 2457.08 MB )
[05/29 04:25:46     66s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[05/29 04:25:46     66s] (I)      Run Multi-thread track assignment
[05/29 04:25:46     66s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2457.08 MB )
[05/29 04:25:46     66s] (I)      Started Export ( Curr Mem: 2457.08 MB )
[05/29 04:25:46     66s] [NR-eGR]                  Length (um)  Vias 
[05/29 04:25:46     66s] [NR-eGR] -----------------------------------
[05/29 04:25:46     66s] [NR-eGR]  metal1   (1H)             0  1384 
[05/29 04:25:46     66s] [NR-eGR]  metal2   (2V)          1186  1828 
[05/29 04:25:46     66s] [NR-eGR]  metal3   (3H)          4052   671 
[05/29 04:25:46     66s] [NR-eGR]  metal4   (4V)          1262   100 
[05/29 04:25:46     66s] [NR-eGR]  metal5   (5H)           759    52 
[05/29 04:25:46     66s] [NR-eGR]  metal6   (6V)           582     6 
[05/29 04:25:46     66s] [NR-eGR]  metal7   (7H)            77     0 
[05/29 04:25:46     66s] [NR-eGR]  metal8   (8V)             0     0 
[05/29 04:25:46     66s] [NR-eGR]  metal9   (9H)             0     0 
[05/29 04:25:46     66s] [NR-eGR]  metal10  (10V)            0     0 
[05/29 04:25:46     66s] [NR-eGR] -----------------------------------
[05/29 04:25:46     66s] [NR-eGR]           Total         7919  4041 
[05/29 04:25:46     66s] [NR-eGR] --------------------------------------------------------------------------
[05/29 04:25:46     66s] [NR-eGR] Total half perimeter of net bounding box: 7140um
[05/29 04:25:46     66s] [NR-eGR] Total length: 7919um, number of vias: 4041
[05/29 04:25:46     66s] [NR-eGR] --------------------------------------------------------------------------
[05/29 04:25:46     66s] [NR-eGR] Total eGR-routed clock nets wire length: 392um, number of vias: 382
[05/29 04:25:46     66s] [NR-eGR] --------------------------------------------------------------------------
[05/29 04:25:46     66s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2457.08 MB )
[05/29 04:25:46     66s] Early Global Route wiring runtime: 0.02 seconds, mem = 2457.1M
[05/29 04:25:46     66s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.016, REAL:0.016, MEM:2457.1M, EPOCH TIME: 1748507146.078497
[05/29 04:25:46     66s] 0 delay mode for cte disabled.
[05/29 04:25:46     66s] SKP cleared!
[05/29 04:25:46     66s] 
[05/29 04:25:46     66s] *** Finished incrementalPlace (cpu=0:00:01.2, real=0:00:02.0)***
[05/29 04:25:46     66s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2457.1M, EPOCH TIME: 1748507146.093098
[05/29 04:25:46     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:46     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:46     66s] All LLGs are deleted
[05/29 04:25:46     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:46     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:46     66s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2457.1M, EPOCH TIME: 1748507146.093265
[05/29 04:25:46     66s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2457.1M, EPOCH TIME: 1748507146.093362
[05/29 04:25:46     66s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2457.1M, EPOCH TIME: 1748507146.093630
[05/29 04:25:46     66s] Start to check current routing status for nets...
[05/29 04:25:46     66s] All nets are already routed correctly.
[05/29 04:25:46     66s] End to check current routing status for nets (mem=2457.1M)
[05/29 04:25:46     66s] Extraction called for design 'des3' of instances=427 and nets=1945 using extraction engine 'preRoute' .
[05/29 04:25:46     66s] PreRoute RC Extraction called for design des3.
[05/29 04:25:46     66s] RC Extraction called in multi-corner(1) mode.
[05/29 04:25:46     66s] RCMode: PreRoute
[05/29 04:25:46     66s]       RC Corner Indexes            0   
[05/29 04:25:46     66s] Capacitance Scaling Factor   : 1.00000 
[05/29 04:25:46     66s] Resistance Scaling Factor    : 1.00000 
[05/29 04:25:46     66s] Clock Cap. Scaling Factor    : 1.00000 
[05/29 04:25:46     66s] Clock Res. Scaling Factor    : 1.00000 
[05/29 04:25:46     66s] Shrink Factor                : 1.00000
[05/29 04:25:46     66s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/29 04:25:46     66s] Using capacitance table file ...
[05/29 04:25:46     66s] 
[05/29 04:25:46     66s] Trim Metal Layers:
[05/29 04:25:46     66s] LayerId::1 widthSet size::4
[05/29 04:25:46     66s] LayerId::2 widthSet size::4
[05/29 04:25:46     66s] LayerId::3 widthSet size::4
[05/29 04:25:46     66s] LayerId::4 widthSet size::4
[05/29 04:25:46     66s] LayerId::5 widthSet size::4
[05/29 04:25:46     66s] LayerId::6 widthSet size::4
[05/29 04:25:46     66s] LayerId::7 widthSet size::4
[05/29 04:25:46     66s] LayerId::8 widthSet size::4
[05/29 04:25:46     66s] LayerId::9 widthSet size::4
[05/29 04:25:46     66s] LayerId::10 widthSet size::3
[05/29 04:25:46     66s] Updating RC grid for preRoute extraction ...
[05/29 04:25:46     66s] eee: pegSigSF::1.070000
[05/29 04:25:46     66s] Initializing multi-corner capacitance tables ... 
[05/29 04:25:46     67s] Initializing multi-corner resistance tables ...
[05/29 04:25:46     67s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/29 04:25:46     67s] eee: l::2 avDens::0.055462 usedTrk::85.820073 availTrk::1547.368421 sigTrk::85.820073
[05/29 04:25:46     67s] eee: l::3 avDens::0.129683 usedTrk::324.207538 availTrk::2500.000000 sigTrk::324.207538
[05/29 04:25:46     67s] eee: l::4 avDens::0.085172 usedTrk::93.688857 availTrk::1100.000000 sigTrk::93.688857
[05/29 04:25:46     67s] eee: l::5 avDens::0.053097 usedTrk::61.061857 availTrk::1150.000000 sigTrk::61.061857
[05/29 04:25:46     67s] eee: l::6 avDens::0.069601 usedTrk::41.760321 availTrk::600.000000 sigTrk::41.760321
[05/29 04:25:46     67s] eee: l::7 avDens::0.110000 usedTrk::5.500000 availTrk::50.000000 sigTrk::5.500000
[05/29 04:25:46     67s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/29 04:25:46     67s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/29 04:25:46     67s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/29 04:25:46     67s] {RT default 0 10 10 {4 1} {7 0} {9 0} 3}
[05/29 04:25:46     67s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.341307 uaWl=0.949755 uaWlH=0.289343 aWlH=0.049136 lMod=0 pMax=0.850500 pMod=81 wcR=0.535700 newSi=0.002700 wHLS=1.476835 siPrev=0 viaL=0.000000 crit=0.091723 shortMod=0.458615 fMod=0.022931 
[05/29 04:25:46     67s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2457.078M)
[05/29 04:25:46     67s] Compute RC Scale Done ...
[05/29 04:25:46     67s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 2083.9M, totSessionCpu=0:01:07 **
[05/29 04:25:46     67s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/29 04:25:46     67s] #################################################################################
[05/29 04:25:46     67s] # Design Stage: PreRoute
[05/29 04:25:46     67s] # Design Name: des3
[05/29 04:25:46     67s] # Design Mode: 45nm
[05/29 04:25:46     67s] # Analysis Mode: MMMC Non-OCV 
[05/29 04:25:46     67s] # Parasitics Mode: No SPEF/RCDB 
[05/29 04:25:46     67s] # Signoff Settings: SI Off 
[05/29 04:25:46     67s] #################################################################################
[05/29 04:25:46     67s] Calculate delays in BcWc mode...
[05/29 04:25:46     67s] Topological Sorting (REAL = 0:00:00.0, MEM = 2461.2M, InitMEM = 2461.2M)
[05/29 04:25:46     67s] Start delay calculation (fullDC) (1 T). (MEM=2461.18)
[05/29 04:25:46     67s] End AAE Lib Interpolated Model. (MEM=2472.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 04:25:46     67s] Total number of fetched objects 626
[05/29 04:25:46     67s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 04:25:46     67s] End delay calculation. (MEM=2488.39 CPU=0:00:00.1 REAL=0:00:00.0)
[05/29 04:25:46     67s] End delay calculation (fullDC). (MEM=2488.39 CPU=0:00:00.1 REAL=0:00:00.0)
[05/29 04:25:46     67s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2488.4M) ***
[05/29 04:25:46     67s] *** IncrReplace #1 [finish] (place_opt_design #2) : cpu/real = 0:00:01.7/0:00:01.8 (1.0), totSession cpu/real = 0:01:07.4/0:01:11.9 (0.9), mem = 2488.4M
[05/29 04:25:46     67s] 
[05/29 04:25:46     67s] =============================================================================================
[05/29 04:25:46     67s]  Step TAT Report : IncrReplace #1 / place_opt_design #2                         21.17-s075_1
[05/29 04:25:46     67s] =============================================================================================
[05/29 04:25:46     67s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/29 04:25:46     67s] ---------------------------------------------------------------------------------------------
[05/29 04:25:46     67s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:46     67s] [ ExtractRC              ]      1   0:00:00.1  (   6.4 % )     0:00:00.1 /  0:00:00.1    0.9
[05/29 04:25:46     67s] [ TimingUpdate           ]      4   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.0    0.9
[05/29 04:25:46     67s] [ FullDelayCalc          ]      1   0:00:00.2  (  10.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/29 04:25:46     67s] [ MISC                   ]          0:00:01.4  (  79.9 % )     0:00:01.4 /  0:00:01.4    1.0
[05/29 04:25:46     67s] ---------------------------------------------------------------------------------------------
[05/29 04:25:46     67s]  IncrReplace #1 TOTAL               0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.7    1.0
[05/29 04:25:46     67s] ---------------------------------------------------------------------------------------------
[05/29 04:25:46     67s] 
[05/29 04:25:46     67s] skipped the cell partition in DRV
[05/29 04:25:46     67s] *** Timing NOT met, worst failing slack is -0.226
[05/29 04:25:46     67s] *** Check timing (0:00:00.0)
[05/29 04:25:46     67s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/29 04:25:46     67s] #InfoCS: Num dontuse cells 63, Num usable cells 132
[05/29 04:25:46     67s] optDesignOneStep: Power Flow
[05/29 04:25:46     67s] #InfoCS: Num dontuse cells 63, Num usable cells 132
[05/29 04:25:46     67s] Deleting Lib Analyzer.
[05/29 04:25:46     67s] Begin: GigaOpt Optimization in TNS mode
[05/29 04:25:46     67s] **INFO: Flow update: High effort path group timing met.
[05/29 04:25:46     67s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -lowEffort -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -qftns -ftns -integratedAreaOpt -nonLegalPlaceEcoBumpRecoveryInTNSOpt -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[05/29 04:25:46     67s] Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
[05/29 04:25:46     67s] Info: 1 clock net  excluded from IPO operation.
[05/29 04:25:46     67s] *** TnsOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:01:07.5/0:01:12.0 (0.9), mem = 2504.4M
[05/29 04:25:46     67s] **WARN: (IMPOPT-7232):	"setOptMode -powerEffort low" overrides powerEffort from "setDesignMode -powerEffort none"
[05/29 04:25:46     67s] Processing average sequential pin duty cycle 
[05/29 04:25:46     67s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3053837.11
[05/29 04:25:46     67s] (I,S,L,T): worst: NA, NA, 0.0150005, 0.0150005
[05/29 04:25:46     67s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/29 04:25:46     67s] ### Creating PhyDesignMc. totSessionCpu=0:01:07 mem=2504.4M
[05/29 04:25:46     67s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/29 04:25:46     67s] OPERPROF: Starting DPlace-Init at level 1, MEM:2504.4M, EPOCH TIME: 1748507146.670324
[05/29 04:25:46     67s] Processing tracks to init pin-track alignment.
[05/29 04:25:46     67s] z: 2, totalTracks: 1
[05/29 04:25:46     67s] z: 4, totalTracks: 1
[05/29 04:25:46     67s] z: 6, totalTracks: 1
[05/29 04:25:46     67s] z: 8, totalTracks: 1
[05/29 04:25:46     67s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[05/29 04:25:46     67s] All LLGs are deleted
[05/29 04:25:46     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:46     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:46     67s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2504.4M, EPOCH TIME: 1748507146.673729
[05/29 04:25:46     67s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2504.4M, EPOCH TIME: 1748507146.673851
[05/29 04:25:46     67s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2504.4M, EPOCH TIME: 1748507146.674045
[05/29 04:25:46     67s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:46     67s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:46     67s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2504.4M, EPOCH TIME: 1748507146.674349
[05/29 04:25:46     67s] Max number of tech site patterns supported in site array is 256.
[05/29 04:25:46     67s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[05/29 04:25:46     67s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2504.4M, EPOCH TIME: 1748507146.677608
[05/29 04:25:46     67s] After signature check, allow fast init is true, keep pre-filter is true.
[05/29 04:25:46     67s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[05/29 04:25:46     67s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2504.4M, EPOCH TIME: 1748507146.677892
[05/29 04:25:46     67s] Fast DP-INIT is on for default
[05/29 04:25:46     67s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/29 04:25:46     67s] Atter site array init, number of instance map data is 0.
[05/29 04:25:46     67s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.004, REAL:0.004, MEM:2504.4M, EPOCH TIME: 1748507146.678386
[05/29 04:25:46     67s] 
[05/29 04:25:46     67s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:46     67s] OPERPROF:     Starting CMU at level 3, MEM:2504.4M, EPOCH TIME: 1748507146.678617
[05/29 04:25:46     67s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2504.4M, EPOCH TIME: 1748507146.678762
[05/29 04:25:46     67s] 
[05/29 04:25:46     67s] Bad Lib Cell Checking (CMU) is done! (0)
[05/29 04:25:46     67s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.005, MEM:2504.4M, EPOCH TIME: 1748507146.678954
[05/29 04:25:46     67s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2504.4M, EPOCH TIME: 1748507146.679037
[05/29 04:25:46     67s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2504.4M, EPOCH TIME: 1748507146.679368
[05/29 04:25:46     67s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2504.4MB).
[05/29 04:25:46     67s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.009, MEM:2504.4M, EPOCH TIME: 1748507146.679605
[05/29 04:25:46     67s] TotalInstCnt at PhyDesignMc Initialization: 427
[05/29 04:25:46     67s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:07 mem=2504.4M
[05/29 04:25:46     67s] ### Creating RouteCongInterface, started
[05/29 04:25:46     67s] 
[05/29 04:25:46     67s] Creating Lib Analyzer ...
[05/29 04:25:46     67s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[05/29 04:25:46     67s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[05/29 04:25:46     67s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/29 04:25:46     67s] 
[05/29 04:25:46     67s] {RT default 0 10 10 {4 1} {7 0} {9 0} 3}
[05/29 04:25:47     67s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:08 mem=2504.4M
[05/29 04:25:47     67s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:08 mem=2504.4M
[05/29 04:25:47     67s] Creating Lib Analyzer, finished. 
[05/29 04:25:47     67s] 
[05/29 04:25:47     67s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[05/29 04:25:47     67s] 
[05/29 04:25:47     67s] #optDebug: {0, 1.000}
[05/29 04:25:47     67s] ### Creating RouteCongInterface, finished
[05/29 04:25:47     67s] {MG  {4 0 1 0.0285714}  {7 0 4.7 0.142857}  {9 0 18.9 0.571429} }
[05/29 04:25:47     67s] ### Creating LA Mngr. totSessionCpu=0:01:08 mem=2504.4M
[05/29 04:25:47     67s] ### Creating LA Mngr, finished. totSessionCpu=0:01:08 mem=2504.4M
[05/29 04:25:47     67s] *info: 1 clock net excluded
[05/29 04:25:47     67s] *info: 1276 no-driver nets excluded.
[05/29 04:25:47     67s]  unitDynamic=7.995256064541 unitLeakage=7.99526, designSmallDynamic=7.995256064541 designSmallLeakge=7.995256064541 largestInvLkgPwrAreaRatio=0.000004250517 smallCellArea_=2128000.0 
[05/29 04:25:47     67s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.3053837.3
[05/29 04:25:47     67s] PathGroup :  reg2reg  TargetSlack : 0 
[05/29 04:25:47     67s] ** GigaOpt Optimizer WNS Slack -0.226 TNS Slack -20.564 Density 26.55
[05/29 04:25:47     67s] Optimizer TNS Opt
[05/29 04:25:47     67s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.226|-20.564|
|reg2reg   | 0.067|  0.000|
|HEPG      | 0.067|  0.000|
|All Paths |-0.226|-20.564|
+----------+------+-------+

[05/29 04:25:47     67s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2539.5M, EPOCH TIME: 1748507147.180073
[05/29 04:25:47     67s] Found 0 hard placement blockage before merging.
[05/29 04:25:47     67s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2539.5M, EPOCH TIME: 1748507147.180227
[05/29 04:25:47     68s] 
[05/29 04:25:47     68s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2539.5M) ***
[05/29 04:25:47     68s] Deleting 0 temporary hard placement blockage(s).
[05/29 04:25:47     68s] OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.226|-20.564|
|reg2reg   | 0.067|  0.000|
|HEPG      | 0.067|  0.000|
|All Paths |-0.226|-20.564|
+----------+------+-------+

[05/29 04:25:47     68s] OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.226|-20.564|
|reg2reg   | 0.067|  0.000|
|HEPG      | 0.067|  0.000|
|All Paths |-0.226|-20.564|
+----------+------+-------+

[05/29 04:25:47     68s] Bottom Preferred Layer:
[05/29 04:25:47     68s] +---------------+------------+----------+
[05/29 04:25:47     68s] |     Layer     |   OPT_LA   |   Rule   |
[05/29 04:25:47     68s] +---------------+------------+----------+
[05/29 04:25:47     68s] | metal4 (z=4)  |          9 | default  |
[05/29 04:25:47     68s] +---------------+------------+----------+
[05/29 04:25:47     68s] Via Pillar Rule:
[05/29 04:25:47     68s]     None
[05/29 04:25:47     68s] 
[05/29 04:25:47     68s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2539.5M) ***
[05/29 04:25:47     68s] 
[05/29 04:25:47     68s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.3053837.3
[05/29 04:25:47     68s] Total-nets :: 498, Stn-nets :: 0, ratio :: 0 %, Total-len 7919.45, Stn-len 0
[05/29 04:25:47     68s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2520.4M, EPOCH TIME: 1748507147.263955
[05/29 04:25:47     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:427).
[05/29 04:25:47     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:47     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:47     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:47     68s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2471.4M, EPOCH TIME: 1748507147.266959
[05/29 04:25:47     68s] TotalInstCnt at PhyDesignMc Destruction: 427
[05/29 04:25:47     68s] (I,S,L,T): worst: NA, NA, 0.0150005, 0.0150005
[05/29 04:25:47     68s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3053837.11
[05/29 04:25:47     68s] *** TnsOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:01:08.1/0:01:12.6 (0.9), mem = 2471.4M
[05/29 04:25:47     68s] 
[05/29 04:25:47     68s] =============================================================================================
[05/29 04:25:47     68s]  Step TAT Report : TnsOpt #1 / place_opt_design #2                              21.17-s075_1
[05/29 04:25:47     68s] =============================================================================================
[05/29 04:25:47     68s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/29 04:25:47     68s] ---------------------------------------------------------------------------------------------
[05/29 04:25:47     68s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:47     68s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  69.4 % )     0:00:00.4 /  0:00:00.4    1.0
[05/29 04:25:47     68s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:47     68s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.8
[05/29 04:25:47     68s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:47     68s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.4 /  0:00:00.4    1.0
[05/29 04:25:47     68s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:47     68s] [ TransformInit          ]      1   0:00:00.0  (   7.9 % )     0:00:00.0 /  0:00:00.0    1.0
[05/29 04:25:47     68s] [ PowerUnitCalc          ]      1   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    1.0
[05/29 04:25:47     68s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:47     68s] [ MISC                   ]          0:00:00.1  (  15.8 % )     0:00:00.1 /  0:00:00.1    1.0
[05/29 04:25:47     68s] ---------------------------------------------------------------------------------------------
[05/29 04:25:47     68s]  TnsOpt #1 TOTAL                    0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[05/29 04:25:47     68s] ---------------------------------------------------------------------------------------------
[05/29 04:25:47     68s] 
[05/29 04:25:47     68s] End: GigaOpt Optimization in TNS mode
[05/29 04:25:47     68s] *** Timing NOT met, worst failing slack is -0.226
[05/29 04:25:47     68s] *** Check timing (0:00:00.0)
[05/29 04:25:47     68s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/29 04:25:47     68s] #InfoCS: Num dontuse cells 63, Num usable cells 132
[05/29 04:25:47     68s] optDesignOneStep: Power Flow
[05/29 04:25:47     68s] #InfoCS: Num dontuse cells 63, Num usable cells 132
[05/29 04:25:47     68s] Deleting Lib Analyzer.
[05/29 04:25:47     68s] Begin: GigaOpt Optimization in WNS mode
[05/29 04:25:47     68s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[05/29 04:25:47     68s] Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
[05/29 04:25:47     68s] Info: 1 clock net  excluded from IPO operation.
[05/29 04:25:47     68s] *** WnsOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:01:08.1/0:01:12.6 (0.9), mem = 2471.4M
[05/29 04:25:47     68s] **WARN: (IMPOPT-7232):	"setOptMode -powerEffort low" overrides powerEffort from "setDesignMode -powerEffort none"
[05/29 04:25:47     68s] Processing average sequential pin duty cycle 
[05/29 04:25:47     68s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3053837.12
[05/29 04:25:47     68s] (I,S,L,T): worst: NA, NA, 0.0150005, 0.0150005
[05/29 04:25:47     68s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/29 04:25:47     68s] ### Creating PhyDesignMc. totSessionCpu=0:01:08 mem=2471.4M
[05/29 04:25:47     68s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/29 04:25:47     68s] OPERPROF: Starting DPlace-Init at level 1, MEM:2471.4M, EPOCH TIME: 1748507147.297300
[05/29 04:25:47     68s] Processing tracks to init pin-track alignment.
[05/29 04:25:47     68s] z: 2, totalTracks: 1
[05/29 04:25:47     68s] z: 4, totalTracks: 1
[05/29 04:25:47     68s] z: 6, totalTracks: 1
[05/29 04:25:47     68s] z: 8, totalTracks: 1
[05/29 04:25:47     68s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[05/29 04:25:47     68s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2471.4M, EPOCH TIME: 1748507147.300467
[05/29 04:25:47     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:47     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:47     68s] 
[05/29 04:25:47     68s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:47     68s] OPERPROF:     Starting CMU at level 3, MEM:2471.4M, EPOCH TIME: 1748507147.304187
[05/29 04:25:47     68s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2471.4M, EPOCH TIME: 1748507147.304347
[05/29 04:25:47     68s] 
[05/29 04:25:47     68s] Bad Lib Cell Checking (CMU) is done! (0)
[05/29 04:25:47     68s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2471.4M, EPOCH TIME: 1748507147.304550
[05/29 04:25:47     68s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2471.4M, EPOCH TIME: 1748507147.304635
[05/29 04:25:47     68s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2471.4M, EPOCH TIME: 1748507147.304921
[05/29 04:25:47     68s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2471.4MB).
[05/29 04:25:47     68s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.008, MEM:2471.4M, EPOCH TIME: 1748507147.305174
[05/29 04:25:47     68s] TotalInstCnt at PhyDesignMc Initialization: 427
[05/29 04:25:47     68s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:08 mem=2471.4M
[05/29 04:25:47     68s] ### Creating RouteCongInterface, started
[05/29 04:25:47     68s] 
[05/29 04:25:47     68s] Creating Lib Analyzer ...
[05/29 04:25:47     68s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[05/29 04:25:47     68s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[05/29 04:25:47     68s] Total number of usable delay cells from Lib Analyzer: 0 ()
[05/29 04:25:47     68s] 
[05/29 04:25:47     68s] {RT default 0 10 10 {4 1} {7 0} {9 0} 3}
[05/29 04:25:47     68s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:09 mem=2473.4M
[05/29 04:25:47     68s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:09 mem=2473.4M
[05/29 04:25:47     68s] Creating Lib Analyzer, finished. 
[05/29 04:25:47     68s] 
[05/29 04:25:47     68s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[05/29 04:25:47     68s] 
[05/29 04:25:47     68s] #optDebug: {0, 1.000}
[05/29 04:25:47     68s] ### Creating RouteCongInterface, finished
[05/29 04:25:47     68s] {MG  {4 0 1 0.0285714}  {7 0 4.7 0.142857}  {9 0 18.9 0.571429} }
[05/29 04:25:47     68s] ### Creating LA Mngr. totSessionCpu=0:01:09 mem=2473.4M
[05/29 04:25:47     68s] ### Creating LA Mngr, finished. totSessionCpu=0:01:09 mem=2473.4M
[05/29 04:25:47     68s] *info: 1 clock net excluded
[05/29 04:25:47     68s] *info: 1276 no-driver nets excluded.
[05/29 04:25:47     68s]  unitDynamic=8.025089894677 unitLeakage=8.02509, designSmallDynamic=8.025089894677 designSmallLeakge=8.025089894677 largestInvLkgPwrAreaRatio=0.000004266377 smallCellArea_=2128000.0 
[05/29 04:25:47     68s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.3053837.4
[05/29 04:25:47     68s] PathGroup :  reg2reg  TargetSlack : 0.0331 
[05/29 04:25:47     68s] ** GigaOpt Optimizer WNS Slack -0.226 TNS Slack -20.564 Density 26.55
[05/29 04:25:47     68s] Optimizer WNS Pass 0
[05/29 04:25:47     68s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.226|-20.564|
|reg2reg   | 0.067|  0.000|
|HEPG      | 0.067|  0.000|
|All Paths |-0.226|-20.564|
+----------+------+-------+

[05/29 04:25:47     68s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2530.6M, EPOCH TIME: 1748507147.774284
[05/29 04:25:47     68s] Found 0 hard placement blockage before merging.
[05/29 04:25:47     68s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2530.6M, EPOCH TIME: 1748507147.774446
[05/29 04:25:47     68s] Active Path Group: default 
[05/29 04:25:47     68s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------+
[05/29 04:25:47     68s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|   End Point    |
[05/29 04:25:47     68s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------+
[05/29 04:25:47     68s] |  -0.226|   -0.226| -20.564|  -20.564|   26.55%|   0:00:00.0| 2530.6M|     worst|  default| R_reg_20_/D    |
[05/29 04:25:48     68s] |  -0.216|   -0.216| -19.296|  -19.296|   26.57%|   0:00:01.0| 2569.7M|     worst|  default| R_reg_20_/D    |
[05/29 04:25:48     68s] |  -0.167|   -0.167| -11.278|  -11.278|   26.60%|   0:00:00.0| 2573.2M|     worst|  default| R_reg_26_/D    |
[05/29 04:25:48     68s] |  -0.111|   -0.111|  -6.188|   -6.188|   26.64%|   0:00:00.0| 2573.2M|     worst|  default| R_reg_9_/D     |
[05/29 04:25:48     69s] |  -0.082|   -0.082|  -3.037|   -3.037|   26.67%|   0:00:00.0| 2573.2M|     worst|  default| R_reg_32_/D    |
[05/29 04:25:48     69s] |  -0.056|   -0.056|  -0.726|   -0.726|   26.70%|   0:00:00.0| 2574.7M|     worst|  default| R_reg_32_/D    |
[05/29 04:25:48     69s] |  -0.036|   -0.036|  -0.368|   -0.368|   26.72%|   0:00:00.0| 2574.7M|     worst|  default| R_reg_7_/D     |
[05/29 04:25:48     69s] |  -0.017|   -0.017|  -0.078|   -0.078|   26.74%|   0:00:00.0| 2574.7M|     worst|  default| R_reg_9_/D     |
[05/29 04:25:48     69s] |  -0.004|   -0.004|  -0.027|   -0.027|   26.77%|   0:00:00.0| 2574.7M|     worst|  default| R_reg_19_/D    |
[05/29 04:25:49     70s] |  -0.001|   -0.001|  -0.002|   -0.002|   26.85%|   0:00:01.0| 2574.7M|     worst|  default| R_reg_7_/D     |
[05/29 04:25:49     70s] |   0.005|    0.005|   0.000|    0.000|   26.90%|   0:00:00.0| 2574.7M|     worst|  default| R_reg_7_/D     |
[05/29 04:25:49     70s] |   0.015|    0.015|   0.000|    0.000|   26.98%|   0:00:00.0| 2574.7M|     worst|  default| R_reg_1_/D     |
[05/29 04:25:49     70s] |   0.019|    0.019|   0.000|    0.000|   27.20%|   0:00:00.0| 2574.7M|     worst|  default| R_reg_7_/D     |
[05/29 04:25:50     71s] |   0.019|    0.019|   0.000|    0.000|   27.52%|   0:00:01.0| 2574.7M|     worst|  default| R_reg_7_/D     |
[05/29 04:25:50     71s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------+
[05/29 04:25:50     71s] 
[05/29 04:25:50     71s] *** Finish Core Optimize Step (cpu=0:00:02.6 real=0:00:03.0 mem=2574.7M) ***
[05/29 04:25:50     71s] 
[05/29 04:25:50     71s] *** Finished Optimize Step Cumulative (cpu=0:00:02.6 real=0:00:03.0 mem=2574.7M) ***
[05/29 04:25:50     71s] Deleting 0 temporary hard placement blockage(s).
[05/29 04:25:50     71s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.019|0.000|
|reg2reg   |0.089|0.000|
|HEPG      |0.089|0.000|
|All Paths |0.019|0.000|
+----------+-----+-----+

[05/29 04:25:50     71s] ** GigaOpt Optimizer WNS Slack 0.019 TNS Slack 0.000 Density 27.52
[05/29 04:25:50     71s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3053837.3
[05/29 04:25:50     71s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2574.7M, EPOCH TIME: 1748507150.444860
[05/29 04:25:50     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:429).
[05/29 04:25:50     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:50     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:50     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:50     71s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:2572.7M, EPOCH TIME: 1748507150.448491
[05/29 04:25:50     71s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2572.7M, EPOCH TIME: 1748507150.448791
[05/29 04:25:50     71s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2572.7M, EPOCH TIME: 1748507150.448974
[05/29 04:25:50     71s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2572.7M, EPOCH TIME: 1748507150.452108
[05/29 04:25:50     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:50     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:50     71s] 
[05/29 04:25:50     71s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:50     71s] OPERPROF:       Starting CMU at level 4, MEM:2572.7M, EPOCH TIME: 1748507150.455922
[05/29 04:25:50     71s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2572.7M, EPOCH TIME: 1748507150.456111
[05/29 04:25:50     71s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.004, REAL:0.004, MEM:2572.7M, EPOCH TIME: 1748507150.456318
[05/29 04:25:50     71s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2572.7M, EPOCH TIME: 1748507150.456403
[05/29 04:25:50     71s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2572.7M, EPOCH TIME: 1748507150.456737
[05/29 04:25:50     71s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.008, REAL:0.008, MEM:2572.7M, EPOCH TIME: 1748507150.456962
[05/29 04:25:50     71s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.008, REAL:0.008, MEM:2572.7M, EPOCH TIME: 1748507150.457038
[05/29 04:25:50     71s] TDRefine: refinePlace mode is spiral
[05/29 04:25:50     71s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3053837.9
[05/29 04:25:50     71s] OPERPROF: Starting RefinePlace at level 1, MEM:2572.7M, EPOCH TIME: 1748507150.457162
[05/29 04:25:50     71s] *** Starting refinePlace (0:01:11 mem=2572.7M) ***
[05/29 04:25:50     71s] Total net bbox length = 7.221e+03 (4.606e+03 2.614e+03) (ext = 4.413e+03)
[05/29 04:25:50     71s] 
[05/29 04:25:50     71s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:50     71s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/29 04:25:50     71s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[05/29 04:25:50     71s] Type 'man IMPSP-5140' for more detail.
[05/29 04:25:50     71s] **WARN: (IMPSP-315):	Found 429 instances insts with no PG Term connections.
[05/29 04:25:50     71s] Type 'man IMPSP-315' for more detail.
[05/29 04:25:50     71s] (I)      Default pattern map key = des3_default.
[05/29 04:25:50     71s] (I)      Default pattern map key = des3_default.
[05/29 04:25:50     71s] 
[05/29 04:25:50     71s] Starting Small incrNP...
[05/29 04:25:50     71s] User Input Parameters:
[05/29 04:25:50     71s] - Congestion Driven    : Off
[05/29 04:25:50     71s] - Timing Driven        : Off
[05/29 04:25:50     71s] - Area-Violation Based : Off
[05/29 04:25:50     71s] - Start Rollback Level : -5
[05/29 04:25:50     71s] - Legalized            : On
[05/29 04:25:50     71s] - Window Based         : Off
[05/29 04:25:50     71s] - eDen incr mode       : Off
[05/29 04:25:50     71s] - Small incr mode      : On
[05/29 04:25:50     71s] 
[05/29 04:25:50     71s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2572.7M, EPOCH TIME: 1748507150.460522
[05/29 04:25:50     71s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2572.7M, EPOCH TIME: 1748507150.460802
[05/29 04:25:50     71s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:2572.7M, EPOCH TIME: 1748507150.461286
[05/29 04:25:50     71s] default core: bins with density > 0.750 =  0.00 % ( 0 / 25 )
[05/29 04:25:50     71s] Density distribution unevenness ratio = 47.634%
[05/29 04:25:50     71s] Density distribution unevenness ratio (U70) = 1.621%
[05/29 04:25:50     71s] Density distribution unevenness ratio (U80) = 0.000%
[05/29 04:25:50     71s] Density distribution unevenness ratio (U90) = 0.000%
[05/29 04:25:50     71s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.001, REAL:0.001, MEM:2572.7M, EPOCH TIME: 1748507150.461437
[05/29 04:25:50     71s] cost 0.740541, thresh 1.000000
[05/29 04:25:50     71s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2572.7M)
[05/29 04:25:50     71s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[05/29 04:25:50     71s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2572.7M, EPOCH TIME: 1748507150.461672
[05/29 04:25:50     71s] Starting refinePlace ...
[05/29 04:25:50     71s] (I)      Default pattern map key = des3_default.
[05/29 04:25:50     71s] Rule aware DDP is turned off due to no Spiral.
[05/29 04:25:50     71s] Rule aware DDP is turned off.
[05/29 04:25:50     71s] (I)      Default pattern map key = des3_default.
[05/29 04:25:50     71s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2572.7M, EPOCH TIME: 1748507150.465300
[05/29 04:25:50     71s] DDP initSite1 nrRow 44 nrJob 44
[05/29 04:25:50     71s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2572.7M, EPOCH TIME: 1748507150.465422
[05/29 04:25:50     71s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2572.7M, EPOCH TIME: 1748507150.465531
[05/29 04:25:50     71s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2572.7M, EPOCH TIME: 1748507150.465615
[05/29 04:25:50     71s] DDP markSite nrRow 44 nrJob 44
[05/29 04:25:50     71s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2572.7M, EPOCH TIME: 1748507150.465780
[05/29 04:25:50     71s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:2572.7M, EPOCH TIME: 1748507150.465864
[05/29 04:25:50     71s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2572.7M, EPOCH TIME: 1748507150.466184
[05/29 04:25:50     71s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2572.7M, EPOCH TIME: 1748507150.466302
[05/29 04:25:50     71s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:2572.7M, EPOCH TIME: 1748507150.466685
[05/29 04:25:50     71s] ** Cut row section cpu time 0:00:00.0.
[05/29 04:25:50     71s]  ** Cut row section real time 0:00:00.0.
[05/29 04:25:50     71s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.001, REAL:0.001, MEM:2572.7M, EPOCH TIME: 1748507150.466792
[05/29 04:25:50     71s]   Spread Effort: high, pre-route mode, useDDP on.
[05/29 04:25:50     71s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2572.7MB) @(0:01:11 - 0:01:11).
[05/29 04:25:50     71s] Move report: preRPlace moves 47 insts, mean move: 0.46 um, max move: 2.54 um 
[05/29 04:25:50     71s] 	Max move on inst (FE_RC_51_0): (2.28, 58.80) --> (3.42, 60.20)
[05/29 04:25:50     71s] 	Length: 18 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND4_X4
[05/29 04:25:50     71s] Move report: Detail placement moves 47 insts, mean move: 0.46 um, max move: 2.54 um 
[05/29 04:25:50     71s] 	Max move on inst (FE_RC_51_0): (2.28, 58.80) --> (3.42, 60.20)
[05/29 04:25:50     71s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2572.7MB
[05/29 04:25:50     71s] Statistics of distance of Instance movement in refine placement:
[05/29 04:25:50     71s]   maximum (X+Y) =         2.54 um
[05/29 04:25:50     71s]   inst (FE_RC_51_0) with max move: (2.28, 58.8) -> (3.42, 60.2)
[05/29 04:25:50     71s]   mean    (X+Y) =         0.46 um
[05/29 04:25:50     71s] Summary Report:
[05/29 04:25:50     71s] Instances move: 47 (out of 429 movable)
[05/29 04:25:50     71s] Instances flipped: 0
[05/29 04:25:50     71s] Mean displacement: 0.46 um
[05/29 04:25:50     71s] Max displacement: 2.54 um (Instance: FE_RC_51_0) (2.28, 58.8) -> (3.42, 60.2)
[05/29 04:25:50     71s] 	Length: 18 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND4_X4
[05/29 04:25:50     71s] Total instances moved : 47
[05/29 04:25:50     71s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.010, MEM:2572.7M, EPOCH TIME: 1748507150.471270
[05/29 04:25:50     71s] Total net bbox length = 7.228e+03 (4.609e+03 2.619e+03) (ext = 4.414e+03)
[05/29 04:25:50     71s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2572.7MB
[05/29 04:25:50     71s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2572.7MB) @(0:01:11 - 0:01:11).
[05/29 04:25:50     71s] *** Finished refinePlace (0:01:11 mem=2572.7M) ***
[05/29 04:25:50     71s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3053837.9
[05/29 04:25:50     71s] OPERPROF: Finished RefinePlace at level 1, CPU:0.015, REAL:0.015, MEM:2572.7M, EPOCH TIME: 1748507150.471936
[05/29 04:25:50     71s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2572.7M, EPOCH TIME: 1748507150.474815
[05/29 04:25:50     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:50     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:50     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:50     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:50     71s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2572.7M, EPOCH TIME: 1748507150.476891
[05/29 04:25:50     71s] *** maximum move = 2.54 um ***
[05/29 04:25:50     71s] *** Finished re-routing un-routed nets (2572.7M) ***
[05/29 04:25:50     71s] OPERPROF: Starting DPlace-Init at level 1, MEM:2572.7M, EPOCH TIME: 1748507150.480462
[05/29 04:25:50     71s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2572.7M, EPOCH TIME: 1748507150.483267
[05/29 04:25:50     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:50     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:50     71s] 
[05/29 04:25:50     71s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:50     71s] OPERPROF:     Starting CMU at level 3, MEM:2572.7M, EPOCH TIME: 1748507150.486820
[05/29 04:25:50     71s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2572.7M, EPOCH TIME: 1748507150.486976
[05/29 04:25:50     71s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.004, REAL:0.004, MEM:2572.7M, EPOCH TIME: 1748507150.487161
[05/29 04:25:50     71s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2572.7M, EPOCH TIME: 1748507150.487247
[05/29 04:25:50     71s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2572.7M, EPOCH TIME: 1748507150.487603
[05/29 04:25:50     71s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.007, MEM:2572.7M, EPOCH TIME: 1748507150.487825
[05/29 04:25:50     71s] 
[05/29 04:25:50     71s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=2572.7M) ***
[05/29 04:25:50     71s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3053837.3
[05/29 04:25:50     71s] ** GigaOpt Optimizer WNS Slack 0.019 TNS Slack 0.000 Density 27.52
[05/29 04:25:50     71s] Optimizer WNS Pass 1
[05/29 04:25:50     71s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.019|0.000|
|reg2reg   |0.089|0.000|
|HEPG      |0.089|0.000|
|All Paths |0.019|0.000|
+----------+-----+-----+

[05/29 04:25:50     71s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2572.7M, EPOCH TIME: 1748507150.495692
[05/29 04:25:50     71s] Found 0 hard placement blockage before merging.
[05/29 04:25:50     71s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2572.7M, EPOCH TIME: 1748507150.495831
[05/29 04:25:50     71s] Active Path Group: default 
[05/29 04:25:50     71s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------+
[05/29 04:25:50     71s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|   End Point    |
[05/29 04:25:50     71s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------+
[05/29 04:25:50     71s] |   0.019|    0.019|   0.000|    0.000|   27.52%|   0:00:00.0| 2572.7M|     worst|  default| R_reg_7_/D     |
[05/29 04:25:50     71s] |   0.042|    0.042|   0.000|    0.000|   27.57%|   0:00:00.0| 2575.2M|     worst|  default| R_reg_1_/D     |
[05/29 04:25:50     71s] |   0.042|    0.042|   0.000|    0.000|   27.57%|   0:00:00.0| 2575.2M|     worst|  default| R_reg_1_/D     |
[05/29 04:25:50     71s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------+
[05/29 04:25:50     71s] 
[05/29 04:25:50     71s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=2575.2M) ***
[05/29 04:25:50     71s] 
[05/29 04:25:50     71s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=2575.2M) ***
[05/29 04:25:50     71s] Deleting 0 temporary hard placement blockage(s).
[05/29 04:25:50     71s] OptDebug: End of Optimizer WNS Pass 1:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.042|0.000|
|reg2reg   |0.098|0.000|
|HEPG      |0.098|0.000|
|All Paths |0.042|0.000|
+----------+-----+-----+

[05/29 04:25:50     71s] ** GigaOpt Optimizer WNS Slack 0.042 TNS Slack 0.000 Density 27.57
[05/29 04:25:50     71s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3053837.4
[05/29 04:25:50     71s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2575.2M, EPOCH TIME: 1748507150.729036
[05/29 04:25:50     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:430).
[05/29 04:25:50     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:50     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:50     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:50     71s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2572.2M, EPOCH TIME: 1748507150.731961
[05/29 04:25:50     71s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2572.2M, EPOCH TIME: 1748507150.732222
[05/29 04:25:50     71s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2572.2M, EPOCH TIME: 1748507150.732375
[05/29 04:25:50     71s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2572.2M, EPOCH TIME: 1748507150.735298
[05/29 04:25:50     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:50     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:50     71s] 
[05/29 04:25:50     71s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:50     71s] OPERPROF:       Starting CMU at level 4, MEM:2572.2M, EPOCH TIME: 1748507150.739057
[05/29 04:25:50     71s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2572.2M, EPOCH TIME: 1748507150.739226
[05/29 04:25:50     71s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.004, REAL:0.004, MEM:2572.2M, EPOCH TIME: 1748507150.739425
[05/29 04:25:50     71s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2572.2M, EPOCH TIME: 1748507150.739511
[05/29 04:25:50     71s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2572.2M, EPOCH TIME: 1748507150.739816
[05/29 04:25:50     71s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.008, REAL:0.008, MEM:2572.2M, EPOCH TIME: 1748507150.740039
[05/29 04:25:50     71s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.008, REAL:0.008, MEM:2572.2M, EPOCH TIME: 1748507150.740131
[05/29 04:25:50     71s] TDRefine: refinePlace mode is spiral
[05/29 04:25:50     71s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3053837.10
[05/29 04:25:50     71s] OPERPROF: Starting RefinePlace at level 1, MEM:2572.2M, EPOCH TIME: 1748507150.740260
[05/29 04:25:50     71s] *** Starting refinePlace (0:01:11 mem=2572.2M) ***
[05/29 04:25:50     71s] Total net bbox length = 7.241e+03 (4.609e+03 2.632e+03) (ext = 4.414e+03)
[05/29 04:25:50     71s] 
[05/29 04:25:50     71s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:50     71s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[05/29 04:25:50     71s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[05/29 04:25:50     71s] Type 'man IMPSP-5140' for more detail.
[05/29 04:25:50     71s] **WARN: (IMPSP-315):	Found 430 instances insts with no PG Term connections.
[05/29 04:25:50     71s] Type 'man IMPSP-315' for more detail.
[05/29 04:25:50     71s] (I)      Default pattern map key = des3_default.
[05/29 04:25:50     71s] (I)      Default pattern map key = des3_default.
[05/29 04:25:50     71s] 
[05/29 04:25:50     71s] Starting Small incrNP...
[05/29 04:25:50     71s] User Input Parameters:
[05/29 04:25:50     71s] - Congestion Driven    : Off
[05/29 04:25:50     71s] - Timing Driven        : Off
[05/29 04:25:50     71s] - Area-Violation Based : Off
[05/29 04:25:50     71s] - Start Rollback Level : -5
[05/29 04:25:50     71s] - Legalized            : On
[05/29 04:25:50     71s] - Window Based         : Off
[05/29 04:25:50     71s] - eDen incr mode       : Off
[05/29 04:25:50     71s] - Small incr mode      : On
[05/29 04:25:50     71s] 
[05/29 04:25:50     71s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2572.2M, EPOCH TIME: 1748507150.743762
[05/29 04:25:50     71s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2572.2M, EPOCH TIME: 1748507150.743980
[05/29 04:25:50     71s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:2572.2M, EPOCH TIME: 1748507150.744460
[05/29 04:25:50     71s] default core: bins with density > 0.750 =  0.00 % ( 0 / 25 )
[05/29 04:25:50     71s] Density distribution unevenness ratio = 47.651%
[05/29 04:25:50     71s] Density distribution unevenness ratio (U70) = 1.669%
[05/29 04:25:50     71s] Density distribution unevenness ratio (U80) = 0.000%
[05/29 04:25:50     71s] Density distribution unevenness ratio (U90) = 0.000%
[05/29 04:25:50     71s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.001, REAL:0.001, MEM:2572.2M, EPOCH TIME: 1748507150.744609
[05/29 04:25:50     71s] cost 0.737838, thresh 1.000000
[05/29 04:25:50     71s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2572.2M)
[05/29 04:25:50     71s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[05/29 04:25:50     71s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2572.2M, EPOCH TIME: 1748507150.744843
[05/29 04:25:50     71s] Starting refinePlace ...
[05/29 04:25:50     71s] (I)      Default pattern map key = des3_default.
[05/29 04:25:50     71s] One DDP V2 for no tweak run.
[05/29 04:25:50     71s] (I)      Default pattern map key = des3_default.
[05/29 04:25:50     71s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2572.2M, EPOCH TIME: 1748507150.748277
[05/29 04:25:50     71s] DDP initSite1 nrRow 44 nrJob 44
[05/29 04:25:50     71s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2572.2M, EPOCH TIME: 1748507150.748392
[05/29 04:25:50     71s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2572.2M, EPOCH TIME: 1748507150.748507
[05/29 04:25:50     71s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2572.2M, EPOCH TIME: 1748507150.748592
[05/29 04:25:50     71s] DDP markSite nrRow 44 nrJob 44
[05/29 04:25:50     71s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2572.2M, EPOCH TIME: 1748507150.748733
[05/29 04:25:50     71s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:2572.2M, EPOCH TIME: 1748507150.748814
[05/29 04:25:50     71s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[05/29 04:25:50     71s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2572.2M, EPOCH TIME: 1748507150.749354
[05/29 04:25:50     71s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2572.2M, EPOCH TIME: 1748507150.749439
[05/29 04:25:50     71s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:2572.2M, EPOCH TIME: 1748507150.749797
[05/29 04:25:50     71s] ** Cut row section cpu time 0:00:00.0.
[05/29 04:25:50     71s]  ** Cut row section real time 0:00:00.0.
[05/29 04:25:50     71s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.001, REAL:0.001, MEM:2572.2M, EPOCH TIME: 1748507150.749912
[05/29 04:25:50     71s]   Spread Effort: high, pre-route mode, useDDP on.
[05/29 04:25:50     71s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2572.2MB) @(0:01:11 - 0:01:11).
[05/29 04:25:50     71s] Move report: preRPlace moves 3 insts, mean move: 0.25 um, max move: 0.38 um 
[05/29 04:25:50     71s] 	Max move on inst (U51): (27.74, 46.20) --> (28.12, 46.20)
[05/29 04:25:50     71s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AOI21_X1
[05/29 04:25:50     71s] wireLenOptFixPriorityInst 0 inst fixed
[05/29 04:25:50     71s] 
[05/29 04:25:50     71s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/29 04:25:50     71s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f26a9377af8.
[05/29 04:25:50     71s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[05/29 04:25:50     71s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[05/29 04:25:50     71s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[05/29 04:25:50     71s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[05/29 04:25:50     71s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2556.2MB) @(0:01:11 - 0:01:12).
[05/29 04:25:50     71s] Move report: Detail placement moves 3 insts, mean move: 0.25 um, max move: 0.38 um 
[05/29 04:25:50     71s] 	Max move on inst (U51): (27.74, 46.20) --> (28.12, 46.20)
[05/29 04:25:50     71s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2556.2MB
[05/29 04:25:50     71s] Statistics of distance of Instance movement in refine placement:
[05/29 04:25:50     71s]   maximum (X+Y) =         0.38 um
[05/29 04:25:50     71s]   inst (U51) with max move: (27.74, 46.2) -> (28.12, 46.2)
[05/29 04:25:50     71s]   mean    (X+Y) =         0.25 um
[05/29 04:25:50     71s] Total instances flipped for legalization: 3
[05/29 04:25:50     71s] Summary Report:
[05/29 04:25:50     71s] Instances move: 3 (out of 430 movable)
[05/29 04:25:50     71s] Instances flipped: 3
[05/29 04:25:50     71s] Mean displacement: 0.25 um
[05/29 04:25:50     71s] Max displacement: 0.38 um (Instance: U51) (27.74, 46.2) -> (28.12, 46.2)
[05/29 04:25:50     71s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AOI21_X1
[05/29 04:25:50     71s] Total instances moved : 3
[05/29 04:25:50     71s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.027, REAL:0.025, MEM:2556.2M, EPOCH TIME: 1748507150.770328
[05/29 04:25:50     71s] Total net bbox length = 7.240e+03 (4.609e+03 2.631e+03) (ext = 4.414e+03)
[05/29 04:25:50     71s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2556.2MB
[05/29 04:25:50     71s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2556.2MB) @(0:01:11 - 0:01:12).
[05/29 04:25:50     71s] *** Finished refinePlace (0:01:12 mem=2556.2M) ***
[05/29 04:25:50     71s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3053837.10
[05/29 04:25:50     71s] OPERPROF: Finished RefinePlace at level 1, CPU:0.033, REAL:0.031, MEM:2556.2M, EPOCH TIME: 1748507150.771284
[05/29 04:25:50     71s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2556.2M, EPOCH TIME: 1748507150.775926
[05/29 04:25:50     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:430).
[05/29 04:25:50     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:50     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:50     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:50     71s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2556.2M, EPOCH TIME: 1748507150.779281
[05/29 04:25:50     71s] *** maximum move = 0.38 um ***
[05/29 04:25:50     71s] *** Finished re-routing un-routed nets (2556.2M) ***
[05/29 04:25:50     71s] OPERPROF: Starting DPlace-Init at level 1, MEM:2556.2M, EPOCH TIME: 1748507150.784814
[05/29 04:25:50     71s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2556.2M, EPOCH TIME: 1748507150.788917
[05/29 04:25:50     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:50     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:50     71s] 
[05/29 04:25:50     71s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:50     71s] OPERPROF:     Starting CMU at level 3, MEM:2556.2M, EPOCH TIME: 1748507150.795585
[05/29 04:25:50     71s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2556.2M, EPOCH TIME: 1748507150.795796
[05/29 04:25:50     71s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:2556.2M, EPOCH TIME: 1748507150.796051
[05/29 04:25:50     71s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2556.2M, EPOCH TIME: 1748507150.796176
[05/29 04:25:50     71s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2572.2M, EPOCH TIME: 1748507150.796975
[05/29 04:25:50     71s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.013, MEM:2572.2M, EPOCH TIME: 1748507150.797338
[05/29 04:25:50     71s] 
[05/29 04:25:50     71s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2572.2M) ***
[05/29 04:25:50     71s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3053837.4
[05/29 04:25:50     71s] ** GigaOpt Optimizer WNS Slack 0.042 TNS Slack 0.000 Density 27.57
[05/29 04:25:50     71s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.042|0.000|
|reg2reg   |0.098|0.000|
|HEPG      |0.098|0.000|
|All Paths |0.042|0.000|
+----------+-----+-----+

[05/29 04:25:50     71s] Bottom Preferred Layer:
[05/29 04:25:50     71s] +---------------+------------+----------+
[05/29 04:25:50     71s] |     Layer     |   OPT_LA   |   Rule   |
[05/29 04:25:50     71s] +---------------+------------+----------+
[05/29 04:25:50     71s] | metal4 (z=4)  |         18 | default  |
[05/29 04:25:50     71s] +---------------+------------+----------+
[05/29 04:25:50     71s] Via Pillar Rule:
[05/29 04:25:50     71s]     None
[05/29 04:25:50     71s] 
[05/29 04:25:50     71s] *** Finish pre-CTS Setup Fixing (cpu=0:00:03.0 real=0:00:03.0 mem=2572.2M) ***
[05/29 04:25:50     71s] 
[05/29 04:25:50     71s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.3053837.4
[05/29 04:25:50     71s] Total-nets :: 501, Stn-nets :: 44, ratio :: 8.78244 %, Total-len 7921.43, Stn-len 971.471
[05/29 04:25:50     71s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2553.2M, EPOCH TIME: 1748507150.817918
[05/29 04:25:50     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:50     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:50     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:50     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:50     71s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.006, MEM:2489.2M, EPOCH TIME: 1748507150.823427
[05/29 04:25:50     71s] TotalInstCnt at PhyDesignMc Destruction: 430
[05/29 04:25:50     71s] (I,S,L,T): worst: NA, NA, 0.0161571, 0.0161571
[05/29 04:25:50     71s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3053837.12
[05/29 04:25:50     71s] *** WnsOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:03.5/0:00:03.5 (1.0), totSession cpu/real = 0:01:11.6/0:01:16.1 (0.9), mem = 2489.2M
[05/29 04:25:50     71s] 
[05/29 04:25:50     71s] =============================================================================================
[05/29 04:25:50     71s]  Step TAT Report : WnsOpt #1 / place_opt_design #2                              21.17-s075_1
[05/29 04:25:50     71s] =============================================================================================
[05/29 04:25:50     71s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/29 04:25:50     71s] ---------------------------------------------------------------------------------------------
[05/29 04:25:50     71s] [ SlackTraversorInit     ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[05/29 04:25:50     71s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  10.9 % )     0:00:00.4 /  0:00:00.4    1.0
[05/29 04:25:50     71s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:50     71s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[05/29 04:25:50     71s] [ PlacerPlacementInit    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:50     71s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[05/29 04:25:50     71s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:50     71s] [ TransformInit          ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.0    1.0
[05/29 04:25:50     71s] [ OptimizationStep       ]      2   0:00:00.0  (   0.6 % )     0:00:02.7 /  0:00:02.7    1.0
[05/29 04:25:50     71s] [ OptSingleIteration     ]     24   0:00:00.1  (   2.3 % )     0:00:02.7 /  0:00:02.6    1.0
[05/29 04:25:50     71s] [ OptGetWeight           ]     24   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.5
[05/29 04:25:50     71s] [ OptEval                ]     24   0:00:02.0  (  55.5 % )     0:00:02.0 /  0:00:01.9    1.0
[05/29 04:25:50     71s] [ OptCommit              ]     24   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.3
[05/29 04:25:50     71s] [ PostCommitDelayUpdate  ]     24   0:00:00.0  (   0.6 % )     0:00:00.4 /  0:00:00.5    1.0
[05/29 04:25:50     71s] [ IncrDelayCalc          ]     89   0:00:00.4  (  11.7 % )     0:00:00.4 /  0:00:00.4    1.1
[05/29 04:25:50     71s] [ SetupOptGetWorkingSet  ]     47   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.0
[05/29 04:25:50     71s] [ SetupOptGetActiveNode  ]     47   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:50     71s] [ SetupOptSlackGraph     ]     24   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.1    1.0
[05/29 04:25:50     71s] [ PowerUnitCalc          ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[05/29 04:25:50     71s] [ RefinePlace            ]      2   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/29 04:25:50     71s] [ TimingUpdate           ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:50     71s] [ IncrTimingUpdate       ]     28   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    0.9
[05/29 04:25:50     71s] [ MISC                   ]          0:00:00.2  (   5.2 % )     0:00:00.2 /  0:00:00.2    0.9
[05/29 04:25:50     71s] ---------------------------------------------------------------------------------------------
[05/29 04:25:50     71s]  WnsOpt #1 TOTAL                    0:00:03.5  ( 100.0 % )     0:00:03.5 /  0:00:03.5    1.0
[05/29 04:25:50     71s] ---------------------------------------------------------------------------------------------
[05/29 04:25:50     71s] 
[05/29 04:25:50     71s] End: GigaOpt Optimization in WNS mode
[05/29 04:25:50     71s] Register exp ratio and priority group on 18 nets on 533 nets : 
[05/29 04:25:50     71s] z=4 : 18 nets
[05/29 04:25:50     71s] 
[05/29 04:25:50     71s] Active setup views:
[05/29 04:25:50     71s]  worst
[05/29 04:25:50     71s]   Dominating endpoints: 0
[05/29 04:25:50     71s]   Dominating TNS: -0.000
[05/29 04:25:50     71s] 
[05/29 04:25:50     71s] Extraction called for design 'des3' of instances=430 and nets=1948 using extraction engine 'preRoute' .
[05/29 04:25:50     71s] PreRoute RC Extraction called for design des3.
[05/29 04:25:50     71s] RC Extraction called in multi-corner(1) mode.
[05/29 04:25:50     71s] RCMode: PreRoute
[05/29 04:25:50     71s]       RC Corner Indexes            0   
[05/29 04:25:50     71s] Capacitance Scaling Factor   : 1.00000 
[05/29 04:25:50     71s] Resistance Scaling Factor    : 1.00000 
[05/29 04:25:50     71s] Clock Cap. Scaling Factor    : 1.00000 
[05/29 04:25:50     71s] Clock Res. Scaling Factor    : 1.00000 
[05/29 04:25:50     71s] Shrink Factor                : 1.00000
[05/29 04:25:50     71s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/29 04:25:50     71s] Using capacitance table file ...
[05/29 04:25:50     71s] RC Grid backup saved.
[05/29 04:25:50     71s] 
[05/29 04:25:50     71s] Trim Metal Layers:
[05/29 04:25:50     71s] LayerId::1 widthSet size::4
[05/29 04:25:50     71s] LayerId::2 widthSet size::4
[05/29 04:25:50     71s] LayerId::3 widthSet size::4
[05/29 04:25:50     71s] LayerId::4 widthSet size::4
[05/29 04:25:50     71s] LayerId::5 widthSet size::4
[05/29 04:25:50     71s] LayerId::6 widthSet size::4
[05/29 04:25:50     71s] LayerId::7 widthSet size::4
[05/29 04:25:50     71s] LayerId::8 widthSet size::4
[05/29 04:25:50     71s] LayerId::9 widthSet size::4
[05/29 04:25:50     71s] LayerId::10 widthSet size::3
[05/29 04:25:50     71s] Skipped RC grid update for preRoute extraction.
[05/29 04:25:50     71s] eee: pegSigSF::1.070000
[05/29 04:25:50     71s] Initializing multi-corner capacitance tables ... 
[05/29 04:25:50     71s] Initializing multi-corner resistance tables ...
[05/29 04:25:50     71s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/29 04:25:50     71s] eee: l::2 avDens::0.055462 usedTrk::85.820073 availTrk::1547.368421 sigTrk::85.820073
[05/29 04:25:50     71s] eee: l::3 avDens::0.129683 usedTrk::324.207538 availTrk::2500.000000 sigTrk::324.207538
[05/29 04:25:50     71s] eee: l::4 avDens::0.085172 usedTrk::93.688857 availTrk::1100.000000 sigTrk::93.688857
[05/29 04:25:50     71s] eee: l::5 avDens::0.053097 usedTrk::61.061857 availTrk::1150.000000 sigTrk::61.061857
[05/29 04:25:50     71s] eee: l::6 avDens::0.069601 usedTrk::41.760321 availTrk::600.000000 sigTrk::41.760321
[05/29 04:25:50     71s] eee: l::7 avDens::0.110000 usedTrk::5.500000 availTrk::50.000000 sigTrk::5.500000
[05/29 04:25:50     71s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/29 04:25:50     71s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/29 04:25:50     71s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[05/29 04:25:50     71s] {RT default 0 10 10 {4 1} {7 0} {9 0} 3}
[05/29 04:25:50     71s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.341307 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850500 pMod=81 wcR=0.535700 newSi=0.002700 wHLS=1.476835 siPrev=0 viaL=0.000000 crit=0.091723 shortMod=0.458615 fMod=0.022931 
[05/29 04:25:51     71s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 2473.797M)
[05/29 04:25:51     71s] <optDesign CMD> Restore Using all VT Cells
[05/29 04:25:51     71s] Starting delay calculation for Setup views
[05/29 04:25:51     71s] AAE_INFO: opIsDesignInPostRouteState() is 0
[05/29 04:25:51     71s] #################################################################################
[05/29 04:25:51     71s] # Design Stage: PreRoute
[05/29 04:25:51     71s] # Design Name: des3
[05/29 04:25:51     71s] # Design Mode: 45nm
[05/29 04:25:51     71s] # Analysis Mode: MMMC Non-OCV 
[05/29 04:25:51     71s] # Parasitics Mode: No SPEF/RCDB 
[05/29 04:25:51     71s] # Signoff Settings: SI Off 
[05/29 04:25:51     71s] #################################################################################
[05/29 04:25:51     71s] Calculate delays in BcWc mode...
[05/29 04:25:51     71s] Topological Sorting (REAL = 0:00:00.0, MEM = 2477.8M, InitMEM = 2477.8M)
[05/29 04:25:51     71s] Start delay calculation (fullDC) (1 T). (MEM=2477.82)
[05/29 04:25:51     71s] End AAE Lib Interpolated Model. (MEM=2489.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 04:25:51     72s] Total number of fetched objects 629
[05/29 04:25:51     72s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/29 04:25:51     72s] End delay calculation. (MEM=2505.03 CPU=0:00:00.1 REAL=0:00:00.0)
[05/29 04:25:51     72s] End delay calculation (fullDC). (MEM=2505.03 CPU=0:00:00.1 REAL=0:00:00.0)
[05/29 04:25:51     72s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2505.0M) ***
[05/29 04:25:51     72s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:12 mem=2505.0M)
[05/29 04:25:51     72s] OPTC: user 20.0
[05/29 04:25:51     72s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2505.03 MB )
[05/29 04:25:51     72s] (I)      ==================== Layers =====================
[05/29 04:25:51     72s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:51     72s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[05/29 04:25:51     72s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:51     72s] (I)      |   1 |  1 |  metal1 |    wire |      1 |       |
[05/29 04:25:51     72s] (I)      |  34 |  1 |    via1 |     cut |      1 |       |
[05/29 04:25:51     72s] (I)      |   2 |  2 |  metal2 |    wire |      1 |       |
[05/29 04:25:51     72s] (I)      |  35 |  2 |    via2 |     cut |      1 |       |
[05/29 04:25:51     72s] (I)      |   3 |  3 |  metal3 |    wire |      1 |       |
[05/29 04:25:51     72s] (I)      |  36 |  3 |    via3 |     cut |      1 |       |
[05/29 04:25:51     72s] (I)      |   4 |  4 |  metal4 |    wire |      1 |       |
[05/29 04:25:51     72s] (I)      |  37 |  4 |    via4 |     cut |      1 |       |
[05/29 04:25:51     72s] (I)      |   5 |  5 |  metal5 |    wire |      1 |       |
[05/29 04:25:51     72s] (I)      |  38 |  5 |    via5 |     cut |      1 |       |
[05/29 04:25:51     72s] (I)      |   6 |  6 |  metal6 |    wire |      1 |       |
[05/29 04:25:51     72s] (I)      |  39 |  6 |    via6 |     cut |      1 |       |
[05/29 04:25:51     72s] (I)      |   7 |  7 |  metal7 |    wire |      1 |       |
[05/29 04:25:51     72s] (I)      |  40 |  7 |    via7 |     cut |      1 |       |
[05/29 04:25:51     72s] (I)      |   8 |  8 |  metal8 |    wire |      1 |       |
[05/29 04:25:51     72s] (I)      |  41 |  8 |    via8 |     cut |      1 |       |
[05/29 04:25:51     72s] (I)      |   9 |  9 |  metal9 |    wire |      1 |       |
[05/29 04:25:51     72s] (I)      |  42 |  9 |    via9 |     cut |      1 |       |
[05/29 04:25:51     72s] (I)      |  10 | 10 | metal10 |    wire |      1 |       |
[05/29 04:25:51     72s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:51     72s] (I)      |  64 | 64 |    poly |   other |        |    MS |
[05/29 04:25:51     72s] (I)      |   0 |  0 |  active |   other |        |    MS |
[05/29 04:25:51     72s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[05/29 04:25:51     72s] (I)      +-----+----+---------+---------+--------+-------+
[05/29 04:25:51     72s] (I)      Started Import and model ( Curr Mem: 2505.03 MB )
[05/29 04:25:51     72s] (I)      Default pattern map key = des3_default.
[05/29 04:25:51     72s] (I)      == Non-default Options ==
[05/29 04:25:51     72s] (I)      Build term to term wires                           : false
[05/29 04:25:51     72s] (I)      Maximum routing layer                              : 10
[05/29 04:25:51     72s] (I)      Number of threads                                  : 1
[05/29 04:25:51     72s] (I)      Method to set GCell size                           : row
[05/29 04:25:51     72s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[05/29 04:25:51     72s] (I)      Use row-based GCell size
[05/29 04:25:51     72s] (I)      Use row-based GCell align
[05/29 04:25:51     72s] (I)      layer 0 area = 0
[05/29 04:25:51     72s] (I)      layer 1 area = 0
[05/29 04:25:51     72s] (I)      layer 2 area = 0
[05/29 04:25:51     72s] (I)      layer 3 area = 0
[05/29 04:25:51     72s] (I)      layer 4 area = 0
[05/29 04:25:51     72s] (I)      layer 5 area = 0
[05/29 04:25:51     72s] (I)      layer 6 area = 0
[05/29 04:25:51     72s] (I)      layer 7 area = 0
[05/29 04:25:51     72s] (I)      layer 8 area = 0
[05/29 04:25:51     72s] (I)      layer 9 area = 0
[05/29 04:25:51     72s] (I)      GCell unit size   : 2800
[05/29 04:25:51     72s] (I)      GCell multiplier  : 1
[05/29 04:25:51     72s] (I)      GCell row height  : 2800
[05/29 04:25:51     72s] (I)      Actual row height : 2800
[05/29 04:25:51     72s] (I)      GCell align ref   : 0 0
[05/29 04:25:51     72s] [NR-eGR] Track table information for default rule: 
[05/29 04:25:51     72s] [NR-eGR] metal1 has single uniform track structure
[05/29 04:25:51     72s] [NR-eGR] metal2 has single uniform track structure
[05/29 04:25:51     72s] [NR-eGR] metal3 has single uniform track structure
[05/29 04:25:51     72s] [NR-eGR] metal4 has single uniform track structure
[05/29 04:25:51     72s] [NR-eGR] metal5 has single uniform track structure
[05/29 04:25:51     72s] [NR-eGR] metal6 has single uniform track structure
[05/29 04:25:51     72s] [NR-eGR] metal7 has single uniform track structure
[05/29 04:25:51     72s] [NR-eGR] metal8 has single uniform track structure
[05/29 04:25:51     72s] [NR-eGR] metal9 has single uniform track structure
[05/29 04:25:51     72s] [NR-eGR] metal10 has single uniform track structure
[05/29 04:25:51     72s] (I)      ============== Default via ===============
[05/29 04:25:51     72s] (I)      +---+------------------+-----------------+
[05/29 04:25:51     72s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[05/29 04:25:51     72s] (I)      +---+------------------+-----------------+
[05/29 04:25:51     72s] (I)      | 1 |    9  via1_8     |    8  via1_7    |
[05/29 04:25:51     72s] (I)      | 2 |   10  via2_8     |   12  via2_5    |
[05/29 04:25:51     72s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[05/29 04:25:51     72s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[05/29 04:25:51     72s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[05/29 04:25:51     72s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[05/29 04:25:51     72s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[05/29 04:25:51     72s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[05/29 04:25:51     72s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[05/29 04:25:51     72s] (I)      +---+------------------+-----------------+
[05/29 04:25:51     72s] [NR-eGR] Read 0 PG shapes
[05/29 04:25:51     72s] [NR-eGR] Read 0 clock shapes
[05/29 04:25:51     72s] [NR-eGR] Read 0 other shapes
[05/29 04:25:51     72s] [NR-eGR] #Routing Blockages  : 0
[05/29 04:25:51     72s] [NR-eGR] #Instance Blockages : 0
[05/29 04:25:51     72s] [NR-eGR] #PG Blockages       : 0
[05/29 04:25:51     72s] [NR-eGR] #Halo Blockages     : 0
[05/29 04:25:51     72s] [NR-eGR] #Boundary Blockages : 0
[05/29 04:25:51     72s] [NR-eGR] #Clock Blockages    : 0
[05/29 04:25:51     72s] [NR-eGR] #Other Blockages    : 0
[05/29 04:25:51     72s] (I)      Design has 0 blackboxes considered as all layer blockages.
[05/29 04:25:51     72s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/29 04:25:51     72s] [NR-eGR] Read 501 nets ( ignored 0 )
[05/29 04:25:51     72s] (I)      early_global_route_priority property id does not exist.
[05/29 04:25:51     72s] (I)      Read Num Blocks=0  Num Prerouted Wires=0  Num CS=0
[05/29 04:25:51     72s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:51     72s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:51     72s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:51     72s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:51     72s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:51     72s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:51     72s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:51     72s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[05/29 04:25:51     72s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[05/29 04:25:51     72s] (I)      Number of ignored nets                =      0
[05/29 04:25:51     72s] (I)      Number of connected nets              =      0
[05/29 04:25:51     72s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[05/29 04:25:51     72s] (I)      Number of clock nets                  =      1.  Ignored: No
[05/29 04:25:51     72s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[05/29 04:25:51     72s] (I)      Number of special nets                =      0.  Ignored: Yes
[05/29 04:25:51     72s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[05/29 04:25:51     72s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[05/29 04:25:51     72s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[05/29 04:25:51     72s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[05/29 04:25:51     72s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/29 04:25:51     72s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/29 04:25:51     72s] (I)      Ndr track 0 does not exist
[05/29 04:25:51     72s] (I)      ---------------------Grid Graph Info--------------------
[05/29 04:25:51     72s] (I)      Routing area        : (0, 0) - (123880, 123200)
[05/29 04:25:51     72s] (I)      Core area           : (0, 0) - (123880, 123200)
[05/29 04:25:51     72s] (I)      Site width          :   380  (dbu)
[05/29 04:25:51     72s] (I)      Row height          :  2800  (dbu)
[05/29 04:25:51     72s] (I)      GCell row height    :  2800  (dbu)
[05/29 04:25:51     72s] (I)      GCell width         :  2800  (dbu)
[05/29 04:25:51     72s] (I)      GCell height        :  2800  (dbu)
[05/29 04:25:51     72s] (I)      Grid                :    45    44    10
[05/29 04:25:51     72s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/29 04:25:51     72s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[05/29 04:25:51     72s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[05/29 04:25:51     72s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[05/29 04:25:51     72s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[05/29 04:25:51     72s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[05/29 04:25:51     72s] (I)      Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[05/29 04:25:51     72s] (I)      First track coord   :   140   190   140   750   700   750  1820  1870  3340  3550
[05/29 04:25:51     72s] (I)      Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[05/29 04:25:51     72s] (I)      Total num of tracks :   440   326   440   220   219   220    73    73    38    36
[05/29 04:25:51     72s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/29 04:25:51     72s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/29 04:25:51     72s] (I)      --------------------------------------------------------
[05/29 04:25:51     72s] 
[05/29 04:25:51     72s] [NR-eGR] ============ Routing rule table ============
[05/29 04:25:51     72s] [NR-eGR] Rule id: 0  Nets: 501
[05/29 04:25:51     72s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[05/29 04:25:51     72s] (I)                    Layer    2    3    4    5    6     7     8     9    10 
[05/29 04:25:51     72s] (I)                    Pitch  380  280  560  560  560  1680  1680  3200  3360 
[05/29 04:25:51     72s] (I)             #Used tracks    1    1    1    1    1     1     1     1     1 
[05/29 04:25:51     72s] (I)       #Fully used tracks    1    1    1    1    1     1     1     1     1 
[05/29 04:25:51     72s] [NR-eGR] ========================================
[05/29 04:25:51     72s] [NR-eGR] 
[05/29 04:25:51     72s] (I)      =============== Blocked Tracks ===============
[05/29 04:25:51     72s] (I)      +-------+---------+----------+---------------+
[05/29 04:25:51     72s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[05/29 04:25:51     72s] (I)      +-------+---------+----------+---------------+
[05/29 04:25:51     72s] (I)      |     1 |       0 |        0 |         0.00% |
[05/29 04:25:51     72s] (I)      |     2 |       0 |        0 |         0.00% |
[05/29 04:25:51     72s] (I)      |     3 |       0 |        0 |         0.00% |
[05/29 04:25:51     72s] (I)      |     4 |       0 |        0 |         0.00% |
[05/29 04:25:51     72s] (I)      |     5 |       0 |        0 |         0.00% |
[05/29 04:25:51     72s] (I)      |     6 |       0 |        0 |         0.00% |
[05/29 04:25:51     72s] (I)      |     7 |       0 |        0 |         0.00% |
[05/29 04:25:51     72s] (I)      |     8 |       0 |        0 |         0.00% |
[05/29 04:25:51     72s] (I)      |     9 |       0 |        0 |         0.00% |
[05/29 04:25:51     72s] (I)      |    10 |       0 |        0 |         0.00% |
[05/29 04:25:51     72s] (I)      +-------+---------+----------+---------------+
[05/29 04:25:51     72s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2505.03 MB )
[05/29 04:25:51     72s] (I)      Reset routing kernel
[05/29 04:25:51     72s] (I)      Started Global Routing ( Curr Mem: 2505.03 MB )
[05/29 04:25:51     72s] (I)      totalPins=1525  totalGlobalPin=1474 (96.66%)
[05/29 04:25:51     72s] (I)      total 2D Cap : 39006 = (14850 H, 24156 V)
[05/29 04:25:51     72s] [NR-eGR] Layer group 1: route 18 net(s) in layer range [4, 10]
[05/29 04:25:51     72s] (I)      
[05/29 04:25:51     72s] (I)      ============  Phase 1a Route ============
[05/29 04:25:51     72s] (I)      Usage: 570 = (484 H, 86 V) = (3.26% H, 0.36% V) = (6.776e+02um H, 1.204e+02um V)
[05/29 04:25:51     72s] (I)      
[05/29 04:25:51     72s] (I)      ============  Phase 1b Route ============
[05/29 04:25:51     72s] (I)      Usage: 570 = (484 H, 86 V) = (3.26% H, 0.36% V) = (6.776e+02um H, 1.204e+02um V)
[05/29 04:25:51     72s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.980000e+02um
[05/29 04:25:51     72s] (I)      
[05/29 04:25:51     72s] (I)      ============  Phase 1c Route ============
[05/29 04:25:51     72s] (I)      Usage: 570 = (484 H, 86 V) = (3.26% H, 0.36% V) = (6.776e+02um H, 1.204e+02um V)
[05/29 04:25:51     72s] (I)      
[05/29 04:25:51     72s] (I)      ============  Phase 1d Route ============
[05/29 04:25:51     72s] (I)      Usage: 570 = (484 H, 86 V) = (3.26% H, 0.36% V) = (6.776e+02um H, 1.204e+02um V)
[05/29 04:25:51     72s] (I)      
[05/29 04:25:51     72s] (I)      ============  Phase 1e Route ============
[05/29 04:25:51     72s] (I)      Usage: 570 = (484 H, 86 V) = (3.26% H, 0.36% V) = (6.776e+02um H, 1.204e+02um V)
[05/29 04:25:51     72s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.980000e+02um
[05/29 04:25:51     72s] (I)      
[05/29 04:25:51     72s] (I)      ============  Phase 1l Route ============
[05/29 04:25:51     72s] (I)      total 2D Cap : 73150 = (34650 H, 38500 V)
[05/29 04:25:51     72s] [NR-eGR] Layer group 2: route 483 net(s) in layer range [2, 10]
[05/29 04:25:51     72s] (I)      
[05/29 04:25:51     72s] (I)      ============  Phase 1a Route ============
[05/29 04:25:51     72s] (I)      Usage: 5467 = (3460 H, 2007 V) = (9.99% H, 5.21% V) = (4.844e+03um H, 2.810e+03um V)
[05/29 04:25:51     72s] (I)      
[05/29 04:25:51     72s] (I)      ============  Phase 1b Route ============
[05/29 04:25:51     72s] (I)      Usage: 5467 = (3460 H, 2007 V) = (9.99% H, 5.21% V) = (4.844e+03um H, 2.810e+03um V)
[05/29 04:25:51     72s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.653800e+03um
[05/29 04:25:51     72s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/29 04:25:51     72s] (I)      Congestion threshold : each 60.00, sum 90.00
[05/29 04:25:51     72s] (I)      
[05/29 04:25:51     72s] (I)      ============  Phase 1c Route ============
[05/29 04:25:51     72s] (I)      Usage: 5467 = (3460 H, 2007 V) = (9.99% H, 5.21% V) = (4.844e+03um H, 2.810e+03um V)
[05/29 04:25:51     72s] (I)      
[05/29 04:25:51     72s] (I)      ============  Phase 1d Route ============
[05/29 04:25:51     72s] (I)      Usage: 5467 = (3460 H, 2007 V) = (9.99% H, 5.21% V) = (4.844e+03um H, 2.810e+03um V)
[05/29 04:25:51     72s] (I)      
[05/29 04:25:51     72s] (I)      ============  Phase 1e Route ============
[05/29 04:25:51     72s] (I)      Usage: 5467 = (3460 H, 2007 V) = (9.99% H, 5.21% V) = (4.844e+03um H, 2.810e+03um V)
[05/29 04:25:51     72s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.653800e+03um
[05/29 04:25:51     72s] (I)      
[05/29 04:25:51     72s] (I)      ============  Phase 1l Route ============
[05/29 04:25:51     72s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[05/29 04:25:51     72s] (I)      Layer  2:      14018      1362         0           0       14258    ( 0.00%) 
[05/29 04:25:51     72s] (I)      Layer  3:      19360      2904         0           0       19360    ( 0.00%) 
[05/29 04:25:51     72s] (I)      Layer  4:       9460      1011         5           0        9675    ( 0.00%) 
[05/29 04:25:51     72s] (I)      Layer  5:       9636       827         0           0        9680    ( 0.00%) 
[05/29 04:25:51     72s] (I)      Layer  6:       9460       408         0           0        9675    ( 0.00%) 
[05/29 04:25:51     72s] (I)      Layer  7:       3212        34         0           0        3227    ( 0.00%) 
[05/29 04:25:51     72s] (I)      Layer  8:       3139         0         0          72        3153    ( 2.22%) 
[05/29 04:25:51     72s] (I)      Layer  9:       1672         0         0         231        1463    (13.64%) 
[05/29 04:25:51     72s] (I)      Layer 10:       1548         0         0         322        1290    (20.00%) 
[05/29 04:25:51     72s] (I)      Total:         71505      6546         5         624       71779    ( 0.86%) 
[05/29 04:25:51     72s] (I)      
[05/29 04:25:51     72s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/29 04:25:51     72s] [NR-eGR]                        OverCon            
[05/29 04:25:51     72s] [NR-eGR]                         #Gcell     %Gcell
[05/29 04:25:51     72s] [NR-eGR]        Layer             (1-2)    OverCon
[05/29 04:25:51     72s] [NR-eGR] ----------------------------------------------
[05/29 04:25:51     72s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:51     72s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:51     72s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:51     72s] [NR-eGR]  metal4 ( 4)         4( 0.21%)   ( 0.21%) 
[05/29 04:25:51     72s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:51     72s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:51     72s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:51     72s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:51     72s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:51     72s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[05/29 04:25:51     72s] [NR-eGR] ----------------------------------------------
[05/29 04:25:51     72s] [NR-eGR]        Total         4( 0.02%)   ( 0.02%) 
[05/29 04:25:51     72s] [NR-eGR] 
[05/29 04:25:51     72s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 2513.03 MB )
[05/29 04:25:51     72s] (I)      total 2D Cap : 73150 = (34650 H, 38500 V)
[05/29 04:25:51     72s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/29 04:25:51     72s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2513.03 MB )
[05/29 04:25:51     72s] (I)      ==================================== Runtime Summary =====================================
[05/29 04:25:51     72s] (I)       Step                                         %      Start     Finish      Real       CPU 
[05/29 04:25:51     72s] (I)      ------------------------------------------------------------------------------------------
[05/29 04:25:51     72s] (I)       Early Global Route kernel              100.00%  43.54 sec  43.59 sec  0.05 sec  0.05 sec 
[05/29 04:25:51     72s] (I)       +-Import and model                      32.10%  43.54 sec  43.56 sec  0.02 sec  0.01 sec 
[05/29 04:25:51     72s] (I)       | +-Create place DB                      4.38%  43.54 sec  43.55 sec  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)       | | +-Import place data                  3.97%  43.54 sec  43.55 sec  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)       | | | +-Read instances and placement     1.40%  43.54 sec  43.55 sec  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)       | | | +-Read nets                        1.78%  43.55 sec  43.55 sec  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)       | +-Create route DB                     16.58%  43.55 sec  43.55 sec  0.01 sec  0.01 sec 
[05/29 04:25:51     72s] (I)       | | +-Import route data (1T)            15.52%  43.55 sec  43.55 sec  0.01 sec  0.01 sec 
[05/29 04:25:51     72s] (I)       | | | +-Read blockages ( Layer 2-10 )    3.95%  43.55 sec  43.55 sec  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)       | | | | +-Read routing blockages         0.01%  43.55 sec  43.55 sec  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)       | | | | +-Read instance blockages        0.41%  43.55 sec  43.55 sec  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)       | | | | +-Read PG blockages              0.12%  43.55 sec  43.55 sec  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)       | | | | +-Read clock blockages           0.08%  43.55 sec  43.55 sec  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)       | | | | +-Read other blockages           0.08%  43.55 sec  43.55 sec  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)       | | | | +-Read halo blockages            0.02%  43.55 sec  43.55 sec  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)       | | | | +-Read boundary cut boxes        0.01%  43.55 sec  43.55 sec  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)       | | | +-Read blackboxes                  0.06%  43.55 sec  43.55 sec  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)       | | | +-Read prerouted                   0.73%  43.55 sec  43.55 sec  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)       | | | +-Read unlegalized nets            0.11%  43.55 sec  43.55 sec  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)       | | | +-Read nets                        0.60%  43.55 sec  43.55 sec  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)       | | | +-Set up via pillars               0.02%  43.55 sec  43.55 sec  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)       | | | +-Initialize 3D grid graph         0.06%  43.55 sec  43.55 sec  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)       | | | +-Model blockage capacity          1.23%  43.55 sec  43.55 sec  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)       | | | | +-Initialize 3D capacity         0.60%  43.55 sec  43.55 sec  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)       | +-Read aux data                        0.01%  43.55 sec  43.55 sec  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)       | +-Others data preparation              0.22%  43.55 sec  43.55 sec  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)       | +-Create route kernel                  8.50%  43.55 sec  43.56 sec  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)       +-Global Routing                        53.46%  43.56 sec  43.58 sec  0.03 sec  0.02 sec 
[05/29 04:25:51     72s] (I)       | +-Initialization                       0.66%  43.56 sec  43.56 sec  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)       | +-Net group 1                         19.86%  43.56 sec  43.57 sec  0.01 sec  0.01 sec 
[05/29 04:25:51     72s] (I)       | | +-Generate topology                  0.12%  43.56 sec  43.56 sec  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)       | | +-Phase 1a                           1.39%  43.56 sec  43.56 sec  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)       | | | +-Pattern routing (1T)             0.93%  43.56 sec  43.56 sec  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)       | | +-Phase 1b                           0.12%  43.56 sec  43.56 sec  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)       | | +-Phase 1c                           0.06%  43.56 sec  43.56 sec  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)       | | +-Phase 1d                           0.06%  43.56 sec  43.56 sec  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)       | | +-Phase 1e                           0.60%  43.56 sec  43.56 sec  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)       | | | +-Route legalization               0.01%  43.56 sec  43.56 sec  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)       | | +-Phase 1l                          13.69%  43.56 sec  43.57 sec  0.01 sec  0.01 sec 
[05/29 04:25:51     72s] (I)       | | | +-Layer assignment (1T)           13.25%  43.56 sec  43.57 sec  0.01 sec  0.01 sec 
[05/29 04:25:51     72s] (I)       | +-Net group 2                         27.81%  43.57 sec  43.58 sec  0.01 sec  0.01 sec 
[05/29 04:25:51     72s] (I)       | | +-Generate topology                  0.91%  43.57 sec  43.57 sec  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)       | | +-Phase 1a                           3.37%  43.57 sec  43.57 sec  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)       | | | +-Pattern routing (1T)             2.20%  43.57 sec  43.57 sec  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)       | | | +-Add via demand to 2D             0.27%  43.57 sec  43.57 sec  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)       | | +-Phase 1b                           0.20%  43.57 sec  43.57 sec  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)       | | +-Phase 1c                           0.06%  43.57 sec  43.57 sec  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)       | | +-Phase 1d                           0.06%  43.57 sec  43.57 sec  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)       | | +-Phase 1e                           0.58%  43.57 sec  43.57 sec  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)       | | | +-Route legalization               0.00%  43.57 sec  43.57 sec  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)       | | +-Phase 1l                          18.66%  43.57 sec  43.58 sec  0.01 sec  0.01 sec 
[05/29 04:25:51     72s] (I)       | | | +-Layer assignment (1T)           17.58%  43.57 sec  43.58 sec  0.01 sec  0.01 sec 
[05/29 04:25:51     72s] (I)       | +-Clean cong LA                        0.01%  43.58 sec  43.58 sec  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)       +-Export 3D cong map                     1.93%  43.58 sec  43.59 sec  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)       | +-Export 2D cong map                   0.29%  43.59 sec  43.59 sec  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)      ===================== Summary by functions =====================
[05/29 04:25:51     72s] (I)       Lv  Step                                 %      Real       CPU 
[05/29 04:25:51     72s] (I)      ----------------------------------------------------------------
[05/29 04:25:51     72s] (I)        0  Early Global Route kernel      100.00%  0.05 sec  0.05 sec 
[05/29 04:25:51     72s] (I)        1  Global Routing                  53.46%  0.03 sec  0.02 sec 
[05/29 04:25:51     72s] (I)        1  Import and model                32.10%  0.02 sec  0.01 sec 
[05/29 04:25:51     72s] (I)        1  Export 3D cong map               1.93%  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)        2  Net group 2                     27.81%  0.01 sec  0.01 sec 
[05/29 04:25:51     72s] (I)        2  Net group 1                     19.86%  0.01 sec  0.01 sec 
[05/29 04:25:51     72s] (I)        2  Create route DB                 16.58%  0.01 sec  0.01 sec 
[05/29 04:25:51     72s] (I)        2  Create route kernel              8.50%  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)        2  Create place DB                  4.38%  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)        2  Initialization                   0.66%  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)        2  Export 2D cong map               0.29%  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)        2  Others data preparation          0.22%  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)        2  Clean cong LA                    0.01%  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)        2  Read aux data                    0.01%  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)        3  Phase 1l                        32.36%  0.02 sec  0.02 sec 
[05/29 04:25:51     72s] (I)        3  Import route data (1T)          15.52%  0.01 sec  0.01 sec 
[05/29 04:25:51     72s] (I)        3  Phase 1a                         4.77%  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)        3  Import place data                3.97%  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)        3  Phase 1e                         1.18%  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)        3  Generate topology                1.03%  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)        3  Phase 1b                         0.32%  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)        3  Phase 1d                         0.13%  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)        3  Phase 1c                         0.12%  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)        4  Layer assignment (1T)           30.84%  0.01 sec  0.01 sec 
[05/29 04:25:51     72s] (I)        4  Read blockages ( Layer 2-10 )    3.95%  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)        4  Pattern routing (1T)             3.13%  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)        4  Read nets                        2.38%  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)        4  Read instances and placement     1.40%  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)        4  Model blockage capacity          1.23%  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)        4  Read prerouted                   0.73%  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)        4  Add via demand to 2D             0.27%  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)        4  Read unlegalized nets            0.11%  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)        4  Initialize 3D grid graph         0.06%  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)        4  Read blackboxes                  0.06%  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)        4  Set up via pillars               0.02%  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)        4  Route legalization               0.01%  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)        5  Initialize 3D capacity           0.60%  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)        5  Read instance blockages          0.41%  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)        5  Read PG blockages                0.12%  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)        5  Read other blockages             0.08%  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)        5  Read clock blockages             0.08%  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)        5  Read halo blockages              0.02%  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)        5  Read routing blockages           0.01%  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] (I)        5  Read boundary cut boxes          0.01%  0.00 sec  0.00 sec 
[05/29 04:25:51     72s] OPERPROF: Starting HotSpotCal at level 1, MEM:2513.0M, EPOCH TIME: 1748507151.407092
[05/29 04:25:51     72s] [hotspot] +------------+---------------+---------------+
[05/29 04:25:51     72s] [hotspot] |            |   max hotspot | total hotspot |
[05/29 04:25:51     72s] [hotspot] +------------+---------------+---------------+
[05/29 04:25:51     72s] [hotspot] | normalized |          0.00 |          0.00 |
[05/29 04:25:51     72s] [hotspot] +------------+---------------+---------------+
[05/29 04:25:51     72s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/29 04:25:51     72s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/29 04:25:51     72s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2529.0M, EPOCH TIME: 1748507151.408201
[05/29 04:25:51     72s] [hotspot] Hotspot report including placement blocked areas
[05/29 04:25:51     72s] OPERPROF: Starting HotSpotCal at level 1, MEM:2529.0M, EPOCH TIME: 1748507151.408431
[05/29 04:25:51     72s] [hotspot] +------------+---------------+---------------+
[05/29 04:25:51     72s] [hotspot] |            |   max hotspot | total hotspot |
[05/29 04:25:51     72s] [hotspot] +------------+---------------+---------------+
[05/29 04:25:51     72s] [hotspot] | normalized |          0.00 |          0.00 |
[05/29 04:25:51     72s] [hotspot] +------------+---------------+---------------+
[05/29 04:25:51     72s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/29 04:25:51     72s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/29 04:25:51     72s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2529.0M, EPOCH TIME: 1748507151.409119
[05/29 04:25:51     72s] Reported timing to dir pnr_reports/place_opt
[05/29 04:25:51     72s] **optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 2122.6M, totSessionCpu=0:01:12 **
[05/29 04:25:51     72s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2483.0M, EPOCH TIME: 1748507151.422710
[05/29 04:25:51     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:51     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:51     72s] 
[05/29 04:25:51     72s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:51     72s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:2483.0M, EPOCH TIME: 1748507151.426516
[05/29 04:25:51     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:51     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:51     72s] Using report_power -leakage to report leakage power.
[05/29 04:25:51     72s] env CDS_WORKAREA is set to /home/yl996/proj/mcp-eda-example/designs/des/FreePDK45/implementation/cpV1_clkP1_drcV1__g0_p0
[05/29 04:25:51     72s] 
[05/29 04:25:51     72s] Begin Power Analysis
[05/29 04:25:51     72s] 
[05/29 04:25:51     72s]              0V	    VSS
[05/29 04:25:51     72s]           0.95V	    VDD
[05/29 04:25:51     72s] Begin Processing Timing Library for Power Calculation
[05/29 04:25:51     72s] 
[05/29 04:25:51     72s] Begin Processing Timing Library for Power Calculation
[05/29 04:25:51     72s] 
[05/29 04:25:51     72s] 
[05/29 04:25:51     72s] 
[05/29 04:25:51     72s] Begin Processing Power Net/Grid for Power Calculation
[05/29 04:25:51     72s] 
[05/29 04:25:51     72s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2122.95MB/3834.70MB/2143.05MB)
[05/29 04:25:51     72s] 
[05/29 04:25:51     72s] Begin Processing Timing Window Data for Power Calculation
[05/29 04:25:51     72s] 
[05/29 04:25:51     72s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2122.95MB/3834.70MB/2143.05MB)
[05/29 04:25:51     72s] 
[05/29 04:25:51     72s] Begin Processing User Attributes
[05/29 04:25:51     72s] 
[05/29 04:25:51     72s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2122.95MB/3834.70MB/2143.05MB)
[05/29 04:25:51     72s] 
[05/29 04:25:51     72s] Begin Processing Signal Activity
[05/29 04:25:51     72s] 
[05/29 04:25:51     72s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2122.95MB/3834.70MB/2143.05MB)
[05/29 04:25:51     72s] 
[05/29 04:25:51     72s] Begin Power Computation
[05/29 04:25:51     72s] 
[05/29 04:25:51     72s]       ----------------------------------------------------------
[05/29 04:25:51     72s]       # of cell(s) missing both power/leakage table: 0
[05/29 04:25:51     72s]       # of cell(s) missing power table: 0
[05/29 04:25:51     72s]       # of cell(s) missing leakage table: 0
[05/29 04:25:51     72s]       ----------------------------------------------------------
[05/29 04:25:51     72s] 
[05/29 04:25:51     72s] 
[05/29 04:25:51     72s]       # of MSMV cell(s) missing power_level: 0
[05/29 04:25:51     72s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2122.95MB/3834.70MB/2143.05MB)
[05/29 04:25:51     72s] 
[05/29 04:25:51     72s] Begin Processing User Attributes
[05/29 04:25:51     72s] 
[05/29 04:25:51     72s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2122.95MB/3834.70MB/2143.05MB)
[05/29 04:25:51     72s] 
[05/29 04:25:51     72s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2122.95MB/3834.70MB/2143.05MB)
[05/29 04:25:51     72s] 
[05/29 04:25:51     72s] *



[05/29 04:25:51     72s] Total Power
[05/29 04:25:51     72s] -----------------------------------------------------------------------------------------
[05/29 04:25:51     72s] Total Leakage Power:         0.01724068
[05/29 04:25:51     72s] -----------------------------------------------------------------------------------------
[05/29 04:25:51     72s] Processing average sequential pin duty cycle 
[05/29 04:25:53     72s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.043  |  0.098  |  0.043  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   128   |   128   |   128   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      9 (9)       |    -33     |     10 (10)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2483.2M, EPOCH TIME: 1748507153.036016
[05/29 04:25:53     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:53     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:53     72s] 
[05/29 04:25:53     72s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:53     72s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:2483.2M, EPOCH TIME: 1748507153.040010
[05/29 04:25:53     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:53     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:53     72s] Density: 27.566%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[05/29 04:25:53     72s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2483.2M, EPOCH TIME: 1748507153.043862
[05/29 04:25:53     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:53     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:53     72s] 
[05/29 04:25:53     72s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[05/29 04:25:53     72s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.004, REAL:0.004, MEM:2483.2M, EPOCH TIME: 1748507153.047439
[05/29 04:25:53     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:53     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:53     72s] **optDesign ... cpu = 0:00:11, real = 0:00:13, mem = 2122.8M, totSessionCpu=0:01:12 **
[05/29 04:25:53     72s] *** Finished optDesign ***
[05/29 04:25:53     72s] 
[05/29 04:25:53     72s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:12.9 real=0:00:14.5)
[05/29 04:25:53     72s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[05/29 04:25:53     72s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:02.1 real=0:00:02.1)
[05/29 04:25:53     72s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:01.3 real=0:00:01.4)
[05/29 04:25:53     72s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[05/29 04:25:53     72s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:03.5 real=0:00:03.5)
[05/29 04:25:53     72s] Deleting Lib Analyzer.
[05/29 04:25:53     72s] clean pInstBBox. size 0
[05/29 04:25:53     72s] All LLGs are deleted
[05/29 04:25:53     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:53     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[05/29 04:25:53     72s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2483.2M, EPOCH TIME: 1748507153.158910
[05/29 04:25:53     72s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2483.2M, EPOCH TIME: 1748507153.159170
[05/29 04:25:53     72s] Info: pop threads available for lower-level modules during optimization.
[05/29 04:25:53     72s] 
[05/29 04:25:53     72s] TimeStamp Deleting Cell Server Begin ...
[05/29 04:25:53     72s] 
[05/29 04:25:53     72s] TimeStamp Deleting Cell Server End ...
[05/29 04:25:53     72s] Disable CTE adjustment.
[05/29 04:25:53     72s] #optDebug: fT-D <X 1 0 0 0>
[05/29 04:25:53     72s] VSMManager cleared!
[05/29 04:25:53     72s] **place_opt_design ... cpu = 0:00:11, real = 0:00:13, mem = 2388.2M **
[05/29 04:25:53     72s] *** Finished GigaPlace ***
[05/29 04:25:53     72s] 
[05/29 04:25:53     72s] *** Summary of all messages that are not suppressed in this session:
[05/29 04:25:53     72s] Severity  ID               Count  Summary                                  
[05/29 04:25:53     72s] WARNING   IMPSP-5140           3  Global net connect rules have not been c...
[05/29 04:25:53     72s] WARNING   IMPSP-315            3  Found %d instances insts with no PG Term...
[05/29 04:25:53     72s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/29 04:25:53     72s] WARNING   IMPOPT-7232          5  "setOptMode -powerEffort %s" overrides p...
[05/29 04:25:53     72s] WARNING   IMPOPT-7098         32  WARNING: %s is an undriven net with %d f...
[05/29 04:25:53     72s] *** Message Summary: 44 warning(s), 0 error(s)
[05/29 04:25:53     72s] 
[05/29 04:25:53     72s] *** place_opt_design #2 [finish] : cpu/real = 0:00:11.5/0:00:13.1 (0.9), totSession cpu/real = 0:01:12.5/0:01:18.5 (0.9), mem = 2388.2M
[05/29 04:25:53     72s] 
[05/29 04:25:53     72s] =============================================================================================
[05/29 04:25:53     72s]  Final TAT Report : place_opt_design #2                                         21.17-s075_1
[05/29 04:25:53     72s] =============================================================================================
[05/29 04:25:53     72s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/29 04:25:53     72s] ---------------------------------------------------------------------------------------------
[05/29 04:25:53     72s] [ InitOpt                ]      1   0:00:01.0  (   7.9 % )     0:00:01.7 /  0:00:01.6    1.0
[05/29 04:25:53     72s] [ WnsOpt                 ]      1   0:00:03.4  (  26.1 % )     0:00:03.5 /  0:00:03.5    1.0
[05/29 04:25:53     72s] [ TnsOpt                 ]      1   0:00:00.6  (   4.6 % )     0:00:00.6 /  0:00:00.6    1.0
[05/29 04:25:53     72s] [ GlobalOpt              ]      1   0:00:02.1  (  15.8 % )     0:00:02.1 /  0:00:02.1    1.0
[05/29 04:25:53     72s] [ SimplifyNetlist        ]      1   0:00:00.5  (   4.0 % )     0:00:00.6 /  0:00:00.6    1.0
[05/29 04:25:53     72s] [ ViewPruning            ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[05/29 04:25:53     72s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.4 % )     0:00:02.0 /  0:00:00.7    0.3
[05/29 04:25:53     72s] [ DrvReport              ]      2   0:00:01.3  (  10.0 % )     0:00:01.3 /  0:00:00.0    0.0
[05/29 04:25:53     72s] [ CongRefineRouteType    ]      1   0:00:00.2  (   1.8 % )     0:00:00.3 /  0:00:00.3    1.0
[05/29 04:25:53     72s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[05/29 04:25:53     72s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:53     72s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:53     72s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/29 04:25:53     72s] [ IncrReplace            ]      1   0:00:01.4  (  11.0 % )     0:00:01.8 /  0:00:01.7    1.0
[05/29 04:25:53     72s] [ RefinePlace            ]      2   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[05/29 04:25:53     72s] [ EarlyGlobalRoute       ]      2   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.2    1.0
[05/29 04:25:53     72s] [ ExtractRC              ]      3   0:00:00.4  (   2.9 % )     0:00:00.4 /  0:00:00.4    0.9
[05/29 04:25:53     72s] [ TimingUpdate           ]     26   0:00:00.4  (   3.1 % )     0:00:00.8 /  0:00:00.8    1.0
[05/29 04:25:53     72s] [ FullDelayCalc          ]      3   0:00:00.6  (   4.4 % )     0:00:00.6 /  0:00:00.6    1.0
[05/29 04:25:53     72s] [ TimingReport           ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.4
[05/29 04:25:53     72s] [ GenerateReports        ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    0.8
[05/29 04:25:53     72s] [ PowerReport            ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    0.6
[05/29 04:25:53     72s] [ PropagateActivity      ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[05/29 04:25:53     72s] [ MISC                   ]          0:00:00.4  (   2.8 % )     0:00:00.4 /  0:00:00.4    0.9
[05/29 04:25:53     72s] ---------------------------------------------------------------------------------------------
[05/29 04:25:53     72s]  place_opt_design #2 TOTAL          0:00:13.1  ( 100.0 % )     0:00:13.1 /  0:00:11.5    0.9
[05/29 04:25:53     72s] ---------------------------------------------------------------------------------------------
[05/29 04:25:53     72s] 
[05/29 04:25:53     72s] <CMD> report_timing -max_paths 100 > pnr_reports/place_opt_timing.rpt.gz
[05/29 04:25:53     72s] **ERROR: (IMPSYT-6692):	Invalid return code while executing '/home/yl996/proj/mcp-eda-example/scripts/FreePDK45/backend/4_place.tcl' was returned and script processing was stopped. Review the following error in '/home/yl996/proj/mcp-eda-example/scripts/FreePDK45/backend/4_place.tcl' then restart.
[05/29 04:25:53     72s] **ERROR: (IMPSYT-6693):	Error message: /home/yl996/proj/mcp-eda-example/scripts/FreePDK45/backend/4_place.tcl: can't read "start_time": no such variable.
[05/29 04:25:53     72s] 
[05/29 04:25:53     72s] *** Memory Usage v#1 (Current mem = 2388.195M, initial mem = 486.898M) ***
[05/29 04:25:53     72s] 
[05/29 04:25:53     72s] *** Summary of all messages that are not suppressed in this session:
[05/29 04:25:53     72s] Severity  ID               Count  Summary                                  
[05/29 04:25:53     72s] ERROR     IMPLF-82         96866  %s is not on Manufacturing Grid. This is...
[05/29 04:25:53     72s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[05/29 04:25:53     72s] ERROR     IMPSYT-6692          1  Invalid return code while executing '%s'...
[05/29 04:25:53     72s] ERROR     IMPSYT-6693          2  Error message: %s: %s.                   
[05/29 04:25:53     72s] ERROR     IMPSYT-7114          1  Invalid return code while executing comm...
[05/29 04:25:53     72s] WARNING   IMPDC-1629           4  The default delay limit was set to %d. T...
[05/29 04:25:53     72s] WARNING   IMPSP-5140           6  Global net connect rules have not been c...
[05/29 04:25:53     72s] WARNING   IMPSP-315            6  Found %d instances insts with no PG Term...
[05/29 04:25:53     72s] WARNING   IMPSP-9025           4  No scan chain specified/traced.          
[05/29 04:25:53     72s] WARNING   IMPOPT-7232         13  "setOptMode -powerEffort %s" overrides p...
[05/29 04:25:53     72s] WARNING   IMPOPT-7098         64  WARNING: %s is an undriven net with %d f...
[05/29 04:25:53     72s] WARNING   TECHLIB-606        108  An inconsistency was found during interp...
[05/29 04:25:53     72s] *** Message Summary: 206 warning(s), 96870 error(s)
[05/29 04:25:53     72s] 
[05/29 04:25:53     72s] --- Ending "Innovus" (totcpu=0:01:13, real=0:01:20, mem=2388.2M) ---
