

================================================================
== Vitis HLS Report for 'matrix_mul_Pipeline_initC_initC_inner'
================================================================
* Date:           Wed Nov 13 09:50:26 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        matrix_mul_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.305 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- initC_initC_inner  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     253|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      54|    -|
|Register             |        -|     -|      131|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      131|     307|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln53_1_fu_117_p2     |         +|   0|  0|  70|          63|           1|
    |add_ln53_fu_126_p2       |         +|   0|  0|  38|          31|           1|
    |add_ln54_fu_170_p2       |         +|   0|  0|  24|          17|           1|
    |add_ln56_fu_164_p2       |         +|   0|  0|  23|          16|          16|
    |icmp_ln53_fu_112_p2      |      icmp|   0|  0|  28|          63|          63|
    |icmp_ln54_fu_107_p2      |      icmp|   0|  0|  20|          32|          32|
    |select_ln53_1_fu_140_p3  |    select|   0|  0|  31|           1|          31|
    |select_ln53_fu_132_p3    |    select|   0|  0|  17|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 253|         225|         148|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_fu_48                  |   9|          2|   31|         62|
    |indvar_flatten_fu_52     |   9|          2|   63|        126|
    |j_2_fu_44                |   9|          2|   17|         34|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|  114|        228|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln56_reg_229         |  16|   0|   16|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |i_fu_48                  |  31|   0|   31|          0|
    |indvar_flatten_fu_52     |  63|   0|   63|          0|
    |j_2_fu_44                |  17|   0|   17|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 131|   0|  131|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  matrix_mul_Pipeline_initC_initC_inner|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  matrix_mul_Pipeline_initC_initC_inner|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  matrix_mul_Pipeline_initC_initC_inner|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  matrix_mul_Pipeline_initC_initC_inner|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  matrix_mul_Pipeline_initC_initC_inner|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  matrix_mul_Pipeline_initC_initC_inner|  return value|
|N                 |   in|   32|     ap_none|                                      N|        scalar|
|mul_ln53          |   in|   63|     ap_none|                               mul_ln53|        scalar|
|local_C_address0  |  out|   16|   ap_memory|                                local_C|         array|
|local_C_ce0       |  out|    1|   ap_memory|                                local_C|         array|
|local_C_we0       |  out|    1|   ap_memory|                                local_C|         array|
|local_C_d0        |  out|   32|   ap_memory|                                local_C|         array|
+------------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j_2 = alloca i32 1"   --->   Operation 5 'alloca' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mul_ln53_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %mul_ln53"   --->   Operation 8 'read' 'mul_ln53_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%N_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %N"   --->   Operation 9 'read' 'N_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i63 0, i63 %indvar_flatten"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i17 0, i17 %j_2"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc50"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.30>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%j = load i17 %j_2" [./src/matrix_mul.cpp:54]   --->   Operation 14 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i63 %indvar_flatten" [./src/matrix_mul.cpp:53]   --->   Operation 15 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i17 %j" [./src/matrix_mul.cpp:54]   --->   Operation 16 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.85ns)   --->   "%icmp_ln54 = icmp_eq  i32 %zext_ln54, i32 %N_read" [./src/matrix_mul.cpp:54]   --->   Operation 17 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.05ns)   --->   "%icmp_ln53 = icmp_eq  i63 %indvar_flatten_load, i63 %mul_ln53_read" [./src/matrix_mul.cpp:53]   --->   Operation 18 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.13ns)   --->   "%add_ln53_1 = add i63 %indvar_flatten_load, i63 1" [./src/matrix_mul.cpp:53]   --->   Operation 19 'add' 'add_ln53_1' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %for.inc53.loopexit, void %mmult_k.preheader.exitStub" [./src/matrix_mul.cpp:53]   --->   Operation 20 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [./src/matrix_mul.cpp:53]   --->   Operation 21 'load' 'i_load' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.87ns)   --->   "%add_ln53 = add i31 %i_load, i31 1" [./src/matrix_mul.cpp:53]   --->   Operation 22 'add' 'add_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.26ns)   --->   "%select_ln53 = select i1 %icmp_ln54, i17 0, i17 %j" [./src/matrix_mul.cpp:53]   --->   Operation 23 'select' 'select_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.25ns)   --->   "%select_ln53_1 = select i1 %icmp_ln54, i31 %add_ln53, i31 %i_load" [./src/matrix_mul.cpp:53]   --->   Operation 24 'select' 'select_ln53_1' <Predicate = (!icmp_ln53)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i31 %select_ln53_1" [./src/matrix_mul.cpp:56]   --->   Operation 25 'trunc' 'trunc_ln56' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln56, i8 0" [./src/matrix_mul.cpp:56]   --->   Operation 26 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln56_1 = trunc i17 %select_ln53" [./src/matrix_mul.cpp:56]   --->   Operation 27 'trunc' 'trunc_ln56_1' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.78ns)   --->   "%add_ln56 = add i16 %tmp_4, i16 %trunc_ln56_1" [./src/matrix_mul.cpp:56]   --->   Operation 28 'add' 'add_ln56' <Predicate = (!icmp_ln53)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.79ns)   --->   "%add_ln54 = add i17 %select_ln53, i17 1" [./src/matrix_mul.cpp:54]   --->   Operation 29 'add' 'add_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln54 = store i63 %add_ln53_1, i63 %indvar_flatten" [./src/matrix_mul.cpp:54]   --->   Operation 30 'store' 'store_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.38>
ST_2 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln54 = store i31 %select_ln53_1, i31 %i" [./src/matrix_mul.cpp:54]   --->   Operation 31 'store' 'store_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.38>
ST_2 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln54 = store i17 %add_ln54, i17 %j_2" [./src/matrix_mul.cpp:54]   --->   Operation 32 'store' 'store_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.38>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.24>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @initC_initC_inner_str"   --->   Operation 33 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i16 %add_ln56" [./src/matrix_mul.cpp:56]   --->   Operation 34 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%local_C_addr = getelementptr i32 %local_C, i64 0, i64 %zext_ln56" [./src/matrix_mul.cpp:56]   --->   Operation 35 'getelementptr' 'local_C_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln55 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [./src/matrix_mul.cpp:55]   --->   Operation 36 'specpipeline' 'specpipeline_ln55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [./src/matrix_mul.cpp:54]   --->   Operation 37 'specloopname' 'specloopname_ln54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.24ns)   --->   "%store_ln56 = store i32 0, i16 %local_C_addr" [./src/matrix_mul.cpp:56]   --->   Operation 38 'store' 'store_ln56' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln54 = br void %for.inc50" [./src/matrix_mul.cpp:54]   --->   Operation 39 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ N]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln53]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ local_C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_2                 (alloca        ) [ 0110]
i                   (alloca        ) [ 0110]
indvar_flatten      (alloca        ) [ 0110]
mul_ln53_read       (read          ) [ 0110]
N_read              (read          ) [ 0110]
store_ln0           (store         ) [ 0000]
store_ln0           (store         ) [ 0000]
store_ln0           (store         ) [ 0000]
br_ln0              (br            ) [ 0000]
j                   (load          ) [ 0000]
indvar_flatten_load (load          ) [ 0000]
zext_ln54           (zext          ) [ 0000]
icmp_ln54           (icmp          ) [ 0000]
icmp_ln53           (icmp          ) [ 0110]
add_ln53_1          (add           ) [ 0000]
br_ln53             (br            ) [ 0000]
i_load              (load          ) [ 0000]
add_ln53            (add           ) [ 0000]
select_ln53         (select        ) [ 0000]
select_ln53_1       (select        ) [ 0000]
trunc_ln56          (trunc         ) [ 0000]
tmp_4               (bitconcatenate) [ 0000]
trunc_ln56_1        (trunc         ) [ 0000]
add_ln56            (add           ) [ 0101]
add_ln54            (add           ) [ 0000]
store_ln54          (store         ) [ 0000]
store_ln54          (store         ) [ 0000]
store_ln54          (store         ) [ 0000]
specloopname_ln0    (specloopname  ) [ 0000]
zext_ln56           (zext          ) [ 0000]
local_C_addr        (getelementptr ) [ 0000]
specpipeline_ln55   (specpipeline  ) [ 0000]
specloopname_ln54   (specloopname  ) [ 0000]
store_ln56          (store         ) [ 0000]
br_ln54             (br            ) [ 0000]
ret_ln0             (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="N">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mul_ln53">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln53"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="local_C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_C"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="initC_initC_inner_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="j_2_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="indvar_flatten_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="mul_ln53_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="63" slack="0"/>
<pin id="58" dir="0" index="1" bw="63" slack="0"/>
<pin id="59" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln53_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="N_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="local_C_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="16" slack="0"/>
<pin id="72" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_C_addr/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="store_ln56_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="16" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="0"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln0_store_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="63" slack="0"/>
<pin id="85" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="store_ln0_store_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="0"/>
<pin id="89" dir="0" index="1" bw="31" slack="0"/>
<pin id="90" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln0_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="17" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="j_load_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="17" slack="1"/>
<pin id="99" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="indvar_flatten_load_load_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="63" slack="1"/>
<pin id="102" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="zext_ln54_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="17" slack="0"/>
<pin id="105" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="icmp_ln54_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="1"/>
<pin id="110" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="icmp_ln53_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="63" slack="0"/>
<pin id="114" dir="0" index="1" bw="63" slack="1"/>
<pin id="115" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="add_ln53_1_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="63" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53_1/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="i_load_load_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="31" slack="1"/>
<pin id="125" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="add_ln53_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="31" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="select_ln53_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="17" slack="0"/>
<pin id="135" dir="0" index="2" bw="17" slack="0"/>
<pin id="136" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="select_ln53_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="31" slack="0"/>
<pin id="143" dir="0" index="2" bw="31" slack="0"/>
<pin id="144" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53_1/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="trunc_ln56_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="31" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln56/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_4_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="0"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="trunc_ln56_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="17" slack="0"/>
<pin id="162" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln56_1/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln56_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="0"/>
<pin id="167" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="add_ln54_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="17" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln54_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="63" slack="0"/>
<pin id="178" dir="0" index="1" bw="63" slack="1"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln54_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="31" slack="0"/>
<pin id="183" dir="0" index="1" bw="31" slack="1"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln54_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="17" slack="0"/>
<pin id="188" dir="0" index="1" bw="17" slack="1"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln56_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="16" slack="1"/>
<pin id="193" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/3 "/>
</bind>
</comp>

<comp id="195" class="1005" name="j_2_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="17" slack="0"/>
<pin id="197" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="202" class="1005" name="i_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="31" slack="0"/>
<pin id="204" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="209" class="1005" name="indvar_flatten_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="63" slack="0"/>
<pin id="211" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="216" class="1005" name="mul_ln53_read_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="63" slack="1"/>
<pin id="218" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln53_read "/>
</bind>
</comp>

<comp id="221" class="1005" name="N_read_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="N_read "/>
</bind>
</comp>

<comp id="229" class="1005" name="add_ln56_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="1"/>
<pin id="231" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln56 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="32" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="42" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="81"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="86"><net_src comp="12" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="106"><net_src comp="97" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="111"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="116"><net_src comp="100" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="121"><net_src comp="100" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="18" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="130"><net_src comp="123" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="107" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="16" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="97" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="145"><net_src comp="107" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="126" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="123" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="151"><net_src comp="140" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="22" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="163"><net_src comp="132" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="152" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="160" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="132" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="26" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="117" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="140" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="170" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="191" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="198"><net_src comp="44" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="200"><net_src comp="195" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="201"><net_src comp="195" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="205"><net_src comp="48" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="207"><net_src comp="202" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="208"><net_src comp="202" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="212"><net_src comp="52" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="214"><net_src comp="209" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="215"><net_src comp="209" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="219"><net_src comp="56" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="224"><net_src comp="62" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="232"><net_src comp="164" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="191" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: local_C | {3 }
 - Input state : 
	Port: matrix_mul_Pipeline_initC_initC_inner : N | {1 }
	Port: matrix_mul_Pipeline_initC_initC_inner : mul_ln53 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		zext_ln54 : 1
		icmp_ln54 : 2
		icmp_ln53 : 1
		add_ln53_1 : 1
		br_ln53 : 2
		add_ln53 : 1
		select_ln53 : 3
		select_ln53_1 : 3
		trunc_ln56 : 4
		tmp_4 : 5
		trunc_ln56_1 : 4
		add_ln56 : 6
		add_ln54 : 4
		store_ln54 : 2
		store_ln54 : 4
		store_ln54 : 5
	State 3
		local_C_addr : 1
		store_ln56 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     add_ln53_1_fu_117    |    0    |    70   |
|    add   |      add_ln53_fu_126     |    0    |    38   |
|          |      add_ln56_fu_164     |    0    |    23   |
|          |      add_ln54_fu_170     |    0    |    24   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln54_fu_107     |    0    |    20   |
|          |     icmp_ln53_fu_112     |    0    |    28   |
|----------|--------------------------|---------|---------|
|  select  |    select_ln53_fu_132    |    0    |    17   |
|          |   select_ln53_1_fu_140   |    0    |    31   |
|----------|--------------------------|---------|---------|
|   read   | mul_ln53_read_read_fu_56 |    0    |    0    |
|          |     N_read_read_fu_62    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |     zext_ln54_fu_103     |    0    |    0    |
|          |     zext_ln56_fu_191     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |     trunc_ln56_fu_148    |    0    |    0    |
|          |    trunc_ln56_1_fu_160   |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|       tmp_4_fu_152       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   251   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    N_read_reg_221    |   32   |
|   add_ln56_reg_229   |   16   |
|       i_reg_202      |   31   |
|indvar_flatten_reg_209|   63   |
|      j_2_reg_195     |   17   |
| mul_ln53_read_reg_216|   63   |
+----------------------+--------+
|         Total        |   222  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   251  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   222  |    -   |
+-----------+--------+--------+
|   Total   |   222  |   251  |
+-----------+--------+--------+
