set_property SRC_FILE_INFO {cfile:/home/sil/Documents/School/VHDL/Week6/opdr6/Minized_Template_63.xdc rfile:../../../../Minized_Template_63.xdc id:1} [current_design]
set_property SRC_FILE_INFO {cfile:/home/sil/Documents/School/VHDL/Week6/opdr6/Minized_Template_64.xdc rfile:../../../../Minized_Template_64.xdc id:2} [current_design]
set_property src_info {type:XDC file:1 line:16 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN R8 IOSTANDARD LVCMOS33 } [get_ports { DIM1    }];  # "R8.ARDUINO_IO0"
set_property src_info {type:XDC file:1 line:17 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN P8 IOSTANDARD LVCMOS33 } [get_ports { DIM2    }];  # "P8.ARDUINO_IO1"
set_property src_info {type:XDC file:1 line:18 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN P9 IOSTANDARD LVCMOS33 } [get_ports { DIM3    }];  # "P9.ARDUINO_IO2"
set_property src_info {type:XDC file:1 line:19 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN R7 IOSTANDARD LVCMOS33 } [get_ports { ST1    }];  # "R7.ARDUINO_IO3"
set_property src_info {type:XDC file:1 line:20 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN N7 IOSTANDARD LVCMOS33 } [get_ports { ST2    }];  # "N7.ARDUINO_IO4"
set_property src_info {type:XDC file:1 line:21 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN R10 IOSTANDARD LVCMOS33 } [get_ports { ST3    }];  # "R10.ARDUINO_IO5"
set_property src_info {type:XDC file:2 line:16 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN R8 IOSTANDARD LVCMOS33 } [get_ports { digi1    }];  # "R8.ARDUINO_IO0"
set_property src_info {type:XDC file:2 line:17 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN P8 IOSTANDARD LVCMOS33 } [get_ports { digi2    }];  # "P8.ARDUINO_IO1"
set_property src_info {type:XDC file:2 line:18 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN P9 IOSTANDARD LVCMOS33 } [get_ports { digi3    }];  # "P9.ARDUINO_IO2"
set_property src_info {type:XDC file:2 line:19 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN R7 IOSTANDARD LVCMOS33 } [get_ports { clk2    }];  # "R7.ARDUINO_IO3"
set_property src_info {type:XDC file:2 line:20 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN N7 IOSTANDARD LVCMOS33 } [get_ports { dw1    }];  # "N7.ARDUINO_IO4"
set_property src_info {type:XDC file:2 line:21 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN R10 IOSTANDARD LVCMOS33 } [get_ports { dw2    }];  # "R10.ARDUINO_IO5"
