static void F_1 ( void )\r\n{\r\nT_1 V_1 ;\r\nV_1 = F_2 ( V_2 ) ;\r\nV_1 |= V_3 <<\r\nV_4 ;\r\nF_3 ( V_1 , V_2 ) ;\r\n}\r\nstatic unsigned long F_4 ( void )\r\n{\r\nvoid T_2 * V_5 = ( void T_2 * ) F_5 ( V_6 ) ;\r\nunsigned long V_7 ;\r\nT_1 V_1 ;\r\nV_1 = F_6 ( V_5 + V_2 ) ;\r\nV_1 = ( V_1 >> V_8 ) &\r\nV_9 ;\r\nswitch ( V_1 ) {\r\ncase V_10 :\r\nV_7 = 2 ;\r\nbreak;\r\ncase V_11 :\r\nV_7 = 8 ;\r\nbreak;\r\ncase V_12 :\r\nV_7 = 16 ;\r\nbreak;\r\ncase V_13 :\r\nV_7 = 32 ;\r\nbreak;\r\ncase V_14 :\r\nV_7 = 64 ;\r\nbreak;\r\ndefault:\r\nF_7 ( L_1 , V_1 ) ;\r\nbreak;\r\n}\r\nreturn V_7 ;\r\n}\r\nvoid T_3 F_8 ( void )\r\n{\r\nunsigned long V_15 , V_16 , V_17 , V_18 ;\r\nunsigned long V_19 = 40000000 ;\r\nT_1 V_1 = F_2 ( V_2 ) ;\r\nif ( F_9 () || F_10 () ) {\r\nV_1 = ( V_1 >> V_20 ) &\r\nV_21 ;\r\nswitch ( V_1 ) {\r\ncase V_22 :\r\nV_15 = 320000000 ;\r\nbreak;\r\ncase V_23 :\r\nV_15 = 384000000 ;\r\nbreak;\r\n}\r\nV_16 = V_18 = V_17 = V_15 / 3 ;\r\n} else if ( F_11 () ) {\r\nV_1 = ( V_1 >> V_24 ) &\r\nV_25 ;\r\nswitch ( V_1 ) {\r\ncase V_26 :\r\nV_15 = 384000000 ;\r\nbreak;\r\ncase V_27 :\r\nV_15 = 400000000 ;\r\nbreak;\r\n}\r\nV_16 = V_17 = V_15 / 3 ;\r\nV_18 = 40000000 ;\r\n} else if ( F_12 () ) {\r\nV_1 = ( V_1 >> V_28 ) &\r\nV_29 ;\r\nswitch ( V_1 ) {\r\ncase V_30 :\r\nV_15 = 360000000 ;\r\nV_16 = V_15 / 3 ;\r\nbreak;\r\ncase V_31 :\r\nV_15 = 320000000 ;\r\nV_16 = V_15 / 4 ;\r\nbreak;\r\ncase V_32 :\r\nV_15 = 300000000 ;\r\nV_16 = V_15 / 3 ;\r\nbreak;\r\ndefault:\r\nF_13 () ;\r\n}\r\nV_18 = 40000000 ;\r\nV_17 = V_16 ;\r\n} else {\r\nF_13 () ;\r\n}\r\nif ( F_11 () || F_12 () ) {\r\nT_1 V_33 = F_2 ( V_34 ) ;\r\nif ( ! ( V_33 & V_35 ) )\r\nV_19 = 20000000 ;\r\n}\r\nF_14 ( L_2 , V_15 ) ;\r\nF_14 ( L_3 , V_16 ) ;\r\nF_14 ( L_4 , V_17 ) ;\r\nF_14 ( L_5 , V_17 ) ;\r\nF_14 ( L_6 , V_18 ) ;\r\nF_14 ( L_7 , V_18 ) ;\r\nF_14 ( L_8 , V_16 ) ;\r\nF_14 ( L_9 , V_19 ) ;\r\n}\r\nvoid T_3 F_15 ( void )\r\n{\r\nV_36 = F_16 ( L_10 ) ;\r\nV_37 = F_16 ( L_11 ) ;\r\nif ( ! V_36 || ! V_37 )\r\nF_7 ( L_12 ) ;\r\n}\r\nvoid F_17 ( struct V_38 * V_39 )\r\n{\r\nvoid T_2 * V_5 = ( void T_2 * ) F_5 ( V_6 ) ;\r\nunsigned char * V_40 ;\r\nT_1 V_41 ;\r\nT_1 V_42 ;\r\nT_1 V_43 ;\r\nV_41 = F_6 ( V_5 + V_44 ) ;\r\nV_42 = F_6 ( V_5 + V_45 ) ;\r\nif ( V_41 == V_46 && V_42 == V_47 ) {\r\nunsigned long V_48 ;\r\nV_48 = ( F_18 () >> 22 ) & 7 ;\r\nif ( V_48 == 1 ) {\r\nV_49 = V_50 ;\r\nV_40 = L_13 ;\r\nV_39 -> V_51 = L_14 ;\r\n} else {\r\nV_49 = V_52 ;\r\nV_40 = L_15 ;\r\nV_39 -> V_51 = L_16 ;\r\n}\r\n} else if ( V_41 == V_53 && V_42 == V_54 ) {\r\nV_49 = V_55 ;\r\nV_40 = L_17 ;\r\nV_39 -> V_51 = L_18 ;\r\n} else if ( V_41 == V_56 && V_42 == V_57 ) {\r\nV_49 = V_58 ;\r\nV_40 = L_19 ;\r\nV_39 -> V_51 = L_20 ;\r\n} else if ( V_41 == V_59 && V_42 == V_60 ) {\r\nV_49 = V_61 ;\r\nV_40 = L_21 ;\r\nV_39 -> V_51 = L_22 ;\r\n} else {\r\nF_7 ( L_23 , V_41 , V_42 ) ;\r\n}\r\nV_43 = F_6 ( V_5 + V_62 ) ;\r\nsnprintf ( V_39 -> V_63 , V_64 ,\r\nL_24 ,\r\nV_40 ,\r\n( V_43 >> V_65 ) & V_66 ,\r\n( V_43 & V_67 ) ) ;\r\nV_39 -> V_68 = V_69 ;\r\nif ( F_12 () ) {\r\nV_39 -> V_70 = F_4 () ;\r\n} else if ( F_9 () || F_10 () ) {\r\nV_39 -> V_71 = V_72 ;\r\nV_39 -> V_73 = V_74 ;\r\n} else if ( F_11 () ) {\r\nV_39 -> V_71 = V_75 ;\r\nV_39 -> V_73 = V_76 ;\r\n}\r\n}
