LIBRARY IEEE;
USE ieee.std_logic_1164.all;
------------------------------------------------
ENTITY nios_led2_top IS
PORT	(		clk			:	IN		STD_LOGIC;
				sw				:	IN		STD_LOGIC_VECTOR(9 DOWNTO 0);
				key			:	IN		STD_LOGIC_VECTOR(3 DOWNTO 0);
				ledr			:	OUT	STD_LOGIC_VECTOR(9 DOWNTO 0);
				hex3			:	OUT	STD_LOGIC_VECTOR(6 DOWNTO 0);
				hex2			:	OUT	STD_LOGIC_VECTOR(6 DOWNTO 0);
				hex1			:	OUT	STD_LOGIC_VECTOR(6 DOWNTO 0);
				hex0			:	OUT	STD_LOGIC_VECTOR(6 DOWNTO 0));
END ENTITY nios_led2_top;
-------------------------------------------------
ARCHITECTURE arch OF nios_led2_top IS
	SIGNAL	sseg_s	:	STD_LOGIC_VECTOR(31 DOWNTO 0);
	
	COMPONENT nios_led2 IS
	PORT	(
		clk_clk
				