---
BASEADDRPORT: 1
COUNT: 3
DESCRIPTION: PRW CSR spec
INTR:
  FATAL:
    - DESCRIPTION: rdm_even Memory Double Bit ECC Error
      NAME: prw_rdm_even_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: rdm_odd Memory Double Bit ECC Error
      NAME: prw_rdm_odd_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: hcb Memory Double Bit ECC Error
      NAME: prw_hcb_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: bcb Memory Double Bit ECC Error
      NAME: prw_bcb_mem_ucerr
      WIDTH: 1
    - DESCRIPTION: nhcb Memory Double Bit ECC Error
      NAME: prw_nhcb_mem_ucerr
      WIDTH: 1
  NON_FATAL:
    - DESCRIPTION: rdm_even Memory Single Bit ECC Error
      NAME: prw_rdm_even_mem_cerr
      WIDTH: 1
    - DESCRIPTION: rdm_odd Memory Single Bit ECC Error
      NAME: prw_rdm_odd_mem_cerr
      WIDTH: 1
    - DESCRIPTION: hcb Memory Single Bit ECC Error
      NAME: prw_hcb_mem_cerr
      WIDTH: 1
    - DESCRIPTION: bcb Memory Single Bit ECC Error
      NAME: prw_bcb_mem_cerr
      WIDTH: 1
    - DESCRIPTION: nhcb Memory Single Bit ECC Error
      NAME: prw_nhcb_mem_cerr
      WIDTH: 1
    - DESCRIPTION: Ingress byte pointer out of range. IBP went beyond the first 128B.
      NAME: prw_ibp_out_of_range
      WIDTH: 1
    - DESCRIPTION: 'Egress byte pointer out of range. EBP went beyond 191B,'
      NAME: prw_ebp_out_of_range
      WIDTH: 1
    - DESCRIPTION: Rewrite instructions looking at packet bytes beyond pkt length or 128B.
      NAME: prw_instr_looking_at_bytes_beyond_pkt_len
      WIDTH: 1
INTR_PORT_EN: 1
MACRO: 1
NAME: PRW_AN
PARENTNAME: EPG_RDP_AN
REGLST:
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Timeout Configuration. Cycles are RSU clk based.
                            - 00 : 1024 cycles
                            - 01 : 256 cycles
                            - 10 : 4096 cycles
                            - 11 : infinite
        NAME: val
        WIDTH: 2
    NAME: prw_timeout_thresh_cfg
  - ATTR: 9
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: "Timed out Status. Cycles are RSU clk based. Becomes 1 when timed out. Write any value to clear it.\n                  "
        NAME: val
        WIDTH: 1
    NAME: prw_timedout_sta
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Clear Timeout Status. Data is ignored. A write
                     will clear the timeout status bit
        NAME: val
        WIDTH: 1
    NAME: prw_timeout_clr
    TEST_ATTR: 1
  - ATTR: 256
    FLDLST:
      - &1
        DESCRIPTION: rdm_even Memory Double Bit ECC Error
        NAME: prw_rdm_even_mem_ucerr
        WIDTH: 1
      - &2
        DESCRIPTION: rdm_odd Memory Double Bit ECC Error
        NAME: prw_rdm_odd_mem_ucerr
        WIDTH: 1
      - &3
        DESCRIPTION: hcb Memory Double Bit ECC Error
        NAME: prw_hcb_mem_ucerr
        WIDTH: 1
      - &4
        DESCRIPTION: bcb Memory Double Bit ECC Error
        NAME: prw_bcb_mem_ucerr
        WIDTH: 1
      - &5
        DESCRIPTION: nhcb Memory Double Bit ECC Error
        NAME: prw_nhcb_mem_ucerr
        WIDTH: 1
    NAME: prw_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
    NAME: prw_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
    NAME: prw_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
    NAME: prw_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
    NAME: prw_fatal_intr_bclr
  - ATTR: 256
    FLDLST:
      - &6
        DESCRIPTION: rdm_even Memory Single Bit ECC Error
        NAME: prw_rdm_even_mem_cerr
        WIDTH: 1
      - &7
        DESCRIPTION: rdm_odd Memory Single Bit ECC Error
        NAME: prw_rdm_odd_mem_cerr
        WIDTH: 1
      - &8
        DESCRIPTION: hcb Memory Single Bit ECC Error
        NAME: prw_hcb_mem_cerr
        WIDTH: 1
      - &9
        DESCRIPTION: bcb Memory Single Bit ECC Error
        NAME: prw_bcb_mem_cerr
        WIDTH: 1
      - &10
        DESCRIPTION: nhcb Memory Single Bit ECC Error
        NAME: prw_nhcb_mem_cerr
        WIDTH: 1
      - &11
        DESCRIPTION: Ingress byte pointer out of range. IBP went beyond the first 128B.
        NAME: prw_ibp_out_of_range
        WIDTH: 1
      - &12
        DESCRIPTION: 'Egress byte pointer out of range. EBP went beyond 191B,'
        NAME: prw_ebp_out_of_range
        WIDTH: 1
      - &13
        DESCRIPTION: Rewrite instructions looking at packet bytes beyond pkt length or 128B.
        NAME: prw_instr_looking_at_bytes_beyond_pkt_len
        WIDTH: 1
    NAME: prw_non_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
    NAME: prw_non_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
    NAME: prw_non_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
    NAME: prw_non_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
    NAME: prw_non_fatal_intr_bclr
  - ATTR: 9
    DESCRIPTION: PRW Feature Register
    FLDLST:
      - ATTR: 1
        DEFAULT: 12
        DESCRIPTION: Module ID
        NAME: module_id
        VALUE: 12
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Version number of the module
        NAME: version
        VALUE: 0
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Features enabled in the module.
        NAME: features
        VALUE: 0
        WIDTH: 16
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Reserved Field.
        NAME: Reserved
        WIDTH: 32
    NAME: prw_features
    TEST_ATTR: 0
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: ' Spare PIO register. These bits can be read and written by software. They can serve as control bits for late ECOs in the design.'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Spare PIO register.
        NAME: val
        WIDTH: 64
    NAME: prw_spare_pio
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: Scratchpad register.
        NAME: val
        WIDTH: 64
    NAME: prw_scratchpad
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: |-
      Number of bytes to be accumulated before a cut-through packet transmission is started.
                                A packet is eligible for cut-through if the holdoff threshold criteria is met OR if the holdoff timer has expired.
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Threshold for stream 0.
        NAME: strm0
        WIDTH: 14
      - DEFAULT: 0
        DESCRIPTION: Threshold for stream 1.
        NAME: strm1
        WIDTH: 14
      - DEFAULT: 0
        DESCRIPTION: Threshold for stream 2.
        NAME: strm2
        WIDTH: 14
      - DEFAULT: 0
        DESCRIPTION: Threshold for stream 3.
        NAME: strm3
        WIDTH: 14
    NAME: prw_holdoff_thr
    NO_STRUCT: 0
  - ATTR: 5
    DESCRIPTION: |-
      Number of cycles to wait from the time the first ucell of the SOP cell arrives at PRW before starting packet transmit.
                                A packet is eligible for cut-through if the holdoff threshold criteria is met OR if the holdoff timer has expired.
    FLDLST:
      - DEFAULT: 25
        DESCRIPTION: Timer for stream 0.
        NAME: strm0
        WIDTH: 16
      - DEFAULT: 25
        DESCRIPTION: Timer for stream 1.
        NAME: strm1
        WIDTH: 16
      - DEFAULT: 25
        DESCRIPTION: Timer for stream 2.
        NAME: strm2
        WIDTH: 16
      - DEFAULT: 25
        DESCRIPTION: Timer for stream 3.
        NAME: strm3
        WIDTH: 16
    NAME: prw_holdoff_timer
    NO_STRUCT: 0
  - ATTR: 5
    DESCRIPTION: Ethertype for LFA tag.
    FLDLST:
      - DESCRIPTION: Ethertype for LFA tag. Used by the append LFA instruction.
        NAME: val
        WIDTH: 16
    NAME: prw_lfa_ethertype
    NO_STRUCT: 0
  - ATTR: 5
    DESCRIPTION: Ethertype for VLAN tag.
    FLDLST:
      - DESCRIPTION: Ethertype for VLAN tag. Used by the append VLAN instruction.
        NAME: val
        WIDTH: 16
    NAME: prw_vlan_ethertype
    NO_STRUCT: 0
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: Config register for memory error injection
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Inject error into rdm_even Memory
        NAME: prw_rdm_even_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into rdm_odd Memory
        NAME: prw_rdm_odd_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into hcb Memory
        NAME: prw_hcb_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into bcb Memory
        NAME: prw_bcb_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into nhcb Memory
        NAME: prw_nhcb_mem
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-
          Type of error to be injected
                                           Applied to all memory error injection
                                           0 - Uncorrectable error
                                           1 - Correctable error
                                           
        NAME: err_type
        WIDTH: 1
    NAME: prw_mem_err_inj_cfg
  - ATTR: 5
    DESCRIPTION: PRW FLA Ring Module ID
    FLDLST:
      - DEFAULT: 86
        DESCRIPTION: '8-Bit Module ID to be used for Decoding Commands on FLA Command Ring, 0x0, 0xff are Reserved Values'
        NAME: fld_val
        WIDTH: 8
    NAME: prw_fla_ring_module_id_cfg
  - ATTR: 10
    DESCRIPTION: Bytes 0-15 of the head entry of the packet header capture FIFO. These are the most significant bytes of the packet.
    FLDLST:
      - NAME: val
        WIDTH: 128
    NAME: prw_exe_capture_fifo_b_0_15
  - ATTR: 10
    DESCRIPTION: Bytes 16-31 of the head entry of the packet header capture FIFO
    FLDLST:
      - NAME: val
        WIDTH: 128
    NAME: prw_exe_capture_fifo_b_16_31
  - ATTR: 10
    DESCRIPTION: Bytes 32-47 of the head entry of the packet header capture FIFO
    FLDLST:
      - NAME: val
        WIDTH: 128
    NAME: prw_exe_capture_fifo_b_32_47
  - ATTR: 10
    DESCRIPTION: Bytes 48-63 of the head entry of the Packet header capture FIFO. The head entry is popped after the LSB bytes 48-63 are read.
    FLDLST:
      - NAME: val
        WIDTH: 128
    NAME: prw_exe_capture_fifo_b_48_63
  - ATTR: 9
    DESCRIPTION: Packet header capture FIFO empty/nonempty status. Do not read the capture FIFO if it is empty.
    FLDLST:
      - DESCRIPTION: FIFO empty status
        NAME: val
        WIDTH: 1
    NAME: prw_exe_capture_fifo_empty
  - ATTR: 9
    DESCRIPTION: SRAM bit vector that failed ECC/Parity check
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                           First SRAM ECC/Parity error detected (1-hot)
                                           Set when first error is detected
                                           Reset when corresponding interrupt status bit is cleared
                                           Bit order {rdm_even rdm_odd hcb bcb nhcb}
                                          
        NAME: val
        WIDTH: 10
    NAME: prw_sram_log_err
  - ATTR: 9
    DESCRIPTION: SRAM syndrome log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                             Syndrome related to ECC error
                                             detected while reading data from SRAM
                                            
        NAME: val
        WIDTH: 16
    NAME: prw_sram_log_syndrome
  - ATTR: 9
    DESCRIPTION: SRAM address log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                           Address related to ECC error
                                           detected while reading data from SRAM
                                          
        NAME: val
        WIDTH: 8
    NAME: prw_sram_log_addr
  - ATTR: 10
    DESCRIPTION: Debug register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Stream0 head cell control FIFO occupancy count
        NAME: strm0_hccf_occ_cnt
        WIDTH: 7
      - DEFAULT: 1
        DESCRIPTION: Stream0 head cell control FIFO empty
        NAME: strm0_hccf_empty
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Stream0 body cell control FIFO occupancy count
        NAME: strm0_bccf_occ_cnt
        WIDTH: 7
      - DEFAULT: 1
        DESCRIPTION: Stream0 body cell control FIFO empty
        NAME: strm0_bccf_empty
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Stream0 new head cell control FIFO occupancy count
        NAME: strm0_nhccf_occ_cnt
        WIDTH: 7
      - DEFAULT: 1
        DESCRIPTION: Stream0 new head cell control FIFO empty
        NAME: strm0_nhccf_empty
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Stream1 head cell control FIFO occupancy count
        NAME: strm1_hccf_occ_cnt
        WIDTH: 5
      - DEFAULT: 1
        DESCRIPTION: Stream1 head cell control FIFO empty
        NAME: strm1_hccf_empty
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Stream1 body cell control FIFO occupancy count
        NAME: strm1_bccf_occ_cnt
        WIDTH: 5
      - DEFAULT: 1
        DESCRIPTION: Stream1 body cell control FIFO empty
        NAME: strm1_bccf_empty
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Stream1 new head cell control FIFO occupancy count
        NAME: strm1_nhccf_occ_cnt
        WIDTH: 5
      - DEFAULT: 1
        DESCRIPTION: Stream1 new head cell control FIFO empty
        NAME: strm1_nhccf_empty
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Stream2 head cell control FIFO occupancy count
        NAME: strm2_hccf_occ_cnt
        WIDTH: 6
      - DEFAULT: 1
        DESCRIPTION: Stream2 head cell control FIFO empty
        NAME: strm2_hccf_empty
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Stream2 body cell control FIFO occupancy count
        NAME: strm2_bccf_occ_cnt
        WIDTH: 6
      - DEFAULT: 1
        DESCRIPTION: Stream2 body cell control FIFO empty
        NAME: strm2_bccf_empty
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Stream2 new head cell control FIFO occupancy count
        NAME: strm2_nhccf_occ_cnt
        WIDTH: 6
      - DEFAULT: 1
        DESCRIPTION: Stream2 new head cell control FIFO empty
        NAME: strm2_nhccf_empty
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Stream3 head cell control FIFO occupancy count
        NAME: strm3_hccf_occ_cnt
        WIDTH: 5
      - DEFAULT: 1
        DESCRIPTION: Stream3 head cell control FIFO empty
        NAME: strm3_hccf_empty
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Stream3 body cell control FIFO occupancy count
        NAME: strm3_bccf_occ_cnt
        WIDTH: 5
      - DEFAULT: 1
        DESCRIPTION: Stream3 body cell control FIFO empty
        NAME: strm3_bccf_empty
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Stream3 new head cell control FIFO occupancy count
        NAME: strm3_nhccf_occ_cnt
        WIDTH: 5
      - DEFAULT: 1
        DESCRIPTION: Stream3 new head cell control FIFO empty
        NAME: strm3_nhccf_empty
        WIDTH: 1
    NAME: prw_fifo_ctrl_debug
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: PRW Rewrite Data Memory.
    ENTRIES: 512
    FLDLST:
      - DESCRIPTION: Each row of RDM is 8B wide. Software will maintain a shadow copy of this data structure and handle partial writes to a row.
        NAME: data
        WIDTH: 64
    NAME: prw_rdm
  - ATTR: 10
    DESCRIPTION: PRW stat counters
    ENTRIES: 4
    FLDLST:
      - DESCRIPTION: |-
          Per-stream pkt counters. Number of packets transmitted for each stream. 
                                         Refer prw_stats_t in prw_structs for counter address interpretation.
        NAME: val
        WIDTH: 48
    NAME: prw_stats
XASIZE: 50331648
