{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521722367264 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521722367272 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 22 18:09:27 2018 " "Processing started: Thu Mar 22 18:09:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521722367272 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521722367272 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart -c uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521722367273 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1521722367697 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1521722367697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_tb " "Found entity 1: uart_tx_tb" {  } { { "uart_tx_tb.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_tx_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521722381524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521722381524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_retrieve.v 1 1 " "Found 1 design units, including 1 entities, in source file data_retrieve.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_retrieve " "Found entity 1: Data_retrieve" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/Data_retrieve.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521722381544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521722381544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_writer.v 1 1 " "Found 1 design units, including 1 entities, in source file data_writer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Writer " "Found entity 1: Data_Writer" {  } { { "Data_Writer.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/Data_Writer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521722381544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521722381544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dram.v 1 1 " "Found 1 design units, including 1 entities, in source file dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dram " "Found entity 1: dram" {  } { { "dram.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/dram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521722381544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521722381544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_control.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_control " "Found entity 1: uart_control" {  } { { "uart_control.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521722381544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521722381544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_rx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521722381559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521722381559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521722381559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521722381559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521722381559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521722381559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ret_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ret_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ret_tb " "Found entity 1: ret_tb" {  } { { "ret_tb.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/ret_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521722381575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521722381575 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk uart_control.v(26) " "Verilog HDL Implicit Net warning at uart_control.v(26): created implicit net for \"clk\"" {  } { { "uart_control.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_control.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521722381576 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ret_tb " "Elaborating entity \"ret_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1521722381642 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk ret_tb.v(17) " "Verilog HDL warning at ret_tb.v(17): assignments to clk create a combinational loop" {  } { { "ret_tb.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/ret_tb.v" 17 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1521722381642 "|ret_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:tx " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:tx\"" {  } { { "ret_tb.v" "tx" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/ret_tb.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521722381659 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_tx.v(55) " "Verilog HDL assignment warning at uart_tx.v(55): truncated value with size 32 to match size of target (8)" {  } { { "uart_tx.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_tx.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521722381660 "|uart_control|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_tx.v(73) " "Verilog HDL assignment warning at uart_tx.v(73): truncated value with size 32 to match size of target (8)" {  } { { "uart_tx.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_tx.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521722381660 "|uart_control|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.v(83) " "Verilog HDL assignment warning at uart_tx.v(83): truncated value with size 32 to match size of target (3)" {  } { { "uart_tx.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_tx.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521722381661 "|uart_control|uart_tx:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_tx.v(103) " "Verilog HDL assignment warning at uart_tx.v(103): truncated value with size 32 to match size of target (8)" {  } { { "uart_tx.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/uart_tx.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521722381661 "|uart_control|uart_tx:transmitter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_retrieve Data_retrieve:ret " "Elaborating entity \"Data_retrieve\" for hierarchy \"Data_retrieve:ret\"" {  } { { "ret_tb.v" "ret" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/ret_tb.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521722381662 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Data_retrieve.v(37) " "Verilog HDL assignment warning at Data_retrieve.v(37): truncated value with size 32 to match size of target (1)" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/Data_retrieve.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521722381664 "|uart_control|Data_retrieve:retriever"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Data_retrieve.v(41) " "Verilog HDL assignment warning at Data_retrieve.v(41): truncated value with size 32 to match size of target (16)" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/Data_retrieve.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521722381664 "|uart_control|Data_retrieve:retriever"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Data_retrieve.v(46) " "Verilog HDL assignment warning at Data_retrieve.v(46): truncated value with size 32 to match size of target (1)" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/Data_retrieve.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521722381664 "|uart_control|Data_retrieve:retriever"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Addr Data_retrieve.v(31) " "Verilog HDL Always Construct warning at Data_retrieve.v(31): inferring latch(es) for variable \"Addr\", which holds its previous value in one or more paths through the always construct" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/Data_retrieve.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1521722381664 "|uart_control|Data_retrieve:retriever"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Wen Data_retrieve.v(31) " "Verilog HDL Always Construct warning at Data_retrieve.v(31): inferring latch(es) for variable \"Wen\", which holds its previous value in one or more paths through the always construct" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/Data_retrieve.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1521722381664 "|uart_control|Data_retrieve:retriever"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fin Data_retrieve.v(31) " "Verilog HDL Always Construct warning at Data_retrieve.v(31): inferring latch(es) for variable \"fin\", which holds its previous value in one or more paths through the always construct" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/Data_retrieve.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1521722381664 "|uart_control|Data_retrieve:retriever"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "STATE Data_retrieve.v(31) " "Verilog HDL Always Construct warning at Data_retrieve.v(31): inferring latch(es) for variable \"STATE\", which holds its previous value in one or more paths through the always construct" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/Data_retrieve.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1521722381664 "|uart_control|Data_retrieve:retriever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STATE Data_retrieve.v(31) " "Inferred latch for \"STATE\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521722381664 "|uart_control|Data_retrieve:retriever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fin Data_retrieve.v(31) " "Inferred latch for \"fin\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521722381664 "|uart_control|Data_retrieve:retriever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Wen Data_retrieve.v(31) " "Inferred latch for \"Wen\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521722381664 "|uart_control|Data_retrieve:retriever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[0\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[0\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521722381664 "|uart_control|Data_retrieve:retriever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[1\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[1\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521722381664 "|uart_control|Data_retrieve:retriever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[2\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[2\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521722381664 "|uart_control|Data_retrieve:retriever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[3\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[3\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521722381664 "|uart_control|Data_retrieve:retriever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[4\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[4\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521722381664 "|uart_control|Data_retrieve:retriever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[5\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[5\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521722381664 "|uart_control|Data_retrieve:retriever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[6\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[6\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521722381664 "|uart_control|Data_retrieve:retriever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[7\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[7\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521722381664 "|uart_control|Data_retrieve:retriever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[8\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[8\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521722381664 "|uart_control|Data_retrieve:retriever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[9\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[9\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521722381664 "|uart_control|Data_retrieve:retriever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[10\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[10\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521722381664 "|uart_control|Data_retrieve:retriever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[11\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[11\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521722381665 "|uart_control|Data_retrieve:retriever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[12\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[12\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521722381665 "|uart_control|Data_retrieve:retriever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[13\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[13\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521722381665 "|uart_control|Data_retrieve:retriever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[14\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[14\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521722381665 "|uart_control|Data_retrieve:retriever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr\[15\] Data_retrieve.v(31) " "Inferred latch for \"Addr\[15\]\" at Data_retrieve.v(31)" {  } { { "Data_retrieve.v" "" { Text "E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/UART cw/Data_retrieve.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521722381665 "|uart_control|Data_retrieve:retriever"}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1521722382091 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "631 " "Peak virtual memory: 631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521722382183 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 22 18:09:42 2018 " "Processing ended: Thu Mar 22 18:09:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521722382183 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521722382183 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521722382183 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521722382183 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 14 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 14 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521722382867 ""}
