Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 94b3dce3b5a540baa7a6369034adc59b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot one_hot_moore_seq_det_ap_tb_behav xil_defaultlib.one_hot_moore_seq_det_ap_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.one_hot_moore_seq_det_ap
Compiling module xil_defaultlib.one_hot_moore_seq_det_ap_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot one_hot_moore_seq_det_ap_tb_behav
