# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Jun 25 2023 08:52:33

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX4K
Derating factors (Best:Typical:Worst) :-  ( 0.596503 : 0.623363 : 0.656513 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.176
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for sr16|serdata_clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (sr16|serdata_clock:R vs. sr16|serdata_clock:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: serdata
			6.1.2::Path details for port: serdata_enable
			6.1.3::Path details for port: serdata_reset
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: parallel_out[0]
			6.2.2::Path details for port: parallel_out[10]
			6.2.3::Path details for port: parallel_out[11]
			6.2.4::Path details for port: parallel_out[12]
			6.2.5::Path details for port: parallel_out[13]
			6.2.6::Path details for port: parallel_out[14]
			6.2.7::Path details for port: parallel_out[15]
			6.2.8::Path details for port: parallel_out[1]
			6.2.9::Path details for port: parallel_out[2]
			6.2.10::Path details for port: parallel_out[3]
			6.2.11::Path details for port: parallel_out[4]
			6.2.12::Path details for port: parallel_out[5]
			6.2.13::Path details for port: parallel_out[6]
			6.2.14::Path details for port: parallel_out[7]
			6.2.15::Path details for port: parallel_out[8]
			6.2.16::Path details for port: parallel_out[9]
		6.3::PI to PO Path Details
			6.3.1::Path details for port: parallel_out[0]
			6.3.2::Path details for port: parallel_out[10]
			6.3.3::Path details for port: parallel_out[11]
			6.3.4::Path details for port: parallel_out[12]
			6.3.5::Path details for port: parallel_out[13]
			6.3.6::Path details for port: parallel_out[14]
			6.3.7::Path details for port: parallel_out[15]
			6.3.8::Path details for port: parallel_out[1]
			6.3.9::Path details for port: parallel_out[2]
			6.3.10::Path details for port: parallel_out[3]
			6.3.11::Path details for port: parallel_out[4]
			6.3.12::Path details for port: parallel_out[5]
			6.3.13::Path details for port: parallel_out[6]
			6.3.14::Path details for port: parallel_out[7]
			6.3.15::Path details for port: parallel_out[8]
			6.3.16::Path details for port: parallel_out[9]
		6.4::Hold Times Path Details
			6.4.1::Path details for port: serdata
			6.4.2::Path details for port: serdata_enable
			6.4.3::Path details for port: serdata_reset
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: parallel_out[0]
			6.5.2::Path details for port: parallel_out[10]
			6.5.3::Path details for port: parallel_out[11]
			6.5.4::Path details for port: parallel_out[12]
			6.5.5::Path details for port: parallel_out[13]
			6.5.6::Path details for port: parallel_out[14]
			6.5.7::Path details for port: parallel_out[15]
			6.5.8::Path details for port: parallel_out[1]
			6.5.9::Path details for port: parallel_out[2]
			6.5.10::Path details for port: parallel_out[3]
			6.5.11::Path details for port: parallel_out[4]
			6.5.12::Path details for port: parallel_out[5]
			6.5.13::Path details for port: parallel_out[6]
			6.5.14::Path details for port: parallel_out[7]
			6.5.15::Path details for port: parallel_out[8]
			6.5.16::Path details for port: parallel_out[9]
		6.6::Minimum Pad To Pad Path Details
			6.6.1::Path details for port: parallel_out[0]
			6.6.2::Path details for port: parallel_out[10]
			6.6.3::Path details for port: parallel_out[11]
			6.6.4::Path details for port: parallel_out[12]
			6.6.5::Path details for port: parallel_out[13]
			6.6.6::Path details for port: parallel_out[14]
			6.6.7::Path details for port: parallel_out[15]
			6.6.8::Path details for port: parallel_out[1]
			6.6.9::Path details for port: parallel_out[2]
			6.6.10::Path details for port: parallel_out[3]
			6.6.11::Path details for port: parallel_out[4]
			6.6.12::Path details for port: parallel_out[5]
			6.6.13::Path details for port: parallel_out[6]
			6.6.14::Path details for port: parallel_out[7]
			6.6.15::Path details for port: parallel_out[8]
			6.6.16::Path details for port: parallel_out[9]
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: sr16|serdata_clock  | Frequency: 761.60 MHz  | Target: 366.30 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
sr16|serdata_clock  sr16|serdata_clock  2730             1417        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port       Clock Port     Setup Times  Clock Reference:Phase  
--------------  -------------  -----------  ---------------------  
serdata         serdata_clock  148          sr16|serdata_clock:R   
serdata_enable  serdata_clock  2774         sr16|serdata_clock:R   
serdata_reset   serdata_clock  3076         sr16|serdata_clock:R   


                       3.2::Clock to Out
                       -----------------

Data Port         Clock Port     Clock to Out  Clock Reference:Phase  
----------------  -------------  ------------  ---------------------  
parallel_out[0]   serdata_clock  9587          sr16|serdata_clock:R   
parallel_out[10]  serdata_clock  10305         sr16|serdata_clock:R   
parallel_out[11]  serdata_clock  10115         sr16|serdata_clock:R   
parallel_out[12]  serdata_clock  9869          sr16|serdata_clock:R   
parallel_out[13]  serdata_clock  9521          sr16|serdata_clock:R   
parallel_out[14]  serdata_clock  9561          sr16|serdata_clock:R   
parallel_out[15]  serdata_clock  9685          sr16|serdata_clock:R   
parallel_out[1]   serdata_clock  9587          sr16|serdata_clock:R   
parallel_out[2]   serdata_clock  9685          sr16|serdata_clock:R   
parallel_out[3]   serdata_clock  9915          sr16|serdata_clock:R   
parallel_out[4]   serdata_clock  9869          sr16|serdata_clock:R   
parallel_out[5]   serdata_clock  9915          sr16|serdata_clock:R   
parallel_out[6]   serdata_clock  10079         sr16|serdata_clock:R   
parallel_out[7]   serdata_clock  10309         sr16|serdata_clock:R   
parallel_out[8]   serdata_clock  10213         sr16|serdata_clock:R   
parallel_out[9]   serdata_clock  10305         sr16|serdata_clock:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  
output_enable      parallel_out[0]     8874        
output_enable      parallel_out[10]    9343        
output_enable      parallel_out[11]    9356        
output_enable      parallel_out[12]    8907        
output_enable      parallel_out[13]    9137        
output_enable      parallel_out[14]    9176        
output_enable      parallel_out[15]    8723        
output_enable      parallel_out[1]     8828        
output_enable      parallel_out[2]     8723        
output_enable      parallel_out[3]     8874        
output_enable      parallel_out[4]     8579        
output_enable      parallel_out[5]     8874        
output_enable      parallel_out[6]     8579        
output_enable      parallel_out[7]     8763        
output_enable      parallel_out[8]     9501        
output_enable      parallel_out[9]     9671        


                         3.4::Hold Times
                         ---------------

Data Port       Clock Port     Hold Times  Clock Reference:Phase  
--------------  -------------  ----------  ---------------------  
serdata         serdata_clock  310         sr16|serdata_clock:R   
serdata_enable  serdata_clock  -1884       sr16|serdata_clock:R   
serdata_reset   serdata_clock  -1982       sr16|serdata_clock:R   


               3.5::Minimum Clock to Out
               -------------------------

Data Port         Clock Port     Minimum Clock to Out  Clock Reference:Phase  
----------------  -------------  --------------------  ---------------------  
parallel_out[0]   serdata_clock  9104                  sr16|serdata_clock:R   
parallel_out[10]  serdata_clock  9922                  sr16|serdata_clock:R   
parallel_out[11]  serdata_clock  9738                  sr16|serdata_clock:R   
parallel_out[12]  serdata_clock  9387                  sr16|serdata_clock:R   
parallel_out[13]  serdata_clock  9012                  sr16|serdata_clock:R   
parallel_out[14]  serdata_clock  9078                  sr16|serdata_clock:R   
parallel_out[15]  serdata_clock  9183                  sr16|serdata_clock:R   
parallel_out[1]   serdata_clock  9104                  sr16|serdata_clock:R   
parallel_out[2]   serdata_clock  9183                  sr16|serdata_clock:R   
parallel_out[3]   serdata_clock  9452                  sr16|serdata_clock:R   
parallel_out[4]   serdata_clock  9387                  sr16|serdata_clock:R   
parallel_out[5]   serdata_clock  9452                  sr16|serdata_clock:R   
parallel_out[6]   serdata_clock  9629                  sr16|serdata_clock:R   
parallel_out[7]   serdata_clock  9866                  sr16|serdata_clock:R   
parallel_out[8]   serdata_clock  9849                  sr16|serdata_clock:R   
parallel_out[9]   serdata_clock  9922                  sr16|serdata_clock:R   


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  
output_enable      parallel_out[0]     8237                
output_enable      parallel_out[10]    8870                
output_enable      parallel_out[11]    8864                
output_enable      parallel_out[12]    8335                
output_enable      parallel_out[13]    8493                
output_enable      parallel_out[14]    8558                
output_enable      parallel_out[15]    8132                
output_enable      parallel_out[1]     8230                
output_enable      parallel_out[2]     8132                
output_enable      parallel_out[3]     8237                
output_enable      parallel_out[4]     7987                
output_enable      parallel_out[5]     8237                
output_enable      parallel_out[6]     7908                
output_enable      parallel_out[7]     8138                
output_enable      parallel_out[8]     8982                
output_enable      parallel_out[9]     9218                

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for sr16|serdata_clock
************************************************
Clock: sr16|serdata_clock
Frequency: 761.60 MHz | Target: 366.30 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : shifted_data_esr_10_LC_1_10_7/lcout
Path End         : shifted_data_esr_11_LC_1_10_6/in3
Capture Clock    : shifted_data_esr_11_LC_1_10_6/clk
Setup Constraint : 2730p
Path slack       : 1416p

Capture Clock Arrival Time (sr16|serdata_clock:R#2)   2730
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2687
- Setup Time                                          -256
---------------------------------------------------   ---- 
End-of-path required time (ps)                        5160

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                     552
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3744
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_10_LC_1_10_7/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_10_LC_1_10_7/lcout  LogicCell40_SEQ_MODE_1000    506              3192   1417  RISE       2
I__135/I                             LocalMux                       0              3192   1417  RISE       1
I__135/O                             LocalMux                     309              3501   1417  RISE       1
I__137/I                             InMux                          0              3501   1417  RISE       1
I__137/O                             InMux                        243              3744   1417  RISE       1
shifted_data_esr_11_LC_1_10_6/in3    LogicCell40_SEQ_MODE_1000      0              3744   1417  RISE       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_11_LC_1_10_6/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (sr16|serdata_clock:R vs. sr16|serdata_clock:R)
*****************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_10_LC_1_10_7/lcout
Path End         : shifted_data_esr_11_LC_1_10_6/in3
Capture Clock    : shifted_data_esr_11_LC_1_10_6/clk
Setup Constraint : 2730p
Path slack       : 1416p

Capture Clock Arrival Time (sr16|serdata_clock:R#2)   2730
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2687
- Setup Time                                          -256
---------------------------------------------------   ---- 
End-of-path required time (ps)                        5160

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                     552
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3744
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_10_LC_1_10_7/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_10_LC_1_10_7/lcout  LogicCell40_SEQ_MODE_1000    506              3192   1417  RISE       2
I__135/I                             LocalMux                       0              3192   1417  RISE       1
I__135/O                             LocalMux                     309              3501   1417  RISE       1
I__137/I                             InMux                          0              3501   1417  RISE       1
I__137/O                             InMux                        243              3744   1417  RISE       1
shifted_data_esr_11_LC_1_10_6/in3    LogicCell40_SEQ_MODE_1000      0              3744   1417  RISE       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_11_LC_1_10_6/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: serdata   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : serdata
Clock Port        : serdata_clock
Clock Reference   : sr16|serdata_clock:R
Setup Time        : 148


Data Path Delay                2578
+ Setup Time                    256
- Capture Clock Path Delay    -2687
---------------------------- ------
Setup to Clock                  148

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
serdata                           sr16                       0      0                  RISE  1       
serdata_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
serdata_ibuf_iopad/DOUT           IO_PAD                     510    510                RISE  1       
serdata_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
serdata_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     578    1088               RISE  1       
I__61/I                           Odrv4                      0      1088               RISE  1       
I__61/O                           Odrv4                      328    1416               RISE  1       
I__62/I                           Span4Mux_h                 0      1416               RISE  1       
I__62/O                           Span4Mux_h                 282    1698               RISE  1       
I__63/I                           Span4Mux_v                 0      1698               RISE  1       
I__63/O                           Span4Mux_v                 328    2027               RISE  1       
I__64/I                           LocalMux                   0      2027               RISE  1       
I__64/O                           LocalMux                   309    2335               RISE  1       
I__65/I                           InMux                      0      2335               RISE  1       
I__65/O                           InMux                      243    2578               RISE  1       
shifted_data_esr_0_LC_1_8_4/in3   LogicCell40_SEQ_MODE_1000  0      2578               RISE  1       

Capture Clock Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
serdata_clock                                               sr16                       0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__176/I                                                    gio2CtrlBuf                0      2253               RISE  1       
I__176/O                                                    gio2CtrlBuf                0      2253               RISE  1       
I__177/I                                                    GlobalMux                  0      2253               RISE  1       
I__177/O                                                    GlobalMux                  144    2398               RISE  1       
I__180/I                                                    ClkMux                     0      2398               RISE  1       
I__180/O                                                    ClkMux                     289    2687               RISE  1       
shifted_data_esr_0_LC_1_8_4/clk                             LogicCell40_SEQ_MODE_1000  0      2687               RISE  1       

6.1.2::Path details for port: serdata_enable
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : serdata_enable
Clock Port        : serdata_clock
Clock Reference   : sr16|serdata_clock:R
Setup Time        : 2774


Data Path Delay                5461
+ Setup Time                      0
- Capture Clock Path Delay    -2687
---------------------------- ------
Setup to Clock                 2774

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
serdata_enable                                sr16                       0      0                  RISE  1       
serdata_enable_ibuf_iopad/PACKAGEPIN:in       IO_PAD                     0      0                  RISE  1       
serdata_enable_ibuf_iopad/DOUT                IO_PAD                     590    590                RISE  1       
serdata_enable_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
serdata_enable_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001     578    1168               RISE  1       
I__199/I                                      Odrv12                     0      1168               RISE  1       
I__199/O                                      Odrv12                     460    1627               RISE  1       
I__200/I                                      Span12Mux_v                0      1627               RISE  1       
I__200/O                                      Span12Mux_v                460    2087               RISE  1       
I__201/I                                      Sp12to4                    0      2087               RISE  1       
I__201/O                                      Sp12to4                    400    2487               RISE  1       
I__202/I                                      LocalMux                   0      2487               RISE  1       
I__202/O                                      LocalMux                   309    2796               RISE  1       
I__204/I                                      InMux                      0      2796               RISE  1       
I__204/O                                      InMux                      243    3039               RISE  1       
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/in3     LogicCell40_SEQ_MODE_0000  0      3039               RISE  1       
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/ltout   LogicCell40_SEQ_MODE_0000  256    3295               FALL  1       
I__198/I                                      CascadeMux                 0      3295               FALL  1       
I__198/O                                      CascadeMux                 0      3295               FALL  1       
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/in2    LogicCell40_SEQ_MODE_0000  0      3295               FALL  1       
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_0000  355    3649               RISE  16      
I__182/I                                      Odrv4                      0      3649               RISE  1       
I__182/O                                      Odrv4                      328    3978               RISE  1       
I__184/I                                      Span4Mux_v                 0      3978               RISE  1       
I__184/O                                      Span4Mux_v                 328    4306               RISE  1       
I__187/I                                      Span4Mux_h                 0      4306               RISE  1       
I__187/O                                      Span4Mux_h                 282    4588               RISE  1       
I__189/I                                      LocalMux                   0      4588               RISE  1       
I__189/O                                      LocalMux                   309    4897               RISE  1       
I__190/I                                      CEMux                      0      4897               RISE  1       
I__190/O                                      CEMux                      565    5461               RISE  1       
shifted_data_esr_5_LC_1_8_7/ce                LogicCell40_SEQ_MODE_1000  0      5461               RISE  1       

Capture Clock Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
serdata_clock                                               sr16                       0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__176/I                                                    gio2CtrlBuf                0      2253               RISE  1       
I__176/O                                                    gio2CtrlBuf                0      2253               RISE  1       
I__177/I                                                    GlobalMux                  0      2253               RISE  1       
I__177/O                                                    GlobalMux                  144    2398               RISE  1       
I__180/I                                                    ClkMux                     0      2398               RISE  1       
I__180/O                                                    ClkMux                     289    2687               RISE  1       
shifted_data_esr_5_LC_1_8_7/clk                             LogicCell40_SEQ_MODE_1000  0      2687               RISE  1       

6.1.3::Path details for port: serdata_reset
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : serdata_reset
Clock Port        : serdata_clock
Clock Reference   : sr16|serdata_clock:R
Setup Time        : 3076


Data Path Delay                5763
+ Setup Time                      0
- Capture Clock Path Delay    -2687
---------------------------- ------
Setup to Clock                 3076

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
serdata_reset                                 sr16                       0      0                  RISE  1       
serdata_reset_ibuf_iopad/PACKAGEPIN:in        IO_PAD                     0      0                  RISE  1       
serdata_reset_ibuf_iopad/DOUT                 IO_PAD                     590    590                RISE  1       
serdata_reset_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
serdata_reset_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001     578    1168               RISE  1       
I__191/I                                      Odrv12                     0      1168               RISE  1       
I__191/O                                      Odrv12                     460    1627               RISE  1       
I__192/I                                      Sp12to4                    0      1627               RISE  1       
I__192/O                                      Sp12to4                    400    2028               RISE  1       
I__193/I                                      Span4Mux_v                 0      2028               RISE  1       
I__193/O                                      Span4Mux_v                 328    2356               RISE  1       
I__194/I                                      Span4Mux_v                 0      2356               RISE  1       
I__194/O                                      Span4Mux_v                 328    2684               RISE  1       
I__195/I                                      LocalMux                   0      2684               RISE  1       
I__195/O                                      LocalMux                   309    2993               RISE  1       
I__197/I                                      InMux                      0      2993               RISE  1       
I__197/O                                      InMux                      243    3236               RISE  1       
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/in0     LogicCell40_SEQ_MODE_0000  0      3236               RISE  1       
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/ltout   LogicCell40_SEQ_MODE_0000  361    3597               FALL  1       
I__198/I                                      CascadeMux                 0      3597               FALL  1       
I__198/O                                      CascadeMux                 0      3597               FALL  1       
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/in2    LogicCell40_SEQ_MODE_0000  0      3597               FALL  1       
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_0000  355    3951               RISE  16      
I__182/I                                      Odrv4                      0      3951               RISE  1       
I__182/O                                      Odrv4                      328    4280               RISE  1       
I__184/I                                      Span4Mux_v                 0      4280               RISE  1       
I__184/O                                      Span4Mux_v                 328    4608               RISE  1       
I__187/I                                      Span4Mux_h                 0      4608               RISE  1       
I__187/O                                      Span4Mux_h                 282    4890               RISE  1       
I__189/I                                      LocalMux                   0      4890               RISE  1       
I__189/O                                      LocalMux                   309    5199               RISE  1       
I__190/I                                      CEMux                      0      5199               RISE  1       
I__190/O                                      CEMux                      565    5763               RISE  1       
shifted_data_esr_5_LC_1_8_7/ce                LogicCell40_SEQ_MODE_1000  0      5763               RISE  1       

Capture Clock Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
serdata_clock                                               sr16                       0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__176/I                                                    gio2CtrlBuf                0      2253               RISE  1       
I__176/O                                                    gio2CtrlBuf                0      2253               RISE  1       
I__177/I                                                    GlobalMux                  0      2253               RISE  1       
I__177/O                                                    GlobalMux                  144    2398               RISE  1       
I__180/I                                                    ClkMux                     0      2398               RISE  1       
I__180/O                                                    ClkMux                     289    2687               RISE  1       
shifted_data_esr_5_LC_1_8_7/clk                             LogicCell40_SEQ_MODE_1000  0      2687               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: parallel_out[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : parallel_out[0]
Clock Port         : serdata_clock
Clock Reference    : sr16|serdata_clock:R
Clock to Out Delay : 9587


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              6395
---------------------------- ------
Clock To Out Delay             9587

Launch Clock Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
serdata_clock                                               sr16                       0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__176/I                                                    gio2CtrlBuf                0      2253               RISE  1       
I__176/O                                                    gio2CtrlBuf                0      2253               RISE  1       
I__177/I                                                    GlobalMux                  0      2253               RISE  1       
I__177/O                                                    GlobalMux                  144    2398               RISE  1       
I__180/I                                                    ClkMux                     0      2398               RISE  1       
I__180/O                                                    ClkMux                     289    2687               RISE  1       
shifted_data_esr_0_LC_1_8_4/clk                             LogicCell40_SEQ_MODE_1000  0      2687               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
shifted_data_esr_0_LC_1_8_4/lcout         LogicCell40_SEQ_MODE_1000  506    3192               RISE  2       
I__58/I                                   LocalMux                   0      3192               RISE  1       
I__58/O                                   LocalMux                   309    3501               RISE  1       
I__60/I                                   InMux                      0      3501               RISE  1       
I__60/O                                   InMux                      243    3744               RISE  1       
parallel_out_obuf_RNO_0_LC_1_8_0/in3      LogicCell40_SEQ_MODE_0000  0      3744               RISE  1       
parallel_out_obuf_RNO_0_LC_1_8_0/lcout    LogicCell40_SEQ_MODE_0000  295    4039               RISE  1       
I__66/I                                   Odrv4                      0      4039               RISE  1       
I__66/O                                   Odrv4                      328    4367               RISE  1       
I__67/I                                   Span4Mux_s3_h              0      4367               RISE  1       
I__67/O                                   Span4Mux_s3_h              217    4584               RISE  1       
I__68/I                                   IoSpan4Mux                 0      4584               RISE  1       
I__68/O                                   IoSpan4Mux                 269    4853               RISE  1       
I__69/I                                   LocalMux                   0      4853               RISE  1       
I__69/O                                   LocalMux                   309    5162               RISE  1       
I__70/I                                   IoInMux                    0      5162               RISE  1       
I__70/O                                   IoInMux                    243    5405               RISE  1       
parallel_out_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5405               RISE  1       
parallel_out_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2094   7499               FALL  1       
parallel_out_obuf_0_iopad/DIN             IO_PAD                     0      7499               FALL  1       
parallel_out_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                     2088   9587               FALL  1       
parallel_out[0]                           sr16                       0      9587               FALL  1       

6.2.2::Path details for port: parallel_out[10]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : parallel_out[10]
Clock Port         : serdata_clock
Clock Reference    : sr16|serdata_clock:R
Clock to Out Delay : 10305


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              7113
---------------------------- ------
Clock To Out Delay            10305

Launch Clock Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
serdata_clock                                               sr16                       0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__176/I                                                    gio2CtrlBuf                0      2253               RISE  1       
I__176/O                                                    gio2CtrlBuf                0      2253               RISE  1       
I__177/I                                                    GlobalMux                  0      2253               RISE  1       
I__177/O                                                    GlobalMux                  144    2398               RISE  1       
I__178/I                                                    ClkMux                     0      2398               RISE  1       
I__178/O                                                    ClkMux                     289    2687               RISE  1       
shifted_data_esr_10_LC_1_10_7/clk                           LogicCell40_SEQ_MODE_1000  0      2687               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
shifted_data_esr_10_LC_1_10_7/lcout        LogicCell40_SEQ_MODE_1000  506    3192               RISE  2       
I__136/I                                   Odrv4                      0      3192               RISE  1       
I__136/O                                   Odrv4                      328    3520               RISE  1       
I__138/I                                   LocalMux                   0      3520               RISE  1       
I__138/O                                   LocalMux                   309    3829               RISE  1       
I__139/I                                   InMux                      0      3829               RISE  1       
I__139/O                                   InMux                      243    4072               RISE  1       
parallel_out_obuf_RNO_10_LC_1_12_0/in0     LogicCell40_SEQ_MODE_0000  0      4072               RISE  1       
parallel_out_obuf_RNO_10_LC_1_12_0/lcout   LogicCell40_SEQ_MODE_0000  420    4492               RISE  1       
I__130/I                                   Odrv4                      0      4492               RISE  1       
I__130/O                                   Odrv4                      328    4820               RISE  1       
I__131/I                                   Span4Mux_s3_h              0      4820               RISE  1       
I__131/O                                   Span4Mux_s3_h              217    5037               RISE  1       
I__132/I                                   IoSpan4Mux                 0      5037               RISE  1       
I__132/O                                   IoSpan4Mux                 269    5306               RISE  1       
I__133/I                                   LocalMux                   0      5306               RISE  1       
I__133/O                                   LocalMux                   309    5615               RISE  1       
I__134/I                                   IoInMux                    0      5615               RISE  1       
I__134/O                                   IoInMux                    243    5857               RISE  1       
parallel_out_obuf_10_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5857               RISE  1       
parallel_out_obuf_10_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2094   7952               FALL  1       
parallel_out_obuf_10_iopad/DIN             IO_PAD                     0      7952               FALL  1       
parallel_out_obuf_10_iopad/PACKAGEPIN:out  IO_PAD                     2353   10305              FALL  1       
parallel_out[10]                           sr16                       0      10305              FALL  1       

6.2.3::Path details for port: parallel_out[11]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : parallel_out[11]
Clock Port         : serdata_clock
Clock Reference    : sr16|serdata_clock:R
Clock to Out Delay : 10115


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              6923
---------------------------- ------
Clock To Out Delay            10115

Launch Clock Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
serdata_clock                                               sr16                       0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__176/I                                                    gio2CtrlBuf                0      2253               RISE  1       
I__176/O                                                    gio2CtrlBuf                0      2253               RISE  1       
I__177/I                                                    GlobalMux                  0      2253               RISE  1       
I__177/O                                                    GlobalMux                  144    2398               RISE  1       
I__178/I                                                    ClkMux                     0      2398               RISE  1       
I__178/O                                                    ClkMux                     289    2687               RISE  1       
shifted_data_esr_11_LC_1_10_6/clk                           LogicCell40_SEQ_MODE_1000  0      2687               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
shifted_data_esr_11_LC_1_10_6/lcout        LogicCell40_SEQ_MODE_1000  506    3192               RISE  2       
I__221/I                                   Odrv4                      0      3192               RISE  1       
I__221/O                                   Odrv4                      328    3520               RISE  1       
I__223/I                                   LocalMux                   0      3520               RISE  1       
I__223/O                                   LocalMux                   309    3829               RISE  1       
I__224/I                                   InMux                      0      3829               RISE  1       
I__224/O                                   InMux                      243    4072               RISE  1       
parallel_out_obuf_RNO_11_LC_1_12_6/in3     LogicCell40_SEQ_MODE_0000  0      4072               RISE  1       
parallel_out_obuf_RNO_11_LC_1_12_6/lcout   LogicCell40_SEQ_MODE_0000  295    4367               RISE  1       
I__215/I                                   Odrv4                      0      4367               RISE  1       
I__215/O                                   Odrv4                      328    4695               RISE  1       
I__216/I                                   Span4Mux_h                 0      4695               RISE  1       
I__216/O                                   Span4Mux_h                 282    4978               RISE  1       
I__217/I                                   Span4Mux_s0_h              0      4978               RISE  1       
I__217/O                                   Span4Mux_s0_h              138    5116               RISE  1       
I__218/I                                   LocalMux                   0      5116               RISE  1       
I__218/O                                   LocalMux                   309    5424               RISE  1       
I__219/I                                   IoInMux                    0      5424               RISE  1       
I__219/O                                   IoInMux                    243    5667               RISE  1       
parallel_out_obuf_11_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5667               RISE  1       
parallel_out_obuf_11_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2094   7761               FALL  1       
parallel_out_obuf_11_iopad/DIN             IO_PAD                     0      7761               FALL  1       
parallel_out_obuf_11_iopad/PACKAGEPIN:out  IO_PAD                     2353   10115              FALL  1       
parallel_out[11]                           sr16                       0      10115              FALL  1       

6.2.4::Path details for port: parallel_out[12]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : parallel_out[12]
Clock Port         : serdata_clock
Clock Reference    : sr16|serdata_clock:R
Clock to Out Delay : 9869


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              6677
---------------------------- ------
Clock To Out Delay             9869

Launch Clock Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
serdata_clock                                               sr16                       0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__176/I                                                    gio2CtrlBuf                0      2253               RISE  1       
I__176/O                                                    gio2CtrlBuf                0      2253               RISE  1       
I__177/I                                                    GlobalMux                  0      2253               RISE  1       
I__177/O                                                    GlobalMux                  144    2398               RISE  1       
I__178/I                                                    ClkMux                     0      2398               RISE  1       
I__178/O                                                    ClkMux                     289    2687               RISE  1       
shifted_data_esr_12_LC_1_10_5/clk                           LogicCell40_SEQ_MODE_1000  0      2687               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
shifted_data_esr_12_LC_1_10_5/lcout        LogicCell40_SEQ_MODE_1000  506    3192               RISE  2       
I__274/I                                   Odrv4                      0      3192               RISE  1       
I__274/O                                   Odrv4                      328    3520               RISE  1       
I__276/I                                   LocalMux                   0      3520               RISE  1       
I__276/O                                   LocalMux                   309    3829               RISE  1       
I__277/I                                   InMux                      0      3829               RISE  1       
I__277/O                                   InMux                      243    4072               RISE  1       
parallel_out_obuf_RNO_12_LC_1_12_2/in0     LogicCell40_SEQ_MODE_0000  0      4072               RISE  1       
parallel_out_obuf_RNO_12_LC_1_12_2/lcout   LogicCell40_SEQ_MODE_0000  420    4492               RISE  1       
I__269/I                                   Odrv12                     0      4492               RISE  1       
I__269/O                                   Odrv12                     460    4952               RISE  1       
I__270/I                                   Span12Mux_s4_h             0      4952               RISE  1       
I__270/O                                   Span12Mux_s4_h             184    5135               RISE  1       
I__271/I                                   LocalMux                   0      5135               RISE  1       
I__271/O                                   LocalMux                   309    5444               RISE  1       
I__272/I                                   IoInMux                    0      5444               RISE  1       
I__272/O                                   IoInMux                    243    5687               RISE  1       
parallel_out_obuf_12_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5687               RISE  1       
parallel_out_obuf_12_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2094   7781               FALL  1       
parallel_out_obuf_12_iopad/DIN             IO_PAD                     0      7781               FALL  1       
parallel_out_obuf_12_iopad/PACKAGEPIN:out  IO_PAD                     2088   9869               FALL  1       
parallel_out[12]                           sr16                       0      9869               FALL  1       

6.2.5::Path details for port: parallel_out[13]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : parallel_out[13]
Clock Port         : serdata_clock
Clock Reference    : sr16|serdata_clock:R
Clock to Out Delay : 9521


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              6329
---------------------------- ------
Clock To Out Delay             9521

Launch Clock Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
serdata_clock                                               sr16                       0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__176/I                                                    gio2CtrlBuf                0      2253               RISE  1       
I__176/O                                                    gio2CtrlBuf                0      2253               RISE  1       
I__177/I                                                    GlobalMux                  0      2253               RISE  1       
I__177/O                                                    GlobalMux                  144    2398               RISE  1       
I__178/I                                                    ClkMux                     0      2398               RISE  1       
I__178/O                                                    ClkMux                     289    2687               RISE  1       
shifted_data_esr_13_LC_1_10_4/clk                           LogicCell40_SEQ_MODE_1000  0      2687               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
shifted_data_esr_13_LC_1_10_4/lcout        LogicCell40_SEQ_MODE_1000  506    3192               RISE  2       
I__163/I                                   LocalMux                   0      3192               RISE  1       
I__163/O                                   LocalMux                   309    3501               RISE  1       
I__165/I                                   InMux                      0      3501               RISE  1       
I__165/O                                   InMux                      243    3744               RISE  1       
parallel_out_obuf_RNO_13_LC_1_11_2/in3     LogicCell40_SEQ_MODE_0000  0      3744               RISE  1       
parallel_out_obuf_RNO_13_LC_1_11_2/lcout   LogicCell40_SEQ_MODE_0000  295    4039               RISE  1       
I__157/I                                   Odrv4                      0      4039               RISE  1       
I__157/O                                   Odrv4                      328    4367               RISE  1       
I__158/I                                   Span4Mux_h                 0      4367               RISE  1       
I__158/O                                   Span4Mux_h                 282    4650               RISE  1       
I__159/I                                   Span4Mux_s0_h              0      4650               RISE  1       
I__159/O                                   Span4Mux_s0_h              138    4787               RISE  1       
I__160/I                                   LocalMux                   0      4787               RISE  1       
I__160/O                                   LocalMux                   309    5096               RISE  1       
I__161/I                                   IoInMux                    0      5096               RISE  1       
I__161/O                                   IoInMux                    243    5339               RISE  1       
parallel_out_obuf_13_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5339               RISE  1       
parallel_out_obuf_13_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2094   7433               FALL  1       
parallel_out_obuf_13_iopad/DIN             IO_PAD                     0      7433               FALL  1       
parallel_out_obuf_13_iopad/PACKAGEPIN:out  IO_PAD                     2088   9521               FALL  1       
parallel_out[13]                           sr16                       0      9521               FALL  1       

6.2.6::Path details for port: parallel_out[14]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : parallel_out[14]
Clock Port         : serdata_clock
Clock Reference    : sr16|serdata_clock:R
Clock to Out Delay : 9561


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              6369
---------------------------- ------
Clock To Out Delay             9561

Launch Clock Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
serdata_clock                                               sr16                       0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__176/I                                                    gio2CtrlBuf                0      2253               RISE  1       
I__176/O                                                    gio2CtrlBuf                0      2253               RISE  1       
I__177/I                                                    GlobalMux                  0      2253               RISE  1       
I__177/O                                                    GlobalMux                  144    2398               RISE  1       
I__178/I                                                    ClkMux                     0      2398               RISE  1       
I__178/O                                                    ClkMux                     289    2687               RISE  1       
shifted_data_esr_14_LC_1_10_3/clk                           LogicCell40_SEQ_MODE_1000  0      2687               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
shifted_data_esr_14_LC_1_10_3/lcout        LogicCell40_SEQ_MODE_1000  506    3192               RISE  2       
I__154/I                                   LocalMux                   0      3192               RISE  1       
I__154/O                                   LocalMux                   309    3501               RISE  1       
I__156/I                                   InMux                      0      3501               RISE  1       
I__156/O                                   InMux                      243    3744               RISE  1       
parallel_out_obuf_RNO_14_LC_1_11_4/in3     LogicCell40_SEQ_MODE_0000  0      3744               RISE  1       
parallel_out_obuf_RNO_14_LC_1_11_4/lcout   LogicCell40_SEQ_MODE_0000  295    4039               RISE  1       
I__148/I                                   Odrv4                      0      4039               RISE  1       
I__148/O                                   Odrv4                      328    4367               RISE  1       
I__149/I                                   Span4Mux_s2_h              0      4367               RISE  1       
I__149/O                                   Span4Mux_s2_h              190    4558               RISE  1       
I__150/I                                   IoSpan4Mux                 0      4558               RISE  1       
I__150/O                                   IoSpan4Mux                 269    4827               RISE  1       
I__151/I                                   LocalMux                   0      4827               RISE  1       
I__151/O                                   LocalMux                   309    5135               RISE  1       
I__152/I                                   IoInMux                    0      5135               RISE  1       
I__152/O                                   IoInMux                    243    5378               RISE  1       
parallel_out_obuf_14_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5378               RISE  1       
parallel_out_obuf_14_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2094   7473               FALL  1       
parallel_out_obuf_14_iopad/DIN             IO_PAD                     0      7473               FALL  1       
parallel_out_obuf_14_iopad/PACKAGEPIN:out  IO_PAD                     2088   9561               FALL  1       
parallel_out[14]                           sr16                       0      9561               FALL  1       

6.2.7::Path details for port: parallel_out[15]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : parallel_out[15]
Clock Port         : serdata_clock
Clock Reference    : sr16|serdata_clock:R
Clock to Out Delay : 9685


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              6493
---------------------------- ------
Clock To Out Delay             9685

Launch Clock Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
serdata_clock                                               sr16                       0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__176/I                                                    gio2CtrlBuf                0      2253               RISE  1       
I__176/O                                                    gio2CtrlBuf                0      2253               RISE  1       
I__177/I                                                    GlobalMux                  0      2253               RISE  1       
I__177/O                                                    GlobalMux                  144    2398               RISE  1       
I__178/I                                                    ClkMux                     0      2398               RISE  1       
I__178/O                                                    ClkMux                     289    2687               RISE  1       
shifted_data_esr_15_LC_1_10_2/clk                           LogicCell40_SEQ_MODE_1000  0      2687               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
shifted_data_esr_15_LC_1_10_2/lcout        LogicCell40_SEQ_MODE_1000  506    3192               RISE  1       
I__266/I                                   Odrv4                      0      3192               RISE  1       
I__266/O                                   Odrv4                      328    3520               RISE  1       
I__267/I                                   LocalMux                   0      3520               RISE  1       
I__267/O                                   LocalMux                   309    3829               RISE  1       
I__268/I                                   InMux                      0      3829               RISE  1       
I__268/O                                   InMux                      243    4072               RISE  1       
parallel_out_obuf_RNO_15_LC_1_12_4/in0     LogicCell40_SEQ_MODE_0000  0      4072               RISE  1       
parallel_out_obuf_RNO_15_LC_1_12_4/lcout   LogicCell40_SEQ_MODE_0000  420    4492               RISE  1       
I__263/I                                   Odrv12                     0      4492               RISE  1       
I__263/O                                   Odrv12                     460    4952               RISE  1       
I__264/I                                   LocalMux                   0      4952               RISE  1       
I__264/O                                   LocalMux                   309    5260               RISE  1       
I__265/I                                   IoInMux                    0      5260               RISE  1       
I__265/O                                   IoInMux                    243    5503               RISE  1       
parallel_out_obuf_15_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5503               RISE  1       
parallel_out_obuf_15_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2094   7597               FALL  1       
parallel_out_obuf_15_iopad/DIN             IO_PAD                     0      7597               FALL  1       
parallel_out_obuf_15_iopad/PACKAGEPIN:out  IO_PAD                     2088   9685               FALL  1       
parallel_out[15]                           sr16                       0      9685               FALL  1       

6.2.8::Path details for port: parallel_out[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : parallel_out[1]
Clock Port         : serdata_clock
Clock Reference    : sr16|serdata_clock:R
Clock to Out Delay : 9587


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              6395
---------------------------- ------
Clock To Out Delay             9587

Launch Clock Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
serdata_clock                                               sr16                       0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__176/I                                                    gio2CtrlBuf                0      2253               RISE  1       
I__176/O                                                    gio2CtrlBuf                0      2253               RISE  1       
I__177/I                                                    GlobalMux                  0      2253               RISE  1       
I__177/O                                                    GlobalMux                  144    2398               RISE  1       
I__180/I                                                    ClkMux                     0      2398               RISE  1       
I__180/O                                                    ClkMux                     289    2687               RISE  1       
shifted_data_esr_1_LC_1_8_2/clk                             LogicCell40_SEQ_MODE_1000  0      2687               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
shifted_data_esr_1_LC_1_8_2/lcout         LogicCell40_SEQ_MODE_1000  506    3192               RISE  2       
I__122/I                                  LocalMux                   0      3192               RISE  1       
I__122/O                                  LocalMux                   309    3501               RISE  1       
I__124/I                                  InMux                      0      3501               RISE  1       
I__124/O                                  InMux                      243    3744               RISE  1       
parallel_out_obuf_RNO_1_LC_1_7_1/in3      LogicCell40_SEQ_MODE_0000  0      3744               RISE  1       
parallel_out_obuf_RNO_1_LC_1_7_1/lcout    LogicCell40_SEQ_MODE_0000  295    4039               RISE  1       
I__71/I                                   Odrv4                      0      4039               RISE  1       
I__71/O                                   Odrv4                      328    4367               RISE  1       
I__72/I                                   Span4Mux_s3_h              0      4367               RISE  1       
I__72/O                                   Span4Mux_s3_h              217    4584               RISE  1       
I__73/I                                   IoSpan4Mux                 0      4584               RISE  1       
I__73/O                                   IoSpan4Mux                 269    4853               RISE  1       
I__74/I                                   LocalMux                   0      4853               RISE  1       
I__74/O                                   LocalMux                   309    5162               RISE  1       
I__75/I                                   IoInMux                    0      5162               RISE  1       
I__75/O                                   IoInMux                    243    5405               RISE  1       
parallel_out_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5405               RISE  1       
parallel_out_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2094   7499               FALL  1       
parallel_out_obuf_1_iopad/DIN             IO_PAD                     0      7499               FALL  1       
parallel_out_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                     2088   9587               FALL  1       
parallel_out[1]                           sr16                       0      9587               FALL  1       

6.2.9::Path details for port: parallel_out[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : parallel_out[2]
Clock Port         : serdata_clock
Clock Reference    : sr16|serdata_clock:R
Clock to Out Delay : 9685


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              6493
---------------------------- ------
Clock To Out Delay             9685

Launch Clock Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
serdata_clock                                               sr16                       0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__176/I                                                    gio2CtrlBuf                0      2253               RISE  1       
I__176/O                                                    gio2CtrlBuf                0      2253               RISE  1       
I__177/I                                                    GlobalMux                  0      2253               RISE  1       
I__177/O                                                    GlobalMux                  144    2398               RISE  1       
I__179/I                                                    ClkMux                     0      2398               RISE  1       
I__179/O                                                    ClkMux                     289    2687               RISE  1       
shifted_data_esr_2_LC_1_9_0/clk                             LogicCell40_SEQ_MODE_1000  0      2687               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
shifted_data_esr_2_LC_1_9_0/lcout         LogicCell40_SEQ_MODE_1000  506    3192               RISE  2       
I__144/I                                  Odrv4                      0      3192               RISE  1       
I__144/O                                  Odrv4                      328    3520               RISE  1       
I__146/I                                  LocalMux                   0      3520               RISE  1       
I__146/O                                  LocalMux                   309    3829               RISE  1       
I__147/I                                  InMux                      0      3829               RISE  1       
I__147/O                                  InMux                      243    4072               RISE  1       
parallel_out_obuf_RNO_2_LC_1_11_7/in0     LogicCell40_SEQ_MODE_0000  0      4072               RISE  1       
parallel_out_obuf_RNO_2_LC_1_11_7/lcout   LogicCell40_SEQ_MODE_0000  420    4492               RISE  1       
I__140/I                                  Odrv12                     0      4492               RISE  1       
I__140/O                                  Odrv12                     460    4952               RISE  1       
I__141/I                                  LocalMux                   0      4952               RISE  1       
I__141/O                                  LocalMux                   309    5260               RISE  1       
I__142/I                                  IoInMux                    0      5260               RISE  1       
I__142/O                                  IoInMux                    243    5503               RISE  1       
parallel_out_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5503               RISE  1       
parallel_out_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2094   7597               FALL  1       
parallel_out_obuf_2_iopad/DIN             IO_PAD                     0      7597               FALL  1       
parallel_out_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                     2088   9685               FALL  1       
parallel_out[2]                           sr16                       0      9685               FALL  1       

6.2.10::Path details for port: parallel_out[3]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : parallel_out[3]
Clock Port         : serdata_clock
Clock Reference    : sr16|serdata_clock:R
Clock to Out Delay : 9915


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              6723
---------------------------- ------
Clock To Out Delay             9915

Launch Clock Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
serdata_clock                                               sr16                       0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__176/I                                                    gio2CtrlBuf                0      2253               RISE  1       
I__176/O                                                    gio2CtrlBuf                0      2253               RISE  1       
I__177/I                                                    GlobalMux                  0      2253               RISE  1       
I__177/O                                                    GlobalMux                  144    2398               RISE  1       
I__179/I                                                    ClkMux                     0      2398               RISE  1       
I__179/O                                                    ClkMux                     289    2687               RISE  1       
shifted_data_esr_3_LC_1_9_2/clk                             LogicCell40_SEQ_MODE_1000  0      2687               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
shifted_data_esr_3_LC_1_9_2/lcout         LogicCell40_SEQ_MODE_1000  506    3192               RISE  2       
I__117/I                                  Odrv4                      0      3192               RISE  1       
I__117/O                                  Odrv4                      328    3520               RISE  1       
I__119/I                                  LocalMux                   0      3520               RISE  1       
I__119/O                                  LocalMux                   309    3829               RISE  1       
I__120/I                                  InMux                      0      3829               RISE  1       
I__120/O                                  InMux                      243    4072               RISE  1       
parallel_out_obuf_RNO_3_LC_1_7_0/in3      LogicCell40_SEQ_MODE_0000  0      4072               RISE  1       
parallel_out_obuf_RNO_3_LC_1_7_0/lcout    LogicCell40_SEQ_MODE_0000  295    4367               RISE  1       
I__76/I                                   Odrv4                      0      4367               RISE  1       
I__76/O                                   Odrv4                      328    4695               RISE  1       
I__77/I                                   Span4Mux_s3_h              0      4695               RISE  1       
I__77/O                                   Span4Mux_s3_h              217    4912               RISE  1       
I__78/I                                   IoSpan4Mux                 0      4912               RISE  1       
I__78/O                                   IoSpan4Mux                 269    5181               RISE  1       
I__79/I                                   LocalMux                   0      5181               RISE  1       
I__79/O                                   LocalMux                   309    5490               RISE  1       
I__80/I                                   IoInMux                    0      5490               RISE  1       
I__80/O                                   IoInMux                    243    5733               RISE  1       
parallel_out_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5733               RISE  1       
parallel_out_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2094   7827               FALL  1       
parallel_out_obuf_3_iopad/DIN             IO_PAD                     0      7827               FALL  1       
parallel_out_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                     2088   9915               FALL  1       
parallel_out[3]                           sr16                       0      9915               FALL  1       

6.2.11::Path details for port: parallel_out[4]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : parallel_out[4]
Clock Port         : serdata_clock
Clock Reference    : sr16|serdata_clock:R
Clock to Out Delay : 9869


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              6677
---------------------------- ------
Clock To Out Delay             9869

Launch Clock Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
serdata_clock                                               sr16                       0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__176/I                                                    gio2CtrlBuf                0      2253               RISE  1       
I__176/O                                                    gio2CtrlBuf                0      2253               RISE  1       
I__177/I                                                    GlobalMux                  0      2253               RISE  1       
I__177/O                                                    GlobalMux                  144    2398               RISE  1       
I__180/I                                                    ClkMux                     0      2398               RISE  1       
I__180/O                                                    ClkMux                     289    2687               RISE  1       
shifted_data_esr_4_LC_1_8_6/clk                             LogicCell40_SEQ_MODE_1000  0      2687               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
shifted_data_esr_4_LC_1_8_6/lcout         LogicCell40_SEQ_MODE_1000  506    3192               RISE  2       
I__126/I                                  Odrv4                      0      3192               RISE  1       
I__126/O                                  Odrv4                      328    3520               RISE  1       
I__128/I                                  LocalMux                   0      3520               RISE  1       
I__128/O                                  LocalMux                   309    3829               RISE  1       
I__129/I                                  InMux                      0      3829               RISE  1       
I__129/O                                  InMux                      243    4072               RISE  1       
parallel_out_obuf_RNO_4_LC_1_6_3/in0      LogicCell40_SEQ_MODE_0000  0      4072               RISE  1       
parallel_out_obuf_RNO_4_LC_1_6_3/lcout    LogicCell40_SEQ_MODE_0000  420    4492               RISE  1       
I__81/I                                   Odrv12                     0      4492               RISE  1       
I__81/O                                   Odrv12                     460    4952               RISE  1       
I__82/I                                   Span12Mux_s4_h             0      4952               RISE  1       
I__82/O                                   Span12Mux_s4_h             184    5135               RISE  1       
I__83/I                                   LocalMux                   0      5135               RISE  1       
I__83/O                                   LocalMux                   309    5444               RISE  1       
I__84/I                                   IoInMux                    0      5444               RISE  1       
I__84/O                                   IoInMux                    243    5687               RISE  1       
parallel_out_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5687               RISE  1       
parallel_out_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2094   7781               FALL  1       
parallel_out_obuf_4_iopad/DIN             IO_PAD                     0      7781               FALL  1       
parallel_out_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                     2088   9869               FALL  1       
parallel_out[4]                           sr16                       0      9869               FALL  1       

6.2.12::Path details for port: parallel_out[5]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : parallel_out[5]
Clock Port         : serdata_clock
Clock Reference    : sr16|serdata_clock:R
Clock to Out Delay : 9915


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              6723
---------------------------- ------
Clock To Out Delay             9915

Launch Clock Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
serdata_clock                                               sr16                       0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__176/I                                                    gio2CtrlBuf                0      2253               RISE  1       
I__176/O                                                    gio2CtrlBuf                0      2253               RISE  1       
I__177/I                                                    GlobalMux                  0      2253               RISE  1       
I__177/O                                                    GlobalMux                  144    2398               RISE  1       
I__180/I                                                    ClkMux                     0      2398               RISE  1       
I__180/O                                                    ClkMux                     289    2687               RISE  1       
shifted_data_esr_5_LC_1_8_7/clk                             LogicCell40_SEQ_MODE_1000  0      2687               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
shifted_data_esr_5_LC_1_8_7/lcout         LogicCell40_SEQ_MODE_1000  506    3192               RISE  2       
I__112/I                                  Odrv4                      0      3192               RISE  1       
I__112/O                                  Odrv4                      328    3520               RISE  1       
I__114/I                                  LocalMux                   0      3520               RISE  1       
I__114/O                                  LocalMux                   309    3829               RISE  1       
I__115/I                                  InMux                      0      3829               RISE  1       
I__115/O                                  InMux                      243    4072               RISE  1       
parallel_out_obuf_RNO_5_LC_1_6_0/in3      LogicCell40_SEQ_MODE_0000  0      4072               RISE  1       
parallel_out_obuf_RNO_5_LC_1_6_0/lcout    LogicCell40_SEQ_MODE_0000  295    4367               RISE  1       
I__85/I                                   Odrv4                      0      4367               RISE  1       
I__85/O                                   Odrv4                      328    4695               RISE  1       
I__86/I                                   Span4Mux_s3_h              0      4695               RISE  1       
I__86/O                                   Span4Mux_s3_h              217    4912               RISE  1       
I__87/I                                   IoSpan4Mux                 0      4912               RISE  1       
I__87/O                                   IoSpan4Mux                 269    5181               RISE  1       
I__88/I                                   LocalMux                   0      5181               RISE  1       
I__88/O                                   LocalMux                   309    5490               RISE  1       
I__89/I                                   IoInMux                    0      5490               RISE  1       
I__89/O                                   IoInMux                    243    5733               RISE  1       
parallel_out_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5733               RISE  1       
parallel_out_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2094   7827               FALL  1       
parallel_out_obuf_5_iopad/DIN             IO_PAD                     0      7827               FALL  1       
parallel_out_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                     2088   9915               FALL  1       
parallel_out[5]                           sr16                       0      9915               FALL  1       

6.2.13::Path details for port: parallel_out[6]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : parallel_out[6]
Clock Port         : serdata_clock
Clock Reference    : sr16|serdata_clock:R
Clock to Out Delay : 10079


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              6887
---------------------------- ------
Clock To Out Delay            10079

Launch Clock Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
serdata_clock                                               sr16                       0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__176/I                                                    gio2CtrlBuf                0      2253               RISE  1       
I__176/O                                                    gio2CtrlBuf                0      2253               RISE  1       
I__177/I                                                    GlobalMux                  0      2253               RISE  1       
I__177/O                                                    GlobalMux                  144    2398               RISE  1       
I__179/I                                                    ClkMux                     0      2398               RISE  1       
I__179/O                                                    ClkMux                     289    2687               RISE  1       
shifted_data_esr_6_LC_1_9_3/clk                             LogicCell40_SEQ_MODE_1000  0      2687               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
shifted_data_esr_6_LC_1_9_3/lcout         LogicCell40_SEQ_MODE_1000  506    3192               RISE  2       
I__107/I                                  Odrv12                     0      3192               RISE  1       
I__107/O                                  Odrv12                     460    3652               RISE  1       
I__109/I                                  LocalMux                   0      3652               RISE  1       
I__109/O                                  LocalMux                   309    3960               RISE  1       
I__110/I                                  InMux                      0      3960               RISE  1       
I__110/O                                  InMux                      243    4203               RISE  1       
parallel_out_obuf_RNO_6_LC_1_4_4/in3      LogicCell40_SEQ_MODE_0000  0      4203               RISE  1       
parallel_out_obuf_RNO_6_LC_1_4_4/lcout    LogicCell40_SEQ_MODE_0000  295    4499               RISE  1       
I__96/I                                   Odrv4                      0      4499               RISE  1       
I__96/O                                   Odrv4                      328    4827               RISE  1       
I__97/I                                   Span4Mux_v                 0      4827               RISE  1       
I__97/O                                   Span4Mux_v                 328    5155               RISE  1       
I__98/I                                   Span4Mux_s2_h              0      5155               RISE  1       
I__98/O                                   Span4Mux_s2_h              190    5345               RISE  1       
I__99/I                                   LocalMux                   0      5345               RISE  1       
I__99/O                                   LocalMux                   309    5654               RISE  1       
I__100/I                                  IoInMux                    0      5654               RISE  1       
I__100/O                                  IoInMux                    243    5897               RISE  1       
parallel_out_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5897               RISE  1       
parallel_out_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2094   7991               FALL  1       
parallel_out_obuf_6_iopad/DIN             IO_PAD                     0      7991               FALL  1       
parallel_out_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                     2088   10079              FALL  1       
parallel_out[6]                           sr16                       0      10079              FALL  1       

6.2.14::Path details for port: parallel_out[7]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : parallel_out[7]
Clock Port         : serdata_clock
Clock Reference    : sr16|serdata_clock:R
Clock to Out Delay : 10309


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              7117
---------------------------- ------
Clock To Out Delay            10309

Launch Clock Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
serdata_clock                                               sr16                       0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__176/I                                                    gio2CtrlBuf                0      2253               RISE  1       
I__176/O                                                    gio2CtrlBuf                0      2253               RISE  1       
I__177/I                                                    GlobalMux                  0      2253               RISE  1       
I__177/O                                                    GlobalMux                  144    2398               RISE  1       
I__179/I                                                    ClkMux                     0      2398               RISE  1       
I__179/O                                                    ClkMux                     289    2687               RISE  1       
shifted_data_esr_7_LC_1_9_4/clk                             LogicCell40_SEQ_MODE_1000  0      2687               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
shifted_data_esr_7_LC_1_9_4/lcout         LogicCell40_SEQ_MODE_1000  506    3192               RISE  2       
I__102/I                                  Odrv12                     0      3192               RISE  1       
I__102/O                                  Odrv12                     460    3652               RISE  1       
I__104/I                                  LocalMux                   0      3652               RISE  1       
I__104/O                                  LocalMux                   309    3960               RISE  1       
I__105/I                                  InMux                      0      3960               RISE  1       
I__105/O                                  InMux                      243    4203               RISE  1       
parallel_out_obuf_RNO_7_LC_1_4_5/in3      LogicCell40_SEQ_MODE_0000  0      4203               RISE  1       
parallel_out_obuf_RNO_7_LC_1_4_5/lcout    LogicCell40_SEQ_MODE_0000  295    4499               RISE  1       
I__90/I                                   Odrv4                      0      4499               RISE  1       
I__90/O                                   Odrv4                      328    4827               RISE  1       
I__91/I                                   Span4Mux_h                 0      4827               RISE  1       
I__91/O                                   Span4Mux_h                 282    5109               RISE  1       
I__92/I                                   Span4Mux_v                 0      5109               RISE  1       
I__92/O                                   Span4Mux_v                 328    5437               RISE  1       
I__93/I                                   Span4Mux_s0_h              0      5437               RISE  1       
I__93/O                                   Span4Mux_s0_h              138    5575               RISE  1       
I__94/I                                   LocalMux                   0      5575               RISE  1       
I__94/O                                   LocalMux                   309    5884               RISE  1       
I__95/I                                   IoInMux                    0      5884               RISE  1       
I__95/O                                   IoInMux                    243    6127               RISE  1       
parallel_out_obuf_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6127               RISE  1       
parallel_out_obuf_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2094   8221               FALL  1       
parallel_out_obuf_7_iopad/DIN             IO_PAD                     0      8221               FALL  1       
parallel_out_obuf_7_iopad/PACKAGEPIN:out  IO_PAD                     2088   10309              FALL  1       
parallel_out[7]                           sr16                       0      10309              FALL  1       

6.2.15::Path details for port: parallel_out[8]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : parallel_out[8]
Clock Port         : serdata_clock
Clock Reference    : sr16|serdata_clock:R
Clock to Out Delay : 10213


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              7021
---------------------------- ------
Clock To Out Delay            10213

Launch Clock Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
serdata_clock                                               sr16                       0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__176/I                                                    gio2CtrlBuf                0      2253               RISE  1       
I__176/O                                                    gio2CtrlBuf                0      2253               RISE  1       
I__177/I                                                    GlobalMux                  0      2253               RISE  1       
I__177/O                                                    GlobalMux                  144    2398               RISE  1       
I__179/I                                                    ClkMux                     0      2398               RISE  1       
I__179/O                                                    ClkMux                     289    2687               RISE  1       
shifted_data_esr_8_LC_1_9_5/clk                             LogicCell40_SEQ_MODE_1000  0      2687               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
shifted_data_esr_8_LC_1_9_5/lcout         LogicCell40_SEQ_MODE_1000  506    3192               RISE  2       
I__259/I                                  Odrv4                      0      3192               RISE  1       
I__259/O                                  Odrv4                      328    3520               RISE  1       
I__261/I                                  LocalMux                   0      3520               RISE  1       
I__261/O                                  LocalMux                   309    3829               RISE  1       
I__262/I                                  InMux                      0      3829               RISE  1       
I__262/O                                  InMux                      243    4072               RISE  1       
parallel_out_obuf_RNO_8_LC_1_12_5/in3     LogicCell40_SEQ_MODE_0000  0      4072               RISE  1       
parallel_out_obuf_RNO_8_LC_1_12_5/lcout   LogicCell40_SEQ_MODE_0000  295    4367               RISE  1       
I__253/I                                  Odrv4                      0      4367               RISE  1       
I__253/O                                  Odrv4                      328    4695               RISE  1       
I__254/I                                  Span4Mux_v                 0      4695               RISE  1       
I__254/O                                  Span4Mux_v                 328    5024               RISE  1       
I__255/I                                  Span4Mux_s2_h              0      5024               RISE  1       
I__255/O                                  Span4Mux_s2_h              190    5214               RISE  1       
I__256/I                                  LocalMux                   0      5214               RISE  1       
I__256/O                                  LocalMux                   309    5523               RISE  1       
I__257/I                                  IoInMux                    0      5523               RISE  1       
I__257/O                                  IoInMux                    243    5766               RISE  1       
parallel_out_obuf_8_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5766               RISE  1       
parallel_out_obuf_8_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2094   7860               FALL  1       
parallel_out_obuf_8_iopad/DIN             IO_PAD                     0      7860               FALL  1       
parallel_out_obuf_8_iopad/PACKAGEPIN:out  IO_PAD                     2353   10213              FALL  1       
parallel_out[8]                           sr16                       0      10213              FALL  1       

6.2.16::Path details for port: parallel_out[9]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : parallel_out[9]
Clock Port         : serdata_clock
Clock Reference    : sr16|serdata_clock:R
Clock to Out Delay : 10305


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              7113
---------------------------- ------
Clock To Out Delay            10305

Launch Clock Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
serdata_clock                                               sr16                       0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__176/I                                                    gio2CtrlBuf                0      2253               RISE  1       
I__176/O                                                    gio2CtrlBuf                0      2253               RISE  1       
I__177/I                                                    GlobalMux                  0      2253               RISE  1       
I__177/O                                                    GlobalMux                  144    2398               RISE  1       
I__178/I                                                    ClkMux                     0      2398               RISE  1       
I__178/O                                                    ClkMux                     289    2687               RISE  1       
shifted_data_esr_9_LC_1_10_1/clk                            LogicCell40_SEQ_MODE_1000  0      2687               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
shifted_data_esr_9_LC_1_10_1/lcout        LogicCell40_SEQ_MODE_1000  506    3192               RISE  2       
I__173/I                                  LocalMux                   0      3192               RISE  1       
I__173/O                                  LocalMux                   309    3501               RISE  1       
I__175/I                                  InMux                      0      3501               RISE  1       
I__175/O                                  InMux                      243    3744               RISE  1       
parallel_out_obuf_RNO_9_LC_1_11_1/in0     LogicCell40_SEQ_MODE_0000  0      3744               RISE  1       
parallel_out_obuf_RNO_9_LC_1_11_1/lcout   LogicCell40_SEQ_MODE_0000  420    4164               RISE  1       
I__166/I                                  Odrv4                      0      4164               RISE  1       
I__166/O                                  Odrv4                      328    4492               RISE  1       
I__167/I                                  Span4Mux_v                 0      4492               RISE  1       
I__167/O                                  Span4Mux_v                 328    4820               RISE  1       
I__168/I                                  Span4Mux_s3_h              0      4820               RISE  1       
I__168/O                                  Span4Mux_s3_h              217    5037               RISE  1       
I__169/I                                  IoSpan4Mux                 0      5037               RISE  1       
I__169/O                                  IoSpan4Mux                 269    5306               RISE  1       
I__170/I                                  LocalMux                   0      5306               RISE  1       
I__170/O                                  LocalMux                   309    5615               RISE  1       
I__171/I                                  IoInMux                    0      5615               RISE  1       
I__171/O                                  IoInMux                    243    5857               RISE  1       
parallel_out_obuf_9_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5857               RISE  1       
parallel_out_obuf_9_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2094   7952               FALL  1       
parallel_out_obuf_9_iopad/DIN             IO_PAD                     0      7952               FALL  1       
parallel_out_obuf_9_iopad/PACKAGEPIN:out  IO_PAD                     2353   10305              FALL  1       
parallel_out[9]                           sr16                       0      10305              FALL  1       

6.3::PI to PO Path Details              
--------------------------------------------------

6.3.1::Path details for port: parallel_out[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : parallel_out[0]
Input Port       : output_enable
Pad to Pad Delay : 8874

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
output_enable                             sr16                       0      0                  RISE  1       
output_enable_ibuf_iopad/PACKAGEPIN:in    IO_PAD                     0      0                  RISE  1       
output_enable_ibuf_iopad/DOUT             IO_PAD                     510    510                RISE  1       
output_enable_ibuf_preio/PADIN            PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
output_enable_ibuf_preio/DIN0             PRE_IO_PIN_TYPE_000001     578    1088               RISE  1       
I__225/I                                  Odrv4                      0      1088               RISE  1       
I__225/O                                  Odrv4                      328    1416               RISE  1       
I__226/I                                  Span4Mux_v                 0      1416               RISE  1       
I__226/O                                  Span4Mux_v                 328    1744               RISE  1       
I__227/I                                  Span4Mux_h                 0      1744               RISE  1       
I__227/O                                  Span4Mux_h                 282    2027               RISE  1       
I__229/I                                  Span4Mux_v                 0      2027               RISE  1       
I__229/O                                  Span4Mux_v                 328    2355               RISE  1       
I__234/I                                  LocalMux                   0      2355               RISE  1       
I__234/O                                  LocalMux                   309    2663               RISE  1       
I__241/I                                  InMux                      0      2663               RISE  1       
I__241/O                                  InMux                      243    2906               RISE  1       
parallel_out_obuf_RNO_0_LC_1_8_0/in0      LogicCell40_SEQ_MODE_0000  0      2906               RISE  1       
parallel_out_obuf_RNO_0_LC_1_8_0/lcout    LogicCell40_SEQ_MODE_0000  420    3326               RISE  1       
I__66/I                                   Odrv4                      0      3326               RISE  1       
I__66/O                                   Odrv4                      328    3655               RISE  1       
I__67/I                                   Span4Mux_s3_h              0      3655               RISE  1       
I__67/O                                   Span4Mux_s3_h              217    3871               RISE  1       
I__68/I                                   IoSpan4Mux                 0      3871               RISE  1       
I__68/O                                   IoSpan4Mux                 269    4141               RISE  1       
I__69/I                                   LocalMux                   0      4141               RISE  1       
I__69/O                                   LocalMux                   309    4449               RISE  1       
I__70/I                                   IoInMux                    0      4449               RISE  1       
I__70/O                                   IoInMux                    243    4692               RISE  1       
parallel_out_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4692               RISE  1       
parallel_out_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2094   6786               FALL  1       
parallel_out_obuf_0_iopad/DIN             IO_PAD                     0      6786               FALL  1       
parallel_out_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                     2088   8874               FALL  1       
parallel_out[0]                           sr16                       0      8874               FALL  1       

6.3.2::Path details for port: parallel_out[10]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : parallel_out[10]
Input Port       : output_enable
Pad to Pad Delay : 9343

Pad to Pad Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
output_enable                              sr16                       0      0                  RISE  1       
output_enable_ibuf_iopad/PACKAGEPIN:in     IO_PAD                     0      0                  RISE  1       
output_enable_ibuf_iopad/DOUT              IO_PAD                     510    510                RISE  1       
output_enable_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
output_enable_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001     578    1088               RISE  1       
I__225/I                                   Odrv4                      0      1088               RISE  1       
I__225/O                                   Odrv4                      328    1416               RISE  1       
I__226/I                                   Span4Mux_v                 0      1416               RISE  1       
I__226/O                                   Span4Mux_v                 328    1744               RISE  1       
I__227/I                                   Span4Mux_h                 0      1744               RISE  1       
I__227/O                                   Span4Mux_h                 282    2027               RISE  1       
I__229/I                                   Span4Mux_v                 0      2027               RISE  1       
I__229/O                                   Span4Mux_v                 328    2355               RISE  1       
I__236/I                                   Span4Mux_v                 0      2355               RISE  1       
I__236/O                                   Span4Mux_v                 328    2683               RISE  1       
I__243/I                                   LocalMux                   0      2683               RISE  1       
I__243/O                                   LocalMux                   309    2992               RISE  1       
I__248/I                                   InMux                      0      2992               RISE  1       
I__248/O                                   InMux                      243    3235               RISE  1       
parallel_out_obuf_RNO_10_LC_1_12_0/in3     LogicCell40_SEQ_MODE_0000  0      3235               RISE  1       
parallel_out_obuf_RNO_10_LC_1_12_0/lcout   LogicCell40_SEQ_MODE_0000  295    3530               RISE  1       
I__130/I                                   Odrv4                      0      3530               RISE  1       
I__130/O                                   Odrv4                      328    3858               RISE  1       
I__131/I                                   Span4Mux_s3_h              0      3858               RISE  1       
I__131/O                                   Span4Mux_s3_h              217    4075               RISE  1       
I__132/I                                   IoSpan4Mux                 0      4075               RISE  1       
I__132/O                                   IoSpan4Mux                 269    4344               RISE  1       
I__133/I                                   LocalMux                   0      4344               RISE  1       
I__133/O                                   LocalMux                   309    4653               RISE  1       
I__134/I                                   IoInMux                    0      4653               RISE  1       
I__134/O                                   IoInMux                    243    4896               RISE  1       
parallel_out_obuf_10_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4896               RISE  1       
parallel_out_obuf_10_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2094   6990               FALL  1       
parallel_out_obuf_10_iopad/DIN             IO_PAD                     0      6990               FALL  1       
parallel_out_obuf_10_iopad/PACKAGEPIN:out  IO_PAD                     2353   9343               FALL  1       
parallel_out[10]                           sr16                       0      9343               FALL  1       

6.3.3::Path details for port: parallel_out[11]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : parallel_out[11]
Input Port       : output_enable
Pad to Pad Delay : 9356

Pad to Pad Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
output_enable                              sr16                       0      0                  RISE  1       
output_enable_ibuf_iopad/PACKAGEPIN:in     IO_PAD                     0      0                  RISE  1       
output_enable_ibuf_iopad/DOUT              IO_PAD                     510    510                RISE  1       
output_enable_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
output_enable_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001     578    1088               RISE  1       
I__225/I                                   Odrv4                      0      1088               RISE  1       
I__225/O                                   Odrv4                      328    1416               RISE  1       
I__226/I                                   Span4Mux_v                 0      1416               RISE  1       
I__226/O                                   Span4Mux_v                 328    1744               RISE  1       
I__227/I                                   Span4Mux_h                 0      1744               RISE  1       
I__227/O                                   Span4Mux_h                 282    2027               RISE  1       
I__229/I                                   Span4Mux_v                 0      2027               RISE  1       
I__229/O                                   Span4Mux_v                 328    2355               RISE  1       
I__236/I                                   Span4Mux_v                 0      2355               RISE  1       
I__236/O                                   Span4Mux_v                 328    2683               RISE  1       
I__243/I                                   LocalMux                   0      2683               RISE  1       
I__243/O                                   LocalMux                   309    2992               RISE  1       
I__249/I                                   InMux                      0      2992               RISE  1       
I__249/O                                   InMux                      243    3235               RISE  1       
parallel_out_obuf_RNO_11_LC_1_12_6/in1     LogicCell40_SEQ_MODE_0000  0      3235               RISE  1       
parallel_out_obuf_RNO_11_LC_1_12_6/lcout   LogicCell40_SEQ_MODE_0000  374    3609               RISE  1       
I__215/I                                   Odrv4                      0      3609               RISE  1       
I__215/O                                   Odrv4                      328    3937               RISE  1       
I__216/I                                   Span4Mux_h                 0      3937               RISE  1       
I__216/O                                   Span4Mux_h                 282    4219               RISE  1       
I__217/I                                   Span4Mux_s0_h              0      4219               RISE  1       
I__217/O                                   Span4Mux_s0_h              138    4357               RISE  1       
I__218/I                                   LocalMux                   0      4357               RISE  1       
I__218/O                                   LocalMux                   309    4666               RISE  1       
I__219/I                                   IoInMux                    0      4666               RISE  1       
I__219/O                                   IoInMux                    243    4909               RISE  1       
parallel_out_obuf_11_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4909               RISE  1       
parallel_out_obuf_11_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2094   7003               FALL  1       
parallel_out_obuf_11_iopad/DIN             IO_PAD                     0      7003               FALL  1       
parallel_out_obuf_11_iopad/PACKAGEPIN:out  IO_PAD                     2353   9356               FALL  1       
parallel_out[11]                           sr16                       0      9356               FALL  1       

6.3.4::Path details for port: parallel_out[12]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : parallel_out[12]
Input Port       : output_enable
Pad to Pad Delay : 8907

Pad to Pad Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
output_enable                              sr16                       0      0                  RISE  1       
output_enable_ibuf_iopad/PACKAGEPIN:in     IO_PAD                     0      0                  RISE  1       
output_enable_ibuf_iopad/DOUT              IO_PAD                     510    510                RISE  1       
output_enable_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
output_enable_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001     578    1088               RISE  1       
I__225/I                                   Odrv4                      0      1088               RISE  1       
I__225/O                                   Odrv4                      328    1416               RISE  1       
I__226/I                                   Span4Mux_v                 0      1416               RISE  1       
I__226/O                                   Span4Mux_v                 328    1744               RISE  1       
I__227/I                                   Span4Mux_h                 0      1744               RISE  1       
I__227/O                                   Span4Mux_h                 282    2027               RISE  1       
I__229/I                                   Span4Mux_v                 0      2027               RISE  1       
I__229/O                                   Span4Mux_v                 328    2355               RISE  1       
I__236/I                                   Span4Mux_v                 0      2355               RISE  1       
I__236/O                                   Span4Mux_v                 328    2683               RISE  1       
I__243/I                                   LocalMux                   0      2683               RISE  1       
I__243/O                                   LocalMux                   309    2992               RISE  1       
I__250/I                                   InMux                      0      2992               RISE  1       
I__250/O                                   InMux                      243    3235               RISE  1       
parallel_out_obuf_RNO_12_LC_1_12_2/in3     LogicCell40_SEQ_MODE_0000  0      3235               RISE  1       
parallel_out_obuf_RNO_12_LC_1_12_2/lcout   LogicCell40_SEQ_MODE_0000  295    3530               RISE  1       
I__269/I                                   Odrv12                     0      3530               RISE  1       
I__269/O                                   Odrv12                     460    3990               RISE  1       
I__270/I                                   Span12Mux_s4_h             0      3990               RISE  1       
I__270/O                                   Span12Mux_s4_h             184    4173               RISE  1       
I__271/I                                   LocalMux                   0      4173               RISE  1       
I__271/O                                   LocalMux                   309    4482               RISE  1       
I__272/I                                   IoInMux                    0      4482               RISE  1       
I__272/O                                   IoInMux                    243    4725               RISE  1       
parallel_out_obuf_12_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4725               RISE  1       
parallel_out_obuf_12_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2094   6819               FALL  1       
parallel_out_obuf_12_iopad/DIN             IO_PAD                     0      6819               FALL  1       
parallel_out_obuf_12_iopad/PACKAGEPIN:out  IO_PAD                     2088   8907               FALL  1       
parallel_out[12]                           sr16                       0      8907               FALL  1       

6.3.5::Path details for port: parallel_out[13]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : parallel_out[13]
Input Port       : output_enable
Pad to Pad Delay : 9137

Pad to Pad Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
output_enable                              sr16                       0      0                  RISE  1       
output_enable_ibuf_iopad/PACKAGEPIN:in     IO_PAD                     0      0                  RISE  1       
output_enable_ibuf_iopad/DOUT              IO_PAD                     510    510                RISE  1       
output_enable_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
output_enable_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001     578    1088               RISE  1       
I__225/I                                   Odrv4                      0      1088               RISE  1       
I__225/O                                   Odrv4                      328    1416               RISE  1       
I__226/I                                   Span4Mux_v                 0      1416               RISE  1       
I__226/O                                   Span4Mux_v                 328    1744               RISE  1       
I__227/I                                   Span4Mux_h                 0      1744               RISE  1       
I__227/O                                   Span4Mux_h                 282    2027               RISE  1       
I__229/I                                   Span4Mux_v                 0      2027               RISE  1       
I__229/O                                   Span4Mux_v                 328    2355               RISE  1       
I__235/I                                   Span4Mux_v                 0      2355               RISE  1       
I__235/O                                   Span4Mux_v                 328    2683               RISE  1       
I__242/I                                   LocalMux                   0      2683               RISE  1       
I__242/O                                   LocalMux                   309    2992               RISE  1       
I__244/I                                   InMux                      0      2992               RISE  1       
I__244/O                                   InMux                      243    3235               RISE  1       
parallel_out_obuf_RNO_13_LC_1_11_2/in0     LogicCell40_SEQ_MODE_0000  0      3235               RISE  1       
parallel_out_obuf_RNO_13_LC_1_11_2/lcout   LogicCell40_SEQ_MODE_0000  420    3655               RISE  1       
I__157/I                                   Odrv4                      0      3655               RISE  1       
I__157/O                                   Odrv4                      328    3983               RISE  1       
I__158/I                                   Span4Mux_h                 0      3983               RISE  1       
I__158/O                                   Span4Mux_h                 282    4265               RISE  1       
I__159/I                                   Span4Mux_s0_h              0      4265               RISE  1       
I__159/O                                   Span4Mux_s0_h              138    4403               RISE  1       
I__160/I                                   LocalMux                   0      4403               RISE  1       
I__160/O                                   LocalMux                   309    4712               RISE  1       
I__161/I                                   IoInMux                    0      4712               RISE  1       
I__161/O                                   IoInMux                    243    4955               RISE  1       
parallel_out_obuf_13_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4955               RISE  1       
parallel_out_obuf_13_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2094   7049               FALL  1       
parallel_out_obuf_13_iopad/DIN             IO_PAD                     0      7049               FALL  1       
parallel_out_obuf_13_iopad/PACKAGEPIN:out  IO_PAD                     2088   9137               FALL  1       
parallel_out[13]                           sr16                       0      9137               FALL  1       

6.3.6::Path details for port: parallel_out[14]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : parallel_out[14]
Input Port       : output_enable
Pad to Pad Delay : 9176

Pad to Pad Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
output_enable                              sr16                       0      0                  RISE  1       
output_enable_ibuf_iopad/PACKAGEPIN:in     IO_PAD                     0      0                  RISE  1       
output_enable_ibuf_iopad/DOUT              IO_PAD                     510    510                RISE  1       
output_enable_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
output_enable_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001     578    1088               RISE  1       
I__225/I                                   Odrv4                      0      1088               RISE  1       
I__225/O                                   Odrv4                      328    1416               RISE  1       
I__226/I                                   Span4Mux_v                 0      1416               RISE  1       
I__226/O                                   Span4Mux_v                 328    1744               RISE  1       
I__227/I                                   Span4Mux_h                 0      1744               RISE  1       
I__227/O                                   Span4Mux_h                 282    2027               RISE  1       
I__229/I                                   Span4Mux_v                 0      2027               RISE  1       
I__229/O                                   Span4Mux_v                 328    2355               RISE  1       
I__235/I                                   Span4Mux_v                 0      2355               RISE  1       
I__235/O                                   Span4Mux_v                 328    2683               RISE  1       
I__242/I                                   LocalMux                   0      2683               RISE  1       
I__242/O                                   LocalMux                   309    2992               RISE  1       
I__245/I                                   InMux                      0      2992               RISE  1       
I__245/O                                   InMux                      243    3235               RISE  1       
parallel_out_obuf_RNO_14_LC_1_11_4/in0     LogicCell40_SEQ_MODE_0000  0      3235               RISE  1       
parallel_out_obuf_RNO_14_LC_1_11_4/lcout   LogicCell40_SEQ_MODE_0000  420    3655               RISE  1       
I__148/I                                   Odrv4                      0      3655               RISE  1       
I__148/O                                   Odrv4                      328    3983               RISE  1       
I__149/I                                   Span4Mux_s2_h              0      3983               RISE  1       
I__149/O                                   Span4Mux_s2_h              190    4173               RISE  1       
I__150/I                                   IoSpan4Mux                 0      4173               RISE  1       
I__150/O                                   IoSpan4Mux                 269    4443               RISE  1       
I__151/I                                   LocalMux                   0      4443               RISE  1       
I__151/O                                   LocalMux                   309    4751               RISE  1       
I__152/I                                   IoInMux                    0      4751               RISE  1       
I__152/O                                   IoInMux                    243    4994               RISE  1       
parallel_out_obuf_14_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4994               RISE  1       
parallel_out_obuf_14_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2094   7088               FALL  1       
parallel_out_obuf_14_iopad/DIN             IO_PAD                     0      7088               FALL  1       
parallel_out_obuf_14_iopad/PACKAGEPIN:out  IO_PAD                     2088   9176               FALL  1       
parallel_out[14]                           sr16                       0      9176               FALL  1       

6.3.7::Path details for port: parallel_out[15]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : parallel_out[15]
Input Port       : output_enable
Pad to Pad Delay : 8723

Pad to Pad Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
output_enable                              sr16                       0      0                  RISE  1       
output_enable_ibuf_iopad/PACKAGEPIN:in     IO_PAD                     0      0                  RISE  1       
output_enable_ibuf_iopad/DOUT              IO_PAD                     510    510                RISE  1       
output_enable_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
output_enable_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001     578    1088               RISE  1       
I__225/I                                   Odrv4                      0      1088               RISE  1       
I__225/O                                   Odrv4                      328    1416               RISE  1       
I__226/I                                   Span4Mux_v                 0      1416               RISE  1       
I__226/O                                   Span4Mux_v                 328    1744               RISE  1       
I__227/I                                   Span4Mux_h                 0      1744               RISE  1       
I__227/O                                   Span4Mux_h                 282    2027               RISE  1       
I__229/I                                   Span4Mux_v                 0      2027               RISE  1       
I__229/O                                   Span4Mux_v                 328    2355               RISE  1       
I__236/I                                   Span4Mux_v                 0      2355               RISE  1       
I__236/O                                   Span4Mux_v                 328    2683               RISE  1       
I__243/I                                   LocalMux                   0      2683               RISE  1       
I__243/O                                   LocalMux                   309    2992               RISE  1       
I__251/I                                   InMux                      0      2992               RISE  1       
I__251/O                                   InMux                      243    3235               RISE  1       
parallel_out_obuf_RNO_15_LC_1_12_4/in3     LogicCell40_SEQ_MODE_0000  0      3235               RISE  1       
parallel_out_obuf_RNO_15_LC_1_12_4/lcout   LogicCell40_SEQ_MODE_0000  295    3530               RISE  1       
I__263/I                                   Odrv12                     0      3530               RISE  1       
I__263/O                                   Odrv12                     460    3990               RISE  1       
I__264/I                                   LocalMux                   0      3990               RISE  1       
I__264/O                                   LocalMux                   309    4298               RISE  1       
I__265/I                                   IoInMux                    0      4298               RISE  1       
I__265/O                                   IoInMux                    243    4541               RISE  1       
parallel_out_obuf_15_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4541               RISE  1       
parallel_out_obuf_15_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2094   6635               FALL  1       
parallel_out_obuf_15_iopad/DIN             IO_PAD                     0      6635               FALL  1       
parallel_out_obuf_15_iopad/PACKAGEPIN:out  IO_PAD                     2088   8723               FALL  1       
parallel_out[15]                           sr16                       0      8723               FALL  1       

6.3.8::Path details for port: parallel_out[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : parallel_out[1]
Input Port       : output_enable
Pad to Pad Delay : 8828

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
output_enable                             sr16                       0      0                  RISE  1       
output_enable_ibuf_iopad/PACKAGEPIN:in    IO_PAD                     0      0                  RISE  1       
output_enable_ibuf_iopad/DOUT             IO_PAD                     510    510                RISE  1       
output_enable_ibuf_preio/PADIN            PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
output_enable_ibuf_preio/DIN0             PRE_IO_PIN_TYPE_000001     578    1088               RISE  1       
I__225/I                                  Odrv4                      0      1088               RISE  1       
I__225/O                                  Odrv4                      328    1416               RISE  1       
I__226/I                                  Span4Mux_v                 0      1416               RISE  1       
I__226/O                                  Span4Mux_v                 328    1744               RISE  1       
I__227/I                                  Span4Mux_h                 0      1744               RISE  1       
I__227/O                                  Span4Mux_h                 282    2027               RISE  1       
I__229/I                                  Span4Mux_v                 0      2027               RISE  1       
I__229/O                                  Span4Mux_v                 328    2355               RISE  1       
I__233/I                                  LocalMux                   0      2355               RISE  1       
I__233/O                                  LocalMux                   309    2663               RISE  1       
I__239/I                                  InMux                      0      2663               RISE  1       
I__239/O                                  InMux                      243    2906               RISE  1       
parallel_out_obuf_RNO_1_LC_1_7_1/in1      LogicCell40_SEQ_MODE_0000  0      2906               RISE  1       
parallel_out_obuf_RNO_1_LC_1_7_1/lcout    LogicCell40_SEQ_MODE_0000  374    3280               RISE  1       
I__71/I                                   Odrv4                      0      3280               RISE  1       
I__71/O                                   Odrv4                      328    3609               RISE  1       
I__72/I                                   Span4Mux_s3_h              0      3609               RISE  1       
I__72/O                                   Span4Mux_s3_h              217    3825               RISE  1       
I__73/I                                   IoSpan4Mux                 0      3825               RISE  1       
I__73/O                                   IoSpan4Mux                 269    4095               RISE  1       
I__74/I                                   LocalMux                   0      4095               RISE  1       
I__74/O                                   LocalMux                   309    4403               RISE  1       
I__75/I                                   IoInMux                    0      4403               RISE  1       
I__75/O                                   IoInMux                    243    4646               RISE  1       
parallel_out_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4646               RISE  1       
parallel_out_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2094   6740               FALL  1       
parallel_out_obuf_1_iopad/DIN             IO_PAD                     0      6740               FALL  1       
parallel_out_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                     2088   8828               FALL  1       
parallel_out[1]                           sr16                       0      8828               FALL  1       

6.3.9::Path details for port: parallel_out[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : parallel_out[2]
Input Port       : output_enable
Pad to Pad Delay : 8723

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
output_enable                             sr16                       0      0                  RISE  1       
output_enable_ibuf_iopad/PACKAGEPIN:in    IO_PAD                     0      0                  RISE  1       
output_enable_ibuf_iopad/DOUT             IO_PAD                     510    510                RISE  1       
output_enable_ibuf_preio/PADIN            PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
output_enable_ibuf_preio/DIN0             PRE_IO_PIN_TYPE_000001     578    1088               RISE  1       
I__225/I                                  Odrv4                      0      1088               RISE  1       
I__225/O                                  Odrv4                      328    1416               RISE  1       
I__226/I                                  Span4Mux_v                 0      1416               RISE  1       
I__226/O                                  Span4Mux_v                 328    1744               RISE  1       
I__227/I                                  Span4Mux_h                 0      1744               RISE  1       
I__227/O                                  Span4Mux_h                 282    2027               RISE  1       
I__229/I                                  Span4Mux_v                 0      2027               RISE  1       
I__229/O                                  Span4Mux_v                 328    2355               RISE  1       
I__235/I                                  Span4Mux_v                 0      2355               RISE  1       
I__235/O                                  Span4Mux_v                 328    2683               RISE  1       
I__242/I                                  LocalMux                   0      2683               RISE  1       
I__242/O                                  LocalMux                   309    2992               RISE  1       
I__246/I                                  InMux                      0      2992               RISE  1       
I__246/O                                  InMux                      243    3235               RISE  1       
parallel_out_obuf_RNO_2_LC_1_11_7/in3     LogicCell40_SEQ_MODE_0000  0      3235               RISE  1       
parallel_out_obuf_RNO_2_LC_1_11_7/lcout   LogicCell40_SEQ_MODE_0000  295    3530               RISE  1       
I__140/I                                  Odrv12                     0      3530               RISE  1       
I__140/O                                  Odrv12                     460    3990               RISE  1       
I__141/I                                  LocalMux                   0      3990               RISE  1       
I__141/O                                  LocalMux                   309    4298               RISE  1       
I__142/I                                  IoInMux                    0      4298               RISE  1       
I__142/O                                  IoInMux                    243    4541               RISE  1       
parallel_out_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4541               RISE  1       
parallel_out_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2094   6635               FALL  1       
parallel_out_obuf_2_iopad/DIN             IO_PAD                     0      6635               FALL  1       
parallel_out_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                     2088   8723               FALL  1       
parallel_out[2]                           sr16                       0      8723               FALL  1       

6.3.10::Path details for port: parallel_out[3]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : parallel_out[3]
Input Port       : output_enable
Pad to Pad Delay : 8874

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
output_enable                             sr16                       0      0                  RISE  1       
output_enable_ibuf_iopad/PACKAGEPIN:in    IO_PAD                     0      0                  RISE  1       
output_enable_ibuf_iopad/DOUT             IO_PAD                     510    510                RISE  1       
output_enable_ibuf_preio/PADIN            PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
output_enable_ibuf_preio/DIN0             PRE_IO_PIN_TYPE_000001     578    1088               RISE  1       
I__225/I                                  Odrv4                      0      1088               RISE  1       
I__225/O                                  Odrv4                      328    1416               RISE  1       
I__226/I                                  Span4Mux_v                 0      1416               RISE  1       
I__226/O                                  Span4Mux_v                 328    1744               RISE  1       
I__227/I                                  Span4Mux_h                 0      1744               RISE  1       
I__227/O                                  Span4Mux_h                 282    2027               RISE  1       
I__229/I                                  Span4Mux_v                 0      2027               RISE  1       
I__229/O                                  Span4Mux_v                 328    2355               RISE  1       
I__233/I                                  LocalMux                   0      2355               RISE  1       
I__233/O                                  LocalMux                   309    2663               RISE  1       
I__240/I                                  InMux                      0      2663               RISE  1       
I__240/O                                  InMux                      243    2906               RISE  1       
parallel_out_obuf_RNO_3_LC_1_7_0/in0      LogicCell40_SEQ_MODE_0000  0      2906               RISE  1       
parallel_out_obuf_RNO_3_LC_1_7_0/lcout    LogicCell40_SEQ_MODE_0000  420    3326               RISE  1       
I__76/I                                   Odrv4                      0      3326               RISE  1       
I__76/O                                   Odrv4                      328    3655               RISE  1       
I__77/I                                   Span4Mux_s3_h              0      3655               RISE  1       
I__77/O                                   Span4Mux_s3_h              217    3871               RISE  1       
I__78/I                                   IoSpan4Mux                 0      3871               RISE  1       
I__78/O                                   IoSpan4Mux                 269    4141               RISE  1       
I__79/I                                   LocalMux                   0      4141               RISE  1       
I__79/O                                   LocalMux                   309    4449               RISE  1       
I__80/I                                   IoInMux                    0      4449               RISE  1       
I__80/O                                   IoInMux                    243    4692               RISE  1       
parallel_out_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4692               RISE  1       
parallel_out_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2094   6786               FALL  1       
parallel_out_obuf_3_iopad/DIN             IO_PAD                     0      6786               FALL  1       
parallel_out_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                     2088   8874               FALL  1       
parallel_out[3]                           sr16                       0      8874               FALL  1       

6.3.11::Path details for port: parallel_out[4]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : parallel_out[4]
Input Port       : output_enable
Pad to Pad Delay : 8579

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
output_enable                             sr16                       0      0                  RISE  1       
output_enable_ibuf_iopad/PACKAGEPIN:in    IO_PAD                     0      0                  RISE  1       
output_enable_ibuf_iopad/DOUT             IO_PAD                     510    510                RISE  1       
output_enable_ibuf_preio/PADIN            PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
output_enable_ibuf_preio/DIN0             PRE_IO_PIN_TYPE_000001     578    1088               RISE  1       
I__225/I                                  Odrv4                      0      1088               RISE  1       
I__225/O                                  Odrv4                      328    1416               RISE  1       
I__226/I                                  Span4Mux_v                 0      1416               RISE  1       
I__226/O                                  Span4Mux_v                 328    1744               RISE  1       
I__227/I                                  Span4Mux_h                 0      1744               RISE  1       
I__227/O                                  Span4Mux_h                 282    2027               RISE  1       
I__229/I                                  Span4Mux_v                 0      2027               RISE  1       
I__229/O                                  Span4Mux_v                 328    2355               RISE  1       
I__232/I                                  LocalMux                   0      2355               RISE  1       
I__232/O                                  LocalMux                   309    2663               RISE  1       
I__237/I                                  InMux                      0      2663               RISE  1       
I__237/O                                  InMux                      243    2906               RISE  1       
parallel_out_obuf_RNO_4_LC_1_6_3/in3      LogicCell40_SEQ_MODE_0000  0      2906               RISE  1       
parallel_out_obuf_RNO_4_LC_1_6_3/lcout    LogicCell40_SEQ_MODE_0000  295    3202               RISE  1       
I__81/I                                   Odrv12                     0      3202               RISE  1       
I__81/O                                   Odrv12                     460    3661               RISE  1       
I__82/I                                   Span12Mux_s4_h             0      3661               RISE  1       
I__82/O                                   Span12Mux_s4_h             184    3845               RISE  1       
I__83/I                                   LocalMux                   0      3845               RISE  1       
I__83/O                                   LocalMux                   309    4154               RISE  1       
I__84/I                                   IoInMux                    0      4154               RISE  1       
I__84/O                                   IoInMux                    243    4397               RISE  1       
parallel_out_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4397               RISE  1       
parallel_out_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2094   6491               FALL  1       
parallel_out_obuf_4_iopad/DIN             IO_PAD                     0      6491               FALL  1       
parallel_out_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                     2088   8579               FALL  1       
parallel_out[4]                           sr16                       0      8579               FALL  1       

6.3.12::Path details for port: parallel_out[5]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : parallel_out[5]
Input Port       : output_enable
Pad to Pad Delay : 8874

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
output_enable                             sr16                       0      0                  RISE  1       
output_enable_ibuf_iopad/PACKAGEPIN:in    IO_PAD                     0      0                  RISE  1       
output_enable_ibuf_iopad/DOUT             IO_PAD                     510    510                RISE  1       
output_enable_ibuf_preio/PADIN            PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
output_enable_ibuf_preio/DIN0             PRE_IO_PIN_TYPE_000001     578    1088               RISE  1       
I__225/I                                  Odrv4                      0      1088               RISE  1       
I__225/O                                  Odrv4                      328    1416               RISE  1       
I__226/I                                  Span4Mux_v                 0      1416               RISE  1       
I__226/O                                  Span4Mux_v                 328    1744               RISE  1       
I__227/I                                  Span4Mux_h                 0      1744               RISE  1       
I__227/O                                  Span4Mux_h                 282    2027               RISE  1       
I__229/I                                  Span4Mux_v                 0      2027               RISE  1       
I__229/O                                  Span4Mux_v                 328    2355               RISE  1       
I__232/I                                  LocalMux                   0      2355               RISE  1       
I__232/O                                  LocalMux                   309    2663               RISE  1       
I__238/I                                  InMux                      0      2663               RISE  1       
I__238/O                                  InMux                      243    2906               RISE  1       
parallel_out_obuf_RNO_5_LC_1_6_0/in0      LogicCell40_SEQ_MODE_0000  0      2906               RISE  1       
parallel_out_obuf_RNO_5_LC_1_6_0/lcout    LogicCell40_SEQ_MODE_0000  420    3326               RISE  1       
I__85/I                                   Odrv4                      0      3326               RISE  1       
I__85/O                                   Odrv4                      328    3655               RISE  1       
I__86/I                                   Span4Mux_s3_h              0      3655               RISE  1       
I__86/O                                   Span4Mux_s3_h              217    3871               RISE  1       
I__87/I                                   IoSpan4Mux                 0      3871               RISE  1       
I__87/O                                   IoSpan4Mux                 269    4141               RISE  1       
I__88/I                                   LocalMux                   0      4141               RISE  1       
I__88/O                                   LocalMux                   309    4449               RISE  1       
I__89/I                                   IoInMux                    0      4449               RISE  1       
I__89/O                                   IoInMux                    243    4692               RISE  1       
parallel_out_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4692               RISE  1       
parallel_out_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2094   6786               FALL  1       
parallel_out_obuf_5_iopad/DIN             IO_PAD                     0      6786               FALL  1       
parallel_out_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                     2088   8874               FALL  1       
parallel_out[5]                           sr16                       0      8874               FALL  1       

6.3.13::Path details for port: parallel_out[6]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : parallel_out[6]
Input Port       : output_enable
Pad to Pad Delay : 8579

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
output_enable                             sr16                       0      0                  RISE  1       
output_enable_ibuf_iopad/PACKAGEPIN:in    IO_PAD                     0      0                  RISE  1       
output_enable_ibuf_iopad/DOUT             IO_PAD                     510    510                RISE  1       
output_enable_ibuf_preio/PADIN            PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
output_enable_ibuf_preio/DIN0             PRE_IO_PIN_TYPE_000001     578    1088               RISE  1       
I__225/I                                  Odrv4                      0      1088               RISE  1       
I__225/O                                  Odrv4                      328    1416               RISE  1       
I__226/I                                  Span4Mux_v                 0      1416               RISE  1       
I__226/O                                  Span4Mux_v                 328    1744               RISE  1       
I__227/I                                  Span4Mux_h                 0      1744               RISE  1       
I__227/O                                  Span4Mux_h                 282    2027               RISE  1       
I__228/I                                  LocalMux                   0      2027               RISE  1       
I__228/O                                  LocalMux                   309    2335               RISE  1       
I__230/I                                  InMux                      0      2335               RISE  1       
I__230/O                                  InMux                      243    2578               RISE  1       
parallel_out_obuf_RNO_6_LC_1_4_4/in0      LogicCell40_SEQ_MODE_0000  0      2578               RISE  1       
parallel_out_obuf_RNO_6_LC_1_4_4/lcout    LogicCell40_SEQ_MODE_0000  420    2998               RISE  1       
I__96/I                                   Odrv4                      0      2998               RISE  1       
I__96/O                                   Odrv4                      328    3326               RISE  1       
I__97/I                                   Span4Mux_v                 0      3326               RISE  1       
I__97/O                                   Span4Mux_v                 328    3655               RISE  1       
I__98/I                                   Span4Mux_s2_h              0      3655               RISE  1       
I__98/O                                   Span4Mux_s2_h              190    3845               RISE  1       
I__99/I                                   LocalMux                   0      3845               RISE  1       
I__99/O                                   LocalMux                   309    4154               RISE  1       
I__100/I                                  IoInMux                    0      4154               RISE  1       
I__100/O                                  IoInMux                    243    4397               RISE  1       
parallel_out_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4397               RISE  1       
parallel_out_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2094   6491               FALL  1       
parallel_out_obuf_6_iopad/DIN             IO_PAD                     0      6491               FALL  1       
parallel_out_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                     2088   8579               FALL  1       
parallel_out[6]                           sr16                       0      8579               FALL  1       

6.3.14::Path details for port: parallel_out[7]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : parallel_out[7]
Input Port       : output_enable
Pad to Pad Delay : 8763

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
output_enable                             sr16                       0      0                  RISE  1       
output_enable_ibuf_iopad/PACKAGEPIN:in    IO_PAD                     0      0                  RISE  1       
output_enable_ibuf_iopad/DOUT             IO_PAD                     510    510                RISE  1       
output_enable_ibuf_preio/PADIN            PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
output_enable_ibuf_preio/DIN0             PRE_IO_PIN_TYPE_000001     578    1088               RISE  1       
I__225/I                                  Odrv4                      0      1088               RISE  1       
I__225/O                                  Odrv4                      328    1416               RISE  1       
I__226/I                                  Span4Mux_v                 0      1416               RISE  1       
I__226/O                                  Span4Mux_v                 328    1744               RISE  1       
I__227/I                                  Span4Mux_h                 0      1744               RISE  1       
I__227/O                                  Span4Mux_h                 282    2027               RISE  1       
I__228/I                                  LocalMux                   0      2027               RISE  1       
I__228/O                                  LocalMux                   309    2335               RISE  1       
I__231/I                                  InMux                      0      2335               RISE  1       
I__231/O                                  InMux                      243    2578               RISE  1       
parallel_out_obuf_RNO_7_LC_1_4_5/in1      LogicCell40_SEQ_MODE_0000  0      2578               RISE  1       
parallel_out_obuf_RNO_7_LC_1_4_5/lcout    LogicCell40_SEQ_MODE_0000  374    2952               RISE  1       
I__90/I                                   Odrv4                      0      2952               RISE  1       
I__90/O                                   Odrv4                      328    3280               RISE  1       
I__91/I                                   Span4Mux_h                 0      3280               RISE  1       
I__91/O                                   Span4Mux_h                 282    3563               RISE  1       
I__92/I                                   Span4Mux_v                 0      3563               RISE  1       
I__92/O                                   Span4Mux_v                 328    3891               RISE  1       
I__93/I                                   Span4Mux_s0_h              0      3891               RISE  1       
I__93/O                                   Span4Mux_s0_h              138    4029               RISE  1       
I__94/I                                   LocalMux                   0      4029               RISE  1       
I__94/O                                   LocalMux                   309    4337               RISE  1       
I__95/I                                   IoInMux                    0      4337               RISE  1       
I__95/O                                   IoInMux                    243    4580               RISE  1       
parallel_out_obuf_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4580               RISE  1       
parallel_out_obuf_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2094   6675               FALL  1       
parallel_out_obuf_7_iopad/DIN             IO_PAD                     0      6675               FALL  1       
parallel_out_obuf_7_iopad/PACKAGEPIN:out  IO_PAD                     2088   8763               FALL  1       
parallel_out[7]                           sr16                       0      8763               FALL  1       

6.3.15::Path details for port: parallel_out[8]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : parallel_out[8]
Input Port       : output_enable
Pad to Pad Delay : 9501

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
output_enable                             sr16                       0      0                  RISE  1       
output_enable_ibuf_iopad/PACKAGEPIN:in    IO_PAD                     0      0                  RISE  1       
output_enable_ibuf_iopad/DOUT             IO_PAD                     510    510                RISE  1       
output_enable_ibuf_preio/PADIN            PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
output_enable_ibuf_preio/DIN0             PRE_IO_PIN_TYPE_000001     578    1088               RISE  1       
I__225/I                                  Odrv4                      0      1088               RISE  1       
I__225/O                                  Odrv4                      328    1416               RISE  1       
I__226/I                                  Span4Mux_v                 0      1416               RISE  1       
I__226/O                                  Span4Mux_v                 328    1744               RISE  1       
I__227/I                                  Span4Mux_h                 0      1744               RISE  1       
I__227/O                                  Span4Mux_h                 282    2027               RISE  1       
I__229/I                                  Span4Mux_v                 0      2027               RISE  1       
I__229/O                                  Span4Mux_v                 328    2355               RISE  1       
I__236/I                                  Span4Mux_v                 0      2355               RISE  1       
I__236/O                                  Span4Mux_v                 328    2683               RISE  1       
I__243/I                                  LocalMux                   0      2683               RISE  1       
I__243/O                                  LocalMux                   309    2992               RISE  1       
I__252/I                                  InMux                      0      2992               RISE  1       
I__252/O                                  InMux                      243    3235               RISE  1       
parallel_out_obuf_RNO_8_LC_1_12_5/in0     LogicCell40_SEQ_MODE_0000  0      3235               RISE  1       
parallel_out_obuf_RNO_8_LC_1_12_5/lcout   LogicCell40_SEQ_MODE_0000  420    3655               RISE  1       
I__253/I                                  Odrv4                      0      3655               RISE  1       
I__253/O                                  Odrv4                      328    3983               RISE  1       
I__254/I                                  Span4Mux_v                 0      3983               RISE  1       
I__254/O                                  Span4Mux_v                 328    4311               RISE  1       
I__255/I                                  Span4Mux_s2_h              0      4311               RISE  1       
I__255/O                                  Span4Mux_s2_h              190    4502               RISE  1       
I__256/I                                  LocalMux                   0      4502               RISE  1       
I__256/O                                  LocalMux                   309    4810               RISE  1       
I__257/I                                  IoInMux                    0      4810               RISE  1       
I__257/O                                  IoInMux                    243    5053               RISE  1       
parallel_out_obuf_8_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5053               RISE  1       
parallel_out_obuf_8_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2094   7147               FALL  1       
parallel_out_obuf_8_iopad/DIN             IO_PAD                     0      7147               FALL  1       
parallel_out_obuf_8_iopad/PACKAGEPIN:out  IO_PAD                     2353   9501               FALL  1       
parallel_out[8]                           sr16                       0      9501               FALL  1       

6.3.16::Path details for port: parallel_out[9]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : parallel_out[9]
Input Port       : output_enable
Pad to Pad Delay : 9671

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
output_enable                             sr16                       0      0                  RISE  1       
output_enable_ibuf_iopad/PACKAGEPIN:in    IO_PAD                     0      0                  RISE  1       
output_enable_ibuf_iopad/DOUT             IO_PAD                     510    510                RISE  1       
output_enable_ibuf_preio/PADIN            PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
output_enable_ibuf_preio/DIN0             PRE_IO_PIN_TYPE_000001     578    1088               RISE  1       
I__225/I                                  Odrv4                      0      1088               RISE  1       
I__225/O                                  Odrv4                      328    1416               RISE  1       
I__226/I                                  Span4Mux_v                 0      1416               RISE  1       
I__226/O                                  Span4Mux_v                 328    1744               RISE  1       
I__227/I                                  Span4Mux_h                 0      1744               RISE  1       
I__227/O                                  Span4Mux_h                 282    2027               RISE  1       
I__229/I                                  Span4Mux_v                 0      2027               RISE  1       
I__229/O                                  Span4Mux_v                 328    2355               RISE  1       
I__235/I                                  Span4Mux_v                 0      2355               RISE  1       
I__235/O                                  Span4Mux_v                 328    2683               RISE  1       
I__242/I                                  LocalMux                   0      2683               RISE  1       
I__242/O                                  LocalMux                   309    2992               RISE  1       
I__247/I                                  InMux                      0      2992               RISE  1       
I__247/O                                  InMux                      243    3235               RISE  1       
parallel_out_obuf_RNO_9_LC_1_11_1/in3     LogicCell40_SEQ_MODE_0000  0      3235               RISE  1       
parallel_out_obuf_RNO_9_LC_1_11_1/lcout   LogicCell40_SEQ_MODE_0000  295    3530               RISE  1       
I__166/I                                  Odrv4                      0      3530               RISE  1       
I__166/O                                  Odrv4                      328    3858               RISE  1       
I__167/I                                  Span4Mux_v                 0      3858               RISE  1       
I__167/O                                  Span4Mux_v                 328    4186               RISE  1       
I__168/I                                  Span4Mux_s3_h              0      4186               RISE  1       
I__168/O                                  Span4Mux_s3_h              217    4403               RISE  1       
I__169/I                                  IoSpan4Mux                 0      4403               RISE  1       
I__169/O                                  IoSpan4Mux                 269    4672               RISE  1       
I__170/I                                  LocalMux                   0      4672               RISE  1       
I__170/O                                  LocalMux                   309    4981               RISE  1       
I__171/I                                  IoInMux                    0      4981               RISE  1       
I__171/O                                  IoInMux                    243    5224               RISE  1       
parallel_out_obuf_9_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5224               RISE  1       
parallel_out_obuf_9_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2094   7318               FALL  1       
parallel_out_obuf_9_iopad/DIN             IO_PAD                     0      7318               FALL  1       
parallel_out_obuf_9_iopad/PACKAGEPIN:out  IO_PAD                     2353   9671               FALL  1       
parallel_out[9]                           sr16                       0      9671               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: serdata   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : serdata
Clock Port        : serdata_clock
Clock Reference   : sr16|serdata_clock:R
Hold Time         : 310


Capture Clock Path Delay       2687
+ Hold  Time                      0
- Data Path Delay             -2377
---------------------------- ------
Hold Time                       310

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
serdata                           sr16                       0      0                  FALL  1       
serdata_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
serdata_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
serdata_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
serdata_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     433    893                FALL  1       
I__61/I                           Odrv4                      0      893                FALL  1       
I__61/O                           Odrv4                      348    1241               FALL  1       
I__62/I                           Span4Mux_h                 0      1241               FALL  1       
I__62/O                           Span4Mux_h                 295    1537               FALL  1       
I__63/I                           Span4Mux_v                 0      1537               FALL  1       
I__63/O                           Span4Mux_v                 348    1885               FALL  1       
I__64/I                           LocalMux                   0      1885               FALL  1       
I__64/O                           LocalMux                   289    2173               FALL  1       
I__65/I                           InMux                      0      2173               FALL  1       
I__65/O                           InMux                      204    2377               FALL  1       
shifted_data_esr_0_LC_1_8_4/in3   LogicCell40_SEQ_MODE_1000  0      2377               FALL  1       

Capture Clock Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
serdata_clock                                               sr16                       0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__176/I                                                    gio2CtrlBuf                0      2253               RISE  1       
I__176/O                                                    gio2CtrlBuf                0      2253               RISE  1       
I__177/I                                                    GlobalMux                  0      2253               RISE  1       
I__177/O                                                    GlobalMux                  144    2398               RISE  1       
I__180/I                                                    ClkMux                     0      2398               RISE  1       
I__180/O                                                    ClkMux                     289    2687               RISE  1       
shifted_data_esr_0_LC_1_8_4/clk                             LogicCell40_SEQ_MODE_1000  0      2687               RISE  1       

6.4.2::Path details for port: serdata_enable
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : serdata_enable
Clock Port        : serdata_clock
Clock Reference   : sr16|serdata_clock:R
Hold Time         : -1884


Capture Clock Path Delay       2687
+ Hold  Time                      0
- Data Path Delay             -4571
---------------------------- ------
Hold Time                     -1884

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
serdata_enable                                sr16                       0      0                  FALL  1       
serdata_enable_ibuf_iopad/PACKAGEPIN:in       IO_PAD                     0      0                  FALL  1       
serdata_enable_ibuf_iopad/DOUT                IO_PAD                     540    540                FALL  1       
serdata_enable_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
serdata_enable_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001     433    973                FALL  1       
I__199/I                                      Odrv12                     0      973                FALL  1       
I__199/O                                      Odrv12                     506    1479               FALL  1       
I__200/I                                      Span12Mux_v                0      1479               FALL  1       
I__200/O                                      Span12Mux_v                506    1984               FALL  1       
I__201/I                                      Sp12to4                    0      1984               FALL  1       
I__201/O                                      Sp12to4                    420    2404               FALL  1       
I__202/I                                      LocalMux                   0      2404               FALL  1       
I__202/O                                      LocalMux                   289    2693               FALL  1       
I__203/I                                      InMux                      0      2693               FALL  1       
I__203/O                                      InMux                      204    2897               FALL  1       
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/in0    LogicCell40_SEQ_MODE_0000  0      2897               FALL  1       
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_0000  361    3258               FALL  16      
I__181/I                                      Odrv12                     0      3258               FALL  1       
I__181/O                                      Odrv12                     506    3763               FALL  1       
I__183/I                                      LocalMux                   0      3763               FALL  1       
I__183/O                                      LocalMux                   289    4052               FALL  1       
I__185/I                                      CEMux                      0      4052               FALL  1       
I__185/O                                      CEMux                      519    4571               FALL  1       
shifted_data_esr_10_LC_1_10_7/ce              LogicCell40_SEQ_MODE_1000  0      4571               FALL  1       

Capture Clock Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
serdata_clock                                               sr16                       0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__176/I                                                    gio2CtrlBuf                0      2253               RISE  1       
I__176/O                                                    gio2CtrlBuf                0      2253               RISE  1       
I__177/I                                                    GlobalMux                  0      2253               RISE  1       
I__177/O                                                    GlobalMux                  144    2398               RISE  1       
I__178/I                                                    ClkMux                     0      2398               RISE  1       
I__178/O                                                    ClkMux                     289    2687               RISE  1       
shifted_data_esr_10_LC_1_10_7/clk                           LogicCell40_SEQ_MODE_1000  0      2687               RISE  1       

6.4.3::Path details for port: serdata_reset
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : serdata_reset
Clock Port        : serdata_clock
Clock Reference   : sr16|serdata_clock:R
Hold Time         : -1982


Capture Clock Path Delay       2687
+ Hold  Time                      0
- Data Path Delay             -4669
---------------------------- ------
Hold Time                     -1982

Data Path
pin name                                      model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------  -------------------------  -----  -----------------  ----  ------  
serdata_reset                                 sr16                       0      0                  FALL  1       
serdata_reset_ibuf_iopad/PACKAGEPIN:in        IO_PAD                     0      0                  FALL  1       
serdata_reset_ibuf_iopad/DOUT                 IO_PAD                     540    540                FALL  1       
serdata_reset_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
serdata_reset_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001     433    973                FALL  1       
I__191/I                                      Odrv12                     0      973                FALL  1       
I__191/O                                      Odrv12                     506    1479               FALL  1       
I__192/I                                      Sp12to4                    0      1479               FALL  1       
I__192/O                                      Sp12to4                    420    1899               FALL  1       
I__193/I                                      Span4Mux_v                 0      1899               FALL  1       
I__193/O                                      Span4Mux_v                 348    2247               FALL  1       
I__194/I                                      Span4Mux_v                 0      2247               FALL  1       
I__194/O                                      Span4Mux_v                 348    2595               FALL  1       
I__195/I                                      LocalMux                   0      2595               FALL  1       
I__195/O                                      LocalMux                   289    2884               FALL  1       
I__196/I                                      InMux                      0      2884               FALL  1       
I__196/O                                      InMux                      204    3087               FALL  1       
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/in3    LogicCell40_SEQ_MODE_0000  0      3087               FALL  1       
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_0000  269    3356               FALL  16      
I__181/I                                      Odrv12                     0      3356               FALL  1       
I__181/O                                      Odrv12                     506    3862               FALL  1       
I__183/I                                      LocalMux                   0      3862               FALL  1       
I__183/O                                      LocalMux                   289    4151               FALL  1       
I__185/I                                      CEMux                      0      4151               FALL  1       
I__185/O                                      CEMux                      519    4669               FALL  1       
shifted_data_esr_10_LC_1_10_7/ce              LogicCell40_SEQ_MODE_1000  0      4669               FALL  1       

Capture Clock Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
serdata_clock                                               sr16                       0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__176/I                                                    gio2CtrlBuf                0      2253               RISE  1       
I__176/O                                                    gio2CtrlBuf                0      2253               RISE  1       
I__177/I                                                    GlobalMux                  0      2253               RISE  1       
I__177/O                                                    GlobalMux                  144    2398               RISE  1       
I__178/I                                                    ClkMux                     0      2398               RISE  1       
I__178/O                                                    ClkMux                     289    2687               RISE  1       
shifted_data_esr_10_LC_1_10_7/clk                           LogicCell40_SEQ_MODE_1000  0      2687               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: parallel_out[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : parallel_out[0]
Clock Port         : serdata_clock
Clock Reference    : sr16|serdata_clock:R
Clock to Out Delay : 9104


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              5912
---------------------------- ------
Clock To Out Delay             9104

Launch Clock Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
serdata_clock                                               sr16                       0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__176/I                                                    gio2CtrlBuf                0      2253               RISE  1       
I__176/O                                                    gio2CtrlBuf                0      2253               RISE  1       
I__177/I                                                    GlobalMux                  0      2253               RISE  1       
I__177/O                                                    GlobalMux                  144    2398               RISE  1       
I__180/I                                                    ClkMux                     0      2398               RISE  1       
I__180/O                                                    ClkMux                     289    2687               RISE  1       
shifted_data_esr_0_LC_1_8_4/clk                             LogicCell40_SEQ_MODE_1000  0      2687               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
shifted_data_esr_0_LC_1_8_4/lcout         LogicCell40_SEQ_MODE_1000  506    3192               FALL  2       
I__58/I                                   LocalMux                   0      3192               FALL  1       
I__58/O                                   LocalMux                   289    3481               FALL  1       
I__60/I                                   InMux                      0      3481               FALL  1       
I__60/O                                   InMux                      204    3684               FALL  1       
parallel_out_obuf_RNO_0_LC_1_8_0/in3      LogicCell40_SEQ_MODE_0000  0      3684               FALL  1       
parallel_out_obuf_RNO_0_LC_1_8_0/lcout    LogicCell40_SEQ_MODE_0000  269    3954               FALL  1       
I__66/I                                   Odrv4                      0      3954               FALL  1       
I__66/O                                   Odrv4                      348    4302               FALL  1       
I__67/I                                   Span4Mux_s3_h              0      4302               FALL  1       
I__67/O                                   Span4Mux_s3_h              217    4518               FALL  1       
I__68/I                                   IoSpan4Mux                 0      4518               FALL  1       
I__68/O                                   IoSpan4Mux                 302    4820               FALL  1       
I__69/I                                   LocalMux                   0      4820               FALL  1       
I__69/O                                   LocalMux                   289    5109               FALL  1       
I__70/I                                   IoInMux                    0      5109               FALL  1       
I__70/O                                   IoInMux                    204    5313               FALL  1       
parallel_out_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5313               FALL  1       
parallel_out_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     1878   7190               RISE  1       
parallel_out_obuf_0_iopad/DIN             IO_PAD                     0      7190               RISE  1       
parallel_out_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                     1914   9104               RISE  1       
parallel_out[0]                           sr16                       0      9104               RISE  1       

6.5.2::Path details for port: parallel_out[10]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : parallel_out[10]
Clock Port         : serdata_clock
Clock Reference    : sr16|serdata_clock:R
Clock to Out Delay : 9922


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              6730
---------------------------- ------
Clock To Out Delay             9922

Launch Clock Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
serdata_clock                                               sr16                       0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__176/I                                                    gio2CtrlBuf                0      2253               RISE  1       
I__176/O                                                    gio2CtrlBuf                0      2253               RISE  1       
I__177/I                                                    GlobalMux                  0      2253               RISE  1       
I__177/O                                                    GlobalMux                  144    2398               RISE  1       
I__178/I                                                    ClkMux                     0      2398               RISE  1       
I__178/O                                                    ClkMux                     289    2687               RISE  1       
shifted_data_esr_10_LC_1_10_7/clk                           LogicCell40_SEQ_MODE_1000  0      2687               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
shifted_data_esr_10_LC_1_10_7/lcout        LogicCell40_SEQ_MODE_1000  506    3192               FALL  2       
I__136/I                                   Odrv4                      0      3192               FALL  1       
I__136/O                                   Odrv4                      348    3540               FALL  1       
I__138/I                                   LocalMux                   0      3540               FALL  1       
I__138/O                                   LocalMux                   289    3829               FALL  1       
I__139/I                                   InMux                      0      3829               FALL  1       
I__139/O                                   InMux                      204    4032               FALL  1       
parallel_out_obuf_RNO_10_LC_1_12_0/in0     LogicCell40_SEQ_MODE_0000  0      4032               FALL  1       
parallel_out_obuf_RNO_10_LC_1_12_0/lcout   LogicCell40_SEQ_MODE_0000  361    4393               FALL  1       
I__130/I                                   Odrv4                      0      4393               FALL  1       
I__130/O                                   Odrv4                      348    4741               FALL  1       
I__131/I                                   Span4Mux_s3_h              0      4741               FALL  1       
I__131/O                                   Span4Mux_s3_h              217    4958               FALL  1       
I__132/I                                   IoSpan4Mux                 0      4958               FALL  1       
I__132/O                                   IoSpan4Mux                 302    5260               FALL  1       
I__133/I                                   LocalMux                   0      5260               FALL  1       
I__133/O                                   LocalMux                   289    5549               FALL  1       
I__134/I                                   IoInMux                    0      5549               FALL  1       
I__134/O                                   IoInMux                    204    5752               FALL  1       
parallel_out_obuf_10_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5752               FALL  1       
parallel_out_obuf_10_preio/PADOUT          PRE_IO_PIN_TYPE_011001     1878   7630               RISE  1       
parallel_out_obuf_10_iopad/DIN             IO_PAD                     0      7630               RISE  1       
parallel_out_obuf_10_iopad/PACKAGEPIN:out  IO_PAD                     2292   9922               RISE  1       
parallel_out[10]                           sr16                       0      9922               RISE  1       

6.5.3::Path details for port: parallel_out[11]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : parallel_out[11]
Clock Port         : serdata_clock
Clock Reference    : sr16|serdata_clock:R
Clock to Out Delay : 9738


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              6546
---------------------------- ------
Clock To Out Delay             9738

Launch Clock Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
serdata_clock                                               sr16                       0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__176/I                                                    gio2CtrlBuf                0      2253               RISE  1       
I__176/O                                                    gio2CtrlBuf                0      2253               RISE  1       
I__177/I                                                    GlobalMux                  0      2253               RISE  1       
I__177/O                                                    GlobalMux                  144    2398               RISE  1       
I__178/I                                                    ClkMux                     0      2398               RISE  1       
I__178/O                                                    ClkMux                     289    2687               RISE  1       
shifted_data_esr_11_LC_1_10_6/clk                           LogicCell40_SEQ_MODE_1000  0      2687               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
shifted_data_esr_11_LC_1_10_6/lcout        LogicCell40_SEQ_MODE_1000  506    3192               FALL  2       
I__221/I                                   Odrv4                      0      3192               FALL  1       
I__221/O                                   Odrv4                      348    3540               FALL  1       
I__223/I                                   LocalMux                   0      3540               FALL  1       
I__223/O                                   LocalMux                   289    3829               FALL  1       
I__224/I                                   InMux                      0      3829               FALL  1       
I__224/O                                   InMux                      204    4032               FALL  1       
parallel_out_obuf_RNO_11_LC_1_12_6/in3     LogicCell40_SEQ_MODE_0000  0      4032               FALL  1       
parallel_out_obuf_RNO_11_LC_1_12_6/lcout   LogicCell40_SEQ_MODE_0000  269    4302               FALL  1       
I__215/I                                   Odrv4                      0      4302               FALL  1       
I__215/O                                   Odrv4                      348    4650               FALL  1       
I__216/I                                   Span4Mux_h                 0      4650               FALL  1       
I__216/O                                   Span4Mux_h                 295    4945               FALL  1       
I__217/I                                   Span4Mux_s0_h              0      4945               FALL  1       
I__217/O                                   Span4Mux_s0_h              131    5076               FALL  1       
I__218/I                                   LocalMux                   0      5076               FALL  1       
I__218/O                                   LocalMux                   289    5365               FALL  1       
I__219/I                                   IoInMux                    0      5365               FALL  1       
I__219/O                                   IoInMux                    204    5569               FALL  1       
parallel_out_obuf_11_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5569               FALL  1       
parallel_out_obuf_11_preio/PADOUT          PRE_IO_PIN_TYPE_011001     1878   7446               RISE  1       
parallel_out_obuf_11_iopad/DIN             IO_PAD                     0      7446               RISE  1       
parallel_out_obuf_11_iopad/PACKAGEPIN:out  IO_PAD                     2292   9738               RISE  1       
parallel_out[11]                           sr16                       0      9738               RISE  1       

6.5.4::Path details for port: parallel_out[12]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : parallel_out[12]
Clock Port         : serdata_clock
Clock Reference    : sr16|serdata_clock:R
Clock to Out Delay : 9387


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              6195
---------------------------- ------
Clock To Out Delay             9387

Launch Clock Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
serdata_clock                                               sr16                       0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__176/I                                                    gio2CtrlBuf                0      2253               RISE  1       
I__176/O                                                    gio2CtrlBuf                0      2253               RISE  1       
I__177/I                                                    GlobalMux                  0      2253               RISE  1       
I__177/O                                                    GlobalMux                  144    2398               RISE  1       
I__178/I                                                    ClkMux                     0      2398               RISE  1       
I__178/O                                                    ClkMux                     289    2687               RISE  1       
shifted_data_esr_12_LC_1_10_5/clk                           LogicCell40_SEQ_MODE_1000  0      2687               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
shifted_data_esr_12_LC_1_10_5/lcout        LogicCell40_SEQ_MODE_1000  506    3192               FALL  2       
I__274/I                                   Odrv4                      0      3192               FALL  1       
I__274/O                                   Odrv4                      348    3540               FALL  1       
I__276/I                                   LocalMux                   0      3540               FALL  1       
I__276/O                                   LocalMux                   289    3829               FALL  1       
I__277/I                                   InMux                      0      3829               FALL  1       
I__277/O                                   InMux                      204    4032               FALL  1       
parallel_out_obuf_RNO_12_LC_1_12_2/in0     LogicCell40_SEQ_MODE_0000  0      4032               FALL  1       
parallel_out_obuf_RNO_12_LC_1_12_2/lcout   LogicCell40_SEQ_MODE_0000  361    4393               FALL  1       
I__269/I                                   Odrv12                     0      4393               FALL  1       
I__269/O                                   Odrv12                     506    4899               FALL  1       
I__270/I                                   Span12Mux_s4_h             0      4899               FALL  1       
I__270/O                                   Span12Mux_s4_h             204    5103               FALL  1       
I__271/I                                   LocalMux                   0      5103               FALL  1       
I__271/O                                   LocalMux                   289    5391               FALL  1       
I__272/I                                   IoInMux                    0      5391               FALL  1       
I__272/O                                   IoInMux                    204    5595               FALL  1       
parallel_out_obuf_12_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5595               FALL  1       
parallel_out_obuf_12_preio/PADOUT          PRE_IO_PIN_TYPE_011001     1878   7473               RISE  1       
parallel_out_obuf_12_iopad/DIN             IO_PAD                     0      7473               RISE  1       
parallel_out_obuf_12_iopad/PACKAGEPIN:out  IO_PAD                     1914   9387               RISE  1       
parallel_out[12]                           sr16                       0      9387               RISE  1       

6.5.5::Path details for port: parallel_out[13]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : parallel_out[13]
Clock Port         : serdata_clock
Clock Reference    : sr16|serdata_clock:R
Clock to Out Delay : 9012


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              5820
---------------------------- ------
Clock To Out Delay             9012

Launch Clock Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
serdata_clock                                               sr16                       0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__176/I                                                    gio2CtrlBuf                0      2253               RISE  1       
I__176/O                                                    gio2CtrlBuf                0      2253               RISE  1       
I__177/I                                                    GlobalMux                  0      2253               RISE  1       
I__177/O                                                    GlobalMux                  144    2398               RISE  1       
I__178/I                                                    ClkMux                     0      2398               RISE  1       
I__178/O                                                    ClkMux                     289    2687               RISE  1       
shifted_data_esr_13_LC_1_10_4/clk                           LogicCell40_SEQ_MODE_1000  0      2687               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
shifted_data_esr_13_LC_1_10_4/lcout        LogicCell40_SEQ_MODE_1000  506    3192               FALL  2       
I__163/I                                   LocalMux                   0      3192               FALL  1       
I__163/O                                   LocalMux                   289    3481               FALL  1       
I__165/I                                   InMux                      0      3481               FALL  1       
I__165/O                                   InMux                      204    3684               FALL  1       
parallel_out_obuf_RNO_13_LC_1_11_2/in3     LogicCell40_SEQ_MODE_0000  0      3684               FALL  1       
parallel_out_obuf_RNO_13_LC_1_11_2/lcout   LogicCell40_SEQ_MODE_0000  269    3954               FALL  1       
I__157/I                                   Odrv4                      0      3954               FALL  1       
I__157/O                                   Odrv4                      348    4302               FALL  1       
I__158/I                                   Span4Mux_h                 0      4302               FALL  1       
I__158/O                                   Span4Mux_h                 295    4597               FALL  1       
I__159/I                                   Span4Mux_s0_h              0      4597               FALL  1       
I__159/O                                   Span4Mux_s0_h              131    4728               FALL  1       
I__160/I                                   LocalMux                   0      4728               FALL  1       
I__160/O                                   LocalMux                   289    5017               FALL  1       
I__161/I                                   IoInMux                    0      5017               FALL  1       
I__161/O                                   IoInMux                    204    5221               FALL  1       
parallel_out_obuf_13_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5221               FALL  1       
parallel_out_obuf_13_preio/PADOUT          PRE_IO_PIN_TYPE_011001     1878   7098               RISE  1       
parallel_out_obuf_13_iopad/DIN             IO_PAD                     0      7098               RISE  1       
parallel_out_obuf_13_iopad/PACKAGEPIN:out  IO_PAD                     1914   9012               RISE  1       
parallel_out[13]                           sr16                       0      9012               RISE  1       

6.5.6::Path details for port: parallel_out[14]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : parallel_out[14]
Clock Port         : serdata_clock
Clock Reference    : sr16|serdata_clock:R
Clock to Out Delay : 9078


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              5886
---------------------------- ------
Clock To Out Delay             9078

Launch Clock Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
serdata_clock                                               sr16                       0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__176/I                                                    gio2CtrlBuf                0      2253               RISE  1       
I__176/O                                                    gio2CtrlBuf                0      2253               RISE  1       
I__177/I                                                    GlobalMux                  0      2253               RISE  1       
I__177/O                                                    GlobalMux                  144    2398               RISE  1       
I__178/I                                                    ClkMux                     0      2398               RISE  1       
I__178/O                                                    ClkMux                     289    2687               RISE  1       
shifted_data_esr_14_LC_1_10_3/clk                           LogicCell40_SEQ_MODE_1000  0      2687               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
shifted_data_esr_14_LC_1_10_3/lcout        LogicCell40_SEQ_MODE_1000  506    3192               FALL  2       
I__154/I                                   LocalMux                   0      3192               FALL  1       
I__154/O                                   LocalMux                   289    3481               FALL  1       
I__156/I                                   InMux                      0      3481               FALL  1       
I__156/O                                   InMux                      204    3684               FALL  1       
parallel_out_obuf_RNO_14_LC_1_11_4/in3     LogicCell40_SEQ_MODE_0000  0      3684               FALL  1       
parallel_out_obuf_RNO_14_LC_1_11_4/lcout   LogicCell40_SEQ_MODE_0000  269    3954               FALL  1       
I__148/I                                   Odrv4                      0      3954               FALL  1       
I__148/O                                   Odrv4                      348    4302               FALL  1       
I__149/I                                   Span4Mux_s2_h              0      4302               FALL  1       
I__149/O                                   Span4Mux_s2_h              190    4492               FALL  1       
I__150/I                                   IoSpan4Mux                 0      4492               FALL  1       
I__150/O                                   IoSpan4Mux                 302    4794               FALL  1       
I__151/I                                   LocalMux                   0      4794               FALL  1       
I__151/O                                   LocalMux                   289    5083               FALL  1       
I__152/I                                   IoInMux                    0      5083               FALL  1       
I__152/O                                   IoInMux                    204    5286               FALL  1       
parallel_out_obuf_14_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5286               FALL  1       
parallel_out_obuf_14_preio/PADOUT          PRE_IO_PIN_TYPE_011001     1878   7164               RISE  1       
parallel_out_obuf_14_iopad/DIN             IO_PAD                     0      7164               RISE  1       
parallel_out_obuf_14_iopad/PACKAGEPIN:out  IO_PAD                     1914   9078               RISE  1       
parallel_out[14]                           sr16                       0      9078               RISE  1       

6.5.7::Path details for port: parallel_out[15]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : parallel_out[15]
Clock Port         : serdata_clock
Clock Reference    : sr16|serdata_clock:R
Clock to Out Delay : 9183


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              5991
---------------------------- ------
Clock To Out Delay             9183

Launch Clock Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
serdata_clock                                               sr16                       0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__176/I                                                    gio2CtrlBuf                0      2253               RISE  1       
I__176/O                                                    gio2CtrlBuf                0      2253               RISE  1       
I__177/I                                                    GlobalMux                  0      2253               RISE  1       
I__177/O                                                    GlobalMux                  144    2398               RISE  1       
I__178/I                                                    ClkMux                     0      2398               RISE  1       
I__178/O                                                    ClkMux                     289    2687               RISE  1       
shifted_data_esr_15_LC_1_10_2/clk                           LogicCell40_SEQ_MODE_1000  0      2687               RISE  1       

Data Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
shifted_data_esr_15_LC_1_10_2/lcout        LogicCell40_SEQ_MODE_1000  506    3192               FALL  1       
I__266/I                                   Odrv4                      0      3192               FALL  1       
I__266/O                                   Odrv4                      348    3540               FALL  1       
I__267/I                                   LocalMux                   0      3540               FALL  1       
I__267/O                                   LocalMux                   289    3829               FALL  1       
I__268/I                                   InMux                      0      3829               FALL  1       
I__268/O                                   InMux                      204    4032               FALL  1       
parallel_out_obuf_RNO_15_LC_1_12_4/in0     LogicCell40_SEQ_MODE_0000  0      4032               FALL  1       
parallel_out_obuf_RNO_15_LC_1_12_4/lcout   LogicCell40_SEQ_MODE_0000  361    4393               FALL  1       
I__263/I                                   Odrv12                     0      4393               FALL  1       
I__263/O                                   Odrv12                     506    4899               FALL  1       
I__264/I                                   LocalMux                   0      4899               FALL  1       
I__264/O                                   LocalMux                   289    5188               FALL  1       
I__265/I                                   IoInMux                    0      5188               FALL  1       
I__265/O                                   IoInMux                    204    5391               FALL  1       
parallel_out_obuf_15_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5391               FALL  1       
parallel_out_obuf_15_preio/PADOUT          PRE_IO_PIN_TYPE_011001     1878   7269               RISE  1       
parallel_out_obuf_15_iopad/DIN             IO_PAD                     0      7269               RISE  1       
parallel_out_obuf_15_iopad/PACKAGEPIN:out  IO_PAD                     1914   9183               RISE  1       
parallel_out[15]                           sr16                       0      9183               RISE  1       

6.5.8::Path details for port: parallel_out[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : parallel_out[1]
Clock Port         : serdata_clock
Clock Reference    : sr16|serdata_clock:R
Clock to Out Delay : 9104


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              5912
---------------------------- ------
Clock To Out Delay             9104

Launch Clock Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
serdata_clock                                               sr16                       0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__176/I                                                    gio2CtrlBuf                0      2253               RISE  1       
I__176/O                                                    gio2CtrlBuf                0      2253               RISE  1       
I__177/I                                                    GlobalMux                  0      2253               RISE  1       
I__177/O                                                    GlobalMux                  144    2398               RISE  1       
I__180/I                                                    ClkMux                     0      2398               RISE  1       
I__180/O                                                    ClkMux                     289    2687               RISE  1       
shifted_data_esr_1_LC_1_8_2/clk                             LogicCell40_SEQ_MODE_1000  0      2687               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
shifted_data_esr_1_LC_1_8_2/lcout         LogicCell40_SEQ_MODE_1000  506    3192               FALL  2       
I__122/I                                  LocalMux                   0      3192               FALL  1       
I__122/O                                  LocalMux                   289    3481               FALL  1       
I__124/I                                  InMux                      0      3481               FALL  1       
I__124/O                                  InMux                      204    3684               FALL  1       
parallel_out_obuf_RNO_1_LC_1_7_1/in3      LogicCell40_SEQ_MODE_0000  0      3684               FALL  1       
parallel_out_obuf_RNO_1_LC_1_7_1/lcout    LogicCell40_SEQ_MODE_0000  269    3954               FALL  1       
I__71/I                                   Odrv4                      0      3954               FALL  1       
I__71/O                                   Odrv4                      348    4302               FALL  1       
I__72/I                                   Span4Mux_s3_h              0      4302               FALL  1       
I__72/O                                   Span4Mux_s3_h              217    4518               FALL  1       
I__73/I                                   IoSpan4Mux                 0      4518               FALL  1       
I__73/O                                   IoSpan4Mux                 302    4820               FALL  1       
I__74/I                                   LocalMux                   0      4820               FALL  1       
I__74/O                                   LocalMux                   289    5109               FALL  1       
I__75/I                                   IoInMux                    0      5109               FALL  1       
I__75/O                                   IoInMux                    204    5313               FALL  1       
parallel_out_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5313               FALL  1       
parallel_out_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     1878   7190               RISE  1       
parallel_out_obuf_1_iopad/DIN             IO_PAD                     0      7190               RISE  1       
parallel_out_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                     1914   9104               RISE  1       
parallel_out[1]                           sr16                       0      9104               RISE  1       

6.5.9::Path details for port: parallel_out[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : parallel_out[2]
Clock Port         : serdata_clock
Clock Reference    : sr16|serdata_clock:R
Clock to Out Delay : 9183


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              5991
---------------------------- ------
Clock To Out Delay             9183

Launch Clock Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
serdata_clock                                               sr16                       0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__176/I                                                    gio2CtrlBuf                0      2253               RISE  1       
I__176/O                                                    gio2CtrlBuf                0      2253               RISE  1       
I__177/I                                                    GlobalMux                  0      2253               RISE  1       
I__177/O                                                    GlobalMux                  144    2398               RISE  1       
I__179/I                                                    ClkMux                     0      2398               RISE  1       
I__179/O                                                    ClkMux                     289    2687               RISE  1       
shifted_data_esr_2_LC_1_9_0/clk                             LogicCell40_SEQ_MODE_1000  0      2687               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
shifted_data_esr_2_LC_1_9_0/lcout         LogicCell40_SEQ_MODE_1000  506    3192               FALL  2       
I__144/I                                  Odrv4                      0      3192               FALL  1       
I__144/O                                  Odrv4                      348    3540               FALL  1       
I__146/I                                  LocalMux                   0      3540               FALL  1       
I__146/O                                  LocalMux                   289    3829               FALL  1       
I__147/I                                  InMux                      0      3829               FALL  1       
I__147/O                                  InMux                      204    4032               FALL  1       
parallel_out_obuf_RNO_2_LC_1_11_7/in0     LogicCell40_SEQ_MODE_0000  0      4032               FALL  1       
parallel_out_obuf_RNO_2_LC_1_11_7/lcout   LogicCell40_SEQ_MODE_0000  361    4393               FALL  1       
I__140/I                                  Odrv12                     0      4393               FALL  1       
I__140/O                                  Odrv12                     506    4899               FALL  1       
I__141/I                                  LocalMux                   0      4899               FALL  1       
I__141/O                                  LocalMux                   289    5188               FALL  1       
I__142/I                                  IoInMux                    0      5188               FALL  1       
I__142/O                                  IoInMux                    204    5391               FALL  1       
parallel_out_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5391               FALL  1       
parallel_out_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     1878   7269               RISE  1       
parallel_out_obuf_2_iopad/DIN             IO_PAD                     0      7269               RISE  1       
parallel_out_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                     1914   9183               RISE  1       
parallel_out[2]                           sr16                       0      9183               RISE  1       

6.5.10::Path details for port: parallel_out[3]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : parallel_out[3]
Clock Port         : serdata_clock
Clock Reference    : sr16|serdata_clock:R
Clock to Out Delay : 9452


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              6260
---------------------------- ------
Clock To Out Delay             9452

Launch Clock Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
serdata_clock                                               sr16                       0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__176/I                                                    gio2CtrlBuf                0      2253               RISE  1       
I__176/O                                                    gio2CtrlBuf                0      2253               RISE  1       
I__177/I                                                    GlobalMux                  0      2253               RISE  1       
I__177/O                                                    GlobalMux                  144    2398               RISE  1       
I__179/I                                                    ClkMux                     0      2398               RISE  1       
I__179/O                                                    ClkMux                     289    2687               RISE  1       
shifted_data_esr_3_LC_1_9_2/clk                             LogicCell40_SEQ_MODE_1000  0      2687               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
shifted_data_esr_3_LC_1_9_2/lcout         LogicCell40_SEQ_MODE_1000  506    3192               FALL  2       
I__117/I                                  Odrv4                      0      3192               FALL  1       
I__117/O                                  Odrv4                      348    3540               FALL  1       
I__119/I                                  LocalMux                   0      3540               FALL  1       
I__119/O                                  LocalMux                   289    3829               FALL  1       
I__120/I                                  InMux                      0      3829               FALL  1       
I__120/O                                  InMux                      204    4032               FALL  1       
parallel_out_obuf_RNO_3_LC_1_7_0/in3      LogicCell40_SEQ_MODE_0000  0      4032               FALL  1       
parallel_out_obuf_RNO_3_LC_1_7_0/lcout    LogicCell40_SEQ_MODE_0000  269    4302               FALL  1       
I__76/I                                   Odrv4                      0      4302               FALL  1       
I__76/O                                   Odrv4                      348    4650               FALL  1       
I__77/I                                   Span4Mux_s3_h              0      4650               FALL  1       
I__77/O                                   Span4Mux_s3_h              217    4866               FALL  1       
I__78/I                                   IoSpan4Mux                 0      4866               FALL  1       
I__78/O                                   IoSpan4Mux                 302    5168               FALL  1       
I__79/I                                   LocalMux                   0      5168               FALL  1       
I__79/O                                   LocalMux                   289    5457               FALL  1       
I__80/I                                   IoInMux                    0      5457               FALL  1       
I__80/O                                   IoInMux                    204    5661               FALL  1       
parallel_out_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5661               FALL  1       
parallel_out_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     1878   7538               RISE  1       
parallel_out_obuf_3_iopad/DIN             IO_PAD                     0      7538               RISE  1       
parallel_out_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                     1914   9452               RISE  1       
parallel_out[3]                           sr16                       0      9452               RISE  1       

6.5.11::Path details for port: parallel_out[4]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : parallel_out[4]
Clock Port         : serdata_clock
Clock Reference    : sr16|serdata_clock:R
Clock to Out Delay : 9387


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              6195
---------------------------- ------
Clock To Out Delay             9387

Launch Clock Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
serdata_clock                                               sr16                       0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__176/I                                                    gio2CtrlBuf                0      2253               RISE  1       
I__176/O                                                    gio2CtrlBuf                0      2253               RISE  1       
I__177/I                                                    GlobalMux                  0      2253               RISE  1       
I__177/O                                                    GlobalMux                  144    2398               RISE  1       
I__180/I                                                    ClkMux                     0      2398               RISE  1       
I__180/O                                                    ClkMux                     289    2687               RISE  1       
shifted_data_esr_4_LC_1_8_6/clk                             LogicCell40_SEQ_MODE_1000  0      2687               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
shifted_data_esr_4_LC_1_8_6/lcout         LogicCell40_SEQ_MODE_1000  506    3192               FALL  2       
I__126/I                                  Odrv4                      0      3192               FALL  1       
I__126/O                                  Odrv4                      348    3540               FALL  1       
I__128/I                                  LocalMux                   0      3540               FALL  1       
I__128/O                                  LocalMux                   289    3829               FALL  1       
I__129/I                                  InMux                      0      3829               FALL  1       
I__129/O                                  InMux                      204    4032               FALL  1       
parallel_out_obuf_RNO_4_LC_1_6_3/in0      LogicCell40_SEQ_MODE_0000  0      4032               FALL  1       
parallel_out_obuf_RNO_4_LC_1_6_3/lcout    LogicCell40_SEQ_MODE_0000  361    4393               FALL  1       
I__81/I                                   Odrv12                     0      4393               FALL  1       
I__81/O                                   Odrv12                     506    4899               FALL  1       
I__82/I                                   Span12Mux_s4_h             0      4899               FALL  1       
I__82/O                                   Span12Mux_s4_h             204    5103               FALL  1       
I__83/I                                   LocalMux                   0      5103               FALL  1       
I__83/O                                   LocalMux                   289    5391               FALL  1       
I__84/I                                   IoInMux                    0      5391               FALL  1       
I__84/O                                   IoInMux                    204    5595               FALL  1       
parallel_out_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5595               FALL  1       
parallel_out_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001     1878   7473               RISE  1       
parallel_out_obuf_4_iopad/DIN             IO_PAD                     0      7473               RISE  1       
parallel_out_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                     1914   9387               RISE  1       
parallel_out[4]                           sr16                       0      9387               RISE  1       

6.5.12::Path details for port: parallel_out[5]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : parallel_out[5]
Clock Port         : serdata_clock
Clock Reference    : sr16|serdata_clock:R
Clock to Out Delay : 9452


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              6260
---------------------------- ------
Clock To Out Delay             9452

Launch Clock Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
serdata_clock                                               sr16                       0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__176/I                                                    gio2CtrlBuf                0      2253               RISE  1       
I__176/O                                                    gio2CtrlBuf                0      2253               RISE  1       
I__177/I                                                    GlobalMux                  0      2253               RISE  1       
I__177/O                                                    GlobalMux                  144    2398               RISE  1       
I__180/I                                                    ClkMux                     0      2398               RISE  1       
I__180/O                                                    ClkMux                     289    2687               RISE  1       
shifted_data_esr_5_LC_1_8_7/clk                             LogicCell40_SEQ_MODE_1000  0      2687               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
shifted_data_esr_5_LC_1_8_7/lcout         LogicCell40_SEQ_MODE_1000  506    3192               FALL  2       
I__112/I                                  Odrv4                      0      3192               FALL  1       
I__112/O                                  Odrv4                      348    3540               FALL  1       
I__114/I                                  LocalMux                   0      3540               FALL  1       
I__114/O                                  LocalMux                   289    3829               FALL  1       
I__115/I                                  InMux                      0      3829               FALL  1       
I__115/O                                  InMux                      204    4032               FALL  1       
parallel_out_obuf_RNO_5_LC_1_6_0/in3      LogicCell40_SEQ_MODE_0000  0      4032               FALL  1       
parallel_out_obuf_RNO_5_LC_1_6_0/lcout    LogicCell40_SEQ_MODE_0000  269    4302               FALL  1       
I__85/I                                   Odrv4                      0      4302               FALL  1       
I__85/O                                   Odrv4                      348    4650               FALL  1       
I__86/I                                   Span4Mux_s3_h              0      4650               FALL  1       
I__86/O                                   Span4Mux_s3_h              217    4866               FALL  1       
I__87/I                                   IoSpan4Mux                 0      4866               FALL  1       
I__87/O                                   IoSpan4Mux                 302    5168               FALL  1       
I__88/I                                   LocalMux                   0      5168               FALL  1       
I__88/O                                   LocalMux                   289    5457               FALL  1       
I__89/I                                   IoInMux                    0      5457               FALL  1       
I__89/O                                   IoInMux                    204    5661               FALL  1       
parallel_out_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5661               FALL  1       
parallel_out_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001     1878   7538               RISE  1       
parallel_out_obuf_5_iopad/DIN             IO_PAD                     0      7538               RISE  1       
parallel_out_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                     1914   9452               RISE  1       
parallel_out[5]                           sr16                       0      9452               RISE  1       

6.5.13::Path details for port: parallel_out[6]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : parallel_out[6]
Clock Port         : serdata_clock
Clock Reference    : sr16|serdata_clock:R
Clock to Out Delay : 9629


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              6437
---------------------------- ------
Clock To Out Delay             9629

Launch Clock Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
serdata_clock                                               sr16                       0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__176/I                                                    gio2CtrlBuf                0      2253               RISE  1       
I__176/O                                                    gio2CtrlBuf                0      2253               RISE  1       
I__177/I                                                    GlobalMux                  0      2253               RISE  1       
I__177/O                                                    GlobalMux                  144    2398               RISE  1       
I__179/I                                                    ClkMux                     0      2398               RISE  1       
I__179/O                                                    ClkMux                     289    2687               RISE  1       
shifted_data_esr_6_LC_1_9_3/clk                             LogicCell40_SEQ_MODE_1000  0      2687               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
shifted_data_esr_6_LC_1_9_3/lcout         LogicCell40_SEQ_MODE_1000  506    3192               FALL  2       
I__107/I                                  Odrv12                     0      3192               FALL  1       
I__107/O                                  Odrv12                     506    3698               FALL  1       
I__109/I                                  LocalMux                   0      3698               FALL  1       
I__109/O                                  LocalMux                   289    3986               FALL  1       
I__110/I                                  InMux                      0      3986               FALL  1       
I__110/O                                  InMux                      204    4190               FALL  1       
parallel_out_obuf_RNO_6_LC_1_4_4/in3      LogicCell40_SEQ_MODE_0000  0      4190               FALL  1       
parallel_out_obuf_RNO_6_LC_1_4_4/lcout    LogicCell40_SEQ_MODE_0000  269    4459               FALL  1       
I__96/I                                   Odrv4                      0      4459               FALL  1       
I__96/O                                   Odrv4                      348    4807               FALL  1       
I__97/I                                   Span4Mux_v                 0      4807               FALL  1       
I__97/O                                   Span4Mux_v                 348    5155               FALL  1       
I__98/I                                   Span4Mux_s2_h              0      5155               FALL  1       
I__98/O                                   Span4Mux_s2_h              190    5345               FALL  1       
I__99/I                                   LocalMux                   0      5345               FALL  1       
I__99/O                                   LocalMux                   289    5634               FALL  1       
I__100/I                                  IoInMux                    0      5634               FALL  1       
I__100/O                                  IoInMux                    204    5838               FALL  1       
parallel_out_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5838               FALL  1       
parallel_out_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001     1878   7715               RISE  1       
parallel_out_obuf_6_iopad/DIN             IO_PAD                     0      7715               RISE  1       
parallel_out_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                     1914   9629               RISE  1       
parallel_out[6]                           sr16                       0      9629               RISE  1       

6.5.14::Path details for port: parallel_out[7]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : parallel_out[7]
Clock Port         : serdata_clock
Clock Reference    : sr16|serdata_clock:R
Clock to Out Delay : 9866


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              6674
---------------------------- ------
Clock To Out Delay             9866

Launch Clock Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
serdata_clock                                               sr16                       0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__176/I                                                    gio2CtrlBuf                0      2253               RISE  1       
I__176/O                                                    gio2CtrlBuf                0      2253               RISE  1       
I__177/I                                                    GlobalMux                  0      2253               RISE  1       
I__177/O                                                    GlobalMux                  144    2398               RISE  1       
I__179/I                                                    ClkMux                     0      2398               RISE  1       
I__179/O                                                    ClkMux                     289    2687               RISE  1       
shifted_data_esr_7_LC_1_9_4/clk                             LogicCell40_SEQ_MODE_1000  0      2687               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
shifted_data_esr_7_LC_1_9_4/lcout         LogicCell40_SEQ_MODE_1000  506    3192               FALL  2       
I__102/I                                  Odrv12                     0      3192               FALL  1       
I__102/O                                  Odrv12                     506    3698               FALL  1       
I__104/I                                  LocalMux                   0      3698               FALL  1       
I__104/O                                  LocalMux                   289    3986               FALL  1       
I__105/I                                  InMux                      0      3986               FALL  1       
I__105/O                                  InMux                      204    4190               FALL  1       
parallel_out_obuf_RNO_7_LC_1_4_5/in3      LogicCell40_SEQ_MODE_0000  0      4190               FALL  1       
parallel_out_obuf_RNO_7_LC_1_4_5/lcout    LogicCell40_SEQ_MODE_0000  269    4459               FALL  1       
I__90/I                                   Odrv4                      0      4459               FALL  1       
I__90/O                                   Odrv4                      348    4807               FALL  1       
I__91/I                                   Span4Mux_h                 0      4807               FALL  1       
I__91/O                                   Span4Mux_h                 295    5103               FALL  1       
I__92/I                                   Span4Mux_v                 0      5103               FALL  1       
I__92/O                                   Span4Mux_v                 348    5450               FALL  1       
I__93/I                                   Span4Mux_s0_h              0      5450               FALL  1       
I__93/O                                   Span4Mux_s0_h              131    5582               FALL  1       
I__94/I                                   LocalMux                   0      5582               FALL  1       
I__94/O                                   LocalMux                   289    5871               FALL  1       
I__95/I                                   IoInMux                    0      5871               FALL  1       
I__95/O                                   IoInMux                    204    6074               FALL  1       
parallel_out_obuf_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6074               FALL  1       
parallel_out_obuf_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001     1878   7952               RISE  1       
parallel_out_obuf_7_iopad/DIN             IO_PAD                     0      7952               RISE  1       
parallel_out_obuf_7_iopad/PACKAGEPIN:out  IO_PAD                     1914   9866               RISE  1       
parallel_out[7]                           sr16                       0      9866               RISE  1       

6.5.15::Path details for port: parallel_out[8]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : parallel_out[8]
Clock Port         : serdata_clock
Clock Reference    : sr16|serdata_clock:R
Clock to Out Delay : 9849


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              6657
---------------------------- ------
Clock To Out Delay             9849

Launch Clock Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
serdata_clock                                               sr16                       0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__176/I                                                    gio2CtrlBuf                0      2253               RISE  1       
I__176/O                                                    gio2CtrlBuf                0      2253               RISE  1       
I__177/I                                                    GlobalMux                  0      2253               RISE  1       
I__177/O                                                    GlobalMux                  144    2398               RISE  1       
I__179/I                                                    ClkMux                     0      2398               RISE  1       
I__179/O                                                    ClkMux                     289    2687               RISE  1       
shifted_data_esr_8_LC_1_9_5/clk                             LogicCell40_SEQ_MODE_1000  0      2687               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
shifted_data_esr_8_LC_1_9_5/lcout         LogicCell40_SEQ_MODE_1000  506    3192               FALL  2       
I__259/I                                  Odrv4                      0      3192               FALL  1       
I__259/O                                  Odrv4                      348    3540               FALL  1       
I__261/I                                  LocalMux                   0      3540               FALL  1       
I__261/O                                  LocalMux                   289    3829               FALL  1       
I__262/I                                  InMux                      0      3829               FALL  1       
I__262/O                                  InMux                      204    4032               FALL  1       
parallel_out_obuf_RNO_8_LC_1_12_5/in3     LogicCell40_SEQ_MODE_0000  0      4032               FALL  1       
parallel_out_obuf_RNO_8_LC_1_12_5/lcout   LogicCell40_SEQ_MODE_0000  269    4302               FALL  1       
I__253/I                                  Odrv4                      0      4302               FALL  1       
I__253/O                                  Odrv4                      348    4650               FALL  1       
I__254/I                                  Span4Mux_v                 0      4650               FALL  1       
I__254/O                                  Span4Mux_v                 348    4997               FALL  1       
I__255/I                                  Span4Mux_s2_h              0      4997               FALL  1       
I__255/O                                  Span4Mux_s2_h              190    5188               FALL  1       
I__256/I                                  LocalMux                   0      5188               FALL  1       
I__256/O                                  LocalMux                   289    5477               FALL  1       
I__257/I                                  IoInMux                    0      5477               FALL  1       
I__257/O                                  IoInMux                    204    5680               FALL  1       
parallel_out_obuf_8_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5680               FALL  1       
parallel_out_obuf_8_preio/PADOUT          PRE_IO_PIN_TYPE_011001     1878   7558               RISE  1       
parallel_out_obuf_8_iopad/DIN             IO_PAD                     0      7558               RISE  1       
parallel_out_obuf_8_iopad/PACKAGEPIN:out  IO_PAD                     2292   9849               RISE  1       
parallel_out[8]                           sr16                       0      9849               RISE  1       

6.5.16::Path details for port: parallel_out[9]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : parallel_out[9]
Clock Port         : serdata_clock
Clock Reference    : sr16|serdata_clock:R
Clock to Out Delay : 9922


Launch Clock Path Delay        2687
+ Clock To Q Delay              506
+ Data Path Delay              6730
---------------------------- ------
Clock To Out Delay             9922

Launch Clock Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
serdata_clock                                               sr16                       0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1743   2253               RISE  1       
I__176/I                                                    gio2CtrlBuf                0      2253               RISE  1       
I__176/O                                                    gio2CtrlBuf                0      2253               RISE  1       
I__177/I                                                    GlobalMux                  0      2253               RISE  1       
I__177/O                                                    GlobalMux                  144    2398               RISE  1       
I__178/I                                                    ClkMux                     0      2398               RISE  1       
I__178/O                                                    ClkMux                     289    2687               RISE  1       
shifted_data_esr_9_LC_1_10_1/clk                            LogicCell40_SEQ_MODE_1000  0      2687               RISE  1       

Data Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
shifted_data_esr_9_LC_1_10_1/lcout        LogicCell40_SEQ_MODE_1000  506    3192               FALL  2       
I__173/I                                  LocalMux                   0      3192               FALL  1       
I__173/O                                  LocalMux                   289    3481               FALL  1       
I__175/I                                  InMux                      0      3481               FALL  1       
I__175/O                                  InMux                      204    3684               FALL  1       
parallel_out_obuf_RNO_9_LC_1_11_1/in0     LogicCell40_SEQ_MODE_0000  0      3684               FALL  1       
parallel_out_obuf_RNO_9_LC_1_11_1/lcout   LogicCell40_SEQ_MODE_0000  361    4046               FALL  1       
I__166/I                                  Odrv4                      0      4046               FALL  1       
I__166/O                                  Odrv4                      348    4393               FALL  1       
I__167/I                                  Span4Mux_v                 0      4393               FALL  1       
I__167/O                                  Span4Mux_v                 348    4741               FALL  1       
I__168/I                                  Span4Mux_s3_h              0      4741               FALL  1       
I__168/O                                  Span4Mux_s3_h              217    4958               FALL  1       
I__169/I                                  IoSpan4Mux                 0      4958               FALL  1       
I__169/O                                  IoSpan4Mux                 302    5260               FALL  1       
I__170/I                                  LocalMux                   0      5260               FALL  1       
I__170/O                                  LocalMux                   289    5549               FALL  1       
I__171/I                                  IoInMux                    0      5549               FALL  1       
I__171/O                                  IoInMux                    204    5752               FALL  1       
parallel_out_obuf_9_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5752               FALL  1       
parallel_out_obuf_9_preio/PADOUT          PRE_IO_PIN_TYPE_011001     1878   7630               RISE  1       
parallel_out_obuf_9_iopad/DIN             IO_PAD                     0      7630               RISE  1       
parallel_out_obuf_9_iopad/PACKAGEPIN:out  IO_PAD                     2292   9922               RISE  1       
parallel_out[9]                           sr16                       0      9922               RISE  1       

6.6::Min PI to PO Path Details          
--------------------------------------------------

6.6.1::Path details for port: parallel_out[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : parallel_out[0]
Input Port       : output_enable
Pad to Pad Delay : 8237

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
output_enable                             sr16                       0      0                  FALL  1       
output_enable_ibuf_iopad/PACKAGEPIN:in    IO_PAD                     0      0                  FALL  1       
output_enable_ibuf_iopad/DOUT             IO_PAD                     460    460                FALL  1       
output_enable_ibuf_preio/PADIN            PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
output_enable_ibuf_preio/DIN0             PRE_IO_PIN_TYPE_000001     433    893                FALL  1       
I__225/I                                  Odrv4                      0      893                FALL  1       
I__225/O                                  Odrv4                      348    1241               FALL  1       
I__226/I                                  Span4Mux_v                 0      1241               FALL  1       
I__226/O                                  Span4Mux_v                 348    1589               FALL  1       
I__227/I                                  Span4Mux_h                 0      1589               FALL  1       
I__227/O                                  Span4Mux_h                 295    1885               FALL  1       
I__229/I                                  Span4Mux_v                 0      1885               FALL  1       
I__229/O                                  Span4Mux_v                 348    2233               FALL  1       
I__234/I                                  LocalMux                   0      2233               FALL  1       
I__234/O                                  LocalMux                   289    2521               FALL  1       
I__241/I                                  InMux                      0      2521               FALL  1       
I__241/O                                  InMux                      204    2725               FALL  1       
parallel_out_obuf_RNO_0_LC_1_8_0/in0      LogicCell40_SEQ_MODE_0000  0      2725               FALL  1       
parallel_out_obuf_RNO_0_LC_1_8_0/lcout    LogicCell40_SEQ_MODE_0000  361    3086               FALL  1       
I__66/I                                   Odrv4                      0      3086               FALL  1       
I__66/O                                   Odrv4                      348    3434               FALL  1       
I__67/I                                   Span4Mux_s3_h              0      3434               FALL  1       
I__67/O                                   Span4Mux_s3_h              217    3651               FALL  1       
I__68/I                                   IoSpan4Mux                 0      3651               FALL  1       
I__68/O                                   IoSpan4Mux                 302    3953               FALL  1       
I__69/I                                   LocalMux                   0      3953               FALL  1       
I__69/O                                   LocalMux                   289    4242               FALL  1       
I__70/I                                   IoInMux                    0      4242               FALL  1       
I__70/O                                   IoInMux                    204    4445               FALL  1       
parallel_out_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4445               FALL  1       
parallel_out_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     1878   6323               RISE  1       
parallel_out_obuf_0_iopad/DIN             IO_PAD                     0      6323               RISE  1       
parallel_out_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                     1914   8237               RISE  1       
parallel_out[0]                           sr16                       0      8237               RISE  1       

6.6.2::Path details for port: parallel_out[10]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : parallel_out[10]
Input Port       : output_enable
Pad to Pad Delay : 8870

Pad to Pad Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
output_enable                              sr16                       0      0                  FALL  1       
output_enable_ibuf_iopad/PACKAGEPIN:in     IO_PAD                     0      0                  FALL  1       
output_enable_ibuf_iopad/DOUT              IO_PAD                     460    460                FALL  1       
output_enable_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
output_enable_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001     433    893                FALL  1       
I__225/I                                   Odrv4                      0      893                FALL  1       
I__225/O                                   Odrv4                      348    1241               FALL  1       
I__226/I                                   Span4Mux_v                 0      1241               FALL  1       
I__226/O                                   Span4Mux_v                 348    1589               FALL  1       
I__227/I                                   Span4Mux_h                 0      1589               FALL  1       
I__227/O                                   Span4Mux_h                 295    1885               FALL  1       
I__229/I                                   Span4Mux_v                 0      1885               FALL  1       
I__229/O                                   Span4Mux_v                 348    2233               FALL  1       
I__236/I                                   Span4Mux_v                 0      2233               FALL  1       
I__236/O                                   Span4Mux_v                 348    2581               FALL  1       
I__243/I                                   LocalMux                   0      2581               FALL  1       
I__243/O                                   LocalMux                   289    2869               FALL  1       
I__248/I                                   InMux                      0      2869               FALL  1       
I__248/O                                   InMux                      204    3073               FALL  1       
parallel_out_obuf_RNO_10_LC_1_12_0/in3     LogicCell40_SEQ_MODE_0000  0      3073               FALL  1       
parallel_out_obuf_RNO_10_LC_1_12_0/lcout   LogicCell40_SEQ_MODE_0000  269    3342               FALL  1       
I__130/I                                   Odrv4                      0      3342               FALL  1       
I__130/O                                   Odrv4                      348    3690               FALL  1       
I__131/I                                   Span4Mux_s3_h              0      3690               FALL  1       
I__131/O                                   Span4Mux_s3_h              217    3907               FALL  1       
I__132/I                                   IoSpan4Mux                 0      3907               FALL  1       
I__132/O                                   IoSpan4Mux                 302    4209               FALL  1       
I__133/I                                   LocalMux                   0      4209               FALL  1       
I__133/O                                   LocalMux                   289    4498               FALL  1       
I__134/I                                   IoInMux                    0      4498               FALL  1       
I__134/O                                   IoInMux                    204    4701               FALL  1       
parallel_out_obuf_10_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4701               FALL  1       
parallel_out_obuf_10_preio/PADOUT          PRE_IO_PIN_TYPE_011001     1878   6579               RISE  1       
parallel_out_obuf_10_iopad/DIN             IO_PAD                     0      6579               RISE  1       
parallel_out_obuf_10_iopad/PACKAGEPIN:out  IO_PAD                     2292   8870               RISE  1       
parallel_out[10]                           sr16                       0      8870               RISE  1       

6.6.3::Path details for port: parallel_out[11]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : parallel_out[11]
Input Port       : output_enable
Pad to Pad Delay : 8864

Pad to Pad Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
output_enable                              sr16                       0      0                  FALL  1       
output_enable_ibuf_iopad/PACKAGEPIN:in     IO_PAD                     0      0                  FALL  1       
output_enable_ibuf_iopad/DOUT              IO_PAD                     460    460                FALL  1       
output_enable_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
output_enable_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001     433    893                FALL  1       
I__225/I                                   Odrv4                      0      893                FALL  1       
I__225/O                                   Odrv4                      348    1241               FALL  1       
I__226/I                                   Span4Mux_v                 0      1241               FALL  1       
I__226/O                                   Span4Mux_v                 348    1589               FALL  1       
I__227/I                                   Span4Mux_h                 0      1589               FALL  1       
I__227/O                                   Span4Mux_h                 295    1885               FALL  1       
I__229/I                                   Span4Mux_v                 0      1885               FALL  1       
I__229/O                                   Span4Mux_v                 348    2233               FALL  1       
I__236/I                                   Span4Mux_v                 0      2233               FALL  1       
I__236/O                                   Span4Mux_v                 348    2581               FALL  1       
I__243/I                                   LocalMux                   0      2581               FALL  1       
I__243/O                                   LocalMux                   289    2869               FALL  1       
I__249/I                                   InMux                      0      2869               FALL  1       
I__249/O                                   InMux                      204    3073               FALL  1       
parallel_out_obuf_RNO_11_LC_1_12_6/in1     LogicCell40_SEQ_MODE_0000  0      3073               FALL  1       
parallel_out_obuf_RNO_11_LC_1_12_6/lcout   LogicCell40_SEQ_MODE_0000  355    3427               FALL  1       
I__215/I                                   Odrv4                      0      3427               FALL  1       
I__215/O                                   Odrv4                      348    3775               FALL  1       
I__216/I                                   Span4Mux_h                 0      3775               FALL  1       
I__216/O                                   Span4Mux_h                 295    4071               FALL  1       
I__217/I                                   Span4Mux_s0_h              0      4071               FALL  1       
I__217/O                                   Span4Mux_s0_h              131    4202               FALL  1       
I__218/I                                   LocalMux                   0      4202               FALL  1       
I__218/O                                   LocalMux                   289    4491               FALL  1       
I__219/I                                   IoInMux                    0      4491               FALL  1       
I__219/O                                   IoInMux                    204    4695               FALL  1       
parallel_out_obuf_11_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4695               FALL  1       
parallel_out_obuf_11_preio/PADOUT          PRE_IO_PIN_TYPE_011001     1878   6572               RISE  1       
parallel_out_obuf_11_iopad/DIN             IO_PAD                     0      6572               RISE  1       
parallel_out_obuf_11_iopad/PACKAGEPIN:out  IO_PAD                     2292   8864               RISE  1       
parallel_out[11]                           sr16                       0      8864               RISE  1       

6.6.4::Path details for port: parallel_out[12]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : parallel_out[12]
Input Port       : output_enable
Pad to Pad Delay : 8335

Pad to Pad Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
output_enable                              sr16                       0      0                  FALL  1       
output_enable_ibuf_iopad/PACKAGEPIN:in     IO_PAD                     0      0                  FALL  1       
output_enable_ibuf_iopad/DOUT              IO_PAD                     460    460                FALL  1       
output_enable_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
output_enable_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001     433    893                FALL  1       
I__225/I                                   Odrv4                      0      893                FALL  1       
I__225/O                                   Odrv4                      348    1241               FALL  1       
I__226/I                                   Span4Mux_v                 0      1241               FALL  1       
I__226/O                                   Span4Mux_v                 348    1589               FALL  1       
I__227/I                                   Span4Mux_h                 0      1589               FALL  1       
I__227/O                                   Span4Mux_h                 295    1885               FALL  1       
I__229/I                                   Span4Mux_v                 0      1885               FALL  1       
I__229/O                                   Span4Mux_v                 348    2233               FALL  1       
I__236/I                                   Span4Mux_v                 0      2233               FALL  1       
I__236/O                                   Span4Mux_v                 348    2581               FALL  1       
I__243/I                                   LocalMux                   0      2581               FALL  1       
I__243/O                                   LocalMux                   289    2869               FALL  1       
I__250/I                                   InMux                      0      2869               FALL  1       
I__250/O                                   InMux                      204    3073               FALL  1       
parallel_out_obuf_RNO_12_LC_1_12_2/in3     LogicCell40_SEQ_MODE_0000  0      3073               FALL  1       
parallel_out_obuf_RNO_12_LC_1_12_2/lcout   LogicCell40_SEQ_MODE_0000  269    3342               FALL  1       
I__269/I                                   Odrv12                     0      3342               FALL  1       
I__269/O                                   Odrv12                     506    3848               FALL  1       
I__270/I                                   Span12Mux_s4_h             0      3848               FALL  1       
I__270/O                                   Span12Mux_s4_h             204    4051               FALL  1       
I__271/I                                   LocalMux                   0      4051               FALL  1       
I__271/O                                   LocalMux                   289    4340               FALL  1       
I__272/I                                   IoInMux                    0      4340               FALL  1       
I__272/O                                   IoInMux                    204    4544               FALL  1       
parallel_out_obuf_12_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4544               FALL  1       
parallel_out_obuf_12_preio/PADOUT          PRE_IO_PIN_TYPE_011001     1878   6421               RISE  1       
parallel_out_obuf_12_iopad/DIN             IO_PAD                     0      6421               RISE  1       
parallel_out_obuf_12_iopad/PACKAGEPIN:out  IO_PAD                     1914   8335               RISE  1       
parallel_out[12]                           sr16                       0      8335               RISE  1       

6.6.5::Path details for port: parallel_out[13]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : parallel_out[13]
Input Port       : output_enable
Pad to Pad Delay : 8493

Pad to Pad Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
output_enable                              sr16                       0      0                  FALL  1       
output_enable_ibuf_iopad/PACKAGEPIN:in     IO_PAD                     0      0                  FALL  1       
output_enable_ibuf_iopad/DOUT              IO_PAD                     460    460                FALL  1       
output_enable_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
output_enable_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001     433    893                FALL  1       
I__225/I                                   Odrv4                      0      893                FALL  1       
I__225/O                                   Odrv4                      348    1241               FALL  1       
I__226/I                                   Span4Mux_v                 0      1241               FALL  1       
I__226/O                                   Span4Mux_v                 348    1589               FALL  1       
I__227/I                                   Span4Mux_h                 0      1589               FALL  1       
I__227/O                                   Span4Mux_h                 295    1885               FALL  1       
I__229/I                                   Span4Mux_v                 0      1885               FALL  1       
I__229/O                                   Span4Mux_v                 348    2233               FALL  1       
I__235/I                                   Span4Mux_v                 0      2233               FALL  1       
I__235/O                                   Span4Mux_v                 348    2581               FALL  1       
I__242/I                                   LocalMux                   0      2581               FALL  1       
I__242/O                                   LocalMux                   289    2869               FALL  1       
I__244/I                                   InMux                      0      2869               FALL  1       
I__244/O                                   InMux                      204    3073               FALL  1       
parallel_out_obuf_RNO_13_LC_1_11_2/in0     LogicCell40_SEQ_MODE_0000  0      3073               FALL  1       
parallel_out_obuf_RNO_13_LC_1_11_2/lcout   LogicCell40_SEQ_MODE_0000  361    3434               FALL  1       
I__157/I                                   Odrv4                      0      3434               FALL  1       
I__157/O                                   Odrv4                      348    3782               FALL  1       
I__158/I                                   Span4Mux_h                 0      3782               FALL  1       
I__158/O                                   Span4Mux_h                 295    4077               FALL  1       
I__159/I                                   Span4Mux_s0_h              0      4077               FALL  1       
I__159/O                                   Span4Mux_s0_h              131    4209               FALL  1       
I__160/I                                   LocalMux                   0      4209               FALL  1       
I__160/O                                   LocalMux                   289    4498               FALL  1       
I__161/I                                   IoInMux                    0      4498               FALL  1       
I__161/O                                   IoInMux                    204    4701               FALL  1       
parallel_out_obuf_13_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4701               FALL  1       
parallel_out_obuf_13_preio/PADOUT          PRE_IO_PIN_TYPE_011001     1878   6579               RISE  1       
parallel_out_obuf_13_iopad/DIN             IO_PAD                     0      6579               RISE  1       
parallel_out_obuf_13_iopad/PACKAGEPIN:out  IO_PAD                     1914   8493               RISE  1       
parallel_out[13]                           sr16                       0      8493               RISE  1       

6.6.6::Path details for port: parallel_out[14]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : parallel_out[14]
Input Port       : output_enable
Pad to Pad Delay : 8558

Pad to Pad Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
output_enable                              sr16                       0      0                  FALL  1       
output_enable_ibuf_iopad/PACKAGEPIN:in     IO_PAD                     0      0                  FALL  1       
output_enable_ibuf_iopad/DOUT              IO_PAD                     460    460                FALL  1       
output_enable_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
output_enable_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001     433    893                FALL  1       
I__225/I                                   Odrv4                      0      893                FALL  1       
I__225/O                                   Odrv4                      348    1241               FALL  1       
I__226/I                                   Span4Mux_v                 0      1241               FALL  1       
I__226/O                                   Span4Mux_v                 348    1589               FALL  1       
I__227/I                                   Span4Mux_h                 0      1589               FALL  1       
I__227/O                                   Span4Mux_h                 295    1885               FALL  1       
I__229/I                                   Span4Mux_v                 0      1885               FALL  1       
I__229/O                                   Span4Mux_v                 348    2233               FALL  1       
I__235/I                                   Span4Mux_v                 0      2233               FALL  1       
I__235/O                                   Span4Mux_v                 348    2581               FALL  1       
I__242/I                                   LocalMux                   0      2581               FALL  1       
I__242/O                                   LocalMux                   289    2869               FALL  1       
I__245/I                                   InMux                      0      2869               FALL  1       
I__245/O                                   InMux                      204    3073               FALL  1       
parallel_out_obuf_RNO_14_LC_1_11_4/in0     LogicCell40_SEQ_MODE_0000  0      3073               FALL  1       
parallel_out_obuf_RNO_14_LC_1_11_4/lcout   LogicCell40_SEQ_MODE_0000  361    3434               FALL  1       
I__148/I                                   Odrv4                      0      3434               FALL  1       
I__148/O                                   Odrv4                      348    3782               FALL  1       
I__149/I                                   Span4Mux_s2_h              0      3782               FALL  1       
I__149/O                                   Span4Mux_s2_h              190    3972               FALL  1       
I__150/I                                   IoSpan4Mux                 0      3972               FALL  1       
I__150/O                                   IoSpan4Mux                 302    4274               FALL  1       
I__151/I                                   LocalMux                   0      4274               FALL  1       
I__151/O                                   LocalMux                   289    4563               FALL  1       
I__152/I                                   IoInMux                    0      4563               FALL  1       
I__152/O                                   IoInMux                    204    4767               FALL  1       
parallel_out_obuf_14_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4767               FALL  1       
parallel_out_obuf_14_preio/PADOUT          PRE_IO_PIN_TYPE_011001     1878   6644               RISE  1       
parallel_out_obuf_14_iopad/DIN             IO_PAD                     0      6644               RISE  1       
parallel_out_obuf_14_iopad/PACKAGEPIN:out  IO_PAD                     1914   8558               RISE  1       
parallel_out[14]                           sr16                       0      8558               RISE  1       

6.6.7::Path details for port: parallel_out[15]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : parallel_out[15]
Input Port       : output_enable
Pad to Pad Delay : 8132

Pad to Pad Path
pin name                                   model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------  -------------------------  -----  -----------------  ----  ------  
output_enable                              sr16                       0      0                  FALL  1       
output_enable_ibuf_iopad/PACKAGEPIN:in     IO_PAD                     0      0                  FALL  1       
output_enable_ibuf_iopad/DOUT              IO_PAD                     460    460                FALL  1       
output_enable_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
output_enable_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001     433    893                FALL  1       
I__225/I                                   Odrv4                      0      893                FALL  1       
I__225/O                                   Odrv4                      348    1241               FALL  1       
I__226/I                                   Span4Mux_v                 0      1241               FALL  1       
I__226/O                                   Span4Mux_v                 348    1589               FALL  1       
I__227/I                                   Span4Mux_h                 0      1589               FALL  1       
I__227/O                                   Span4Mux_h                 295    1885               FALL  1       
I__229/I                                   Span4Mux_v                 0      1885               FALL  1       
I__229/O                                   Span4Mux_v                 348    2233               FALL  1       
I__236/I                                   Span4Mux_v                 0      2233               FALL  1       
I__236/O                                   Span4Mux_v                 348    2581               FALL  1       
I__243/I                                   LocalMux                   0      2581               FALL  1       
I__243/O                                   LocalMux                   289    2869               FALL  1       
I__251/I                                   InMux                      0      2869               FALL  1       
I__251/O                                   InMux                      204    3073               FALL  1       
parallel_out_obuf_RNO_15_LC_1_12_4/in3     LogicCell40_SEQ_MODE_0000  0      3073               FALL  1       
parallel_out_obuf_RNO_15_LC_1_12_4/lcout   LogicCell40_SEQ_MODE_0000  269    3342               FALL  1       
I__263/I                                   Odrv12                     0      3342               FALL  1       
I__263/O                                   Odrv12                     506    3848               FALL  1       
I__264/I                                   LocalMux                   0      3848               FALL  1       
I__264/O                                   LocalMux                   289    4136               FALL  1       
I__265/I                                   IoInMux                    0      4136               FALL  1       
I__265/O                                   IoInMux                    204    4340               FALL  1       
parallel_out_obuf_15_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4340               FALL  1       
parallel_out_obuf_15_preio/PADOUT          PRE_IO_PIN_TYPE_011001     1878   6218               RISE  1       
parallel_out_obuf_15_iopad/DIN             IO_PAD                     0      6218               RISE  1       
parallel_out_obuf_15_iopad/PACKAGEPIN:out  IO_PAD                     1914   8132               RISE  1       
parallel_out[15]                           sr16                       0      8132               RISE  1       

6.6.8::Path details for port: parallel_out[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : parallel_out[1]
Input Port       : output_enable
Pad to Pad Delay : 8230

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
output_enable                             sr16                       0      0                  FALL  1       
output_enable_ibuf_iopad/PACKAGEPIN:in    IO_PAD                     0      0                  FALL  1       
output_enable_ibuf_iopad/DOUT             IO_PAD                     460    460                FALL  1       
output_enable_ibuf_preio/PADIN            PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
output_enable_ibuf_preio/DIN0             PRE_IO_PIN_TYPE_000001     433    893                FALL  1       
I__225/I                                  Odrv4                      0      893                FALL  1       
I__225/O                                  Odrv4                      348    1241               FALL  1       
I__226/I                                  Span4Mux_v                 0      1241               FALL  1       
I__226/O                                  Span4Mux_v                 348    1589               FALL  1       
I__227/I                                  Span4Mux_h                 0      1589               FALL  1       
I__227/O                                  Span4Mux_h                 295    1885               FALL  1       
I__229/I                                  Span4Mux_v                 0      1885               FALL  1       
I__229/O                                  Span4Mux_v                 348    2233               FALL  1       
I__233/I                                  LocalMux                   0      2233               FALL  1       
I__233/O                                  LocalMux                   289    2521               FALL  1       
I__239/I                                  InMux                      0      2521               FALL  1       
I__239/O                                  InMux                      204    2725               FALL  1       
parallel_out_obuf_RNO_1_LC_1_7_1/in1      LogicCell40_SEQ_MODE_0000  0      2725               FALL  1       
parallel_out_obuf_RNO_1_LC_1_7_1/lcout    LogicCell40_SEQ_MODE_0000  355    3079               FALL  1       
I__71/I                                   Odrv4                      0      3079               FALL  1       
I__71/O                                   Odrv4                      348    3427               FALL  1       
I__72/I                                   Span4Mux_s3_h              0      3427               FALL  1       
I__72/O                                   Span4Mux_s3_h              217    3644               FALL  1       
I__73/I                                   IoSpan4Mux                 0      3644               FALL  1       
I__73/O                                   IoSpan4Mux                 302    3946               FALL  1       
I__74/I                                   LocalMux                   0      3946               FALL  1       
I__74/O                                   LocalMux                   289    4235               FALL  1       
I__75/I                                   IoInMux                    0      4235               FALL  1       
I__75/O                                   IoInMux                    204    4438               FALL  1       
parallel_out_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4438               FALL  1       
parallel_out_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     1878   6316               RISE  1       
parallel_out_obuf_1_iopad/DIN             IO_PAD                     0      6316               RISE  1       
parallel_out_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                     1914   8230               RISE  1       
parallel_out[1]                           sr16                       0      8230               RISE  1       

6.6.9::Path details for port: parallel_out[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : parallel_out[2]
Input Port       : output_enable
Pad to Pad Delay : 8132

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
output_enable                             sr16                       0      0                  FALL  1       
output_enable_ibuf_iopad/PACKAGEPIN:in    IO_PAD                     0      0                  FALL  1       
output_enable_ibuf_iopad/DOUT             IO_PAD                     460    460                FALL  1       
output_enable_ibuf_preio/PADIN            PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
output_enable_ibuf_preio/DIN0             PRE_IO_PIN_TYPE_000001     433    893                FALL  1       
I__225/I                                  Odrv4                      0      893                FALL  1       
I__225/O                                  Odrv4                      348    1241               FALL  1       
I__226/I                                  Span4Mux_v                 0      1241               FALL  1       
I__226/O                                  Span4Mux_v                 348    1589               FALL  1       
I__227/I                                  Span4Mux_h                 0      1589               FALL  1       
I__227/O                                  Span4Mux_h                 295    1885               FALL  1       
I__229/I                                  Span4Mux_v                 0      1885               FALL  1       
I__229/O                                  Span4Mux_v                 348    2233               FALL  1       
I__235/I                                  Span4Mux_v                 0      2233               FALL  1       
I__235/O                                  Span4Mux_v                 348    2581               FALL  1       
I__242/I                                  LocalMux                   0      2581               FALL  1       
I__242/O                                  LocalMux                   289    2869               FALL  1       
I__246/I                                  InMux                      0      2869               FALL  1       
I__246/O                                  InMux                      204    3073               FALL  1       
parallel_out_obuf_RNO_2_LC_1_11_7/in3     LogicCell40_SEQ_MODE_0000  0      3073               FALL  1       
parallel_out_obuf_RNO_2_LC_1_11_7/lcout   LogicCell40_SEQ_MODE_0000  269    3342               FALL  1       
I__140/I                                  Odrv12                     0      3342               FALL  1       
I__140/O                                  Odrv12                     506    3848               FALL  1       
I__141/I                                  LocalMux                   0      3848               FALL  1       
I__141/O                                  LocalMux                   289    4136               FALL  1       
I__142/I                                  IoInMux                    0      4136               FALL  1       
I__142/O                                  IoInMux                    204    4340               FALL  1       
parallel_out_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4340               FALL  1       
parallel_out_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     1878   6218               RISE  1       
parallel_out_obuf_2_iopad/DIN             IO_PAD                     0      6218               RISE  1       
parallel_out_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                     1914   8132               RISE  1       
parallel_out[2]                           sr16                       0      8132               RISE  1       

6.6.10::Path details for port: parallel_out[3]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : parallel_out[3]
Input Port       : output_enable
Pad to Pad Delay : 8237

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
output_enable                             sr16                       0      0                  FALL  1       
output_enable_ibuf_iopad/PACKAGEPIN:in    IO_PAD                     0      0                  FALL  1       
output_enable_ibuf_iopad/DOUT             IO_PAD                     460    460                FALL  1       
output_enable_ibuf_preio/PADIN            PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
output_enable_ibuf_preio/DIN0             PRE_IO_PIN_TYPE_000001     433    893                FALL  1       
I__225/I                                  Odrv4                      0      893                FALL  1       
I__225/O                                  Odrv4                      348    1241               FALL  1       
I__226/I                                  Span4Mux_v                 0      1241               FALL  1       
I__226/O                                  Span4Mux_v                 348    1589               FALL  1       
I__227/I                                  Span4Mux_h                 0      1589               FALL  1       
I__227/O                                  Span4Mux_h                 295    1885               FALL  1       
I__229/I                                  Span4Mux_v                 0      1885               FALL  1       
I__229/O                                  Span4Mux_v                 348    2233               FALL  1       
I__233/I                                  LocalMux                   0      2233               FALL  1       
I__233/O                                  LocalMux                   289    2521               FALL  1       
I__240/I                                  InMux                      0      2521               FALL  1       
I__240/O                                  InMux                      204    2725               FALL  1       
parallel_out_obuf_RNO_3_LC_1_7_0/in0      LogicCell40_SEQ_MODE_0000  0      2725               FALL  1       
parallel_out_obuf_RNO_3_LC_1_7_0/lcout    LogicCell40_SEQ_MODE_0000  361    3086               FALL  1       
I__76/I                                   Odrv4                      0      3086               FALL  1       
I__76/O                                   Odrv4                      348    3434               FALL  1       
I__77/I                                   Span4Mux_s3_h              0      3434               FALL  1       
I__77/O                                   Span4Mux_s3_h              217    3651               FALL  1       
I__78/I                                   IoSpan4Mux                 0      3651               FALL  1       
I__78/O                                   IoSpan4Mux                 302    3953               FALL  1       
I__79/I                                   LocalMux                   0      3953               FALL  1       
I__79/O                                   LocalMux                   289    4242               FALL  1       
I__80/I                                   IoInMux                    0      4242               FALL  1       
I__80/O                                   IoInMux                    204    4445               FALL  1       
parallel_out_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4445               FALL  1       
parallel_out_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     1878   6323               RISE  1       
parallel_out_obuf_3_iopad/DIN             IO_PAD                     0      6323               RISE  1       
parallel_out_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                     1914   8237               RISE  1       
parallel_out[3]                           sr16                       0      8237               RISE  1       

6.6.11::Path details for port: parallel_out[4]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : parallel_out[4]
Input Port       : output_enable
Pad to Pad Delay : 7987

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
output_enable                             sr16                       0      0                  FALL  1       
output_enable_ibuf_iopad/PACKAGEPIN:in    IO_PAD                     0      0                  FALL  1       
output_enable_ibuf_iopad/DOUT             IO_PAD                     460    460                FALL  1       
output_enable_ibuf_preio/PADIN            PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
output_enable_ibuf_preio/DIN0             PRE_IO_PIN_TYPE_000001     433    893                FALL  1       
I__225/I                                  Odrv4                      0      893                FALL  1       
I__225/O                                  Odrv4                      348    1241               FALL  1       
I__226/I                                  Span4Mux_v                 0      1241               FALL  1       
I__226/O                                  Span4Mux_v                 348    1589               FALL  1       
I__227/I                                  Span4Mux_h                 0      1589               FALL  1       
I__227/O                                  Span4Mux_h                 295    1885               FALL  1       
I__229/I                                  Span4Mux_v                 0      1885               FALL  1       
I__229/O                                  Span4Mux_v                 348    2233               FALL  1       
I__232/I                                  LocalMux                   0      2233               FALL  1       
I__232/O                                  LocalMux                   289    2521               FALL  1       
I__237/I                                  InMux                      0      2521               FALL  1       
I__237/O                                  InMux                      204    2725               FALL  1       
parallel_out_obuf_RNO_4_LC_1_6_3/in3      LogicCell40_SEQ_MODE_0000  0      2725               FALL  1       
parallel_out_obuf_RNO_4_LC_1_6_3/lcout    LogicCell40_SEQ_MODE_0000  269    2994               FALL  1       
I__81/I                                   Odrv12                     0      2994               FALL  1       
I__81/O                                   Odrv12                     506    3500               FALL  1       
I__82/I                                   Span12Mux_s4_h             0      3500               FALL  1       
I__82/O                                   Span12Mux_s4_h             204    3703               FALL  1       
I__83/I                                   LocalMux                   0      3703               FALL  1       
I__83/O                                   LocalMux                   289    3992               FALL  1       
I__84/I                                   IoInMux                    0      3992               FALL  1       
I__84/O                                   IoInMux                    204    4196               FALL  1       
parallel_out_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4196               FALL  1       
parallel_out_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001     1878   6073               RISE  1       
parallel_out_obuf_4_iopad/DIN             IO_PAD                     0      6073               RISE  1       
parallel_out_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                     1914   7987               RISE  1       
parallel_out[4]                           sr16                       0      7987               RISE  1       

6.6.12::Path details for port: parallel_out[5]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : parallel_out[5]
Input Port       : output_enable
Pad to Pad Delay : 8237

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
output_enable                             sr16                       0      0                  FALL  1       
output_enable_ibuf_iopad/PACKAGEPIN:in    IO_PAD                     0      0                  FALL  1       
output_enable_ibuf_iopad/DOUT             IO_PAD                     460    460                FALL  1       
output_enable_ibuf_preio/PADIN            PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
output_enable_ibuf_preio/DIN0             PRE_IO_PIN_TYPE_000001     433    893                FALL  1       
I__225/I                                  Odrv4                      0      893                FALL  1       
I__225/O                                  Odrv4                      348    1241               FALL  1       
I__226/I                                  Span4Mux_v                 0      1241               FALL  1       
I__226/O                                  Span4Mux_v                 348    1589               FALL  1       
I__227/I                                  Span4Mux_h                 0      1589               FALL  1       
I__227/O                                  Span4Mux_h                 295    1885               FALL  1       
I__229/I                                  Span4Mux_v                 0      1885               FALL  1       
I__229/O                                  Span4Mux_v                 348    2233               FALL  1       
I__232/I                                  LocalMux                   0      2233               FALL  1       
I__232/O                                  LocalMux                   289    2521               FALL  1       
I__238/I                                  InMux                      0      2521               FALL  1       
I__238/O                                  InMux                      204    2725               FALL  1       
parallel_out_obuf_RNO_5_LC_1_6_0/in0      LogicCell40_SEQ_MODE_0000  0      2725               FALL  1       
parallel_out_obuf_RNO_5_LC_1_6_0/lcout    LogicCell40_SEQ_MODE_0000  361    3086               FALL  1       
I__85/I                                   Odrv4                      0      3086               FALL  1       
I__85/O                                   Odrv4                      348    3434               FALL  1       
I__86/I                                   Span4Mux_s3_h              0      3434               FALL  1       
I__86/O                                   Span4Mux_s3_h              217    3651               FALL  1       
I__87/I                                   IoSpan4Mux                 0      3651               FALL  1       
I__87/O                                   IoSpan4Mux                 302    3953               FALL  1       
I__88/I                                   LocalMux                   0      3953               FALL  1       
I__88/O                                   LocalMux                   289    4242               FALL  1       
I__89/I                                   IoInMux                    0      4242               FALL  1       
I__89/O                                   IoInMux                    204    4445               FALL  1       
parallel_out_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4445               FALL  1       
parallel_out_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001     1878   6323               RISE  1       
parallel_out_obuf_5_iopad/DIN             IO_PAD                     0      6323               RISE  1       
parallel_out_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                     1914   8237               RISE  1       
parallel_out[5]                           sr16                       0      8237               RISE  1       

6.6.13::Path details for port: parallel_out[6]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : parallel_out[6]
Input Port       : output_enable
Pad to Pad Delay : 7908

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
output_enable                             sr16                       0      0                  FALL  1       
output_enable_ibuf_iopad/PACKAGEPIN:in    IO_PAD                     0      0                  FALL  1       
output_enable_ibuf_iopad/DOUT             IO_PAD                     460    460                FALL  1       
output_enable_ibuf_preio/PADIN            PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
output_enable_ibuf_preio/DIN0             PRE_IO_PIN_TYPE_000001     433    893                FALL  1       
I__225/I                                  Odrv4                      0      893                FALL  1       
I__225/O                                  Odrv4                      348    1241               FALL  1       
I__226/I                                  Span4Mux_v                 0      1241               FALL  1       
I__226/O                                  Span4Mux_v                 348    1589               FALL  1       
I__227/I                                  Span4Mux_h                 0      1589               FALL  1       
I__227/O                                  Span4Mux_h                 295    1885               FALL  1       
I__228/I                                  LocalMux                   0      1885               FALL  1       
I__228/O                                  LocalMux                   289    2173               FALL  1       
I__230/I                                  InMux                      0      2173               FALL  1       
I__230/O                                  InMux                      204    2377               FALL  1       
parallel_out_obuf_RNO_6_LC_1_4_4/in0      LogicCell40_SEQ_MODE_0000  0      2377               FALL  1       
parallel_out_obuf_RNO_6_LC_1_4_4/lcout    LogicCell40_SEQ_MODE_0000  361    2738               FALL  1       
I__96/I                                   Odrv4                      0      2738               FALL  1       
I__96/O                                   Odrv4                      348    3086               FALL  1       
I__97/I                                   Span4Mux_v                 0      3086               FALL  1       
I__97/O                                   Span4Mux_v                 348    3434               FALL  1       
I__98/I                                   Span4Mux_s2_h              0      3434               FALL  1       
I__98/O                                   Span4Mux_s2_h              190    3624               FALL  1       
I__99/I                                   LocalMux                   0      3624               FALL  1       
I__99/O                                   LocalMux                   289    3913               FALL  1       
I__100/I                                  IoInMux                    0      3913               FALL  1       
I__100/O                                  IoInMux                    204    4117               FALL  1       
parallel_out_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4117               FALL  1       
parallel_out_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001     1878   5994               RISE  1       
parallel_out_obuf_6_iopad/DIN             IO_PAD                     0      5994               RISE  1       
parallel_out_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                     1914   7908               RISE  1       
parallel_out[6]                           sr16                       0      7908               RISE  1       

6.6.14::Path details for port: parallel_out[7]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : parallel_out[7]
Input Port       : output_enable
Pad to Pad Delay : 8138

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
output_enable                             sr16                       0      0                  FALL  1       
output_enable_ibuf_iopad/PACKAGEPIN:in    IO_PAD                     0      0                  FALL  1       
output_enable_ibuf_iopad/DOUT             IO_PAD                     460    460                FALL  1       
output_enable_ibuf_preio/PADIN            PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
output_enable_ibuf_preio/DIN0             PRE_IO_PIN_TYPE_000001     433    893                FALL  1       
I__225/I                                  Odrv4                      0      893                FALL  1       
I__225/O                                  Odrv4                      348    1241               FALL  1       
I__226/I                                  Span4Mux_v                 0      1241               FALL  1       
I__226/O                                  Span4Mux_v                 348    1589               FALL  1       
I__227/I                                  Span4Mux_h                 0      1589               FALL  1       
I__227/O                                  Span4Mux_h                 295    1885               FALL  1       
I__228/I                                  LocalMux                   0      1885               FALL  1       
I__228/O                                  LocalMux                   289    2173               FALL  1       
I__231/I                                  InMux                      0      2173               FALL  1       
I__231/O                                  InMux                      204    2377               FALL  1       
parallel_out_obuf_RNO_7_LC_1_4_5/in1      LogicCell40_SEQ_MODE_0000  0      2377               FALL  1       
parallel_out_obuf_RNO_7_LC_1_4_5/lcout    LogicCell40_SEQ_MODE_0000  355    2732               FALL  1       
I__90/I                                   Odrv4                      0      2732               FALL  1       
I__90/O                                   Odrv4                      348    3079               FALL  1       
I__91/I                                   Span4Mux_h                 0      3079               FALL  1       
I__91/O                                   Span4Mux_h                 295    3375               FALL  1       
I__92/I                                   Span4Mux_v                 0      3375               FALL  1       
I__92/O                                   Span4Mux_v                 348    3723               FALL  1       
I__93/I                                   Span4Mux_s0_h              0      3723               FALL  1       
I__93/O                                   Span4Mux_s0_h              131    3854               FALL  1       
I__94/I                                   LocalMux                   0      3854               FALL  1       
I__94/O                                   LocalMux                   289    4143               FALL  1       
I__95/I                                   IoInMux                    0      4143               FALL  1       
I__95/O                                   IoInMux                    204    4347               FALL  1       
parallel_out_obuf_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4347               FALL  1       
parallel_out_obuf_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001     1878   6224               RISE  1       
parallel_out_obuf_7_iopad/DIN             IO_PAD                     0      6224               RISE  1       
parallel_out_obuf_7_iopad/PACKAGEPIN:out  IO_PAD                     1914   8138               RISE  1       
parallel_out[7]                           sr16                       0      8138               RISE  1       

6.6.15::Path details for port: parallel_out[8]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : parallel_out[8]
Input Port       : output_enable
Pad to Pad Delay : 8982

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
output_enable                             sr16                       0      0                  FALL  1       
output_enable_ibuf_iopad/PACKAGEPIN:in    IO_PAD                     0      0                  FALL  1       
output_enable_ibuf_iopad/DOUT             IO_PAD                     460    460                FALL  1       
output_enable_ibuf_preio/PADIN            PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
output_enable_ibuf_preio/DIN0             PRE_IO_PIN_TYPE_000001     433    893                FALL  1       
I__225/I                                  Odrv4                      0      893                FALL  1       
I__225/O                                  Odrv4                      348    1241               FALL  1       
I__226/I                                  Span4Mux_v                 0      1241               FALL  1       
I__226/O                                  Span4Mux_v                 348    1589               FALL  1       
I__227/I                                  Span4Mux_h                 0      1589               FALL  1       
I__227/O                                  Span4Mux_h                 295    1885               FALL  1       
I__229/I                                  Span4Mux_v                 0      1885               FALL  1       
I__229/O                                  Span4Mux_v                 348    2233               FALL  1       
I__236/I                                  Span4Mux_v                 0      2233               FALL  1       
I__236/O                                  Span4Mux_v                 348    2581               FALL  1       
I__243/I                                  LocalMux                   0      2581               FALL  1       
I__243/O                                  LocalMux                   289    2869               FALL  1       
I__252/I                                  InMux                      0      2869               FALL  1       
I__252/O                                  InMux                      204    3073               FALL  1       
parallel_out_obuf_RNO_8_LC_1_12_5/in0     LogicCell40_SEQ_MODE_0000  0      3073               FALL  1       
parallel_out_obuf_RNO_8_LC_1_12_5/lcout   LogicCell40_SEQ_MODE_0000  361    3434               FALL  1       
I__253/I                                  Odrv4                      0      3434               FALL  1       
I__253/O                                  Odrv4                      348    3782               FALL  1       
I__254/I                                  Span4Mux_v                 0      3782               FALL  1       
I__254/O                                  Span4Mux_v                 348    4130               FALL  1       
I__255/I                                  Span4Mux_s2_h              0      4130               FALL  1       
I__255/O                                  Span4Mux_s2_h              190    4320               FALL  1       
I__256/I                                  LocalMux                   0      4320               FALL  1       
I__256/O                                  LocalMux                   289    4609               FALL  1       
I__257/I                                  IoInMux                    0      4609               FALL  1       
I__257/O                                  IoInMux                    204    4813               FALL  1       
parallel_out_obuf_8_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4813               FALL  1       
parallel_out_obuf_8_preio/PADOUT          PRE_IO_PIN_TYPE_011001     1878   6690               RISE  1       
parallel_out_obuf_8_iopad/DIN             IO_PAD                     0      6690               RISE  1       
parallel_out_obuf_8_iopad/PACKAGEPIN:out  IO_PAD                     2292   8982               RISE  1       
parallel_out[8]                           sr16                       0      8982               RISE  1       

6.6.16::Path details for port: parallel_out[9]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : parallel_out[9]
Input Port       : output_enable
Pad to Pad Delay : 9218

Pad to Pad Path
pin name                                  model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------  -------------------------  -----  -----------------  ----  ------  
output_enable                             sr16                       0      0                  FALL  1       
output_enable_ibuf_iopad/PACKAGEPIN:in    IO_PAD                     0      0                  FALL  1       
output_enable_ibuf_iopad/DOUT             IO_PAD                     460    460                FALL  1       
output_enable_ibuf_preio/PADIN            PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
output_enable_ibuf_preio/DIN0             PRE_IO_PIN_TYPE_000001     433    893                FALL  1       
I__225/I                                  Odrv4                      0      893                FALL  1       
I__225/O                                  Odrv4                      348    1241               FALL  1       
I__226/I                                  Span4Mux_v                 0      1241               FALL  1       
I__226/O                                  Span4Mux_v                 348    1589               FALL  1       
I__227/I                                  Span4Mux_h                 0      1589               FALL  1       
I__227/O                                  Span4Mux_h                 295    1885               FALL  1       
I__229/I                                  Span4Mux_v                 0      1885               FALL  1       
I__229/O                                  Span4Mux_v                 348    2233               FALL  1       
I__235/I                                  Span4Mux_v                 0      2233               FALL  1       
I__235/O                                  Span4Mux_v                 348    2581               FALL  1       
I__242/I                                  LocalMux                   0      2581               FALL  1       
I__242/O                                  LocalMux                   289    2869               FALL  1       
I__247/I                                  InMux                      0      2869               FALL  1       
I__247/O                                  InMux                      204    3073               FALL  1       
parallel_out_obuf_RNO_9_LC_1_11_1/in3     LogicCell40_SEQ_MODE_0000  0      3073               FALL  1       
parallel_out_obuf_RNO_9_LC_1_11_1/lcout   LogicCell40_SEQ_MODE_0000  269    3342               FALL  1       
I__166/I                                  Odrv4                      0      3342               FALL  1       
I__166/O                                  Odrv4                      348    3690               FALL  1       
I__167/I                                  Span4Mux_v                 0      3690               FALL  1       
I__167/O                                  Span4Mux_v                 348    4038               FALL  1       
I__168/I                                  Span4Mux_s3_h              0      4038               FALL  1       
I__168/O                                  Span4Mux_s3_h              217    4255               FALL  1       
I__169/I                                  IoSpan4Mux                 0      4255               FALL  1       
I__169/O                                  IoSpan4Mux                 302    4557               FALL  1       
I__170/I                                  LocalMux                   0      4557               FALL  1       
I__170/O                                  LocalMux                   289    4846               FALL  1       
I__171/I                                  IoInMux                    0      4846               FALL  1       
I__171/O                                  IoInMux                    204    5049               FALL  1       
parallel_out_obuf_9_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5049               FALL  1       
parallel_out_obuf_9_preio/PADOUT          PRE_IO_PIN_TYPE_011001     1878   6927               RISE  1       
parallel_out_obuf_9_iopad/DIN             IO_PAD                     0      6927               RISE  1       
parallel_out_obuf_9_iopad/PACKAGEPIN:out  IO_PAD                     2292   9218               RISE  1       
parallel_out[9]                           sr16                       0      9218               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_10_LC_1_10_7/lcout
Path End         : shifted_data_esr_11_LC_1_10_6/in3
Capture Clock    : shifted_data_esr_11_LC_1_10_6/clk
Setup Constraint : 2730p
Path slack       : 1416p

Capture Clock Arrival Time (sr16|serdata_clock:R#2)   2730
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2687
- Setup Time                                          -256
---------------------------------------------------   ---- 
End-of-path required time (ps)                        5160

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                     552
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3744
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_10_LC_1_10_7/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_10_LC_1_10_7/lcout  LogicCell40_SEQ_MODE_1000    506              3192   1417  RISE       2
I__135/I                             LocalMux                       0              3192   1417  RISE       1
I__135/O                             LocalMux                     309              3501   1417  RISE       1
I__137/I                             InMux                          0              3501   1417  RISE       1
I__137/O                             InMux                        243              3744   1417  RISE       1
shifted_data_esr_11_LC_1_10_6/in3    LogicCell40_SEQ_MODE_1000      0              3744   1417  RISE       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_11_LC_1_10_6/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_11_LC_1_10_6/lcout
Path End         : shifted_data_esr_12_LC_1_10_5/in3
Capture Clock    : shifted_data_esr_12_LC_1_10_5/clk
Setup Constraint : 2730p
Path slack       : 1416p

Capture Clock Arrival Time (sr16|serdata_clock:R#2)   2730
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2687
- Setup Time                                          -256
---------------------------------------------------   ---- 
End-of-path required time (ps)                        5160

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                     552
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3744
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_11_LC_1_10_6/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_11_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_1000    506              3192   1417  RISE       2
I__220/I                             LocalMux                       0              3192   1417  RISE       1
I__220/O                             LocalMux                     309              3501   1417  RISE       1
I__222/I                             InMux                          0              3501   1417  RISE       1
I__222/O                             InMux                        243              3744   1417  RISE       1
shifted_data_esr_12_LC_1_10_5/in3    LogicCell40_SEQ_MODE_1000      0              3744   1417  RISE       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_12_LC_1_10_5/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_12_LC_1_10_5/lcout
Path End         : shifted_data_esr_13_LC_1_10_4/in3
Capture Clock    : shifted_data_esr_13_LC_1_10_4/clk
Setup Constraint : 2730p
Path slack       : 1416p

Capture Clock Arrival Time (sr16|serdata_clock:R#2)   2730
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2687
- Setup Time                                          -256
---------------------------------------------------   ---- 
End-of-path required time (ps)                        5160

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                     552
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3744
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_12_LC_1_10_5/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_12_LC_1_10_5/lcout  LogicCell40_SEQ_MODE_1000    506              3192   1417  RISE       2
I__273/I                             LocalMux                       0              3192   1417  RISE       1
I__273/O                             LocalMux                     309              3501   1417  RISE       1
I__275/I                             InMux                          0              3501   1417  RISE       1
I__275/O                             InMux                        243              3744   1417  RISE       1
shifted_data_esr_13_LC_1_10_4/in3    LogicCell40_SEQ_MODE_1000      0              3744   1417  RISE       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_13_LC_1_10_4/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_13_LC_1_10_4/lcout
Path End         : shifted_data_esr_14_LC_1_10_3/in3
Capture Clock    : shifted_data_esr_14_LC_1_10_3/clk
Setup Constraint : 2730p
Path slack       : 1416p

Capture Clock Arrival Time (sr16|serdata_clock:R#2)   2730
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2687
- Setup Time                                          -256
---------------------------------------------------   ---- 
End-of-path required time (ps)                        5160

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                     552
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3744
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_13_LC_1_10_4/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_13_LC_1_10_4/lcout  LogicCell40_SEQ_MODE_1000    506              3192   1417  RISE       2
I__162/I                             LocalMux                       0              3192   1417  RISE       1
I__162/O                             LocalMux                     309              3501   1417  RISE       1
I__164/I                             InMux                          0              3501   1417  RISE       1
I__164/O                             InMux                        243              3744   1417  RISE       1
shifted_data_esr_14_LC_1_10_3/in3    LogicCell40_SEQ_MODE_1000      0              3744   1417  RISE       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_14_LC_1_10_3/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_14_LC_1_10_3/lcout
Path End         : shifted_data_esr_15_LC_1_10_2/in3
Capture Clock    : shifted_data_esr_15_LC_1_10_2/clk
Setup Constraint : 2730p
Path slack       : 1416p

Capture Clock Arrival Time (sr16|serdata_clock:R#2)   2730
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2687
- Setup Time                                          -256
---------------------------------------------------   ---- 
End-of-path required time (ps)                        5160

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                     552
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3744
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_14_LC_1_10_3/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_14_LC_1_10_3/lcout  LogicCell40_SEQ_MODE_1000    506              3192   1417  RISE       2
I__153/I                             LocalMux                       0              3192   1417  RISE       1
I__153/O                             LocalMux                     309              3501   1417  RISE       1
I__155/I                             InMux                          0              3501   1417  RISE       1
I__155/O                             InMux                        243              3744   1417  RISE       1
shifted_data_esr_15_LC_1_10_2/in3    LogicCell40_SEQ_MODE_1000      0              3744   1417  RISE       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_15_LC_1_10_2/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_9_LC_1_10_1/lcout
Path End         : shifted_data_esr_10_LC_1_10_7/in3
Capture Clock    : shifted_data_esr_10_LC_1_10_7/clk
Setup Constraint : 2730p
Path slack       : 1416p

Capture Clock Arrival Time (sr16|serdata_clock:R#2)   2730
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2687
- Setup Time                                          -256
---------------------------------------------------   ---- 
End-of-path required time (ps)                        5160

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                     552
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3744
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_9_LC_1_10_1/clk                            LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_9_LC_1_10_1/lcout  LogicCell40_SEQ_MODE_1000    506              3192   1417  RISE       2
I__172/I                            LocalMux                       0              3192   1417  RISE       1
I__172/O                            LocalMux                     309              3501   1417  RISE       1
I__174/I                            InMux                          0              3501   1417  RISE       1
I__174/O                            InMux                        243              3744   1417  RISE       1
shifted_data_esr_10_LC_1_10_7/in3   LogicCell40_SEQ_MODE_1000      0              3744   1417  RISE       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_10_LC_1_10_7/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_8_LC_1_9_5/lcout
Path End         : shifted_data_esr_9_LC_1_10_1/in3
Capture Clock    : shifted_data_esr_9_LC_1_10_1/clk
Setup Constraint : 2730p
Path slack       : 1416p

Capture Clock Arrival Time (sr16|serdata_clock:R#2)   2730
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2687
- Setup Time                                          -256
---------------------------------------------------   ---- 
End-of-path required time (ps)                        5160

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                     552
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3744
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__179/I                                                    ClkMux                         0              2398  RISE       1
I__179/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_8_LC_1_9_5/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_8_LC_1_9_5/lcout  LogicCell40_SEQ_MODE_1000    506              3192   1417  RISE       2
I__258/I                           LocalMux                       0              3192   1417  RISE       1
I__258/O                           LocalMux                     309              3501   1417  RISE       1
I__260/I                           InMux                          0              3501   1417  RISE       1
I__260/O                           InMux                        243              3744   1417  RISE       1
shifted_data_esr_9_LC_1_10_1/in3   LogicCell40_SEQ_MODE_1000      0              3744   1417  RISE       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_9_LC_1_10_1/clk                            LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_7_LC_1_9_4/lcout
Path End         : shifted_data_esr_8_LC_1_9_5/in3
Capture Clock    : shifted_data_esr_8_LC_1_9_5/clk
Setup Constraint : 2730p
Path slack       : 1416p

Capture Clock Arrival Time (sr16|serdata_clock:R#2)   2730
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2687
- Setup Time                                          -256
---------------------------------------------------   ---- 
End-of-path required time (ps)                        5160

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                     552
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3744
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__179/I                                                    ClkMux                         0              2398  RISE       1
I__179/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_7_LC_1_9_4/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_7_LC_1_9_4/lcout  LogicCell40_SEQ_MODE_1000    506              3192   1417  RISE       2
I__101/I                           LocalMux                       0              3192   1417  RISE       1
I__101/O                           LocalMux                     309              3501   1417  RISE       1
I__103/I                           InMux                          0              3501   1417  RISE       1
I__103/O                           InMux                        243              3744   1417  RISE       1
shifted_data_esr_8_LC_1_9_5/in3    LogicCell40_SEQ_MODE_1000      0              3744   1417  RISE       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__179/I                                                    ClkMux                         0              2398  RISE       1
I__179/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_8_LC_1_9_5/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_6_LC_1_9_3/lcout
Path End         : shifted_data_esr_7_LC_1_9_4/in3
Capture Clock    : shifted_data_esr_7_LC_1_9_4/clk
Setup Constraint : 2730p
Path slack       : 1416p

Capture Clock Arrival Time (sr16|serdata_clock:R#2)   2730
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2687
- Setup Time                                          -256
---------------------------------------------------   ---- 
End-of-path required time (ps)                        5160

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                     552
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3744
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__179/I                                                    ClkMux                         0              2398  RISE       1
I__179/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_6_LC_1_9_3/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_6_LC_1_9_3/lcout  LogicCell40_SEQ_MODE_1000    506              3192   1417  RISE       2
I__106/I                           LocalMux                       0              3192   1417  RISE       1
I__106/O                           LocalMux                     309              3501   1417  RISE       1
I__108/I                           InMux                          0              3501   1417  RISE       1
I__108/O                           InMux                        243              3744   1417  RISE       1
shifted_data_esr_7_LC_1_9_4/in3    LogicCell40_SEQ_MODE_1000      0              3744   1417  RISE       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__179/I                                                    ClkMux                         0              2398  RISE       1
I__179/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_7_LC_1_9_4/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_3_LC_1_9_2/lcout
Path End         : shifted_data_esr_4_LC_1_8_6/in3
Capture Clock    : shifted_data_esr_4_LC_1_8_6/clk
Setup Constraint : 2730p
Path slack       : 1416p

Capture Clock Arrival Time (sr16|serdata_clock:R#2)   2730
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2687
- Setup Time                                          -256
---------------------------------------------------   ---- 
End-of-path required time (ps)                        5160

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                     552
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3744
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__179/I                                                    ClkMux                         0              2398  RISE       1
I__179/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_3_LC_1_9_2/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_3_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_1000    506              3192   1417  RISE       2
I__116/I                           LocalMux                       0              3192   1417  RISE       1
I__116/O                           LocalMux                     309              3501   1417  RISE       1
I__118/I                           InMux                          0              3501   1417  RISE       1
I__118/O                           InMux                        243              3744   1417  RISE       1
shifted_data_esr_4_LC_1_8_6/in3    LogicCell40_SEQ_MODE_1000      0              3744   1417  RISE       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__180/I                                                    ClkMux                         0              2398  RISE       1
I__180/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_4_LC_1_8_6/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_2_LC_1_9_0/lcout
Path End         : shifted_data_esr_3_LC_1_9_2/in3
Capture Clock    : shifted_data_esr_3_LC_1_9_2/clk
Setup Constraint : 2730p
Path slack       : 1416p

Capture Clock Arrival Time (sr16|serdata_clock:R#2)   2730
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2687
- Setup Time                                          -256
---------------------------------------------------   ---- 
End-of-path required time (ps)                        5160

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                     552
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3744
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__179/I                                                    ClkMux                         0              2398  RISE       1
I__179/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_2_LC_1_9_0/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_2_LC_1_9_0/lcout  LogicCell40_SEQ_MODE_1000    506              3192   1417  RISE       2
I__143/I                           LocalMux                       0              3192   1417  RISE       1
I__143/O                           LocalMux                     309              3501   1417  RISE       1
I__145/I                           InMux                          0              3501   1417  RISE       1
I__145/O                           InMux                        243              3744   1417  RISE       1
shifted_data_esr_3_LC_1_9_2/in3    LogicCell40_SEQ_MODE_1000      0              3744   1417  RISE       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__179/I                                                    ClkMux                         0              2398  RISE       1
I__179/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_3_LC_1_9_2/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_5_LC_1_8_7/lcout
Path End         : shifted_data_esr_6_LC_1_9_3/in3
Capture Clock    : shifted_data_esr_6_LC_1_9_3/clk
Setup Constraint : 2730p
Path slack       : 1416p

Capture Clock Arrival Time (sr16|serdata_clock:R#2)   2730
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2687
- Setup Time                                          -256
---------------------------------------------------   ---- 
End-of-path required time (ps)                        5160

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                     552
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3744
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__180/I                                                    ClkMux                         0              2398  RISE       1
I__180/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_5_LC_1_8_7/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_5_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_1000    506              3192   1417  RISE       2
I__111/I                           LocalMux                       0              3192   1417  RISE       1
I__111/O                           LocalMux                     309              3501   1417  RISE       1
I__113/I                           InMux                          0              3501   1417  RISE       1
I__113/O                           InMux                        243              3744   1417  RISE       1
shifted_data_esr_6_LC_1_9_3/in3    LogicCell40_SEQ_MODE_1000      0              3744   1417  RISE       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__179/I                                                    ClkMux                         0              2398  RISE       1
I__179/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_6_LC_1_9_3/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_4_LC_1_8_6/lcout
Path End         : shifted_data_esr_5_LC_1_8_7/in3
Capture Clock    : shifted_data_esr_5_LC_1_8_7/clk
Setup Constraint : 2730p
Path slack       : 1416p

Capture Clock Arrival Time (sr16|serdata_clock:R#2)   2730
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2687
- Setup Time                                          -256
---------------------------------------------------   ---- 
End-of-path required time (ps)                        5160

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                     552
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3744
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__180/I                                                    ClkMux                         0              2398  RISE       1
I__180/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_4_LC_1_8_6/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_4_LC_1_8_6/lcout  LogicCell40_SEQ_MODE_1000    506              3192   1417  RISE       2
I__125/I                           LocalMux                       0              3192   1417  RISE       1
I__125/O                           LocalMux                     309              3501   1417  RISE       1
I__127/I                           InMux                          0              3501   1417  RISE       1
I__127/O                           InMux                        243              3744   1417  RISE       1
shifted_data_esr_5_LC_1_8_7/in3    LogicCell40_SEQ_MODE_1000      0              3744   1417  RISE       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__180/I                                                    ClkMux                         0              2398  RISE       1
I__180/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_5_LC_1_8_7/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_0_LC_1_8_4/lcout
Path End         : shifted_data_esr_1_LC_1_8_2/in3
Capture Clock    : shifted_data_esr_1_LC_1_8_2/clk
Setup Constraint : 2730p
Path slack       : 1416p

Capture Clock Arrival Time (sr16|serdata_clock:R#2)   2730
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2687
- Setup Time                                          -256
---------------------------------------------------   ---- 
End-of-path required time (ps)                        5160

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                     552
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3744
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__180/I                                                    ClkMux                         0              2398  RISE       1
I__180/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_0_LC_1_8_4/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_0_LC_1_8_4/lcout  LogicCell40_SEQ_MODE_1000    506              3192   1417  RISE       2
I__58/I                            LocalMux                       0              3192   1417  RISE       1
I__58/O                            LocalMux                     309              3501   1417  RISE       1
I__59/I                            InMux                          0              3501   1417  RISE       1
I__59/O                            InMux                        243              3744   1417  RISE       1
shifted_data_esr_1_LC_1_8_2/in3    LogicCell40_SEQ_MODE_1000      0              3744   1417  RISE       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__180/I                                                    ClkMux                         0              2398  RISE       1
I__180/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_1_LC_1_8_2/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_1_LC_1_8_2/lcout
Path End         : shifted_data_esr_2_LC_1_9_0/in3
Capture Clock    : shifted_data_esr_2_LC_1_9_0/clk
Setup Constraint : 2730p
Path slack       : 1416p

Capture Clock Arrival Time (sr16|serdata_clock:R#2)   2730
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2687
- Setup Time                                          -256
---------------------------------------------------   ---- 
End-of-path required time (ps)                        5160

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                     552
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3744
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__180/I                                                    ClkMux                         0              2398  RISE       1
I__180/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_1_LC_1_8_2/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_1_LC_1_8_2/lcout  LogicCell40_SEQ_MODE_1000    506              3192   1417  RISE       2
I__121/I                           LocalMux                       0              3192   1417  RISE       1
I__121/O                           LocalMux                     309              3501   1417  RISE       1
I__123/I                           InMux                          0              3501   1417  RISE       1
I__123/O                           InMux                        243              3744   1417  RISE       1
shifted_data_esr_2_LC_1_9_0/in3    LogicCell40_SEQ_MODE_1000      0              3744   1417  RISE       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__179/I                                                    ClkMux                         0              2398  RISE       1
I__179/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_2_LC_1_9_0/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : output_enable
Path End         : parallel_out[6]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         8349
---------------------------------------   ---- 
End-of-path arrival time (ps)             8349
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
output_enable                             sr16                           0                 0   +INF  RISE       1
output_enable_ibuf_iopad/PACKAGEPIN:in    IO_PAD                         0                 0   +INF  RISE       1
output_enable_ibuf_iopad/DOUT             IO_PAD                       510               510   +INF  RISE       1
output_enable_ibuf_preio/PADIN            PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
output_enable_ibuf_preio/DIN0             PRE_IO_PIN_TYPE_000001       433               943   +INF  FALL       1
I__225/I                                  Odrv4                          0               943   +INF  FALL       1
I__225/O                                  Odrv4                        348              1291   +INF  FALL       1
I__226/I                                  Span4Mux_v                     0              1291   +INF  FALL       1
I__226/O                                  Span4Mux_v                   348              1639   +INF  FALL       1
I__227/I                                  Span4Mux_h                     0              1639   +INF  FALL       1
I__227/O                                  Span4Mux_h                   295              1935   +INF  FALL       1
I__228/I                                  LocalMux                       0              1935   +INF  FALL       1
I__228/O                                  LocalMux                     289              2223   +INF  FALL       1
I__230/I                                  InMux                          0              2223   +INF  FALL       1
I__230/O                                  InMux                        204              2427   +INF  FALL       1
parallel_out_obuf_RNO_6_LC_1_4_4/in0      LogicCell40_SEQ_MODE_0000      0              2427   +INF  FALL       1
parallel_out_obuf_RNO_6_LC_1_4_4/lcout    LogicCell40_SEQ_MODE_0000    361              2788   +INF  FALL       1
I__96/I                                   Odrv4                          0              2788   +INF  FALL       1
I__96/O                                   Odrv4                        348              3136   +INF  FALL       1
I__97/I                                   Span4Mux_v                     0              3136   +INF  FALL       1
I__97/O                                   Span4Mux_v                   348              3484   +INF  FALL       1
I__98/I                                   Span4Mux_s2_h                  0              3484   +INF  FALL       1
I__98/O                                   Span4Mux_s2_h                190              3674   +INF  FALL       1
I__99/I                                   LocalMux                       0              3674   +INF  FALL       1
I__99/O                                   LocalMux                     289              3963   +INF  FALL       1
I__100/I                                  IoInMux                        0              3963   +INF  FALL       1
I__100/O                                  IoInMux                      204              4167   +INF  FALL       1
parallel_out_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4167   +INF  FALL       1
parallel_out_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              6261   +INF  FALL       1
parallel_out_obuf_6_iopad/DIN             IO_PAD                         0              6261   +INF  FALL       1
parallel_out_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                      2088              8349   +INF  FALL       1
parallel_out[6]                           sr16                           0              8349   +INF  FALL       1


++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : output_enable
Path End         : parallel_out[7]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         8529
---------------------------------------   ---- 
End-of-path arrival time (ps)             8529
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
output_enable                             sr16                           0                 0   +INF  FALL       1
output_enable_ibuf_iopad/PACKAGEPIN:in    IO_PAD                         0                 0   +INF  FALL       1
output_enable_ibuf_iopad/DOUT             IO_PAD                       460               460   +INF  FALL       1
output_enable_ibuf_preio/PADIN            PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
output_enable_ibuf_preio/DIN0             PRE_IO_PIN_TYPE_000001       433               893   +INF  FALL       1
I__225/I                                  Odrv4                          0               893   +INF  FALL       1
I__225/O                                  Odrv4                        348              1241   +INF  FALL       1
I__226/I                                  Span4Mux_v                     0              1241   +INF  FALL       1
I__226/O                                  Span4Mux_v                   348              1589   +INF  FALL       1
I__227/I                                  Span4Mux_h                     0              1589   +INF  FALL       1
I__227/O                                  Span4Mux_h                   295              1885   +INF  FALL       1
I__228/I                                  LocalMux                       0              1885   +INF  FALL       1
I__228/O                                  LocalMux                     289              2173   +INF  FALL       1
I__231/I                                  InMux                          0              2173   +INF  FALL       1
I__231/O                                  InMux                        204              2377   +INF  FALL       1
parallel_out_obuf_RNO_7_LC_1_4_5/in1      LogicCell40_SEQ_MODE_0000      0              2377   +INF  FALL       1
parallel_out_obuf_RNO_7_LC_1_4_5/lcout    LogicCell40_SEQ_MODE_0000    355              2732   +INF  FALL       1
I__90/I                                   Odrv4                          0              2732   +INF  FALL       1
I__90/O                                   Odrv4                        348              3079   +INF  FALL       1
I__91/I                                   Span4Mux_h                     0              3079   +INF  FALL       1
I__91/O                                   Span4Mux_h                   295              3375   +INF  FALL       1
I__92/I                                   Span4Mux_v                     0              3375   +INF  FALL       1
I__92/O                                   Span4Mux_v                   348              3723   +INF  FALL       1
I__93/I                                   Span4Mux_s0_h                  0              3723   +INF  FALL       1
I__93/O                                   Span4Mux_s0_h                131              3854   +INF  FALL       1
I__94/I                                   LocalMux                       0              3854   +INF  FALL       1
I__94/O                                   LocalMux                     289              4143   +INF  FALL       1
I__95/I                                   IoInMux                        0              4143   +INF  FALL       1
I__95/O                                   IoInMux                      204              4347   +INF  FALL       1
parallel_out_obuf_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4347   +INF  FALL       1
parallel_out_obuf_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              6441   +INF  FALL       1
parallel_out_obuf_7_iopad/DIN             IO_PAD                         0              6441   +INF  FALL       1
parallel_out_obuf_7_iopad/PACKAGEPIN:out  IO_PAD                      2088              8529   +INF  FALL       1
parallel_out[7]                           sr16                           0              8529   +INF  FALL       1


++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_enable
Path End         : shifted_data_esr_10_LC_1_10_7/ce
Capture Clock    : shifted_data_esr_10_LC_1_10_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4621
---------------------------------------   ---- 
End-of-path arrival time (ps)             4621
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_enable                                sr16                           0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/DOUT                IO_PAD                       590               590   +INF  RISE       1
serdata_enable_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_enable_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__199/I                                      Odrv12                         0              1023   +INF  FALL       1
I__199/O                                      Odrv12                       506              1529   +INF  FALL       1
I__200/I                                      Span12Mux_v                    0              1529   +INF  FALL       1
I__200/O                                      Span12Mux_v                  506              2034   +INF  FALL       1
I__201/I                                      Sp12to4                        0              2034   +INF  FALL       1
I__201/O                                      Sp12to4                      420              2454   +INF  FALL       1
I__202/I                                      LocalMux                       0              2454   +INF  FALL       1
I__202/O                                      LocalMux                     289              2743   +INF  FALL       1
I__203/I                                      InMux                          0              2743   +INF  FALL       1
I__203/O                                      InMux                        204              2947   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/in0    LogicCell40_SEQ_MODE_0000      0              2947   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_0000    361              3308   +INF  FALL      16
I__181/I                                      Odrv12                         0              3308   +INF  FALL       1
I__181/O                                      Odrv12                       506              3813   +INF  FALL       1
I__183/I                                      LocalMux                       0              3813   +INF  FALL       1
I__183/O                                      LocalMux                     289              4102   +INF  FALL       1
I__185/I                                      CEMux                          0              4102   +INF  FALL       1
I__185/O                                      CEMux                        519              4621   +INF  FALL       1
shifted_data_esr_10_LC_1_10_7/ce              LogicCell40_SEQ_MODE_1000      0              4621   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_10_LC_1_10_7/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_enable
Path End         : shifted_data_esr_11_LC_1_10_6/ce
Capture Clock    : shifted_data_esr_11_LC_1_10_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4571
---------------------------------------   ---- 
End-of-path arrival time (ps)             4571
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_enable                                sr16                           0                 0   +INF  FALL       1
serdata_enable_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  FALL       1
serdata_enable_ibuf_iopad/DOUT                IO_PAD                       540               540   +INF  FALL       1
serdata_enable_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
serdata_enable_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       433               973   +INF  FALL       1
I__199/I                                      Odrv12                         0               973   +INF  FALL       1
I__199/O                                      Odrv12                       506              1479   +INF  FALL       1
I__200/I                                      Span12Mux_v                    0              1479   +INF  FALL       1
I__200/O                                      Span12Mux_v                  506              1984   +INF  FALL       1
I__201/I                                      Sp12to4                        0              1984   +INF  FALL       1
I__201/O                                      Sp12to4                      420              2404   +INF  FALL       1
I__202/I                                      LocalMux                       0              2404   +INF  FALL       1
I__202/O                                      LocalMux                     289              2693   +INF  FALL       1
I__203/I                                      InMux                          0              2693   +INF  FALL       1
I__203/O                                      InMux                        204              2897   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/in0    LogicCell40_SEQ_MODE_0000      0              2897   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_0000    361              3258   +INF  FALL      16
I__181/I                                      Odrv12                         0              3258   +INF  FALL       1
I__181/O                                      Odrv12                       506              3763   +INF  FALL       1
I__183/I                                      LocalMux                       0              3763   +INF  FALL       1
I__183/O                                      LocalMux                     289              4052   +INF  FALL       1
I__185/I                                      CEMux                          0              4052   +INF  FALL       1
I__185/O                                      CEMux                        519              4571   +INF  FALL       1
shifted_data_esr_11_LC_1_10_6/ce              LogicCell40_SEQ_MODE_1000      0              4571   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_11_LC_1_10_6/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_reset
Path End         : shifted_data_esr_12_LC_1_10_5/ce
Capture Clock    : shifted_data_esr_12_LC_1_10_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4719
---------------------------------------   ---- 
End-of-path arrival time (ps)             4719
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_reset                                 sr16                           0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/DOUT                 IO_PAD                       590               590   +INF  RISE       1
serdata_reset_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_reset_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__191/I                                      Odrv12                         0              1023   +INF  FALL       1
I__191/O                                      Odrv12                       506              1529   +INF  FALL       1
I__192/I                                      Sp12to4                        0              1529   +INF  FALL       1
I__192/O                                      Sp12to4                      420              1949   +INF  FALL       1
I__193/I                                      Span4Mux_v                     0              1949   +INF  FALL       1
I__193/O                                      Span4Mux_v                   348              2297   +INF  FALL       1
I__194/I                                      Span4Mux_v                     0              2297   +INF  FALL       1
I__194/O                                      Span4Mux_v                   348              2645   +INF  FALL       1
I__195/I                                      LocalMux                       0              2645   +INF  FALL       1
I__195/O                                      LocalMux                     289              2934   +INF  FALL       1
I__196/I                                      InMux                          0              2934   +INF  FALL       1
I__196/O                                      InMux                        204              3137   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/in3    LogicCell40_SEQ_MODE_0000      0              3137   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_0000    269              3406   +INF  FALL      16
I__181/I                                      Odrv12                         0              3406   +INF  FALL       1
I__181/O                                      Odrv12                       506              3912   +INF  FALL       1
I__183/I                                      LocalMux                       0              3912   +INF  FALL       1
I__183/O                                      LocalMux                     289              4201   +INF  FALL       1
I__185/I                                      CEMux                          0              4201   +INF  FALL       1
I__185/O                                      CEMux                        519              4719   +INF  FALL       1
shifted_data_esr_12_LC_1_10_5/ce              LogicCell40_SEQ_MODE_1000      0              4719   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_12_LC_1_10_5/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_reset
Path End         : shifted_data_esr_13_LC_1_10_4/ce
Capture Clock    : shifted_data_esr_13_LC_1_10_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4669
---------------------------------------   ---- 
End-of-path arrival time (ps)             4669
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_reset                                 sr16                           0                 0   +INF  FALL       1
serdata_reset_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  FALL       1
serdata_reset_ibuf_iopad/DOUT                 IO_PAD                       540               540   +INF  FALL       1
serdata_reset_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
serdata_reset_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       433               973   +INF  FALL       1
I__191/I                                      Odrv12                         0               973   +INF  FALL       1
I__191/O                                      Odrv12                       506              1479   +INF  FALL       1
I__192/I                                      Sp12to4                        0              1479   +INF  FALL       1
I__192/O                                      Sp12to4                      420              1899   +INF  FALL       1
I__193/I                                      Span4Mux_v                     0              1899   +INF  FALL       1
I__193/O                                      Span4Mux_v                   348              2247   +INF  FALL       1
I__194/I                                      Span4Mux_v                     0              2247   +INF  FALL       1
I__194/O                                      Span4Mux_v                   348              2595   +INF  FALL       1
I__195/I                                      LocalMux                       0              2595   +INF  FALL       1
I__195/O                                      LocalMux                     289              2884   +INF  FALL       1
I__196/I                                      InMux                          0              2884   +INF  FALL       1
I__196/O                                      InMux                        204              3087   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/in3    LogicCell40_SEQ_MODE_0000      0              3087   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_0000    269              3356   +INF  FALL      16
I__181/I                                      Odrv12                         0              3356   +INF  FALL       1
I__181/O                                      Odrv12                       506              3862   +INF  FALL       1
I__183/I                                      LocalMux                       0              3862   +INF  FALL       1
I__183/O                                      LocalMux                     289              4151   +INF  FALL       1
I__185/I                                      CEMux                          0              4151   +INF  FALL       1
I__185/O                                      CEMux                        519              4669   +INF  FALL       1
shifted_data_esr_13_LC_1_10_4/ce              LogicCell40_SEQ_MODE_1000      0              4669   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_13_LC_1_10_4/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata
Path End         : shifted_data_esr_0_LC_1_8_4/in3
Capture Clock    : shifted_data_esr_0_LC_1_8_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                           -204
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2427
---------------------------------------   ---- 
End-of-path arrival time (ps)             2427
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata                           sr16                           0                 0   +INF  RISE       1
serdata_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
serdata_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
serdata_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
serdata_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       433               943   +INF  FALL       1
I__61/I                           Odrv4                          0               943   +INF  FALL       1
I__61/O                           Odrv4                        348              1291   +INF  FALL       1
I__62/I                           Span4Mux_h                     0              1291   +INF  FALL       1
I__62/O                           Span4Mux_h                   295              1587   +INF  FALL       1
I__63/I                           Span4Mux_v                     0              1587   +INF  FALL       1
I__63/O                           Span4Mux_v                   348              1935   +INF  FALL       1
I__64/I                           LocalMux                       0              1935   +INF  FALL       1
I__64/O                           LocalMux                     289              2223   +INF  FALL       1
I__65/I                           InMux                          0              2223   +INF  FALL       1
I__65/O                           InMux                        204              2427   +INF  FALL       1
shifted_data_esr_0_LC_1_8_4/in3   LogicCell40_SEQ_MODE_1000      0              2427   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__180/I                                                    ClkMux                         0              2398  RISE       1
I__180/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_0_LC_1_8_4/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_10_LC_1_10_7/lcout
Path End         : parallel_out[10]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (sr16|serdata_clock:R#1)       0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2687
+ Clock To Q                                           506
+ Data Path Delay                                     7047
--------------------------------------------------   ----- 
End-of-path arrival time (ps)                        10239
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_10_LC_1_10_7/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_10_LC_1_10_7/lcout        LogicCell40_SEQ_MODE_1000    506              3192   +INF  RISE       2
I__136/I                                   Odrv4                          0              3192   +INF  RISE       1
I__136/O                                   Odrv4                        328              3520   +INF  RISE       1
I__138/I                                   LocalMux                       0              3520   +INF  RISE       1
I__138/O                                   LocalMux                     309              3829   +INF  RISE       1
I__139/I                                   InMux                          0              3829   +INF  RISE       1
I__139/O                                   InMux                        243              4072   +INF  RISE       1
parallel_out_obuf_RNO_10_LC_1_12_0/in0     LogicCell40_SEQ_MODE_0000      0              4072   +INF  RISE       1
parallel_out_obuf_RNO_10_LC_1_12_0/lcout   LogicCell40_SEQ_MODE_0000    361              4433   +INF  FALL       1
I__130/I                                   Odrv4                          0              4433   +INF  FALL       1
I__130/O                                   Odrv4                        348              4781   +INF  FALL       1
I__131/I                                   Span4Mux_s3_h                  0              4781   +INF  FALL       1
I__131/O                                   Span4Mux_s3_h                217              4997   +INF  FALL       1
I__132/I                                   IoSpan4Mux                     0              4997   +INF  FALL       1
I__132/O                                   IoSpan4Mux                   302              5299   +INF  FALL       1
I__133/I                                   LocalMux                       0              5299   +INF  FALL       1
I__133/O                                   LocalMux                     289              5588   +INF  FALL       1
I__134/I                                   IoInMux                        0              5588   +INF  FALL       1
I__134/O                                   IoInMux                      204              5792   +INF  FALL       1
parallel_out_obuf_10_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5792   +INF  FALL       1
parallel_out_obuf_10_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              7886   +INF  FALL       1
parallel_out_obuf_10_iopad/DIN             IO_PAD                         0              7886   +INF  FALL       1
parallel_out_obuf_10_iopad/PACKAGEPIN:out  IO_PAD                      2353             10239   +INF  FALL       1
parallel_out[10]                           sr16                           0             10239   +INF  FALL       1


++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_11_LC_1_10_6/lcout
Path End         : parallel_out[11]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (sr16|serdata_clock:R#1)       0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2687
+ Clock To Q                                           506
+ Data Path Delay                                     6863
--------------------------------------------------   ----- 
End-of-path arrival time (ps)                        10055
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_11_LC_1_10_6/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_11_LC_1_10_6/lcout        LogicCell40_SEQ_MODE_1000    506              3192   +INF  RISE       2
I__221/I                                   Odrv4                          0              3192   +INF  RISE       1
I__221/O                                   Odrv4                        328              3520   +INF  RISE       1
I__223/I                                   LocalMux                       0              3520   +INF  RISE       1
I__223/O                                   LocalMux                     309              3829   +INF  RISE       1
I__224/I                                   InMux                          0              3829   +INF  RISE       1
I__224/O                                   InMux                        243              4072   +INF  RISE       1
parallel_out_obuf_RNO_11_LC_1_12_6/in3     LogicCell40_SEQ_MODE_0000      0              4072   +INF  RISE       1
parallel_out_obuf_RNO_11_LC_1_12_6/lcout   LogicCell40_SEQ_MODE_0000    269              4341   +INF  FALL       1
I__215/I                                   Odrv4                          0              4341   +INF  FALL       1
I__215/O                                   Odrv4                        348              4689   +INF  FALL       1
I__216/I                                   Span4Mux_h                     0              4689   +INF  FALL       1
I__216/O                                   Span4Mux_h                   295              4984   +INF  FALL       1
I__217/I                                   Span4Mux_s0_h                  0              4984   +INF  FALL       1
I__217/O                                   Span4Mux_s0_h                131              5116   +INF  FALL       1
I__218/I                                   LocalMux                       0              5116   +INF  FALL       1
I__218/O                                   LocalMux                     289              5405   +INF  FALL       1
I__219/I                                   IoInMux                        0              5405   +INF  FALL       1
I__219/O                                   IoInMux                      204              5608   +INF  FALL       1
parallel_out_obuf_11_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5608   +INF  FALL       1
parallel_out_obuf_11_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              7702   +INF  FALL       1
parallel_out_obuf_11_iopad/DIN             IO_PAD                         0              7702   +INF  FALL       1
parallel_out_obuf_11_iopad/PACKAGEPIN:out  IO_PAD                      2353             10055   +INF  FALL       1
parallel_out[11]                           sr16                           0             10055   +INF  FALL       1


++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_12_LC_1_10_5/lcout
Path End         : parallel_out[12]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                    6625
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        9817
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_12_LC_1_10_5/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_12_LC_1_10_5/lcout        LogicCell40_SEQ_MODE_1000    506              3192   +INF  RISE       2
I__274/I                                   Odrv4                          0              3192   +INF  RISE       1
I__274/O                                   Odrv4                        328              3520   +INF  RISE       1
I__276/I                                   LocalMux                       0              3520   +INF  RISE       1
I__276/O                                   LocalMux                     309              3829   +INF  RISE       1
I__277/I                                   InMux                          0              3829   +INF  RISE       1
I__277/O                                   InMux                        243              4072   +INF  RISE       1
parallel_out_obuf_RNO_12_LC_1_12_2/in0     LogicCell40_SEQ_MODE_0000      0              4072   +INF  RISE       1
parallel_out_obuf_RNO_12_LC_1_12_2/lcout   LogicCell40_SEQ_MODE_0000    361              4433   +INF  FALL       1
I__269/I                                   Odrv12                         0              4433   +INF  FALL       1
I__269/O                                   Odrv12                       506              4938   +INF  FALL       1
I__270/I                                   Span12Mux_s4_h                 0              4938   +INF  FALL       1
I__270/O                                   Span12Mux_s4_h               204              5142   +INF  FALL       1
I__271/I                                   LocalMux                       0              5142   +INF  FALL       1
I__271/O                                   LocalMux                     289              5431   +INF  FALL       1
I__272/I                                   IoInMux                        0              5431   +INF  FALL       1
I__272/O                                   IoInMux                      204              5634   +INF  FALL       1
parallel_out_obuf_12_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5634   +INF  FALL       1
parallel_out_obuf_12_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              7729   +INF  FALL       1
parallel_out_obuf_12_iopad/DIN             IO_PAD                         0              7729   +INF  FALL       1
parallel_out_obuf_12_iopad/PACKAGEPIN:out  IO_PAD                      2088              9817   +INF  FALL       1
parallel_out[12]                           sr16                           0              9817   +INF  FALL       1


++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_13_LC_1_10_4/lcout
Path End         : parallel_out[13]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                    6270
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        9462
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_13_LC_1_10_4/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_13_LC_1_10_4/lcout        LogicCell40_SEQ_MODE_1000    506              3192   +INF  RISE       2
I__163/I                                   LocalMux                       0              3192   +INF  RISE       1
I__163/O                                   LocalMux                     309              3501   +INF  RISE       1
I__165/I                                   InMux                          0              3501   +INF  RISE       1
I__165/O                                   InMux                        243              3744   +INF  RISE       1
parallel_out_obuf_RNO_13_LC_1_11_2/in3     LogicCell40_SEQ_MODE_0000      0              3744   +INF  RISE       1
parallel_out_obuf_RNO_13_LC_1_11_2/lcout   LogicCell40_SEQ_MODE_0000    269              4013   +INF  FALL       1
I__157/I                                   Odrv4                          0              4013   +INF  FALL       1
I__157/O                                   Odrv4                        348              4361   +INF  FALL       1
I__158/I                                   Span4Mux_h                     0              4361   +INF  FALL       1
I__158/O                                   Span4Mux_h                   295              4656   +INF  FALL       1
I__159/I                                   Span4Mux_s0_h                  0              4656   +INF  FALL       1
I__159/O                                   Span4Mux_s0_h                131              4787   +INF  FALL       1
I__160/I                                   LocalMux                       0              4787   +INF  FALL       1
I__160/O                                   LocalMux                     289              5076   +INF  FALL       1
I__161/I                                   IoInMux                        0              5076   +INF  FALL       1
I__161/O                                   IoInMux                      204              5280   +INF  FALL       1
parallel_out_obuf_13_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5280   +INF  FALL       1
parallel_out_obuf_13_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              7374   +INF  FALL       1
parallel_out_obuf_13_iopad/DIN             IO_PAD                         0              7374   +INF  FALL       1
parallel_out_obuf_13_iopad/PACKAGEPIN:out  IO_PAD                      2088              9462   +INF  FALL       1
parallel_out[13]                           sr16                           0              9462   +INF  FALL       1


++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_enable
Path End         : shifted_data_esr_14_LC_1_10_3/ce
Capture Clock    : shifted_data_esr_14_LC_1_10_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4621
---------------------------------------   ---- 
End-of-path arrival time (ps)             4621
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_enable                                sr16                           0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/DOUT                IO_PAD                       590               590   +INF  RISE       1
serdata_enable_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_enable_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__199/I                                      Odrv12                         0              1023   +INF  FALL       1
I__199/O                                      Odrv12                       506              1529   +INF  FALL       1
I__200/I                                      Span12Mux_v                    0              1529   +INF  FALL       1
I__200/O                                      Span12Mux_v                  506              2034   +INF  FALL       1
I__201/I                                      Sp12to4                        0              2034   +INF  FALL       1
I__201/O                                      Sp12to4                      420              2454   +INF  FALL       1
I__202/I                                      LocalMux                       0              2454   +INF  FALL       1
I__202/O                                      LocalMux                     289              2743   +INF  FALL       1
I__203/I                                      InMux                          0              2743   +INF  FALL       1
I__203/O                                      InMux                        204              2947   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/in0    LogicCell40_SEQ_MODE_0000      0              2947   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_0000    361              3308   +INF  FALL      16
I__181/I                                      Odrv12                         0              3308   +INF  FALL       1
I__181/O                                      Odrv12                       506              3813   +INF  FALL       1
I__183/I                                      LocalMux                       0              3813   +INF  FALL       1
I__183/O                                      LocalMux                     289              4102   +INF  FALL       1
I__185/I                                      CEMux                          0              4102   +INF  FALL       1
I__185/O                                      CEMux                        519              4621   +INF  FALL       1
shifted_data_esr_14_LC_1_10_3/ce              LogicCell40_SEQ_MODE_1000      0              4621   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_14_LC_1_10_3/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_14_LC_1_10_3/lcout
Path End         : parallel_out[14]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                    6336
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        9528
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_14_LC_1_10_3/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_14_LC_1_10_3/lcout        LogicCell40_SEQ_MODE_1000    506              3192   +INF  RISE       2
I__154/I                                   LocalMux                       0              3192   +INF  RISE       1
I__154/O                                   LocalMux                     309              3501   +INF  RISE       1
I__156/I                                   InMux                          0              3501   +INF  RISE       1
I__156/O                                   InMux                        243              3744   +INF  RISE       1
parallel_out_obuf_RNO_14_LC_1_11_4/in3     LogicCell40_SEQ_MODE_0000      0              3744   +INF  RISE       1
parallel_out_obuf_RNO_14_LC_1_11_4/lcout   LogicCell40_SEQ_MODE_0000    269              4013   +INF  FALL       1
I__148/I                                   Odrv4                          0              4013   +INF  FALL       1
I__148/O                                   Odrv4                        348              4361   +INF  FALL       1
I__149/I                                   Span4Mux_s2_h                  0              4361   +INF  FALL       1
I__149/O                                   Span4Mux_s2_h                190              4551   +INF  FALL       1
I__150/I                                   IoSpan4Mux                     0              4551   +INF  FALL       1
I__150/O                                   IoSpan4Mux                   302              4853   +INF  FALL       1
I__151/I                                   LocalMux                       0              4853   +INF  FALL       1
I__151/O                                   LocalMux                     289              5142   +INF  FALL       1
I__152/I                                   IoInMux                        0              5142   +INF  FALL       1
I__152/O                                   IoInMux                      204              5345   +INF  FALL       1
parallel_out_obuf_14_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5345   +INF  FALL       1
parallel_out_obuf_14_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              7440   +INF  FALL       1
parallel_out_obuf_14_iopad/DIN             IO_PAD                         0              7440   +INF  FALL       1
parallel_out_obuf_14_iopad/PACKAGEPIN:out  IO_PAD                      2088              9528   +INF  FALL       1
parallel_out[14]                           sr16                           0              9528   +INF  FALL       1


++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_enable
Path End         : shifted_data_esr_15_LC_1_10_2/ce
Capture Clock    : shifted_data_esr_15_LC_1_10_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4621
---------------------------------------   ---- 
End-of-path arrival time (ps)             4621
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_enable                                sr16                           0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/DOUT                IO_PAD                       590               590   +INF  RISE       1
serdata_enable_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_enable_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__199/I                                      Odrv12                         0              1023   +INF  FALL       1
I__199/O                                      Odrv12                       506              1529   +INF  FALL       1
I__200/I                                      Span12Mux_v                    0              1529   +INF  FALL       1
I__200/O                                      Span12Mux_v                  506              2034   +INF  FALL       1
I__201/I                                      Sp12to4                        0              2034   +INF  FALL       1
I__201/O                                      Sp12to4                      420              2454   +INF  FALL       1
I__202/I                                      LocalMux                       0              2454   +INF  FALL       1
I__202/O                                      LocalMux                     289              2743   +INF  FALL       1
I__203/I                                      InMux                          0              2743   +INF  FALL       1
I__203/O                                      InMux                        204              2947   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/in0    LogicCell40_SEQ_MODE_0000      0              2947   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_0000    361              3308   +INF  FALL      16
I__181/I                                      Odrv12                         0              3308   +INF  FALL       1
I__181/O                                      Odrv12                       506              3813   +INF  FALL       1
I__183/I                                      LocalMux                       0              3813   +INF  FALL       1
I__183/O                                      LocalMux                     289              4102   +INF  FALL       1
I__185/I                                      CEMux                          0              4102   +INF  FALL       1
I__185/O                                      CEMux                        519              4621   +INF  FALL       1
shifted_data_esr_15_LC_1_10_2/ce              LogicCell40_SEQ_MODE_1000      0              4621   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_15_LC_1_10_2/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_15_LC_1_10_2/lcout
Path End         : parallel_out[15]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                    6421
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        9613
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_15_LC_1_10_2/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_15_LC_1_10_2/lcout        LogicCell40_SEQ_MODE_1000    506              3192   +INF  RISE       1
I__266/I                                   Odrv4                          0              3192   +INF  RISE       1
I__266/O                                   Odrv4                        328              3520   +INF  RISE       1
I__267/I                                   LocalMux                       0              3520   +INF  RISE       1
I__267/O                                   LocalMux                     309              3829   +INF  RISE       1
I__268/I                                   InMux                          0              3829   +INF  RISE       1
I__268/O                                   InMux                        243              4072   +INF  RISE       1
parallel_out_obuf_RNO_15_LC_1_12_4/in0     LogicCell40_SEQ_MODE_0000      0              4072   +INF  RISE       1
parallel_out_obuf_RNO_15_LC_1_12_4/lcout   LogicCell40_SEQ_MODE_0000    361              4433   +INF  FALL       1
I__263/I                                   Odrv12                         0              4433   +INF  FALL       1
I__263/O                                   Odrv12                       506              4938   +INF  FALL       1
I__264/I                                   LocalMux                       0              4938   +INF  FALL       1
I__264/O                                   LocalMux                     289              5227   +INF  FALL       1
I__265/I                                   IoInMux                        0              5227   +INF  FALL       1
I__265/O                                   IoInMux                      204              5431   +INF  FALL       1
parallel_out_obuf_15_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5431   +INF  FALL       1
parallel_out_obuf_15_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              7525   +INF  FALL       1
parallel_out_obuf_15_iopad/DIN             IO_PAD                         0              7525   +INF  FALL       1
parallel_out_obuf_15_iopad/PACKAGEPIN:out  IO_PAD                      2088              9613   +INF  FALL       1
parallel_out[15]                           sr16                           0              9613   +INF  FALL       1


++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_enable
Path End         : shifted_data_esr_9_LC_1_10_1/ce
Capture Clock    : shifted_data_esr_9_LC_1_10_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4621
---------------------------------------   ---- 
End-of-path arrival time (ps)             4621
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_enable                                sr16                           0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/DOUT                IO_PAD                       590               590   +INF  RISE       1
serdata_enable_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_enable_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__199/I                                      Odrv12                         0              1023   +INF  FALL       1
I__199/O                                      Odrv12                       506              1529   +INF  FALL       1
I__200/I                                      Span12Mux_v                    0              1529   +INF  FALL       1
I__200/O                                      Span12Mux_v                  506              2034   +INF  FALL       1
I__201/I                                      Sp12to4                        0              2034   +INF  FALL       1
I__201/O                                      Sp12to4                      420              2454   +INF  FALL       1
I__202/I                                      LocalMux                       0              2454   +INF  FALL       1
I__202/O                                      LocalMux                     289              2743   +INF  FALL       1
I__203/I                                      InMux                          0              2743   +INF  FALL       1
I__203/O                                      InMux                        204              2947   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/in0    LogicCell40_SEQ_MODE_0000      0              2947   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_0000    361              3308   +INF  FALL      16
I__181/I                                      Odrv12                         0              3308   +INF  FALL       1
I__181/O                                      Odrv12                       506              3813   +INF  FALL       1
I__183/I                                      LocalMux                       0              3813   +INF  FALL       1
I__183/O                                      LocalMux                     289              4102   +INF  FALL       1
I__185/I                                      CEMux                          0              4102   +INF  FALL       1
I__185/O                                      CEMux                        519              4621   +INF  FALL       1
shifted_data_esr_9_LC_1_10_1/ce               LogicCell40_SEQ_MODE_1000      0              4621   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_9_LC_1_10_1/clk                            LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_9_LC_1_10_1/lcout
Path End         : parallel_out[9]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (sr16|serdata_clock:R#1)       0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2687
+ Clock To Q                                           506
+ Data Path Delay                                     7067
--------------------------------------------------   ----- 
End-of-path arrival time (ps)                        10259
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_9_LC_1_10_1/clk                            LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_9_LC_1_10_1/lcout        LogicCell40_SEQ_MODE_1000    506              3192   +INF  RISE       2
I__173/I                                  LocalMux                       0              3192   +INF  RISE       1
I__173/O                                  LocalMux                     309              3501   +INF  RISE       1
I__175/I                                  InMux                          0              3501   +INF  RISE       1
I__175/O                                  InMux                        243              3744   +INF  RISE       1
parallel_out_obuf_RNO_9_LC_1_11_1/in0     LogicCell40_SEQ_MODE_0000      0              3744   +INF  RISE       1
parallel_out_obuf_RNO_9_LC_1_11_1/lcout   LogicCell40_SEQ_MODE_0000    361              4105   +INF  FALL       1
I__166/I                                  Odrv4                          0              4105   +INF  FALL       1
I__166/O                                  Odrv4                        348              4453   +INF  FALL       1
I__167/I                                  Span4Mux_v                     0              4453   +INF  FALL       1
I__167/O                                  Span4Mux_v                   348              4801   +INF  FALL       1
I__168/I                                  Span4Mux_s3_h                  0              4801   +INF  FALL       1
I__168/O                                  Span4Mux_s3_h                217              5017   +INF  FALL       1
I__169/I                                  IoSpan4Mux                     0              5017   +INF  FALL       1
I__169/O                                  IoSpan4Mux                   302              5319   +INF  FALL       1
I__170/I                                  LocalMux                       0              5319   +INF  FALL       1
I__170/O                                  LocalMux                     289              5608   +INF  FALL       1
I__171/I                                  IoInMux                        0              5608   +INF  FALL       1
I__171/O                                  IoInMux                      204              5812   +INF  FALL       1
parallel_out_obuf_9_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5812   +INF  FALL       1
parallel_out_obuf_9_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              7906   +INF  FALL       1
parallel_out_obuf_9_iopad/DIN             IO_PAD                         0              7906   +INF  FALL       1
parallel_out_obuf_9_iopad/PACKAGEPIN:out  IO_PAD                      2353             10259   +INF  FALL       1
parallel_out[9]                           sr16                           0             10259   +INF  FALL       1


++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_8_LC_1_9_5/lcout
Path End         : parallel_out[8]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (sr16|serdata_clock:R#1)       0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2687
+ Clock To Q                                           506
+ Data Path Delay                                     6975
--------------------------------------------------   ----- 
End-of-path arrival time (ps)                        10167
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__179/I                                                    ClkMux                         0              2398  RISE       1
I__179/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_8_LC_1_9_5/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_8_LC_1_9_5/lcout         LogicCell40_SEQ_MODE_1000    506              3192   +INF  RISE       2
I__259/I                                  Odrv4                          0              3192   +INF  RISE       1
I__259/O                                  Odrv4                        328              3520   +INF  RISE       1
I__261/I                                  LocalMux                       0              3520   +INF  RISE       1
I__261/O                                  LocalMux                     309              3829   +INF  RISE       1
I__262/I                                  InMux                          0              3829   +INF  RISE       1
I__262/O                                  InMux                        243              4072   +INF  RISE       1
parallel_out_obuf_RNO_8_LC_1_12_5/in3     LogicCell40_SEQ_MODE_0000      0              4072   +INF  RISE       1
parallel_out_obuf_RNO_8_LC_1_12_5/lcout   LogicCell40_SEQ_MODE_0000    269              4341   +INF  FALL       1
I__253/I                                  Odrv4                          0              4341   +INF  FALL       1
I__253/O                                  Odrv4                        348              4689   +INF  FALL       1
I__254/I                                  Span4Mux_v                     0              4689   +INF  FALL       1
I__254/O                                  Span4Mux_v                   348              5037   +INF  FALL       1
I__255/I                                  Span4Mux_s2_h                  0              5037   +INF  FALL       1
I__255/O                                  Span4Mux_s2_h                190              5227   +INF  FALL       1
I__256/I                                  LocalMux                       0              5227   +INF  FALL       1
I__256/O                                  LocalMux                     289              5516   +INF  FALL       1
I__257/I                                  IoInMux                        0              5516   +INF  FALL       1
I__257/O                                  IoInMux                      204              5720   +INF  FALL       1
parallel_out_obuf_8_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5720   +INF  FALL       1
parallel_out_obuf_8_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              7814   +INF  FALL       1
parallel_out_obuf_8_iopad/DIN             IO_PAD                         0              7814   +INF  FALL       1
parallel_out_obuf_8_iopad/PACKAGEPIN:out  IO_PAD                      2353             10167   +INF  FALL       1
parallel_out[8]                           sr16                           0             10167   +INF  FALL       1


++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_3_LC_1_9_2/lcout
Path End         : parallel_out[3]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                    6690
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        9882
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__179/I                                                    ClkMux                         0              2398  RISE       1
I__179/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_3_LC_1_9_2/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_3_LC_1_9_2/lcout         LogicCell40_SEQ_MODE_1000    506              3192   +INF  RISE       2
I__117/I                                  Odrv4                          0              3192   +INF  RISE       1
I__117/O                                  Odrv4                        328              3520   +INF  RISE       1
I__119/I                                  LocalMux                       0              3520   +INF  RISE       1
I__119/O                                  LocalMux                     309              3829   +INF  RISE       1
I__120/I                                  InMux                          0              3829   +INF  RISE       1
I__120/O                                  InMux                        243              4072   +INF  RISE       1
parallel_out_obuf_RNO_3_LC_1_7_0/in3      LogicCell40_SEQ_MODE_0000      0              4072   +INF  RISE       1
parallel_out_obuf_RNO_3_LC_1_7_0/lcout    LogicCell40_SEQ_MODE_0000    269              4341   +INF  FALL       1
I__76/I                                   Odrv4                          0              4341   +INF  FALL       1
I__76/O                                   Odrv4                        348              4689   +INF  FALL       1
I__77/I                                   Span4Mux_s3_h                  0              4689   +INF  FALL       1
I__77/O                                   Span4Mux_s3_h                217              4906   +INF  FALL       1
I__78/I                                   IoSpan4Mux                     0              4906   +INF  FALL       1
I__78/O                                   IoSpan4Mux                   302              5208   +INF  FALL       1
I__79/I                                   LocalMux                       0              5208   +INF  FALL       1
I__79/O                                   LocalMux                     289              5496   +INF  FALL       1
I__80/I                                   IoInMux                        0              5496   +INF  FALL       1
I__80/O                                   IoInMux                      204              5700   +INF  FALL       1
parallel_out_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5700   +INF  FALL       1
parallel_out_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              7794   +INF  FALL       1
parallel_out_obuf_3_iopad/DIN             IO_PAD                         0              7794   +INF  FALL       1
parallel_out_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                      2088              9882   +INF  FALL       1
parallel_out[3]                           sr16                           0              9882   +INF  FALL       1


++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_2_LC_1_9_0/lcout
Path End         : parallel_out[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                    6421
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        9613
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__179/I                                                    ClkMux                         0              2398  RISE       1
I__179/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_2_LC_1_9_0/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_2_LC_1_9_0/lcout         LogicCell40_SEQ_MODE_1000    506              3192   +INF  RISE       2
I__144/I                                  Odrv4                          0              3192   +INF  RISE       1
I__144/O                                  Odrv4                        328              3520   +INF  RISE       1
I__146/I                                  LocalMux                       0              3520   +INF  RISE       1
I__146/O                                  LocalMux                     309              3829   +INF  RISE       1
I__147/I                                  InMux                          0              3829   +INF  RISE       1
I__147/O                                  InMux                        243              4072   +INF  RISE       1
parallel_out_obuf_RNO_2_LC_1_11_7/in0     LogicCell40_SEQ_MODE_0000      0              4072   +INF  RISE       1
parallel_out_obuf_RNO_2_LC_1_11_7/lcout   LogicCell40_SEQ_MODE_0000    361              4433   +INF  FALL       1
I__140/I                                  Odrv12                         0              4433   +INF  FALL       1
I__140/O                                  Odrv12                       506              4938   +INF  FALL       1
I__141/I                                  LocalMux                       0              4938   +INF  FALL       1
I__141/O                                  LocalMux                     289              5227   +INF  FALL       1
I__142/I                                  IoInMux                        0              5227   +INF  FALL       1
I__142/O                                  IoInMux                      204              5431   +INF  FALL       1
parallel_out_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5431   +INF  FALL       1
parallel_out_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              7525   +INF  FALL       1
parallel_out_obuf_2_iopad/DIN             IO_PAD                         0              7525   +INF  FALL       1
parallel_out_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                      2088              9613   +INF  FALL       1
parallel_out[2]                           sr16                           0              9613   +INF  FALL       1


++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_5_LC_1_8_7/lcout
Path End         : parallel_out[5]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                    6690
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        9882
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__180/I                                                    ClkMux                         0              2398  RISE       1
I__180/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_5_LC_1_8_7/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_5_LC_1_8_7/lcout         LogicCell40_SEQ_MODE_1000    506              3192   +INF  RISE       2
I__112/I                                  Odrv4                          0              3192   +INF  RISE       1
I__112/O                                  Odrv4                        328              3520   +INF  RISE       1
I__114/I                                  LocalMux                       0              3520   +INF  RISE       1
I__114/O                                  LocalMux                     309              3829   +INF  RISE       1
I__115/I                                  InMux                          0              3829   +INF  RISE       1
I__115/O                                  InMux                        243              4072   +INF  RISE       1
parallel_out_obuf_RNO_5_LC_1_6_0/in3      LogicCell40_SEQ_MODE_0000      0              4072   +INF  RISE       1
parallel_out_obuf_RNO_5_LC_1_6_0/lcout    LogicCell40_SEQ_MODE_0000    269              4341   +INF  FALL       1
I__85/I                                   Odrv4                          0              4341   +INF  FALL       1
I__85/O                                   Odrv4                        348              4689   +INF  FALL       1
I__86/I                                   Span4Mux_s3_h                  0              4689   +INF  FALL       1
I__86/O                                   Span4Mux_s3_h                217              4906   +INF  FALL       1
I__87/I                                   IoSpan4Mux                     0              4906   +INF  FALL       1
I__87/O                                   IoSpan4Mux                   302              5208   +INF  FALL       1
I__88/I                                   LocalMux                       0              5208   +INF  FALL       1
I__88/O                                   LocalMux                     289              5496   +INF  FALL       1
I__89/I                                   IoInMux                        0              5496   +INF  FALL       1
I__89/O                                   IoInMux                      204              5700   +INF  FALL       1
parallel_out_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5700   +INF  FALL       1
parallel_out_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              7794   +INF  FALL       1
parallel_out_obuf_5_iopad/DIN             IO_PAD                         0              7794   +INF  FALL       1
parallel_out_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                      2088              9882   +INF  FALL       1
parallel_out[5]                           sr16                           0              9882   +INF  FALL       1


++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_4_LC_1_8_6/lcout
Path End         : parallel_out[4]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                    6625
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        9817
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__180/I                                                    ClkMux                         0              2398  RISE       1
I__180/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_4_LC_1_8_6/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_4_LC_1_8_6/lcout         LogicCell40_SEQ_MODE_1000    506              3192   +INF  RISE       2
I__126/I                                  Odrv4                          0              3192   +INF  RISE       1
I__126/O                                  Odrv4                        328              3520   +INF  RISE       1
I__128/I                                  LocalMux                       0              3520   +INF  RISE       1
I__128/O                                  LocalMux                     309              3829   +INF  RISE       1
I__129/I                                  InMux                          0              3829   +INF  RISE       1
I__129/O                                  InMux                        243              4072   +INF  RISE       1
parallel_out_obuf_RNO_4_LC_1_6_3/in0      LogicCell40_SEQ_MODE_0000      0              4072   +INF  RISE       1
parallel_out_obuf_RNO_4_LC_1_6_3/lcout    LogicCell40_SEQ_MODE_0000    361              4433   +INF  FALL       1
I__81/I                                   Odrv12                         0              4433   +INF  FALL       1
I__81/O                                   Odrv12                       506              4938   +INF  FALL       1
I__82/I                                   Span12Mux_s4_h                 0              4938   +INF  FALL       1
I__82/O                                   Span12Mux_s4_h               204              5142   +INF  FALL       1
I__83/I                                   LocalMux                       0              5142   +INF  FALL       1
I__83/O                                   LocalMux                     289              5431   +INF  FALL       1
I__84/I                                   IoInMux                        0              5431   +INF  FALL       1
I__84/O                                   IoInMux                      204              5634   +INF  FALL       1
parallel_out_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5634   +INF  FALL       1
parallel_out_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              7729   +INF  FALL       1
parallel_out_obuf_4_iopad/DIN             IO_PAD                         0              7729   +INF  FALL       1
parallel_out_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                      2088              9817   +INF  FALL       1
parallel_out[4]                           sr16                           0              9817   +INF  FALL       1


++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_0_LC_1_8_4/lcout
Path End         : parallel_out[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                    6362
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        9554
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__180/I                                                    ClkMux                         0              2398  RISE       1
I__180/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_0_LC_1_8_4/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_0_LC_1_8_4/lcout         LogicCell40_SEQ_MODE_1000    506              3192   +INF  RISE       2
I__58/I                                   LocalMux                       0              3192   +INF  RISE       1
I__58/O                                   LocalMux                     309              3501   +INF  RISE       1
I__60/I                                   InMux                          0              3501   +INF  RISE       1
I__60/O                                   InMux                        243              3744   +INF  RISE       1
parallel_out_obuf_RNO_0_LC_1_8_0/in3      LogicCell40_SEQ_MODE_0000      0              3744   +INF  RISE       1
parallel_out_obuf_RNO_0_LC_1_8_0/lcout    LogicCell40_SEQ_MODE_0000    269              4013   +INF  FALL       1
I__66/I                                   Odrv4                          0              4013   +INF  FALL       1
I__66/O                                   Odrv4                        348              4361   +INF  FALL       1
I__67/I                                   Span4Mux_s3_h                  0              4361   +INF  FALL       1
I__67/O                                   Span4Mux_s3_h                217              4577   +INF  FALL       1
I__68/I                                   IoSpan4Mux                     0              4577   +INF  FALL       1
I__68/O                                   IoSpan4Mux                   302              4879   +INF  FALL       1
I__69/I                                   LocalMux                       0              4879   +INF  FALL       1
I__69/O                                   LocalMux                     289              5168   +INF  FALL       1
I__70/I                                   IoInMux                        0              5168   +INF  FALL       1
I__70/O                                   IoInMux                      204              5372   +INF  FALL       1
parallel_out_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5372   +INF  FALL       1
parallel_out_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              7466   +INF  FALL       1
parallel_out_obuf_0_iopad/DIN             IO_PAD                         0              7466   +INF  FALL       1
parallel_out_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                      2088              9554   +INF  FALL       1
parallel_out[0]                           sr16                           0              9554   +INF  FALL       1


++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_1_LC_1_8_2/lcout
Path End         : parallel_out[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                    6362
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        9554
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__180/I                                                    ClkMux                         0              2398  RISE       1
I__180/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_1_LC_1_8_2/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_1_LC_1_8_2/lcout         LogicCell40_SEQ_MODE_1000    506              3192   +INF  RISE       2
I__122/I                                  LocalMux                       0              3192   +INF  RISE       1
I__122/O                                  LocalMux                     309              3501   +INF  RISE       1
I__124/I                                  InMux                          0              3501   +INF  RISE       1
I__124/O                                  InMux                        243              3744   +INF  RISE       1
parallel_out_obuf_RNO_1_LC_1_7_1/in3      LogicCell40_SEQ_MODE_0000      0              3744   +INF  RISE       1
parallel_out_obuf_RNO_1_LC_1_7_1/lcout    LogicCell40_SEQ_MODE_0000    269              4013   +INF  FALL       1
I__71/I                                   Odrv4                          0              4013   +INF  FALL       1
I__71/O                                   Odrv4                        348              4361   +INF  FALL       1
I__72/I                                   Span4Mux_s3_h                  0              4361   +INF  FALL       1
I__72/O                                   Span4Mux_s3_h                217              4577   +INF  FALL       1
I__73/I                                   IoSpan4Mux                     0              4577   +INF  FALL       1
I__73/O                                   IoSpan4Mux                   302              4879   +INF  FALL       1
I__74/I                                   LocalMux                       0              4879   +INF  FALL       1
I__74/O                                   LocalMux                     289              5168   +INF  FALL       1
I__75/I                                   IoInMux                        0              5168   +INF  FALL       1
I__75/O                                   IoInMux                      204              5372   +INF  FALL       1
parallel_out_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5372   +INF  FALL       1
parallel_out_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              7466   +INF  FALL       1
parallel_out_obuf_1_iopad/DIN             IO_PAD                         0              7466   +INF  FALL       1
parallel_out_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                      2088              9554   +INF  FALL       1
parallel_out[1]                           sr16                           0              9554   +INF  FALL       1


++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_enable
Path End         : shifted_data_esr_8_LC_1_9_5/ce
Capture Clock    : shifted_data_esr_8_LC_1_9_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4811
---------------------------------------   ---- 
End-of-path arrival time (ps)             4811
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_enable                                sr16                           0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/DOUT                IO_PAD                       590               590   +INF  RISE       1
serdata_enable_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_enable_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__199/I                                      Odrv12                         0              1023   +INF  FALL       1
I__199/O                                      Odrv12                       506              1529   +INF  FALL       1
I__200/I                                      Span12Mux_v                    0              1529   +INF  FALL       1
I__200/O                                      Span12Mux_v                  506              2034   +INF  FALL       1
I__201/I                                      Sp12to4                        0              2034   +INF  FALL       1
I__201/O                                      Sp12to4                      420              2454   +INF  FALL       1
I__202/I                                      LocalMux                       0              2454   +INF  FALL       1
I__202/O                                      LocalMux                     289              2743   +INF  FALL       1
I__203/I                                      InMux                          0              2743   +INF  FALL       1
I__203/O                                      InMux                        204              2947   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/in0    LogicCell40_SEQ_MODE_0000      0              2947   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_0000    361              3308   +INF  FALL      16
I__182/I                                      Odrv4                          0              3308   +INF  FALL       1
I__182/O                                      Odrv4                        348              3656   +INF  FALL       1
I__184/I                                      Span4Mux_v                     0              3656   +INF  FALL       1
I__184/O                                      Span4Mux_v                   348              4004   +INF  FALL       1
I__186/I                                      LocalMux                       0              4004   +INF  FALL       1
I__186/O                                      LocalMux                     289              4293   +INF  FALL       1
I__188/I                                      CEMux                          0              4293   +INF  FALL       1
I__188/O                                      CEMux                        519              4811   +INF  FALL       1
shifted_data_esr_8_LC_1_9_5/ce                LogicCell40_SEQ_MODE_1000      0              4811   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__179/I                                                    ClkMux                         0              2398  RISE       1
I__179/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_8_LC_1_9_5/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_enable
Path End         : shifted_data_esr_7_LC_1_9_4/ce
Capture Clock    : shifted_data_esr_7_LC_1_9_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4811
---------------------------------------   ---- 
End-of-path arrival time (ps)             4811
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_enable                                sr16                           0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/DOUT                IO_PAD                       590               590   +INF  RISE       1
serdata_enable_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_enable_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__199/I                                      Odrv12                         0              1023   +INF  FALL       1
I__199/O                                      Odrv12                       506              1529   +INF  FALL       1
I__200/I                                      Span12Mux_v                    0              1529   +INF  FALL       1
I__200/O                                      Span12Mux_v                  506              2034   +INF  FALL       1
I__201/I                                      Sp12to4                        0              2034   +INF  FALL       1
I__201/O                                      Sp12to4                      420              2454   +INF  FALL       1
I__202/I                                      LocalMux                       0              2454   +INF  FALL       1
I__202/O                                      LocalMux                     289              2743   +INF  FALL       1
I__203/I                                      InMux                          0              2743   +INF  FALL       1
I__203/O                                      InMux                        204              2947   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/in0    LogicCell40_SEQ_MODE_0000      0              2947   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_0000    361              3308   +INF  FALL      16
I__182/I                                      Odrv4                          0              3308   +INF  FALL       1
I__182/O                                      Odrv4                        348              3656   +INF  FALL       1
I__184/I                                      Span4Mux_v                     0              3656   +INF  FALL       1
I__184/O                                      Span4Mux_v                   348              4004   +INF  FALL       1
I__186/I                                      LocalMux                       0              4004   +INF  FALL       1
I__186/O                                      LocalMux                     289              4293   +INF  FALL       1
I__188/I                                      CEMux                          0              4293   +INF  FALL       1
I__188/O                                      CEMux                        519              4811   +INF  FALL       1
shifted_data_esr_7_LC_1_9_4/ce                LogicCell40_SEQ_MODE_1000      0              4811   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__179/I                                                    ClkMux                         0              2398  RISE       1
I__179/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_7_LC_1_9_4/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_enable
Path End         : shifted_data_esr_6_LC_1_9_3/ce
Capture Clock    : shifted_data_esr_6_LC_1_9_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4811
---------------------------------------   ---- 
End-of-path arrival time (ps)             4811
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_enable                                sr16                           0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/DOUT                IO_PAD                       590               590   +INF  RISE       1
serdata_enable_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_enable_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__199/I                                      Odrv12                         0              1023   +INF  FALL       1
I__199/O                                      Odrv12                       506              1529   +INF  FALL       1
I__200/I                                      Span12Mux_v                    0              1529   +INF  FALL       1
I__200/O                                      Span12Mux_v                  506              2034   +INF  FALL       1
I__201/I                                      Sp12to4                        0              2034   +INF  FALL       1
I__201/O                                      Sp12to4                      420              2454   +INF  FALL       1
I__202/I                                      LocalMux                       0              2454   +INF  FALL       1
I__202/O                                      LocalMux                     289              2743   +INF  FALL       1
I__203/I                                      InMux                          0              2743   +INF  FALL       1
I__203/O                                      InMux                        204              2947   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/in0    LogicCell40_SEQ_MODE_0000      0              2947   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_0000    361              3308   +INF  FALL      16
I__182/I                                      Odrv4                          0              3308   +INF  FALL       1
I__182/O                                      Odrv4                        348              3656   +INF  FALL       1
I__184/I                                      Span4Mux_v                     0              3656   +INF  FALL       1
I__184/O                                      Span4Mux_v                   348              4004   +INF  FALL       1
I__186/I                                      LocalMux                       0              4004   +INF  FALL       1
I__186/O                                      LocalMux                     289              4293   +INF  FALL       1
I__188/I                                      CEMux                          0              4293   +INF  FALL       1
I__188/O                                      CEMux                        519              4811   +INF  FALL       1
shifted_data_esr_6_LC_1_9_3/ce                LogicCell40_SEQ_MODE_1000      0              4811   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__179/I                                                    ClkMux                         0              2398  RISE       1
I__179/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_6_LC_1_9_3/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_enable
Path End         : shifted_data_esr_3_LC_1_9_2/ce
Capture Clock    : shifted_data_esr_3_LC_1_9_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4811
---------------------------------------   ---- 
End-of-path arrival time (ps)             4811
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_enable                                sr16                           0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/DOUT                IO_PAD                       590               590   +INF  RISE       1
serdata_enable_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_enable_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__199/I                                      Odrv12                         0              1023   +INF  FALL       1
I__199/O                                      Odrv12                       506              1529   +INF  FALL       1
I__200/I                                      Span12Mux_v                    0              1529   +INF  FALL       1
I__200/O                                      Span12Mux_v                  506              2034   +INF  FALL       1
I__201/I                                      Sp12to4                        0              2034   +INF  FALL       1
I__201/O                                      Sp12to4                      420              2454   +INF  FALL       1
I__202/I                                      LocalMux                       0              2454   +INF  FALL       1
I__202/O                                      LocalMux                     289              2743   +INF  FALL       1
I__203/I                                      InMux                          0              2743   +INF  FALL       1
I__203/O                                      InMux                        204              2947   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/in0    LogicCell40_SEQ_MODE_0000      0              2947   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_0000    361              3308   +INF  FALL      16
I__182/I                                      Odrv4                          0              3308   +INF  FALL       1
I__182/O                                      Odrv4                        348              3656   +INF  FALL       1
I__184/I                                      Span4Mux_v                     0              3656   +INF  FALL       1
I__184/O                                      Span4Mux_v                   348              4004   +INF  FALL       1
I__186/I                                      LocalMux                       0              4004   +INF  FALL       1
I__186/O                                      LocalMux                     289              4293   +INF  FALL       1
I__188/I                                      CEMux                          0              4293   +INF  FALL       1
I__188/O                                      CEMux                        519              4811   +INF  FALL       1
shifted_data_esr_3_LC_1_9_2/ce                LogicCell40_SEQ_MODE_1000      0              4811   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__179/I                                                    ClkMux                         0              2398  RISE       1
I__179/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_3_LC_1_9_2/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_enable
Path End         : shifted_data_esr_2_LC_1_9_0/ce
Capture Clock    : shifted_data_esr_2_LC_1_9_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4811
---------------------------------------   ---- 
End-of-path arrival time (ps)             4811
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_enable                                sr16                           0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/DOUT                IO_PAD                       590               590   +INF  RISE       1
serdata_enable_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_enable_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__199/I                                      Odrv12                         0              1023   +INF  FALL       1
I__199/O                                      Odrv12                       506              1529   +INF  FALL       1
I__200/I                                      Span12Mux_v                    0              1529   +INF  FALL       1
I__200/O                                      Span12Mux_v                  506              2034   +INF  FALL       1
I__201/I                                      Sp12to4                        0              2034   +INF  FALL       1
I__201/O                                      Sp12to4                      420              2454   +INF  FALL       1
I__202/I                                      LocalMux                       0              2454   +INF  FALL       1
I__202/O                                      LocalMux                     289              2743   +INF  FALL       1
I__203/I                                      InMux                          0              2743   +INF  FALL       1
I__203/O                                      InMux                        204              2947   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/in0    LogicCell40_SEQ_MODE_0000      0              2947   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_0000    361              3308   +INF  FALL      16
I__182/I                                      Odrv4                          0              3308   +INF  FALL       1
I__182/O                                      Odrv4                        348              3656   +INF  FALL       1
I__184/I                                      Span4Mux_v                     0              3656   +INF  FALL       1
I__184/O                                      Span4Mux_v                   348              4004   +INF  FALL       1
I__186/I                                      LocalMux                       0              4004   +INF  FALL       1
I__186/O                                      LocalMux                     289              4293   +INF  FALL       1
I__188/I                                      CEMux                          0              4293   +INF  FALL       1
I__188/O                                      CEMux                        519              4811   +INF  FALL       1
shifted_data_esr_2_LC_1_9_0/ce                LogicCell40_SEQ_MODE_1000      0              4811   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__179/I                                                    ClkMux                         0              2398  RISE       1
I__179/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_2_LC_1_9_0/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_reset
Path End         : shifted_data_esr_5_LC_1_8_7/ce
Capture Clock    : shifted_data_esr_5_LC_1_8_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5205
---------------------------------------   ---- 
End-of-path arrival time (ps)             5205
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_reset                                 sr16                           0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/DOUT                 IO_PAD                       590               590   +INF  RISE       1
serdata_reset_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_reset_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__191/I                                      Odrv12                         0              1023   +INF  FALL       1
I__191/O                                      Odrv12                       506              1529   +INF  FALL       1
I__192/I                                      Sp12to4                        0              1529   +INF  FALL       1
I__192/O                                      Sp12to4                      420              1949   +INF  FALL       1
I__193/I                                      Span4Mux_v                     0              1949   +INF  FALL       1
I__193/O                                      Span4Mux_v                   348              2297   +INF  FALL       1
I__194/I                                      Span4Mux_v                     0              2297   +INF  FALL       1
I__194/O                                      Span4Mux_v                   348              2645   +INF  FALL       1
I__195/I                                      LocalMux                       0              2645   +INF  FALL       1
I__195/O                                      LocalMux                     289              2934   +INF  FALL       1
I__196/I                                      InMux                          0              2934   +INF  FALL       1
I__196/O                                      InMux                        204              3137   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/in3    LogicCell40_SEQ_MODE_0000      0              3137   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_0000    269              3406   +INF  FALL      16
I__182/I                                      Odrv4                          0              3406   +INF  FALL       1
I__182/O                                      Odrv4                        348              3754   +INF  FALL       1
I__184/I                                      Span4Mux_v                     0              3754   +INF  FALL       1
I__184/O                                      Span4Mux_v                   348              4102   +INF  FALL       1
I__187/I                                      Span4Mux_h                     0              4102   +INF  FALL       1
I__187/O                                      Span4Mux_h                   295              4398   +INF  FALL       1
I__189/I                                      LocalMux                       0              4398   +INF  FALL       1
I__189/O                                      LocalMux                     289              4687   +INF  FALL       1
I__190/I                                      CEMux                          0              4687   +INF  FALL       1
I__190/O                                      CEMux                        519              5205   +INF  FALL       1
shifted_data_esr_5_LC_1_8_7/ce                LogicCell40_SEQ_MODE_1000      0              5205   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__180/I                                                    ClkMux                         0              2398  RISE       1
I__180/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_5_LC_1_8_7/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_reset
Path End         : shifted_data_esr_4_LC_1_8_6/ce
Capture Clock    : shifted_data_esr_4_LC_1_8_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5205
---------------------------------------   ---- 
End-of-path arrival time (ps)             5205
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_reset                                 sr16                           0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/DOUT                 IO_PAD                       590               590   +INF  RISE       1
serdata_reset_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_reset_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__191/I                                      Odrv12                         0              1023   +INF  FALL       1
I__191/O                                      Odrv12                       506              1529   +INF  FALL       1
I__192/I                                      Sp12to4                        0              1529   +INF  FALL       1
I__192/O                                      Sp12to4                      420              1949   +INF  FALL       1
I__193/I                                      Span4Mux_v                     0              1949   +INF  FALL       1
I__193/O                                      Span4Mux_v                   348              2297   +INF  FALL       1
I__194/I                                      Span4Mux_v                     0              2297   +INF  FALL       1
I__194/O                                      Span4Mux_v                   348              2645   +INF  FALL       1
I__195/I                                      LocalMux                       0              2645   +INF  FALL       1
I__195/O                                      LocalMux                     289              2934   +INF  FALL       1
I__196/I                                      InMux                          0              2934   +INF  FALL       1
I__196/O                                      InMux                        204              3137   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/in3    LogicCell40_SEQ_MODE_0000      0              3137   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_0000    269              3406   +INF  FALL      16
I__182/I                                      Odrv4                          0              3406   +INF  FALL       1
I__182/O                                      Odrv4                        348              3754   +INF  FALL       1
I__184/I                                      Span4Mux_v                     0              3754   +INF  FALL       1
I__184/O                                      Span4Mux_v                   348              4102   +INF  FALL       1
I__187/I                                      Span4Mux_h                     0              4102   +INF  FALL       1
I__187/O                                      Span4Mux_h                   295              4398   +INF  FALL       1
I__189/I                                      LocalMux                       0              4398   +INF  FALL       1
I__189/O                                      LocalMux                     289              4687   +INF  FALL       1
I__190/I                                      CEMux                          0              4687   +INF  FALL       1
I__190/O                                      CEMux                        519              5205   +INF  FALL       1
shifted_data_esr_4_LC_1_8_6/ce                LogicCell40_SEQ_MODE_1000      0              5205   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__180/I                                                    ClkMux                         0              2398  RISE       1
I__180/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_4_LC_1_8_6/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_reset
Path End         : shifted_data_esr_0_LC_1_8_4/ce
Capture Clock    : shifted_data_esr_0_LC_1_8_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5205
---------------------------------------   ---- 
End-of-path arrival time (ps)             5205
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_reset                                 sr16                           0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/DOUT                 IO_PAD                       590               590   +INF  RISE       1
serdata_reset_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_reset_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__191/I                                      Odrv12                         0              1023   +INF  FALL       1
I__191/O                                      Odrv12                       506              1529   +INF  FALL       1
I__192/I                                      Sp12to4                        0              1529   +INF  FALL       1
I__192/O                                      Sp12to4                      420              1949   +INF  FALL       1
I__193/I                                      Span4Mux_v                     0              1949   +INF  FALL       1
I__193/O                                      Span4Mux_v                   348              2297   +INF  FALL       1
I__194/I                                      Span4Mux_v                     0              2297   +INF  FALL       1
I__194/O                                      Span4Mux_v                   348              2645   +INF  FALL       1
I__195/I                                      LocalMux                       0              2645   +INF  FALL       1
I__195/O                                      LocalMux                     289              2934   +INF  FALL       1
I__196/I                                      InMux                          0              2934   +INF  FALL       1
I__196/O                                      InMux                        204              3137   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/in3    LogicCell40_SEQ_MODE_0000      0              3137   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_0000    269              3406   +INF  FALL      16
I__182/I                                      Odrv4                          0              3406   +INF  FALL       1
I__182/O                                      Odrv4                        348              3754   +INF  FALL       1
I__184/I                                      Span4Mux_v                     0              3754   +INF  FALL       1
I__184/O                                      Span4Mux_v                   348              4102   +INF  FALL       1
I__187/I                                      Span4Mux_h                     0              4102   +INF  FALL       1
I__187/O                                      Span4Mux_h                   295              4398   +INF  FALL       1
I__189/I                                      LocalMux                       0              4398   +INF  FALL       1
I__189/O                                      LocalMux                     289              4687   +INF  FALL       1
I__190/I                                      CEMux                          0              4687   +INF  FALL       1
I__190/O                                      CEMux                        519              5205   +INF  FALL       1
shifted_data_esr_0_LC_1_8_4/ce                LogicCell40_SEQ_MODE_1000      0              5205   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__180/I                                                    ClkMux                         0              2398  RISE       1
I__180/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_0_LC_1_8_4/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_reset
Path End         : shifted_data_esr_1_LC_1_8_2/ce
Capture Clock    : shifted_data_esr_1_LC_1_8_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5205
---------------------------------------   ---- 
End-of-path arrival time (ps)             5205
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_reset                                 sr16                           0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/DOUT                 IO_PAD                       590               590   +INF  RISE       1
serdata_reset_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_reset_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__191/I                                      Odrv12                         0              1023   +INF  FALL       1
I__191/O                                      Odrv12                       506              1529   +INF  FALL       1
I__192/I                                      Sp12to4                        0              1529   +INF  FALL       1
I__192/O                                      Sp12to4                      420              1949   +INF  FALL       1
I__193/I                                      Span4Mux_v                     0              1949   +INF  FALL       1
I__193/O                                      Span4Mux_v                   348              2297   +INF  FALL       1
I__194/I                                      Span4Mux_v                     0              2297   +INF  FALL       1
I__194/O                                      Span4Mux_v                   348              2645   +INF  FALL       1
I__195/I                                      LocalMux                       0              2645   +INF  FALL       1
I__195/O                                      LocalMux                     289              2934   +INF  FALL       1
I__196/I                                      InMux                          0              2934   +INF  FALL       1
I__196/O                                      InMux                        204              3137   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/in3    LogicCell40_SEQ_MODE_0000      0              3137   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_0000    269              3406   +INF  FALL      16
I__182/I                                      Odrv4                          0              3406   +INF  FALL       1
I__182/O                                      Odrv4                        348              3754   +INF  FALL       1
I__184/I                                      Span4Mux_v                     0              3754   +INF  FALL       1
I__184/O                                      Span4Mux_v                   348              4102   +INF  FALL       1
I__187/I                                      Span4Mux_h                     0              4102   +INF  FALL       1
I__187/O                                      Span4Mux_h                   295              4398   +INF  FALL       1
I__189/I                                      LocalMux                       0              4398   +INF  FALL       1
I__189/O                                      LocalMux                     289              4687   +INF  FALL       1
I__190/I                                      CEMux                          0              4687   +INF  FALL       1
I__190/O                                      CEMux                        519              5205   +INF  FALL       1
shifted_data_esr_1_LC_1_8_2/ce                LogicCell40_SEQ_MODE_1000      0              5205   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__180/I                                                    ClkMux                         0              2398  RISE       1
I__180/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_1_LC_1_8_2/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_reset
Path End         : shifted_data_esr_10_LC_1_10_7/sr
Capture Clock    : shifted_data_esr_10_LC_1_10_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                           -131
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4818
---------------------------------------   ---- 
End-of-path arrival time (ps)             4818
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_reset                                sr16                           0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/DOUT                IO_PAD                       590               590   +INF  RISE       1
serdata_reset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_reset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__191/I                                     Odrv12                         0              1023   +INF  FALL       1
I__191/O                                     Odrv12                       506              1529   +INF  FALL       1
I__192/I                                     Sp12to4                        0              1529   +INF  FALL       1
I__192/O                                     Sp12to4                      420              1949   +INF  FALL       1
I__193/I                                     Span4Mux_v                     0              1949   +INF  FALL       1
I__193/O                                     Span4Mux_v                   348              2297   +INF  FALL       1
I__194/I                                     Span4Mux_v                     0              2297   +INF  FALL       1
I__194/O                                     Span4Mux_v                   348              2645   +INF  FALL       1
I__195/I                                     LocalMux                       0              2645   +INF  FALL       1
I__195/O                                     LocalMux                     289              2934   +INF  FALL       1
I__197/I                                     InMux                          0              2934   +INF  FALL       1
I__197/O                                     InMux                        204              3137   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/in0    LogicCell40_SEQ_MODE_0000      0              3137   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_0000    361              3498   +INF  FALL      16
I__205/I                                     Odrv4                          0              3498   +INF  FALL       1
I__205/O                                     Odrv4                        348              3846   +INF  FALL       1
I__206/I                                     Span4Mux_v                     0              3846   +INF  FALL       1
I__206/O                                     Span4Mux_v                   348              4194   +INF  FALL       1
I__208/I                                     LocalMux                       0              4194   +INF  FALL       1
I__208/O                                     LocalMux                     289              4483   +INF  FALL       1
I__211/I                                     SRMux                          0              4483   +INF  FALL       1
I__211/O                                     SRMux                        335              4818   +INF  FALL       1
shifted_data_esr_10_LC_1_10_7/sr             LogicCell40_SEQ_MODE_1000      0              4818   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_10_LC_1_10_7/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_reset
Path End         : shifted_data_esr_11_LC_1_10_6/sr
Capture Clock    : shifted_data_esr_11_LC_1_10_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                           -131
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4818
---------------------------------------   ---- 
End-of-path arrival time (ps)             4818
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_reset                                sr16                           0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/DOUT                IO_PAD                       590               590   +INF  RISE       1
serdata_reset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_reset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__191/I                                     Odrv12                         0              1023   +INF  FALL       1
I__191/O                                     Odrv12                       506              1529   +INF  FALL       1
I__192/I                                     Sp12to4                        0              1529   +INF  FALL       1
I__192/O                                     Sp12to4                      420              1949   +INF  FALL       1
I__193/I                                     Span4Mux_v                     0              1949   +INF  FALL       1
I__193/O                                     Span4Mux_v                   348              2297   +INF  FALL       1
I__194/I                                     Span4Mux_v                     0              2297   +INF  FALL       1
I__194/O                                     Span4Mux_v                   348              2645   +INF  FALL       1
I__195/I                                     LocalMux                       0              2645   +INF  FALL       1
I__195/O                                     LocalMux                     289              2934   +INF  FALL       1
I__197/I                                     InMux                          0              2934   +INF  FALL       1
I__197/O                                     InMux                        204              3137   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/in0    LogicCell40_SEQ_MODE_0000      0              3137   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_0000    361              3498   +INF  FALL      16
I__205/I                                     Odrv4                          0              3498   +INF  FALL       1
I__205/O                                     Odrv4                        348              3846   +INF  FALL       1
I__206/I                                     Span4Mux_v                     0              3846   +INF  FALL       1
I__206/O                                     Span4Mux_v                   348              4194   +INF  FALL       1
I__208/I                                     LocalMux                       0              4194   +INF  FALL       1
I__208/O                                     LocalMux                     289              4483   +INF  FALL       1
I__211/I                                     SRMux                          0              4483   +INF  FALL       1
I__211/O                                     SRMux                        335              4818   +INF  FALL       1
shifted_data_esr_11_LC_1_10_6/sr             LogicCell40_SEQ_MODE_1000      0              4818   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_11_LC_1_10_6/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_reset
Path End         : shifted_data_esr_12_LC_1_10_5/sr
Capture Clock    : shifted_data_esr_12_LC_1_10_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                           -131
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4818
---------------------------------------   ---- 
End-of-path arrival time (ps)             4818
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_reset                                sr16                           0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/DOUT                IO_PAD                       590               590   +INF  RISE       1
serdata_reset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_reset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__191/I                                     Odrv12                         0              1023   +INF  FALL       1
I__191/O                                     Odrv12                       506              1529   +INF  FALL       1
I__192/I                                     Sp12to4                        0              1529   +INF  FALL       1
I__192/O                                     Sp12to4                      420              1949   +INF  FALL       1
I__193/I                                     Span4Mux_v                     0              1949   +INF  FALL       1
I__193/O                                     Span4Mux_v                   348              2297   +INF  FALL       1
I__194/I                                     Span4Mux_v                     0              2297   +INF  FALL       1
I__194/O                                     Span4Mux_v                   348              2645   +INF  FALL       1
I__195/I                                     LocalMux                       0              2645   +INF  FALL       1
I__195/O                                     LocalMux                     289              2934   +INF  FALL       1
I__197/I                                     InMux                          0              2934   +INF  FALL       1
I__197/O                                     InMux                        204              3137   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/in0    LogicCell40_SEQ_MODE_0000      0              3137   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_0000    361              3498   +INF  FALL      16
I__205/I                                     Odrv4                          0              3498   +INF  FALL       1
I__205/O                                     Odrv4                        348              3846   +INF  FALL       1
I__206/I                                     Span4Mux_v                     0              3846   +INF  FALL       1
I__206/O                                     Span4Mux_v                   348              4194   +INF  FALL       1
I__208/I                                     LocalMux                       0              4194   +INF  FALL       1
I__208/O                                     LocalMux                     289              4483   +INF  FALL       1
I__211/I                                     SRMux                          0              4483   +INF  FALL       1
I__211/O                                     SRMux                        335              4818   +INF  FALL       1
shifted_data_esr_12_LC_1_10_5/sr             LogicCell40_SEQ_MODE_1000      0              4818   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_12_LC_1_10_5/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_reset
Path End         : shifted_data_esr_13_LC_1_10_4/sr
Capture Clock    : shifted_data_esr_13_LC_1_10_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                           -131
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4818
---------------------------------------   ---- 
End-of-path arrival time (ps)             4818
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_reset                                sr16                           0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/DOUT                IO_PAD                       590               590   +INF  RISE       1
serdata_reset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_reset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__191/I                                     Odrv12                         0              1023   +INF  FALL       1
I__191/O                                     Odrv12                       506              1529   +INF  FALL       1
I__192/I                                     Sp12to4                        0              1529   +INF  FALL       1
I__192/O                                     Sp12to4                      420              1949   +INF  FALL       1
I__193/I                                     Span4Mux_v                     0              1949   +INF  FALL       1
I__193/O                                     Span4Mux_v                   348              2297   +INF  FALL       1
I__194/I                                     Span4Mux_v                     0              2297   +INF  FALL       1
I__194/O                                     Span4Mux_v                   348              2645   +INF  FALL       1
I__195/I                                     LocalMux                       0              2645   +INF  FALL       1
I__195/O                                     LocalMux                     289              2934   +INF  FALL       1
I__197/I                                     InMux                          0              2934   +INF  FALL       1
I__197/O                                     InMux                        204              3137   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/in0    LogicCell40_SEQ_MODE_0000      0              3137   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_0000    361              3498   +INF  FALL      16
I__205/I                                     Odrv4                          0              3498   +INF  FALL       1
I__205/O                                     Odrv4                        348              3846   +INF  FALL       1
I__206/I                                     Span4Mux_v                     0              3846   +INF  FALL       1
I__206/O                                     Span4Mux_v                   348              4194   +INF  FALL       1
I__208/I                                     LocalMux                       0              4194   +INF  FALL       1
I__208/O                                     LocalMux                     289              4483   +INF  FALL       1
I__211/I                                     SRMux                          0              4483   +INF  FALL       1
I__211/O                                     SRMux                        335              4818   +INF  FALL       1
shifted_data_esr_13_LC_1_10_4/sr             LogicCell40_SEQ_MODE_1000      0              4818   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_13_LC_1_10_4/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_reset
Path End         : shifted_data_esr_14_LC_1_10_3/sr
Capture Clock    : shifted_data_esr_14_LC_1_10_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                           -131
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4818
---------------------------------------   ---- 
End-of-path arrival time (ps)             4818
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_reset                                sr16                           0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/DOUT                IO_PAD                       590               590   +INF  RISE       1
serdata_reset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_reset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__191/I                                     Odrv12                         0              1023   +INF  FALL       1
I__191/O                                     Odrv12                       506              1529   +INF  FALL       1
I__192/I                                     Sp12to4                        0              1529   +INF  FALL       1
I__192/O                                     Sp12to4                      420              1949   +INF  FALL       1
I__193/I                                     Span4Mux_v                     0              1949   +INF  FALL       1
I__193/O                                     Span4Mux_v                   348              2297   +INF  FALL       1
I__194/I                                     Span4Mux_v                     0              2297   +INF  FALL       1
I__194/O                                     Span4Mux_v                   348              2645   +INF  FALL       1
I__195/I                                     LocalMux                       0              2645   +INF  FALL       1
I__195/O                                     LocalMux                     289              2934   +INF  FALL       1
I__197/I                                     InMux                          0              2934   +INF  FALL       1
I__197/O                                     InMux                        204              3137   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/in0    LogicCell40_SEQ_MODE_0000      0              3137   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_0000    361              3498   +INF  FALL      16
I__205/I                                     Odrv4                          0              3498   +INF  FALL       1
I__205/O                                     Odrv4                        348              3846   +INF  FALL       1
I__206/I                                     Span4Mux_v                     0              3846   +INF  FALL       1
I__206/O                                     Span4Mux_v                   348              4194   +INF  FALL       1
I__208/I                                     LocalMux                       0              4194   +INF  FALL       1
I__208/O                                     LocalMux                     289              4483   +INF  FALL       1
I__211/I                                     SRMux                          0              4483   +INF  FALL       1
I__211/O                                     SRMux                        335              4818   +INF  FALL       1
shifted_data_esr_14_LC_1_10_3/sr             LogicCell40_SEQ_MODE_1000      0              4818   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_14_LC_1_10_3/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_reset
Path End         : shifted_data_esr_15_LC_1_10_2/sr
Capture Clock    : shifted_data_esr_15_LC_1_10_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                           -131
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4818
---------------------------------------   ---- 
End-of-path arrival time (ps)             4818
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_reset                                sr16                           0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/DOUT                IO_PAD                       590               590   +INF  RISE       1
serdata_reset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_reset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__191/I                                     Odrv12                         0              1023   +INF  FALL       1
I__191/O                                     Odrv12                       506              1529   +INF  FALL       1
I__192/I                                     Sp12to4                        0              1529   +INF  FALL       1
I__192/O                                     Sp12to4                      420              1949   +INF  FALL       1
I__193/I                                     Span4Mux_v                     0              1949   +INF  FALL       1
I__193/O                                     Span4Mux_v                   348              2297   +INF  FALL       1
I__194/I                                     Span4Mux_v                     0              2297   +INF  FALL       1
I__194/O                                     Span4Mux_v                   348              2645   +INF  FALL       1
I__195/I                                     LocalMux                       0              2645   +INF  FALL       1
I__195/O                                     LocalMux                     289              2934   +INF  FALL       1
I__197/I                                     InMux                          0              2934   +INF  FALL       1
I__197/O                                     InMux                        204              3137   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/in0    LogicCell40_SEQ_MODE_0000      0              3137   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_0000    361              3498   +INF  FALL      16
I__205/I                                     Odrv4                          0              3498   +INF  FALL       1
I__205/O                                     Odrv4                        348              3846   +INF  FALL       1
I__206/I                                     Span4Mux_v                     0              3846   +INF  FALL       1
I__206/O                                     Span4Mux_v                   348              4194   +INF  FALL       1
I__208/I                                     LocalMux                       0              4194   +INF  FALL       1
I__208/O                                     LocalMux                     289              4483   +INF  FALL       1
I__211/I                                     SRMux                          0              4483   +INF  FALL       1
I__211/O                                     SRMux                        335              4818   +INF  FALL       1
shifted_data_esr_15_LC_1_10_2/sr             LogicCell40_SEQ_MODE_1000      0              4818   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_15_LC_1_10_2/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_reset
Path End         : shifted_data_esr_9_LC_1_10_1/sr
Capture Clock    : shifted_data_esr_9_LC_1_10_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                           -131
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4818
---------------------------------------   ---- 
End-of-path arrival time (ps)             4818
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_reset                                sr16                           0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/DOUT                IO_PAD                       590               590   +INF  RISE       1
serdata_reset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_reset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__191/I                                     Odrv12                         0              1023   +INF  FALL       1
I__191/O                                     Odrv12                       506              1529   +INF  FALL       1
I__192/I                                     Sp12to4                        0              1529   +INF  FALL       1
I__192/O                                     Sp12to4                      420              1949   +INF  FALL       1
I__193/I                                     Span4Mux_v                     0              1949   +INF  FALL       1
I__193/O                                     Span4Mux_v                   348              2297   +INF  FALL       1
I__194/I                                     Span4Mux_v                     0              2297   +INF  FALL       1
I__194/O                                     Span4Mux_v                   348              2645   +INF  FALL       1
I__195/I                                     LocalMux                       0              2645   +INF  FALL       1
I__195/O                                     LocalMux                     289              2934   +INF  FALL       1
I__197/I                                     InMux                          0              2934   +INF  FALL       1
I__197/O                                     InMux                        204              3137   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/in0    LogicCell40_SEQ_MODE_0000      0              3137   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_0000    361              3498   +INF  FALL      16
I__205/I                                     Odrv4                          0              3498   +INF  FALL       1
I__205/O                                     Odrv4                        348              3846   +INF  FALL       1
I__206/I                                     Span4Mux_v                     0              3846   +INF  FALL       1
I__206/O                                     Span4Mux_v                   348              4194   +INF  FALL       1
I__208/I                                     LocalMux                       0              4194   +INF  FALL       1
I__208/O                                     LocalMux                     289              4483   +INF  FALL       1
I__211/I                                     SRMux                          0              4483   +INF  FALL       1
I__211/O                                     SRMux                        335              4818   +INF  FALL       1
shifted_data_esr_9_LC_1_10_1/sr              LogicCell40_SEQ_MODE_1000      0              4818   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_9_LC_1_10_1/clk                            LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_reset
Path End         : shifted_data_esr_5_LC_1_8_7/sr
Capture Clock    : shifted_data_esr_5_LC_1_8_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                           -131
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5063
---------------------------------------   ---- 
End-of-path arrival time (ps)             5063
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_reset                                sr16                           0                 0   +INF  FALL       1
serdata_reset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  FALL       1
serdata_reset_ibuf_iopad/DOUT                IO_PAD                       540               540   +INF  FALL       1
serdata_reset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
serdata_reset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       433               973   +INF  FALL       1
I__191/I                                     Odrv12                         0               973   +INF  FALL       1
I__191/O                                     Odrv12                       506              1479   +INF  FALL       1
I__192/I                                     Sp12to4                        0              1479   +INF  FALL       1
I__192/O                                     Sp12to4                      420              1899   +INF  FALL       1
I__193/I                                     Span4Mux_v                     0              1899   +INF  FALL       1
I__193/O                                     Span4Mux_v                   348              2247   +INF  FALL       1
I__194/I                                     Span4Mux_v                     0              2247   +INF  FALL       1
I__194/O                                     Span4Mux_v                   348              2595   +INF  FALL       1
I__195/I                                     LocalMux                       0              2595   +INF  FALL       1
I__195/O                                     LocalMux                     289              2884   +INF  FALL       1
I__197/I                                     InMux                          0              2884   +INF  FALL       1
I__197/O                                     InMux                        204              3087   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/in0    LogicCell40_SEQ_MODE_0000      0              3087   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_0000    361              3448   +INF  FALL      16
I__205/I                                     Odrv4                          0              3448   +INF  FALL       1
I__205/O                                     Odrv4                        348              3796   +INF  FALL       1
I__206/I                                     Span4Mux_v                     0              3796   +INF  FALL       1
I__206/O                                     Span4Mux_v                   348              4144   +INF  FALL       1
I__209/I                                     Span4Mux_h                     0              4144   +INF  FALL       1
I__209/O                                     Span4Mux_h                   295              4440   +INF  FALL       1
I__212/I                                     LocalMux                       0              4440   +INF  FALL       1
I__212/O                                     LocalMux                     289              4729   +INF  FALL       1
I__214/I                                     SRMux                          0              4729   +INF  FALL       1
I__214/O                                     SRMux                        335              5063   +INF  FALL       1
shifted_data_esr_5_LC_1_8_7/sr               LogicCell40_SEQ_MODE_1000      0              5063   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__180/I                                                    ClkMux                         0              2398  RISE       1
I__180/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_5_LC_1_8_7/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_reset
Path End         : shifted_data_esr_4_LC_1_8_6/sr
Capture Clock    : shifted_data_esr_4_LC_1_8_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                           -131
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5063
---------------------------------------   ---- 
End-of-path arrival time (ps)             5063
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_reset                                sr16                           0                 0   +INF  FALL       1
serdata_reset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  FALL       1
serdata_reset_ibuf_iopad/DOUT                IO_PAD                       540               540   +INF  FALL       1
serdata_reset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
serdata_reset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       433               973   +INF  FALL       1
I__191/I                                     Odrv12                         0               973   +INF  FALL       1
I__191/O                                     Odrv12                       506              1479   +INF  FALL       1
I__192/I                                     Sp12to4                        0              1479   +INF  FALL       1
I__192/O                                     Sp12to4                      420              1899   +INF  FALL       1
I__193/I                                     Span4Mux_v                     0              1899   +INF  FALL       1
I__193/O                                     Span4Mux_v                   348              2247   +INF  FALL       1
I__194/I                                     Span4Mux_v                     0              2247   +INF  FALL       1
I__194/O                                     Span4Mux_v                   348              2595   +INF  FALL       1
I__195/I                                     LocalMux                       0              2595   +INF  FALL       1
I__195/O                                     LocalMux                     289              2884   +INF  FALL       1
I__197/I                                     InMux                          0              2884   +INF  FALL       1
I__197/O                                     InMux                        204              3087   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/in0    LogicCell40_SEQ_MODE_0000      0              3087   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_0000    361              3448   +INF  FALL      16
I__205/I                                     Odrv4                          0              3448   +INF  FALL       1
I__205/O                                     Odrv4                        348              3796   +INF  FALL       1
I__206/I                                     Span4Mux_v                     0              3796   +INF  FALL       1
I__206/O                                     Span4Mux_v                   348              4144   +INF  FALL       1
I__209/I                                     Span4Mux_h                     0              4144   +INF  FALL       1
I__209/O                                     Span4Mux_h                   295              4440   +INF  FALL       1
I__212/I                                     LocalMux                       0              4440   +INF  FALL       1
I__212/O                                     LocalMux                     289              4729   +INF  FALL       1
I__214/I                                     SRMux                          0              4729   +INF  FALL       1
I__214/O                                     SRMux                        335              5063   +INF  FALL       1
shifted_data_esr_4_LC_1_8_6/sr               LogicCell40_SEQ_MODE_1000      0              5063   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__180/I                                                    ClkMux                         0              2398  RISE       1
I__180/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_4_LC_1_8_6/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_reset
Path End         : shifted_data_esr_0_LC_1_8_4/sr
Capture Clock    : shifted_data_esr_0_LC_1_8_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                           -131
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5063
---------------------------------------   ---- 
End-of-path arrival time (ps)             5063
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_reset                                sr16                           0                 0   +INF  FALL       1
serdata_reset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  FALL       1
serdata_reset_ibuf_iopad/DOUT                IO_PAD                       540               540   +INF  FALL       1
serdata_reset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
serdata_reset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       433               973   +INF  FALL       1
I__191/I                                     Odrv12                         0               973   +INF  FALL       1
I__191/O                                     Odrv12                       506              1479   +INF  FALL       1
I__192/I                                     Sp12to4                        0              1479   +INF  FALL       1
I__192/O                                     Sp12to4                      420              1899   +INF  FALL       1
I__193/I                                     Span4Mux_v                     0              1899   +INF  FALL       1
I__193/O                                     Span4Mux_v                   348              2247   +INF  FALL       1
I__194/I                                     Span4Mux_v                     0              2247   +INF  FALL       1
I__194/O                                     Span4Mux_v                   348              2595   +INF  FALL       1
I__195/I                                     LocalMux                       0              2595   +INF  FALL       1
I__195/O                                     LocalMux                     289              2884   +INF  FALL       1
I__197/I                                     InMux                          0              2884   +INF  FALL       1
I__197/O                                     InMux                        204              3087   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/in0    LogicCell40_SEQ_MODE_0000      0              3087   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_0000    361              3448   +INF  FALL      16
I__205/I                                     Odrv4                          0              3448   +INF  FALL       1
I__205/O                                     Odrv4                        348              3796   +INF  FALL       1
I__206/I                                     Span4Mux_v                     0              3796   +INF  FALL       1
I__206/O                                     Span4Mux_v                   348              4144   +INF  FALL       1
I__209/I                                     Span4Mux_h                     0              4144   +INF  FALL       1
I__209/O                                     Span4Mux_h                   295              4440   +INF  FALL       1
I__212/I                                     LocalMux                       0              4440   +INF  FALL       1
I__212/O                                     LocalMux                     289              4729   +INF  FALL       1
I__214/I                                     SRMux                          0              4729   +INF  FALL       1
I__214/O                                     SRMux                        335              5063   +INF  FALL       1
shifted_data_esr_0_LC_1_8_4/sr               LogicCell40_SEQ_MODE_1000      0              5063   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__180/I                                                    ClkMux                         0              2398  RISE       1
I__180/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_0_LC_1_8_4/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_reset
Path End         : shifted_data_esr_1_LC_1_8_2/sr
Capture Clock    : shifted_data_esr_1_LC_1_8_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                           -131
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5063
---------------------------------------   ---- 
End-of-path arrival time (ps)             5063
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_reset                                sr16                           0                 0   +INF  FALL       1
serdata_reset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  FALL       1
serdata_reset_ibuf_iopad/DOUT                IO_PAD                       540               540   +INF  FALL       1
serdata_reset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
serdata_reset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       433               973   +INF  FALL       1
I__191/I                                     Odrv12                         0               973   +INF  FALL       1
I__191/O                                     Odrv12                       506              1479   +INF  FALL       1
I__192/I                                     Sp12to4                        0              1479   +INF  FALL       1
I__192/O                                     Sp12to4                      420              1899   +INF  FALL       1
I__193/I                                     Span4Mux_v                     0              1899   +INF  FALL       1
I__193/O                                     Span4Mux_v                   348              2247   +INF  FALL       1
I__194/I                                     Span4Mux_v                     0              2247   +INF  FALL       1
I__194/O                                     Span4Mux_v                   348              2595   +INF  FALL       1
I__195/I                                     LocalMux                       0              2595   +INF  FALL       1
I__195/O                                     LocalMux                     289              2884   +INF  FALL       1
I__197/I                                     InMux                          0              2884   +INF  FALL       1
I__197/O                                     InMux                        204              3087   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/in0    LogicCell40_SEQ_MODE_0000      0              3087   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_0000    361              3448   +INF  FALL      16
I__205/I                                     Odrv4                          0              3448   +INF  FALL       1
I__205/O                                     Odrv4                        348              3796   +INF  FALL       1
I__206/I                                     Span4Mux_v                     0              3796   +INF  FALL       1
I__206/O                                     Span4Mux_v                   348              4144   +INF  FALL       1
I__209/I                                     Span4Mux_h                     0              4144   +INF  FALL       1
I__209/O                                     Span4Mux_h                   295              4440   +INF  FALL       1
I__212/I                                     LocalMux                       0              4440   +INF  FALL       1
I__212/O                                     LocalMux                     289              4729   +INF  FALL       1
I__214/I                                     SRMux                          0              4729   +INF  FALL       1
I__214/O                                     SRMux                        335              5063   +INF  FALL       1
shifted_data_esr_1_LC_1_8_2/sr               LogicCell40_SEQ_MODE_1000      0              5063   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__180/I                                                    ClkMux                         0              2398  RISE       1
I__180/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_1_LC_1_8_2/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_enable
Path End         : shifted_data_esr_8_LC_1_9_5/sr
Capture Clock    : shifted_data_esr_8_LC_1_9_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                           -131
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4536
---------------------------------------   ---- 
End-of-path arrival time (ps)             4536
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_enable                               sr16                           0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/DOUT               IO_PAD                       590               590   +INF  RISE       1
serdata_enable_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_enable_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__199/I                                     Odrv12                         0              1023   +INF  FALL       1
I__199/O                                     Odrv12                       506              1529   +INF  FALL       1
I__200/I                                     Span12Mux_v                    0              1529   +INF  FALL       1
I__200/O                                     Span12Mux_v                  506              2034   +INF  FALL       1
I__201/I                                     Sp12to4                        0              2034   +INF  FALL       1
I__201/O                                     Sp12to4                      420              2454   +INF  FALL       1
I__202/I                                     LocalMux                       0              2454   +INF  FALL       1
I__202/O                                     LocalMux                     289              2743   +INF  FALL       1
I__204/I                                     InMux                          0              2743   +INF  FALL       1
I__204/O                                     InMux                        204              2947   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/in3    LogicCell40_SEQ_MODE_0000      0              2947   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_0000    269              3216   +INF  FALL      16
I__205/I                                     Odrv4                          0              3216   +INF  FALL       1
I__205/O                                     Odrv4                        348              3564   +INF  FALL       1
I__207/I                                     Span4Mux_v                     0              3564   +INF  FALL       1
I__207/O                                     Span4Mux_v                   348              3912   +INF  FALL       1
I__210/I                                     LocalMux                       0              3912   +INF  FALL       1
I__210/O                                     LocalMux                     289              4201   +INF  FALL       1
I__213/I                                     SRMux                          0              4201   +INF  FALL       1
I__213/O                                     SRMux                        335              4536   +INF  FALL       1
shifted_data_esr_8_LC_1_9_5/sr               LogicCell40_SEQ_MODE_1000      0              4536   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__179/I                                                    ClkMux                         0              2398  RISE       1
I__179/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_8_LC_1_9_5/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_enable
Path End         : shifted_data_esr_7_LC_1_9_4/sr
Capture Clock    : shifted_data_esr_7_LC_1_9_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                           -131
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4536
---------------------------------------   ---- 
End-of-path arrival time (ps)             4536
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_enable                               sr16                           0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/DOUT               IO_PAD                       590               590   +INF  RISE       1
serdata_enable_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_enable_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__199/I                                     Odrv12                         0              1023   +INF  FALL       1
I__199/O                                     Odrv12                       506              1529   +INF  FALL       1
I__200/I                                     Span12Mux_v                    0              1529   +INF  FALL       1
I__200/O                                     Span12Mux_v                  506              2034   +INF  FALL       1
I__201/I                                     Sp12to4                        0              2034   +INF  FALL       1
I__201/O                                     Sp12to4                      420              2454   +INF  FALL       1
I__202/I                                     LocalMux                       0              2454   +INF  FALL       1
I__202/O                                     LocalMux                     289              2743   +INF  FALL       1
I__204/I                                     InMux                          0              2743   +INF  FALL       1
I__204/O                                     InMux                        204              2947   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/in3    LogicCell40_SEQ_MODE_0000      0              2947   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_0000    269              3216   +INF  FALL      16
I__205/I                                     Odrv4                          0              3216   +INF  FALL       1
I__205/O                                     Odrv4                        348              3564   +INF  FALL       1
I__207/I                                     Span4Mux_v                     0              3564   +INF  FALL       1
I__207/O                                     Span4Mux_v                   348              3912   +INF  FALL       1
I__210/I                                     LocalMux                       0              3912   +INF  FALL       1
I__210/O                                     LocalMux                     289              4201   +INF  FALL       1
I__213/I                                     SRMux                          0              4201   +INF  FALL       1
I__213/O                                     SRMux                        335              4536   +INF  FALL       1
shifted_data_esr_7_LC_1_9_4/sr               LogicCell40_SEQ_MODE_1000      0              4536   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__179/I                                                    ClkMux                         0              2398  RISE       1
I__179/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_7_LC_1_9_4/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_enable
Path End         : shifted_data_esr_6_LC_1_9_3/sr
Capture Clock    : shifted_data_esr_6_LC_1_9_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                           -131
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4536
---------------------------------------   ---- 
End-of-path arrival time (ps)             4536
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_enable                               sr16                           0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/DOUT               IO_PAD                       590               590   +INF  RISE       1
serdata_enable_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_enable_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__199/I                                     Odrv12                         0              1023   +INF  FALL       1
I__199/O                                     Odrv12                       506              1529   +INF  FALL       1
I__200/I                                     Span12Mux_v                    0              1529   +INF  FALL       1
I__200/O                                     Span12Mux_v                  506              2034   +INF  FALL       1
I__201/I                                     Sp12to4                        0              2034   +INF  FALL       1
I__201/O                                     Sp12to4                      420              2454   +INF  FALL       1
I__202/I                                     LocalMux                       0              2454   +INF  FALL       1
I__202/O                                     LocalMux                     289              2743   +INF  FALL       1
I__204/I                                     InMux                          0              2743   +INF  FALL       1
I__204/O                                     InMux                        204              2947   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/in3    LogicCell40_SEQ_MODE_0000      0              2947   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_0000    269              3216   +INF  FALL      16
I__205/I                                     Odrv4                          0              3216   +INF  FALL       1
I__205/O                                     Odrv4                        348              3564   +INF  FALL       1
I__207/I                                     Span4Mux_v                     0              3564   +INF  FALL       1
I__207/O                                     Span4Mux_v                   348              3912   +INF  FALL       1
I__210/I                                     LocalMux                       0              3912   +INF  FALL       1
I__210/O                                     LocalMux                     289              4201   +INF  FALL       1
I__213/I                                     SRMux                          0              4201   +INF  FALL       1
I__213/O                                     SRMux                        335              4536   +INF  FALL       1
shifted_data_esr_6_LC_1_9_3/sr               LogicCell40_SEQ_MODE_1000      0              4536   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__179/I                                                    ClkMux                         0              2398  RISE       1
I__179/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_6_LC_1_9_3/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_enable
Path End         : shifted_data_esr_3_LC_1_9_2/sr
Capture Clock    : shifted_data_esr_3_LC_1_9_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                           -131
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4536
---------------------------------------   ---- 
End-of-path arrival time (ps)             4536
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_enable                               sr16                           0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/DOUT               IO_PAD                       590               590   +INF  RISE       1
serdata_enable_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_enable_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__199/I                                     Odrv12                         0              1023   +INF  FALL       1
I__199/O                                     Odrv12                       506              1529   +INF  FALL       1
I__200/I                                     Span12Mux_v                    0              1529   +INF  FALL       1
I__200/O                                     Span12Mux_v                  506              2034   +INF  FALL       1
I__201/I                                     Sp12to4                        0              2034   +INF  FALL       1
I__201/O                                     Sp12to4                      420              2454   +INF  FALL       1
I__202/I                                     LocalMux                       0              2454   +INF  FALL       1
I__202/O                                     LocalMux                     289              2743   +INF  FALL       1
I__204/I                                     InMux                          0              2743   +INF  FALL       1
I__204/O                                     InMux                        204              2947   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/in3    LogicCell40_SEQ_MODE_0000      0              2947   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_0000    269              3216   +INF  FALL      16
I__205/I                                     Odrv4                          0              3216   +INF  FALL       1
I__205/O                                     Odrv4                        348              3564   +INF  FALL       1
I__207/I                                     Span4Mux_v                     0              3564   +INF  FALL       1
I__207/O                                     Span4Mux_v                   348              3912   +INF  FALL       1
I__210/I                                     LocalMux                       0              3912   +INF  FALL       1
I__210/O                                     LocalMux                     289              4201   +INF  FALL       1
I__213/I                                     SRMux                          0              4201   +INF  FALL       1
I__213/O                                     SRMux                        335              4536   +INF  FALL       1
shifted_data_esr_3_LC_1_9_2/sr               LogicCell40_SEQ_MODE_1000      0              4536   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__179/I                                                    ClkMux                         0              2398  RISE       1
I__179/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_3_LC_1_9_2/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_enable
Path End         : shifted_data_esr_2_LC_1_9_0/sr
Capture Clock    : shifted_data_esr_2_LC_1_9_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    +INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                           -131
---------------------------------------------------   ----- 
End-of-path required time (ps)                         +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4536
---------------------------------------   ---- 
End-of-path arrival time (ps)             4536
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_enable                               sr16                           0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/DOUT               IO_PAD                       590               590   +INF  RISE       1
serdata_enable_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_enable_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__199/I                                     Odrv12                         0              1023   +INF  FALL       1
I__199/O                                     Odrv12                       506              1529   +INF  FALL       1
I__200/I                                     Span12Mux_v                    0              1529   +INF  FALL       1
I__200/O                                     Span12Mux_v                  506              2034   +INF  FALL       1
I__201/I                                     Sp12to4                        0              2034   +INF  FALL       1
I__201/O                                     Sp12to4                      420              2454   +INF  FALL       1
I__202/I                                     LocalMux                       0              2454   +INF  FALL       1
I__202/O                                     LocalMux                     289              2743   +INF  FALL       1
I__204/I                                     InMux                          0              2743   +INF  FALL       1
I__204/O                                     InMux                        204              2947   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/in3    LogicCell40_SEQ_MODE_0000      0              2947   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_0000    269              3216   +INF  FALL      16
I__205/I                                     Odrv4                          0              3216   +INF  FALL       1
I__205/O                                     Odrv4                        348              3564   +INF  FALL       1
I__207/I                                     Span4Mux_v                     0              3564   +INF  FALL       1
I__207/O                                     Span4Mux_v                   348              3912   +INF  FALL       1
I__210/I                                     LocalMux                       0              3912   +INF  FALL       1
I__210/O                                     LocalMux                     289              4201   +INF  FALL       1
I__213/I                                     SRMux                          0              4201   +INF  FALL       1
I__213/O                                     SRMux                        335              4536   +INF  FALL       1
shifted_data_esr_2_LC_1_9_0/sr               LogicCell40_SEQ_MODE_1000      0              4536   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__179/I                                                    ClkMux                         0              2398  RISE       1
I__179/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_2_LC_1_9_0/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_10_LC_1_10_7/lcout
Path End         : shifted_data_esr_11_LC_1_10_6/in3
Capture Clock    : shifted_data_esr_11_LC_1_10_6/clk
Hold Constraint  : 0p
Path slack       : 997p

Capture Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2687
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2687

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                     492
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3684
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_10_LC_1_10_7/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_10_LC_1_10_7/lcout  LogicCell40_SEQ_MODE_1000    506              3192    998  FALL       2
I__135/I                             LocalMux                       0              3192    998  FALL       1
I__135/O                             LocalMux                     289              3481    998  FALL       1
I__137/I                             InMux                          0              3481    998  FALL       1
I__137/O                             InMux                        204              3684    998  FALL       1
shifted_data_esr_11_LC_1_10_6/in3    LogicCell40_SEQ_MODE_1000      0              3684    998  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_11_LC_1_10_6/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_11_LC_1_10_6/lcout
Path End         : shifted_data_esr_12_LC_1_10_5/in3
Capture Clock    : shifted_data_esr_12_LC_1_10_5/clk
Hold Constraint  : 0p
Path slack       : 997p

Capture Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2687
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2687

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                     492
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3684
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_11_LC_1_10_6/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_11_LC_1_10_6/lcout  LogicCell40_SEQ_MODE_1000    506              3192    998  FALL       2
I__220/I                             LocalMux                       0              3192    998  FALL       1
I__220/O                             LocalMux                     289              3481    998  FALL       1
I__222/I                             InMux                          0              3481    998  FALL       1
I__222/O                             InMux                        204              3684    998  FALL       1
shifted_data_esr_12_LC_1_10_5/in3    LogicCell40_SEQ_MODE_1000      0              3684    998  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_12_LC_1_10_5/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_12_LC_1_10_5/lcout
Path End         : shifted_data_esr_13_LC_1_10_4/in3
Capture Clock    : shifted_data_esr_13_LC_1_10_4/clk
Hold Constraint  : 0p
Path slack       : 997p

Capture Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2687
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2687

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                     492
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3684
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_12_LC_1_10_5/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_12_LC_1_10_5/lcout  LogicCell40_SEQ_MODE_1000    506              3192    998  FALL       2
I__273/I                             LocalMux                       0              3192    998  FALL       1
I__273/O                             LocalMux                     289              3481    998  FALL       1
I__275/I                             InMux                          0              3481    998  FALL       1
I__275/O                             InMux                        204              3684    998  FALL       1
shifted_data_esr_13_LC_1_10_4/in3    LogicCell40_SEQ_MODE_1000      0              3684    998  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_13_LC_1_10_4/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_13_LC_1_10_4/lcout
Path End         : shifted_data_esr_14_LC_1_10_3/in3
Capture Clock    : shifted_data_esr_14_LC_1_10_3/clk
Hold Constraint  : 0p
Path slack       : 997p

Capture Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2687
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2687

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                     492
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3684
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_13_LC_1_10_4/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_13_LC_1_10_4/lcout  LogicCell40_SEQ_MODE_1000    506              3192    998  FALL       2
I__162/I                             LocalMux                       0              3192    998  FALL       1
I__162/O                             LocalMux                     289              3481    998  FALL       1
I__164/I                             InMux                          0              3481    998  FALL       1
I__164/O                             InMux                        204              3684    998  FALL       1
shifted_data_esr_14_LC_1_10_3/in3    LogicCell40_SEQ_MODE_1000      0              3684    998  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_14_LC_1_10_3/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_14_LC_1_10_3/lcout
Path End         : shifted_data_esr_15_LC_1_10_2/in3
Capture Clock    : shifted_data_esr_15_LC_1_10_2/clk
Hold Constraint  : 0p
Path slack       : 997p

Capture Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2687
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2687

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                     492
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3684
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_14_LC_1_10_3/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_14_LC_1_10_3/lcout  LogicCell40_SEQ_MODE_1000    506              3192    998  FALL       2
I__153/I                             LocalMux                       0              3192    998  FALL       1
I__153/O                             LocalMux                     289              3481    998  FALL       1
I__155/I                             InMux                          0              3481    998  FALL       1
I__155/O                             InMux                        204              3684    998  FALL       1
shifted_data_esr_15_LC_1_10_2/in3    LogicCell40_SEQ_MODE_1000      0              3684    998  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_15_LC_1_10_2/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_9_LC_1_10_1/lcout
Path End         : shifted_data_esr_10_LC_1_10_7/in3
Capture Clock    : shifted_data_esr_10_LC_1_10_7/clk
Hold Constraint  : 0p
Path slack       : 997p

Capture Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2687
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2687

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                     492
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3684
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_9_LC_1_10_1/clk                            LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_9_LC_1_10_1/lcout  LogicCell40_SEQ_MODE_1000    506              3192    998  FALL       2
I__172/I                            LocalMux                       0              3192    998  FALL       1
I__172/O                            LocalMux                     289              3481    998  FALL       1
I__174/I                            InMux                          0              3481    998  FALL       1
I__174/O                            InMux                        204              3684    998  FALL       1
shifted_data_esr_10_LC_1_10_7/in3   LogicCell40_SEQ_MODE_1000      0              3684    998  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_10_LC_1_10_7/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_8_LC_1_9_5/lcout
Path End         : shifted_data_esr_9_LC_1_10_1/in3
Capture Clock    : shifted_data_esr_9_LC_1_10_1/clk
Hold Constraint  : 0p
Path slack       : 997p

Capture Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2687
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2687

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                     492
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3684
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__179/I                                                    ClkMux                         0              2398  RISE       1
I__179/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_8_LC_1_9_5/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_8_LC_1_9_5/lcout  LogicCell40_SEQ_MODE_1000    506              3192    998  FALL       2
I__258/I                           LocalMux                       0              3192    998  FALL       1
I__258/O                           LocalMux                     289              3481    998  FALL       1
I__260/I                           InMux                          0              3481    998  FALL       1
I__260/O                           InMux                        204              3684    998  FALL       1
shifted_data_esr_9_LC_1_10_1/in3   LogicCell40_SEQ_MODE_1000      0              3684    998  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_9_LC_1_10_1/clk                            LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_7_LC_1_9_4/lcout
Path End         : shifted_data_esr_8_LC_1_9_5/in3
Capture Clock    : shifted_data_esr_8_LC_1_9_5/clk
Hold Constraint  : 0p
Path slack       : 997p

Capture Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2687
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2687

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                     492
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3684
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__179/I                                                    ClkMux                         0              2398  RISE       1
I__179/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_7_LC_1_9_4/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_7_LC_1_9_4/lcout  LogicCell40_SEQ_MODE_1000    506              3192    998  FALL       2
I__101/I                           LocalMux                       0              3192    998  FALL       1
I__101/O                           LocalMux                     289              3481    998  FALL       1
I__103/I                           InMux                          0              3481    998  FALL       1
I__103/O                           InMux                        204              3684    998  FALL       1
shifted_data_esr_8_LC_1_9_5/in3    LogicCell40_SEQ_MODE_1000      0              3684    998  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__179/I                                                    ClkMux                         0              2398  RISE       1
I__179/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_8_LC_1_9_5/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_6_LC_1_9_3/lcout
Path End         : shifted_data_esr_7_LC_1_9_4/in3
Capture Clock    : shifted_data_esr_7_LC_1_9_4/clk
Hold Constraint  : 0p
Path slack       : 997p

Capture Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2687
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2687

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                     492
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3684
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__179/I                                                    ClkMux                         0              2398  RISE       1
I__179/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_6_LC_1_9_3/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_6_LC_1_9_3/lcout  LogicCell40_SEQ_MODE_1000    506              3192    998  FALL       2
I__106/I                           LocalMux                       0              3192    998  FALL       1
I__106/O                           LocalMux                     289              3481    998  FALL       1
I__108/I                           InMux                          0              3481    998  FALL       1
I__108/O                           InMux                        204              3684    998  FALL       1
shifted_data_esr_7_LC_1_9_4/in3    LogicCell40_SEQ_MODE_1000      0              3684    998  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__179/I                                                    ClkMux                         0              2398  RISE       1
I__179/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_7_LC_1_9_4/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_3_LC_1_9_2/lcout
Path End         : shifted_data_esr_4_LC_1_8_6/in3
Capture Clock    : shifted_data_esr_4_LC_1_8_6/clk
Hold Constraint  : 0p
Path slack       : 997p

Capture Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2687
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2687

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                     492
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3684
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__179/I                                                    ClkMux                         0              2398  RISE       1
I__179/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_3_LC_1_9_2/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_3_LC_1_9_2/lcout  LogicCell40_SEQ_MODE_1000    506              3192    998  FALL       2
I__116/I                           LocalMux                       0              3192    998  FALL       1
I__116/O                           LocalMux                     289              3481    998  FALL       1
I__118/I                           InMux                          0              3481    998  FALL       1
I__118/O                           InMux                        204              3684    998  FALL       1
shifted_data_esr_4_LC_1_8_6/in3    LogicCell40_SEQ_MODE_1000      0              3684    998  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__180/I                                                    ClkMux                         0              2398  RISE       1
I__180/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_4_LC_1_8_6/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_2_LC_1_9_0/lcout
Path End         : shifted_data_esr_3_LC_1_9_2/in3
Capture Clock    : shifted_data_esr_3_LC_1_9_2/clk
Hold Constraint  : 0p
Path slack       : 997p

Capture Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2687
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2687

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                     492
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3684
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__179/I                                                    ClkMux                         0              2398  RISE       1
I__179/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_2_LC_1_9_0/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_2_LC_1_9_0/lcout  LogicCell40_SEQ_MODE_1000    506              3192    998  FALL       2
I__143/I                           LocalMux                       0              3192    998  FALL       1
I__143/O                           LocalMux                     289              3481    998  FALL       1
I__145/I                           InMux                          0              3481    998  FALL       1
I__145/O                           InMux                        204              3684    998  FALL       1
shifted_data_esr_3_LC_1_9_2/in3    LogicCell40_SEQ_MODE_1000      0              3684    998  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__179/I                                                    ClkMux                         0              2398  RISE       1
I__179/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_3_LC_1_9_2/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_5_LC_1_8_7/lcout
Path End         : shifted_data_esr_6_LC_1_9_3/in3
Capture Clock    : shifted_data_esr_6_LC_1_9_3/clk
Hold Constraint  : 0p
Path slack       : 997p

Capture Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2687
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2687

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                     492
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3684
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__180/I                                                    ClkMux                         0              2398  RISE       1
I__180/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_5_LC_1_8_7/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_5_LC_1_8_7/lcout  LogicCell40_SEQ_MODE_1000    506              3192    998  FALL       2
I__111/I                           LocalMux                       0              3192    998  FALL       1
I__111/O                           LocalMux                     289              3481    998  FALL       1
I__113/I                           InMux                          0              3481    998  FALL       1
I__113/O                           InMux                        204              3684    998  FALL       1
shifted_data_esr_6_LC_1_9_3/in3    LogicCell40_SEQ_MODE_1000      0              3684    998  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__179/I                                                    ClkMux                         0              2398  RISE       1
I__179/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_6_LC_1_9_3/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_4_LC_1_8_6/lcout
Path End         : shifted_data_esr_5_LC_1_8_7/in3
Capture Clock    : shifted_data_esr_5_LC_1_8_7/clk
Hold Constraint  : 0p
Path slack       : 997p

Capture Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2687
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2687

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                     492
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3684
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__180/I                                                    ClkMux                         0              2398  RISE       1
I__180/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_4_LC_1_8_6/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_4_LC_1_8_6/lcout  LogicCell40_SEQ_MODE_1000    506              3192    998  FALL       2
I__125/I                           LocalMux                       0              3192    998  FALL       1
I__125/O                           LocalMux                     289              3481    998  FALL       1
I__127/I                           InMux                          0              3481    998  FALL       1
I__127/O                           InMux                        204              3684    998  FALL       1
shifted_data_esr_5_LC_1_8_7/in3    LogicCell40_SEQ_MODE_1000      0              3684    998  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__180/I                                                    ClkMux                         0              2398  RISE       1
I__180/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_5_LC_1_8_7/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_0_LC_1_8_4/lcout
Path End         : shifted_data_esr_1_LC_1_8_2/in3
Capture Clock    : shifted_data_esr_1_LC_1_8_2/clk
Hold Constraint  : 0p
Path slack       : 997p

Capture Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2687
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2687

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                     492
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3684
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__180/I                                                    ClkMux                         0              2398  RISE       1
I__180/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_0_LC_1_8_4/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_0_LC_1_8_4/lcout  LogicCell40_SEQ_MODE_1000    506              3192    998  FALL       2
I__58/I                            LocalMux                       0              3192    998  FALL       1
I__58/O                            LocalMux                     289              3481    998  FALL       1
I__59/I                            InMux                          0              3481    998  FALL       1
I__59/O                            InMux                        204              3684    998  FALL       1
shifted_data_esr_1_LC_1_8_2/in3    LogicCell40_SEQ_MODE_1000      0              3684    998  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__180/I                                                    ClkMux                         0              2398  RISE       1
I__180/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_1_LC_1_8_2/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_1_LC_1_8_2/lcout
Path End         : shifted_data_esr_2_LC_1_9_0/in3
Capture Clock    : shifted_data_esr_2_LC_1_9_0/clk
Hold Constraint  : 0p
Path slack       : 997p

Capture Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            2687
- Setup Time                                             0
---------------------------------------------------   ---- 
End-of-path required time (ps)                        2687

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                     492
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        3684
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__180/I                                                    ClkMux                         0              2398  RISE       1
I__180/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_1_LC_1_8_2/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_1_LC_1_8_2/lcout  LogicCell40_SEQ_MODE_1000    506              3192    998  FALL       2
I__121/I                           LocalMux                       0              3192    998  FALL       1
I__121/O                           LocalMux                     289              3481    998  FALL       1
I__123/I                           InMux                          0              3481    998  FALL       1
I__123/O                           InMux                        204              3684    998  FALL       1
shifted_data_esr_2_LC_1_9_0/in3    LogicCell40_SEQ_MODE_1000      0              3684    998  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__179/I                                                    ClkMux                         0              2398  RISE       1
I__179/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_2_LC_1_9_0/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : output_enable
Path End         : parallel_out[6]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         8349
---------------------------------------   ---- 
End-of-path arrival time (ps)             8349
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
output_enable                             sr16                           0                 0   +INF  RISE       1
output_enable_ibuf_iopad/PACKAGEPIN:in    IO_PAD                         0                 0   +INF  RISE       1
output_enable_ibuf_iopad/DOUT             IO_PAD                       510               510   +INF  RISE       1
output_enable_ibuf_preio/PADIN            PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
output_enable_ibuf_preio/DIN0             PRE_IO_PIN_TYPE_000001       433               943   +INF  FALL       1
I__225/I                                  Odrv4                          0               943   +INF  FALL       1
I__225/O                                  Odrv4                        348              1291   +INF  FALL       1
I__226/I                                  Span4Mux_v                     0              1291   +INF  FALL       1
I__226/O                                  Span4Mux_v                   348              1639   +INF  FALL       1
I__227/I                                  Span4Mux_h                     0              1639   +INF  FALL       1
I__227/O                                  Span4Mux_h                   295              1935   +INF  FALL       1
I__228/I                                  LocalMux                       0              1935   +INF  FALL       1
I__228/O                                  LocalMux                     289              2223   +INF  FALL       1
I__230/I                                  InMux                          0              2223   +INF  FALL       1
I__230/O                                  InMux                        204              2427   +INF  FALL       1
parallel_out_obuf_RNO_6_LC_1_4_4/in0      LogicCell40_SEQ_MODE_0000      0              2427   +INF  FALL       1
parallel_out_obuf_RNO_6_LC_1_4_4/lcout    LogicCell40_SEQ_MODE_0000    361              2788   +INF  FALL       1
I__96/I                                   Odrv4                          0              2788   +INF  FALL       1
I__96/O                                   Odrv4                        348              3136   +INF  FALL       1
I__97/I                                   Span4Mux_v                     0              3136   +INF  FALL       1
I__97/O                                   Span4Mux_v                   348              3484   +INF  FALL       1
I__98/I                                   Span4Mux_s2_h                  0              3484   +INF  FALL       1
I__98/O                                   Span4Mux_s2_h                190              3674   +INF  FALL       1
I__99/I                                   LocalMux                       0              3674   +INF  FALL       1
I__99/O                                   LocalMux                     289              3963   +INF  FALL       1
I__100/I                                  IoInMux                        0              3963   +INF  FALL       1
I__100/O                                  IoInMux                      204              4167   +INF  FALL       1
parallel_out_obuf_6_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4167   +INF  FALL       1
parallel_out_obuf_6_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              6261   +INF  FALL       1
parallel_out_obuf_6_iopad/DIN             IO_PAD                         0              6261   +INF  FALL       1
parallel_out_obuf_6_iopad/PACKAGEPIN:out  IO_PAD                      2088              8349   +INF  FALL       1
parallel_out[6]                           sr16                           0              8349   +INF  FALL       1


++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : output_enable
Path End         : parallel_out[7]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         8529
---------------------------------------   ---- 
End-of-path arrival time (ps)             8529
 
Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
output_enable                             sr16                           0                 0   +INF  FALL       1
output_enable_ibuf_iopad/PACKAGEPIN:in    IO_PAD                         0                 0   +INF  FALL       1
output_enable_ibuf_iopad/DOUT             IO_PAD                       460               460   +INF  FALL       1
output_enable_ibuf_preio/PADIN            PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
output_enable_ibuf_preio/DIN0             PRE_IO_PIN_TYPE_000001       433               893   +INF  FALL       1
I__225/I                                  Odrv4                          0               893   +INF  FALL       1
I__225/O                                  Odrv4                        348              1241   +INF  FALL       1
I__226/I                                  Span4Mux_v                     0              1241   +INF  FALL       1
I__226/O                                  Span4Mux_v                   348              1589   +INF  FALL       1
I__227/I                                  Span4Mux_h                     0              1589   +INF  FALL       1
I__227/O                                  Span4Mux_h                   295              1885   +INF  FALL       1
I__228/I                                  LocalMux                       0              1885   +INF  FALL       1
I__228/O                                  LocalMux                     289              2173   +INF  FALL       1
I__231/I                                  InMux                          0              2173   +INF  FALL       1
I__231/O                                  InMux                        204              2377   +INF  FALL       1
parallel_out_obuf_RNO_7_LC_1_4_5/in1      LogicCell40_SEQ_MODE_0000      0              2377   +INF  FALL       1
parallel_out_obuf_RNO_7_LC_1_4_5/lcout    LogicCell40_SEQ_MODE_0000    355              2732   +INF  FALL       1
I__90/I                                   Odrv4                          0              2732   +INF  FALL       1
I__90/O                                   Odrv4                        348              3079   +INF  FALL       1
I__91/I                                   Span4Mux_h                     0              3079   +INF  FALL       1
I__91/O                                   Span4Mux_h                   295              3375   +INF  FALL       1
I__92/I                                   Span4Mux_v                     0              3375   +INF  FALL       1
I__92/O                                   Span4Mux_v                   348              3723   +INF  FALL       1
I__93/I                                   Span4Mux_s0_h                  0              3723   +INF  FALL       1
I__93/O                                   Span4Mux_s0_h                131              3854   +INF  FALL       1
I__94/I                                   LocalMux                       0              3854   +INF  FALL       1
I__94/O                                   LocalMux                     289              4143   +INF  FALL       1
I__95/I                                   IoInMux                        0              4143   +INF  FALL       1
I__95/O                                   IoInMux                      204              4347   +INF  FALL       1
parallel_out_obuf_7_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4347   +INF  FALL       1
parallel_out_obuf_7_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              6441   +INF  FALL       1
parallel_out_obuf_7_iopad/DIN             IO_PAD                         0              6441   +INF  FALL       1
parallel_out_obuf_7_iopad/PACKAGEPIN:out  IO_PAD                      2088              8529   +INF  FALL       1
parallel_out[7]                           sr16                           0              8529   +INF  FALL       1


++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_enable
Path End         : shifted_data_esr_10_LC_1_10_7/ce
Capture Clock    : shifted_data_esr_10_LC_1_10_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4621
---------------------------------------   ---- 
End-of-path arrival time (ps)             4621
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_enable                                sr16                           0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/DOUT                IO_PAD                       590               590   +INF  RISE       1
serdata_enable_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_enable_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__199/I                                      Odrv12                         0              1023   +INF  FALL       1
I__199/O                                      Odrv12                       506              1529   +INF  FALL       1
I__200/I                                      Span12Mux_v                    0              1529   +INF  FALL       1
I__200/O                                      Span12Mux_v                  506              2034   +INF  FALL       1
I__201/I                                      Sp12to4                        0              2034   +INF  FALL       1
I__201/O                                      Sp12to4                      420              2454   +INF  FALL       1
I__202/I                                      LocalMux                       0              2454   +INF  FALL       1
I__202/O                                      LocalMux                     289              2743   +INF  FALL       1
I__203/I                                      InMux                          0              2743   +INF  FALL       1
I__203/O                                      InMux                        204              2947   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/in0    LogicCell40_SEQ_MODE_0000      0              2947   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_0000    361              3308   +INF  FALL      16
I__181/I                                      Odrv12                         0              3308   +INF  FALL       1
I__181/O                                      Odrv12                       506              3813   +INF  FALL       1
I__183/I                                      LocalMux                       0              3813   +INF  FALL       1
I__183/O                                      LocalMux                     289              4102   +INF  FALL       1
I__185/I                                      CEMux                          0              4102   +INF  FALL       1
I__185/O                                      CEMux                        519              4621   +INF  FALL       1
shifted_data_esr_10_LC_1_10_7/ce              LogicCell40_SEQ_MODE_1000      0              4621   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_10_LC_1_10_7/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_enable
Path End         : shifted_data_esr_11_LC_1_10_6/ce
Capture Clock    : shifted_data_esr_11_LC_1_10_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4571
---------------------------------------   ---- 
End-of-path arrival time (ps)             4571
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_enable                                sr16                           0                 0   +INF  FALL       1
serdata_enable_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  FALL       1
serdata_enable_ibuf_iopad/DOUT                IO_PAD                       540               540   +INF  FALL       1
serdata_enable_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
serdata_enable_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       433               973   +INF  FALL       1
I__199/I                                      Odrv12                         0               973   +INF  FALL       1
I__199/O                                      Odrv12                       506              1479   +INF  FALL       1
I__200/I                                      Span12Mux_v                    0              1479   +INF  FALL       1
I__200/O                                      Span12Mux_v                  506              1984   +INF  FALL       1
I__201/I                                      Sp12to4                        0              1984   +INF  FALL       1
I__201/O                                      Sp12to4                      420              2404   +INF  FALL       1
I__202/I                                      LocalMux                       0              2404   +INF  FALL       1
I__202/O                                      LocalMux                     289              2693   +INF  FALL       1
I__203/I                                      InMux                          0              2693   +INF  FALL       1
I__203/O                                      InMux                        204              2897   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/in0    LogicCell40_SEQ_MODE_0000      0              2897   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_0000    361              3258   +INF  FALL      16
I__181/I                                      Odrv12                         0              3258   +INF  FALL       1
I__181/O                                      Odrv12                       506              3763   +INF  FALL       1
I__183/I                                      LocalMux                       0              3763   +INF  FALL       1
I__183/O                                      LocalMux                     289              4052   +INF  FALL       1
I__185/I                                      CEMux                          0              4052   +INF  FALL       1
I__185/O                                      CEMux                        519              4571   +INF  FALL       1
shifted_data_esr_11_LC_1_10_6/ce              LogicCell40_SEQ_MODE_1000      0              4571   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_11_LC_1_10_6/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_reset
Path End         : shifted_data_esr_12_LC_1_10_5/ce
Capture Clock    : shifted_data_esr_12_LC_1_10_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4719
---------------------------------------   ---- 
End-of-path arrival time (ps)             4719
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_reset                                 sr16                           0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/DOUT                 IO_PAD                       590               590   +INF  RISE       1
serdata_reset_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_reset_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__191/I                                      Odrv12                         0              1023   +INF  FALL       1
I__191/O                                      Odrv12                       506              1529   +INF  FALL       1
I__192/I                                      Sp12to4                        0              1529   +INF  FALL       1
I__192/O                                      Sp12to4                      420              1949   +INF  FALL       1
I__193/I                                      Span4Mux_v                     0              1949   +INF  FALL       1
I__193/O                                      Span4Mux_v                   348              2297   +INF  FALL       1
I__194/I                                      Span4Mux_v                     0              2297   +INF  FALL       1
I__194/O                                      Span4Mux_v                   348              2645   +INF  FALL       1
I__195/I                                      LocalMux                       0              2645   +INF  FALL       1
I__195/O                                      LocalMux                     289              2934   +INF  FALL       1
I__196/I                                      InMux                          0              2934   +INF  FALL       1
I__196/O                                      InMux                        204              3137   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/in3    LogicCell40_SEQ_MODE_0000      0              3137   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_0000    269              3406   +INF  FALL      16
I__181/I                                      Odrv12                         0              3406   +INF  FALL       1
I__181/O                                      Odrv12                       506              3912   +INF  FALL       1
I__183/I                                      LocalMux                       0              3912   +INF  FALL       1
I__183/O                                      LocalMux                     289              4201   +INF  FALL       1
I__185/I                                      CEMux                          0              4201   +INF  FALL       1
I__185/O                                      CEMux                        519              4719   +INF  FALL       1
shifted_data_esr_12_LC_1_10_5/ce              LogicCell40_SEQ_MODE_1000      0              4719   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_12_LC_1_10_5/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_reset
Path End         : shifted_data_esr_13_LC_1_10_4/ce
Capture Clock    : shifted_data_esr_13_LC_1_10_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4669
---------------------------------------   ---- 
End-of-path arrival time (ps)             4669
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_reset                                 sr16                           0                 0   +INF  FALL       1
serdata_reset_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  FALL       1
serdata_reset_ibuf_iopad/DOUT                 IO_PAD                       540               540   +INF  FALL       1
serdata_reset_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
serdata_reset_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       433               973   +INF  FALL       1
I__191/I                                      Odrv12                         0               973   +INF  FALL       1
I__191/O                                      Odrv12                       506              1479   +INF  FALL       1
I__192/I                                      Sp12to4                        0              1479   +INF  FALL       1
I__192/O                                      Sp12to4                      420              1899   +INF  FALL       1
I__193/I                                      Span4Mux_v                     0              1899   +INF  FALL       1
I__193/O                                      Span4Mux_v                   348              2247   +INF  FALL       1
I__194/I                                      Span4Mux_v                     0              2247   +INF  FALL       1
I__194/O                                      Span4Mux_v                   348              2595   +INF  FALL       1
I__195/I                                      LocalMux                       0              2595   +INF  FALL       1
I__195/O                                      LocalMux                     289              2884   +INF  FALL       1
I__196/I                                      InMux                          0              2884   +INF  FALL       1
I__196/O                                      InMux                        204              3087   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/in3    LogicCell40_SEQ_MODE_0000      0              3087   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_0000    269              3356   +INF  FALL      16
I__181/I                                      Odrv12                         0              3356   +INF  FALL       1
I__181/O                                      Odrv12                       506              3862   +INF  FALL       1
I__183/I                                      LocalMux                       0              3862   +INF  FALL       1
I__183/O                                      LocalMux                     289              4151   +INF  FALL       1
I__185/I                                      CEMux                          0              4151   +INF  FALL       1
I__185/O                                      CEMux                        519              4669   +INF  FALL       1
shifted_data_esr_13_LC_1_10_4/ce              LogicCell40_SEQ_MODE_1000      0              4669   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_13_LC_1_10_4/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata
Path End         : shifted_data_esr_0_LC_1_8_4/in3
Capture Clock    : shifted_data_esr_0_LC_1_8_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2427
---------------------------------------   ---- 
End-of-path arrival time (ps)             2427
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata                           sr16                           0                 0   +INF  RISE       1
serdata_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
serdata_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
serdata_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
serdata_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       433               943   +INF  FALL       1
I__61/I                           Odrv4                          0               943   +INF  FALL       1
I__61/O                           Odrv4                        348              1291   +INF  FALL       1
I__62/I                           Span4Mux_h                     0              1291   +INF  FALL       1
I__62/O                           Span4Mux_h                   295              1587   +INF  FALL       1
I__63/I                           Span4Mux_v                     0              1587   +INF  FALL       1
I__63/O                           Span4Mux_v                   348              1935   +INF  FALL       1
I__64/I                           LocalMux                       0              1935   +INF  FALL       1
I__64/O                           LocalMux                     289              2223   +INF  FALL       1
I__65/I                           InMux                          0              2223   +INF  FALL       1
I__65/O                           InMux                        204              2427   +INF  FALL       1
shifted_data_esr_0_LC_1_8_4/in3   LogicCell40_SEQ_MODE_1000      0              2427   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__180/I                                                    ClkMux                         0              2398  RISE       1
I__180/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_0_LC_1_8_4/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_10_LC_1_10_7/lcout
Path End         : parallel_out[10]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (sr16|serdata_clock:R#1)       0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2687
+ Clock To Q                                           506
+ Data Path Delay                                     7047
--------------------------------------------------   ----- 
End-of-path arrival time (ps)                        10239
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_10_LC_1_10_7/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_10_LC_1_10_7/lcout        LogicCell40_SEQ_MODE_1000    506              3192   +INF  RISE       2
I__136/I                                   Odrv4                          0              3192   +INF  RISE       1
I__136/O                                   Odrv4                        328              3520   +INF  RISE       1
I__138/I                                   LocalMux                       0              3520   +INF  RISE       1
I__138/O                                   LocalMux                     309              3829   +INF  RISE       1
I__139/I                                   InMux                          0              3829   +INF  RISE       1
I__139/O                                   InMux                        243              4072   +INF  RISE       1
parallel_out_obuf_RNO_10_LC_1_12_0/in0     LogicCell40_SEQ_MODE_0000      0              4072   +INF  RISE       1
parallel_out_obuf_RNO_10_LC_1_12_0/lcout   LogicCell40_SEQ_MODE_0000    361              4433   +INF  FALL       1
I__130/I                                   Odrv4                          0              4433   +INF  FALL       1
I__130/O                                   Odrv4                        348              4781   +INF  FALL       1
I__131/I                                   Span4Mux_s3_h                  0              4781   +INF  FALL       1
I__131/O                                   Span4Mux_s3_h                217              4997   +INF  FALL       1
I__132/I                                   IoSpan4Mux                     0              4997   +INF  FALL       1
I__132/O                                   IoSpan4Mux                   302              5299   +INF  FALL       1
I__133/I                                   LocalMux                       0              5299   +INF  FALL       1
I__133/O                                   LocalMux                     289              5588   +INF  FALL       1
I__134/I                                   IoInMux                        0              5588   +INF  FALL       1
I__134/O                                   IoInMux                      204              5792   +INF  FALL       1
parallel_out_obuf_10_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5792   +INF  FALL       1
parallel_out_obuf_10_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              7886   +INF  FALL       1
parallel_out_obuf_10_iopad/DIN             IO_PAD                         0              7886   +INF  FALL       1
parallel_out_obuf_10_iopad/PACKAGEPIN:out  IO_PAD                      2353             10239   +INF  FALL       1
parallel_out[10]                           sr16                           0             10239   +INF  FALL       1


++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_11_LC_1_10_6/lcout
Path End         : parallel_out[11]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (sr16|serdata_clock:R#1)       0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2687
+ Clock To Q                                           506
+ Data Path Delay                                     6863
--------------------------------------------------   ----- 
End-of-path arrival time (ps)                        10055
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_11_LC_1_10_6/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_11_LC_1_10_6/lcout        LogicCell40_SEQ_MODE_1000    506              3192   +INF  RISE       2
I__221/I                                   Odrv4                          0              3192   +INF  RISE       1
I__221/O                                   Odrv4                        328              3520   +INF  RISE       1
I__223/I                                   LocalMux                       0              3520   +INF  RISE       1
I__223/O                                   LocalMux                     309              3829   +INF  RISE       1
I__224/I                                   InMux                          0              3829   +INF  RISE       1
I__224/O                                   InMux                        243              4072   +INF  RISE       1
parallel_out_obuf_RNO_11_LC_1_12_6/in3     LogicCell40_SEQ_MODE_0000      0              4072   +INF  RISE       1
parallel_out_obuf_RNO_11_LC_1_12_6/lcout   LogicCell40_SEQ_MODE_0000    269              4341   +INF  FALL       1
I__215/I                                   Odrv4                          0              4341   +INF  FALL       1
I__215/O                                   Odrv4                        348              4689   +INF  FALL       1
I__216/I                                   Span4Mux_h                     0              4689   +INF  FALL       1
I__216/O                                   Span4Mux_h                   295              4984   +INF  FALL       1
I__217/I                                   Span4Mux_s0_h                  0              4984   +INF  FALL       1
I__217/O                                   Span4Mux_s0_h                131              5116   +INF  FALL       1
I__218/I                                   LocalMux                       0              5116   +INF  FALL       1
I__218/O                                   LocalMux                     289              5405   +INF  FALL       1
I__219/I                                   IoInMux                        0              5405   +INF  FALL       1
I__219/O                                   IoInMux                      204              5608   +INF  FALL       1
parallel_out_obuf_11_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5608   +INF  FALL       1
parallel_out_obuf_11_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              7702   +INF  FALL       1
parallel_out_obuf_11_iopad/DIN             IO_PAD                         0              7702   +INF  FALL       1
parallel_out_obuf_11_iopad/PACKAGEPIN:out  IO_PAD                      2353             10055   +INF  FALL       1
parallel_out[11]                           sr16                           0             10055   +INF  FALL       1


++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_12_LC_1_10_5/lcout
Path End         : parallel_out[12]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                    6625
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        9817
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_12_LC_1_10_5/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_12_LC_1_10_5/lcout        LogicCell40_SEQ_MODE_1000    506              3192   +INF  RISE       2
I__274/I                                   Odrv4                          0              3192   +INF  RISE       1
I__274/O                                   Odrv4                        328              3520   +INF  RISE       1
I__276/I                                   LocalMux                       0              3520   +INF  RISE       1
I__276/O                                   LocalMux                     309              3829   +INF  RISE       1
I__277/I                                   InMux                          0              3829   +INF  RISE       1
I__277/O                                   InMux                        243              4072   +INF  RISE       1
parallel_out_obuf_RNO_12_LC_1_12_2/in0     LogicCell40_SEQ_MODE_0000      0              4072   +INF  RISE       1
parallel_out_obuf_RNO_12_LC_1_12_2/lcout   LogicCell40_SEQ_MODE_0000    361              4433   +INF  FALL       1
I__269/I                                   Odrv12                         0              4433   +INF  FALL       1
I__269/O                                   Odrv12                       506              4938   +INF  FALL       1
I__270/I                                   Span12Mux_s4_h                 0              4938   +INF  FALL       1
I__270/O                                   Span12Mux_s4_h               204              5142   +INF  FALL       1
I__271/I                                   LocalMux                       0              5142   +INF  FALL       1
I__271/O                                   LocalMux                     289              5431   +INF  FALL       1
I__272/I                                   IoInMux                        0              5431   +INF  FALL       1
I__272/O                                   IoInMux                      204              5634   +INF  FALL       1
parallel_out_obuf_12_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5634   +INF  FALL       1
parallel_out_obuf_12_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              7729   +INF  FALL       1
parallel_out_obuf_12_iopad/DIN             IO_PAD                         0              7729   +INF  FALL       1
parallel_out_obuf_12_iopad/PACKAGEPIN:out  IO_PAD                      2088              9817   +INF  FALL       1
parallel_out[12]                           sr16                           0              9817   +INF  FALL       1


++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_13_LC_1_10_4/lcout
Path End         : parallel_out[13]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                    6270
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        9462
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_13_LC_1_10_4/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_13_LC_1_10_4/lcout        LogicCell40_SEQ_MODE_1000    506              3192   +INF  RISE       2
I__163/I                                   LocalMux                       0              3192   +INF  RISE       1
I__163/O                                   LocalMux                     309              3501   +INF  RISE       1
I__165/I                                   InMux                          0              3501   +INF  RISE       1
I__165/O                                   InMux                        243              3744   +INF  RISE       1
parallel_out_obuf_RNO_13_LC_1_11_2/in3     LogicCell40_SEQ_MODE_0000      0              3744   +INF  RISE       1
parallel_out_obuf_RNO_13_LC_1_11_2/lcout   LogicCell40_SEQ_MODE_0000    269              4013   +INF  FALL       1
I__157/I                                   Odrv4                          0              4013   +INF  FALL       1
I__157/O                                   Odrv4                        348              4361   +INF  FALL       1
I__158/I                                   Span4Mux_h                     0              4361   +INF  FALL       1
I__158/O                                   Span4Mux_h                   295              4656   +INF  FALL       1
I__159/I                                   Span4Mux_s0_h                  0              4656   +INF  FALL       1
I__159/O                                   Span4Mux_s0_h                131              4787   +INF  FALL       1
I__160/I                                   LocalMux                       0              4787   +INF  FALL       1
I__160/O                                   LocalMux                     289              5076   +INF  FALL       1
I__161/I                                   IoInMux                        0              5076   +INF  FALL       1
I__161/O                                   IoInMux                      204              5280   +INF  FALL       1
parallel_out_obuf_13_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5280   +INF  FALL       1
parallel_out_obuf_13_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              7374   +INF  FALL       1
parallel_out_obuf_13_iopad/DIN             IO_PAD                         0              7374   +INF  FALL       1
parallel_out_obuf_13_iopad/PACKAGEPIN:out  IO_PAD                      2088              9462   +INF  FALL       1
parallel_out[13]                           sr16                           0              9462   +INF  FALL       1


++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_enable
Path End         : shifted_data_esr_14_LC_1_10_3/ce
Capture Clock    : shifted_data_esr_14_LC_1_10_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4621
---------------------------------------   ---- 
End-of-path arrival time (ps)             4621
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_enable                                sr16                           0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/DOUT                IO_PAD                       590               590   +INF  RISE       1
serdata_enable_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_enable_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__199/I                                      Odrv12                         0              1023   +INF  FALL       1
I__199/O                                      Odrv12                       506              1529   +INF  FALL       1
I__200/I                                      Span12Mux_v                    0              1529   +INF  FALL       1
I__200/O                                      Span12Mux_v                  506              2034   +INF  FALL       1
I__201/I                                      Sp12to4                        0              2034   +INF  FALL       1
I__201/O                                      Sp12to4                      420              2454   +INF  FALL       1
I__202/I                                      LocalMux                       0              2454   +INF  FALL       1
I__202/O                                      LocalMux                     289              2743   +INF  FALL       1
I__203/I                                      InMux                          0              2743   +INF  FALL       1
I__203/O                                      InMux                        204              2947   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/in0    LogicCell40_SEQ_MODE_0000      0              2947   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_0000    361              3308   +INF  FALL      16
I__181/I                                      Odrv12                         0              3308   +INF  FALL       1
I__181/O                                      Odrv12                       506              3813   +INF  FALL       1
I__183/I                                      LocalMux                       0              3813   +INF  FALL       1
I__183/O                                      LocalMux                     289              4102   +INF  FALL       1
I__185/I                                      CEMux                          0              4102   +INF  FALL       1
I__185/O                                      CEMux                        519              4621   +INF  FALL       1
shifted_data_esr_14_LC_1_10_3/ce              LogicCell40_SEQ_MODE_1000      0              4621   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_14_LC_1_10_3/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_14_LC_1_10_3/lcout
Path End         : parallel_out[14]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                    6336
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        9528
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_14_LC_1_10_3/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_14_LC_1_10_3/lcout        LogicCell40_SEQ_MODE_1000    506              3192   +INF  RISE       2
I__154/I                                   LocalMux                       0              3192   +INF  RISE       1
I__154/O                                   LocalMux                     309              3501   +INF  RISE       1
I__156/I                                   InMux                          0              3501   +INF  RISE       1
I__156/O                                   InMux                        243              3744   +INF  RISE       1
parallel_out_obuf_RNO_14_LC_1_11_4/in3     LogicCell40_SEQ_MODE_0000      0              3744   +INF  RISE       1
parallel_out_obuf_RNO_14_LC_1_11_4/lcout   LogicCell40_SEQ_MODE_0000    269              4013   +INF  FALL       1
I__148/I                                   Odrv4                          0              4013   +INF  FALL       1
I__148/O                                   Odrv4                        348              4361   +INF  FALL       1
I__149/I                                   Span4Mux_s2_h                  0              4361   +INF  FALL       1
I__149/O                                   Span4Mux_s2_h                190              4551   +INF  FALL       1
I__150/I                                   IoSpan4Mux                     0              4551   +INF  FALL       1
I__150/O                                   IoSpan4Mux                   302              4853   +INF  FALL       1
I__151/I                                   LocalMux                       0              4853   +INF  FALL       1
I__151/O                                   LocalMux                     289              5142   +INF  FALL       1
I__152/I                                   IoInMux                        0              5142   +INF  FALL       1
I__152/O                                   IoInMux                      204              5345   +INF  FALL       1
parallel_out_obuf_14_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5345   +INF  FALL       1
parallel_out_obuf_14_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              7440   +INF  FALL       1
parallel_out_obuf_14_iopad/DIN             IO_PAD                         0              7440   +INF  FALL       1
parallel_out_obuf_14_iopad/PACKAGEPIN:out  IO_PAD                      2088              9528   +INF  FALL       1
parallel_out[14]                           sr16                           0              9528   +INF  FALL       1


++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_enable
Path End         : shifted_data_esr_15_LC_1_10_2/ce
Capture Clock    : shifted_data_esr_15_LC_1_10_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4621
---------------------------------------   ---- 
End-of-path arrival time (ps)             4621
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_enable                                sr16                           0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/DOUT                IO_PAD                       590               590   +INF  RISE       1
serdata_enable_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_enable_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__199/I                                      Odrv12                         0              1023   +INF  FALL       1
I__199/O                                      Odrv12                       506              1529   +INF  FALL       1
I__200/I                                      Span12Mux_v                    0              1529   +INF  FALL       1
I__200/O                                      Span12Mux_v                  506              2034   +INF  FALL       1
I__201/I                                      Sp12to4                        0              2034   +INF  FALL       1
I__201/O                                      Sp12to4                      420              2454   +INF  FALL       1
I__202/I                                      LocalMux                       0              2454   +INF  FALL       1
I__202/O                                      LocalMux                     289              2743   +INF  FALL       1
I__203/I                                      InMux                          0              2743   +INF  FALL       1
I__203/O                                      InMux                        204              2947   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/in0    LogicCell40_SEQ_MODE_0000      0              2947   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_0000    361              3308   +INF  FALL      16
I__181/I                                      Odrv12                         0              3308   +INF  FALL       1
I__181/O                                      Odrv12                       506              3813   +INF  FALL       1
I__183/I                                      LocalMux                       0              3813   +INF  FALL       1
I__183/O                                      LocalMux                     289              4102   +INF  FALL       1
I__185/I                                      CEMux                          0              4102   +INF  FALL       1
I__185/O                                      CEMux                        519              4621   +INF  FALL       1
shifted_data_esr_15_LC_1_10_2/ce              LogicCell40_SEQ_MODE_1000      0              4621   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_15_LC_1_10_2/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_15_LC_1_10_2/lcout
Path End         : parallel_out[15]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                    6421
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        9613
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_15_LC_1_10_2/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_15_LC_1_10_2/lcout        LogicCell40_SEQ_MODE_1000    506              3192   +INF  RISE       1
I__266/I                                   Odrv4                          0              3192   +INF  RISE       1
I__266/O                                   Odrv4                        328              3520   +INF  RISE       1
I__267/I                                   LocalMux                       0              3520   +INF  RISE       1
I__267/O                                   LocalMux                     309              3829   +INF  RISE       1
I__268/I                                   InMux                          0              3829   +INF  RISE       1
I__268/O                                   InMux                        243              4072   +INF  RISE       1
parallel_out_obuf_RNO_15_LC_1_12_4/in0     LogicCell40_SEQ_MODE_0000      0              4072   +INF  RISE       1
parallel_out_obuf_RNO_15_LC_1_12_4/lcout   LogicCell40_SEQ_MODE_0000    361              4433   +INF  FALL       1
I__263/I                                   Odrv12                         0              4433   +INF  FALL       1
I__263/O                                   Odrv12                       506              4938   +INF  FALL       1
I__264/I                                   LocalMux                       0              4938   +INF  FALL       1
I__264/O                                   LocalMux                     289              5227   +INF  FALL       1
I__265/I                                   IoInMux                        0              5227   +INF  FALL       1
I__265/O                                   IoInMux                      204              5431   +INF  FALL       1
parallel_out_obuf_15_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5431   +INF  FALL       1
parallel_out_obuf_15_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              7525   +INF  FALL       1
parallel_out_obuf_15_iopad/DIN             IO_PAD                         0              7525   +INF  FALL       1
parallel_out_obuf_15_iopad/PACKAGEPIN:out  IO_PAD                      2088              9613   +INF  FALL       1
parallel_out[15]                           sr16                           0              9613   +INF  FALL       1


++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_enable
Path End         : shifted_data_esr_9_LC_1_10_1/ce
Capture Clock    : shifted_data_esr_9_LC_1_10_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4621
---------------------------------------   ---- 
End-of-path arrival time (ps)             4621
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_enable                                sr16                           0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/DOUT                IO_PAD                       590               590   +INF  RISE       1
serdata_enable_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_enable_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__199/I                                      Odrv12                         0              1023   +INF  FALL       1
I__199/O                                      Odrv12                       506              1529   +INF  FALL       1
I__200/I                                      Span12Mux_v                    0              1529   +INF  FALL       1
I__200/O                                      Span12Mux_v                  506              2034   +INF  FALL       1
I__201/I                                      Sp12to4                        0              2034   +INF  FALL       1
I__201/O                                      Sp12to4                      420              2454   +INF  FALL       1
I__202/I                                      LocalMux                       0              2454   +INF  FALL       1
I__202/O                                      LocalMux                     289              2743   +INF  FALL       1
I__203/I                                      InMux                          0              2743   +INF  FALL       1
I__203/O                                      InMux                        204              2947   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/in0    LogicCell40_SEQ_MODE_0000      0              2947   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_0000    361              3308   +INF  FALL      16
I__181/I                                      Odrv12                         0              3308   +INF  FALL       1
I__181/O                                      Odrv12                       506              3813   +INF  FALL       1
I__183/I                                      LocalMux                       0              3813   +INF  FALL       1
I__183/O                                      LocalMux                     289              4102   +INF  FALL       1
I__185/I                                      CEMux                          0              4102   +INF  FALL       1
I__185/O                                      CEMux                        519              4621   +INF  FALL       1
shifted_data_esr_9_LC_1_10_1/ce               LogicCell40_SEQ_MODE_1000      0              4621   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_9_LC_1_10_1/clk                            LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_9_LC_1_10_1/lcout
Path End         : parallel_out[9]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (sr16|serdata_clock:R#1)       0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2687
+ Clock To Q                                           506
+ Data Path Delay                                     7067
--------------------------------------------------   ----- 
End-of-path arrival time (ps)                        10259
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_9_LC_1_10_1/clk                            LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_9_LC_1_10_1/lcout        LogicCell40_SEQ_MODE_1000    506              3192   +INF  RISE       2
I__173/I                                  LocalMux                       0              3192   +INF  RISE       1
I__173/O                                  LocalMux                     309              3501   +INF  RISE       1
I__175/I                                  InMux                          0              3501   +INF  RISE       1
I__175/O                                  InMux                        243              3744   +INF  RISE       1
parallel_out_obuf_RNO_9_LC_1_11_1/in0     LogicCell40_SEQ_MODE_0000      0              3744   +INF  RISE       1
parallel_out_obuf_RNO_9_LC_1_11_1/lcout   LogicCell40_SEQ_MODE_0000    361              4105   +INF  FALL       1
I__166/I                                  Odrv4                          0              4105   +INF  FALL       1
I__166/O                                  Odrv4                        348              4453   +INF  FALL       1
I__167/I                                  Span4Mux_v                     0              4453   +INF  FALL       1
I__167/O                                  Span4Mux_v                   348              4801   +INF  FALL       1
I__168/I                                  Span4Mux_s3_h                  0              4801   +INF  FALL       1
I__168/O                                  Span4Mux_s3_h                217              5017   +INF  FALL       1
I__169/I                                  IoSpan4Mux                     0              5017   +INF  FALL       1
I__169/O                                  IoSpan4Mux                   302              5319   +INF  FALL       1
I__170/I                                  LocalMux                       0              5319   +INF  FALL       1
I__170/O                                  LocalMux                     289              5608   +INF  FALL       1
I__171/I                                  IoInMux                        0              5608   +INF  FALL       1
I__171/O                                  IoInMux                      204              5812   +INF  FALL       1
parallel_out_obuf_9_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5812   +INF  FALL       1
parallel_out_obuf_9_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              7906   +INF  FALL       1
parallel_out_obuf_9_iopad/DIN             IO_PAD                         0              7906   +INF  FALL       1
parallel_out_obuf_9_iopad/PACKAGEPIN:out  IO_PAD                      2353             10259   +INF  FALL       1
parallel_out[9]                           sr16                           0             10259   +INF  FALL       1


++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_8_LC_1_9_5/lcout
Path End         : parallel_out[8]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (sr16|serdata_clock:R#1)       0
+ Launch Clock Source Latency                            0
+ Launch Clock Path Delay                             2687
+ Clock To Q                                           506
+ Data Path Delay                                     6975
--------------------------------------------------   ----- 
End-of-path arrival time (ps)                        10167
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__179/I                                                    ClkMux                         0              2398  RISE       1
I__179/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_8_LC_1_9_5/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_8_LC_1_9_5/lcout         LogicCell40_SEQ_MODE_1000    506              3192   +INF  RISE       2
I__259/I                                  Odrv4                          0              3192   +INF  RISE       1
I__259/O                                  Odrv4                        328              3520   +INF  RISE       1
I__261/I                                  LocalMux                       0              3520   +INF  RISE       1
I__261/O                                  LocalMux                     309              3829   +INF  RISE       1
I__262/I                                  InMux                          0              3829   +INF  RISE       1
I__262/O                                  InMux                        243              4072   +INF  RISE       1
parallel_out_obuf_RNO_8_LC_1_12_5/in3     LogicCell40_SEQ_MODE_0000      0              4072   +INF  RISE       1
parallel_out_obuf_RNO_8_LC_1_12_5/lcout   LogicCell40_SEQ_MODE_0000    269              4341   +INF  FALL       1
I__253/I                                  Odrv4                          0              4341   +INF  FALL       1
I__253/O                                  Odrv4                        348              4689   +INF  FALL       1
I__254/I                                  Span4Mux_v                     0              4689   +INF  FALL       1
I__254/O                                  Span4Mux_v                   348              5037   +INF  FALL       1
I__255/I                                  Span4Mux_s2_h                  0              5037   +INF  FALL       1
I__255/O                                  Span4Mux_s2_h                190              5227   +INF  FALL       1
I__256/I                                  LocalMux                       0              5227   +INF  FALL       1
I__256/O                                  LocalMux                     289              5516   +INF  FALL       1
I__257/I                                  IoInMux                        0              5516   +INF  FALL       1
I__257/O                                  IoInMux                      204              5720   +INF  FALL       1
parallel_out_obuf_8_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5720   +INF  FALL       1
parallel_out_obuf_8_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              7814   +INF  FALL       1
parallel_out_obuf_8_iopad/DIN             IO_PAD                         0              7814   +INF  FALL       1
parallel_out_obuf_8_iopad/PACKAGEPIN:out  IO_PAD                      2353             10167   +INF  FALL       1
parallel_out[8]                           sr16                           0             10167   +INF  FALL       1


++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_3_LC_1_9_2/lcout
Path End         : parallel_out[3]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                    6690
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        9882
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__179/I                                                    ClkMux                         0              2398  RISE       1
I__179/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_3_LC_1_9_2/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_3_LC_1_9_2/lcout         LogicCell40_SEQ_MODE_1000    506              3192   +INF  RISE       2
I__117/I                                  Odrv4                          0              3192   +INF  RISE       1
I__117/O                                  Odrv4                        328              3520   +INF  RISE       1
I__119/I                                  LocalMux                       0              3520   +INF  RISE       1
I__119/O                                  LocalMux                     309              3829   +INF  RISE       1
I__120/I                                  InMux                          0              3829   +INF  RISE       1
I__120/O                                  InMux                        243              4072   +INF  RISE       1
parallel_out_obuf_RNO_3_LC_1_7_0/in3      LogicCell40_SEQ_MODE_0000      0              4072   +INF  RISE       1
parallel_out_obuf_RNO_3_LC_1_7_0/lcout    LogicCell40_SEQ_MODE_0000    269              4341   +INF  FALL       1
I__76/I                                   Odrv4                          0              4341   +INF  FALL       1
I__76/O                                   Odrv4                        348              4689   +INF  FALL       1
I__77/I                                   Span4Mux_s3_h                  0              4689   +INF  FALL       1
I__77/O                                   Span4Mux_s3_h                217              4906   +INF  FALL       1
I__78/I                                   IoSpan4Mux                     0              4906   +INF  FALL       1
I__78/O                                   IoSpan4Mux                   302              5208   +INF  FALL       1
I__79/I                                   LocalMux                       0              5208   +INF  FALL       1
I__79/O                                   LocalMux                     289              5496   +INF  FALL       1
I__80/I                                   IoInMux                        0              5496   +INF  FALL       1
I__80/O                                   IoInMux                      204              5700   +INF  FALL       1
parallel_out_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5700   +INF  FALL       1
parallel_out_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              7794   +INF  FALL       1
parallel_out_obuf_3_iopad/DIN             IO_PAD                         0              7794   +INF  FALL       1
parallel_out_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                      2088              9882   +INF  FALL       1
parallel_out[3]                           sr16                           0              9882   +INF  FALL       1


++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_2_LC_1_9_0/lcout
Path End         : parallel_out[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                    6421
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        9613
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__179/I                                                    ClkMux                         0              2398  RISE       1
I__179/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_2_LC_1_9_0/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_2_LC_1_9_0/lcout         LogicCell40_SEQ_MODE_1000    506              3192   +INF  RISE       2
I__144/I                                  Odrv4                          0              3192   +INF  RISE       1
I__144/O                                  Odrv4                        328              3520   +INF  RISE       1
I__146/I                                  LocalMux                       0              3520   +INF  RISE       1
I__146/O                                  LocalMux                     309              3829   +INF  RISE       1
I__147/I                                  InMux                          0              3829   +INF  RISE       1
I__147/O                                  InMux                        243              4072   +INF  RISE       1
parallel_out_obuf_RNO_2_LC_1_11_7/in0     LogicCell40_SEQ_MODE_0000      0              4072   +INF  RISE       1
parallel_out_obuf_RNO_2_LC_1_11_7/lcout   LogicCell40_SEQ_MODE_0000    361              4433   +INF  FALL       1
I__140/I                                  Odrv12                         0              4433   +INF  FALL       1
I__140/O                                  Odrv12                       506              4938   +INF  FALL       1
I__141/I                                  LocalMux                       0              4938   +INF  FALL       1
I__141/O                                  LocalMux                     289              5227   +INF  FALL       1
I__142/I                                  IoInMux                        0              5227   +INF  FALL       1
I__142/O                                  IoInMux                      204              5431   +INF  FALL       1
parallel_out_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5431   +INF  FALL       1
parallel_out_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              7525   +INF  FALL       1
parallel_out_obuf_2_iopad/DIN             IO_PAD                         0              7525   +INF  FALL       1
parallel_out_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                      2088              9613   +INF  FALL       1
parallel_out[2]                           sr16                           0              9613   +INF  FALL       1


++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_5_LC_1_8_7/lcout
Path End         : parallel_out[5]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                    6690
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        9882
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__180/I                                                    ClkMux                         0              2398  RISE       1
I__180/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_5_LC_1_8_7/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_5_LC_1_8_7/lcout         LogicCell40_SEQ_MODE_1000    506              3192   +INF  RISE       2
I__112/I                                  Odrv4                          0              3192   +INF  RISE       1
I__112/O                                  Odrv4                        328              3520   +INF  RISE       1
I__114/I                                  LocalMux                       0              3520   +INF  RISE       1
I__114/O                                  LocalMux                     309              3829   +INF  RISE       1
I__115/I                                  InMux                          0              3829   +INF  RISE       1
I__115/O                                  InMux                        243              4072   +INF  RISE       1
parallel_out_obuf_RNO_5_LC_1_6_0/in3      LogicCell40_SEQ_MODE_0000      0              4072   +INF  RISE       1
parallel_out_obuf_RNO_5_LC_1_6_0/lcout    LogicCell40_SEQ_MODE_0000    269              4341   +INF  FALL       1
I__85/I                                   Odrv4                          0              4341   +INF  FALL       1
I__85/O                                   Odrv4                        348              4689   +INF  FALL       1
I__86/I                                   Span4Mux_s3_h                  0              4689   +INF  FALL       1
I__86/O                                   Span4Mux_s3_h                217              4906   +INF  FALL       1
I__87/I                                   IoSpan4Mux                     0              4906   +INF  FALL       1
I__87/O                                   IoSpan4Mux                   302              5208   +INF  FALL       1
I__88/I                                   LocalMux                       0              5208   +INF  FALL       1
I__88/O                                   LocalMux                     289              5496   +INF  FALL       1
I__89/I                                   IoInMux                        0              5496   +INF  FALL       1
I__89/O                                   IoInMux                      204              5700   +INF  FALL       1
parallel_out_obuf_5_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5700   +INF  FALL       1
parallel_out_obuf_5_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              7794   +INF  FALL       1
parallel_out_obuf_5_iopad/DIN             IO_PAD                         0              7794   +INF  FALL       1
parallel_out_obuf_5_iopad/PACKAGEPIN:out  IO_PAD                      2088              9882   +INF  FALL       1
parallel_out[5]                           sr16                           0              9882   +INF  FALL       1


++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_4_LC_1_8_6/lcout
Path End         : parallel_out[4]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                    6625
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        9817
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__180/I                                                    ClkMux                         0              2398  RISE       1
I__180/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_4_LC_1_8_6/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_4_LC_1_8_6/lcout         LogicCell40_SEQ_MODE_1000    506              3192   +INF  RISE       2
I__126/I                                  Odrv4                          0              3192   +INF  RISE       1
I__126/O                                  Odrv4                        328              3520   +INF  RISE       1
I__128/I                                  LocalMux                       0              3520   +INF  RISE       1
I__128/O                                  LocalMux                     309              3829   +INF  RISE       1
I__129/I                                  InMux                          0              3829   +INF  RISE       1
I__129/O                                  InMux                        243              4072   +INF  RISE       1
parallel_out_obuf_RNO_4_LC_1_6_3/in0      LogicCell40_SEQ_MODE_0000      0              4072   +INF  RISE       1
parallel_out_obuf_RNO_4_LC_1_6_3/lcout    LogicCell40_SEQ_MODE_0000    361              4433   +INF  FALL       1
I__81/I                                   Odrv12                         0              4433   +INF  FALL       1
I__81/O                                   Odrv12                       506              4938   +INF  FALL       1
I__82/I                                   Span12Mux_s4_h                 0              4938   +INF  FALL       1
I__82/O                                   Span12Mux_s4_h               204              5142   +INF  FALL       1
I__83/I                                   LocalMux                       0              5142   +INF  FALL       1
I__83/O                                   LocalMux                     289              5431   +INF  FALL       1
I__84/I                                   IoInMux                        0              5431   +INF  FALL       1
I__84/O                                   IoInMux                      204              5634   +INF  FALL       1
parallel_out_obuf_4_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5634   +INF  FALL       1
parallel_out_obuf_4_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              7729   +INF  FALL       1
parallel_out_obuf_4_iopad/DIN             IO_PAD                         0              7729   +INF  FALL       1
parallel_out_obuf_4_iopad/PACKAGEPIN:out  IO_PAD                      2088              9817   +INF  FALL       1
parallel_out[4]                           sr16                           0              9817   +INF  FALL       1


++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_0_LC_1_8_4/lcout
Path End         : parallel_out[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                    6362
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        9554
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__180/I                                                    ClkMux                         0              2398  RISE       1
I__180/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_0_LC_1_8_4/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_0_LC_1_8_4/lcout         LogicCell40_SEQ_MODE_1000    506              3192   +INF  RISE       2
I__58/I                                   LocalMux                       0              3192   +INF  RISE       1
I__58/O                                   LocalMux                     309              3501   +INF  RISE       1
I__60/I                                   InMux                          0              3501   +INF  RISE       1
I__60/O                                   InMux                        243              3744   +INF  RISE       1
parallel_out_obuf_RNO_0_LC_1_8_0/in3      LogicCell40_SEQ_MODE_0000      0              3744   +INF  RISE       1
parallel_out_obuf_RNO_0_LC_1_8_0/lcout    LogicCell40_SEQ_MODE_0000    269              4013   +INF  FALL       1
I__66/I                                   Odrv4                          0              4013   +INF  FALL       1
I__66/O                                   Odrv4                        348              4361   +INF  FALL       1
I__67/I                                   Span4Mux_s3_h                  0              4361   +INF  FALL       1
I__67/O                                   Span4Mux_s3_h                217              4577   +INF  FALL       1
I__68/I                                   IoSpan4Mux                     0              4577   +INF  FALL       1
I__68/O                                   IoSpan4Mux                   302              4879   +INF  FALL       1
I__69/I                                   LocalMux                       0              4879   +INF  FALL       1
I__69/O                                   LocalMux                     289              5168   +INF  FALL       1
I__70/I                                   IoInMux                        0              5168   +INF  FALL       1
I__70/O                                   IoInMux                      204              5372   +INF  FALL       1
parallel_out_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5372   +INF  FALL       1
parallel_out_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              7466   +INF  FALL       1
parallel_out_obuf_0_iopad/DIN             IO_PAD                         0              7466   +INF  FALL       1
parallel_out_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                      2088              9554   +INF  FALL       1
parallel_out[0]                           sr16                           0              9554   +INF  FALL       1


++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : shifted_data_esr_1_LC_1_8_2/lcout
Path End         : parallel_out[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (sr16|serdata_clock:R#1)      0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            2687
+ Clock To Q                                          506
+ Data Path Delay                                    6362
--------------------------------------------------   ---- 
End-of-path arrival time (ps)                        9554
 
Launch Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__180/I                                                    ClkMux                         0              2398  RISE       1
I__180/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_1_LC_1_8_2/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
shifted_data_esr_1_LC_1_8_2/lcout         LogicCell40_SEQ_MODE_1000    506              3192   +INF  RISE       2
I__122/I                                  LocalMux                       0              3192   +INF  RISE       1
I__122/O                                  LocalMux                     309              3501   +INF  RISE       1
I__124/I                                  InMux                          0              3501   +INF  RISE       1
I__124/O                                  InMux                        243              3744   +INF  RISE       1
parallel_out_obuf_RNO_1_LC_1_7_1/in3      LogicCell40_SEQ_MODE_0000      0              3744   +INF  RISE       1
parallel_out_obuf_RNO_1_LC_1_7_1/lcout    LogicCell40_SEQ_MODE_0000    269              4013   +INF  FALL       1
I__71/I                                   Odrv4                          0              4013   +INF  FALL       1
I__71/O                                   Odrv4                        348              4361   +INF  FALL       1
I__72/I                                   Span4Mux_s3_h                  0              4361   +INF  FALL       1
I__72/O                                   Span4Mux_s3_h                217              4577   +INF  FALL       1
I__73/I                                   IoSpan4Mux                     0              4577   +INF  FALL       1
I__73/O                                   IoSpan4Mux                   302              4879   +INF  FALL       1
I__74/I                                   LocalMux                       0              4879   +INF  FALL       1
I__74/O                                   LocalMux                     289              5168   +INF  FALL       1
I__75/I                                   IoInMux                        0              5168   +INF  FALL       1
I__75/O                                   IoInMux                      204              5372   +INF  FALL       1
parallel_out_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5372   +INF  FALL       1
parallel_out_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2094              7466   +INF  FALL       1
parallel_out_obuf_1_iopad/DIN             IO_PAD                         0              7466   +INF  FALL       1
parallel_out_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                      2088              9554   +INF  FALL       1
parallel_out[1]                           sr16                           0              9554   +INF  FALL       1


++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_enable
Path End         : shifted_data_esr_8_LC_1_9_5/ce
Capture Clock    : shifted_data_esr_8_LC_1_9_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4811
---------------------------------------   ---- 
End-of-path arrival time (ps)             4811
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_enable                                sr16                           0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/DOUT                IO_PAD                       590               590   +INF  RISE       1
serdata_enable_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_enable_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__199/I                                      Odrv12                         0              1023   +INF  FALL       1
I__199/O                                      Odrv12                       506              1529   +INF  FALL       1
I__200/I                                      Span12Mux_v                    0              1529   +INF  FALL       1
I__200/O                                      Span12Mux_v                  506              2034   +INF  FALL       1
I__201/I                                      Sp12to4                        0              2034   +INF  FALL       1
I__201/O                                      Sp12to4                      420              2454   +INF  FALL       1
I__202/I                                      LocalMux                       0              2454   +INF  FALL       1
I__202/O                                      LocalMux                     289              2743   +INF  FALL       1
I__203/I                                      InMux                          0              2743   +INF  FALL       1
I__203/O                                      InMux                        204              2947   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/in0    LogicCell40_SEQ_MODE_0000      0              2947   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_0000    361              3308   +INF  FALL      16
I__182/I                                      Odrv4                          0              3308   +INF  FALL       1
I__182/O                                      Odrv4                        348              3656   +INF  FALL       1
I__184/I                                      Span4Mux_v                     0              3656   +INF  FALL       1
I__184/O                                      Span4Mux_v                   348              4004   +INF  FALL       1
I__186/I                                      LocalMux                       0              4004   +INF  FALL       1
I__186/O                                      LocalMux                     289              4293   +INF  FALL       1
I__188/I                                      CEMux                          0              4293   +INF  FALL       1
I__188/O                                      CEMux                        519              4811   +INF  FALL       1
shifted_data_esr_8_LC_1_9_5/ce                LogicCell40_SEQ_MODE_1000      0              4811   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__179/I                                                    ClkMux                         0              2398  RISE       1
I__179/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_8_LC_1_9_5/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_enable
Path End         : shifted_data_esr_7_LC_1_9_4/ce
Capture Clock    : shifted_data_esr_7_LC_1_9_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4811
---------------------------------------   ---- 
End-of-path arrival time (ps)             4811
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_enable                                sr16                           0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/DOUT                IO_PAD                       590               590   +INF  RISE       1
serdata_enable_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_enable_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__199/I                                      Odrv12                         0              1023   +INF  FALL       1
I__199/O                                      Odrv12                       506              1529   +INF  FALL       1
I__200/I                                      Span12Mux_v                    0              1529   +INF  FALL       1
I__200/O                                      Span12Mux_v                  506              2034   +INF  FALL       1
I__201/I                                      Sp12to4                        0              2034   +INF  FALL       1
I__201/O                                      Sp12to4                      420              2454   +INF  FALL       1
I__202/I                                      LocalMux                       0              2454   +INF  FALL       1
I__202/O                                      LocalMux                     289              2743   +INF  FALL       1
I__203/I                                      InMux                          0              2743   +INF  FALL       1
I__203/O                                      InMux                        204              2947   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/in0    LogicCell40_SEQ_MODE_0000      0              2947   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_0000    361              3308   +INF  FALL      16
I__182/I                                      Odrv4                          0              3308   +INF  FALL       1
I__182/O                                      Odrv4                        348              3656   +INF  FALL       1
I__184/I                                      Span4Mux_v                     0              3656   +INF  FALL       1
I__184/O                                      Span4Mux_v                   348              4004   +INF  FALL       1
I__186/I                                      LocalMux                       0              4004   +INF  FALL       1
I__186/O                                      LocalMux                     289              4293   +INF  FALL       1
I__188/I                                      CEMux                          0              4293   +INF  FALL       1
I__188/O                                      CEMux                        519              4811   +INF  FALL       1
shifted_data_esr_7_LC_1_9_4/ce                LogicCell40_SEQ_MODE_1000      0              4811   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__179/I                                                    ClkMux                         0              2398  RISE       1
I__179/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_7_LC_1_9_4/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_enable
Path End         : shifted_data_esr_6_LC_1_9_3/ce
Capture Clock    : shifted_data_esr_6_LC_1_9_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4811
---------------------------------------   ---- 
End-of-path arrival time (ps)             4811
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_enable                                sr16                           0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/DOUT                IO_PAD                       590               590   +INF  RISE       1
serdata_enable_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_enable_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__199/I                                      Odrv12                         0              1023   +INF  FALL       1
I__199/O                                      Odrv12                       506              1529   +INF  FALL       1
I__200/I                                      Span12Mux_v                    0              1529   +INF  FALL       1
I__200/O                                      Span12Mux_v                  506              2034   +INF  FALL       1
I__201/I                                      Sp12to4                        0              2034   +INF  FALL       1
I__201/O                                      Sp12to4                      420              2454   +INF  FALL       1
I__202/I                                      LocalMux                       0              2454   +INF  FALL       1
I__202/O                                      LocalMux                     289              2743   +INF  FALL       1
I__203/I                                      InMux                          0              2743   +INF  FALL       1
I__203/O                                      InMux                        204              2947   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/in0    LogicCell40_SEQ_MODE_0000      0              2947   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_0000    361              3308   +INF  FALL      16
I__182/I                                      Odrv4                          0              3308   +INF  FALL       1
I__182/O                                      Odrv4                        348              3656   +INF  FALL       1
I__184/I                                      Span4Mux_v                     0              3656   +INF  FALL       1
I__184/O                                      Span4Mux_v                   348              4004   +INF  FALL       1
I__186/I                                      LocalMux                       0              4004   +INF  FALL       1
I__186/O                                      LocalMux                     289              4293   +INF  FALL       1
I__188/I                                      CEMux                          0              4293   +INF  FALL       1
I__188/O                                      CEMux                        519              4811   +INF  FALL       1
shifted_data_esr_6_LC_1_9_3/ce                LogicCell40_SEQ_MODE_1000      0              4811   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__179/I                                                    ClkMux                         0              2398  RISE       1
I__179/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_6_LC_1_9_3/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_enable
Path End         : shifted_data_esr_3_LC_1_9_2/ce
Capture Clock    : shifted_data_esr_3_LC_1_9_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4811
---------------------------------------   ---- 
End-of-path arrival time (ps)             4811
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_enable                                sr16                           0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/DOUT                IO_PAD                       590               590   +INF  RISE       1
serdata_enable_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_enable_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__199/I                                      Odrv12                         0              1023   +INF  FALL       1
I__199/O                                      Odrv12                       506              1529   +INF  FALL       1
I__200/I                                      Span12Mux_v                    0              1529   +INF  FALL       1
I__200/O                                      Span12Mux_v                  506              2034   +INF  FALL       1
I__201/I                                      Sp12to4                        0              2034   +INF  FALL       1
I__201/O                                      Sp12to4                      420              2454   +INF  FALL       1
I__202/I                                      LocalMux                       0              2454   +INF  FALL       1
I__202/O                                      LocalMux                     289              2743   +INF  FALL       1
I__203/I                                      InMux                          0              2743   +INF  FALL       1
I__203/O                                      InMux                        204              2947   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/in0    LogicCell40_SEQ_MODE_0000      0              2947   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_0000    361              3308   +INF  FALL      16
I__182/I                                      Odrv4                          0              3308   +INF  FALL       1
I__182/O                                      Odrv4                        348              3656   +INF  FALL       1
I__184/I                                      Span4Mux_v                     0              3656   +INF  FALL       1
I__184/O                                      Span4Mux_v                   348              4004   +INF  FALL       1
I__186/I                                      LocalMux                       0              4004   +INF  FALL       1
I__186/O                                      LocalMux                     289              4293   +INF  FALL       1
I__188/I                                      CEMux                          0              4293   +INF  FALL       1
I__188/O                                      CEMux                        519              4811   +INF  FALL       1
shifted_data_esr_3_LC_1_9_2/ce                LogicCell40_SEQ_MODE_1000      0              4811   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__179/I                                                    ClkMux                         0              2398  RISE       1
I__179/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_3_LC_1_9_2/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_enable
Path End         : shifted_data_esr_2_LC_1_9_0/ce
Capture Clock    : shifted_data_esr_2_LC_1_9_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4811
---------------------------------------   ---- 
End-of-path arrival time (ps)             4811
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_enable                                sr16                           0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/DOUT                IO_PAD                       590               590   +INF  RISE       1
serdata_enable_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_enable_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__199/I                                      Odrv12                         0              1023   +INF  FALL       1
I__199/O                                      Odrv12                       506              1529   +INF  FALL       1
I__200/I                                      Span12Mux_v                    0              1529   +INF  FALL       1
I__200/O                                      Span12Mux_v                  506              2034   +INF  FALL       1
I__201/I                                      Sp12to4                        0              2034   +INF  FALL       1
I__201/O                                      Sp12to4                      420              2454   +INF  FALL       1
I__202/I                                      LocalMux                       0              2454   +INF  FALL       1
I__202/O                                      LocalMux                     289              2743   +INF  FALL       1
I__203/I                                      InMux                          0              2743   +INF  FALL       1
I__203/O                                      InMux                        204              2947   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/in0    LogicCell40_SEQ_MODE_0000      0              2947   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_0000    361              3308   +INF  FALL      16
I__182/I                                      Odrv4                          0              3308   +INF  FALL       1
I__182/O                                      Odrv4                        348              3656   +INF  FALL       1
I__184/I                                      Span4Mux_v                     0              3656   +INF  FALL       1
I__184/O                                      Span4Mux_v                   348              4004   +INF  FALL       1
I__186/I                                      LocalMux                       0              4004   +INF  FALL       1
I__186/O                                      LocalMux                     289              4293   +INF  FALL       1
I__188/I                                      CEMux                          0              4293   +INF  FALL       1
I__188/O                                      CEMux                        519              4811   +INF  FALL       1
shifted_data_esr_2_LC_1_9_0/ce                LogicCell40_SEQ_MODE_1000      0              4811   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__179/I                                                    ClkMux                         0              2398  RISE       1
I__179/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_2_LC_1_9_0/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_reset
Path End         : shifted_data_esr_5_LC_1_8_7/ce
Capture Clock    : shifted_data_esr_5_LC_1_8_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5205
---------------------------------------   ---- 
End-of-path arrival time (ps)             5205
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_reset                                 sr16                           0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/DOUT                 IO_PAD                       590               590   +INF  RISE       1
serdata_reset_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_reset_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__191/I                                      Odrv12                         0              1023   +INF  FALL       1
I__191/O                                      Odrv12                       506              1529   +INF  FALL       1
I__192/I                                      Sp12to4                        0              1529   +INF  FALL       1
I__192/O                                      Sp12to4                      420              1949   +INF  FALL       1
I__193/I                                      Span4Mux_v                     0              1949   +INF  FALL       1
I__193/O                                      Span4Mux_v                   348              2297   +INF  FALL       1
I__194/I                                      Span4Mux_v                     0              2297   +INF  FALL       1
I__194/O                                      Span4Mux_v                   348              2645   +INF  FALL       1
I__195/I                                      LocalMux                       0              2645   +INF  FALL       1
I__195/O                                      LocalMux                     289              2934   +INF  FALL       1
I__196/I                                      InMux                          0              2934   +INF  FALL       1
I__196/O                                      InMux                        204              3137   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/in3    LogicCell40_SEQ_MODE_0000      0              3137   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_0000    269              3406   +INF  FALL      16
I__182/I                                      Odrv4                          0              3406   +INF  FALL       1
I__182/O                                      Odrv4                        348              3754   +INF  FALL       1
I__184/I                                      Span4Mux_v                     0              3754   +INF  FALL       1
I__184/O                                      Span4Mux_v                   348              4102   +INF  FALL       1
I__187/I                                      Span4Mux_h                     0              4102   +INF  FALL       1
I__187/O                                      Span4Mux_h                   295              4398   +INF  FALL       1
I__189/I                                      LocalMux                       0              4398   +INF  FALL       1
I__189/O                                      LocalMux                     289              4687   +INF  FALL       1
I__190/I                                      CEMux                          0              4687   +INF  FALL       1
I__190/O                                      CEMux                        519              5205   +INF  FALL       1
shifted_data_esr_5_LC_1_8_7/ce                LogicCell40_SEQ_MODE_1000      0              5205   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__180/I                                                    ClkMux                         0              2398  RISE       1
I__180/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_5_LC_1_8_7/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_reset
Path End         : shifted_data_esr_4_LC_1_8_6/ce
Capture Clock    : shifted_data_esr_4_LC_1_8_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5205
---------------------------------------   ---- 
End-of-path arrival time (ps)             5205
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_reset                                 sr16                           0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/DOUT                 IO_PAD                       590               590   +INF  RISE       1
serdata_reset_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_reset_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__191/I                                      Odrv12                         0              1023   +INF  FALL       1
I__191/O                                      Odrv12                       506              1529   +INF  FALL       1
I__192/I                                      Sp12to4                        0              1529   +INF  FALL       1
I__192/O                                      Sp12to4                      420              1949   +INF  FALL       1
I__193/I                                      Span4Mux_v                     0              1949   +INF  FALL       1
I__193/O                                      Span4Mux_v                   348              2297   +INF  FALL       1
I__194/I                                      Span4Mux_v                     0              2297   +INF  FALL       1
I__194/O                                      Span4Mux_v                   348              2645   +INF  FALL       1
I__195/I                                      LocalMux                       0              2645   +INF  FALL       1
I__195/O                                      LocalMux                     289              2934   +INF  FALL       1
I__196/I                                      InMux                          0              2934   +INF  FALL       1
I__196/O                                      InMux                        204              3137   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/in3    LogicCell40_SEQ_MODE_0000      0              3137   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_0000    269              3406   +INF  FALL      16
I__182/I                                      Odrv4                          0              3406   +INF  FALL       1
I__182/O                                      Odrv4                        348              3754   +INF  FALL       1
I__184/I                                      Span4Mux_v                     0              3754   +INF  FALL       1
I__184/O                                      Span4Mux_v                   348              4102   +INF  FALL       1
I__187/I                                      Span4Mux_h                     0              4102   +INF  FALL       1
I__187/O                                      Span4Mux_h                   295              4398   +INF  FALL       1
I__189/I                                      LocalMux                       0              4398   +INF  FALL       1
I__189/O                                      LocalMux                     289              4687   +INF  FALL       1
I__190/I                                      CEMux                          0              4687   +INF  FALL       1
I__190/O                                      CEMux                        519              5205   +INF  FALL       1
shifted_data_esr_4_LC_1_8_6/ce                LogicCell40_SEQ_MODE_1000      0              5205   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__180/I                                                    ClkMux                         0              2398  RISE       1
I__180/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_4_LC_1_8_6/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_reset
Path End         : shifted_data_esr_0_LC_1_8_4/ce
Capture Clock    : shifted_data_esr_0_LC_1_8_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5205
---------------------------------------   ---- 
End-of-path arrival time (ps)             5205
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_reset                                 sr16                           0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/DOUT                 IO_PAD                       590               590   +INF  RISE       1
serdata_reset_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_reset_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__191/I                                      Odrv12                         0              1023   +INF  FALL       1
I__191/O                                      Odrv12                       506              1529   +INF  FALL       1
I__192/I                                      Sp12to4                        0              1529   +INF  FALL       1
I__192/O                                      Sp12to4                      420              1949   +INF  FALL       1
I__193/I                                      Span4Mux_v                     0              1949   +INF  FALL       1
I__193/O                                      Span4Mux_v                   348              2297   +INF  FALL       1
I__194/I                                      Span4Mux_v                     0              2297   +INF  FALL       1
I__194/O                                      Span4Mux_v                   348              2645   +INF  FALL       1
I__195/I                                      LocalMux                       0              2645   +INF  FALL       1
I__195/O                                      LocalMux                     289              2934   +INF  FALL       1
I__196/I                                      InMux                          0              2934   +INF  FALL       1
I__196/O                                      InMux                        204              3137   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/in3    LogicCell40_SEQ_MODE_0000      0              3137   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_0000    269              3406   +INF  FALL      16
I__182/I                                      Odrv4                          0              3406   +INF  FALL       1
I__182/O                                      Odrv4                        348              3754   +INF  FALL       1
I__184/I                                      Span4Mux_v                     0              3754   +INF  FALL       1
I__184/O                                      Span4Mux_v                   348              4102   +INF  FALL       1
I__187/I                                      Span4Mux_h                     0              4102   +INF  FALL       1
I__187/O                                      Span4Mux_h                   295              4398   +INF  FALL       1
I__189/I                                      LocalMux                       0              4398   +INF  FALL       1
I__189/O                                      LocalMux                     289              4687   +INF  FALL       1
I__190/I                                      CEMux                          0              4687   +INF  FALL       1
I__190/O                                      CEMux                        519              5205   +INF  FALL       1
shifted_data_esr_0_LC_1_8_4/ce                LogicCell40_SEQ_MODE_1000      0              5205   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__180/I                                                    ClkMux                         0              2398  RISE       1
I__180/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_0_LC_1_8_4/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_reset
Path End         : shifted_data_esr_1_LC_1_8_2/ce
Capture Clock    : shifted_data_esr_1_LC_1_8_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                              0
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5205
---------------------------------------   ---- 
End-of-path arrival time (ps)             5205
 
Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_reset                                 sr16                           0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/PACKAGEPIN:in        IO_PAD                         0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/DOUT                 IO_PAD                       590               590   +INF  RISE       1
serdata_reset_ibuf_preio/PADIN                PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_reset_ibuf_preio/DIN0                 PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__191/I                                      Odrv12                         0              1023   +INF  FALL       1
I__191/O                                      Odrv12                       506              1529   +INF  FALL       1
I__192/I                                      Sp12to4                        0              1529   +INF  FALL       1
I__192/O                                      Sp12to4                      420              1949   +INF  FALL       1
I__193/I                                      Span4Mux_v                     0              1949   +INF  FALL       1
I__193/O                                      Span4Mux_v                   348              2297   +INF  FALL       1
I__194/I                                      Span4Mux_v                     0              2297   +INF  FALL       1
I__194/O                                      Span4Mux_v                   348              2645   +INF  FALL       1
I__195/I                                      LocalMux                       0              2645   +INF  FALL       1
I__195/O                                      LocalMux                     289              2934   +INF  FALL       1
I__196/I                                      InMux                          0              2934   +INF  FALL       1
I__196/O                                      InMux                        204              3137   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/in3    LogicCell40_SEQ_MODE_0000      0              3137   +INF  FALL       1
serdata_enable_ibuf_RNIK3CA1_LC_1_14_1/lcout  LogicCell40_SEQ_MODE_0000    269              3406   +INF  FALL      16
I__182/I                                      Odrv4                          0              3406   +INF  FALL       1
I__182/O                                      Odrv4                        348              3754   +INF  FALL       1
I__184/I                                      Span4Mux_v                     0              3754   +INF  FALL       1
I__184/O                                      Span4Mux_v                   348              4102   +INF  FALL       1
I__187/I                                      Span4Mux_h                     0              4102   +INF  FALL       1
I__187/O                                      Span4Mux_h                   295              4398   +INF  FALL       1
I__189/I                                      LocalMux                       0              4398   +INF  FALL       1
I__189/O                                      LocalMux                     289              4687   +INF  FALL       1
I__190/I                                      CEMux                          0              4687   +INF  FALL       1
I__190/O                                      CEMux                        519              5205   +INF  FALL       1
shifted_data_esr_1_LC_1_8_2/ce                LogicCell40_SEQ_MODE_1000      0              5205   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__180/I                                                    ClkMux                         0              2398  RISE       1
I__180/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_1_LC_1_8_2/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_reset
Path End         : shifted_data_esr_10_LC_1_10_7/sr
Capture Clock    : shifted_data_esr_10_LC_1_10_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                           -185
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4818
---------------------------------------   ---- 
End-of-path arrival time (ps)             4818
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_reset                                sr16                           0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/DOUT                IO_PAD                       590               590   +INF  RISE       1
serdata_reset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_reset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__191/I                                     Odrv12                         0              1023   +INF  FALL       1
I__191/O                                     Odrv12                       506              1529   +INF  FALL       1
I__192/I                                     Sp12to4                        0              1529   +INF  FALL       1
I__192/O                                     Sp12to4                      420              1949   +INF  FALL       1
I__193/I                                     Span4Mux_v                     0              1949   +INF  FALL       1
I__193/O                                     Span4Mux_v                   348              2297   +INF  FALL       1
I__194/I                                     Span4Mux_v                     0              2297   +INF  FALL       1
I__194/O                                     Span4Mux_v                   348              2645   +INF  FALL       1
I__195/I                                     LocalMux                       0              2645   +INF  FALL       1
I__195/O                                     LocalMux                     289              2934   +INF  FALL       1
I__197/I                                     InMux                          0              2934   +INF  FALL       1
I__197/O                                     InMux                        204              3137   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/in0    LogicCell40_SEQ_MODE_0000      0              3137   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_0000    361              3498   +INF  FALL      16
I__205/I                                     Odrv4                          0              3498   +INF  FALL       1
I__205/O                                     Odrv4                        348              3846   +INF  FALL       1
I__206/I                                     Span4Mux_v                     0              3846   +INF  FALL       1
I__206/O                                     Span4Mux_v                   348              4194   +INF  FALL       1
I__208/I                                     LocalMux                       0              4194   +INF  FALL       1
I__208/O                                     LocalMux                     289              4483   +INF  FALL       1
I__211/I                                     SRMux                          0              4483   +INF  FALL       1
I__211/O                                     SRMux                        335              4818   +INF  FALL       1
shifted_data_esr_10_LC_1_10_7/sr             LogicCell40_SEQ_MODE_1000      0              4818   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_10_LC_1_10_7/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_reset
Path End         : shifted_data_esr_11_LC_1_10_6/sr
Capture Clock    : shifted_data_esr_11_LC_1_10_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                           -185
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4818
---------------------------------------   ---- 
End-of-path arrival time (ps)             4818
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_reset                                sr16                           0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/DOUT                IO_PAD                       590               590   +INF  RISE       1
serdata_reset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_reset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__191/I                                     Odrv12                         0              1023   +INF  FALL       1
I__191/O                                     Odrv12                       506              1529   +INF  FALL       1
I__192/I                                     Sp12to4                        0              1529   +INF  FALL       1
I__192/O                                     Sp12to4                      420              1949   +INF  FALL       1
I__193/I                                     Span4Mux_v                     0              1949   +INF  FALL       1
I__193/O                                     Span4Mux_v                   348              2297   +INF  FALL       1
I__194/I                                     Span4Mux_v                     0              2297   +INF  FALL       1
I__194/O                                     Span4Mux_v                   348              2645   +INF  FALL       1
I__195/I                                     LocalMux                       0              2645   +INF  FALL       1
I__195/O                                     LocalMux                     289              2934   +INF  FALL       1
I__197/I                                     InMux                          0              2934   +INF  FALL       1
I__197/O                                     InMux                        204              3137   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/in0    LogicCell40_SEQ_MODE_0000      0              3137   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_0000    361              3498   +INF  FALL      16
I__205/I                                     Odrv4                          0              3498   +INF  FALL       1
I__205/O                                     Odrv4                        348              3846   +INF  FALL       1
I__206/I                                     Span4Mux_v                     0              3846   +INF  FALL       1
I__206/O                                     Span4Mux_v                   348              4194   +INF  FALL       1
I__208/I                                     LocalMux                       0              4194   +INF  FALL       1
I__208/O                                     LocalMux                     289              4483   +INF  FALL       1
I__211/I                                     SRMux                          0              4483   +INF  FALL       1
I__211/O                                     SRMux                        335              4818   +INF  FALL       1
shifted_data_esr_11_LC_1_10_6/sr             LogicCell40_SEQ_MODE_1000      0              4818   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_11_LC_1_10_6/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_reset
Path End         : shifted_data_esr_12_LC_1_10_5/sr
Capture Clock    : shifted_data_esr_12_LC_1_10_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                           -185
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4818
---------------------------------------   ---- 
End-of-path arrival time (ps)             4818
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_reset                                sr16                           0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/DOUT                IO_PAD                       590               590   +INF  RISE       1
serdata_reset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_reset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__191/I                                     Odrv12                         0              1023   +INF  FALL       1
I__191/O                                     Odrv12                       506              1529   +INF  FALL       1
I__192/I                                     Sp12to4                        0              1529   +INF  FALL       1
I__192/O                                     Sp12to4                      420              1949   +INF  FALL       1
I__193/I                                     Span4Mux_v                     0              1949   +INF  FALL       1
I__193/O                                     Span4Mux_v                   348              2297   +INF  FALL       1
I__194/I                                     Span4Mux_v                     0              2297   +INF  FALL       1
I__194/O                                     Span4Mux_v                   348              2645   +INF  FALL       1
I__195/I                                     LocalMux                       0              2645   +INF  FALL       1
I__195/O                                     LocalMux                     289              2934   +INF  FALL       1
I__197/I                                     InMux                          0              2934   +INF  FALL       1
I__197/O                                     InMux                        204              3137   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/in0    LogicCell40_SEQ_MODE_0000      0              3137   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_0000    361              3498   +INF  FALL      16
I__205/I                                     Odrv4                          0              3498   +INF  FALL       1
I__205/O                                     Odrv4                        348              3846   +INF  FALL       1
I__206/I                                     Span4Mux_v                     0              3846   +INF  FALL       1
I__206/O                                     Span4Mux_v                   348              4194   +INF  FALL       1
I__208/I                                     LocalMux                       0              4194   +INF  FALL       1
I__208/O                                     LocalMux                     289              4483   +INF  FALL       1
I__211/I                                     SRMux                          0              4483   +INF  FALL       1
I__211/O                                     SRMux                        335              4818   +INF  FALL       1
shifted_data_esr_12_LC_1_10_5/sr             LogicCell40_SEQ_MODE_1000      0              4818   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_12_LC_1_10_5/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_reset
Path End         : shifted_data_esr_13_LC_1_10_4/sr
Capture Clock    : shifted_data_esr_13_LC_1_10_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                           -185
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4818
---------------------------------------   ---- 
End-of-path arrival time (ps)             4818
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_reset                                sr16                           0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/DOUT                IO_PAD                       590               590   +INF  RISE       1
serdata_reset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_reset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__191/I                                     Odrv12                         0              1023   +INF  FALL       1
I__191/O                                     Odrv12                       506              1529   +INF  FALL       1
I__192/I                                     Sp12to4                        0              1529   +INF  FALL       1
I__192/O                                     Sp12to4                      420              1949   +INF  FALL       1
I__193/I                                     Span4Mux_v                     0              1949   +INF  FALL       1
I__193/O                                     Span4Mux_v                   348              2297   +INF  FALL       1
I__194/I                                     Span4Mux_v                     0              2297   +INF  FALL       1
I__194/O                                     Span4Mux_v                   348              2645   +INF  FALL       1
I__195/I                                     LocalMux                       0              2645   +INF  FALL       1
I__195/O                                     LocalMux                     289              2934   +INF  FALL       1
I__197/I                                     InMux                          0              2934   +INF  FALL       1
I__197/O                                     InMux                        204              3137   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/in0    LogicCell40_SEQ_MODE_0000      0              3137   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_0000    361              3498   +INF  FALL      16
I__205/I                                     Odrv4                          0              3498   +INF  FALL       1
I__205/O                                     Odrv4                        348              3846   +INF  FALL       1
I__206/I                                     Span4Mux_v                     0              3846   +INF  FALL       1
I__206/O                                     Span4Mux_v                   348              4194   +INF  FALL       1
I__208/I                                     LocalMux                       0              4194   +INF  FALL       1
I__208/O                                     LocalMux                     289              4483   +INF  FALL       1
I__211/I                                     SRMux                          0              4483   +INF  FALL       1
I__211/O                                     SRMux                        335              4818   +INF  FALL       1
shifted_data_esr_13_LC_1_10_4/sr             LogicCell40_SEQ_MODE_1000      0              4818   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_13_LC_1_10_4/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_reset
Path End         : shifted_data_esr_14_LC_1_10_3/sr
Capture Clock    : shifted_data_esr_14_LC_1_10_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                           -185
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4818
---------------------------------------   ---- 
End-of-path arrival time (ps)             4818
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_reset                                sr16                           0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/DOUT                IO_PAD                       590               590   +INF  RISE       1
serdata_reset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_reset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__191/I                                     Odrv12                         0              1023   +INF  FALL       1
I__191/O                                     Odrv12                       506              1529   +INF  FALL       1
I__192/I                                     Sp12to4                        0              1529   +INF  FALL       1
I__192/O                                     Sp12to4                      420              1949   +INF  FALL       1
I__193/I                                     Span4Mux_v                     0              1949   +INF  FALL       1
I__193/O                                     Span4Mux_v                   348              2297   +INF  FALL       1
I__194/I                                     Span4Mux_v                     0              2297   +INF  FALL       1
I__194/O                                     Span4Mux_v                   348              2645   +INF  FALL       1
I__195/I                                     LocalMux                       0              2645   +INF  FALL       1
I__195/O                                     LocalMux                     289              2934   +INF  FALL       1
I__197/I                                     InMux                          0              2934   +INF  FALL       1
I__197/O                                     InMux                        204              3137   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/in0    LogicCell40_SEQ_MODE_0000      0              3137   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_0000    361              3498   +INF  FALL      16
I__205/I                                     Odrv4                          0              3498   +INF  FALL       1
I__205/O                                     Odrv4                        348              3846   +INF  FALL       1
I__206/I                                     Span4Mux_v                     0              3846   +INF  FALL       1
I__206/O                                     Span4Mux_v                   348              4194   +INF  FALL       1
I__208/I                                     LocalMux                       0              4194   +INF  FALL       1
I__208/O                                     LocalMux                     289              4483   +INF  FALL       1
I__211/I                                     SRMux                          0              4483   +INF  FALL       1
I__211/O                                     SRMux                        335              4818   +INF  FALL       1
shifted_data_esr_14_LC_1_10_3/sr             LogicCell40_SEQ_MODE_1000      0              4818   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_14_LC_1_10_3/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_reset
Path End         : shifted_data_esr_15_LC_1_10_2/sr
Capture Clock    : shifted_data_esr_15_LC_1_10_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                           -185
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4818
---------------------------------------   ---- 
End-of-path arrival time (ps)             4818
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_reset                                sr16                           0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/DOUT                IO_PAD                       590               590   +INF  RISE       1
serdata_reset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_reset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__191/I                                     Odrv12                         0              1023   +INF  FALL       1
I__191/O                                     Odrv12                       506              1529   +INF  FALL       1
I__192/I                                     Sp12to4                        0              1529   +INF  FALL       1
I__192/O                                     Sp12to4                      420              1949   +INF  FALL       1
I__193/I                                     Span4Mux_v                     0              1949   +INF  FALL       1
I__193/O                                     Span4Mux_v                   348              2297   +INF  FALL       1
I__194/I                                     Span4Mux_v                     0              2297   +INF  FALL       1
I__194/O                                     Span4Mux_v                   348              2645   +INF  FALL       1
I__195/I                                     LocalMux                       0              2645   +INF  FALL       1
I__195/O                                     LocalMux                     289              2934   +INF  FALL       1
I__197/I                                     InMux                          0              2934   +INF  FALL       1
I__197/O                                     InMux                        204              3137   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/in0    LogicCell40_SEQ_MODE_0000      0              3137   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_0000    361              3498   +INF  FALL      16
I__205/I                                     Odrv4                          0              3498   +INF  FALL       1
I__205/O                                     Odrv4                        348              3846   +INF  FALL       1
I__206/I                                     Span4Mux_v                     0              3846   +INF  FALL       1
I__206/O                                     Span4Mux_v                   348              4194   +INF  FALL       1
I__208/I                                     LocalMux                       0              4194   +INF  FALL       1
I__208/O                                     LocalMux                     289              4483   +INF  FALL       1
I__211/I                                     SRMux                          0              4483   +INF  FALL       1
I__211/O                                     SRMux                        335              4818   +INF  FALL       1
shifted_data_esr_15_LC_1_10_2/sr             LogicCell40_SEQ_MODE_1000      0              4818   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_15_LC_1_10_2/clk                           LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_reset
Path End         : shifted_data_esr_9_LC_1_10_1/sr
Capture Clock    : shifted_data_esr_9_LC_1_10_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                           -185
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4818
---------------------------------------   ---- 
End-of-path arrival time (ps)             4818
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_reset                                sr16                           0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
serdata_reset_ibuf_iopad/DOUT                IO_PAD                       590               590   +INF  RISE       1
serdata_reset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_reset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__191/I                                     Odrv12                         0              1023   +INF  FALL       1
I__191/O                                     Odrv12                       506              1529   +INF  FALL       1
I__192/I                                     Sp12to4                        0              1529   +INF  FALL       1
I__192/O                                     Sp12to4                      420              1949   +INF  FALL       1
I__193/I                                     Span4Mux_v                     0              1949   +INF  FALL       1
I__193/O                                     Span4Mux_v                   348              2297   +INF  FALL       1
I__194/I                                     Span4Mux_v                     0              2297   +INF  FALL       1
I__194/O                                     Span4Mux_v                   348              2645   +INF  FALL       1
I__195/I                                     LocalMux                       0              2645   +INF  FALL       1
I__195/O                                     LocalMux                     289              2934   +INF  FALL       1
I__197/I                                     InMux                          0              2934   +INF  FALL       1
I__197/O                                     InMux                        204              3137   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/in0    LogicCell40_SEQ_MODE_0000      0              3137   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_0000    361              3498   +INF  FALL      16
I__205/I                                     Odrv4                          0              3498   +INF  FALL       1
I__205/O                                     Odrv4                        348              3846   +INF  FALL       1
I__206/I                                     Span4Mux_v                     0              3846   +INF  FALL       1
I__206/O                                     Span4Mux_v                   348              4194   +INF  FALL       1
I__208/I                                     LocalMux                       0              4194   +INF  FALL       1
I__208/O                                     LocalMux                     289              4483   +INF  FALL       1
I__211/I                                     SRMux                          0              4483   +INF  FALL       1
I__211/O                                     SRMux                        335              4818   +INF  FALL       1
shifted_data_esr_9_LC_1_10_1/sr              LogicCell40_SEQ_MODE_1000      0              4818   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__178/I                                                    ClkMux                         0              2398  RISE       1
I__178/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_9_LC_1_10_1/clk                            LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_reset
Path End         : shifted_data_esr_5_LC_1_8_7/sr
Capture Clock    : shifted_data_esr_5_LC_1_8_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                           -185
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5063
---------------------------------------   ---- 
End-of-path arrival time (ps)             5063
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_reset                                sr16                           0                 0   +INF  FALL       1
serdata_reset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  FALL       1
serdata_reset_ibuf_iopad/DOUT                IO_PAD                       540               540   +INF  FALL       1
serdata_reset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
serdata_reset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       433               973   +INF  FALL       1
I__191/I                                     Odrv12                         0               973   +INF  FALL       1
I__191/O                                     Odrv12                       506              1479   +INF  FALL       1
I__192/I                                     Sp12to4                        0              1479   +INF  FALL       1
I__192/O                                     Sp12to4                      420              1899   +INF  FALL       1
I__193/I                                     Span4Mux_v                     0              1899   +INF  FALL       1
I__193/O                                     Span4Mux_v                   348              2247   +INF  FALL       1
I__194/I                                     Span4Mux_v                     0              2247   +INF  FALL       1
I__194/O                                     Span4Mux_v                   348              2595   +INF  FALL       1
I__195/I                                     LocalMux                       0              2595   +INF  FALL       1
I__195/O                                     LocalMux                     289              2884   +INF  FALL       1
I__197/I                                     InMux                          0              2884   +INF  FALL       1
I__197/O                                     InMux                        204              3087   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/in0    LogicCell40_SEQ_MODE_0000      0              3087   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_0000    361              3448   +INF  FALL      16
I__205/I                                     Odrv4                          0              3448   +INF  FALL       1
I__205/O                                     Odrv4                        348              3796   +INF  FALL       1
I__206/I                                     Span4Mux_v                     0              3796   +INF  FALL       1
I__206/O                                     Span4Mux_v                   348              4144   +INF  FALL       1
I__209/I                                     Span4Mux_h                     0              4144   +INF  FALL       1
I__209/O                                     Span4Mux_h                   295              4440   +INF  FALL       1
I__212/I                                     LocalMux                       0              4440   +INF  FALL       1
I__212/O                                     LocalMux                     289              4729   +INF  FALL       1
I__214/I                                     SRMux                          0              4729   +INF  FALL       1
I__214/O                                     SRMux                        335              5063   +INF  FALL       1
shifted_data_esr_5_LC_1_8_7/sr               LogicCell40_SEQ_MODE_1000      0              5063   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__180/I                                                    ClkMux                         0              2398  RISE       1
I__180/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_5_LC_1_8_7/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_reset
Path End         : shifted_data_esr_4_LC_1_8_6/sr
Capture Clock    : shifted_data_esr_4_LC_1_8_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                           -185
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5063
---------------------------------------   ---- 
End-of-path arrival time (ps)             5063
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_reset                                sr16                           0                 0   +INF  FALL       1
serdata_reset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  FALL       1
serdata_reset_ibuf_iopad/DOUT                IO_PAD                       540               540   +INF  FALL       1
serdata_reset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
serdata_reset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       433               973   +INF  FALL       1
I__191/I                                     Odrv12                         0               973   +INF  FALL       1
I__191/O                                     Odrv12                       506              1479   +INF  FALL       1
I__192/I                                     Sp12to4                        0              1479   +INF  FALL       1
I__192/O                                     Sp12to4                      420              1899   +INF  FALL       1
I__193/I                                     Span4Mux_v                     0              1899   +INF  FALL       1
I__193/O                                     Span4Mux_v                   348              2247   +INF  FALL       1
I__194/I                                     Span4Mux_v                     0              2247   +INF  FALL       1
I__194/O                                     Span4Mux_v                   348              2595   +INF  FALL       1
I__195/I                                     LocalMux                       0              2595   +INF  FALL       1
I__195/O                                     LocalMux                     289              2884   +INF  FALL       1
I__197/I                                     InMux                          0              2884   +INF  FALL       1
I__197/O                                     InMux                        204              3087   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/in0    LogicCell40_SEQ_MODE_0000      0              3087   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_0000    361              3448   +INF  FALL      16
I__205/I                                     Odrv4                          0              3448   +INF  FALL       1
I__205/O                                     Odrv4                        348              3796   +INF  FALL       1
I__206/I                                     Span4Mux_v                     0              3796   +INF  FALL       1
I__206/O                                     Span4Mux_v                   348              4144   +INF  FALL       1
I__209/I                                     Span4Mux_h                     0              4144   +INF  FALL       1
I__209/O                                     Span4Mux_h                   295              4440   +INF  FALL       1
I__212/I                                     LocalMux                       0              4440   +INF  FALL       1
I__212/O                                     LocalMux                     289              4729   +INF  FALL       1
I__214/I                                     SRMux                          0              4729   +INF  FALL       1
I__214/O                                     SRMux                        335              5063   +INF  FALL       1
shifted_data_esr_4_LC_1_8_6/sr               LogicCell40_SEQ_MODE_1000      0              5063   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__180/I                                                    ClkMux                         0              2398  RISE       1
I__180/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_4_LC_1_8_6/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_reset
Path End         : shifted_data_esr_0_LC_1_8_4/sr
Capture Clock    : shifted_data_esr_0_LC_1_8_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                           -185
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5063
---------------------------------------   ---- 
End-of-path arrival time (ps)             5063
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_reset                                sr16                           0                 0   +INF  FALL       1
serdata_reset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  FALL       1
serdata_reset_ibuf_iopad/DOUT                IO_PAD                       540               540   +INF  FALL       1
serdata_reset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
serdata_reset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       433               973   +INF  FALL       1
I__191/I                                     Odrv12                         0               973   +INF  FALL       1
I__191/O                                     Odrv12                       506              1479   +INF  FALL       1
I__192/I                                     Sp12to4                        0              1479   +INF  FALL       1
I__192/O                                     Sp12to4                      420              1899   +INF  FALL       1
I__193/I                                     Span4Mux_v                     0              1899   +INF  FALL       1
I__193/O                                     Span4Mux_v                   348              2247   +INF  FALL       1
I__194/I                                     Span4Mux_v                     0              2247   +INF  FALL       1
I__194/O                                     Span4Mux_v                   348              2595   +INF  FALL       1
I__195/I                                     LocalMux                       0              2595   +INF  FALL       1
I__195/O                                     LocalMux                     289              2884   +INF  FALL       1
I__197/I                                     InMux                          0              2884   +INF  FALL       1
I__197/O                                     InMux                        204              3087   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/in0    LogicCell40_SEQ_MODE_0000      0              3087   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_0000    361              3448   +INF  FALL      16
I__205/I                                     Odrv4                          0              3448   +INF  FALL       1
I__205/O                                     Odrv4                        348              3796   +INF  FALL       1
I__206/I                                     Span4Mux_v                     0              3796   +INF  FALL       1
I__206/O                                     Span4Mux_v                   348              4144   +INF  FALL       1
I__209/I                                     Span4Mux_h                     0              4144   +INF  FALL       1
I__209/O                                     Span4Mux_h                   295              4440   +INF  FALL       1
I__212/I                                     LocalMux                       0              4440   +INF  FALL       1
I__212/O                                     LocalMux                     289              4729   +INF  FALL       1
I__214/I                                     SRMux                          0              4729   +INF  FALL       1
I__214/O                                     SRMux                        335              5063   +INF  FALL       1
shifted_data_esr_0_LC_1_8_4/sr               LogicCell40_SEQ_MODE_1000      0              5063   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__180/I                                                    ClkMux                         0              2398  RISE       1
I__180/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_0_LC_1_8_4/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_reset
Path End         : shifted_data_esr_1_LC_1_8_2/sr
Capture Clock    : shifted_data_esr_1_LC_1_8_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                           -185
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5063
---------------------------------------   ---- 
End-of-path arrival time (ps)             5063
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_reset                                sr16                           0                 0   +INF  FALL       1
serdata_reset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  FALL       1
serdata_reset_ibuf_iopad/DOUT                IO_PAD                       540               540   +INF  FALL       1
serdata_reset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               540   +INF  FALL       1
serdata_reset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       433               973   +INF  FALL       1
I__191/I                                     Odrv12                         0               973   +INF  FALL       1
I__191/O                                     Odrv12                       506              1479   +INF  FALL       1
I__192/I                                     Sp12to4                        0              1479   +INF  FALL       1
I__192/O                                     Sp12to4                      420              1899   +INF  FALL       1
I__193/I                                     Span4Mux_v                     0              1899   +INF  FALL       1
I__193/O                                     Span4Mux_v                   348              2247   +INF  FALL       1
I__194/I                                     Span4Mux_v                     0              2247   +INF  FALL       1
I__194/O                                     Span4Mux_v                   348              2595   +INF  FALL       1
I__195/I                                     LocalMux                       0              2595   +INF  FALL       1
I__195/O                                     LocalMux                     289              2884   +INF  FALL       1
I__197/I                                     InMux                          0              2884   +INF  FALL       1
I__197/O                                     InMux                        204              3087   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/in0    LogicCell40_SEQ_MODE_0000      0              3087   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_0000    361              3448   +INF  FALL      16
I__205/I                                     Odrv4                          0              3448   +INF  FALL       1
I__205/O                                     Odrv4                        348              3796   +INF  FALL       1
I__206/I                                     Span4Mux_v                     0              3796   +INF  FALL       1
I__206/O                                     Span4Mux_v                   348              4144   +INF  FALL       1
I__209/I                                     Span4Mux_h                     0              4144   +INF  FALL       1
I__209/O                                     Span4Mux_h                   295              4440   +INF  FALL       1
I__212/I                                     LocalMux                       0              4440   +INF  FALL       1
I__212/O                                     LocalMux                     289              4729   +INF  FALL       1
I__214/I                                     SRMux                          0              4729   +INF  FALL       1
I__214/O                                     SRMux                        335              5063   +INF  FALL       1
shifted_data_esr_1_LC_1_8_2/sr               LogicCell40_SEQ_MODE_1000      0              5063   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__180/I                                                    ClkMux                         0              2398  RISE       1
I__180/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_1_LC_1_8_2/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_enable
Path End         : shifted_data_esr_8_LC_1_9_5/sr
Capture Clock    : shifted_data_esr_8_LC_1_9_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                           -185
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4536
---------------------------------------   ---- 
End-of-path arrival time (ps)             4536
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_enable                               sr16                           0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/DOUT               IO_PAD                       590               590   +INF  RISE       1
serdata_enable_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_enable_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__199/I                                     Odrv12                         0              1023   +INF  FALL       1
I__199/O                                     Odrv12                       506              1529   +INF  FALL       1
I__200/I                                     Span12Mux_v                    0              1529   +INF  FALL       1
I__200/O                                     Span12Mux_v                  506              2034   +INF  FALL       1
I__201/I                                     Sp12to4                        0              2034   +INF  FALL       1
I__201/O                                     Sp12to4                      420              2454   +INF  FALL       1
I__202/I                                     LocalMux                       0              2454   +INF  FALL       1
I__202/O                                     LocalMux                     289              2743   +INF  FALL       1
I__204/I                                     InMux                          0              2743   +INF  FALL       1
I__204/O                                     InMux                        204              2947   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/in3    LogicCell40_SEQ_MODE_0000      0              2947   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_0000    269              3216   +INF  FALL      16
I__205/I                                     Odrv4                          0              3216   +INF  FALL       1
I__205/O                                     Odrv4                        348              3564   +INF  FALL       1
I__207/I                                     Span4Mux_v                     0              3564   +INF  FALL       1
I__207/O                                     Span4Mux_v                   348              3912   +INF  FALL       1
I__210/I                                     LocalMux                       0              3912   +INF  FALL       1
I__210/O                                     LocalMux                     289              4201   +INF  FALL       1
I__213/I                                     SRMux                          0              4201   +INF  FALL       1
I__213/O                                     SRMux                        335              4536   +INF  FALL       1
shifted_data_esr_8_LC_1_9_5/sr               LogicCell40_SEQ_MODE_1000      0              4536   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__179/I                                                    ClkMux                         0              2398  RISE       1
I__179/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_8_LC_1_9_5/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_enable
Path End         : shifted_data_esr_7_LC_1_9_4/sr
Capture Clock    : shifted_data_esr_7_LC_1_9_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                           -185
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4536
---------------------------------------   ---- 
End-of-path arrival time (ps)             4536
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_enable                               sr16                           0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/DOUT               IO_PAD                       590               590   +INF  RISE       1
serdata_enable_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_enable_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__199/I                                     Odrv12                         0              1023   +INF  FALL       1
I__199/O                                     Odrv12                       506              1529   +INF  FALL       1
I__200/I                                     Span12Mux_v                    0              1529   +INF  FALL       1
I__200/O                                     Span12Mux_v                  506              2034   +INF  FALL       1
I__201/I                                     Sp12to4                        0              2034   +INF  FALL       1
I__201/O                                     Sp12to4                      420              2454   +INF  FALL       1
I__202/I                                     LocalMux                       0              2454   +INF  FALL       1
I__202/O                                     LocalMux                     289              2743   +INF  FALL       1
I__204/I                                     InMux                          0              2743   +INF  FALL       1
I__204/O                                     InMux                        204              2947   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/in3    LogicCell40_SEQ_MODE_0000      0              2947   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_0000    269              3216   +INF  FALL      16
I__205/I                                     Odrv4                          0              3216   +INF  FALL       1
I__205/O                                     Odrv4                        348              3564   +INF  FALL       1
I__207/I                                     Span4Mux_v                     0              3564   +INF  FALL       1
I__207/O                                     Span4Mux_v                   348              3912   +INF  FALL       1
I__210/I                                     LocalMux                       0              3912   +INF  FALL       1
I__210/O                                     LocalMux                     289              4201   +INF  FALL       1
I__213/I                                     SRMux                          0              4201   +INF  FALL       1
I__213/O                                     SRMux                        335              4536   +INF  FALL       1
shifted_data_esr_7_LC_1_9_4/sr               LogicCell40_SEQ_MODE_1000      0              4536   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__179/I                                                    ClkMux                         0              2398  RISE       1
I__179/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_7_LC_1_9_4/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_enable
Path End         : shifted_data_esr_6_LC_1_9_3/sr
Capture Clock    : shifted_data_esr_6_LC_1_9_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                           -185
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4536
---------------------------------------   ---- 
End-of-path arrival time (ps)             4536
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_enable                               sr16                           0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/DOUT               IO_PAD                       590               590   +INF  RISE       1
serdata_enable_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_enable_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__199/I                                     Odrv12                         0              1023   +INF  FALL       1
I__199/O                                     Odrv12                       506              1529   +INF  FALL       1
I__200/I                                     Span12Mux_v                    0              1529   +INF  FALL       1
I__200/O                                     Span12Mux_v                  506              2034   +INF  FALL       1
I__201/I                                     Sp12to4                        0              2034   +INF  FALL       1
I__201/O                                     Sp12to4                      420              2454   +INF  FALL       1
I__202/I                                     LocalMux                       0              2454   +INF  FALL       1
I__202/O                                     LocalMux                     289              2743   +INF  FALL       1
I__204/I                                     InMux                          0              2743   +INF  FALL       1
I__204/O                                     InMux                        204              2947   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/in3    LogicCell40_SEQ_MODE_0000      0              2947   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_0000    269              3216   +INF  FALL      16
I__205/I                                     Odrv4                          0              3216   +INF  FALL       1
I__205/O                                     Odrv4                        348              3564   +INF  FALL       1
I__207/I                                     Span4Mux_v                     0              3564   +INF  FALL       1
I__207/O                                     Span4Mux_v                   348              3912   +INF  FALL       1
I__210/I                                     LocalMux                       0              3912   +INF  FALL       1
I__210/O                                     LocalMux                     289              4201   +INF  FALL       1
I__213/I                                     SRMux                          0              4201   +INF  FALL       1
I__213/O                                     SRMux                        335              4536   +INF  FALL       1
shifted_data_esr_6_LC_1_9_3/sr               LogicCell40_SEQ_MODE_1000      0              4536   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__179/I                                                    ClkMux                         0              2398  RISE       1
I__179/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_6_LC_1_9_3/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_enable
Path End         : shifted_data_esr_3_LC_1_9_2/sr
Capture Clock    : shifted_data_esr_3_LC_1_9_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                           -185
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4536
---------------------------------------   ---- 
End-of-path arrival time (ps)             4536
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_enable                               sr16                           0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/DOUT               IO_PAD                       590               590   +INF  RISE       1
serdata_enable_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_enable_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__199/I                                     Odrv12                         0              1023   +INF  FALL       1
I__199/O                                     Odrv12                       506              1529   +INF  FALL       1
I__200/I                                     Span12Mux_v                    0              1529   +INF  FALL       1
I__200/O                                     Span12Mux_v                  506              2034   +INF  FALL       1
I__201/I                                     Sp12to4                        0              2034   +INF  FALL       1
I__201/O                                     Sp12to4                      420              2454   +INF  FALL       1
I__202/I                                     LocalMux                       0              2454   +INF  FALL       1
I__202/O                                     LocalMux                     289              2743   +INF  FALL       1
I__204/I                                     InMux                          0              2743   +INF  FALL       1
I__204/O                                     InMux                        204              2947   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/in3    LogicCell40_SEQ_MODE_0000      0              2947   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_0000    269              3216   +INF  FALL      16
I__205/I                                     Odrv4                          0              3216   +INF  FALL       1
I__205/O                                     Odrv4                        348              3564   +INF  FALL       1
I__207/I                                     Span4Mux_v                     0              3564   +INF  FALL       1
I__207/O                                     Span4Mux_v                   348              3912   +INF  FALL       1
I__210/I                                     LocalMux                       0              3912   +INF  FALL       1
I__210/O                                     LocalMux                     289              4201   +INF  FALL       1
I__213/I                                     SRMux                          0              4201   +INF  FALL       1
I__213/O                                     SRMux                        335              4536   +INF  FALL       1
shifted_data_esr_3_LC_1_9_2/sr               LogicCell40_SEQ_MODE_1000      0              4536   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__179/I                                                    ClkMux                         0              2398  RISE       1
I__179/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_3_LC_1_9_2/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serdata_enable
Path End         : shifted_data_esr_2_LC_1_9_0/sr
Capture Clock    : shifted_data_esr_2_LC_1_9_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (sr16|serdata_clock:R#1)    -INF
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             2687
- Setup Time                                           -185
---------------------------------------------------   ----- 
End-of-path required time (ps)                         -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4536
---------------------------------------   ---- 
End-of-path arrival time (ps)             4536
 
Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serdata_enable                               sr16                           0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
serdata_enable_ibuf_iopad/DOUT               IO_PAD                       590               590   +INF  RISE       1
serdata_enable_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
serdata_enable_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       433              1023   +INF  FALL       1
I__199/I                                     Odrv12                         0              1023   +INF  FALL       1
I__199/O                                     Odrv12                       506              1529   +INF  FALL       1
I__200/I                                     Span12Mux_v                    0              1529   +INF  FALL       1
I__200/O                                     Span12Mux_v                  506              2034   +INF  FALL       1
I__201/I                                     Sp12to4                        0              2034   +INF  FALL       1
I__201/O                                     Sp12to4                      420              2454   +INF  FALL       1
I__202/I                                     LocalMux                       0              2454   +INF  FALL       1
I__202/O                                     LocalMux                     289              2743   +INF  FALL       1
I__204/I                                     InMux                          0              2743   +INF  FALL       1
I__204/O                                     InMux                        204              2947   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/in3    LogicCell40_SEQ_MODE_0000      0              2947   +INF  FALL       1
serdata_enable_ibuf_RNIQ16L_LC_1_14_0/lcout  LogicCell40_SEQ_MODE_0000    269              3216   +INF  FALL      16
I__205/I                                     Odrv4                          0              3216   +INF  FALL       1
I__205/O                                     Odrv4                        348              3564   +INF  FALL       1
I__207/I                                     Span4Mux_v                     0              3564   +INF  FALL       1
I__207/O                                     Span4Mux_v                   348              3912   +INF  FALL       1
I__210/I                                     LocalMux                       0              3912   +INF  FALL       1
I__210/O                                     LocalMux                     289              4201   +INF  FALL       1
I__213/I                                     SRMux                          0              4201   +INF  FALL       1
I__213/O                                     SRMux                        335              4536   +INF  FALL       1
shifted_data_esr_2_LC_1_9_0/sr               LogicCell40_SEQ_MODE_1000      0              4536   +INF  FALL       1

Capture Clock Path
pin name                                                    model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
serdata_clock                                               sr16                           0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
serdata_clock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
serdata_clock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1743              2253  RISE       1
I__176/I                                                    gio2CtrlBuf                    0              2253  RISE       1
I__176/O                                                    gio2CtrlBuf                    0              2253  RISE       1
I__177/I                                                    GlobalMux                      0              2253  RISE       1
I__177/O                                                    GlobalMux                    144              2398  RISE       1
I__179/I                                                    ClkMux                         0              2398  RISE       1
I__179/O                                                    ClkMux                       289              2687  RISE       1
shifted_data_esr_2_LC_1_9_0/clk                             LogicCell40_SEQ_MODE_1000      0              2687  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

