<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1027_fu_195_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" VARIABLE="icmp_ln1027" MODULE="top_Pipeline_LOOP_DMEM_I" LOOP="LOOP_DMEM_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_201_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840" MODULE="top_Pipeline_LOOP_DMEM_I" LOOP="LOOP_DMEM_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln761_fu_233_p2" SOURCE="Accel.cpp:761" VARIABLE="add_ln761" MODULE="top_Pipeline_LOOP_DMEM_I" LOOP="LOOP_DMEM_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="r_V_fu_276_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:930" VARIABLE="r_V" MODULE="top_Pipeline_LOOP_DMEM_I" LOOP="LOOP_DMEM_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="ret_V_8_fu_285_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495" VARIABLE="ret_V_8" MODULE="top_Pipeline_LOOP_DMEM_I" LOOP="LOOP_DMEM_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln758_fu_291_p2" SOURCE="Accel.cpp:758" VARIABLE="add_ln758" MODULE="top_Pipeline_LOOP_DMEM_I" LOOP="LOOP_DMEM_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln763_fu_323_p2" SOURCE="Accel.cpp:763" VARIABLE="add_ln763" MODULE="top_Pipeline_LOOP_DMEM_I" LOOP="LOOP_DMEM_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="img_off_V_fu_340_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="img_off_V" MODULE="top_Pipeline_LOOP_DMEM_I" LOOP="LOOP_DMEM_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1019_fu_346_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1019" VARIABLE="icmp_ln1019" MODULE="top_Pipeline_LOOP_DMEM_I" LOOP="LOOP_DMEM_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="img_idx_V_3_fu_351_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="img_idx_V_3" MODULE="top_Pipeline_LOOP_DMEM_I" LOOP="LOOP_DMEM_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="img_idx_V_4_fu_357_p3" SOURCE="Accel.cpp:765" VARIABLE="img_idx_V_4" MODULE="top_Pipeline_LOOP_DMEM_I" LOOP="LOOP_DMEM_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="img_off_V_2_fu_365_p3" SOURCE="Accel.cpp:765" VARIABLE="img_off_V_2" MODULE="top_Pipeline_LOOP_DMEM_I" LOOP="LOOP_DMEM_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1027_fu_81_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" VARIABLE="icmp_ln1027" MODULE="top_Pipeline_LOOP_WT_I" LOOP="LOOP_WT_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_87_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840" MODULE="top_Pipeline_LOOP_WT_I" LOOP="LOOP_WT_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1513_fu_106_p3" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1513" VARIABLE="select_ln1513" MODULE="top_Pipeline_LOOP_WT_I" LOOP="LOOP_WT_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln774_fu_127_p2" SOURCE="Accel.cpp:774" VARIABLE="add_ln774" MODULE="top_Pipeline_LOOP_WT_I" LOOP="LOOP_WT_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1027_fu_75_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" VARIABLE="icmp_ln1027" MODULE="top_Pipeline_LOOP_KH_I" LOOP="LOOP_KH_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_81_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840" MODULE="top_Pipeline_LOOP_KH_I" LOOP="LOOP_KH_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1027_fu_146_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" VARIABLE="icmp_ln1027" MODULE="bin_conv_Pipeline_LOOP_WT_WORDS" LOOP="LOOP_WT_WORDS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_152_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840" MODULE="bin_conv_Pipeline_LOOP_WT_WORDS" LOOP="LOOP_WT_WORDS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln948_1_fu_161_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:948" VARIABLE="add_ln948_1" MODULE="bin_conv_Pipeline_LOOP_WT_WORDS" LOOP="LOOP_WT_WORDS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln948_fu_167_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:948" VARIABLE="add_ln948" MODULE="bin_conv_Pipeline_LOOP_WT_WORDS" LOOP="LOOP_WT_WORDS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ashr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="ashr" PRAGMA="" RTLNAME="r_V_fu_198_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:948" VARIABLE="r_V" MODULE="bin_conv_Pipeline_LOOP_WT_WORDS" LOOP="LOOP_WT_WORDS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="wt_word_buffer_V_1_5_fu_203_p3" SOURCE="Accel.cpp:283" VARIABLE="wt_word_buffer_V_1_5" MODULE="bin_conv_Pipeline_LOOP_WT_WORDS" LOOP="LOOP_WT_WORDS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="wt_word_buffer_V_1_6_fu_210_p3" SOURCE="Accel.cpp:283" VARIABLE="wt_word_buffer_V_1_6" MODULE="bin_conv_Pipeline_LOOP_WT_WORDS" LOOP="LOOP_WT_WORDS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1027_fu_432_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" VARIABLE="icmp_ln1027" MODULE="bin_conv_Pipeline_LOOP_LOAD_WTS" LOOP="LOOP_LOAD_WTS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_438_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840" MODULE="bin_conv_Pipeline_LOOP_LOAD_WTS" LOOP="LOOP_LOAD_WTS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="p_Val2_s_fu_448_p3" SOURCE="" VARIABLE="p_Val2_s" MODULE="bin_conv_Pipeline_LOOP_LOAD_WTS" LOOP="LOOP_LOAD_WTS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="conv_params_V_0_0_1_fu_468_p3" SOURCE="Accel.cpp:302" VARIABLE="conv_params_V_0_0_1" MODULE="bin_conv_Pipeline_LOOP_LOAD_WTS" LOOP="LOOP_LOAD_WTS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="conv_params_V_0_0_1_4_fu_476_p3" SOURCE="Accel.cpp:302" VARIABLE="conv_params_V_0_0_1_4" MODULE="bin_conv_Pipeline_LOOP_LOAD_WTS" LOOP="LOOP_LOAD_WTS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="conv_params_V_0_1_1_fu_492_p3" SOURCE="Accel.cpp:302" VARIABLE="conv_params_V_0_1_1" MODULE="bin_conv_Pipeline_LOOP_LOAD_WTS" LOOP="LOOP_LOAD_WTS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="conv_params_V_0_1_1_4_fu_500_p3" SOURCE="Accel.cpp:302" VARIABLE="conv_params_V_0_1_1_4" MODULE="bin_conv_Pipeline_LOOP_LOAD_WTS" LOOP="LOOP_LOAD_WTS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="conv_params_V_0_2_1_fu_516_p3" SOURCE="Accel.cpp:302" VARIABLE="conv_params_V_0_2_1" MODULE="bin_conv_Pipeline_LOOP_LOAD_WTS" LOOP="LOOP_LOAD_WTS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="conv_params_V_0_2_1_4_fu_524_p3" SOURCE="Accel.cpp:302" VARIABLE="conv_params_V_0_2_1_4" MODULE="bin_conv_Pipeline_LOOP_LOAD_WTS" LOOP="LOOP_LOAD_WTS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="conv_params_V_1_0_1_fu_540_p3" SOURCE="Accel.cpp:302" VARIABLE="conv_params_V_1_0_1" MODULE="bin_conv_Pipeline_LOOP_LOAD_WTS" LOOP="LOOP_LOAD_WTS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="conv_params_V_1_0_1_4_fu_548_p3" SOURCE="Accel.cpp:302" VARIABLE="conv_params_V_1_0_1_4" MODULE="bin_conv_Pipeline_LOOP_LOAD_WTS" LOOP="LOOP_LOAD_WTS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="conv_params_V_1_1_1_fu_564_p3" SOURCE="Accel.cpp:302" VARIABLE="conv_params_V_1_1_1" MODULE="bin_conv_Pipeline_LOOP_LOAD_WTS" LOOP="LOOP_LOAD_WTS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="conv_params_V_1_1_1_4_fu_572_p3" SOURCE="Accel.cpp:302" VARIABLE="conv_params_V_1_1_1_4" MODULE="bin_conv_Pipeline_LOOP_LOAD_WTS" LOOP="LOOP_LOAD_WTS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="conv_params_V_1_2_1_fu_588_p3" SOURCE="Accel.cpp:302" VARIABLE="conv_params_V_1_2_1" MODULE="bin_conv_Pipeline_LOOP_LOAD_WTS" LOOP="LOOP_LOAD_WTS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="conv_params_V_1_2_1_4_fu_596_p3" SOURCE="Accel.cpp:302" VARIABLE="conv_params_V_1_2_1_4" MODULE="bin_conv_Pipeline_LOOP_LOAD_WTS" LOOP="LOOP_LOAD_WTS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="conv_params_V_2_0_1_fu_612_p3" SOURCE="Accel.cpp:302" VARIABLE="conv_params_V_2_0_1" MODULE="bin_conv_Pipeline_LOOP_LOAD_WTS" LOOP="LOOP_LOAD_WTS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="conv_params_V_2_0_1_4_fu_620_p3" SOURCE="Accel.cpp:302" VARIABLE="conv_params_V_2_0_1_4" MODULE="bin_conv_Pipeline_LOOP_LOAD_WTS" LOOP="LOOP_LOAD_WTS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="conv_params_V_2_1_1_fu_636_p3" SOURCE="Accel.cpp:302" VARIABLE="conv_params_V_2_1_1" MODULE="bin_conv_Pipeline_LOOP_LOAD_WTS" LOOP="LOOP_LOAD_WTS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="conv_params_V_2_1_1_4_fu_644_p3" SOURCE="Accel.cpp:302" VARIABLE="conv_params_V_2_1_1_4" MODULE="bin_conv_Pipeline_LOOP_LOAD_WTS" LOOP="LOOP_LOAD_WTS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="conv_params_V_2_2_1_fu_660_p3" SOURCE="Accel.cpp:302" VARIABLE="conv_params_V_2_2_1" MODULE="bin_conv_Pipeline_LOOP_LOAD_WTS" LOOP="LOOP_LOAD_WTS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="conv_params_V_2_2_1_4_fu_668_p3" SOURCE="Accel.cpp:302" VARIABLE="conv_params_V_2_2_1_4" MODULE="bin_conv_Pipeline_LOOP_LOAD_WTS" LOOP="LOOP_LOAD_WTS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1027_fu_916_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" VARIABLE="icmp_ln1027" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_922_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln317_fu_928_p2" SOURCE="Accel.cpp:317" VARIABLE="add_ln317" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln317_1_fu_942_p2" SOURCE="Accel.cpp:317" VARIABLE="add_ln317_1" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_84_fu_1004_p2" SOURCE="Accel.cpp:317" VARIABLE="empty_84" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_85_fu_1010_p2" SOURCE="Accel.cpp:317" VARIABLE="empty_85" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln320_37_fu_1721_p2" SOURCE="Accel.cpp:320" VARIABLE="or_ln320_37" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_fu_1763_p2" SOURCE="Accel.cpp:320" VARIABLE="add_ln320" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_1_fu_1773_p2" SOURCE="Accel.cpp:320" VARIABLE="add_ln320_1" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_2_fu_1835_p2" SOURCE="Accel.cpp:320" VARIABLE="add_ln320_2" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_3_fu_1845_p2" SOURCE="Accel.cpp:320" VARIABLE="add_ln320_3" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_4_fu_1875_p2" SOURCE="Accel.cpp:320" VARIABLE="add_ln320_4" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln324_fu_1893_p2" SOURCE="Accel.cpp:324" VARIABLE="add_ln324" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_5_fu_1930_p2" SOURCE="Accel.cpp:320" VARIABLE="add_ln320_5" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_6_fu_1992_p2" SOURCE="Accel.cpp:320" VARIABLE="add_ln320_6" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_7_fu_2002_p2" SOURCE="Accel.cpp:320" VARIABLE="add_ln320_7" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_8_fu_2028_p2" SOURCE="Accel.cpp:320" VARIABLE="add_ln320_8" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_9_fu_2038_p2" SOURCE="Accel.cpp:320" VARIABLE="add_ln320_9" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_10_fu_2123_p2" SOURCE="Accel.cpp:320" VARIABLE="add_ln320_10" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_11_fu_2149_p2" SOURCE="Accel.cpp:320" VARIABLE="add_ln320_11" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_12_fu_2159_p2" SOURCE="Accel.cpp:320" VARIABLE="add_ln320_12" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_13_fu_2185_p2" SOURCE="Accel.cpp:320" VARIABLE="add_ln320_13" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_14_fu_2195_p2" SOURCE="Accel.cpp:320" VARIABLE="add_ln320_14" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_15_fu_2221_p2" SOURCE="Accel.cpp:320" VARIABLE="add_ln320_15" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_16_fu_2231_p2" SOURCE="Accel.cpp:320" VARIABLE="add_ln320_16" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_17_fu_2261_p2" SOURCE="Accel.cpp:320" VARIABLE="add_ln320_17" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln324_1_fu_2279_p2" SOURCE="Accel.cpp:324" VARIABLE="add_ln324_1" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_18_fu_2316_p2" SOURCE="Accel.cpp:320" VARIABLE="add_ln320_18" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_19_fu_2454_p2" SOURCE="Accel.cpp:320" VARIABLE="add_ln320_19" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln324_2_fu_2472_p2" SOURCE="Accel.cpp:324" VARIABLE="add_ln324_2" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_20_fu_2509_p2" SOURCE="Accel.cpp:320" VARIABLE="add_ln320_20" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_21_fu_2535_p2" SOURCE="Accel.cpp:320" VARIABLE="add_ln320_21" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_22_fu_2545_p2" SOURCE="Accel.cpp:320" VARIABLE="add_ln320_22" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_23_fu_2607_p2" SOURCE="Accel.cpp:320" VARIABLE="add_ln320_23" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_24_fu_2617_p2" SOURCE="Accel.cpp:320" VARIABLE="add_ln320_24" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_25_fu_2647_p2" SOURCE="Accel.cpp:320" VARIABLE="add_ln320_25" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln324_3_fu_2665_p2" SOURCE="Accel.cpp:324" VARIABLE="add_ln324_3" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_26_fu_2702_p2" SOURCE="Accel.cpp:320" VARIABLE="add_ln320_26" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_27_fu_2764_p2" SOURCE="Accel.cpp:320" VARIABLE="add_ln320_27" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_28_fu_2774_p2" SOURCE="Accel.cpp:320" VARIABLE="add_ln320_28" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_29_fu_2800_p2" SOURCE="Accel.cpp:320" VARIABLE="add_ln320_29" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_30_fu_2810_p2" SOURCE="Accel.cpp:320" VARIABLE="add_ln320_30" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_31_fu_2840_p2" SOURCE="Accel.cpp:320" VARIABLE="add_ln320_31" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln324_4_fu_2858_p2" SOURCE="Accel.cpp:324" VARIABLE="add_ln324_4" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_32_fu_2887_p2" SOURCE="Accel.cpp:320" VARIABLE="add_ln320_32" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_33_fu_2897_p2" SOURCE="Accel.cpp:320" VARIABLE="add_ln320_33" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_34_fu_2923_p2" SOURCE="Accel.cpp:320" VARIABLE="add_ln320_34" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_35_fu_2933_p2" SOURCE="Accel.cpp:320" VARIABLE="add_ln320_35" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_36_fu_2959_p2" SOURCE="Accel.cpp:320" VARIABLE="add_ln320_36" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_37_fu_2969_p2" SOURCE="Accel.cpp:320" VARIABLE="add_ln320_37" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_38_fu_2999_p2" SOURCE="Accel.cpp:320" VARIABLE="add_ln320_38" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_fu_1054_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_1_fu_1071_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_1" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_2_fu_1596_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_2" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_3_fu_1604_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_3" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_4_fu_1632_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_4" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_5_fu_1640_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_5" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_6_fu_1668_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_6" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_7_fu_1676_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_7" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_8_fu_1754_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_8" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_9_fu_1783_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_9" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_10_fu_1791_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_10" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_11_fu_1819_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_11" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_12_fu_1827_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_12" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_13_fu_1855_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_13" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_14_fu_1863_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_14" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_15_fu_1885_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_15" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_16_fu_1947_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_16" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_17_fu_1976_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_17" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_18_fu_1984_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_18" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_19_fu_2012_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_19" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_20_fu_2020_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_20" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_21_fu_2048_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_21" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_22_fu_2056_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_22" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_23_fu_2078_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_23" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_24_fu_2140_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_24" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_25_fu_2169_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_25" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_26_fu_2177_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_26" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_27_fu_2205_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_27" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_28_fu_2213_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_28" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_29_fu_2241_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_29" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_30_fu_2249_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_30" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_31_fu_2271_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_31" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_32_fu_2333_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_32" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_33_fu_2362_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_33" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_34_fu_2370_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_34" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_35_fu_2398_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_35" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_36_fu_2406_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_36" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_37_fu_2434_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_37" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_38_fu_2442_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_38" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_39_fu_2464_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_39" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_40_fu_2526_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_40" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_41_fu_2555_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_41" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_42_fu_2563_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_42" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_43_fu_2591_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_43" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_44_fu_2599_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_44" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_45_fu_2627_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_45" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_46_fu_2635_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_46" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_47_fu_2657_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_47" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_48_fu_2719_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_48" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_49_fu_2748_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_49" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_50_fu_2756_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_50" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_51_fu_2784_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_51" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_52_fu_2792_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_52" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_53_fu_2820_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_53" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_54_fu_2828_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_54" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_55_fu_2850_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_55" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_56_fu_2878_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_56" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_57_fu_2907_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_57" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_58_fu_2915_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_58" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_59_fu_2943_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_59" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_60_fu_2951_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_60" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_61_fu_2979_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_61" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_62_fu_2987_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_62" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_63_fu_3009_p3" SOURCE="Accel.cpp:50" VARIABLE="select_ln50_63" MODULE="bin_conv_Pipeline_LOOP_CONVOLVER_LOAD" LOOP="LOOP_CONVOLVER_LOAD" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1027_fu_548_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" VARIABLE="icmp_ln1027" MODULE="process_word_Pipeline_VITIS_LOOP_113_1" LOOP="VITIS_LOOP_113_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_554_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840" MODULE="process_word_Pipeline_VITIS_LOOP_113_1" LOOP="VITIS_LOOP_113_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_fu_570_p2" SOURCE="Accel.cpp:127" VARIABLE="add_ln127" MODULE="process_word_Pipeline_VITIS_LOOP_113_1" LOOP="VITIS_LOOP_113_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_1_fu_741_p2" SOURCE="Accel.cpp:127" VARIABLE="add_ln127_1" MODULE="process_word_Pipeline_VITIS_LOOP_113_1" LOOP="VITIS_LOOP_113_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln128_fu_980_p2" SOURCE="Accel.cpp:128" VARIABLE="add_ln128" MODULE="process_word_Pipeline_VITIS_LOOP_113_1" LOOP="VITIS_LOOP_113_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_fu_798_p2" SOURCE="Accel.cpp:118" VARIABLE="add_ln118" MODULE="process_word_Pipeline_VITIS_LOOP_113_1" LOOP="VITIS_LOOP_113_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_1_fu_808_p2" SOURCE="Accel.cpp:118" VARIABLE="add_ln118_1" MODULE="process_word_Pipeline_VITIS_LOOP_113_1" LOOP="VITIS_LOOP_113_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_2_fu_858_p2" SOURCE="Accel.cpp:118" VARIABLE="add_ln118_2" MODULE="process_word_Pipeline_VITIS_LOOP_113_1" LOOP="VITIS_LOOP_113_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_3_fu_868_p2" SOURCE="Accel.cpp:118" VARIABLE="add_ln118_3" MODULE="process_word_Pipeline_VITIS_LOOP_113_1" LOOP="VITIS_LOOP_113_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_4_fu_878_p2" SOURCE="Accel.cpp:118" VARIABLE="add_ln118_4" MODULE="process_word_Pipeline_VITIS_LOOP_113_1" LOOP="VITIS_LOOP_113_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_5_fu_928_p2" SOURCE="Accel.cpp:118" VARIABLE="add_ln118_5" MODULE="process_word_Pipeline_VITIS_LOOP_113_1" LOOP="VITIS_LOOP_113_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_6_fu_966_p2" SOURCE="Accel.cpp:118" VARIABLE="add_ln118_6" MODULE="process_word_Pipeline_VITIS_LOOP_113_1" LOOP="VITIS_LOOP_113_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="s_idx_V_fu_584_p2" SOURCE="Accel.cpp:114" VARIABLE="s_idx_V" MODULE="process_word_Pipeline_VITIS_LOOP_113_1" LOOP="VITIS_LOOP_113_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_fu_598_p2" SOURCE="Accel.cpp:125" VARIABLE="add_ln125" MODULE="process_word_Pipeline_VITIS_LOOP_113_1" LOOP="VITIS_LOOP_113_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_1_fu_628_p2" SOURCE="Accel.cpp:125" VARIABLE="add_ln125_1" MODULE="process_word_Pipeline_VITIS_LOOP_113_1" LOOP="VITIS_LOOP_113_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_2_fu_645_p2" SOURCE="Accel.cpp:125" VARIABLE="add_ln125_2" MODULE="process_word_Pipeline_VITIS_LOOP_113_1" LOOP="VITIS_LOOP_113_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_3_fu_758_p2" SOURCE="Accel.cpp:125" VARIABLE="add_ln125_3" MODULE="process_word_Pipeline_VITIS_LOOP_113_1" LOOP="VITIS_LOOP_113_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_4_fu_768_p2" SOURCE="Accel.cpp:125" VARIABLE="add_ln125_4" MODULE="process_word_Pipeline_VITIS_LOOP_113_1" LOOP="VITIS_LOOP_113_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_5_fu_818_p2" SOURCE="Accel.cpp:125" VARIABLE="add_ln125_5" MODULE="process_word_Pipeline_VITIS_LOOP_113_1" LOOP="VITIS_LOOP_113_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_6_fu_828_p2" SOURCE="Accel.cpp:125" VARIABLE="add_ln125_6" MODULE="process_word_Pipeline_VITIS_LOOP_113_1" LOOP="VITIS_LOOP_113_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_7_fu_888_p2" SOURCE="Accel.cpp:125" VARIABLE="add_ln125_7" MODULE="process_word_Pipeline_VITIS_LOOP_113_1" LOOP="VITIS_LOOP_113_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_8_fu_898_p2" SOURCE="Accel.cpp:125" VARIABLE="add_ln125_8" MODULE="process_word_Pipeline_VITIS_LOOP_113_1" LOOP="VITIS_LOOP_113_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln128_1_fu_942_p2" SOURCE="Accel.cpp:128" VARIABLE="add_ln128_1" MODULE="process_word_Pipeline_VITIS_LOOP_113_1" LOOP="VITIS_LOOP_113_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln127_fu_990_p2" SOURCE="Accel.cpp:127" VARIABLE="or_ln127" MODULE="process_word_Pipeline_VITIS_LOOP_113_1" LOOP="VITIS_LOOP_113_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_fu_995_p3" SOURCE="Accel.cpp:127" VARIABLE="select_ln127" MODULE="process_word_Pipeline_VITIS_LOOP_113_1" LOOP="VITIS_LOOP_113_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="s_idx_V_cast_fu_656_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" VARIABLE="s_idx_V_cast" MODULE="process_word_Pipeline_VITIS_LOOP_113_1" LOOP="VITIS_LOOP_113_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_7_fu_690_p2" SOURCE="Accel.cpp:118" VARIABLE="add_ln118_7" MODULE="process_word_Pipeline_VITIS_LOOP_113_1" LOOP="VITIS_LOOP_113_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_8_fu_707_p2" SOURCE="Accel.cpp:118" VARIABLE="add_ln118_8" MODULE="process_word_Pipeline_VITIS_LOOP_113_1" LOOP="VITIS_LOOP_113_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_9_fu_778_p2" SOURCE="Accel.cpp:118" VARIABLE="add_ln118_9" MODULE="process_word_Pipeline_VITIS_LOOP_113_1" LOOP="VITIS_LOOP_113_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_10_fu_788_p2" SOURCE="Accel.cpp:118" VARIABLE="add_ln118_10" MODULE="process_word_Pipeline_VITIS_LOOP_113_1" LOOP="VITIS_LOOP_113_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_11_fu_838_p2" SOURCE="Accel.cpp:118" VARIABLE="add_ln118_11" MODULE="process_word_Pipeline_VITIS_LOOP_113_1" LOOP="VITIS_LOOP_113_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_12_fu_848_p2" SOURCE="Accel.cpp:118" VARIABLE="add_ln118_12" MODULE="process_word_Pipeline_VITIS_LOOP_113_1" LOOP="VITIS_LOOP_113_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_13_fu_908_p2" SOURCE="Accel.cpp:118" VARIABLE="add_ln118_13" MODULE="process_word_Pipeline_VITIS_LOOP_113_1" LOOP="VITIS_LOOP_113_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_14_fu_918_p2" SOURCE="Accel.cpp:118" VARIABLE="add_ln118_14" MODULE="process_word_Pipeline_VITIS_LOOP_113_1" LOOP="VITIS_LOOP_113_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_956_p2" SOURCE="Accel.cpp:121" VARIABLE="add_ln121" MODULE="process_word_Pipeline_VITIS_LOOP_113_1" LOOP="VITIS_LOOP_113_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln120_fu_1004_p3" SOURCE="Accel.cpp:120" VARIABLE="select_ln120" MODULE="process_word_Pipeline_VITIS_LOOP_113_1" LOOP="VITIS_LOOP_113_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1027_fu_298_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" VARIABLE="icmp_ln1027" MODULE="process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1027_fu_304_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" VARIABLE="add_ln1027" MODULE="process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_316_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840" MODULE="process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln83_fu_322_p2" SOURCE="Accel.cpp:83" VARIABLE="icmp_ln83" MODULE="process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1027_fu_328_p3" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" VARIABLE="select_ln1027" MODULE="process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1027_1_fu_336_p3" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" VARIABLE="select_ln1027_1" MODULE="process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_348_p2" SOURCE="Accel.cpp:65" VARIABLE="add_ln65" MODULE="process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_1_fu_374_p2" SOURCE="Accel.cpp:65" VARIABLE="add_ln65_1" MODULE="process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_2_fu_396_p2" SOURCE="Accel.cpp:65" VARIABLE="add_ln65_2" MODULE="process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln1497_fu_477_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1497" VARIABLE="and_ln1497" MODULE="process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln829_fu_490_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:829" VARIABLE="xor_ln829" MODULE="process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="cc_V_fu_409_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495" VARIABLE="cc_V" MODULE="process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_3_fu_419_p2" SOURCE="Accel.cpp:65" VARIABLE="add_ln65_3" MODULE="process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln1497_1_fu_514_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1497" VARIABLE="and_ln1497_1" MODULE="process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln829_1_fu_527_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:829" VARIABLE="xor_ln829_1" MODULE="process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1495_1_fu_432_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495" VARIABLE="add_ln1495_1" MODULE="process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_4_fu_442_p2" SOURCE="Accel.cpp:65" VARIABLE="add_ln65_4" MODULE="process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln1497_2_fu_596_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1497" VARIABLE="and_ln1497_2" MODULE="process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln829_2_fu_609_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:829" VARIABLE="xor_ln829_2" MODULE="process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln1497_3_fu_557_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1497" VARIABLE="and_ln1497_3" MODULE="process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln829_3_fu_570_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:829" VARIABLE="xor_ln829_3" MODULE="process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln1497_4_fu_635_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1497" VARIABLE="and_ln1497_4" MODULE="process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln829_4_fu_647_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:829" VARIABLE="xor_ln829_4" MODULE="process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln1497_5_fu_670_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1497" VARIABLE="and_ln1497_5" MODULE="process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln829_5_fu_683_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:829" VARIABLE="xor_ln829_5" MODULE="process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln1497_6_fu_706_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1497" VARIABLE="and_ln1497_6" MODULE="process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln829_6_fu_718_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:829" VARIABLE="xor_ln829_6" MODULE="process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln1497_7_fu_740_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1497" VARIABLE="and_ln1497_7" MODULE="process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln829_7_fu_752_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:829" VARIABLE="xor_ln829_7" MODULE="process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln1497_8_fu_775_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1497" VARIABLE="and_ln1497_8" MODULE="process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln829_8_fu_788_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:829" VARIABLE="xor_ln829_8" MODULE="process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_10_fu_586_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840_10" MODULE="process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_11_fu_811_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840_11" MODULE="process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_12_fu_821_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840_12" MODULE="process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_13_fu_831_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840_13" MODULE="process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_14_fu_841_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840_14" MODULE="process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_15_fu_851_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840_15" MODULE="process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln840_16_fu_861_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840_16" MODULE="process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="conv_out_buffer_m_d0" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840_17" MODULE="process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_452_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495" VARIABLE="ret_V" MODULE="process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1027_fu_645_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" VARIABLE="icmp_ln1027" MODULE="process_word_Pipeline_VITIS_LOOP_142_4" LOOP="VITIS_LOOP_142_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_651_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840" MODULE="process_word_Pipeline_VITIS_LOOP_142_4" LOOP="VITIS_LOOP_142_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_fu_667_p2" SOURCE="Accel.cpp:165" VARIABLE="add_ln165" MODULE="process_word_Pipeline_VITIS_LOOP_142_4" LOOP="VITIS_LOOP_142_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_1_fu_693_p2" SOURCE="Accel.cpp:165" VARIABLE="add_ln165_1" MODULE="process_word_Pipeline_VITIS_LOOP_142_4" LOOP="VITIS_LOOP_142_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_2_fu_882_p2" SOURCE="Accel.cpp:165" VARIABLE="add_ln165_2" MODULE="process_word_Pipeline_VITIS_LOOP_142_4" LOOP="VITIS_LOOP_142_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_3_fu_712_p2" SOURCE="Accel.cpp:165" VARIABLE="add_ln165_3" MODULE="process_word_Pipeline_VITIS_LOOP_142_4" LOOP="VITIS_LOOP_142_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_4_fu_958_p2" SOURCE="Accel.cpp:165" VARIABLE="add_ln165_4" MODULE="process_word_Pipeline_VITIS_LOOP_142_4" LOOP="VITIS_LOOP_142_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_5_fu_894_p2" SOURCE="Accel.cpp:165" VARIABLE="add_ln165_5" MODULE="process_word_Pipeline_VITIS_LOOP_142_4" LOOP="VITIS_LOOP_142_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_6_fu_1010_p2" SOURCE="Accel.cpp:165" VARIABLE="add_ln165_6" MODULE="process_word_Pipeline_VITIS_LOOP_142_4" LOOP="VITIS_LOOP_142_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_7_fu_906_p2" SOURCE="Accel.cpp:165" VARIABLE="add_ln165_7" MODULE="process_word_Pipeline_VITIS_LOOP_142_4" LOOP="VITIS_LOOP_142_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_8_fu_1062_p2" SOURCE="Accel.cpp:165" VARIABLE="add_ln165_8" MODULE="process_word_Pipeline_VITIS_LOOP_142_4" LOOP="VITIS_LOOP_142_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_fu_1133_p2" SOURCE="Accel.cpp:169" VARIABLE="add_ln169" MODULE="process_word_Pipeline_VITIS_LOOP_142_4" LOOP="VITIS_LOOP_142_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_fu_733_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" VARIABLE="ret_V" MODULE="process_word_Pipeline_VITIS_LOOP_142_4" LOOP="VITIS_LOOP_142_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_fu_755_p2" SOURCE="Accel.cpp:149" VARIABLE="add_ln149" MODULE="process_word_Pipeline_VITIS_LOOP_142_4" LOOP="VITIS_LOOP_142_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_1_fu_781_p2" SOURCE="Accel.cpp:149" VARIABLE="add_ln149_1" MODULE="process_word_Pipeline_VITIS_LOOP_142_4" LOOP="VITIS_LOOP_142_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_2_fu_798_p2" SOURCE="Accel.cpp:149" VARIABLE="add_ln149_2" MODULE="process_word_Pipeline_VITIS_LOOP_142_4" LOOP="VITIS_LOOP_142_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_3_fu_918_p2" SOURCE="Accel.cpp:149" VARIABLE="add_ln149_3" MODULE="process_word_Pipeline_VITIS_LOOP_142_4" LOOP="VITIS_LOOP_142_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_4_fu_928_p2" SOURCE="Accel.cpp:149" VARIABLE="add_ln149_4" MODULE="process_word_Pipeline_VITIS_LOOP_142_4" LOOP="VITIS_LOOP_142_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_5_fu_970_p2" SOURCE="Accel.cpp:149" VARIABLE="add_ln149_5" MODULE="process_word_Pipeline_VITIS_LOOP_142_4" LOOP="VITIS_LOOP_142_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_6_fu_980_p2" SOURCE="Accel.cpp:149" VARIABLE="add_ln149_6" MODULE="process_word_Pipeline_VITIS_LOOP_142_4" LOOP="VITIS_LOOP_142_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_7_fu_1022_p2" SOURCE="Accel.cpp:149" VARIABLE="add_ln149_7" MODULE="process_word_Pipeline_VITIS_LOOP_142_4" LOOP="VITIS_LOOP_142_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_8_fu_1032_p2" SOURCE="Accel.cpp:149" VARIABLE="add_ln149_8" MODULE="process_word_Pipeline_VITIS_LOOP_142_4" LOOP="VITIS_LOOP_142_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_fu_1102_p2" SOURCE="Accel.cpp:152" VARIABLE="add_ln152" MODULE="process_word_Pipeline_VITIS_LOOP_142_4" LOOP="VITIS_LOOP_142_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln168_fu_1112_p3" SOURCE="Accel.cpp:168" VARIABLE="select_ln168" MODULE="process_word_Pipeline_VITIS_LOOP_142_4" LOOP="VITIS_LOOP_142_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="add_i_i191_fu_813_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" VARIABLE="add_i_i191" MODULE="process_word_Pipeline_VITIS_LOOP_142_4" LOOP="VITIS_LOOP_142_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_fu_823_p2" SOURCE="Accel.cpp:156" VARIABLE="add_ln156" MODULE="process_word_Pipeline_VITIS_LOOP_142_4" LOOP="VITIS_LOOP_142_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_1_fu_849_p2" SOURCE="Accel.cpp:156" VARIABLE="add_ln156_1" MODULE="process_word_Pipeline_VITIS_LOOP_142_4" LOOP="VITIS_LOOP_142_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_2_fu_866_p2" SOURCE="Accel.cpp:156" VARIABLE="add_ln156_2" MODULE="process_word_Pipeline_VITIS_LOOP_142_4" LOOP="VITIS_LOOP_142_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_3_fu_938_p2" SOURCE="Accel.cpp:156" VARIABLE="add_ln156_3" MODULE="process_word_Pipeline_VITIS_LOOP_142_4" LOOP="VITIS_LOOP_142_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_4_fu_948_p2" SOURCE="Accel.cpp:156" VARIABLE="add_ln156_4" MODULE="process_word_Pipeline_VITIS_LOOP_142_4" LOOP="VITIS_LOOP_142_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_5_fu_990_p2" SOURCE="Accel.cpp:156" VARIABLE="add_ln156_5" MODULE="process_word_Pipeline_VITIS_LOOP_142_4" LOOP="VITIS_LOOP_142_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_6_fu_1000_p2" SOURCE="Accel.cpp:156" VARIABLE="add_ln156_6" MODULE="process_word_Pipeline_VITIS_LOOP_142_4" LOOP="VITIS_LOOP_142_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_7_fu_1042_p2" SOURCE="Accel.cpp:156" VARIABLE="add_ln156_7" MODULE="process_word_Pipeline_VITIS_LOOP_142_4" LOOP="VITIS_LOOP_142_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_8_fu_1052_p2" SOURCE="Accel.cpp:156" VARIABLE="add_ln156_8" MODULE="process_word_Pipeline_VITIS_LOOP_142_4" LOOP="VITIS_LOOP_142_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_fu_1082_p2" SOURCE="Accel.cpp:159" VARIABLE="add_ln159" MODULE="process_word_Pipeline_VITIS_LOOP_142_4" LOOP="VITIS_LOOP_142_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln158_fu_1120_p2" SOURCE="Accel.cpp:158" VARIABLE="or_ln158" MODULE="process_word_Pipeline_VITIS_LOOP_142_4" LOOP="VITIS_LOOP_142_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln158_fu_1124_p3" SOURCE="Accel.cpp:158" VARIABLE="select_ln158" MODULE="process_word_Pipeline_VITIS_LOOP_142_4" LOOP="VITIS_LOOP_142_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln159_fu_1092_p2" SOURCE="Accel.cpp:159" VARIABLE="or_ln159" MODULE="process_word_Pipeline_VITIS_LOOP_142_4" LOOP="VITIS_LOOP_142_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln168_1_fu_1145_p3" SOURCE="Accel.cpp:168" VARIABLE="select_ln168_1" MODULE="process_word_Pipeline_VITIS_LOOP_142_4" LOOP="VITIS_LOOP_142_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln169_fu_1153_p3" SOURCE="Accel.cpp:169" VARIABLE="select_ln169" MODULE="process_word_Pipeline_VITIS_LOOP_142_4" LOOP="VITIS_LOOP_142_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_293_p2" SOURCE="Accel.cpp:106" VARIABLE="add_ln106" MODULE="process_word" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln106_fu_303_p2" SOURCE="Accel.cpp:106" VARIABLE="shl_ln106" MODULE="process_word" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="last_wrd_fu_317_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1019" VARIABLE="last_wrd" MODULE="process_word" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_fu_328_p2" SOURCE="Accel.cpp:114" VARIABLE="add_ln114" MODULE="process_word" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln186_fu_346_p3" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" VARIABLE="select_ln186" MODULE="process_word" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln186_1_fu_354_p3" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" VARIABLE="select_ln186_1" MODULE="process_word" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln186_2_fu_362_p3" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" VARIABLE="select_ln186_2" MODULE="process_word" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln186_3_fu_370_p3" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" VARIABLE="select_ln186_3" MODULE="process_word" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln186_4_fu_378_p3" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" VARIABLE="select_ln186_4" MODULE="process_word" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln186_5_fu_386_p3" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" VARIABLE="select_ln186_5" MODULE="process_word" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln186_6_fu_394_p3" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" VARIABLE="select_ln186_6" MODULE="process_word" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln186_7_fu_402_p3" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" VARIABLE="select_ln186_7" MODULE="process_word" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln186_8_fu_410_p3" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" VARIABLE="select_ln186_8" MODULE="process_word" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="first_wrd_fu_340_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1019" VARIABLE="first_wrd" MODULE="process_word" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1027_fu_133_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" VARIABLE="icmp_ln1027" MODULE="bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10" LOOP="VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1027_1_fu_139_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" VARIABLE="add_ln1027_1" MODULE="bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10" LOOP="VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_157_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840" MODULE="bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10" LOOP="VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1027_3_fu_163_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" VARIABLE="icmp_ln1027_3" MODULE="bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10" LOOP="VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1027_fu_169_p3" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" VARIABLE="select_ln1027" MODULE="bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10" LOOP="VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1027_3_fu_177_p3" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" VARIABLE="select_ln1027_3" MODULE="bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10" LOOP="VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln1027_fu_197_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" VARIABLE="xor_ln1027" MODULE="bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10" LOOP="VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1027_4_fu_203_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" VARIABLE="icmp_ln1027_4" MODULE="bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10" LOOP="VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln1027_fu_209_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" VARIABLE="and_ln1027" MODULE="bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10" LOOP="VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_32_fu_215_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840_32" MODULE="bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10" LOOP="VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln1027_fu_221_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" VARIABLE="or_ln1027" MODULE="bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10" LOOP="VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1027_4_fu_227_p3" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" VARIABLE="select_ln1027_4" MODULE="bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10" LOOP="VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1027_5_fu_235_p3" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" VARIABLE="select_ln1027_5" MODULE="bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10" LOOP="VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln341_fu_247_p2" SOURCE="Accel.cpp:341" VARIABLE="add_ln341" MODULE="bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10" LOOP="VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln341_1_fu_277_p2" SOURCE="Accel.cpp:341" VARIABLE="add_ln341_1" MODULE="bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10" LOOP="VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln341_2_fu_287_p2" SOURCE="Accel.cpp:341" VARIABLE="add_ln341_2" MODULE="bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10" LOOP="VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_33_fu_298_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840_33" MODULE="bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10" LOOP="VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1027_fu_304_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" VARIABLE="add_ln1027" MODULE="bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10" LOOP="VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1027_6_fu_310_p3" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" VARIABLE="select_ln1027_6" MODULE="bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10" LOOP="VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1027_fu_104_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" VARIABLE="icmp_ln1027" MODULE="bin_conv_Pipeline_VITIS_LOOP_348_11" LOOP="VITIS_LOOP_348_11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_110_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840" MODULE="bin_conv_Pipeline_VITIS_LOOP_348_11" LOOP="VITIS_LOOP_348_11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_29_fu_125_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840_29" MODULE="bin_conv_Pipeline_VITIS_LOOP_348_11" LOOP="VITIS_LOOP_348_11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln840_fu_136_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="xor_ln840" MODULE="bin_conv_Pipeline_VITIS_LOOP_348_11" LOOP="VITIS_LOOP_348_11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_30_fu_160_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840_30" MODULE="bin_conv_Pipeline_VITIS_LOOP_348_11" LOOP="VITIS_LOOP_348_11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_buffer_V_d0" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840_31" MODULE="bin_conv_Pipeline_VITIS_LOOP_348_11" LOOP="VITIS_LOOP_348_11" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_i705_fu_2451_p2" SOURCE="" VARIABLE="add_i705" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_0_3_fu_2854_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_0_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_1_3_fu_2860_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_1_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_2_3_fu_2866_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_2_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_3_3_fu_2872_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_3_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_4_3_fu_2878_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_4_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_5_3_fu_2884_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_5_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_6_3_fu_2890_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_6_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_7_3_fu_2896_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_7_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_8_3_fu_2902_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_8_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_9_3_fu_2908_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_9_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_10_3_fu_2914_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_10_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_11_3_fu_2920_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_11_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_12_3_fu_2926_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_12_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_13_3_fu_2932_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_13_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_14_3_fu_2938_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_14_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_15_3_fu_2944_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_15_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_16_3_fu_3238_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_16_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_17_3_fu_3244_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_17_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_18_3_fu_3250_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_18_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_19_3_fu_3256_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_19_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_20_3_fu_3262_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_20_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_21_3_fu_3268_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_21_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_22_3_fu_3274_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_22_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_23_3_fu_3280_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_23_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_24_3_fu_3286_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_24_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_25_3_fu_3292_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_25_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_26_3_fu_3298_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_26_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_27_3_fu_3304_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_27_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_28_3_fu_3310_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_28_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_29_3_fu_3316_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_29_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_30_3_fu_3322_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_30_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_31_3_fu_3328_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_31_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_32_3_fu_3622_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_32_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_33_3_fu_3628_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_33_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_34_3_fu_3634_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_34_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_35_3_fu_3640_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_35_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_36_3_fu_3646_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_36_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_37_3_fu_3652_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_37_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_38_3_fu_3658_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_38_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_39_3_fu_3664_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_39_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_40_3_fu_3670_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_40_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_41_3_fu_3676_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_41_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_42_3_fu_3682_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_42_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_43_3_fu_3688_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_43_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_44_3_fu_3694_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_44_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_45_3_fu_3700_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_45_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_46_3_fu_3706_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_46_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_47_3_fu_3712_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_47_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_48_3_fu_3846_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_48_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_49_3_fu_3852_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_49_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_50_3_fu_3858_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_50_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_51_3_fu_3864_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_51_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_52_3_fu_3870_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_52_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_53_3_fu_3876_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_53_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_54_3_fu_3882_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_54_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_55_3_fu_3888_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_55_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_56_3_fu_3894_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_56_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_57_3_fu_3900_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_57_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_58_3_fu_3906_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_58_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_59_3_fu_3912_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_59_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_60_3_fu_3918_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_60_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_61_3_fu_3924_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_61_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_62_3_fu_3930_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_62_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_63_3_fu_3936_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="fixed_temp_V_63_3" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_V_10_fu_2635_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="i_V_10" MODULE="bin_conv_Pipeline_LOOP_ACC_PHASES_I" LOOP="LOOP_ACC_PHASES_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1027_fu_1314_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" VARIABLE="icmp_ln1027" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_1320_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_fu_1701_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_1_fu_1710_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_1" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_2_fu_1719_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_2" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_3_fu_1728_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_3" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_4_fu_1737_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_4" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_5_fu_1746_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_5" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_6_fu_1755_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_6" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_7_fu_1764_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_7" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_8_fu_1773_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_8" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_9_fu_1782_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_9" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_10_fu_1791_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_10" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_11_fu_1800_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_11" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_12_fu_1809_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_12" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_13_fu_1818_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_13" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_14_fu_1827_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_14" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_15_fu_1836_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_15" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_16_fu_2398_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_16" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_17_fu_2407_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_17" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_18_fu_2416_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_18" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_19_fu_2425_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_19" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_20_fu_2434_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_20" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_21_fu_2443_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_21" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_22_fu_2452_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_22" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_23_fu_2461_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_23" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_24_fu_2470_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_24" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_25_fu_2479_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_25" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_26_fu_2488_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_26" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_27_fu_2497_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_27" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_28_fu_2506_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_28" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_29_fu_2515_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_29" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_30_fu_2524_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_30" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_31_fu_2533_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_31" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_32_fu_2993_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_32" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_33_fu_3002_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_33" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_34_fu_3011_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_34" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_35_fu_3020_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_35" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_36_fu_3029_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_36" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_37_fu_3038_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_37" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_38_fu_3047_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_38" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_39_fu_3056_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_39" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_40_fu_3065_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_40" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_41_fu_3074_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_41" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_42_fu_3083_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_42" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_43_fu_3092_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_43" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_44_fu_3101_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_44" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_45_fu_3110_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_45" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_46_fu_3119_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_46" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_47_fu_3128_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_47" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_48_fu_3137_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_48" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_49_fu_3146_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_49" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_50_fu_3155_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_50" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_51_fu_3164_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_51" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_52_fu_3173_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_52" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_53_fu_3182_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_53" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_54_fu_3191_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_54" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_55_fu_3200_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_55" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_56_fu_3209_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_56" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_57_fu_3218_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_57" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_58_fu_3227_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_58" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_59_fu_3236_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_59" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_60_fu_3245_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_60" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_61_fu_3254_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_61" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_62_fu_3263_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_62" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_63_fu_3272_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804_63" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="o_bank_offset_V_2_fu_1508_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" VARIABLE="o_bank_offset_V_2" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln422_fu_3377_p2" SOURCE="Accel.cpp:422" VARIABLE="icmp_ln422" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln422_1_fu_3391_p2" SOURCE="Accel.cpp:422" VARIABLE="icmp_ln422_1" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln422_2_fu_3405_p2" SOURCE="Accel.cpp:422" VARIABLE="icmp_ln422_2" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln422_3_fu_3419_p2" SOURCE="Accel.cpp:422" VARIABLE="icmp_ln422_3" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln422_4_fu_3433_p2" SOURCE="Accel.cpp:422" VARIABLE="icmp_ln422_4" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln422_5_fu_3447_p2" SOURCE="Accel.cpp:422" VARIABLE="icmp_ln422_5" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln422_6_fu_3461_p2" SOURCE="Accel.cpp:422" VARIABLE="icmp_ln422_6" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln422_7_fu_3475_p2" SOURCE="Accel.cpp:422" VARIABLE="icmp_ln422_7" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln422_8_fu_3489_p2" SOURCE="Accel.cpp:422" VARIABLE="icmp_ln422_8" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln422_9_fu_3503_p2" SOURCE="Accel.cpp:422" VARIABLE="icmp_ln422_9" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln422_10_fu_3517_p2" SOURCE="Accel.cpp:422" VARIABLE="icmp_ln422_10" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln422_11_fu_3531_p2" SOURCE="Accel.cpp:422" VARIABLE="icmp_ln422_11" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln422_12_fu_3545_p2" SOURCE="Accel.cpp:422" VARIABLE="icmp_ln422_12" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln422_13_fu_3559_p2" SOURCE="Accel.cpp:422" VARIABLE="icmp_ln422_13" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln422_14_fu_3573_p2" SOURCE="Accel.cpp:422" VARIABLE="icmp_ln422_14" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln422_15_fu_3587_p2" SOURCE="Accel.cpp:422" VARIABLE="icmp_ln422_15" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln422_16_fu_3601_p2" SOURCE="Accel.cpp:422" VARIABLE="icmp_ln422_16" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln422_17_fu_3615_p2" SOURCE="Accel.cpp:422" VARIABLE="icmp_ln422_17" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln422_18_fu_3629_p2" SOURCE="Accel.cpp:422" VARIABLE="icmp_ln422_18" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln422_19_fu_3643_p2" SOURCE="Accel.cpp:422" VARIABLE="icmp_ln422_19" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln422_20_fu_3657_p2" SOURCE="Accel.cpp:422" VARIABLE="icmp_ln422_20" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln422_21_fu_3671_p2" SOURCE="Accel.cpp:422" VARIABLE="icmp_ln422_21" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln422_22_fu_3685_p2" SOURCE="Accel.cpp:422" VARIABLE="icmp_ln422_22" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln422_23_fu_3699_p2" SOURCE="Accel.cpp:422" VARIABLE="icmp_ln422_23" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln422_24_fu_3715_p2" SOURCE="Accel.cpp:422" VARIABLE="icmp_ln422_24" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln422_25_fu_3731_p2" SOURCE="Accel.cpp:422" VARIABLE="icmp_ln422_25" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln422_26_fu_3747_p2" SOURCE="Accel.cpp:422" VARIABLE="icmp_ln422_26" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln422_27_fu_3763_p2" SOURCE="Accel.cpp:422" VARIABLE="icmp_ln422_27" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln422_28_fu_3779_p2" SOURCE="Accel.cpp:422" VARIABLE="icmp_ln422_28" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln422_29_fu_3795_p2" SOURCE="Accel.cpp:422" VARIABLE="icmp_ln422_29" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln422_30_fu_3811_p2" SOURCE="Accel.cpp:422" VARIABLE="icmp_ln422_30" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln422_31_fu_3827_p2" SOURCE="Accel.cpp:422" VARIABLE="icmp_ln422_31" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln779_fu_3904_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="shl_ln779" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln433_fu_3916_p2" SOURCE="Accel.cpp:433" VARIABLE="and_ln433" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln433_fu_3922_p2" SOURCE="Accel.cpp:433" VARIABLE="icmp_ln433" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_1276_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" VARIABLE="sub_ln628" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln628_fu_3946_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" VARIABLE="lshr_ln628" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_1_fu_3964_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" VARIABLE="add_ln186_1" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln779_1_fu_3979_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="shl_ln779_1" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln779_2_fu_3989_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="shl_ln779_2" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln433_1_fu_3995_p2" SOURCE="Accel.cpp:433" VARIABLE="or_ln433_1" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln433_1_fu_4001_p2" SOURCE="Accel.cpp:433" VARIABLE="and_ln433_1" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln433_1_fu_4007_p2" SOURCE="Accel.cpp:433" VARIABLE="icmp_ln433_1" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_1281_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" VARIABLE="sub_ln628_2" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln628_2_fu_4031_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" VARIABLE="lshr_ln628_2" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_2_fu_4055_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" VARIABLE="add_ln186_2" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln779_3_fu_4070_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="shl_ln779_3" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln779_4_fu_4080_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="shl_ln779_4" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln433_2_fu_4086_p2" SOURCE="Accel.cpp:433" VARIABLE="or_ln433_2" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln433_2_fu_4092_p2" SOURCE="Accel.cpp:433" VARIABLE="and_ln433_2" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln433_2_fu_4098_p2" SOURCE="Accel.cpp:433" VARIABLE="icmp_ln433_2" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_1286_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" VARIABLE="sub_ln628_3" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln628_3_fu_4122_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" VARIABLE="lshr_ln628_3" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_3_fu_4140_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" VARIABLE="add_ln186_3" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln779_5_fu_4155_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="shl_ln779_5" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln779_6_fu_4165_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="shl_ln779_6" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln433_3_fu_4171_p2" SOURCE="Accel.cpp:433" VARIABLE="or_ln433_3" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln433_3_fu_4177_p2" SOURCE="Accel.cpp:433" VARIABLE="and_ln433_3" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln433_3_fu_4183_p2" SOURCE="Accel.cpp:433" VARIABLE="icmp_ln433_3" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_1291_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" VARIABLE="sub_ln628_4" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln628_4_fu_4207_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" VARIABLE="lshr_ln628_4" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_4_fu_4231_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" VARIABLE="add_ln186_4" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_5_fu_4236_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" VARIABLE="add_ln186_5" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln779_7_fu_4251_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="shl_ln779_7" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln779_8_fu_4261_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="shl_ln779_8" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln433_4_fu_4267_p2" SOURCE="Accel.cpp:433" VARIABLE="or_ln433_4" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln433_4_fu_4273_p2" SOURCE="Accel.cpp:433" VARIABLE="and_ln433_4" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln433_4_fu_4279_p2" SOURCE="Accel.cpp:433" VARIABLE="icmp_ln433_4" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_1296_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" VARIABLE="sub_ln628_5" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln628_5_fu_4303_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" VARIABLE="lshr_ln628_5" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_6_fu_4333_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" VARIABLE="add_ln186_6" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_7_fu_4338_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" VARIABLE="add_ln186_7" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln779_9_fu_4353_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="shl_ln779_9" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln779_10_fu_4363_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="shl_ln779_10" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln433_5_fu_4369_p2" SOURCE="Accel.cpp:433" VARIABLE="or_ln433_5" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln433_5_fu_4375_p2" SOURCE="Accel.cpp:433" VARIABLE="and_ln433_5" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln433_5_fu_4381_p2" SOURCE="Accel.cpp:433" VARIABLE="icmp_ln433_5" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_1276_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" VARIABLE="sub_ln628_6" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln628_6_fu_1845_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" VARIABLE="lshr_ln628_6" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_8_fu_1871_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" VARIABLE="add_ln186_8" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_9_fu_1876_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" VARIABLE="add_ln186_9" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln779_11_fu_1885_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="shl_ln779_11" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln779_12_fu_1895_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="shl_ln779_12" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln433_6_fu_1901_p2" SOURCE="Accel.cpp:433" VARIABLE="or_ln433_6" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln433_6_fu_4407_p2" SOURCE="Accel.cpp:433" VARIABLE="and_ln433_6" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln433_6_fu_4412_p2" SOURCE="Accel.cpp:433" VARIABLE="icmp_ln433_6" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_1281_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" VARIABLE="sub_ln628_7" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln628_7_fu_1911_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" VARIABLE="lshr_ln628_7" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_10_fu_1929_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" VARIABLE="add_ln186_10" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_11_fu_1934_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" VARIABLE="add_ln186_11" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln779_13_fu_1943_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="shl_ln779_13" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln779_14_fu_1953_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="shl_ln779_14" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln433_7_fu_1959_p2" SOURCE="Accel.cpp:433" VARIABLE="or_ln433_7" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln433_7_fu_4437_p2" SOURCE="Accel.cpp:433" VARIABLE="and_ln433_7" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln433_7_fu_4442_p2" SOURCE="Accel.cpp:433" VARIABLE="icmp_ln433_7" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_1286_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" VARIABLE="sub_ln628_8" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln628_8_fu_1969_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" VARIABLE="lshr_ln628_8" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_12_fu_1993_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" VARIABLE="add_ln186_12" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_13_fu_1998_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" VARIABLE="add_ln186_13" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln779_15_fu_2007_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="shl_ln779_15" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln779_16_fu_2017_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="shl_ln779_16" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln433_8_fu_2023_p2" SOURCE="Accel.cpp:433" VARIABLE="or_ln433_8" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln433_8_fu_4467_p2" SOURCE="Accel.cpp:433" VARIABLE="and_ln433_8" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln433_8_fu_4472_p2" SOURCE="Accel.cpp:433" VARIABLE="icmp_ln433_8" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_1291_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" VARIABLE="sub_ln628_9" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln628_9_fu_2033_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" VARIABLE="lshr_ln628_9" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_14_fu_2063_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" VARIABLE="add_ln186_14" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_15_fu_2068_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" VARIABLE="add_ln186_15" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln779_17_fu_2077_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="shl_ln779_17" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln779_18_fu_2087_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="shl_ln779_18" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln433_9_fu_2093_p2" SOURCE="Accel.cpp:433" VARIABLE="or_ln433_9" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln433_9_fu_4497_p2" SOURCE="Accel.cpp:433" VARIABLE="and_ln433_9" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln433_9_fu_4502_p2" SOURCE="Accel.cpp:433" VARIABLE="icmp_ln433_9" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_1296_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" VARIABLE="sub_ln628_10" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln628_10_fu_2103_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" VARIABLE="lshr_ln628_10" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_16_fu_2139_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" VARIABLE="add_ln186_16" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_17_fu_2144_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" VARIABLE="add_ln186_17" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln779_19_fu_2153_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="shl_ln779_19" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln779_20_fu_2163_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="shl_ln779_20" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln433_10_fu_2169_p2" SOURCE="Accel.cpp:433" VARIABLE="or_ln433_10" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln433_10_fu_4527_p2" SOURCE="Accel.cpp:433" VARIABLE="and_ln433_10" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln433_10_fu_4532_p2" SOURCE="Accel.cpp:433" VARIABLE="icmp_ln433_10" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln628_11_fu_2175_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" VARIABLE="sub_ln628_11" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln628_11_fu_2184_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" VARIABLE="lshr_ln628_11" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_18_fu_2214_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" VARIABLE="add_ln186_18" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_19_fu_2538_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" VARIABLE="add_ln186_19" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln779_21_fu_2545_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="shl_ln779_21" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln779_22_fu_2555_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="shl_ln779_22" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln433_11_fu_2561_p2" SOURCE="Accel.cpp:433" VARIABLE="or_ln433_11" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln433_11_fu_4557_p2" SOURCE="Accel.cpp:433" VARIABLE="and_ln433_11" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln433_11_fu_4562_p2" SOURCE="Accel.cpp:433" VARIABLE="icmp_ln433_11" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_1276_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" VARIABLE="sub_ln628_12" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln628_12_fu_2571_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" VARIABLE="lshr_ln628_12" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_20_fu_2597_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" VARIABLE="add_ln186_20" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_21_fu_2602_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" VARIABLE="add_ln186_21" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln779_23_fu_2611_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="shl_ln779_23" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln779_24_fu_2621_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="shl_ln779_24" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln433_12_fu_2627_p2" SOURCE="Accel.cpp:433" VARIABLE="or_ln433_12" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln433_12_fu_4587_p2" SOURCE="Accel.cpp:433" VARIABLE="and_ln433_12" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln433_12_fu_4592_p2" SOURCE="Accel.cpp:433" VARIABLE="icmp_ln433_12" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_1281_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" VARIABLE="sub_ln628_13" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln628_13_fu_2637_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" VARIABLE="lshr_ln628_13" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_22_fu_2669_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" VARIABLE="add_ln186_22" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_23_fu_2674_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" VARIABLE="add_ln186_23" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln779_25_fu_2683_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="shl_ln779_25" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln779_26_fu_2693_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="shl_ln779_26" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln433_13_fu_2699_p2" SOURCE="Accel.cpp:433" VARIABLE="or_ln433_13" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln433_13_fu_4617_p2" SOURCE="Accel.cpp:433" VARIABLE="and_ln433_13" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln433_13_fu_4622_p2" SOURCE="Accel.cpp:433" VARIABLE="icmp_ln433_13" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_1286_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" VARIABLE="sub_ln628_14" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln628_14_fu_2709_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" VARIABLE="lshr_ln628_14" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_24_fu_2735_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" VARIABLE="add_ln186_24" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_25_fu_2740_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" VARIABLE="add_ln186_25" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln779_27_fu_2749_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="shl_ln779_27" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln779_28_fu_2759_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="shl_ln779_28" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln433_14_fu_2765_p2" SOURCE="Accel.cpp:433" VARIABLE="or_ln433_14" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln433_14_fu_4647_p2" SOURCE="Accel.cpp:433" VARIABLE="and_ln433_14" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln433_14_fu_4652_p2" SOURCE="Accel.cpp:433" VARIABLE="icmp_ln433_14" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_1291_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" VARIABLE="sub_ln628_15" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln628_15_fu_2775_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" VARIABLE="lshr_ln628_15" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_26_fu_2793_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" VARIABLE="add_ln186_26" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_27_fu_2798_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" VARIABLE="add_ln186_27" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln779_29_fu_2807_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="shl_ln779_29" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln779_30_fu_2817_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="shl_ln779_30" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln433_15_fu_2823_p2" SOURCE="Accel.cpp:433" VARIABLE="or_ln433_15" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln433_15_fu_4677_p2" SOURCE="Accel.cpp:433" VARIABLE="and_ln433_15" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln433_15_fu_4682_p2" SOURCE="Accel.cpp:433" VARIABLE="icmp_ln433_15" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln451_fu_2228_p2" SOURCE="Accel.cpp:451" VARIABLE="add_ln451" MODULE="bin_conv_Pipeline_LOOP_BATCH_NORM" LOOP="LOOP_BATCH_NORM" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="line_buffer_0_U" SOURCE="" VARIABLE="line_buffer_0" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="line_buffer_1_U" SOURCE="" VARIABLE="line_buffer_1" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="line_buffer_2_U" SOURCE="" VARIABLE="line_buffer_2" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="fixed_buffer_V_U" SOURCE="Accel.cpp:210" VARIABLE="fixed_buffer_V" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="32" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="word_buffer_V_U" SOURCE="Accel.cpp:213" VARIABLE="word_buffer_V" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="old_word_buffer_V_U" SOURCE="Accel.cpp:214" VARIABLE="old_word_buffer_V" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="conv_out_buffer_V_U" SOURCE="Accel.cpp:215" VARIABLE="conv_out_buffer_V" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="lb_U" SOURCE="Accel.cpp:217" VARIABLE="lb" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="rb_U" SOURCE="Accel.cpp:218" VARIABLE="rb" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="log_width_V_fu_2250_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" VARIABLE="log_width_V" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln196_fu_2268_p2" SOURCE="Accel.cpp:196" VARIABLE="shl_ln196" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="images_per_phase_fu_2304_p2" SOURCE="Accel.cpp:198" VARIABLE="images_per_phase" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln227_fu_2322_p2" SOURCE="Accel.cpp:227" VARIABLE="shl_ln227" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln455_fu_2338_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:455" VARIABLE="sub_ln455" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln948_fu_2348_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:948" VARIABLE="lshr_ln948" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1019_fu_2366_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1019" VARIABLE="icmp_ln1019" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln1019_fu_2373_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1019" VARIABLE="xor_ln1019" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1019_fu_2380_p3" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1019" VARIABLE="select_ln1019" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1019_1_fu_2388_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1019" VARIABLE="icmp_ln1019_1" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln1019_1_fu_2574_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1019" VARIABLE="xor_ln1019_1" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1019_2_fu_2413_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1019" VARIABLE="icmp_ln1019_2" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1019_3_fu_2419_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1019" VARIABLE="icmp_ln1019_3" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_17_fu_2429_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495" VARIABLE="ret_V_17" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1019_4_fu_2439_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1019" VARIABLE="icmp_ln1019_4" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1019_5_fu_2461_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1019" VARIABLE="icmp_ln1019_5" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1019_6_fu_2477_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1019" VARIABLE="icmp_ln1019_6" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1019_7_fu_2493_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1019" VARIABLE="icmp_ln1019_7" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_21_fu_2503_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495" VARIABLE="ret_V_21" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1019_8_fu_2509_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1019" VARIABLE="icmp_ln1019_8" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1019_9_fu_2525_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1019" VARIABLE="icmp_ln1019_9" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1019_10_fu_2541_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1019" VARIABLE="icmp_ln1019_10" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1019_11_fu_2547_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1019" VARIABLE="icmp_ln1019_11" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_24_fu_2557_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495" VARIABLE="ret_V_24" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1019_12_fu_2563_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1019" VARIABLE="icmp_ln1019_12" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1027_fu_3293_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" VARIABLE="icmp_ln1027" MODULE="bin_conv" LOOP="VITIS_LOOP_240_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_3299_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840" MODULE="bin_conv" LOOP="VITIS_LOOP_240_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln252_fu_3333_p2" SOURCE="Accel.cpp:252" VARIABLE="add_ln252" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1027_5_fu_3351_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" VARIABLE="icmp_ln1027_5" MODULE="bin_conv" LOOP="LOOP_PHASES" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_5ns_12_4_1_U288" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1789" VARIABLE="mul_ln1789" MODULE="bin_conv" LOOP="LOOP_PHASES" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln266_fu_3365_p2" SOURCE="Accel.cpp:266" VARIABLE="icmp_ln266" MODULE="bin_conv" LOOP="LOOP_WORDS_IN_PHASE" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="count_V_1_fu_3370_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="count_V_1" MODULE="bin_conv" LOOP="LOOP_WORDS_IN_PHASE" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1019_13_fu_3376_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1019" VARIABLE="icmp_ln1019_13" MODULE="bin_conv" LOOP="LOOP_WORDS_IN_PHASE" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1019_14_fu_3435_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1019" VARIABLE="icmp_ln1019_14" MODULE="bin_conv" LOOP="LOOP_WORDS_IN_PHASE" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_38_fu_3440_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840_38" MODULE="bin_conv" LOOP="LOOP_WORDS_IN_PHASE" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_37_fu_3445_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840_37" MODULE="bin_conv" LOOP="LOOP_WORDS_IN_PHASE" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1023_fu_3472_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1023" VARIABLE="icmp_ln1023" MODULE="bin_conv" LOOP="LOOP_WORDS_IN_PHASE" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_i1340_fu_3481_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1789" VARIABLE="add_i1340" MODULE="bin_conv" LOOP="LOOP_WORDS_IN_PHASE" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1027_7_fu_3492_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" VARIABLE="icmp_ln1027_7" MODULE="bin_conv" LOOP="LOOP_CONVOLVERS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_39_fu_3498_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840_39" MODULE="bin_conv" LOOP="LOOP_CONVOLVERS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_i845_fu_3508_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1023" VARIABLE="sub_i_i845" MODULE="bin_conv" LOOP="LOOP_WORDS_IN_PHASE" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="wrd_V_1_fu_3523_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="wrd_V_1" MODULE="bin_conv" LOOP="LOOP_WORDS_IN_PHASE" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="wrd_phase_V_1_fu_3529_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="wrd_phase_V_1" MODULE="bin_conv" LOOP="LOOP_WORDS_IN_PHASE" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="wrd_V_2_fu_3535_p3" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1023" VARIABLE="wrd_V_2" MODULE="bin_conv" LOOP="LOOP_WORDS_IN_PHASE" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="wrd_phase_V_2_fu_3542_p3" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1023" VARIABLE="wrd_phase_V_2" MODULE="bin_conv" LOOP="LOOP_WORDS_IN_PHASE" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_V_3_fu_3412_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="p_V_3" MODULE="bin_conv" LOOP="LOOP_PHASES" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1027_6_fu_3552_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" VARIABLE="icmp_ln1027_6" MODULE="bin_conv" LOOP="LOOP_ACC_PHASES" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_35_fu_3557_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840_35" MODULE="bin_conv" LOOP="LOOP_ACC_PHASES" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln393_fu_4512_p2" SOURCE="Accel.cpp:393" VARIABLE="add_ln393" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln393_fu_4521_p2" SOURCE="Accel.cpp:393" VARIABLE="shl_ln393" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_14s_5ns_14_4_1_U289" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" VARIABLE="mul_ln186" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="conv570_fu_4532_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" VARIABLE="conv570" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="lnot_i_i_fu_3725_p2" SOURCE="" VARIABLE="lnot_i_i" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln948_1_fu_4538_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:948" VARIABLE="lshr_ln948_1" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln930_fu_4548_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:930" VARIABLE="shl_ln930" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln948_2_fu_4558_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:948" VARIABLE="lshr_ln948_2" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln930_1_fu_4568_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:930" VARIABLE="shl_ln930_1" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln948_3_fu_4578_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:948" VARIABLE="lshr_ln948_3" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln930_2_fu_4588_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:930" VARIABLE="shl_ln930_2" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln948_4_fu_4598_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:948" VARIABLE="lshr_ln948_4" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln930_3_fu_4608_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:930" VARIABLE="shl_ln930_3" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln948_5_fu_4618_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:948" VARIABLE="lshr_ln948_5" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln930_4_fu_4628_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:930" VARIABLE="shl_ln930_4" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln948_6_fu_4638_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:948" VARIABLE="lshr_ln948_6" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln930_5_fu_4648_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:930" VARIABLE="shl_ln930_5" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln948_7_fu_4658_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:948" VARIABLE="lshr_ln948_7" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln930_6_fu_4668_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:930" VARIABLE="shl_ln930_6" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln948_8_fu_4678_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:948" VARIABLE="lshr_ln948_8" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln930_7_fu_4688_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:930" VARIABLE="shl_ln930_7" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln948_9_fu_4698_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:948" VARIABLE="lshr_ln948_9" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln930_8_fu_4708_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:930" VARIABLE="shl_ln930_8" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln948_10_fu_4718_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:948" VARIABLE="lshr_ln948_10" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln930_9_fu_4728_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:930" VARIABLE="shl_ln930_9" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln948_11_fu_4738_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:948" VARIABLE="lshr_ln948_11" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln930_10_fu_4748_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:930" VARIABLE="shl_ln930_10" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln948_12_fu_4758_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:948" VARIABLE="lshr_ln948_12" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln930_11_fu_4768_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:930" VARIABLE="shl_ln930_11" MODULE="bin_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1027_fu_106_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" VARIABLE="icmp_ln1027" MODULE="fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS" LOOP="LOOP_RESET_LINEBUFFERS_PROLOG_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1027_fu_112_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" VARIABLE="add_ln1027" MODULE="fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS" LOOP="LOOP_RESET_LINEBUFFERS_PROLOG_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_124_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840" MODULE="fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS" LOOP="LOOP_RESET_LINEBUFFERS_PROLOG_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1027_1_fu_130_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" VARIABLE="icmp_ln1027_1" MODULE="fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS" LOOP="LOOP_RESET_LINEBUFFERS_PROLOG_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1027_fu_136_p3" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" VARIABLE="select_ln1027" MODULE="fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS" LOOP="LOOP_RESET_LINEBUFFERS_PROLOG_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1027_2_fu_144_p3" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" VARIABLE="select_ln1027_2" MODULE="fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS" LOOP="LOOP_RESET_LINEBUFFERS_PROLOG_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln490_fu_164_p2" SOURCE="Accel.cpp:490" VARIABLE="add_ln490" MODULE="fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS" LOOP="LOOP_RESET_LINEBUFFERS_PROLOG_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_18_fu_175_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840_18" MODULE="fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS" LOOP="LOOP_RESET_LINEBUFFERS_PROLOG_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1027_fu_144_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" VARIABLE="icmp_ln1027" MODULE="fp_conv_Pipeline_LOOP_LOAD_WTS" LOOP="LOOP_LOAD_WTS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_150_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840" MODULE="fp_conv_Pipeline_LOOP_LOAD_WTS" LOOP="LOOP_LOAD_WTS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="Hi_fu_166_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:552" VARIABLE="Hi" MODULE="fp_conv_Pipeline_LOOP_LOAD_WTS" LOOP="LOOP_LOAD_WTS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln628_fu_172_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" VARIABLE="icmp_ln628" MODULE="fp_conv_Pipeline_LOOP_LOAD_WTS" LOOP="LOOP_LOAD_WTS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln628_fu_196_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" VARIABLE="sub_ln628" MODULE="fp_conv_Pipeline_LOOP_LOAD_WTS" LOOP="LOOP_LOAD_WTS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln628_fu_202_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" VARIABLE="xor_ln628" MODULE="fp_conv_Pipeline_LOOP_LOAD_WTS" LOOP="LOOP_LOAD_WTS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln628_1_fu_208_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" VARIABLE="sub_ln628_1" MODULE="fp_conv_Pipeline_LOOP_LOAD_WTS" LOOP="LOOP_LOAD_WTS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln628_fu_214_p3" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" VARIABLE="select_ln628" MODULE="fp_conv_Pipeline_LOOP_LOAD_WTS" LOOP="LOOP_LOAD_WTS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln628_1_fu_222_p3" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" VARIABLE="select_ln628_1" MODULE="fp_conv_Pipeline_LOOP_LOAD_WTS" LOOP="LOOP_LOAD_WTS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln628_2_fu_230_p3" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" VARIABLE="select_ln628_2" MODULE="fp_conv_Pipeline_LOOP_LOAD_WTS" LOOP="LOOP_LOAD_WTS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln628_1_fu_238_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" VARIABLE="xor_ln628_1" MODULE="fp_conv_Pipeline_LOOP_LOAD_WTS" LOOP="LOOP_LOAD_WTS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln628_fu_252_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" VARIABLE="lshr_ln628" MODULE="fp_conv_Pipeline_LOOP_LOAD_WTS" LOOP="LOOP_LOAD_WTS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln628_1_fu_258_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" VARIABLE="lshr_ln628_1" MODULE="fp_conv_Pipeline_LOOP_LOAD_WTS" LOOP="LOOP_LOAD_WTS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="p_Result_s_fu_264_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" VARIABLE="p_Result_s" MODULE="fp_conv_Pipeline_LOOP_LOAD_WTS" LOOP="LOOP_LOAD_WTS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp_i_i496_fu_706_p2" SOURCE="" VARIABLE="cmp_i_i496" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_11_fu_716_p2" SOURCE="" VARIABLE="ret_V_11" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_34_tr_cast_fu_722_p2" SOURCE="" VARIABLE="ret_V_34_tr_cast" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="p_neg_fu_736_p2" SOURCE="" VARIABLE="p_neg" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="p_neg_t_fu_752_p2" SOURCE="" VARIABLE="p_neg_t" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="empty_79_fu_768_p3" SOURCE="" VARIABLE="empty_79" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1027_fu_776_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" VARIABLE="icmp_ln1027" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1027_fu_782_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" VARIABLE="add_ln1027" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="r_V_3_fu_791_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="r_V_3" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1027_2_fu_797_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" VARIABLE="icmp_ln1027_2" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln513_fu_803_p3" SOURCE="Accel.cpp:513" VARIABLE="select_ln513" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln513_1_fu_811_p3" SOURCE="Accel.cpp:513" VARIABLE="select_ln513_1" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp_i_i496_mid1_fu_827_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="cmp_i_i496_mid1" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln513_2_fu_833_p3" SOURCE="Accel.cpp:513" VARIABLE="select_ln513_2" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_34_tr_cast_mid1_fu_845_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="ret_V_34_tr_cast_mid1" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="p_neg_mid1_fu_859_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="p_neg_mid1" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="p_neg_t_mid1_fu_875_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="p_neg_t_mid1" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="p_mid112_fu_891_p3" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="p_mid112" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln513_3_fu_899_p3" SOURCE="Accel.cpp:513" VARIABLE="select_ln513_3" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln513_4_fu_912_p3" SOURCE="Accel.cpp:513" VARIABLE="select_ln513_4" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln513_fu_1148_p2" SOURCE="Accel.cpp:513" VARIABLE="sub_ln513" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln513_5_fu_1154_p3" SOURCE="Accel.cpp:513" VARIABLE="select_ln513_5" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln538_fu_954_p2" SOURCE="Accel.cpp:538" VARIABLE="add_ln538" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln517_fu_1077_p2" SOURCE="Accel.cpp:517" VARIABLE="or_ln517" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="addr_V_fu_974_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" VARIABLE="addr_V" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_980_p2" SOURCE="Accel.cpp:518" VARIABLE="ret_V" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="p_Val2_s_fu_1093_p3" SOURCE="Accel.cpp:517" VARIABLE="p_Val2_s" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="lnot_i_i614_fu_1009_p2" SOURCE="Accel.cpp:513" VARIABLE="lnot_i_i614" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="win_V_0_0_2_3_fu_1161_p3" SOURCE="Accel.cpp:513" VARIABLE="win_V_0_0_2_3" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="win_V_0_1_2_fu_1167_p3" SOURCE="Accel.cpp:513" VARIABLE="win_V_0_1_2" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1035_fu_1015_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1035" VARIABLE="icmp_ln1035" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln555_fu_1021_p2" SOURCE="Accel.cpp:555" VARIABLE="and_ln555" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_fu_1209_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="sub_ln813" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln562_fu_1215_p3" SOURCE="Accel.cpp:562" VARIABLE="select_ln562" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_1_fu_1226_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="sub_ln813_1" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln562_1_fu_1231_p3" SOURCE="Accel.cpp:562" VARIABLE="select_ln562_1" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_2_fu_1241_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="sub_ln813_2" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln562_2_fu_1247_p3" SOURCE="Accel.cpp:562" VARIABLE="select_ln562_2" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_3_fu_1258_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="sub_ln813_3" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln562_3_fu_1264_p3" SOURCE="Accel.cpp:562" VARIABLE="select_ln562_3" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_4_fu_1275_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="sub_ln813_4" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln562_4_fu_1280_p3" SOURCE="Accel.cpp:562" VARIABLE="select_ln562_4" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_5_fu_1290_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="sub_ln813_5" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln562_5_fu_1296_p3" SOURCE="Accel.cpp:562" VARIABLE="select_ln562_5" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_6_fu_1307_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="sub_ln813_6" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln562_6_fu_1313_p3" SOURCE="Accel.cpp:562" VARIABLE="select_ln562_6" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_7_fu_1324_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="sub_ln813_7" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln562_7_fu_1329_p3" SOURCE="Accel.cpp:562" VARIABLE="select_ln562_7" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_8_fu_1339_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="sub_ln813_8" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln562_8_fu_1344_p3" SOURCE="Accel.cpp:562" VARIABLE="select_ln562_8" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_9_fu_1354_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="sub_ln813_9" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln562_9_fu_1360_p3" SOURCE="Accel.cpp:562" VARIABLE="select_ln562_9" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_10_fu_1371_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="sub_ln813_10" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln562_10_fu_1376_p3" SOURCE="Accel.cpp:562" VARIABLE="select_ln562_10" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_11_fu_1386_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="sub_ln813_11" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln562_11_fu_1392_p3" SOURCE="Accel.cpp:562" VARIABLE="select_ln562_11" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_12_fu_1403_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="sub_ln813_12" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln562_12_fu_1409_p3" SOURCE="Accel.cpp:562" VARIABLE="select_ln562_12" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_13_fu_1420_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="sub_ln813_13" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln562_13_fu_1425_p3" SOURCE="Accel.cpp:562" VARIABLE="select_ln562_13" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_14_fu_1435_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="sub_ln813_14" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln562_14_fu_1441_p3" SOURCE="Accel.cpp:562" VARIABLE="select_ln562_14" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_15_fu_1452_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="sub_ln813_15" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln562_15_fu_1458_p3" SOURCE="Accel.cpp:562" VARIABLE="select_ln562_15" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_16_fu_1469_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="sub_ln813_16" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln562_16_fu_1474_p3" SOURCE="Accel.cpp:562" VARIABLE="select_ln562_16" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_17_fu_1484_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="sub_ln813_17" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln562_17_fu_1489_p3" SOURCE="Accel.cpp:562" VARIABLE="select_ln562_17" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_18_fu_1499_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="sub_ln813_18" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln562_18_fu_1505_p3" SOURCE="Accel.cpp:562" VARIABLE="select_ln562_18" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_19_fu_1516_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="sub_ln813_19" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln562_19_fu_1521_p3" SOURCE="Accel.cpp:562" VARIABLE="select_ln562_19" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_20_fu_1531_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="sub_ln813_20" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln562_20_fu_1537_p3" SOURCE="Accel.cpp:562" VARIABLE="select_ln562_20" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_21_fu_1548_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="sub_ln813_21" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln562_21_fu_1554_p3" SOURCE="Accel.cpp:562" VARIABLE="select_ln562_21" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_22_fu_1565_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="sub_ln813_22" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln562_22_fu_1570_p3" SOURCE="Accel.cpp:562" VARIABLE="select_ln562_22" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_23_fu_1580_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="sub_ln813_23" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln562_23_fu_1586_p3" SOURCE="Accel.cpp:562" VARIABLE="select_ln562_23" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_24_fu_1597_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="sub_ln813_24" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln562_24_fu_1603_p3" SOURCE="Accel.cpp:562" VARIABLE="select_ln562_24" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_25_fu_1614_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="sub_ln813_25" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln562_25_fu_1619_p3" SOURCE="Accel.cpp:562" VARIABLE="select_ln562_25" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_26_fu_1629_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="sub_ln813_26" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln562_26_fu_1634_p3" SOURCE="Accel.cpp:562" VARIABLE="select_ln562_26" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_fu_1644_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_1_fu_1654_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_1" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_2_fu_1664_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_2" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_3_fu_1674_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_3" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_4_fu_1684_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_4" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_5_fu_1694_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_5" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_6_fu_1704_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_6" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_7_fu_1714_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_7" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_8_fu_1724_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_8" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_9_fu_1734_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_9" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_10_fu_1744_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_10" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_12_fu_1754_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_12" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_13_fu_1764_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_13" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_14_fu_1774_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_14" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_15_fu_1784_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_15" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_16_fu_1794_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_16" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_17_fu_1804_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_17" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_18_fu_1814_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_18" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_19_fu_1824_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_19" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_20_fu_1834_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_20" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_21_fu_1844_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_21" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_22_fu_1854_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_22" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_23_fu_1864_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_23" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_24_fu_1874_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_24" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_11_fu_1880_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_11" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_25_fu_1886_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_25" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln568_fu_1892_p2" SOURCE="Accel.cpp:568" VARIABLE="icmp_ln568" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln552_fu_1900_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:552" VARIABLE="add_ln552" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_1928_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840" MODULE="fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1027_fu_91_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" VARIABLE="icmp_ln1027" MODULE="fp_conv_Pipeline_LOOP_OUTPUT" LOOP="LOOP_OUTPUT" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_97_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840" MODULE="fp_conv_Pipeline_LOOP_OUTPUT" LOOP="LOOP_OUTPUT" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln580_fu_123_p2" SOURCE="Accel.cpp:580" VARIABLE="add_ln580" MODULE="fp_conv_Pipeline_LOOP_OUTPUT" LOOP="LOOP_OUTPUT" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="lbuf_V_0_U" SOURCE="Accel.cpp:473" VARIABLE="lbuf_V_0" MODULE="fp_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_t2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="lbuf_V_1_U" SOURCE="Accel.cpp:473" VARIABLE="lbuf_V_1" MODULE="fp_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="outwords_V_U" SOURCE="Accel.cpp:474" VARIABLE="outwords_V" MODULE="fp_conv" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1027_fu_401_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" VARIABLE="icmp_ln1027" MODULE="fp_conv" LOOP="LOOP_FP_CONV_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="n_V_2_fu_406_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="n_V_2" MODULE="fp_conv" LOOP="LOOP_FP_CONV_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln499_fu_420_p3" SOURCE="Accel.cpp:499" VARIABLE="select_ln499" MODULE="fp_conv" LOOP="LOOP_FP_CONV_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln499_fu_442_p2" SOURCE="Accel.cpp:499" VARIABLE="add_ln499" MODULE="fp_conv" LOOP="LOOP_FP_CONV_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="idx_V_fu_461_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" VARIABLE="idx_V" MODULE="fp_conv" LOOP="LOOP_FP_CONV_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="off_fu_476_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1514" VARIABLE="off" MODULE="fp_conv" LOOP="LOOP_FP_CONV_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln779_fu_817_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="xor_ln779" MODULE="fp_conv" LOOP="LOOP_FP_CONV_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln779_1_fu_823_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="xor_ln779_1" MODULE="fp_conv" LOOP="LOOP_FP_CONV_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln779_2_fu_829_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="xor_ln779_2" MODULE="fp_conv" LOOP="LOOP_FP_CONV_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln779_3_fu_835_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="xor_ln779_3" MODULE="fp_conv" LOOP="LOOP_FP_CONV_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln779_4_fu_841_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="xor_ln779_4" MODULE="fp_conv" LOOP="LOOP_FP_CONV_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln779_5_fu_847_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="xor_ln779_5" MODULE="fp_conv" LOOP="LOOP_FP_CONV_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln779_6_fu_853_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="xor_ln779_6" MODULE="fp_conv" LOOP="LOOP_FP_CONV_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln779_7_fu_859_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="xor_ln779_7" MODULE="fp_conv" LOOP="LOOP_FP_CONV_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln779_8_fu_865_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="xor_ln779_8" MODULE="fp_conv" LOOP="LOOP_FP_CONV_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln779_9_fu_871_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="xor_ln779_9" MODULE="fp_conv" LOOP="LOOP_FP_CONV_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln779_10_fu_877_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="xor_ln779_10" MODULE="fp_conv" LOOP="LOOP_FP_CONV_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln779_11_fu_883_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="xor_ln779_11" MODULE="fp_conv" LOOP="LOOP_FP_CONV_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln779_12_fu_889_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="xor_ln779_12" MODULE="fp_conv" LOOP="LOOP_FP_CONV_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln779_13_fu_895_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="xor_ln779_13" MODULE="fp_conv" LOOP="LOOP_FP_CONV_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln779_14_fu_901_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="xor_ln779_14" MODULE="fp_conv" LOOP="LOOP_FP_CONV_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln779_15_fu_907_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="xor_ln779_15" MODULE="fp_conv" LOOP="LOOP_FP_CONV_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln779_16_fu_913_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="xor_ln779_16" MODULE="fp_conv" LOOP="LOOP_FP_CONV_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln779_17_fu_919_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="xor_ln779_17" MODULE="fp_conv" LOOP="LOOP_FP_CONV_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln779_18_fu_925_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="xor_ln779_18" MODULE="fp_conv" LOOP="LOOP_FP_CONV_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln779_19_fu_931_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="xor_ln779_19" MODULE="fp_conv" LOOP="LOOP_FP_CONV_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln779_20_fu_937_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="xor_ln779_20" MODULE="fp_conv" LOOP="LOOP_FP_CONV_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln779_21_fu_943_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="xor_ln779_21" MODULE="fp_conv" LOOP="LOOP_FP_CONV_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln779_22_fu_949_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="xor_ln779_22" MODULE="fp_conv" LOOP="LOOP_FP_CONV_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln779_23_fu_955_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:779" VARIABLE="xor_ln779_23" MODULE="fp_conv" LOOP="LOOP_FP_CONV_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="img_idx_V_fu_771_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" VARIABLE="img_idx_V" MODULE="fp_conv" LOOP="LOOP_FP_CONV_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="ret_V_22_fu_775_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" VARIABLE="ret_V_22" MODULE="fp_conv" LOOP="LOOP_FP_CONV_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1027_fu_330_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" VARIABLE="icmp_ln1027" MODULE="bin_dense_Pipeline_LOOP_DENSE_I" LOOP="LOOP_DENSE_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_340_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495" VARIABLE="ret_V" MODULE="bin_dense_Pipeline_LOOP_DENSE_I" LOOP="LOOP_DENSE_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln625_fu_397_p2" SOURCE="Accel.cpp:625" VARIABLE="add_ln625" MODULE="bin_dense_Pipeline_LOOP_DENSE_I" LOOP="LOOP_DENSE_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln1499_fu_419_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1499" VARIABLE="xor_ln1499" MODULE="bin_dense_Pipeline_LOOP_DENSE_I" LOOP="LOOP_DENSE_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln841_fu_815_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:841" VARIABLE="sub_ln841" MODULE="bin_dense_Pipeline_LOOP_DENSE_I" LOOP="LOOP_DENSE_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln631_2_fu_2068_p2" SOURCE="Accel.cpp:631" VARIABLE="add_ln631_2" MODULE="bin_dense_Pipeline_LOOP_DENSE_I" LOOP="LOOP_DENSE_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln631_fu_2074_p2" SOURCE="Accel.cpp:631" VARIABLE="add_ln631" MODULE="bin_dense_Pipeline_LOOP_DENSE_I" LOOP="LOOP_DENSE_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln1669_fu_2174_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1669" VARIABLE="add_ln1669" MODULE="bin_dense_Pipeline_LOOP_DENSE_I" LOOP="LOOP_DENSE_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln632_2_fu_2270_p2" SOURCE="Accel.cpp:632" VARIABLE="add_ln632_2" MODULE="bin_dense_Pipeline_LOOP_DENSE_I" LOOP="LOOP_DENSE_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln632_fu_2286_p2" SOURCE="Accel.cpp:632" VARIABLE="add_ln632" MODULE="bin_dense_Pipeline_LOOP_DENSE_I" LOOP="LOOP_DENSE_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln632_3_fu_2302_p2" SOURCE="Accel.cpp:632" VARIABLE="add_ln632_3" MODULE="bin_dense_Pipeline_LOOP_DENSE_I" LOOP="LOOP_DENSE_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln632_4_fu_2318_p2" SOURCE="Accel.cpp:632" VARIABLE="add_ln632_4" MODULE="bin_dense_Pipeline_LOOP_DENSE_I" LOOP="LOOP_DENSE_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln1669_2_fu_2324_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1669" VARIABLE="add_ln1669_2" MODULE="bin_dense_Pipeline_LOOP_DENSE_I" LOOP="LOOP_DENSE_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln840_19_fu_2534_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840_19" MODULE="bin_dense_Pipeline_LOOP_DENSE_I" LOOP="LOOP_DENSE_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln840_fu_2540_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840" MODULE="bin_dense_Pipeline_LOOP_DENSE_I" LOOP="LOOP_DENSE_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_20_fu_2646_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840_20" MODULE="bin_dense_Pipeline_LOOP_DENSE_I" LOOP="LOOP_DENSE_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1669_4_fu_2652_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1669" VARIABLE="add_ln1669_4" MODULE="bin_dense_Pipeline_LOOP_DENSE_I" LOOP="LOOP_DENSE_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_21_fu_2692_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840_21" MODULE="bin_dense_Pipeline_LOOP_DENSE_I" LOOP="LOOP_DENSE_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1669_5_fu_2718_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1669" VARIABLE="add_ln1669_5" MODULE="bin_dense_Pipeline_LOOP_DENSE_I" LOOP="LOOP_DENSE_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln1669_6_fu_2728_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1669" VARIABLE="add_ln1669_6" MODULE="bin_dense_Pipeline_LOOP_DENSE_I" LOOP="LOOP_DENSE_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln1669_1_fu_2734_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1669" VARIABLE="add_ln1669_1" MODULE="bin_dense_Pipeline_LOOP_DENSE_I" LOOP="LOOP_DENSE_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln638_fu_2752_p2" SOURCE="Accel.cpp:638" VARIABLE="sub_ln638" MODULE="bin_dense_Pipeline_LOOP_DENSE_I" LOOP="LOOP_DENSE_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln1499_1_fu_1135_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1499" VARIABLE="xor_ln1499_1" MODULE="bin_dense_Pipeline_LOOP_DENSE_I" LOOP="LOOP_DENSE_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln841_1_fu_1531_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:841" VARIABLE="sub_ln841_1" MODULE="bin_dense_Pipeline_LOOP_DENSE_I" LOOP="LOOP_DENSE_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln631_3_fu_2976_p2" SOURCE="Accel.cpp:631" VARIABLE="add_ln631_3" MODULE="bin_dense_Pipeline_LOOP_DENSE_I" LOOP="LOOP_DENSE_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln631_1_fu_2982_p2" SOURCE="Accel.cpp:631" VARIABLE="add_ln631_1" MODULE="bin_dense_Pipeline_LOOP_DENSE_I" LOOP="LOOP_DENSE_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln1669_7_fu_3082_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1669" VARIABLE="add_ln1669_7" MODULE="bin_dense_Pipeline_LOOP_DENSE_I" LOOP="LOOP_DENSE_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln632_5_fu_3178_p2" SOURCE="Accel.cpp:632" VARIABLE="add_ln632_5" MODULE="bin_dense_Pipeline_LOOP_DENSE_I" LOOP="LOOP_DENSE_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln632_1_fu_3194_p2" SOURCE="Accel.cpp:632" VARIABLE="add_ln632_1" MODULE="bin_dense_Pipeline_LOOP_DENSE_I" LOOP="LOOP_DENSE_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln632_6_fu_3210_p2" SOURCE="Accel.cpp:632" VARIABLE="add_ln632_6" MODULE="bin_dense_Pipeline_LOOP_DENSE_I" LOOP="LOOP_DENSE_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln632_7_fu_3226_p2" SOURCE="Accel.cpp:632" VARIABLE="add_ln632_7" MODULE="bin_dense_Pipeline_LOOP_DENSE_I" LOOP="LOOP_DENSE_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln1669_8_fu_3232_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1669" VARIABLE="add_ln1669_8" MODULE="bin_dense_Pipeline_LOOP_DENSE_I" LOOP="LOOP_DENSE_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln840_22_fu_3442_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840_22" MODULE="bin_dense_Pipeline_LOOP_DENSE_I" LOOP="LOOP_DENSE_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln840_23_fu_3448_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840_23" MODULE="bin_dense_Pipeline_LOOP_DENSE_I" LOOP="LOOP_DENSE_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_24_fu_3554_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840_24" MODULE="bin_dense_Pipeline_LOOP_DENSE_I" LOOP="LOOP_DENSE_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1669_9_fu_3560_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1669" VARIABLE="add_ln1669_9" MODULE="bin_dense_Pipeline_LOOP_DENSE_I" LOOP="LOOP_DENSE_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_25_fu_3600_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840_25" MODULE="bin_dense_Pipeline_LOOP_DENSE_I" LOOP="LOOP_DENSE_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1669_10_fu_3626_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1669" VARIABLE="add_ln1669_10" MODULE="bin_dense_Pipeline_LOOP_DENSE_I" LOOP="LOOP_DENSE_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln1669_11_fu_3636_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1669" VARIABLE="add_ln1669_11" MODULE="bin_dense_Pipeline_LOOP_DENSE_I" LOOP="LOOP_DENSE_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln1669_3_fu_3642_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1669" VARIABLE="add_ln1669_3" MODULE="bin_dense_Pipeline_LOOP_DENSE_I" LOOP="LOOP_DENSE_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln638_1_fu_3660_p2" SOURCE="Accel.cpp:638" VARIABLE="sub_ln638_1" MODULE="bin_dense_Pipeline_LOOP_DENSE_I" LOOP="LOOP_DENSE_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_26_fu_3670_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840_26" MODULE="bin_dense_Pipeline_LOOP_DENSE_I" LOOP="LOOP_DENSE_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_27_fu_3680_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840_27" MODULE="bin_dense_Pipeline_LOOP_DENSE_I" LOOP="LOOP_DENSE_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_V_fu_408_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="i_V" MODULE="bin_dense_Pipeline_LOOP_DENSE_I" LOOP="LOOP_DENSE_I" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp_i_i508_fu_261_p2" SOURCE="" VARIABLE="cmp_i_i508" MODULE="bin_dense" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln608_fu_301_p2" SOURCE="Accel.cpp:608" VARIABLE="add_ln608" MODULE="bin_dense" LOOP="LOOP_DENSE_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln608_fu_306_p2" SOURCE="Accel.cpp:608" VARIABLE="icmp_ln608" MODULE="bin_dense" LOOP="LOOP_DENSE_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="o_V_fu_311_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="o_V" MODULE="bin_dense" LOOP="LOOP_DENSE_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_329_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495" VARIABLE="ret_V" MODULE="bin_dense" LOOP="LOOP_DENSE_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1495_3_fu_334_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495" VARIABLE="add_ln1495_3" MODULE="bin_dense" LOOP="LOOP_DENSE_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="o_offset_V_fu_347_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" VARIABLE="o_offset_V" MODULE="bin_dense" LOOP="LOOP_DENSE_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln653_fu_497_p2" SOURCE="Accel.cpp:653" VARIABLE="icmp_ln653" MODULE="bin_dense" LOOP="LOOP_DENSE_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln653_1_fu_502_p2" SOURCE="Accel.cpp:653" VARIABLE="icmp_ln653_1" MODULE="bin_dense" LOOP="LOOP_DENSE_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln653_2_fu_507_p2" SOURCE="Accel.cpp:653" VARIABLE="icmp_ln653_2" MODULE="bin_dense" LOOP="LOOP_DENSE_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln653_fu_512_p3" SOURCE="Accel.cpp:653" VARIABLE="select_ln653" MODULE="bin_dense" LOOP="LOOP_DENSE_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln653_fu_520_p2" SOURCE="Accel.cpp:653" VARIABLE="or_ln653" MODULE="bin_dense" LOOP="LOOP_DENSE_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln653_1_fu_526_p3" SOURCE="Accel.cpp:653" VARIABLE="select_ln653_1" MODULE="bin_dense" LOOP="LOOP_DENSE_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="nc_V_12_fu_534_p3" SOURCE="Accel.cpp:653" VARIABLE="nc_V_12" MODULE="bin_dense" LOOP="LOOP_DENSE_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln804_fu_545_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="icmp_ln804" MODULE="bin_dense" LOOP="LOOP_DENSE_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="ki_V_2_fu_560_p3" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1019" VARIABLE="ki_V_2" MODULE="bin_dense" LOOP="LOOP_DENSE_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_20s_16s_28s_34_4_1_U396" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:837" VARIABLE="mul_ln837" MODULE="bin_dense" LOOP="LOOP_DENSE_O" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1019_fu_607_p3" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1019" VARIABLE="select_ln1019" MODULE="bin_dense" LOOP="LOOP_DENSE_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_20s_16s_28s_34_4_1_U396" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" VARIABLE="ret_V_14" MODULE="bin_dense" LOOP="LOOP_DENSE_O" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_fu_441_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649" MODULE="bin_dense" LOOP="LOOP_DENSE_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_1_fu_669_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_1" MODULE="bin_dense" LOOP="LOOP_DENSE_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln1649_fu_675_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="xor_ln1649" MODULE="bin_dense" LOOP="LOOP_DENSE_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln1649_fu_681_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="and_ln1649" MODULE="bin_dense" LOOP="LOOP_DENSE_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln1649_fu_686_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="or_ln1649" MODULE="bin_dense" LOOP="LOOP_DENSE_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="best_out_V_2_fu_691_p3" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="best_out_V_2" MODULE="bin_dense" LOOP="LOOP_DENSE_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="prediction_V_1_fu_699_p3" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="prediction_V_1" MODULE="bin_dense" LOOP="LOOP_DENSE_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="o_word_V_1_fu_614_p3" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:804" VARIABLE="o_word_V_1" MODULE="bin_dense" LOOP="LOOP_DENSE_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1019_fu_386_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1019" VARIABLE="icmp_ln1019" MODULE="bin_dense" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1027_fu_171_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" VARIABLE="icmp_ln1027" MODULE="top_Pipeline_LOOP_DMEM_O" LOOP="LOOP_DMEM_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_176_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840" MODULE="top_Pipeline_LOOP_DMEM_O" LOOP="LOOP_DMEM_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_5ns_10ns_12_4_1_U407" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" VARIABLE="ret_V_6" MODULE="top_Pipeline_LOOP_DMEM_O" LOOP="LOOP_DMEM_O" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_5ns_10ns_12_4_1_U407" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495" VARIABLE="ret_V_4" MODULE="top_Pipeline_LOOP_DMEM_O" LOOP="LOOP_DMEM_O" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln849_fu_288_p2" SOURCE="Accel.cpp:849" VARIABLE="add_ln849" MODULE="top_Pipeline_LOOP_DMEM_O" LOOP="LOOP_DMEM_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="storemerge_fu_293_p3" SOURCE="Accel.cpp:852" VARIABLE="storemerge" MODULE="top_Pipeline_LOOP_DMEM_O" LOOP="LOOP_DMEM_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="img_off_V_fu_202_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="img_off_V" MODULE="top_Pipeline_LOOP_DMEM_O" LOOP="LOOP_DMEM_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1019_fu_208_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1019" VARIABLE="icmp_ln1019" MODULE="top_Pipeline_LOOP_DMEM_O" LOOP="LOOP_DMEM_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="img_idx_V_1_fu_213_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="img_idx_V_1" MODULE="top_Pipeline_LOOP_DMEM_O" LOOP="LOOP_DMEM_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="img_idx_V_2_fu_219_p3" SOURCE="Accel.cpp:854" VARIABLE="img_idx_V_2" MODULE="top_Pipeline_LOOP_DMEM_O" LOOP="LOOP_DMEM_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="img_off_V_1_fu_227_p3" SOURCE="Accel.cpp:854" VARIABLE="img_off_V_1" MODULE="top_Pipeline_LOOP_DMEM_O" LOOP="LOOP_DMEM_O" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="r_V_fu_427_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:909" VARIABLE="r_V" MODULE="top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln751_fu_407_p2" SOURCE="Accel.cpp:751" VARIABLE="shl_ln751" MODULE="top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1027_fu_444_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" VARIABLE="icmp_ln1027" MODULE="top" LOOP="LOOP_IMG_BATCH" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_V_5_fu_449_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="i_V_5" MODULE="top" LOOP="LOOP_IMG_BATCH" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1019_fu_508_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1019" VARIABLE="icmp_ln1019" MODULE="top" LOOP="LOOP_IMG_BATCH" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_8_fu_513_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840_8" MODULE="top" LOOP="LOOP_IMG_BATCH" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_9_fu_534_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840_9" MODULE="top" LOOP="LOOP_IMG_BATCH" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_5_fu_551_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840_5" MODULE="top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_348_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840_6" MODULE="top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_348_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" VARIABLE="add_ln840" MODULE="top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1023_fu_568_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1023" VARIABLE="icmp_ln1023" MODULE="top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="words_per_out_V_fu_586_p3" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1513" VARIABLE="words_per_out_V" MODULE="top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="cmp_i_i130_not_fu_593_p2" SOURCE="Accel.cpp:701" VARIABLE="cmp_i_i130_not" MODULE="top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="brmerge_fu_598_p2" SOURCE="Accel.cpp:701" VARIABLE="brmerge" MODULE="top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="brmerge_not_fu_611_p2" SOURCE="Accel.cpp:701" VARIABLE="brmerge_not" MODULE="top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="brmerge22_fu_617_p2" SOURCE="Accel.cpp:701" VARIABLE="brmerge22" MODULE="top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="dmem_V_U" SOURCE="" VARIABLE="dmem_V" MODULE="top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="1"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="wt_mem_V_U" SOURCE="" VARIABLE="wt_mem_V" MODULE="top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="29" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="kh_mem_V_U" SOURCE="" VARIABLE="kh_mem_V" MODULE="top" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
