<h1 align="center">ğŸš¦ Traffic Light Controller</h1>

<p align="left">
This Verilog code implements a <b>traffic light controller</b> using a
<b>Finite State Machine (FSM)</b>.  
It manages traffic lights at a <b>two-way intersection</b> where:
<ul>
  <li>One direction is a <b>highway</b> (priority road)</li>
  <li>The other direction is a <b>side road</b></li>
</ul>
The controller prioritizes highway traffic and allows road traffic only
when a vehicle is detected.
</p>

<h3 align="left">ğŸ”— Connect with me</h3>
<p align="left">
  <a href="https://www.linkedin.com/in/rahul-shah-510a05321" target="_blank">
    ğŸ’¼ LinkedIn Profile
  </a>
</p>

<h3 align="left">âš™ï¸ Behavior Summary</h3>

<p align="left">
<b>S0:</b> Highway GREEN (Initial State)<br><br>

â¡ï¸ If a car is detected on the road (<b>x = 1</b>):<br>
&nbsp;&nbsp;â†’ Move to <b>S1</b> (Highway YELLOW)<br><br>

â±ï¸ After <b>3 clock cycles</b>:<br>
&nbsp;&nbsp;â†’ Move to <b>S2</b> (REDâ€“RED safety state)<br><br>

â±ï¸ After <b>2 clock cycles</b>:<br>
&nbsp;&nbsp;â†’ Move to <b>S3</b> (Road GREEN)<br><br>

â¡ï¸ If no car is detected on the road (<b>x = 0</b>):<br>
&nbsp;&nbsp;â†’ Move to <b>S4</b> (Road YELLOW)<br><br>

â±ï¸ After <b>3 clock cycles</b>:<br>
&nbsp;&nbsp;â†’ Return to <b>S0</b> (Highway GREEN)
</p>
