// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module lstm_tail_02 (
        ap_clk,
        ap_rst,
        gate_i_0_V_read,
        gate_i_1_V_read,
        gate_i_2_V_read,
        gate_i_3_V_read,
        gate_i_4_V_read,
        gate_i_5_V_read,
        gate_i_6_V_read,
        gate_i_7_V_read,
        gate_i_8_V_read,
        gate_i_9_V_read,
        gate_i_10_V_read,
        gate_i_11_V_read,
        gate_i_12_V_read,
        gate_i_13_V_read,
        gate_i_14_V_read,
        gate_i_15_V_read,
        gate_i_16_V_read,
        gate_i_17_V_read,
        gate_i_18_V_read,
        gate_i_19_V_read,
        gate_i_20_V_read,
        gate_i_21_V_read,
        gate_i_22_V_read,
        gate_i_23_V_read,
        gate_i_24_V_read,
        gate_i_25_V_read,
        gate_i_26_V_read,
        gate_i_27_V_read,
        gate_i_28_V_read,
        gate_i_29_V_read,
        gate_i_30_V_read,
        gate_i_31_V_read,
        gate_f_0_V_read,
        gate_f_1_V_read,
        gate_f_2_V_read,
        gate_f_3_V_read,
        gate_f_4_V_read,
        gate_f_5_V_read,
        gate_f_6_V_read,
        gate_f_7_V_read,
        gate_f_8_V_read,
        gate_f_9_V_read,
        gate_f_10_V_read,
        gate_f_11_V_read,
        gate_f_12_V_read,
        gate_f_13_V_read,
        gate_f_14_V_read,
        gate_f_15_V_read,
        gate_f_16_V_read,
        gate_f_17_V_read,
        gate_f_18_V_read,
        gate_f_19_V_read,
        gate_f_20_V_read,
        gate_f_21_V_read,
        gate_f_22_V_read,
        gate_f_23_V_read,
        gate_f_24_V_read,
        gate_f_25_V_read,
        gate_f_26_V_read,
        gate_f_27_V_read,
        gate_f_28_V_read,
        gate_f_29_V_read,
        gate_f_30_V_read,
        gate_f_31_V_read,
        gate_g_0_V_read,
        gate_g_1_V_read,
        gate_g_2_V_read,
        gate_g_3_V_read,
        gate_g_4_V_read,
        gate_g_5_V_read,
        gate_g_6_V_read,
        gate_g_7_V_read,
        gate_g_8_V_read,
        gate_g_9_V_read,
        gate_g_10_V_read,
        gate_g_11_V_read,
        gate_g_12_V_read,
        gate_g_13_V_read,
        gate_g_14_V_read,
        gate_g_15_V_read,
        gate_g_16_V_read,
        gate_g_17_V_read,
        gate_g_18_V_read,
        gate_g_19_V_read,
        gate_g_20_V_read,
        gate_g_21_V_read,
        gate_g_22_V_read,
        gate_g_23_V_read,
        gate_g_24_V_read,
        gate_g_25_V_read,
        gate_g_26_V_read,
        gate_g_27_V_read,
        gate_g_28_V_read,
        gate_g_29_V_read,
        gate_g_30_V_read,
        gate_g_31_V_read,
        gate_o_0_V_read,
        gate_o_1_V_read,
        gate_o_2_V_read,
        gate_o_3_V_read,
        gate_o_4_V_read,
        gate_o_5_V_read,
        gate_o_6_V_read,
        gate_o_7_V_read,
        gate_o_8_V_read,
        gate_o_9_V_read,
        gate_o_10_V_read,
        gate_o_11_V_read,
        gate_o_12_V_read,
        gate_o_13_V_read,
        gate_o_14_V_read,
        gate_o_15_V_read,
        gate_o_16_V_read,
        gate_o_17_V_read,
        gate_o_18_V_read,
        gate_o_19_V_read,
        gate_o_20_V_read,
        gate_o_21_V_read,
        gate_o_22_V_read,
        gate_o_23_V_read,
        gate_o_24_V_read,
        gate_o_25_V_read,
        gate_o_26_V_read,
        gate_o_27_V_read,
        gate_o_28_V_read,
        gate_o_29_V_read,
        gate_o_30_V_read,
        gate_o_31_V_read,
        c_pre_0_V_read,
        c_pre_1_V_read,
        c_pre_2_V_read,
        c_pre_3_V_read,
        c_pre_4_V_read,
        c_pre_5_V_read,
        c_pre_6_V_read,
        c_pre_7_V_read,
        c_pre_8_V_read,
        c_pre_9_V_read,
        c_pre_10_V_read,
        c_pre_11_V_read,
        c_pre_12_V_read,
        c_pre_13_V_read,
        c_pre_14_V_read,
        c_pre_15_V_read,
        c_pre_16_V_read,
        c_pre_17_V_read,
        c_pre_18_V_read,
        c_pre_19_V_read,
        c_pre_20_V_read,
        c_pre_21_V_read,
        c_pre_22_V_read,
        c_pre_23_V_read,
        c_pre_24_V_read,
        c_pre_25_V_read,
        c_pre_26_V_read,
        c_pre_27_V_read,
        c_pre_28_V_read,
        c_pre_29_V_read,
        c_pre_30_V_read,
        c_pre_31_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_return_23,
        ap_return_24,
        ap_return_25,
        ap_return_26,
        ap_return_27,
        ap_return_28,
        ap_return_29,
        ap_return_30,
        ap_return_31,
        ap_return_32,
        ap_return_33,
        ap_return_34,
        ap_return_35,
        ap_return_36,
        ap_return_37,
        ap_return_38,
        ap_return_39,
        ap_return_40,
        ap_return_41,
        ap_return_42,
        ap_return_43,
        ap_return_44,
        ap_return_45,
        ap_return_46,
        ap_return_47,
        ap_return_48,
        ap_return_49,
        ap_return_50,
        ap_return_51,
        ap_return_52,
        ap_return_53,
        ap_return_54,
        ap_return_55,
        ap_return_56,
        ap_return_57,
        ap_return_58,
        ap_return_59,
        ap_return_60,
        ap_return_61,
        ap_return_62,
        ap_return_63,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [15:0] gate_i_0_V_read;
input  [15:0] gate_i_1_V_read;
input  [15:0] gate_i_2_V_read;
input  [15:0] gate_i_3_V_read;
input  [15:0] gate_i_4_V_read;
input  [15:0] gate_i_5_V_read;
input  [15:0] gate_i_6_V_read;
input  [15:0] gate_i_7_V_read;
input  [15:0] gate_i_8_V_read;
input  [15:0] gate_i_9_V_read;
input  [15:0] gate_i_10_V_read;
input  [15:0] gate_i_11_V_read;
input  [15:0] gate_i_12_V_read;
input  [15:0] gate_i_13_V_read;
input  [15:0] gate_i_14_V_read;
input  [15:0] gate_i_15_V_read;
input  [15:0] gate_i_16_V_read;
input  [15:0] gate_i_17_V_read;
input  [15:0] gate_i_18_V_read;
input  [15:0] gate_i_19_V_read;
input  [15:0] gate_i_20_V_read;
input  [15:0] gate_i_21_V_read;
input  [15:0] gate_i_22_V_read;
input  [15:0] gate_i_23_V_read;
input  [15:0] gate_i_24_V_read;
input  [15:0] gate_i_25_V_read;
input  [15:0] gate_i_26_V_read;
input  [15:0] gate_i_27_V_read;
input  [15:0] gate_i_28_V_read;
input  [15:0] gate_i_29_V_read;
input  [15:0] gate_i_30_V_read;
input  [15:0] gate_i_31_V_read;
input  [15:0] gate_f_0_V_read;
input  [15:0] gate_f_1_V_read;
input  [15:0] gate_f_2_V_read;
input  [15:0] gate_f_3_V_read;
input  [15:0] gate_f_4_V_read;
input  [15:0] gate_f_5_V_read;
input  [15:0] gate_f_6_V_read;
input  [15:0] gate_f_7_V_read;
input  [15:0] gate_f_8_V_read;
input  [15:0] gate_f_9_V_read;
input  [15:0] gate_f_10_V_read;
input  [15:0] gate_f_11_V_read;
input  [15:0] gate_f_12_V_read;
input  [15:0] gate_f_13_V_read;
input  [15:0] gate_f_14_V_read;
input  [15:0] gate_f_15_V_read;
input  [15:0] gate_f_16_V_read;
input  [15:0] gate_f_17_V_read;
input  [15:0] gate_f_18_V_read;
input  [15:0] gate_f_19_V_read;
input  [15:0] gate_f_20_V_read;
input  [15:0] gate_f_21_V_read;
input  [15:0] gate_f_22_V_read;
input  [15:0] gate_f_23_V_read;
input  [15:0] gate_f_24_V_read;
input  [15:0] gate_f_25_V_read;
input  [15:0] gate_f_26_V_read;
input  [15:0] gate_f_27_V_read;
input  [15:0] gate_f_28_V_read;
input  [15:0] gate_f_29_V_read;
input  [15:0] gate_f_30_V_read;
input  [15:0] gate_f_31_V_read;
input  [11:0] gate_g_0_V_read;
input  [11:0] gate_g_1_V_read;
input  [11:0] gate_g_2_V_read;
input  [11:0] gate_g_3_V_read;
input  [11:0] gate_g_4_V_read;
input  [11:0] gate_g_5_V_read;
input  [11:0] gate_g_6_V_read;
input  [11:0] gate_g_7_V_read;
input  [11:0] gate_g_8_V_read;
input  [11:0] gate_g_9_V_read;
input  [11:0] gate_g_10_V_read;
input  [11:0] gate_g_11_V_read;
input  [11:0] gate_g_12_V_read;
input  [11:0] gate_g_13_V_read;
input  [11:0] gate_g_14_V_read;
input  [11:0] gate_g_15_V_read;
input  [11:0] gate_g_16_V_read;
input  [11:0] gate_g_17_V_read;
input  [11:0] gate_g_18_V_read;
input  [11:0] gate_g_19_V_read;
input  [11:0] gate_g_20_V_read;
input  [11:0] gate_g_21_V_read;
input  [11:0] gate_g_22_V_read;
input  [11:0] gate_g_23_V_read;
input  [11:0] gate_g_24_V_read;
input  [11:0] gate_g_25_V_read;
input  [11:0] gate_g_26_V_read;
input  [11:0] gate_g_27_V_read;
input  [11:0] gate_g_28_V_read;
input  [11:0] gate_g_29_V_read;
input  [11:0] gate_g_30_V_read;
input  [11:0] gate_g_31_V_read;
input  [15:0] gate_o_0_V_read;
input  [15:0] gate_o_1_V_read;
input  [15:0] gate_o_2_V_read;
input  [15:0] gate_o_3_V_read;
input  [15:0] gate_o_4_V_read;
input  [15:0] gate_o_5_V_read;
input  [15:0] gate_o_6_V_read;
input  [15:0] gate_o_7_V_read;
input  [15:0] gate_o_8_V_read;
input  [15:0] gate_o_9_V_read;
input  [15:0] gate_o_10_V_read;
input  [15:0] gate_o_11_V_read;
input  [15:0] gate_o_12_V_read;
input  [15:0] gate_o_13_V_read;
input  [15:0] gate_o_14_V_read;
input  [15:0] gate_o_15_V_read;
input  [15:0] gate_o_16_V_read;
input  [15:0] gate_o_17_V_read;
input  [15:0] gate_o_18_V_read;
input  [15:0] gate_o_19_V_read;
input  [15:0] gate_o_20_V_read;
input  [15:0] gate_o_21_V_read;
input  [15:0] gate_o_22_V_read;
input  [15:0] gate_o_23_V_read;
input  [15:0] gate_o_24_V_read;
input  [15:0] gate_o_25_V_read;
input  [15:0] gate_o_26_V_read;
input  [15:0] gate_o_27_V_read;
input  [15:0] gate_o_28_V_read;
input  [15:0] gate_o_29_V_read;
input  [15:0] gate_o_30_V_read;
input  [15:0] gate_o_31_V_read;
input  [15:0] c_pre_0_V_read;
input  [15:0] c_pre_1_V_read;
input  [15:0] c_pre_2_V_read;
input  [15:0] c_pre_3_V_read;
input  [15:0] c_pre_4_V_read;
input  [15:0] c_pre_5_V_read;
input  [15:0] c_pre_6_V_read;
input  [15:0] c_pre_7_V_read;
input  [15:0] c_pre_8_V_read;
input  [15:0] c_pre_9_V_read;
input  [15:0] c_pre_10_V_read;
input  [15:0] c_pre_11_V_read;
input  [15:0] c_pre_12_V_read;
input  [15:0] c_pre_13_V_read;
input  [15:0] c_pre_14_V_read;
input  [15:0] c_pre_15_V_read;
input  [15:0] c_pre_16_V_read;
input  [15:0] c_pre_17_V_read;
input  [15:0] c_pre_18_V_read;
input  [15:0] c_pre_19_V_read;
input  [15:0] c_pre_20_V_read;
input  [15:0] c_pre_21_V_read;
input  [15:0] c_pre_22_V_read;
input  [15:0] c_pre_23_V_read;
input  [15:0] c_pre_24_V_read;
input  [15:0] c_pre_25_V_read;
input  [15:0] c_pre_26_V_read;
input  [15:0] c_pre_27_V_read;
input  [15:0] c_pre_28_V_read;
input  [15:0] c_pre_29_V_read;
input  [15:0] c_pre_30_V_read;
input  [15:0] c_pre_31_V_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;
output  [15:0] ap_return_8;
output  [15:0] ap_return_9;
output  [15:0] ap_return_10;
output  [15:0] ap_return_11;
output  [15:0] ap_return_12;
output  [15:0] ap_return_13;
output  [15:0] ap_return_14;
output  [15:0] ap_return_15;
output  [15:0] ap_return_16;
output  [15:0] ap_return_17;
output  [15:0] ap_return_18;
output  [15:0] ap_return_19;
output  [15:0] ap_return_20;
output  [15:0] ap_return_21;
output  [15:0] ap_return_22;
output  [15:0] ap_return_23;
output  [15:0] ap_return_24;
output  [15:0] ap_return_25;
output  [15:0] ap_return_26;
output  [15:0] ap_return_27;
output  [15:0] ap_return_28;
output  [15:0] ap_return_29;
output  [15:0] ap_return_30;
output  [15:0] ap_return_31;
output  [15:0] ap_return_32;
output  [15:0] ap_return_33;
output  [15:0] ap_return_34;
output  [15:0] ap_return_35;
output  [15:0] ap_return_36;
output  [15:0] ap_return_37;
output  [15:0] ap_return_38;
output  [15:0] ap_return_39;
output  [15:0] ap_return_40;
output  [15:0] ap_return_41;
output  [15:0] ap_return_42;
output  [15:0] ap_return_43;
output  [15:0] ap_return_44;
output  [15:0] ap_return_45;
output  [15:0] ap_return_46;
output  [15:0] ap_return_47;
output  [15:0] ap_return_48;
output  [15:0] ap_return_49;
output  [15:0] ap_return_50;
output  [15:0] ap_return_51;
output  [15:0] ap_return_52;
output  [15:0] ap_return_53;
output  [15:0] ap_return_54;
output  [15:0] ap_return_55;
output  [15:0] ap_return_56;
output  [15:0] ap_return_57;
output  [15:0] ap_return_58;
output  [15:0] ap_return_59;
output  [15:0] ap_return_60;
output  [15:0] ap_return_61;
output  [15:0] ap_return_62;
output  [15:0] ap_return_63;
input   ap_ce;

reg[15:0] ap_return_0;
reg[15:0] ap_return_1;
reg[15:0] ap_return_2;
reg[15:0] ap_return_3;
reg[15:0] ap_return_4;
reg[15:0] ap_return_5;
reg[15:0] ap_return_6;
reg[15:0] ap_return_7;
reg[15:0] ap_return_8;
reg[15:0] ap_return_9;
reg[15:0] ap_return_10;
reg[15:0] ap_return_11;
reg[15:0] ap_return_12;
reg[15:0] ap_return_13;
reg[15:0] ap_return_14;
reg[15:0] ap_return_15;
reg[15:0] ap_return_16;
reg[15:0] ap_return_17;
reg[15:0] ap_return_18;
reg[15:0] ap_return_19;
reg[15:0] ap_return_20;
reg[15:0] ap_return_21;
reg[15:0] ap_return_22;
reg[15:0] ap_return_23;
reg[15:0] ap_return_24;
reg[15:0] ap_return_25;
reg[15:0] ap_return_26;
reg[15:0] ap_return_27;
reg[15:0] ap_return_28;
reg[15:0] ap_return_29;
reg[15:0] ap_return_30;
reg[15:0] ap_return_31;
reg[15:0] ap_return_32;
reg[15:0] ap_return_33;
reg[15:0] ap_return_34;
reg[15:0] ap_return_35;
reg[15:0] ap_return_36;
reg[15:0] ap_return_37;
reg[15:0] ap_return_38;
reg[15:0] ap_return_39;
reg[15:0] ap_return_40;
reg[15:0] ap_return_41;
reg[15:0] ap_return_42;
reg[15:0] ap_return_43;
reg[15:0] ap_return_44;
reg[15:0] ap_return_45;
reg[15:0] ap_return_46;
reg[15:0] ap_return_47;
reg[15:0] ap_return_48;
reg[15:0] ap_return_49;
reg[15:0] ap_return_50;
reg[15:0] ap_return_51;
reg[15:0] ap_return_52;
reg[15:0] ap_return_53;
reg[15:0] ap_return_54;
reg[15:0] ap_return_55;
reg[15:0] ap_return_56;
reg[15:0] ap_return_57;
reg[15:0] ap_return_58;
reg[15:0] ap_return_59;
reg[15:0] ap_return_60;
reg[15:0] ap_return_61;
reg[15:0] ap_return_62;
reg[15:0] ap_return_63;

reg   [15:0] gate_o_31_V_read_1_reg_26017;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
reg   [15:0] gate_o_31_V_read_1_reg_26017_pp0_iter1_reg;
reg   [15:0] gate_o_30_V_read_1_reg_26022;
reg   [15:0] gate_o_30_V_read_1_reg_26022_pp0_iter1_reg;
reg   [15:0] gate_o_29_V_read_1_reg_26027;
reg   [15:0] gate_o_29_V_read_1_reg_26027_pp0_iter1_reg;
reg   [15:0] gate_o_28_V_read_1_reg_26032;
reg   [15:0] gate_o_28_V_read_1_reg_26032_pp0_iter1_reg;
reg   [15:0] gate_o_27_V_read_1_reg_26037;
reg   [15:0] gate_o_27_V_read_1_reg_26037_pp0_iter1_reg;
reg   [15:0] gate_o_26_V_read_1_reg_26042;
reg   [15:0] gate_o_26_V_read_1_reg_26042_pp0_iter1_reg;
reg   [15:0] gate_o_25_V_read_1_reg_26047;
reg   [15:0] gate_o_25_V_read_1_reg_26047_pp0_iter1_reg;
reg   [15:0] gate_o_24_V_read_1_reg_26052;
reg   [15:0] gate_o_24_V_read_1_reg_26052_pp0_iter1_reg;
reg   [15:0] gate_o_23_V_read_1_reg_26057;
reg   [15:0] gate_o_23_V_read_1_reg_26057_pp0_iter1_reg;
reg   [15:0] gate_o_22_V_read_1_reg_26062;
reg   [15:0] gate_o_22_V_read_1_reg_26062_pp0_iter1_reg;
reg   [15:0] gate_o_21_V_read_1_reg_26067;
reg   [15:0] gate_o_21_V_read_1_reg_26067_pp0_iter1_reg;
reg   [15:0] gate_o_20_V_read_1_reg_26072;
reg   [15:0] gate_o_20_V_read_1_reg_26072_pp0_iter1_reg;
reg   [15:0] gate_o_19_V_read_1_reg_26077;
reg   [15:0] gate_o_19_V_read_1_reg_26077_pp0_iter1_reg;
reg   [15:0] gate_o_18_V_read_1_reg_26082;
reg   [15:0] gate_o_18_V_read_1_reg_26082_pp0_iter1_reg;
reg   [15:0] gate_o_17_V_read_1_reg_26087;
reg   [15:0] gate_o_17_V_read_1_reg_26087_pp0_iter1_reg;
reg   [15:0] gate_o_16_V_read_1_reg_26092;
reg   [15:0] gate_o_16_V_read_1_reg_26092_pp0_iter1_reg;
reg   [15:0] gate_o_15_V_read_1_reg_26097;
reg   [15:0] gate_o_15_V_read_1_reg_26097_pp0_iter1_reg;
reg   [15:0] gate_o_14_V_read_1_reg_26102;
reg   [15:0] gate_o_14_V_read_1_reg_26102_pp0_iter1_reg;
reg   [15:0] gate_o_13_V_read_1_reg_26107;
reg   [15:0] gate_o_13_V_read_1_reg_26107_pp0_iter1_reg;
reg   [15:0] gate_o_12_V_read_1_reg_26112;
reg   [15:0] gate_o_12_V_read_1_reg_26112_pp0_iter1_reg;
reg   [15:0] gate_o_11_V_read_1_reg_26117;
reg   [15:0] gate_o_11_V_read_1_reg_26117_pp0_iter1_reg;
reg   [15:0] gate_o_10_V_read_1_reg_26122;
reg   [15:0] gate_o_10_V_read_1_reg_26122_pp0_iter1_reg;
reg   [15:0] gate_o_9_V_read_1_reg_26127;
reg   [15:0] gate_o_9_V_read_1_reg_26127_pp0_iter1_reg;
reg   [15:0] gate_o_8_V_read_1_reg_26132;
reg   [15:0] gate_o_8_V_read_1_reg_26132_pp0_iter1_reg;
reg   [15:0] gate_o_7_V_read_1_reg_26137;
reg   [15:0] gate_o_7_V_read_1_reg_26137_pp0_iter1_reg;
reg   [15:0] gate_o_6_V_read_1_reg_26142;
reg   [15:0] gate_o_6_V_read_1_reg_26142_pp0_iter1_reg;
reg   [15:0] gate_o_5_V_read_1_reg_26147;
reg   [15:0] gate_o_5_V_read_1_reg_26147_pp0_iter1_reg;
reg   [15:0] gate_o_4_V_read_1_reg_26152;
reg   [15:0] gate_o_4_V_read_1_reg_26152_pp0_iter1_reg;
reg   [15:0] gate_o_3_V_read_1_reg_26157;
reg   [15:0] gate_o_3_V_read_1_reg_26157_pp0_iter1_reg;
reg   [15:0] gate_o_2_V_read_1_reg_26162;
reg   [15:0] gate_o_2_V_read_1_reg_26162_pp0_iter1_reg;
reg   [15:0] gate_o_1_V_read_1_reg_26167;
reg   [15:0] gate_o_1_V_read_1_reg_26167_pp0_iter1_reg;
reg   [15:0] gate_o_0_V_read_1_reg_26172;
reg   [15:0] gate_o_0_V_read_1_reg_26172_pp0_iter1_reg;
reg   [15:0] trunc_ln_reg_26177;
reg   [15:0] trunc_ln708_1_reg_26182;
reg   [15:0] trunc_ln708_2_reg_26187;
reg   [15:0] trunc_ln708_3_reg_26192;
reg   [15:0] trunc_ln708_4_reg_26197;
reg   [15:0] trunc_ln708_5_reg_26202;
reg   [15:0] trunc_ln708_6_reg_26207;
reg   [15:0] trunc_ln708_7_reg_26212;
reg   [15:0] trunc_ln708_8_reg_26217;
reg   [15:0] trunc_ln708_9_reg_26222;
reg   [15:0] trunc_ln708_s_reg_26227;
reg   [15:0] trunc_ln708_10_reg_26232;
reg   [15:0] trunc_ln708_11_reg_26237;
reg   [15:0] trunc_ln708_12_reg_26242;
reg   [15:0] trunc_ln708_13_reg_26247;
reg   [15:0] trunc_ln708_14_reg_26252;
reg   [15:0] trunc_ln708_15_reg_26257;
reg   [15:0] trunc_ln708_16_reg_26262;
reg   [15:0] trunc_ln708_17_reg_26267;
reg   [15:0] trunc_ln708_18_reg_26272;
reg   [15:0] trunc_ln708_19_reg_26277;
reg   [15:0] trunc_ln708_20_reg_26282;
reg   [15:0] trunc_ln708_21_reg_26287;
reg   [15:0] trunc_ln708_22_reg_26292;
reg   [15:0] trunc_ln708_23_reg_26297;
reg   [15:0] trunc_ln708_24_reg_26302;
reg   [15:0] trunc_ln708_25_reg_26307;
reg   [15:0] trunc_ln708_26_reg_26312;
reg   [15:0] trunc_ln708_27_reg_26317;
reg   [15:0] trunc_ln708_28_reg_26322;
reg   [15:0] trunc_ln708_29_reg_26327;
reg   [15:0] trunc_ln708_30_reg_26332;
reg   [15:0] trunc_ln708_31_reg_26337;
reg   [15:0] trunc_ln708_32_reg_26342;
reg   [15:0] trunc_ln708_33_reg_26347;
reg   [15:0] trunc_ln708_34_reg_26352;
reg   [15:0] trunc_ln708_35_reg_26357;
reg   [15:0] trunc_ln708_36_reg_26362;
reg   [15:0] trunc_ln708_37_reg_26367;
reg   [15:0] trunc_ln708_38_reg_26372;
reg   [15:0] trunc_ln708_39_reg_26377;
reg   [15:0] trunc_ln708_40_reg_26382;
reg   [15:0] trunc_ln708_41_reg_26387;
reg   [15:0] trunc_ln708_42_reg_26392;
reg   [15:0] trunc_ln708_43_reg_26397;
reg   [15:0] trunc_ln708_44_reg_26402;
reg   [15:0] trunc_ln708_45_reg_26407;
reg   [15:0] trunc_ln708_46_reg_26412;
reg   [15:0] trunc_ln708_47_reg_26417;
reg   [15:0] trunc_ln708_48_reg_26422;
reg   [15:0] trunc_ln708_49_reg_26427;
reg   [15:0] trunc_ln708_50_reg_26432;
reg   [15:0] trunc_ln708_51_reg_26437;
reg   [15:0] trunc_ln708_52_reg_26442;
reg   [15:0] trunc_ln708_53_reg_26447;
reg   [15:0] trunc_ln708_54_reg_26452;
reg   [15:0] trunc_ln708_55_reg_26457;
reg   [15:0] trunc_ln708_56_reg_26462;
reg   [15:0] trunc_ln708_57_reg_26467;
reg   [15:0] trunc_ln708_58_reg_26472;
reg   [15:0] trunc_ln708_59_reg_26477;
reg   [15:0] trunc_ln708_60_reg_26482;
reg   [15:0] trunc_ln708_61_reg_26487;
reg   [15:0] trunc_ln708_62_reg_26492;
wire   [15:0] add_ln703_fu_24801_p2;
reg   [15:0] add_ln703_reg_26497;
wire   [15:0] add_ln703_90_fu_24806_p2;
reg   [15:0] add_ln703_90_reg_26502;
wire   [15:0] add_ln703_91_fu_24811_p2;
reg   [15:0] add_ln703_91_reg_26507;
wire   [15:0] add_ln703_92_fu_24816_p2;
reg   [15:0] add_ln703_92_reg_26512;
wire   [15:0] add_ln703_93_fu_24821_p2;
reg   [15:0] add_ln703_93_reg_26517;
wire   [15:0] add_ln703_94_fu_24826_p2;
reg   [15:0] add_ln703_94_reg_26522;
wire   [15:0] add_ln703_95_fu_24831_p2;
reg   [15:0] add_ln703_95_reg_26527;
wire   [15:0] add_ln703_96_fu_24836_p2;
reg   [15:0] add_ln703_96_reg_26532;
wire   [15:0] add_ln703_97_fu_24841_p2;
reg   [15:0] add_ln703_97_reg_26537;
wire   [15:0] add_ln703_98_fu_24846_p2;
reg   [15:0] add_ln703_98_reg_26542;
wire   [15:0] add_ln703_99_fu_24851_p2;
reg   [15:0] add_ln703_99_reg_26547;
wire   [15:0] add_ln703_100_fu_24856_p2;
reg   [15:0] add_ln703_100_reg_26552;
wire   [15:0] add_ln703_101_fu_24861_p2;
reg   [15:0] add_ln703_101_reg_26557;
wire   [15:0] add_ln703_102_fu_24866_p2;
reg   [15:0] add_ln703_102_reg_26562;
wire   [15:0] add_ln703_103_fu_24871_p2;
reg   [15:0] add_ln703_103_reg_26567;
wire   [15:0] add_ln703_104_fu_24876_p2;
reg   [15:0] add_ln703_104_reg_26572;
wire   [15:0] add_ln703_105_fu_24881_p2;
reg   [15:0] add_ln703_105_reg_26577;
wire   [15:0] add_ln703_106_fu_24886_p2;
reg   [15:0] add_ln703_106_reg_26582;
wire   [15:0] add_ln703_107_fu_24891_p2;
reg   [15:0] add_ln703_107_reg_26587;
wire   [15:0] add_ln703_108_fu_24896_p2;
reg   [15:0] add_ln703_108_reg_26592;
wire   [15:0] add_ln703_109_fu_24901_p2;
reg   [15:0] add_ln703_109_reg_26597;
wire   [15:0] add_ln703_110_fu_24906_p2;
reg   [15:0] add_ln703_110_reg_26602;
wire   [15:0] add_ln703_111_fu_24911_p2;
reg   [15:0] add_ln703_111_reg_26607;
wire   [15:0] add_ln703_112_fu_24916_p2;
reg   [15:0] add_ln703_112_reg_26612;
wire   [15:0] add_ln703_113_fu_24921_p2;
reg   [15:0] add_ln703_113_reg_26617;
wire   [15:0] add_ln703_114_fu_24926_p2;
reg   [15:0] add_ln703_114_reg_26622;
wire   [15:0] add_ln703_115_fu_24931_p2;
reg   [15:0] add_ln703_115_reg_26627;
wire   [15:0] add_ln703_116_fu_24936_p2;
reg   [15:0] add_ln703_116_reg_26632;
wire   [15:0] add_ln703_117_fu_24941_p2;
reg   [15:0] add_ln703_117_reg_26637;
wire   [15:0] add_ln703_118_fu_24946_p2;
reg   [15:0] add_ln703_118_reg_26642;
wire   [15:0] add_ln703_119_fu_24951_p2;
reg   [15:0] add_ln703_119_reg_26647;
wire   [15:0] add_ln703_120_fu_24956_p2;
reg   [15:0] add_ln703_120_reg_26652;
reg   [15:0] c_cur_activ_reg_26657;
reg   [15:0] c_cur_activ_1_reg_26662;
reg   [15:0] c_cur_activ_2_reg_26667;
reg   [15:0] c_cur_activ_3_reg_26672;
reg   [15:0] c_cur_activ_4_reg_26677;
reg   [15:0] c_cur_activ_5_reg_26682;
reg   [15:0] c_cur_activ_6_reg_26687;
reg   [15:0] c_cur_activ_7_reg_26692;
reg   [15:0] c_cur_activ_8_reg_26697;
reg   [15:0] c_cur_activ_9_reg_26702;
reg   [15:0] c_cur_activ_s_reg_26707;
reg   [15:0] c_cur_activ_10_reg_26712;
reg   [15:0] c_cur_activ_11_reg_26717;
reg   [15:0] c_cur_activ_12_reg_26722;
reg   [15:0] c_cur_activ_13_reg_26727;
reg   [15:0] c_cur_activ_14_reg_26732;
reg   [15:0] c_cur_activ_15_reg_26737;
reg   [15:0] c_cur_activ_16_reg_26742;
reg   [15:0] c_cur_activ_17_reg_26747;
reg   [15:0] c_cur_activ_18_reg_26752;
reg   [15:0] c_cur_activ_19_reg_26757;
reg   [15:0] c_cur_activ_20_reg_26762;
reg   [15:0] c_cur_activ_21_reg_26767;
reg   [15:0] c_cur_activ_22_reg_26772;
reg   [15:0] c_cur_activ_23_reg_26777;
reg   [15:0] c_cur_activ_24_reg_26782;
reg   [15:0] c_cur_activ_25_reg_26787;
reg   [15:0] c_cur_activ_26_reg_26792;
reg   [15:0] c_cur_activ_27_reg_26797;
reg   [15:0] c_cur_activ_28_reg_26802;
reg   [15:0] c_cur_activ_29_reg_26807;
reg   [15:0] c_cur_activ_30_reg_26812;
wire    call_ret_hard_tanh_fu_23485_ap_ready;
wire   [15:0] call_ret_hard_tanh_fu_23485_data_0_V_read;
wire   [15:0] call_ret_hard_tanh_fu_23485_data_1_V_read;
wire   [15:0] call_ret_hard_tanh_fu_23485_data_2_V_read;
wire   [15:0] call_ret_hard_tanh_fu_23485_data_3_V_read;
wire   [15:0] call_ret_hard_tanh_fu_23485_data_4_V_read;
wire   [15:0] call_ret_hard_tanh_fu_23485_data_5_V_read;
wire   [15:0] call_ret_hard_tanh_fu_23485_data_6_V_read;
wire   [15:0] call_ret_hard_tanh_fu_23485_data_7_V_read;
wire   [15:0] call_ret_hard_tanh_fu_23485_data_8_V_read;
wire   [15:0] call_ret_hard_tanh_fu_23485_data_9_V_read;
wire   [15:0] call_ret_hard_tanh_fu_23485_data_10_V_read;
wire   [15:0] call_ret_hard_tanh_fu_23485_data_11_V_read;
wire   [15:0] call_ret_hard_tanh_fu_23485_data_12_V_read;
wire   [15:0] call_ret_hard_tanh_fu_23485_data_13_V_read;
wire   [15:0] call_ret_hard_tanh_fu_23485_data_14_V_read;
wire   [15:0] call_ret_hard_tanh_fu_23485_data_15_V_read;
wire   [15:0] call_ret_hard_tanh_fu_23485_data_16_V_read;
wire   [15:0] call_ret_hard_tanh_fu_23485_data_17_V_read;
wire   [15:0] call_ret_hard_tanh_fu_23485_data_18_V_read;
wire   [15:0] call_ret_hard_tanh_fu_23485_data_19_V_read;
wire   [15:0] call_ret_hard_tanh_fu_23485_data_20_V_read;
wire   [15:0] call_ret_hard_tanh_fu_23485_data_21_V_read;
wire   [15:0] call_ret_hard_tanh_fu_23485_data_22_V_read;
wire   [15:0] call_ret_hard_tanh_fu_23485_data_23_V_read;
wire   [15:0] call_ret_hard_tanh_fu_23485_data_24_V_read;
wire   [15:0] call_ret_hard_tanh_fu_23485_data_25_V_read;
wire   [15:0] call_ret_hard_tanh_fu_23485_data_26_V_read;
wire   [15:0] call_ret_hard_tanh_fu_23485_data_27_V_read;
wire   [15:0] call_ret_hard_tanh_fu_23485_data_28_V_read;
wire   [15:0] call_ret_hard_tanh_fu_23485_data_29_V_read;
wire   [15:0] call_ret_hard_tanh_fu_23485_data_30_V_read;
wire   [15:0] call_ret_hard_tanh_fu_23485_data_31_V_read;
wire   [15:0] call_ret_hard_tanh_fu_23485_ap_return_0;
wire   [15:0] call_ret_hard_tanh_fu_23485_ap_return_1;
wire   [15:0] call_ret_hard_tanh_fu_23485_ap_return_2;
wire   [15:0] call_ret_hard_tanh_fu_23485_ap_return_3;
wire   [15:0] call_ret_hard_tanh_fu_23485_ap_return_4;
wire   [15:0] call_ret_hard_tanh_fu_23485_ap_return_5;
wire   [15:0] call_ret_hard_tanh_fu_23485_ap_return_6;
wire   [15:0] call_ret_hard_tanh_fu_23485_ap_return_7;
wire   [15:0] call_ret_hard_tanh_fu_23485_ap_return_8;
wire   [15:0] call_ret_hard_tanh_fu_23485_ap_return_9;
wire   [15:0] call_ret_hard_tanh_fu_23485_ap_return_10;
wire   [15:0] call_ret_hard_tanh_fu_23485_ap_return_11;
wire   [15:0] call_ret_hard_tanh_fu_23485_ap_return_12;
wire   [15:0] call_ret_hard_tanh_fu_23485_ap_return_13;
wire   [15:0] call_ret_hard_tanh_fu_23485_ap_return_14;
wire   [15:0] call_ret_hard_tanh_fu_23485_ap_return_15;
wire   [15:0] call_ret_hard_tanh_fu_23485_ap_return_16;
wire   [15:0] call_ret_hard_tanh_fu_23485_ap_return_17;
wire   [15:0] call_ret_hard_tanh_fu_23485_ap_return_18;
wire   [15:0] call_ret_hard_tanh_fu_23485_ap_return_19;
wire   [15:0] call_ret_hard_tanh_fu_23485_ap_return_20;
wire   [15:0] call_ret_hard_tanh_fu_23485_ap_return_21;
wire   [15:0] call_ret_hard_tanh_fu_23485_ap_return_22;
wire   [15:0] call_ret_hard_tanh_fu_23485_ap_return_23;
wire   [15:0] call_ret_hard_tanh_fu_23485_ap_return_24;
wire   [15:0] call_ret_hard_tanh_fu_23485_ap_return_25;
wire   [15:0] call_ret_hard_tanh_fu_23485_ap_return_26;
wire   [15:0] call_ret_hard_tanh_fu_23485_ap_return_27;
wire   [15:0] call_ret_hard_tanh_fu_23485_ap_return_28;
wire   [15:0] call_ret_hard_tanh_fu_23485_ap_return_29;
wire   [15:0] call_ret_hard_tanh_fu_23485_ap_return_30;
wire   [15:0] call_ret_hard_tanh_fu_23485_ap_return_31;
wire    ap_block_pp0_stage0;
wire  signed [15:0] mul_ln1118_78_fu_1308_p0;
wire  signed [15:0] mul_ln1118_78_fu_1308_p1;
wire  signed [15:0] mul_ln1118_46_fu_1309_p0;
wire  signed [15:0] mul_ln1118_46_fu_1309_p1;
wire  signed [15:0] mul_ln1118_30_fu_1310_p0;
wire  signed [15:0] mul_ln1118_30_fu_1310_p1;
wire  signed [15:0] mul_ln1118_31_fu_1311_p0;
wire  signed [11:0] mul_ln1118_31_fu_1311_p1;
wire  signed [15:0] mul_ln1118_10_fu_1312_p0;
wire  signed [15:0] mul_ln1118_10_fu_1312_p1;
wire  signed [15:0] mul_ln1118_40_fu_1313_p0;
wire  signed [15:0] mul_ln1118_40_fu_1313_p1;
wire  signed [15:0] mul_ln1118_32_fu_1314_p0;
wire  signed [15:0] mul_ln1118_32_fu_1314_p1;
wire  signed [15:0] mul_ln1118_86_fu_1315_p0;
wire  signed [15:0] mul_ln1118_86_fu_1315_p1;
wire  signed [15:0] mul_ln1118_80_fu_1316_p0;
wire  signed [15:0] mul_ln1118_80_fu_1316_p1;
wire  signed [15:0] mul_ln1118_35_fu_1317_p0;
wire  signed [11:0] mul_ln1118_35_fu_1317_p1;
wire  signed [15:0] mul_ln1118_73_fu_1318_p0;
wire  signed [15:0] mul_ln1118_73_fu_1318_p1;
wire  signed [15:0] mul_ln1118_63_fu_1319_p0;
wire  signed [11:0] mul_ln1118_63_fu_1319_p1;
wire  signed [15:0] mul_ln1118_39_fu_1320_p0;
wire  signed [11:0] mul_ln1118_39_fu_1320_p1;
wire  signed [15:0] mul_ln1118_16_fu_1321_p0;
wire  signed [15:0] mul_ln1118_16_fu_1321_p1;
wire  signed [15:0] mul_ln1118_85_fu_1322_p0;
wire  signed [15:0] mul_ln1118_85_fu_1322_p1;
wire  signed [15:0] mul_ln1118_58_fu_1323_p0;
wire  signed [15:0] mul_ln1118_58_fu_1323_p1;
wire  signed [15:0] mul_ln1118_20_fu_1324_p0;
wire  signed [15:0] mul_ln1118_20_fu_1324_p1;
wire  signed [15:0] mul_ln1118_19_fu_1325_p0;
wire  signed [11:0] mul_ln1118_19_fu_1325_p1;
wire  signed [15:0] mul_ln1118_94_fu_1326_p0;
wire  signed [15:0] mul_ln1118_94_fu_1326_p1;
wire  signed [15:0] mul_ln1118_61_fu_1327_p0;
wire  signed [11:0] mul_ln1118_61_fu_1327_p1;
wire  signed [15:0] mul_ln1118_11_fu_1328_p0;
wire  signed [11:0] mul_ln1118_11_fu_1328_p1;
wire  signed [15:0] mul_ln1118_68_fu_1329_p0;
wire  signed [15:0] mul_ln1118_68_fu_1329_p1;
wire  signed [15:0] mul_ln1118_76_fu_1330_p0;
wire  signed [15:0] mul_ln1118_76_fu_1330_p1;
wire  signed [15:0] mul_ln1118_81_fu_1331_p0;
wire  signed [15:0] mul_ln1118_81_fu_1331_p1;
wire  signed [15:0] mul_ln1118_74_fu_1332_p0;
wire  signed [15:0] mul_ln1118_74_fu_1332_p1;
wire  signed [15:0] mul_ln1118_54_fu_1333_p0;
wire  signed [15:0] mul_ln1118_54_fu_1333_p1;
wire  signed [15:0] mul_ln1118_56_fu_1334_p0;
wire  signed [15:0] mul_ln1118_56_fu_1334_p1;
wire  signed [15:0] mul_ln1118_26_fu_1335_p0;
wire  signed [15:0] mul_ln1118_26_fu_1335_p1;
wire  signed [15:0] mul_ln1118_17_fu_1336_p0;
wire  signed [11:0] mul_ln1118_17_fu_1336_p1;
wire  signed [15:0] mul_ln1118_8_fu_1337_p0;
wire  signed [15:0] mul_ln1118_8_fu_1337_p1;
wire  signed [15:0] mul_ln1118_90_fu_1338_p0;
wire  signed [15:0] mul_ln1118_90_fu_1338_p1;
wire  signed [15:0] mul_ln1118_13_fu_1339_p0;
wire  signed [11:0] mul_ln1118_13_fu_1339_p1;
wire  signed [15:0] mul_ln1118_18_fu_1340_p0;
wire  signed [15:0] mul_ln1118_18_fu_1340_p1;
wire  signed [15:0] mul_ln1118_27_fu_1341_p0;
wire  signed [11:0] mul_ln1118_27_fu_1341_p1;
wire  signed [15:0] mul_ln1118_6_fu_1342_p0;
wire  signed [15:0] mul_ln1118_6_fu_1342_p1;
wire  signed [15:0] mul_ln1118_84_fu_1343_p0;
wire  signed [15:0] mul_ln1118_84_fu_1343_p1;
wire  signed [15:0] mul_ln1118_92_fu_1344_p0;
wire  signed [15:0] mul_ln1118_92_fu_1344_p1;
wire  signed [15:0] mul_ln1118_47_fu_1345_p0;
wire  signed [11:0] mul_ln1118_47_fu_1345_p1;
wire  signed [15:0] mul_ln1118_66_fu_1346_p0;
wire  signed [15:0] mul_ln1118_66_fu_1346_p1;
wire  signed [15:0] mul_ln1118_93_fu_1347_p0;
wire  signed [15:0] mul_ln1118_93_fu_1347_p1;
wire  signed [15:0] mul_ln1118_29_fu_1348_p0;
wire  signed [11:0] mul_ln1118_29_fu_1348_p1;
wire  signed [15:0] mul_ln1118_28_fu_1349_p0;
wire  signed [15:0] mul_ln1118_28_fu_1349_p1;
wire  signed [15:0] mul_ln1118_64_fu_1350_p0;
wire  signed [15:0] mul_ln1118_64_fu_1350_p1;
wire  signed [15:0] mul_ln1118_48_fu_1351_p0;
wire  signed [15:0] mul_ln1118_48_fu_1351_p1;
wire  signed [15:0] mul_ln1118_25_fu_1352_p0;
wire  signed [11:0] mul_ln1118_25_fu_1352_p1;
wire  signed [15:0] mul_ln1118_9_fu_1353_p0;
wire  signed [11:0] mul_ln1118_9_fu_1353_p1;
wire  signed [15:0] mul_ln1118_57_fu_1354_p0;
wire  signed [11:0] mul_ln1118_57_fu_1354_p1;
wire  signed [15:0] mul_ln1118_24_fu_1355_p0;
wire  signed [15:0] mul_ln1118_24_fu_1355_p1;
wire  signed [15:0] mul_ln1118_21_fu_1356_p0;
wire  signed [11:0] mul_ln1118_21_fu_1356_p1;
wire  signed [15:0] mul_ln1118_12_fu_1357_p0;
wire  signed [15:0] mul_ln1118_12_fu_1357_p1;
wire  signed [15:0] mul_ln1118_3_fu_1358_p0;
wire  signed [11:0] mul_ln1118_3_fu_1358_p1;
wire  signed [15:0] mul_ln1118_5_fu_1359_p0;
wire  signed [11:0] mul_ln1118_5_fu_1359_p1;
wire  signed [15:0] mul_ln1118_95_fu_1360_p0;
wire  signed [15:0] mul_ln1118_95_fu_1360_p1;
wire  signed [15:0] mul_ln1118_82_fu_1361_p0;
wire  signed [15:0] mul_ln1118_82_fu_1361_p1;
wire  signed [15:0] mul_ln1118_14_fu_1362_p0;
wire  signed [15:0] mul_ln1118_14_fu_1362_p1;
wire  signed [15:0] mul_ln1118_1_fu_1363_p0;
wire  signed [11:0] mul_ln1118_1_fu_1363_p1;
wire  signed [15:0] mul_ln1118_89_fu_1364_p0;
wire  signed [15:0] mul_ln1118_89_fu_1364_p1;
wire  signed [15:0] mul_ln1118_59_fu_1365_p0;
wire  signed [11:0] mul_ln1118_59_fu_1365_p1;
wire  signed [15:0] mul_ln1118_4_fu_1366_p0;
wire  signed [15:0] mul_ln1118_4_fu_1366_p1;
wire  signed [15:0] mul_ln1118_67_fu_1367_p0;
wire  signed [15:0] mul_ln1118_67_fu_1367_p1;
wire  signed [15:0] mul_ln1118_52_fu_1368_p0;
wire  signed [15:0] mul_ln1118_52_fu_1368_p1;
wire  signed [15:0] mul_ln1118_2_fu_1369_p0;
wire  signed [15:0] mul_ln1118_2_fu_1369_p1;
wire  signed [15:0] mul_ln1118_79_fu_1370_p0;
wire  signed [15:0] mul_ln1118_79_fu_1370_p1;
wire  signed [15:0] mul_ln1118_65_fu_1371_p0;
wire  signed [15:0] mul_ln1118_65_fu_1371_p1;
wire  signed [15:0] mul_ln1118_33_fu_1372_p0;
wire  signed [11:0] mul_ln1118_33_fu_1372_p1;
wire  signed [15:0] mul_ln1118_77_fu_1373_p0;
wire  signed [15:0] mul_ln1118_77_fu_1373_p1;
wire  signed [15:0] mul_ln1118_53_fu_1374_p0;
wire  signed [11:0] mul_ln1118_53_fu_1374_p1;
wire  signed [15:0] mul_ln1118_62_fu_1375_p0;
wire  signed [15:0] mul_ln1118_62_fu_1375_p1;
wire  signed [15:0] mul_ln1118_70_fu_1376_p0;
wire  signed [15:0] mul_ln1118_70_fu_1376_p1;
wire  signed [15:0] mul_ln1118_71_fu_1377_p0;
wire  signed [15:0] mul_ln1118_71_fu_1377_p1;
wire  signed [15:0] mul_ln1118_7_fu_1378_p0;
wire  signed [11:0] mul_ln1118_7_fu_1378_p1;
wire  signed [15:0] mul_ln1118_55_fu_1379_p0;
wire  signed [11:0] mul_ln1118_55_fu_1379_p1;
wire  signed [15:0] mul_ln1118_fu_1380_p0;
wire  signed [15:0] mul_ln1118_fu_1380_p1;
wire  signed [15:0] mul_ln1118_83_fu_1381_p0;
wire  signed [15:0] mul_ln1118_83_fu_1381_p1;
wire  signed [15:0] mul_ln1118_42_fu_1382_p0;
wire  signed [15:0] mul_ln1118_42_fu_1382_p1;
wire  signed [15:0] mul_ln1118_69_fu_1383_p0;
wire  signed [15:0] mul_ln1118_69_fu_1383_p1;
wire  signed [15:0] mul_ln1118_34_fu_1384_p0;
wire  signed [15:0] mul_ln1118_34_fu_1384_p1;
wire  signed [15:0] mul_ln1118_22_fu_1385_p0;
wire  signed [15:0] mul_ln1118_22_fu_1385_p1;
wire  signed [15:0] mul_ln1118_43_fu_1386_p0;
wire  signed [11:0] mul_ln1118_43_fu_1386_p1;
wire  signed [15:0] mul_ln1118_91_fu_1387_p0;
wire  signed [15:0] mul_ln1118_91_fu_1387_p1;
wire  signed [15:0] mul_ln1118_44_fu_1388_p0;
wire  signed [15:0] mul_ln1118_44_fu_1388_p1;
wire  signed [15:0] mul_ln1118_15_fu_1389_p0;
wire  signed [11:0] mul_ln1118_15_fu_1389_p1;
wire  signed [15:0] mul_ln1118_88_fu_1390_p0;
wire  signed [15:0] mul_ln1118_88_fu_1390_p1;
wire  signed [15:0] mul_ln1118_45_fu_1391_p0;
wire  signed [11:0] mul_ln1118_45_fu_1391_p1;
wire  signed [15:0] mul_ln1118_50_fu_1392_p0;
wire  signed [15:0] mul_ln1118_50_fu_1392_p1;
wire  signed [15:0] mul_ln1118_38_fu_1393_p0;
wire  signed [15:0] mul_ln1118_38_fu_1393_p1;
wire  signed [15:0] mul_ln1118_75_fu_1394_p0;
wire  signed [15:0] mul_ln1118_75_fu_1394_p1;
wire  signed [15:0] mul_ln1118_60_fu_1395_p0;
wire  signed [15:0] mul_ln1118_60_fu_1395_p1;
wire  signed [15:0] mul_ln1118_49_fu_1396_p0;
wire  signed [11:0] mul_ln1118_49_fu_1396_p1;
wire  signed [15:0] mul_ln1118_36_fu_1397_p0;
wire  signed [15:0] mul_ln1118_36_fu_1397_p1;
wire  signed [15:0] mul_ln1118_41_fu_1398_p0;
wire  signed [11:0] mul_ln1118_41_fu_1398_p1;
wire  signed [15:0] mul_ln1118_51_fu_1399_p0;
wire  signed [11:0] mul_ln1118_51_fu_1399_p1;
wire  signed [15:0] mul_ln1118_23_fu_1400_p0;
wire  signed [11:0] mul_ln1118_23_fu_1400_p1;
wire  signed [15:0] mul_ln1118_72_fu_1401_p0;
wire  signed [15:0] mul_ln1118_72_fu_1401_p1;
wire  signed [15:0] mul_ln1118_87_fu_1402_p0;
wire  signed [15:0] mul_ln1118_87_fu_1402_p1;
wire  signed [15:0] mul_ln1118_37_fu_1403_p0;
wire  signed [11:0] mul_ln1118_37_fu_1403_p1;
wire   [25:0] mul_ln1118_fu_1380_p2;
wire   [25:0] mul_ln1118_1_fu_1363_p2;
wire   [25:0] mul_ln1118_2_fu_1369_p2;
wire   [25:0] mul_ln1118_3_fu_1358_p2;
wire   [25:0] mul_ln1118_4_fu_1366_p2;
wire   [25:0] mul_ln1118_5_fu_1359_p2;
wire   [25:0] mul_ln1118_6_fu_1342_p2;
wire   [25:0] mul_ln1118_7_fu_1378_p2;
wire   [25:0] mul_ln1118_8_fu_1337_p2;
wire   [25:0] mul_ln1118_9_fu_1353_p2;
wire   [25:0] mul_ln1118_10_fu_1312_p2;
wire   [25:0] mul_ln1118_11_fu_1328_p2;
wire   [25:0] mul_ln1118_12_fu_1357_p2;
wire   [25:0] mul_ln1118_13_fu_1339_p2;
wire   [25:0] mul_ln1118_14_fu_1362_p2;
wire   [25:0] mul_ln1118_15_fu_1389_p2;
wire   [25:0] mul_ln1118_16_fu_1321_p2;
wire   [25:0] mul_ln1118_17_fu_1336_p2;
wire   [25:0] mul_ln1118_18_fu_1340_p2;
wire   [25:0] mul_ln1118_19_fu_1325_p2;
wire   [25:0] mul_ln1118_20_fu_1324_p2;
wire   [25:0] mul_ln1118_21_fu_1356_p2;
wire   [25:0] mul_ln1118_22_fu_1385_p2;
wire   [25:0] mul_ln1118_23_fu_1400_p2;
wire   [25:0] mul_ln1118_24_fu_1355_p2;
wire   [25:0] mul_ln1118_25_fu_1352_p2;
wire   [25:0] mul_ln1118_26_fu_1335_p2;
wire   [25:0] mul_ln1118_27_fu_1341_p2;
wire   [25:0] mul_ln1118_28_fu_1349_p2;
wire   [25:0] mul_ln1118_29_fu_1348_p2;
wire   [25:0] mul_ln1118_30_fu_1310_p2;
wire   [25:0] mul_ln1118_31_fu_1311_p2;
wire   [25:0] mul_ln1118_32_fu_1314_p2;
wire   [25:0] mul_ln1118_33_fu_1372_p2;
wire   [25:0] mul_ln1118_34_fu_1384_p2;
wire   [25:0] mul_ln1118_35_fu_1317_p2;
wire   [25:0] mul_ln1118_36_fu_1397_p2;
wire   [25:0] mul_ln1118_37_fu_1403_p2;
wire   [25:0] mul_ln1118_38_fu_1393_p2;
wire   [25:0] mul_ln1118_39_fu_1320_p2;
wire   [25:0] mul_ln1118_40_fu_1313_p2;
wire   [25:0] mul_ln1118_41_fu_1398_p2;
wire   [25:0] mul_ln1118_42_fu_1382_p2;
wire   [25:0] mul_ln1118_43_fu_1386_p2;
wire   [25:0] mul_ln1118_44_fu_1388_p2;
wire   [25:0] mul_ln1118_45_fu_1391_p2;
wire   [25:0] mul_ln1118_46_fu_1309_p2;
wire   [25:0] mul_ln1118_47_fu_1345_p2;
wire   [25:0] mul_ln1118_48_fu_1351_p2;
wire   [25:0] mul_ln1118_49_fu_1396_p2;
wire   [25:0] mul_ln1118_50_fu_1392_p2;
wire   [25:0] mul_ln1118_51_fu_1399_p2;
wire   [25:0] mul_ln1118_52_fu_1368_p2;
wire   [25:0] mul_ln1118_53_fu_1374_p2;
wire   [25:0] mul_ln1118_54_fu_1333_p2;
wire   [25:0] mul_ln1118_55_fu_1379_p2;
wire   [25:0] mul_ln1118_56_fu_1334_p2;
wire   [25:0] mul_ln1118_57_fu_1354_p2;
wire   [25:0] mul_ln1118_58_fu_1323_p2;
wire   [25:0] mul_ln1118_59_fu_1365_p2;
wire   [25:0] mul_ln1118_60_fu_1395_p2;
wire   [25:0] mul_ln1118_61_fu_1327_p2;
wire   [25:0] mul_ln1118_62_fu_1375_p2;
wire   [25:0] mul_ln1118_63_fu_1319_p2;
wire   [25:0] mul_ln1118_64_fu_1350_p2;
wire   [25:0] mul_ln1118_65_fu_1371_p2;
wire   [25:0] mul_ln1118_66_fu_1346_p2;
wire   [25:0] mul_ln1118_67_fu_1367_p2;
wire   [25:0] mul_ln1118_68_fu_1329_p2;
wire   [25:0] mul_ln1118_69_fu_1383_p2;
wire   [25:0] mul_ln1118_70_fu_1376_p2;
wire   [25:0] mul_ln1118_71_fu_1377_p2;
wire   [25:0] mul_ln1118_72_fu_1401_p2;
wire   [25:0] mul_ln1118_73_fu_1318_p2;
wire   [25:0] mul_ln1118_74_fu_1332_p2;
wire   [25:0] mul_ln1118_75_fu_1394_p2;
wire   [25:0] mul_ln1118_76_fu_1330_p2;
wire   [25:0] mul_ln1118_77_fu_1373_p2;
wire   [25:0] mul_ln1118_78_fu_1308_p2;
wire   [25:0] mul_ln1118_79_fu_1370_p2;
wire   [25:0] mul_ln1118_80_fu_1316_p2;
wire   [25:0] mul_ln1118_81_fu_1331_p2;
wire   [25:0] mul_ln1118_82_fu_1361_p2;
wire   [25:0] mul_ln1118_83_fu_1381_p2;
wire   [25:0] mul_ln1118_84_fu_1343_p2;
wire   [25:0] mul_ln1118_85_fu_1322_p2;
wire   [25:0] mul_ln1118_86_fu_1315_p2;
wire   [25:0] mul_ln1118_87_fu_1402_p2;
wire   [25:0] mul_ln1118_88_fu_1390_p2;
wire   [25:0] mul_ln1118_89_fu_1364_p2;
wire   [25:0] mul_ln1118_90_fu_1338_p2;
wire   [25:0] mul_ln1118_91_fu_1387_p2;
wire   [25:0] mul_ln1118_92_fu_1344_p2;
wire   [25:0] mul_ln1118_93_fu_1347_p2;
wire   [25:0] mul_ln1118_94_fu_1326_p2;
wire   [25:0] mul_ln1118_95_fu_1360_p2;
reg    ap_ce_reg;
reg   [15:0] gate_i_0_V_read_int_reg;
reg   [15:0] gate_i_1_V_read_int_reg;
reg   [15:0] gate_i_2_V_read_int_reg;
reg   [15:0] gate_i_3_V_read_int_reg;
reg   [15:0] gate_i_4_V_read_int_reg;
reg   [15:0] gate_i_5_V_read_int_reg;
reg   [15:0] gate_i_6_V_read_int_reg;
reg   [15:0] gate_i_7_V_read_int_reg;
reg   [15:0] gate_i_8_V_read_int_reg;
reg   [15:0] gate_i_9_V_read_int_reg;
reg   [15:0] gate_i_10_V_read_int_reg;
reg   [15:0] gate_i_11_V_read_int_reg;
reg   [15:0] gate_i_12_V_read_int_reg;
reg   [15:0] gate_i_13_V_read_int_reg;
reg   [15:0] gate_i_14_V_read_int_reg;
reg   [15:0] gate_i_15_V_read_int_reg;
reg   [15:0] gate_i_16_V_read_int_reg;
reg   [15:0] gate_i_17_V_read_int_reg;
reg   [15:0] gate_i_18_V_read_int_reg;
reg   [15:0] gate_i_19_V_read_int_reg;
reg   [15:0] gate_i_20_V_read_int_reg;
reg   [15:0] gate_i_21_V_read_int_reg;
reg   [15:0] gate_i_22_V_read_int_reg;
reg   [15:0] gate_i_23_V_read_int_reg;
reg   [15:0] gate_i_24_V_read_int_reg;
reg   [15:0] gate_i_25_V_read_int_reg;
reg   [15:0] gate_i_26_V_read_int_reg;
reg   [15:0] gate_i_27_V_read_int_reg;
reg   [15:0] gate_i_28_V_read_int_reg;
reg   [15:0] gate_i_29_V_read_int_reg;
reg   [15:0] gate_i_30_V_read_int_reg;
reg   [15:0] gate_i_31_V_read_int_reg;
reg   [15:0] gate_f_0_V_read_int_reg;
reg   [15:0] gate_f_1_V_read_int_reg;
reg   [15:0] gate_f_2_V_read_int_reg;
reg   [15:0] gate_f_3_V_read_int_reg;
reg   [15:0] gate_f_4_V_read_int_reg;
reg   [15:0] gate_f_5_V_read_int_reg;
reg   [15:0] gate_f_6_V_read_int_reg;
reg   [15:0] gate_f_7_V_read_int_reg;
reg   [15:0] gate_f_8_V_read_int_reg;
reg   [15:0] gate_f_9_V_read_int_reg;
reg   [15:0] gate_f_10_V_read_int_reg;
reg   [15:0] gate_f_11_V_read_int_reg;
reg   [15:0] gate_f_12_V_read_int_reg;
reg   [15:0] gate_f_13_V_read_int_reg;
reg   [15:0] gate_f_14_V_read_int_reg;
reg   [15:0] gate_f_15_V_read_int_reg;
reg   [15:0] gate_f_16_V_read_int_reg;
reg   [15:0] gate_f_17_V_read_int_reg;
reg   [15:0] gate_f_18_V_read_int_reg;
reg   [15:0] gate_f_19_V_read_int_reg;
reg   [15:0] gate_f_20_V_read_int_reg;
reg   [15:0] gate_f_21_V_read_int_reg;
reg   [15:0] gate_f_22_V_read_int_reg;
reg   [15:0] gate_f_23_V_read_int_reg;
reg   [15:0] gate_f_24_V_read_int_reg;
reg   [15:0] gate_f_25_V_read_int_reg;
reg   [15:0] gate_f_26_V_read_int_reg;
reg   [15:0] gate_f_27_V_read_int_reg;
reg   [15:0] gate_f_28_V_read_int_reg;
reg   [15:0] gate_f_29_V_read_int_reg;
reg   [15:0] gate_f_30_V_read_int_reg;
reg   [15:0] gate_f_31_V_read_int_reg;
reg   [11:0] gate_g_0_V_read_int_reg;
reg   [11:0] gate_g_1_V_read_int_reg;
reg   [11:0] gate_g_2_V_read_int_reg;
reg   [11:0] gate_g_3_V_read_int_reg;
reg   [11:0] gate_g_4_V_read_int_reg;
reg   [11:0] gate_g_5_V_read_int_reg;
reg   [11:0] gate_g_6_V_read_int_reg;
reg   [11:0] gate_g_7_V_read_int_reg;
reg   [11:0] gate_g_8_V_read_int_reg;
reg   [11:0] gate_g_9_V_read_int_reg;
reg   [11:0] gate_g_10_V_read_int_reg;
reg   [11:0] gate_g_11_V_read_int_reg;
reg   [11:0] gate_g_12_V_read_int_reg;
reg   [11:0] gate_g_13_V_read_int_reg;
reg   [11:0] gate_g_14_V_read_int_reg;
reg   [11:0] gate_g_15_V_read_int_reg;
reg   [11:0] gate_g_16_V_read_int_reg;
reg   [11:0] gate_g_17_V_read_int_reg;
reg   [11:0] gate_g_18_V_read_int_reg;
reg   [11:0] gate_g_19_V_read_int_reg;
reg   [11:0] gate_g_20_V_read_int_reg;
reg   [11:0] gate_g_21_V_read_int_reg;
reg   [11:0] gate_g_22_V_read_int_reg;
reg   [11:0] gate_g_23_V_read_int_reg;
reg   [11:0] gate_g_24_V_read_int_reg;
reg   [11:0] gate_g_25_V_read_int_reg;
reg   [11:0] gate_g_26_V_read_int_reg;
reg   [11:0] gate_g_27_V_read_int_reg;
reg   [11:0] gate_g_28_V_read_int_reg;
reg   [11:0] gate_g_29_V_read_int_reg;
reg   [11:0] gate_g_30_V_read_int_reg;
reg   [11:0] gate_g_31_V_read_int_reg;
reg   [15:0] gate_o_0_V_read_int_reg;
reg   [15:0] gate_o_1_V_read_int_reg;
reg   [15:0] gate_o_2_V_read_int_reg;
reg   [15:0] gate_o_3_V_read_int_reg;
reg   [15:0] gate_o_4_V_read_int_reg;
reg   [15:0] gate_o_5_V_read_int_reg;
reg   [15:0] gate_o_6_V_read_int_reg;
reg   [15:0] gate_o_7_V_read_int_reg;
reg   [15:0] gate_o_8_V_read_int_reg;
reg   [15:0] gate_o_9_V_read_int_reg;
reg   [15:0] gate_o_10_V_read_int_reg;
reg   [15:0] gate_o_11_V_read_int_reg;
reg   [15:0] gate_o_12_V_read_int_reg;
reg   [15:0] gate_o_13_V_read_int_reg;
reg   [15:0] gate_o_14_V_read_int_reg;
reg   [15:0] gate_o_15_V_read_int_reg;
reg   [15:0] gate_o_16_V_read_int_reg;
reg   [15:0] gate_o_17_V_read_int_reg;
reg   [15:0] gate_o_18_V_read_int_reg;
reg   [15:0] gate_o_19_V_read_int_reg;
reg   [15:0] gate_o_20_V_read_int_reg;
reg   [15:0] gate_o_21_V_read_int_reg;
reg   [15:0] gate_o_22_V_read_int_reg;
reg   [15:0] gate_o_23_V_read_int_reg;
reg   [15:0] gate_o_24_V_read_int_reg;
reg   [15:0] gate_o_25_V_read_int_reg;
reg   [15:0] gate_o_26_V_read_int_reg;
reg   [15:0] gate_o_27_V_read_int_reg;
reg   [15:0] gate_o_28_V_read_int_reg;
reg   [15:0] gate_o_29_V_read_int_reg;
reg   [15:0] gate_o_30_V_read_int_reg;
reg   [15:0] gate_o_31_V_read_int_reg;
reg   [15:0] c_pre_0_V_read_int_reg;
reg   [15:0] c_pre_1_V_read_int_reg;
reg   [15:0] c_pre_2_V_read_int_reg;
reg   [15:0] c_pre_3_V_read_int_reg;
reg   [15:0] c_pre_4_V_read_int_reg;
reg   [15:0] c_pre_5_V_read_int_reg;
reg   [15:0] c_pre_6_V_read_int_reg;
reg   [15:0] c_pre_7_V_read_int_reg;
reg   [15:0] c_pre_8_V_read_int_reg;
reg   [15:0] c_pre_9_V_read_int_reg;
reg   [15:0] c_pre_10_V_read_int_reg;
reg   [15:0] c_pre_11_V_read_int_reg;
reg   [15:0] c_pre_12_V_read_int_reg;
reg   [15:0] c_pre_13_V_read_int_reg;
reg   [15:0] c_pre_14_V_read_int_reg;
reg   [15:0] c_pre_15_V_read_int_reg;
reg   [15:0] c_pre_16_V_read_int_reg;
reg   [15:0] c_pre_17_V_read_int_reg;
reg   [15:0] c_pre_18_V_read_int_reg;
reg   [15:0] c_pre_19_V_read_int_reg;
reg   [15:0] c_pre_20_V_read_int_reg;
reg   [15:0] c_pre_21_V_read_int_reg;
reg   [15:0] c_pre_22_V_read_int_reg;
reg   [15:0] c_pre_23_V_read_int_reg;
reg   [15:0] c_pre_24_V_read_int_reg;
reg   [15:0] c_pre_25_V_read_int_reg;
reg   [15:0] c_pre_26_V_read_int_reg;
reg   [15:0] c_pre_27_V_read_int_reg;
reg   [15:0] c_pre_28_V_read_int_reg;
reg   [15:0] c_pre_29_V_read_int_reg;
reg   [15:0] c_pre_30_V_read_int_reg;
reg   [15:0] c_pre_31_V_read_int_reg;
reg   [15:0] ap_return_0_int_reg;
reg   [15:0] ap_return_1_int_reg;
reg   [15:0] ap_return_2_int_reg;
reg   [15:0] ap_return_3_int_reg;
reg   [15:0] ap_return_4_int_reg;
reg   [15:0] ap_return_5_int_reg;
reg   [15:0] ap_return_6_int_reg;
reg   [15:0] ap_return_7_int_reg;
reg   [15:0] ap_return_8_int_reg;
reg   [15:0] ap_return_9_int_reg;
reg   [15:0] ap_return_10_int_reg;
reg   [15:0] ap_return_11_int_reg;
reg   [15:0] ap_return_12_int_reg;
reg   [15:0] ap_return_13_int_reg;
reg   [15:0] ap_return_14_int_reg;
reg   [15:0] ap_return_15_int_reg;
reg   [15:0] ap_return_16_int_reg;
reg   [15:0] ap_return_17_int_reg;
reg   [15:0] ap_return_18_int_reg;
reg   [15:0] ap_return_19_int_reg;
reg   [15:0] ap_return_20_int_reg;
reg   [15:0] ap_return_21_int_reg;
reg   [15:0] ap_return_22_int_reg;
reg   [15:0] ap_return_23_int_reg;
reg   [15:0] ap_return_24_int_reg;
reg   [15:0] ap_return_25_int_reg;
reg   [15:0] ap_return_26_int_reg;
reg   [15:0] ap_return_27_int_reg;
reg   [15:0] ap_return_28_int_reg;
reg   [15:0] ap_return_29_int_reg;
reg   [15:0] ap_return_30_int_reg;
reg   [15:0] ap_return_31_int_reg;
reg   [15:0] ap_return_32_int_reg;
reg   [15:0] ap_return_33_int_reg;
reg   [15:0] ap_return_34_int_reg;
reg   [15:0] ap_return_35_int_reg;
reg   [15:0] ap_return_36_int_reg;
reg   [15:0] ap_return_37_int_reg;
reg   [15:0] ap_return_38_int_reg;
reg   [15:0] ap_return_39_int_reg;
reg   [15:0] ap_return_40_int_reg;
reg   [15:0] ap_return_41_int_reg;
reg   [15:0] ap_return_42_int_reg;
reg   [15:0] ap_return_43_int_reg;
reg   [15:0] ap_return_44_int_reg;
reg   [15:0] ap_return_45_int_reg;
reg   [15:0] ap_return_46_int_reg;
reg   [15:0] ap_return_47_int_reg;
reg   [15:0] ap_return_48_int_reg;
reg   [15:0] ap_return_49_int_reg;
reg   [15:0] ap_return_50_int_reg;
reg   [15:0] ap_return_51_int_reg;
reg   [15:0] ap_return_52_int_reg;
reg   [15:0] ap_return_53_int_reg;
reg   [15:0] ap_return_54_int_reg;
reg   [15:0] ap_return_55_int_reg;
reg   [15:0] ap_return_56_int_reg;
reg   [15:0] ap_return_57_int_reg;
reg   [15:0] ap_return_58_int_reg;
reg   [15:0] ap_return_59_int_reg;
reg   [15:0] ap_return_60_int_reg;
reg   [15:0] ap_return_61_int_reg;
reg   [15:0] ap_return_62_int_reg;
reg   [15:0] ap_return_63_int_reg;

hard_tanh call_ret_hard_tanh_fu_23485(
    .ap_ready(call_ret_hard_tanh_fu_23485_ap_ready),
    .data_0_V_read(call_ret_hard_tanh_fu_23485_data_0_V_read),
    .data_1_V_read(call_ret_hard_tanh_fu_23485_data_1_V_read),
    .data_2_V_read(call_ret_hard_tanh_fu_23485_data_2_V_read),
    .data_3_V_read(call_ret_hard_tanh_fu_23485_data_3_V_read),
    .data_4_V_read(call_ret_hard_tanh_fu_23485_data_4_V_read),
    .data_5_V_read(call_ret_hard_tanh_fu_23485_data_5_V_read),
    .data_6_V_read(call_ret_hard_tanh_fu_23485_data_6_V_read),
    .data_7_V_read(call_ret_hard_tanh_fu_23485_data_7_V_read),
    .data_8_V_read(call_ret_hard_tanh_fu_23485_data_8_V_read),
    .data_9_V_read(call_ret_hard_tanh_fu_23485_data_9_V_read),
    .data_10_V_read(call_ret_hard_tanh_fu_23485_data_10_V_read),
    .data_11_V_read(call_ret_hard_tanh_fu_23485_data_11_V_read),
    .data_12_V_read(call_ret_hard_tanh_fu_23485_data_12_V_read),
    .data_13_V_read(call_ret_hard_tanh_fu_23485_data_13_V_read),
    .data_14_V_read(call_ret_hard_tanh_fu_23485_data_14_V_read),
    .data_15_V_read(call_ret_hard_tanh_fu_23485_data_15_V_read),
    .data_16_V_read(call_ret_hard_tanh_fu_23485_data_16_V_read),
    .data_17_V_read(call_ret_hard_tanh_fu_23485_data_17_V_read),
    .data_18_V_read(call_ret_hard_tanh_fu_23485_data_18_V_read),
    .data_19_V_read(call_ret_hard_tanh_fu_23485_data_19_V_read),
    .data_20_V_read(call_ret_hard_tanh_fu_23485_data_20_V_read),
    .data_21_V_read(call_ret_hard_tanh_fu_23485_data_21_V_read),
    .data_22_V_read(call_ret_hard_tanh_fu_23485_data_22_V_read),
    .data_23_V_read(call_ret_hard_tanh_fu_23485_data_23_V_read),
    .data_24_V_read(call_ret_hard_tanh_fu_23485_data_24_V_read),
    .data_25_V_read(call_ret_hard_tanh_fu_23485_data_25_V_read),
    .data_26_V_read(call_ret_hard_tanh_fu_23485_data_26_V_read),
    .data_27_V_read(call_ret_hard_tanh_fu_23485_data_27_V_read),
    .data_28_V_read(call_ret_hard_tanh_fu_23485_data_28_V_read),
    .data_29_V_read(call_ret_hard_tanh_fu_23485_data_29_V_read),
    .data_30_V_read(call_ret_hard_tanh_fu_23485_data_30_V_read),
    .data_31_V_read(call_ret_hard_tanh_fu_23485_data_31_V_read),
    .ap_return_0(call_ret_hard_tanh_fu_23485_ap_return_0),
    .ap_return_1(call_ret_hard_tanh_fu_23485_ap_return_1),
    .ap_return_2(call_ret_hard_tanh_fu_23485_ap_return_2),
    .ap_return_3(call_ret_hard_tanh_fu_23485_ap_return_3),
    .ap_return_4(call_ret_hard_tanh_fu_23485_ap_return_4),
    .ap_return_5(call_ret_hard_tanh_fu_23485_ap_return_5),
    .ap_return_6(call_ret_hard_tanh_fu_23485_ap_return_6),
    .ap_return_7(call_ret_hard_tanh_fu_23485_ap_return_7),
    .ap_return_8(call_ret_hard_tanh_fu_23485_ap_return_8),
    .ap_return_9(call_ret_hard_tanh_fu_23485_ap_return_9),
    .ap_return_10(call_ret_hard_tanh_fu_23485_ap_return_10),
    .ap_return_11(call_ret_hard_tanh_fu_23485_ap_return_11),
    .ap_return_12(call_ret_hard_tanh_fu_23485_ap_return_12),
    .ap_return_13(call_ret_hard_tanh_fu_23485_ap_return_13),
    .ap_return_14(call_ret_hard_tanh_fu_23485_ap_return_14),
    .ap_return_15(call_ret_hard_tanh_fu_23485_ap_return_15),
    .ap_return_16(call_ret_hard_tanh_fu_23485_ap_return_16),
    .ap_return_17(call_ret_hard_tanh_fu_23485_ap_return_17),
    .ap_return_18(call_ret_hard_tanh_fu_23485_ap_return_18),
    .ap_return_19(call_ret_hard_tanh_fu_23485_ap_return_19),
    .ap_return_20(call_ret_hard_tanh_fu_23485_ap_return_20),
    .ap_return_21(call_ret_hard_tanh_fu_23485_ap_return_21),
    .ap_return_22(call_ret_hard_tanh_fu_23485_ap_return_22),
    .ap_return_23(call_ret_hard_tanh_fu_23485_ap_return_23),
    .ap_return_24(call_ret_hard_tanh_fu_23485_ap_return_24),
    .ap_return_25(call_ret_hard_tanh_fu_23485_ap_return_25),
    .ap_return_26(call_ret_hard_tanh_fu_23485_ap_return_26),
    .ap_return_27(call_ret_hard_tanh_fu_23485_ap_return_27),
    .ap_return_28(call_ret_hard_tanh_fu_23485_ap_return_28),
    .ap_return_29(call_ret_hard_tanh_fu_23485_ap_return_29),
    .ap_return_30(call_ret_hard_tanh_fu_23485_ap_return_30),
    .ap_return_31(call_ret_hard_tanh_fu_23485_ap_return_31)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        add_ln703_100_reg_26552 <= add_ln703_100_fu_24856_p2;
        add_ln703_101_reg_26557 <= add_ln703_101_fu_24861_p2;
        add_ln703_102_reg_26562 <= add_ln703_102_fu_24866_p2;
        add_ln703_103_reg_26567 <= add_ln703_103_fu_24871_p2;
        add_ln703_104_reg_26572 <= add_ln703_104_fu_24876_p2;
        add_ln703_105_reg_26577 <= add_ln703_105_fu_24881_p2;
        add_ln703_106_reg_26582 <= add_ln703_106_fu_24886_p2;
        add_ln703_107_reg_26587 <= add_ln703_107_fu_24891_p2;
        add_ln703_108_reg_26592 <= add_ln703_108_fu_24896_p2;
        add_ln703_109_reg_26597 <= add_ln703_109_fu_24901_p2;
        add_ln703_110_reg_26602 <= add_ln703_110_fu_24906_p2;
        add_ln703_111_reg_26607 <= add_ln703_111_fu_24911_p2;
        add_ln703_112_reg_26612 <= add_ln703_112_fu_24916_p2;
        add_ln703_113_reg_26617 <= add_ln703_113_fu_24921_p2;
        add_ln703_114_reg_26622 <= add_ln703_114_fu_24926_p2;
        add_ln703_115_reg_26627 <= add_ln703_115_fu_24931_p2;
        add_ln703_116_reg_26632 <= add_ln703_116_fu_24936_p2;
        add_ln703_117_reg_26637 <= add_ln703_117_fu_24941_p2;
        add_ln703_118_reg_26642 <= add_ln703_118_fu_24946_p2;
        add_ln703_119_reg_26647 <= add_ln703_119_fu_24951_p2;
        add_ln703_120_reg_26652 <= add_ln703_120_fu_24956_p2;
        add_ln703_90_reg_26502 <= add_ln703_90_fu_24806_p2;
        add_ln703_91_reg_26507 <= add_ln703_91_fu_24811_p2;
        add_ln703_92_reg_26512 <= add_ln703_92_fu_24816_p2;
        add_ln703_93_reg_26517 <= add_ln703_93_fu_24821_p2;
        add_ln703_94_reg_26522 <= add_ln703_94_fu_24826_p2;
        add_ln703_95_reg_26527 <= add_ln703_95_fu_24831_p2;
        add_ln703_96_reg_26532 <= add_ln703_96_fu_24836_p2;
        add_ln703_97_reg_26537 <= add_ln703_97_fu_24841_p2;
        add_ln703_98_reg_26542 <= add_ln703_98_fu_24846_p2;
        add_ln703_99_reg_26547 <= add_ln703_99_fu_24851_p2;
        add_ln703_reg_26497 <= add_ln703_fu_24801_p2;
        c_cur_activ_10_reg_26712 <= call_ret_hard_tanh_fu_23485_ap_return_11;
        c_cur_activ_11_reg_26717 <= call_ret_hard_tanh_fu_23485_ap_return_12;
        c_cur_activ_12_reg_26722 <= call_ret_hard_tanh_fu_23485_ap_return_13;
        c_cur_activ_13_reg_26727 <= call_ret_hard_tanh_fu_23485_ap_return_14;
        c_cur_activ_14_reg_26732 <= call_ret_hard_tanh_fu_23485_ap_return_15;
        c_cur_activ_15_reg_26737 <= call_ret_hard_tanh_fu_23485_ap_return_16;
        c_cur_activ_16_reg_26742 <= call_ret_hard_tanh_fu_23485_ap_return_17;
        c_cur_activ_17_reg_26747 <= call_ret_hard_tanh_fu_23485_ap_return_18;
        c_cur_activ_18_reg_26752 <= call_ret_hard_tanh_fu_23485_ap_return_19;
        c_cur_activ_19_reg_26757 <= call_ret_hard_tanh_fu_23485_ap_return_20;
        c_cur_activ_1_reg_26662 <= call_ret_hard_tanh_fu_23485_ap_return_1;
        c_cur_activ_20_reg_26762 <= call_ret_hard_tanh_fu_23485_ap_return_21;
        c_cur_activ_21_reg_26767 <= call_ret_hard_tanh_fu_23485_ap_return_22;
        c_cur_activ_22_reg_26772 <= call_ret_hard_tanh_fu_23485_ap_return_23;
        c_cur_activ_23_reg_26777 <= call_ret_hard_tanh_fu_23485_ap_return_24;
        c_cur_activ_24_reg_26782 <= call_ret_hard_tanh_fu_23485_ap_return_25;
        c_cur_activ_25_reg_26787 <= call_ret_hard_tanh_fu_23485_ap_return_26;
        c_cur_activ_26_reg_26792 <= call_ret_hard_tanh_fu_23485_ap_return_27;
        c_cur_activ_27_reg_26797 <= call_ret_hard_tanh_fu_23485_ap_return_28;
        c_cur_activ_28_reg_26802 <= call_ret_hard_tanh_fu_23485_ap_return_29;
        c_cur_activ_29_reg_26807 <= call_ret_hard_tanh_fu_23485_ap_return_30;
        c_cur_activ_2_reg_26667 <= call_ret_hard_tanh_fu_23485_ap_return_2;
        c_cur_activ_30_reg_26812 <= call_ret_hard_tanh_fu_23485_ap_return_31;
        c_cur_activ_3_reg_26672 <= call_ret_hard_tanh_fu_23485_ap_return_3;
        c_cur_activ_4_reg_26677 <= call_ret_hard_tanh_fu_23485_ap_return_4;
        c_cur_activ_5_reg_26682 <= call_ret_hard_tanh_fu_23485_ap_return_5;
        c_cur_activ_6_reg_26687 <= call_ret_hard_tanh_fu_23485_ap_return_6;
        c_cur_activ_7_reg_26692 <= call_ret_hard_tanh_fu_23485_ap_return_7;
        c_cur_activ_8_reg_26697 <= call_ret_hard_tanh_fu_23485_ap_return_8;
        c_cur_activ_9_reg_26702 <= call_ret_hard_tanh_fu_23485_ap_return_9;
        c_cur_activ_reg_26657 <= call_ret_hard_tanh_fu_23485_ap_return_0;
        c_cur_activ_s_reg_26707 <= call_ret_hard_tanh_fu_23485_ap_return_10;
        gate_o_0_V_read_1_reg_26172 <= gate_o_0_V_read_int_reg;
        gate_o_0_V_read_1_reg_26172_pp0_iter1_reg <= gate_o_0_V_read_1_reg_26172;
        gate_o_10_V_read_1_reg_26122 <= gate_o_10_V_read_int_reg;
        gate_o_10_V_read_1_reg_26122_pp0_iter1_reg <= gate_o_10_V_read_1_reg_26122;
        gate_o_11_V_read_1_reg_26117 <= gate_o_11_V_read_int_reg;
        gate_o_11_V_read_1_reg_26117_pp0_iter1_reg <= gate_o_11_V_read_1_reg_26117;
        gate_o_12_V_read_1_reg_26112 <= gate_o_12_V_read_int_reg;
        gate_o_12_V_read_1_reg_26112_pp0_iter1_reg <= gate_o_12_V_read_1_reg_26112;
        gate_o_13_V_read_1_reg_26107 <= gate_o_13_V_read_int_reg;
        gate_o_13_V_read_1_reg_26107_pp0_iter1_reg <= gate_o_13_V_read_1_reg_26107;
        gate_o_14_V_read_1_reg_26102 <= gate_o_14_V_read_int_reg;
        gate_o_14_V_read_1_reg_26102_pp0_iter1_reg <= gate_o_14_V_read_1_reg_26102;
        gate_o_15_V_read_1_reg_26097 <= gate_o_15_V_read_int_reg;
        gate_o_15_V_read_1_reg_26097_pp0_iter1_reg <= gate_o_15_V_read_1_reg_26097;
        gate_o_16_V_read_1_reg_26092 <= gate_o_16_V_read_int_reg;
        gate_o_16_V_read_1_reg_26092_pp0_iter1_reg <= gate_o_16_V_read_1_reg_26092;
        gate_o_17_V_read_1_reg_26087 <= gate_o_17_V_read_int_reg;
        gate_o_17_V_read_1_reg_26087_pp0_iter1_reg <= gate_o_17_V_read_1_reg_26087;
        gate_o_18_V_read_1_reg_26082 <= gate_o_18_V_read_int_reg;
        gate_o_18_V_read_1_reg_26082_pp0_iter1_reg <= gate_o_18_V_read_1_reg_26082;
        gate_o_19_V_read_1_reg_26077 <= gate_o_19_V_read_int_reg;
        gate_o_19_V_read_1_reg_26077_pp0_iter1_reg <= gate_o_19_V_read_1_reg_26077;
        gate_o_1_V_read_1_reg_26167 <= gate_o_1_V_read_int_reg;
        gate_o_1_V_read_1_reg_26167_pp0_iter1_reg <= gate_o_1_V_read_1_reg_26167;
        gate_o_20_V_read_1_reg_26072 <= gate_o_20_V_read_int_reg;
        gate_o_20_V_read_1_reg_26072_pp0_iter1_reg <= gate_o_20_V_read_1_reg_26072;
        gate_o_21_V_read_1_reg_26067 <= gate_o_21_V_read_int_reg;
        gate_o_21_V_read_1_reg_26067_pp0_iter1_reg <= gate_o_21_V_read_1_reg_26067;
        gate_o_22_V_read_1_reg_26062 <= gate_o_22_V_read_int_reg;
        gate_o_22_V_read_1_reg_26062_pp0_iter1_reg <= gate_o_22_V_read_1_reg_26062;
        gate_o_23_V_read_1_reg_26057 <= gate_o_23_V_read_int_reg;
        gate_o_23_V_read_1_reg_26057_pp0_iter1_reg <= gate_o_23_V_read_1_reg_26057;
        gate_o_24_V_read_1_reg_26052 <= gate_o_24_V_read_int_reg;
        gate_o_24_V_read_1_reg_26052_pp0_iter1_reg <= gate_o_24_V_read_1_reg_26052;
        gate_o_25_V_read_1_reg_26047 <= gate_o_25_V_read_int_reg;
        gate_o_25_V_read_1_reg_26047_pp0_iter1_reg <= gate_o_25_V_read_1_reg_26047;
        gate_o_26_V_read_1_reg_26042 <= gate_o_26_V_read_int_reg;
        gate_o_26_V_read_1_reg_26042_pp0_iter1_reg <= gate_o_26_V_read_1_reg_26042;
        gate_o_27_V_read_1_reg_26037 <= gate_o_27_V_read_int_reg;
        gate_o_27_V_read_1_reg_26037_pp0_iter1_reg <= gate_o_27_V_read_1_reg_26037;
        gate_o_28_V_read_1_reg_26032 <= gate_o_28_V_read_int_reg;
        gate_o_28_V_read_1_reg_26032_pp0_iter1_reg <= gate_o_28_V_read_1_reg_26032;
        gate_o_29_V_read_1_reg_26027 <= gate_o_29_V_read_int_reg;
        gate_o_29_V_read_1_reg_26027_pp0_iter1_reg <= gate_o_29_V_read_1_reg_26027;
        gate_o_2_V_read_1_reg_26162 <= gate_o_2_V_read_int_reg;
        gate_o_2_V_read_1_reg_26162_pp0_iter1_reg <= gate_o_2_V_read_1_reg_26162;
        gate_o_30_V_read_1_reg_26022 <= gate_o_30_V_read_int_reg;
        gate_o_30_V_read_1_reg_26022_pp0_iter1_reg <= gate_o_30_V_read_1_reg_26022;
        gate_o_31_V_read_1_reg_26017 <= gate_o_31_V_read_int_reg;
        gate_o_31_V_read_1_reg_26017_pp0_iter1_reg <= gate_o_31_V_read_1_reg_26017;
        gate_o_3_V_read_1_reg_26157 <= gate_o_3_V_read_int_reg;
        gate_o_3_V_read_1_reg_26157_pp0_iter1_reg <= gate_o_3_V_read_1_reg_26157;
        gate_o_4_V_read_1_reg_26152 <= gate_o_4_V_read_int_reg;
        gate_o_4_V_read_1_reg_26152_pp0_iter1_reg <= gate_o_4_V_read_1_reg_26152;
        gate_o_5_V_read_1_reg_26147 <= gate_o_5_V_read_int_reg;
        gate_o_5_V_read_1_reg_26147_pp0_iter1_reg <= gate_o_5_V_read_1_reg_26147;
        gate_o_6_V_read_1_reg_26142 <= gate_o_6_V_read_int_reg;
        gate_o_6_V_read_1_reg_26142_pp0_iter1_reg <= gate_o_6_V_read_1_reg_26142;
        gate_o_7_V_read_1_reg_26137 <= gate_o_7_V_read_int_reg;
        gate_o_7_V_read_1_reg_26137_pp0_iter1_reg <= gate_o_7_V_read_1_reg_26137;
        gate_o_8_V_read_1_reg_26132 <= gate_o_8_V_read_int_reg;
        gate_o_8_V_read_1_reg_26132_pp0_iter1_reg <= gate_o_8_V_read_1_reg_26132;
        gate_o_9_V_read_1_reg_26127 <= gate_o_9_V_read_int_reg;
        gate_o_9_V_read_1_reg_26127_pp0_iter1_reg <= gate_o_9_V_read_1_reg_26127;
        trunc_ln708_10_reg_26232 <= {{mul_ln1118_11_fu_1328_p2[25:10]}};
        trunc_ln708_11_reg_26237 <= {{mul_ln1118_12_fu_1357_p2[25:10]}};
        trunc_ln708_12_reg_26242 <= {{mul_ln1118_13_fu_1339_p2[25:10]}};
        trunc_ln708_13_reg_26247 <= {{mul_ln1118_14_fu_1362_p2[25:10]}};
        trunc_ln708_14_reg_26252 <= {{mul_ln1118_15_fu_1389_p2[25:10]}};
        trunc_ln708_15_reg_26257 <= {{mul_ln1118_16_fu_1321_p2[25:10]}};
        trunc_ln708_16_reg_26262 <= {{mul_ln1118_17_fu_1336_p2[25:10]}};
        trunc_ln708_17_reg_26267 <= {{mul_ln1118_18_fu_1340_p2[25:10]}};
        trunc_ln708_18_reg_26272 <= {{mul_ln1118_19_fu_1325_p2[25:10]}};
        trunc_ln708_19_reg_26277 <= {{mul_ln1118_20_fu_1324_p2[25:10]}};
        trunc_ln708_1_reg_26182 <= {{mul_ln1118_1_fu_1363_p2[25:10]}};
        trunc_ln708_20_reg_26282 <= {{mul_ln1118_21_fu_1356_p2[25:10]}};
        trunc_ln708_21_reg_26287 <= {{mul_ln1118_22_fu_1385_p2[25:10]}};
        trunc_ln708_22_reg_26292 <= {{mul_ln1118_23_fu_1400_p2[25:10]}};
        trunc_ln708_23_reg_26297 <= {{mul_ln1118_24_fu_1355_p2[25:10]}};
        trunc_ln708_24_reg_26302 <= {{mul_ln1118_25_fu_1352_p2[25:10]}};
        trunc_ln708_25_reg_26307 <= {{mul_ln1118_26_fu_1335_p2[25:10]}};
        trunc_ln708_26_reg_26312 <= {{mul_ln1118_27_fu_1341_p2[25:10]}};
        trunc_ln708_27_reg_26317 <= {{mul_ln1118_28_fu_1349_p2[25:10]}};
        trunc_ln708_28_reg_26322 <= {{mul_ln1118_29_fu_1348_p2[25:10]}};
        trunc_ln708_29_reg_26327 <= {{mul_ln1118_30_fu_1310_p2[25:10]}};
        trunc_ln708_2_reg_26187 <= {{mul_ln1118_2_fu_1369_p2[25:10]}};
        trunc_ln708_30_reg_26332 <= {{mul_ln1118_31_fu_1311_p2[25:10]}};
        trunc_ln708_31_reg_26337 <= {{mul_ln1118_32_fu_1314_p2[25:10]}};
        trunc_ln708_32_reg_26342 <= {{mul_ln1118_33_fu_1372_p2[25:10]}};
        trunc_ln708_33_reg_26347 <= {{mul_ln1118_34_fu_1384_p2[25:10]}};
        trunc_ln708_34_reg_26352 <= {{mul_ln1118_35_fu_1317_p2[25:10]}};
        trunc_ln708_35_reg_26357 <= {{mul_ln1118_36_fu_1397_p2[25:10]}};
        trunc_ln708_36_reg_26362 <= {{mul_ln1118_37_fu_1403_p2[25:10]}};
        trunc_ln708_37_reg_26367 <= {{mul_ln1118_38_fu_1393_p2[25:10]}};
        trunc_ln708_38_reg_26372 <= {{mul_ln1118_39_fu_1320_p2[25:10]}};
        trunc_ln708_39_reg_26377 <= {{mul_ln1118_40_fu_1313_p2[25:10]}};
        trunc_ln708_3_reg_26192 <= {{mul_ln1118_3_fu_1358_p2[25:10]}};
        trunc_ln708_40_reg_26382 <= {{mul_ln1118_41_fu_1398_p2[25:10]}};
        trunc_ln708_41_reg_26387 <= {{mul_ln1118_42_fu_1382_p2[25:10]}};
        trunc_ln708_42_reg_26392 <= {{mul_ln1118_43_fu_1386_p2[25:10]}};
        trunc_ln708_43_reg_26397 <= {{mul_ln1118_44_fu_1388_p2[25:10]}};
        trunc_ln708_44_reg_26402 <= {{mul_ln1118_45_fu_1391_p2[25:10]}};
        trunc_ln708_45_reg_26407 <= {{mul_ln1118_46_fu_1309_p2[25:10]}};
        trunc_ln708_46_reg_26412 <= {{mul_ln1118_47_fu_1345_p2[25:10]}};
        trunc_ln708_47_reg_26417 <= {{mul_ln1118_48_fu_1351_p2[25:10]}};
        trunc_ln708_48_reg_26422 <= {{mul_ln1118_49_fu_1396_p2[25:10]}};
        trunc_ln708_49_reg_26427 <= {{mul_ln1118_50_fu_1392_p2[25:10]}};
        trunc_ln708_4_reg_26197 <= {{mul_ln1118_4_fu_1366_p2[25:10]}};
        trunc_ln708_50_reg_26432 <= {{mul_ln1118_51_fu_1399_p2[25:10]}};
        trunc_ln708_51_reg_26437 <= {{mul_ln1118_52_fu_1368_p2[25:10]}};
        trunc_ln708_52_reg_26442 <= {{mul_ln1118_53_fu_1374_p2[25:10]}};
        trunc_ln708_53_reg_26447 <= {{mul_ln1118_54_fu_1333_p2[25:10]}};
        trunc_ln708_54_reg_26452 <= {{mul_ln1118_55_fu_1379_p2[25:10]}};
        trunc_ln708_55_reg_26457 <= {{mul_ln1118_56_fu_1334_p2[25:10]}};
        trunc_ln708_56_reg_26462 <= {{mul_ln1118_57_fu_1354_p2[25:10]}};
        trunc_ln708_57_reg_26467 <= {{mul_ln1118_58_fu_1323_p2[25:10]}};
        trunc_ln708_58_reg_26472 <= {{mul_ln1118_59_fu_1365_p2[25:10]}};
        trunc_ln708_59_reg_26477 <= {{mul_ln1118_60_fu_1395_p2[25:10]}};
        trunc_ln708_5_reg_26202 <= {{mul_ln1118_5_fu_1359_p2[25:10]}};
        trunc_ln708_60_reg_26482 <= {{mul_ln1118_61_fu_1327_p2[25:10]}};
        trunc_ln708_61_reg_26487 <= {{mul_ln1118_62_fu_1375_p2[25:10]}};
        trunc_ln708_62_reg_26492 <= {{mul_ln1118_63_fu_1319_p2[25:10]}};
        trunc_ln708_6_reg_26207 <= {{mul_ln1118_6_fu_1342_p2[25:10]}};
        trunc_ln708_7_reg_26212 <= {{mul_ln1118_7_fu_1378_p2[25:10]}};
        trunc_ln708_8_reg_26217 <= {{mul_ln1118_8_fu_1337_p2[25:10]}};
        trunc_ln708_9_reg_26222 <= {{mul_ln1118_9_fu_1353_p2[25:10]}};
        trunc_ln708_s_reg_26227 <= {{mul_ln1118_10_fu_1312_p2[25:10]}};
        trunc_ln_reg_26177 <= {{mul_ln1118_fu_1380_p2[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg <= {{mul_ln1118_64_fu_1350_p2[25:10]}};
        ap_return_10_int_reg <= {{mul_ln1118_74_fu_1332_p2[25:10]}};
        ap_return_11_int_reg <= {{mul_ln1118_75_fu_1394_p2[25:10]}};
        ap_return_12_int_reg <= {{mul_ln1118_76_fu_1330_p2[25:10]}};
        ap_return_13_int_reg <= {{mul_ln1118_77_fu_1373_p2[25:10]}};
        ap_return_14_int_reg <= {{mul_ln1118_78_fu_1308_p2[25:10]}};
        ap_return_15_int_reg <= {{mul_ln1118_79_fu_1370_p2[25:10]}};
        ap_return_16_int_reg <= {{mul_ln1118_80_fu_1316_p2[25:10]}};
        ap_return_17_int_reg <= {{mul_ln1118_81_fu_1331_p2[25:10]}};
        ap_return_18_int_reg <= {{mul_ln1118_82_fu_1361_p2[25:10]}};
        ap_return_19_int_reg <= {{mul_ln1118_83_fu_1381_p2[25:10]}};
        ap_return_1_int_reg <= {{mul_ln1118_65_fu_1371_p2[25:10]}};
        ap_return_20_int_reg <= {{mul_ln1118_84_fu_1343_p2[25:10]}};
        ap_return_21_int_reg <= {{mul_ln1118_85_fu_1322_p2[25:10]}};
        ap_return_22_int_reg <= {{mul_ln1118_86_fu_1315_p2[25:10]}};
        ap_return_23_int_reg <= {{mul_ln1118_87_fu_1402_p2[25:10]}};
        ap_return_24_int_reg <= {{mul_ln1118_88_fu_1390_p2[25:10]}};
        ap_return_25_int_reg <= {{mul_ln1118_89_fu_1364_p2[25:10]}};
        ap_return_26_int_reg <= {{mul_ln1118_90_fu_1338_p2[25:10]}};
        ap_return_27_int_reg <= {{mul_ln1118_91_fu_1387_p2[25:10]}};
        ap_return_28_int_reg <= {{mul_ln1118_92_fu_1344_p2[25:10]}};
        ap_return_29_int_reg <= {{mul_ln1118_93_fu_1347_p2[25:10]}};
        ap_return_2_int_reg <= {{mul_ln1118_66_fu_1346_p2[25:10]}};
        ap_return_30_int_reg <= {{mul_ln1118_94_fu_1326_p2[25:10]}};
        ap_return_31_int_reg <= {{mul_ln1118_95_fu_1360_p2[25:10]}};
        ap_return_32_int_reg <= add_ln703_reg_26497;
        ap_return_33_int_reg <= add_ln703_90_reg_26502;
        ap_return_34_int_reg <= add_ln703_91_reg_26507;
        ap_return_35_int_reg <= add_ln703_92_reg_26512;
        ap_return_36_int_reg <= add_ln703_93_reg_26517;
        ap_return_37_int_reg <= add_ln703_94_reg_26522;
        ap_return_38_int_reg <= add_ln703_95_reg_26527;
        ap_return_39_int_reg <= add_ln703_96_reg_26532;
        ap_return_3_int_reg <= {{mul_ln1118_67_fu_1367_p2[25:10]}};
        ap_return_40_int_reg <= add_ln703_97_reg_26537;
        ap_return_41_int_reg <= add_ln703_98_reg_26542;
        ap_return_42_int_reg <= add_ln703_99_reg_26547;
        ap_return_43_int_reg <= add_ln703_100_reg_26552;
        ap_return_44_int_reg <= add_ln703_101_reg_26557;
        ap_return_45_int_reg <= add_ln703_102_reg_26562;
        ap_return_46_int_reg <= add_ln703_103_reg_26567;
        ap_return_47_int_reg <= add_ln703_104_reg_26572;
        ap_return_48_int_reg <= add_ln703_105_reg_26577;
        ap_return_49_int_reg <= add_ln703_106_reg_26582;
        ap_return_4_int_reg <= {{mul_ln1118_68_fu_1329_p2[25:10]}};
        ap_return_50_int_reg <= add_ln703_107_reg_26587;
        ap_return_51_int_reg <= add_ln703_108_reg_26592;
        ap_return_52_int_reg <= add_ln703_109_reg_26597;
        ap_return_53_int_reg <= add_ln703_110_reg_26602;
        ap_return_54_int_reg <= add_ln703_111_reg_26607;
        ap_return_55_int_reg <= add_ln703_112_reg_26612;
        ap_return_56_int_reg <= add_ln703_113_reg_26617;
        ap_return_57_int_reg <= add_ln703_114_reg_26622;
        ap_return_58_int_reg <= add_ln703_115_reg_26627;
        ap_return_59_int_reg <= add_ln703_116_reg_26632;
        ap_return_5_int_reg <= {{mul_ln1118_69_fu_1383_p2[25:10]}};
        ap_return_60_int_reg <= add_ln703_117_reg_26637;
        ap_return_61_int_reg <= add_ln703_118_reg_26642;
        ap_return_62_int_reg <= add_ln703_119_reg_26647;
        ap_return_63_int_reg <= add_ln703_120_reg_26652;
        ap_return_6_int_reg <= {{mul_ln1118_70_fu_1376_p2[25:10]}};
        ap_return_7_int_reg <= {{mul_ln1118_71_fu_1377_p2[25:10]}};
        ap_return_8_int_reg <= {{mul_ln1118_72_fu_1401_p2[25:10]}};
        ap_return_9_int_reg <= {{mul_ln1118_73_fu_1318_p2[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        c_pre_0_V_read_int_reg <= c_pre_0_V_read;
        c_pre_10_V_read_int_reg <= c_pre_10_V_read;
        c_pre_11_V_read_int_reg <= c_pre_11_V_read;
        c_pre_12_V_read_int_reg <= c_pre_12_V_read;
        c_pre_13_V_read_int_reg <= c_pre_13_V_read;
        c_pre_14_V_read_int_reg <= c_pre_14_V_read;
        c_pre_15_V_read_int_reg <= c_pre_15_V_read;
        c_pre_16_V_read_int_reg <= c_pre_16_V_read;
        c_pre_17_V_read_int_reg <= c_pre_17_V_read;
        c_pre_18_V_read_int_reg <= c_pre_18_V_read;
        c_pre_19_V_read_int_reg <= c_pre_19_V_read;
        c_pre_1_V_read_int_reg <= c_pre_1_V_read;
        c_pre_20_V_read_int_reg <= c_pre_20_V_read;
        c_pre_21_V_read_int_reg <= c_pre_21_V_read;
        c_pre_22_V_read_int_reg <= c_pre_22_V_read;
        c_pre_23_V_read_int_reg <= c_pre_23_V_read;
        c_pre_24_V_read_int_reg <= c_pre_24_V_read;
        c_pre_25_V_read_int_reg <= c_pre_25_V_read;
        c_pre_26_V_read_int_reg <= c_pre_26_V_read;
        c_pre_27_V_read_int_reg <= c_pre_27_V_read;
        c_pre_28_V_read_int_reg <= c_pre_28_V_read;
        c_pre_29_V_read_int_reg <= c_pre_29_V_read;
        c_pre_2_V_read_int_reg <= c_pre_2_V_read;
        c_pre_30_V_read_int_reg <= c_pre_30_V_read;
        c_pre_31_V_read_int_reg <= c_pre_31_V_read;
        c_pre_3_V_read_int_reg <= c_pre_3_V_read;
        c_pre_4_V_read_int_reg <= c_pre_4_V_read;
        c_pre_5_V_read_int_reg <= c_pre_5_V_read;
        c_pre_6_V_read_int_reg <= c_pre_6_V_read;
        c_pre_7_V_read_int_reg <= c_pre_7_V_read;
        c_pre_8_V_read_int_reg <= c_pre_8_V_read;
        c_pre_9_V_read_int_reg <= c_pre_9_V_read;
        gate_f_0_V_read_int_reg <= gate_f_0_V_read;
        gate_f_10_V_read_int_reg <= gate_f_10_V_read;
        gate_f_11_V_read_int_reg <= gate_f_11_V_read;
        gate_f_12_V_read_int_reg <= gate_f_12_V_read;
        gate_f_13_V_read_int_reg <= gate_f_13_V_read;
        gate_f_14_V_read_int_reg <= gate_f_14_V_read;
        gate_f_15_V_read_int_reg <= gate_f_15_V_read;
        gate_f_16_V_read_int_reg <= gate_f_16_V_read;
        gate_f_17_V_read_int_reg <= gate_f_17_V_read;
        gate_f_18_V_read_int_reg <= gate_f_18_V_read;
        gate_f_19_V_read_int_reg <= gate_f_19_V_read;
        gate_f_1_V_read_int_reg <= gate_f_1_V_read;
        gate_f_20_V_read_int_reg <= gate_f_20_V_read;
        gate_f_21_V_read_int_reg <= gate_f_21_V_read;
        gate_f_22_V_read_int_reg <= gate_f_22_V_read;
        gate_f_23_V_read_int_reg <= gate_f_23_V_read;
        gate_f_24_V_read_int_reg <= gate_f_24_V_read;
        gate_f_25_V_read_int_reg <= gate_f_25_V_read;
        gate_f_26_V_read_int_reg <= gate_f_26_V_read;
        gate_f_27_V_read_int_reg <= gate_f_27_V_read;
        gate_f_28_V_read_int_reg <= gate_f_28_V_read;
        gate_f_29_V_read_int_reg <= gate_f_29_V_read;
        gate_f_2_V_read_int_reg <= gate_f_2_V_read;
        gate_f_30_V_read_int_reg <= gate_f_30_V_read;
        gate_f_31_V_read_int_reg <= gate_f_31_V_read;
        gate_f_3_V_read_int_reg <= gate_f_3_V_read;
        gate_f_4_V_read_int_reg <= gate_f_4_V_read;
        gate_f_5_V_read_int_reg <= gate_f_5_V_read;
        gate_f_6_V_read_int_reg <= gate_f_6_V_read;
        gate_f_7_V_read_int_reg <= gate_f_7_V_read;
        gate_f_8_V_read_int_reg <= gate_f_8_V_read;
        gate_f_9_V_read_int_reg <= gate_f_9_V_read;
        gate_g_0_V_read_int_reg <= gate_g_0_V_read;
        gate_g_10_V_read_int_reg <= gate_g_10_V_read;
        gate_g_11_V_read_int_reg <= gate_g_11_V_read;
        gate_g_12_V_read_int_reg <= gate_g_12_V_read;
        gate_g_13_V_read_int_reg <= gate_g_13_V_read;
        gate_g_14_V_read_int_reg <= gate_g_14_V_read;
        gate_g_15_V_read_int_reg <= gate_g_15_V_read;
        gate_g_16_V_read_int_reg <= gate_g_16_V_read;
        gate_g_17_V_read_int_reg <= gate_g_17_V_read;
        gate_g_18_V_read_int_reg <= gate_g_18_V_read;
        gate_g_19_V_read_int_reg <= gate_g_19_V_read;
        gate_g_1_V_read_int_reg <= gate_g_1_V_read;
        gate_g_20_V_read_int_reg <= gate_g_20_V_read;
        gate_g_21_V_read_int_reg <= gate_g_21_V_read;
        gate_g_22_V_read_int_reg <= gate_g_22_V_read;
        gate_g_23_V_read_int_reg <= gate_g_23_V_read;
        gate_g_24_V_read_int_reg <= gate_g_24_V_read;
        gate_g_25_V_read_int_reg <= gate_g_25_V_read;
        gate_g_26_V_read_int_reg <= gate_g_26_V_read;
        gate_g_27_V_read_int_reg <= gate_g_27_V_read;
        gate_g_28_V_read_int_reg <= gate_g_28_V_read;
        gate_g_29_V_read_int_reg <= gate_g_29_V_read;
        gate_g_2_V_read_int_reg <= gate_g_2_V_read;
        gate_g_30_V_read_int_reg <= gate_g_30_V_read;
        gate_g_31_V_read_int_reg <= gate_g_31_V_read;
        gate_g_3_V_read_int_reg <= gate_g_3_V_read;
        gate_g_4_V_read_int_reg <= gate_g_4_V_read;
        gate_g_5_V_read_int_reg <= gate_g_5_V_read;
        gate_g_6_V_read_int_reg <= gate_g_6_V_read;
        gate_g_7_V_read_int_reg <= gate_g_7_V_read;
        gate_g_8_V_read_int_reg <= gate_g_8_V_read;
        gate_g_9_V_read_int_reg <= gate_g_9_V_read;
        gate_i_0_V_read_int_reg <= gate_i_0_V_read;
        gate_i_10_V_read_int_reg <= gate_i_10_V_read;
        gate_i_11_V_read_int_reg <= gate_i_11_V_read;
        gate_i_12_V_read_int_reg <= gate_i_12_V_read;
        gate_i_13_V_read_int_reg <= gate_i_13_V_read;
        gate_i_14_V_read_int_reg <= gate_i_14_V_read;
        gate_i_15_V_read_int_reg <= gate_i_15_V_read;
        gate_i_16_V_read_int_reg <= gate_i_16_V_read;
        gate_i_17_V_read_int_reg <= gate_i_17_V_read;
        gate_i_18_V_read_int_reg <= gate_i_18_V_read;
        gate_i_19_V_read_int_reg <= gate_i_19_V_read;
        gate_i_1_V_read_int_reg <= gate_i_1_V_read;
        gate_i_20_V_read_int_reg <= gate_i_20_V_read;
        gate_i_21_V_read_int_reg <= gate_i_21_V_read;
        gate_i_22_V_read_int_reg <= gate_i_22_V_read;
        gate_i_23_V_read_int_reg <= gate_i_23_V_read;
        gate_i_24_V_read_int_reg <= gate_i_24_V_read;
        gate_i_25_V_read_int_reg <= gate_i_25_V_read;
        gate_i_26_V_read_int_reg <= gate_i_26_V_read;
        gate_i_27_V_read_int_reg <= gate_i_27_V_read;
        gate_i_28_V_read_int_reg <= gate_i_28_V_read;
        gate_i_29_V_read_int_reg <= gate_i_29_V_read;
        gate_i_2_V_read_int_reg <= gate_i_2_V_read;
        gate_i_30_V_read_int_reg <= gate_i_30_V_read;
        gate_i_31_V_read_int_reg <= gate_i_31_V_read;
        gate_i_3_V_read_int_reg <= gate_i_3_V_read;
        gate_i_4_V_read_int_reg <= gate_i_4_V_read;
        gate_i_5_V_read_int_reg <= gate_i_5_V_read;
        gate_i_6_V_read_int_reg <= gate_i_6_V_read;
        gate_i_7_V_read_int_reg <= gate_i_7_V_read;
        gate_i_8_V_read_int_reg <= gate_i_8_V_read;
        gate_i_9_V_read_int_reg <= gate_i_9_V_read;
        gate_o_0_V_read_int_reg <= gate_o_0_V_read;
        gate_o_10_V_read_int_reg <= gate_o_10_V_read;
        gate_o_11_V_read_int_reg <= gate_o_11_V_read;
        gate_o_12_V_read_int_reg <= gate_o_12_V_read;
        gate_o_13_V_read_int_reg <= gate_o_13_V_read;
        gate_o_14_V_read_int_reg <= gate_o_14_V_read;
        gate_o_15_V_read_int_reg <= gate_o_15_V_read;
        gate_o_16_V_read_int_reg <= gate_o_16_V_read;
        gate_o_17_V_read_int_reg <= gate_o_17_V_read;
        gate_o_18_V_read_int_reg <= gate_o_18_V_read;
        gate_o_19_V_read_int_reg <= gate_o_19_V_read;
        gate_o_1_V_read_int_reg <= gate_o_1_V_read;
        gate_o_20_V_read_int_reg <= gate_o_20_V_read;
        gate_o_21_V_read_int_reg <= gate_o_21_V_read;
        gate_o_22_V_read_int_reg <= gate_o_22_V_read;
        gate_o_23_V_read_int_reg <= gate_o_23_V_read;
        gate_o_24_V_read_int_reg <= gate_o_24_V_read;
        gate_o_25_V_read_int_reg <= gate_o_25_V_read;
        gate_o_26_V_read_int_reg <= gate_o_26_V_read;
        gate_o_27_V_read_int_reg <= gate_o_27_V_read;
        gate_o_28_V_read_int_reg <= gate_o_28_V_read;
        gate_o_29_V_read_int_reg <= gate_o_29_V_read;
        gate_o_2_V_read_int_reg <= gate_o_2_V_read;
        gate_o_30_V_read_int_reg <= gate_o_30_V_read;
        gate_o_31_V_read_int_reg <= gate_o_31_V_read;
        gate_o_3_V_read_int_reg <= gate_o_3_V_read;
        gate_o_4_V_read_int_reg <= gate_o_4_V_read;
        gate_o_5_V_read_int_reg <= gate_o_5_V_read;
        gate_o_6_V_read_int_reg <= gate_o_6_V_read;
        gate_o_7_V_read_int_reg <= gate_o_7_V_read;
        gate_o_8_V_read_int_reg <= gate_o_8_V_read;
        gate_o_9_V_read_int_reg <= gate_o_9_V_read;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = {{mul_ln1118_64_fu_1350_p2[25:10]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = {{mul_ln1118_65_fu_1371_p2[25:10]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_10 = ap_return_10_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_10 = {{mul_ln1118_74_fu_1332_p2[25:10]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_11 = ap_return_11_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_11 = {{mul_ln1118_75_fu_1394_p2[25:10]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_12 = ap_return_12_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_12 = {{mul_ln1118_76_fu_1330_p2[25:10]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_13 = ap_return_13_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_13 = {{mul_ln1118_77_fu_1373_p2[25:10]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_14 = ap_return_14_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_14 = {{mul_ln1118_78_fu_1308_p2[25:10]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_15 = ap_return_15_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_15 = {{mul_ln1118_79_fu_1370_p2[25:10]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_16 = ap_return_16_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_16 = {{mul_ln1118_80_fu_1316_p2[25:10]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_17 = ap_return_17_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_17 = {{mul_ln1118_81_fu_1331_p2[25:10]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_18 = ap_return_18_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_18 = {{mul_ln1118_82_fu_1361_p2[25:10]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_19 = ap_return_19_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_19 = {{mul_ln1118_83_fu_1381_p2[25:10]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_2 = ap_return_2_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_2 = {{mul_ln1118_66_fu_1346_p2[25:10]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_20 = ap_return_20_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_20 = {{mul_ln1118_84_fu_1343_p2[25:10]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_21 = ap_return_21_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_21 = {{mul_ln1118_85_fu_1322_p2[25:10]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_22 = ap_return_22_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_22 = {{mul_ln1118_86_fu_1315_p2[25:10]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_23 = ap_return_23_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_23 = {{mul_ln1118_87_fu_1402_p2[25:10]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_24 = ap_return_24_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_24 = {{mul_ln1118_88_fu_1390_p2[25:10]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_25 = ap_return_25_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_25 = {{mul_ln1118_89_fu_1364_p2[25:10]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_26 = ap_return_26_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_26 = {{mul_ln1118_90_fu_1338_p2[25:10]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_27 = ap_return_27_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_27 = {{mul_ln1118_91_fu_1387_p2[25:10]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_28 = ap_return_28_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_28 = {{mul_ln1118_92_fu_1344_p2[25:10]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_29 = ap_return_29_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_29 = {{mul_ln1118_93_fu_1347_p2[25:10]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_3 = ap_return_3_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_3 = {{mul_ln1118_67_fu_1367_p2[25:10]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_30 = ap_return_30_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_30 = {{mul_ln1118_94_fu_1326_p2[25:10]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_31 = ap_return_31_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_31 = {{mul_ln1118_95_fu_1360_p2[25:10]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_32 = ap_return_32_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_32 = add_ln703_reg_26497;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_33 = ap_return_33_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_33 = add_ln703_90_reg_26502;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_34 = ap_return_34_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_34 = add_ln703_91_reg_26507;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_35 = ap_return_35_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_35 = add_ln703_92_reg_26512;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_36 = ap_return_36_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_36 = add_ln703_93_reg_26517;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_37 = ap_return_37_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_37 = add_ln703_94_reg_26522;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_38 = ap_return_38_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_38 = add_ln703_95_reg_26527;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_39 = ap_return_39_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_39 = add_ln703_96_reg_26532;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_4 = ap_return_4_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_4 = {{mul_ln1118_68_fu_1329_p2[25:10]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_40 = ap_return_40_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_40 = add_ln703_97_reg_26537;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_41 = ap_return_41_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_41 = add_ln703_98_reg_26542;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_42 = ap_return_42_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_42 = add_ln703_99_reg_26547;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_43 = ap_return_43_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_43 = add_ln703_100_reg_26552;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_44 = ap_return_44_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_44 = add_ln703_101_reg_26557;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_45 = ap_return_45_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_45 = add_ln703_102_reg_26562;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_46 = ap_return_46_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_46 = add_ln703_103_reg_26567;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_47 = ap_return_47_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_47 = add_ln703_104_reg_26572;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_48 = ap_return_48_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_48 = add_ln703_105_reg_26577;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_49 = ap_return_49_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_49 = add_ln703_106_reg_26582;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_5 = ap_return_5_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_5 = {{mul_ln1118_69_fu_1383_p2[25:10]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_50 = ap_return_50_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_50 = add_ln703_107_reg_26587;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_51 = ap_return_51_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_51 = add_ln703_108_reg_26592;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_52 = ap_return_52_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_52 = add_ln703_109_reg_26597;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_53 = ap_return_53_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_53 = add_ln703_110_reg_26602;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_54 = ap_return_54_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_54 = add_ln703_111_reg_26607;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_55 = ap_return_55_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_55 = add_ln703_112_reg_26612;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_56 = ap_return_56_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_56 = add_ln703_113_reg_26617;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_57 = ap_return_57_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_57 = add_ln703_114_reg_26622;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_58 = ap_return_58_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_58 = add_ln703_115_reg_26627;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_59 = ap_return_59_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_59 = add_ln703_116_reg_26632;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_6 = ap_return_6_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_6 = {{mul_ln1118_70_fu_1376_p2[25:10]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_60 = ap_return_60_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_60 = add_ln703_117_reg_26637;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_61 = ap_return_61_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_61 = add_ln703_118_reg_26642;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_62 = ap_return_62_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_62 = add_ln703_119_reg_26647;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_63 = ap_return_63_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_63 = add_ln703_120_reg_26652;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_7 = ap_return_7_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_7 = {{mul_ln1118_71_fu_1377_p2[25:10]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_8 = ap_return_8_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_8 = {{mul_ln1118_72_fu_1401_p2[25:10]}};
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_9 = ap_return_9_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_9 = {{mul_ln1118_73_fu_1318_p2[25:10]}};
    end
end

assign add_ln703_100_fu_24856_p2 = (trunc_ln708_21_reg_26287 + trunc_ln708_22_reg_26292);

assign add_ln703_101_fu_24861_p2 = (trunc_ln708_23_reg_26297 + trunc_ln708_24_reg_26302);

assign add_ln703_102_fu_24866_p2 = (trunc_ln708_25_reg_26307 + trunc_ln708_26_reg_26312);

assign add_ln703_103_fu_24871_p2 = (trunc_ln708_27_reg_26317 + trunc_ln708_28_reg_26322);

assign add_ln703_104_fu_24876_p2 = (trunc_ln708_29_reg_26327 + trunc_ln708_30_reg_26332);

assign add_ln703_105_fu_24881_p2 = (trunc_ln708_31_reg_26337 + trunc_ln708_32_reg_26342);

assign add_ln703_106_fu_24886_p2 = (trunc_ln708_33_reg_26347 + trunc_ln708_34_reg_26352);

assign add_ln703_107_fu_24891_p2 = (trunc_ln708_35_reg_26357 + trunc_ln708_36_reg_26362);

assign add_ln703_108_fu_24896_p2 = (trunc_ln708_37_reg_26367 + trunc_ln708_38_reg_26372);

assign add_ln703_109_fu_24901_p2 = (trunc_ln708_39_reg_26377 + trunc_ln708_40_reg_26382);

assign add_ln703_110_fu_24906_p2 = (trunc_ln708_41_reg_26387 + trunc_ln708_42_reg_26392);

assign add_ln703_111_fu_24911_p2 = (trunc_ln708_43_reg_26397 + trunc_ln708_44_reg_26402);

assign add_ln703_112_fu_24916_p2 = (trunc_ln708_45_reg_26407 + trunc_ln708_46_reg_26412);

assign add_ln703_113_fu_24921_p2 = (trunc_ln708_47_reg_26417 + trunc_ln708_48_reg_26422);

assign add_ln703_114_fu_24926_p2 = (trunc_ln708_49_reg_26427 + trunc_ln708_50_reg_26432);

assign add_ln703_115_fu_24931_p2 = (trunc_ln708_51_reg_26437 + trunc_ln708_52_reg_26442);

assign add_ln703_116_fu_24936_p2 = (trunc_ln708_53_reg_26447 + trunc_ln708_54_reg_26452);

assign add_ln703_117_fu_24941_p2 = (trunc_ln708_55_reg_26457 + trunc_ln708_56_reg_26462);

assign add_ln703_118_fu_24946_p2 = (trunc_ln708_57_reg_26467 + trunc_ln708_58_reg_26472);

assign add_ln703_119_fu_24951_p2 = (trunc_ln708_59_reg_26477 + trunc_ln708_60_reg_26482);

assign add_ln703_120_fu_24956_p2 = (trunc_ln708_61_reg_26487 + trunc_ln708_62_reg_26492);

assign add_ln703_90_fu_24806_p2 = (trunc_ln708_2_reg_26187 + trunc_ln708_3_reg_26192);

assign add_ln703_91_fu_24811_p2 = (trunc_ln708_4_reg_26197 + trunc_ln708_5_reg_26202);

assign add_ln703_92_fu_24816_p2 = (trunc_ln708_6_reg_26207 + trunc_ln708_7_reg_26212);

assign add_ln703_93_fu_24821_p2 = (trunc_ln708_8_reg_26217 + trunc_ln708_9_reg_26222);

assign add_ln703_94_fu_24826_p2 = (trunc_ln708_s_reg_26227 + trunc_ln708_10_reg_26232);

assign add_ln703_95_fu_24831_p2 = (trunc_ln708_11_reg_26237 + trunc_ln708_12_reg_26242);

assign add_ln703_96_fu_24836_p2 = (trunc_ln708_13_reg_26247 + trunc_ln708_14_reg_26252);

assign add_ln703_97_fu_24841_p2 = (trunc_ln708_15_reg_26257 + trunc_ln708_16_reg_26262);

assign add_ln703_98_fu_24846_p2 = (trunc_ln708_17_reg_26267 + trunc_ln708_18_reg_26272);

assign add_ln703_99_fu_24851_p2 = (trunc_ln708_19_reg_26277 + trunc_ln708_20_reg_26282);

assign add_ln703_fu_24801_p2 = (trunc_ln_reg_26177 + trunc_ln708_1_reg_26182);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign call_ret_hard_tanh_fu_23485_data_0_V_read = (trunc_ln_reg_26177 + trunc_ln708_1_reg_26182);

assign call_ret_hard_tanh_fu_23485_data_10_V_read = (trunc_ln708_19_reg_26277 + trunc_ln708_20_reg_26282);

assign call_ret_hard_tanh_fu_23485_data_11_V_read = (trunc_ln708_21_reg_26287 + trunc_ln708_22_reg_26292);

assign call_ret_hard_tanh_fu_23485_data_12_V_read = (trunc_ln708_23_reg_26297 + trunc_ln708_24_reg_26302);

assign call_ret_hard_tanh_fu_23485_data_13_V_read = (trunc_ln708_25_reg_26307 + trunc_ln708_26_reg_26312);

assign call_ret_hard_tanh_fu_23485_data_14_V_read = (trunc_ln708_27_reg_26317 + trunc_ln708_28_reg_26322);

assign call_ret_hard_tanh_fu_23485_data_15_V_read = (trunc_ln708_29_reg_26327 + trunc_ln708_30_reg_26332);

assign call_ret_hard_tanh_fu_23485_data_16_V_read = (trunc_ln708_31_reg_26337 + trunc_ln708_32_reg_26342);

assign call_ret_hard_tanh_fu_23485_data_17_V_read = (trunc_ln708_33_reg_26347 + trunc_ln708_34_reg_26352);

assign call_ret_hard_tanh_fu_23485_data_18_V_read = (trunc_ln708_35_reg_26357 + trunc_ln708_36_reg_26362);

assign call_ret_hard_tanh_fu_23485_data_19_V_read = (trunc_ln708_37_reg_26367 + trunc_ln708_38_reg_26372);

assign call_ret_hard_tanh_fu_23485_data_1_V_read = (trunc_ln708_2_reg_26187 + trunc_ln708_3_reg_26192);

assign call_ret_hard_tanh_fu_23485_data_20_V_read = (trunc_ln708_39_reg_26377 + trunc_ln708_40_reg_26382);

assign call_ret_hard_tanh_fu_23485_data_21_V_read = (trunc_ln708_41_reg_26387 + trunc_ln708_42_reg_26392);

assign call_ret_hard_tanh_fu_23485_data_22_V_read = (trunc_ln708_43_reg_26397 + trunc_ln708_44_reg_26402);

assign call_ret_hard_tanh_fu_23485_data_23_V_read = (trunc_ln708_45_reg_26407 + trunc_ln708_46_reg_26412);

assign call_ret_hard_tanh_fu_23485_data_24_V_read = (trunc_ln708_47_reg_26417 + trunc_ln708_48_reg_26422);

assign call_ret_hard_tanh_fu_23485_data_25_V_read = (trunc_ln708_49_reg_26427 + trunc_ln708_50_reg_26432);

assign call_ret_hard_tanh_fu_23485_data_26_V_read = (trunc_ln708_51_reg_26437 + trunc_ln708_52_reg_26442);

assign call_ret_hard_tanh_fu_23485_data_27_V_read = (trunc_ln708_53_reg_26447 + trunc_ln708_54_reg_26452);

assign call_ret_hard_tanh_fu_23485_data_28_V_read = (trunc_ln708_55_reg_26457 + trunc_ln708_56_reg_26462);

assign call_ret_hard_tanh_fu_23485_data_29_V_read = (trunc_ln708_57_reg_26467 + trunc_ln708_58_reg_26472);

assign call_ret_hard_tanh_fu_23485_data_2_V_read = (trunc_ln708_4_reg_26197 + trunc_ln708_5_reg_26202);

assign call_ret_hard_tanh_fu_23485_data_30_V_read = (trunc_ln708_59_reg_26477 + trunc_ln708_60_reg_26482);

assign call_ret_hard_tanh_fu_23485_data_31_V_read = (trunc_ln708_61_reg_26487 + trunc_ln708_62_reg_26492);

assign call_ret_hard_tanh_fu_23485_data_3_V_read = (trunc_ln708_6_reg_26207 + trunc_ln708_7_reg_26212);

assign call_ret_hard_tanh_fu_23485_data_4_V_read = (trunc_ln708_8_reg_26217 + trunc_ln708_9_reg_26222);

assign call_ret_hard_tanh_fu_23485_data_5_V_read = (trunc_ln708_s_reg_26227 + trunc_ln708_10_reg_26232);

assign call_ret_hard_tanh_fu_23485_data_6_V_read = (trunc_ln708_11_reg_26237 + trunc_ln708_12_reg_26242);

assign call_ret_hard_tanh_fu_23485_data_7_V_read = (trunc_ln708_13_reg_26247 + trunc_ln708_14_reg_26252);

assign call_ret_hard_tanh_fu_23485_data_8_V_read = (trunc_ln708_15_reg_26257 + trunc_ln708_16_reg_26262);

assign call_ret_hard_tanh_fu_23485_data_9_V_read = (trunc_ln708_17_reg_26267 + trunc_ln708_18_reg_26272);

assign mul_ln1118_10_fu_1312_p0 = gate_f_5_V_read_int_reg;

assign mul_ln1118_10_fu_1312_p1 = c_pre_5_V_read_int_reg;

assign mul_ln1118_10_fu_1312_p2 = ($signed(mul_ln1118_10_fu_1312_p0) * $signed(mul_ln1118_10_fu_1312_p1));

assign mul_ln1118_11_fu_1328_p0 = gate_i_5_V_read_int_reg;

assign mul_ln1118_11_fu_1328_p1 = gate_g_5_V_read_int_reg;

assign mul_ln1118_11_fu_1328_p2 = ($signed(mul_ln1118_11_fu_1328_p0) * $signed(mul_ln1118_11_fu_1328_p1));

assign mul_ln1118_12_fu_1357_p0 = gate_f_6_V_read_int_reg;

assign mul_ln1118_12_fu_1357_p1 = c_pre_6_V_read_int_reg;

assign mul_ln1118_12_fu_1357_p2 = ($signed(mul_ln1118_12_fu_1357_p0) * $signed(mul_ln1118_12_fu_1357_p1));

assign mul_ln1118_13_fu_1339_p0 = gate_i_6_V_read_int_reg;

assign mul_ln1118_13_fu_1339_p1 = gate_g_6_V_read_int_reg;

assign mul_ln1118_13_fu_1339_p2 = ($signed(mul_ln1118_13_fu_1339_p0) * $signed(mul_ln1118_13_fu_1339_p1));

assign mul_ln1118_14_fu_1362_p0 = gate_f_7_V_read_int_reg;

assign mul_ln1118_14_fu_1362_p1 = c_pre_7_V_read_int_reg;

assign mul_ln1118_14_fu_1362_p2 = ($signed(mul_ln1118_14_fu_1362_p0) * $signed(mul_ln1118_14_fu_1362_p1));

assign mul_ln1118_15_fu_1389_p0 = gate_i_7_V_read_int_reg;

assign mul_ln1118_15_fu_1389_p1 = gate_g_7_V_read_int_reg;

assign mul_ln1118_15_fu_1389_p2 = ($signed(mul_ln1118_15_fu_1389_p0) * $signed(mul_ln1118_15_fu_1389_p1));

assign mul_ln1118_16_fu_1321_p0 = gate_f_8_V_read_int_reg;

assign mul_ln1118_16_fu_1321_p1 = c_pre_8_V_read_int_reg;

assign mul_ln1118_16_fu_1321_p2 = ($signed(mul_ln1118_16_fu_1321_p0) * $signed(mul_ln1118_16_fu_1321_p1));

assign mul_ln1118_17_fu_1336_p0 = gate_i_8_V_read_int_reg;

assign mul_ln1118_17_fu_1336_p1 = gate_g_8_V_read_int_reg;

assign mul_ln1118_17_fu_1336_p2 = ($signed(mul_ln1118_17_fu_1336_p0) * $signed(mul_ln1118_17_fu_1336_p1));

assign mul_ln1118_18_fu_1340_p0 = gate_f_9_V_read_int_reg;

assign mul_ln1118_18_fu_1340_p1 = c_pre_9_V_read_int_reg;

assign mul_ln1118_18_fu_1340_p2 = ($signed(mul_ln1118_18_fu_1340_p0) * $signed(mul_ln1118_18_fu_1340_p1));

assign mul_ln1118_19_fu_1325_p0 = gate_i_9_V_read_int_reg;

assign mul_ln1118_19_fu_1325_p1 = gate_g_9_V_read_int_reg;

assign mul_ln1118_19_fu_1325_p2 = ($signed(mul_ln1118_19_fu_1325_p0) * $signed(mul_ln1118_19_fu_1325_p1));

assign mul_ln1118_1_fu_1363_p0 = gate_i_0_V_read_int_reg;

assign mul_ln1118_1_fu_1363_p1 = gate_g_0_V_read_int_reg;

assign mul_ln1118_1_fu_1363_p2 = ($signed(mul_ln1118_1_fu_1363_p0) * $signed(mul_ln1118_1_fu_1363_p1));

assign mul_ln1118_20_fu_1324_p0 = gate_f_10_V_read_int_reg;

assign mul_ln1118_20_fu_1324_p1 = c_pre_10_V_read_int_reg;

assign mul_ln1118_20_fu_1324_p2 = ($signed(mul_ln1118_20_fu_1324_p0) * $signed(mul_ln1118_20_fu_1324_p1));

assign mul_ln1118_21_fu_1356_p0 = gate_i_10_V_read_int_reg;

assign mul_ln1118_21_fu_1356_p1 = gate_g_10_V_read_int_reg;

assign mul_ln1118_21_fu_1356_p2 = ($signed(mul_ln1118_21_fu_1356_p0) * $signed(mul_ln1118_21_fu_1356_p1));

assign mul_ln1118_22_fu_1385_p0 = gate_f_11_V_read_int_reg;

assign mul_ln1118_22_fu_1385_p1 = c_pre_11_V_read_int_reg;

assign mul_ln1118_22_fu_1385_p2 = ($signed(mul_ln1118_22_fu_1385_p0) * $signed(mul_ln1118_22_fu_1385_p1));

assign mul_ln1118_23_fu_1400_p0 = gate_i_11_V_read_int_reg;

assign mul_ln1118_23_fu_1400_p1 = gate_g_11_V_read_int_reg;

assign mul_ln1118_23_fu_1400_p2 = ($signed(mul_ln1118_23_fu_1400_p0) * $signed(mul_ln1118_23_fu_1400_p1));

assign mul_ln1118_24_fu_1355_p0 = gate_f_12_V_read_int_reg;

assign mul_ln1118_24_fu_1355_p1 = c_pre_12_V_read_int_reg;

assign mul_ln1118_24_fu_1355_p2 = ($signed(mul_ln1118_24_fu_1355_p0) * $signed(mul_ln1118_24_fu_1355_p1));

assign mul_ln1118_25_fu_1352_p0 = gate_i_12_V_read_int_reg;

assign mul_ln1118_25_fu_1352_p1 = gate_g_12_V_read_int_reg;

assign mul_ln1118_25_fu_1352_p2 = ($signed(mul_ln1118_25_fu_1352_p0) * $signed(mul_ln1118_25_fu_1352_p1));

assign mul_ln1118_26_fu_1335_p0 = gate_f_13_V_read_int_reg;

assign mul_ln1118_26_fu_1335_p1 = c_pre_13_V_read_int_reg;

assign mul_ln1118_26_fu_1335_p2 = ($signed(mul_ln1118_26_fu_1335_p0) * $signed(mul_ln1118_26_fu_1335_p1));

assign mul_ln1118_27_fu_1341_p0 = gate_i_13_V_read_int_reg;

assign mul_ln1118_27_fu_1341_p1 = gate_g_13_V_read_int_reg;

assign mul_ln1118_27_fu_1341_p2 = ($signed(mul_ln1118_27_fu_1341_p0) * $signed(mul_ln1118_27_fu_1341_p1));

assign mul_ln1118_28_fu_1349_p0 = gate_f_14_V_read_int_reg;

assign mul_ln1118_28_fu_1349_p1 = c_pre_14_V_read_int_reg;

assign mul_ln1118_28_fu_1349_p2 = ($signed(mul_ln1118_28_fu_1349_p0) * $signed(mul_ln1118_28_fu_1349_p1));

assign mul_ln1118_29_fu_1348_p0 = gate_i_14_V_read_int_reg;

assign mul_ln1118_29_fu_1348_p1 = gate_g_14_V_read_int_reg;

assign mul_ln1118_29_fu_1348_p2 = ($signed(mul_ln1118_29_fu_1348_p0) * $signed(mul_ln1118_29_fu_1348_p1));

assign mul_ln1118_2_fu_1369_p0 = gate_f_1_V_read_int_reg;

assign mul_ln1118_2_fu_1369_p1 = c_pre_1_V_read_int_reg;

assign mul_ln1118_2_fu_1369_p2 = ($signed(mul_ln1118_2_fu_1369_p0) * $signed(mul_ln1118_2_fu_1369_p1));

assign mul_ln1118_30_fu_1310_p0 = gate_f_15_V_read_int_reg;

assign mul_ln1118_30_fu_1310_p1 = c_pre_15_V_read_int_reg;

assign mul_ln1118_30_fu_1310_p2 = ($signed(mul_ln1118_30_fu_1310_p0) * $signed(mul_ln1118_30_fu_1310_p1));

assign mul_ln1118_31_fu_1311_p0 = gate_i_15_V_read_int_reg;

assign mul_ln1118_31_fu_1311_p1 = gate_g_15_V_read_int_reg;

assign mul_ln1118_31_fu_1311_p2 = ($signed(mul_ln1118_31_fu_1311_p0) * $signed(mul_ln1118_31_fu_1311_p1));

assign mul_ln1118_32_fu_1314_p0 = gate_f_16_V_read_int_reg;

assign mul_ln1118_32_fu_1314_p1 = c_pre_16_V_read_int_reg;

assign mul_ln1118_32_fu_1314_p2 = ($signed(mul_ln1118_32_fu_1314_p0) * $signed(mul_ln1118_32_fu_1314_p1));

assign mul_ln1118_33_fu_1372_p0 = gate_i_16_V_read_int_reg;

assign mul_ln1118_33_fu_1372_p1 = gate_g_16_V_read_int_reg;

assign mul_ln1118_33_fu_1372_p2 = ($signed(mul_ln1118_33_fu_1372_p0) * $signed(mul_ln1118_33_fu_1372_p1));

assign mul_ln1118_34_fu_1384_p0 = gate_f_17_V_read_int_reg;

assign mul_ln1118_34_fu_1384_p1 = c_pre_17_V_read_int_reg;

assign mul_ln1118_34_fu_1384_p2 = ($signed(mul_ln1118_34_fu_1384_p0) * $signed(mul_ln1118_34_fu_1384_p1));

assign mul_ln1118_35_fu_1317_p0 = gate_i_17_V_read_int_reg;

assign mul_ln1118_35_fu_1317_p1 = gate_g_17_V_read_int_reg;

assign mul_ln1118_35_fu_1317_p2 = ($signed(mul_ln1118_35_fu_1317_p0) * $signed(mul_ln1118_35_fu_1317_p1));

assign mul_ln1118_36_fu_1397_p0 = gate_f_18_V_read_int_reg;

assign mul_ln1118_36_fu_1397_p1 = c_pre_18_V_read_int_reg;

assign mul_ln1118_36_fu_1397_p2 = ($signed(mul_ln1118_36_fu_1397_p0) * $signed(mul_ln1118_36_fu_1397_p1));

assign mul_ln1118_37_fu_1403_p0 = gate_i_18_V_read_int_reg;

assign mul_ln1118_37_fu_1403_p1 = gate_g_18_V_read_int_reg;

assign mul_ln1118_37_fu_1403_p2 = ($signed(mul_ln1118_37_fu_1403_p0) * $signed(mul_ln1118_37_fu_1403_p1));

assign mul_ln1118_38_fu_1393_p0 = gate_f_19_V_read_int_reg;

assign mul_ln1118_38_fu_1393_p1 = c_pre_19_V_read_int_reg;

assign mul_ln1118_38_fu_1393_p2 = ($signed(mul_ln1118_38_fu_1393_p0) * $signed(mul_ln1118_38_fu_1393_p1));

assign mul_ln1118_39_fu_1320_p0 = gate_i_19_V_read_int_reg;

assign mul_ln1118_39_fu_1320_p1 = gate_g_19_V_read_int_reg;

assign mul_ln1118_39_fu_1320_p2 = ($signed(mul_ln1118_39_fu_1320_p0) * $signed(mul_ln1118_39_fu_1320_p1));

assign mul_ln1118_3_fu_1358_p0 = gate_i_1_V_read_int_reg;

assign mul_ln1118_3_fu_1358_p1 = gate_g_1_V_read_int_reg;

assign mul_ln1118_3_fu_1358_p2 = ($signed(mul_ln1118_3_fu_1358_p0) * $signed(mul_ln1118_3_fu_1358_p1));

assign mul_ln1118_40_fu_1313_p0 = gate_f_20_V_read_int_reg;

assign mul_ln1118_40_fu_1313_p1 = c_pre_20_V_read_int_reg;

assign mul_ln1118_40_fu_1313_p2 = ($signed(mul_ln1118_40_fu_1313_p0) * $signed(mul_ln1118_40_fu_1313_p1));

assign mul_ln1118_41_fu_1398_p0 = gate_i_20_V_read_int_reg;

assign mul_ln1118_41_fu_1398_p1 = gate_g_20_V_read_int_reg;

assign mul_ln1118_41_fu_1398_p2 = ($signed(mul_ln1118_41_fu_1398_p0) * $signed(mul_ln1118_41_fu_1398_p1));

assign mul_ln1118_42_fu_1382_p0 = gate_f_21_V_read_int_reg;

assign mul_ln1118_42_fu_1382_p1 = c_pre_21_V_read_int_reg;

assign mul_ln1118_42_fu_1382_p2 = ($signed(mul_ln1118_42_fu_1382_p0) * $signed(mul_ln1118_42_fu_1382_p1));

assign mul_ln1118_43_fu_1386_p0 = gate_i_21_V_read_int_reg;

assign mul_ln1118_43_fu_1386_p1 = gate_g_21_V_read_int_reg;

assign mul_ln1118_43_fu_1386_p2 = ($signed(mul_ln1118_43_fu_1386_p0) * $signed(mul_ln1118_43_fu_1386_p1));

assign mul_ln1118_44_fu_1388_p0 = gate_f_22_V_read_int_reg;

assign mul_ln1118_44_fu_1388_p1 = c_pre_22_V_read_int_reg;

assign mul_ln1118_44_fu_1388_p2 = ($signed(mul_ln1118_44_fu_1388_p0) * $signed(mul_ln1118_44_fu_1388_p1));

assign mul_ln1118_45_fu_1391_p0 = gate_i_22_V_read_int_reg;

assign mul_ln1118_45_fu_1391_p1 = gate_g_22_V_read_int_reg;

assign mul_ln1118_45_fu_1391_p2 = ($signed(mul_ln1118_45_fu_1391_p0) * $signed(mul_ln1118_45_fu_1391_p1));

assign mul_ln1118_46_fu_1309_p0 = gate_f_23_V_read_int_reg;

assign mul_ln1118_46_fu_1309_p1 = c_pre_23_V_read_int_reg;

assign mul_ln1118_46_fu_1309_p2 = ($signed(mul_ln1118_46_fu_1309_p0) * $signed(mul_ln1118_46_fu_1309_p1));

assign mul_ln1118_47_fu_1345_p0 = gate_i_23_V_read_int_reg;

assign mul_ln1118_47_fu_1345_p1 = gate_g_23_V_read_int_reg;

assign mul_ln1118_47_fu_1345_p2 = ($signed(mul_ln1118_47_fu_1345_p0) * $signed(mul_ln1118_47_fu_1345_p1));

assign mul_ln1118_48_fu_1351_p0 = gate_f_24_V_read_int_reg;

assign mul_ln1118_48_fu_1351_p1 = c_pre_24_V_read_int_reg;

assign mul_ln1118_48_fu_1351_p2 = ($signed(mul_ln1118_48_fu_1351_p0) * $signed(mul_ln1118_48_fu_1351_p1));

assign mul_ln1118_49_fu_1396_p0 = gate_i_24_V_read_int_reg;

assign mul_ln1118_49_fu_1396_p1 = gate_g_24_V_read_int_reg;

assign mul_ln1118_49_fu_1396_p2 = ($signed(mul_ln1118_49_fu_1396_p0) * $signed(mul_ln1118_49_fu_1396_p1));

assign mul_ln1118_4_fu_1366_p0 = gate_f_2_V_read_int_reg;

assign mul_ln1118_4_fu_1366_p1 = c_pre_2_V_read_int_reg;

assign mul_ln1118_4_fu_1366_p2 = ($signed(mul_ln1118_4_fu_1366_p0) * $signed(mul_ln1118_4_fu_1366_p1));

assign mul_ln1118_50_fu_1392_p0 = gate_f_25_V_read_int_reg;

assign mul_ln1118_50_fu_1392_p1 = c_pre_25_V_read_int_reg;

assign mul_ln1118_50_fu_1392_p2 = ($signed(mul_ln1118_50_fu_1392_p0) * $signed(mul_ln1118_50_fu_1392_p1));

assign mul_ln1118_51_fu_1399_p0 = gate_i_25_V_read_int_reg;

assign mul_ln1118_51_fu_1399_p1 = gate_g_25_V_read_int_reg;

assign mul_ln1118_51_fu_1399_p2 = ($signed(mul_ln1118_51_fu_1399_p0) * $signed(mul_ln1118_51_fu_1399_p1));

assign mul_ln1118_52_fu_1368_p0 = gate_f_26_V_read_int_reg;

assign mul_ln1118_52_fu_1368_p1 = c_pre_26_V_read_int_reg;

assign mul_ln1118_52_fu_1368_p2 = ($signed(mul_ln1118_52_fu_1368_p0) * $signed(mul_ln1118_52_fu_1368_p1));

assign mul_ln1118_53_fu_1374_p0 = gate_i_26_V_read_int_reg;

assign mul_ln1118_53_fu_1374_p1 = gate_g_26_V_read_int_reg;

assign mul_ln1118_53_fu_1374_p2 = ($signed(mul_ln1118_53_fu_1374_p0) * $signed(mul_ln1118_53_fu_1374_p1));

assign mul_ln1118_54_fu_1333_p0 = gate_f_27_V_read_int_reg;

assign mul_ln1118_54_fu_1333_p1 = c_pre_27_V_read_int_reg;

assign mul_ln1118_54_fu_1333_p2 = ($signed(mul_ln1118_54_fu_1333_p0) * $signed(mul_ln1118_54_fu_1333_p1));

assign mul_ln1118_55_fu_1379_p0 = gate_i_27_V_read_int_reg;

assign mul_ln1118_55_fu_1379_p1 = gate_g_27_V_read_int_reg;

assign mul_ln1118_55_fu_1379_p2 = ($signed(mul_ln1118_55_fu_1379_p0) * $signed(mul_ln1118_55_fu_1379_p1));

assign mul_ln1118_56_fu_1334_p0 = gate_f_28_V_read_int_reg;

assign mul_ln1118_56_fu_1334_p1 = c_pre_28_V_read_int_reg;

assign mul_ln1118_56_fu_1334_p2 = ($signed(mul_ln1118_56_fu_1334_p0) * $signed(mul_ln1118_56_fu_1334_p1));

assign mul_ln1118_57_fu_1354_p0 = gate_i_28_V_read_int_reg;

assign mul_ln1118_57_fu_1354_p1 = gate_g_28_V_read_int_reg;

assign mul_ln1118_57_fu_1354_p2 = ($signed(mul_ln1118_57_fu_1354_p0) * $signed(mul_ln1118_57_fu_1354_p1));

assign mul_ln1118_58_fu_1323_p0 = gate_f_29_V_read_int_reg;

assign mul_ln1118_58_fu_1323_p1 = c_pre_29_V_read_int_reg;

assign mul_ln1118_58_fu_1323_p2 = ($signed(mul_ln1118_58_fu_1323_p0) * $signed(mul_ln1118_58_fu_1323_p1));

assign mul_ln1118_59_fu_1365_p0 = gate_i_29_V_read_int_reg;

assign mul_ln1118_59_fu_1365_p1 = gate_g_29_V_read_int_reg;

assign mul_ln1118_59_fu_1365_p2 = ($signed(mul_ln1118_59_fu_1365_p0) * $signed(mul_ln1118_59_fu_1365_p1));

assign mul_ln1118_5_fu_1359_p0 = gate_i_2_V_read_int_reg;

assign mul_ln1118_5_fu_1359_p1 = gate_g_2_V_read_int_reg;

assign mul_ln1118_5_fu_1359_p2 = ($signed(mul_ln1118_5_fu_1359_p0) * $signed(mul_ln1118_5_fu_1359_p1));

assign mul_ln1118_60_fu_1395_p0 = gate_f_30_V_read_int_reg;

assign mul_ln1118_60_fu_1395_p1 = c_pre_30_V_read_int_reg;

assign mul_ln1118_60_fu_1395_p2 = ($signed(mul_ln1118_60_fu_1395_p0) * $signed(mul_ln1118_60_fu_1395_p1));

assign mul_ln1118_61_fu_1327_p0 = gate_i_30_V_read_int_reg;

assign mul_ln1118_61_fu_1327_p1 = gate_g_30_V_read_int_reg;

assign mul_ln1118_61_fu_1327_p2 = ($signed(mul_ln1118_61_fu_1327_p0) * $signed(mul_ln1118_61_fu_1327_p1));

assign mul_ln1118_62_fu_1375_p0 = gate_f_31_V_read_int_reg;

assign mul_ln1118_62_fu_1375_p1 = c_pre_31_V_read_int_reg;

assign mul_ln1118_62_fu_1375_p2 = ($signed(mul_ln1118_62_fu_1375_p0) * $signed(mul_ln1118_62_fu_1375_p1));

assign mul_ln1118_63_fu_1319_p0 = gate_i_31_V_read_int_reg;

assign mul_ln1118_63_fu_1319_p1 = gate_g_31_V_read_int_reg;

assign mul_ln1118_63_fu_1319_p2 = ($signed(mul_ln1118_63_fu_1319_p0) * $signed(mul_ln1118_63_fu_1319_p1));

assign mul_ln1118_64_fu_1350_p0 = gate_o_0_V_read_1_reg_26172_pp0_iter1_reg;

assign mul_ln1118_64_fu_1350_p1 = c_cur_activ_reg_26657;

assign mul_ln1118_64_fu_1350_p2 = ($signed(mul_ln1118_64_fu_1350_p0) * $signed(mul_ln1118_64_fu_1350_p1));

assign mul_ln1118_65_fu_1371_p0 = gate_o_1_V_read_1_reg_26167_pp0_iter1_reg;

assign mul_ln1118_65_fu_1371_p1 = c_cur_activ_1_reg_26662;

assign mul_ln1118_65_fu_1371_p2 = ($signed(mul_ln1118_65_fu_1371_p0) * $signed(mul_ln1118_65_fu_1371_p1));

assign mul_ln1118_66_fu_1346_p0 = gate_o_2_V_read_1_reg_26162_pp0_iter1_reg;

assign mul_ln1118_66_fu_1346_p1 = c_cur_activ_2_reg_26667;

assign mul_ln1118_66_fu_1346_p2 = ($signed(mul_ln1118_66_fu_1346_p0) * $signed(mul_ln1118_66_fu_1346_p1));

assign mul_ln1118_67_fu_1367_p0 = gate_o_3_V_read_1_reg_26157_pp0_iter1_reg;

assign mul_ln1118_67_fu_1367_p1 = c_cur_activ_3_reg_26672;

assign mul_ln1118_67_fu_1367_p2 = ($signed(mul_ln1118_67_fu_1367_p0) * $signed(mul_ln1118_67_fu_1367_p1));

assign mul_ln1118_68_fu_1329_p0 = gate_o_4_V_read_1_reg_26152_pp0_iter1_reg;

assign mul_ln1118_68_fu_1329_p1 = c_cur_activ_4_reg_26677;

assign mul_ln1118_68_fu_1329_p2 = ($signed(mul_ln1118_68_fu_1329_p0) * $signed(mul_ln1118_68_fu_1329_p1));

assign mul_ln1118_69_fu_1383_p0 = gate_o_5_V_read_1_reg_26147_pp0_iter1_reg;

assign mul_ln1118_69_fu_1383_p1 = c_cur_activ_5_reg_26682;

assign mul_ln1118_69_fu_1383_p2 = ($signed(mul_ln1118_69_fu_1383_p0) * $signed(mul_ln1118_69_fu_1383_p1));

assign mul_ln1118_6_fu_1342_p0 = gate_f_3_V_read_int_reg;

assign mul_ln1118_6_fu_1342_p1 = c_pre_3_V_read_int_reg;

assign mul_ln1118_6_fu_1342_p2 = ($signed(mul_ln1118_6_fu_1342_p0) * $signed(mul_ln1118_6_fu_1342_p1));

assign mul_ln1118_70_fu_1376_p0 = gate_o_6_V_read_1_reg_26142_pp0_iter1_reg;

assign mul_ln1118_70_fu_1376_p1 = c_cur_activ_6_reg_26687;

assign mul_ln1118_70_fu_1376_p2 = ($signed(mul_ln1118_70_fu_1376_p0) * $signed(mul_ln1118_70_fu_1376_p1));

assign mul_ln1118_71_fu_1377_p0 = gate_o_7_V_read_1_reg_26137_pp0_iter1_reg;

assign mul_ln1118_71_fu_1377_p1 = c_cur_activ_7_reg_26692;

assign mul_ln1118_71_fu_1377_p2 = ($signed(mul_ln1118_71_fu_1377_p0) * $signed(mul_ln1118_71_fu_1377_p1));

assign mul_ln1118_72_fu_1401_p0 = gate_o_8_V_read_1_reg_26132_pp0_iter1_reg;

assign mul_ln1118_72_fu_1401_p1 = c_cur_activ_8_reg_26697;

assign mul_ln1118_72_fu_1401_p2 = ($signed(mul_ln1118_72_fu_1401_p0) * $signed(mul_ln1118_72_fu_1401_p1));

assign mul_ln1118_73_fu_1318_p0 = gate_o_9_V_read_1_reg_26127_pp0_iter1_reg;

assign mul_ln1118_73_fu_1318_p1 = c_cur_activ_9_reg_26702;

assign mul_ln1118_73_fu_1318_p2 = ($signed(mul_ln1118_73_fu_1318_p0) * $signed(mul_ln1118_73_fu_1318_p1));

assign mul_ln1118_74_fu_1332_p0 = gate_o_10_V_read_1_reg_26122_pp0_iter1_reg;

assign mul_ln1118_74_fu_1332_p1 = c_cur_activ_s_reg_26707;

assign mul_ln1118_74_fu_1332_p2 = ($signed(mul_ln1118_74_fu_1332_p0) * $signed(mul_ln1118_74_fu_1332_p1));

assign mul_ln1118_75_fu_1394_p0 = gate_o_11_V_read_1_reg_26117_pp0_iter1_reg;

assign mul_ln1118_75_fu_1394_p1 = c_cur_activ_10_reg_26712;

assign mul_ln1118_75_fu_1394_p2 = ($signed(mul_ln1118_75_fu_1394_p0) * $signed(mul_ln1118_75_fu_1394_p1));

assign mul_ln1118_76_fu_1330_p0 = gate_o_12_V_read_1_reg_26112_pp0_iter1_reg;

assign mul_ln1118_76_fu_1330_p1 = c_cur_activ_11_reg_26717;

assign mul_ln1118_76_fu_1330_p2 = ($signed(mul_ln1118_76_fu_1330_p0) * $signed(mul_ln1118_76_fu_1330_p1));

assign mul_ln1118_77_fu_1373_p0 = gate_o_13_V_read_1_reg_26107_pp0_iter1_reg;

assign mul_ln1118_77_fu_1373_p1 = c_cur_activ_12_reg_26722;

assign mul_ln1118_77_fu_1373_p2 = ($signed(mul_ln1118_77_fu_1373_p0) * $signed(mul_ln1118_77_fu_1373_p1));

assign mul_ln1118_78_fu_1308_p0 = gate_o_14_V_read_1_reg_26102_pp0_iter1_reg;

assign mul_ln1118_78_fu_1308_p1 = c_cur_activ_13_reg_26727;

assign mul_ln1118_78_fu_1308_p2 = ($signed(mul_ln1118_78_fu_1308_p0) * $signed(mul_ln1118_78_fu_1308_p1));

assign mul_ln1118_79_fu_1370_p0 = gate_o_15_V_read_1_reg_26097_pp0_iter1_reg;

assign mul_ln1118_79_fu_1370_p1 = c_cur_activ_14_reg_26732;

assign mul_ln1118_79_fu_1370_p2 = ($signed(mul_ln1118_79_fu_1370_p0) * $signed(mul_ln1118_79_fu_1370_p1));

assign mul_ln1118_7_fu_1378_p0 = gate_i_3_V_read_int_reg;

assign mul_ln1118_7_fu_1378_p1 = gate_g_3_V_read_int_reg;

assign mul_ln1118_7_fu_1378_p2 = ($signed(mul_ln1118_7_fu_1378_p0) * $signed(mul_ln1118_7_fu_1378_p1));

assign mul_ln1118_80_fu_1316_p0 = gate_o_16_V_read_1_reg_26092_pp0_iter1_reg;

assign mul_ln1118_80_fu_1316_p1 = c_cur_activ_15_reg_26737;

assign mul_ln1118_80_fu_1316_p2 = ($signed(mul_ln1118_80_fu_1316_p0) * $signed(mul_ln1118_80_fu_1316_p1));

assign mul_ln1118_81_fu_1331_p0 = gate_o_17_V_read_1_reg_26087_pp0_iter1_reg;

assign mul_ln1118_81_fu_1331_p1 = c_cur_activ_16_reg_26742;

assign mul_ln1118_81_fu_1331_p2 = ($signed(mul_ln1118_81_fu_1331_p0) * $signed(mul_ln1118_81_fu_1331_p1));

assign mul_ln1118_82_fu_1361_p0 = gate_o_18_V_read_1_reg_26082_pp0_iter1_reg;

assign mul_ln1118_82_fu_1361_p1 = c_cur_activ_17_reg_26747;

assign mul_ln1118_82_fu_1361_p2 = ($signed(mul_ln1118_82_fu_1361_p0) * $signed(mul_ln1118_82_fu_1361_p1));

assign mul_ln1118_83_fu_1381_p0 = gate_o_19_V_read_1_reg_26077_pp0_iter1_reg;

assign mul_ln1118_83_fu_1381_p1 = c_cur_activ_18_reg_26752;

assign mul_ln1118_83_fu_1381_p2 = ($signed(mul_ln1118_83_fu_1381_p0) * $signed(mul_ln1118_83_fu_1381_p1));

assign mul_ln1118_84_fu_1343_p0 = gate_o_20_V_read_1_reg_26072_pp0_iter1_reg;

assign mul_ln1118_84_fu_1343_p1 = c_cur_activ_19_reg_26757;

assign mul_ln1118_84_fu_1343_p2 = ($signed(mul_ln1118_84_fu_1343_p0) * $signed(mul_ln1118_84_fu_1343_p1));

assign mul_ln1118_85_fu_1322_p0 = gate_o_21_V_read_1_reg_26067_pp0_iter1_reg;

assign mul_ln1118_85_fu_1322_p1 = c_cur_activ_20_reg_26762;

assign mul_ln1118_85_fu_1322_p2 = ($signed(mul_ln1118_85_fu_1322_p0) * $signed(mul_ln1118_85_fu_1322_p1));

assign mul_ln1118_86_fu_1315_p0 = gate_o_22_V_read_1_reg_26062_pp0_iter1_reg;

assign mul_ln1118_86_fu_1315_p1 = c_cur_activ_21_reg_26767;

assign mul_ln1118_86_fu_1315_p2 = ($signed(mul_ln1118_86_fu_1315_p0) * $signed(mul_ln1118_86_fu_1315_p1));

assign mul_ln1118_87_fu_1402_p0 = gate_o_23_V_read_1_reg_26057_pp0_iter1_reg;

assign mul_ln1118_87_fu_1402_p1 = c_cur_activ_22_reg_26772;

assign mul_ln1118_87_fu_1402_p2 = ($signed(mul_ln1118_87_fu_1402_p0) * $signed(mul_ln1118_87_fu_1402_p1));

assign mul_ln1118_88_fu_1390_p0 = gate_o_24_V_read_1_reg_26052_pp0_iter1_reg;

assign mul_ln1118_88_fu_1390_p1 = c_cur_activ_23_reg_26777;

assign mul_ln1118_88_fu_1390_p2 = ($signed(mul_ln1118_88_fu_1390_p0) * $signed(mul_ln1118_88_fu_1390_p1));

assign mul_ln1118_89_fu_1364_p0 = gate_o_25_V_read_1_reg_26047_pp0_iter1_reg;

assign mul_ln1118_89_fu_1364_p1 = c_cur_activ_24_reg_26782;

assign mul_ln1118_89_fu_1364_p2 = ($signed(mul_ln1118_89_fu_1364_p0) * $signed(mul_ln1118_89_fu_1364_p1));

assign mul_ln1118_8_fu_1337_p0 = gate_f_4_V_read_int_reg;

assign mul_ln1118_8_fu_1337_p1 = c_pre_4_V_read_int_reg;

assign mul_ln1118_8_fu_1337_p2 = ($signed(mul_ln1118_8_fu_1337_p0) * $signed(mul_ln1118_8_fu_1337_p1));

assign mul_ln1118_90_fu_1338_p0 = gate_o_26_V_read_1_reg_26042_pp0_iter1_reg;

assign mul_ln1118_90_fu_1338_p1 = c_cur_activ_25_reg_26787;

assign mul_ln1118_90_fu_1338_p2 = ($signed(mul_ln1118_90_fu_1338_p0) * $signed(mul_ln1118_90_fu_1338_p1));

assign mul_ln1118_91_fu_1387_p0 = gate_o_27_V_read_1_reg_26037_pp0_iter1_reg;

assign mul_ln1118_91_fu_1387_p1 = c_cur_activ_26_reg_26792;

assign mul_ln1118_91_fu_1387_p2 = ($signed(mul_ln1118_91_fu_1387_p0) * $signed(mul_ln1118_91_fu_1387_p1));

assign mul_ln1118_92_fu_1344_p0 = gate_o_28_V_read_1_reg_26032_pp0_iter1_reg;

assign mul_ln1118_92_fu_1344_p1 = c_cur_activ_27_reg_26797;

assign mul_ln1118_92_fu_1344_p2 = ($signed(mul_ln1118_92_fu_1344_p0) * $signed(mul_ln1118_92_fu_1344_p1));

assign mul_ln1118_93_fu_1347_p0 = gate_o_29_V_read_1_reg_26027_pp0_iter1_reg;

assign mul_ln1118_93_fu_1347_p1 = c_cur_activ_28_reg_26802;

assign mul_ln1118_93_fu_1347_p2 = ($signed(mul_ln1118_93_fu_1347_p0) * $signed(mul_ln1118_93_fu_1347_p1));

assign mul_ln1118_94_fu_1326_p0 = gate_o_30_V_read_1_reg_26022_pp0_iter1_reg;

assign mul_ln1118_94_fu_1326_p1 = c_cur_activ_29_reg_26807;

assign mul_ln1118_94_fu_1326_p2 = ($signed(mul_ln1118_94_fu_1326_p0) * $signed(mul_ln1118_94_fu_1326_p1));

assign mul_ln1118_95_fu_1360_p0 = gate_o_31_V_read_1_reg_26017_pp0_iter1_reg;

assign mul_ln1118_95_fu_1360_p1 = c_cur_activ_30_reg_26812;

assign mul_ln1118_95_fu_1360_p2 = ($signed(mul_ln1118_95_fu_1360_p0) * $signed(mul_ln1118_95_fu_1360_p1));

assign mul_ln1118_9_fu_1353_p0 = gate_i_4_V_read_int_reg;

assign mul_ln1118_9_fu_1353_p1 = gate_g_4_V_read_int_reg;

assign mul_ln1118_9_fu_1353_p2 = ($signed(mul_ln1118_9_fu_1353_p0) * $signed(mul_ln1118_9_fu_1353_p1));

assign mul_ln1118_fu_1380_p0 = gate_f_0_V_read_int_reg;

assign mul_ln1118_fu_1380_p1 = c_pre_0_V_read_int_reg;

assign mul_ln1118_fu_1380_p2 = ($signed(mul_ln1118_fu_1380_p0) * $signed(mul_ln1118_fu_1380_p1));

endmodule //lstm_tail_02
