// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Conv1DMac_new407 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        in_V_V_dout,
        in_V_V_empty_n,
        in_V_V_read,
        out_V_V_din,
        out_V_V_full_n,
        out_V_V_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state6 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [7:0] in_V_V_dout;
input   in_V_V_empty_n;
output   in_V_V_read;
output  [31:0] out_V_V_din;
input   out_V_V_full_n;
output   out_V_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg in_V_V_read;
reg out_V_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
wire   [9:0] weights1_m_weights_V_address0;
reg    weights1_m_weights_V_ce0;
wire   [7:0] weights1_m_weights_V_q0;
wire   [9:0] weights1_m_weights_V_1_address0;
reg    weights1_m_weights_V_1_ce0;
wire   [7:0] weights1_m_weights_V_1_q0;
wire   [9:0] weights1_m_weights_V_2_address0;
reg    weights1_m_weights_V_2_ce0;
wire   [7:0] weights1_m_weights_V_2_q0;
wire   [9:0] weights1_m_weights_V_3_address0;
reg    weights1_m_weights_V_3_ce0;
wire   [7:0] weights1_m_weights_V_3_q0;
reg    in_V_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond_flatten5_reg_1108;
reg    out_V_V_blk_n;
reg    ap_enable_reg_pp0_iter3;
reg   [0:0] tmp_82_reg_1135;
reg   [0:0] tmp_82_reg_1135_pp0_iter2_reg;
reg   [22:0] indvar_flatten5_reg_265;
reg   [11:0] indvar_flatten_reg_276;
reg   [4:0] nm_reg_287;
reg   [6:0] sf_reg_298;
wire   [0:0] exitcond_flatten5_fu_341_p2;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
reg    ap_block_state5_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] exitcond_flatten5_reg_1108_pp0_iter1_reg;
wire   [22:0] indvar_flatten_next5_fu_347_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [3:0] nm_t_mid2_fu_441_p3;
reg   [3:0] nm_t_mid2_reg_1117;
reg   [3:0] nm_t_mid2_reg_1117_pp0_iter1_reg;
reg   [3:0] nm_t_mid2_reg_1117_pp0_iter2_reg;
wire   [4:0] nm_mid2_fu_449_p3;
wire   [9:0] tmp_74_fu_461_p2;
reg   [9:0] tmp_74_reg_1130;
wire   [0:0] tmp_82_fu_467_p2;
reg   [0:0] tmp_82_reg_1135_pp0_iter1_reg;
wire   [6:0] sf_1_fu_473_p2;
wire   [11:0] indvar_flatten_next_fu_485_p3;
reg   [7:0] tmp_V_reg_1149;
reg   [7:0] p_Val2_s_141_reg_1174;
wire   [0:0] qb_assign_1_fu_573_p2;
reg   [0:0] qb_assign_1_reg_1179;
reg   [7:0] p_Val2_75_1_reg_1184;
wire   [0:0] qb_assign_1_1_fu_649_p2;
reg   [0:0] qb_assign_1_1_reg_1189;
reg   [7:0] p_Val2_75_2_reg_1194;
wire   [0:0] qb_assign_1_2_fu_725_p2;
reg   [0:0] qb_assign_1_2_reg_1199;
reg   [7:0] p_Val2_75_3_reg_1204;
wire   [0:0] qb_assign_1_3_fu_801_p2;
reg   [0:0] qb_assign_1_3_reg_1209;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter2;
wire   [63:0] tmp_75_fu_493_p1;
reg    ap_block_pp0_stage0_01001;
reg   [7:0] macRegisters_0_V_3_fu_184;
wire   [7:0] macRegisters_0_V_fu_828_p2;
reg   [7:0] macRegisters_1_V_3_fu_188;
wire   [7:0] macRegisters_1_V_fu_842_p2;
reg   [7:0] macRegisters_2_V_3_fu_192;
wire   [7:0] macRegisters_2_V_fu_856_p2;
reg   [7:0] macRegisters_3_V_3_fu_196;
wire   [7:0] macRegisters_3_V_fu_870_p2;
wire   [3:0] tmp_fu_329_p1;
wire   [0:0] exitcond_flatten_fu_353_p2;
wire   [9:0] tmp_72_fu_333_p3;
wire   [0:0] tmp_54_fu_389_p2;
wire   [0:0] not_exitcond_flatten_fu_383_p2;
wire   [4:0] nm_mid_fu_359_p3;
wire   [0:0] tmp_73_mid_fu_395_p2;
wire   [0:0] tmp_s_fu_407_p2;
wire   [4:0] nm_1_fu_401_p2;
wire   [3:0] tmp_620_fu_421_p1;
wire   [9:0] tmp_72_mid1_fu_425_p3;
wire   [9:0] tmp_72_mid_fu_367_p3;
wire   [3:0] nm_t_mid_fu_375_p3;
wire   [6:0] sf_mid2_fu_413_p3;
wire   [9:0] sf_cast1_fu_457_p1;
wire   [9:0] tmp_72_mid2_fu_433_p3;
wire   [11:0] indvar_flatten_op_fu_479_p2;
wire  signed [7:0] p_Val2_s_fu_507_p0;
wire  signed [15:0] p_s_fu_500_p1;
wire  signed [7:0] p_Val2_s_fu_507_p1;
wire   [15:0] p_Val2_s_fu_507_p2;
wire   [0:0] tmp_623_fu_539_p1;
wire   [0:0] tmp_621_fu_513_p3;
wire   [4:0] tmp_78_fu_549_p4;
wire   [0:0] tmp_77_fu_543_p2;
wire   [5:0] tmp_79_fu_559_p3;
wire   [0:0] tmp_80_fu_567_p2;
wire   [0:0] tmp_622_fu_531_p3;
wire  signed [7:0] p_Val2_1_fu_583_p0;
wire  signed [7:0] p_Val2_1_fu_583_p1;
wire   [15:0] p_Val2_1_fu_583_p2;
wire   [0:0] tmp_626_fu_615_p1;
wire   [0:0] tmp_624_fu_589_p3;
wire   [4:0] tmp_85_fu_625_p4;
wire   [0:0] tmp_84_fu_619_p2;
wire   [5:0] tmp_86_fu_635_p3;
wire   [0:0] tmp_203_1_fu_643_p2;
wire   [0:0] tmp_625_fu_607_p3;
wire  signed [7:0] p_Val2_2_fu_659_p0;
wire  signed [7:0] p_Val2_2_fu_659_p1;
wire   [15:0] p_Val2_2_fu_659_p2;
wire   [0:0] tmp_629_fu_691_p1;
wire   [0:0] tmp_627_fu_665_p3;
wire   [4:0] tmp_89_fu_701_p4;
wire   [0:0] tmp_88_fu_695_p2;
wire   [5:0] tmp_90_fu_711_p3;
wire   [0:0] tmp_203_2_fu_719_p2;
wire   [0:0] tmp_628_fu_683_p3;
wire  signed [7:0] p_Val2_3_fu_735_p0;
wire  signed [7:0] p_Val2_3_fu_735_p1;
wire   [15:0] p_Val2_3_fu_735_p2;
wire   [0:0] tmp_632_fu_767_p1;
wire   [0:0] tmp_630_fu_741_p3;
wire   [4:0] tmp_93_fu_777_p4;
wire   [0:0] tmp_92_fu_771_p2;
wire   [5:0] tmp_94_fu_787_p3;
wire   [0:0] tmp_203_3_fu_795_p2;
wire   [0:0] tmp_631_fu_759_p3;
wire   [7:0] tmp_81_fu_819_p1;
wire   [7:0] tmp1_fu_822_p2;
wire   [7:0] tmp_204_1_fu_833_p1;
wire   [7:0] tmp2_fu_836_p2;
wire   [7:0] tmp_204_2_fu_847_p1;
wire   [7:0] tmp3_fu_850_p2;
wire   [7:0] tmp_204_3_fu_861_p1;
wire   [7:0] tmp4_fu_864_p2;
wire   [7:0] tmp_95_fu_895_p18;
wire   [7:0] tmp_96_fu_938_p18;
wire   [7:0] tmp_97_fu_981_p18;
wire   [7:0] tmp_98_fu_1024_p18;
wire   [7:0] p_Val2_20_3_fu_1061_p2;
wire   [7:0] p_Val2_20_2_fu_1018_p2;
wire   [7:0] p_Val2_20_1_fu_975_p2;
wire   [7:0] p_Val2_7_fu_932_p2;
wire    ap_CS_fsm_state6;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

Conv1DMac_new407_zec #(
    .DataWidth( 8 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
weights1_m_weights_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights1_m_weights_V_address0),
    .ce0(weights1_m_weights_V_ce0),
    .q0(weights1_m_weights_V_q0)
);

Conv1DMac_new407_Aem #(
    .DataWidth( 8 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
weights1_m_weights_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights1_m_weights_V_1_address0),
    .ce0(weights1_m_weights_V_1_ce0),
    .q0(weights1_m_weights_V_1_q0)
);

Conv1DMac_new407_Bew #(
    .DataWidth( 8 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
weights1_m_weights_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights1_m_weights_V_2_address0),
    .ce0(weights1_m_weights_V_2_ce0),
    .q0(weights1_m_weights_V_2_q0)
);

Conv1DMac_new407_CeG #(
    .DataWidth( 8 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
weights1_m_weights_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weights1_m_weights_V_3_address0),
    .ce0(weights1_m_weights_V_3_ce0),
    .q0(weights1_m_weights_V_3_q0)
);

computeS1_mux_164DeQ #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
computeS1_mux_164DeQ_U45(
    .din0(8'd0),
    .din1(8'd0),
    .din2(8'd18),
    .din3(8'd0),
    .din4(8'd0),
    .din5(8'd40),
    .din6(8'd22),
    .din7(8'd0),
    .din8(8'd12),
    .din9(8'd253),
    .din10(8'd24),
    .din11(8'd27),
    .din12(8'd242),
    .din13(8'd0),
    .din14(8'd21),
    .din15(8'd0),
    .din16(nm_t_mid2_reg_1117_pp0_iter2_reg),
    .dout(tmp_95_fu_895_p18)
);

computeS1_mux_164DeQ #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
computeS1_mux_164DeQ_U46(
    .din0(8'd34),
    .din1(8'd18),
    .din2(8'd0),
    .din3(8'd37),
    .din4(8'd252),
    .din5(8'd0),
    .din6(8'd10),
    .din7(8'd0),
    .din8(8'd16),
    .din9(8'd0),
    .din10(8'd18),
    .din11(8'd0),
    .din12(8'd16),
    .din13(8'd255),
    .din14(8'd5),
    .din15(8'd16),
    .din16(nm_t_mid2_reg_1117_pp0_iter2_reg),
    .dout(tmp_96_fu_938_p18)
);

computeS1_mux_164DeQ #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
computeS1_mux_164DeQ_U47(
    .din0(8'd0),
    .din1(8'd30),
    .din2(8'd29),
    .din3(8'd0),
    .din4(8'd0),
    .din5(8'd0),
    .din6(8'd19),
    .din7(8'd4),
    .din8(8'd0),
    .din9(8'd20),
    .din10(8'd6),
    .din11(8'd36),
    .din12(8'd13),
    .din13(8'd0),
    .din14(8'd15),
    .din15(8'd32),
    .din16(nm_t_mid2_reg_1117_pp0_iter2_reg),
    .dout(tmp_97_fu_981_p18)
);

computeS1_mux_164DeQ #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 8 ),
    .din10_WIDTH( 8 ),
    .din11_WIDTH( 8 ),
    .din12_WIDTH( 8 ),
    .din13_WIDTH( 8 ),
    .din14_WIDTH( 8 ),
    .din15_WIDTH( 8 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
computeS1_mux_164DeQ_U48(
    .din0(8'd19),
    .din1(8'd17),
    .din2(8'd0),
    .din3(8'd0),
    .din4(8'd4),
    .din5(8'd34),
    .din6(8'd30),
    .din7(8'd32),
    .din8(8'd6),
    .din9(8'd26),
    .din10(8'd37),
    .din11(8'd26),
    .din12(8'd0),
    .din13(8'd22),
    .din14(8'd0),
    .din15(8'd26),
    .din16(nm_t_mid2_reg_1117_pp0_iter2_reg),
    .dout(tmp_98_fu_1024_p18)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state6)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten5_fu_341_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten5_reg_265 <= indvar_flatten_next5_fu_347_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten5_reg_265 <= 23'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten5_fu_341_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten_reg_276 <= indvar_flatten_next_fu_485_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_276 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_82_reg_1135_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        macRegisters_0_V_3_fu_184 <= macRegisters_0_V_fu_828_p2;
    end else if ((((tmp_82_reg_1135_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        macRegisters_0_V_3_fu_184 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_82_reg_1135_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        macRegisters_1_V_3_fu_188 <= macRegisters_1_V_fu_842_p2;
    end else if ((((tmp_82_reg_1135_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        macRegisters_1_V_3_fu_188 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_82_reg_1135_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        macRegisters_2_V_3_fu_192 <= macRegisters_2_V_fu_856_p2;
    end else if ((((tmp_82_reg_1135_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        macRegisters_2_V_3_fu_192 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_82_reg_1135_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        macRegisters_3_V_3_fu_196 <= macRegisters_3_V_fu_870_p2;
    end else if ((((tmp_82_reg_1135_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        macRegisters_3_V_3_fu_196 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten5_fu_341_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        nm_reg_287 <= nm_mid2_fu_449_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        nm_reg_287 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten5_fu_341_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sf_reg_298 <= sf_1_fu_473_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        sf_reg_298 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exitcond_flatten5_reg_1108 <= exitcond_flatten5_fu_341_p2;
        exitcond_flatten5_reg_1108_pp0_iter1_reg <= exitcond_flatten5_reg_1108;
        nm_t_mid2_reg_1117_pp0_iter1_reg <= nm_t_mid2_reg_1117;
        tmp_82_reg_1135_pp0_iter1_reg <= tmp_82_reg_1135;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten5_fu_341_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        nm_t_mid2_reg_1117 <= nm_t_mid2_fu_441_p3;
        tmp_74_reg_1130 <= tmp_74_fu_461_p2;
        tmp_82_reg_1135 <= tmp_82_fu_467_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        nm_t_mid2_reg_1117_pp0_iter2_reg <= nm_t_mid2_reg_1117_pp0_iter1_reg;
        tmp_82_reg_1135_pp0_iter2_reg <= tmp_82_reg_1135_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten5_reg_1108_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_75_1_reg_1184 <= {{p_Val2_1_fu_583_p2[14:7]}};
        p_Val2_75_2_reg_1194 <= {{p_Val2_2_fu_659_p2[14:7]}};
        p_Val2_75_3_reg_1204 <= {{p_Val2_3_fu_735_p2[14:7]}};
        p_Val2_s_141_reg_1174 <= {{p_Val2_s_fu_507_p2[14:7]}};
        qb_assign_1_1_reg_1189 <= qb_assign_1_1_fu_649_p2;
        qb_assign_1_2_reg_1199 <= qb_assign_1_2_fu_725_p2;
        qb_assign_1_3_reg_1209 <= qb_assign_1_3_fu_801_p2;
        qb_assign_1_reg_1179 <= qb_assign_1_fu_573_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten5_reg_1108 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_reg_1149 <= in_V_V_dout;
    end
end

always @ (*) begin
    if ((exitcond_flatten5_fu_341_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten5_reg_1108 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_V_V_blk_n = in_V_V_empty_n;
    end else begin
        in_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((exitcond_flatten5_reg_1108 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_V_V_read = 1'b1;
    end else begin
        in_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_82_reg_1135_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        out_V_V_blk_n = out_V_V_full_n;
    end else begin
        out_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_82_reg_1135_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_V_V_write = 1'b1;
    end else begin
        out_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights1_m_weights_V_1_ce0 = 1'b1;
    end else begin
        weights1_m_weights_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights1_m_weights_V_2_ce0 = 1'b1;
    end else begin
        weights1_m_weights_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights1_m_weights_V_3_ce0 = 1'b1;
    end else begin
        weights1_m_weights_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights1_m_weights_V_ce0 = 1'b1;
    end else begin
        weights1_m_weights_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((exitcond_flatten5_fu_341_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)) & ~((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((exitcond_flatten5_fu_341_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((tmp_82_reg_1135_pp0_iter2_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((exitcond_flatten5_reg_1108 == 1'd0) & (in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((tmp_82_reg_1135_pp0_iter2_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((exitcond_flatten5_reg_1108 == 1'd0) & (in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((tmp_82_reg_1135_pp0_iter2_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((exitcond_flatten5_reg_1108 == 1'd0) & (in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((exitcond_flatten5_reg_1108 == 1'd0) & (in_V_V_empty_n == 1'b0));
end

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter3 = ((tmp_82_reg_1135_pp0_iter2_reg == 1'd1) & (out_V_V_full_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign exitcond_flatten5_fu_341_p2 = ((indvar_flatten5_reg_265 == 23'd4194304) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_353_p2 = ((indvar_flatten_reg_276 == 12'd1024) ? 1'b1 : 1'b0);

assign indvar_flatten_next5_fu_347_p2 = (23'd1 + indvar_flatten5_reg_265);

assign indvar_flatten_next_fu_485_p3 = ((exitcond_flatten_fu_353_p2[0:0] === 1'b1) ? 12'd1 : indvar_flatten_op_fu_479_p2);

assign indvar_flatten_op_fu_479_p2 = (indvar_flatten_reg_276 + 12'd1);

assign macRegisters_0_V_fu_828_p2 = (p_Val2_s_141_reg_1174 + tmp1_fu_822_p2);

assign macRegisters_1_V_fu_842_p2 = (p_Val2_75_1_reg_1184 + tmp2_fu_836_p2);

assign macRegisters_2_V_fu_856_p2 = (p_Val2_75_2_reg_1194 + tmp3_fu_850_p2);

assign macRegisters_3_V_fu_870_p2 = (p_Val2_75_3_reg_1204 + tmp4_fu_864_p2);

assign nm_1_fu_401_p2 = (5'd1 + nm_mid_fu_359_p3);

assign nm_mid2_fu_449_p3 = ((tmp_73_mid_fu_395_p2[0:0] === 1'b1) ? nm_1_fu_401_p2 : nm_mid_fu_359_p3);

assign nm_mid_fu_359_p3 = ((exitcond_flatten_fu_353_p2[0:0] === 1'b1) ? 5'd0 : nm_reg_287);

assign nm_t_mid2_fu_441_p3 = ((tmp_73_mid_fu_395_p2[0:0] === 1'b1) ? tmp_620_fu_421_p1 : nm_t_mid_fu_375_p3);

assign nm_t_mid_fu_375_p3 = ((exitcond_flatten_fu_353_p2[0:0] === 1'b1) ? 4'd0 : tmp_fu_329_p1);

assign not_exitcond_flatten_fu_383_p2 = (exitcond_flatten_fu_353_p2 ^ 1'd1);

assign out_V_V_din = {{{{p_Val2_20_3_fu_1061_p2}, {p_Val2_20_2_fu_1018_p2}}, {p_Val2_20_1_fu_975_p2}}, {p_Val2_7_fu_932_p2}};

assign p_Val2_1_fu_583_p0 = p_s_fu_500_p1;

assign p_Val2_1_fu_583_p1 = weights1_m_weights_V_1_q0;

assign p_Val2_1_fu_583_p2 = ($signed(p_Val2_1_fu_583_p0) * $signed(p_Val2_1_fu_583_p1));

assign p_Val2_20_1_fu_975_p2 = (macRegisters_1_V_fu_842_p2 + tmp_96_fu_938_p18);

assign p_Val2_20_2_fu_1018_p2 = (macRegisters_2_V_fu_856_p2 + tmp_97_fu_981_p18);

assign p_Val2_20_3_fu_1061_p2 = (macRegisters_3_V_fu_870_p2 + tmp_98_fu_1024_p18);

assign p_Val2_2_fu_659_p0 = p_s_fu_500_p1;

assign p_Val2_2_fu_659_p1 = weights1_m_weights_V_2_q0;

assign p_Val2_2_fu_659_p2 = ($signed(p_Val2_2_fu_659_p0) * $signed(p_Val2_2_fu_659_p1));

assign p_Val2_3_fu_735_p0 = p_s_fu_500_p1;

assign p_Val2_3_fu_735_p1 = weights1_m_weights_V_3_q0;

assign p_Val2_3_fu_735_p2 = ($signed(p_Val2_3_fu_735_p0) * $signed(p_Val2_3_fu_735_p1));

assign p_Val2_7_fu_932_p2 = (macRegisters_0_V_fu_828_p2 + tmp_95_fu_895_p18);

assign p_Val2_s_fu_507_p0 = p_s_fu_500_p1;

assign p_Val2_s_fu_507_p1 = weights1_m_weights_V_q0;

assign p_Val2_s_fu_507_p2 = ($signed(p_Val2_s_fu_507_p0) * $signed(p_Val2_s_fu_507_p1));

assign p_s_fu_500_p1 = $signed(tmp_V_reg_1149);

assign qb_assign_1_1_fu_649_p2 = (tmp_625_fu_607_p3 & tmp_203_1_fu_643_p2);

assign qb_assign_1_2_fu_725_p2 = (tmp_628_fu_683_p3 & tmp_203_2_fu_719_p2);

assign qb_assign_1_3_fu_801_p2 = (tmp_631_fu_759_p3 & tmp_203_3_fu_795_p2);

assign qb_assign_1_fu_573_p2 = (tmp_80_fu_567_p2 & tmp_622_fu_531_p3);

assign sf_1_fu_473_p2 = (sf_mid2_fu_413_p3 + 7'd1);

assign sf_cast1_fu_457_p1 = sf_mid2_fu_413_p3;

assign sf_mid2_fu_413_p3 = ((tmp_s_fu_407_p2[0:0] === 1'b1) ? 7'd0 : sf_reg_298);

assign start_out = real_start;

assign tmp1_fu_822_p2 = (tmp_81_fu_819_p1 + macRegisters_0_V_3_fu_184);

assign tmp2_fu_836_p2 = (tmp_204_1_fu_833_p1 + macRegisters_1_V_3_fu_188);

assign tmp3_fu_850_p2 = (tmp_204_2_fu_847_p1 + macRegisters_2_V_3_fu_192);

assign tmp4_fu_864_p2 = (tmp_204_3_fu_861_p1 + macRegisters_3_V_3_fu_196);

assign tmp_203_1_fu_643_p2 = ((tmp_86_fu_635_p3 != 6'd0) ? 1'b1 : 1'b0);

assign tmp_203_2_fu_719_p2 = ((tmp_90_fu_711_p3 != 6'd0) ? 1'b1 : 1'b0);

assign tmp_203_3_fu_795_p2 = ((tmp_94_fu_787_p3 != 6'd0) ? 1'b1 : 1'b0);

assign tmp_204_1_fu_833_p1 = qb_assign_1_1_reg_1189;

assign tmp_204_2_fu_847_p1 = qb_assign_1_2_reg_1199;

assign tmp_204_3_fu_861_p1 = qb_assign_1_3_reg_1209;

assign tmp_54_fu_389_p2 = ((sf_reg_298 == 7'd64) ? 1'b1 : 1'b0);

assign tmp_620_fu_421_p1 = nm_1_fu_401_p2[3:0];

assign tmp_621_fu_513_p3 = p_Val2_s_fu_507_p2[32'd15];

assign tmp_622_fu_531_p3 = p_Val2_s_fu_507_p2[32'd6];

assign tmp_623_fu_539_p1 = p_Val2_s_fu_507_p2[0:0];

assign tmp_624_fu_589_p3 = p_Val2_1_fu_583_p2[32'd15];

assign tmp_625_fu_607_p3 = p_Val2_1_fu_583_p2[32'd6];

assign tmp_626_fu_615_p1 = p_Val2_1_fu_583_p2[0:0];

assign tmp_627_fu_665_p3 = p_Val2_2_fu_659_p2[32'd15];

assign tmp_628_fu_683_p3 = p_Val2_2_fu_659_p2[32'd6];

assign tmp_629_fu_691_p1 = p_Val2_2_fu_659_p2[0:0];

assign tmp_630_fu_741_p3 = p_Val2_3_fu_735_p2[32'd15];

assign tmp_631_fu_759_p3 = p_Val2_3_fu_735_p2[32'd6];

assign tmp_632_fu_767_p1 = p_Val2_3_fu_735_p2[0:0];

assign tmp_72_fu_333_p3 = {{tmp_fu_329_p1}, {6'd0}};

assign tmp_72_mid1_fu_425_p3 = {{tmp_620_fu_421_p1}, {6'd0}};

assign tmp_72_mid2_fu_433_p3 = ((tmp_73_mid_fu_395_p2[0:0] === 1'b1) ? tmp_72_mid1_fu_425_p3 : tmp_72_mid_fu_367_p3);

assign tmp_72_mid_fu_367_p3 = ((exitcond_flatten_fu_353_p2[0:0] === 1'b1) ? 10'd0 : tmp_72_fu_333_p3);

assign tmp_73_mid_fu_395_p2 = (tmp_54_fu_389_p2 & not_exitcond_flatten_fu_383_p2);

assign tmp_74_fu_461_p2 = (sf_cast1_fu_457_p1 + tmp_72_mid2_fu_433_p3);

assign tmp_75_fu_493_p1 = tmp_74_reg_1130;

assign tmp_77_fu_543_p2 = (tmp_623_fu_539_p1 | tmp_621_fu_513_p3);

assign tmp_78_fu_549_p4 = {{p_Val2_s_fu_507_p2[5:1]}};

assign tmp_79_fu_559_p3 = {{tmp_78_fu_549_p4}, {tmp_77_fu_543_p2}};

assign tmp_80_fu_567_p2 = ((tmp_79_fu_559_p3 != 6'd0) ? 1'b1 : 1'b0);

assign tmp_81_fu_819_p1 = qb_assign_1_reg_1179;

assign tmp_82_fu_467_p2 = ((sf_mid2_fu_413_p3 == 7'd63) ? 1'b1 : 1'b0);

assign tmp_84_fu_619_p2 = (tmp_626_fu_615_p1 | tmp_624_fu_589_p3);

assign tmp_85_fu_625_p4 = {{p_Val2_1_fu_583_p2[5:1]}};

assign tmp_86_fu_635_p3 = {{tmp_85_fu_625_p4}, {tmp_84_fu_619_p2}};

assign tmp_88_fu_695_p2 = (tmp_629_fu_691_p1 | tmp_627_fu_665_p3);

assign tmp_89_fu_701_p4 = {{p_Val2_2_fu_659_p2[5:1]}};

assign tmp_90_fu_711_p3 = {{tmp_89_fu_701_p4}, {tmp_88_fu_695_p2}};

assign tmp_92_fu_771_p2 = (tmp_632_fu_767_p1 | tmp_630_fu_741_p3);

assign tmp_93_fu_777_p4 = {{p_Val2_3_fu_735_p2[5:1]}};

assign tmp_94_fu_787_p3 = {{tmp_93_fu_777_p4}, {tmp_92_fu_771_p2}};

assign tmp_fu_329_p1 = nm_reg_287[3:0];

assign tmp_s_fu_407_p2 = (tmp_73_mid_fu_395_p2 | exitcond_flatten_fu_353_p2);

assign weights1_m_weights_V_1_address0 = tmp_75_fu_493_p1;

assign weights1_m_weights_V_2_address0 = tmp_75_fu_493_p1;

assign weights1_m_weights_V_3_address0 = tmp_75_fu_493_p1;

assign weights1_m_weights_V_address0 = tmp_75_fu_493_p1;

endmodule //Conv1DMac_new407
