{"Source Block": ["serv/rtl/serv_decode.v@65:75@HdlIdDef", "   reg [4:0] cnt     = 5'd0;\n\n   wire      running;\n   wire      mem_op;\n   wire      shift_op;\n   wire      csr_op;\n\n   wire      jump_misaligned;\n\n   reg       signbit;\n\n"], "Clone Blocks": [["serv/rtl/serv_decode.v@63:73", "   reg [2:0]    state = IDLE;\n\n   reg [4:0] cnt     = 5'd0;\n\n   wire      running;\n   wire      mem_op;\n   wire      shift_op;\n   wire      csr_op;\n\n   wire      jump_misaligned;\n\n"], ["serv/rtl/serv_decode.v@62:72", "\n   reg [2:0]    state = IDLE;\n\n   reg [4:0] cnt     = 5'd0;\n\n   wire      running;\n   wire      mem_op;\n   wire      shift_op;\n   wire      csr_op;\n\n   wire      jump_misaligned;\n"], ["serv/rtl/serv_decode.v@67:77", "   wire      running;\n   wire      mem_op;\n   wire      shift_op;\n   wire      csr_op;\n\n   wire      jump_misaligned;\n\n   reg       signbit;\n\n   assign o_ibus_active = (state == IDLE);\n\n"], ["serv/rtl/serv_decode.v@64:74", "\n   reg [4:0] cnt     = 5'd0;\n\n   wire      running;\n   wire      mem_op;\n   wire      shift_op;\n   wire      csr_op;\n\n   wire      jump_misaligned;\n\n   reg       signbit;\n"]], "Diff Content": {"Delete": [], "Add": [[70, "   wire      slt_op;\n"], [70, "   wire      branch_op;\n"]]}}