# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: E:/Xilinx/workspace/PYNQ_Z2/project_LCD/project_LCD.srcs/sources_1/bd/RGB_BRAM/ip/RGB_BRAM_blk_mem_gen_R1_0/RGB_BRAM_blk_mem_gen_R1_0.xci
# IP: The module: 'RGB_BRAM_blk_mem_gen_R1_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: e:/Xilinx/workspace/PYNQ_Z2/project_LCD/project_LCD.srcs/sources_1/bd/RGB_BRAM/ip/RGB_BRAM_blk_mem_gen_R1_0/RGB_BRAM_blk_mem_gen_R1_0_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'RGB_BRAM_blk_mem_gen_R1_0'. Do not add the DONT_TOUCH constraint.
set_property DONT_TOUCH TRUE [get_cells U0 -quiet] -quiet

# IP: E:/Xilinx/workspace/PYNQ_Z2/project_LCD/project_LCD.srcs/sources_1/bd/RGB_BRAM/ip/RGB_BRAM_blk_mem_gen_R1_0/RGB_BRAM_blk_mem_gen_R1_0.xci
# IP: The module: 'RGB_BRAM_blk_mem_gen_R1_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: e:/Xilinx/workspace/PYNQ_Z2/project_LCD/project_LCD.srcs/sources_1/bd/RGB_BRAM/ip/RGB_BRAM_blk_mem_gen_R1_0/RGB_BRAM_blk_mem_gen_R1_0_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'RGB_BRAM_blk_mem_gen_R1_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells U0 -quiet] -quiet
