// Seed: 4191240587
module module_0 (
    id_1
);
  inout wire id_1;
  logic id_2;
  not primCall (id_1, id_2);
  module_2 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1
  );
endmodule
module module_1 #(
    parameter id_1 = 32'd37
) (
    _id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire _id_1;
  module_0 modCall_1 (id_3);
  parameter id_4[1  ==  -1 : id_1] = -1;
  wire [-1  *  -1 : 1] id_5, id_6;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  inout supply1 id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output tri0 id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5 = 1'b0;
  assign #(1  : id_15  : id_12) id_12 = 1;
  wire id_16;
endmodule
