-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity classify is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    x_V_ce0 : OUT STD_LOGIC;
    x_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of classify is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "classify,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.480000,HLS_SYN_LAT=391223,HLS_SYN_TPT=none,HLS_SYN_MEM=65,HLS_SYN_DSP=8,HLS_SYN_FF=1971,HLS_SYN_LUT=6337,HLS_VERSION=2018_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (15 downto 0) := "0000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (15 downto 0) := "0000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (15 downto 0) := "0000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (15 downto 0) := "0001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (15 downto 0) := "0010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (15 downto 0) := "0100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv17_310 : STD_LOGIC_VECTOR (16 downto 0) := "00000001100010000";
    constant ap_const_lv8_A5 : STD_LOGIC_VECTOR (7 downto 0) := "10100101";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv30_3FFFD200 : STD_LOGIC_VECTOR (29 downto 0) := "111111111111111101001000000000";
    constant ap_const_lv10_310 : STD_LOGIC_VECTOR (9 downto 0) := "1100010000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv11_7F0 : STD_LOGIC_VECTOR (10 downto 0) := "11111110000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal svs_V_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal svs_V_ce0 : STD_LOGIC;
    signal svs_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal alphas_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal alphas_V_ce0 : STD_LOGIC;
    signal alphas_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal next_mul_fu_192_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal next_mul_reg_407 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal i_1_fu_204_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_1_reg_415 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_210_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_s_reg_420 : STD_LOGIC_VECTOR (29 downto 0);
    signal exitcond1_fu_198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_fu_216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_reg_425 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_1_fu_232_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal j_1_reg_433 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal exitcond_fu_226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal this_assign_6_reg_448 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_5_fu_292_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_5_reg_453 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal l2Squared_fixed_V_fu_319_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_compute_exp_fu_184_ap_return : STD_LOGIC_VECTOR (21 downto 0);
    signal p_Val2_7_reg_468 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_compute_exp_fu_184_ap_idle : STD_LOGIC;
    signal grp_compute_exp_fu_184_ap_ready : STD_LOGIC;
    signal grp_compute_exp_fu_184_ap_done : STD_LOGIC;
    signal alphas_V_load_reg_473 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_58_reg_478 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal sum_V_fu_348_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_fu_189_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal dp_1_reg_493 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal grp_compute_exp_fu_184_ap_start : STD_LOGIC;
    signal p_Val2_s_reg_125 : STD_LOGIC_VECTOR (29 downto 0);
    signal i_reg_137 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_mul_reg_149 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_12_reg_161 : STD_LOGIC_VECTOR (30 downto 0);
    signal j_reg_173 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_compute_exp_fu_184_ap_start_reg : STD_LOGIC := '0';
    signal tmp_42_fu_244_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_43_fu_249_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_40_fu_325_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_189_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_cast2_fu_222_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_41_fu_238_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_84_fu_258_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_shl_fu_262_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_neg_fu_270_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_fu_254_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_1_fu_276_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_8_fu_301_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal OP1_V_2_fu_298_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_8_fu_301_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_8_fu_301_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_9_fu_307_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_45_cast_fu_315_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_Val2_2_fu_400_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal p_Val2_3_cast_fu_345_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal res_V_1_fu_358_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal exp_V_fu_361_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal exp_V_2_fu_371_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Result_s_fu_377_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal dp_fu_389_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (15 downto 0);

    component compute_exp IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_V : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component classify_sitodp_3bkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component classify_mul_mul_cud IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (21 downto 0);
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component classify_svs_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component classify_alphas_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    svs_V_U : component classify_svs_V
    generic map (
        DataWidth => 8,
        AddressRange => 129360,
        AddressWidth => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => svs_V_address0,
        ce0 => svs_V_ce0,
        q0 => svs_V_q0);

    alphas_V_U : component classify_alphas_V
    generic map (
        DataWidth => 8,
        AddressRange => 165,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => alphas_V_address0,
        ce0 => alphas_V_ce0,
        q0 => alphas_V_q0);

    grp_compute_exp_fu_184 : component compute_exp
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_compute_exp_fu_184_ap_start,
        ap_done => grp_compute_exp_fu_184_ap_done,
        ap_idle => grp_compute_exp_fu_184_ap_idle,
        ap_ready => grp_compute_exp_fu_184_ap_ready,
        x_V => this_assign_6_reg_448,
        ap_return => grp_compute_exp_fu_184_ap_return);

    classify_sitodp_3bkb_U2 : component classify_sitodp_3bkb
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_189_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_189_p1);

    classify_mul_mul_cud_U3 : component classify_mul_mul_cud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 22,
        dout_WIDTH => 30)
    port map (
        din0 => alphas_V_load_reg_473,
        din1 => p_Val2_7_reg_468,
        dout => p_Val2_2_fu_400_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_compute_exp_fu_184_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_compute_exp_fu_184_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_compute_exp_fu_184_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_exp_fu_184_ap_ready = ap_const_logic_1)) then 
                    grp_compute_exp_fu_184_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_reg_137_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                i_reg_137 <= i_1_reg_415;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_reg_137 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    j_reg_173_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                j_reg_173 <= j_1_reg_433;
            elsif (((exitcond1_fu_198_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                j_reg_173 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    p_Val2_12_reg_161_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                p_Val2_12_reg_161 <= l2Squared_fixed_V_fu_319_p2;
            elsif (((exitcond1_fu_198_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_Val2_12_reg_161 <= ap_const_lv31_0;
            end if; 
        end if;
    end process;

    p_Val2_s_reg_125_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                p_Val2_s_reg_125 <= sum_V_fu_348_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_s_reg_125 <= ap_const_lv30_0;
            end if; 
        end if;
    end process;

    phi_mul_reg_149_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                phi_mul_reg_149 <= next_mul_reg_407;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_mul_reg_149 <= ap_const_lv17_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_compute_exp_fu_184_ap_done = ap_const_logic_1))) then
                alphas_V_load_reg_473 <= alphas_V_q0;
                p_Val2_7_reg_468 <= grp_compute_exp_fu_184_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_37_reg_425 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                dp_1_reg_493 <= grp_fu_189_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_1_reg_415 <= i_1_fu_204_p2;
                next_mul_reg_407 <= next_mul_fu_192_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                j_1_reg_433 <= j_1_fu_232_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                p_Val2_5_reg_453 <= p_Val2_5_fu_292_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_fu_226_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                this_assign_6_reg_448 <= p_Val2_1_fu_276_p2(23 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond1_fu_198_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp_37_reg_425 <= tmp_37_fu_216_p2;
                tmp_s_reg_420 <= tmp_s_fu_210_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                tmp_58_reg_478 <= p_Val2_2_fu_400_p2(29 downto 8);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, exitcond1_fu_198_p2, ap_CS_fsm_state3, exitcond_fu_226_p2, ap_CS_fsm_state7, grp_compute_exp_fu_184_ap_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((exitcond1_fu_198_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state3 => 
                if (((exitcond_fu_226_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_compute_exp_fu_184_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXX";
        end case;
    end process;
        OP1_V_2_fu_298_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_5_reg_453),16));

    alphas_V_address0 <= tmp_40_fu_325_p1(8 - 1 downto 0);

    alphas_V_ce0_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            alphas_V_ce0 <= ap_const_logic_1;
        else 
            alphas_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_done_assign_proc : process(ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= 
        ap_const_lv64_0 when (tmp_37_reg_425(0) = '1') else 
        dp_fu_389_p1;
    dp_fu_389_p1 <= p_Result_s_fu_377_p5;
    exitcond1_fu_198_p2 <= "1" when (i_reg_137 = ap_const_lv8_A5) else "0";
    exitcond_fu_226_p2 <= "1" when (j_reg_173 = ap_const_lv10_310) else "0";
    exp_V_2_fu_371_p2 <= std_logic_vector(unsigned(exp_V_fu_361_p4) + unsigned(ap_const_lv11_7F0));
    exp_V_fu_361_p4 <= res_V_1_fu_358_p1(62 downto 52);
    grp_compute_exp_fu_184_ap_start <= grp_compute_exp_fu_184_ap_start_reg;
        grp_fu_189_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_s_reg_420),32));

    i_1_fu_204_p2 <= std_logic_vector(unsigned(i_reg_137) + unsigned(ap_const_lv8_1));
    j_1_fu_232_p2 <= std_logic_vector(unsigned(j_reg_173) + unsigned(ap_const_lv10_1));
    j_cast2_fu_222_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_reg_173),17));
    l2Squared_fixed_V_fu_319_p2 <= std_logic_vector(unsigned(p_Val2_12_reg_161) + unsigned(tmp_45_cast_fu_315_p1));
    next_mul_fu_192_p2 <= std_logic_vector(unsigned(phi_mul_reg_149) + unsigned(ap_const_lv17_310));
    p_Result_s_fu_377_p5 <= (res_V_1_fu_358_p1(63 downto 63) & exp_V_2_fu_371_p2 & res_V_1_fu_358_p1(51 downto 0));
    p_Val2_1_fu_276_p2 <= std_logic_vector(unsigned(p_neg_fu_270_p2) - unsigned(tmp_fu_254_p1));
        p_Val2_3_cast_fu_345_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_58_reg_478),30));

    p_Val2_5_fu_292_p2 <= std_logic_vector(unsigned(svs_V_q0) - unsigned(x_V_q0));
    p_Val2_8_fu_301_p0 <= OP1_V_2_fu_298_p1(8 - 1 downto 0);
    p_Val2_8_fu_301_p1 <= OP1_V_2_fu_298_p1(8 - 1 downto 0);
    p_Val2_8_fu_301_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_8_fu_301_p0) * signed(p_Val2_8_fu_301_p1))), 16));
    p_Val2_9_fu_307_p3 <= (p_Val2_8_fu_301_p2 & ap_const_lv6_0);
    p_neg_fu_270_p2 <= std_logic_vector(unsigned(ap_const_lv24_0) - unsigned(p_shl_fu_262_p3));
    p_shl_fu_262_p3 <= (tmp_84_fu_258_p1 & ap_const_lv2_0);
    res_V_1_fu_358_p1 <= dp_1_reg_493;
    sum_V_fu_348_p2 <= std_logic_vector(unsigned(p_Val2_s_reg_125) + unsigned(p_Val2_3_cast_fu_345_p1));
    svs_V_address0 <= tmp_42_fu_244_p1(17 - 1 downto 0);

    svs_V_ce0_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            svs_V_ce0 <= ap_const_logic_1;
        else 
            svs_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_37_fu_216_p2 <= "1" when (tmp_s_fu_210_p2 = ap_const_lv30_0) else "0";
    tmp_40_fu_325_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_reg_137),64));
    tmp_41_fu_238_p2 <= std_logic_vector(unsigned(j_cast2_fu_222_p1) + unsigned(phi_mul_reg_149));
    tmp_42_fu_244_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_41_fu_238_p2),64));
    tmp_43_fu_249_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_reg_173),64));
        tmp_45_cast_fu_315_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_9_fu_307_p3),31));

    tmp_84_fu_258_p1 <= p_Val2_12_reg_161(22 - 1 downto 0);
    tmp_fu_254_p1 <= p_Val2_12_reg_161(24 - 1 downto 0);
    tmp_s_fu_210_p2 <= std_logic_vector(unsigned(p_Val2_s_reg_125) + unsigned(ap_const_lv30_3FFFD200));
    x_V_address0 <= tmp_43_fu_249_p1(10 - 1 downto 0);

    x_V_ce0_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            x_V_ce0 <= ap_const_logic_1;
        else 
            x_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
