# ECE241_Verilog

![meme](/schematics/meme.jpg)

Lmao let's be serious now!

This repo contains the Verilog HDL modules I implemented in my ECE 241 course along with their logisim schematics and ModelSim simulations.

The code was validated using **Intel's Quartus Prime Software**.

**Contents:**

* 2-to-1 multiplexer (Our dear mux)

* 4-to-1 multiplexer

* 4 bit 2-to-1 multiplexer

* 7-to-1 multiplexer

* Full adder

* Ripple carry adder

* 7 - Segment Hex Display

* Gated D-Latch

* D-flipflops (8 types without enable)

* D-flipflop (with enable)

* Register - 1 bit

* Register - 4 bit

* Register - 8 bit

* Register - n bit - Parameterized

* Shift Register

* Shift Register - Parallel load

* Toggle - flipflop

* Counter - 4 bit

* Updown counter - Parameterized

* Async counter

* Address Decoder (Memory)

* 110 Sequence Detector - Finite State Machine

### D-Latch:

![D-Latch](/schematics/d_latch.PNG)

### RS-Latch:

![RS-Latch](/schematics/rs_latch.PNG)

### Positive Edge D-Flip Flop:

![Positive edge D-Flip Flop](/schematics/Pos_edge_D_flipflop.PNG)

### Negative Edge D-Flip Flop:

![Negative edge D-Flip Flop](/schematics/Neg_edge_D_flipflop.PNG)

### Eight Bit Register:

![Eight Bit Register](/schematics/eight_bit_register.PNG)

### Four Bit Shift Registers:

![Four Bit Shift Registers](/schematics/shift_registers.PNG)

### Toggle Flip Flop (T-Flip Flop)

![T Flip Flop](/schematics/T_FlipFlop.PNG)

### 110 Sequence Detector (State Diagram)

![State Diagram](/Finite_State_Machines/110_Sequence_Detector/State_Diagram.PNG)


> Disclaimer: I do not own any files in the "Supporting files directory". They are open-source files made available to us by University of Toronto and can be found at: https://github.com/UofT-HPRC/fake_fpga/releases
