{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 03 09:17:15 2021 " "Info: Processing started: Sun Jan 03 09:17:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|temp\[8\] " "Warning: Node \"ALU:inst\|temp\[8\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|temp\[0\] " "Warning: Node \"ALU:inst\|temp\[0\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|temp\[4\] " "Warning: Node \"ALU:inst\|temp\[4\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|temp\[2\] " "Warning: Node \"ALU:inst\|temp\[2\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|temp\[3\] " "Warning: Node \"ALU:inst\|temp\[3\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|temp\[7\] " "Warning: Node \"ALU:inst\|temp\[7\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|temp\[1\] " "Warning: Node \"ALU:inst\|temp\[1\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|temp\[5\] " "Warning: Node \"ALU:inst\|temp\[5\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|temp\[6\] " "Warning: Node \"ALU:inst\|temp\[6\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "ALU:inst\|Zf~3 " "Info: Detected gated clock \"ALU:inst\|Zf~3\" as buffer" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 10 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst\|Zf~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst19\|M~1 " "Info: Detected gated clock \"controller:inst19\|M~1\" as buffer" {  } { { "../../文档/数电实验/控制器/controller.vhd" "" { Text "D:/文档/数电实验/控制器/controller.vhd" 8 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst19\|M~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR:inst4\|output_a\[2\] " "Info: Detected ripple clock \"IR:inst4\|output_a\[2\]\" as buffer" {  } { { "../../文档/数电实验/指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR:inst4\|output_a\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR:inst4\|output_a\[3\] " "Info: Detected ripple clock \"IR:inst4\|output_a\[3\]\" as buffer" {  } { { "../../文档/数电实验/指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR:inst4\|output_a\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR:inst4\|output_a\[1\] " "Info: Detected ripple clock \"IR:inst4\|output_a\[1\]\" as buffer" {  } { { "../../文档/数电实验/指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR:inst4\|output_a\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR:inst4\|output_a\[0\] " "Info: Detected ripple clock \"IR:inst4\|output_a\[0\]\" as buffer" {  } { { "../../文档/数电实验/指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR:inst4\|output_a\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SM:inst8\|SM " "Info: Detected ripple clock \"SM:inst8\|SM\" as buffer" {  } { { "../../文档/数电实验/时钟发生器SM/SM.vhd" "" { Text "D:/文档/数电实验/时钟发生器SM/SM.vhd" 13 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "SM:inst8\|SM" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register IR:inst4\|output_b\[3\] memory lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_0e91:auto_generated\|ram_block1a0~porta_datain_reg2 79.94 MHz 12.51 ns Internal " "Info: Clock \"clock\" has Internal fmax of 79.94 MHz between source register \"IR:inst4\|output_b\[3\]\" and destination memory \"lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_0e91:auto_generated\|ram_block1a0~porta_datain_reg2\" (period= 12.51 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.004 ns + Longest register memory " "Info: + Longest register to memory delay is 6.004 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IR:inst4\|output_b\[3\] 1 REG LCFF_X25_Y9_N5 62 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y9_N5; Fanout = 62; REG Node = 'IR:inst4\|output_b\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR:inst4|output_b[3] } "NODE_NAME" } } { "../../文档/数电实验/指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.225 ns) 1.007 ns SRG_group:inst9\|D\[0\]~22 2 COMB LCCOMB_X26_Y8_N16 6 " "Info: 2: + IC(0.782 ns) + CELL(0.225 ns) = 1.007 ns; Loc. = LCCOMB_X26_Y8_N16; Fanout = 6; COMB Node = 'SRG_group:inst9\|D\[0\]~22'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.007 ns" { IR:inst4|output_b[3] SRG_group:inst9|D[0]~22 } "NODE_NAME" } } { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.804 ns) + CELL(0.309 ns) 2.120 ns ALU:inst\|Add0~3 3 COMB LCCOMB_X26_Y11_N16 2 " "Info: 3: + IC(0.804 ns) + CELL(0.309 ns) = 2.120 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 2; COMB Node = 'ALU:inst\|Add0~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { SRG_group:inst9|D[0]~22 ALU:inst|Add0~3 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.245 ns ALU:inst\|Add0~6 4 COMB LCCOMB_X26_Y11_N18 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 2.245 ns; Loc. = LCCOMB_X26_Y11_N18; Fanout = 1; COMB Node = 'ALU:inst\|Add0~6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ALU:inst|Add0~3 ALU:inst|Add0~6 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.631 ns) + CELL(0.154 ns) 3.030 ns ALU:inst\|T\[1\]~79 5 COMB LCCOMB_X26_Y9_N2 1 " "Info: 5: + IC(0.631 ns) + CELL(0.154 ns) = 3.030 ns; Loc. = LCCOMB_X26_Y9_N2; Fanout = 1; COMB Node = 'ALU:inst\|T\[1\]~79'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.785 ns" { ALU:inst|Add0~6 ALU:inst|T[1]~79 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.053 ns) 3.444 ns ALU:inst\|T\[1\]~81 6 COMB LCCOMB_X26_Y9_N8 3 " "Info: 6: + IC(0.361 ns) + CELL(0.053 ns) = 3.444 ns; Loc. = LCCOMB_X26_Y9_N8; Fanout = 3; COMB Node = 'ALU:inst\|T\[1\]~81'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.414 ns" { ALU:inst|T[1]~79 ALU:inst|T[1]~81 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.582 ns) + CELL(0.272 ns) 4.298 ns shift:inst7\|W\[2\]~31 7 COMB LCCOMB_X27_Y10_N10 1 " "Info: 7: + IC(0.582 ns) + CELL(0.272 ns) = 4.298 ns; Loc. = LCCOMB_X27_Y10_N10; Fanout = 1; COMB Node = 'shift:inst7\|W\[2\]~31'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { ALU:inst|T[1]~81 shift:inst7|W[2]~31 } "NODE_NAME" } } { "../../文档/数电实验/移位逻辑/shift.vhd" "" { Text "D:/文档/数电实验/移位逻辑/shift.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.053 ns) 4.889 ns inst17\[2\]~17 8 COMB LCCOMB_X27_Y9_N16 3 " "Info: 8: + IC(0.538 ns) + CELL(0.053 ns) = 4.889 ns; Loc. = LCCOMB_X27_Y9_N16; Fanout = 3; COMB Node = 'inst17\[2\]~17'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { shift:inst7|W[2]~31 inst17[2]~17 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 5.155 ns inst17\[2\]~18 9 COMB LCCOMB_X27_Y9_N28 6 " "Info: 9: + IC(0.213 ns) + CELL(0.053 ns) = 5.155 ns; Loc. = LCCOMB_X27_Y9_N28; Fanout = 6; COMB Node = 'inst17\[2\]~18'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { inst17[2]~17 inst17[2]~18 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.096 ns) 6.004 ns lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_0e91:auto_generated\|ram_block1a0~porta_datain_reg2 10 MEM M4K_X32_Y9 1 " "Info: 10: + IC(0.753 ns) + CELL(0.096 ns) = 6.004 ns; Loc. = M4K_X32_Y9; Fanout = 1; MEM Node = 'lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_0e91:auto_generated\|ram_block1a0~porta_datain_reg2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.849 ns" { inst17[2]~18 lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_0e91:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "db/altsyncram_0e91.tdf" "" { Text "D:/下载/CPU备份/db/altsyncram_0e91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.340 ns ( 22.32 % ) " "Info: Total cell delay = 1.340 ns ( 22.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.664 ns ( 77.68 % ) " "Info: Total interconnect delay = 4.664 ns ( 77.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.004 ns" { IR:inst4|output_b[3] SRG_group:inst9|D[0]~22 ALU:inst|Add0~3 ALU:inst|Add0~6 ALU:inst|T[1]~79 ALU:inst|T[1]~81 shift:inst7|W[2]~31 inst17[2]~17 inst17[2]~18 lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_0e91:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.004 ns" { IR:inst4|output_b[3] {} SRG_group:inst9|D[0]~22 {} ALU:inst|Add0~3 {} ALU:inst|Add0~6 {} ALU:inst|T[1]~79 {} ALU:inst|T[1]~81 {} shift:inst7|W[2]~31 {} inst17[2]~17 {} inst17[2]~18 {} lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_0e91:auto_generated|ram_block1a0~porta_datain_reg2 {} } { 0.000ns 0.782ns 0.804ns 0.000ns 0.631ns 0.361ns 0.582ns 0.538ns 0.213ns 0.753ns } { 0.000ns 0.225ns 0.309ns 0.125ns 0.154ns 0.053ns 0.272ns 0.053ns 0.053ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.135 ns - Smallest " "Info: - Smallest clock skew is -0.135 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.346 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 2.346 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 63 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 63; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.481 ns) 2.346 ns lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_0e91:auto_generated\|ram_block1a0~porta_datain_reg2 3 MEM M4K_X32_Y9 1 " "Info: 3: + IC(0.668 ns) + CELL(0.481 ns) = 2.346 ns; Loc. = M4K_X32_Y9; Fanout = 1; MEM Node = 'lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_0e91:auto_generated\|ram_block1a0~porta_datain_reg2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.149 ns" { clock~clkctrl lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_0e91:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "db/altsyncram_0e91.tdf" "" { Text "D:/下载/CPU备份/db/altsyncram_0e91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.335 ns ( 56.91 % ) " "Info: Total cell delay = 1.335 ns ( 56.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 43.09 % ) " "Info: Total interconnect delay = 1.011 ns ( 43.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.346 ns" { clock clock~clkctrl lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_0e91:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.346 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_0e91:auto_generated|ram_block1a0~porta_datain_reg2 {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.481 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 63 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 63; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 2.481 ns IR:inst4\|output_b\[3\] 3 REG LCFF_X25_Y9_N5 62 " "Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X25_Y9_N5; Fanout = 62; REG Node = 'IR:inst4\|output_b\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clock~clkctrl IR:inst4|output_b[3] } "NODE_NAME" } } { "../../文档/数电实验/指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.33 % ) " "Info: Total cell delay = 1.472 ns ( 59.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 40.67 % ) " "Info: Total interconnect delay = 1.009 ns ( 40.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clock clock~clkctrl IR:inst4|output_b[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clock {} clock~combout {} clock~clkctrl {} IR:inst4|output_b[3] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.346 ns" { clock clock~clkctrl lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_0e91:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.346 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_0e91:auto_generated|ram_block1a0~porta_datain_reg2 {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clock clock~clkctrl IR:inst4|output_b[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clock {} clock~combout {} clock~clkctrl {} IR:inst4|output_b[3] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "../../文档/数电实验/指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_0e91.tdf" "" { Text "D:/下载/CPU备份/db/altsyncram_0e91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../../文档/数电实验/指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } } { "db/altsyncram_0e91.tdf" "" { Text "D:/下载/CPU备份/db/altsyncram_0e91.tdf" 36 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.004 ns" { IR:inst4|output_b[3] SRG_group:inst9|D[0]~22 ALU:inst|Add0~3 ALU:inst|Add0~6 ALU:inst|T[1]~79 ALU:inst|T[1]~81 shift:inst7|W[2]~31 inst17[2]~17 inst17[2]~18 lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_0e91:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "6.004 ns" { IR:inst4|output_b[3] {} SRG_group:inst9|D[0]~22 {} ALU:inst|Add0~3 {} ALU:inst|Add0~6 {} ALU:inst|T[1]~79 {} ALU:inst|T[1]~81 {} shift:inst7|W[2]~31 {} inst17[2]~17 {} inst17[2]~18 {} lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_0e91:auto_generated|ram_block1a0~porta_datain_reg2 {} } { 0.000ns 0.782ns 0.804ns 0.000ns 0.631ns 0.361ns 0.582ns 0.538ns 0.213ns 0.753ns } { 0.000ns 0.225ns 0.309ns 0.125ns 0.154ns 0.053ns 0.272ns 0.053ns 0.053ns 0.096ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.346 ns" { clock clock~clkctrl lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_0e91:auto_generated|ram_block1a0~porta_datain_reg2 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.346 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_0e91:auto_generated|ram_block1a0~porta_datain_reg2 {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.481ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clock clock~clkctrl IR:inst4|output_b[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clock {} clock~combout {} clock~clkctrl {} IR:inst4|output_b[3] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "SRG_group:inst9\|a\[2\] ALU:inst\|temp\[2\] clock 3.017 ns " "Info: Found hold time violation between source  pin or register \"SRG_group:inst9\|a\[2\]\" and destination pin or register \"ALU:inst\|temp\[2\]\" for clock \"clock\" (Hold time is 3.017 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.082 ns + Largest " "Info: + Largest clock skew is 5.082 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 7.570 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 7.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.620 ns) + CELL(0.712 ns) 3.186 ns IR:inst4\|output_a\[2\] 2 REG LCFF_X26_Y9_N11 14 " "Info: 2: + IC(1.620 ns) + CELL(0.712 ns) = 3.186 ns; Loc. = LCFF_X26_Y9_N11; Fanout = 14; REG Node = 'IR:inst4\|output_a\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.332 ns" { clock IR:inst4|output_a[2] } "NODE_NAME" } } { "../../文档/数电实验/指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.366 ns) 3.950 ns controller:inst19\|M~1 3 COMB LCCOMB_X26_Y9_N30 9 " "Info: 3: + IC(0.398 ns) + CELL(0.366 ns) = 3.950 ns; Loc. = LCCOMB_X26_Y9_N30; Fanout = 9; COMB Node = 'controller:inst19\|M~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { IR:inst4|output_a[2] controller:inst19|M~1 } "NODE_NAME" } } { "../../文档/数电实验/控制器/controller.vhd" "" { Text "D:/文档/数电实验/控制器/controller.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.941 ns) + CELL(0.228 ns) 5.119 ns ALU:inst\|Zf~3 4 COMB LCCOMB_X25_Y8_N18 3 " "Info: 4: + IC(0.941 ns) + CELL(0.228 ns) = 5.119 ns; Loc. = LCCOMB_X25_Y8_N18; Fanout = 3; COMB Node = 'ALU:inst\|Zf~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.169 ns" { controller:inst19|M~1 ALU:inst|Zf~3 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.449 ns) + CELL(0.000 ns) 6.568 ns ALU:inst\|Zf~3clkctrl 5 COMB CLKCTRL_G7 9 " "Info: 5: + IC(1.449 ns) + CELL(0.000 ns) = 6.568 ns; Loc. = CLKCTRL_G7; Fanout = 9; COMB Node = 'ALU:inst\|Zf~3clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.449 ns" { ALU:inst|Zf~3 ALU:inst|Zf~3clkctrl } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.053 ns) 7.570 ns ALU:inst\|temp\[2\] 6 REG LCCOMB_X27_Y11_N12 1 " "Info: 6: + IC(0.949 ns) + CELL(0.053 ns) = 7.570 ns; Loc. = LCCOMB_X27_Y11_N12; Fanout = 1; REG Node = 'ALU:inst\|temp\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { ALU:inst|Zf~3clkctrl ALU:inst|temp[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.213 ns ( 29.23 % ) " "Info: Total cell delay = 2.213 ns ( 29.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.357 ns ( 70.77 % ) " "Info: Total interconnect delay = 5.357 ns ( 70.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.570 ns" { clock IR:inst4|output_a[2] controller:inst19|M~1 ALU:inst|Zf~3 ALU:inst|Zf~3clkctrl ALU:inst|temp[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.570 ns" { clock {} clock~combout {} IR:inst4|output_a[2] {} controller:inst19|M~1 {} ALU:inst|Zf~3 {} ALU:inst|Zf~3clkctrl {} ALU:inst|temp[2] {} } { 0.000ns 0.000ns 1.620ns 0.398ns 0.941ns 1.449ns 0.949ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.488 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 63 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 63; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.618 ns) 2.488 ns SRG_group:inst9\|a\[2\] 3 REG LCFF_X26_Y11_N7 11 " "Info: 3: + IC(0.673 ns) + CELL(0.618 ns) = 2.488 ns; Loc. = LCFF_X26_Y11_N7; Fanout = 11; REG Node = 'SRG_group:inst9\|a\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { clock~clkctrl SRG_group:inst9|a[2] } "NODE_NAME" } } { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.16 % ) " "Info: Total cell delay = 1.472 ns ( 59.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.016 ns ( 40.84 % ) " "Info: Total interconnect delay = 1.016 ns ( 40.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clock clock~clkctrl SRG_group:inst9|a[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clock {} clock~combout {} clock~clkctrl {} SRG_group:inst9|a[2] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.570 ns" { clock IR:inst4|output_a[2] controller:inst19|M~1 ALU:inst|Zf~3 ALU:inst|Zf~3clkctrl ALU:inst|temp[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.570 ns" { clock {} clock~combout {} IR:inst4|output_a[2] {} controller:inst19|M~1 {} ALU:inst|Zf~3 {} ALU:inst|Zf~3clkctrl {} ALU:inst|temp[2] {} } { 0.000ns 0.000ns 1.620ns 0.398ns 0.941ns 1.449ns 0.949ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.228ns 0.000ns 0.053ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clock clock~clkctrl SRG_group:inst9|a[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clock {} clock~combout {} clock~clkctrl {} SRG_group:inst9|a[2] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.971 ns - Shortest register register " "Info: - Shortest register to register delay is 1.971 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRG_group:inst9\|a\[2\] 1 REG LCFF_X26_Y11_N7 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y11_N7; Fanout = 11; REG Node = 'SRG_group:inst9\|a\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRG_group:inst9|a[2] } "NODE_NAME" } } { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.228 ns) 0.484 ns SRG_group:inst9\|D\[2\]~33 2 COMB LCCOMB_X26_Y11_N12 3 " "Info: 2: + IC(0.256 ns) + CELL(0.228 ns) = 0.484 ns; Loc. = LCCOMB_X26_Y11_N12; Fanout = 3; COMB Node = 'SRG_group:inst9\|D\[2\]~33'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.484 ns" { SRG_group:inst9|a[2] SRG_group:inst9|D[2]~33 } "NODE_NAME" } } { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.418 ns) 1.215 ns ALU:inst\|Add0~46 3 COMB LCCOMB_X25_Y11_N6 1 " "Info: 3: + IC(0.313 ns) + CELL(0.418 ns) = 1.215 ns; Loc. = LCCOMB_X25_Y11_N6; Fanout = 1; COMB Node = 'ALU:inst\|Add0~46'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { SRG_group:inst9|D[2]~33 ALU:inst|Add0~46 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.528 ns) + CELL(0.228 ns) 1.971 ns ALU:inst\|temp\[2\] 4 REG LCCOMB_X27_Y11_N12 1 " "Info: 4: + IC(0.528 ns) + CELL(0.228 ns) = 1.971 ns; Loc. = LCCOMB_X27_Y11_N12; Fanout = 1; REG Node = 'ALU:inst\|temp\[2\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { ALU:inst|Add0~46 ALU:inst|temp[2] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.874 ns ( 44.34 % ) " "Info: Total cell delay = 0.874 ns ( 44.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.097 ns ( 55.66 % ) " "Info: Total interconnect delay = 1.097 ns ( 55.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.971 ns" { SRG_group:inst9|a[2] SRG_group:inst9|D[2]~33 ALU:inst|Add0~46 ALU:inst|temp[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.971 ns" { SRG_group:inst9|a[2] {} SRG_group:inst9|D[2]~33 {} ALU:inst|Add0~46 {} ALU:inst|temp[2] {} } { 0.000ns 0.256ns 0.313ns 0.528ns } { 0.000ns 0.228ns 0.418ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.570 ns" { clock IR:inst4|output_a[2] controller:inst19|M~1 ALU:inst|Zf~3 ALU:inst|Zf~3clkctrl ALU:inst|temp[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.570 ns" { clock {} clock~combout {} IR:inst4|output_a[2] {} controller:inst19|M~1 {} ALU:inst|Zf~3 {} ALU:inst|Zf~3clkctrl {} ALU:inst|temp[2] {} } { 0.000ns 0.000ns 1.620ns 0.398ns 0.941ns 1.449ns 0.949ns } { 0.000ns 0.854ns 0.712ns 0.366ns 0.228ns 0.000ns 0.053ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clock clock~clkctrl SRG_group:inst9|a[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { clock {} clock~combout {} clock~clkctrl {} SRG_group:inst9|a[2] {} } { 0.000ns 0.000ns 0.343ns 0.673ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.971 ns" { SRG_group:inst9|a[2] SRG_group:inst9|D[2]~33 ALU:inst|Add0~46 ALU:inst|temp[2] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "1.971 ns" { SRG_group:inst9|a[2] {} SRG_group:inst9|D[2]~33 {} ALU:inst|Add0~46 {} ALU:inst|temp[2] {} } { 0.000ns 0.256ns 0.313ns 0.528ns } { 0.000ns 0.228ns 0.418ns 0.228ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "SRG_group:inst9\|b\[3\] IN\[3\] clock 4.706 ns register " "Info: tsu for register \"SRG_group:inst9\|b\[3\]\" (data pin = \"IN\[3\]\", clock pin = \"clock\") is 4.706 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.097 ns + Longest pin register " "Info: + Longest pin to register delay is 7.097 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns IN\[3\] 1 PIN PIN_R5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_R5; Fanout = 1; PIN Node = 'IN\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[3] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -248 680 848 -232 "IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.372 ns) + CELL(0.346 ns) 5.518 ns inst17\[3\]~19 2 COMB LCCOMB_X26_Y10_N30 3 " "Info: 2: + IC(4.372 ns) + CELL(0.346 ns) = 5.518 ns; Loc. = LCCOMB_X26_Y10_N30; Fanout = 3; COMB Node = 'inst17\[3\]~19'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.718 ns" { IN[3] inst17[3]~19 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 5.793 ns inst17\[3\]~20 3 COMB LCCOMB_X26_Y10_N4 6 " "Info: 3: + IC(0.222 ns) + CELL(0.053 ns) = 5.793 ns; Loc. = LCCOMB_X26_Y10_N4; Fanout = 6; COMB Node = 'inst17\[3\]~20'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { inst17[3]~19 inst17[3]~20 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.309 ns) 7.097 ns SRG_group:inst9\|b\[3\] 4 REG LCFF_X25_Y9_N3 6 " "Info: 4: + IC(0.995 ns) + CELL(0.309 ns) = 7.097 ns; Loc. = LCFF_X25_Y9_N3; Fanout = 6; REG Node = 'SRG_group:inst9\|b\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { inst17[3]~20 SRG_group:inst9|b[3] } "NODE_NAME" } } { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.508 ns ( 21.25 % ) " "Info: Total cell delay = 1.508 ns ( 21.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.589 ns ( 78.75 % ) " "Info: Total interconnect delay = 5.589 ns ( 78.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.097 ns" { IN[3] inst17[3]~19 inst17[3]~20 SRG_group:inst9|b[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.097 ns" { IN[3] {} IN[3]~combout {} inst17[3]~19 {} inst17[3]~20 {} SRG_group:inst9|b[3] {} } { 0.000ns 0.000ns 4.372ns 0.222ns 0.995ns } { 0.000ns 0.800ns 0.346ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.481 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 63 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 63; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 2.481 ns SRG_group:inst9\|b\[3\] 3 REG LCFF_X25_Y9_N3 6 " "Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X25_Y9_N3; Fanout = 6; REG Node = 'SRG_group:inst9\|b\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clock~clkctrl SRG_group:inst9|b[3] } "NODE_NAME" } } { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.33 % ) " "Info: Total cell delay = 1.472 ns ( 59.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 40.67 % ) " "Info: Total interconnect delay = 1.009 ns ( 40.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clock clock~clkctrl SRG_group:inst9|b[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clock {} clock~combout {} clock~clkctrl {} SRG_group:inst9|b[3] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "7.097 ns" { IN[3] inst17[3]~19 inst17[3]~20 SRG_group:inst9|b[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "7.097 ns" { IN[3] {} IN[3]~combout {} inst17[3]~19 {} inst17[3]~20 {} SRG_group:inst9|b[3] {} } { 0.000ns 0.000ns 4.372ns 0.222ns 0.995ns } { 0.000ns 0.800ns 0.346ns 0.053ns 0.309ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clock clock~clkctrl SRG_group:inst9|b[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clock {} clock~combout {} clock~clkctrl {} SRG_group:inst9|b[3] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock BUS\[6\] IR:inst4\|output_a\[0\] 12.283 ns register " "Info: tco from clock \"clock\" to destination pin \"BUS\[6\]\" through register \"IR:inst4\|output_a\[0\]\" is 12.283 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.092 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 3.092 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.620 ns) + CELL(0.618 ns) 3.092 ns IR:inst4\|output_a\[0\] 2 REG LCFF_X26_Y9_N25 15 " "Info: 2: + IC(1.620 ns) + CELL(0.618 ns) = 3.092 ns; Loc. = LCFF_X26_Y9_N25; Fanout = 15; REG Node = 'IR:inst4\|output_a\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.238 ns" { clock IR:inst4|output_a[0] } "NODE_NAME" } } { "../../文档/数电实验/指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 47.61 % ) " "Info: Total cell delay = 1.472 ns ( 47.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.620 ns ( 52.39 % ) " "Info: Total interconnect delay = 1.620 ns ( 52.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.092 ns" { clock IR:inst4|output_a[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.092 ns" { clock {} clock~combout {} IR:inst4|output_a[0] {} } { 0.000ns 0.000ns 1.620ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "../../文档/数电实验/指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.097 ns + Longest register pin " "Info: + Longest register to pin delay is 9.097 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IR:inst4\|output_a\[0\] 1 REG LCFF_X26_Y9_N25 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y9_N25; Fanout = 15; REG Node = 'IR:inst4\|output_a\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR:inst4|output_a[0] } "NODE_NAME" } } { "../../文档/数电实验/指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.346 ns) 0.630 ns ALU:inst\|process_0~1 2 COMB LCCOMB_X26_Y9_N16 2 " "Info: 2: + IC(0.284 ns) + CELL(0.346 ns) = 0.630 ns; Loc. = LCCOMB_X26_Y9_N16; Fanout = 2; COMB Node = 'ALU:inst\|process_0~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { IR:inst4|output_a[0] ALU:inst|process_0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 0.902 ns ALU:inst\|T\[0\]~61 3 COMB LCCOMB_X26_Y9_N12 8 " "Info: 3: + IC(0.219 ns) + CELL(0.053 ns) = 0.902 ns; Loc. = LCCOMB_X26_Y9_N12; Fanout = 8; COMB Node = 'ALU:inst\|T\[0\]~61'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { ALU:inst|process_0~1 ALU:inst|T[0]~61 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.198 ns) + CELL(0.053 ns) 2.153 ns ALU:inst\|T\[5\]~68 4 COMB LCCOMB_X27_Y10_N20 1 " "Info: 4: + IC(1.198 ns) + CELL(0.053 ns) = 2.153 ns; Loc. = LCCOMB_X27_Y10_N20; Fanout = 1; COMB Node = 'ALU:inst\|T\[5\]~68'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { ALU:inst|T[0]~61 ALU:inst|T[5]~68 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.366 ns) 2.879 ns ALU:inst\|T\[5\]~69 5 COMB LCCOMB_X26_Y10_N6 3 " "Info: 5: + IC(0.360 ns) + CELL(0.366 ns) = 2.879 ns; Loc. = LCCOMB_X26_Y10_N6; Fanout = 3; COMB Node = 'ALU:inst\|T\[5\]~69'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.726 ns" { ALU:inst|T[5]~68 ALU:inst|T[5]~69 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/下载/CPU备份/ALU.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.577 ns) + CELL(0.053 ns) 3.509 ns shift:inst7\|W\[6\]~30 6 COMB LCCOMB_X26_Y8_N26 3 " "Info: 6: + IC(0.577 ns) + CELL(0.053 ns) = 3.509 ns; Loc. = LCCOMB_X26_Y8_N26; Fanout = 3; COMB Node = 'shift:inst7\|W\[6\]~30'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { ALU:inst|T[5]~69 shift:inst7|W[6]~30 } "NODE_NAME" } } { "../../文档/数电实验/移位逻辑/shift.vhd" "" { Text "D:/文档/数电实验/移位逻辑/shift.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.561 ns) + CELL(0.272 ns) 4.342 ns inst17\[6\]~15 7 COMB LCCOMB_X27_Y8_N10 2 " "Info: 7: + IC(0.561 ns) + CELL(0.272 ns) = 4.342 ns; Loc. = LCCOMB_X27_Y8_N10; Fanout = 2; COMB Node = 'inst17\[6\]~15'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { shift:inst7|W[6]~30 inst17[6]~15 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.611 ns) + CELL(2.144 ns) 9.097 ns BUS\[6\] 8 PIN PIN_J2 0 " "Info: 8: + IC(2.611 ns) + CELL(2.144 ns) = 9.097 ns; Loc. = PIN_J2; Fanout = 0; PIN Node = 'BUS\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.755 ns" { inst17[6]~15 BUS[6] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1032 1160 1336 -1016 "BUS\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.287 ns ( 36.13 % ) " "Info: Total cell delay = 3.287 ns ( 36.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.810 ns ( 63.87 % ) " "Info: Total interconnect delay = 5.810 ns ( 63.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.097 ns" { IR:inst4|output_a[0] ALU:inst|process_0~1 ALU:inst|T[0]~61 ALU:inst|T[5]~68 ALU:inst|T[5]~69 shift:inst7|W[6]~30 inst17[6]~15 BUS[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.097 ns" { IR:inst4|output_a[0] {} ALU:inst|process_0~1 {} ALU:inst|T[0]~61 {} ALU:inst|T[5]~68 {} ALU:inst|T[5]~69 {} shift:inst7|W[6]~30 {} inst17[6]~15 {} BUS[6] {} } { 0.000ns 0.284ns 0.219ns 1.198ns 0.360ns 0.577ns 0.561ns 2.611ns } { 0.000ns 0.346ns 0.053ns 0.053ns 0.366ns 0.053ns 0.272ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.092 ns" { clock IR:inst4|output_a[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.092 ns" { clock {} clock~combout {} IR:inst4|output_a[0] {} } { 0.000ns 0.000ns 1.620ns } { 0.000ns 0.854ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.097 ns" { IR:inst4|output_a[0] ALU:inst|process_0~1 ALU:inst|T[0]~61 ALU:inst|T[5]~68 ALU:inst|T[5]~69 shift:inst7|W[6]~30 inst17[6]~15 BUS[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.097 ns" { IR:inst4|output_a[0] {} ALU:inst|process_0~1 {} ALU:inst|T[0]~61 {} ALU:inst|T[5]~68 {} ALU:inst|T[5]~69 {} shift:inst7|W[6]~30 {} inst17[6]~15 {} BUS[6] {} } { 0.000ns 0.284ns 0.219ns 1.198ns 0.360ns 0.577ns 0.561ns 2.611ns } { 0.000ns 0.346ns 0.053ns 0.053ns 0.366ns 0.053ns 0.272ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "IN\[3\] BUS\[3\] 10.018 ns Longest " "Info: Longest tpd from source pin \"IN\[3\]\" to destination pin \"BUS\[3\]\" is 10.018 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns IN\[3\] 1 PIN PIN_R5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_R5; Fanout = 1; PIN Node = 'IN\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[3] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -248 680 848 -232 "IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.372 ns) + CELL(0.346 ns) 5.518 ns inst17\[3\]~19 2 COMB LCCOMB_X26_Y10_N30 3 " "Info: 2: + IC(4.372 ns) + CELL(0.346 ns) = 5.518 ns; Loc. = LCCOMB_X26_Y10_N30; Fanout = 3; COMB Node = 'inst17\[3\]~19'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.718 ns" { IN[3] inst17[3]~19 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.454 ns) + CELL(2.046 ns) 10.018 ns BUS\[3\] 3 PIN PIN_C9 0 " "Info: 3: + IC(2.454 ns) + CELL(2.046 ns) = 10.018 ns; Loc. = PIN_C9; Fanout = 0; PIN Node = 'BUS\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { inst17[3]~19 BUS[3] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1032 1160 1336 -1016 "BUS\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.192 ns ( 31.86 % ) " "Info: Total cell delay = 3.192 ns ( 31.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.826 ns ( 68.14 % ) " "Info: Total interconnect delay = 6.826 ns ( 68.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "10.018 ns" { IN[3] inst17[3]~19 BUS[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "10.018 ns" { IN[3] {} IN[3]~combout {} inst17[3]~19 {} BUS[3] {} } { 0.000ns 0.000ns 4.372ns 2.454ns } { 0.000ns 0.800ns 0.346ns 2.046ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "SRG_group:inst9\|a\[6\] IN\[6\] clock -3.134 ns register " "Info: th for register \"SRG_group:inst9\|a\[6\]\" (data pin = \"IN\[6\]\", clock pin = \"clock\") is -3.134 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.479 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 63 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 63; COMB Node = 'clock~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns SRG_group:inst9\|a\[6\] 3 REG LCFF_X27_Y8_N17 11 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X27_Y8_N17; Fanout = 11; REG Node = 'SRG_group:inst9\|a\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { clock~clkctrl SRG_group:inst9|a[6] } "NODE_NAME" } } { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clock clock~clkctrl SRG_group:inst9|a[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clock {} clock~combout {} clock~clkctrl {} SRG_group:inst9|a[6] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.762 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns IN\[6\] 1 PIN PIN_V9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_V9; Fanout = 3; PIN Node = 'IN\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[6] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -248 680 848 -232 "IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.062 ns) + CELL(0.378 ns) 5.239 ns inst17\[6\]~16 2 COMB LCCOMB_X27_Y8_N22 3 " "Info: 2: + IC(4.062 ns) + CELL(0.378 ns) = 5.239 ns; Loc. = LCCOMB_X27_Y8_N22; Fanout = 3; COMB Node = 'inst17\[6\]~16'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.440 ns" { IN[6] inst17[6]~16 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/下载/CPU备份/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.309 ns) 5.762 ns SRG_group:inst9\|a\[6\] 3 REG LCFF_X27_Y8_N17 11 " "Info: 3: + IC(0.214 ns) + CELL(0.309 ns) = 5.762 ns; Loc. = LCFF_X27_Y8_N17; Fanout = 11; REG Node = 'SRG_group:inst9\|a\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { inst17[6]~16 SRG_group:inst9|a[6] } "NODE_NAME" } } { "../../文档/数电实验/通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 25.79 % ) " "Info: Total cell delay = 1.486 ns ( 25.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.276 ns ( 74.21 % ) " "Info: Total interconnect delay = 4.276 ns ( 74.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.762 ns" { IN[6] inst17[6]~16 SRG_group:inst9|a[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.762 ns" { IN[6] {} IN[6]~combout {} inst17[6]~16 {} SRG_group:inst9|a[6] {} } { 0.000ns 0.000ns 4.062ns 0.214ns } { 0.000ns 0.799ns 0.378ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clock clock~clkctrl SRG_group:inst9|a[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clock {} clock~combout {} clock~clkctrl {} SRG_group:inst9|a[6] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.762 ns" { IN[6] inst17[6]~16 SRG_group:inst9|a[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.762 ns" { IN[6] {} IN[6]~combout {} inst17[6]~16 {} SRG_group:inst9|a[6] {} } { 0.000ns 0.000ns 4.062ns 0.214ns } { 0.000ns 0.799ns 0.378ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 13 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 03 09:17:15 2021 " "Info: Processing ended: Sun Jan 03 09:17:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
