INFO: [VRFC 10-2263] Analyzing Verilog file "G:/CAO/block_assignment/block_assignment.srcs/sources_1/new/block_ass.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block_ass
WARNING: [VRFC 10-1315] redeclaration of ansi port r_Test_1 is not allowed [G:/CAO/block_assignment/block_assignment.srcs/sources_1/new/block_ass.v:24]
