<profile>

<section name = "Vivado HLS Report for 'hls_ComputeIntegrals'" level="0">
<item name = "Date">Mon Mar  1 13:01:05 2021
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">HLS_LK</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 4.371, 0.62</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">37636, 691204, 37636, 691204, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- L1_L2">37633, 691201, 5, 3, 1, 12544 ~ 230400, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 11, -, -, -</column>
<column name="Expression">-, -, 0, 1701, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">32, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 485, -</column>
<column name="Register">-, -, 1638, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">5, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="hls_LK_am_addmul_16ns_4ns_17ns_34_1_1_U53">hls_LK_am_addmul_16ns_4ns_17ns_34_1_1, i0 * (i1 + i2)</column>
<column name="hls_LK_mac_muladd_13s_13s_32s_32_1_1_U63">hls_LK_mac_muladd_13s_13s_32s_32_1_1, i0 * i0 + i1</column>
<column name="hls_LK_mac_mulsub_13s_13s_26s_26_1_1_U59">hls_LK_mac_mulsub_13s_13s_26s_26_1_1, i0 - i1 * i1</column>
<column name="hls_LK_mac_mulsub_13s_13s_26s_26_1_1_U60">hls_LK_mac_mulsub_13s_13s_26s_26_1_1, i0 - i1 * i2</column>
<column name="hls_LK_mac_mulsub_13s_13s_26s_26_1_1_U61">hls_LK_mac_mulsub_13s_13s_26s_26_1_1, i0 - i1 * i2</column>
<column name="hls_LK_mac_mulsub_13s_13s_26s_26_1_1_U62">hls_LK_mac_mulsub_13s_13s_26s_26_1_1, i0 - i1 * i2</column>
<column name="hls_LK_mac_mulsub_13s_13s_32ns_32_1_1_U58">hls_LK_mac_mulsub_13s_13s_32ns_32_1_1, i0 - i1 * i1</column>
<column name="hls_LK_mul_mul_13s_13s_26_1_1_U54">hls_LK_mul_mul_13s_13s_26_1_1, i0 * i0</column>
<column name="hls_LK_mul_mul_13s_13s_26_1_1_U55">hls_LK_mul_mul_13s_13s_26_1_1, i0 * i1</column>
<column name="hls_LK_mul_mul_13s_13s_26_1_1_U56">hls_LK_mul_mul_13s_13s_26_1_1, i0 * i1</column>
<column name="hls_LK_mul_mul_13s_13s_26_1_1_U57">hls_LK_mul_mul_13s_13s_26_1_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="csIxix_U">hls_ComputeIntegrals_csIxix, 1, 0, 0, 480, 32, 1, 15360</column>
<column name="csIxiy_U">hls_ComputeIntegrals_csIxix, 1, 0, 0, 480, 32, 1, 15360</column>
<column name="csIyiy_U">hls_ComputeIntegrals_csIxix, 1, 0, 0, 480, 32, 1, 15360</column>
<column name="csDix_U">hls_ComputeIntegrals_csIxix, 1, 0, 0, 480, 32, 1, 15360</column>
<column name="csDiy_U">hls_ComputeIntegrals_csIxix, 1, 0, 0, 480, 32, 1, 15360</column>
<column name="cbIxix_U">hls_ComputeIntegrals_csIxix, 1, 0, 0, 480, 32, 1, 15360</column>
<column name="cbIxiy_U">hls_ComputeIntegrals_csIxix, 1, 0, 0, 480, 32, 1, 15360</column>
<column name="cbIyiy_U">hls_ComputeIntegrals_csIxix, 1, 0, 0, 480, 32, 1, 15360</column>
<column name="cbDix_U">hls_ComputeIntegrals_csIxix, 1, 0, 0, 480, 32, 1, 15360</column>
<column name="cbDiy_U">hls_ComputeIntegrals_csIxix, 1, 0, 0, 480, 32, 1, 15360</column>
<column name="packed3_lines_buffer_10_U">hls_ComputeIntegrals_packed3_lines_buffer_10, 2, 0, 0, 480, 39, 1, 18720</column>
<column name="packed3_lines_buffer_7_U">hls_ComputeIntegrals_packed3_lines_buffer_10, 2, 0, 0, 480, 39, 1, 18720</column>
<column name="packed3_lines_buffer_6_U">hls_ComputeIntegrals_packed3_lines_buffer_10, 2, 0, 0, 480, 39, 1, 18720</column>
<column name="packed3_lines_buffer_5_U">hls_ComputeIntegrals_packed3_lines_buffer_10, 2, 0, 0, 480, 39, 1, 18720</column>
<column name="packed3_lines_buffer_4_U">hls_ComputeIntegrals_packed3_lines_buffer_10, 2, 0, 0, 480, 39, 1, 18720</column>
<column name="packed3_lines_buffer_3_U">hls_ComputeIntegrals_packed3_lines_buffer_10, 2, 0, 0, 480, 39, 1, 18720</column>
<column name="packed3_lines_buffer_2_U">hls_ComputeIntegrals_packed3_lines_buffer_10, 2, 0, 0, 480, 39, 1, 18720</column>
<column name="packed3_lines_buffer_1_U">hls_ComputeIntegrals_packed3_lines_buffer_10, 2, 0, 0, 480, 39, 1, 18720</column>
<column name="packed3_lines_buffer_U">hls_ComputeIntegrals_packed3_lines_buffer_10, 2, 0, 0, 480, 39, 1, 18720</column>
<column name="packed3_lines_buffer_9_U">hls_ComputeIntegrals_packed3_lines_buffer_10, 2, 0, 0, 480, 39, 1, 18720</column>
<column name="packed3_lines_buffer_8_U">hls_ComputeIntegrals_packed3_lines_buffer_10, 2, 0, 0, 480, 39, 1, 18720</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="col_fu_1283_p2">+, 0, 0, 23, 16, 1</column>
<column name="csDixR_fu_1341_p2">+, 0, 0, 39, 32, 32</column>
<column name="csDiyR_fu_1351_p2">+, 0, 0, 39, 32, 32</column>
<column name="csIxiyR_fu_1321_p2">+, 0, 0, 39, 32, 32</column>
<column name="csIyiyR_fu_1331_p2">+, 0, 0, 39, 32, 32</column>
<column name="indvar_flatten_next_fu_955_p2">+, 0, 0, 40, 33, 1</column>
<column name="nIdx_fu_1117_p2">+, 0, 0, 39, 1, 32</column>
<column name="row_fu_969_p2">+, 0, 0, 23, 16, 1</column>
<column name="tmp_79_i_fu_927_p2">+, 0, 0, 24, 17, 3</column>
<column name="val_assign_4_fu_1389_p2">+, 0, 0, 64, 32, 32</column>
<column name="val_assign_5_fu_1411_p2">+, 0, 0, 64, 32, 32</column>
<column name="val_assign_6_fu_1433_p2">+, 0, 0, 64, 32, 32</column>
<column name="val_assign_7_fu_1455_p2">+, 0, 0, 64, 32, 32</column>
<column name="val_assign_fu_1367_p2">+, 0, 0, 64, 32, 32</column>
<column name="zIdx_fu_1098_p2">+, 0, 0, 39, 1, 32</column>
<column name="tmp_119_i_fu_1362_p2">-, 0, 0, 64, 32, 32</column>
<column name="tmp_120_i_fu_1383_p2">-, 0, 0, 64, 32, 32</column>
<column name="tmp_121_i_fu_1405_p2">-, 0, 0, 64, 32, 32</column>
<column name="tmp_122_i_fu_1427_p2">-, 0, 0, 64, 32, 32</column>
<column name="tmp_123_i_fu_1449_p2">-, 0, 0, 64, 32, 32</column>
<column name="ap_enable_state4_pp0_iter0_stage1">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state5_pp0_iter0_stage2">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_state6_pp0_iter1_stage0">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op122_read_state4">and, 0, 0, 2, 1, 1</column>
<column name="tmp1_fu_1254_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp2_fu_1260_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_130_i_fu_1266_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_132_i_fu_1277_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_91_i_fu_1023_p2">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_flatten_fu_950_p2">icmp, 0, 0, 21, 34, 34</column>
<column name="tmp_124_i_fu_1104_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="tmp_125_i_fu_1123_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="tmp_126_i_fu_1244_p2">icmp, 0, 0, 13, 16, 3</column>
<column name="tmp_131_i_fu_1272_p2">icmp, 0, 0, 13, 16, 3</column>
<column name="tmp_82_i_fu_980_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="tmp_82_i_mid1_fu_975_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="tmp_84_i_fu_1151_p2">icmp, 0, 0, 13, 16, 3</column>
<column name="tmp_84_i_mid1_fu_1146_p2">icmp, 0, 0, 13, 16, 3</column>
<column name="tmp_86_i_fu_1186_p2">icmp, 0, 0, 13, 16, 3</column>
<column name="tmp_86_i_mid1_fu_1181_p2">icmp, 0, 0, 13, 16, 3</column>
<column name="tmp_88_i_fu_945_p2">icmp, 0, 0, 20, 17, 17</column>
<column name="tmp_89_i_fu_1003_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="ult1_fu_993_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="ult2_fu_998_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="ult_fu_1029_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="ap_block_pp0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage1_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_pp0_stage1_iter1">or, 0, 0, 2, 1, 1</column>
<column name="A11_img_V_din">select, 0, 0, 36, 1, 1</column>
<column name="A12_img_V_din">select, 0, 0, 36, 1, 1</column>
<column name="A22_img_V_din">select, 0, 0, 36, 1, 1</column>
<column name="B1_img_V_din">select, 0, 0, 36, 1, 1</column>
<column name="B2_img_V_din">select, 0, 0, 36, 1, 1</column>
<column name="col_i_mid2_fu_961_p3">select, 0, 0, 16, 1, 16</column>
<column name="csDixL1_i_fu_1306_p3">select, 0, 0, 32, 1, 1</column>
<column name="csDiyL1_i_fu_1312_p3">select, 0, 0, 32, 1, 1</column>
<column name="csIxixL1_i_fu_1288_p3">select, 0, 0, 32, 1, 1</column>
<column name="csIxiyL1_i_fu_1294_p3">select, 0, 0, 32, 1, 1</column>
<column name="csIyiyL1_i_fu_1300_p3">select, 0, 0, 32, 1, 1</column>
<column name="nIdx_1_fu_1128_p3">select, 0, 0, 32, 1, 1</column>
<column name="p_i_fu_1109_p3">select, 0, 0, 32, 1, 1</column>
<column name="row_i_mid2_fu_1199_p3">select, 0, 0, 16, 1, 16</column>
<column name="tmp_82_i_mid2_fu_985_p3">select, 0, 0, 2, 1, 1</column>
<column name="tmp_84_i_mid2_fu_1157_p3">select, 0, 0, 2, 1, 1</column>
<column name="tmp_85_i_mid2_fu_1174_p3">select, 0, 0, 2, 1, 1</column>
<column name="tmp_86_i_mid2_fu_1192_p3">select, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="rev1_fu_1164_p2">xor, 0, 0, 2, 1, 2</column>
<column name="rev2_fu_1169_p2">xor, 0, 0, 2, 1, 2</column>
<column name="rev_fu_1249_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="A11_img_V_blk_n">9, 2, 1, 2</column>
<column name="A12_img_V_blk_n">9, 2, 1, 2</column>
<column name="A22_img_V_blk_n">9, 2, 1, 2</column>
<column name="B1_img_V_blk_n">9, 2, 1, 2</column>
<column name="B2_img_V_blk_n">9, 2, 1, 2</column>
<column name="It_img_V_blk_n">9, 2, 1, 2</column>
<column name="Ix_img_V_blk_n">9, 2, 1, 2</column>
<column name="Iy_img_V_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">38, 7, 1, 7</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_col_i_phi_fu_851_p4">9, 2, 16, 32</column>
<column name="ap_phi_mux_indvar_flatten_phi_fu_768_p4">9, 2, 33, 66</column>
<column name="ap_phi_mux_row_i_phi_fu_779_p4">9, 2, 16, 32</column>
<column name="ap_phi_reg_pp0_iter1_p_01040_2_i_reg_898">15, 3, 34, 102</column>
<column name="ap_phi_reg_pp0_iter1_p_01048_2_i_reg_888">15, 3, 34, 102</column>
<column name="ap_phi_reg_pp0_iter1_p_01056_2_i_reg_878">15, 3, 34, 102</column>
<column name="ap_phi_reg_pp0_iter1_p_01064_2_i_reg_868">15, 3, 34, 102</column>
<column name="ap_phi_reg_pp0_iter1_p_01072_2_i_reg_858">15, 3, 34, 102</column>
<column name="col_i_reg_847">9, 2, 16, 32</column>
<column name="height_blk_n">9, 2, 1, 2</column>
<column name="height_out_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_reg_764">9, 2, 33, 66</column>
<column name="nIdx_2_fu_300">9, 2, 32, 64</column>
<column name="packed3_lines_buffer_10_address0">15, 3, 9, 27</column>
<column name="packed3_lines_buffer_1_address0">15, 3, 9, 27</column>
<column name="packed3_lines_buffer_2_address0">15, 3, 9, 27</column>
<column name="packed3_lines_buffer_3_address0">15, 3, 9, 27</column>
<column name="packed3_lines_buffer_4_address0">15, 3, 9, 27</column>
<column name="packed3_lines_buffer_5_address0">15, 3, 9, 27</column>
<column name="packed3_lines_buffer_6_address0">15, 3, 9, 27</column>
<column name="packed3_lines_buffer_7_address0">15, 3, 9, 27</column>
<column name="packed3_lines_buffer_8_address0">15, 3, 9, 27</column>
<column name="packed3_lines_buffer_9_address0">15, 3, 9, 27</column>
<column name="packed3_lines_buffer_address0">15, 3, 9, 27</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="row_i_reg_775">9, 2, 16, 32</column>
<column name="width_blk_n">9, 2, 1, 2</column>
<column name="width_out_blk_n">9, 2, 1, 2</column>
<column name="zIdx_1_i_fu_304">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_p_01040_2_i_reg_898">34, 0, 34, 0</column>
<column name="ap_phi_reg_pp0_iter1_p_01048_2_i_reg_888">34, 0, 34, 0</column>
<column name="ap_phi_reg_pp0_iter1_p_01056_2_i_reg_878">34, 0, 34, 0</column>
<column name="ap_phi_reg_pp0_iter1_p_01064_2_i_reg_868">34, 0, 34, 0</column>
<column name="ap_phi_reg_pp0_iter1_p_01072_2_i_reg_858">34, 0, 34, 0</column>
<column name="bot_Itx_V_reg_1816">26, 0, 26, 0</column>
<column name="bot_Ity_V_reg_1821">26, 0, 26, 0</column>
<column name="bot_Ixy_V_reg_1811">26, 0, 26, 0</column>
<column name="bot_Iyy_V_reg_1806">26, 0, 26, 0</column>
<column name="bound_reg_1651">34, 0, 34, 0</column>
<column name="cbDix_addr_reg_1853">9, 0, 9, 0</column>
<column name="cbDix_load_reg_1920">32, 0, 32, 0</column>
<column name="cbDiy_addr_reg_1859">9, 0, 9, 0</column>
<column name="cbDiy_load_reg_1930">32, 0, 32, 0</column>
<column name="cbIxix_addr_reg_1835">9, 0, 9, 0</column>
<column name="cbIxiy_addr_reg_1841">9, 0, 9, 0</column>
<column name="cbIxiy_load_reg_1900">32, 0, 32, 0</column>
<column name="cbIyiy_addr_reg_1847">9, 0, 9, 0</column>
<column name="cbIyiy_load_reg_1910">32, 0, 32, 0</column>
<column name="col_i_mid2_reg_1673">16, 0, 16, 0</column>
<column name="col_i_reg_847">16, 0, 16, 0</column>
<column name="col_reg_1953">16, 0, 16, 0</column>
<column name="csDixL_reg_1885">32, 0, 32, 0</column>
<column name="csDiyL_reg_1890">32, 0, 32, 0</column>
<column name="csIxixL_reg_1870">32, 0, 32, 0</column>
<column name="csIxiyL_reg_1875">32, 0, 32, 0</column>
<column name="csIyiyL_reg_1880">32, 0, 32, 0</column>
<column name="exitcond_flatten_reg_1664">1, 0, 1, 0</column>
<column name="exitcond_flatten_reg_1664_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="height_read_reg_1623">16, 0, 16, 0</column>
<column name="indvar_flatten_next_reg_1668">33, 0, 33, 0</column>
<column name="indvar_flatten_reg_764">33, 0, 33, 0</column>
<column name="nIdx_2_fu_300">32, 0, 32, 0</column>
<column name="p_01040_1_i_reg_835">34, 0, 34, 0</column>
<column name="p_01048_1_i_reg_823">34, 0, 34, 0</column>
<column name="p_01056_1_i_reg_811">34, 0, 34, 0</column>
<column name="p_01064_1_i_reg_799">34, 0, 34, 0</column>
<column name="p_01072_1_i_reg_787">34, 0, 34, 0</column>
<column name="p_Val2_s_fu_308">39, 0, 39, 0</column>
<column name="packed3_lines_buffer_11_reg_1702">9, 0, 9, 0</column>
<column name="packed3_lines_buffer_12_reg_1707">9, 0, 9, 0</column>
<column name="packed3_lines_buffer_14_reg_1712">9, 0, 9, 0</column>
<column name="packed3_lines_buffer_16_reg_1717">9, 0, 9, 0</column>
<column name="packed3_lines_buffer_18_reg_1722">9, 0, 9, 0</column>
<column name="packed3_lines_buffer_20_reg_1727">9, 0, 9, 0</column>
<column name="packed3_lines_buffer_22_reg_1732">9, 0, 9, 0</column>
<column name="packed3_lines_buffer_24_reg_1737">9, 0, 9, 0</column>
<column name="packed3_lines_buffer_26_reg_1742">9, 0, 9, 0</column>
<column name="packed3_lines_buffer_28_reg_1747">9, 0, 9, 0</column>
<column name="row_i_mid2_reg_1865">16, 0, 16, 0</column>
<column name="row_i_reg_775">16, 0, 16, 0</column>
<column name="row_reg_1681">16, 0, 16, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="sum_Itx">32, 0, 32, 0</column>
<column name="sum_Ity">32, 0, 32, 0</column>
<column name="sum_Ixx">32, 0, 32, 0</column>
<column name="sum_Ixy">32, 0, 32, 0</column>
<column name="sum_Iyy">32, 0, 32, 0</column>
<column name="tmp_100_i_reg_1800">26, 0, 26, 0</column>
<column name="tmp_103_i_reg_1826">64, 0, 64, 0</column>
<column name="tmp_106_i_reg_1895">32, 0, 32, 0</column>
<column name="tmp_109_i_reg_1905">26, 0, 26, 0</column>
<column name="tmp_112_i_reg_1915">26, 0, 26, 0</column>
<column name="tmp_115_i_reg_1925">26, 0, 26, 0</column>
<column name="tmp_118_i_reg_1935">26, 0, 26, 0</column>
<column name="tmp_130_i_reg_1940">1, 0, 1, 0</column>
<column name="tmp_132_i_reg_1949">1, 0, 1, 0</column>
<column name="tmp_78_i_reg_1640">16, 0, 32, 16</column>
<column name="tmp_79_i_reg_1646">17, 0, 17, 0</column>
<column name="tmp_88_i_reg_1656">1, 0, 1, 0</column>
<column name="tmp_89_i_reg_1698">1, 0, 1, 0</column>
<column name="tmp_91_i_reg_1757">1, 0, 1, 0</column>
<column name="tmp_reg_1766">1, 0, 1, 0</column>
<column name="ult1_reg_1688">1, 0, 1, 0</column>
<column name="ult2_reg_1693">1, 0, 1, 0</column>
<column name="ult_reg_1761">1, 0, 1, 0</column>
<column name="width_read_reg_1632">16, 0, 16, 0</column>
<column name="zIdx_1_i_fu_304">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, hls_ComputeIntegrals, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, hls_ComputeIntegrals, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, hls_ComputeIntegrals, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, hls_ComputeIntegrals, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, hls_ComputeIntegrals, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, hls_ComputeIntegrals, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, hls_ComputeIntegrals, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, hls_ComputeIntegrals, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, hls_ComputeIntegrals, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, hls_ComputeIntegrals, return value</column>
<column name="Ix_img_V_dout">in, 13, ap_fifo, Ix_img_V, pointer</column>
<column name="Ix_img_V_empty_n">in, 1, ap_fifo, Ix_img_V, pointer</column>
<column name="Ix_img_V_read">out, 1, ap_fifo, Ix_img_V, pointer</column>
<column name="Iy_img_V_dout">in, 13, ap_fifo, Iy_img_V, pointer</column>
<column name="Iy_img_V_empty_n">in, 1, ap_fifo, Iy_img_V, pointer</column>
<column name="Iy_img_V_read">out, 1, ap_fifo, Iy_img_V, pointer</column>
<column name="It_img_V_dout">in, 13, ap_fifo, It_img_V, pointer</column>
<column name="It_img_V_empty_n">in, 1, ap_fifo, It_img_V, pointer</column>
<column name="It_img_V_read">out, 1, ap_fifo, It_img_V, pointer</column>
<column name="A11_img_V_din">out, 34, ap_fifo, A11_img_V, pointer</column>
<column name="A11_img_V_full_n">in, 1, ap_fifo, A11_img_V, pointer</column>
<column name="A11_img_V_write">out, 1, ap_fifo, A11_img_V, pointer</column>
<column name="A12_img_V_din">out, 34, ap_fifo, A12_img_V, pointer</column>
<column name="A12_img_V_full_n">in, 1, ap_fifo, A12_img_V, pointer</column>
<column name="A12_img_V_write">out, 1, ap_fifo, A12_img_V, pointer</column>
<column name="A22_img_V_din">out, 34, ap_fifo, A22_img_V, pointer</column>
<column name="A22_img_V_full_n">in, 1, ap_fifo, A22_img_V, pointer</column>
<column name="A22_img_V_write">out, 1, ap_fifo, A22_img_V, pointer</column>
<column name="B1_img_V_din">out, 34, ap_fifo, B1_img_V, pointer</column>
<column name="B1_img_V_full_n">in, 1, ap_fifo, B1_img_V, pointer</column>
<column name="B1_img_V_write">out, 1, ap_fifo, B1_img_V, pointer</column>
<column name="B2_img_V_din">out, 34, ap_fifo, B2_img_V, pointer</column>
<column name="B2_img_V_full_n">in, 1, ap_fifo, B2_img_V, pointer</column>
<column name="B2_img_V_write">out, 1, ap_fifo, B2_img_V, pointer</column>
<column name="height_dout">in, 16, ap_fifo, height, pointer</column>
<column name="height_empty_n">in, 1, ap_fifo, height, pointer</column>
<column name="height_read">out, 1, ap_fifo, height, pointer</column>
<column name="width_dout">in, 16, ap_fifo, width, pointer</column>
<column name="width_empty_n">in, 1, ap_fifo, width, pointer</column>
<column name="width_read">out, 1, ap_fifo, width, pointer</column>
<column name="height_out_din">out, 16, ap_fifo, height_out, pointer</column>
<column name="height_out_full_n">in, 1, ap_fifo, height_out, pointer</column>
<column name="height_out_write">out, 1, ap_fifo, height_out, pointer</column>
<column name="width_out_din">out, 16, ap_fifo, width_out, pointer</column>
<column name="width_out_full_n">in, 1, ap_fifo, width_out, pointer</column>
<column name="width_out_write">out, 1, ap_fifo, width_out, pointer</column>
</table>
</item>
</section>
</profile>
