DECL|CY_CSD_ADC_KEY|enumerator|CY_CSD_ADC_KEY = 3U,
DECL|CY_CSD_BAD_PARAM|enumerator|CY_CSD_BAD_PARAM = CY_CSD_ID | CY_PDL_STATUS_ERROR | 0x01U,
DECL|CY_CSD_BUSY|enumerator|CY_CSD_BUSY = CY_CSD_ID | CY_PDL_STATUS_ERROR | 0x02U,
DECL|CY_CSD_CAPSENSE_KEY|enumerator|CY_CSD_CAPSENSE_KEY = 2U,
DECL|CY_CSD_CMP_KEY|enumerator|CY_CSD_CMP_KEY = 5U
DECL|CY_CSD_CONTEXT_INIT_VALUE|macro|CY_CSD_CONTEXT_INIT_VALUE
DECL|CY_CSD_DRV_VERSION_MAJOR|macro|CY_CSD_DRV_VERSION_MAJOR
DECL|CY_CSD_DRV_VERSION_MINOR|macro|CY_CSD_DRV_VERSION_MINOR
DECL|CY_CSD_H|macro|CY_CSD_H
DECL|CY_CSD_IDAC_KEY|enumerator|CY_CSD_IDAC_KEY = 4U,
DECL|CY_CSD_ID|macro|CY_CSD_ID
DECL|CY_CSD_LOCKED|enumerator|CY_CSD_LOCKED = CY_CSD_ID | CY_PDL_STATUS_ERROR | 0x03U
DECL|CY_CSD_NONE_KEY|enumerator|CY_CSD_NONE_KEY = 0U,
DECL|CY_CSD_REG_OFFSET_ADC_CTL|macro|CY_CSD_REG_OFFSET_ADC_CTL
DECL|CY_CSD_REG_OFFSET_ADC_RES|macro|CY_CSD_REG_OFFSET_ADC_RES
DECL|CY_CSD_REG_OFFSET_AMBUF|macro|CY_CSD_REG_OFFSET_AMBUF
DECL|CY_CSD_REG_OFFSET_CONFIG|macro|CY_CSD_REG_OFFSET_CONFIG
DECL|CY_CSD_REG_OFFSET_CSDCMP|macro|CY_CSD_REG_OFFSET_CSDCMP
DECL|CY_CSD_REG_OFFSET_HSCMP|macro|CY_CSD_REG_OFFSET_HSCMP
DECL|CY_CSD_REG_OFFSET_IDACA|macro|CY_CSD_REG_OFFSET_IDACA
DECL|CY_CSD_REG_OFFSET_IDACB|macro|CY_CSD_REG_OFFSET_IDACB
DECL|CY_CSD_REG_OFFSET_INTR_MASKED|macro|CY_CSD_REG_OFFSET_INTR_MASKED
DECL|CY_CSD_REG_OFFSET_INTR_MASK|macro|CY_CSD_REG_OFFSET_INTR_MASK
DECL|CY_CSD_REG_OFFSET_INTR_SET|macro|CY_CSD_REG_OFFSET_INTR_SET
DECL|CY_CSD_REG_OFFSET_INTR|macro|CY_CSD_REG_OFFSET_INTR
DECL|CY_CSD_REG_OFFSET_IO_SEL|macro|CY_CSD_REG_OFFSET_IO_SEL
DECL|CY_CSD_REG_OFFSET_REFGEN|macro|CY_CSD_REG_OFFSET_REFGEN
DECL|CY_CSD_REG_OFFSET_RESULT_VAL1|macro|CY_CSD_REG_OFFSET_RESULT_VAL1
DECL|CY_CSD_REG_OFFSET_RESULT_VAL2|macro|CY_CSD_REG_OFFSET_RESULT_VAL2
DECL|CY_CSD_REG_OFFSET_SENSE_DUTY|macro|CY_CSD_REG_OFFSET_SENSE_DUTY
DECL|CY_CSD_REG_OFFSET_SENSE_PERIOD|macro|CY_CSD_REG_OFFSET_SENSE_PERIOD
DECL|CY_CSD_REG_OFFSET_SEQ_INIT_CNT|macro|CY_CSD_REG_OFFSET_SEQ_INIT_CNT
DECL|CY_CSD_REG_OFFSET_SEQ_NORM_CNT|macro|CY_CSD_REG_OFFSET_SEQ_NORM_CNT
DECL|CY_CSD_REG_OFFSET_SEQ_START|macro|CY_CSD_REG_OFFSET_SEQ_START
DECL|CY_CSD_REG_OFFSET_SEQ_TIME|macro|CY_CSD_REG_OFFSET_SEQ_TIME
DECL|CY_CSD_REG_OFFSET_SPARE|macro|CY_CSD_REG_OFFSET_SPARE
DECL|CY_CSD_REG_OFFSET_STATUS|macro|CY_CSD_REG_OFFSET_STATUS
DECL|CY_CSD_REG_OFFSET_STAT_CNTS|macro|CY_CSD_REG_OFFSET_STAT_CNTS
DECL|CY_CSD_REG_OFFSET_STAT_HCNT|macro|CY_CSD_REG_OFFSET_STAT_HCNT
DECL|CY_CSD_REG_OFFSET_STAT_SEQ|macro|CY_CSD_REG_OFFSET_STAT_SEQ
DECL|CY_CSD_REG_OFFSET_SW_AMUXBUF_SEL|macro|CY_CSD_REG_OFFSET_SW_AMUXBUF_SEL
DECL|CY_CSD_REG_OFFSET_SW_BYP_SEL|macro|CY_CSD_REG_OFFSET_SW_BYP_SEL
DECL|CY_CSD_REG_OFFSET_SW_CMP_N_SEL|macro|CY_CSD_REG_OFFSET_SW_CMP_N_SEL
DECL|CY_CSD_REG_OFFSET_SW_CMP_P_SEL|macro|CY_CSD_REG_OFFSET_SW_CMP_P_SEL
DECL|CY_CSD_REG_OFFSET_SW_DSI_SEL|macro|CY_CSD_REG_OFFSET_SW_DSI_SEL
DECL|CY_CSD_REG_OFFSET_SW_FW_MOD_SEL|macro|CY_CSD_REG_OFFSET_SW_FW_MOD_SEL
DECL|CY_CSD_REG_OFFSET_SW_FW_TANK_SEL|macro|CY_CSD_REG_OFFSET_SW_FW_TANK_SEL
DECL|CY_CSD_REG_OFFSET_SW_HS_N_SEL|macro|CY_CSD_REG_OFFSET_SW_HS_N_SEL
DECL|CY_CSD_REG_OFFSET_SW_HS_P_SEL|macro|CY_CSD_REG_OFFSET_SW_HS_P_SEL
DECL|CY_CSD_REG_OFFSET_SW_REFGEN_SEL|macro|CY_CSD_REG_OFFSET_SW_REFGEN_SEL
DECL|CY_CSD_REG_OFFSET_SW_RES|macro|CY_CSD_REG_OFFSET_SW_RES
DECL|CY_CSD_REG_OFFSET_SW_SHIELD_SEL|macro|CY_CSD_REG_OFFSET_SW_SHIELD_SEL
DECL|CY_CSD_SUCCESS|enumerator|CY_CSD_SUCCESS = 0x00U,
DECL|CY_CSD_USER_DEFINED_KEY|enumerator|CY_CSD_USER_DEFINED_KEY = 1U,
DECL|Cy_CSD_ClrBits|function|__STATIC_INLINE void Cy_CSD_ClrBits(CSD_Type * base, uint32_t offset, uint32_t mask)
DECL|Cy_CSD_GetConversionStatus|function|__STATIC_INLINE cy_en_csd_status_t Cy_CSD_GetConversionStatus(CSD_Type * base, cy_stc_csd_context_t * context)
DECL|Cy_CSD_GetLockStatus|function|__STATIC_INLINE cy_en_csd_key_t Cy_CSD_GetLockStatus(CSD_Type * base, cy_stc_csd_context_t * context)
DECL|Cy_CSD_ReadReg|function|__STATIC_INLINE uint32_t Cy_CSD_ReadReg(CSD_Type * base, uint32_t offset)
DECL|Cy_CSD_SetBits|function|__STATIC_INLINE void Cy_CSD_SetBits(CSD_Type * base, uint32_t offset, uint32_t mask)
DECL|Cy_CSD_WriteBits|function|__STATIC_INLINE void Cy_CSD_WriteBits(CSD_Type * base, uint32_t offset, uint32_t mask, uint32_t value)
DECL|Cy_CSD_WriteReg|function|__STATIC_INLINE void Cy_CSD_WriteReg(CSD_Type * base, uint32_t offset, uint32_t value)
DECL|adcCtl|member|uint32_t adcCtl; /**< Stores the CSD.ADC_CTL register value */
DECL|adcRes|member|uint32_t adcRes; /**< Stores the CSD.ADC_RES register value */
DECL|ambuf|member|uint32_t ambuf; /**< Stores the CSD.AMBUF register value */
DECL|config|member|uint32_t config; /**< Stores the CSD.CONFIG register value */
DECL|csdCmp|member|uint32_t csdCmp; /**< Stores the CSD.CSDCMP register value */
DECL|cy_en_csd_key_t|typedef|}cy_en_csd_key_t;
DECL|cy_en_csd_status_t|typedef|} cy_en_csd_status_t;
DECL|cy_stc_csd_config_t|typedef|} cy_stc_csd_config_t;
DECL|cy_stc_csd_context_t|typedef|} cy_stc_csd_context_t;
DECL|hscmp|member|uint32_t hscmp; /**< Stores the CSD.HSCMP register value */
DECL|idacA|member|uint32_t idacA; /**< Stores the CSD.IDACA register value */
DECL|idacB|member|uint32_t idacB; /**< Stores the CSD.IDACB register value */
DECL|intrMasked|member|uint32_t intrMasked; /**< Stores the CSD.INTR_MASKED register value */
DECL|intrMask|member|uint32_t intrMask; /**< Stores the CSD.INTR_MASK register value */
DECL|intrSet|member|uint32_t intrSet; /**< Stores the CSD.INTR_SET register value */
DECL|intr|member|uint32_t intr; /**< Stores the CSD.INTR register value */
DECL|ioSel|member|uint32_t ioSel; /**< Stores the CSD.IO_SEL register value */
DECL|lockKey|member|cy_en_csd_key_t lockKey;
DECL|refgen|member|uint32_t refgen; /**< Stores the CSD.REFGEN register value */
DECL|resultVal1|member|uint32_t resultVal1; /**< Stores the CSD.RESULT_VAL1 register value */
DECL|resultVal2|member|uint32_t resultVal2; /**< Stores the CSD.RESULT_VAL2 register value */
DECL|senseDuty|member|uint32_t senseDuty; /**< Stores the CSD.SENSE_DUTY register value */
DECL|sensePeriod|member|uint32_t sensePeriod; /**< Stores the CSD.SENSE_PERIOD register value */
DECL|seqInitCnt|member|uint32_t seqInitCnt; /**< Stores the CSD.SEQ_INIT_CNT register value */
DECL|seqNormCnt|member|uint32_t seqNormCnt; /**< Stores the CSD.SEQ_NORM_CNT register value */
DECL|seqStart|member|uint32_t seqStart; /**< Stores the CSD.SEQ_START register value */
DECL|seqTime|member|uint32_t seqTime; /**< Stores the CSD.SEQ_TIME register value */
DECL|spare|member|uint32_t spare; /**< Stores the CSD.SPARE register value */
DECL|statCnts|member|uint32_t statCnts; /**< Stores the CSD.STAT_CNTS register value */
DECL|statHcnt|member|uint32_t statHcnt; /**< Stores the CSD.STAT_HCNT register value */
DECL|statSeq|member|uint32_t statSeq; /**< Stores the CSD.STAT_SEQ register value */
DECL|status|member|uint32_t status; /**< Stores the CSD.STATUS register value */
DECL|swAmuxbufSel|member|uint32_t swAmuxbufSel; /**< Stores the CSD.SW_AMUXBUF_SEL register value */
DECL|swBypSel|member|uint32_t swBypSel; /**< Stores the CSD.SW_BYP_SEL register value */
DECL|swCmpNegSel|member|uint32_t swCmpNegSel; /**< Stores the CSD.SW_CMP_N_SEL register value */
DECL|swCmpPosSel|member|uint32_t swCmpPosSel; /**< Stores the CSD.SW_CMP_P_SEL register value */
DECL|swDsiSel|member|uint32_t swDsiSel; /**< Stores the CSD.SW_DSI_SEL register value */
DECL|swFwModSel|member|uint32_t swFwModSel; /**< Stores the CSD.SW_FW_MOD_SEL register value */
DECL|swFwTankSel|member|uint32_t swFwTankSel; /**< Stores the CSD.SW_FW_TANK_SEL register value */
DECL|swHsNegSel|member|uint32_t swHsNegSel; /**< Stores the CSD.SW_HS_N_SEL register value */
DECL|swHsPosSel|member|uint32_t swHsPosSel; /**< Stores the CSD.SW_HS_P_SEL register value */
DECL|swRefgenSel|member|uint32_t swRefgenSel; /**< Stores the CSD.SW_REFGEN_SEL register value */
DECL|swRes|member|uint32_t swRes; /**< Stores the CSD.SW_RES register value */
DECL|swShieldSel|member|uint32_t swShieldSel; /**< Stores the CSD.SW_SHIELD_SEL register value */
