
Temperature_PID_Contoller.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000027da  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000164  00800060  000027da  0000286e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000003  008001c4  008001c4  000029d2  2**0
                  ALLOC
  3 .stab         000028ec  00000000  00000000  000029d4  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000123c  00000000  00000000  000052c0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000180  00000000  00000000  000064fc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001d1  00000000  00000000  0000667c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002010  00000000  00000000  0000684d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001161  00000000  00000000  0000885d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001003  00000000  00000000  000099be  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001a0  00000000  00000000  0000a9c4  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002be  00000000  00000000  0000ab64  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000090e  00000000  00000000  0000ae22  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000b730  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 ca 11 	jmp	0x2394	; 0x2394 <__vector_3>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ea ed       	ldi	r30, 0xDA	; 218
      68:	f7 e2       	ldi	r31, 0x27	; 39
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a4 3c       	cpi	r26, 0xC4	; 196
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	a4 ec       	ldi	r26, 0xC4	; 196
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a7 3c       	cpi	r26, 0xC7	; 199
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 ac 11 	call	0x2358	; 0x2358 <main>
      8a:	0c 94 eb 13 	jmp	0x27d6	; 0x27d6 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 07 04 	call	0x80e	; 0x80e <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 07 04 	call	0x80e	; 0x80e <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 83 13 	jmp	0x2706	; 0x2706 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 9f 13 	jmp	0x273e	; 0x273e <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 8f 13 	jmp	0x271e	; 0x271e <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 aa 04 	call	0x954	; 0x954 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 ab 13 	jmp	0x2756	; 0x2756 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 8f 13 	jmp	0x271e	; 0x271e <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 aa 04 	call	0x954	; 0x954 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 ab 13 	jmp	0x2756	; 0x2756 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 83 13 	jmp	0x2706	; 0x2706 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__stack+0x3f>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__stack+0x55>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__stack+0x2d>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__stack+0x3f>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__stack+0x35>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__stack+0x3b>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__stack+0x55>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__stack+0x1c7>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__stack+0x51>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__stack+0x1c7>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__stack+0x67>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__stack+0x1c7>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__stack+0xd3>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__stack+0xc7>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__stack+0xef>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__stack+0x109>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__stack+0x8f>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__stack+0x14d>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__stack+0x141>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__stack+0x11f>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__stack+0x16b>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__stack+0x153>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__stack+0x1ad>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__stack+0x1ad>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__stack+0x1ad>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__stack+0x1b7>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 aa 04 	call	0x954	; 0x954 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 9f 13 	jmp	0x273e	; 0x273e <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 8f 13 	jmp	0x271e	; 0x271e <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 f7 05 	call	0xbee	; 0xbee <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 ab 13 	jmp	0x2756	; 0x2756 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 8f 13 	jmp	0x271e	; 0x271e <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 f7 05 	call	0xbee	; 0xbee <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 ab 13 	jmp	0x2756	; 0x2756 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 8f 13 	jmp	0x271e	; 0x271e <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 f7 05 	call	0xbee	; 0xbee <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 ab 13 	jmp	0x2756	; 0x2756 <__epilogue_restores__+0x18>

00000752 <__floatsisf>:
     752:	a8 e0       	ldi	r26, 0x08	; 8
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 8c 13 	jmp	0x2718	; 0x2718 <__prologue_saves__+0x12>
     75e:	9b 01       	movw	r18, r22
     760:	ac 01       	movw	r20, r24
     762:	83 e0       	ldi	r24, 0x03	; 3
     764:	89 83       	std	Y+1, r24	; 0x01
     766:	da 01       	movw	r26, r20
     768:	c9 01       	movw	r24, r18
     76a:	88 27       	eor	r24, r24
     76c:	b7 fd       	sbrc	r27, 7
     76e:	83 95       	inc	r24
     770:	99 27       	eor	r25, r25
     772:	aa 27       	eor	r26, r26
     774:	bb 27       	eor	r27, r27
     776:	b8 2e       	mov	r11, r24
     778:	21 15       	cp	r18, r1
     77a:	31 05       	cpc	r19, r1
     77c:	41 05       	cpc	r20, r1
     77e:	51 05       	cpc	r21, r1
     780:	19 f4       	brne	.+6      	; 0x788 <__floatsisf+0x36>
     782:	82 e0       	ldi	r24, 0x02	; 2
     784:	89 83       	std	Y+1, r24	; 0x01
     786:	3a c0       	rjmp	.+116    	; 0x7fc <__floatsisf+0xaa>
     788:	88 23       	and	r24, r24
     78a:	a9 f0       	breq	.+42     	; 0x7b6 <__floatsisf+0x64>
     78c:	20 30       	cpi	r18, 0x00	; 0
     78e:	80 e0       	ldi	r24, 0x00	; 0
     790:	38 07       	cpc	r19, r24
     792:	80 e0       	ldi	r24, 0x00	; 0
     794:	48 07       	cpc	r20, r24
     796:	80 e8       	ldi	r24, 0x80	; 128
     798:	58 07       	cpc	r21, r24
     79a:	29 f4       	brne	.+10     	; 0x7a6 <__floatsisf+0x54>
     79c:	60 e0       	ldi	r22, 0x00	; 0
     79e:	70 e0       	ldi	r23, 0x00	; 0
     7a0:	80 e0       	ldi	r24, 0x00	; 0
     7a2:	9f ec       	ldi	r25, 0xCF	; 207
     7a4:	30 c0       	rjmp	.+96     	; 0x806 <__floatsisf+0xb4>
     7a6:	ee 24       	eor	r14, r14
     7a8:	ff 24       	eor	r15, r15
     7aa:	87 01       	movw	r16, r14
     7ac:	e2 1a       	sub	r14, r18
     7ae:	f3 0a       	sbc	r15, r19
     7b0:	04 0b       	sbc	r16, r20
     7b2:	15 0b       	sbc	r17, r21
     7b4:	02 c0       	rjmp	.+4      	; 0x7ba <__floatsisf+0x68>
     7b6:	79 01       	movw	r14, r18
     7b8:	8a 01       	movw	r16, r20
     7ba:	8e e1       	ldi	r24, 0x1E	; 30
     7bc:	c8 2e       	mov	r12, r24
     7be:	d1 2c       	mov	r13, r1
     7c0:	dc 82       	std	Y+4, r13	; 0x04
     7c2:	cb 82       	std	Y+3, r12	; 0x03
     7c4:	ed 82       	std	Y+5, r14	; 0x05
     7c6:	fe 82       	std	Y+6, r15	; 0x06
     7c8:	0f 83       	std	Y+7, r16	; 0x07
     7ca:	18 87       	std	Y+8, r17	; 0x08
     7cc:	c8 01       	movw	r24, r16
     7ce:	b7 01       	movw	r22, r14
     7d0:	0e 94 5b 04 	call	0x8b6	; 0x8b6 <__clzsi2>
     7d4:	01 97       	sbiw	r24, 0x01	; 1
     7d6:	18 16       	cp	r1, r24
     7d8:	19 06       	cpc	r1, r25
     7da:	84 f4       	brge	.+32     	; 0x7fc <__floatsisf+0xaa>
     7dc:	08 2e       	mov	r0, r24
     7de:	04 c0       	rjmp	.+8      	; 0x7e8 <__floatsisf+0x96>
     7e0:	ee 0c       	add	r14, r14
     7e2:	ff 1c       	adc	r15, r15
     7e4:	00 1f       	adc	r16, r16
     7e6:	11 1f       	adc	r17, r17
     7e8:	0a 94       	dec	r0
     7ea:	d2 f7       	brpl	.-12     	; 0x7e0 <__floatsisf+0x8e>
     7ec:	ed 82       	std	Y+5, r14	; 0x05
     7ee:	fe 82       	std	Y+6, r15	; 0x06
     7f0:	0f 83       	std	Y+7, r16	; 0x07
     7f2:	18 87       	std	Y+8, r17	; 0x08
     7f4:	c8 1a       	sub	r12, r24
     7f6:	d9 0a       	sbc	r13, r25
     7f8:	dc 82       	std	Y+4, r13	; 0x04
     7fa:	cb 82       	std	Y+3, r12	; 0x03
     7fc:	ba 82       	std	Y+2, r11	; 0x02
     7fe:	ce 01       	movw	r24, r28
     800:	01 96       	adiw	r24, 0x01	; 1
     802:	0e 94 aa 04 	call	0x954	; 0x954 <__pack_f>
     806:	28 96       	adiw	r28, 0x08	; 8
     808:	e9 e0       	ldi	r30, 0x09	; 9
     80a:	0c 94 a8 13 	jmp	0x2750	; 0x2750 <__epilogue_restores__+0x12>

0000080e <__fixsfsi>:
     80e:	ac e0       	ldi	r26, 0x0C	; 12
     810:	b0 e0       	ldi	r27, 0x00	; 0
     812:	ed e0       	ldi	r30, 0x0D	; 13
     814:	f4 e0       	ldi	r31, 0x04	; 4
     816:	0c 94 93 13 	jmp	0x2726	; 0x2726 <__prologue_saves__+0x20>
     81a:	69 83       	std	Y+1, r22	; 0x01
     81c:	7a 83       	std	Y+2, r23	; 0x02
     81e:	8b 83       	std	Y+3, r24	; 0x03
     820:	9c 83       	std	Y+4, r25	; 0x04
     822:	ce 01       	movw	r24, r28
     824:	01 96       	adiw	r24, 0x01	; 1
     826:	be 01       	movw	r22, r28
     828:	6b 5f       	subi	r22, 0xFB	; 251
     82a:	7f 4f       	sbci	r23, 0xFF	; 255
     82c:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     830:	8d 81       	ldd	r24, Y+5	; 0x05
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	61 f1       	breq	.+88     	; 0x88e <__fixsfsi+0x80>
     836:	82 30       	cpi	r24, 0x02	; 2
     838:	50 f1       	brcs	.+84     	; 0x88e <__fixsfsi+0x80>
     83a:	84 30       	cpi	r24, 0x04	; 4
     83c:	21 f4       	brne	.+8      	; 0x846 <__fixsfsi+0x38>
     83e:	8e 81       	ldd	r24, Y+6	; 0x06
     840:	88 23       	and	r24, r24
     842:	51 f1       	breq	.+84     	; 0x898 <__fixsfsi+0x8a>
     844:	2e c0       	rjmp	.+92     	; 0x8a2 <__fixsfsi+0x94>
     846:	2f 81       	ldd	r18, Y+7	; 0x07
     848:	38 85       	ldd	r19, Y+8	; 0x08
     84a:	37 fd       	sbrc	r19, 7
     84c:	20 c0       	rjmp	.+64     	; 0x88e <__fixsfsi+0x80>
     84e:	6e 81       	ldd	r22, Y+6	; 0x06
     850:	2f 31       	cpi	r18, 0x1F	; 31
     852:	31 05       	cpc	r19, r1
     854:	1c f0       	brlt	.+6      	; 0x85c <__fixsfsi+0x4e>
     856:	66 23       	and	r22, r22
     858:	f9 f0       	breq	.+62     	; 0x898 <__fixsfsi+0x8a>
     85a:	23 c0       	rjmp	.+70     	; 0x8a2 <__fixsfsi+0x94>
     85c:	8e e1       	ldi	r24, 0x1E	; 30
     85e:	90 e0       	ldi	r25, 0x00	; 0
     860:	82 1b       	sub	r24, r18
     862:	93 0b       	sbc	r25, r19
     864:	29 85       	ldd	r18, Y+9	; 0x09
     866:	3a 85       	ldd	r19, Y+10	; 0x0a
     868:	4b 85       	ldd	r20, Y+11	; 0x0b
     86a:	5c 85       	ldd	r21, Y+12	; 0x0c
     86c:	04 c0       	rjmp	.+8      	; 0x876 <__fixsfsi+0x68>
     86e:	56 95       	lsr	r21
     870:	47 95       	ror	r20
     872:	37 95       	ror	r19
     874:	27 95       	ror	r18
     876:	8a 95       	dec	r24
     878:	d2 f7       	brpl	.-12     	; 0x86e <__fixsfsi+0x60>
     87a:	66 23       	and	r22, r22
     87c:	b1 f0       	breq	.+44     	; 0x8aa <__fixsfsi+0x9c>
     87e:	50 95       	com	r21
     880:	40 95       	com	r20
     882:	30 95       	com	r19
     884:	21 95       	neg	r18
     886:	3f 4f       	sbci	r19, 0xFF	; 255
     888:	4f 4f       	sbci	r20, 0xFF	; 255
     88a:	5f 4f       	sbci	r21, 0xFF	; 255
     88c:	0e c0       	rjmp	.+28     	; 0x8aa <__fixsfsi+0x9c>
     88e:	20 e0       	ldi	r18, 0x00	; 0
     890:	30 e0       	ldi	r19, 0x00	; 0
     892:	40 e0       	ldi	r20, 0x00	; 0
     894:	50 e0       	ldi	r21, 0x00	; 0
     896:	09 c0       	rjmp	.+18     	; 0x8aa <__fixsfsi+0x9c>
     898:	2f ef       	ldi	r18, 0xFF	; 255
     89a:	3f ef       	ldi	r19, 0xFF	; 255
     89c:	4f ef       	ldi	r20, 0xFF	; 255
     89e:	5f e7       	ldi	r21, 0x7F	; 127
     8a0:	04 c0       	rjmp	.+8      	; 0x8aa <__fixsfsi+0x9c>
     8a2:	20 e0       	ldi	r18, 0x00	; 0
     8a4:	30 e0       	ldi	r19, 0x00	; 0
     8a6:	40 e0       	ldi	r20, 0x00	; 0
     8a8:	50 e8       	ldi	r21, 0x80	; 128
     8aa:	b9 01       	movw	r22, r18
     8ac:	ca 01       	movw	r24, r20
     8ae:	2c 96       	adiw	r28, 0x0c	; 12
     8b0:	e2 e0       	ldi	r30, 0x02	; 2
     8b2:	0c 94 af 13 	jmp	0x275e	; 0x275e <__epilogue_restores__+0x20>

000008b6 <__clzsi2>:
     8b6:	ef 92       	push	r14
     8b8:	ff 92       	push	r15
     8ba:	0f 93       	push	r16
     8bc:	1f 93       	push	r17
     8be:	7b 01       	movw	r14, r22
     8c0:	8c 01       	movw	r16, r24
     8c2:	80 e0       	ldi	r24, 0x00	; 0
     8c4:	e8 16       	cp	r14, r24
     8c6:	80 e0       	ldi	r24, 0x00	; 0
     8c8:	f8 06       	cpc	r15, r24
     8ca:	81 e0       	ldi	r24, 0x01	; 1
     8cc:	08 07       	cpc	r16, r24
     8ce:	80 e0       	ldi	r24, 0x00	; 0
     8d0:	18 07       	cpc	r17, r24
     8d2:	88 f4       	brcc	.+34     	; 0x8f6 <__clzsi2+0x40>
     8d4:	8f ef       	ldi	r24, 0xFF	; 255
     8d6:	e8 16       	cp	r14, r24
     8d8:	f1 04       	cpc	r15, r1
     8da:	01 05       	cpc	r16, r1
     8dc:	11 05       	cpc	r17, r1
     8de:	31 f0       	breq	.+12     	; 0x8ec <__clzsi2+0x36>
     8e0:	28 f0       	brcs	.+10     	; 0x8ec <__clzsi2+0x36>
     8e2:	88 e0       	ldi	r24, 0x08	; 8
     8e4:	90 e0       	ldi	r25, 0x00	; 0
     8e6:	a0 e0       	ldi	r26, 0x00	; 0
     8e8:	b0 e0       	ldi	r27, 0x00	; 0
     8ea:	17 c0       	rjmp	.+46     	; 0x91a <__clzsi2+0x64>
     8ec:	80 e0       	ldi	r24, 0x00	; 0
     8ee:	90 e0       	ldi	r25, 0x00	; 0
     8f0:	a0 e0       	ldi	r26, 0x00	; 0
     8f2:	b0 e0       	ldi	r27, 0x00	; 0
     8f4:	12 c0       	rjmp	.+36     	; 0x91a <__clzsi2+0x64>
     8f6:	80 e0       	ldi	r24, 0x00	; 0
     8f8:	e8 16       	cp	r14, r24
     8fa:	80 e0       	ldi	r24, 0x00	; 0
     8fc:	f8 06       	cpc	r15, r24
     8fe:	80 e0       	ldi	r24, 0x00	; 0
     900:	08 07       	cpc	r16, r24
     902:	81 e0       	ldi	r24, 0x01	; 1
     904:	18 07       	cpc	r17, r24
     906:	28 f0       	brcs	.+10     	; 0x912 <__clzsi2+0x5c>
     908:	88 e1       	ldi	r24, 0x18	; 24
     90a:	90 e0       	ldi	r25, 0x00	; 0
     90c:	a0 e0       	ldi	r26, 0x00	; 0
     90e:	b0 e0       	ldi	r27, 0x00	; 0
     910:	04 c0       	rjmp	.+8      	; 0x91a <__clzsi2+0x64>
     912:	80 e1       	ldi	r24, 0x10	; 16
     914:	90 e0       	ldi	r25, 0x00	; 0
     916:	a0 e0       	ldi	r26, 0x00	; 0
     918:	b0 e0       	ldi	r27, 0x00	; 0
     91a:	20 e2       	ldi	r18, 0x20	; 32
     91c:	30 e0       	ldi	r19, 0x00	; 0
     91e:	40 e0       	ldi	r20, 0x00	; 0
     920:	50 e0       	ldi	r21, 0x00	; 0
     922:	28 1b       	sub	r18, r24
     924:	39 0b       	sbc	r19, r25
     926:	4a 0b       	sbc	r20, r26
     928:	5b 0b       	sbc	r21, r27
     92a:	04 c0       	rjmp	.+8      	; 0x934 <__clzsi2+0x7e>
     92c:	16 95       	lsr	r17
     92e:	07 95       	ror	r16
     930:	f7 94       	ror	r15
     932:	e7 94       	ror	r14
     934:	8a 95       	dec	r24
     936:	d2 f7       	brpl	.-12     	; 0x92c <__clzsi2+0x76>
     938:	f7 01       	movw	r30, r14
     93a:	e8 59       	subi	r30, 0x98	; 152
     93c:	ff 4f       	sbci	r31, 0xFF	; 255
     93e:	80 81       	ld	r24, Z
     940:	28 1b       	sub	r18, r24
     942:	31 09       	sbc	r19, r1
     944:	41 09       	sbc	r20, r1
     946:	51 09       	sbc	r21, r1
     948:	c9 01       	movw	r24, r18
     94a:	1f 91       	pop	r17
     94c:	0f 91       	pop	r16
     94e:	ff 90       	pop	r15
     950:	ef 90       	pop	r14
     952:	08 95       	ret

00000954 <__pack_f>:
     954:	df 92       	push	r13
     956:	ef 92       	push	r14
     958:	ff 92       	push	r15
     95a:	0f 93       	push	r16
     95c:	1f 93       	push	r17
     95e:	fc 01       	movw	r30, r24
     960:	e4 80       	ldd	r14, Z+4	; 0x04
     962:	f5 80       	ldd	r15, Z+5	; 0x05
     964:	06 81       	ldd	r16, Z+6	; 0x06
     966:	17 81       	ldd	r17, Z+7	; 0x07
     968:	d1 80       	ldd	r13, Z+1	; 0x01
     96a:	80 81       	ld	r24, Z
     96c:	82 30       	cpi	r24, 0x02	; 2
     96e:	48 f4       	brcc	.+18     	; 0x982 <__pack_f+0x2e>
     970:	80 e0       	ldi	r24, 0x00	; 0
     972:	90 e0       	ldi	r25, 0x00	; 0
     974:	a0 e1       	ldi	r26, 0x10	; 16
     976:	b0 e0       	ldi	r27, 0x00	; 0
     978:	e8 2a       	or	r14, r24
     97a:	f9 2a       	or	r15, r25
     97c:	0a 2b       	or	r16, r26
     97e:	1b 2b       	or	r17, r27
     980:	a5 c0       	rjmp	.+330    	; 0xacc <__pack_f+0x178>
     982:	84 30       	cpi	r24, 0x04	; 4
     984:	09 f4       	brne	.+2      	; 0x988 <__pack_f+0x34>
     986:	9f c0       	rjmp	.+318    	; 0xac6 <__pack_f+0x172>
     988:	82 30       	cpi	r24, 0x02	; 2
     98a:	21 f4       	brne	.+8      	; 0x994 <__pack_f+0x40>
     98c:	ee 24       	eor	r14, r14
     98e:	ff 24       	eor	r15, r15
     990:	87 01       	movw	r16, r14
     992:	05 c0       	rjmp	.+10     	; 0x99e <__pack_f+0x4a>
     994:	e1 14       	cp	r14, r1
     996:	f1 04       	cpc	r15, r1
     998:	01 05       	cpc	r16, r1
     99a:	11 05       	cpc	r17, r1
     99c:	19 f4       	brne	.+6      	; 0x9a4 <__pack_f+0x50>
     99e:	e0 e0       	ldi	r30, 0x00	; 0
     9a0:	f0 e0       	ldi	r31, 0x00	; 0
     9a2:	96 c0       	rjmp	.+300    	; 0xad0 <__pack_f+0x17c>
     9a4:	62 81       	ldd	r22, Z+2	; 0x02
     9a6:	73 81       	ldd	r23, Z+3	; 0x03
     9a8:	9f ef       	ldi	r25, 0xFF	; 255
     9aa:	62 38       	cpi	r22, 0x82	; 130
     9ac:	79 07       	cpc	r23, r25
     9ae:	0c f0       	brlt	.+2      	; 0x9b2 <__pack_f+0x5e>
     9b0:	5b c0       	rjmp	.+182    	; 0xa68 <__pack_f+0x114>
     9b2:	22 e8       	ldi	r18, 0x82	; 130
     9b4:	3f ef       	ldi	r19, 0xFF	; 255
     9b6:	26 1b       	sub	r18, r22
     9b8:	37 0b       	sbc	r19, r23
     9ba:	2a 31       	cpi	r18, 0x1A	; 26
     9bc:	31 05       	cpc	r19, r1
     9be:	2c f0       	brlt	.+10     	; 0x9ca <__pack_f+0x76>
     9c0:	20 e0       	ldi	r18, 0x00	; 0
     9c2:	30 e0       	ldi	r19, 0x00	; 0
     9c4:	40 e0       	ldi	r20, 0x00	; 0
     9c6:	50 e0       	ldi	r21, 0x00	; 0
     9c8:	2a c0       	rjmp	.+84     	; 0xa1e <__pack_f+0xca>
     9ca:	b8 01       	movw	r22, r16
     9cc:	a7 01       	movw	r20, r14
     9ce:	02 2e       	mov	r0, r18
     9d0:	04 c0       	rjmp	.+8      	; 0x9da <__pack_f+0x86>
     9d2:	76 95       	lsr	r23
     9d4:	67 95       	ror	r22
     9d6:	57 95       	ror	r21
     9d8:	47 95       	ror	r20
     9da:	0a 94       	dec	r0
     9dc:	d2 f7       	brpl	.-12     	; 0x9d2 <__pack_f+0x7e>
     9de:	81 e0       	ldi	r24, 0x01	; 1
     9e0:	90 e0       	ldi	r25, 0x00	; 0
     9e2:	a0 e0       	ldi	r26, 0x00	; 0
     9e4:	b0 e0       	ldi	r27, 0x00	; 0
     9e6:	04 c0       	rjmp	.+8      	; 0x9f0 <__pack_f+0x9c>
     9e8:	88 0f       	add	r24, r24
     9ea:	99 1f       	adc	r25, r25
     9ec:	aa 1f       	adc	r26, r26
     9ee:	bb 1f       	adc	r27, r27
     9f0:	2a 95       	dec	r18
     9f2:	d2 f7       	brpl	.-12     	; 0x9e8 <__pack_f+0x94>
     9f4:	01 97       	sbiw	r24, 0x01	; 1
     9f6:	a1 09       	sbc	r26, r1
     9f8:	b1 09       	sbc	r27, r1
     9fa:	8e 21       	and	r24, r14
     9fc:	9f 21       	and	r25, r15
     9fe:	a0 23       	and	r26, r16
     a00:	b1 23       	and	r27, r17
     a02:	00 97       	sbiw	r24, 0x00	; 0
     a04:	a1 05       	cpc	r26, r1
     a06:	b1 05       	cpc	r27, r1
     a08:	21 f0       	breq	.+8      	; 0xa12 <__pack_f+0xbe>
     a0a:	81 e0       	ldi	r24, 0x01	; 1
     a0c:	90 e0       	ldi	r25, 0x00	; 0
     a0e:	a0 e0       	ldi	r26, 0x00	; 0
     a10:	b0 e0       	ldi	r27, 0x00	; 0
     a12:	9a 01       	movw	r18, r20
     a14:	ab 01       	movw	r20, r22
     a16:	28 2b       	or	r18, r24
     a18:	39 2b       	or	r19, r25
     a1a:	4a 2b       	or	r20, r26
     a1c:	5b 2b       	or	r21, r27
     a1e:	da 01       	movw	r26, r20
     a20:	c9 01       	movw	r24, r18
     a22:	8f 77       	andi	r24, 0x7F	; 127
     a24:	90 70       	andi	r25, 0x00	; 0
     a26:	a0 70       	andi	r26, 0x00	; 0
     a28:	b0 70       	andi	r27, 0x00	; 0
     a2a:	80 34       	cpi	r24, 0x40	; 64
     a2c:	91 05       	cpc	r25, r1
     a2e:	a1 05       	cpc	r26, r1
     a30:	b1 05       	cpc	r27, r1
     a32:	39 f4       	brne	.+14     	; 0xa42 <__pack_f+0xee>
     a34:	27 ff       	sbrs	r18, 7
     a36:	09 c0       	rjmp	.+18     	; 0xa4a <__pack_f+0xf6>
     a38:	20 5c       	subi	r18, 0xC0	; 192
     a3a:	3f 4f       	sbci	r19, 0xFF	; 255
     a3c:	4f 4f       	sbci	r20, 0xFF	; 255
     a3e:	5f 4f       	sbci	r21, 0xFF	; 255
     a40:	04 c0       	rjmp	.+8      	; 0xa4a <__pack_f+0xf6>
     a42:	21 5c       	subi	r18, 0xC1	; 193
     a44:	3f 4f       	sbci	r19, 0xFF	; 255
     a46:	4f 4f       	sbci	r20, 0xFF	; 255
     a48:	5f 4f       	sbci	r21, 0xFF	; 255
     a4a:	e0 e0       	ldi	r30, 0x00	; 0
     a4c:	f0 e0       	ldi	r31, 0x00	; 0
     a4e:	20 30       	cpi	r18, 0x00	; 0
     a50:	a0 e0       	ldi	r26, 0x00	; 0
     a52:	3a 07       	cpc	r19, r26
     a54:	a0 e0       	ldi	r26, 0x00	; 0
     a56:	4a 07       	cpc	r20, r26
     a58:	a0 e4       	ldi	r26, 0x40	; 64
     a5a:	5a 07       	cpc	r21, r26
     a5c:	10 f0       	brcs	.+4      	; 0xa62 <__pack_f+0x10e>
     a5e:	e1 e0       	ldi	r30, 0x01	; 1
     a60:	f0 e0       	ldi	r31, 0x00	; 0
     a62:	79 01       	movw	r14, r18
     a64:	8a 01       	movw	r16, r20
     a66:	27 c0       	rjmp	.+78     	; 0xab6 <__pack_f+0x162>
     a68:	60 38       	cpi	r22, 0x80	; 128
     a6a:	71 05       	cpc	r23, r1
     a6c:	64 f5       	brge	.+88     	; 0xac6 <__pack_f+0x172>
     a6e:	fb 01       	movw	r30, r22
     a70:	e1 58       	subi	r30, 0x81	; 129
     a72:	ff 4f       	sbci	r31, 0xFF	; 255
     a74:	d8 01       	movw	r26, r16
     a76:	c7 01       	movw	r24, r14
     a78:	8f 77       	andi	r24, 0x7F	; 127
     a7a:	90 70       	andi	r25, 0x00	; 0
     a7c:	a0 70       	andi	r26, 0x00	; 0
     a7e:	b0 70       	andi	r27, 0x00	; 0
     a80:	80 34       	cpi	r24, 0x40	; 64
     a82:	91 05       	cpc	r25, r1
     a84:	a1 05       	cpc	r26, r1
     a86:	b1 05       	cpc	r27, r1
     a88:	39 f4       	brne	.+14     	; 0xa98 <__pack_f+0x144>
     a8a:	e7 fe       	sbrs	r14, 7
     a8c:	0d c0       	rjmp	.+26     	; 0xaa8 <__pack_f+0x154>
     a8e:	80 e4       	ldi	r24, 0x40	; 64
     a90:	90 e0       	ldi	r25, 0x00	; 0
     a92:	a0 e0       	ldi	r26, 0x00	; 0
     a94:	b0 e0       	ldi	r27, 0x00	; 0
     a96:	04 c0       	rjmp	.+8      	; 0xaa0 <__pack_f+0x14c>
     a98:	8f e3       	ldi	r24, 0x3F	; 63
     a9a:	90 e0       	ldi	r25, 0x00	; 0
     a9c:	a0 e0       	ldi	r26, 0x00	; 0
     a9e:	b0 e0       	ldi	r27, 0x00	; 0
     aa0:	e8 0e       	add	r14, r24
     aa2:	f9 1e       	adc	r15, r25
     aa4:	0a 1f       	adc	r16, r26
     aa6:	1b 1f       	adc	r17, r27
     aa8:	17 ff       	sbrs	r17, 7
     aaa:	05 c0       	rjmp	.+10     	; 0xab6 <__pack_f+0x162>
     aac:	16 95       	lsr	r17
     aae:	07 95       	ror	r16
     ab0:	f7 94       	ror	r15
     ab2:	e7 94       	ror	r14
     ab4:	31 96       	adiw	r30, 0x01	; 1
     ab6:	87 e0       	ldi	r24, 0x07	; 7
     ab8:	16 95       	lsr	r17
     aba:	07 95       	ror	r16
     abc:	f7 94       	ror	r15
     abe:	e7 94       	ror	r14
     ac0:	8a 95       	dec	r24
     ac2:	d1 f7       	brne	.-12     	; 0xab8 <__pack_f+0x164>
     ac4:	05 c0       	rjmp	.+10     	; 0xad0 <__pack_f+0x17c>
     ac6:	ee 24       	eor	r14, r14
     ac8:	ff 24       	eor	r15, r15
     aca:	87 01       	movw	r16, r14
     acc:	ef ef       	ldi	r30, 0xFF	; 255
     ace:	f0 e0       	ldi	r31, 0x00	; 0
     ad0:	6e 2f       	mov	r22, r30
     ad2:	67 95       	ror	r22
     ad4:	66 27       	eor	r22, r22
     ad6:	67 95       	ror	r22
     ad8:	90 2f       	mov	r25, r16
     ada:	9f 77       	andi	r25, 0x7F	; 127
     adc:	d7 94       	ror	r13
     ade:	dd 24       	eor	r13, r13
     ae0:	d7 94       	ror	r13
     ae2:	8e 2f       	mov	r24, r30
     ae4:	86 95       	lsr	r24
     ae6:	49 2f       	mov	r20, r25
     ae8:	46 2b       	or	r20, r22
     aea:	58 2f       	mov	r21, r24
     aec:	5d 29       	or	r21, r13
     aee:	b7 01       	movw	r22, r14
     af0:	ca 01       	movw	r24, r20
     af2:	1f 91       	pop	r17
     af4:	0f 91       	pop	r16
     af6:	ff 90       	pop	r15
     af8:	ef 90       	pop	r14
     afa:	df 90       	pop	r13
     afc:	08 95       	ret

00000afe <__unpack_f>:
     afe:	fc 01       	movw	r30, r24
     b00:	db 01       	movw	r26, r22
     b02:	40 81       	ld	r20, Z
     b04:	51 81       	ldd	r21, Z+1	; 0x01
     b06:	22 81       	ldd	r18, Z+2	; 0x02
     b08:	62 2f       	mov	r22, r18
     b0a:	6f 77       	andi	r22, 0x7F	; 127
     b0c:	70 e0       	ldi	r23, 0x00	; 0
     b0e:	22 1f       	adc	r18, r18
     b10:	22 27       	eor	r18, r18
     b12:	22 1f       	adc	r18, r18
     b14:	93 81       	ldd	r25, Z+3	; 0x03
     b16:	89 2f       	mov	r24, r25
     b18:	88 0f       	add	r24, r24
     b1a:	82 2b       	or	r24, r18
     b1c:	28 2f       	mov	r18, r24
     b1e:	30 e0       	ldi	r19, 0x00	; 0
     b20:	99 1f       	adc	r25, r25
     b22:	99 27       	eor	r25, r25
     b24:	99 1f       	adc	r25, r25
     b26:	11 96       	adiw	r26, 0x01	; 1
     b28:	9c 93       	st	X, r25
     b2a:	11 97       	sbiw	r26, 0x01	; 1
     b2c:	21 15       	cp	r18, r1
     b2e:	31 05       	cpc	r19, r1
     b30:	a9 f5       	brne	.+106    	; 0xb9c <__unpack_f+0x9e>
     b32:	41 15       	cp	r20, r1
     b34:	51 05       	cpc	r21, r1
     b36:	61 05       	cpc	r22, r1
     b38:	71 05       	cpc	r23, r1
     b3a:	11 f4       	brne	.+4      	; 0xb40 <__unpack_f+0x42>
     b3c:	82 e0       	ldi	r24, 0x02	; 2
     b3e:	37 c0       	rjmp	.+110    	; 0xbae <__unpack_f+0xb0>
     b40:	82 e8       	ldi	r24, 0x82	; 130
     b42:	9f ef       	ldi	r25, 0xFF	; 255
     b44:	13 96       	adiw	r26, 0x03	; 3
     b46:	9c 93       	st	X, r25
     b48:	8e 93       	st	-X, r24
     b4a:	12 97       	sbiw	r26, 0x02	; 2
     b4c:	9a 01       	movw	r18, r20
     b4e:	ab 01       	movw	r20, r22
     b50:	67 e0       	ldi	r22, 0x07	; 7
     b52:	22 0f       	add	r18, r18
     b54:	33 1f       	adc	r19, r19
     b56:	44 1f       	adc	r20, r20
     b58:	55 1f       	adc	r21, r21
     b5a:	6a 95       	dec	r22
     b5c:	d1 f7       	brne	.-12     	; 0xb52 <__unpack_f+0x54>
     b5e:	83 e0       	ldi	r24, 0x03	; 3
     b60:	8c 93       	st	X, r24
     b62:	0d c0       	rjmp	.+26     	; 0xb7e <__unpack_f+0x80>
     b64:	22 0f       	add	r18, r18
     b66:	33 1f       	adc	r19, r19
     b68:	44 1f       	adc	r20, r20
     b6a:	55 1f       	adc	r21, r21
     b6c:	12 96       	adiw	r26, 0x02	; 2
     b6e:	8d 91       	ld	r24, X+
     b70:	9c 91       	ld	r25, X
     b72:	13 97       	sbiw	r26, 0x03	; 3
     b74:	01 97       	sbiw	r24, 0x01	; 1
     b76:	13 96       	adiw	r26, 0x03	; 3
     b78:	9c 93       	st	X, r25
     b7a:	8e 93       	st	-X, r24
     b7c:	12 97       	sbiw	r26, 0x02	; 2
     b7e:	20 30       	cpi	r18, 0x00	; 0
     b80:	80 e0       	ldi	r24, 0x00	; 0
     b82:	38 07       	cpc	r19, r24
     b84:	80 e0       	ldi	r24, 0x00	; 0
     b86:	48 07       	cpc	r20, r24
     b88:	80 e4       	ldi	r24, 0x40	; 64
     b8a:	58 07       	cpc	r21, r24
     b8c:	58 f3       	brcs	.-42     	; 0xb64 <__unpack_f+0x66>
     b8e:	14 96       	adiw	r26, 0x04	; 4
     b90:	2d 93       	st	X+, r18
     b92:	3d 93       	st	X+, r19
     b94:	4d 93       	st	X+, r20
     b96:	5c 93       	st	X, r21
     b98:	17 97       	sbiw	r26, 0x07	; 7
     b9a:	08 95       	ret
     b9c:	2f 3f       	cpi	r18, 0xFF	; 255
     b9e:	31 05       	cpc	r19, r1
     ba0:	79 f4       	brne	.+30     	; 0xbc0 <__unpack_f+0xc2>
     ba2:	41 15       	cp	r20, r1
     ba4:	51 05       	cpc	r21, r1
     ba6:	61 05       	cpc	r22, r1
     ba8:	71 05       	cpc	r23, r1
     baa:	19 f4       	brne	.+6      	; 0xbb2 <__unpack_f+0xb4>
     bac:	84 e0       	ldi	r24, 0x04	; 4
     bae:	8c 93       	st	X, r24
     bb0:	08 95       	ret
     bb2:	64 ff       	sbrs	r22, 4
     bb4:	03 c0       	rjmp	.+6      	; 0xbbc <__unpack_f+0xbe>
     bb6:	81 e0       	ldi	r24, 0x01	; 1
     bb8:	8c 93       	st	X, r24
     bba:	12 c0       	rjmp	.+36     	; 0xbe0 <__unpack_f+0xe2>
     bbc:	1c 92       	st	X, r1
     bbe:	10 c0       	rjmp	.+32     	; 0xbe0 <__unpack_f+0xe2>
     bc0:	2f 57       	subi	r18, 0x7F	; 127
     bc2:	30 40       	sbci	r19, 0x00	; 0
     bc4:	13 96       	adiw	r26, 0x03	; 3
     bc6:	3c 93       	st	X, r19
     bc8:	2e 93       	st	-X, r18
     bca:	12 97       	sbiw	r26, 0x02	; 2
     bcc:	83 e0       	ldi	r24, 0x03	; 3
     bce:	8c 93       	st	X, r24
     bd0:	87 e0       	ldi	r24, 0x07	; 7
     bd2:	44 0f       	add	r20, r20
     bd4:	55 1f       	adc	r21, r21
     bd6:	66 1f       	adc	r22, r22
     bd8:	77 1f       	adc	r23, r23
     bda:	8a 95       	dec	r24
     bdc:	d1 f7       	brne	.-12     	; 0xbd2 <__unpack_f+0xd4>
     bde:	70 64       	ori	r23, 0x40	; 64
     be0:	14 96       	adiw	r26, 0x04	; 4
     be2:	4d 93       	st	X+, r20
     be4:	5d 93       	st	X+, r21
     be6:	6d 93       	st	X+, r22
     be8:	7c 93       	st	X, r23
     bea:	17 97       	sbiw	r26, 0x07	; 7
     bec:	08 95       	ret

00000bee <__fpcmp_parts_f>:
     bee:	1f 93       	push	r17
     bf0:	dc 01       	movw	r26, r24
     bf2:	fb 01       	movw	r30, r22
     bf4:	9c 91       	ld	r25, X
     bf6:	92 30       	cpi	r25, 0x02	; 2
     bf8:	08 f4       	brcc	.+2      	; 0xbfc <__fpcmp_parts_f+0xe>
     bfa:	47 c0       	rjmp	.+142    	; 0xc8a <__fpcmp_parts_f+0x9c>
     bfc:	80 81       	ld	r24, Z
     bfe:	82 30       	cpi	r24, 0x02	; 2
     c00:	08 f4       	brcc	.+2      	; 0xc04 <__fpcmp_parts_f+0x16>
     c02:	43 c0       	rjmp	.+134    	; 0xc8a <__fpcmp_parts_f+0x9c>
     c04:	94 30       	cpi	r25, 0x04	; 4
     c06:	51 f4       	brne	.+20     	; 0xc1c <__fpcmp_parts_f+0x2e>
     c08:	11 96       	adiw	r26, 0x01	; 1
     c0a:	1c 91       	ld	r17, X
     c0c:	84 30       	cpi	r24, 0x04	; 4
     c0e:	99 f5       	brne	.+102    	; 0xc76 <__fpcmp_parts_f+0x88>
     c10:	81 81       	ldd	r24, Z+1	; 0x01
     c12:	68 2f       	mov	r22, r24
     c14:	70 e0       	ldi	r23, 0x00	; 0
     c16:	61 1b       	sub	r22, r17
     c18:	71 09       	sbc	r23, r1
     c1a:	3f c0       	rjmp	.+126    	; 0xc9a <__fpcmp_parts_f+0xac>
     c1c:	84 30       	cpi	r24, 0x04	; 4
     c1e:	21 f0       	breq	.+8      	; 0xc28 <__fpcmp_parts_f+0x3a>
     c20:	92 30       	cpi	r25, 0x02	; 2
     c22:	31 f4       	brne	.+12     	; 0xc30 <__fpcmp_parts_f+0x42>
     c24:	82 30       	cpi	r24, 0x02	; 2
     c26:	b9 f1       	breq	.+110    	; 0xc96 <__fpcmp_parts_f+0xa8>
     c28:	81 81       	ldd	r24, Z+1	; 0x01
     c2a:	88 23       	and	r24, r24
     c2c:	89 f1       	breq	.+98     	; 0xc90 <__fpcmp_parts_f+0xa2>
     c2e:	2d c0       	rjmp	.+90     	; 0xc8a <__fpcmp_parts_f+0x9c>
     c30:	11 96       	adiw	r26, 0x01	; 1
     c32:	1c 91       	ld	r17, X
     c34:	11 97       	sbiw	r26, 0x01	; 1
     c36:	82 30       	cpi	r24, 0x02	; 2
     c38:	f1 f0       	breq	.+60     	; 0xc76 <__fpcmp_parts_f+0x88>
     c3a:	81 81       	ldd	r24, Z+1	; 0x01
     c3c:	18 17       	cp	r17, r24
     c3e:	d9 f4       	brne	.+54     	; 0xc76 <__fpcmp_parts_f+0x88>
     c40:	12 96       	adiw	r26, 0x02	; 2
     c42:	2d 91       	ld	r18, X+
     c44:	3c 91       	ld	r19, X
     c46:	13 97       	sbiw	r26, 0x03	; 3
     c48:	82 81       	ldd	r24, Z+2	; 0x02
     c4a:	93 81       	ldd	r25, Z+3	; 0x03
     c4c:	82 17       	cp	r24, r18
     c4e:	93 07       	cpc	r25, r19
     c50:	94 f0       	brlt	.+36     	; 0xc76 <__fpcmp_parts_f+0x88>
     c52:	28 17       	cp	r18, r24
     c54:	39 07       	cpc	r19, r25
     c56:	bc f0       	brlt	.+46     	; 0xc86 <__fpcmp_parts_f+0x98>
     c58:	14 96       	adiw	r26, 0x04	; 4
     c5a:	8d 91       	ld	r24, X+
     c5c:	9d 91       	ld	r25, X+
     c5e:	0d 90       	ld	r0, X+
     c60:	bc 91       	ld	r27, X
     c62:	a0 2d       	mov	r26, r0
     c64:	24 81       	ldd	r18, Z+4	; 0x04
     c66:	35 81       	ldd	r19, Z+5	; 0x05
     c68:	46 81       	ldd	r20, Z+6	; 0x06
     c6a:	57 81       	ldd	r21, Z+7	; 0x07
     c6c:	28 17       	cp	r18, r24
     c6e:	39 07       	cpc	r19, r25
     c70:	4a 07       	cpc	r20, r26
     c72:	5b 07       	cpc	r21, r27
     c74:	18 f4       	brcc	.+6      	; 0xc7c <__fpcmp_parts_f+0x8e>
     c76:	11 23       	and	r17, r17
     c78:	41 f0       	breq	.+16     	; 0xc8a <__fpcmp_parts_f+0x9c>
     c7a:	0a c0       	rjmp	.+20     	; 0xc90 <__fpcmp_parts_f+0xa2>
     c7c:	82 17       	cp	r24, r18
     c7e:	93 07       	cpc	r25, r19
     c80:	a4 07       	cpc	r26, r20
     c82:	b5 07       	cpc	r27, r21
     c84:	40 f4       	brcc	.+16     	; 0xc96 <__fpcmp_parts_f+0xa8>
     c86:	11 23       	and	r17, r17
     c88:	19 f0       	breq	.+6      	; 0xc90 <__fpcmp_parts_f+0xa2>
     c8a:	61 e0       	ldi	r22, 0x01	; 1
     c8c:	70 e0       	ldi	r23, 0x00	; 0
     c8e:	05 c0       	rjmp	.+10     	; 0xc9a <__fpcmp_parts_f+0xac>
     c90:	6f ef       	ldi	r22, 0xFF	; 255
     c92:	7f ef       	ldi	r23, 0xFF	; 255
     c94:	02 c0       	rjmp	.+4      	; 0xc9a <__fpcmp_parts_f+0xac>
     c96:	60 e0       	ldi	r22, 0x00	; 0
     c98:	70 e0       	ldi	r23, 0x00	; 0
     c9a:	cb 01       	movw	r24, r22
     c9c:	1f 91       	pop	r17
     c9e:	08 95       	ret

00000ca0 <PIDController_Init>:
	PID_KP, PID_KI, PID_KD,
	PID_LIM_MIN, PID_LIM_MAX,
	PID_LIM_MIN_INT, PID_LIM_MAX_INT
	};

void PIDController_Init(PIDController *pid) {
     ca0:	df 93       	push	r29
     ca2:	cf 93       	push	r28
     ca4:	00 d0       	rcall	.+0      	; 0xca6 <PIDController_Init+0x6>
     ca6:	cd b7       	in	r28, 0x3d	; 61
     ca8:	de b7       	in	r29, 0x3e	; 62
     caa:	9a 83       	std	Y+2, r25	; 0x02
     cac:	89 83       	std	Y+1, r24	; 0x01

	/* Clear controller variables */
	pid->integrator = 0.0f;
     cae:	e9 81       	ldd	r30, Y+1	; 0x01
     cb0:	fa 81       	ldd	r31, Y+2	; 0x02
     cb2:	80 e0       	ldi	r24, 0x00	; 0
     cb4:	90 e0       	ldi	r25, 0x00	; 0
     cb6:	a0 e0       	ldi	r26, 0x00	; 0
     cb8:	b0 e0       	ldi	r27, 0x00	; 0
     cba:	84 8f       	std	Z+28, r24	; 0x1c
     cbc:	95 8f       	std	Z+29, r25	; 0x1d
     cbe:	a6 8f       	std	Z+30, r26	; 0x1e
     cc0:	b7 8f       	std	Z+31, r27	; 0x1f
	pid->sumError = 0.0f;
     cc2:	e9 81       	ldd	r30, Y+1	; 0x01
     cc4:	fa 81       	ldd	r31, Y+2	; 0x02
     cc6:	80 e0       	ldi	r24, 0x00	; 0
     cc8:	90 e0       	ldi	r25, 0x00	; 0
     cca:	a0 e0       	ldi	r26, 0x00	; 0
     ccc:	b0 e0       	ldi	r27, 0x00	; 0
     cce:	80 a3       	std	Z+32, r24	; 0x20
     cd0:	91 a3       	std	Z+33, r25	; 0x21
     cd2:	a2 a3       	std	Z+34, r26	; 0x22
     cd4:	b3 a3       	std	Z+35, r27	; 0x23
	pid->differentiator  = 0.0f;
     cd6:	e9 81       	ldd	r30, Y+1	; 0x01
     cd8:	fa 81       	ldd	r31, Y+2	; 0x02
     cda:	80 e0       	ldi	r24, 0x00	; 0
     cdc:	90 e0       	ldi	r25, 0x00	; 0
     cde:	a0 e0       	ldi	r26, 0x00	; 0
     ce0:	b0 e0       	ldi	r27, 0x00	; 0
     ce2:	84 a3       	std	Z+36, r24	; 0x24
     ce4:	95 a3       	std	Z+37, r25	; 0x25
     ce6:	a6 a3       	std	Z+38, r26	; 0x26
     ce8:	b7 a3       	std	Z+39, r27	; 0x27
	pid->prevMeasurement = 0.0f;
     cea:	e9 81       	ldd	r30, Y+1	; 0x01
     cec:	fa 81       	ldd	r31, Y+2	; 0x02
     cee:	80 e0       	ldi	r24, 0x00	; 0
     cf0:	90 e0       	ldi	r25, 0x00	; 0
     cf2:	a0 e0       	ldi	r26, 0x00	; 0
     cf4:	b0 e0       	ldi	r27, 0x00	; 0
     cf6:	80 a7       	std	Z+40, r24	; 0x28
     cf8:	91 a7       	std	Z+41, r25	; 0x29
     cfa:	a2 a7       	std	Z+42, r26	; 0x2a
     cfc:	b3 a7       	std	Z+43, r27	; 0x2b

	pid->out = 0.0f;
     cfe:	e9 81       	ldd	r30, Y+1	; 0x01
     d00:	fa 81       	ldd	r31, Y+2	; 0x02
     d02:	80 e0       	ldi	r24, 0x00	; 0
     d04:	90 e0       	ldi	r25, 0x00	; 0
     d06:	a0 e0       	ldi	r26, 0x00	; 0
     d08:	b0 e0       	ldi	r27, 0x00	; 0
     d0a:	84 a7       	std	Z+44, r24	; 0x2c
     d0c:	95 a7       	std	Z+45, r25	; 0x2d
     d0e:	a6 a7       	std	Z+46, r26	; 0x2e
     d10:	b7 a7       	std	Z+47, r27	; 0x2f

}
     d12:	0f 90       	pop	r0
     d14:	0f 90       	pop	r0
     d16:	cf 91       	pop	r28
     d18:	df 91       	pop	r29
     d1a:	08 95       	ret

00000d1c <PIDController_Update>:

float PIDController_Update(PIDController *pid, float setpoint, float measurement)
{
     d1c:	ef 92       	push	r14
     d1e:	ff 92       	push	r15
     d20:	0f 93       	push	r16
     d22:	1f 93       	push	r17
     d24:	df 93       	push	r29
     d26:	cf 93       	push	r28
     d28:	cd b7       	in	r28, 0x3d	; 61
     d2a:	de b7       	in	r29, 0x3e	; 62
     d2c:	66 97       	sbiw	r28, 0x16	; 22
     d2e:	0f b6       	in	r0, 0x3f	; 63
     d30:	f8 94       	cli
     d32:	de bf       	out	0x3e, r29	; 62
     d34:	0f be       	out	0x3f, r0	; 63
     d36:	cd bf       	out	0x3d, r28	; 61
     d38:	9e 87       	std	Y+14, r25	; 0x0e
     d3a:	8d 87       	std	Y+13, r24	; 0x0d
     d3c:	4f 87       	std	Y+15, r20	; 0x0f
     d3e:	58 8b       	std	Y+16, r21	; 0x10
     d40:	69 8b       	std	Y+17, r22	; 0x11
     d42:	7a 8b       	std	Y+18, r23	; 0x12
     d44:	0b 8b       	std	Y+19, r16	; 0x13
     d46:	1c 8b       	std	Y+20, r17	; 0x14
     d48:	2d 8b       	std	Y+21, r18	; 0x15
     d4a:	3e 8b       	std	Y+22, r19	; 0x16
	int32_t temp;

	/*
	* Error signal
	*/
    float error = setpoint - measurement;
     d4c:	6f 85       	ldd	r22, Y+15	; 0x0f
     d4e:	78 89       	ldd	r23, Y+16	; 0x10
     d50:	89 89       	ldd	r24, Y+17	; 0x11
     d52:	9a 89       	ldd	r25, Y+18	; 0x12
     d54:	2b 89       	ldd	r18, Y+19	; 0x13
     d56:	3c 89       	ldd	r19, Y+20	; 0x14
     d58:	4d 89       	ldd	r20, Y+21	; 0x15
     d5a:	5e 89       	ldd	r21, Y+22	; 0x16
     d5c:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
     d60:	dc 01       	movw	r26, r24
     d62:	cb 01       	movw	r24, r22
     d64:	8d 83       	std	Y+5, r24	; 0x05
     d66:	9e 83       	std	Y+6, r25	; 0x06
     d68:	af 83       	std	Y+7, r26	; 0x07
     d6a:	b8 87       	std	Y+8, r27	; 0x08


	/*
	* Proportional
	*/
    float proportional = pid->Kp * error;
     d6c:	ed 85       	ldd	r30, Y+13	; 0x0d
     d6e:	fe 85       	ldd	r31, Y+14	; 0x0e
     d70:	80 81       	ld	r24, Z
     d72:	91 81       	ldd	r25, Z+1	; 0x01
     d74:	a2 81       	ldd	r26, Z+2	; 0x02
     d76:	b3 81       	ldd	r27, Z+3	; 0x03
     d78:	bc 01       	movw	r22, r24
     d7a:	cd 01       	movw	r24, r26
     d7c:	2d 81       	ldd	r18, Y+5	; 0x05
     d7e:	3e 81       	ldd	r19, Y+6	; 0x06
     d80:	4f 81       	ldd	r20, Y+7	; 0x07
     d82:	58 85       	ldd	r21, Y+8	; 0x08
     d84:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     d88:	dc 01       	movw	r26, r24
     d8a:	cb 01       	movw	r24, r22
     d8c:	89 83       	std	Y+1, r24	; 0x01
     d8e:	9a 83       	std	Y+2, r25	; 0x02
     d90:	ab 83       	std	Y+3, r26	; 0x03
     d92:	bc 83       	std	Y+4, r27	; 0x04


	/*
	* Integral
	*/
    temp = pid->sumError + error;
     d94:	ed 85       	ldd	r30, Y+13	; 0x0d
     d96:	fe 85       	ldd	r31, Y+14	; 0x0e
     d98:	80 a1       	ldd	r24, Z+32	; 0x20
     d9a:	91 a1       	ldd	r25, Z+33	; 0x21
     d9c:	a2 a1       	ldd	r26, Z+34	; 0x22
     d9e:	b3 a1       	ldd	r27, Z+35	; 0x23
     da0:	bc 01       	movw	r22, r24
     da2:	cd 01       	movw	r24, r26
     da4:	2d 81       	ldd	r18, Y+5	; 0x05
     da6:	3e 81       	ldd	r19, Y+6	; 0x06
     da8:	4f 81       	ldd	r20, Y+7	; 0x07
     daa:	58 85       	ldd	r21, Y+8	; 0x08
     dac:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <__addsf3>
     db0:	dc 01       	movw	r26, r24
     db2:	cb 01       	movw	r24, r22
     db4:	bc 01       	movw	r22, r24
     db6:	cd 01       	movw	r24, r26
     db8:	0e 94 07 04 	call	0x80e	; 0x80e <__fixsfsi>
     dbc:	dc 01       	movw	r26, r24
     dbe:	cb 01       	movw	r24, r22
     dc0:	89 87       	std	Y+9, r24	; 0x09
     dc2:	9a 87       	std	Y+10, r25	; 0x0a
     dc4:	ab 87       	std	Y+11, r26	; 0x0b
     dc6:	bc 87       	std	Y+12, r27	; 0x0c

	/* Anti-wind-up via integrator clamping */
    if (temp > pid->limMaxInt)
     dc8:	69 85       	ldd	r22, Y+9	; 0x09
     dca:	7a 85       	ldd	r23, Y+10	; 0x0a
     dcc:	8b 85       	ldd	r24, Y+11	; 0x0b
     dce:	9c 85       	ldd	r25, Y+12	; 0x0c
     dd0:	0e 94 a9 03 	call	0x752	; 0x752 <__floatsisf>
     dd4:	dc 01       	movw	r26, r24
     dd6:	cb 01       	movw	r24, r22
     dd8:	ed 85       	ldd	r30, Y+13	; 0x0d
     dda:	fe 85       	ldd	r31, Y+14	; 0x0e
     ddc:	20 8d       	ldd	r18, Z+24	; 0x18
     dde:	31 8d       	ldd	r19, Z+25	; 0x19
     de0:	42 8d       	ldd	r20, Z+26	; 0x1a
     de2:	53 8d       	ldd	r21, Z+27	; 0x1b
     de4:	bc 01       	movw	r22, r24
     de6:	cd 01       	movw	r24, r26
     de8:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     dec:	18 16       	cp	r1, r24
     dee:	6c f4       	brge	.+26     	; 0xe0a <PIDController_Update+0xee>
    {
        pid->integrator = pid->limMaxInt;
     df0:	ed 85       	ldd	r30, Y+13	; 0x0d
     df2:	fe 85       	ldd	r31, Y+14	; 0x0e
     df4:	80 8d       	ldd	r24, Z+24	; 0x18
     df6:	91 8d       	ldd	r25, Z+25	; 0x19
     df8:	a2 8d       	ldd	r26, Z+26	; 0x1a
     dfa:	b3 8d       	ldd	r27, Z+27	; 0x1b
     dfc:	ed 85       	ldd	r30, Y+13	; 0x0d
     dfe:	fe 85       	ldd	r31, Y+14	; 0x0e
     e00:	84 8f       	std	Z+28, r24	; 0x1c
     e02:	95 8f       	std	Z+29, r25	; 0x1d
     e04:	a6 8f       	std	Z+30, r26	; 0x1e
     e06:	b7 8f       	std	Z+31, r27	; 0x1f
     e08:	47 c0       	rjmp	.+142    	; 0xe98 <PIDController_Update+0x17c>
    }
    else if (temp < pid->limMinInt)
     e0a:	69 85       	ldd	r22, Y+9	; 0x09
     e0c:	7a 85       	ldd	r23, Y+10	; 0x0a
     e0e:	8b 85       	ldd	r24, Y+11	; 0x0b
     e10:	9c 85       	ldd	r25, Y+12	; 0x0c
     e12:	0e 94 a9 03 	call	0x752	; 0x752 <__floatsisf>
     e16:	dc 01       	movw	r26, r24
     e18:	cb 01       	movw	r24, r22
     e1a:	ed 85       	ldd	r30, Y+13	; 0x0d
     e1c:	fe 85       	ldd	r31, Y+14	; 0x0e
     e1e:	24 89       	ldd	r18, Z+20	; 0x14
     e20:	35 89       	ldd	r19, Z+21	; 0x15
     e22:	46 89       	ldd	r20, Z+22	; 0x16
     e24:	57 89       	ldd	r21, Z+23	; 0x17
     e26:	bc 01       	movw	r22, r24
     e28:	cd 01       	movw	r24, r26
     e2a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     e2e:	88 23       	and	r24, r24
     e30:	6c f4       	brge	.+26     	; 0xe4c <PIDController_Update+0x130>
    {
        pid->integrator = pid->limMinInt;
     e32:	ed 85       	ldd	r30, Y+13	; 0x0d
     e34:	fe 85       	ldd	r31, Y+14	; 0x0e
     e36:	84 89       	ldd	r24, Z+20	; 0x14
     e38:	95 89       	ldd	r25, Z+21	; 0x15
     e3a:	a6 89       	ldd	r26, Z+22	; 0x16
     e3c:	b7 89       	ldd	r27, Z+23	; 0x17
     e3e:	ed 85       	ldd	r30, Y+13	; 0x0d
     e40:	fe 85       	ldd	r31, Y+14	; 0x0e
     e42:	84 8f       	std	Z+28, r24	; 0x1c
     e44:	95 8f       	std	Z+29, r25	; 0x1d
     e46:	a6 8f       	std	Z+30, r26	; 0x1e
     e48:	b7 8f       	std	Z+31, r27	; 0x1f
     e4a:	26 c0       	rjmp	.+76     	; 0xe98 <PIDController_Update+0x17c>
    }
    else
    {
    	pid->sumError = temp;
     e4c:	69 85       	ldd	r22, Y+9	; 0x09
     e4e:	7a 85       	ldd	r23, Y+10	; 0x0a
     e50:	8b 85       	ldd	r24, Y+11	; 0x0b
     e52:	9c 85       	ldd	r25, Y+12	; 0x0c
     e54:	0e 94 a9 03 	call	0x752	; 0x752 <__floatsisf>
     e58:	dc 01       	movw	r26, r24
     e5a:	cb 01       	movw	r24, r22
     e5c:	ed 85       	ldd	r30, Y+13	; 0x0d
     e5e:	fe 85       	ldd	r31, Y+14	; 0x0e
     e60:	80 a3       	std	Z+32, r24	; 0x20
     e62:	91 a3       	std	Z+33, r25	; 0x21
     e64:	a2 a3       	std	Z+34, r26	; 0x22
     e66:	b3 a3       	std	Z+35, r27	; 0x23
        pid->integrator = pid->Ki * pid->sumError;
     e68:	ed 85       	ldd	r30, Y+13	; 0x0d
     e6a:	fe 85       	ldd	r31, Y+14	; 0x0e
     e6c:	84 81       	ldd	r24, Z+4	; 0x04
     e6e:	95 81       	ldd	r25, Z+5	; 0x05
     e70:	a6 81       	ldd	r26, Z+6	; 0x06
     e72:	b7 81       	ldd	r27, Z+7	; 0x07
     e74:	ed 85       	ldd	r30, Y+13	; 0x0d
     e76:	fe 85       	ldd	r31, Y+14	; 0x0e
     e78:	20 a1       	ldd	r18, Z+32	; 0x20
     e7a:	31 a1       	ldd	r19, Z+33	; 0x21
     e7c:	42 a1       	ldd	r20, Z+34	; 0x22
     e7e:	53 a1       	ldd	r21, Z+35	; 0x23
     e80:	bc 01       	movw	r22, r24
     e82:	cd 01       	movw	r24, r26
     e84:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     e88:	dc 01       	movw	r26, r24
     e8a:	cb 01       	movw	r24, r22
     e8c:	ed 85       	ldd	r30, Y+13	; 0x0d
     e8e:	fe 85       	ldd	r31, Y+14	; 0x0e
     e90:	84 8f       	std	Z+28, r24	; 0x1c
     e92:	95 8f       	std	Z+29, r25	; 0x1d
     e94:	a6 8f       	std	Z+30, r26	; 0x1e
     e96:	b7 8f       	std	Z+31, r27	; 0x1f

	/*
	* Derivative
	*/
		
    pid->differentiator = pid->Kd * (measurement - pid->prevMeasurement);
     e98:	ed 85       	ldd	r30, Y+13	; 0x0d
     e9a:	fe 85       	ldd	r31, Y+14	; 0x0e
     e9c:	e0 84       	ldd	r14, Z+8	; 0x08
     e9e:	f1 84       	ldd	r15, Z+9	; 0x09
     ea0:	02 85       	ldd	r16, Z+10	; 0x0a
     ea2:	13 85       	ldd	r17, Z+11	; 0x0b
     ea4:	ed 85       	ldd	r30, Y+13	; 0x0d
     ea6:	fe 85       	ldd	r31, Y+14	; 0x0e
     ea8:	20 a5       	ldd	r18, Z+40	; 0x28
     eaa:	31 a5       	ldd	r19, Z+41	; 0x29
     eac:	42 a5       	ldd	r20, Z+42	; 0x2a
     eae:	53 a5       	ldd	r21, Z+43	; 0x2b
     eb0:	6b 89       	ldd	r22, Y+19	; 0x13
     eb2:	7c 89       	ldd	r23, Y+20	; 0x14
     eb4:	8d 89       	ldd	r24, Y+21	; 0x15
     eb6:	9e 89       	ldd	r25, Y+22	; 0x16
     eb8:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
     ebc:	dc 01       	movw	r26, r24
     ebe:	cb 01       	movw	r24, r22
     ec0:	9c 01       	movw	r18, r24
     ec2:	ad 01       	movw	r20, r26
     ec4:	c8 01       	movw	r24, r16
     ec6:	b7 01       	movw	r22, r14
     ec8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     ecc:	dc 01       	movw	r26, r24
     ece:	cb 01       	movw	r24, r22
     ed0:	ed 85       	ldd	r30, Y+13	; 0x0d
     ed2:	fe 85       	ldd	r31, Y+14	; 0x0e
     ed4:	84 a3       	std	Z+36, r24	; 0x24
     ed6:	95 a3       	std	Z+37, r25	; 0x25
     ed8:	a6 a3       	std	Z+38, r26	; 0x26
     eda:	b7 a3       	std	Z+39, r27	; 0x27


	/*
	* Compute output and apply limits
	*/
    pid->out = proportional + pid->integrator + pid->differentiator;
     edc:	ed 85       	ldd	r30, Y+13	; 0x0d
     ede:	fe 85       	ldd	r31, Y+14	; 0x0e
     ee0:	84 8d       	ldd	r24, Z+28	; 0x1c
     ee2:	95 8d       	ldd	r25, Z+29	; 0x1d
     ee4:	a6 8d       	ldd	r26, Z+30	; 0x1e
     ee6:	b7 8d       	ldd	r27, Z+31	; 0x1f
     ee8:	bc 01       	movw	r22, r24
     eea:	cd 01       	movw	r24, r26
     eec:	29 81       	ldd	r18, Y+1	; 0x01
     eee:	3a 81       	ldd	r19, Y+2	; 0x02
     ef0:	4b 81       	ldd	r20, Y+3	; 0x03
     ef2:	5c 81       	ldd	r21, Y+4	; 0x04
     ef4:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <__addsf3>
     ef8:	dc 01       	movw	r26, r24
     efa:	cb 01       	movw	r24, r22
     efc:	ed 85       	ldd	r30, Y+13	; 0x0d
     efe:	fe 85       	ldd	r31, Y+14	; 0x0e
     f00:	24 a1       	ldd	r18, Z+36	; 0x24
     f02:	35 a1       	ldd	r19, Z+37	; 0x25
     f04:	46 a1       	ldd	r20, Z+38	; 0x26
     f06:	57 a1       	ldd	r21, Z+39	; 0x27
     f08:	bc 01       	movw	r22, r24
     f0a:	cd 01       	movw	r24, r26
     f0c:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <__addsf3>
     f10:	dc 01       	movw	r26, r24
     f12:	cb 01       	movw	r24, r22
     f14:	ed 85       	ldd	r30, Y+13	; 0x0d
     f16:	fe 85       	ldd	r31, Y+14	; 0x0e
     f18:	84 a7       	std	Z+44, r24	; 0x2c
     f1a:	95 a7       	std	Z+45, r25	; 0x2d
     f1c:	a6 a7       	std	Z+46, r26	; 0x2e
     f1e:	b7 a7       	std	Z+47, r27	; 0x2f

    if (pid->out > pid->limMax) {
     f20:	ed 85       	ldd	r30, Y+13	; 0x0d
     f22:	fe 85       	ldd	r31, Y+14	; 0x0e
     f24:	84 a5       	ldd	r24, Z+44	; 0x2c
     f26:	95 a5       	ldd	r25, Z+45	; 0x2d
     f28:	a6 a5       	ldd	r26, Z+46	; 0x2e
     f2a:	b7 a5       	ldd	r27, Z+47	; 0x2f
     f2c:	ed 85       	ldd	r30, Y+13	; 0x0d
     f2e:	fe 85       	ldd	r31, Y+14	; 0x0e
     f30:	20 89       	ldd	r18, Z+16	; 0x10
     f32:	31 89       	ldd	r19, Z+17	; 0x11
     f34:	42 89       	ldd	r20, Z+18	; 0x12
     f36:	53 89       	ldd	r21, Z+19	; 0x13
     f38:	bc 01       	movw	r22, r24
     f3a:	cd 01       	movw	r24, r26
     f3c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     f40:	18 16       	cp	r1, r24
     f42:	6c f4       	brge	.+26     	; 0xf5e <PIDController_Update+0x242>

        pid->out = pid->limMax;
     f44:	ed 85       	ldd	r30, Y+13	; 0x0d
     f46:	fe 85       	ldd	r31, Y+14	; 0x0e
     f48:	80 89       	ldd	r24, Z+16	; 0x10
     f4a:	91 89       	ldd	r25, Z+17	; 0x11
     f4c:	a2 89       	ldd	r26, Z+18	; 0x12
     f4e:	b3 89       	ldd	r27, Z+19	; 0x13
     f50:	ed 85       	ldd	r30, Y+13	; 0x0d
     f52:	fe 85       	ldd	r31, Y+14	; 0x0e
     f54:	84 a7       	std	Z+44, r24	; 0x2c
     f56:	95 a7       	std	Z+45, r25	; 0x2d
     f58:	a6 a7       	std	Z+46, r26	; 0x2e
     f5a:	b7 a7       	std	Z+47, r27	; 0x2f
     f5c:	1e c0       	rjmp	.+60     	; 0xf9a <PIDController_Update+0x27e>

    } else if (pid->out < pid->limMin) {
     f5e:	ed 85       	ldd	r30, Y+13	; 0x0d
     f60:	fe 85       	ldd	r31, Y+14	; 0x0e
     f62:	84 a5       	ldd	r24, Z+44	; 0x2c
     f64:	95 a5       	ldd	r25, Z+45	; 0x2d
     f66:	a6 a5       	ldd	r26, Z+46	; 0x2e
     f68:	b7 a5       	ldd	r27, Z+47	; 0x2f
     f6a:	ed 85       	ldd	r30, Y+13	; 0x0d
     f6c:	fe 85       	ldd	r31, Y+14	; 0x0e
     f6e:	24 85       	ldd	r18, Z+12	; 0x0c
     f70:	35 85       	ldd	r19, Z+13	; 0x0d
     f72:	46 85       	ldd	r20, Z+14	; 0x0e
     f74:	57 85       	ldd	r21, Z+15	; 0x0f
     f76:	bc 01       	movw	r22, r24
     f78:	cd 01       	movw	r24, r26
     f7a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     f7e:	88 23       	and	r24, r24
     f80:	64 f4       	brge	.+24     	; 0xf9a <PIDController_Update+0x27e>

        pid->out = pid->limMin;
     f82:	ed 85       	ldd	r30, Y+13	; 0x0d
     f84:	fe 85       	ldd	r31, Y+14	; 0x0e
     f86:	84 85       	ldd	r24, Z+12	; 0x0c
     f88:	95 85       	ldd	r25, Z+13	; 0x0d
     f8a:	a6 85       	ldd	r26, Z+14	; 0x0e
     f8c:	b7 85       	ldd	r27, Z+15	; 0x0f
     f8e:	ed 85       	ldd	r30, Y+13	; 0x0d
     f90:	fe 85       	ldd	r31, Y+14	; 0x0e
     f92:	84 a7       	std	Z+44, r24	; 0x2c
     f94:	95 a7       	std	Z+45, r25	; 0x2d
     f96:	a6 a7       	std	Z+46, r26	; 0x2e
     f98:	b7 a7       	std	Z+47, r27	; 0x2f

    }

	/* Store error and measurement for later use */
    pid->prevMeasurement = measurement;
     f9a:	ed 85       	ldd	r30, Y+13	; 0x0d
     f9c:	fe 85       	ldd	r31, Y+14	; 0x0e
     f9e:	8b 89       	ldd	r24, Y+19	; 0x13
     fa0:	9c 89       	ldd	r25, Y+20	; 0x14
     fa2:	ad 89       	ldd	r26, Y+21	; 0x15
     fa4:	be 89       	ldd	r27, Y+22	; 0x16
     fa6:	80 a7       	std	Z+40, r24	; 0x28
     fa8:	91 a7       	std	Z+41, r25	; 0x29
     faa:	a2 a7       	std	Z+42, r26	; 0x2a
     fac:	b3 a7       	std	Z+43, r27	; 0x2b

	/* Return controller output */
    return pid->out;
     fae:	ed 85       	ldd	r30, Y+13	; 0x0d
     fb0:	fe 85       	ldd	r31, Y+14	; 0x0e
     fb2:	84 a5       	ldd	r24, Z+44	; 0x2c
     fb4:	95 a5       	ldd	r25, Z+45	; 0x2d
     fb6:	a6 a5       	ldd	r26, Z+46	; 0x2e
     fb8:	b7 a5       	ldd	r27, Z+47	; 0x2f

}
     fba:	bc 01       	movw	r22, r24
     fbc:	cd 01       	movw	r24, r26
     fbe:	66 96       	adiw	r28, 0x16	; 22
     fc0:	0f b6       	in	r0, 0x3f	; 63
     fc2:	f8 94       	cli
     fc4:	de bf       	out	0x3e, r29	; 62
     fc6:	0f be       	out	0x3f, r0	; 63
     fc8:	cd bf       	out	0x3d, r28	; 61
     fca:	cf 91       	pop	r28
     fcc:	df 91       	pop	r29
     fce:	1f 91       	pop	r17
     fd0:	0f 91       	pop	r16
     fd2:	ff 90       	pop	r15
     fd4:	ef 90       	pop	r14
     fd6:	08 95       	ret

00000fd8 <Handle_data>:
#include "PollingDataClient.h"
#include "lcd.h"
#include "PID.h"

void Handle_data(unsigned char data)
{
     fd8:	df 93       	push	r29
     fda:	cf 93       	push	r28
     fdc:	0f 92       	push	r0
     fde:	cd b7       	in	r28, 0x3d	; 61
     fe0:	de b7       	in	r29, 0x3e	; 62
     fe2:	89 83       	std	Y+1, r24	; 0x01
	LCD_moveCursor(0, 0);
     fe4:	80 e0       	ldi	r24, 0x00	; 0
     fe6:	60 e0       	ldi	r22, 0x00	; 0
     fe8:	0e 94 24 11 	call	0x2248	; 0x2248 <LCD_moveCursor>
	LCD_intgerToString(data);
     fec:	89 81       	ldd	r24, Y+1	; 0x01
     fee:	88 2f       	mov	r24, r24
     ff0:	90 e0       	ldi	r25, 0x00	; 0
     ff2:	0e 94 7f 11 	call	0x22fe	; 0x22fe <LCD_intgerToString>
//	PIDController_Update(&pid, SET_POINT, data);
}
     ff6:	0f 90       	pop	r0
     ff8:	cf 91       	pop	r28
     ffa:	df 91       	pop	r29
     ffc:	08 95       	ret

00000ffe <TC72_Init>:
#include "TC72.h"
#include "gpio.h"
#include "spi.h"

void TC72_Init(unsigned char  mode)
{
     ffe:	df 93       	push	r29
    1000:	cf 93       	push	r28
    1002:	0f 92       	push	r0
    1004:	cd b7       	in	r28, 0x3d	; 61
    1006:	de b7       	in	r29, 0x3e	; 62
    1008:	89 83       	std	Y+1, r24	; 0x01
	GPIO_writePin(PORTB_ID, PIN4_ID, LOGIC_HIGH);
    100a:	81 e0       	ldi	r24, 0x01	; 1
    100c:	64 e0       	ldi	r22, 0x04	; 4
    100e:	41 e0       	ldi	r20, 0x01	; 1
    1010:	0e 94 48 09 	call	0x1290	; 0x1290 <GPIO_writePin>
	SPI_sendReceiveByte(0x80);
    1014:	80 e8       	ldi	r24, 0x80	; 128
    1016:	0e 94 d5 12 	call	0x25aa	; 0x25aa <SPI_sendReceiveByte>
	SPI_sendReceiveByte(mode);
    101a:	89 81       	ldd	r24, Y+1	; 0x01
    101c:	0e 94 d5 12 	call	0x25aa	; 0x25aa <SPI_sendReceiveByte>
	GPIO_writePin(PORTB_ID, PIN4_ID, LOGIC_LOW);
    1020:	81 e0       	ldi	r24, 0x01	; 1
    1022:	64 e0       	ldi	r22, 0x04	; 4
    1024:	40 e0       	ldi	r20, 0x00	; 0
    1026:	0e 94 48 09 	call	0x1290	; 0x1290 <GPIO_writePin>
}
    102a:	0f 90       	pop	r0
    102c:	cf 91       	pop	r28
    102e:	df 91       	pop	r29
    1030:	08 95       	ret

00001032 <TC72_ReadTemp>:

unsigned char TC72_ReadTemp(void)
{
    1032:	df 93       	push	r29
    1034:	cf 93       	push	r28
    1036:	0f 92       	push	r0
    1038:	cd b7       	in	r28, 0x3d	; 61
    103a:	de b7       	in	r29, 0x3e	; 62
	unsigned char data;
	GPIO_writePin(PORTB_ID, PIN4_ID, LOGIC_HIGH);
    103c:	81 e0       	ldi	r24, 0x01	; 1
    103e:	64 e0       	ldi	r22, 0x04	; 4
    1040:	41 e0       	ldi	r20, 0x01	; 1
    1042:	0e 94 48 09 	call	0x1290	; 0x1290 <GPIO_writePin>
	SPI_sendReceiveByte(0x02);
    1046:	82 e0       	ldi	r24, 0x02	; 2
    1048:	0e 94 d5 12 	call	0x25aa	; 0x25aa <SPI_sendReceiveByte>
	data = SPI_sendReceiveByte(SPI_DEFAULT_DATA_VALUE);
    104c:	8f ef       	ldi	r24, 0xFF	; 255
    104e:	0e 94 d5 12 	call	0x25aa	; 0x25aa <SPI_sendReceiveByte>
    1052:	89 83       	std	Y+1, r24	; 0x01
	GPIO_writePin(PORTB_ID, PIN4_ID, LOGIC_LOW);
    1054:	81 e0       	ldi	r24, 0x01	; 1
    1056:	64 e0       	ldi	r22, 0x04	; 4
    1058:	40 e0       	ldi	r20, 0x00	; 0
    105a:	0e 94 48 09 	call	0x1290	; 0x1290 <GPIO_writePin>
	return data;
    105e:	89 81       	ldd	r24, Y+1	; 0x01
}
    1060:	0f 90       	pop	r0
    1062:	cf 91       	pop	r28
    1064:	df 91       	pop	r29
    1066:	08 95       	ret

00001068 <Timer2_Init_CTC_Mode>:
 */

#include "avr/io.h"

void Timer2_Init_CTC_Mode(unsigned char tick)
{
    1068:	df 93       	push	r29
    106a:	cf 93       	push	r28
    106c:	0f 92       	push	r0
    106e:	cd b7       	in	r28, 0x3d	; 61
    1070:	de b7       	in	r29, 0x3e	; 62
    1072:	89 83       	std	Y+1, r24	; 0x01
	TCNT2 = 0;    // Set Timer initial value to 0
    1074:	e4 e4       	ldi	r30, 0x44	; 68
    1076:	f0 e0       	ldi	r31, 0x00	; 0
    1078:	10 82       	st	Z, r1
	OCR2  = tick; // Set Compare Value
    107a:	e3 e4       	ldi	r30, 0x43	; 67
    107c:	f0 e0       	ldi	r31, 0x00	; 0
    107e:	89 81       	ldd	r24, Y+1	; 0x01
    1080:	80 83       	st	Z, r24
	TIMSK |= (1<<OCIE2); // Enable Timer2 Compare Interrupt
    1082:	a9 e5       	ldi	r26, 0x59	; 89
    1084:	b0 e0       	ldi	r27, 0x00	; 0
    1086:	e9 e5       	ldi	r30, 0x59	; 89
    1088:	f0 e0       	ldi	r31, 0x00	; 0
    108a:	80 81       	ld	r24, Z
    108c:	80 68       	ori	r24, 0x80	; 128
    108e:	8c 93       	st	X, r24
	 * 1. Non PWM mode FOC0=1
	 * 2. CTC Mode WGM01=1 & WGM00=0
	 * 3. No need for OC0 in this example so COM00=0 & COM01=0
	 * 4. clock = F_CPU/1024 CS00=1 CS01=0 CS02=1
	 */
	TCCR2 = (1<<FOC2) | (1<<WGM21) | (1<<CS22) | (1<<CS20);
    1090:	e5 e4       	ldi	r30, 0x45	; 69
    1092:	f0 e0       	ldi	r31, 0x00	; 0
    1094:	8d e8       	ldi	r24, 0x8D	; 141
    1096:	80 83       	st	Z, r24
}
    1098:	0f 90       	pop	r0
    109a:	cf 91       	pop	r28
    109c:	df 91       	pop	r29
    109e:	08 95       	ret

000010a0 <Get_Data>:
#include "device.h"
#include "TC72.h"
unsigned char data;

unsigned char Get_Data(void)
{
    10a0:	df 93       	push	r29
    10a2:	cf 93       	push	r28
    10a4:	cd b7       	in	r28, 0x3d	; 61
    10a6:	de b7       	in	r29, 0x3e	; 62
	data = TC72_ReadTemp();
    10a8:	0e 94 19 08 	call	0x1032	; 0x1032 <TC72_ReadTemp>
    10ac:	80 93 c6 01 	sts	0x01C6, r24
	return data;
    10b0:	80 91 c6 01 	lds	r24, 0x01C6
}
    10b4:	cf 91       	pop	r28
    10b6:	df 91       	pop	r29
    10b8:	08 95       	ret

000010ba <GPIO_setupPinDirection>:
 * Description :
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 */
void GPIO_setupPinDirection(uint8 port_num, uint8 pin_num, GPIO_PinDirectionType direction)
{
    10ba:	df 93       	push	r29
    10bc:	cf 93       	push	r28
    10be:	00 d0       	rcall	.+0      	; 0x10c0 <GPIO_setupPinDirection+0x6>
    10c0:	00 d0       	rcall	.+0      	; 0x10c2 <GPIO_setupPinDirection+0x8>
    10c2:	0f 92       	push	r0
    10c4:	cd b7       	in	r28, 0x3d	; 61
    10c6:	de b7       	in	r29, 0x3e	; 62
    10c8:	89 83       	std	Y+1, r24	; 0x01
    10ca:	6a 83       	std	Y+2, r22	; 0x02
    10cc:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    10ce:	8a 81       	ldd	r24, Y+2	; 0x02
    10d0:	88 30       	cpi	r24, 0x08	; 8
    10d2:	08 f0       	brcs	.+2      	; 0x10d6 <GPIO_setupPinDirection+0x1c>
    10d4:	d5 c0       	rjmp	.+426    	; 0x1280 <GPIO_setupPinDirection+0x1c6>
    10d6:	89 81       	ldd	r24, Y+1	; 0x01
    10d8:	84 30       	cpi	r24, 0x04	; 4
    10da:	08 f0       	brcs	.+2      	; 0x10de <GPIO_setupPinDirection+0x24>
    10dc:	d1 c0       	rjmp	.+418    	; 0x1280 <GPIO_setupPinDirection+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Setup the pin direction as required */
		switch(port_num)
    10de:	89 81       	ldd	r24, Y+1	; 0x01
    10e0:	28 2f       	mov	r18, r24
    10e2:	30 e0       	ldi	r19, 0x00	; 0
    10e4:	3d 83       	std	Y+5, r19	; 0x05
    10e6:	2c 83       	std	Y+4, r18	; 0x04
    10e8:	8c 81       	ldd	r24, Y+4	; 0x04
    10ea:	9d 81       	ldd	r25, Y+5	; 0x05
    10ec:	81 30       	cpi	r24, 0x01	; 1
    10ee:	91 05       	cpc	r25, r1
    10f0:	09 f4       	brne	.+2      	; 0x10f4 <GPIO_setupPinDirection+0x3a>
    10f2:	43 c0       	rjmp	.+134    	; 0x117a <GPIO_setupPinDirection+0xc0>
    10f4:	2c 81       	ldd	r18, Y+4	; 0x04
    10f6:	3d 81       	ldd	r19, Y+5	; 0x05
    10f8:	22 30       	cpi	r18, 0x02	; 2
    10fa:	31 05       	cpc	r19, r1
    10fc:	2c f4       	brge	.+10     	; 0x1108 <GPIO_setupPinDirection+0x4e>
    10fe:	8c 81       	ldd	r24, Y+4	; 0x04
    1100:	9d 81       	ldd	r25, Y+5	; 0x05
    1102:	00 97       	sbiw	r24, 0x00	; 0
    1104:	71 f0       	breq	.+28     	; 0x1122 <GPIO_setupPinDirection+0x68>
    1106:	bc c0       	rjmp	.+376    	; 0x1280 <GPIO_setupPinDirection+0x1c6>
    1108:	2c 81       	ldd	r18, Y+4	; 0x04
    110a:	3d 81       	ldd	r19, Y+5	; 0x05
    110c:	22 30       	cpi	r18, 0x02	; 2
    110e:	31 05       	cpc	r19, r1
    1110:	09 f4       	brne	.+2      	; 0x1114 <GPIO_setupPinDirection+0x5a>
    1112:	5f c0       	rjmp	.+190    	; 0x11d2 <GPIO_setupPinDirection+0x118>
    1114:	8c 81       	ldd	r24, Y+4	; 0x04
    1116:	9d 81       	ldd	r25, Y+5	; 0x05
    1118:	83 30       	cpi	r24, 0x03	; 3
    111a:	91 05       	cpc	r25, r1
    111c:	09 f4       	brne	.+2      	; 0x1120 <GPIO_setupPinDirection+0x66>
    111e:	85 c0       	rjmp	.+266    	; 0x122a <GPIO_setupPinDirection+0x170>
    1120:	af c0       	rjmp	.+350    	; 0x1280 <GPIO_setupPinDirection+0x1c6>
		{
		case PORTA_ID:
			if(direction == PIN_OUTPUT)
    1122:	8b 81       	ldd	r24, Y+3	; 0x03
    1124:	81 30       	cpi	r24, 0x01	; 1
    1126:	a1 f4       	brne	.+40     	; 0x1150 <GPIO_setupPinDirection+0x96>
			{
				SET_BIT(DDRA,pin_num);
    1128:	aa e3       	ldi	r26, 0x3A	; 58
    112a:	b0 e0       	ldi	r27, 0x00	; 0
    112c:	ea e3       	ldi	r30, 0x3A	; 58
    112e:	f0 e0       	ldi	r31, 0x00	; 0
    1130:	80 81       	ld	r24, Z
    1132:	48 2f       	mov	r20, r24
    1134:	8a 81       	ldd	r24, Y+2	; 0x02
    1136:	28 2f       	mov	r18, r24
    1138:	30 e0       	ldi	r19, 0x00	; 0
    113a:	81 e0       	ldi	r24, 0x01	; 1
    113c:	90 e0       	ldi	r25, 0x00	; 0
    113e:	02 2e       	mov	r0, r18
    1140:	02 c0       	rjmp	.+4      	; 0x1146 <GPIO_setupPinDirection+0x8c>
    1142:	88 0f       	add	r24, r24
    1144:	99 1f       	adc	r25, r25
    1146:	0a 94       	dec	r0
    1148:	e2 f7       	brpl	.-8      	; 0x1142 <GPIO_setupPinDirection+0x88>
    114a:	84 2b       	or	r24, r20
    114c:	8c 93       	st	X, r24
    114e:	98 c0       	rjmp	.+304    	; 0x1280 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRA,pin_num);
    1150:	aa e3       	ldi	r26, 0x3A	; 58
    1152:	b0 e0       	ldi	r27, 0x00	; 0
    1154:	ea e3       	ldi	r30, 0x3A	; 58
    1156:	f0 e0       	ldi	r31, 0x00	; 0
    1158:	80 81       	ld	r24, Z
    115a:	48 2f       	mov	r20, r24
    115c:	8a 81       	ldd	r24, Y+2	; 0x02
    115e:	28 2f       	mov	r18, r24
    1160:	30 e0       	ldi	r19, 0x00	; 0
    1162:	81 e0       	ldi	r24, 0x01	; 1
    1164:	90 e0       	ldi	r25, 0x00	; 0
    1166:	02 2e       	mov	r0, r18
    1168:	02 c0       	rjmp	.+4      	; 0x116e <GPIO_setupPinDirection+0xb4>
    116a:	88 0f       	add	r24, r24
    116c:	99 1f       	adc	r25, r25
    116e:	0a 94       	dec	r0
    1170:	e2 f7       	brpl	.-8      	; 0x116a <GPIO_setupPinDirection+0xb0>
    1172:	80 95       	com	r24
    1174:	84 23       	and	r24, r20
    1176:	8c 93       	st	X, r24
    1178:	83 c0       	rjmp	.+262    	; 0x1280 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTB_ID:
			if(direction == PIN_OUTPUT)
    117a:	8b 81       	ldd	r24, Y+3	; 0x03
    117c:	81 30       	cpi	r24, 0x01	; 1
    117e:	a1 f4       	brne	.+40     	; 0x11a8 <GPIO_setupPinDirection+0xee>
			{
				SET_BIT(DDRB,pin_num);
    1180:	a7 e3       	ldi	r26, 0x37	; 55
    1182:	b0 e0       	ldi	r27, 0x00	; 0
    1184:	e7 e3       	ldi	r30, 0x37	; 55
    1186:	f0 e0       	ldi	r31, 0x00	; 0
    1188:	80 81       	ld	r24, Z
    118a:	48 2f       	mov	r20, r24
    118c:	8a 81       	ldd	r24, Y+2	; 0x02
    118e:	28 2f       	mov	r18, r24
    1190:	30 e0       	ldi	r19, 0x00	; 0
    1192:	81 e0       	ldi	r24, 0x01	; 1
    1194:	90 e0       	ldi	r25, 0x00	; 0
    1196:	02 2e       	mov	r0, r18
    1198:	02 c0       	rjmp	.+4      	; 0x119e <GPIO_setupPinDirection+0xe4>
    119a:	88 0f       	add	r24, r24
    119c:	99 1f       	adc	r25, r25
    119e:	0a 94       	dec	r0
    11a0:	e2 f7       	brpl	.-8      	; 0x119a <GPIO_setupPinDirection+0xe0>
    11a2:	84 2b       	or	r24, r20
    11a4:	8c 93       	st	X, r24
    11a6:	6c c0       	rjmp	.+216    	; 0x1280 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRB,pin_num);
    11a8:	a7 e3       	ldi	r26, 0x37	; 55
    11aa:	b0 e0       	ldi	r27, 0x00	; 0
    11ac:	e7 e3       	ldi	r30, 0x37	; 55
    11ae:	f0 e0       	ldi	r31, 0x00	; 0
    11b0:	80 81       	ld	r24, Z
    11b2:	48 2f       	mov	r20, r24
    11b4:	8a 81       	ldd	r24, Y+2	; 0x02
    11b6:	28 2f       	mov	r18, r24
    11b8:	30 e0       	ldi	r19, 0x00	; 0
    11ba:	81 e0       	ldi	r24, 0x01	; 1
    11bc:	90 e0       	ldi	r25, 0x00	; 0
    11be:	02 2e       	mov	r0, r18
    11c0:	02 c0       	rjmp	.+4      	; 0x11c6 <GPIO_setupPinDirection+0x10c>
    11c2:	88 0f       	add	r24, r24
    11c4:	99 1f       	adc	r25, r25
    11c6:	0a 94       	dec	r0
    11c8:	e2 f7       	brpl	.-8      	; 0x11c2 <GPIO_setupPinDirection+0x108>
    11ca:	80 95       	com	r24
    11cc:	84 23       	and	r24, r20
    11ce:	8c 93       	st	X, r24
    11d0:	57 c0       	rjmp	.+174    	; 0x1280 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTC_ID:
			if(direction == PIN_OUTPUT)
    11d2:	8b 81       	ldd	r24, Y+3	; 0x03
    11d4:	81 30       	cpi	r24, 0x01	; 1
    11d6:	a1 f4       	brne	.+40     	; 0x1200 <GPIO_setupPinDirection+0x146>
			{
				SET_BIT(DDRC,pin_num);
    11d8:	a4 e3       	ldi	r26, 0x34	; 52
    11da:	b0 e0       	ldi	r27, 0x00	; 0
    11dc:	e4 e3       	ldi	r30, 0x34	; 52
    11de:	f0 e0       	ldi	r31, 0x00	; 0
    11e0:	80 81       	ld	r24, Z
    11e2:	48 2f       	mov	r20, r24
    11e4:	8a 81       	ldd	r24, Y+2	; 0x02
    11e6:	28 2f       	mov	r18, r24
    11e8:	30 e0       	ldi	r19, 0x00	; 0
    11ea:	81 e0       	ldi	r24, 0x01	; 1
    11ec:	90 e0       	ldi	r25, 0x00	; 0
    11ee:	02 2e       	mov	r0, r18
    11f0:	02 c0       	rjmp	.+4      	; 0x11f6 <GPIO_setupPinDirection+0x13c>
    11f2:	88 0f       	add	r24, r24
    11f4:	99 1f       	adc	r25, r25
    11f6:	0a 94       	dec	r0
    11f8:	e2 f7       	brpl	.-8      	; 0x11f2 <GPIO_setupPinDirection+0x138>
    11fa:	84 2b       	or	r24, r20
    11fc:	8c 93       	st	X, r24
    11fe:	40 c0       	rjmp	.+128    	; 0x1280 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRC,pin_num);
    1200:	a4 e3       	ldi	r26, 0x34	; 52
    1202:	b0 e0       	ldi	r27, 0x00	; 0
    1204:	e4 e3       	ldi	r30, 0x34	; 52
    1206:	f0 e0       	ldi	r31, 0x00	; 0
    1208:	80 81       	ld	r24, Z
    120a:	48 2f       	mov	r20, r24
    120c:	8a 81       	ldd	r24, Y+2	; 0x02
    120e:	28 2f       	mov	r18, r24
    1210:	30 e0       	ldi	r19, 0x00	; 0
    1212:	81 e0       	ldi	r24, 0x01	; 1
    1214:	90 e0       	ldi	r25, 0x00	; 0
    1216:	02 2e       	mov	r0, r18
    1218:	02 c0       	rjmp	.+4      	; 0x121e <GPIO_setupPinDirection+0x164>
    121a:	88 0f       	add	r24, r24
    121c:	99 1f       	adc	r25, r25
    121e:	0a 94       	dec	r0
    1220:	e2 f7       	brpl	.-8      	; 0x121a <GPIO_setupPinDirection+0x160>
    1222:	80 95       	com	r24
    1224:	84 23       	and	r24, r20
    1226:	8c 93       	st	X, r24
    1228:	2b c0       	rjmp	.+86     	; 0x1280 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTD_ID:
			if(direction == PIN_OUTPUT)
    122a:	8b 81       	ldd	r24, Y+3	; 0x03
    122c:	81 30       	cpi	r24, 0x01	; 1
    122e:	a1 f4       	brne	.+40     	; 0x1258 <GPIO_setupPinDirection+0x19e>
			{
				SET_BIT(DDRD,pin_num);
    1230:	a1 e3       	ldi	r26, 0x31	; 49
    1232:	b0 e0       	ldi	r27, 0x00	; 0
    1234:	e1 e3       	ldi	r30, 0x31	; 49
    1236:	f0 e0       	ldi	r31, 0x00	; 0
    1238:	80 81       	ld	r24, Z
    123a:	48 2f       	mov	r20, r24
    123c:	8a 81       	ldd	r24, Y+2	; 0x02
    123e:	28 2f       	mov	r18, r24
    1240:	30 e0       	ldi	r19, 0x00	; 0
    1242:	81 e0       	ldi	r24, 0x01	; 1
    1244:	90 e0       	ldi	r25, 0x00	; 0
    1246:	02 2e       	mov	r0, r18
    1248:	02 c0       	rjmp	.+4      	; 0x124e <GPIO_setupPinDirection+0x194>
    124a:	88 0f       	add	r24, r24
    124c:	99 1f       	adc	r25, r25
    124e:	0a 94       	dec	r0
    1250:	e2 f7       	brpl	.-8      	; 0x124a <GPIO_setupPinDirection+0x190>
    1252:	84 2b       	or	r24, r20
    1254:	8c 93       	st	X, r24
    1256:	14 c0       	rjmp	.+40     	; 0x1280 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRD,pin_num);
    1258:	a1 e3       	ldi	r26, 0x31	; 49
    125a:	b0 e0       	ldi	r27, 0x00	; 0
    125c:	e1 e3       	ldi	r30, 0x31	; 49
    125e:	f0 e0       	ldi	r31, 0x00	; 0
    1260:	80 81       	ld	r24, Z
    1262:	48 2f       	mov	r20, r24
    1264:	8a 81       	ldd	r24, Y+2	; 0x02
    1266:	28 2f       	mov	r18, r24
    1268:	30 e0       	ldi	r19, 0x00	; 0
    126a:	81 e0       	ldi	r24, 0x01	; 1
    126c:	90 e0       	ldi	r25, 0x00	; 0
    126e:	02 2e       	mov	r0, r18
    1270:	02 c0       	rjmp	.+4      	; 0x1276 <GPIO_setupPinDirection+0x1bc>
    1272:	88 0f       	add	r24, r24
    1274:	99 1f       	adc	r25, r25
    1276:	0a 94       	dec	r0
    1278:	e2 f7       	brpl	.-8      	; 0x1272 <GPIO_setupPinDirection+0x1b8>
    127a:	80 95       	com	r24
    127c:	84 23       	and	r24, r20
    127e:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    1280:	0f 90       	pop	r0
    1282:	0f 90       	pop	r0
    1284:	0f 90       	pop	r0
    1286:	0f 90       	pop	r0
    1288:	0f 90       	pop	r0
    128a:	cf 91       	pop	r28
    128c:	df 91       	pop	r29
    128e:	08 95       	ret

00001290 <GPIO_writePin>:
 * Write the value Logic High or Logic Low on the required pin.
 * If the input port number or pin number are not correct, The function will not handle the request.
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 */
void GPIO_writePin(uint8 port_num, uint8 pin_num, uint8 value)
{
    1290:	df 93       	push	r29
    1292:	cf 93       	push	r28
    1294:	00 d0       	rcall	.+0      	; 0x1296 <GPIO_writePin+0x6>
    1296:	00 d0       	rcall	.+0      	; 0x1298 <GPIO_writePin+0x8>
    1298:	0f 92       	push	r0
    129a:	cd b7       	in	r28, 0x3d	; 61
    129c:	de b7       	in	r29, 0x3e	; 62
    129e:	89 83       	std	Y+1, r24	; 0x01
    12a0:	6a 83       	std	Y+2, r22	; 0x02
    12a2:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    12a4:	8a 81       	ldd	r24, Y+2	; 0x02
    12a6:	88 30       	cpi	r24, 0x08	; 8
    12a8:	08 f0       	brcs	.+2      	; 0x12ac <GPIO_writePin+0x1c>
    12aa:	d5 c0       	rjmp	.+426    	; 0x1456 <GPIO_writePin+0x1c6>
    12ac:	89 81       	ldd	r24, Y+1	; 0x01
    12ae:	84 30       	cpi	r24, 0x04	; 4
    12b0:	08 f0       	brcs	.+2      	; 0x12b4 <GPIO_writePin+0x24>
    12b2:	d1 c0       	rjmp	.+418    	; 0x1456 <GPIO_writePin+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Write the pin value as required */
		switch(port_num)
    12b4:	89 81       	ldd	r24, Y+1	; 0x01
    12b6:	28 2f       	mov	r18, r24
    12b8:	30 e0       	ldi	r19, 0x00	; 0
    12ba:	3d 83       	std	Y+5, r19	; 0x05
    12bc:	2c 83       	std	Y+4, r18	; 0x04
    12be:	8c 81       	ldd	r24, Y+4	; 0x04
    12c0:	9d 81       	ldd	r25, Y+5	; 0x05
    12c2:	81 30       	cpi	r24, 0x01	; 1
    12c4:	91 05       	cpc	r25, r1
    12c6:	09 f4       	brne	.+2      	; 0x12ca <GPIO_writePin+0x3a>
    12c8:	43 c0       	rjmp	.+134    	; 0x1350 <GPIO_writePin+0xc0>
    12ca:	2c 81       	ldd	r18, Y+4	; 0x04
    12cc:	3d 81       	ldd	r19, Y+5	; 0x05
    12ce:	22 30       	cpi	r18, 0x02	; 2
    12d0:	31 05       	cpc	r19, r1
    12d2:	2c f4       	brge	.+10     	; 0x12de <GPIO_writePin+0x4e>
    12d4:	8c 81       	ldd	r24, Y+4	; 0x04
    12d6:	9d 81       	ldd	r25, Y+5	; 0x05
    12d8:	00 97       	sbiw	r24, 0x00	; 0
    12da:	71 f0       	breq	.+28     	; 0x12f8 <GPIO_writePin+0x68>
    12dc:	bc c0       	rjmp	.+376    	; 0x1456 <GPIO_writePin+0x1c6>
    12de:	2c 81       	ldd	r18, Y+4	; 0x04
    12e0:	3d 81       	ldd	r19, Y+5	; 0x05
    12e2:	22 30       	cpi	r18, 0x02	; 2
    12e4:	31 05       	cpc	r19, r1
    12e6:	09 f4       	brne	.+2      	; 0x12ea <GPIO_writePin+0x5a>
    12e8:	5f c0       	rjmp	.+190    	; 0x13a8 <GPIO_writePin+0x118>
    12ea:	8c 81       	ldd	r24, Y+4	; 0x04
    12ec:	9d 81       	ldd	r25, Y+5	; 0x05
    12ee:	83 30       	cpi	r24, 0x03	; 3
    12f0:	91 05       	cpc	r25, r1
    12f2:	09 f4       	brne	.+2      	; 0x12f6 <GPIO_writePin+0x66>
    12f4:	85 c0       	rjmp	.+266    	; 0x1400 <GPIO_writePin+0x170>
    12f6:	af c0       	rjmp	.+350    	; 0x1456 <GPIO_writePin+0x1c6>
		{
		case PORTA_ID:
			if(value == LOGIC_HIGH)
    12f8:	8b 81       	ldd	r24, Y+3	; 0x03
    12fa:	81 30       	cpi	r24, 0x01	; 1
    12fc:	a1 f4       	brne	.+40     	; 0x1326 <GPIO_writePin+0x96>
			{
				SET_BIT(PORTA,pin_num);
    12fe:	ab e3       	ldi	r26, 0x3B	; 59
    1300:	b0 e0       	ldi	r27, 0x00	; 0
    1302:	eb e3       	ldi	r30, 0x3B	; 59
    1304:	f0 e0       	ldi	r31, 0x00	; 0
    1306:	80 81       	ld	r24, Z
    1308:	48 2f       	mov	r20, r24
    130a:	8a 81       	ldd	r24, Y+2	; 0x02
    130c:	28 2f       	mov	r18, r24
    130e:	30 e0       	ldi	r19, 0x00	; 0
    1310:	81 e0       	ldi	r24, 0x01	; 1
    1312:	90 e0       	ldi	r25, 0x00	; 0
    1314:	02 2e       	mov	r0, r18
    1316:	02 c0       	rjmp	.+4      	; 0x131c <GPIO_writePin+0x8c>
    1318:	88 0f       	add	r24, r24
    131a:	99 1f       	adc	r25, r25
    131c:	0a 94       	dec	r0
    131e:	e2 f7       	brpl	.-8      	; 0x1318 <GPIO_writePin+0x88>
    1320:	84 2b       	or	r24, r20
    1322:	8c 93       	st	X, r24
    1324:	98 c0       	rjmp	.+304    	; 0x1456 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTA,pin_num);
    1326:	ab e3       	ldi	r26, 0x3B	; 59
    1328:	b0 e0       	ldi	r27, 0x00	; 0
    132a:	eb e3       	ldi	r30, 0x3B	; 59
    132c:	f0 e0       	ldi	r31, 0x00	; 0
    132e:	80 81       	ld	r24, Z
    1330:	48 2f       	mov	r20, r24
    1332:	8a 81       	ldd	r24, Y+2	; 0x02
    1334:	28 2f       	mov	r18, r24
    1336:	30 e0       	ldi	r19, 0x00	; 0
    1338:	81 e0       	ldi	r24, 0x01	; 1
    133a:	90 e0       	ldi	r25, 0x00	; 0
    133c:	02 2e       	mov	r0, r18
    133e:	02 c0       	rjmp	.+4      	; 0x1344 <GPIO_writePin+0xb4>
    1340:	88 0f       	add	r24, r24
    1342:	99 1f       	adc	r25, r25
    1344:	0a 94       	dec	r0
    1346:	e2 f7       	brpl	.-8      	; 0x1340 <GPIO_writePin+0xb0>
    1348:	80 95       	com	r24
    134a:	84 23       	and	r24, r20
    134c:	8c 93       	st	X, r24
    134e:	83 c0       	rjmp	.+262    	; 0x1456 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTB_ID:
			if(value == LOGIC_HIGH)
    1350:	8b 81       	ldd	r24, Y+3	; 0x03
    1352:	81 30       	cpi	r24, 0x01	; 1
    1354:	a1 f4       	brne	.+40     	; 0x137e <GPIO_writePin+0xee>
			{
				SET_BIT(PORTB,pin_num);
    1356:	a8 e3       	ldi	r26, 0x38	; 56
    1358:	b0 e0       	ldi	r27, 0x00	; 0
    135a:	e8 e3       	ldi	r30, 0x38	; 56
    135c:	f0 e0       	ldi	r31, 0x00	; 0
    135e:	80 81       	ld	r24, Z
    1360:	48 2f       	mov	r20, r24
    1362:	8a 81       	ldd	r24, Y+2	; 0x02
    1364:	28 2f       	mov	r18, r24
    1366:	30 e0       	ldi	r19, 0x00	; 0
    1368:	81 e0       	ldi	r24, 0x01	; 1
    136a:	90 e0       	ldi	r25, 0x00	; 0
    136c:	02 2e       	mov	r0, r18
    136e:	02 c0       	rjmp	.+4      	; 0x1374 <GPIO_writePin+0xe4>
    1370:	88 0f       	add	r24, r24
    1372:	99 1f       	adc	r25, r25
    1374:	0a 94       	dec	r0
    1376:	e2 f7       	brpl	.-8      	; 0x1370 <GPIO_writePin+0xe0>
    1378:	84 2b       	or	r24, r20
    137a:	8c 93       	st	X, r24
    137c:	6c c0       	rjmp	.+216    	; 0x1456 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTB,pin_num);
    137e:	a8 e3       	ldi	r26, 0x38	; 56
    1380:	b0 e0       	ldi	r27, 0x00	; 0
    1382:	e8 e3       	ldi	r30, 0x38	; 56
    1384:	f0 e0       	ldi	r31, 0x00	; 0
    1386:	80 81       	ld	r24, Z
    1388:	48 2f       	mov	r20, r24
    138a:	8a 81       	ldd	r24, Y+2	; 0x02
    138c:	28 2f       	mov	r18, r24
    138e:	30 e0       	ldi	r19, 0x00	; 0
    1390:	81 e0       	ldi	r24, 0x01	; 1
    1392:	90 e0       	ldi	r25, 0x00	; 0
    1394:	02 2e       	mov	r0, r18
    1396:	02 c0       	rjmp	.+4      	; 0x139c <GPIO_writePin+0x10c>
    1398:	88 0f       	add	r24, r24
    139a:	99 1f       	adc	r25, r25
    139c:	0a 94       	dec	r0
    139e:	e2 f7       	brpl	.-8      	; 0x1398 <GPIO_writePin+0x108>
    13a0:	80 95       	com	r24
    13a2:	84 23       	and	r24, r20
    13a4:	8c 93       	st	X, r24
    13a6:	57 c0       	rjmp	.+174    	; 0x1456 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTC_ID:
			if(value == LOGIC_HIGH)
    13a8:	8b 81       	ldd	r24, Y+3	; 0x03
    13aa:	81 30       	cpi	r24, 0x01	; 1
    13ac:	a1 f4       	brne	.+40     	; 0x13d6 <GPIO_writePin+0x146>
			{
				SET_BIT(PORTC,pin_num);
    13ae:	a5 e3       	ldi	r26, 0x35	; 53
    13b0:	b0 e0       	ldi	r27, 0x00	; 0
    13b2:	e5 e3       	ldi	r30, 0x35	; 53
    13b4:	f0 e0       	ldi	r31, 0x00	; 0
    13b6:	80 81       	ld	r24, Z
    13b8:	48 2f       	mov	r20, r24
    13ba:	8a 81       	ldd	r24, Y+2	; 0x02
    13bc:	28 2f       	mov	r18, r24
    13be:	30 e0       	ldi	r19, 0x00	; 0
    13c0:	81 e0       	ldi	r24, 0x01	; 1
    13c2:	90 e0       	ldi	r25, 0x00	; 0
    13c4:	02 2e       	mov	r0, r18
    13c6:	02 c0       	rjmp	.+4      	; 0x13cc <GPIO_writePin+0x13c>
    13c8:	88 0f       	add	r24, r24
    13ca:	99 1f       	adc	r25, r25
    13cc:	0a 94       	dec	r0
    13ce:	e2 f7       	brpl	.-8      	; 0x13c8 <GPIO_writePin+0x138>
    13d0:	84 2b       	or	r24, r20
    13d2:	8c 93       	st	X, r24
    13d4:	40 c0       	rjmp	.+128    	; 0x1456 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTC,pin_num);
    13d6:	a5 e3       	ldi	r26, 0x35	; 53
    13d8:	b0 e0       	ldi	r27, 0x00	; 0
    13da:	e5 e3       	ldi	r30, 0x35	; 53
    13dc:	f0 e0       	ldi	r31, 0x00	; 0
    13de:	80 81       	ld	r24, Z
    13e0:	48 2f       	mov	r20, r24
    13e2:	8a 81       	ldd	r24, Y+2	; 0x02
    13e4:	28 2f       	mov	r18, r24
    13e6:	30 e0       	ldi	r19, 0x00	; 0
    13e8:	81 e0       	ldi	r24, 0x01	; 1
    13ea:	90 e0       	ldi	r25, 0x00	; 0
    13ec:	02 2e       	mov	r0, r18
    13ee:	02 c0       	rjmp	.+4      	; 0x13f4 <GPIO_writePin+0x164>
    13f0:	88 0f       	add	r24, r24
    13f2:	99 1f       	adc	r25, r25
    13f4:	0a 94       	dec	r0
    13f6:	e2 f7       	brpl	.-8      	; 0x13f0 <GPIO_writePin+0x160>
    13f8:	80 95       	com	r24
    13fa:	84 23       	and	r24, r20
    13fc:	8c 93       	st	X, r24
    13fe:	2b c0       	rjmp	.+86     	; 0x1456 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTD_ID:
			if(value == LOGIC_HIGH)
    1400:	8b 81       	ldd	r24, Y+3	; 0x03
    1402:	81 30       	cpi	r24, 0x01	; 1
    1404:	a1 f4       	brne	.+40     	; 0x142e <GPIO_writePin+0x19e>
			{
				SET_BIT(PORTD,pin_num);
    1406:	a2 e3       	ldi	r26, 0x32	; 50
    1408:	b0 e0       	ldi	r27, 0x00	; 0
    140a:	e2 e3       	ldi	r30, 0x32	; 50
    140c:	f0 e0       	ldi	r31, 0x00	; 0
    140e:	80 81       	ld	r24, Z
    1410:	48 2f       	mov	r20, r24
    1412:	8a 81       	ldd	r24, Y+2	; 0x02
    1414:	28 2f       	mov	r18, r24
    1416:	30 e0       	ldi	r19, 0x00	; 0
    1418:	81 e0       	ldi	r24, 0x01	; 1
    141a:	90 e0       	ldi	r25, 0x00	; 0
    141c:	02 2e       	mov	r0, r18
    141e:	02 c0       	rjmp	.+4      	; 0x1424 <GPIO_writePin+0x194>
    1420:	88 0f       	add	r24, r24
    1422:	99 1f       	adc	r25, r25
    1424:	0a 94       	dec	r0
    1426:	e2 f7       	brpl	.-8      	; 0x1420 <GPIO_writePin+0x190>
    1428:	84 2b       	or	r24, r20
    142a:	8c 93       	st	X, r24
    142c:	14 c0       	rjmp	.+40     	; 0x1456 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTD,pin_num);
    142e:	a2 e3       	ldi	r26, 0x32	; 50
    1430:	b0 e0       	ldi	r27, 0x00	; 0
    1432:	e2 e3       	ldi	r30, 0x32	; 50
    1434:	f0 e0       	ldi	r31, 0x00	; 0
    1436:	80 81       	ld	r24, Z
    1438:	48 2f       	mov	r20, r24
    143a:	8a 81       	ldd	r24, Y+2	; 0x02
    143c:	28 2f       	mov	r18, r24
    143e:	30 e0       	ldi	r19, 0x00	; 0
    1440:	81 e0       	ldi	r24, 0x01	; 1
    1442:	90 e0       	ldi	r25, 0x00	; 0
    1444:	02 2e       	mov	r0, r18
    1446:	02 c0       	rjmp	.+4      	; 0x144c <GPIO_writePin+0x1bc>
    1448:	88 0f       	add	r24, r24
    144a:	99 1f       	adc	r25, r25
    144c:	0a 94       	dec	r0
    144e:	e2 f7       	brpl	.-8      	; 0x1448 <GPIO_writePin+0x1b8>
    1450:	80 95       	com	r24
    1452:	84 23       	and	r24, r20
    1454:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    1456:	0f 90       	pop	r0
    1458:	0f 90       	pop	r0
    145a:	0f 90       	pop	r0
    145c:	0f 90       	pop	r0
    145e:	0f 90       	pop	r0
    1460:	cf 91       	pop	r28
    1462:	df 91       	pop	r29
    1464:	08 95       	ret

00001466 <GPIO_readPin>:
 * Description :
 * Read and return the value for the required pin, it should be Logic High or Logic Low.
 * If the input port number or pin number are not correct, The function will return Logic Low.
 */
uint8 GPIO_readPin(uint8 port_num, uint8 pin_num)
{
    1466:	df 93       	push	r29
    1468:	cf 93       	push	r28
    146a:	00 d0       	rcall	.+0      	; 0x146c <GPIO_readPin+0x6>
    146c:	00 d0       	rcall	.+0      	; 0x146e <GPIO_readPin+0x8>
    146e:	0f 92       	push	r0
    1470:	cd b7       	in	r28, 0x3d	; 61
    1472:	de b7       	in	r29, 0x3e	; 62
    1474:	8a 83       	std	Y+2, r24	; 0x02
    1476:	6b 83       	std	Y+3, r22	; 0x03
	uint8 pin_value = LOGIC_LOW;
    1478:	19 82       	std	Y+1, r1	; 0x01
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    147a:	8b 81       	ldd	r24, Y+3	; 0x03
    147c:	88 30       	cpi	r24, 0x08	; 8
    147e:	08 f0       	brcs	.+2      	; 0x1482 <GPIO_readPin+0x1c>
    1480:	84 c0       	rjmp	.+264    	; 0x158a <GPIO_readPin+0x124>
    1482:	8a 81       	ldd	r24, Y+2	; 0x02
    1484:	84 30       	cpi	r24, 0x04	; 4
    1486:	08 f0       	brcs	.+2      	; 0x148a <GPIO_readPin+0x24>
    1488:	80 c0       	rjmp	.+256    	; 0x158a <GPIO_readPin+0x124>
		/* Do Nothing */
	}
	else
	{
		/* Read the pin value as required */
		switch(port_num)
    148a:	8a 81       	ldd	r24, Y+2	; 0x02
    148c:	28 2f       	mov	r18, r24
    148e:	30 e0       	ldi	r19, 0x00	; 0
    1490:	3d 83       	std	Y+5, r19	; 0x05
    1492:	2c 83       	std	Y+4, r18	; 0x04
    1494:	4c 81       	ldd	r20, Y+4	; 0x04
    1496:	5d 81       	ldd	r21, Y+5	; 0x05
    1498:	41 30       	cpi	r20, 0x01	; 1
    149a:	51 05       	cpc	r21, r1
    149c:	79 f1       	breq	.+94     	; 0x14fc <GPIO_readPin+0x96>
    149e:	8c 81       	ldd	r24, Y+4	; 0x04
    14a0:	9d 81       	ldd	r25, Y+5	; 0x05
    14a2:	82 30       	cpi	r24, 0x02	; 2
    14a4:	91 05       	cpc	r25, r1
    14a6:	34 f4       	brge	.+12     	; 0x14b4 <GPIO_readPin+0x4e>
    14a8:	2c 81       	ldd	r18, Y+4	; 0x04
    14aa:	3d 81       	ldd	r19, Y+5	; 0x05
    14ac:	21 15       	cp	r18, r1
    14ae:	31 05       	cpc	r19, r1
    14b0:	69 f0       	breq	.+26     	; 0x14cc <GPIO_readPin+0x66>
    14b2:	6b c0       	rjmp	.+214    	; 0x158a <GPIO_readPin+0x124>
    14b4:	4c 81       	ldd	r20, Y+4	; 0x04
    14b6:	5d 81       	ldd	r21, Y+5	; 0x05
    14b8:	42 30       	cpi	r20, 0x02	; 2
    14ba:	51 05       	cpc	r21, r1
    14bc:	b9 f1       	breq	.+110    	; 0x152c <GPIO_readPin+0xc6>
    14be:	8c 81       	ldd	r24, Y+4	; 0x04
    14c0:	9d 81       	ldd	r25, Y+5	; 0x05
    14c2:	83 30       	cpi	r24, 0x03	; 3
    14c4:	91 05       	cpc	r25, r1
    14c6:	09 f4       	brne	.+2      	; 0x14ca <GPIO_readPin+0x64>
    14c8:	49 c0       	rjmp	.+146    	; 0x155c <GPIO_readPin+0xf6>
    14ca:	5f c0       	rjmp	.+190    	; 0x158a <GPIO_readPin+0x124>
		{
		case PORTA_ID:
			if(BIT_IS_SET(PINA,pin_num))
    14cc:	e9 e3       	ldi	r30, 0x39	; 57
    14ce:	f0 e0       	ldi	r31, 0x00	; 0
    14d0:	80 81       	ld	r24, Z
    14d2:	28 2f       	mov	r18, r24
    14d4:	30 e0       	ldi	r19, 0x00	; 0
    14d6:	8b 81       	ldd	r24, Y+3	; 0x03
    14d8:	88 2f       	mov	r24, r24
    14da:	90 e0       	ldi	r25, 0x00	; 0
    14dc:	a9 01       	movw	r20, r18
    14de:	02 c0       	rjmp	.+4      	; 0x14e4 <GPIO_readPin+0x7e>
    14e0:	55 95       	asr	r21
    14e2:	47 95       	ror	r20
    14e4:	8a 95       	dec	r24
    14e6:	e2 f7       	brpl	.-8      	; 0x14e0 <GPIO_readPin+0x7a>
    14e8:	ca 01       	movw	r24, r20
    14ea:	81 70       	andi	r24, 0x01	; 1
    14ec:	90 70       	andi	r25, 0x00	; 0
    14ee:	88 23       	and	r24, r24
    14f0:	19 f0       	breq	.+6      	; 0x14f8 <GPIO_readPin+0x92>
			{
				pin_value = LOGIC_HIGH;
    14f2:	81 e0       	ldi	r24, 0x01	; 1
    14f4:	89 83       	std	Y+1, r24	; 0x01
    14f6:	49 c0       	rjmp	.+146    	; 0x158a <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    14f8:	19 82       	std	Y+1, r1	; 0x01
    14fa:	47 c0       	rjmp	.+142    	; 0x158a <GPIO_readPin+0x124>
			}
			break;
		case PORTB_ID:
			if(BIT_IS_SET(PINB,pin_num))
    14fc:	e6 e3       	ldi	r30, 0x36	; 54
    14fe:	f0 e0       	ldi	r31, 0x00	; 0
    1500:	80 81       	ld	r24, Z
    1502:	28 2f       	mov	r18, r24
    1504:	30 e0       	ldi	r19, 0x00	; 0
    1506:	8b 81       	ldd	r24, Y+3	; 0x03
    1508:	88 2f       	mov	r24, r24
    150a:	90 e0       	ldi	r25, 0x00	; 0
    150c:	a9 01       	movw	r20, r18
    150e:	02 c0       	rjmp	.+4      	; 0x1514 <GPIO_readPin+0xae>
    1510:	55 95       	asr	r21
    1512:	47 95       	ror	r20
    1514:	8a 95       	dec	r24
    1516:	e2 f7       	brpl	.-8      	; 0x1510 <GPIO_readPin+0xaa>
    1518:	ca 01       	movw	r24, r20
    151a:	81 70       	andi	r24, 0x01	; 1
    151c:	90 70       	andi	r25, 0x00	; 0
    151e:	88 23       	and	r24, r24
    1520:	19 f0       	breq	.+6      	; 0x1528 <GPIO_readPin+0xc2>
			{
				pin_value = LOGIC_HIGH;
    1522:	81 e0       	ldi	r24, 0x01	; 1
    1524:	89 83       	std	Y+1, r24	; 0x01
    1526:	31 c0       	rjmp	.+98     	; 0x158a <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1528:	19 82       	std	Y+1, r1	; 0x01
    152a:	2f c0       	rjmp	.+94     	; 0x158a <GPIO_readPin+0x124>
			}
			break;
		case PORTC_ID:
			if(BIT_IS_SET(PINC,pin_num))
    152c:	e3 e3       	ldi	r30, 0x33	; 51
    152e:	f0 e0       	ldi	r31, 0x00	; 0
    1530:	80 81       	ld	r24, Z
    1532:	28 2f       	mov	r18, r24
    1534:	30 e0       	ldi	r19, 0x00	; 0
    1536:	8b 81       	ldd	r24, Y+3	; 0x03
    1538:	88 2f       	mov	r24, r24
    153a:	90 e0       	ldi	r25, 0x00	; 0
    153c:	a9 01       	movw	r20, r18
    153e:	02 c0       	rjmp	.+4      	; 0x1544 <GPIO_readPin+0xde>
    1540:	55 95       	asr	r21
    1542:	47 95       	ror	r20
    1544:	8a 95       	dec	r24
    1546:	e2 f7       	brpl	.-8      	; 0x1540 <GPIO_readPin+0xda>
    1548:	ca 01       	movw	r24, r20
    154a:	81 70       	andi	r24, 0x01	; 1
    154c:	90 70       	andi	r25, 0x00	; 0
    154e:	88 23       	and	r24, r24
    1550:	19 f0       	breq	.+6      	; 0x1558 <GPIO_readPin+0xf2>
			{
				pin_value = LOGIC_HIGH;
    1552:	81 e0       	ldi	r24, 0x01	; 1
    1554:	89 83       	std	Y+1, r24	; 0x01
    1556:	19 c0       	rjmp	.+50     	; 0x158a <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1558:	19 82       	std	Y+1, r1	; 0x01
    155a:	17 c0       	rjmp	.+46     	; 0x158a <GPIO_readPin+0x124>
			}
			break;
		case PORTD_ID:
			if(BIT_IS_SET(PIND,pin_num))
    155c:	e0 e3       	ldi	r30, 0x30	; 48
    155e:	f0 e0       	ldi	r31, 0x00	; 0
    1560:	80 81       	ld	r24, Z
    1562:	28 2f       	mov	r18, r24
    1564:	30 e0       	ldi	r19, 0x00	; 0
    1566:	8b 81       	ldd	r24, Y+3	; 0x03
    1568:	88 2f       	mov	r24, r24
    156a:	90 e0       	ldi	r25, 0x00	; 0
    156c:	a9 01       	movw	r20, r18
    156e:	02 c0       	rjmp	.+4      	; 0x1574 <GPIO_readPin+0x10e>
    1570:	55 95       	asr	r21
    1572:	47 95       	ror	r20
    1574:	8a 95       	dec	r24
    1576:	e2 f7       	brpl	.-8      	; 0x1570 <GPIO_readPin+0x10a>
    1578:	ca 01       	movw	r24, r20
    157a:	81 70       	andi	r24, 0x01	; 1
    157c:	90 70       	andi	r25, 0x00	; 0
    157e:	88 23       	and	r24, r24
    1580:	19 f0       	breq	.+6      	; 0x1588 <GPIO_readPin+0x122>
			{
				pin_value = LOGIC_HIGH;
    1582:	81 e0       	ldi	r24, 0x01	; 1
    1584:	89 83       	std	Y+1, r24	; 0x01
    1586:	01 c0       	rjmp	.+2      	; 0x158a <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1588:	19 82       	std	Y+1, r1	; 0x01
			}
			break;
		}
	}

	return pin_value;
    158a:	89 81       	ldd	r24, Y+1	; 0x01
}
    158c:	0f 90       	pop	r0
    158e:	0f 90       	pop	r0
    1590:	0f 90       	pop	r0
    1592:	0f 90       	pop	r0
    1594:	0f 90       	pop	r0
    1596:	cf 91       	pop	r28
    1598:	df 91       	pop	r29
    159a:	08 95       	ret

0000159c <GPIO_setupPortDirection>:
 * If the direction value is PORT_INPUT all pins in this port should be input pins.
 * If the direction value is PORT_OUTPUT all pins in this port should be output pins.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_setupPortDirection(uint8 port_num, GPIO_PortDirectionType direction)
{
    159c:	df 93       	push	r29
    159e:	cf 93       	push	r28
    15a0:	00 d0       	rcall	.+0      	; 0x15a2 <GPIO_setupPortDirection+0x6>
    15a2:	00 d0       	rcall	.+0      	; 0x15a4 <GPIO_setupPortDirection+0x8>
    15a4:	cd b7       	in	r28, 0x3d	; 61
    15a6:	de b7       	in	r29, 0x3e	; 62
    15a8:	89 83       	std	Y+1, r24	; 0x01
    15aa:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    15ac:	89 81       	ldd	r24, Y+1	; 0x01
    15ae:	84 30       	cpi	r24, 0x04	; 4
    15b0:	90 f5       	brcc	.+100    	; 0x1616 <GPIO_setupPortDirection+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Setup the port direction as required */
		switch(port_num)
    15b2:	89 81       	ldd	r24, Y+1	; 0x01
    15b4:	28 2f       	mov	r18, r24
    15b6:	30 e0       	ldi	r19, 0x00	; 0
    15b8:	3c 83       	std	Y+4, r19	; 0x04
    15ba:	2b 83       	std	Y+3, r18	; 0x03
    15bc:	8b 81       	ldd	r24, Y+3	; 0x03
    15be:	9c 81       	ldd	r25, Y+4	; 0x04
    15c0:	81 30       	cpi	r24, 0x01	; 1
    15c2:	91 05       	cpc	r25, r1
    15c4:	d1 f0       	breq	.+52     	; 0x15fa <GPIO_setupPortDirection+0x5e>
    15c6:	2b 81       	ldd	r18, Y+3	; 0x03
    15c8:	3c 81       	ldd	r19, Y+4	; 0x04
    15ca:	22 30       	cpi	r18, 0x02	; 2
    15cc:	31 05       	cpc	r19, r1
    15ce:	2c f4       	brge	.+10     	; 0x15da <GPIO_setupPortDirection+0x3e>
    15d0:	8b 81       	ldd	r24, Y+3	; 0x03
    15d2:	9c 81       	ldd	r25, Y+4	; 0x04
    15d4:	00 97       	sbiw	r24, 0x00	; 0
    15d6:	61 f0       	breq	.+24     	; 0x15f0 <GPIO_setupPortDirection+0x54>
    15d8:	1e c0       	rjmp	.+60     	; 0x1616 <GPIO_setupPortDirection+0x7a>
    15da:	2b 81       	ldd	r18, Y+3	; 0x03
    15dc:	3c 81       	ldd	r19, Y+4	; 0x04
    15de:	22 30       	cpi	r18, 0x02	; 2
    15e0:	31 05       	cpc	r19, r1
    15e2:	81 f0       	breq	.+32     	; 0x1604 <GPIO_setupPortDirection+0x68>
    15e4:	8b 81       	ldd	r24, Y+3	; 0x03
    15e6:	9c 81       	ldd	r25, Y+4	; 0x04
    15e8:	83 30       	cpi	r24, 0x03	; 3
    15ea:	91 05       	cpc	r25, r1
    15ec:	81 f0       	breq	.+32     	; 0x160e <GPIO_setupPortDirection+0x72>
    15ee:	13 c0       	rjmp	.+38     	; 0x1616 <GPIO_setupPortDirection+0x7a>
		{
		case PORTA_ID:
			DDRA = direction;
    15f0:	ea e3       	ldi	r30, 0x3A	; 58
    15f2:	f0 e0       	ldi	r31, 0x00	; 0
    15f4:	8a 81       	ldd	r24, Y+2	; 0x02
    15f6:	80 83       	st	Z, r24
    15f8:	0e c0       	rjmp	.+28     	; 0x1616 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTB_ID:
			DDRB = direction;
    15fa:	e7 e3       	ldi	r30, 0x37	; 55
    15fc:	f0 e0       	ldi	r31, 0x00	; 0
    15fe:	8a 81       	ldd	r24, Y+2	; 0x02
    1600:	80 83       	st	Z, r24
    1602:	09 c0       	rjmp	.+18     	; 0x1616 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTC_ID:
			DDRC = direction;
    1604:	e4 e3       	ldi	r30, 0x34	; 52
    1606:	f0 e0       	ldi	r31, 0x00	; 0
    1608:	8a 81       	ldd	r24, Y+2	; 0x02
    160a:	80 83       	st	Z, r24
    160c:	04 c0       	rjmp	.+8      	; 0x1616 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTD_ID:
			DDRD = direction;
    160e:	e1 e3       	ldi	r30, 0x31	; 49
    1610:	f0 e0       	ldi	r31, 0x00	; 0
    1612:	8a 81       	ldd	r24, Y+2	; 0x02
    1614:	80 83       	st	Z, r24
			break;
		}
	}
}
    1616:	0f 90       	pop	r0
    1618:	0f 90       	pop	r0
    161a:	0f 90       	pop	r0
    161c:	0f 90       	pop	r0
    161e:	cf 91       	pop	r28
    1620:	df 91       	pop	r29
    1622:	08 95       	ret

00001624 <GPIO_writePort>:
 * If any pin in the port is output pin the value will be written.
 * If any pin in the port is input pin this will activate/deactivate the internal pull-up resistor.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_writePort(uint8 port_num, uint8 value)
{
    1624:	df 93       	push	r29
    1626:	cf 93       	push	r28
    1628:	00 d0       	rcall	.+0      	; 0x162a <GPIO_writePort+0x6>
    162a:	00 d0       	rcall	.+0      	; 0x162c <GPIO_writePort+0x8>
    162c:	cd b7       	in	r28, 0x3d	; 61
    162e:	de b7       	in	r29, 0x3e	; 62
    1630:	89 83       	std	Y+1, r24	; 0x01
    1632:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1634:	89 81       	ldd	r24, Y+1	; 0x01
    1636:	84 30       	cpi	r24, 0x04	; 4
    1638:	90 f5       	brcc	.+100    	; 0x169e <GPIO_writePort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Write the port value as required */
		switch(port_num)
    163a:	89 81       	ldd	r24, Y+1	; 0x01
    163c:	28 2f       	mov	r18, r24
    163e:	30 e0       	ldi	r19, 0x00	; 0
    1640:	3c 83       	std	Y+4, r19	; 0x04
    1642:	2b 83       	std	Y+3, r18	; 0x03
    1644:	8b 81       	ldd	r24, Y+3	; 0x03
    1646:	9c 81       	ldd	r25, Y+4	; 0x04
    1648:	81 30       	cpi	r24, 0x01	; 1
    164a:	91 05       	cpc	r25, r1
    164c:	d1 f0       	breq	.+52     	; 0x1682 <GPIO_writePort+0x5e>
    164e:	2b 81       	ldd	r18, Y+3	; 0x03
    1650:	3c 81       	ldd	r19, Y+4	; 0x04
    1652:	22 30       	cpi	r18, 0x02	; 2
    1654:	31 05       	cpc	r19, r1
    1656:	2c f4       	brge	.+10     	; 0x1662 <GPIO_writePort+0x3e>
    1658:	8b 81       	ldd	r24, Y+3	; 0x03
    165a:	9c 81       	ldd	r25, Y+4	; 0x04
    165c:	00 97       	sbiw	r24, 0x00	; 0
    165e:	61 f0       	breq	.+24     	; 0x1678 <GPIO_writePort+0x54>
    1660:	1e c0       	rjmp	.+60     	; 0x169e <GPIO_writePort+0x7a>
    1662:	2b 81       	ldd	r18, Y+3	; 0x03
    1664:	3c 81       	ldd	r19, Y+4	; 0x04
    1666:	22 30       	cpi	r18, 0x02	; 2
    1668:	31 05       	cpc	r19, r1
    166a:	81 f0       	breq	.+32     	; 0x168c <GPIO_writePort+0x68>
    166c:	8b 81       	ldd	r24, Y+3	; 0x03
    166e:	9c 81       	ldd	r25, Y+4	; 0x04
    1670:	83 30       	cpi	r24, 0x03	; 3
    1672:	91 05       	cpc	r25, r1
    1674:	81 f0       	breq	.+32     	; 0x1696 <GPIO_writePort+0x72>
    1676:	13 c0       	rjmp	.+38     	; 0x169e <GPIO_writePort+0x7a>
		{
		case PORTA_ID:
			PORTA = value;
    1678:	eb e3       	ldi	r30, 0x3B	; 59
    167a:	f0 e0       	ldi	r31, 0x00	; 0
    167c:	8a 81       	ldd	r24, Y+2	; 0x02
    167e:	80 83       	st	Z, r24
    1680:	0e c0       	rjmp	.+28     	; 0x169e <GPIO_writePort+0x7a>
			break;
		case PORTB_ID:
			PORTB = value;
    1682:	e8 e3       	ldi	r30, 0x38	; 56
    1684:	f0 e0       	ldi	r31, 0x00	; 0
    1686:	8a 81       	ldd	r24, Y+2	; 0x02
    1688:	80 83       	st	Z, r24
    168a:	09 c0       	rjmp	.+18     	; 0x169e <GPIO_writePort+0x7a>
			break;
		case PORTC_ID:
			PORTC = value;
    168c:	e5 e3       	ldi	r30, 0x35	; 53
    168e:	f0 e0       	ldi	r31, 0x00	; 0
    1690:	8a 81       	ldd	r24, Y+2	; 0x02
    1692:	80 83       	st	Z, r24
    1694:	04 c0       	rjmp	.+8      	; 0x169e <GPIO_writePort+0x7a>
			break;
		case PORTD_ID:
			PORTD = value;
    1696:	e2 e3       	ldi	r30, 0x32	; 50
    1698:	f0 e0       	ldi	r31, 0x00	; 0
    169a:	8a 81       	ldd	r24, Y+2	; 0x02
    169c:	80 83       	st	Z, r24
			break;
		}
	}
}
    169e:	0f 90       	pop	r0
    16a0:	0f 90       	pop	r0
    16a2:	0f 90       	pop	r0
    16a4:	0f 90       	pop	r0
    16a6:	cf 91       	pop	r28
    16a8:	df 91       	pop	r29
    16aa:	08 95       	ret

000016ac <GPIO_readPort>:
 * Description :
 * Read and return the value of the required port.
 * If the input port number is not correct, The function will return ZERO value.
 */
uint8 GPIO_readPort(uint8 port_num)
{
    16ac:	df 93       	push	r29
    16ae:	cf 93       	push	r28
    16b0:	00 d0       	rcall	.+0      	; 0x16b2 <GPIO_readPort+0x6>
    16b2:	00 d0       	rcall	.+0      	; 0x16b4 <GPIO_readPort+0x8>
    16b4:	cd b7       	in	r28, 0x3d	; 61
    16b6:	de b7       	in	r29, 0x3e	; 62
    16b8:	8a 83       	std	Y+2, r24	; 0x02
	uint8 value = LOGIC_LOW;
    16ba:	19 82       	std	Y+1, r1	; 0x01

	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    16bc:	8a 81       	ldd	r24, Y+2	; 0x02
    16be:	84 30       	cpi	r24, 0x04	; 4
    16c0:	90 f5       	brcc	.+100    	; 0x1726 <GPIO_readPort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Read the port value as required */
		switch(port_num)
    16c2:	8a 81       	ldd	r24, Y+2	; 0x02
    16c4:	28 2f       	mov	r18, r24
    16c6:	30 e0       	ldi	r19, 0x00	; 0
    16c8:	3c 83       	std	Y+4, r19	; 0x04
    16ca:	2b 83       	std	Y+3, r18	; 0x03
    16cc:	8b 81       	ldd	r24, Y+3	; 0x03
    16ce:	9c 81       	ldd	r25, Y+4	; 0x04
    16d0:	81 30       	cpi	r24, 0x01	; 1
    16d2:	91 05       	cpc	r25, r1
    16d4:	d1 f0       	breq	.+52     	; 0x170a <GPIO_readPort+0x5e>
    16d6:	2b 81       	ldd	r18, Y+3	; 0x03
    16d8:	3c 81       	ldd	r19, Y+4	; 0x04
    16da:	22 30       	cpi	r18, 0x02	; 2
    16dc:	31 05       	cpc	r19, r1
    16de:	2c f4       	brge	.+10     	; 0x16ea <GPIO_readPort+0x3e>
    16e0:	8b 81       	ldd	r24, Y+3	; 0x03
    16e2:	9c 81       	ldd	r25, Y+4	; 0x04
    16e4:	00 97       	sbiw	r24, 0x00	; 0
    16e6:	61 f0       	breq	.+24     	; 0x1700 <GPIO_readPort+0x54>
    16e8:	1e c0       	rjmp	.+60     	; 0x1726 <GPIO_readPort+0x7a>
    16ea:	2b 81       	ldd	r18, Y+3	; 0x03
    16ec:	3c 81       	ldd	r19, Y+4	; 0x04
    16ee:	22 30       	cpi	r18, 0x02	; 2
    16f0:	31 05       	cpc	r19, r1
    16f2:	81 f0       	breq	.+32     	; 0x1714 <GPIO_readPort+0x68>
    16f4:	8b 81       	ldd	r24, Y+3	; 0x03
    16f6:	9c 81       	ldd	r25, Y+4	; 0x04
    16f8:	83 30       	cpi	r24, 0x03	; 3
    16fa:	91 05       	cpc	r25, r1
    16fc:	81 f0       	breq	.+32     	; 0x171e <GPIO_readPort+0x72>
    16fe:	13 c0       	rjmp	.+38     	; 0x1726 <GPIO_readPort+0x7a>
		{
		case PORTA_ID:
			value = PINA;
    1700:	e9 e3       	ldi	r30, 0x39	; 57
    1702:	f0 e0       	ldi	r31, 0x00	; 0
    1704:	80 81       	ld	r24, Z
    1706:	89 83       	std	Y+1, r24	; 0x01
    1708:	0e c0       	rjmp	.+28     	; 0x1726 <GPIO_readPort+0x7a>
			break;
		case PORTB_ID:
			value = PINB;
    170a:	e6 e3       	ldi	r30, 0x36	; 54
    170c:	f0 e0       	ldi	r31, 0x00	; 0
    170e:	80 81       	ld	r24, Z
    1710:	89 83       	std	Y+1, r24	; 0x01
    1712:	09 c0       	rjmp	.+18     	; 0x1726 <GPIO_readPort+0x7a>
			break;
		case PORTC_ID:
			value = PINC;
    1714:	e3 e3       	ldi	r30, 0x33	; 51
    1716:	f0 e0       	ldi	r31, 0x00	; 0
    1718:	80 81       	ld	r24, Z
    171a:	89 83       	std	Y+1, r24	; 0x01
    171c:	04 c0       	rjmp	.+8      	; 0x1726 <GPIO_readPort+0x7a>
			break;
		case PORTD_ID:
			value = PIND;
    171e:	e0 e3       	ldi	r30, 0x30	; 48
    1720:	f0 e0       	ldi	r31, 0x00	; 0
    1722:	80 81       	ld	r24, Z
    1724:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
	}

	return value;
    1726:	89 81       	ldd	r24, Y+1	; 0x01
}
    1728:	0f 90       	pop	r0
    172a:	0f 90       	pop	r0
    172c:	0f 90       	pop	r0
    172e:	0f 90       	pop	r0
    1730:	cf 91       	pop	r28
    1732:	df 91       	pop	r29
    1734:	08 95       	ret

00001736 <DIO_init>:


void DIO_init(void)
{
    1736:	df 93       	push	r29
    1738:	cf 93       	push	r28
    173a:	00 d0       	rcall	.+0      	; 0x173c <DIO_init+0x6>
    173c:	00 d0       	rcall	.+0      	; 0x173e <DIO_init+0x8>
    173e:	cd b7       	in	r28, 0x3d	; 61
    1740:	de b7       	in	r29, 0x3e	; 62
	uint8_t loop;
	for(loop=0u; loop < DIO_NUM_OF_CHANNELS ; loop++ ){
    1742:	1c 82       	std	Y+4, r1	; 0x04
    1744:	2f c0       	rjmp	.+94     	; 0x17a4 <DIO_init+0x6e>
		uint8_t portid=dio_config_array[loop].port_id;
    1746:	8c 81       	ldd	r24, Y+4	; 0x04
    1748:	28 2f       	mov	r18, r24
    174a:	30 e0       	ldi	r19, 0x00	; 0
    174c:	c9 01       	movw	r24, r18
    174e:	88 0f       	add	r24, r24
    1750:	99 1f       	adc	r25, r25
    1752:	82 0f       	add	r24, r18
    1754:	93 1f       	adc	r25, r19
    1756:	fc 01       	movw	r30, r24
    1758:	e4 56       	subi	r30, 0x64	; 100
    175a:	fe 4f       	sbci	r31, 0xFE	; 254
    175c:	80 81       	ld	r24, Z
    175e:	8b 83       	std	Y+3, r24	; 0x03
		uint8_t pin_num=dio_config_array[loop].pin_num;
    1760:	8c 81       	ldd	r24, Y+4	; 0x04
    1762:	28 2f       	mov	r18, r24
    1764:	30 e0       	ldi	r19, 0x00	; 0
    1766:	c9 01       	movw	r24, r18
    1768:	88 0f       	add	r24, r24
    176a:	99 1f       	adc	r25, r25
    176c:	82 0f       	add	r24, r18
    176e:	93 1f       	adc	r25, r19
    1770:	fc 01       	movw	r30, r24
    1772:	e3 56       	subi	r30, 0x63	; 99
    1774:	fe 4f       	sbci	r31, 0xFE	; 254
    1776:	80 81       	ld	r24, Z
    1778:	8a 83       	std	Y+2, r24	; 0x02
		uint8_t direction=dio_config_array[loop].direction;
    177a:	8c 81       	ldd	r24, Y+4	; 0x04
    177c:	28 2f       	mov	r18, r24
    177e:	30 e0       	ldi	r19, 0x00	; 0
    1780:	c9 01       	movw	r24, r18
    1782:	88 0f       	add	r24, r24
    1784:	99 1f       	adc	r25, r25
    1786:	82 0f       	add	r24, r18
    1788:	93 1f       	adc	r25, r19
    178a:	fc 01       	movw	r30, r24
    178c:	e2 56       	subi	r30, 0x62	; 98
    178e:	fe 4f       	sbci	r31, 0xFE	; 254
    1790:	80 81       	ld	r24, Z
    1792:	89 83       	std	Y+1, r24	; 0x01
		GPIO_setupPinDirection(portid,pin_num,direction);
    1794:	8b 81       	ldd	r24, Y+3	; 0x03
    1796:	6a 81       	ldd	r22, Y+2	; 0x02
    1798:	49 81       	ldd	r20, Y+1	; 0x01
    179a:	0e 94 5d 08 	call	0x10ba	; 0x10ba <GPIO_setupPinDirection>


void DIO_init(void)
{
	uint8_t loop;
	for(loop=0u; loop < DIO_NUM_OF_CHANNELS ; loop++ ){
    179e:	8c 81       	ldd	r24, Y+4	; 0x04
    17a0:	8f 5f       	subi	r24, 0xFF	; 255
    17a2:	8c 83       	std	Y+4, r24	; 0x04
    17a4:	8c 81       	ldd	r24, Y+4	; 0x04
    17a6:	85 30       	cpi	r24, 0x05	; 5
    17a8:	70 f2       	brcs	.-100    	; 0x1746 <DIO_init+0x10>
		uint8_t portid=dio_config_array[loop].port_id;
		uint8_t pin_num=dio_config_array[loop].pin_num;
		uint8_t direction=dio_config_array[loop].direction;
		GPIO_setupPinDirection(portid,pin_num,direction);
	}
}
    17aa:	0f 90       	pop	r0
    17ac:	0f 90       	pop	r0
    17ae:	0f 90       	pop	r0
    17b0:	0f 90       	pop	r0
    17b2:	cf 91       	pop	r28
    17b4:	df 91       	pop	r29
    17b6:	08 95       	ret

000017b8 <DIO_ChannelGroupWrite>:


void DIO_ChannelGroupWrite(ChannelGroupType channel_group_variabe , uint8_t data)
{
    17b8:	cf 92       	push	r12
    17ba:	ef 92       	push	r14
    17bc:	ff 92       	push	r15
    17be:	0f 93       	push	r16
    17c0:	1f 93       	push	r17
    17c2:	df 93       	push	r29
    17c4:	cf 93       	push	r28
    17c6:	cd b7       	in	r28, 0x3d	; 61
    17c8:	de b7       	in	r29, 0x3e	; 62
    17ca:	63 97       	sbiw	r28, 0x13	; 19
    17cc:	0f b6       	in	r0, 0x3f	; 63
    17ce:	f8 94       	cli
    17d0:	de bf       	out	0x3e, r29	; 62
    17d2:	0f be       	out	0x3f, r0	; 63
    17d4:	cd bf       	out	0x3d, r28	; 61
    17d6:	ef 82       	std	Y+7, r14	; 0x07
    17d8:	f8 86       	std	Y+8, r15	; 0x08
    17da:	09 87       	std	Y+9, r16	; 0x09
    17dc:	1a 87       	std	Y+10, r17	; 0x0a
    17de:	2b 87       	std	Y+11, r18	; 0x0b
    17e0:	3c 87       	std	Y+12, r19	; 0x0c
    17e2:	4d 87       	std	Y+13, r20	; 0x0d
    17e4:	5e 87       	std	Y+14, r21	; 0x0e
    17e6:	6f 87       	std	Y+15, r22	; 0x0f
    17e8:	78 8b       	std	Y+16, r23	; 0x10
    17ea:	89 8b       	std	Y+17, r24	; 0x11
    17ec:	9a 8b       	std	Y+18, r25	; 0x12
    17ee:	cb 8a       	std	Y+19, r12	; 0x13
	uint8_t loop;
	uint8_t to=channel_group_variabe.no_of_channels;
    17f0:	8f 81       	ldd	r24, Y+7	; 0x07
    17f2:	98 85       	ldd	r25, Y+8	; 0x08
    17f4:	8d 83       	std	Y+5, r24	; 0x05

	for(loop=0u; loop <to ; loop++ ){
    17f6:	1e 82       	std	Y+6, r1	; 0x06
    17f8:	4c c0       	rjmp	.+152    	; 0x1892 <DIO_ChannelGroupWrite+0xda>
		uint8_t channel_id=channel_group_variabe.group_ids[loop];
    17fa:	8e 81       	ldd	r24, Y+6	; 0x06
    17fc:	88 2f       	mov	r24, r24
    17fe:	90 e0       	ldi	r25, 0x00	; 0
    1800:	01 96       	adiw	r24, 0x01	; 1
    1802:	9c 01       	movw	r18, r24
    1804:	22 0f       	add	r18, r18
    1806:	33 1f       	adc	r19, r19
    1808:	ce 01       	movw	r24, r28
    180a:	01 96       	adiw	r24, 0x01	; 1
    180c:	82 0f       	add	r24, r18
    180e:	93 1f       	adc	r25, r19
    1810:	fc 01       	movw	r30, r24
    1812:	36 96       	adiw	r30, 0x06	; 6
    1814:	80 81       	ld	r24, Z
    1816:	91 81       	ldd	r25, Z+1	; 0x01
    1818:	8c 83       	std	Y+4, r24	; 0x04
		uint8_t portid=dio_config_array[channel_id].port_id;
    181a:	8c 81       	ldd	r24, Y+4	; 0x04
    181c:	28 2f       	mov	r18, r24
    181e:	30 e0       	ldi	r19, 0x00	; 0
    1820:	c9 01       	movw	r24, r18
    1822:	88 0f       	add	r24, r24
    1824:	99 1f       	adc	r25, r25
    1826:	82 0f       	add	r24, r18
    1828:	93 1f       	adc	r25, r19
    182a:	fc 01       	movw	r30, r24
    182c:	e4 56       	subi	r30, 0x64	; 100
    182e:	fe 4f       	sbci	r31, 0xFE	; 254
    1830:	80 81       	ld	r24, Z
    1832:	8b 83       	std	Y+3, r24	; 0x03
		uint8_t pin_num=dio_config_array[channel_id].pin_num;
    1834:	8c 81       	ldd	r24, Y+4	; 0x04
    1836:	28 2f       	mov	r18, r24
    1838:	30 e0       	ldi	r19, 0x00	; 0
    183a:	c9 01       	movw	r24, r18
    183c:	88 0f       	add	r24, r24
    183e:	99 1f       	adc	r25, r25
    1840:	82 0f       	add	r24, r18
    1842:	93 1f       	adc	r25, r19
    1844:	fc 01       	movw	r30, r24
    1846:	e3 56       	subi	r30, 0x63	; 99
    1848:	fe 4f       	sbci	r31, 0xFE	; 254
    184a:	80 81       	ld	r24, Z
    184c:	8a 83       	std	Y+2, r24	; 0x02
		uint8_t bit_data=READ_BIT(data,loop);
    184e:	8e 81       	ldd	r24, Y+6	; 0x06
    1850:	28 2f       	mov	r18, r24
    1852:	30 e0       	ldi	r19, 0x00	; 0
    1854:	81 e0       	ldi	r24, 0x01	; 1
    1856:	90 e0       	ldi	r25, 0x00	; 0
    1858:	02 c0       	rjmp	.+4      	; 0x185e <DIO_ChannelGroupWrite+0xa6>
    185a:	88 0f       	add	r24, r24
    185c:	99 1f       	adc	r25, r25
    185e:	2a 95       	dec	r18
    1860:	e2 f7       	brpl	.-8      	; 0x185a <DIO_ChannelGroupWrite+0xa2>
    1862:	98 2f       	mov	r25, r24
    1864:	8b 89       	ldd	r24, Y+19	; 0x13
    1866:	89 23       	and	r24, r25
    1868:	28 2f       	mov	r18, r24
    186a:	30 e0       	ldi	r19, 0x00	; 0
    186c:	8e 81       	ldd	r24, Y+6	; 0x06
    186e:	88 2f       	mov	r24, r24
    1870:	90 e0       	ldi	r25, 0x00	; 0
    1872:	a9 01       	movw	r20, r18
    1874:	02 c0       	rjmp	.+4      	; 0x187a <DIO_ChannelGroupWrite+0xc2>
    1876:	55 95       	asr	r21
    1878:	47 95       	ror	r20
    187a:	8a 95       	dec	r24
    187c:	e2 f7       	brpl	.-8      	; 0x1876 <DIO_ChannelGroupWrite+0xbe>
    187e:	ca 01       	movw	r24, r20
    1880:	89 83       	std	Y+1, r24	; 0x01
		GPIO_writePin(portid,pin_num,bit_data);
    1882:	8b 81       	ldd	r24, Y+3	; 0x03
    1884:	6a 81       	ldd	r22, Y+2	; 0x02
    1886:	49 81       	ldd	r20, Y+1	; 0x01
    1888:	0e 94 48 09 	call	0x1290	; 0x1290 <GPIO_writePin>
void DIO_ChannelGroupWrite(ChannelGroupType channel_group_variabe , uint8_t data)
{
	uint8_t loop;
	uint8_t to=channel_group_variabe.no_of_channels;

	for(loop=0u; loop <to ; loop++ ){
    188c:	8e 81       	ldd	r24, Y+6	; 0x06
    188e:	8f 5f       	subi	r24, 0xFF	; 255
    1890:	8e 83       	std	Y+6, r24	; 0x06
    1892:	9e 81       	ldd	r25, Y+6	; 0x06
    1894:	8d 81       	ldd	r24, Y+5	; 0x05
    1896:	98 17       	cp	r25, r24
    1898:	08 f4       	brcc	.+2      	; 0x189c <DIO_ChannelGroupWrite+0xe4>
    189a:	af cf       	rjmp	.-162    	; 0x17fa <DIO_ChannelGroupWrite+0x42>
		GPIO_writePin(portid,pin_num,bit_data);

	}


}
    189c:	63 96       	adiw	r28, 0x13	; 19
    189e:	0f b6       	in	r0, 0x3f	; 63
    18a0:	f8 94       	cli
    18a2:	de bf       	out	0x3e, r29	; 62
    18a4:	0f be       	out	0x3f, r0	; 63
    18a6:	cd bf       	out	0x3d, r28	; 61
    18a8:	cf 91       	pop	r28
    18aa:	df 91       	pop	r29
    18ac:	1f 91       	pop	r17
    18ae:	0f 91       	pop	r16
    18b0:	ff 90       	pop	r15
    18b2:	ef 90       	pop	r14
    18b4:	cf 90       	pop	r12
    18b6:	08 95       	ret

000018b8 <DIO_ChannelGroupRead>:


void DIO_ChannelGroupRead(ChannelGroupType channel_group_variabe ,uint8_t * data_ptr)
{
    18b8:	cf 92       	push	r12
    18ba:	df 92       	push	r13
    18bc:	ef 92       	push	r14
    18be:	ff 92       	push	r15
    18c0:	0f 93       	push	r16
    18c2:	1f 93       	push	r17
    18c4:	df 93       	push	r29
    18c6:	cf 93       	push	r28
    18c8:	cd b7       	in	r28, 0x3d	; 61
    18ca:	de b7       	in	r29, 0x3e	; 62
    18cc:	64 97       	sbiw	r28, 0x14	; 20
    18ce:	0f b6       	in	r0, 0x3f	; 63
    18d0:	f8 94       	cli
    18d2:	de bf       	out	0x3e, r29	; 62
    18d4:	0f be       	out	0x3f, r0	; 63
    18d6:	cd bf       	out	0x3d, r28	; 61
    18d8:	ef 82       	std	Y+7, r14	; 0x07
    18da:	f8 86       	std	Y+8, r15	; 0x08
    18dc:	09 87       	std	Y+9, r16	; 0x09
    18de:	1a 87       	std	Y+10, r17	; 0x0a
    18e0:	2b 87       	std	Y+11, r18	; 0x0b
    18e2:	3c 87       	std	Y+12, r19	; 0x0c
    18e4:	4d 87       	std	Y+13, r20	; 0x0d
    18e6:	5e 87       	std	Y+14, r21	; 0x0e
    18e8:	6f 87       	std	Y+15, r22	; 0x0f
    18ea:	78 8b       	std	Y+16, r23	; 0x10
    18ec:	89 8b       	std	Y+17, r24	; 0x11
    18ee:	9a 8b       	std	Y+18, r25	; 0x12
    18f0:	dc 8a       	std	Y+20, r13	; 0x14
    18f2:	cb 8a       	std	Y+19, r12	; 0x13

	uint8_t loop;
	uint8_t to=channel_group_variabe.no_of_channels;
    18f4:	8f 81       	ldd	r24, Y+7	; 0x07
    18f6:	98 85       	ldd	r25, Y+8	; 0x08
    18f8:	8d 83       	std	Y+5, r24	; 0x05

	for(loop=0u; loop <to ; loop++ ){
    18fa:	1e 82       	std	Y+6, r1	; 0x06
    18fc:	5d c0       	rjmp	.+186    	; 0x19b8 <DIO_ChannelGroupRead+0x100>
		uint8_t channel_id=channel_group_variabe.group_ids[loop];
    18fe:	8e 81       	ldd	r24, Y+6	; 0x06
    1900:	88 2f       	mov	r24, r24
    1902:	90 e0       	ldi	r25, 0x00	; 0
    1904:	01 96       	adiw	r24, 0x01	; 1
    1906:	9c 01       	movw	r18, r24
    1908:	22 0f       	add	r18, r18
    190a:	33 1f       	adc	r19, r19
    190c:	ce 01       	movw	r24, r28
    190e:	01 96       	adiw	r24, 0x01	; 1
    1910:	82 0f       	add	r24, r18
    1912:	93 1f       	adc	r25, r19
    1914:	fc 01       	movw	r30, r24
    1916:	36 96       	adiw	r30, 0x06	; 6
    1918:	80 81       	ld	r24, Z
    191a:	91 81       	ldd	r25, Z+1	; 0x01
    191c:	8c 83       	std	Y+4, r24	; 0x04
		uint8_t portid=dio_config_array[channel_id].port_id;
    191e:	8c 81       	ldd	r24, Y+4	; 0x04
    1920:	28 2f       	mov	r18, r24
    1922:	30 e0       	ldi	r19, 0x00	; 0
    1924:	c9 01       	movw	r24, r18
    1926:	88 0f       	add	r24, r24
    1928:	99 1f       	adc	r25, r25
    192a:	82 0f       	add	r24, r18
    192c:	93 1f       	adc	r25, r19
    192e:	fc 01       	movw	r30, r24
    1930:	e4 56       	subi	r30, 0x64	; 100
    1932:	fe 4f       	sbci	r31, 0xFE	; 254
    1934:	80 81       	ld	r24, Z
    1936:	8b 83       	std	Y+3, r24	; 0x03
		uint8_t pin_num=dio_config_array[channel_id].pin_num;
    1938:	8c 81       	ldd	r24, Y+4	; 0x04
    193a:	28 2f       	mov	r18, r24
    193c:	30 e0       	ldi	r19, 0x00	; 0
    193e:	c9 01       	movw	r24, r18
    1940:	88 0f       	add	r24, r24
    1942:	99 1f       	adc	r25, r25
    1944:	82 0f       	add	r24, r18
    1946:	93 1f       	adc	r25, r19
    1948:	fc 01       	movw	r30, r24
    194a:	e3 56       	subi	r30, 0x63	; 99
    194c:	fe 4f       	sbci	r31, 0xFE	; 254
    194e:	80 81       	ld	r24, Z
    1950:	8a 83       	std	Y+2, r24	; 0x02
		uint8_t data = GPIO_readPin(portid, pin_num);
    1952:	8b 81       	ldd	r24, Y+3	; 0x03
    1954:	6a 81       	ldd	r22, Y+2	; 0x02
    1956:	0e 94 33 0a 	call	0x1466	; 0x1466 <GPIO_readPin>
    195a:	89 83       	std	Y+1, r24	; 0x01
		if(data == LOGIC_HIGH){
    195c:	89 81       	ldd	r24, Y+1	; 0x01
    195e:	81 30       	cpi	r24, 0x01	; 1
    1960:	a1 f4       	brne	.+40     	; 0x198a <DIO_ChannelGroupRead+0xd2>
			SET_BIT(* data_ptr,loop);
    1962:	eb 89       	ldd	r30, Y+19	; 0x13
    1964:	fc 89       	ldd	r31, Y+20	; 0x14
    1966:	80 81       	ld	r24, Z
    1968:	48 2f       	mov	r20, r24
    196a:	8e 81       	ldd	r24, Y+6	; 0x06
    196c:	28 2f       	mov	r18, r24
    196e:	30 e0       	ldi	r19, 0x00	; 0
    1970:	81 e0       	ldi	r24, 0x01	; 1
    1972:	90 e0       	ldi	r25, 0x00	; 0
    1974:	02 2e       	mov	r0, r18
    1976:	02 c0       	rjmp	.+4      	; 0x197c <DIO_ChannelGroupRead+0xc4>
    1978:	88 0f       	add	r24, r24
    197a:	99 1f       	adc	r25, r25
    197c:	0a 94       	dec	r0
    197e:	e2 f7       	brpl	.-8      	; 0x1978 <DIO_ChannelGroupRead+0xc0>
    1980:	84 2b       	or	r24, r20
    1982:	eb 89       	ldd	r30, Y+19	; 0x13
    1984:	fc 89       	ldd	r31, Y+20	; 0x14
    1986:	80 83       	st	Z, r24
    1988:	14 c0       	rjmp	.+40     	; 0x19b2 <DIO_ChannelGroupRead+0xfa>
		}else{
			CLEAR_BIT(* data_ptr,loop);
    198a:	eb 89       	ldd	r30, Y+19	; 0x13
    198c:	fc 89       	ldd	r31, Y+20	; 0x14
    198e:	80 81       	ld	r24, Z
    1990:	48 2f       	mov	r20, r24
    1992:	8e 81       	ldd	r24, Y+6	; 0x06
    1994:	28 2f       	mov	r18, r24
    1996:	30 e0       	ldi	r19, 0x00	; 0
    1998:	81 e0       	ldi	r24, 0x01	; 1
    199a:	90 e0       	ldi	r25, 0x00	; 0
    199c:	02 2e       	mov	r0, r18
    199e:	02 c0       	rjmp	.+4      	; 0x19a4 <DIO_ChannelGroupRead+0xec>
    19a0:	88 0f       	add	r24, r24
    19a2:	99 1f       	adc	r25, r25
    19a4:	0a 94       	dec	r0
    19a6:	e2 f7       	brpl	.-8      	; 0x19a0 <DIO_ChannelGroupRead+0xe8>
    19a8:	80 95       	com	r24
    19aa:	84 23       	and	r24, r20
    19ac:	eb 89       	ldd	r30, Y+19	; 0x13
    19ae:	fc 89       	ldd	r31, Y+20	; 0x14
    19b0:	80 83       	st	Z, r24
{

	uint8_t loop;
	uint8_t to=channel_group_variabe.no_of_channels;

	for(loop=0u; loop <to ; loop++ ){
    19b2:	8e 81       	ldd	r24, Y+6	; 0x06
    19b4:	8f 5f       	subi	r24, 0xFF	; 255
    19b6:	8e 83       	std	Y+6, r24	; 0x06
    19b8:	9e 81       	ldd	r25, Y+6	; 0x06
    19ba:	8d 81       	ldd	r24, Y+5	; 0x05
    19bc:	98 17       	cp	r25, r24
    19be:	08 f4       	brcc	.+2      	; 0x19c2 <DIO_ChannelGroupRead+0x10a>
    19c0:	9e cf       	rjmp	.-196    	; 0x18fe <DIO_ChannelGroupRead+0x46>
		}else{
			CLEAR_BIT(* data_ptr,loop);
		}
	}

}
    19c2:	64 96       	adiw	r28, 0x14	; 20
    19c4:	0f b6       	in	r0, 0x3f	; 63
    19c6:	f8 94       	cli
    19c8:	de bf       	out	0x3e, r29	; 62
    19ca:	0f be       	out	0x3f, r0	; 63
    19cc:	cd bf       	out	0x3d, r28	; 61
    19ce:	cf 91       	pop	r28
    19d0:	df 91       	pop	r29
    19d2:	1f 91       	pop	r17
    19d4:	0f 91       	pop	r16
    19d6:	ff 90       	pop	r15
    19d8:	ef 90       	pop	r14
    19da:	df 90       	pop	r13
    19dc:	cf 90       	pop	r12
    19de:	08 95       	ret

000019e0 <LCD_init>:
 * Initialize the LCD:
 * 1. Setup the LCD pins directions by use the GPIO driver.
 * 2. Setup the LCD Data Mode 4-bits or 8-bits.
 */
void LCD_init(void)
{
    19e0:	df 93       	push	r29
    19e2:	cf 93       	push	r28
    19e4:	cd b7       	in	r28, 0x3d	; 61
    19e6:	de b7       	in	r29, 0x3e	; 62
	/* Configure the direction for RS, RW and E pins as output pins */
	GPIO_setupPinDirection(LCD_RS_PORT_ID,LCD_RS_PIN_ID,PIN_OUTPUT);
    19e8:	83 e0       	ldi	r24, 0x03	; 3
    19ea:	60 e0       	ldi	r22, 0x00	; 0
    19ec:	41 e0       	ldi	r20, 0x01	; 1
    19ee:	0e 94 5d 08 	call	0x10ba	; 0x10ba <GPIO_setupPinDirection>
	GPIO_setupPinDirection(LCD_RW_PORT_ID,LCD_RW_PIN_ID,PIN_OUTPUT);
    19f2:	83 e0       	ldi	r24, 0x03	; 3
    19f4:	61 e0       	ldi	r22, 0x01	; 1
    19f6:	41 e0       	ldi	r20, 0x01	; 1
    19f8:	0e 94 5d 08 	call	0x10ba	; 0x10ba <GPIO_setupPinDirection>
	GPIO_setupPinDirection(LCD_E_PORT_ID,LCD_E_PIN_ID,PIN_OUTPUT);
    19fc:	83 e0       	ldi	r24, 0x03	; 3
    19fe:	62 e0       	ldi	r22, 0x02	; 2
    1a00:	41 e0       	ldi	r20, 0x01	; 1
    1a02:	0e 94 5d 08 	call	0x10ba	; 0x10ba <GPIO_setupPinDirection>

	/* Configure the data port as output port */
	GPIO_setupPortDirection(LCD_DATA_PORT_ID,PORT_OUTPUT);
    1a06:	82 e0       	ldi	r24, 0x02	; 2
    1a08:	6f ef       	ldi	r22, 0xFF	; 255
    1a0a:	0e 94 ce 0a 	call	0x159c	; 0x159c <GPIO_setupPortDirection>

	LCD_sendCommand(LCD_TWO_LINES_EIGHT_BITS_MODE); /* use 2-line lcd + 8-bit Data Mode + 5*7 dot display Mode */
    1a0e:	88 e3       	ldi	r24, 0x38	; 56
    1a10:	0e 94 13 0d 	call	0x1a26	; 0x1a26 <LCD_sendCommand>
	
	LCD_sendCommand(LCD_CURSOR_OFF); /* cursor off */
    1a14:	8c e0       	ldi	r24, 0x0C	; 12
    1a16:	0e 94 13 0d 	call	0x1a26	; 0x1a26 <LCD_sendCommand>
	
	LCD_sendCommand(LCD_CLEAR_COMMAND); /* clear LCD at the beginning */
    1a1a:	81 e0       	ldi	r24, 0x01	; 1
    1a1c:	0e 94 13 0d 	call	0x1a26	; 0x1a26 <LCD_sendCommand>
}
    1a20:	cf 91       	pop	r28
    1a22:	df 91       	pop	r29
    1a24:	08 95       	ret

00001a26 <LCD_sendCommand>:
/*
 * Description :
 * Send the required command to the screen
 */
void LCD_sendCommand(uint8 command)
{
    1a26:	df 93       	push	r29
    1a28:	cf 93       	push	r28
    1a2a:	cd b7       	in	r28, 0x3d	; 61
    1a2c:	de b7       	in	r29, 0x3e	; 62
    1a2e:	e9 97       	sbiw	r28, 0x39	; 57
    1a30:	0f b6       	in	r0, 0x3f	; 63
    1a32:	f8 94       	cli
    1a34:	de bf       	out	0x3e, r29	; 62
    1a36:	0f be       	out	0x3f, r0	; 63
    1a38:	cd bf       	out	0x3d, r28	; 61
    1a3a:	89 af       	std	Y+57, r24	; 0x39
	GPIO_writePin(LCD_RS_PORT_ID,LCD_RS_PIN_ID,LOGIC_LOW); /* Instruction Mode RS=0 */
    1a3c:	83 e0       	ldi	r24, 0x03	; 3
    1a3e:	60 e0       	ldi	r22, 0x00	; 0
    1a40:	40 e0       	ldi	r20, 0x00	; 0
    1a42:	0e 94 48 09 	call	0x1290	; 0x1290 <GPIO_writePin>
	GPIO_writePin(LCD_RW_PORT_ID,LCD_RW_PIN_ID,LOGIC_LOW); /* write data to LCD so RW=0 */
    1a46:	83 e0       	ldi	r24, 0x03	; 3
    1a48:	61 e0       	ldi	r22, 0x01	; 1
    1a4a:	40 e0       	ldi	r20, 0x00	; 0
    1a4c:	0e 94 48 09 	call	0x1290	; 0x1290 <GPIO_writePin>
    1a50:	80 e0       	ldi	r24, 0x00	; 0
    1a52:	90 e0       	ldi	r25, 0x00	; 0
    1a54:	a0 e8       	ldi	r26, 0x80	; 128
    1a56:	bf e3       	ldi	r27, 0x3F	; 63
    1a58:	8d ab       	std	Y+53, r24	; 0x35
    1a5a:	9e ab       	std	Y+54, r25	; 0x36
    1a5c:	af ab       	std	Y+55, r26	; 0x37
    1a5e:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1a60:	6d a9       	ldd	r22, Y+53	; 0x35
    1a62:	7e a9       	ldd	r23, Y+54	; 0x36
    1a64:	8f a9       	ldd	r24, Y+55	; 0x37
    1a66:	98 ad       	ldd	r25, Y+56	; 0x38
    1a68:	20 e0       	ldi	r18, 0x00	; 0
    1a6a:	30 e0       	ldi	r19, 0x00	; 0
    1a6c:	4a e7       	ldi	r20, 0x7A	; 122
    1a6e:	53 e4       	ldi	r21, 0x43	; 67
    1a70:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1a74:	dc 01       	movw	r26, r24
    1a76:	cb 01       	movw	r24, r22
    1a78:	89 ab       	std	Y+49, r24	; 0x31
    1a7a:	9a ab       	std	Y+50, r25	; 0x32
    1a7c:	ab ab       	std	Y+51, r26	; 0x33
    1a7e:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1a80:	69 a9       	ldd	r22, Y+49	; 0x31
    1a82:	7a a9       	ldd	r23, Y+50	; 0x32
    1a84:	8b a9       	ldd	r24, Y+51	; 0x33
    1a86:	9c a9       	ldd	r25, Y+52	; 0x34
    1a88:	20 e0       	ldi	r18, 0x00	; 0
    1a8a:	30 e0       	ldi	r19, 0x00	; 0
    1a8c:	40 e8       	ldi	r20, 0x80	; 128
    1a8e:	5f e3       	ldi	r21, 0x3F	; 63
    1a90:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1a94:	88 23       	and	r24, r24
    1a96:	2c f4       	brge	.+10     	; 0x1aa2 <LCD_sendCommand+0x7c>
		__ticks = 1;
    1a98:	81 e0       	ldi	r24, 0x01	; 1
    1a9a:	90 e0       	ldi	r25, 0x00	; 0
    1a9c:	98 ab       	std	Y+48, r25	; 0x30
    1a9e:	8f a7       	std	Y+47, r24	; 0x2f
    1aa0:	3f c0       	rjmp	.+126    	; 0x1b20 <LCD_sendCommand+0xfa>
	else if (__tmp > 65535)
    1aa2:	69 a9       	ldd	r22, Y+49	; 0x31
    1aa4:	7a a9       	ldd	r23, Y+50	; 0x32
    1aa6:	8b a9       	ldd	r24, Y+51	; 0x33
    1aa8:	9c a9       	ldd	r25, Y+52	; 0x34
    1aaa:	20 e0       	ldi	r18, 0x00	; 0
    1aac:	3f ef       	ldi	r19, 0xFF	; 255
    1aae:	4f e7       	ldi	r20, 0x7F	; 127
    1ab0:	57 e4       	ldi	r21, 0x47	; 71
    1ab2:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1ab6:	18 16       	cp	r1, r24
    1ab8:	4c f5       	brge	.+82     	; 0x1b0c <LCD_sendCommand+0xe6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1aba:	6d a9       	ldd	r22, Y+53	; 0x35
    1abc:	7e a9       	ldd	r23, Y+54	; 0x36
    1abe:	8f a9       	ldd	r24, Y+55	; 0x37
    1ac0:	98 ad       	ldd	r25, Y+56	; 0x38
    1ac2:	20 e0       	ldi	r18, 0x00	; 0
    1ac4:	30 e0       	ldi	r19, 0x00	; 0
    1ac6:	40 e2       	ldi	r20, 0x20	; 32
    1ac8:	51 e4       	ldi	r21, 0x41	; 65
    1aca:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1ace:	dc 01       	movw	r26, r24
    1ad0:	cb 01       	movw	r24, r22
    1ad2:	bc 01       	movw	r22, r24
    1ad4:	cd 01       	movw	r24, r26
    1ad6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ada:	dc 01       	movw	r26, r24
    1adc:	cb 01       	movw	r24, r22
    1ade:	98 ab       	std	Y+48, r25	; 0x30
    1ae0:	8f a7       	std	Y+47, r24	; 0x2f
    1ae2:	0f c0       	rjmp	.+30     	; 0x1b02 <LCD_sendCommand+0xdc>
    1ae4:	89 e1       	ldi	r24, 0x19	; 25
    1ae6:	90 e0       	ldi	r25, 0x00	; 0
    1ae8:	9e a7       	std	Y+46, r25	; 0x2e
    1aea:	8d a7       	std	Y+45, r24	; 0x2d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1aec:	8d a5       	ldd	r24, Y+45	; 0x2d
    1aee:	9e a5       	ldd	r25, Y+46	; 0x2e
    1af0:	01 97       	sbiw	r24, 0x01	; 1
    1af2:	f1 f7       	brne	.-4      	; 0x1af0 <LCD_sendCommand+0xca>
    1af4:	9e a7       	std	Y+46, r25	; 0x2e
    1af6:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1af8:	8f a5       	ldd	r24, Y+47	; 0x2f
    1afa:	98 a9       	ldd	r25, Y+48	; 0x30
    1afc:	01 97       	sbiw	r24, 0x01	; 1
    1afe:	98 ab       	std	Y+48, r25	; 0x30
    1b00:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1b02:	8f a5       	ldd	r24, Y+47	; 0x2f
    1b04:	98 a9       	ldd	r25, Y+48	; 0x30
    1b06:	00 97       	sbiw	r24, 0x00	; 0
    1b08:	69 f7       	brne	.-38     	; 0x1ae4 <LCD_sendCommand+0xbe>
    1b0a:	14 c0       	rjmp	.+40     	; 0x1b34 <LCD_sendCommand+0x10e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1b0c:	69 a9       	ldd	r22, Y+49	; 0x31
    1b0e:	7a a9       	ldd	r23, Y+50	; 0x32
    1b10:	8b a9       	ldd	r24, Y+51	; 0x33
    1b12:	9c a9       	ldd	r25, Y+52	; 0x34
    1b14:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b18:	dc 01       	movw	r26, r24
    1b1a:	cb 01       	movw	r24, r22
    1b1c:	98 ab       	std	Y+48, r25	; 0x30
    1b1e:	8f a7       	std	Y+47, r24	; 0x2f
    1b20:	8f a5       	ldd	r24, Y+47	; 0x2f
    1b22:	98 a9       	ldd	r25, Y+48	; 0x30
    1b24:	9c a7       	std	Y+44, r25	; 0x2c
    1b26:	8b a7       	std	Y+43, r24	; 0x2b
    1b28:	8b a5       	ldd	r24, Y+43	; 0x2b
    1b2a:	9c a5       	ldd	r25, Y+44	; 0x2c
    1b2c:	01 97       	sbiw	r24, 0x01	; 1
    1b2e:	f1 f7       	brne	.-4      	; 0x1b2c <LCD_sendCommand+0x106>
    1b30:	9c a7       	std	Y+44, r25	; 0x2c
    1b32:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1); /* delay for processing Tas = 50ns */
	GPIO_writePin(LCD_E_PORT_ID,LCD_E_PIN_ID,LOGIC_HIGH); /* Enable LCD E=1 */
    1b34:	83 e0       	ldi	r24, 0x03	; 3
    1b36:	62 e0       	ldi	r22, 0x02	; 2
    1b38:	41 e0       	ldi	r20, 0x01	; 1
    1b3a:	0e 94 48 09 	call	0x1290	; 0x1290 <GPIO_writePin>
    1b3e:	80 e0       	ldi	r24, 0x00	; 0
    1b40:	90 e0       	ldi	r25, 0x00	; 0
    1b42:	a0 e8       	ldi	r26, 0x80	; 128
    1b44:	bf e3       	ldi	r27, 0x3F	; 63
    1b46:	8f a3       	std	Y+39, r24	; 0x27
    1b48:	98 a7       	std	Y+40, r25	; 0x28
    1b4a:	a9 a7       	std	Y+41, r26	; 0x29
    1b4c:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1b4e:	6f a1       	ldd	r22, Y+39	; 0x27
    1b50:	78 a5       	ldd	r23, Y+40	; 0x28
    1b52:	89 a5       	ldd	r24, Y+41	; 0x29
    1b54:	9a a5       	ldd	r25, Y+42	; 0x2a
    1b56:	20 e0       	ldi	r18, 0x00	; 0
    1b58:	30 e0       	ldi	r19, 0x00	; 0
    1b5a:	4a e7       	ldi	r20, 0x7A	; 122
    1b5c:	53 e4       	ldi	r21, 0x43	; 67
    1b5e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1b62:	dc 01       	movw	r26, r24
    1b64:	cb 01       	movw	r24, r22
    1b66:	8b a3       	std	Y+35, r24	; 0x23
    1b68:	9c a3       	std	Y+36, r25	; 0x24
    1b6a:	ad a3       	std	Y+37, r26	; 0x25
    1b6c:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1b6e:	6b a1       	ldd	r22, Y+35	; 0x23
    1b70:	7c a1       	ldd	r23, Y+36	; 0x24
    1b72:	8d a1       	ldd	r24, Y+37	; 0x25
    1b74:	9e a1       	ldd	r25, Y+38	; 0x26
    1b76:	20 e0       	ldi	r18, 0x00	; 0
    1b78:	30 e0       	ldi	r19, 0x00	; 0
    1b7a:	40 e8       	ldi	r20, 0x80	; 128
    1b7c:	5f e3       	ldi	r21, 0x3F	; 63
    1b7e:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1b82:	88 23       	and	r24, r24
    1b84:	2c f4       	brge	.+10     	; 0x1b90 <LCD_sendCommand+0x16a>
		__ticks = 1;
    1b86:	81 e0       	ldi	r24, 0x01	; 1
    1b88:	90 e0       	ldi	r25, 0x00	; 0
    1b8a:	9a a3       	std	Y+34, r25	; 0x22
    1b8c:	89 a3       	std	Y+33, r24	; 0x21
    1b8e:	3f c0       	rjmp	.+126    	; 0x1c0e <LCD_sendCommand+0x1e8>
	else if (__tmp > 65535)
    1b90:	6b a1       	ldd	r22, Y+35	; 0x23
    1b92:	7c a1       	ldd	r23, Y+36	; 0x24
    1b94:	8d a1       	ldd	r24, Y+37	; 0x25
    1b96:	9e a1       	ldd	r25, Y+38	; 0x26
    1b98:	20 e0       	ldi	r18, 0x00	; 0
    1b9a:	3f ef       	ldi	r19, 0xFF	; 255
    1b9c:	4f e7       	ldi	r20, 0x7F	; 127
    1b9e:	57 e4       	ldi	r21, 0x47	; 71
    1ba0:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1ba4:	18 16       	cp	r1, r24
    1ba6:	4c f5       	brge	.+82     	; 0x1bfa <LCD_sendCommand+0x1d4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1ba8:	6f a1       	ldd	r22, Y+39	; 0x27
    1baa:	78 a5       	ldd	r23, Y+40	; 0x28
    1bac:	89 a5       	ldd	r24, Y+41	; 0x29
    1bae:	9a a5       	ldd	r25, Y+42	; 0x2a
    1bb0:	20 e0       	ldi	r18, 0x00	; 0
    1bb2:	30 e0       	ldi	r19, 0x00	; 0
    1bb4:	40 e2       	ldi	r20, 0x20	; 32
    1bb6:	51 e4       	ldi	r21, 0x41	; 65
    1bb8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1bbc:	dc 01       	movw	r26, r24
    1bbe:	cb 01       	movw	r24, r22
    1bc0:	bc 01       	movw	r22, r24
    1bc2:	cd 01       	movw	r24, r26
    1bc4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1bc8:	dc 01       	movw	r26, r24
    1bca:	cb 01       	movw	r24, r22
    1bcc:	9a a3       	std	Y+34, r25	; 0x22
    1bce:	89 a3       	std	Y+33, r24	; 0x21
    1bd0:	0f c0       	rjmp	.+30     	; 0x1bf0 <LCD_sendCommand+0x1ca>
    1bd2:	89 e1       	ldi	r24, 0x19	; 25
    1bd4:	90 e0       	ldi	r25, 0x00	; 0
    1bd6:	98 a3       	std	Y+32, r25	; 0x20
    1bd8:	8f 8f       	std	Y+31, r24	; 0x1f
    1bda:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1bdc:	98 a1       	ldd	r25, Y+32	; 0x20
    1bde:	01 97       	sbiw	r24, 0x01	; 1
    1be0:	f1 f7       	brne	.-4      	; 0x1bde <LCD_sendCommand+0x1b8>
    1be2:	98 a3       	std	Y+32, r25	; 0x20
    1be4:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1be6:	89 a1       	ldd	r24, Y+33	; 0x21
    1be8:	9a a1       	ldd	r25, Y+34	; 0x22
    1bea:	01 97       	sbiw	r24, 0x01	; 1
    1bec:	9a a3       	std	Y+34, r25	; 0x22
    1bee:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1bf0:	89 a1       	ldd	r24, Y+33	; 0x21
    1bf2:	9a a1       	ldd	r25, Y+34	; 0x22
    1bf4:	00 97       	sbiw	r24, 0x00	; 0
    1bf6:	69 f7       	brne	.-38     	; 0x1bd2 <LCD_sendCommand+0x1ac>
    1bf8:	14 c0       	rjmp	.+40     	; 0x1c22 <LCD_sendCommand+0x1fc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1bfa:	6b a1       	ldd	r22, Y+35	; 0x23
    1bfc:	7c a1       	ldd	r23, Y+36	; 0x24
    1bfe:	8d a1       	ldd	r24, Y+37	; 0x25
    1c00:	9e a1       	ldd	r25, Y+38	; 0x26
    1c02:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c06:	dc 01       	movw	r26, r24
    1c08:	cb 01       	movw	r24, r22
    1c0a:	9a a3       	std	Y+34, r25	; 0x22
    1c0c:	89 a3       	std	Y+33, r24	; 0x21
    1c0e:	89 a1       	ldd	r24, Y+33	; 0x21
    1c10:	9a a1       	ldd	r25, Y+34	; 0x22
    1c12:	9e 8f       	std	Y+30, r25	; 0x1e
    1c14:	8d 8f       	std	Y+29, r24	; 0x1d
    1c16:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1c18:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1c1a:	01 97       	sbiw	r24, 0x01	; 1
    1c1c:	f1 f7       	brne	.-4      	; 0x1c1a <LCD_sendCommand+0x1f4>
    1c1e:	9e 8f       	std	Y+30, r25	; 0x1e
    1c20:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1); /* delay for processing Tpw - Tdws = 190ns */
	GPIO_writePort(LCD_DATA_PORT_ID,command); /* out the required command to the data bus D0 --> D7 */
    1c22:	82 e0       	ldi	r24, 0x02	; 2
    1c24:	69 ad       	ldd	r22, Y+57	; 0x39
    1c26:	0e 94 12 0b 	call	0x1624	; 0x1624 <GPIO_writePort>
    1c2a:	80 e0       	ldi	r24, 0x00	; 0
    1c2c:	90 e0       	ldi	r25, 0x00	; 0
    1c2e:	a0 e8       	ldi	r26, 0x80	; 128
    1c30:	bf e3       	ldi	r27, 0x3F	; 63
    1c32:	89 8f       	std	Y+25, r24	; 0x19
    1c34:	9a 8f       	std	Y+26, r25	; 0x1a
    1c36:	ab 8f       	std	Y+27, r26	; 0x1b
    1c38:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1c3a:	69 8d       	ldd	r22, Y+25	; 0x19
    1c3c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1c3e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1c40:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1c42:	20 e0       	ldi	r18, 0x00	; 0
    1c44:	30 e0       	ldi	r19, 0x00	; 0
    1c46:	4a e7       	ldi	r20, 0x7A	; 122
    1c48:	53 e4       	ldi	r21, 0x43	; 67
    1c4a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c4e:	dc 01       	movw	r26, r24
    1c50:	cb 01       	movw	r24, r22
    1c52:	8d 8b       	std	Y+21, r24	; 0x15
    1c54:	9e 8b       	std	Y+22, r25	; 0x16
    1c56:	af 8b       	std	Y+23, r26	; 0x17
    1c58:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1c5a:	6d 89       	ldd	r22, Y+21	; 0x15
    1c5c:	7e 89       	ldd	r23, Y+22	; 0x16
    1c5e:	8f 89       	ldd	r24, Y+23	; 0x17
    1c60:	98 8d       	ldd	r25, Y+24	; 0x18
    1c62:	20 e0       	ldi	r18, 0x00	; 0
    1c64:	30 e0       	ldi	r19, 0x00	; 0
    1c66:	40 e8       	ldi	r20, 0x80	; 128
    1c68:	5f e3       	ldi	r21, 0x3F	; 63
    1c6a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1c6e:	88 23       	and	r24, r24
    1c70:	2c f4       	brge	.+10     	; 0x1c7c <LCD_sendCommand+0x256>
		__ticks = 1;
    1c72:	81 e0       	ldi	r24, 0x01	; 1
    1c74:	90 e0       	ldi	r25, 0x00	; 0
    1c76:	9c 8b       	std	Y+20, r25	; 0x14
    1c78:	8b 8b       	std	Y+19, r24	; 0x13
    1c7a:	3f c0       	rjmp	.+126    	; 0x1cfa <LCD_sendCommand+0x2d4>
	else if (__tmp > 65535)
    1c7c:	6d 89       	ldd	r22, Y+21	; 0x15
    1c7e:	7e 89       	ldd	r23, Y+22	; 0x16
    1c80:	8f 89       	ldd	r24, Y+23	; 0x17
    1c82:	98 8d       	ldd	r25, Y+24	; 0x18
    1c84:	20 e0       	ldi	r18, 0x00	; 0
    1c86:	3f ef       	ldi	r19, 0xFF	; 255
    1c88:	4f e7       	ldi	r20, 0x7F	; 127
    1c8a:	57 e4       	ldi	r21, 0x47	; 71
    1c8c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1c90:	18 16       	cp	r1, r24
    1c92:	4c f5       	brge	.+82     	; 0x1ce6 <LCD_sendCommand+0x2c0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1c94:	69 8d       	ldd	r22, Y+25	; 0x19
    1c96:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1c98:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1c9a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1c9c:	20 e0       	ldi	r18, 0x00	; 0
    1c9e:	30 e0       	ldi	r19, 0x00	; 0
    1ca0:	40 e2       	ldi	r20, 0x20	; 32
    1ca2:	51 e4       	ldi	r21, 0x41	; 65
    1ca4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1ca8:	dc 01       	movw	r26, r24
    1caa:	cb 01       	movw	r24, r22
    1cac:	bc 01       	movw	r22, r24
    1cae:	cd 01       	movw	r24, r26
    1cb0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1cb4:	dc 01       	movw	r26, r24
    1cb6:	cb 01       	movw	r24, r22
    1cb8:	9c 8b       	std	Y+20, r25	; 0x14
    1cba:	8b 8b       	std	Y+19, r24	; 0x13
    1cbc:	0f c0       	rjmp	.+30     	; 0x1cdc <LCD_sendCommand+0x2b6>
    1cbe:	89 e1       	ldi	r24, 0x19	; 25
    1cc0:	90 e0       	ldi	r25, 0x00	; 0
    1cc2:	9a 8b       	std	Y+18, r25	; 0x12
    1cc4:	89 8b       	std	Y+17, r24	; 0x11
    1cc6:	89 89       	ldd	r24, Y+17	; 0x11
    1cc8:	9a 89       	ldd	r25, Y+18	; 0x12
    1cca:	01 97       	sbiw	r24, 0x01	; 1
    1ccc:	f1 f7       	brne	.-4      	; 0x1cca <LCD_sendCommand+0x2a4>
    1cce:	9a 8b       	std	Y+18, r25	; 0x12
    1cd0:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1cd2:	8b 89       	ldd	r24, Y+19	; 0x13
    1cd4:	9c 89       	ldd	r25, Y+20	; 0x14
    1cd6:	01 97       	sbiw	r24, 0x01	; 1
    1cd8:	9c 8b       	std	Y+20, r25	; 0x14
    1cda:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1cdc:	8b 89       	ldd	r24, Y+19	; 0x13
    1cde:	9c 89       	ldd	r25, Y+20	; 0x14
    1ce0:	00 97       	sbiw	r24, 0x00	; 0
    1ce2:	69 f7       	brne	.-38     	; 0x1cbe <LCD_sendCommand+0x298>
    1ce4:	14 c0       	rjmp	.+40     	; 0x1d0e <LCD_sendCommand+0x2e8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1ce6:	6d 89       	ldd	r22, Y+21	; 0x15
    1ce8:	7e 89       	ldd	r23, Y+22	; 0x16
    1cea:	8f 89       	ldd	r24, Y+23	; 0x17
    1cec:	98 8d       	ldd	r25, Y+24	; 0x18
    1cee:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1cf2:	dc 01       	movw	r26, r24
    1cf4:	cb 01       	movw	r24, r22
    1cf6:	9c 8b       	std	Y+20, r25	; 0x14
    1cf8:	8b 8b       	std	Y+19, r24	; 0x13
    1cfa:	8b 89       	ldd	r24, Y+19	; 0x13
    1cfc:	9c 89       	ldd	r25, Y+20	; 0x14
    1cfe:	98 8b       	std	Y+16, r25	; 0x10
    1d00:	8f 87       	std	Y+15, r24	; 0x0f
    1d02:	8f 85       	ldd	r24, Y+15	; 0x0f
    1d04:	98 89       	ldd	r25, Y+16	; 0x10
    1d06:	01 97       	sbiw	r24, 0x01	; 1
    1d08:	f1 f7       	brne	.-4      	; 0x1d06 <LCD_sendCommand+0x2e0>
    1d0a:	98 8b       	std	Y+16, r25	; 0x10
    1d0c:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1); /* delay for processing Tdsw = 100ns */
	GPIO_writePin(LCD_E_PORT_ID,LCD_E_PIN_ID,LOGIC_LOW); /* Disable LCD E=0 */
    1d0e:	83 e0       	ldi	r24, 0x03	; 3
    1d10:	62 e0       	ldi	r22, 0x02	; 2
    1d12:	40 e0       	ldi	r20, 0x00	; 0
    1d14:	0e 94 48 09 	call	0x1290	; 0x1290 <GPIO_writePin>
    1d18:	80 e0       	ldi	r24, 0x00	; 0
    1d1a:	90 e0       	ldi	r25, 0x00	; 0
    1d1c:	a0 e8       	ldi	r26, 0x80	; 128
    1d1e:	bf e3       	ldi	r27, 0x3F	; 63
    1d20:	8b 87       	std	Y+11, r24	; 0x0b
    1d22:	9c 87       	std	Y+12, r25	; 0x0c
    1d24:	ad 87       	std	Y+13, r26	; 0x0d
    1d26:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1d28:	6b 85       	ldd	r22, Y+11	; 0x0b
    1d2a:	7c 85       	ldd	r23, Y+12	; 0x0c
    1d2c:	8d 85       	ldd	r24, Y+13	; 0x0d
    1d2e:	9e 85       	ldd	r25, Y+14	; 0x0e
    1d30:	20 e0       	ldi	r18, 0x00	; 0
    1d32:	30 e0       	ldi	r19, 0x00	; 0
    1d34:	4a e7       	ldi	r20, 0x7A	; 122
    1d36:	53 e4       	ldi	r21, 0x43	; 67
    1d38:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d3c:	dc 01       	movw	r26, r24
    1d3e:	cb 01       	movw	r24, r22
    1d40:	8f 83       	std	Y+7, r24	; 0x07
    1d42:	98 87       	std	Y+8, r25	; 0x08
    1d44:	a9 87       	std	Y+9, r26	; 0x09
    1d46:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1d48:	6f 81       	ldd	r22, Y+7	; 0x07
    1d4a:	78 85       	ldd	r23, Y+8	; 0x08
    1d4c:	89 85       	ldd	r24, Y+9	; 0x09
    1d4e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1d50:	20 e0       	ldi	r18, 0x00	; 0
    1d52:	30 e0       	ldi	r19, 0x00	; 0
    1d54:	40 e8       	ldi	r20, 0x80	; 128
    1d56:	5f e3       	ldi	r21, 0x3F	; 63
    1d58:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1d5c:	88 23       	and	r24, r24
    1d5e:	2c f4       	brge	.+10     	; 0x1d6a <LCD_sendCommand+0x344>
		__ticks = 1;
    1d60:	81 e0       	ldi	r24, 0x01	; 1
    1d62:	90 e0       	ldi	r25, 0x00	; 0
    1d64:	9e 83       	std	Y+6, r25	; 0x06
    1d66:	8d 83       	std	Y+5, r24	; 0x05
    1d68:	3f c0       	rjmp	.+126    	; 0x1de8 <LCD_sendCommand+0x3c2>
	else if (__tmp > 65535)
    1d6a:	6f 81       	ldd	r22, Y+7	; 0x07
    1d6c:	78 85       	ldd	r23, Y+8	; 0x08
    1d6e:	89 85       	ldd	r24, Y+9	; 0x09
    1d70:	9a 85       	ldd	r25, Y+10	; 0x0a
    1d72:	20 e0       	ldi	r18, 0x00	; 0
    1d74:	3f ef       	ldi	r19, 0xFF	; 255
    1d76:	4f e7       	ldi	r20, 0x7F	; 127
    1d78:	57 e4       	ldi	r21, 0x47	; 71
    1d7a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1d7e:	18 16       	cp	r1, r24
    1d80:	4c f5       	brge	.+82     	; 0x1dd4 <LCD_sendCommand+0x3ae>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1d82:	6b 85       	ldd	r22, Y+11	; 0x0b
    1d84:	7c 85       	ldd	r23, Y+12	; 0x0c
    1d86:	8d 85       	ldd	r24, Y+13	; 0x0d
    1d88:	9e 85       	ldd	r25, Y+14	; 0x0e
    1d8a:	20 e0       	ldi	r18, 0x00	; 0
    1d8c:	30 e0       	ldi	r19, 0x00	; 0
    1d8e:	40 e2       	ldi	r20, 0x20	; 32
    1d90:	51 e4       	ldi	r21, 0x41	; 65
    1d92:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d96:	dc 01       	movw	r26, r24
    1d98:	cb 01       	movw	r24, r22
    1d9a:	bc 01       	movw	r22, r24
    1d9c:	cd 01       	movw	r24, r26
    1d9e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1da2:	dc 01       	movw	r26, r24
    1da4:	cb 01       	movw	r24, r22
    1da6:	9e 83       	std	Y+6, r25	; 0x06
    1da8:	8d 83       	std	Y+5, r24	; 0x05
    1daa:	0f c0       	rjmp	.+30     	; 0x1dca <LCD_sendCommand+0x3a4>
    1dac:	89 e1       	ldi	r24, 0x19	; 25
    1dae:	90 e0       	ldi	r25, 0x00	; 0
    1db0:	9c 83       	std	Y+4, r25	; 0x04
    1db2:	8b 83       	std	Y+3, r24	; 0x03
    1db4:	8b 81       	ldd	r24, Y+3	; 0x03
    1db6:	9c 81       	ldd	r25, Y+4	; 0x04
    1db8:	01 97       	sbiw	r24, 0x01	; 1
    1dba:	f1 f7       	brne	.-4      	; 0x1db8 <LCD_sendCommand+0x392>
    1dbc:	9c 83       	std	Y+4, r25	; 0x04
    1dbe:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1dc0:	8d 81       	ldd	r24, Y+5	; 0x05
    1dc2:	9e 81       	ldd	r25, Y+6	; 0x06
    1dc4:	01 97       	sbiw	r24, 0x01	; 1
    1dc6:	9e 83       	std	Y+6, r25	; 0x06
    1dc8:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1dca:	8d 81       	ldd	r24, Y+5	; 0x05
    1dcc:	9e 81       	ldd	r25, Y+6	; 0x06
    1dce:	00 97       	sbiw	r24, 0x00	; 0
    1dd0:	69 f7       	brne	.-38     	; 0x1dac <LCD_sendCommand+0x386>
    1dd2:	14 c0       	rjmp	.+40     	; 0x1dfc <LCD_sendCommand+0x3d6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1dd4:	6f 81       	ldd	r22, Y+7	; 0x07
    1dd6:	78 85       	ldd	r23, Y+8	; 0x08
    1dd8:	89 85       	ldd	r24, Y+9	; 0x09
    1dda:	9a 85       	ldd	r25, Y+10	; 0x0a
    1ddc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1de0:	dc 01       	movw	r26, r24
    1de2:	cb 01       	movw	r24, r22
    1de4:	9e 83       	std	Y+6, r25	; 0x06
    1de6:	8d 83       	std	Y+5, r24	; 0x05
    1de8:	8d 81       	ldd	r24, Y+5	; 0x05
    1dea:	9e 81       	ldd	r25, Y+6	; 0x06
    1dec:	9a 83       	std	Y+2, r25	; 0x02
    1dee:	89 83       	std	Y+1, r24	; 0x01
    1df0:	89 81       	ldd	r24, Y+1	; 0x01
    1df2:	9a 81       	ldd	r25, Y+2	; 0x02
    1df4:	01 97       	sbiw	r24, 0x01	; 1
    1df6:	f1 f7       	brne	.-4      	; 0x1df4 <LCD_sendCommand+0x3ce>
    1df8:	9a 83       	std	Y+2, r25	; 0x02
    1dfa:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1); /* delay for processing Th = 13ns */
}
    1dfc:	e9 96       	adiw	r28, 0x39	; 57
    1dfe:	0f b6       	in	r0, 0x3f	; 63
    1e00:	f8 94       	cli
    1e02:	de bf       	out	0x3e, r29	; 62
    1e04:	0f be       	out	0x3f, r0	; 63
    1e06:	cd bf       	out	0x3d, r28	; 61
    1e08:	cf 91       	pop	r28
    1e0a:	df 91       	pop	r29
    1e0c:	08 95       	ret

00001e0e <LCD_displayCharacter>:
/*
 * Description :
 * Display the required character on the screen
 */
void LCD_displayCharacter(uint8 data)
{
    1e0e:	df 93       	push	r29
    1e10:	cf 93       	push	r28
    1e12:	cd b7       	in	r28, 0x3d	; 61
    1e14:	de b7       	in	r29, 0x3e	; 62
    1e16:	e9 97       	sbiw	r28, 0x39	; 57
    1e18:	0f b6       	in	r0, 0x3f	; 63
    1e1a:	f8 94       	cli
    1e1c:	de bf       	out	0x3e, r29	; 62
    1e1e:	0f be       	out	0x3f, r0	; 63
    1e20:	cd bf       	out	0x3d, r28	; 61
    1e22:	89 af       	std	Y+57, r24	; 0x39
	GPIO_writePin(LCD_RS_PORT_ID,LCD_RS_PIN_ID,LOGIC_HIGH); /* Data Mode RS=1 */
    1e24:	83 e0       	ldi	r24, 0x03	; 3
    1e26:	60 e0       	ldi	r22, 0x00	; 0
    1e28:	41 e0       	ldi	r20, 0x01	; 1
    1e2a:	0e 94 48 09 	call	0x1290	; 0x1290 <GPIO_writePin>
	GPIO_writePin(LCD_RW_PORT_ID,LCD_RW_PIN_ID,LOGIC_LOW); /* write data to LCD so RW=0 */
    1e2e:	83 e0       	ldi	r24, 0x03	; 3
    1e30:	61 e0       	ldi	r22, 0x01	; 1
    1e32:	40 e0       	ldi	r20, 0x00	; 0
    1e34:	0e 94 48 09 	call	0x1290	; 0x1290 <GPIO_writePin>
    1e38:	80 e0       	ldi	r24, 0x00	; 0
    1e3a:	90 e0       	ldi	r25, 0x00	; 0
    1e3c:	a0 e8       	ldi	r26, 0x80	; 128
    1e3e:	bf e3       	ldi	r27, 0x3F	; 63
    1e40:	8d ab       	std	Y+53, r24	; 0x35
    1e42:	9e ab       	std	Y+54, r25	; 0x36
    1e44:	af ab       	std	Y+55, r26	; 0x37
    1e46:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1e48:	6d a9       	ldd	r22, Y+53	; 0x35
    1e4a:	7e a9       	ldd	r23, Y+54	; 0x36
    1e4c:	8f a9       	ldd	r24, Y+55	; 0x37
    1e4e:	98 ad       	ldd	r25, Y+56	; 0x38
    1e50:	20 e0       	ldi	r18, 0x00	; 0
    1e52:	30 e0       	ldi	r19, 0x00	; 0
    1e54:	4a e7       	ldi	r20, 0x7A	; 122
    1e56:	53 e4       	ldi	r21, 0x43	; 67
    1e58:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e5c:	dc 01       	movw	r26, r24
    1e5e:	cb 01       	movw	r24, r22
    1e60:	89 ab       	std	Y+49, r24	; 0x31
    1e62:	9a ab       	std	Y+50, r25	; 0x32
    1e64:	ab ab       	std	Y+51, r26	; 0x33
    1e66:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1e68:	69 a9       	ldd	r22, Y+49	; 0x31
    1e6a:	7a a9       	ldd	r23, Y+50	; 0x32
    1e6c:	8b a9       	ldd	r24, Y+51	; 0x33
    1e6e:	9c a9       	ldd	r25, Y+52	; 0x34
    1e70:	20 e0       	ldi	r18, 0x00	; 0
    1e72:	30 e0       	ldi	r19, 0x00	; 0
    1e74:	40 e8       	ldi	r20, 0x80	; 128
    1e76:	5f e3       	ldi	r21, 0x3F	; 63
    1e78:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1e7c:	88 23       	and	r24, r24
    1e7e:	2c f4       	brge	.+10     	; 0x1e8a <LCD_displayCharacter+0x7c>
		__ticks = 1;
    1e80:	81 e0       	ldi	r24, 0x01	; 1
    1e82:	90 e0       	ldi	r25, 0x00	; 0
    1e84:	98 ab       	std	Y+48, r25	; 0x30
    1e86:	8f a7       	std	Y+47, r24	; 0x2f
    1e88:	3f c0       	rjmp	.+126    	; 0x1f08 <LCD_displayCharacter+0xfa>
	else if (__tmp > 65535)
    1e8a:	69 a9       	ldd	r22, Y+49	; 0x31
    1e8c:	7a a9       	ldd	r23, Y+50	; 0x32
    1e8e:	8b a9       	ldd	r24, Y+51	; 0x33
    1e90:	9c a9       	ldd	r25, Y+52	; 0x34
    1e92:	20 e0       	ldi	r18, 0x00	; 0
    1e94:	3f ef       	ldi	r19, 0xFF	; 255
    1e96:	4f e7       	ldi	r20, 0x7F	; 127
    1e98:	57 e4       	ldi	r21, 0x47	; 71
    1e9a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1e9e:	18 16       	cp	r1, r24
    1ea0:	4c f5       	brge	.+82     	; 0x1ef4 <LCD_displayCharacter+0xe6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1ea2:	6d a9       	ldd	r22, Y+53	; 0x35
    1ea4:	7e a9       	ldd	r23, Y+54	; 0x36
    1ea6:	8f a9       	ldd	r24, Y+55	; 0x37
    1ea8:	98 ad       	ldd	r25, Y+56	; 0x38
    1eaa:	20 e0       	ldi	r18, 0x00	; 0
    1eac:	30 e0       	ldi	r19, 0x00	; 0
    1eae:	40 e2       	ldi	r20, 0x20	; 32
    1eb0:	51 e4       	ldi	r21, 0x41	; 65
    1eb2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1eb6:	dc 01       	movw	r26, r24
    1eb8:	cb 01       	movw	r24, r22
    1eba:	bc 01       	movw	r22, r24
    1ebc:	cd 01       	movw	r24, r26
    1ebe:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ec2:	dc 01       	movw	r26, r24
    1ec4:	cb 01       	movw	r24, r22
    1ec6:	98 ab       	std	Y+48, r25	; 0x30
    1ec8:	8f a7       	std	Y+47, r24	; 0x2f
    1eca:	0f c0       	rjmp	.+30     	; 0x1eea <LCD_displayCharacter+0xdc>
    1ecc:	89 e1       	ldi	r24, 0x19	; 25
    1ece:	90 e0       	ldi	r25, 0x00	; 0
    1ed0:	9e a7       	std	Y+46, r25	; 0x2e
    1ed2:	8d a7       	std	Y+45, r24	; 0x2d
    1ed4:	8d a5       	ldd	r24, Y+45	; 0x2d
    1ed6:	9e a5       	ldd	r25, Y+46	; 0x2e
    1ed8:	01 97       	sbiw	r24, 0x01	; 1
    1eda:	f1 f7       	brne	.-4      	; 0x1ed8 <LCD_displayCharacter+0xca>
    1edc:	9e a7       	std	Y+46, r25	; 0x2e
    1ede:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1ee0:	8f a5       	ldd	r24, Y+47	; 0x2f
    1ee2:	98 a9       	ldd	r25, Y+48	; 0x30
    1ee4:	01 97       	sbiw	r24, 0x01	; 1
    1ee6:	98 ab       	std	Y+48, r25	; 0x30
    1ee8:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1eea:	8f a5       	ldd	r24, Y+47	; 0x2f
    1eec:	98 a9       	ldd	r25, Y+48	; 0x30
    1eee:	00 97       	sbiw	r24, 0x00	; 0
    1ef0:	69 f7       	brne	.-38     	; 0x1ecc <LCD_displayCharacter+0xbe>
    1ef2:	14 c0       	rjmp	.+40     	; 0x1f1c <LCD_displayCharacter+0x10e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1ef4:	69 a9       	ldd	r22, Y+49	; 0x31
    1ef6:	7a a9       	ldd	r23, Y+50	; 0x32
    1ef8:	8b a9       	ldd	r24, Y+51	; 0x33
    1efa:	9c a9       	ldd	r25, Y+52	; 0x34
    1efc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1f00:	dc 01       	movw	r26, r24
    1f02:	cb 01       	movw	r24, r22
    1f04:	98 ab       	std	Y+48, r25	; 0x30
    1f06:	8f a7       	std	Y+47, r24	; 0x2f
    1f08:	8f a5       	ldd	r24, Y+47	; 0x2f
    1f0a:	98 a9       	ldd	r25, Y+48	; 0x30
    1f0c:	9c a7       	std	Y+44, r25	; 0x2c
    1f0e:	8b a7       	std	Y+43, r24	; 0x2b
    1f10:	8b a5       	ldd	r24, Y+43	; 0x2b
    1f12:	9c a5       	ldd	r25, Y+44	; 0x2c
    1f14:	01 97       	sbiw	r24, 0x01	; 1
    1f16:	f1 f7       	brne	.-4      	; 0x1f14 <LCD_displayCharacter+0x106>
    1f18:	9c a7       	std	Y+44, r25	; 0x2c
    1f1a:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1); /* delay for processing Tas = 50ns */
	GPIO_writePin(LCD_E_PORT_ID,LCD_E_PIN_ID,LOGIC_HIGH); /* Enable LCD E=1 */
    1f1c:	83 e0       	ldi	r24, 0x03	; 3
    1f1e:	62 e0       	ldi	r22, 0x02	; 2
    1f20:	41 e0       	ldi	r20, 0x01	; 1
    1f22:	0e 94 48 09 	call	0x1290	; 0x1290 <GPIO_writePin>
    1f26:	80 e0       	ldi	r24, 0x00	; 0
    1f28:	90 e0       	ldi	r25, 0x00	; 0
    1f2a:	a0 e8       	ldi	r26, 0x80	; 128
    1f2c:	bf e3       	ldi	r27, 0x3F	; 63
    1f2e:	8f a3       	std	Y+39, r24	; 0x27
    1f30:	98 a7       	std	Y+40, r25	; 0x28
    1f32:	a9 a7       	std	Y+41, r26	; 0x29
    1f34:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1f36:	6f a1       	ldd	r22, Y+39	; 0x27
    1f38:	78 a5       	ldd	r23, Y+40	; 0x28
    1f3a:	89 a5       	ldd	r24, Y+41	; 0x29
    1f3c:	9a a5       	ldd	r25, Y+42	; 0x2a
    1f3e:	20 e0       	ldi	r18, 0x00	; 0
    1f40:	30 e0       	ldi	r19, 0x00	; 0
    1f42:	4a e7       	ldi	r20, 0x7A	; 122
    1f44:	53 e4       	ldi	r21, 0x43	; 67
    1f46:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1f4a:	dc 01       	movw	r26, r24
    1f4c:	cb 01       	movw	r24, r22
    1f4e:	8b a3       	std	Y+35, r24	; 0x23
    1f50:	9c a3       	std	Y+36, r25	; 0x24
    1f52:	ad a3       	std	Y+37, r26	; 0x25
    1f54:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1f56:	6b a1       	ldd	r22, Y+35	; 0x23
    1f58:	7c a1       	ldd	r23, Y+36	; 0x24
    1f5a:	8d a1       	ldd	r24, Y+37	; 0x25
    1f5c:	9e a1       	ldd	r25, Y+38	; 0x26
    1f5e:	20 e0       	ldi	r18, 0x00	; 0
    1f60:	30 e0       	ldi	r19, 0x00	; 0
    1f62:	40 e8       	ldi	r20, 0x80	; 128
    1f64:	5f e3       	ldi	r21, 0x3F	; 63
    1f66:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1f6a:	88 23       	and	r24, r24
    1f6c:	2c f4       	brge	.+10     	; 0x1f78 <LCD_displayCharacter+0x16a>
		__ticks = 1;
    1f6e:	81 e0       	ldi	r24, 0x01	; 1
    1f70:	90 e0       	ldi	r25, 0x00	; 0
    1f72:	9a a3       	std	Y+34, r25	; 0x22
    1f74:	89 a3       	std	Y+33, r24	; 0x21
    1f76:	3f c0       	rjmp	.+126    	; 0x1ff6 <LCD_displayCharacter+0x1e8>
	else if (__tmp > 65535)
    1f78:	6b a1       	ldd	r22, Y+35	; 0x23
    1f7a:	7c a1       	ldd	r23, Y+36	; 0x24
    1f7c:	8d a1       	ldd	r24, Y+37	; 0x25
    1f7e:	9e a1       	ldd	r25, Y+38	; 0x26
    1f80:	20 e0       	ldi	r18, 0x00	; 0
    1f82:	3f ef       	ldi	r19, 0xFF	; 255
    1f84:	4f e7       	ldi	r20, 0x7F	; 127
    1f86:	57 e4       	ldi	r21, 0x47	; 71
    1f88:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1f8c:	18 16       	cp	r1, r24
    1f8e:	4c f5       	brge	.+82     	; 0x1fe2 <LCD_displayCharacter+0x1d4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1f90:	6f a1       	ldd	r22, Y+39	; 0x27
    1f92:	78 a5       	ldd	r23, Y+40	; 0x28
    1f94:	89 a5       	ldd	r24, Y+41	; 0x29
    1f96:	9a a5       	ldd	r25, Y+42	; 0x2a
    1f98:	20 e0       	ldi	r18, 0x00	; 0
    1f9a:	30 e0       	ldi	r19, 0x00	; 0
    1f9c:	40 e2       	ldi	r20, 0x20	; 32
    1f9e:	51 e4       	ldi	r21, 0x41	; 65
    1fa0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1fa4:	dc 01       	movw	r26, r24
    1fa6:	cb 01       	movw	r24, r22
    1fa8:	bc 01       	movw	r22, r24
    1faa:	cd 01       	movw	r24, r26
    1fac:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1fb0:	dc 01       	movw	r26, r24
    1fb2:	cb 01       	movw	r24, r22
    1fb4:	9a a3       	std	Y+34, r25	; 0x22
    1fb6:	89 a3       	std	Y+33, r24	; 0x21
    1fb8:	0f c0       	rjmp	.+30     	; 0x1fd8 <LCD_displayCharacter+0x1ca>
    1fba:	89 e1       	ldi	r24, 0x19	; 25
    1fbc:	90 e0       	ldi	r25, 0x00	; 0
    1fbe:	98 a3       	std	Y+32, r25	; 0x20
    1fc0:	8f 8f       	std	Y+31, r24	; 0x1f
    1fc2:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1fc4:	98 a1       	ldd	r25, Y+32	; 0x20
    1fc6:	01 97       	sbiw	r24, 0x01	; 1
    1fc8:	f1 f7       	brne	.-4      	; 0x1fc6 <LCD_displayCharacter+0x1b8>
    1fca:	98 a3       	std	Y+32, r25	; 0x20
    1fcc:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1fce:	89 a1       	ldd	r24, Y+33	; 0x21
    1fd0:	9a a1       	ldd	r25, Y+34	; 0x22
    1fd2:	01 97       	sbiw	r24, 0x01	; 1
    1fd4:	9a a3       	std	Y+34, r25	; 0x22
    1fd6:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1fd8:	89 a1       	ldd	r24, Y+33	; 0x21
    1fda:	9a a1       	ldd	r25, Y+34	; 0x22
    1fdc:	00 97       	sbiw	r24, 0x00	; 0
    1fde:	69 f7       	brne	.-38     	; 0x1fba <LCD_displayCharacter+0x1ac>
    1fe0:	14 c0       	rjmp	.+40     	; 0x200a <LCD_displayCharacter+0x1fc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1fe2:	6b a1       	ldd	r22, Y+35	; 0x23
    1fe4:	7c a1       	ldd	r23, Y+36	; 0x24
    1fe6:	8d a1       	ldd	r24, Y+37	; 0x25
    1fe8:	9e a1       	ldd	r25, Y+38	; 0x26
    1fea:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1fee:	dc 01       	movw	r26, r24
    1ff0:	cb 01       	movw	r24, r22
    1ff2:	9a a3       	std	Y+34, r25	; 0x22
    1ff4:	89 a3       	std	Y+33, r24	; 0x21
    1ff6:	89 a1       	ldd	r24, Y+33	; 0x21
    1ff8:	9a a1       	ldd	r25, Y+34	; 0x22
    1ffa:	9e 8f       	std	Y+30, r25	; 0x1e
    1ffc:	8d 8f       	std	Y+29, r24	; 0x1d
    1ffe:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2000:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2002:	01 97       	sbiw	r24, 0x01	; 1
    2004:	f1 f7       	brne	.-4      	; 0x2002 <LCD_displayCharacter+0x1f4>
    2006:	9e 8f       	std	Y+30, r25	; 0x1e
    2008:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1); /* delay for processing Tpw - Tdws = 190ns */
	GPIO_writePort(LCD_DATA_PORT_ID,data); /* out the required command to the data bus D0 --> D7 */
    200a:	82 e0       	ldi	r24, 0x02	; 2
    200c:	69 ad       	ldd	r22, Y+57	; 0x39
    200e:	0e 94 12 0b 	call	0x1624	; 0x1624 <GPIO_writePort>
    2012:	80 e0       	ldi	r24, 0x00	; 0
    2014:	90 e0       	ldi	r25, 0x00	; 0
    2016:	a0 e8       	ldi	r26, 0x80	; 128
    2018:	bf e3       	ldi	r27, 0x3F	; 63
    201a:	89 8f       	std	Y+25, r24	; 0x19
    201c:	9a 8f       	std	Y+26, r25	; 0x1a
    201e:	ab 8f       	std	Y+27, r26	; 0x1b
    2020:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2022:	69 8d       	ldd	r22, Y+25	; 0x19
    2024:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2026:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2028:	9c 8d       	ldd	r25, Y+28	; 0x1c
    202a:	20 e0       	ldi	r18, 0x00	; 0
    202c:	30 e0       	ldi	r19, 0x00	; 0
    202e:	4a e7       	ldi	r20, 0x7A	; 122
    2030:	53 e4       	ldi	r21, 0x43	; 67
    2032:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2036:	dc 01       	movw	r26, r24
    2038:	cb 01       	movw	r24, r22
    203a:	8d 8b       	std	Y+21, r24	; 0x15
    203c:	9e 8b       	std	Y+22, r25	; 0x16
    203e:	af 8b       	std	Y+23, r26	; 0x17
    2040:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2042:	6d 89       	ldd	r22, Y+21	; 0x15
    2044:	7e 89       	ldd	r23, Y+22	; 0x16
    2046:	8f 89       	ldd	r24, Y+23	; 0x17
    2048:	98 8d       	ldd	r25, Y+24	; 0x18
    204a:	20 e0       	ldi	r18, 0x00	; 0
    204c:	30 e0       	ldi	r19, 0x00	; 0
    204e:	40 e8       	ldi	r20, 0x80	; 128
    2050:	5f e3       	ldi	r21, 0x3F	; 63
    2052:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2056:	88 23       	and	r24, r24
    2058:	2c f4       	brge	.+10     	; 0x2064 <LCD_displayCharacter+0x256>
		__ticks = 1;
    205a:	81 e0       	ldi	r24, 0x01	; 1
    205c:	90 e0       	ldi	r25, 0x00	; 0
    205e:	9c 8b       	std	Y+20, r25	; 0x14
    2060:	8b 8b       	std	Y+19, r24	; 0x13
    2062:	3f c0       	rjmp	.+126    	; 0x20e2 <LCD_displayCharacter+0x2d4>
	else if (__tmp > 65535)
    2064:	6d 89       	ldd	r22, Y+21	; 0x15
    2066:	7e 89       	ldd	r23, Y+22	; 0x16
    2068:	8f 89       	ldd	r24, Y+23	; 0x17
    206a:	98 8d       	ldd	r25, Y+24	; 0x18
    206c:	20 e0       	ldi	r18, 0x00	; 0
    206e:	3f ef       	ldi	r19, 0xFF	; 255
    2070:	4f e7       	ldi	r20, 0x7F	; 127
    2072:	57 e4       	ldi	r21, 0x47	; 71
    2074:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2078:	18 16       	cp	r1, r24
    207a:	4c f5       	brge	.+82     	; 0x20ce <LCD_displayCharacter+0x2c0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    207c:	69 8d       	ldd	r22, Y+25	; 0x19
    207e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2080:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2082:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2084:	20 e0       	ldi	r18, 0x00	; 0
    2086:	30 e0       	ldi	r19, 0x00	; 0
    2088:	40 e2       	ldi	r20, 0x20	; 32
    208a:	51 e4       	ldi	r21, 0x41	; 65
    208c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2090:	dc 01       	movw	r26, r24
    2092:	cb 01       	movw	r24, r22
    2094:	bc 01       	movw	r22, r24
    2096:	cd 01       	movw	r24, r26
    2098:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    209c:	dc 01       	movw	r26, r24
    209e:	cb 01       	movw	r24, r22
    20a0:	9c 8b       	std	Y+20, r25	; 0x14
    20a2:	8b 8b       	std	Y+19, r24	; 0x13
    20a4:	0f c0       	rjmp	.+30     	; 0x20c4 <LCD_displayCharacter+0x2b6>
    20a6:	89 e1       	ldi	r24, 0x19	; 25
    20a8:	90 e0       	ldi	r25, 0x00	; 0
    20aa:	9a 8b       	std	Y+18, r25	; 0x12
    20ac:	89 8b       	std	Y+17, r24	; 0x11
    20ae:	89 89       	ldd	r24, Y+17	; 0x11
    20b0:	9a 89       	ldd	r25, Y+18	; 0x12
    20b2:	01 97       	sbiw	r24, 0x01	; 1
    20b4:	f1 f7       	brne	.-4      	; 0x20b2 <LCD_displayCharacter+0x2a4>
    20b6:	9a 8b       	std	Y+18, r25	; 0x12
    20b8:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    20ba:	8b 89       	ldd	r24, Y+19	; 0x13
    20bc:	9c 89       	ldd	r25, Y+20	; 0x14
    20be:	01 97       	sbiw	r24, 0x01	; 1
    20c0:	9c 8b       	std	Y+20, r25	; 0x14
    20c2:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    20c4:	8b 89       	ldd	r24, Y+19	; 0x13
    20c6:	9c 89       	ldd	r25, Y+20	; 0x14
    20c8:	00 97       	sbiw	r24, 0x00	; 0
    20ca:	69 f7       	brne	.-38     	; 0x20a6 <LCD_displayCharacter+0x298>
    20cc:	14 c0       	rjmp	.+40     	; 0x20f6 <LCD_displayCharacter+0x2e8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    20ce:	6d 89       	ldd	r22, Y+21	; 0x15
    20d0:	7e 89       	ldd	r23, Y+22	; 0x16
    20d2:	8f 89       	ldd	r24, Y+23	; 0x17
    20d4:	98 8d       	ldd	r25, Y+24	; 0x18
    20d6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    20da:	dc 01       	movw	r26, r24
    20dc:	cb 01       	movw	r24, r22
    20de:	9c 8b       	std	Y+20, r25	; 0x14
    20e0:	8b 8b       	std	Y+19, r24	; 0x13
    20e2:	8b 89       	ldd	r24, Y+19	; 0x13
    20e4:	9c 89       	ldd	r25, Y+20	; 0x14
    20e6:	98 8b       	std	Y+16, r25	; 0x10
    20e8:	8f 87       	std	Y+15, r24	; 0x0f
    20ea:	8f 85       	ldd	r24, Y+15	; 0x0f
    20ec:	98 89       	ldd	r25, Y+16	; 0x10
    20ee:	01 97       	sbiw	r24, 0x01	; 1
    20f0:	f1 f7       	brne	.-4      	; 0x20ee <LCD_displayCharacter+0x2e0>
    20f2:	98 8b       	std	Y+16, r25	; 0x10
    20f4:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1); /* delay for processing Tdsw = 100ns */
	GPIO_writePin(LCD_E_PORT_ID,LCD_E_PIN_ID,LOGIC_LOW); /* Disable LCD E=0 */
    20f6:	83 e0       	ldi	r24, 0x03	; 3
    20f8:	62 e0       	ldi	r22, 0x02	; 2
    20fa:	40 e0       	ldi	r20, 0x00	; 0
    20fc:	0e 94 48 09 	call	0x1290	; 0x1290 <GPIO_writePin>
    2100:	80 e0       	ldi	r24, 0x00	; 0
    2102:	90 e0       	ldi	r25, 0x00	; 0
    2104:	a0 e8       	ldi	r26, 0x80	; 128
    2106:	bf e3       	ldi	r27, 0x3F	; 63
    2108:	8b 87       	std	Y+11, r24	; 0x0b
    210a:	9c 87       	std	Y+12, r25	; 0x0c
    210c:	ad 87       	std	Y+13, r26	; 0x0d
    210e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2110:	6b 85       	ldd	r22, Y+11	; 0x0b
    2112:	7c 85       	ldd	r23, Y+12	; 0x0c
    2114:	8d 85       	ldd	r24, Y+13	; 0x0d
    2116:	9e 85       	ldd	r25, Y+14	; 0x0e
    2118:	20 e0       	ldi	r18, 0x00	; 0
    211a:	30 e0       	ldi	r19, 0x00	; 0
    211c:	4a e7       	ldi	r20, 0x7A	; 122
    211e:	53 e4       	ldi	r21, 0x43	; 67
    2120:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2124:	dc 01       	movw	r26, r24
    2126:	cb 01       	movw	r24, r22
    2128:	8f 83       	std	Y+7, r24	; 0x07
    212a:	98 87       	std	Y+8, r25	; 0x08
    212c:	a9 87       	std	Y+9, r26	; 0x09
    212e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2130:	6f 81       	ldd	r22, Y+7	; 0x07
    2132:	78 85       	ldd	r23, Y+8	; 0x08
    2134:	89 85       	ldd	r24, Y+9	; 0x09
    2136:	9a 85       	ldd	r25, Y+10	; 0x0a
    2138:	20 e0       	ldi	r18, 0x00	; 0
    213a:	30 e0       	ldi	r19, 0x00	; 0
    213c:	40 e8       	ldi	r20, 0x80	; 128
    213e:	5f e3       	ldi	r21, 0x3F	; 63
    2140:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2144:	88 23       	and	r24, r24
    2146:	2c f4       	brge	.+10     	; 0x2152 <LCD_displayCharacter+0x344>
		__ticks = 1;
    2148:	81 e0       	ldi	r24, 0x01	; 1
    214a:	90 e0       	ldi	r25, 0x00	; 0
    214c:	9e 83       	std	Y+6, r25	; 0x06
    214e:	8d 83       	std	Y+5, r24	; 0x05
    2150:	3f c0       	rjmp	.+126    	; 0x21d0 <LCD_displayCharacter+0x3c2>
	else if (__tmp > 65535)
    2152:	6f 81       	ldd	r22, Y+7	; 0x07
    2154:	78 85       	ldd	r23, Y+8	; 0x08
    2156:	89 85       	ldd	r24, Y+9	; 0x09
    2158:	9a 85       	ldd	r25, Y+10	; 0x0a
    215a:	20 e0       	ldi	r18, 0x00	; 0
    215c:	3f ef       	ldi	r19, 0xFF	; 255
    215e:	4f e7       	ldi	r20, 0x7F	; 127
    2160:	57 e4       	ldi	r21, 0x47	; 71
    2162:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2166:	18 16       	cp	r1, r24
    2168:	4c f5       	brge	.+82     	; 0x21bc <LCD_displayCharacter+0x3ae>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    216a:	6b 85       	ldd	r22, Y+11	; 0x0b
    216c:	7c 85       	ldd	r23, Y+12	; 0x0c
    216e:	8d 85       	ldd	r24, Y+13	; 0x0d
    2170:	9e 85       	ldd	r25, Y+14	; 0x0e
    2172:	20 e0       	ldi	r18, 0x00	; 0
    2174:	30 e0       	ldi	r19, 0x00	; 0
    2176:	40 e2       	ldi	r20, 0x20	; 32
    2178:	51 e4       	ldi	r21, 0x41	; 65
    217a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    217e:	dc 01       	movw	r26, r24
    2180:	cb 01       	movw	r24, r22
    2182:	bc 01       	movw	r22, r24
    2184:	cd 01       	movw	r24, r26
    2186:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    218a:	dc 01       	movw	r26, r24
    218c:	cb 01       	movw	r24, r22
    218e:	9e 83       	std	Y+6, r25	; 0x06
    2190:	8d 83       	std	Y+5, r24	; 0x05
    2192:	0f c0       	rjmp	.+30     	; 0x21b2 <LCD_displayCharacter+0x3a4>
    2194:	89 e1       	ldi	r24, 0x19	; 25
    2196:	90 e0       	ldi	r25, 0x00	; 0
    2198:	9c 83       	std	Y+4, r25	; 0x04
    219a:	8b 83       	std	Y+3, r24	; 0x03
    219c:	8b 81       	ldd	r24, Y+3	; 0x03
    219e:	9c 81       	ldd	r25, Y+4	; 0x04
    21a0:	01 97       	sbiw	r24, 0x01	; 1
    21a2:	f1 f7       	brne	.-4      	; 0x21a0 <LCD_displayCharacter+0x392>
    21a4:	9c 83       	std	Y+4, r25	; 0x04
    21a6:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    21a8:	8d 81       	ldd	r24, Y+5	; 0x05
    21aa:	9e 81       	ldd	r25, Y+6	; 0x06
    21ac:	01 97       	sbiw	r24, 0x01	; 1
    21ae:	9e 83       	std	Y+6, r25	; 0x06
    21b0:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    21b2:	8d 81       	ldd	r24, Y+5	; 0x05
    21b4:	9e 81       	ldd	r25, Y+6	; 0x06
    21b6:	00 97       	sbiw	r24, 0x00	; 0
    21b8:	69 f7       	brne	.-38     	; 0x2194 <LCD_displayCharacter+0x386>
    21ba:	14 c0       	rjmp	.+40     	; 0x21e4 <LCD_displayCharacter+0x3d6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    21bc:	6f 81       	ldd	r22, Y+7	; 0x07
    21be:	78 85       	ldd	r23, Y+8	; 0x08
    21c0:	89 85       	ldd	r24, Y+9	; 0x09
    21c2:	9a 85       	ldd	r25, Y+10	; 0x0a
    21c4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    21c8:	dc 01       	movw	r26, r24
    21ca:	cb 01       	movw	r24, r22
    21cc:	9e 83       	std	Y+6, r25	; 0x06
    21ce:	8d 83       	std	Y+5, r24	; 0x05
    21d0:	8d 81       	ldd	r24, Y+5	; 0x05
    21d2:	9e 81       	ldd	r25, Y+6	; 0x06
    21d4:	9a 83       	std	Y+2, r25	; 0x02
    21d6:	89 83       	std	Y+1, r24	; 0x01
    21d8:	89 81       	ldd	r24, Y+1	; 0x01
    21da:	9a 81       	ldd	r25, Y+2	; 0x02
    21dc:	01 97       	sbiw	r24, 0x01	; 1
    21de:	f1 f7       	brne	.-4      	; 0x21dc <LCD_displayCharacter+0x3ce>
    21e0:	9a 83       	std	Y+2, r25	; 0x02
    21e2:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1); /* delay for processing Th = 13ns */
}
    21e4:	e9 96       	adiw	r28, 0x39	; 57
    21e6:	0f b6       	in	r0, 0x3f	; 63
    21e8:	f8 94       	cli
    21ea:	de bf       	out	0x3e, r29	; 62
    21ec:	0f be       	out	0x3f, r0	; 63
    21ee:	cd bf       	out	0x3d, r28	; 61
    21f0:	cf 91       	pop	r28
    21f2:	df 91       	pop	r29
    21f4:	08 95       	ret

000021f6 <LCD_displayString>:
/*
 * Description :
 * Display the required string on the screen
 */
void LCD_displayString(const char *Str)
{
    21f6:	df 93       	push	r29
    21f8:	cf 93       	push	r28
    21fa:	00 d0       	rcall	.+0      	; 0x21fc <LCD_displayString+0x6>
    21fc:	0f 92       	push	r0
    21fe:	cd b7       	in	r28, 0x3d	; 61
    2200:	de b7       	in	r29, 0x3e	; 62
    2202:	9b 83       	std	Y+3, r25	; 0x03
    2204:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    2206:	19 82       	std	Y+1, r1	; 0x01
    2208:	0e c0       	rjmp	.+28     	; 0x2226 <LCD_displayString+0x30>
	while(Str[i] != '\0')
	{
		LCD_displayCharacter(Str[i]);
    220a:	89 81       	ldd	r24, Y+1	; 0x01
    220c:	28 2f       	mov	r18, r24
    220e:	30 e0       	ldi	r19, 0x00	; 0
    2210:	8a 81       	ldd	r24, Y+2	; 0x02
    2212:	9b 81       	ldd	r25, Y+3	; 0x03
    2214:	fc 01       	movw	r30, r24
    2216:	e2 0f       	add	r30, r18
    2218:	f3 1f       	adc	r31, r19
    221a:	80 81       	ld	r24, Z
    221c:	0e 94 07 0f 	call	0x1e0e	; 0x1e0e <LCD_displayCharacter>
		i++;
    2220:	89 81       	ldd	r24, Y+1	; 0x01
    2222:	8f 5f       	subi	r24, 0xFF	; 255
    2224:	89 83       	std	Y+1, r24	; 0x01
 * Display the required string on the screen
 */
void LCD_displayString(const char *Str)
{
	uint8 i = 0;
	while(Str[i] != '\0')
    2226:	89 81       	ldd	r24, Y+1	; 0x01
    2228:	28 2f       	mov	r18, r24
    222a:	30 e0       	ldi	r19, 0x00	; 0
    222c:	8a 81       	ldd	r24, Y+2	; 0x02
    222e:	9b 81       	ldd	r25, Y+3	; 0x03
    2230:	fc 01       	movw	r30, r24
    2232:	e2 0f       	add	r30, r18
    2234:	f3 1f       	adc	r31, r19
    2236:	80 81       	ld	r24, Z
    2238:	88 23       	and	r24, r24
    223a:	39 f7       	brne	.-50     	; 0x220a <LCD_displayString+0x14>
	{
		LCD_displayCharacter(*Str);
		Str++;
	}		
	*********************************************************/
}
    223c:	0f 90       	pop	r0
    223e:	0f 90       	pop	r0
    2240:	0f 90       	pop	r0
    2242:	cf 91       	pop	r28
    2244:	df 91       	pop	r29
    2246:	08 95       	ret

00002248 <LCD_moveCursor>:
/*
 * Description :
 * Move the cursor to a specified row and column index on the screen
 */
void LCD_moveCursor(uint8 row,uint8 col)
{
    2248:	df 93       	push	r29
    224a:	cf 93       	push	r28
    224c:	00 d0       	rcall	.+0      	; 0x224e <LCD_moveCursor+0x6>
    224e:	00 d0       	rcall	.+0      	; 0x2250 <LCD_moveCursor+0x8>
    2250:	0f 92       	push	r0
    2252:	cd b7       	in	r28, 0x3d	; 61
    2254:	de b7       	in	r29, 0x3e	; 62
    2256:	8a 83       	std	Y+2, r24	; 0x02
    2258:	6b 83       	std	Y+3, r22	; 0x03
	uint8 lcd_memory_address;
	
	/* Calculate the required address in the LCD DDRAM */
	switch(row)
    225a:	8a 81       	ldd	r24, Y+2	; 0x02
    225c:	28 2f       	mov	r18, r24
    225e:	30 e0       	ldi	r19, 0x00	; 0
    2260:	3d 83       	std	Y+5, r19	; 0x05
    2262:	2c 83       	std	Y+4, r18	; 0x04
    2264:	8c 81       	ldd	r24, Y+4	; 0x04
    2266:	9d 81       	ldd	r25, Y+5	; 0x05
    2268:	81 30       	cpi	r24, 0x01	; 1
    226a:	91 05       	cpc	r25, r1
    226c:	c1 f0       	breq	.+48     	; 0x229e <LCD_moveCursor+0x56>
    226e:	2c 81       	ldd	r18, Y+4	; 0x04
    2270:	3d 81       	ldd	r19, Y+5	; 0x05
    2272:	22 30       	cpi	r18, 0x02	; 2
    2274:	31 05       	cpc	r19, r1
    2276:	2c f4       	brge	.+10     	; 0x2282 <LCD_moveCursor+0x3a>
    2278:	8c 81       	ldd	r24, Y+4	; 0x04
    227a:	9d 81       	ldd	r25, Y+5	; 0x05
    227c:	00 97       	sbiw	r24, 0x00	; 0
    227e:	61 f0       	breq	.+24     	; 0x2298 <LCD_moveCursor+0x50>
    2280:	19 c0       	rjmp	.+50     	; 0x22b4 <LCD_moveCursor+0x6c>
    2282:	2c 81       	ldd	r18, Y+4	; 0x04
    2284:	3d 81       	ldd	r19, Y+5	; 0x05
    2286:	22 30       	cpi	r18, 0x02	; 2
    2288:	31 05       	cpc	r19, r1
    228a:	69 f0       	breq	.+26     	; 0x22a6 <LCD_moveCursor+0x5e>
    228c:	8c 81       	ldd	r24, Y+4	; 0x04
    228e:	9d 81       	ldd	r25, Y+5	; 0x05
    2290:	83 30       	cpi	r24, 0x03	; 3
    2292:	91 05       	cpc	r25, r1
    2294:	61 f0       	breq	.+24     	; 0x22ae <LCD_moveCursor+0x66>
    2296:	0e c0       	rjmp	.+28     	; 0x22b4 <LCD_moveCursor+0x6c>
	{
		case 0:
			lcd_memory_address=col;
    2298:	8b 81       	ldd	r24, Y+3	; 0x03
    229a:	89 83       	std	Y+1, r24	; 0x01
    229c:	0b c0       	rjmp	.+22     	; 0x22b4 <LCD_moveCursor+0x6c>
				break;
		case 1:
			lcd_memory_address=col+0x40;
    229e:	8b 81       	ldd	r24, Y+3	; 0x03
    22a0:	80 5c       	subi	r24, 0xC0	; 192
    22a2:	89 83       	std	Y+1, r24	; 0x01
    22a4:	07 c0       	rjmp	.+14     	; 0x22b4 <LCD_moveCursor+0x6c>
				break;
		case 2:
			lcd_memory_address=col+0x10;
    22a6:	8b 81       	ldd	r24, Y+3	; 0x03
    22a8:	80 5f       	subi	r24, 0xF0	; 240
    22aa:	89 83       	std	Y+1, r24	; 0x01
    22ac:	03 c0       	rjmp	.+6      	; 0x22b4 <LCD_moveCursor+0x6c>
				break;
		case 3:
			lcd_memory_address=col+0x50;
    22ae:	8b 81       	ldd	r24, Y+3	; 0x03
    22b0:	80 5b       	subi	r24, 0xB0	; 176
    22b2:	89 83       	std	Y+1, r24	; 0x01
				break;
	}					
	/* Move the LCD cursor to this specific address */
	LCD_sendCommand(lcd_memory_address | LCD_SET_CURSOR_LOCATION);
    22b4:	89 81       	ldd	r24, Y+1	; 0x01
    22b6:	80 68       	ori	r24, 0x80	; 128
    22b8:	0e 94 13 0d 	call	0x1a26	; 0x1a26 <LCD_sendCommand>
}
    22bc:	0f 90       	pop	r0
    22be:	0f 90       	pop	r0
    22c0:	0f 90       	pop	r0
    22c2:	0f 90       	pop	r0
    22c4:	0f 90       	pop	r0
    22c6:	cf 91       	pop	r28
    22c8:	df 91       	pop	r29
    22ca:	08 95       	ret

000022cc <LCD_displayStringRowColumn>:
/*
 * Description :
 * Display the required string in a specified row and column index on the screen
 */
void LCD_displayStringRowColumn(uint8 row,uint8 col,const char *Str)
{
    22cc:	df 93       	push	r29
    22ce:	cf 93       	push	r28
    22d0:	00 d0       	rcall	.+0      	; 0x22d2 <LCD_displayStringRowColumn+0x6>
    22d2:	00 d0       	rcall	.+0      	; 0x22d4 <LCD_displayStringRowColumn+0x8>
    22d4:	cd b7       	in	r28, 0x3d	; 61
    22d6:	de b7       	in	r29, 0x3e	; 62
    22d8:	89 83       	std	Y+1, r24	; 0x01
    22da:	6a 83       	std	Y+2, r22	; 0x02
    22dc:	5c 83       	std	Y+4, r21	; 0x04
    22de:	4b 83       	std	Y+3, r20	; 0x03
	LCD_moveCursor(row,col); /* go to to the required LCD position */
    22e0:	89 81       	ldd	r24, Y+1	; 0x01
    22e2:	6a 81       	ldd	r22, Y+2	; 0x02
    22e4:	0e 94 24 11 	call	0x2248	; 0x2248 <LCD_moveCursor>
	LCD_displayString(Str); /* display the string */
    22e8:	8b 81       	ldd	r24, Y+3	; 0x03
    22ea:	9c 81       	ldd	r25, Y+4	; 0x04
    22ec:	0e 94 fb 10 	call	0x21f6	; 0x21f6 <LCD_displayString>
}
    22f0:	0f 90       	pop	r0
    22f2:	0f 90       	pop	r0
    22f4:	0f 90       	pop	r0
    22f6:	0f 90       	pop	r0
    22f8:	cf 91       	pop	r28
    22fa:	df 91       	pop	r29
    22fc:	08 95       	ret

000022fe <LCD_intgerToString>:
/*
 * Description :
 * Display the required decimal value on the screen
 */
void LCD_intgerToString(int data)
{
    22fe:	df 93       	push	r29
    2300:	cf 93       	push	r28
    2302:	cd b7       	in	r28, 0x3d	; 61
    2304:	de b7       	in	r29, 0x3e	; 62
    2306:	62 97       	sbiw	r28, 0x12	; 18
    2308:	0f b6       	in	r0, 0x3f	; 63
    230a:	f8 94       	cli
    230c:	de bf       	out	0x3e, r29	; 62
    230e:	0f be       	out	0x3f, r0	; 63
    2310:	cd bf       	out	0x3d, r28	; 61
    2312:	9a 8b       	std	Y+18, r25	; 0x12
    2314:	89 8b       	std	Y+17, r24	; 0x11
   char buff[16]; /* String to hold the ascii result */
   itoa(data,buff,10); /* Use itoa C function to convert the data to its corresponding ASCII value, 10 for decimal */
    2316:	89 89       	ldd	r24, Y+17	; 0x11
    2318:	9a 89       	ldd	r25, Y+18	; 0x12
    231a:	9e 01       	movw	r18, r28
    231c:	2f 5f       	subi	r18, 0xFF	; 255
    231e:	3f 4f       	sbci	r19, 0xFF	; 255
    2320:	b9 01       	movw	r22, r18
    2322:	4a e0       	ldi	r20, 0x0A	; 10
    2324:	50 e0       	ldi	r21, 0x00	; 0
    2326:	0e 94 ba 13 	call	0x2774	; 0x2774 <itoa>
   LCD_displayString(buff); /* Display the string */
    232a:	ce 01       	movw	r24, r28
    232c:	01 96       	adiw	r24, 0x01	; 1
    232e:	0e 94 fb 10 	call	0x21f6	; 0x21f6 <LCD_displayString>
}
    2332:	62 96       	adiw	r28, 0x12	; 18
    2334:	0f b6       	in	r0, 0x3f	; 63
    2336:	f8 94       	cli
    2338:	de bf       	out	0x3e, r29	; 62
    233a:	0f be       	out	0x3f, r0	; 63
    233c:	cd bf       	out	0x3d, r28	; 61
    233e:	cf 91       	pop	r28
    2340:	df 91       	pop	r29
    2342:	08 95       	ret

00002344 <LCD_clearScreen>:
/*
 * Description :
 * Send the clear screen command
 */
void LCD_clearScreen(void)
{
    2344:	df 93       	push	r29
    2346:	cf 93       	push	r28
    2348:	cd b7       	in	r28, 0x3d	; 61
    234a:	de b7       	in	r29, 0x3e	; 62
	LCD_sendCommand(LCD_CLEAR_COMMAND); /* Send clear display command */
    234c:	81 e0       	ldi	r24, 0x01	; 1
    234e:	0e 94 13 0d 	call	0x1a26	; 0x1a26 <LCD_sendCommand>
}
    2352:	cf 91       	pop	r28
    2354:	df 91       	pop	r29
    2356:	08 95       	ret

00002358 <main>:




int main(void)
{
    2358:	df 93       	push	r29
    235a:	cf 93       	push	r28
    235c:	cd b7       	in	r28, 0x3d	; 61
    235e:	de b7       	in	r29, 0x3e	; 62
	SREG  |= (1<<7);           // Enable global interrupts in MC.
    2360:	af e5       	ldi	r26, 0x5F	; 95
    2362:	b0 e0       	ldi	r27, 0x00	; 0
    2364:	ef e5       	ldi	r30, 0x5F	; 95
    2366:	f0 e0       	ldi	r31, 0x00	; 0
    2368:	80 81       	ld	r24, Z
    236a:	80 68       	ori	r24, 0x80	; 128
    236c:	8c 93       	st	X, r24

	SPI_initMaster();
    236e:	0e 94 89 12 	call	0x2512	; 0x2512 <SPI_initMaster>
	TC72_Init(CONTINUOUS_MODE);
    2372:	84 e0       	ldi	r24, 0x04	; 4
    2374:	0e 94 ff 07 	call	0xffe	; 0xffe <TC72_Init>
	LCD_init();
    2378:	0e 94 f0 0c 	call	0x19e0	; 0x19e0 <LCD_init>


	PIDController_Init(&pid);
    237c:	88 e6       	ldi	r24, 0x68	; 104
    237e:	91 e0       	ldi	r25, 0x01	; 1
    2380:	0e 94 50 06 	call	0xca0	; 0xca0 <PIDController_Init>

	SetPollingTime(500);
    2384:	84 ef       	ldi	r24, 0xF4	; 244
    2386:	91 e0       	ldi	r25, 0x01	; 1
    2388:	0e 94 3f 12 	call	0x247e	; 0x247e <SetPollingTime>
	Timer2_Init_CTC_Mode(250);
    238c:	8a ef       	ldi	r24, 0xFA	; 250
    238e:	0e 94 34 08 	call	0x1068	; 0x1068 <Timer2_Init_CTC_Mode>
    2392:	ff cf       	rjmp	.-2      	; 0x2392 <main+0x3a>

00002394 <__vector_3>:

	}
}

ISR(TIMER2_COMP_vect)
{
    2394:	1f 92       	push	r1
    2396:	0f 92       	push	r0
    2398:	0f b6       	in	r0, 0x3f	; 63
    239a:	0f 92       	push	r0
    239c:	11 24       	eor	r1, r1
    239e:	2f 93       	push	r18
    23a0:	3f 93       	push	r19
    23a2:	4f 93       	push	r20
    23a4:	5f 93       	push	r21
    23a6:	6f 93       	push	r22
    23a8:	7f 93       	push	r23
    23aa:	8f 93       	push	r24
    23ac:	9f 93       	push	r25
    23ae:	af 93       	push	r26
    23b0:	bf 93       	push	r27
    23b2:	ef 93       	push	r30
    23b4:	ff 93       	push	r31
    23b6:	df 93       	push	r29
    23b8:	cf 93       	push	r28
    23ba:	cd b7       	in	r28, 0x3d	; 61
    23bc:	de b7       	in	r29, 0x3e	; 62
	Poll();
    23be:	0e 94 f4 11 	call	0x23e8	; 0x23e8 <Poll>
}
    23c2:	cf 91       	pop	r28
    23c4:	df 91       	pop	r29
    23c6:	ff 91       	pop	r31
    23c8:	ef 91       	pop	r30
    23ca:	bf 91       	pop	r27
    23cc:	af 91       	pop	r26
    23ce:	9f 91       	pop	r25
    23d0:	8f 91       	pop	r24
    23d2:	7f 91       	pop	r23
    23d4:	6f 91       	pop	r22
    23d6:	5f 91       	pop	r21
    23d8:	4f 91       	pop	r20
    23da:	3f 91       	pop	r19
    23dc:	2f 91       	pop	r18
    23de:	0f 90       	pop	r0
    23e0:	0f be       	out	0x3f, r0	; 63
    23e2:	0f 90       	pop	r0
    23e4:	1f 90       	pop	r1
    23e6:	18 95       	reti

000023e8 <Poll>:
int polling_enabled= 1;
int polling_counter= 1;
int counter = 0 ;

void Poll(void)
{
    23e8:	df 93       	push	r29
    23ea:	cf 93       	push	r28
    23ec:	0f 92       	push	r0
    23ee:	cd b7       	in	r28, 0x3d	; 61
    23f0:	de b7       	in	r29, 0x3e	; 62
	if(polling_enabled && (!counter))
    23f2:	80 91 98 01 	lds	r24, 0x0198
    23f6:	90 91 99 01 	lds	r25, 0x0199
    23fa:	00 97       	sbiw	r24, 0x00	; 0
    23fc:	61 f0       	breq	.+24     	; 0x2416 <Poll+0x2e>
    23fe:	80 91 c4 01 	lds	r24, 0x01C4
    2402:	90 91 c5 01 	lds	r25, 0x01C5
    2406:	00 97       	sbiw	r24, 0x00	; 0
    2408:	31 f4       	brne	.+12     	; 0x2416 <Poll+0x2e>
	{
		unsigned char data;
		data = Get_Data();
    240a:	0e 94 50 08 	call	0x10a0	; 0x10a0 <Get_Data>
    240e:	89 83       	std	Y+1, r24	; 0x01
		Handle_data(data);
    2410:	89 81       	ldd	r24, Y+1	; 0x01
    2412:	0e 94 ec 07 	call	0xfd8	; 0xfd8 <Handle_data>

	}
	counter++;
    2416:	80 91 c4 01 	lds	r24, 0x01C4
    241a:	90 91 c5 01 	lds	r25, 0x01C5
    241e:	01 96       	adiw	r24, 0x01	; 1
    2420:	90 93 c5 01 	sts	0x01C5, r25
    2424:	80 93 c4 01 	sts	0x01C4, r24
	counter = counter%polling_counter;
    2428:	80 91 c4 01 	lds	r24, 0x01C4
    242c:	90 91 c5 01 	lds	r25, 0x01C5
    2430:	20 91 9a 01 	lds	r18, 0x019A
    2434:	30 91 9b 01 	lds	r19, 0x019B
    2438:	b9 01       	movw	r22, r18
    243a:	0e 94 5c 13 	call	0x26b8	; 0x26b8 <__divmodhi4>
    243e:	90 93 c5 01 	sts	0x01C5, r25
    2442:	80 93 c4 01 	sts	0x01C4, r24
}
    2446:	0f 90       	pop	r0
    2448:	cf 91       	pop	r28
    244a:	df 91       	pop	r29
    244c:	08 95       	ret

0000244e <StartPolling>:

void StartPolling(void)
{
    244e:	df 93       	push	r29
    2450:	cf 93       	push	r28
    2452:	cd b7       	in	r28, 0x3d	; 61
    2454:	de b7       	in	r29, 0x3e	; 62
	polling_enabled=1;
    2456:	81 e0       	ldi	r24, 0x01	; 1
    2458:	90 e0       	ldi	r25, 0x00	; 0
    245a:	90 93 99 01 	sts	0x0199, r25
    245e:	80 93 98 01 	sts	0x0198, r24
}
    2462:	cf 91       	pop	r28
    2464:	df 91       	pop	r29
    2466:	08 95       	ret

00002468 <StopPolling>:

void StopPolling(void)
{
    2468:	df 93       	push	r29
    246a:	cf 93       	push	r28
    246c:	cd b7       	in	r28, 0x3d	; 61
    246e:	de b7       	in	r29, 0x3e	; 62
	polling_enabled=0;
    2470:	10 92 99 01 	sts	0x0199, r1
    2474:	10 92 98 01 	sts	0x0198, r1
}
    2478:	cf 91       	pop	r28
    247a:	df 91       	pop	r29
    247c:	08 95       	ret

0000247e <SetPollingTime>:

void SetPollingTime(int polling_time)
{
    247e:	df 93       	push	r29
    2480:	cf 93       	push	r28
    2482:	00 d0       	rcall	.+0      	; 0x2484 <SetPollingTime+0x6>
    2484:	cd b7       	in	r28, 0x3d	; 61
    2486:	de b7       	in	r29, 0x3e	; 62
    2488:	9a 83       	std	Y+2, r25	; 0x02
    248a:	89 83       	std	Y+1, r24	; 0x01
	polling_counter = polling_time/250;
    248c:	89 81       	ldd	r24, Y+1	; 0x01
    248e:	9a 81       	ldd	r25, Y+2	; 0x02
    2490:	2a ef       	ldi	r18, 0xFA	; 250
    2492:	30 e0       	ldi	r19, 0x00	; 0
    2494:	b9 01       	movw	r22, r18
    2496:	0e 94 5c 13 	call	0x26b8	; 0x26b8 <__divmodhi4>
    249a:	cb 01       	movw	r24, r22
    249c:	90 93 9b 01 	sts	0x019B, r25
    24a0:	80 93 9a 01 	sts	0x019A, r24
}
    24a4:	0f 90       	pop	r0
    24a6:	0f 90       	pop	r0
    24a8:	cf 91       	pop	r28
    24aa:	df 91       	pop	r29
    24ac:	08 95       	ret

000024ae <PWM_Timer0_Start>:
#include "gpio.h"
#include "common_macros.h"
#include <avr/io.h>

void PWM_Timer0_Start(uint8_t duty_cycle)
{
    24ae:	df 93       	push	r29
    24b0:	cf 93       	push	r28
    24b2:	0f 92       	push	r0
    24b4:	cd b7       	in	r28, 0x3d	; 61
    24b6:	de b7       	in	r29, 0x3e	; 62
    24b8:	89 83       	std	Y+1, r24	; 0x01
	/*	The function responsible for trigger the Timer0 with the PWM Mode. */

	TCNT0 = 0; //Set Timer Initial value
    24ba:	e2 e5       	ldi	r30, 0x52	; 82
    24bc:	f0 e0       	ldi	r31, 0x00	; 0
    24be:	10 82       	st	Z, r1
	OCR0 = duty_cycle; // Set Compare Value
    24c0:	ec e5       	ldi	r30, 0x5C	; 92
    24c2:	f0 e0       	ldi	r31, 0x00	; 0
    24c4:	89 81       	ldd	r24, Y+1	; 0x01
    24c6:	80 83       	st	Z, r24
	GPIO_setupPinDirection(PWM_PORT_ID, PWM_PIN_ID, PIN_OUTPUT); //Setup the PWM pin as Output pin
    24c8:	81 e0       	ldi	r24, 0x01	; 1
    24ca:	63 e0       	ldi	r22, 0x03	; 3
    24cc:	41 e0       	ldi	r20, 0x01	; 1
    24ce:	0e 94 5d 08 	call	0x10ba	; 0x10ba <GPIO_setupPinDirection>
	 * 1. Fast PWM mode FOC0=0
	 * 2. Fast PWM Mode WGM01=1 & WGM00=1
	 * 3. (non inverted mode) COM00=0 & COM01=1
	 * 4. clock = F_CPU/8 = (500Hz) .. CS00=0 CS01=1 CS02=0
	 */
	SET_BIT(TCCR0,WGM00);
    24d2:	a3 e5       	ldi	r26, 0x53	; 83
    24d4:	b0 e0       	ldi	r27, 0x00	; 0
    24d6:	e3 e5       	ldi	r30, 0x53	; 83
    24d8:	f0 e0       	ldi	r31, 0x00	; 0
    24da:	80 81       	ld	r24, Z
    24dc:	80 64       	ori	r24, 0x40	; 64
    24de:	8c 93       	st	X, r24
	SET_BIT(TCCR0,WGM01);
    24e0:	a3 e5       	ldi	r26, 0x53	; 83
    24e2:	b0 e0       	ldi	r27, 0x00	; 0
    24e4:	e3 e5       	ldi	r30, 0x53	; 83
    24e6:	f0 e0       	ldi	r31, 0x00	; 0
    24e8:	80 81       	ld	r24, Z
    24ea:	88 60       	ori	r24, 0x08	; 8
    24ec:	8c 93       	st	X, r24
	SET_BIT(TCCR0,COM01);
    24ee:	a3 e5       	ldi	r26, 0x53	; 83
    24f0:	b0 e0       	ldi	r27, 0x00	; 0
    24f2:	e3 e5       	ldi	r30, 0x53	; 83
    24f4:	f0 e0       	ldi	r31, 0x00	; 0
    24f6:	80 81       	ld	r24, Z
    24f8:	80 62       	ori	r24, 0x20	; 32
    24fa:	8c 93       	st	X, r24
	SET_BIT(TCCR0,CS01);
    24fc:	a3 e5       	ldi	r26, 0x53	; 83
    24fe:	b0 e0       	ldi	r27, 0x00	; 0
    2500:	e3 e5       	ldi	r30, 0x53	; 83
    2502:	f0 e0       	ldi	r31, 0x00	; 0
    2504:	80 81       	ld	r24, Z
    2506:	82 60       	ori	r24, 0x02	; 2
    2508:	8c 93       	st	X, r24
}
    250a:	0f 90       	pop	r0
    250c:	cf 91       	pop	r28
    250e:	df 91       	pop	r29
    2510:	08 95       	ret

00002512 <SPI_initMaster>:
/*
 * Description :
 * Initialize the SPI device as Master.
 */
void SPI_initMaster(void) 
{
    2512:	df 93       	push	r29
    2514:	cf 93       	push	r28
    2516:	cd b7       	in	r28, 0x3d	; 61
    2518:	de b7       	in	r29, 0x3e	; 62
	 * SS(PB4)   --> Output
	 * MOSI(PB5) --> Output 
	 * MISO(PB6) --> Input
	 * SCK(PB7) --> Output
	 ********************************************/
	GPIO_setupPinDirection(PORTB_ID,PIN4_ID,PIN_OUTPUT);
    251a:	81 e0       	ldi	r24, 0x01	; 1
    251c:	64 e0       	ldi	r22, 0x04	; 4
    251e:	41 e0       	ldi	r20, 0x01	; 1
    2520:	0e 94 5d 08 	call	0x10ba	; 0x10ba <GPIO_setupPinDirection>
	GPIO_setupPinDirection(PORTB_ID,PIN5_ID,PIN_OUTPUT);
    2524:	81 e0       	ldi	r24, 0x01	; 1
    2526:	65 e0       	ldi	r22, 0x05	; 5
    2528:	41 e0       	ldi	r20, 0x01	; 1
    252a:	0e 94 5d 08 	call	0x10ba	; 0x10ba <GPIO_setupPinDirection>
	GPIO_setupPinDirection(PORTB_ID,PIN6_ID,PIN_INPUT);
    252e:	81 e0       	ldi	r24, 0x01	; 1
    2530:	66 e0       	ldi	r22, 0x06	; 6
    2532:	40 e0       	ldi	r20, 0x00	; 0
    2534:	0e 94 5d 08 	call	0x10ba	; 0x10ba <GPIO_setupPinDirection>
	GPIO_setupPinDirection(PORTB_ID,PIN7_ID,PIN_OUTPUT);
    2538:	81 e0       	ldi	r24, 0x01	; 1
    253a:	67 e0       	ldi	r22, 0x07	; 7
    253c:	41 e0       	ldi	r20, 0x01	; 1
    253e:	0e 94 5d 08 	call	0x10ba	; 0x10ba <GPIO_setupPinDirection>
     * MSTR    = 1 Enable Master
     * CPOL    = 0 SCK is low when idle
     * CPHA    = 1 Sample Data with the falling edge
     * SPR1:0  = 00 Choose SPI clock = Fosc/4
     ***********************************************************************/
	SPCR = (1<<SPE) | (1<<MSTR) | (1<<CPHA);
    2542:	ed e2       	ldi	r30, 0x2D	; 45
    2544:	f0 e0       	ldi	r31, 0x00	; 0
    2546:	84 e5       	ldi	r24, 0x54	; 84
    2548:	80 83       	st	Z, r24

	/* Clear the SPI2X bit in SPSR to Choose SPI clock = Fosc/4 */
	SPSR &= ~(1<<SPI2X);
    254a:	ae e2       	ldi	r26, 0x2E	; 46
    254c:	b0 e0       	ldi	r27, 0x00	; 0
    254e:	ee e2       	ldi	r30, 0x2E	; 46
    2550:	f0 e0       	ldi	r31, 0x00	; 0
    2552:	80 81       	ld	r24, Z
    2554:	8e 7f       	andi	r24, 0xFE	; 254
    2556:	8c 93       	st	X, r24
//	SPSR |= (1<<SPR0);		//FOSC/16


}
    2558:	cf 91       	pop	r28
    255a:	df 91       	pop	r29
    255c:	08 95       	ret

0000255e <SPI_initSlave>:
/*
 * Description :
 * Initialize the SPI device as Slave.
 */
void SPI_initSlave(void)
{ 
    255e:	df 93       	push	r29
    2560:	cf 93       	push	r28
    2562:	cd b7       	in	r28, 0x3d	; 61
    2564:	de b7       	in	r29, 0x3e	; 62
	 * SS(PB4)   --> Input
	 * MOSI(PB5) --> Input
	 * MISO(PB6) --> Output
	 * SCK(PB7) --> Input
	 ********************************************/
	GPIO_setupPinDirection(PORTB_ID,PIN4_ID,PIN_INPUT);
    2566:	81 e0       	ldi	r24, 0x01	; 1
    2568:	64 e0       	ldi	r22, 0x04	; 4
    256a:	40 e0       	ldi	r20, 0x00	; 0
    256c:	0e 94 5d 08 	call	0x10ba	; 0x10ba <GPIO_setupPinDirection>
	GPIO_setupPinDirection(PORTB_ID,PIN5_ID,PIN_INPUT);
    2570:	81 e0       	ldi	r24, 0x01	; 1
    2572:	65 e0       	ldi	r22, 0x05	; 5
    2574:	40 e0       	ldi	r20, 0x00	; 0
    2576:	0e 94 5d 08 	call	0x10ba	; 0x10ba <GPIO_setupPinDirection>
	GPIO_setupPinDirection(PORTB_ID,PIN6_ID,PIN_OUTPUT);
    257a:	81 e0       	ldi	r24, 0x01	; 1
    257c:	66 e0       	ldi	r22, 0x06	; 6
    257e:	41 e0       	ldi	r20, 0x01	; 1
    2580:	0e 94 5d 08 	call	0x10ba	; 0x10ba <GPIO_setupPinDirection>
	GPIO_setupPinDirection(PORTB_ID,PIN7_ID,PIN_INPUT);
    2584:	81 e0       	ldi	r24, 0x01	; 1
    2586:	67 e0       	ldi	r22, 0x07	; 7
    2588:	40 e0       	ldi	r20, 0x00	; 0
    258a:	0e 94 5d 08 	call	0x10ba	; 0x10ba <GPIO_setupPinDirection>
	 * MSTR    = 0 Disable Master
	 * CPOL    = 0 SCK is low when idle
	 * CPHA    = 0 Sample Data with the raising edge
	 * SPR1:0  = 00 Choose SPI clock = Fosc/4
	 ***********************************************************************/
	SPCR = (1<<SPE);
    258e:	ed e2       	ldi	r30, 0x2D	; 45
    2590:	f0 e0       	ldi	r31, 0x00	; 0
    2592:	80 e4       	ldi	r24, 0x40	; 64
    2594:	80 83       	st	Z, r24

	/* Clear the SPI2X bit in SPSR to Choose SPI clock = Fosc/4 */
	SPSR &= ~(1<<SPI2X);
    2596:	ae e2       	ldi	r26, 0x2E	; 46
    2598:	b0 e0       	ldi	r27, 0x00	; 0
    259a:	ee e2       	ldi	r30, 0x2E	; 46
    259c:	f0 e0       	ldi	r31, 0x00	; 0
    259e:	80 81       	ld	r24, Z
    25a0:	8e 7f       	andi	r24, 0xFE	; 254
    25a2:	8c 93       	st	X, r24
}
    25a4:	cf 91       	pop	r28
    25a6:	df 91       	pop	r29
    25a8:	08 95       	ret

000025aa <SPI_sendReceiveByte>:
 * Description :
 * Send the required data through SPI to the other SPI device.
 * In the same time data will be received from the other device.
 */
uint8 SPI_sendReceiveByte(uint8 data)
{
    25aa:	df 93       	push	r29
    25ac:	cf 93       	push	r28
    25ae:	0f 92       	push	r0
    25b0:	cd b7       	in	r28, 0x3d	; 61
    25b2:	de b7       	in	r29, 0x3e	; 62
    25b4:	89 83       	std	Y+1, r24	; 0x01
	/* Initiate the communication and send data by SPI */
	SPDR = data;
    25b6:	ef e2       	ldi	r30, 0x2F	; 47
    25b8:	f0 e0       	ldi	r31, 0x00	; 0
    25ba:	89 81       	ldd	r24, Y+1	; 0x01
    25bc:	80 83       	st	Z, r24

	/* Wait until SPI interrupt flag SPIF = 1 (data has been sent/received correctly) */
	while(BIT_IS_CLEAR(SPSR,SPIF)){}
    25be:	ee e2       	ldi	r30, 0x2E	; 46
    25c0:	f0 e0       	ldi	r31, 0x00	; 0
    25c2:	80 81       	ld	r24, Z
    25c4:	88 23       	and	r24, r24
    25c6:	dc f7       	brge	.-10     	; 0x25be <SPI_sendReceiveByte+0x14>

	/*
	 * Note: SPIF flag is cleared by first reading SPSR (with SPIF set) which is done in the previous step.
	 * and then accessing SPDR like the below line.
	 */
	return SPDR;
    25c8:	ef e2       	ldi	r30, 0x2F	; 47
    25ca:	f0 e0       	ldi	r31, 0x00	; 0
    25cc:	80 81       	ld	r24, Z
}
    25ce:	0f 90       	pop	r0
    25d0:	cf 91       	pop	r28
    25d2:	df 91       	pop	r29
    25d4:	08 95       	ret

000025d6 <SPI_sendString>:
/*
 * Description :
 * Send the required string through SPI to the other SPI device.
 */
void SPI_sendString(const uint8 *str)
{
    25d6:	df 93       	push	r29
    25d8:	cf 93       	push	r28
    25da:	00 d0       	rcall	.+0      	; 0x25dc <SPI_sendString+0x6>
    25dc:	00 d0       	rcall	.+0      	; 0x25de <SPI_sendString+0x8>
    25de:	cd b7       	in	r28, 0x3d	; 61
    25e0:	de b7       	in	r29, 0x3e	; 62
    25e2:	9c 83       	std	Y+4, r25	; 0x04
    25e4:	8b 83       	std	Y+3, r24	; 0x03
	uint8 i = 0;
    25e6:	1a 82       	std	Y+2, r1	; 0x02
	uint8 received_data = 0;
    25e8:	19 82       	std	Y+1, r1	; 0x01
    25ea:	0f c0       	rjmp	.+30     	; 0x260a <SPI_sendString+0x34>
	{
		/*
		 * received_data contains the received data from the other device.
		 * It is a dummy data variable as we just need to send the string to other device.
		 */
		received_data = SPI_sendReceiveByte(str[i]);
    25ec:	8a 81       	ldd	r24, Y+2	; 0x02
    25ee:	28 2f       	mov	r18, r24
    25f0:	30 e0       	ldi	r19, 0x00	; 0
    25f2:	8b 81       	ldd	r24, Y+3	; 0x03
    25f4:	9c 81       	ldd	r25, Y+4	; 0x04
    25f6:	fc 01       	movw	r30, r24
    25f8:	e2 0f       	add	r30, r18
    25fa:	f3 1f       	adc	r31, r19
    25fc:	80 81       	ld	r24, Z
    25fe:	0e 94 d5 12 	call	0x25aa	; 0x25aa <SPI_sendReceiveByte>
    2602:	89 83       	std	Y+1, r24	; 0x01
		i++;
    2604:	8a 81       	ldd	r24, Y+2	; 0x02
    2606:	8f 5f       	subi	r24, 0xFF	; 255
    2608:	8a 83       	std	Y+2, r24	; 0x02
{
	uint8 i = 0;
	uint8 received_data = 0;

	/* Send the whole string */
	while(str[i] != '\0')
    260a:	8a 81       	ldd	r24, Y+2	; 0x02
    260c:	28 2f       	mov	r18, r24
    260e:	30 e0       	ldi	r19, 0x00	; 0
    2610:	8b 81       	ldd	r24, Y+3	; 0x03
    2612:	9c 81       	ldd	r25, Y+4	; 0x04
    2614:	fc 01       	movw	r30, r24
    2616:	e2 0f       	add	r30, r18
    2618:	f3 1f       	adc	r31, r19
    261a:	80 81       	ld	r24, Z
    261c:	88 23       	and	r24, r24
    261e:	31 f7       	brne	.-52     	; 0x25ec <SPI_sendString+0x16>
		 * It is a dummy data variable as we just need to send the string to other device.
		 */
		received_data = SPI_sendReceiveByte(str[i]);
		i++;
	}
}
    2620:	0f 90       	pop	r0
    2622:	0f 90       	pop	r0
    2624:	0f 90       	pop	r0
    2626:	0f 90       	pop	r0
    2628:	cf 91       	pop	r28
    262a:	df 91       	pop	r29
    262c:	08 95       	ret

0000262e <SPI_receiveString>:
/*
 * Description :
 * Receive the required string until the '#' symbol through SPI from the other SPI device.
 */
void SPI_receiveString(uint8 *str)
{
    262e:	0f 93       	push	r16
    2630:	1f 93       	push	r17
    2632:	df 93       	push	r29
    2634:	cf 93       	push	r28
    2636:	00 d0       	rcall	.+0      	; 0x2638 <SPI_receiveString+0xa>
    2638:	0f 92       	push	r0
    263a:	cd b7       	in	r28, 0x3d	; 61
    263c:	de b7       	in	r29, 0x3e	; 62
    263e:	9b 83       	std	Y+3, r25	; 0x03
    2640:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    2642:	19 82       	std	Y+1, r1	; 0x01

	/* Receive the first byte */
	str[i] = SPI_sendReceiveByte(SPI_DEFAULT_DATA_VALUE);
    2644:	89 81       	ldd	r24, Y+1	; 0x01
    2646:	28 2f       	mov	r18, r24
    2648:	30 e0       	ldi	r19, 0x00	; 0
    264a:	8a 81       	ldd	r24, Y+2	; 0x02
    264c:	9b 81       	ldd	r25, Y+3	; 0x03
    264e:	8c 01       	movw	r16, r24
    2650:	02 0f       	add	r16, r18
    2652:	13 1f       	adc	r17, r19
    2654:	8f ef       	ldi	r24, 0xFF	; 255
    2656:	0e 94 d5 12 	call	0x25aa	; 0x25aa <SPI_sendReceiveByte>
    265a:	f8 01       	movw	r30, r16
    265c:	80 83       	st	Z, r24
    265e:	10 c0       	rjmp	.+32     	; 0x2680 <SPI_receiveString+0x52>

	/* Receive the whole string until the '#' */
	while(str[i] != '#')
	{
		i++;
    2660:	89 81       	ldd	r24, Y+1	; 0x01
    2662:	8f 5f       	subi	r24, 0xFF	; 255
    2664:	89 83       	std	Y+1, r24	; 0x01
		str[i] = SPI_sendReceiveByte(SPI_DEFAULT_DATA_VALUE);
    2666:	89 81       	ldd	r24, Y+1	; 0x01
    2668:	28 2f       	mov	r18, r24
    266a:	30 e0       	ldi	r19, 0x00	; 0
    266c:	8a 81       	ldd	r24, Y+2	; 0x02
    266e:	9b 81       	ldd	r25, Y+3	; 0x03
    2670:	8c 01       	movw	r16, r24
    2672:	02 0f       	add	r16, r18
    2674:	13 1f       	adc	r17, r19
    2676:	8f ef       	ldi	r24, 0xFF	; 255
    2678:	0e 94 d5 12 	call	0x25aa	; 0x25aa <SPI_sendReceiveByte>
    267c:	f8 01       	movw	r30, r16
    267e:	80 83       	st	Z, r24

	/* Receive the first byte */
	str[i] = SPI_sendReceiveByte(SPI_DEFAULT_DATA_VALUE);

	/* Receive the whole string until the '#' */
	while(str[i] != '#')
    2680:	89 81       	ldd	r24, Y+1	; 0x01
    2682:	28 2f       	mov	r18, r24
    2684:	30 e0       	ldi	r19, 0x00	; 0
    2686:	8a 81       	ldd	r24, Y+2	; 0x02
    2688:	9b 81       	ldd	r25, Y+3	; 0x03
    268a:	fc 01       	movw	r30, r24
    268c:	e2 0f       	add	r30, r18
    268e:	f3 1f       	adc	r31, r19
    2690:	80 81       	ld	r24, Z
    2692:	83 32       	cpi	r24, 0x23	; 35
    2694:	29 f7       	brne	.-54     	; 0x2660 <SPI_receiveString+0x32>
		i++;
		str[i] = SPI_sendReceiveByte(SPI_DEFAULT_DATA_VALUE);
	}

	/* After receiving the whole string plus the '#', replace the '#' with '\0' */
	str[i] = '\0';
    2696:	89 81       	ldd	r24, Y+1	; 0x01
    2698:	28 2f       	mov	r18, r24
    269a:	30 e0       	ldi	r19, 0x00	; 0
    269c:	8a 81       	ldd	r24, Y+2	; 0x02
    269e:	9b 81       	ldd	r25, Y+3	; 0x03
    26a0:	fc 01       	movw	r30, r24
    26a2:	e2 0f       	add	r30, r18
    26a4:	f3 1f       	adc	r31, r19
    26a6:	10 82       	st	Z, r1
}
    26a8:	0f 90       	pop	r0
    26aa:	0f 90       	pop	r0
    26ac:	0f 90       	pop	r0
    26ae:	cf 91       	pop	r28
    26b0:	df 91       	pop	r29
    26b2:	1f 91       	pop	r17
    26b4:	0f 91       	pop	r16
    26b6:	08 95       	ret

000026b8 <__divmodhi4>:
    26b8:	97 fb       	bst	r25, 7
    26ba:	09 2e       	mov	r0, r25
    26bc:	07 26       	eor	r0, r23
    26be:	0a d0       	rcall	.+20     	; 0x26d4 <__divmodhi4_neg1>
    26c0:	77 fd       	sbrc	r23, 7
    26c2:	04 d0       	rcall	.+8      	; 0x26cc <__divmodhi4_neg2>
    26c4:	0c d0       	rcall	.+24     	; 0x26de <__udivmodhi4>
    26c6:	06 d0       	rcall	.+12     	; 0x26d4 <__divmodhi4_neg1>
    26c8:	00 20       	and	r0, r0
    26ca:	1a f4       	brpl	.+6      	; 0x26d2 <__divmodhi4_exit>

000026cc <__divmodhi4_neg2>:
    26cc:	70 95       	com	r23
    26ce:	61 95       	neg	r22
    26d0:	7f 4f       	sbci	r23, 0xFF	; 255

000026d2 <__divmodhi4_exit>:
    26d2:	08 95       	ret

000026d4 <__divmodhi4_neg1>:
    26d4:	f6 f7       	brtc	.-4      	; 0x26d2 <__divmodhi4_exit>
    26d6:	90 95       	com	r25
    26d8:	81 95       	neg	r24
    26da:	9f 4f       	sbci	r25, 0xFF	; 255
    26dc:	08 95       	ret

000026de <__udivmodhi4>:
    26de:	aa 1b       	sub	r26, r26
    26e0:	bb 1b       	sub	r27, r27
    26e2:	51 e1       	ldi	r21, 0x11	; 17
    26e4:	07 c0       	rjmp	.+14     	; 0x26f4 <__udivmodhi4_ep>

000026e6 <__udivmodhi4_loop>:
    26e6:	aa 1f       	adc	r26, r26
    26e8:	bb 1f       	adc	r27, r27
    26ea:	a6 17       	cp	r26, r22
    26ec:	b7 07       	cpc	r27, r23
    26ee:	10 f0       	brcs	.+4      	; 0x26f4 <__udivmodhi4_ep>
    26f0:	a6 1b       	sub	r26, r22
    26f2:	b7 0b       	sbc	r27, r23

000026f4 <__udivmodhi4_ep>:
    26f4:	88 1f       	adc	r24, r24
    26f6:	99 1f       	adc	r25, r25
    26f8:	5a 95       	dec	r21
    26fa:	a9 f7       	brne	.-22     	; 0x26e6 <__udivmodhi4_loop>
    26fc:	80 95       	com	r24
    26fe:	90 95       	com	r25
    2700:	bc 01       	movw	r22, r24
    2702:	cd 01       	movw	r24, r26
    2704:	08 95       	ret

00002706 <__prologue_saves__>:
    2706:	2f 92       	push	r2
    2708:	3f 92       	push	r3
    270a:	4f 92       	push	r4
    270c:	5f 92       	push	r5
    270e:	6f 92       	push	r6
    2710:	7f 92       	push	r7
    2712:	8f 92       	push	r8
    2714:	9f 92       	push	r9
    2716:	af 92       	push	r10
    2718:	bf 92       	push	r11
    271a:	cf 92       	push	r12
    271c:	df 92       	push	r13
    271e:	ef 92       	push	r14
    2720:	ff 92       	push	r15
    2722:	0f 93       	push	r16
    2724:	1f 93       	push	r17
    2726:	cf 93       	push	r28
    2728:	df 93       	push	r29
    272a:	cd b7       	in	r28, 0x3d	; 61
    272c:	de b7       	in	r29, 0x3e	; 62
    272e:	ca 1b       	sub	r28, r26
    2730:	db 0b       	sbc	r29, r27
    2732:	0f b6       	in	r0, 0x3f	; 63
    2734:	f8 94       	cli
    2736:	de bf       	out	0x3e, r29	; 62
    2738:	0f be       	out	0x3f, r0	; 63
    273a:	cd bf       	out	0x3d, r28	; 61
    273c:	09 94       	ijmp

0000273e <__epilogue_restores__>:
    273e:	2a 88       	ldd	r2, Y+18	; 0x12
    2740:	39 88       	ldd	r3, Y+17	; 0x11
    2742:	48 88       	ldd	r4, Y+16	; 0x10
    2744:	5f 84       	ldd	r5, Y+15	; 0x0f
    2746:	6e 84       	ldd	r6, Y+14	; 0x0e
    2748:	7d 84       	ldd	r7, Y+13	; 0x0d
    274a:	8c 84       	ldd	r8, Y+12	; 0x0c
    274c:	9b 84       	ldd	r9, Y+11	; 0x0b
    274e:	aa 84       	ldd	r10, Y+10	; 0x0a
    2750:	b9 84       	ldd	r11, Y+9	; 0x09
    2752:	c8 84       	ldd	r12, Y+8	; 0x08
    2754:	df 80       	ldd	r13, Y+7	; 0x07
    2756:	ee 80       	ldd	r14, Y+6	; 0x06
    2758:	fd 80       	ldd	r15, Y+5	; 0x05
    275a:	0c 81       	ldd	r16, Y+4	; 0x04
    275c:	1b 81       	ldd	r17, Y+3	; 0x03
    275e:	aa 81       	ldd	r26, Y+2	; 0x02
    2760:	b9 81       	ldd	r27, Y+1	; 0x01
    2762:	ce 0f       	add	r28, r30
    2764:	d1 1d       	adc	r29, r1
    2766:	0f b6       	in	r0, 0x3f	; 63
    2768:	f8 94       	cli
    276a:	de bf       	out	0x3e, r29	; 62
    276c:	0f be       	out	0x3f, r0	; 63
    276e:	cd bf       	out	0x3d, r28	; 61
    2770:	ed 01       	movw	r28, r26
    2772:	08 95       	ret

00002774 <itoa>:
    2774:	fb 01       	movw	r30, r22
    2776:	9f 01       	movw	r18, r30
    2778:	e8 94       	clt
    277a:	42 30       	cpi	r20, 0x02	; 2
    277c:	c4 f0       	brlt	.+48     	; 0x27ae <itoa+0x3a>
    277e:	45 32       	cpi	r20, 0x25	; 37
    2780:	b4 f4       	brge	.+44     	; 0x27ae <itoa+0x3a>
    2782:	4a 30       	cpi	r20, 0x0A	; 10
    2784:	29 f4       	brne	.+10     	; 0x2790 <itoa+0x1c>
    2786:	97 fb       	bst	r25, 7
    2788:	1e f4       	brtc	.+6      	; 0x2790 <itoa+0x1c>
    278a:	90 95       	com	r25
    278c:	81 95       	neg	r24
    278e:	9f 4f       	sbci	r25, 0xFF	; 255
    2790:	64 2f       	mov	r22, r20
    2792:	77 27       	eor	r23, r23
    2794:	0e 94 6f 13 	call	0x26de	; 0x26de <__udivmodhi4>
    2798:	80 5d       	subi	r24, 0xD0	; 208
    279a:	8a 33       	cpi	r24, 0x3A	; 58
    279c:	0c f0       	brlt	.+2      	; 0x27a0 <itoa+0x2c>
    279e:	89 5d       	subi	r24, 0xD9	; 217
    27a0:	81 93       	st	Z+, r24
    27a2:	cb 01       	movw	r24, r22
    27a4:	00 97       	sbiw	r24, 0x00	; 0
    27a6:	a1 f7       	brne	.-24     	; 0x2790 <itoa+0x1c>
    27a8:	16 f4       	brtc	.+4      	; 0x27ae <itoa+0x3a>
    27aa:	5d e2       	ldi	r21, 0x2D	; 45
    27ac:	51 93       	st	Z+, r21
    27ae:	10 82       	st	Z, r1
    27b0:	c9 01       	movw	r24, r18
    27b2:	0c 94 db 13 	jmp	0x27b6	; 0x27b6 <strrev>

000027b6 <strrev>:
    27b6:	dc 01       	movw	r26, r24
    27b8:	fc 01       	movw	r30, r24
    27ba:	67 2f       	mov	r22, r23
    27bc:	71 91       	ld	r23, Z+
    27be:	77 23       	and	r23, r23
    27c0:	e1 f7       	brne	.-8      	; 0x27ba <strrev+0x4>
    27c2:	32 97       	sbiw	r30, 0x02	; 2
    27c4:	04 c0       	rjmp	.+8      	; 0x27ce <strrev+0x18>
    27c6:	7c 91       	ld	r23, X
    27c8:	6d 93       	st	X+, r22
    27ca:	70 83       	st	Z, r23
    27cc:	62 91       	ld	r22, -Z
    27ce:	ae 17       	cp	r26, r30
    27d0:	bf 07       	cpc	r27, r31
    27d2:	c8 f3       	brcs	.-14     	; 0x27c6 <strrev+0x10>
    27d4:	08 95       	ret

000027d6 <_exit>:
    27d6:	f8 94       	cli

000027d8 <__stop_program>:
    27d8:	ff cf       	rjmp	.-2      	; 0x27d8 <__stop_program>
