
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000de  00800200  00001e48  00001edc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001e48  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000043  008002de  008002de  00001fba  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001fba  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000338  00000000  00000000  00002016  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000241f  00000000  00000000  0000234e  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000012ae  00000000  00000000  0000476d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001ae8  00000000  00000000  00005a1b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000007b4  00000000  00000000  00007504  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000080f  00000000  00000000  00007cb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000012b2  00000000  00000000  000084c7  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000270  00000000  00000000  00009779  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	e6 c1       	rjmp	.+972    	; 0x3f2 <__vector_9>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	16 c2       	rjmp	.+1068   	; 0x4a2 <__vector_29>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	b4 c3       	rjmp	.+1896   	; 0x7f6 <__vector_35>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	cb c7       	rjmp	.+3990   	; 0x1034 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	35 08       	sbc	r3, r5
      e6:	87 08       	sbc	r8, r7
      e8:	87 08       	sbc	r8, r7
      ea:	87 08       	sbc	r8, r7
      ec:	87 08       	sbc	r8, r7
      ee:	87 08       	sbc	r8, r7
      f0:	87 08       	sbc	r8, r7
      f2:	87 08       	sbc	r8, r7
      f4:	35 08       	sbc	r3, r5
      f6:	87 08       	sbc	r8, r7
      f8:	87 08       	sbc	r8, r7
      fa:	87 08       	sbc	r8, r7
      fc:	87 08       	sbc	r8, r7
      fe:	87 08       	sbc	r8, r7
     100:	87 08       	sbc	r8, r7
     102:	87 08       	sbc	r8, r7
     104:	37 08       	sbc	r3, r7
     106:	87 08       	sbc	r8, r7
     108:	87 08       	sbc	r8, r7
     10a:	87 08       	sbc	r8, r7
     10c:	87 08       	sbc	r8, r7
     10e:	87 08       	sbc	r8, r7
     110:	87 08       	sbc	r8, r7
     112:	87 08       	sbc	r8, r7
     114:	87 08       	sbc	r8, r7
     116:	87 08       	sbc	r8, r7
     118:	87 08       	sbc	r8, r7
     11a:	87 08       	sbc	r8, r7
     11c:	87 08       	sbc	r8, r7
     11e:	87 08       	sbc	r8, r7
     120:	87 08       	sbc	r8, r7
     122:	87 08       	sbc	r8, r7
     124:	37 08       	sbc	r3, r7
     126:	87 08       	sbc	r8, r7
     128:	87 08       	sbc	r8, r7
     12a:	87 08       	sbc	r8, r7
     12c:	87 08       	sbc	r8, r7
     12e:	87 08       	sbc	r8, r7
     130:	87 08       	sbc	r8, r7
     132:	87 08       	sbc	r8, r7
     134:	87 08       	sbc	r8, r7
     136:	87 08       	sbc	r8, r7
     138:	87 08       	sbc	r8, r7
     13a:	87 08       	sbc	r8, r7
     13c:	87 08       	sbc	r8, r7
     13e:	87 08       	sbc	r8, r7
     140:	87 08       	sbc	r8, r7
     142:	87 08       	sbc	r8, r7
     144:	83 08       	sbc	r8, r3
     146:	87 08       	sbc	r8, r7
     148:	87 08       	sbc	r8, r7
     14a:	87 08       	sbc	r8, r7
     14c:	87 08       	sbc	r8, r7
     14e:	87 08       	sbc	r8, r7
     150:	87 08       	sbc	r8, r7
     152:	87 08       	sbc	r8, r7
     154:	60 08       	sbc	r6, r0
     156:	87 08       	sbc	r8, r7
     158:	87 08       	sbc	r8, r7
     15a:	87 08       	sbc	r8, r7
     15c:	87 08       	sbc	r8, r7
     15e:	87 08       	sbc	r8, r7
     160:	87 08       	sbc	r8, r7
     162:	87 08       	sbc	r8, r7
     164:	87 08       	sbc	r8, r7
     166:	87 08       	sbc	r8, r7
     168:	87 08       	sbc	r8, r7
     16a:	87 08       	sbc	r8, r7
     16c:	87 08       	sbc	r8, r7
     16e:	87 08       	sbc	r8, r7
     170:	87 08       	sbc	r8, r7
     172:	87 08       	sbc	r8, r7
     174:	54 08       	sbc	r5, r4
     176:	87 08       	sbc	r8, r7
     178:	87 08       	sbc	r8, r7
     17a:	87 08       	sbc	r8, r7
     17c:	87 08       	sbc	r8, r7
     17e:	87 08       	sbc	r8, r7
     180:	87 08       	sbc	r8, r7
     182:	87 08       	sbc	r8, r7
     184:	72 08       	sbc	r7, r2

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e8 e4       	ldi	r30, 0x48	; 72
     19e:	fe e1       	ldi	r31, 0x1E	; 30
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	ae 3d       	cpi	r26, 0xDE	; 222
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	23 e0       	ldi	r18, 0x03	; 3
     1b2:	ae ed       	ldi	r26, 0xDE	; 222
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a1 32       	cpi	r26, 0x21	; 33
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	03 d6       	rcall	.+3078   	; 0xdc8 <main>
     1c2:	0c 94 22 0f 	jmp	0x1e44	; 0x1e44 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <CAN_init>:
		return -1;
	} else if (test_bit(MCP2515_read(MCP_TXB0CTRL), 5)){
		return -2;
	}
	return 0; 
}
     1c8:	cf 93       	push	r28
     1ca:	df 93       	push	r29
     1cc:	1f 92       	push	r1
     1ce:	cd b7       	in	r28, 0x3d	; 61
     1d0:	de b7       	in	r29, 0x3e	; 62
     1d2:	94 d6       	rcall	.+3368   	; 0xefc <SPI_init>
     1d4:	b5 d5       	rcall	.+2922   	; 0xd40 <MCP2515_reset>
     1d6:	8f e9       	ldi	r24, 0x9F	; 159
     1d8:	9f e0       	ldi	r25, 0x0F	; 15
     1da:	01 97       	sbiw	r24, 0x01	; 1
     1dc:	f1 f7       	brne	.-4      	; 0x1da <CAN_init+0x12>
     1de:	00 c0       	rjmp	.+0      	; 0x1e0 <CAN_init+0x18>
     1e0:	00 00       	nop
     1e2:	8e e0       	ldi	r24, 0x0E	; 14
     1e4:	b2 d5       	rcall	.+2916   	; 0xd4a <MCP2515_read>
     1e6:	89 83       	std	Y+1, r24	; 0x01
     1e8:	89 81       	ldd	r24, Y+1	; 0x01
     1ea:	80 7e       	andi	r24, 0xE0	; 224
     1ec:	80 38       	cpi	r24, 0x80	; 128
     1ee:	39 f0       	breq	.+14     	; 0x1fe <CAN_init+0x36>
     1f0:	87 e0       	ldi	r24, 0x07	; 7
     1f2:	92 e0       	ldi	r25, 0x02	; 2
     1f4:	0e 94 19 0b 	call	0x1632	; 0x1632 <puts>
     1f8:	81 e0       	ldi	r24, 0x01	; 1
     1fa:	90 e0       	ldi	r25, 0x00	; 0
     1fc:	2d c0       	rjmp	.+90     	; 0x258 <CAN_init+0x90>
     1fe:	41 e0       	ldi	r20, 0x01	; 1
     200:	61 e0       	ldi	r22, 0x01	; 1
     202:	8b e2       	ldi	r24, 0x2B	; 43
     204:	cd d5       	rcall	.+2970   	; 0xda0 <MCP2515_bit_modify>
     206:	4f ef       	ldi	r20, 0xFF	; 255
     208:	60 e6       	ldi	r22, 0x60	; 96
     20a:	80 e6       	ldi	r24, 0x60	; 96
     20c:	c9 d5       	rcall	.+2962   	; 0xda0 <MCP2515_bit_modify>
     20e:	40 e0       	ldi	r20, 0x00	; 0
     210:	60 ee       	ldi	r22, 0xE0	; 224
     212:	8f e0       	ldi	r24, 0x0F	; 15
     214:	c5 d5       	rcall	.+2954   	; 0xda0 <MCP2515_bit_modify>
     216:	8e e0       	ldi	r24, 0x0E	; 14
     218:	98 d5       	rcall	.+2864   	; 0xd4a <MCP2515_read>
     21a:	89 83       	std	Y+1, r24	; 0x01
     21c:	89 81       	ldd	r24, Y+1	; 0x01
     21e:	80 7e       	andi	r24, 0xE0	; 224
     220:	39 f0       	breq	.+14     	; 0x230 <CAN_init+0x68>
     222:	82 e3       	ldi	r24, 0x32	; 50
     224:	92 e0       	ldi	r25, 0x02	; 2
     226:	0e 94 19 0b 	call	0x1632	; 0x1632 <puts>
     22a:	81 e0       	ldi	r24, 0x01	; 1
     22c:	90 e0       	ldi	r25, 0x00	; 0
     22e:	14 c0       	rjmp	.+40     	; 0x258 <CAN_init+0x90>
     230:	eb e6       	ldi	r30, 0x6B	; 107
     232:	f0 e0       	ldi	r31, 0x00	; 0
     234:	80 81       	ld	r24, Z
     236:	80 64       	ori	r24, 0x40	; 64
     238:	80 83       	st	Z, r24
     23a:	e8 e6       	ldi	r30, 0x68	; 104
     23c:	f0 e0       	ldi	r31, 0x00	; 0
     23e:	80 81       	ld	r24, Z
     240:	81 60       	ori	r24, 0x01	; 1
     242:	80 83       	st	Z, r24
     244:	e9 e6       	ldi	r30, 0x69	; 105
     246:	f0 e0       	ldi	r31, 0x00	; 0
     248:	80 81       	ld	r24, Z
     24a:	8d 7f       	andi	r24, 0xFD	; 253
     24c:	80 83       	st	Z, r24
     24e:	80 81       	ld	r24, Z
     250:	8e 7f       	andi	r24, 0xFE	; 254
     252:	80 83       	st	Z, r24
     254:	80 e0       	ldi	r24, 0x00	; 0
     256:	90 e0       	ldi	r25, 0x00	; 0
     258:	0f 90       	pop	r0
     25a:	df 91       	pop	r29
     25c:	cf 91       	pop	r28
     25e:	08 95       	ret

00000260 <CAN_transmit_complete>:
     260:	80 e3       	ldi	r24, 0x30	; 48
     262:	73 d5       	rcall	.+2790   	; 0xd4a <MCP2515_read>
     264:	86 95       	lsr	r24
     266:	86 95       	lsr	r24
     268:	86 95       	lsr	r24
     26a:	91 e0       	ldi	r25, 0x01	; 1
     26c:	89 27       	eor	r24, r25
     26e:	81 70       	andi	r24, 0x01	; 1
     270:	90 e0       	ldi	r25, 0x00	; 0
     272:	08 95       	ret

00000274 <CAN_send>:
     274:	ef 92       	push	r14
     276:	ff 92       	push	r15
     278:	0f 93       	push	r16
     27a:	1f 93       	push	r17
     27c:	cf 93       	push	r28
     27e:	df 93       	push	r29
     280:	7c 01       	movw	r14, r24
     282:	ee df       	rcall	.-36     	; 0x260 <CAN_transmit_complete>
     284:	89 2b       	or	r24, r25
     286:	b1 f1       	breq	.+108    	; 0x2f4 <CAN_send+0x80>
     288:	f7 01       	movw	r30, r14
     28a:	60 81       	ld	r22, Z
     28c:	66 95       	lsr	r22
     28e:	66 95       	lsr	r22
     290:	66 95       	lsr	r22
     292:	81 e3       	ldi	r24, 0x31	; 49
     294:	68 d5       	rcall	.+2768   	; 0xd66 <MCP2515_write>
     296:	f7 01       	movw	r30, r14
     298:	60 81       	ld	r22, Z
     29a:	62 95       	swap	r22
     29c:	66 0f       	add	r22, r22
     29e:	60 7e       	andi	r22, 0xE0	; 224
     2a0:	82 e3       	ldi	r24, 0x32	; 50
     2a2:	61 d5       	rcall	.+2754   	; 0xd66 <MCP2515_write>
     2a4:	f7 01       	movw	r30, r14
     2a6:	62 81       	ldd	r22, Z+2	; 0x02
     2a8:	6f 70       	andi	r22, 0x0F	; 15
     2aa:	85 e3       	ldi	r24, 0x35	; 53
     2ac:	5c d5       	rcall	.+2744   	; 0xd66 <MCP2515_write>
     2ae:	f7 01       	movw	r30, r14
     2b0:	82 81       	ldd	r24, Z+2	; 0x02
     2b2:	93 81       	ldd	r25, Z+3	; 0x03
     2b4:	89 30       	cpi	r24, 0x09	; 9
     2b6:	91 05       	cpc	r25, r1
     2b8:	54 f0       	brlt	.+20     	; 0x2ce <CAN_send+0x5a>
     2ba:	88 e0       	ldi	r24, 0x08	; 8
     2bc:	90 e0       	ldi	r25, 0x00	; 0
     2be:	93 83       	std	Z+3, r25	; 0x03
     2c0:	82 83       	std	Z+2, r24	; 0x02
     2c2:	87 01       	movw	r16, r14
     2c4:	0c 5f       	subi	r16, 0xFC	; 252
     2c6:	1f 4f       	sbci	r17, 0xFF	; 255
     2c8:	c0 e0       	ldi	r28, 0x00	; 0
     2ca:	d0 e0       	ldi	r29, 0x00	; 0
     2cc:	04 c0       	rjmp	.+8      	; 0x2d6 <CAN_send+0x62>
     2ce:	18 16       	cp	r1, r24
     2d0:	19 06       	cpc	r1, r25
     2d2:	bc f3       	brlt	.-18     	; 0x2c2 <CAN_send+0x4e>
     2d4:	0d c0       	rjmp	.+26     	; 0x2f0 <CAN_send+0x7c>
     2d6:	f8 01       	movw	r30, r16
     2d8:	61 91       	ld	r22, Z+
     2da:	8f 01       	movw	r16, r30
     2dc:	8c 2f       	mov	r24, r28
     2de:	8a 5c       	subi	r24, 0xCA	; 202
     2e0:	42 d5       	rcall	.+2692   	; 0xd66 <MCP2515_write>
     2e2:	21 96       	adiw	r28, 0x01	; 1
     2e4:	f7 01       	movw	r30, r14
     2e6:	22 81       	ldd	r18, Z+2	; 0x02
     2e8:	33 81       	ldd	r19, Z+3	; 0x03
     2ea:	c2 17       	cp	r28, r18
     2ec:	d3 07       	cpc	r29, r19
     2ee:	9c f3       	brlt	.-26     	; 0x2d6 <CAN_send+0x62>
     2f0:	81 e0       	ldi	r24, 0x01	; 1
     2f2:	48 d5       	rcall	.+2704   	; 0xd84 <MCP2515_request_to_send>
     2f4:	df 91       	pop	r29
     2f6:	cf 91       	pop	r28
     2f8:	1f 91       	pop	r17
     2fa:	0f 91       	pop	r16
     2fc:	ff 90       	pop	r15
     2fe:	ef 90       	pop	r14
     300:	08 95       	ret

00000302 <CAN_recieve>:
     302:	7f 92       	push	r7
     304:	8f 92       	push	r8
     306:	9f 92       	push	r9
     308:	af 92       	push	r10
     30a:	bf 92       	push	r11
     30c:	cf 92       	push	r12
     30e:	df 92       	push	r13
     310:	ef 92       	push	r14
     312:	ff 92       	push	r15
     314:	0f 93       	push	r16
     316:	1f 93       	push	r17
     318:	cf 93       	push	r28
     31a:	df 93       	push	r29
     31c:	cd b7       	in	r28, 0x3d	; 61
     31e:	de b7       	in	r29, 0x3e	; 62
     320:	2c 97       	sbiw	r28, 0x0c	; 12
     322:	0f b6       	in	r0, 0x3f	; 63
     324:	f8 94       	cli
     326:	de bf       	out	0x3e, r29	; 62
     328:	0f be       	out	0x3f, r0	; 63
     32a:	cd bf       	out	0x3d, r28	; 61
     32c:	5c 01       	movw	r10, r24
     32e:	81 e6       	ldi	r24, 0x61	; 97
     330:	0c d5       	rcall	.+2584   	; 0xd4a <MCP2515_read>
     332:	88 2e       	mov	r8, r24
     334:	82 e6       	ldi	r24, 0x62	; 98
     336:	09 d5       	rcall	.+2578   	; 0xd4a <MCP2515_read>
     338:	82 95       	swap	r24
     33a:	86 95       	lsr	r24
     33c:	87 70       	andi	r24, 0x07	; 7
     33e:	91 2c       	mov	r9, r1
     340:	88 0c       	add	r8, r8
     342:	99 1c       	adc	r9, r9
     344:	88 0c       	add	r8, r8
     346:	99 1c       	adc	r9, r9
     348:	88 0c       	add	r8, r8
     34a:	99 1c       	adc	r9, r9
     34c:	88 2a       	or	r8, r24
     34e:	85 e6       	ldi	r24, 0x65	; 101
     350:	fc d4       	rcall	.+2552   	; 0xd4a <MCP2515_read>
     352:	8f 70       	andi	r24, 0x0F	; 15
     354:	c8 2e       	mov	r12, r24
     356:	d1 2c       	mov	r13, r1
     358:	89 e0       	ldi	r24, 0x09	; 9
     35a:	c8 16       	cp	r12, r24
     35c:	d1 04       	cpc	r13, r1
     35e:	24 f0       	brlt	.+8      	; 0x368 <CAN_recieve+0x66>
     360:	68 94       	set
     362:	cc 24       	eor	r12, r12
     364:	c3 f8       	bld	r12, 3
     366:	d1 2c       	mov	r13, r1
     368:	1c 14       	cp	r1, r12
     36a:	1d 04       	cpc	r1, r13
     36c:	9c f4       	brge	.+38     	; 0x394 <CAN_recieve+0x92>
     36e:	8e 01       	movw	r16, r28
     370:	0b 5f       	subi	r16, 0xFB	; 251
     372:	1f 4f       	sbci	r17, 0xFF	; 255
     374:	78 01       	movw	r14, r16
     376:	ec 0c       	add	r14, r12
     378:	fd 1c       	adc	r15, r13
     37a:	0f 2e       	mov	r0, r31
     37c:	f6 e6       	ldi	r31, 0x66	; 102
     37e:	7f 2e       	mov	r7, r31
     380:	f0 2d       	mov	r31, r0
     382:	87 2d       	mov	r24, r7
     384:	e2 d4       	rcall	.+2500   	; 0xd4a <MCP2515_read>
     386:	f8 01       	movw	r30, r16
     388:	81 93       	st	Z+, r24
     38a:	8f 01       	movw	r16, r30
     38c:	73 94       	inc	r7
     38e:	ee 15       	cp	r30, r14
     390:	ff 05       	cpc	r31, r15
     392:	b9 f7       	brne	.-18     	; 0x382 <CAN_recieve+0x80>
     394:	10 92 ec 02 	sts	0x02EC, r1
     398:	9a 82       	std	Y+2, r9	; 0x02
     39a:	89 82       	std	Y+1, r8	; 0x01
     39c:	dc 82       	std	Y+4, r13	; 0x04
     39e:	cb 82       	std	Y+3, r12	; 0x03
     3a0:	8c e0       	ldi	r24, 0x0C	; 12
     3a2:	fe 01       	movw	r30, r28
     3a4:	31 96       	adiw	r30, 0x01	; 1
     3a6:	d5 01       	movw	r26, r10
     3a8:	01 90       	ld	r0, Z+
     3aa:	0d 92       	st	X+, r0
     3ac:	8a 95       	dec	r24
     3ae:	e1 f7       	brne	.-8      	; 0x3a8 <CAN_recieve+0xa6>
     3b0:	c5 01       	movw	r24, r10
     3b2:	2c 96       	adiw	r28, 0x0c	; 12
     3b4:	0f b6       	in	r0, 0x3f	; 63
     3b6:	f8 94       	cli
     3b8:	de bf       	out	0x3e, r29	; 62
     3ba:	0f be       	out	0x3f, r0	; 63
     3bc:	cd bf       	out	0x3d, r28	; 61
     3be:	df 91       	pop	r29
     3c0:	cf 91       	pop	r28
     3c2:	1f 91       	pop	r17
     3c4:	0f 91       	pop	r16
     3c6:	ff 90       	pop	r15
     3c8:	ef 90       	pop	r14
     3ca:	df 90       	pop	r13
     3cc:	cf 90       	pop	r12
     3ce:	bf 90       	pop	r11
     3d0:	af 90       	pop	r10
     3d2:	9f 90       	pop	r9
     3d4:	8f 90       	pop	r8
     3d6:	7f 90       	pop	r7
     3d8:	08 95       	ret

000003da <CAN_int_vect>:

void CAN_int_vect(){
	//set recieve flag to 0
	MCP2515_bit_modify(MCP_CANINTF, 0x01, 0x00);
     3da:	40 e0       	ldi	r20, 0x00	; 0
     3dc:	61 e0       	ldi	r22, 0x01	; 1
     3de:	8c e2       	ldi	r24, 0x2C	; 44
     3e0:	df d4       	rcall	.+2494   	; 0xda0 <MCP2515_bit_modify>
	//set transmit flag to 0 
	MCP2515_bit_modify(MCP_CANINTF, 0x04, 0x00);
     3e2:	40 e0       	ldi	r20, 0x00	; 0
     3e4:	64 e0       	ldi	r22, 0x04	; 4
     3e6:	8c e2       	ldi	r24, 0x2C	; 44
     3e8:	db d4       	rcall	.+2486   	; 0xda0 <MCP2515_bit_modify>
	rx_int_flag = 1;
     3ea:	81 e0       	ldi	r24, 0x01	; 1
     3ec:	80 93 ec 02 	sts	0x02EC, r24
     3f0:	08 95       	ret

000003f2 <__vector_9>:
	
}

ISR(PCINT0_vect){
     3f2:	1f 92       	push	r1
     3f4:	0f 92       	push	r0
     3f6:	0f b6       	in	r0, 0x3f	; 63
     3f8:	0f 92       	push	r0
     3fa:	11 24       	eor	r1, r1
     3fc:	0b b6       	in	r0, 0x3b	; 59
     3fe:	0f 92       	push	r0
     400:	2f 93       	push	r18
     402:	3f 93       	push	r19
     404:	4f 93       	push	r20
     406:	5f 93       	push	r21
     408:	6f 93       	push	r22
     40a:	7f 93       	push	r23
     40c:	8f 93       	push	r24
     40e:	9f 93       	push	r25
     410:	af 93       	push	r26
     412:	bf 93       	push	r27
     414:	ef 93       	push	r30
     416:	ff 93       	push	r31
	//RX0 interrupt flag set to 0
	CAN_int_vect();
     418:	e0 df       	rcall	.-64     	; 0x3da <CAN_int_vect>
     41a:	ff 91       	pop	r31
     41c:	ef 91       	pop	r30
     41e:	bf 91       	pop	r27
     420:	af 91       	pop	r26
     422:	9f 91       	pop	r25
     424:	8f 91       	pop	r24
     426:	7f 91       	pop	r23
     428:	6f 91       	pop	r22
     42a:	5f 91       	pop	r21
     42c:	4f 91       	pop	r20
     42e:	3f 91       	pop	r19
     430:	2f 91       	pop	r18
     432:	0f 90       	pop	r0
     434:	0b be       	out	0x3b, r0	; 59
     436:	0f 90       	pop	r0
     438:	0f be       	out	0x3f, r0	; 63
     43a:	0f 90       	pop	r0
     43c:	1f 90       	pop	r1
     43e:	18 95       	reti

00000440 <ADC_init>:
volatile int ADC_ready;


void ADC_init(void){
	//Set PF0 to input
	clr_bit(DDRF, PF0);
     440:	80 98       	cbi	0x10, 0	; 16
	//enable ADC
	set_bit(ADCSRA, ADEN);
     442:	ea e7       	ldi	r30, 0x7A	; 122
     444:	f0 e0       	ldi	r31, 0x00	; 0
     446:	80 81       	ld	r24, Z
     448:	80 68       	ori	r24, 0x80	; 128
     44a:	80 83       	st	Z, r24
	//set prescaler to 128
	set_bit(ADCSRA, ADPS2);
     44c:	80 81       	ld	r24, Z
     44e:	84 60       	ori	r24, 0x04	; 4
     450:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS1);
     452:	80 81       	ld	r24, Z
     454:	82 60       	ori	r24, 0x02	; 2
     456:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS0);
     458:	80 81       	ld	r24, Z
     45a:	81 60       	ori	r24, 0x01	; 1
     45c:	80 83       	st	Z, r24

	set_bit(ADMUX, REFS1);
     45e:	ac e7       	ldi	r26, 0x7C	; 124
     460:	b0 e0       	ldi	r27, 0x00	; 0
     462:	8c 91       	ld	r24, X
     464:	80 68       	ori	r24, 0x80	; 128
     466:	8c 93       	st	X, r24
	set_bit(ADMUX, REFS0);
     468:	8c 91       	ld	r24, X
     46a:	80 64       	ori	r24, 0x40	; 64
     46c:	8c 93       	st	X, r24
	//enable interrupt
	set_bit(ADCSRA, ADIE);
     46e:	80 81       	ld	r24, Z
     470:	88 60       	ori	r24, 0x08	; 8
     472:	80 83       	st	Z, r24
     474:	08 95       	ret

00000476 <ADC_read>:
}

uint16_t ADC_read(void){
	//ADC0 is default channel
	//start conversion, when done automatically set to 0
	set_bit(ADCSRA, ADSC);
     476:	ea e7       	ldi	r30, 0x7A	; 122
     478:	f0 e0       	ldi	r31, 0x00	; 0
     47a:	80 81       	ld	r24, Z
     47c:	80 64       	ori	r24, 0x40	; 64
     47e:	80 83       	st	Z, r24
	
	while(!ADC_ready);
     480:	80 91 f4 02 	lds	r24, 0x02F4
     484:	90 91 f5 02 	lds	r25, 0x02F5
     488:	89 2b       	or	r24, r25
     48a:	d1 f3       	breq	.-12     	; 0x480 <ADC_read+0xa>
	ADC_ready = 0;
     48c:	10 92 f5 02 	sts	0x02F5, r1
     490:	10 92 f4 02 	sts	0x02F4, r1
	uint16_t data = ADCL | ADCH << 8;
     494:	80 91 78 00 	lds	r24, 0x0078
     498:	20 91 79 00 	lds	r18, 0x0079
     49c:	90 e0       	ldi	r25, 0x00	; 0

	return data;
}
     49e:	92 2b       	or	r25, r18
     4a0:	08 95       	ret

000004a2 <__vector_29>:



ISR(ADC_vect){
     4a2:	1f 92       	push	r1
     4a4:	0f 92       	push	r0
     4a6:	0f b6       	in	r0, 0x3f	; 63
     4a8:	0f 92       	push	r0
     4aa:	11 24       	eor	r1, r1
     4ac:	8f 93       	push	r24
     4ae:	9f 93       	push	r25
	ADC_ready = 1;
     4b0:	81 e0       	ldi	r24, 0x01	; 1
     4b2:	90 e0       	ldi	r25, 0x00	; 0
     4b4:	90 93 f5 02 	sts	0x02F5, r25
     4b8:	80 93 f4 02 	sts	0x02F4, r24
	//wake up the CPU
}
     4bc:	9f 91       	pop	r25
     4be:	8f 91       	pop	r24
     4c0:	0f 90       	pop	r0
     4c2:	0f be       	out	0x3f, r0	; 63
     4c4:	0f 90       	pop	r0
     4c6:	1f 90       	pop	r1
     4c8:	18 95       	reti

000004ca <DAC_init>:
#include <avr/io.h>
#include "bit_functions.h"
#include <avr/interrupt.h>

void DAC_init(void){
	sei();
     4ca:	78 94       	sei
	TWI_Master_Initialise();
     4cc:	87 d5       	rcall	.+2830   	; 0xfdc <TWI_Master_Initialise>
	cli();
     4ce:	f8 94       	cli
	//set_bit(TWSR, TWPS1); 
	//set_bit(TWSR, TWPS0);
	
	
	//Set SDA og SCK til output
	set_bit(DDRD, PD0);
     4d0:	50 9a       	sbi	0x0a, 0	; 10
	set_bit(DDRD, PD1);
     4d2:	51 9a       	sbi	0x0a, 1	; 10
     4d4:	08 95       	ret

000004d6 <DAC_send_data>:
}

void DAC_send_data(uint8_t data){
     4d6:	cf 93       	push	r28
     4d8:	df 93       	push	r29
     4da:	00 d0       	rcall	.+0      	; 0x4dc <DAC_send_data+0x6>
     4dc:	cd b7       	in	r28, 0x3d	; 61
     4de:	de b7       	in	r29, 0x3e	; 62
	//Send motor voltage to DAC
	
	uint8_t address = 0b01010000; //8 bits slave address - OUT0
	uint8_t command = 0b00000000;		  //command choose DAC0
	
	uint8_t msg[3] = {address, command, data};
     4e0:	90 e5       	ldi	r25, 0x50	; 80
     4e2:	99 83       	std	Y+1, r25	; 0x01
     4e4:	1a 82       	std	Y+2, r1	; 0x02
     4e6:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(msg, 3);
     4e8:	63 e0       	ldi	r22, 0x03	; 3
     4ea:	ce 01       	movw	r24, r28
     4ec:	01 96       	adiw	r24, 0x01	; 1
     4ee:	80 d5       	rcall	.+2816   	; 0xff0 <TWI_Start_Transceiver_With_Data>
}
     4f0:	0f 90       	pop	r0
     4f2:	0f 90       	pop	r0
     4f4:	0f 90       	pop	r0
     4f6:	df 91       	pop	r29
     4f8:	cf 91       	pop	r28
     4fa:	08 95       	ret

000004fc <update_control_values>:
#define SPEED_HARD 225
#define SCORE_ID 1


void update_control_values(void)
{	
     4fc:	0f 93       	push	r16
     4fe:	1f 93       	push	r17
     500:	cf 93       	push	r28
     502:	df 93       	push	r29
     504:	cd b7       	in	r28, 0x3d	; 61
     506:	de b7       	in	r29, 0x3e	; 62
     508:	2c 97       	sbiw	r28, 0x0c	; 12
     50a:	0f b6       	in	r0, 0x3f	; 63
     50c:	f8 94       	cli
     50e:	de bf       	out	0x3e, r29	; 62
     510:	0f be       	out	0x3f, r0	; 63
     512:	cd bf       	out	0x3d, r28	; 61
	Message recieve_msg = CAN_recieve();
     514:	ce 01       	movw	r24, r28
     516:	01 96       	adiw	r24, 0x01	; 1
     518:	f4 de       	rcall	.-536    	; 0x302 <CAN_recieve>
	servo_controller = recieve_msg.data[0];
     51a:	8d 81       	ldd	r24, Y+5	; 0x05
     51c:	80 93 fa 02 	sts	0x02FA, r24
	motor_controller = recieve_msg.data[1];
     520:	8e 81       	ldd	r24, Y+6	; 0x06
     522:	80 93 fb 02 	sts	0x02FB, r24
	int shooter = recieve_msg.data[2];
     526:	8f 81       	ldd	r24, Y+7	; 0x07
     528:	90 e0       	ldi	r25, 0x00	; 0
	if (shooter == 0){
     52a:	00 97       	sbiw	r24, 0x00	; 0
     52c:	29 f4       	brne	.+10     	; 0x538 <update_control_values+0x3c>
		last_shooter = 0;
     52e:	10 92 df 02 	sts	0x02DF, r1
     532:	10 92 de 02 	sts	0x02DE, r1
     536:	18 c0       	rjmp	.+48     	; 0x568 <update_control_values+0x6c>
	} if (shooter != last_shooter){
     538:	20 91 de 02 	lds	r18, 0x02DE
     53c:	30 91 df 02 	lds	r19, 0x02DF
     540:	82 17       	cp	r24, r18
     542:	93 07       	cpc	r25, r19
     544:	89 f0       	breq	.+34     	; 0x568 <update_control_values+0x6c>
		clr_bit(TIMSK3, TOIE3);
     546:	01 e7       	ldi	r16, 0x71	; 113
     548:	10 e0       	ldi	r17, 0x00	; 0
     54a:	f8 01       	movw	r30, r16
     54c:	80 81       	ld	r24, Z
     54e:	8e 7f       	andi	r24, 0xFE	; 254
     550:	80 83       	st	Z, r24
		solenoid_shoot();
     552:	c7 d3       	rcall	.+1934   	; 0xce2 <solenoid_shoot>
		set_bit(TIMSK3, TOIE3);
     554:	f8 01       	movw	r30, r16
     556:	80 81       	ld	r24, Z
     558:	81 60       	ori	r24, 0x01	; 1
     55a:	80 83       	st	Z, r24
		last_shooter = 1;
     55c:	81 e0       	ldi	r24, 0x01	; 1
     55e:	90 e0       	ldi	r25, 0x00	; 0
     560:	90 93 df 02 	sts	0x02DF, r25
     564:	80 93 de 02 	sts	0x02DE, r24
	}
}
     568:	2c 96       	adiw	r28, 0x0c	; 12
     56a:	0f b6       	in	r0, 0x3f	; 63
     56c:	f8 94       	cli
     56e:	de bf       	out	0x3e, r29	; 62
     570:	0f be       	out	0x3f, r0	; 63
     572:	cd bf       	out	0x3d, r28	; 61
     574:	df 91       	pop	r29
     576:	cf 91       	pop	r28
     578:	1f 91       	pop	r17
     57a:	0f 91       	pop	r16
     57c:	08 95       	ret

0000057e <update_input>:

void update_input(void)
{
     57e:	cf 92       	push	r12
     580:	df 92       	push	r13
     582:	ef 92       	push	r14
     584:	ff 92       	push	r15
     586:	0f 93       	push	r16
     588:	1f 93       	push	r17
     58a:	cf 93       	push	r28
     58c:	df 93       	push	r29
	clr_bit(TIMSK3, TOIE3);
     58e:	c1 e7       	ldi	r28, 0x71	; 113
     590:	d0 e0       	ldi	r29, 0x00	; 0
     592:	88 81       	ld	r24, Y
     594:	8e 7f       	andi	r24, 0xFE	; 254
     596:	88 83       	st	Y, r24
	motor_power(motor_PID(motor_controller, Kp, Ki, Kd));
     598:	c0 90 fc 02 	lds	r12, 0x02FC
     59c:	d0 90 fd 02 	lds	r13, 0x02FD
     5a0:	e0 90 fe 02 	lds	r14, 0x02FE
     5a4:	f0 90 ff 02 	lds	r15, 0x02FF
     5a8:	00 91 f6 02 	lds	r16, 0x02F6
     5ac:	10 91 f7 02 	lds	r17, 0x02F7
     5b0:	20 91 f8 02 	lds	r18, 0x02F8
     5b4:	30 91 f9 02 	lds	r19, 0x02F9
     5b8:	40 91 00 03 	lds	r20, 0x0300
     5bc:	50 91 01 03 	lds	r21, 0x0301
     5c0:	60 91 02 03 	lds	r22, 0x0302
     5c4:	70 91 03 03 	lds	r23, 0x0303
     5c8:	80 91 fb 02 	lds	r24, 0x02FB
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	5f d2       	rcall	.+1214   	; 0xa8e <motor_PID>
     5d0:	6c d1       	rcall	.+728    	; 0x8aa <motor_power>
	servo_set_pos(servo_controller);
     5d2:	80 91 fa 02 	lds	r24, 0x02FA
     5d6:	52 d3       	rcall	.+1700   	; 0xc7c <servo_set_pos>
	set_bit(TIMSK3, TOIE3);
     5d8:	88 81       	ld	r24, Y
     5da:	81 60       	ori	r24, 0x01	; 1
     5dc:	88 83       	st	Y, r24
	timer_flag = 0;
     5de:	10 92 e1 02 	sts	0x02E1, r1
     5e2:	10 92 e0 02 	sts	0x02E0, r1
}
     5e6:	df 91       	pop	r29
     5e8:	cf 91       	pop	r28
     5ea:	1f 91       	pop	r17
     5ec:	0f 91       	pop	r16
     5ee:	ff 90       	pop	r15
     5f0:	ef 90       	pop	r14
     5f2:	df 90       	pop	r13
     5f4:	cf 90       	pop	r12
     5f6:	08 95       	ret

000005f8 <end_game>:

void end_game(void)
{
     5f8:	cf 93       	push	r28
     5fa:	df 93       	push	r29
     5fc:	cd b7       	in	r28, 0x3d	; 61
     5fe:	de b7       	in	r29, 0x3e	; 62
     600:	2c 97       	sbiw	r28, 0x0c	; 12
     602:	0f b6       	in	r0, 0x3f	; 63
     604:	f8 94       	cli
     606:	de bf       	out	0x3e, r29	; 62
     608:	0f be       	out	0x3f, r0	; 63
     60a:	cd bf       	out	0x3d, r28	; 61
	printf("Node 2: spill over\n");
     60c:	81 e5       	ldi	r24, 0x51	; 81
     60e:	92 e0       	ldi	r25, 0x02	; 2
     610:	0e 94 19 0b 	call	0x1632	; 0x1632 <puts>
	Message end_game_msg = {SCORE_ID, 1, {0}};
     614:	ce 01       	movw	r24, r28
     616:	01 96       	adiw	r24, 0x01	; 1
     618:	2c e0       	ldi	r18, 0x0C	; 12
     61a:	fc 01       	movw	r30, r24
     61c:	11 92       	st	Z+, r1
     61e:	2a 95       	dec	r18
     620:	e9 f7       	brne	.-6      	; 0x61c <end_game+0x24>
     622:	21 e0       	ldi	r18, 0x01	; 1
     624:	30 e0       	ldi	r19, 0x00	; 0
     626:	3a 83       	std	Y+2, r19	; 0x02
     628:	29 83       	std	Y+1, r18	; 0x01
     62a:	3c 83       	std	Y+4, r19	; 0x04
     62c:	2b 83       	std	Y+3, r18	; 0x03
	CAN_send(&end_game_msg);
     62e:	22 de       	rcall	.-956    	; 0x274 <CAN_send>
}
     630:	2c 96       	adiw	r28, 0x0c	; 12
     632:	0f b6       	in	r0, 0x3f	; 63
     634:	f8 94       	cli
     636:	de bf       	out	0x3e, r29	; 62
     638:	0f be       	out	0x3f, r0	; 63
     63a:	cd bf       	out	0x3d, r28	; 61
     63c:	df 91       	pop	r29
     63e:	cf 91       	pop	r28
     640:	08 95       	ret

00000642 <USB_play_game>:

void USB_play_game()
{	
	
	while(!IR_score()){
     642:	11 c0       	rjmp	.+34     	; 0x666 <USB_play_game+0x24>
		
		if(rx_int_flag){
     644:	80 91 ec 02 	lds	r24, 0x02EC
     648:	81 11       	cpse	r24, r1
			update_control_values();
     64a:	58 df       	rcall	.-336    	; 0x4fc <update_control_values>
		}if(timer_flag == 1){
     64c:	80 91 e0 02 	lds	r24, 0x02E0
     650:	90 91 e1 02 	lds	r25, 0x02E1
     654:	01 97       	sbiw	r24, 0x01	; 1
     656:	09 f4       	brne	.+2      	; 0x65a <USB_play_game+0x18>
			update_input();
     658:	92 df       	rcall	.-220    	; 0x57e <update_input>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     65a:	8f e3       	ldi	r24, 0x3F	; 63
     65c:	9f e1       	ldi	r25, 0x1F	; 31
     65e:	01 97       	sbiw	r24, 0x01	; 1
     660:	f1 f7       	brne	.-4      	; 0x65e <USB_play_game+0x1c>
     662:	00 c0       	rjmp	.+0      	; 0x664 <USB_play_game+0x22>
     664:	00 00       	nop
}

void USB_play_game()
{	
	
	while(!IR_score()){
     666:	07 d1       	rcall	.+526    	; 0x876 <IR_score>
     668:	89 2b       	or	r24, r25
     66a:	61 f3       	breq	.-40     	; 0x644 <USB_play_game+0x2>
		}if(timer_flag == 1){
			update_input();
		}
	_delay_ms(2);
	}
	end_game();
     66c:	c5 df       	rcall	.-118    	; 0x5f8 <end_game>
	current_state = IDLE;  //waiting for message about new game
     66e:	10 92 eb 02 	sts	0x02EB, r1
     672:	08 95       	ret

00000674 <set_USB_mode>:
}

void set_USB_mode(difficulty mode)
{
	if(mode == EASY){
     674:	81 11       	cpse	r24, r1
     676:	25 c0       	rjmp	.+74     	; 0x6c2 <set_USB_mode+0x4e>
		Kp = 0.9;
     678:	86 e6       	ldi	r24, 0x66	; 102
     67a:	96 e6       	ldi	r25, 0x66	; 102
     67c:	a6 e6       	ldi	r26, 0x66	; 102
     67e:	bf e3       	ldi	r27, 0x3F	; 63
     680:	80 93 00 03 	sts	0x0300, r24
     684:	90 93 01 03 	sts	0x0301, r25
     688:	a0 93 02 03 	sts	0x0302, r26
     68c:	b0 93 03 03 	sts	0x0303, r27
		Kd = 0.07;
     690:	89 e2       	ldi	r24, 0x29	; 41
     692:	9c e5       	ldi	r25, 0x5C	; 92
     694:	af e8       	ldi	r26, 0x8F	; 143
     696:	bd e3       	ldi	r27, 0x3D	; 61
     698:	80 93 fc 02 	sts	0x02FC, r24
     69c:	90 93 fd 02 	sts	0x02FD, r25
     6a0:	a0 93 fe 02 	sts	0x02FE, r26
     6a4:	b0 93 ff 02 	sts	0x02FF, r27
		Ki = 0.1;
     6a8:	8d ec       	ldi	r24, 0xCD	; 205
     6aa:	9c ec       	ldi	r25, 0xCC	; 204
     6ac:	ac ec       	ldi	r26, 0xCC	; 204
     6ae:	bd e3       	ldi	r27, 0x3D	; 61
     6b0:	80 93 f6 02 	sts	0x02F6, r24
     6b4:	90 93 f7 02 	sts	0x02F7, r25
     6b8:	a0 93 f8 02 	sts	0x02F8, r26
     6bc:	b0 93 f9 02 	sts	0x02F9, r27
     6c0:	08 95       	ret
	}else if(mode == MEDIUM){
     6c2:	81 30       	cpi	r24, 0x01	; 1
     6c4:	29 f5       	brne	.+74     	; 0x710 <set_USB_mode+0x9c>
		Kp = 0.95;
     6c6:	83 e3       	ldi	r24, 0x33	; 51
     6c8:	93 e3       	ldi	r25, 0x33	; 51
     6ca:	a3 e7       	ldi	r26, 0x73	; 115
     6cc:	bf e3       	ldi	r27, 0x3F	; 63
     6ce:	80 93 00 03 	sts	0x0300, r24
     6d2:	90 93 01 03 	sts	0x0301, r25
     6d6:	a0 93 02 03 	sts	0x0302, r26
     6da:	b0 93 03 03 	sts	0x0303, r27
		Kd = 0.1;
     6de:	8d ec       	ldi	r24, 0xCD	; 205
     6e0:	9c ec       	ldi	r25, 0xCC	; 204
     6e2:	ac ec       	ldi	r26, 0xCC	; 204
     6e4:	bd e3       	ldi	r27, 0x3D	; 61
     6e6:	80 93 fc 02 	sts	0x02FC, r24
     6ea:	90 93 fd 02 	sts	0x02FD, r25
     6ee:	a0 93 fe 02 	sts	0x02FE, r26
     6f2:	b0 93 ff 02 	sts	0x02FF, r27
		Ki = 0.05;
     6f6:	8d ec       	ldi	r24, 0xCD	; 205
     6f8:	9c ec       	ldi	r25, 0xCC	; 204
     6fa:	ac e4       	ldi	r26, 0x4C	; 76
     6fc:	bd e3       	ldi	r27, 0x3D	; 61
     6fe:	80 93 f6 02 	sts	0x02F6, r24
     702:	90 93 f7 02 	sts	0x02F7, r25
     706:	a0 93 f8 02 	sts	0x02F8, r26
     70a:	b0 93 f9 02 	sts	0x02F9, r27
     70e:	08 95       	ret
	}else if(mode == HARD){
     710:	82 30       	cpi	r24, 0x02	; 2
     712:	21 f5       	brne	.+72     	; 0x75c <set_USB_mode+0xe8>
		Kp = 1;
     714:	80 e0       	ldi	r24, 0x00	; 0
     716:	90 e0       	ldi	r25, 0x00	; 0
     718:	a0 e8       	ldi	r26, 0x80	; 128
     71a:	bf e3       	ldi	r27, 0x3F	; 63
     71c:	80 93 00 03 	sts	0x0300, r24
     720:	90 93 01 03 	sts	0x0301, r25
     724:	a0 93 02 03 	sts	0x0302, r26
     728:	b0 93 03 03 	sts	0x0303, r27
		Kd = 0.1;
     72c:	8d ec       	ldi	r24, 0xCD	; 205
     72e:	9c ec       	ldi	r25, 0xCC	; 204
     730:	ac ec       	ldi	r26, 0xCC	; 204
     732:	bd e3       	ldi	r27, 0x3D	; 61
     734:	80 93 fc 02 	sts	0x02FC, r24
     738:	90 93 fd 02 	sts	0x02FD, r25
     73c:	a0 93 fe 02 	sts	0x02FE, r26
     740:	b0 93 ff 02 	sts	0x02FF, r27
		Ki = 0.01;
     744:	8a e0       	ldi	r24, 0x0A	; 10
     746:	97 ed       	ldi	r25, 0xD7	; 215
     748:	a3 e2       	ldi	r26, 0x23	; 35
     74a:	bc e3       	ldi	r27, 0x3C	; 60
     74c:	80 93 f6 02 	sts	0x02F6, r24
     750:	90 93 f7 02 	sts	0x02F7, r25
     754:	a0 93 f8 02 	sts	0x02F8, r26
     758:	b0 93 f9 02 	sts	0x02F9, r27
     75c:	08 95       	ret

0000075e <set_PS2_mode>:
	}
}

void set_PS2_mode(difficulty mode){
	if(mode == EASY){
     75e:	81 11       	cpse	r24, r1
     760:	07 c0       	rjmp	.+14     	; 0x770 <set_PS2_mode+0x12>
		max_motor_value = SPEED_EASY;
     762:	86 e9       	ldi	r24, 0x96	; 150
     764:	90 e0       	ldi	r25, 0x00	; 0
     766:	90 93 e9 02 	sts	0x02E9, r25
     76a:	80 93 e8 02 	sts	0x02E8, r24
     76e:	08 95       	ret
	}else if(mode == MEDIUM){
     770:	81 30       	cpi	r24, 0x01	; 1
     772:	39 f4       	brne	.+14     	; 0x782 <set_PS2_mode+0x24>
		max_motor_value = SPEED_MEDIUM;
     774:	84 eb       	ldi	r24, 0xB4	; 180
     776:	90 e0       	ldi	r25, 0x00	; 0
     778:	90 93 e9 02 	sts	0x02E9, r25
     77c:	80 93 e8 02 	sts	0x02E8, r24
     780:	08 95       	ret
	}else if(mode == HARD){
     782:	82 30       	cpi	r24, 0x02	; 2
     784:	31 f4       	brne	.+12     	; 0x792 <set_PS2_mode+0x34>
		max_motor_value = SPEED_HARD;
     786:	81 ee       	ldi	r24, 0xE1	; 225
     788:	90 e0       	ldi	r25, 0x00	; 0
     78a:	90 93 e9 02 	sts	0x02E9, r25
     78e:	80 93 e8 02 	sts	0x02E8, r24
     792:	08 95       	ret

00000794 <PS2_update_input>:
	}
}

void PS2_update_input(void)
{
     794:	cf 93       	push	r28
     796:	df 93       	push	r29
	clr_bit(TIMSK3, TOIE3);
     798:	c1 e7       	ldi	r28, 0x71	; 113
     79a:	d0 e0       	ldi	r29, 0x00	; 0
     79c:	88 81       	ld	r24, Y
     79e:	8e 7f       	andi	r24, 0xFE	; 254
     7a0:	88 83       	st	Y, r24
	motor_velocity_control(motor_controller);
     7a2:	80 91 fb 02 	lds	r24, 0x02FB
     7a6:	90 e0       	ldi	r25, 0x00	; 0
     7a8:	14 d2       	rcall	.+1064   	; 0xbd2 <motor_velocity_control>
	servo_set_pos(servo_controller);
     7aa:	80 91 fa 02 	lds	r24, 0x02FA
     7ae:	66 d2       	rcall	.+1228   	; 0xc7c <servo_set_pos>
	set_bit(TIMSK3, TOIE3);
     7b0:	88 81       	ld	r24, Y
     7b2:	81 60       	ori	r24, 0x01	; 1
     7b4:	88 83       	st	Y, r24
	
	timer_flag = 0;
     7b6:	10 92 e1 02 	sts	0x02E1, r1
     7ba:	10 92 e0 02 	sts	0x02E0, r1
}
     7be:	df 91       	pop	r29
     7c0:	cf 91       	pop	r28
     7c2:	08 95       	ret

000007c4 <PS2_play_game>:

void PS2_play_game()
{	
	while(!IR_score()){
     7c4:	11 c0       	rjmp	.+34     	; 0x7e8 <PS2_play_game+0x24>
	if(rx_int_flag){
     7c6:	80 91 ec 02 	lds	r24, 0x02EC
     7ca:	81 11       	cpse	r24, r1
		update_control_values();
     7cc:	97 de       	rcall	.-722    	; 0x4fc <update_control_values>
	}if(timer_flag == 1){
     7ce:	80 91 e0 02 	lds	r24, 0x02E0
     7d2:	90 91 e1 02 	lds	r25, 0x02E1
     7d6:	01 97       	sbiw	r24, 0x01	; 1
     7d8:	09 f4       	brne	.+2      	; 0x7dc <PS2_play_game+0x18>
		PS2_update_input();
     7da:	dc df       	rcall	.-72     	; 0x794 <PS2_update_input>
     7dc:	8f e3       	ldi	r24, 0x3F	; 63
     7de:	9f e1       	ldi	r25, 0x1F	; 31
     7e0:	01 97       	sbiw	r24, 0x01	; 1
     7e2:	f1 f7       	brne	.-4      	; 0x7e0 <PS2_play_game+0x1c>
     7e4:	00 c0       	rjmp	.+0      	; 0x7e6 <PS2_play_game+0x22>
     7e6:	00 00       	nop
	timer_flag = 0;
}

void PS2_play_game()
{	
	while(!IR_score()){
     7e8:	46 d0       	rcall	.+140    	; 0x876 <IR_score>
     7ea:	89 2b       	or	r24, r25
     7ec:	61 f3       	breq	.-40     	; 0x7c6 <PS2_play_game+0x2>
	}if(timer_flag == 1){
		PS2_update_input();
		}
	_delay_ms(2);
	}	
	end_game();
     7ee:	04 df       	rcall	.-504    	; 0x5f8 <end_game>
	current_state = IDLE;  //waiting for message about new game
     7f0:	10 92 eb 02 	sts	0x02EB, r1
     7f4:	08 95       	ret

000007f6 <__vector_35>:
}



ISR(TIMER3_OVF_vect){
     7f6:	1f 92       	push	r1
     7f8:	0f 92       	push	r0
     7fa:	0f b6       	in	r0, 0x3f	; 63
     7fc:	0f 92       	push	r0
     7fe:	11 24       	eor	r1, r1
     800:	8f 93       	push	r24
     802:	9f 93       	push	r25
	timer_flag = 1;
     804:	81 e0       	ldi	r24, 0x01	; 1
     806:	90 e0       	ldi	r25, 0x00	; 0
     808:	90 93 e1 02 	sts	0x02E1, r25
     80c:	80 93 e0 02 	sts	0x02E0, r24
}
     810:	9f 91       	pop	r25
     812:	8f 91       	pop	r24
     814:	0f 90       	pop	r0
     816:	0f be       	out	0x3f, r0	; 63
     818:	0f 90       	pop	r0
     81a:	1f 90       	pop	r1
     81c:	18 95       	reti

0000081e <IR_digital_filter>:
#include "ADC_driver.h"
#include <stdio.h>



int IR_digital_filter(void){
     81e:	ef 92       	push	r14
     820:	ff 92       	push	r15
     822:	0f 93       	push	r16
     824:	1f 93       	push	r17
     826:	cf 93       	push	r28
     828:	df 93       	push	r29
     82a:	c4 e0       	ldi	r28, 0x04	; 4
     82c:	d0 e0       	ldi	r29, 0x00	; 0
	uint16_t total_read_value = 0;
     82e:	00 e0       	ldi	r16, 0x00	; 0
     830:	10 e0       	ldi	r17, 0x00	; 0
	
	for(int i = 0 ; i < 4 ; i++){
		total_read_value += ADC_read();
		printf("IR %d", ADC_read());
     832:	0f 2e       	mov	r0, r31
     834:	f4 e6       	ldi	r31, 0x64	; 100
     836:	ef 2e       	mov	r14, r31
     838:	f2 e0       	ldi	r31, 0x02	; 2
     83a:	ff 2e       	mov	r15, r31
     83c:	f0 2d       	mov	r31, r0

int IR_digital_filter(void){
	uint16_t total_read_value = 0;
	
	for(int i = 0 ; i < 4 ; i++){
		total_read_value += ADC_read();
     83e:	1b de       	rcall	.-970    	; 0x476 <ADC_read>
     840:	08 0f       	add	r16, r24
     842:	19 1f       	adc	r17, r25
		printf("IR %d", ADC_read());
     844:	18 de       	rcall	.-976    	; 0x476 <ADC_read>
     846:	9f 93       	push	r25
     848:	8f 93       	push	r24
     84a:	ff 92       	push	r15
     84c:	ef 92       	push	r14
     84e:	e0 d6       	rcall	.+3520   	; 0x1610 <printf>
     850:	21 97       	sbiw	r28, 0x01	; 1


int IR_digital_filter(void){
	uint16_t total_read_value = 0;
	
	for(int i = 0 ; i < 4 ; i++){
     852:	0f 90       	pop	r0
     854:	0f 90       	pop	r0
     856:	0f 90       	pop	r0
     858:	0f 90       	pop	r0
     85a:	20 97       	sbiw	r28, 0x00	; 0
     85c:	81 f7       	brne	.-32     	; 0x83e <IR_digital_filter+0x20>
		total_read_value += ADC_read();
		printf("IR %d", ADC_read());
	}
	
	return total_read_value/4;
}
     85e:	c8 01       	movw	r24, r16
     860:	96 95       	lsr	r25
     862:	87 95       	ror	r24
     864:	96 95       	lsr	r25
     866:	87 95       	ror	r24
     868:	df 91       	pop	r29
     86a:	cf 91       	pop	r28
     86c:	1f 91       	pop	r17
     86e:	0f 91       	pop	r16
     870:	ff 90       	pop	r15
     872:	ef 90       	pop	r14
     874:	08 95       	ret

00000876 <IR_score>:

int IR_score(){
	if(IR_digital_filter() < 250){
     876:	d3 df       	rcall	.-90     	; 0x81e <IR_digital_filter>
     878:	21 e0       	ldi	r18, 0x01	; 1
     87a:	30 e0       	ldi	r19, 0x00	; 0
     87c:	8a 3f       	cpi	r24, 0xFA	; 250
     87e:	91 05       	cpc	r25, r1
     880:	14 f0       	brlt	.+4      	; 0x886 <IR_score+0x10>
     882:	20 e0       	ldi	r18, 0x00	; 0
     884:	30 e0       	ldi	r19, 0x00	; 0
		return 1;
	}
	return 0;
	
}
     886:	c9 01       	movw	r24, r18
     888:	08 95       	ret

0000088a <motor_set_dir>:
	motor_set_dir();
	DAC_send_data(motor_input);
}

void motor_set_dir(void){
	if (dir == LEFT){
     88a:	80 91 06 03 	lds	r24, 0x0306
     88e:	81 30       	cpi	r24, 0x01	; 1
     890:	31 f4       	brne	.+12     	; 0x89e <motor_set_dir+0x14>
		clr_bit(PORTH, PH1);
     892:	e2 e0       	ldi	r30, 0x02	; 2
     894:	f1 e0       	ldi	r31, 0x01	; 1
     896:	80 81       	ld	r24, Z
     898:	8d 7f       	andi	r24, 0xFD	; 253
     89a:	80 83       	st	Z, r24
     89c:	08 95       	ret
	}
	else{
		set_bit(PORTH, PH1);
     89e:	e2 e0       	ldi	r30, 0x02	; 2
     8a0:	f1 e0       	ldi	r31, 0x01	; 1
     8a2:	80 81       	ld	r24, Z
     8a4:	82 60       	ori	r24, 0x02	; 2
     8a6:	80 83       	st	Z, r24
     8a8:	08 95       	ret

000008aa <motor_power>:
	set_bit(TIMSK3, TOIE3);
	
}


void motor_power(int motor_input){
     8aa:	cf 93       	push	r28
     8ac:	c8 2f       	mov	r28, r24
	motor_set_dir();
     8ae:	ed df       	rcall	.-38     	; 0x88a <motor_set_dir>
	DAC_send_data(motor_input);
     8b0:	8c 2f       	mov	r24, r28
     8b2:	11 de       	rcall	.-990    	; 0x4d6 <DAC_send_data>
}
     8b4:	cf 91       	pop	r28
     8b6:	08 95       	ret

000008b8 <motor_reset_encoder>:
		set_bit(PORTH, PH1);
	}
}

void motor_reset_encoder(void){
	clr_bit(PORTH, PH6);
     8b8:	e2 e0       	ldi	r30, 0x02	; 2
     8ba:	f1 e0       	ldi	r31, 0x01	; 1
     8bc:	80 81       	ld	r24, Z
     8be:	8f 7b       	andi	r24, 0xBF	; 191
     8c0:	80 83       	st	Z, r24
     8c2:	2f ef       	ldi	r18, 0xFF	; 255
     8c4:	8a e6       	ldi	r24, 0x6A	; 106
     8c6:	93 e0       	ldi	r25, 0x03	; 3
     8c8:	21 50       	subi	r18, 0x01	; 1
     8ca:	80 40       	sbci	r24, 0x00	; 0
     8cc:	90 40       	sbci	r25, 0x00	; 0
     8ce:	e1 f7       	brne	.-8      	; 0x8c8 <motor_reset_encoder+0x10>
     8d0:	00 c0       	rjmp	.+0      	; 0x8d2 <motor_reset_encoder+0x1a>
     8d2:	00 00       	nop
	_delay_ms(70);	
	set_bit(PORTH, PH6);
     8d4:	80 81       	ld	r24, Z
     8d6:	80 64       	ori	r24, 0x40	; 64
     8d8:	80 83       	st	Z, r24
     8da:	08 95       	ret

000008dc <motor_init>:
int prev_error = 0; 

 

void motor_init(void){
	DAC_init();
     8dc:	f6 dd       	rcall	.-1044   	; 0x4ca <DAC_init>
	//declare output pins
	set_bit(DDRH, PH4);				//EN as output
     8de:	e1 e0       	ldi	r30, 0x01	; 1
     8e0:	f1 e0       	ldi	r31, 0x01	; 1
     8e2:	80 81       	ld	r24, Z
     8e4:	80 61       	ori	r24, 0x10	; 16
     8e6:	80 83       	st	Z, r24
	//enable motor
	set_bit(PORTH, PH4);
     8e8:	a2 e0       	ldi	r26, 0x02	; 2
     8ea:	b1 e0       	ldi	r27, 0x01	; 1
     8ec:	8c 91       	ld	r24, X
     8ee:	80 61       	ori	r24, 0x10	; 16
     8f0:	8c 93       	st	X, r24
	set_bit(DDRH, PH1);				//DIR as output
     8f2:	80 81       	ld	r24, Z
     8f4:	82 60       	ori	r24, 0x02	; 2
     8f6:	80 83       	st	Z, r24
	set_bit(DDRH, PH5);				//!OE as output
     8f8:	80 81       	ld	r24, Z
     8fa:	80 62       	ori	r24, 0x20	; 32
     8fc:	80 83       	st	Z, r24
	set_bit(DDRH, PH3);				//SEL as output
     8fe:	80 81       	ld	r24, Z
     900:	88 60       	ori	r24, 0x08	; 8
     902:	80 83       	st	Z, r24
	set_bit(DDRH, PH6);				//!RST as output
     904:	80 81       	ld	r24, Z
     906:	80 64       	ori	r24, 0x40	; 64
     908:	80 83       	st	Z, r24
	
	set_bit(PORTH, PH5);			//Output enables
     90a:	8c 91       	ld	r24, X
     90c:	80 62       	ori	r24, 0x20	; 32
     90e:	8c 93       	st	X, r24
	set_bit(PORTH, PH6);			//set restart to pin
     910:	8c 91       	ld	r24, X
     912:	80 64       	ori	r24, 0x40	; 64
     914:	8c 93       	st	X, r24

	DDRK = 0x00;
     916:	10 92 07 01 	sts	0x0107, r1
	motor_reset_encoder();
     91a:	ce df       	rcall	.-100    	; 0x8b8 <motor_reset_encoder>
	
	//Set timer/counter0 interrupt
	//Normal mode
	clr_bit(TCCR3A, WGM31);
     91c:	e0 e9       	ldi	r30, 0x90	; 144
     91e:	f0 e0       	ldi	r31, 0x00	; 0
     920:	80 81       	ld	r24, Z
     922:	8d 7f       	andi	r24, 0xFD	; 253
     924:	80 83       	st	Z, r24
	clr_bit(TCCR3A, WGM30);
     926:	80 81       	ld	r24, Z
     928:	8e 7f       	andi	r24, 0xFE	; 254
     92a:	80 83       	st	Z, r24
	
	//Prescaler Fosc/6
	set_bit(TCCR3B, CS31);
     92c:	e1 e9       	ldi	r30, 0x91	; 145
     92e:	f0 e0       	ldi	r31, 0x00	; 0
     930:	80 81       	ld	r24, Z
     932:	82 60       	ori	r24, 0x02	; 2
     934:	80 83       	st	Z, r24

	//Interrupt enable overflow
	set_bit(TIMSK3, TOIE3);
     936:	e1 e7       	ldi	r30, 0x71	; 113
     938:	f0 e0       	ldi	r31, 0x00	; 0
     93a:	80 81       	ld	r24, Z
     93c:	81 60       	ori	r24, 0x01	; 1
     93e:	80 83       	st	Z, r24
     940:	08 95       	ret

00000942 <motor_read_encoder_unscaled>:
	//Reset
}


int16_t motor_read_encoder_unscaled(void){
	clr_bit(PORTH, PH5);		//!OE low
     942:	e2 e0       	ldi	r30, 0x02	; 2
     944:	f1 e0       	ldi	r31, 0x01	; 1
     946:	80 81       	ld	r24, Z
     948:	8f 7d       	andi	r24, 0xDF	; 223
     94a:	80 83       	st	Z, r24
	clr_bit(PORTH, PH3);		//SEL low
     94c:	80 81       	ld	r24, Z
     94e:	87 7f       	andi	r24, 0xF7	; 247
     950:	80 83       	st	Z, r24
     952:	2f ef       	ldi	r18, 0xFF	; 255
     954:	39 ef       	ldi	r19, 0xF9	; 249
     956:	40 e0       	ldi	r20, 0x00	; 0
     958:	21 50       	subi	r18, 0x01	; 1
     95a:	30 40       	sbci	r19, 0x00	; 0
     95c:	40 40       	sbci	r20, 0x00	; 0
     95e:	e1 f7       	brne	.-8      	; 0x958 <motor_read_encoder_unscaled+0x16>
     960:	00 c0       	rjmp	.+0      	; 0x962 <motor_read_encoder_unscaled+0x20>
     962:	00 00       	nop
	_delay_ms(20);
	int16_t data = PINK << 8;	//Read MSB
     964:	80 91 06 01 	lds	r24, 0x0106
     968:	90 e0       	ldi	r25, 0x00	; 0
     96a:	98 2f       	mov	r25, r24
     96c:	88 27       	eor	r24, r24
	set_bit(PORTH, PH3);		//SEL high
     96e:	20 81       	ld	r18, Z
     970:	28 60       	ori	r18, 0x08	; 8
     972:	20 83       	st	Z, r18
     974:	2f ef       	ldi	r18, 0xFF	; 255
     976:	39 ef       	ldi	r19, 0xF9	; 249
     978:	40 e0       	ldi	r20, 0x00	; 0
     97a:	21 50       	subi	r18, 0x01	; 1
     97c:	30 40       	sbci	r19, 0x00	; 0
     97e:	40 40       	sbci	r20, 0x00	; 0
     980:	e1 f7       	brne	.-8      	; 0x97a <motor_read_encoder_unscaled+0x38>
     982:	00 c0       	rjmp	.+0      	; 0x984 <motor_read_encoder_unscaled+0x42>
     984:	00 00       	nop
	_delay_ms(20);
	
	//printf("K = %d\n", PINK);
	data = PINK | data;
     986:	20 91 06 01 	lds	r18, 0x0106
	//motor_reset_encoder();
	set_bit(PORTH, PH5);		//!OE high
     98a:	30 81       	ld	r19, Z
     98c:	30 62       	ori	r19, 0x20	; 32
     98e:	30 83       	st	Z, r19
	
	return data;
}
     990:	82 2b       	or	r24, r18
     992:	08 95       	ret

00000994 <motor_read_encoder>:

int16_t motor_read_encoder(void){
     994:	cf 92       	push	r12
     996:	df 92       	push	r13
     998:	ef 92       	push	r14
     99a:	ff 92       	push	r15
     99c:	cf 93       	push	r28
     99e:	df 93       	push	r29
	int data = motor_read_encoder_unscaled();
     9a0:	d0 df       	rcall	.-96     	; 0x942 <motor_read_encoder_unscaled>
     9a2:	ec 01       	movw	r28, r24

	return -((double)(255)/(0-right_pos))*data;
     9a4:	60 91 07 03 	lds	r22, 0x0307
     9a8:	70 91 08 03 	lds	r23, 0x0308
     9ac:	71 95       	neg	r23
     9ae:	61 95       	neg	r22
     9b0:	71 09       	sbc	r23, r1
     9b2:	88 27       	eor	r24, r24
     9b4:	77 fd       	sbrc	r23, 7
     9b6:	80 95       	com	r24
     9b8:	98 2f       	mov	r25, r24
     9ba:	c3 d4       	rcall	.+2438   	; 0x1342 <__floatsisf>
     9bc:	9b 01       	movw	r18, r22
     9be:	ac 01       	movw	r20, r24
     9c0:	60 e0       	ldi	r22, 0x00	; 0
     9c2:	70 e0       	ldi	r23, 0x00	; 0
     9c4:	8f e7       	ldi	r24, 0x7F	; 127
     9c6:	93 e4       	ldi	r25, 0x43	; 67
     9c8:	21 d4       	rcall	.+2114   	; 0x120c <__divsf3>
     9ca:	6b 01       	movw	r12, r22
     9cc:	7c 01       	movw	r14, r24
     9ce:	f7 fa       	bst	r15, 7
     9d0:	f0 94       	com	r15
     9d2:	f7 f8       	bld	r15, 7
     9d4:	f0 94       	com	r15
     9d6:	be 01       	movw	r22, r28
     9d8:	88 27       	eor	r24, r24
     9da:	77 fd       	sbrc	r23, 7
     9dc:	80 95       	com	r24
     9de:	98 2f       	mov	r25, r24
     9e0:	b0 d4       	rcall	.+2400   	; 0x1342 <__floatsisf>
     9e2:	9b 01       	movw	r18, r22
     9e4:	ac 01       	movw	r20, r24
     9e6:	c7 01       	movw	r24, r14
     9e8:	b6 01       	movw	r22, r12
     9ea:	5f d5       	rcall	.+2750   	; 0x14aa <__mulsf3>
     9ec:	77 d4       	rcall	.+2286   	; 0x12dc <__fixsfsi>
}
     9ee:	cb 01       	movw	r24, r22
     9f0:	df 91       	pop	r29
     9f2:	cf 91       	pop	r28
     9f4:	ff 90       	pop	r15
     9f6:	ef 90       	pop	r14
     9f8:	df 90       	pop	r13
     9fa:	cf 90       	pop	r12
     9fc:	08 95       	ret

000009fe <motor_calibration>:

void motor_calibration(void){
	//drive to left corner
	dir = LEFT;
     9fe:	81 e0       	ldi	r24, 0x01	; 1
     a00:	80 93 06 03 	sts	0x0306, r24
	motor_power(150);
     a04:	86 e9       	ldi	r24, 0x96	; 150
     a06:	90 e0       	ldi	r25, 0x00	; 0
     a08:	50 df       	rcall	.-352    	; 0x8aa <motor_power>
     a0a:	2f ef       	ldi	r18, 0xFF	; 255
     a0c:	8d e2       	ldi	r24, 0x2D	; 45
     a0e:	92 e2       	ldi	r25, 0x22	; 34
     a10:	21 50       	subi	r18, 0x01	; 1
     a12:	80 40       	sbci	r24, 0x00	; 0
     a14:	90 40       	sbci	r25, 0x00	; 0
     a16:	e1 f7       	brne	.-8      	; 0xa10 <motor_calibration+0x12>
     a18:	00 c0       	rjmp	.+0      	; 0xa1a <motor_calibration+0x1c>
     a1a:	00 00       	nop
	_delay_ms(700);
	
	//choose zero-position
	motor_reset_encoder();
     a1c:	4d df       	rcall	.-358    	; 0x8b8 <motor_reset_encoder>
	
	dir = RIGHT;
     a1e:	10 92 06 03 	sts	0x0306, r1
	motor_power(150);
     a22:	86 e9       	ldi	r24, 0x96	; 150
     a24:	90 e0       	ldi	r25, 0x00	; 0
     a26:	41 df       	rcall	.-382    	; 0x8aa <motor_power>
     a28:	2f ef       	ldi	r18, 0xFF	; 255
     a2a:	8d e2       	ldi	r24, 0x2D	; 45
     a2c:	92 e2       	ldi	r25, 0x22	; 34
     a2e:	21 50       	subi	r18, 0x01	; 1
     a30:	80 40       	sbci	r24, 0x00	; 0
     a32:	90 40       	sbci	r25, 0x00	; 0
     a34:	e1 f7       	brne	.-8      	; 0xa2e <motor_calibration+0x30>
     a36:	00 c0       	rjmp	.+0      	; 0xa38 <motor_calibration+0x3a>
     a38:	00 00       	nop
	_delay_ms(700);
	right_pos = motor_read_encoder_unscaled();
     a3a:	83 df       	rcall	.-250    	; 0x942 <motor_read_encoder_unscaled>
     a3c:	90 93 08 03 	sts	0x0308, r25
     a40:	80 93 07 03 	sts	0x0307, r24
	printf("right encoder value %d\n", motor_read_encoder_unscaled());
     a44:	7e df       	rcall	.-260    	; 0x942 <motor_read_encoder_unscaled>
     a46:	9f 93       	push	r25
     a48:	8f 93       	push	r24
     a4a:	8a e6       	ldi	r24, 0x6A	; 106
     a4c:	92 e0       	ldi	r25, 0x02	; 2
     a4e:	9f 93       	push	r25
     a50:	8f 93       	push	r24
     a52:	de d5       	rcall	.+3004   	; 0x1610 <printf>
	motor_power(STOP);
     a54:	80 e0       	ldi	r24, 0x00	; 0
     a56:	90 e0       	ldi	r25, 0x00	; 0
     a58:	28 df       	rcall	.-432    	; 0x8aa <motor_power>
	
	dir = LEFT;
     a5a:	81 e0       	ldi	r24, 0x01	; 1
     a5c:	80 93 06 03 	sts	0x0306, r24
	motor_power(150);
     a60:	86 e9       	ldi	r24, 0x96	; 150
     a62:	90 e0       	ldi	r25, 0x00	; 0
     a64:	22 df       	rcall	.-444    	; 0x8aa <motor_power>
	left_pos = motor_read_encoder_unscaled();
     a66:	6d df       	rcall	.-294    	; 0x942 <motor_read_encoder_unscaled>
     a68:	90 93 05 03 	sts	0x0305, r25
     a6c:	80 93 04 03 	sts	0x0304, r24
     a70:	2f ef       	ldi	r18, 0xFF	; 255
     a72:	87 e9       	ldi	r24, 0x97	; 151
     a74:	9a e3       	ldi	r25, 0x3A	; 58
     a76:	21 50       	subi	r18, 0x01	; 1
     a78:	80 40       	sbci	r24, 0x00	; 0
     a7a:	90 40       	sbci	r25, 0x00	; 0
     a7c:	e1 f7       	brne	.-8      	; 0xa76 <motor_calibration+0x78>
     a7e:	00 c0       	rjmp	.+0      	; 0xa80 <motor_calibration+0x82>
     a80:	00 00       	nop
	_delay_ms(1200);
	motor_reset_encoder();
     a82:	1a df       	rcall	.-460    	; 0x8b8 <motor_reset_encoder>
     a84:	0f 90       	pop	r0
     a86:	0f 90       	pop	r0
     a88:	0f 90       	pop	r0
     a8a:	0f 90       	pop	r0
     a8c:	08 95       	ret

00000a8e <motor_PID>:
}


int motor_PID(int slider_value, float Kp, float Ki, float Kd){
     a8e:	4f 92       	push	r4
     a90:	5f 92       	push	r5
     a92:	6f 92       	push	r6
     a94:	7f 92       	push	r7
     a96:	8f 92       	push	r8
     a98:	9f 92       	push	r9
     a9a:	af 92       	push	r10
     a9c:	bf 92       	push	r11
     a9e:	cf 92       	push	r12
     aa0:	df 92       	push	r13
     aa2:	ef 92       	push	r14
     aa4:	ff 92       	push	r15
     aa6:	0f 93       	push	r16
     aa8:	1f 93       	push	r17
     aaa:	cf 93       	push	r28
     aac:	df 93       	push	r29
     aae:	ec 01       	movw	r28, r24
     ab0:	4a 01       	movw	r8, r20
     ab2:	5b 01       	movw	r10, r22
     ab4:	28 01       	movw	r4, r16
     ab6:	39 01       	movw	r6, r18
	
	static float integral = 0; 
	int data = motor_read_encoder();
     ab8:	6d df       	rcall	.-294    	; 0x994 <motor_read_encoder>
	int error = slider_value - data; 
     aba:	c8 1b       	sub	r28, r24
     abc:	d9 0b       	sbc	r29, r25
	//printf("encoder: %d\n", data);
	if (error > 0){
     abe:	1c 16       	cp	r1, r28
     ac0:	1d 06       	cpc	r1, r29
     ac2:	1c f4       	brge	.+6      	; 0xaca <motor_PID+0x3c>
		dir = RIGHT;
     ac4:	10 92 06 03 	sts	0x0306, r1
     ac8:	03 c0       	rjmp	.+6      	; 0xad0 <motor_PID+0x42>
	} 
	else{
		dir = LEFT; 
     aca:	81 e0       	ldi	r24, 0x01	; 1
     acc:	80 93 06 03 	sts	0x0306, r24
	}
	//in case of error ti small, stop integration
	if(abs(error) > epsilon){
     ad0:	8e 01       	movw	r16, r28
     ad2:	dd 23       	and	r29, r29
     ad4:	24 f4       	brge	.+8      	; 0xade <motor_PID+0x50>
     ad6:	00 27       	eor	r16, r16
     ad8:	11 27       	eor	r17, r17
     ada:	0c 1b       	sub	r16, r28
     adc:	1d 0b       	sbc	r17, r29
     ade:	02 30       	cpi	r16, 0x02	; 2
     ae0:	11 05       	cpc	r17, r1
     ae2:	f4 f0       	brlt	.+60     	; 0xb20 <motor_PID+0x92>
		integral = integral + error*dt;
     ae4:	be 01       	movw	r22, r28
     ae6:	88 27       	eor	r24, r24
     ae8:	77 fd       	sbrc	r23, 7
     aea:	80 95       	com	r24
     aec:	98 2f       	mov	r25, r24
     aee:	29 d4       	rcall	.+2130   	; 0x1342 <__floatsisf>
     af0:	2f e6       	ldi	r18, 0x6F	; 111
     af2:	32 e1       	ldi	r19, 0x12	; 18
     af4:	43 e0       	ldi	r20, 0x03	; 3
     af6:	5d e3       	ldi	r21, 0x3D	; 61
     af8:	d8 d4       	rcall	.+2480   	; 0x14aa <__mulsf3>
     afa:	9b 01       	movw	r18, r22
     afc:	ac 01       	movw	r20, r24
     afe:	60 91 e2 02 	lds	r22, 0x02E2
     b02:	70 91 e3 02 	lds	r23, 0x02E3
     b06:	80 91 e4 02 	lds	r24, 0x02E4
     b0a:	90 91 e5 02 	lds	r25, 0x02E5
     b0e:	16 d3       	rcall	.+1580   	; 0x113c <__addsf3>
     b10:	60 93 e2 02 	sts	0x02E2, r22
     b14:	70 93 e3 02 	sts	0x02E3, r23
     b18:	80 93 e4 02 	sts	0x02E4, r24
     b1c:	90 93 e5 02 	sts	0x02E5, r25
	} 
	float derivate = (error - prev_error)/dt;
	int output = Kp*abs(error) + Ki*integral + Kd*derivate;
     b20:	b8 01       	movw	r22, r16
     b22:	88 27       	eor	r24, r24
     b24:	77 fd       	sbrc	r23, 7
     b26:	80 95       	com	r24
     b28:	98 2f       	mov	r25, r24
     b2a:	0b d4       	rcall	.+2070   	; 0x1342 <__floatsisf>
     b2c:	a5 01       	movw	r20, r10
     b2e:	94 01       	movw	r18, r8
     b30:	bc d4       	rcall	.+2424   	; 0x14aa <__mulsf3>
     b32:	4b 01       	movw	r8, r22
     b34:	5c 01       	movw	r10, r24
     b36:	20 91 e2 02 	lds	r18, 0x02E2
     b3a:	30 91 e3 02 	lds	r19, 0x02E3
     b3e:	40 91 e4 02 	lds	r20, 0x02E4
     b42:	50 91 e5 02 	lds	r21, 0x02E5
     b46:	c3 01       	movw	r24, r6
     b48:	b2 01       	movw	r22, r4
     b4a:	af d4       	rcall	.+2398   	; 0x14aa <__mulsf3>
     b4c:	9b 01       	movw	r18, r22
     b4e:	ac 01       	movw	r20, r24
     b50:	c5 01       	movw	r24, r10
     b52:	b4 01       	movw	r22, r8
     b54:	f3 d2       	rcall	.+1510   	; 0x113c <__addsf3>
     b56:	4b 01       	movw	r8, r22
     b58:	5c 01       	movw	r10, r24
	}
	//in case of error ti small, stop integration
	if(abs(error) > epsilon){
		integral = integral + error*dt;
	} 
	float derivate = (error - prev_error)/dt;
     b5a:	80 91 e6 02 	lds	r24, 0x02E6
     b5e:	90 91 e7 02 	lds	r25, 0x02E7
     b62:	be 01       	movw	r22, r28
     b64:	68 1b       	sub	r22, r24
     b66:	79 0b       	sbc	r23, r25
     b68:	88 27       	eor	r24, r24
     b6a:	77 fd       	sbrc	r23, 7
     b6c:	80 95       	com	r24
     b6e:	98 2f       	mov	r25, r24
     b70:	e8 d3       	rcall	.+2000   	; 0x1342 <__floatsisf>
     b72:	2f e6       	ldi	r18, 0x6F	; 111
     b74:	32 e1       	ldi	r19, 0x12	; 18
     b76:	43 e0       	ldi	r20, 0x03	; 3
     b78:	5d e3       	ldi	r21, 0x3D	; 61
     b7a:	48 d3       	rcall	.+1680   	; 0x120c <__divsf3>
     b7c:	9b 01       	movw	r18, r22
     b7e:	ac 01       	movw	r20, r24
	int output = Kp*abs(error) + Ki*integral + Kd*derivate;
     b80:	c7 01       	movw	r24, r14
     b82:	b6 01       	movw	r22, r12
     b84:	92 d4       	rcall	.+2340   	; 0x14aa <__mulsf3>
     b86:	9b 01       	movw	r18, r22
     b88:	ac 01       	movw	r20, r24
     b8a:	c5 01       	movw	r24, r10
     b8c:	b4 01       	movw	r22, r8
     b8e:	d6 d2       	rcall	.+1452   	; 0x113c <__addsf3>
     b90:	a5 d3       	rcall	.+1866   	; 0x12dc <__fixsfsi>
     b92:	77 23       	and	r23, r23
     b94:	14 f4       	brge	.+4      	; 0xb9a <motor_PID+0x10c>
     b96:	60 e0       	ldi	r22, 0x00	; 0
     b98:	70 e0       	ldi	r23, 0x00	; 0
	} 
	else if (output < MIN){
		output = MIN;
	} 
	
	prev_error = error;
     b9a:	d0 93 e7 02 	sts	0x02E7, r29
     b9e:	c0 93 e6 02 	sts	0x02E6, r28
     ba2:	cb 01       	movw	r24, r22
     ba4:	6f 3f       	cpi	r22, 0xFF	; 255
     ba6:	71 05       	cpc	r23, r1
     ba8:	19 f0       	breq	.+6      	; 0xbb0 <motor_PID+0x122>
     baa:	14 f0       	brlt	.+4      	; 0xbb0 <motor_PID+0x122>
     bac:	8f ef       	ldi	r24, 0xFF	; 255
     bae:	90 e0       	ldi	r25, 0x00	; 0
	return output;
}
     bb0:	df 91       	pop	r29
     bb2:	cf 91       	pop	r28
     bb4:	1f 91       	pop	r17
     bb6:	0f 91       	pop	r16
     bb8:	ff 90       	pop	r15
     bba:	ef 90       	pop	r14
     bbc:	df 90       	pop	r13
     bbe:	cf 90       	pop	r12
     bc0:	bf 90       	pop	r11
     bc2:	af 90       	pop	r10
     bc4:	9f 90       	pop	r9
     bc6:	8f 90       	pop	r8
     bc8:	7f 90       	pop	r7
     bca:	6f 90       	pop	r6
     bcc:	5f 90       	pop	r5
     bce:	4f 90       	pop	r4
     bd0:	08 95       	ret

00000bd2 <motor_velocity_control>:

void motor_velocity_control(int control_value){
     bd2:	cf 93       	push	r28
     bd4:	df 93       	push	r29
     bd6:	ec 01       	movw	r28, r24
	
	if (control_value < 160){
     bd8:	80 3a       	cpi	r24, 0xA0	; 160
     bda:	91 05       	cpc	r25, r1
     bdc:	24 f4       	brge	.+8      	; 0xbe6 <motor_velocity_control+0x14>
		dir = LEFT;
     bde:	81 e0       	ldi	r24, 0x01	; 1
     be0:	80 93 06 03 	sts	0x0306, r24
     be4:	05 c0       	rjmp	.+10     	; 0xbf0 <motor_velocity_control+0x1e>
	}else if (control_value > 90){
     be6:	8b 35       	cpi	r24, 0x5B	; 91
     be8:	91 05       	cpc	r25, r1
     bea:	14 f0       	brlt	.+4      	; 0xbf0 <motor_velocity_control+0x1e>
		dir = RIGHT;
     bec:	10 92 06 03 	sts	0x0306, r1
	}
	int input;
	motor_set_dir();
     bf0:	4c de       	rcall	.-872    	; 0x88a <motor_set_dir>
	if(control_value > 160){
     bf2:	c1 3a       	cpi	r28, 0xA1	; 161
     bf4:	d1 05       	cpc	r29, r1
     bf6:	8c f0       	brlt	.+34     	; 0xc1a <motor_velocity_control+0x48>
		input = (int)(control_value-135)*2.125;
     bf8:	be 01       	movw	r22, r28
     bfa:	67 58       	subi	r22, 0x87	; 135
     bfc:	71 09       	sbc	r23, r1
     bfe:	88 27       	eor	r24, r24
     c00:	77 fd       	sbrc	r23, 7
     c02:	80 95       	com	r24
     c04:	98 2f       	mov	r25, r24
     c06:	9d d3       	rcall	.+1850   	; 0x1342 <__floatsisf>
     c08:	20 e0       	ldi	r18, 0x00	; 0
     c0a:	30 e0       	ldi	r19, 0x00	; 0
     c0c:	48 e0       	ldi	r20, 0x08	; 8
     c0e:	50 e4       	ldi	r21, 0x40	; 64
     c10:	4c d4       	rcall	.+2200   	; 0x14aa <__mulsf3>
     c12:	64 d3       	rcall	.+1736   	; 0x12dc <__fixsfsi>
     c14:	56 2f       	mov	r21, r22
     c16:	47 2f       	mov	r20, r23
     c18:	1c c0       	rjmp	.+56     	; 0xc52 <motor_velocity_control+0x80>
	}
	else if(control_value < 90){
     c1a:	ca 35       	cpi	r28, 0x5A	; 90
     c1c:	d1 05       	cpc	r29, r1
     c1e:	bc f4       	brge	.+46     	; 0xc4e <motor_velocity_control+0x7c>
		input = (int)(130-control_value)*(double)255/130;
     c20:	62 e8       	ldi	r22, 0x82	; 130
     c22:	70 e0       	ldi	r23, 0x00	; 0
     c24:	6c 1b       	sub	r22, r28
     c26:	7d 0b       	sbc	r23, r29
     c28:	88 27       	eor	r24, r24
     c2a:	77 fd       	sbrc	r23, 7
     c2c:	80 95       	com	r24
     c2e:	98 2f       	mov	r25, r24
     c30:	88 d3       	rcall	.+1808   	; 0x1342 <__floatsisf>
     c32:	20 e0       	ldi	r18, 0x00	; 0
     c34:	30 e0       	ldi	r19, 0x00	; 0
     c36:	4f e7       	ldi	r20, 0x7F	; 127
     c38:	53 e4       	ldi	r21, 0x43	; 67
     c3a:	37 d4       	rcall	.+2158   	; 0x14aa <__mulsf3>
     c3c:	20 e0       	ldi	r18, 0x00	; 0
     c3e:	30 e0       	ldi	r19, 0x00	; 0
     c40:	42 e0       	ldi	r20, 0x02	; 2
     c42:	53 e4       	ldi	r21, 0x43	; 67
     c44:	e3 d2       	rcall	.+1478   	; 0x120c <__divsf3>
     c46:	4a d3       	rcall	.+1684   	; 0x12dc <__fixsfsi>
     c48:	56 2f       	mov	r21, r22
     c4a:	47 2f       	mov	r20, r23
     c4c:	02 c0       	rjmp	.+4      	; 0xc52 <motor_velocity_control+0x80>
	}
	else{
		input = 0;
     c4e:	50 e0       	ldi	r21, 0x00	; 0
     c50:	40 e0       	ldi	r20, 0x00	; 0
	}
	if(input > max_motor_value){
     c52:	20 91 e8 02 	lds	r18, 0x02E8
     c56:	30 91 e9 02 	lds	r19, 0x02E9
     c5a:	85 2f       	mov	r24, r21
     c5c:	94 2f       	mov	r25, r20
     c5e:	28 17       	cp	r18, r24
     c60:	39 07       	cpc	r19, r25
     c62:	0c f4       	brge	.+2      	; 0xc66 <motor_velocity_control+0x94>
     c64:	c9 01       	movw	r24, r18
		input = max_motor_value;
	}
	DAC_send_data(input);
     c66:	37 dc       	rcall	.-1938   	; 0x4d6 <DAC_send_data>
	
}
     c68:	df 91       	pop	r29
     c6a:	cf 91       	pop	r28
     c6c:	08 95       	ret

00000c6e <servo_init>:
#include "SERVO_driver.h"
#include "UART_driver.h"


void servo_init(void){
	pwm_init();
     c6e:	5b d1       	rcall	.+694    	; 0xf26 <pwm_init>
	//initialize to center position
	pwm_set_pulse_width(0.0015);
     c70:	66 ea       	ldi	r22, 0xA6	; 166
     c72:	7b e9       	ldi	r23, 0x9B	; 155
     c74:	84 ec       	ldi	r24, 0xC4	; 196
     c76:	9a e3       	ldi	r25, 0x3A	; 58
     c78:	7d c1       	rjmp	.+762    	; 0xf74 <pwm_set_pulse_width>
     c7a:	08 95       	ret

00000c7c <servo_set_pos>:


void servo_set_pos(uint8_t dir){
	

	if(dir > 135){					//dir is scaled from 0 to 100
     c7c:	88 38       	cpi	r24, 0x88	; 136
     c7e:	a8 f0       	brcs	.+42     	; 0xcaa <servo_set_pos+0x2e>
		pwm_set_pulse_width(0.0015 + (dir-132)*0.000004);
     c80:	68 2f       	mov	r22, r24
     c82:	70 e0       	ldi	r23, 0x00	; 0
     c84:	64 58       	subi	r22, 0x84	; 132
     c86:	71 09       	sbc	r23, r1
     c88:	88 27       	eor	r24, r24
     c8a:	77 fd       	sbrc	r23, 7
     c8c:	80 95       	com	r24
     c8e:	98 2f       	mov	r25, r24
     c90:	58 d3       	rcall	.+1712   	; 0x1342 <__floatsisf>
     c92:	2d eb       	ldi	r18, 0xBD	; 189
     c94:	37 e3       	ldi	r19, 0x37	; 55
     c96:	46 e8       	ldi	r20, 0x86	; 134
     c98:	56 e3       	ldi	r21, 0x36	; 54
     c9a:	07 d4       	rcall	.+2062   	; 0x14aa <__mulsf3>
     c9c:	26 ea       	ldi	r18, 0xA6	; 166
     c9e:	3b e9       	ldi	r19, 0x9B	; 155
     ca0:	44 ec       	ldi	r20, 0xC4	; 196
     ca2:	5a e3       	ldi	r21, 0x3A	; 58
     ca4:	4b d2       	rcall	.+1174   	; 0x113c <__addsf3>
     ca6:	66 c1       	rjmp	.+716    	; 0xf74 <pwm_set_pulse_width>
     ca8:	08 95       	ret
	}
	else if (dir < 130){
     caa:	82 38       	cpi	r24, 0x82	; 130
     cac:	88 f4       	brcc	.+34     	; 0xcd0 <servo_set_pos+0x54>
		pwm_set_pulse_width(0.0009 + dir*0.000004);
     cae:	68 2f       	mov	r22, r24
     cb0:	70 e0       	ldi	r23, 0x00	; 0
     cb2:	80 e0       	ldi	r24, 0x00	; 0
     cb4:	90 e0       	ldi	r25, 0x00	; 0
     cb6:	45 d3       	rcall	.+1674   	; 0x1342 <__floatsisf>
     cb8:	2d eb       	ldi	r18, 0xBD	; 189
     cba:	37 e3       	ldi	r19, 0x37	; 55
     cbc:	46 e8       	ldi	r20, 0x86	; 134
     cbe:	56 e3       	ldi	r21, 0x36	; 54
     cc0:	f4 d3       	rcall	.+2024   	; 0x14aa <__mulsf3>
     cc2:	2a ef       	ldi	r18, 0xFA	; 250
     cc4:	3d ee       	ldi	r19, 0xED	; 237
     cc6:	4b e6       	ldi	r20, 0x6B	; 107
     cc8:	5a e3       	ldi	r21, 0x3A	; 58
     cca:	38 d2       	rcall	.+1136   	; 0x113c <__addsf3>
     ccc:	53 c1       	rjmp	.+678    	; 0xf74 <pwm_set_pulse_width>
     cce:	08 95       	ret
	}
	else{
		pwm_set_pulse_width(0.0015);
     cd0:	66 ea       	ldi	r22, 0xA6	; 166
     cd2:	7b e9       	ldi	r23, 0x9B	; 155
     cd4:	84 ec       	ldi	r24, 0xC4	; 196
     cd6:	9a e3       	ldi	r25, 0x3A	; 58
     cd8:	4d c1       	rjmp	.+666    	; 0xf74 <pwm_set_pulse_width>
     cda:	08 95       	ret

00000cdc <solenoid_init>:



void solenoid_init(void){
	//Set solenoidpin(A1 == PF1) to output
	set_bit(DDRF, PF2);
     cdc:	82 9a       	sbi	0x10, 2	; 16
	set_bit(PORTF, PF2);
     cde:	8a 9a       	sbi	0x11, 2	; 17
     ce0:	08 95       	ret

00000ce2 <solenoid_shoot>:
}

void solenoid_shoot(void){
	clr_bit(PORTF, PF2);
     ce2:	8a 98       	cbi	0x11, 2	; 17
     ce4:	2f ef       	ldi	r18, 0xFF	; 255
     ce6:	81 ee       	ldi	r24, 0xE1	; 225
     ce8:	94 e0       	ldi	r25, 0x04	; 4
     cea:	21 50       	subi	r18, 0x01	; 1
     cec:	80 40       	sbci	r24, 0x00	; 0
     cee:	90 40       	sbci	r25, 0x00	; 0
     cf0:	e1 f7       	brne	.-8      	; 0xcea <solenoid_shoot+0x8>
     cf2:	00 c0       	rjmp	.+0      	; 0xcf4 <solenoid_shoot+0x12>
     cf4:	00 00       	nop
	_delay_ms(100); 
	set_bit(PORTF, PF2);
     cf6:	8a 9a       	sbi	0x11, 2	; 17
     cf8:	08 95       	ret

00000cfa <UART_transmit>:

int UART_transmit(unsigned char data, FILE *stream){
	
	//Wait for empty transmit buffer
	
	while(!( UCSR0A & (1<<UDRE0)) );
     cfa:	e0 ec       	ldi	r30, 0xC0	; 192
     cfc:	f0 e0       	ldi	r31, 0x00	; 0
     cfe:	90 81       	ld	r25, Z
     d00:	95 ff       	sbrs	r25, 5
     d02:	fd cf       	rjmp	.-6      	; 0xcfe <UART_transmit+0x4>
 
	//Put data into buffer, sends the data
 
	UDR0 = data;
     d04:	80 93 c6 00 	sts	0x00C6, r24
	return 0; 
}
     d08:	80 e0       	ldi	r24, 0x00	; 0
     d0a:	90 e0       	ldi	r25, 0x00	; 0
     d0c:	08 95       	ret

00000d0e <UART_receive>:

unsigned char UART_receive(){

	//Wait for data to be received

	while( !(UCSR0A & (1<<RXC0)) );
     d0e:	e0 ec       	ldi	r30, 0xC0	; 192
     d10:	f0 e0       	ldi	r31, 0x00	; 0
     d12:	80 81       	ld	r24, Z
     d14:	88 23       	and	r24, r24
     d16:	ec f7       	brge	.-6      	; 0xd12 <UART_receive+0x4>
 
	//Get and return received data from buffer
 
	return UDR0;
     d18:	80 91 c6 00 	lds	r24, 0x00C6
}
     d1c:	08 95       	ret

00000d1e <UART_init>:

int UART_init(unsigned int ubrr){
/* 
Set baud rate
 */
	UBRR0L = ubrr;
     d1e:	80 93 c4 00 	sts	0x00C4, r24

/* 
Enable receiver and transmitter
 */
	UCSR0B =(1<<RXEN0)|(1<<TXEN0);
     d22:	88 e1       	ldi	r24, 0x18	; 24
     d24:	80 93 c1 00 	sts	0x00C1, r24
	
	uart = fdevopen(&UART_transmit, &UART_receive);
     d28:	67 e8       	ldi	r22, 0x87	; 135
     d2a:	76 e0       	ldi	r23, 0x06	; 6
     d2c:	8d e7       	ldi	r24, 0x7D	; 125
     d2e:	96 e0       	ldi	r25, 0x06	; 6
     d30:	25 d4       	rcall	.+2122   	; 0x157c <fdevopen>
     d32:	90 93 0a 03 	sts	0x030A, r25
     d36:	80 93 09 03 	sts	0x0309, r24
	
	
	return 0; 
}
     d3a:	80 e0       	ldi	r24, 0x00	; 0
     d3c:	90 e0       	ldi	r25, 0x00	; 0
     d3e:	08 95       	ret

00000d40 <MCP2515_reset>:
	SPI_read_write(MCP_READ_STATUS);
	status = SPI_read_write(0xFF);
	status = SPI_read_write(0xFF);		//send same data two times
	SPI_deactivate_SS();	
	return status;
}
     d40:	d9 d0       	rcall	.+434    	; 0xef4 <SPI_activate_SS>
     d42:	80 ec       	ldi	r24, 0xC0	; 192
     d44:	d1 d0       	rcall	.+418    	; 0xee8 <SPI_read_write>
     d46:	d8 c0       	rjmp	.+432    	; 0xef8 <SPI_deactivate_SS>
     d48:	08 95       	ret

00000d4a <MCP2515_read>:
     d4a:	cf 93       	push	r28
     d4c:	c8 2f       	mov	r28, r24
     d4e:	d2 d0       	rcall	.+420    	; 0xef4 <SPI_activate_SS>
     d50:	83 e0       	ldi	r24, 0x03	; 3
     d52:	ca d0       	rcall	.+404    	; 0xee8 <SPI_read_write>
     d54:	8c 2f       	mov	r24, r28
     d56:	c8 d0       	rcall	.+400    	; 0xee8 <SPI_read_write>
     d58:	80 e0       	ldi	r24, 0x00	; 0
     d5a:	c6 d0       	rcall	.+396    	; 0xee8 <SPI_read_write>
     d5c:	c8 2f       	mov	r28, r24
     d5e:	cc d0       	rcall	.+408    	; 0xef8 <SPI_deactivate_SS>
     d60:	8c 2f       	mov	r24, r28
     d62:	cf 91       	pop	r28
     d64:	08 95       	ret

00000d66 <MCP2515_write>:
     d66:	cf 93       	push	r28
     d68:	df 93       	push	r29
     d6a:	d8 2f       	mov	r29, r24
     d6c:	c6 2f       	mov	r28, r22
     d6e:	c2 d0       	rcall	.+388    	; 0xef4 <SPI_activate_SS>
     d70:	82 e0       	ldi	r24, 0x02	; 2
     d72:	ba d0       	rcall	.+372    	; 0xee8 <SPI_read_write>
     d74:	8d 2f       	mov	r24, r29
     d76:	b8 d0       	rcall	.+368    	; 0xee8 <SPI_read_write>
     d78:	8c 2f       	mov	r24, r28
     d7a:	b6 d0       	rcall	.+364    	; 0xee8 <SPI_read_write>
     d7c:	bd d0       	rcall	.+378    	; 0xef8 <SPI_deactivate_SS>
     d7e:	df 91       	pop	r29
     d80:	cf 91       	pop	r28
     d82:	08 95       	ret

00000d84 <MCP2515_request_to_send>:
     d84:	cf 93       	push	r28
     d86:	c8 2f       	mov	r28, r24
     d88:	b5 d0       	rcall	.+362    	; 0xef4 <SPI_activate_SS>
     d8a:	c8 30       	cpi	r28, 0x08	; 8
     d8c:	20 f4       	brcc	.+8      	; 0xd96 <MCP2515_request_to_send+0x12>
     d8e:	8c 2f       	mov	r24, r28
     d90:	80 68       	ori	r24, 0x80	; 128
     d92:	aa d0       	rcall	.+340    	; 0xee8 <SPI_read_write>
     d94:	02 c0       	rjmp	.+4      	; 0xd9a <MCP2515_request_to_send+0x16>
     d96:	80 e8       	ldi	r24, 0x80	; 128
     d98:	a7 d0       	rcall	.+334    	; 0xee8 <SPI_read_write>
     d9a:	ae d0       	rcall	.+348    	; 0xef8 <SPI_deactivate_SS>
     d9c:	cf 91       	pop	r28
     d9e:	08 95       	ret

00000da0 <MCP2515_bit_modify>:


void MCP2515_bit_modify(uint8_t address, uint8_t mask_byte, uint8_t data_byte){
     da0:	1f 93       	push	r17
     da2:	cf 93       	push	r28
     da4:	df 93       	push	r29
     da6:	18 2f       	mov	r17, r24
     da8:	d6 2f       	mov	r29, r22
     daa:	c4 2f       	mov	r28, r20
	SPI_activate_SS();
     dac:	a3 d0       	rcall	.+326    	; 0xef4 <SPI_activate_SS>
	SPI_read_write(MCP_BITMOD);
     dae:	85 e0       	ldi	r24, 0x05	; 5
     db0:	9b d0       	rcall	.+310    	; 0xee8 <SPI_read_write>
	SPI_read_write(address);
     db2:	81 2f       	mov	r24, r17
     db4:	99 d0       	rcall	.+306    	; 0xee8 <SPI_read_write>
	SPI_read_write(mask_byte);
     db6:	8d 2f       	mov	r24, r29
     db8:	97 d0       	rcall	.+302    	; 0xee8 <SPI_read_write>
	SPI_read_write(data_byte);
     dba:	8c 2f       	mov	r24, r28
     dbc:	95 d0       	rcall	.+298    	; 0xee8 <SPI_read_write>
	SPI_deactivate_SS();
     dbe:	9c d0       	rcall	.+312    	; 0xef8 <SPI_deactivate_SS>
     dc0:	df 91       	pop	r29
     dc2:	cf 91       	pop	r28
     dc4:	1f 91       	pop	r17
     dc6:	08 95       	ret

00000dc8 <main>:
Message config_msg;



int main(void)
{
     dc8:	cf 93       	push	r28
     dca:	df 93       	push	r29
     dcc:	cd b7       	in	r28, 0x3d	; 61
     dce:	de b7       	in	r29, 0x3e	; 62
     dd0:	68 97       	sbiw	r28, 0x18	; 24
     dd2:	0f b6       	in	r0, 0x3f	; 63
     dd4:	f8 94       	cli
     dd6:	de bf       	out	0x3e, r29	; 62
     dd8:	0f be       	out	0x3f, r0	; 63
     dda:	cd bf       	out	0x3d, r28	; 61
	
	cli();
     ddc:	f8 94       	cli
	UART_init(MYUBRR);
     dde:	87 e6       	ldi	r24, 0x67	; 103
     de0:	90 e0       	ldi	r25, 0x00	; 0
     de2:	9d df       	rcall	.-198    	; 0xd1e <UART_init>
	CAN_init();
     de4:	f1 d9       	rcall	.-3102   	; 0x1c8 <CAN_init>
	servo_init();
     de6:	43 df       	rcall	.-378    	; 0xc6e <servo_init>
	ADC_init();
     de8:	2b db       	rcall	.-2474   	; 0x440 <ADC_init>
	solenoid_init();
     dea:	78 df       	rcall	.-272    	; 0xcdc <solenoid_init>
	motor_init();
     dec:	77 dd       	rcall	.-1298   	; 0x8dc <motor_init>
	sei();
     dee:	78 94       	sei
	printf("\n----------------------\n\nNODE 2 \n\n -------------------------\n");
     df0:	82 e8       	ldi	r24, 0x82	; 130
     df2:	92 e0       	ldi	r25, 0x02	; 2
     df4:	1e d4       	rcall	.+2108   	; 0x1632 <puts>
	while (!rx_int_flag);
     df6:	80 91 ec 02 	lds	r24, 0x02EC
     dfa:	88 23       	and	r24, r24
     dfc:	e1 f3       	breq	.-8      	; 0xdf6 <main+0x2e>
	config_msg = CAN_recieve();
     dfe:	ce 01       	movw	r24, r28
     e00:	0d 96       	adiw	r24, 0x0d	; 13
     e02:	7f da       	rcall	.-2818   	; 0x302 <CAN_recieve>
     e04:	8c e0       	ldi	r24, 0x0C	; 12
     e06:	fe 01       	movw	r30, r28
     e08:	3d 96       	adiw	r30, 0x0d	; 13
     e0a:	ab e0       	ldi	r26, 0x0B	; 11
     e0c:	b3 e0       	ldi	r27, 0x03	; 3
     e0e:	01 90       	ld	r0, Z+
     e10:	0d 92       	st	X+, r0
     e12:	8a 95       	dec	r24
     e14:	e1 f7       	brne	.-8      	; 0xe0e <main+0x46>

	
	if(config_msg.data[0] > -1 && config_msg.data[0] < 3){
     e16:	80 91 0f 03 	lds	r24, 0x030F
     e1a:	83 30       	cpi	r24, 0x03	; 3
     e1c:	20 f5       	brcc	.+72     	; 0xe66 <main+0x9e>
		Message init_succeeded = {INIT_ID, 1, {0}};
     e1e:	ce 01       	movw	r24, r28
     e20:	01 96       	adiw	r24, 0x01	; 1
     e22:	2c e0       	ldi	r18, 0x0C	; 12
     e24:	fc 01       	movw	r30, r24
     e26:	11 92       	st	Z+, r1
     e28:	2a 95       	dec	r18
     e2a:	e9 f7       	brne	.-6      	; 0xe26 <main+0x5e>
     e2c:	21 e0       	ldi	r18, 0x01	; 1
     e2e:	30 e0       	ldi	r19, 0x00	; 0
     e30:	3c 83       	std	Y+4, r19	; 0x04
     e32:	2b 83       	std	Y+3, r18	; 0x03
		CAN_send(&init_succeeded);							//Init success, start game in Node 1
     e34:	1f da       	rcall	.-3010   	; 0x274 <CAN_send>

		motor_calibration();
     e36:	e3 dd       	rcall	.-1082   	; 0x9fe <motor_calibration>
		current_state = config_msg.data[0];
     e38:	80 91 0f 03 	lds	r24, 0x030F
     e3c:	80 93 eb 02 	sts	0x02EB, r24
		mode = config_msg.data[1];
     e40:	90 91 10 03 	lds	r25, 0x0310
     e44:	90 93 ea 02 	sts	0x02EA, r25
		printf("Controller %d\t Mode %d\n", current_state, mode);
     e48:	1f 92       	push	r1
     e4a:	9f 93       	push	r25
     e4c:	1f 92       	push	r1
     e4e:	8f 93       	push	r24
     e50:	8f eb       	ldi	r24, 0xBF	; 191
     e52:	92 e0       	ldi	r25, 0x02	; 2
     e54:	9f 93       	push	r25
     e56:	8f 93       	push	r24
     e58:	db d3       	rcall	.+1974   	; 0x1610 <printf>
     e5a:	0f 90       	pop	r0
     e5c:	0f 90       	pop	r0
     e5e:	0f 90       	pop	r0
     e60:	0f 90       	pop	r0
     e62:	0f 90       	pop	r0
     e64:	0f 90       	pop	r0
		switch (current_state)
		{
			printf("Current state: %d\n", current_state);
			case IDLE:
				if(rx_int_flag){
					if(config_msg.data[0] > -1 && config_msg.data[0] < 3){
     e66:	0f e0       	ldi	r16, 0x0F	; 15
     e68:	13 e0       	ldi	r17, 0x03	; 3
						Message init_succeeded = {0, 1, {0}};
     e6a:	0f 2e       	mov	r0, r31
     e6c:	fc e0       	ldi	r31, 0x0C	; 12
     e6e:	9f 2e       	mov	r9, r31
     e70:	f0 2d       	mov	r31, r0
     e72:	ce 01       	movw	r24, r28
     e74:	01 96       	adiw	r24, 0x01	; 1
     e76:	7c 01       	movw	r14, r24
     e78:	aa 24       	eor	r10, r10
     e7a:	a3 94       	inc	r10
     e7c:	b1 2c       	mov	r11, r1
						CAN_send(&init_succeeded);
						current_state = config_msg.data[0];
						mode = config_msg.data[1];
     e7e:	0f 2e       	mov	r0, r31
     e80:	f0 e1       	ldi	r31, 0x10	; 16
     e82:	cf 2e       	mov	r12, r31
     e84:	f3 e0       	ldi	r31, 0x03	; 3
     e86:	df 2e       	mov	r13, r31
     e88:	f0 2d       	mov	r31, r0
	
	while(1)
	{	
		
		
		printf("while\n");
     e8a:	87 ed       	ldi	r24, 0xD7	; 215
     e8c:	92 e0       	ldi	r25, 0x02	; 2
     e8e:	d1 d3       	rcall	.+1954   	; 0x1632 <puts>
		switch (current_state)
     e90:	80 91 eb 02 	lds	r24, 0x02EB
     e94:	81 30       	cpi	r24, 0x01	; 1
     e96:	f1 f0       	breq	.+60     	; 0xed4 <main+0x10c>
     e98:	18 f0       	brcs	.+6      	; 0xea0 <main+0xd8>
     e9a:	82 30       	cpi	r24, 0x02	; 2
     e9c:	01 f1       	breq	.+64     	; 0xede <main+0x116>
     e9e:	f5 cf       	rjmp	.-22     	; 0xe8a <main+0xc2>
		{
			printf("Current state: %d\n", current_state);
			case IDLE:
				if(rx_int_flag){
     ea0:	80 91 ec 02 	lds	r24, 0x02EC
     ea4:	88 23       	and	r24, r24
     ea6:	89 f3       	breq	.-30     	; 0xe8a <main+0xc2>
					if(config_msg.data[0] > -1 && config_msg.data[0] < 3){
     ea8:	f8 01       	movw	r30, r16
     eaa:	80 81       	ld	r24, Z
     eac:	83 30       	cpi	r24, 0x03	; 3
     eae:	68 f7       	brcc	.-38     	; 0xe8a <main+0xc2>
						Message init_succeeded = {0, 1, {0}};
     eb0:	f7 01       	movw	r30, r14
     eb2:	89 2d       	mov	r24, r9
     eb4:	11 92       	st	Z+, r1
     eb6:	8a 95       	dec	r24
     eb8:	e9 f7       	brne	.-6      	; 0xeb4 <main+0xec>
     eba:	bc 82       	std	Y+4, r11	; 0x04
     ebc:	ab 82       	std	Y+3, r10	; 0x03
						CAN_send(&init_succeeded);
     ebe:	c7 01       	movw	r24, r14
     ec0:	d9 d9       	rcall	.-3150   	; 0x274 <CAN_send>
						current_state = config_msg.data[0];
     ec2:	f8 01       	movw	r30, r16
     ec4:	80 81       	ld	r24, Z
     ec6:	80 93 eb 02 	sts	0x02EB, r24
						mode = config_msg.data[1];
     eca:	f6 01       	movw	r30, r12
     ecc:	80 81       	ld	r24, Z
     ece:	80 93 ea 02 	sts	0x02EA, r24
     ed2:	db cf       	rjmp	.-74     	; 0xe8a <main+0xc2>
				}
				break;
				
				
			case USB:
				set_USB_mode(mode);
     ed4:	80 91 ea 02 	lds	r24, 0x02EA
     ed8:	cd db       	rcall	.-2150   	; 0x674 <set_USB_mode>
				USB_play_game();
     eda:	b3 db       	rcall	.-2202   	; 0x642 <USB_play_game>
				break;
     edc:	d6 cf       	rjmp	.-84     	; 0xe8a <main+0xc2>
				
			case PS2:
				set_PS2_mode(mode);
     ede:	80 91 ea 02 	lds	r24, 0x02EA
     ee2:	3d dc       	rcall	.-1926   	; 0x75e <set_PS2_mode>
				PS2_play_game();
     ee4:	6f dc       	rcall	.-1826   	; 0x7c4 <PS2_play_game>
				break;
     ee6:	d1 cf       	rjmp	.-94     	; 0xe8a <main+0xc2>

00000ee8 <SPI_read_write>:

} 

uint8_t SPI_read_write(char cData){
	/* Start transmission */
	SPDR = cData;
     ee8:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(test_bit(SPSR, SPIF)));   //wait until SPIF-flag is set. 
     eea:	0d b4       	in	r0, 0x2d	; 45
     eec:	07 fe       	sbrs	r0, 7
     eee:	fd cf       	rjmp	.-6      	; 0xeea <SPI_read_write+0x2>
	
	return SPDR;
     ef0:	8e b5       	in	r24, 0x2e	; 46
}
     ef2:	08 95       	ret

00000ef4 <SPI_activate_SS>:

void SPI_activate_SS(){
	clr_bit(PORTB, SS);
     ef4:	2f 98       	cbi	0x05, 7	; 5
     ef6:	08 95       	ret

00000ef8 <SPI_deactivate_SS>:
}

void SPI_deactivate_SS(){
	set_bit(PORTB, SS);
     ef8:	2f 9a       	sbi	0x05, 7	; 5
     efa:	08 95       	ret

00000efc <SPI_init>:

void SPI_init(void){
	
	
	//Set SPI to master mode
	set_bit(SPCR, MSTR);
     efc:	8c b5       	in	r24, 0x2c	; 44
     efe:	80 61       	ori	r24, 0x10	; 16
     f00:	8c bd       	out	0x2c, r24	; 44
	//set SPI clock rate = Fosc/16 
	set_bit(SPCR, SPR0);
     f02:	8c b5       	in	r24, 0x2c	; 44
     f04:	81 60       	ori	r24, 0x01	; 1
     f06:	8c bd       	out	0x2c, r24	; 44
	
	////Clock polarity SCK is high when idle
	set_bit(SPCR, CPOL);
     f08:	8c b5       	in	r24, 0x2c	; 44
     f0a:	88 60       	ori	r24, 0x08	; 8
     f0c:	8c bd       	out	0x2c, r24	; 44
	////Clock phase transmit
	set_bit(SPCR, CPHA);
     f0e:	8c b5       	in	r24, 0x2c	; 44
     f10:	84 60       	ori	r24, 0x04	; 4
     f12:	8c bd       	out	0x2c, r24	; 44
	
	
	//set MOSI and SCK to output, all others input
	set_bit(DDRB, MOSI);
     f14:	22 9a       	sbi	0x04, 2	; 4
	set_bit(DDRB, SCK);
     f16:	21 9a       	sbi	0x04, 1	; 4
	set_bit(DDRB, SS);
     f18:	27 9a       	sbi	0x04, 7	; 4
	set_bit(DDRB, PB0);
     f1a:	20 9a       	sbi	0x04, 0	; 4


	//SPI enable
	set_bit(SPCR, SPE);
     f1c:	8c b5       	in	r24, 0x2c	; 44
     f1e:	80 64       	ori	r24, 0x40	; 64
     f20:	8c bd       	out	0x2c, r24	; 44
	SPI_deactivate_SS();
     f22:	ea cf       	rjmp	.-44     	; 0xef8 <SPI_deactivate_SS>
     f24:	08 95       	ret

00000f26 <pwm_init>:
void pwm_set_period(float sec){
	if ((sec < 0.021) & (sec > 0.009)){
		uint16_t period = (PWM_FREQ)*sec -0.5;
		ICR1 = period;  
	}
}
     f26:	e0 e8       	ldi	r30, 0x80	; 128
     f28:	f0 e0       	ldi	r31, 0x00	; 0
     f2a:	80 81       	ld	r24, Z
     f2c:	80 68       	ori	r24, 0x80	; 128
     f2e:	80 83       	st	Z, r24
     f30:	80 81       	ld	r24, Z
     f32:	8f 7b       	andi	r24, 0xBF	; 191
     f34:	80 83       	st	Z, r24
     f36:	80 81       	ld	r24, Z
     f38:	82 60       	ori	r24, 0x02	; 2
     f3a:	80 83       	st	Z, r24
     f3c:	80 81       	ld	r24, Z
     f3e:	8e 7f       	andi	r24, 0xFE	; 254
     f40:	80 83       	st	Z, r24
     f42:	e1 e8       	ldi	r30, 0x81	; 129
     f44:	f0 e0       	ldi	r31, 0x00	; 0
     f46:	80 81       	ld	r24, Z
     f48:	88 60       	ori	r24, 0x08	; 8
     f4a:	80 83       	st	Z, r24
     f4c:	80 81       	ld	r24, Z
     f4e:	80 61       	ori	r24, 0x10	; 16
     f50:	80 83       	st	Z, r24
     f52:	80 81       	ld	r24, Z
     f54:	84 60       	ori	r24, 0x04	; 4
     f56:	80 83       	st	Z, r24
     f58:	80 81       	ld	r24, Z
     f5a:	8d 7f       	andi	r24, 0xFD	; 253
     f5c:	80 83       	st	Z, r24
     f5e:	80 81       	ld	r24, Z
     f60:	8e 7f       	andi	r24, 0xFE	; 254
     f62:	80 83       	st	Z, r24
     f64:	25 9a       	sbi	0x04, 5	; 4
     f66:	81 ee       	ldi	r24, 0xE1	; 225
     f68:	94 e0       	ldi	r25, 0x04	; 4
     f6a:	90 93 87 00 	sts	0x0087, r25
     f6e:	80 93 86 00 	sts	0x0086, r24
     f72:	08 95       	ret

00000f74 <pwm_set_pulse_width>:

void pwm_set_pulse_width(float sec){
     f74:	cf 92       	push	r12
     f76:	df 92       	push	r13
     f78:	ef 92       	push	r14
     f7a:	ff 92       	push	r15
     f7c:	cf 93       	push	r28
     f7e:	6b 01       	movw	r12, r22
     f80:	7c 01       	movw	r14, r24
	cli();
     f82:	f8 94       	cli
	if ((sec < 0.0021) & (sec > 0.0009)){
     f84:	c1 e0       	ldi	r28, 0x01	; 1
     f86:	2a ef       	ldi	r18, 0xFA	; 250
     f88:	3d ee       	ldi	r19, 0xED	; 237
     f8a:	4b e6       	ldi	r20, 0x6B	; 107
     f8c:	5a e3       	ldi	r21, 0x3A	; 58
     f8e:	89 d2       	rcall	.+1298   	; 0x14a2 <__gesf2>
     f90:	18 16       	cp	r1, r24
     f92:	0c f0       	brlt	.+2      	; 0xf96 <pwm_set_pulse_width+0x22>
     f94:	c0 e0       	ldi	r28, 0x00	; 0
     f96:	cc 23       	and	r28, r28
     f98:	d1 f0       	breq	.+52     	; 0xfce <pwm_set_pulse_width+0x5a>
     f9a:	27 e2       	ldi	r18, 0x27	; 39
     f9c:	30 ea       	ldi	r19, 0xA0	; 160
     f9e:	49 e0       	ldi	r20, 0x09	; 9
     fa0:	5b e3       	ldi	r21, 0x3B	; 59
     fa2:	c7 01       	movw	r24, r14
     fa4:	b6 01       	movw	r22, r12
     fa6:	2e d1       	rcall	.+604    	; 0x1204 <__cmpsf2>
     fa8:	88 23       	and	r24, r24
     faa:	8c f4       	brge	.+34     	; 0xfce <pwm_set_pulse_width+0x5a>
		
		uint16_t pulse = PWM_FREQ*sec -0.5;
     fac:	20 e0       	ldi	r18, 0x00	; 0
     fae:	34 e2       	ldi	r19, 0x24	; 36
     fb0:	44 e7       	ldi	r20, 0x74	; 116
     fb2:	57 e4       	ldi	r21, 0x47	; 71
     fb4:	c7 01       	movw	r24, r14
     fb6:	b6 01       	movw	r22, r12
     fb8:	78 d2       	rcall	.+1264   	; 0x14aa <__mulsf3>
     fba:	20 e0       	ldi	r18, 0x00	; 0
     fbc:	30 e0       	ldi	r19, 0x00	; 0
     fbe:	40 e0       	ldi	r20, 0x00	; 0
     fc0:	5f e3       	ldi	r21, 0x3F	; 63
     fc2:	bb d0       	rcall	.+374    	; 0x113a <__subsf3>
     fc4:	90 d1       	rcall	.+800    	; 0x12e6 <__fixunssfsi>
		OCR1A = pulse;
     fc6:	70 93 89 00 	sts	0x0089, r23
     fca:	60 93 88 00 	sts	0x0088, r22
	}

	sei();
     fce:	78 94       	sei
}
     fd0:	cf 91       	pop	r28
     fd2:	ff 90       	pop	r15
     fd4:	ef 90       	pop	r14
     fd6:	df 90       	pop	r13
     fd8:	cf 90       	pop	r12
     fda:	08 95       	ret

00000fdc <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     fdc:	8c e0       	ldi	r24, 0x0C	; 12
     fde:	80 93 b8 00 	sts	0x00B8, r24
     fe2:	8f ef       	ldi	r24, 0xFF	; 255
     fe4:	80 93 bb 00 	sts	0x00BB, r24
     fe8:	84 e0       	ldi	r24, 0x04	; 4
     fea:	80 93 bc 00 	sts	0x00BC, r24
     fee:	08 95       	ret

00000ff0 <TWI_Start_Transceiver_With_Data>:
     ff0:	ec eb       	ldi	r30, 0xBC	; 188
     ff2:	f0 e0       	ldi	r31, 0x00	; 0
     ff4:	20 81       	ld	r18, Z
     ff6:	20 fd       	sbrc	r18, 0
     ff8:	fd cf       	rjmp	.-6      	; 0xff4 <TWI_Start_Transceiver_With_Data+0x4>
     ffa:	60 93 ef 02 	sts	0x02EF, r22
     ffe:	fc 01       	movw	r30, r24
    1000:	20 81       	ld	r18, Z
    1002:	20 93 f0 02 	sts	0x02F0, r18
    1006:	20 fd       	sbrc	r18, 0
    1008:	0c c0       	rjmp	.+24     	; 0x1022 <TWI_Start_Transceiver_With_Data+0x32>
    100a:	62 30       	cpi	r22, 0x02	; 2
    100c:	50 f0       	brcs	.+20     	; 0x1022 <TWI_Start_Transceiver_With_Data+0x32>
    100e:	dc 01       	movw	r26, r24
    1010:	11 96       	adiw	r26, 0x01	; 1
    1012:	e1 ef       	ldi	r30, 0xF1	; 241
    1014:	f2 e0       	ldi	r31, 0x02	; 2
    1016:	81 e0       	ldi	r24, 0x01	; 1
    1018:	9d 91       	ld	r25, X+
    101a:	91 93       	st	Z+, r25
    101c:	8f 5f       	subi	r24, 0xFF	; 255
    101e:	86 13       	cpse	r24, r22
    1020:	fb cf       	rjmp	.-10     	; 0x1018 <TWI_Start_Transceiver_With_Data+0x28>
    1022:	10 92 ee 02 	sts	0x02EE, r1
    1026:	88 ef       	ldi	r24, 0xF8	; 248
    1028:	80 93 06 02 	sts	0x0206, r24
    102c:	85 ea       	ldi	r24, 0xA5	; 165
    102e:	80 93 bc 00 	sts	0x00BC, r24
    1032:	08 95       	ret

00001034 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
    1034:	1f 92       	push	r1
    1036:	0f 92       	push	r0
    1038:	0f b6       	in	r0, 0x3f	; 63
    103a:	0f 92       	push	r0
    103c:	11 24       	eor	r1, r1
    103e:	0b b6       	in	r0, 0x3b	; 59
    1040:	0f 92       	push	r0
    1042:	2f 93       	push	r18
    1044:	3f 93       	push	r19
    1046:	8f 93       	push	r24
    1048:	9f 93       	push	r25
    104a:	af 93       	push	r26
    104c:	bf 93       	push	r27
    104e:	ef 93       	push	r30
    1050:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
    1052:	80 91 b9 00 	lds	r24, 0x00B9
    1056:	90 e0       	ldi	r25, 0x00	; 0
    1058:	fc 01       	movw	r30, r24
    105a:	38 97       	sbiw	r30, 0x08	; 8
    105c:	e1 35       	cpi	r30, 0x51	; 81
    105e:	f1 05       	cpc	r31, r1
    1060:	08 f0       	brcs	.+2      	; 0x1064 <__vector_39+0x30>
    1062:	55 c0       	rjmp	.+170    	; 0x110e <__vector_39+0xda>
    1064:	ee 58       	subi	r30, 0x8E	; 142
    1066:	ff 4f       	sbci	r31, 0xFF	; 255
    1068:	83 c2       	rjmp	.+1286   	; 0x1570 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
    106a:	10 92 ed 02 	sts	0x02ED, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
    106e:	e0 91 ed 02 	lds	r30, 0x02ED
    1072:	80 91 ef 02 	lds	r24, 0x02EF
    1076:	e8 17       	cp	r30, r24
    1078:	70 f4       	brcc	.+28     	; 0x1096 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
    107a:	81 e0       	ldi	r24, 0x01	; 1
    107c:	8e 0f       	add	r24, r30
    107e:	80 93 ed 02 	sts	0x02ED, r24
    1082:	f0 e0       	ldi	r31, 0x00	; 0
    1084:	e0 51       	subi	r30, 0x10	; 16
    1086:	fd 4f       	sbci	r31, 0xFD	; 253
    1088:	80 81       	ld	r24, Z
    108a:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    108e:	85 e8       	ldi	r24, 0x85	; 133
    1090:	80 93 bc 00 	sts	0x00BC, r24
    1094:	43 c0       	rjmp	.+134    	; 0x111c <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
    1096:	80 91 ee 02 	lds	r24, 0x02EE
    109a:	81 60       	ori	r24, 0x01	; 1
    109c:	80 93 ee 02 	sts	0x02EE, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    10a0:	84 e9       	ldi	r24, 0x94	; 148
    10a2:	80 93 bc 00 	sts	0x00BC, r24
    10a6:	3a c0       	rjmp	.+116    	; 0x111c <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
    10a8:	e0 91 ed 02 	lds	r30, 0x02ED
    10ac:	81 e0       	ldi	r24, 0x01	; 1
    10ae:	8e 0f       	add	r24, r30
    10b0:	80 93 ed 02 	sts	0x02ED, r24
    10b4:	80 91 bb 00 	lds	r24, 0x00BB
    10b8:	f0 e0       	ldi	r31, 0x00	; 0
    10ba:	e0 51       	subi	r30, 0x10	; 16
    10bc:	fd 4f       	sbci	r31, 0xFD	; 253
    10be:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
    10c0:	20 91 ed 02 	lds	r18, 0x02ED
    10c4:	30 e0       	ldi	r19, 0x00	; 0
    10c6:	80 91 ef 02 	lds	r24, 0x02EF
    10ca:	90 e0       	ldi	r25, 0x00	; 0
    10cc:	01 97       	sbiw	r24, 0x01	; 1
    10ce:	28 17       	cp	r18, r24
    10d0:	39 07       	cpc	r19, r25
    10d2:	24 f4       	brge	.+8      	; 0x10dc <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    10d4:	85 ec       	ldi	r24, 0xC5	; 197
    10d6:	80 93 bc 00 	sts	0x00BC, r24
    10da:	20 c0       	rjmp	.+64     	; 0x111c <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    10dc:	85 e8       	ldi	r24, 0x85	; 133
    10de:	80 93 bc 00 	sts	0x00BC, r24
    10e2:	1c c0       	rjmp	.+56     	; 0x111c <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
    10e4:	80 91 bb 00 	lds	r24, 0x00BB
    10e8:	e0 91 ed 02 	lds	r30, 0x02ED
    10ec:	f0 e0       	ldi	r31, 0x00	; 0
    10ee:	e0 51       	subi	r30, 0x10	; 16
    10f0:	fd 4f       	sbci	r31, 0xFD	; 253
    10f2:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
    10f4:	80 91 ee 02 	lds	r24, 0x02EE
    10f8:	81 60       	ori	r24, 0x01	; 1
    10fa:	80 93 ee 02 	sts	0x02EE, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    10fe:	84 e9       	ldi	r24, 0x94	; 148
    1100:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
    1104:	0b c0       	rjmp	.+22     	; 0x111c <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1106:	85 ea       	ldi	r24, 0xA5	; 165
    1108:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
    110c:	07 c0       	rjmp	.+14     	; 0x111c <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
    110e:	80 91 b9 00 	lds	r24, 0x00B9
    1112:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
    1116:	84 e0       	ldi	r24, 0x04	; 4
    1118:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
    111c:	ff 91       	pop	r31
    111e:	ef 91       	pop	r30
    1120:	bf 91       	pop	r27
    1122:	af 91       	pop	r26
    1124:	9f 91       	pop	r25
    1126:	8f 91       	pop	r24
    1128:	3f 91       	pop	r19
    112a:	2f 91       	pop	r18
    112c:	0f 90       	pop	r0
    112e:	0b be       	out	0x3b, r0	; 59
    1130:	0f 90       	pop	r0
    1132:	0f be       	out	0x3f, r0	; 63
    1134:	0f 90       	pop	r0
    1136:	1f 90       	pop	r1
    1138:	18 95       	reti

0000113a <__subsf3>:
    113a:	50 58       	subi	r21, 0x80	; 128

0000113c <__addsf3>:
    113c:	bb 27       	eor	r27, r27
    113e:	aa 27       	eor	r26, r26
    1140:	0e d0       	rcall	.+28     	; 0x115e <__addsf3x>
    1142:	75 c1       	rjmp	.+746    	; 0x142e <__fp_round>
    1144:	66 d1       	rcall	.+716    	; 0x1412 <__fp_pscA>
    1146:	30 f0       	brcs	.+12     	; 0x1154 <__addsf3+0x18>
    1148:	6b d1       	rcall	.+726    	; 0x1420 <__fp_pscB>
    114a:	20 f0       	brcs	.+8      	; 0x1154 <__addsf3+0x18>
    114c:	31 f4       	brne	.+12     	; 0x115a <__addsf3+0x1e>
    114e:	9f 3f       	cpi	r25, 0xFF	; 255
    1150:	11 f4       	brne	.+4      	; 0x1156 <__addsf3+0x1a>
    1152:	1e f4       	brtc	.+6      	; 0x115a <__addsf3+0x1e>
    1154:	5b c1       	rjmp	.+694    	; 0x140c <__fp_nan>
    1156:	0e f4       	brtc	.+2      	; 0x115a <__addsf3+0x1e>
    1158:	e0 95       	com	r30
    115a:	e7 fb       	bst	r30, 7
    115c:	51 c1       	rjmp	.+674    	; 0x1400 <__fp_inf>

0000115e <__addsf3x>:
    115e:	e9 2f       	mov	r30, r25
    1160:	77 d1       	rcall	.+750    	; 0x1450 <__fp_split3>
    1162:	80 f3       	brcs	.-32     	; 0x1144 <__addsf3+0x8>
    1164:	ba 17       	cp	r27, r26
    1166:	62 07       	cpc	r22, r18
    1168:	73 07       	cpc	r23, r19
    116a:	84 07       	cpc	r24, r20
    116c:	95 07       	cpc	r25, r21
    116e:	18 f0       	brcs	.+6      	; 0x1176 <__addsf3x+0x18>
    1170:	71 f4       	brne	.+28     	; 0x118e <__addsf3x+0x30>
    1172:	9e f5       	brtc	.+102    	; 0x11da <__addsf3x+0x7c>
    1174:	8f c1       	rjmp	.+798    	; 0x1494 <__fp_zero>
    1176:	0e f4       	brtc	.+2      	; 0x117a <__addsf3x+0x1c>
    1178:	e0 95       	com	r30
    117a:	0b 2e       	mov	r0, r27
    117c:	ba 2f       	mov	r27, r26
    117e:	a0 2d       	mov	r26, r0
    1180:	0b 01       	movw	r0, r22
    1182:	b9 01       	movw	r22, r18
    1184:	90 01       	movw	r18, r0
    1186:	0c 01       	movw	r0, r24
    1188:	ca 01       	movw	r24, r20
    118a:	a0 01       	movw	r20, r0
    118c:	11 24       	eor	r1, r1
    118e:	ff 27       	eor	r31, r31
    1190:	59 1b       	sub	r21, r25
    1192:	99 f0       	breq	.+38     	; 0x11ba <__addsf3x+0x5c>
    1194:	59 3f       	cpi	r21, 0xF9	; 249
    1196:	50 f4       	brcc	.+20     	; 0x11ac <__addsf3x+0x4e>
    1198:	50 3e       	cpi	r21, 0xE0	; 224
    119a:	68 f1       	brcs	.+90     	; 0x11f6 <__addsf3x+0x98>
    119c:	1a 16       	cp	r1, r26
    119e:	f0 40       	sbci	r31, 0x00	; 0
    11a0:	a2 2f       	mov	r26, r18
    11a2:	23 2f       	mov	r18, r19
    11a4:	34 2f       	mov	r19, r20
    11a6:	44 27       	eor	r20, r20
    11a8:	58 5f       	subi	r21, 0xF8	; 248
    11aa:	f3 cf       	rjmp	.-26     	; 0x1192 <__addsf3x+0x34>
    11ac:	46 95       	lsr	r20
    11ae:	37 95       	ror	r19
    11b0:	27 95       	ror	r18
    11b2:	a7 95       	ror	r26
    11b4:	f0 40       	sbci	r31, 0x00	; 0
    11b6:	53 95       	inc	r21
    11b8:	c9 f7       	brne	.-14     	; 0x11ac <__addsf3x+0x4e>
    11ba:	7e f4       	brtc	.+30     	; 0x11da <__addsf3x+0x7c>
    11bc:	1f 16       	cp	r1, r31
    11be:	ba 0b       	sbc	r27, r26
    11c0:	62 0b       	sbc	r22, r18
    11c2:	73 0b       	sbc	r23, r19
    11c4:	84 0b       	sbc	r24, r20
    11c6:	ba f0       	brmi	.+46     	; 0x11f6 <__addsf3x+0x98>
    11c8:	91 50       	subi	r25, 0x01	; 1
    11ca:	a1 f0       	breq	.+40     	; 0x11f4 <__addsf3x+0x96>
    11cc:	ff 0f       	add	r31, r31
    11ce:	bb 1f       	adc	r27, r27
    11d0:	66 1f       	adc	r22, r22
    11d2:	77 1f       	adc	r23, r23
    11d4:	88 1f       	adc	r24, r24
    11d6:	c2 f7       	brpl	.-16     	; 0x11c8 <__addsf3x+0x6a>
    11d8:	0e c0       	rjmp	.+28     	; 0x11f6 <__addsf3x+0x98>
    11da:	ba 0f       	add	r27, r26
    11dc:	62 1f       	adc	r22, r18
    11de:	73 1f       	adc	r23, r19
    11e0:	84 1f       	adc	r24, r20
    11e2:	48 f4       	brcc	.+18     	; 0x11f6 <__addsf3x+0x98>
    11e4:	87 95       	ror	r24
    11e6:	77 95       	ror	r23
    11e8:	67 95       	ror	r22
    11ea:	b7 95       	ror	r27
    11ec:	f7 95       	ror	r31
    11ee:	9e 3f       	cpi	r25, 0xFE	; 254
    11f0:	08 f0       	brcs	.+2      	; 0x11f4 <__addsf3x+0x96>
    11f2:	b3 cf       	rjmp	.-154    	; 0x115a <__addsf3+0x1e>
    11f4:	93 95       	inc	r25
    11f6:	88 0f       	add	r24, r24
    11f8:	08 f0       	brcs	.+2      	; 0x11fc <__addsf3x+0x9e>
    11fa:	99 27       	eor	r25, r25
    11fc:	ee 0f       	add	r30, r30
    11fe:	97 95       	ror	r25
    1200:	87 95       	ror	r24
    1202:	08 95       	ret

00001204 <__cmpsf2>:
    1204:	d9 d0       	rcall	.+434    	; 0x13b8 <__fp_cmp>
    1206:	08 f4       	brcc	.+2      	; 0x120a <__cmpsf2+0x6>
    1208:	81 e0       	ldi	r24, 0x01	; 1
    120a:	08 95       	ret

0000120c <__divsf3>:
    120c:	0c d0       	rcall	.+24     	; 0x1226 <__divsf3x>
    120e:	0f c1       	rjmp	.+542    	; 0x142e <__fp_round>
    1210:	07 d1       	rcall	.+526    	; 0x1420 <__fp_pscB>
    1212:	40 f0       	brcs	.+16     	; 0x1224 <__divsf3+0x18>
    1214:	fe d0       	rcall	.+508    	; 0x1412 <__fp_pscA>
    1216:	30 f0       	brcs	.+12     	; 0x1224 <__divsf3+0x18>
    1218:	21 f4       	brne	.+8      	; 0x1222 <__divsf3+0x16>
    121a:	5f 3f       	cpi	r21, 0xFF	; 255
    121c:	19 f0       	breq	.+6      	; 0x1224 <__divsf3+0x18>
    121e:	f0 c0       	rjmp	.+480    	; 0x1400 <__fp_inf>
    1220:	51 11       	cpse	r21, r1
    1222:	39 c1       	rjmp	.+626    	; 0x1496 <__fp_szero>
    1224:	f3 c0       	rjmp	.+486    	; 0x140c <__fp_nan>

00001226 <__divsf3x>:
    1226:	14 d1       	rcall	.+552    	; 0x1450 <__fp_split3>
    1228:	98 f3       	brcs	.-26     	; 0x1210 <__divsf3+0x4>

0000122a <__divsf3_pse>:
    122a:	99 23       	and	r25, r25
    122c:	c9 f3       	breq	.-14     	; 0x1220 <__divsf3+0x14>
    122e:	55 23       	and	r21, r21
    1230:	b1 f3       	breq	.-20     	; 0x121e <__divsf3+0x12>
    1232:	95 1b       	sub	r25, r21
    1234:	55 0b       	sbc	r21, r21
    1236:	bb 27       	eor	r27, r27
    1238:	aa 27       	eor	r26, r26
    123a:	62 17       	cp	r22, r18
    123c:	73 07       	cpc	r23, r19
    123e:	84 07       	cpc	r24, r20
    1240:	38 f0       	brcs	.+14     	; 0x1250 <__divsf3_pse+0x26>
    1242:	9f 5f       	subi	r25, 0xFF	; 255
    1244:	5f 4f       	sbci	r21, 0xFF	; 255
    1246:	22 0f       	add	r18, r18
    1248:	33 1f       	adc	r19, r19
    124a:	44 1f       	adc	r20, r20
    124c:	aa 1f       	adc	r26, r26
    124e:	a9 f3       	breq	.-22     	; 0x123a <__divsf3_pse+0x10>
    1250:	33 d0       	rcall	.+102    	; 0x12b8 <__divsf3_pse+0x8e>
    1252:	0e 2e       	mov	r0, r30
    1254:	3a f0       	brmi	.+14     	; 0x1264 <__divsf3_pse+0x3a>
    1256:	e0 e8       	ldi	r30, 0x80	; 128
    1258:	30 d0       	rcall	.+96     	; 0x12ba <__divsf3_pse+0x90>
    125a:	91 50       	subi	r25, 0x01	; 1
    125c:	50 40       	sbci	r21, 0x00	; 0
    125e:	e6 95       	lsr	r30
    1260:	00 1c       	adc	r0, r0
    1262:	ca f7       	brpl	.-14     	; 0x1256 <__divsf3_pse+0x2c>
    1264:	29 d0       	rcall	.+82     	; 0x12b8 <__divsf3_pse+0x8e>
    1266:	fe 2f       	mov	r31, r30
    1268:	27 d0       	rcall	.+78     	; 0x12b8 <__divsf3_pse+0x8e>
    126a:	66 0f       	add	r22, r22
    126c:	77 1f       	adc	r23, r23
    126e:	88 1f       	adc	r24, r24
    1270:	bb 1f       	adc	r27, r27
    1272:	26 17       	cp	r18, r22
    1274:	37 07       	cpc	r19, r23
    1276:	48 07       	cpc	r20, r24
    1278:	ab 07       	cpc	r26, r27
    127a:	b0 e8       	ldi	r27, 0x80	; 128
    127c:	09 f0       	breq	.+2      	; 0x1280 <__divsf3_pse+0x56>
    127e:	bb 0b       	sbc	r27, r27
    1280:	80 2d       	mov	r24, r0
    1282:	bf 01       	movw	r22, r30
    1284:	ff 27       	eor	r31, r31
    1286:	93 58       	subi	r25, 0x83	; 131
    1288:	5f 4f       	sbci	r21, 0xFF	; 255
    128a:	2a f0       	brmi	.+10     	; 0x1296 <__divsf3_pse+0x6c>
    128c:	9e 3f       	cpi	r25, 0xFE	; 254
    128e:	51 05       	cpc	r21, r1
    1290:	68 f0       	brcs	.+26     	; 0x12ac <__divsf3_pse+0x82>
    1292:	b6 c0       	rjmp	.+364    	; 0x1400 <__fp_inf>
    1294:	00 c1       	rjmp	.+512    	; 0x1496 <__fp_szero>
    1296:	5f 3f       	cpi	r21, 0xFF	; 255
    1298:	ec f3       	brlt	.-6      	; 0x1294 <__divsf3_pse+0x6a>
    129a:	98 3e       	cpi	r25, 0xE8	; 232
    129c:	dc f3       	brlt	.-10     	; 0x1294 <__divsf3_pse+0x6a>
    129e:	86 95       	lsr	r24
    12a0:	77 95       	ror	r23
    12a2:	67 95       	ror	r22
    12a4:	b7 95       	ror	r27
    12a6:	f7 95       	ror	r31
    12a8:	9f 5f       	subi	r25, 0xFF	; 255
    12aa:	c9 f7       	brne	.-14     	; 0x129e <__divsf3_pse+0x74>
    12ac:	88 0f       	add	r24, r24
    12ae:	91 1d       	adc	r25, r1
    12b0:	96 95       	lsr	r25
    12b2:	87 95       	ror	r24
    12b4:	97 f9       	bld	r25, 7
    12b6:	08 95       	ret
    12b8:	e1 e0       	ldi	r30, 0x01	; 1
    12ba:	66 0f       	add	r22, r22
    12bc:	77 1f       	adc	r23, r23
    12be:	88 1f       	adc	r24, r24
    12c0:	bb 1f       	adc	r27, r27
    12c2:	62 17       	cp	r22, r18
    12c4:	73 07       	cpc	r23, r19
    12c6:	84 07       	cpc	r24, r20
    12c8:	ba 07       	cpc	r27, r26
    12ca:	20 f0       	brcs	.+8      	; 0x12d4 <__divsf3_pse+0xaa>
    12cc:	62 1b       	sub	r22, r18
    12ce:	73 0b       	sbc	r23, r19
    12d0:	84 0b       	sbc	r24, r20
    12d2:	ba 0b       	sbc	r27, r26
    12d4:	ee 1f       	adc	r30, r30
    12d6:	88 f7       	brcc	.-30     	; 0x12ba <__divsf3_pse+0x90>
    12d8:	e0 95       	com	r30
    12da:	08 95       	ret

000012dc <__fixsfsi>:
    12dc:	04 d0       	rcall	.+8      	; 0x12e6 <__fixunssfsi>
    12de:	68 94       	set
    12e0:	b1 11       	cpse	r27, r1
    12e2:	d9 c0       	rjmp	.+434    	; 0x1496 <__fp_szero>
    12e4:	08 95       	ret

000012e6 <__fixunssfsi>:
    12e6:	bc d0       	rcall	.+376    	; 0x1460 <__fp_splitA>
    12e8:	88 f0       	brcs	.+34     	; 0x130c <__fixunssfsi+0x26>
    12ea:	9f 57       	subi	r25, 0x7F	; 127
    12ec:	90 f0       	brcs	.+36     	; 0x1312 <__fixunssfsi+0x2c>
    12ee:	b9 2f       	mov	r27, r25
    12f0:	99 27       	eor	r25, r25
    12f2:	b7 51       	subi	r27, 0x17	; 23
    12f4:	a0 f0       	brcs	.+40     	; 0x131e <__fixunssfsi+0x38>
    12f6:	d1 f0       	breq	.+52     	; 0x132c <__fixunssfsi+0x46>
    12f8:	66 0f       	add	r22, r22
    12fa:	77 1f       	adc	r23, r23
    12fc:	88 1f       	adc	r24, r24
    12fe:	99 1f       	adc	r25, r25
    1300:	1a f0       	brmi	.+6      	; 0x1308 <__fixunssfsi+0x22>
    1302:	ba 95       	dec	r27
    1304:	c9 f7       	brne	.-14     	; 0x12f8 <__fixunssfsi+0x12>
    1306:	12 c0       	rjmp	.+36     	; 0x132c <__fixunssfsi+0x46>
    1308:	b1 30       	cpi	r27, 0x01	; 1
    130a:	81 f0       	breq	.+32     	; 0x132c <__fixunssfsi+0x46>
    130c:	c3 d0       	rcall	.+390    	; 0x1494 <__fp_zero>
    130e:	b1 e0       	ldi	r27, 0x01	; 1
    1310:	08 95       	ret
    1312:	c0 c0       	rjmp	.+384    	; 0x1494 <__fp_zero>
    1314:	67 2f       	mov	r22, r23
    1316:	78 2f       	mov	r23, r24
    1318:	88 27       	eor	r24, r24
    131a:	b8 5f       	subi	r27, 0xF8	; 248
    131c:	39 f0       	breq	.+14     	; 0x132c <__fixunssfsi+0x46>
    131e:	b9 3f       	cpi	r27, 0xF9	; 249
    1320:	cc f3       	brlt	.-14     	; 0x1314 <__fixunssfsi+0x2e>
    1322:	86 95       	lsr	r24
    1324:	77 95       	ror	r23
    1326:	67 95       	ror	r22
    1328:	b3 95       	inc	r27
    132a:	d9 f7       	brne	.-10     	; 0x1322 <__fixunssfsi+0x3c>
    132c:	3e f4       	brtc	.+14     	; 0x133c <__fixunssfsi+0x56>
    132e:	90 95       	com	r25
    1330:	80 95       	com	r24
    1332:	70 95       	com	r23
    1334:	61 95       	neg	r22
    1336:	7f 4f       	sbci	r23, 0xFF	; 255
    1338:	8f 4f       	sbci	r24, 0xFF	; 255
    133a:	9f 4f       	sbci	r25, 0xFF	; 255
    133c:	08 95       	ret

0000133e <__floatunsisf>:
    133e:	e8 94       	clt
    1340:	09 c0       	rjmp	.+18     	; 0x1354 <__floatsisf+0x12>

00001342 <__floatsisf>:
    1342:	97 fb       	bst	r25, 7
    1344:	3e f4       	brtc	.+14     	; 0x1354 <__floatsisf+0x12>
    1346:	90 95       	com	r25
    1348:	80 95       	com	r24
    134a:	70 95       	com	r23
    134c:	61 95       	neg	r22
    134e:	7f 4f       	sbci	r23, 0xFF	; 255
    1350:	8f 4f       	sbci	r24, 0xFF	; 255
    1352:	9f 4f       	sbci	r25, 0xFF	; 255
    1354:	99 23       	and	r25, r25
    1356:	a9 f0       	breq	.+42     	; 0x1382 <__floatsisf+0x40>
    1358:	f9 2f       	mov	r31, r25
    135a:	96 e9       	ldi	r25, 0x96	; 150
    135c:	bb 27       	eor	r27, r27
    135e:	93 95       	inc	r25
    1360:	f6 95       	lsr	r31
    1362:	87 95       	ror	r24
    1364:	77 95       	ror	r23
    1366:	67 95       	ror	r22
    1368:	b7 95       	ror	r27
    136a:	f1 11       	cpse	r31, r1
    136c:	f8 cf       	rjmp	.-16     	; 0x135e <__floatsisf+0x1c>
    136e:	fa f4       	brpl	.+62     	; 0x13ae <__floatsisf+0x6c>
    1370:	bb 0f       	add	r27, r27
    1372:	11 f4       	brne	.+4      	; 0x1378 <__floatsisf+0x36>
    1374:	60 ff       	sbrs	r22, 0
    1376:	1b c0       	rjmp	.+54     	; 0x13ae <__floatsisf+0x6c>
    1378:	6f 5f       	subi	r22, 0xFF	; 255
    137a:	7f 4f       	sbci	r23, 0xFF	; 255
    137c:	8f 4f       	sbci	r24, 0xFF	; 255
    137e:	9f 4f       	sbci	r25, 0xFF	; 255
    1380:	16 c0       	rjmp	.+44     	; 0x13ae <__floatsisf+0x6c>
    1382:	88 23       	and	r24, r24
    1384:	11 f0       	breq	.+4      	; 0x138a <__floatsisf+0x48>
    1386:	96 e9       	ldi	r25, 0x96	; 150
    1388:	11 c0       	rjmp	.+34     	; 0x13ac <__floatsisf+0x6a>
    138a:	77 23       	and	r23, r23
    138c:	21 f0       	breq	.+8      	; 0x1396 <__floatsisf+0x54>
    138e:	9e e8       	ldi	r25, 0x8E	; 142
    1390:	87 2f       	mov	r24, r23
    1392:	76 2f       	mov	r23, r22
    1394:	05 c0       	rjmp	.+10     	; 0x13a0 <__floatsisf+0x5e>
    1396:	66 23       	and	r22, r22
    1398:	71 f0       	breq	.+28     	; 0x13b6 <__floatsisf+0x74>
    139a:	96 e8       	ldi	r25, 0x86	; 134
    139c:	86 2f       	mov	r24, r22
    139e:	70 e0       	ldi	r23, 0x00	; 0
    13a0:	60 e0       	ldi	r22, 0x00	; 0
    13a2:	2a f0       	brmi	.+10     	; 0x13ae <__floatsisf+0x6c>
    13a4:	9a 95       	dec	r25
    13a6:	66 0f       	add	r22, r22
    13a8:	77 1f       	adc	r23, r23
    13aa:	88 1f       	adc	r24, r24
    13ac:	da f7       	brpl	.-10     	; 0x13a4 <__floatsisf+0x62>
    13ae:	88 0f       	add	r24, r24
    13b0:	96 95       	lsr	r25
    13b2:	87 95       	ror	r24
    13b4:	97 f9       	bld	r25, 7
    13b6:	08 95       	ret

000013b8 <__fp_cmp>:
    13b8:	99 0f       	add	r25, r25
    13ba:	00 08       	sbc	r0, r0
    13bc:	55 0f       	add	r21, r21
    13be:	aa 0b       	sbc	r26, r26
    13c0:	e0 e8       	ldi	r30, 0x80	; 128
    13c2:	fe ef       	ldi	r31, 0xFE	; 254
    13c4:	16 16       	cp	r1, r22
    13c6:	17 06       	cpc	r1, r23
    13c8:	e8 07       	cpc	r30, r24
    13ca:	f9 07       	cpc	r31, r25
    13cc:	c0 f0       	brcs	.+48     	; 0x13fe <__fp_cmp+0x46>
    13ce:	12 16       	cp	r1, r18
    13d0:	13 06       	cpc	r1, r19
    13d2:	e4 07       	cpc	r30, r20
    13d4:	f5 07       	cpc	r31, r21
    13d6:	98 f0       	brcs	.+38     	; 0x13fe <__fp_cmp+0x46>
    13d8:	62 1b       	sub	r22, r18
    13da:	73 0b       	sbc	r23, r19
    13dc:	84 0b       	sbc	r24, r20
    13de:	95 0b       	sbc	r25, r21
    13e0:	39 f4       	brne	.+14     	; 0x13f0 <__fp_cmp+0x38>
    13e2:	0a 26       	eor	r0, r26
    13e4:	61 f0       	breq	.+24     	; 0x13fe <__fp_cmp+0x46>
    13e6:	23 2b       	or	r18, r19
    13e8:	24 2b       	or	r18, r20
    13ea:	25 2b       	or	r18, r21
    13ec:	21 f4       	brne	.+8      	; 0x13f6 <__fp_cmp+0x3e>
    13ee:	08 95       	ret
    13f0:	0a 26       	eor	r0, r26
    13f2:	09 f4       	brne	.+2      	; 0x13f6 <__fp_cmp+0x3e>
    13f4:	a1 40       	sbci	r26, 0x01	; 1
    13f6:	a6 95       	lsr	r26
    13f8:	8f ef       	ldi	r24, 0xFF	; 255
    13fa:	81 1d       	adc	r24, r1
    13fc:	81 1d       	adc	r24, r1
    13fe:	08 95       	ret

00001400 <__fp_inf>:
    1400:	97 f9       	bld	r25, 7
    1402:	9f 67       	ori	r25, 0x7F	; 127
    1404:	80 e8       	ldi	r24, 0x80	; 128
    1406:	70 e0       	ldi	r23, 0x00	; 0
    1408:	60 e0       	ldi	r22, 0x00	; 0
    140a:	08 95       	ret

0000140c <__fp_nan>:
    140c:	9f ef       	ldi	r25, 0xFF	; 255
    140e:	80 ec       	ldi	r24, 0xC0	; 192
    1410:	08 95       	ret

00001412 <__fp_pscA>:
    1412:	00 24       	eor	r0, r0
    1414:	0a 94       	dec	r0
    1416:	16 16       	cp	r1, r22
    1418:	17 06       	cpc	r1, r23
    141a:	18 06       	cpc	r1, r24
    141c:	09 06       	cpc	r0, r25
    141e:	08 95       	ret

00001420 <__fp_pscB>:
    1420:	00 24       	eor	r0, r0
    1422:	0a 94       	dec	r0
    1424:	12 16       	cp	r1, r18
    1426:	13 06       	cpc	r1, r19
    1428:	14 06       	cpc	r1, r20
    142a:	05 06       	cpc	r0, r21
    142c:	08 95       	ret

0000142e <__fp_round>:
    142e:	09 2e       	mov	r0, r25
    1430:	03 94       	inc	r0
    1432:	00 0c       	add	r0, r0
    1434:	11 f4       	brne	.+4      	; 0x143a <__fp_round+0xc>
    1436:	88 23       	and	r24, r24
    1438:	52 f0       	brmi	.+20     	; 0x144e <__fp_round+0x20>
    143a:	bb 0f       	add	r27, r27
    143c:	40 f4       	brcc	.+16     	; 0x144e <__fp_round+0x20>
    143e:	bf 2b       	or	r27, r31
    1440:	11 f4       	brne	.+4      	; 0x1446 <__fp_round+0x18>
    1442:	60 ff       	sbrs	r22, 0
    1444:	04 c0       	rjmp	.+8      	; 0x144e <__fp_round+0x20>
    1446:	6f 5f       	subi	r22, 0xFF	; 255
    1448:	7f 4f       	sbci	r23, 0xFF	; 255
    144a:	8f 4f       	sbci	r24, 0xFF	; 255
    144c:	9f 4f       	sbci	r25, 0xFF	; 255
    144e:	08 95       	ret

00001450 <__fp_split3>:
    1450:	57 fd       	sbrc	r21, 7
    1452:	90 58       	subi	r25, 0x80	; 128
    1454:	44 0f       	add	r20, r20
    1456:	55 1f       	adc	r21, r21
    1458:	59 f0       	breq	.+22     	; 0x1470 <__fp_splitA+0x10>
    145a:	5f 3f       	cpi	r21, 0xFF	; 255
    145c:	71 f0       	breq	.+28     	; 0x147a <__fp_splitA+0x1a>
    145e:	47 95       	ror	r20

00001460 <__fp_splitA>:
    1460:	88 0f       	add	r24, r24
    1462:	97 fb       	bst	r25, 7
    1464:	99 1f       	adc	r25, r25
    1466:	61 f0       	breq	.+24     	; 0x1480 <__fp_splitA+0x20>
    1468:	9f 3f       	cpi	r25, 0xFF	; 255
    146a:	79 f0       	breq	.+30     	; 0x148a <__fp_splitA+0x2a>
    146c:	87 95       	ror	r24
    146e:	08 95       	ret
    1470:	12 16       	cp	r1, r18
    1472:	13 06       	cpc	r1, r19
    1474:	14 06       	cpc	r1, r20
    1476:	55 1f       	adc	r21, r21
    1478:	f2 cf       	rjmp	.-28     	; 0x145e <__fp_split3+0xe>
    147a:	46 95       	lsr	r20
    147c:	f1 df       	rcall	.-30     	; 0x1460 <__fp_splitA>
    147e:	08 c0       	rjmp	.+16     	; 0x1490 <__fp_splitA+0x30>
    1480:	16 16       	cp	r1, r22
    1482:	17 06       	cpc	r1, r23
    1484:	18 06       	cpc	r1, r24
    1486:	99 1f       	adc	r25, r25
    1488:	f1 cf       	rjmp	.-30     	; 0x146c <__fp_splitA+0xc>
    148a:	86 95       	lsr	r24
    148c:	71 05       	cpc	r23, r1
    148e:	61 05       	cpc	r22, r1
    1490:	08 94       	sec
    1492:	08 95       	ret

00001494 <__fp_zero>:
    1494:	e8 94       	clt

00001496 <__fp_szero>:
    1496:	bb 27       	eor	r27, r27
    1498:	66 27       	eor	r22, r22
    149a:	77 27       	eor	r23, r23
    149c:	cb 01       	movw	r24, r22
    149e:	97 f9       	bld	r25, 7
    14a0:	08 95       	ret

000014a2 <__gesf2>:
    14a2:	8a df       	rcall	.-236    	; 0x13b8 <__fp_cmp>
    14a4:	08 f4       	brcc	.+2      	; 0x14a8 <__gesf2+0x6>
    14a6:	8f ef       	ldi	r24, 0xFF	; 255
    14a8:	08 95       	ret

000014aa <__mulsf3>:
    14aa:	0b d0       	rcall	.+22     	; 0x14c2 <__mulsf3x>
    14ac:	c0 cf       	rjmp	.-128    	; 0x142e <__fp_round>
    14ae:	b1 df       	rcall	.-158    	; 0x1412 <__fp_pscA>
    14b0:	28 f0       	brcs	.+10     	; 0x14bc <__mulsf3+0x12>
    14b2:	b6 df       	rcall	.-148    	; 0x1420 <__fp_pscB>
    14b4:	18 f0       	brcs	.+6      	; 0x14bc <__mulsf3+0x12>
    14b6:	95 23       	and	r25, r21
    14b8:	09 f0       	breq	.+2      	; 0x14bc <__mulsf3+0x12>
    14ba:	a2 cf       	rjmp	.-188    	; 0x1400 <__fp_inf>
    14bc:	a7 cf       	rjmp	.-178    	; 0x140c <__fp_nan>
    14be:	11 24       	eor	r1, r1
    14c0:	ea cf       	rjmp	.-44     	; 0x1496 <__fp_szero>

000014c2 <__mulsf3x>:
    14c2:	c6 df       	rcall	.-116    	; 0x1450 <__fp_split3>
    14c4:	a0 f3       	brcs	.-24     	; 0x14ae <__mulsf3+0x4>

000014c6 <__mulsf3_pse>:
    14c6:	95 9f       	mul	r25, r21
    14c8:	d1 f3       	breq	.-12     	; 0x14be <__mulsf3+0x14>
    14ca:	95 0f       	add	r25, r21
    14cc:	50 e0       	ldi	r21, 0x00	; 0
    14ce:	55 1f       	adc	r21, r21
    14d0:	62 9f       	mul	r22, r18
    14d2:	f0 01       	movw	r30, r0
    14d4:	72 9f       	mul	r23, r18
    14d6:	bb 27       	eor	r27, r27
    14d8:	f0 0d       	add	r31, r0
    14da:	b1 1d       	adc	r27, r1
    14dc:	63 9f       	mul	r22, r19
    14de:	aa 27       	eor	r26, r26
    14e0:	f0 0d       	add	r31, r0
    14e2:	b1 1d       	adc	r27, r1
    14e4:	aa 1f       	adc	r26, r26
    14e6:	64 9f       	mul	r22, r20
    14e8:	66 27       	eor	r22, r22
    14ea:	b0 0d       	add	r27, r0
    14ec:	a1 1d       	adc	r26, r1
    14ee:	66 1f       	adc	r22, r22
    14f0:	82 9f       	mul	r24, r18
    14f2:	22 27       	eor	r18, r18
    14f4:	b0 0d       	add	r27, r0
    14f6:	a1 1d       	adc	r26, r1
    14f8:	62 1f       	adc	r22, r18
    14fa:	73 9f       	mul	r23, r19
    14fc:	b0 0d       	add	r27, r0
    14fe:	a1 1d       	adc	r26, r1
    1500:	62 1f       	adc	r22, r18
    1502:	83 9f       	mul	r24, r19
    1504:	a0 0d       	add	r26, r0
    1506:	61 1d       	adc	r22, r1
    1508:	22 1f       	adc	r18, r18
    150a:	74 9f       	mul	r23, r20
    150c:	33 27       	eor	r19, r19
    150e:	a0 0d       	add	r26, r0
    1510:	61 1d       	adc	r22, r1
    1512:	23 1f       	adc	r18, r19
    1514:	84 9f       	mul	r24, r20
    1516:	60 0d       	add	r22, r0
    1518:	21 1d       	adc	r18, r1
    151a:	82 2f       	mov	r24, r18
    151c:	76 2f       	mov	r23, r22
    151e:	6a 2f       	mov	r22, r26
    1520:	11 24       	eor	r1, r1
    1522:	9f 57       	subi	r25, 0x7F	; 127
    1524:	50 40       	sbci	r21, 0x00	; 0
    1526:	8a f0       	brmi	.+34     	; 0x154a <__mulsf3_pse+0x84>
    1528:	e1 f0       	breq	.+56     	; 0x1562 <__mulsf3_pse+0x9c>
    152a:	88 23       	and	r24, r24
    152c:	4a f0       	brmi	.+18     	; 0x1540 <__mulsf3_pse+0x7a>
    152e:	ee 0f       	add	r30, r30
    1530:	ff 1f       	adc	r31, r31
    1532:	bb 1f       	adc	r27, r27
    1534:	66 1f       	adc	r22, r22
    1536:	77 1f       	adc	r23, r23
    1538:	88 1f       	adc	r24, r24
    153a:	91 50       	subi	r25, 0x01	; 1
    153c:	50 40       	sbci	r21, 0x00	; 0
    153e:	a9 f7       	brne	.-22     	; 0x152a <__mulsf3_pse+0x64>
    1540:	9e 3f       	cpi	r25, 0xFE	; 254
    1542:	51 05       	cpc	r21, r1
    1544:	70 f0       	brcs	.+28     	; 0x1562 <__mulsf3_pse+0x9c>
    1546:	5c cf       	rjmp	.-328    	; 0x1400 <__fp_inf>
    1548:	a6 cf       	rjmp	.-180    	; 0x1496 <__fp_szero>
    154a:	5f 3f       	cpi	r21, 0xFF	; 255
    154c:	ec f3       	brlt	.-6      	; 0x1548 <__mulsf3_pse+0x82>
    154e:	98 3e       	cpi	r25, 0xE8	; 232
    1550:	dc f3       	brlt	.-10     	; 0x1548 <__mulsf3_pse+0x82>
    1552:	86 95       	lsr	r24
    1554:	77 95       	ror	r23
    1556:	67 95       	ror	r22
    1558:	b7 95       	ror	r27
    155a:	f7 95       	ror	r31
    155c:	e7 95       	ror	r30
    155e:	9f 5f       	subi	r25, 0xFF	; 255
    1560:	c1 f7       	brne	.-16     	; 0x1552 <__mulsf3_pse+0x8c>
    1562:	fe 2b       	or	r31, r30
    1564:	88 0f       	add	r24, r24
    1566:	91 1d       	adc	r25, r1
    1568:	96 95       	lsr	r25
    156a:	87 95       	ror	r24
    156c:	97 f9       	bld	r25, 7
    156e:	08 95       	ret

00001570 <__tablejump2__>:
    1570:	ee 0f       	add	r30, r30
    1572:	ff 1f       	adc	r31, r31

00001574 <__tablejump__>:
    1574:	05 90       	lpm	r0, Z+
    1576:	f4 91       	lpm	r31, Z
    1578:	e0 2d       	mov	r30, r0
    157a:	19 94       	eijmp

0000157c <fdevopen>:
    157c:	0f 93       	push	r16
    157e:	1f 93       	push	r17
    1580:	cf 93       	push	r28
    1582:	df 93       	push	r29
    1584:	ec 01       	movw	r28, r24
    1586:	8b 01       	movw	r16, r22
    1588:	00 97       	sbiw	r24, 0x00	; 0
    158a:	31 f4       	brne	.+12     	; 0x1598 <fdevopen+0x1c>
    158c:	61 15       	cp	r22, r1
    158e:	71 05       	cpc	r23, r1
    1590:	19 f4       	brne	.+6      	; 0x1598 <fdevopen+0x1c>
    1592:	80 e0       	ldi	r24, 0x00	; 0
    1594:	90 e0       	ldi	r25, 0x00	; 0
    1596:	37 c0       	rjmp	.+110    	; 0x1606 <fdevopen+0x8a>
    1598:	6e e0       	ldi	r22, 0x0E	; 14
    159a:	70 e0       	ldi	r23, 0x00	; 0
    159c:	81 e0       	ldi	r24, 0x01	; 1
    159e:	90 e0       	ldi	r25, 0x00	; 0
    15a0:	63 d2       	rcall	.+1222   	; 0x1a68 <calloc>
    15a2:	fc 01       	movw	r30, r24
    15a4:	00 97       	sbiw	r24, 0x00	; 0
    15a6:	a9 f3       	breq	.-22     	; 0x1592 <fdevopen+0x16>
    15a8:	80 e8       	ldi	r24, 0x80	; 128
    15aa:	83 83       	std	Z+3, r24	; 0x03
    15ac:	01 15       	cp	r16, r1
    15ae:	11 05       	cpc	r17, r1
    15b0:	71 f0       	breq	.+28     	; 0x15ce <fdevopen+0x52>
    15b2:	13 87       	std	Z+11, r17	; 0x0b
    15b4:	02 87       	std	Z+10, r16	; 0x0a
    15b6:	81 e8       	ldi	r24, 0x81	; 129
    15b8:	83 83       	std	Z+3, r24	; 0x03
    15ba:	80 91 17 03 	lds	r24, 0x0317
    15be:	90 91 18 03 	lds	r25, 0x0318
    15c2:	89 2b       	or	r24, r25
    15c4:	21 f4       	brne	.+8      	; 0x15ce <fdevopen+0x52>
    15c6:	f0 93 18 03 	sts	0x0318, r31
    15ca:	e0 93 17 03 	sts	0x0317, r30
    15ce:	20 97       	sbiw	r28, 0x00	; 0
    15d0:	c9 f0       	breq	.+50     	; 0x1604 <fdevopen+0x88>
    15d2:	d1 87       	std	Z+9, r29	; 0x09
    15d4:	c0 87       	std	Z+8, r28	; 0x08
    15d6:	83 81       	ldd	r24, Z+3	; 0x03
    15d8:	82 60       	ori	r24, 0x02	; 2
    15da:	83 83       	std	Z+3, r24	; 0x03
    15dc:	80 91 19 03 	lds	r24, 0x0319
    15e0:	90 91 1a 03 	lds	r25, 0x031A
    15e4:	89 2b       	or	r24, r25
    15e6:	71 f4       	brne	.+28     	; 0x1604 <fdevopen+0x88>
    15e8:	f0 93 1a 03 	sts	0x031A, r31
    15ec:	e0 93 19 03 	sts	0x0319, r30
    15f0:	80 91 1b 03 	lds	r24, 0x031B
    15f4:	90 91 1c 03 	lds	r25, 0x031C
    15f8:	89 2b       	or	r24, r25
    15fa:	21 f4       	brne	.+8      	; 0x1604 <fdevopen+0x88>
    15fc:	f0 93 1c 03 	sts	0x031C, r31
    1600:	e0 93 1b 03 	sts	0x031B, r30
    1604:	cf 01       	movw	r24, r30
    1606:	df 91       	pop	r29
    1608:	cf 91       	pop	r28
    160a:	1f 91       	pop	r17
    160c:	0f 91       	pop	r16
    160e:	08 95       	ret

00001610 <printf>:
    1610:	cf 93       	push	r28
    1612:	df 93       	push	r29
    1614:	cd b7       	in	r28, 0x3d	; 61
    1616:	de b7       	in	r29, 0x3e	; 62
    1618:	fe 01       	movw	r30, r28
    161a:	36 96       	adiw	r30, 0x06	; 6
    161c:	61 91       	ld	r22, Z+
    161e:	71 91       	ld	r23, Z+
    1620:	af 01       	movw	r20, r30
    1622:	80 91 19 03 	lds	r24, 0x0319
    1626:	90 91 1a 03 	lds	r25, 0x031A
    162a:	30 d0       	rcall	.+96     	; 0x168c <vfprintf>
    162c:	df 91       	pop	r29
    162e:	cf 91       	pop	r28
    1630:	08 95       	ret

00001632 <puts>:
    1632:	0f 93       	push	r16
    1634:	1f 93       	push	r17
    1636:	cf 93       	push	r28
    1638:	df 93       	push	r29
    163a:	e0 91 19 03 	lds	r30, 0x0319
    163e:	f0 91 1a 03 	lds	r31, 0x031A
    1642:	23 81       	ldd	r18, Z+3	; 0x03
    1644:	21 ff       	sbrs	r18, 1
    1646:	1b c0       	rjmp	.+54     	; 0x167e <puts+0x4c>
    1648:	ec 01       	movw	r28, r24
    164a:	00 e0       	ldi	r16, 0x00	; 0
    164c:	10 e0       	ldi	r17, 0x00	; 0
    164e:	89 91       	ld	r24, Y+
    1650:	60 91 19 03 	lds	r22, 0x0319
    1654:	70 91 1a 03 	lds	r23, 0x031A
    1658:	db 01       	movw	r26, r22
    165a:	18 96       	adiw	r26, 0x08	; 8
    165c:	ed 91       	ld	r30, X+
    165e:	fc 91       	ld	r31, X
    1660:	19 97       	sbiw	r26, 0x09	; 9
    1662:	88 23       	and	r24, r24
    1664:	31 f0       	breq	.+12     	; 0x1672 <puts+0x40>
    1666:	19 95       	eicall
    1668:	89 2b       	or	r24, r25
    166a:	89 f3       	breq	.-30     	; 0x164e <puts+0x1c>
    166c:	0f ef       	ldi	r16, 0xFF	; 255
    166e:	1f ef       	ldi	r17, 0xFF	; 255
    1670:	ee cf       	rjmp	.-36     	; 0x164e <puts+0x1c>
    1672:	8a e0       	ldi	r24, 0x0A	; 10
    1674:	19 95       	eicall
    1676:	89 2b       	or	r24, r25
    1678:	11 f4       	brne	.+4      	; 0x167e <puts+0x4c>
    167a:	c8 01       	movw	r24, r16
    167c:	02 c0       	rjmp	.+4      	; 0x1682 <puts+0x50>
    167e:	8f ef       	ldi	r24, 0xFF	; 255
    1680:	9f ef       	ldi	r25, 0xFF	; 255
    1682:	df 91       	pop	r29
    1684:	cf 91       	pop	r28
    1686:	1f 91       	pop	r17
    1688:	0f 91       	pop	r16
    168a:	08 95       	ret

0000168c <vfprintf>:
    168c:	2f 92       	push	r2
    168e:	3f 92       	push	r3
    1690:	4f 92       	push	r4
    1692:	5f 92       	push	r5
    1694:	6f 92       	push	r6
    1696:	7f 92       	push	r7
    1698:	8f 92       	push	r8
    169a:	9f 92       	push	r9
    169c:	af 92       	push	r10
    169e:	bf 92       	push	r11
    16a0:	cf 92       	push	r12
    16a2:	df 92       	push	r13
    16a4:	ef 92       	push	r14
    16a6:	ff 92       	push	r15
    16a8:	0f 93       	push	r16
    16aa:	1f 93       	push	r17
    16ac:	cf 93       	push	r28
    16ae:	df 93       	push	r29
    16b0:	cd b7       	in	r28, 0x3d	; 61
    16b2:	de b7       	in	r29, 0x3e	; 62
    16b4:	2c 97       	sbiw	r28, 0x0c	; 12
    16b6:	0f b6       	in	r0, 0x3f	; 63
    16b8:	f8 94       	cli
    16ba:	de bf       	out	0x3e, r29	; 62
    16bc:	0f be       	out	0x3f, r0	; 63
    16be:	cd bf       	out	0x3d, r28	; 61
    16c0:	7c 01       	movw	r14, r24
    16c2:	6b 01       	movw	r12, r22
    16c4:	8a 01       	movw	r16, r20
    16c6:	fc 01       	movw	r30, r24
    16c8:	17 82       	std	Z+7, r1	; 0x07
    16ca:	16 82       	std	Z+6, r1	; 0x06
    16cc:	83 81       	ldd	r24, Z+3	; 0x03
    16ce:	81 ff       	sbrs	r24, 1
    16d0:	b0 c1       	rjmp	.+864    	; 0x1a32 <vfprintf+0x3a6>
    16d2:	ce 01       	movw	r24, r28
    16d4:	01 96       	adiw	r24, 0x01	; 1
    16d6:	4c 01       	movw	r8, r24
    16d8:	f7 01       	movw	r30, r14
    16da:	93 81       	ldd	r25, Z+3	; 0x03
    16dc:	f6 01       	movw	r30, r12
    16de:	93 fd       	sbrc	r25, 3
    16e0:	85 91       	lpm	r24, Z+
    16e2:	93 ff       	sbrs	r25, 3
    16e4:	81 91       	ld	r24, Z+
    16e6:	6f 01       	movw	r12, r30
    16e8:	88 23       	and	r24, r24
    16ea:	09 f4       	brne	.+2      	; 0x16ee <vfprintf+0x62>
    16ec:	9e c1       	rjmp	.+828    	; 0x1a2a <vfprintf+0x39e>
    16ee:	85 32       	cpi	r24, 0x25	; 37
    16f0:	39 f4       	brne	.+14     	; 0x1700 <vfprintf+0x74>
    16f2:	93 fd       	sbrc	r25, 3
    16f4:	85 91       	lpm	r24, Z+
    16f6:	93 ff       	sbrs	r25, 3
    16f8:	81 91       	ld	r24, Z+
    16fa:	6f 01       	movw	r12, r30
    16fc:	85 32       	cpi	r24, 0x25	; 37
    16fe:	21 f4       	brne	.+8      	; 0x1708 <vfprintf+0x7c>
    1700:	b7 01       	movw	r22, r14
    1702:	90 e0       	ldi	r25, 0x00	; 0
    1704:	0f d3       	rcall	.+1566   	; 0x1d24 <fputc>
    1706:	e8 cf       	rjmp	.-48     	; 0x16d8 <vfprintf+0x4c>
    1708:	51 2c       	mov	r5, r1
    170a:	31 2c       	mov	r3, r1
    170c:	20 e0       	ldi	r18, 0x00	; 0
    170e:	20 32       	cpi	r18, 0x20	; 32
    1710:	a0 f4       	brcc	.+40     	; 0x173a <vfprintf+0xae>
    1712:	8b 32       	cpi	r24, 0x2B	; 43
    1714:	69 f0       	breq	.+26     	; 0x1730 <vfprintf+0xa4>
    1716:	30 f4       	brcc	.+12     	; 0x1724 <vfprintf+0x98>
    1718:	80 32       	cpi	r24, 0x20	; 32
    171a:	59 f0       	breq	.+22     	; 0x1732 <vfprintf+0xa6>
    171c:	83 32       	cpi	r24, 0x23	; 35
    171e:	69 f4       	brne	.+26     	; 0x173a <vfprintf+0xae>
    1720:	20 61       	ori	r18, 0x10	; 16
    1722:	2c c0       	rjmp	.+88     	; 0x177c <vfprintf+0xf0>
    1724:	8d 32       	cpi	r24, 0x2D	; 45
    1726:	39 f0       	breq	.+14     	; 0x1736 <vfprintf+0xaa>
    1728:	80 33       	cpi	r24, 0x30	; 48
    172a:	39 f4       	brne	.+14     	; 0x173a <vfprintf+0xae>
    172c:	21 60       	ori	r18, 0x01	; 1
    172e:	26 c0       	rjmp	.+76     	; 0x177c <vfprintf+0xf0>
    1730:	22 60       	ori	r18, 0x02	; 2
    1732:	24 60       	ori	r18, 0x04	; 4
    1734:	23 c0       	rjmp	.+70     	; 0x177c <vfprintf+0xf0>
    1736:	28 60       	ori	r18, 0x08	; 8
    1738:	21 c0       	rjmp	.+66     	; 0x177c <vfprintf+0xf0>
    173a:	27 fd       	sbrc	r18, 7
    173c:	27 c0       	rjmp	.+78     	; 0x178c <vfprintf+0x100>
    173e:	30 ed       	ldi	r19, 0xD0	; 208
    1740:	38 0f       	add	r19, r24
    1742:	3a 30       	cpi	r19, 0x0A	; 10
    1744:	78 f4       	brcc	.+30     	; 0x1764 <vfprintf+0xd8>
    1746:	26 ff       	sbrs	r18, 6
    1748:	06 c0       	rjmp	.+12     	; 0x1756 <vfprintf+0xca>
    174a:	fa e0       	ldi	r31, 0x0A	; 10
    174c:	5f 9e       	mul	r5, r31
    174e:	30 0d       	add	r19, r0
    1750:	11 24       	eor	r1, r1
    1752:	53 2e       	mov	r5, r19
    1754:	13 c0       	rjmp	.+38     	; 0x177c <vfprintf+0xf0>
    1756:	8a e0       	ldi	r24, 0x0A	; 10
    1758:	38 9e       	mul	r3, r24
    175a:	30 0d       	add	r19, r0
    175c:	11 24       	eor	r1, r1
    175e:	33 2e       	mov	r3, r19
    1760:	20 62       	ori	r18, 0x20	; 32
    1762:	0c c0       	rjmp	.+24     	; 0x177c <vfprintf+0xf0>
    1764:	8e 32       	cpi	r24, 0x2E	; 46
    1766:	21 f4       	brne	.+8      	; 0x1770 <vfprintf+0xe4>
    1768:	26 fd       	sbrc	r18, 6
    176a:	5f c1       	rjmp	.+702    	; 0x1a2a <vfprintf+0x39e>
    176c:	20 64       	ori	r18, 0x40	; 64
    176e:	06 c0       	rjmp	.+12     	; 0x177c <vfprintf+0xf0>
    1770:	8c 36       	cpi	r24, 0x6C	; 108
    1772:	11 f4       	brne	.+4      	; 0x1778 <vfprintf+0xec>
    1774:	20 68       	ori	r18, 0x80	; 128
    1776:	02 c0       	rjmp	.+4      	; 0x177c <vfprintf+0xf0>
    1778:	88 36       	cpi	r24, 0x68	; 104
    177a:	41 f4       	brne	.+16     	; 0x178c <vfprintf+0x100>
    177c:	f6 01       	movw	r30, r12
    177e:	93 fd       	sbrc	r25, 3
    1780:	85 91       	lpm	r24, Z+
    1782:	93 ff       	sbrs	r25, 3
    1784:	81 91       	ld	r24, Z+
    1786:	6f 01       	movw	r12, r30
    1788:	81 11       	cpse	r24, r1
    178a:	c1 cf       	rjmp	.-126    	; 0x170e <vfprintf+0x82>
    178c:	98 2f       	mov	r25, r24
    178e:	9f 7d       	andi	r25, 0xDF	; 223
    1790:	95 54       	subi	r25, 0x45	; 69
    1792:	93 30       	cpi	r25, 0x03	; 3
    1794:	28 f4       	brcc	.+10     	; 0x17a0 <vfprintf+0x114>
    1796:	0c 5f       	subi	r16, 0xFC	; 252
    1798:	1f 4f       	sbci	r17, 0xFF	; 255
    179a:	ff e3       	ldi	r31, 0x3F	; 63
    179c:	f9 83       	std	Y+1, r31	; 0x01
    179e:	0d c0       	rjmp	.+26     	; 0x17ba <vfprintf+0x12e>
    17a0:	83 36       	cpi	r24, 0x63	; 99
    17a2:	31 f0       	breq	.+12     	; 0x17b0 <vfprintf+0x124>
    17a4:	83 37       	cpi	r24, 0x73	; 115
    17a6:	71 f0       	breq	.+28     	; 0x17c4 <vfprintf+0x138>
    17a8:	83 35       	cpi	r24, 0x53	; 83
    17aa:	09 f0       	breq	.+2      	; 0x17ae <vfprintf+0x122>
    17ac:	57 c0       	rjmp	.+174    	; 0x185c <vfprintf+0x1d0>
    17ae:	21 c0       	rjmp	.+66     	; 0x17f2 <vfprintf+0x166>
    17b0:	f8 01       	movw	r30, r16
    17b2:	80 81       	ld	r24, Z
    17b4:	89 83       	std	Y+1, r24	; 0x01
    17b6:	0e 5f       	subi	r16, 0xFE	; 254
    17b8:	1f 4f       	sbci	r17, 0xFF	; 255
    17ba:	44 24       	eor	r4, r4
    17bc:	43 94       	inc	r4
    17be:	51 2c       	mov	r5, r1
    17c0:	54 01       	movw	r10, r8
    17c2:	14 c0       	rjmp	.+40     	; 0x17ec <vfprintf+0x160>
    17c4:	38 01       	movw	r6, r16
    17c6:	f2 e0       	ldi	r31, 0x02	; 2
    17c8:	6f 0e       	add	r6, r31
    17ca:	71 1c       	adc	r7, r1
    17cc:	f8 01       	movw	r30, r16
    17ce:	a0 80       	ld	r10, Z
    17d0:	b1 80       	ldd	r11, Z+1	; 0x01
    17d2:	26 ff       	sbrs	r18, 6
    17d4:	03 c0       	rjmp	.+6      	; 0x17dc <vfprintf+0x150>
    17d6:	65 2d       	mov	r22, r5
    17d8:	70 e0       	ldi	r23, 0x00	; 0
    17da:	02 c0       	rjmp	.+4      	; 0x17e0 <vfprintf+0x154>
    17dc:	6f ef       	ldi	r22, 0xFF	; 255
    17de:	7f ef       	ldi	r23, 0xFF	; 255
    17e0:	c5 01       	movw	r24, r10
    17e2:	2c 87       	std	Y+12, r18	; 0x0c
    17e4:	94 d2       	rcall	.+1320   	; 0x1d0e <strnlen>
    17e6:	2c 01       	movw	r4, r24
    17e8:	83 01       	movw	r16, r6
    17ea:	2c 85       	ldd	r18, Y+12	; 0x0c
    17ec:	2f 77       	andi	r18, 0x7F	; 127
    17ee:	22 2e       	mov	r2, r18
    17f0:	16 c0       	rjmp	.+44     	; 0x181e <vfprintf+0x192>
    17f2:	38 01       	movw	r6, r16
    17f4:	f2 e0       	ldi	r31, 0x02	; 2
    17f6:	6f 0e       	add	r6, r31
    17f8:	71 1c       	adc	r7, r1
    17fa:	f8 01       	movw	r30, r16
    17fc:	a0 80       	ld	r10, Z
    17fe:	b1 80       	ldd	r11, Z+1	; 0x01
    1800:	26 ff       	sbrs	r18, 6
    1802:	03 c0       	rjmp	.+6      	; 0x180a <vfprintf+0x17e>
    1804:	65 2d       	mov	r22, r5
    1806:	70 e0       	ldi	r23, 0x00	; 0
    1808:	02 c0       	rjmp	.+4      	; 0x180e <vfprintf+0x182>
    180a:	6f ef       	ldi	r22, 0xFF	; 255
    180c:	7f ef       	ldi	r23, 0xFF	; 255
    180e:	c5 01       	movw	r24, r10
    1810:	2c 87       	std	Y+12, r18	; 0x0c
    1812:	6b d2       	rcall	.+1238   	; 0x1cea <strnlen_P>
    1814:	2c 01       	movw	r4, r24
    1816:	2c 85       	ldd	r18, Y+12	; 0x0c
    1818:	20 68       	ori	r18, 0x80	; 128
    181a:	22 2e       	mov	r2, r18
    181c:	83 01       	movw	r16, r6
    181e:	23 fc       	sbrc	r2, 3
    1820:	19 c0       	rjmp	.+50     	; 0x1854 <vfprintf+0x1c8>
    1822:	83 2d       	mov	r24, r3
    1824:	90 e0       	ldi	r25, 0x00	; 0
    1826:	48 16       	cp	r4, r24
    1828:	59 06       	cpc	r5, r25
    182a:	a0 f4       	brcc	.+40     	; 0x1854 <vfprintf+0x1c8>
    182c:	b7 01       	movw	r22, r14
    182e:	80 e2       	ldi	r24, 0x20	; 32
    1830:	90 e0       	ldi	r25, 0x00	; 0
    1832:	78 d2       	rcall	.+1264   	; 0x1d24 <fputc>
    1834:	3a 94       	dec	r3
    1836:	f5 cf       	rjmp	.-22     	; 0x1822 <vfprintf+0x196>
    1838:	f5 01       	movw	r30, r10
    183a:	27 fc       	sbrc	r2, 7
    183c:	85 91       	lpm	r24, Z+
    183e:	27 fe       	sbrs	r2, 7
    1840:	81 91       	ld	r24, Z+
    1842:	5f 01       	movw	r10, r30
    1844:	b7 01       	movw	r22, r14
    1846:	90 e0       	ldi	r25, 0x00	; 0
    1848:	6d d2       	rcall	.+1242   	; 0x1d24 <fputc>
    184a:	31 10       	cpse	r3, r1
    184c:	3a 94       	dec	r3
    184e:	f1 e0       	ldi	r31, 0x01	; 1
    1850:	4f 1a       	sub	r4, r31
    1852:	51 08       	sbc	r5, r1
    1854:	41 14       	cp	r4, r1
    1856:	51 04       	cpc	r5, r1
    1858:	79 f7       	brne	.-34     	; 0x1838 <vfprintf+0x1ac>
    185a:	de c0       	rjmp	.+444    	; 0x1a18 <vfprintf+0x38c>
    185c:	84 36       	cpi	r24, 0x64	; 100
    185e:	11 f0       	breq	.+4      	; 0x1864 <vfprintf+0x1d8>
    1860:	89 36       	cpi	r24, 0x69	; 105
    1862:	31 f5       	brne	.+76     	; 0x18b0 <vfprintf+0x224>
    1864:	f8 01       	movw	r30, r16
    1866:	27 ff       	sbrs	r18, 7
    1868:	07 c0       	rjmp	.+14     	; 0x1878 <vfprintf+0x1ec>
    186a:	60 81       	ld	r22, Z
    186c:	71 81       	ldd	r23, Z+1	; 0x01
    186e:	82 81       	ldd	r24, Z+2	; 0x02
    1870:	93 81       	ldd	r25, Z+3	; 0x03
    1872:	0c 5f       	subi	r16, 0xFC	; 252
    1874:	1f 4f       	sbci	r17, 0xFF	; 255
    1876:	08 c0       	rjmp	.+16     	; 0x1888 <vfprintf+0x1fc>
    1878:	60 81       	ld	r22, Z
    187a:	71 81       	ldd	r23, Z+1	; 0x01
    187c:	88 27       	eor	r24, r24
    187e:	77 fd       	sbrc	r23, 7
    1880:	80 95       	com	r24
    1882:	98 2f       	mov	r25, r24
    1884:	0e 5f       	subi	r16, 0xFE	; 254
    1886:	1f 4f       	sbci	r17, 0xFF	; 255
    1888:	2f 76       	andi	r18, 0x6F	; 111
    188a:	b2 2e       	mov	r11, r18
    188c:	97 ff       	sbrs	r25, 7
    188e:	09 c0       	rjmp	.+18     	; 0x18a2 <vfprintf+0x216>
    1890:	90 95       	com	r25
    1892:	80 95       	com	r24
    1894:	70 95       	com	r23
    1896:	61 95       	neg	r22
    1898:	7f 4f       	sbci	r23, 0xFF	; 255
    189a:	8f 4f       	sbci	r24, 0xFF	; 255
    189c:	9f 4f       	sbci	r25, 0xFF	; 255
    189e:	20 68       	ori	r18, 0x80	; 128
    18a0:	b2 2e       	mov	r11, r18
    18a2:	2a e0       	ldi	r18, 0x0A	; 10
    18a4:	30 e0       	ldi	r19, 0x00	; 0
    18a6:	a4 01       	movw	r20, r8
    18a8:	6f d2       	rcall	.+1246   	; 0x1d88 <__ultoa_invert>
    18aa:	a8 2e       	mov	r10, r24
    18ac:	a8 18       	sub	r10, r8
    18ae:	43 c0       	rjmp	.+134    	; 0x1936 <vfprintf+0x2aa>
    18b0:	85 37       	cpi	r24, 0x75	; 117
    18b2:	29 f4       	brne	.+10     	; 0x18be <vfprintf+0x232>
    18b4:	2f 7e       	andi	r18, 0xEF	; 239
    18b6:	b2 2e       	mov	r11, r18
    18b8:	2a e0       	ldi	r18, 0x0A	; 10
    18ba:	30 e0       	ldi	r19, 0x00	; 0
    18bc:	25 c0       	rjmp	.+74     	; 0x1908 <vfprintf+0x27c>
    18be:	f2 2f       	mov	r31, r18
    18c0:	f9 7f       	andi	r31, 0xF9	; 249
    18c2:	bf 2e       	mov	r11, r31
    18c4:	8f 36       	cpi	r24, 0x6F	; 111
    18c6:	c1 f0       	breq	.+48     	; 0x18f8 <vfprintf+0x26c>
    18c8:	18 f4       	brcc	.+6      	; 0x18d0 <vfprintf+0x244>
    18ca:	88 35       	cpi	r24, 0x58	; 88
    18cc:	79 f0       	breq	.+30     	; 0x18ec <vfprintf+0x260>
    18ce:	ad c0       	rjmp	.+346    	; 0x1a2a <vfprintf+0x39e>
    18d0:	80 37       	cpi	r24, 0x70	; 112
    18d2:	19 f0       	breq	.+6      	; 0x18da <vfprintf+0x24e>
    18d4:	88 37       	cpi	r24, 0x78	; 120
    18d6:	21 f0       	breq	.+8      	; 0x18e0 <vfprintf+0x254>
    18d8:	a8 c0       	rjmp	.+336    	; 0x1a2a <vfprintf+0x39e>
    18da:	2f 2f       	mov	r18, r31
    18dc:	20 61       	ori	r18, 0x10	; 16
    18de:	b2 2e       	mov	r11, r18
    18e0:	b4 fe       	sbrs	r11, 4
    18e2:	0d c0       	rjmp	.+26     	; 0x18fe <vfprintf+0x272>
    18e4:	8b 2d       	mov	r24, r11
    18e6:	84 60       	ori	r24, 0x04	; 4
    18e8:	b8 2e       	mov	r11, r24
    18ea:	09 c0       	rjmp	.+18     	; 0x18fe <vfprintf+0x272>
    18ec:	24 ff       	sbrs	r18, 4
    18ee:	0a c0       	rjmp	.+20     	; 0x1904 <vfprintf+0x278>
    18f0:	9f 2f       	mov	r25, r31
    18f2:	96 60       	ori	r25, 0x06	; 6
    18f4:	b9 2e       	mov	r11, r25
    18f6:	06 c0       	rjmp	.+12     	; 0x1904 <vfprintf+0x278>
    18f8:	28 e0       	ldi	r18, 0x08	; 8
    18fa:	30 e0       	ldi	r19, 0x00	; 0
    18fc:	05 c0       	rjmp	.+10     	; 0x1908 <vfprintf+0x27c>
    18fe:	20 e1       	ldi	r18, 0x10	; 16
    1900:	30 e0       	ldi	r19, 0x00	; 0
    1902:	02 c0       	rjmp	.+4      	; 0x1908 <vfprintf+0x27c>
    1904:	20 e1       	ldi	r18, 0x10	; 16
    1906:	32 e0       	ldi	r19, 0x02	; 2
    1908:	f8 01       	movw	r30, r16
    190a:	b7 fe       	sbrs	r11, 7
    190c:	07 c0       	rjmp	.+14     	; 0x191c <vfprintf+0x290>
    190e:	60 81       	ld	r22, Z
    1910:	71 81       	ldd	r23, Z+1	; 0x01
    1912:	82 81       	ldd	r24, Z+2	; 0x02
    1914:	93 81       	ldd	r25, Z+3	; 0x03
    1916:	0c 5f       	subi	r16, 0xFC	; 252
    1918:	1f 4f       	sbci	r17, 0xFF	; 255
    191a:	06 c0       	rjmp	.+12     	; 0x1928 <vfprintf+0x29c>
    191c:	60 81       	ld	r22, Z
    191e:	71 81       	ldd	r23, Z+1	; 0x01
    1920:	80 e0       	ldi	r24, 0x00	; 0
    1922:	90 e0       	ldi	r25, 0x00	; 0
    1924:	0e 5f       	subi	r16, 0xFE	; 254
    1926:	1f 4f       	sbci	r17, 0xFF	; 255
    1928:	a4 01       	movw	r20, r8
    192a:	2e d2       	rcall	.+1116   	; 0x1d88 <__ultoa_invert>
    192c:	a8 2e       	mov	r10, r24
    192e:	a8 18       	sub	r10, r8
    1930:	fb 2d       	mov	r31, r11
    1932:	ff 77       	andi	r31, 0x7F	; 127
    1934:	bf 2e       	mov	r11, r31
    1936:	b6 fe       	sbrs	r11, 6
    1938:	0b c0       	rjmp	.+22     	; 0x1950 <vfprintf+0x2c4>
    193a:	2b 2d       	mov	r18, r11
    193c:	2e 7f       	andi	r18, 0xFE	; 254
    193e:	a5 14       	cp	r10, r5
    1940:	50 f4       	brcc	.+20     	; 0x1956 <vfprintf+0x2ca>
    1942:	b4 fe       	sbrs	r11, 4
    1944:	0a c0       	rjmp	.+20     	; 0x195a <vfprintf+0x2ce>
    1946:	b2 fc       	sbrc	r11, 2
    1948:	08 c0       	rjmp	.+16     	; 0x195a <vfprintf+0x2ce>
    194a:	2b 2d       	mov	r18, r11
    194c:	2e 7e       	andi	r18, 0xEE	; 238
    194e:	05 c0       	rjmp	.+10     	; 0x195a <vfprintf+0x2ce>
    1950:	7a 2c       	mov	r7, r10
    1952:	2b 2d       	mov	r18, r11
    1954:	03 c0       	rjmp	.+6      	; 0x195c <vfprintf+0x2d0>
    1956:	7a 2c       	mov	r7, r10
    1958:	01 c0       	rjmp	.+2      	; 0x195c <vfprintf+0x2d0>
    195a:	75 2c       	mov	r7, r5
    195c:	24 ff       	sbrs	r18, 4
    195e:	0d c0       	rjmp	.+26     	; 0x197a <vfprintf+0x2ee>
    1960:	fe 01       	movw	r30, r28
    1962:	ea 0d       	add	r30, r10
    1964:	f1 1d       	adc	r31, r1
    1966:	80 81       	ld	r24, Z
    1968:	80 33       	cpi	r24, 0x30	; 48
    196a:	11 f4       	brne	.+4      	; 0x1970 <vfprintf+0x2e4>
    196c:	29 7e       	andi	r18, 0xE9	; 233
    196e:	09 c0       	rjmp	.+18     	; 0x1982 <vfprintf+0x2f6>
    1970:	22 ff       	sbrs	r18, 2
    1972:	06 c0       	rjmp	.+12     	; 0x1980 <vfprintf+0x2f4>
    1974:	73 94       	inc	r7
    1976:	73 94       	inc	r7
    1978:	04 c0       	rjmp	.+8      	; 0x1982 <vfprintf+0x2f6>
    197a:	82 2f       	mov	r24, r18
    197c:	86 78       	andi	r24, 0x86	; 134
    197e:	09 f0       	breq	.+2      	; 0x1982 <vfprintf+0x2f6>
    1980:	73 94       	inc	r7
    1982:	23 fd       	sbrc	r18, 3
    1984:	12 c0       	rjmp	.+36     	; 0x19aa <vfprintf+0x31e>
    1986:	20 ff       	sbrs	r18, 0
    1988:	06 c0       	rjmp	.+12     	; 0x1996 <vfprintf+0x30a>
    198a:	5a 2c       	mov	r5, r10
    198c:	73 14       	cp	r7, r3
    198e:	18 f4       	brcc	.+6      	; 0x1996 <vfprintf+0x30a>
    1990:	53 0c       	add	r5, r3
    1992:	57 18       	sub	r5, r7
    1994:	73 2c       	mov	r7, r3
    1996:	73 14       	cp	r7, r3
    1998:	60 f4       	brcc	.+24     	; 0x19b2 <vfprintf+0x326>
    199a:	b7 01       	movw	r22, r14
    199c:	80 e2       	ldi	r24, 0x20	; 32
    199e:	90 e0       	ldi	r25, 0x00	; 0
    19a0:	2c 87       	std	Y+12, r18	; 0x0c
    19a2:	c0 d1       	rcall	.+896    	; 0x1d24 <fputc>
    19a4:	73 94       	inc	r7
    19a6:	2c 85       	ldd	r18, Y+12	; 0x0c
    19a8:	f6 cf       	rjmp	.-20     	; 0x1996 <vfprintf+0x30a>
    19aa:	73 14       	cp	r7, r3
    19ac:	10 f4       	brcc	.+4      	; 0x19b2 <vfprintf+0x326>
    19ae:	37 18       	sub	r3, r7
    19b0:	01 c0       	rjmp	.+2      	; 0x19b4 <vfprintf+0x328>
    19b2:	31 2c       	mov	r3, r1
    19b4:	24 ff       	sbrs	r18, 4
    19b6:	11 c0       	rjmp	.+34     	; 0x19da <vfprintf+0x34e>
    19b8:	b7 01       	movw	r22, r14
    19ba:	80 e3       	ldi	r24, 0x30	; 48
    19bc:	90 e0       	ldi	r25, 0x00	; 0
    19be:	2c 87       	std	Y+12, r18	; 0x0c
    19c0:	b1 d1       	rcall	.+866    	; 0x1d24 <fputc>
    19c2:	2c 85       	ldd	r18, Y+12	; 0x0c
    19c4:	22 ff       	sbrs	r18, 2
    19c6:	16 c0       	rjmp	.+44     	; 0x19f4 <vfprintf+0x368>
    19c8:	21 ff       	sbrs	r18, 1
    19ca:	03 c0       	rjmp	.+6      	; 0x19d2 <vfprintf+0x346>
    19cc:	88 e5       	ldi	r24, 0x58	; 88
    19ce:	90 e0       	ldi	r25, 0x00	; 0
    19d0:	02 c0       	rjmp	.+4      	; 0x19d6 <vfprintf+0x34a>
    19d2:	88 e7       	ldi	r24, 0x78	; 120
    19d4:	90 e0       	ldi	r25, 0x00	; 0
    19d6:	b7 01       	movw	r22, r14
    19d8:	0c c0       	rjmp	.+24     	; 0x19f2 <vfprintf+0x366>
    19da:	82 2f       	mov	r24, r18
    19dc:	86 78       	andi	r24, 0x86	; 134
    19de:	51 f0       	breq	.+20     	; 0x19f4 <vfprintf+0x368>
    19e0:	21 fd       	sbrc	r18, 1
    19e2:	02 c0       	rjmp	.+4      	; 0x19e8 <vfprintf+0x35c>
    19e4:	80 e2       	ldi	r24, 0x20	; 32
    19e6:	01 c0       	rjmp	.+2      	; 0x19ea <vfprintf+0x35e>
    19e8:	8b e2       	ldi	r24, 0x2B	; 43
    19ea:	27 fd       	sbrc	r18, 7
    19ec:	8d e2       	ldi	r24, 0x2D	; 45
    19ee:	b7 01       	movw	r22, r14
    19f0:	90 e0       	ldi	r25, 0x00	; 0
    19f2:	98 d1       	rcall	.+816    	; 0x1d24 <fputc>
    19f4:	a5 14       	cp	r10, r5
    19f6:	30 f4       	brcc	.+12     	; 0x1a04 <vfprintf+0x378>
    19f8:	b7 01       	movw	r22, r14
    19fa:	80 e3       	ldi	r24, 0x30	; 48
    19fc:	90 e0       	ldi	r25, 0x00	; 0
    19fe:	92 d1       	rcall	.+804    	; 0x1d24 <fputc>
    1a00:	5a 94       	dec	r5
    1a02:	f8 cf       	rjmp	.-16     	; 0x19f4 <vfprintf+0x368>
    1a04:	aa 94       	dec	r10
    1a06:	f4 01       	movw	r30, r8
    1a08:	ea 0d       	add	r30, r10
    1a0a:	f1 1d       	adc	r31, r1
    1a0c:	80 81       	ld	r24, Z
    1a0e:	b7 01       	movw	r22, r14
    1a10:	90 e0       	ldi	r25, 0x00	; 0
    1a12:	88 d1       	rcall	.+784    	; 0x1d24 <fputc>
    1a14:	a1 10       	cpse	r10, r1
    1a16:	f6 cf       	rjmp	.-20     	; 0x1a04 <vfprintf+0x378>
    1a18:	33 20       	and	r3, r3
    1a1a:	09 f4       	brne	.+2      	; 0x1a1e <vfprintf+0x392>
    1a1c:	5d ce       	rjmp	.-838    	; 0x16d8 <vfprintf+0x4c>
    1a1e:	b7 01       	movw	r22, r14
    1a20:	80 e2       	ldi	r24, 0x20	; 32
    1a22:	90 e0       	ldi	r25, 0x00	; 0
    1a24:	7f d1       	rcall	.+766    	; 0x1d24 <fputc>
    1a26:	3a 94       	dec	r3
    1a28:	f7 cf       	rjmp	.-18     	; 0x1a18 <vfprintf+0x38c>
    1a2a:	f7 01       	movw	r30, r14
    1a2c:	86 81       	ldd	r24, Z+6	; 0x06
    1a2e:	97 81       	ldd	r25, Z+7	; 0x07
    1a30:	02 c0       	rjmp	.+4      	; 0x1a36 <vfprintf+0x3aa>
    1a32:	8f ef       	ldi	r24, 0xFF	; 255
    1a34:	9f ef       	ldi	r25, 0xFF	; 255
    1a36:	2c 96       	adiw	r28, 0x0c	; 12
    1a38:	0f b6       	in	r0, 0x3f	; 63
    1a3a:	f8 94       	cli
    1a3c:	de bf       	out	0x3e, r29	; 62
    1a3e:	0f be       	out	0x3f, r0	; 63
    1a40:	cd bf       	out	0x3d, r28	; 61
    1a42:	df 91       	pop	r29
    1a44:	cf 91       	pop	r28
    1a46:	1f 91       	pop	r17
    1a48:	0f 91       	pop	r16
    1a4a:	ff 90       	pop	r15
    1a4c:	ef 90       	pop	r14
    1a4e:	df 90       	pop	r13
    1a50:	cf 90       	pop	r12
    1a52:	bf 90       	pop	r11
    1a54:	af 90       	pop	r10
    1a56:	9f 90       	pop	r9
    1a58:	8f 90       	pop	r8
    1a5a:	7f 90       	pop	r7
    1a5c:	6f 90       	pop	r6
    1a5e:	5f 90       	pop	r5
    1a60:	4f 90       	pop	r4
    1a62:	3f 90       	pop	r3
    1a64:	2f 90       	pop	r2
    1a66:	08 95       	ret

00001a68 <calloc>:
    1a68:	0f 93       	push	r16
    1a6a:	1f 93       	push	r17
    1a6c:	cf 93       	push	r28
    1a6e:	df 93       	push	r29
    1a70:	86 9f       	mul	r24, r22
    1a72:	80 01       	movw	r16, r0
    1a74:	87 9f       	mul	r24, r23
    1a76:	10 0d       	add	r17, r0
    1a78:	96 9f       	mul	r25, r22
    1a7a:	10 0d       	add	r17, r0
    1a7c:	11 24       	eor	r1, r1
    1a7e:	c8 01       	movw	r24, r16
    1a80:	0d d0       	rcall	.+26     	; 0x1a9c <malloc>
    1a82:	ec 01       	movw	r28, r24
    1a84:	00 97       	sbiw	r24, 0x00	; 0
    1a86:	21 f0       	breq	.+8      	; 0x1a90 <calloc+0x28>
    1a88:	a8 01       	movw	r20, r16
    1a8a:	60 e0       	ldi	r22, 0x00	; 0
    1a8c:	70 e0       	ldi	r23, 0x00	; 0
    1a8e:	38 d1       	rcall	.+624    	; 0x1d00 <memset>
    1a90:	ce 01       	movw	r24, r28
    1a92:	df 91       	pop	r29
    1a94:	cf 91       	pop	r28
    1a96:	1f 91       	pop	r17
    1a98:	0f 91       	pop	r16
    1a9a:	08 95       	ret

00001a9c <malloc>:
    1a9c:	cf 93       	push	r28
    1a9e:	df 93       	push	r29
    1aa0:	82 30       	cpi	r24, 0x02	; 2
    1aa2:	91 05       	cpc	r25, r1
    1aa4:	10 f4       	brcc	.+4      	; 0x1aaa <malloc+0xe>
    1aa6:	82 e0       	ldi	r24, 0x02	; 2
    1aa8:	90 e0       	ldi	r25, 0x00	; 0
    1aaa:	e0 91 1f 03 	lds	r30, 0x031F
    1aae:	f0 91 20 03 	lds	r31, 0x0320
    1ab2:	20 e0       	ldi	r18, 0x00	; 0
    1ab4:	30 e0       	ldi	r19, 0x00	; 0
    1ab6:	a0 e0       	ldi	r26, 0x00	; 0
    1ab8:	b0 e0       	ldi	r27, 0x00	; 0
    1aba:	30 97       	sbiw	r30, 0x00	; 0
    1abc:	39 f1       	breq	.+78     	; 0x1b0c <malloc+0x70>
    1abe:	40 81       	ld	r20, Z
    1ac0:	51 81       	ldd	r21, Z+1	; 0x01
    1ac2:	48 17       	cp	r20, r24
    1ac4:	59 07       	cpc	r21, r25
    1ac6:	b8 f0       	brcs	.+46     	; 0x1af6 <malloc+0x5a>
    1ac8:	48 17       	cp	r20, r24
    1aca:	59 07       	cpc	r21, r25
    1acc:	71 f4       	brne	.+28     	; 0x1aea <malloc+0x4e>
    1ace:	82 81       	ldd	r24, Z+2	; 0x02
    1ad0:	93 81       	ldd	r25, Z+3	; 0x03
    1ad2:	10 97       	sbiw	r26, 0x00	; 0
    1ad4:	29 f0       	breq	.+10     	; 0x1ae0 <malloc+0x44>
    1ad6:	13 96       	adiw	r26, 0x03	; 3
    1ad8:	9c 93       	st	X, r25
    1ada:	8e 93       	st	-X, r24
    1adc:	12 97       	sbiw	r26, 0x02	; 2
    1ade:	2c c0       	rjmp	.+88     	; 0x1b38 <malloc+0x9c>
    1ae0:	90 93 20 03 	sts	0x0320, r25
    1ae4:	80 93 1f 03 	sts	0x031F, r24
    1ae8:	27 c0       	rjmp	.+78     	; 0x1b38 <malloc+0x9c>
    1aea:	21 15       	cp	r18, r1
    1aec:	31 05       	cpc	r19, r1
    1aee:	31 f0       	breq	.+12     	; 0x1afc <malloc+0x60>
    1af0:	42 17       	cp	r20, r18
    1af2:	53 07       	cpc	r21, r19
    1af4:	18 f0       	brcs	.+6      	; 0x1afc <malloc+0x60>
    1af6:	a9 01       	movw	r20, r18
    1af8:	db 01       	movw	r26, r22
    1afa:	01 c0       	rjmp	.+2      	; 0x1afe <malloc+0x62>
    1afc:	ef 01       	movw	r28, r30
    1afe:	9a 01       	movw	r18, r20
    1b00:	bd 01       	movw	r22, r26
    1b02:	df 01       	movw	r26, r30
    1b04:	02 80       	ldd	r0, Z+2	; 0x02
    1b06:	f3 81       	ldd	r31, Z+3	; 0x03
    1b08:	e0 2d       	mov	r30, r0
    1b0a:	d7 cf       	rjmp	.-82     	; 0x1aba <malloc+0x1e>
    1b0c:	21 15       	cp	r18, r1
    1b0e:	31 05       	cpc	r19, r1
    1b10:	f9 f0       	breq	.+62     	; 0x1b50 <malloc+0xb4>
    1b12:	28 1b       	sub	r18, r24
    1b14:	39 0b       	sbc	r19, r25
    1b16:	24 30       	cpi	r18, 0x04	; 4
    1b18:	31 05       	cpc	r19, r1
    1b1a:	80 f4       	brcc	.+32     	; 0x1b3c <malloc+0xa0>
    1b1c:	8a 81       	ldd	r24, Y+2	; 0x02
    1b1e:	9b 81       	ldd	r25, Y+3	; 0x03
    1b20:	61 15       	cp	r22, r1
    1b22:	71 05       	cpc	r23, r1
    1b24:	21 f0       	breq	.+8      	; 0x1b2e <malloc+0x92>
    1b26:	fb 01       	movw	r30, r22
    1b28:	93 83       	std	Z+3, r25	; 0x03
    1b2a:	82 83       	std	Z+2, r24	; 0x02
    1b2c:	04 c0       	rjmp	.+8      	; 0x1b36 <malloc+0x9a>
    1b2e:	90 93 20 03 	sts	0x0320, r25
    1b32:	80 93 1f 03 	sts	0x031F, r24
    1b36:	fe 01       	movw	r30, r28
    1b38:	32 96       	adiw	r30, 0x02	; 2
    1b3a:	44 c0       	rjmp	.+136    	; 0x1bc4 <malloc+0x128>
    1b3c:	fe 01       	movw	r30, r28
    1b3e:	e2 0f       	add	r30, r18
    1b40:	f3 1f       	adc	r31, r19
    1b42:	81 93       	st	Z+, r24
    1b44:	91 93       	st	Z+, r25
    1b46:	22 50       	subi	r18, 0x02	; 2
    1b48:	31 09       	sbc	r19, r1
    1b4a:	39 83       	std	Y+1, r19	; 0x01
    1b4c:	28 83       	st	Y, r18
    1b4e:	3a c0       	rjmp	.+116    	; 0x1bc4 <malloc+0x128>
    1b50:	20 91 1d 03 	lds	r18, 0x031D
    1b54:	30 91 1e 03 	lds	r19, 0x031E
    1b58:	23 2b       	or	r18, r19
    1b5a:	41 f4       	brne	.+16     	; 0x1b6c <malloc+0xd0>
    1b5c:	20 91 02 02 	lds	r18, 0x0202
    1b60:	30 91 03 02 	lds	r19, 0x0203
    1b64:	30 93 1e 03 	sts	0x031E, r19
    1b68:	20 93 1d 03 	sts	0x031D, r18
    1b6c:	20 91 00 02 	lds	r18, 0x0200
    1b70:	30 91 01 02 	lds	r19, 0x0201
    1b74:	21 15       	cp	r18, r1
    1b76:	31 05       	cpc	r19, r1
    1b78:	41 f4       	brne	.+16     	; 0x1b8a <malloc+0xee>
    1b7a:	2d b7       	in	r18, 0x3d	; 61
    1b7c:	3e b7       	in	r19, 0x3e	; 62
    1b7e:	40 91 04 02 	lds	r20, 0x0204
    1b82:	50 91 05 02 	lds	r21, 0x0205
    1b86:	24 1b       	sub	r18, r20
    1b88:	35 0b       	sbc	r19, r21
    1b8a:	e0 91 1d 03 	lds	r30, 0x031D
    1b8e:	f0 91 1e 03 	lds	r31, 0x031E
    1b92:	e2 17       	cp	r30, r18
    1b94:	f3 07       	cpc	r31, r19
    1b96:	a0 f4       	brcc	.+40     	; 0x1bc0 <malloc+0x124>
    1b98:	2e 1b       	sub	r18, r30
    1b9a:	3f 0b       	sbc	r19, r31
    1b9c:	28 17       	cp	r18, r24
    1b9e:	39 07       	cpc	r19, r25
    1ba0:	78 f0       	brcs	.+30     	; 0x1bc0 <malloc+0x124>
    1ba2:	ac 01       	movw	r20, r24
    1ba4:	4e 5f       	subi	r20, 0xFE	; 254
    1ba6:	5f 4f       	sbci	r21, 0xFF	; 255
    1ba8:	24 17       	cp	r18, r20
    1baa:	35 07       	cpc	r19, r21
    1bac:	48 f0       	brcs	.+18     	; 0x1bc0 <malloc+0x124>
    1bae:	4e 0f       	add	r20, r30
    1bb0:	5f 1f       	adc	r21, r31
    1bb2:	50 93 1e 03 	sts	0x031E, r21
    1bb6:	40 93 1d 03 	sts	0x031D, r20
    1bba:	81 93       	st	Z+, r24
    1bbc:	91 93       	st	Z+, r25
    1bbe:	02 c0       	rjmp	.+4      	; 0x1bc4 <malloc+0x128>
    1bc0:	e0 e0       	ldi	r30, 0x00	; 0
    1bc2:	f0 e0       	ldi	r31, 0x00	; 0
    1bc4:	cf 01       	movw	r24, r30
    1bc6:	df 91       	pop	r29
    1bc8:	cf 91       	pop	r28
    1bca:	08 95       	ret

00001bcc <free>:
    1bcc:	cf 93       	push	r28
    1bce:	df 93       	push	r29
    1bd0:	00 97       	sbiw	r24, 0x00	; 0
    1bd2:	09 f4       	brne	.+2      	; 0x1bd6 <free+0xa>
    1bd4:	87 c0       	rjmp	.+270    	; 0x1ce4 <free+0x118>
    1bd6:	fc 01       	movw	r30, r24
    1bd8:	32 97       	sbiw	r30, 0x02	; 2
    1bda:	13 82       	std	Z+3, r1	; 0x03
    1bdc:	12 82       	std	Z+2, r1	; 0x02
    1bde:	c0 91 1f 03 	lds	r28, 0x031F
    1be2:	d0 91 20 03 	lds	r29, 0x0320
    1be6:	20 97       	sbiw	r28, 0x00	; 0
    1be8:	81 f4       	brne	.+32     	; 0x1c0a <free+0x3e>
    1bea:	20 81       	ld	r18, Z
    1bec:	31 81       	ldd	r19, Z+1	; 0x01
    1bee:	28 0f       	add	r18, r24
    1bf0:	39 1f       	adc	r19, r25
    1bf2:	80 91 1d 03 	lds	r24, 0x031D
    1bf6:	90 91 1e 03 	lds	r25, 0x031E
    1bfa:	82 17       	cp	r24, r18
    1bfc:	93 07       	cpc	r25, r19
    1bfe:	79 f5       	brne	.+94     	; 0x1c5e <free+0x92>
    1c00:	f0 93 1e 03 	sts	0x031E, r31
    1c04:	e0 93 1d 03 	sts	0x031D, r30
    1c08:	6d c0       	rjmp	.+218    	; 0x1ce4 <free+0x118>
    1c0a:	de 01       	movw	r26, r28
    1c0c:	20 e0       	ldi	r18, 0x00	; 0
    1c0e:	30 e0       	ldi	r19, 0x00	; 0
    1c10:	ae 17       	cp	r26, r30
    1c12:	bf 07       	cpc	r27, r31
    1c14:	50 f4       	brcc	.+20     	; 0x1c2a <free+0x5e>
    1c16:	12 96       	adiw	r26, 0x02	; 2
    1c18:	4d 91       	ld	r20, X+
    1c1a:	5c 91       	ld	r21, X
    1c1c:	13 97       	sbiw	r26, 0x03	; 3
    1c1e:	9d 01       	movw	r18, r26
    1c20:	41 15       	cp	r20, r1
    1c22:	51 05       	cpc	r21, r1
    1c24:	09 f1       	breq	.+66     	; 0x1c68 <free+0x9c>
    1c26:	da 01       	movw	r26, r20
    1c28:	f3 cf       	rjmp	.-26     	; 0x1c10 <free+0x44>
    1c2a:	b3 83       	std	Z+3, r27	; 0x03
    1c2c:	a2 83       	std	Z+2, r26	; 0x02
    1c2e:	40 81       	ld	r20, Z
    1c30:	51 81       	ldd	r21, Z+1	; 0x01
    1c32:	84 0f       	add	r24, r20
    1c34:	95 1f       	adc	r25, r21
    1c36:	8a 17       	cp	r24, r26
    1c38:	9b 07       	cpc	r25, r27
    1c3a:	71 f4       	brne	.+28     	; 0x1c58 <free+0x8c>
    1c3c:	8d 91       	ld	r24, X+
    1c3e:	9c 91       	ld	r25, X
    1c40:	11 97       	sbiw	r26, 0x01	; 1
    1c42:	84 0f       	add	r24, r20
    1c44:	95 1f       	adc	r25, r21
    1c46:	02 96       	adiw	r24, 0x02	; 2
    1c48:	91 83       	std	Z+1, r25	; 0x01
    1c4a:	80 83       	st	Z, r24
    1c4c:	12 96       	adiw	r26, 0x02	; 2
    1c4e:	8d 91       	ld	r24, X+
    1c50:	9c 91       	ld	r25, X
    1c52:	13 97       	sbiw	r26, 0x03	; 3
    1c54:	93 83       	std	Z+3, r25	; 0x03
    1c56:	82 83       	std	Z+2, r24	; 0x02
    1c58:	21 15       	cp	r18, r1
    1c5a:	31 05       	cpc	r19, r1
    1c5c:	29 f4       	brne	.+10     	; 0x1c68 <free+0x9c>
    1c5e:	f0 93 20 03 	sts	0x0320, r31
    1c62:	e0 93 1f 03 	sts	0x031F, r30
    1c66:	3e c0       	rjmp	.+124    	; 0x1ce4 <free+0x118>
    1c68:	d9 01       	movw	r26, r18
    1c6a:	13 96       	adiw	r26, 0x03	; 3
    1c6c:	fc 93       	st	X, r31
    1c6e:	ee 93       	st	-X, r30
    1c70:	12 97       	sbiw	r26, 0x02	; 2
    1c72:	4d 91       	ld	r20, X+
    1c74:	5d 91       	ld	r21, X+
    1c76:	a4 0f       	add	r26, r20
    1c78:	b5 1f       	adc	r27, r21
    1c7a:	ea 17       	cp	r30, r26
    1c7c:	fb 07       	cpc	r31, r27
    1c7e:	79 f4       	brne	.+30     	; 0x1c9e <free+0xd2>
    1c80:	80 81       	ld	r24, Z
    1c82:	91 81       	ldd	r25, Z+1	; 0x01
    1c84:	84 0f       	add	r24, r20
    1c86:	95 1f       	adc	r25, r21
    1c88:	02 96       	adiw	r24, 0x02	; 2
    1c8a:	d9 01       	movw	r26, r18
    1c8c:	11 96       	adiw	r26, 0x01	; 1
    1c8e:	9c 93       	st	X, r25
    1c90:	8e 93       	st	-X, r24
    1c92:	82 81       	ldd	r24, Z+2	; 0x02
    1c94:	93 81       	ldd	r25, Z+3	; 0x03
    1c96:	13 96       	adiw	r26, 0x03	; 3
    1c98:	9c 93       	st	X, r25
    1c9a:	8e 93       	st	-X, r24
    1c9c:	12 97       	sbiw	r26, 0x02	; 2
    1c9e:	e0 e0       	ldi	r30, 0x00	; 0
    1ca0:	f0 e0       	ldi	r31, 0x00	; 0
    1ca2:	8a 81       	ldd	r24, Y+2	; 0x02
    1ca4:	9b 81       	ldd	r25, Y+3	; 0x03
    1ca6:	00 97       	sbiw	r24, 0x00	; 0
    1ca8:	19 f0       	breq	.+6      	; 0x1cb0 <free+0xe4>
    1caa:	fe 01       	movw	r30, r28
    1cac:	ec 01       	movw	r28, r24
    1cae:	f9 cf       	rjmp	.-14     	; 0x1ca2 <free+0xd6>
    1cb0:	ce 01       	movw	r24, r28
    1cb2:	02 96       	adiw	r24, 0x02	; 2
    1cb4:	28 81       	ld	r18, Y
    1cb6:	39 81       	ldd	r19, Y+1	; 0x01
    1cb8:	82 0f       	add	r24, r18
    1cba:	93 1f       	adc	r25, r19
    1cbc:	20 91 1d 03 	lds	r18, 0x031D
    1cc0:	30 91 1e 03 	lds	r19, 0x031E
    1cc4:	28 17       	cp	r18, r24
    1cc6:	39 07       	cpc	r19, r25
    1cc8:	69 f4       	brne	.+26     	; 0x1ce4 <free+0x118>
    1cca:	30 97       	sbiw	r30, 0x00	; 0
    1ccc:	29 f4       	brne	.+10     	; 0x1cd8 <free+0x10c>
    1cce:	10 92 20 03 	sts	0x0320, r1
    1cd2:	10 92 1f 03 	sts	0x031F, r1
    1cd6:	02 c0       	rjmp	.+4      	; 0x1cdc <free+0x110>
    1cd8:	13 82       	std	Z+3, r1	; 0x03
    1cda:	12 82       	std	Z+2, r1	; 0x02
    1cdc:	d0 93 1e 03 	sts	0x031E, r29
    1ce0:	c0 93 1d 03 	sts	0x031D, r28
    1ce4:	df 91       	pop	r29
    1ce6:	cf 91       	pop	r28
    1ce8:	08 95       	ret

00001cea <strnlen_P>:
    1cea:	fc 01       	movw	r30, r24
    1cec:	05 90       	lpm	r0, Z+
    1cee:	61 50       	subi	r22, 0x01	; 1
    1cf0:	70 40       	sbci	r23, 0x00	; 0
    1cf2:	01 10       	cpse	r0, r1
    1cf4:	d8 f7       	brcc	.-10     	; 0x1cec <strnlen_P+0x2>
    1cf6:	80 95       	com	r24
    1cf8:	90 95       	com	r25
    1cfa:	8e 0f       	add	r24, r30
    1cfc:	9f 1f       	adc	r25, r31
    1cfe:	08 95       	ret

00001d00 <memset>:
    1d00:	dc 01       	movw	r26, r24
    1d02:	01 c0       	rjmp	.+2      	; 0x1d06 <memset+0x6>
    1d04:	6d 93       	st	X+, r22
    1d06:	41 50       	subi	r20, 0x01	; 1
    1d08:	50 40       	sbci	r21, 0x00	; 0
    1d0a:	e0 f7       	brcc	.-8      	; 0x1d04 <memset+0x4>
    1d0c:	08 95       	ret

00001d0e <strnlen>:
    1d0e:	fc 01       	movw	r30, r24
    1d10:	61 50       	subi	r22, 0x01	; 1
    1d12:	70 40       	sbci	r23, 0x00	; 0
    1d14:	01 90       	ld	r0, Z+
    1d16:	01 10       	cpse	r0, r1
    1d18:	d8 f7       	brcc	.-10     	; 0x1d10 <strnlen+0x2>
    1d1a:	80 95       	com	r24
    1d1c:	90 95       	com	r25
    1d1e:	8e 0f       	add	r24, r30
    1d20:	9f 1f       	adc	r25, r31
    1d22:	08 95       	ret

00001d24 <fputc>:
    1d24:	0f 93       	push	r16
    1d26:	1f 93       	push	r17
    1d28:	cf 93       	push	r28
    1d2a:	df 93       	push	r29
    1d2c:	18 2f       	mov	r17, r24
    1d2e:	09 2f       	mov	r16, r25
    1d30:	eb 01       	movw	r28, r22
    1d32:	8b 81       	ldd	r24, Y+3	; 0x03
    1d34:	81 fd       	sbrc	r24, 1
    1d36:	03 c0       	rjmp	.+6      	; 0x1d3e <fputc+0x1a>
    1d38:	8f ef       	ldi	r24, 0xFF	; 255
    1d3a:	9f ef       	ldi	r25, 0xFF	; 255
    1d3c:	20 c0       	rjmp	.+64     	; 0x1d7e <fputc+0x5a>
    1d3e:	82 ff       	sbrs	r24, 2
    1d40:	10 c0       	rjmp	.+32     	; 0x1d62 <fputc+0x3e>
    1d42:	4e 81       	ldd	r20, Y+6	; 0x06
    1d44:	5f 81       	ldd	r21, Y+7	; 0x07
    1d46:	2c 81       	ldd	r18, Y+4	; 0x04
    1d48:	3d 81       	ldd	r19, Y+5	; 0x05
    1d4a:	42 17       	cp	r20, r18
    1d4c:	53 07       	cpc	r21, r19
    1d4e:	7c f4       	brge	.+30     	; 0x1d6e <fputc+0x4a>
    1d50:	e8 81       	ld	r30, Y
    1d52:	f9 81       	ldd	r31, Y+1	; 0x01
    1d54:	9f 01       	movw	r18, r30
    1d56:	2f 5f       	subi	r18, 0xFF	; 255
    1d58:	3f 4f       	sbci	r19, 0xFF	; 255
    1d5a:	39 83       	std	Y+1, r19	; 0x01
    1d5c:	28 83       	st	Y, r18
    1d5e:	10 83       	st	Z, r17
    1d60:	06 c0       	rjmp	.+12     	; 0x1d6e <fputc+0x4a>
    1d62:	e8 85       	ldd	r30, Y+8	; 0x08
    1d64:	f9 85       	ldd	r31, Y+9	; 0x09
    1d66:	81 2f       	mov	r24, r17
    1d68:	19 95       	eicall
    1d6a:	89 2b       	or	r24, r25
    1d6c:	29 f7       	brne	.-54     	; 0x1d38 <fputc+0x14>
    1d6e:	2e 81       	ldd	r18, Y+6	; 0x06
    1d70:	3f 81       	ldd	r19, Y+7	; 0x07
    1d72:	2f 5f       	subi	r18, 0xFF	; 255
    1d74:	3f 4f       	sbci	r19, 0xFF	; 255
    1d76:	3f 83       	std	Y+7, r19	; 0x07
    1d78:	2e 83       	std	Y+6, r18	; 0x06
    1d7a:	81 2f       	mov	r24, r17
    1d7c:	90 2f       	mov	r25, r16
    1d7e:	df 91       	pop	r29
    1d80:	cf 91       	pop	r28
    1d82:	1f 91       	pop	r17
    1d84:	0f 91       	pop	r16
    1d86:	08 95       	ret

00001d88 <__ultoa_invert>:
    1d88:	fa 01       	movw	r30, r20
    1d8a:	aa 27       	eor	r26, r26
    1d8c:	28 30       	cpi	r18, 0x08	; 8
    1d8e:	51 f1       	breq	.+84     	; 0x1de4 <__ultoa_invert+0x5c>
    1d90:	20 31       	cpi	r18, 0x10	; 16
    1d92:	81 f1       	breq	.+96     	; 0x1df4 <__ultoa_invert+0x6c>
    1d94:	e8 94       	clt
    1d96:	6f 93       	push	r22
    1d98:	6e 7f       	andi	r22, 0xFE	; 254
    1d9a:	6e 5f       	subi	r22, 0xFE	; 254
    1d9c:	7f 4f       	sbci	r23, 0xFF	; 255
    1d9e:	8f 4f       	sbci	r24, 0xFF	; 255
    1da0:	9f 4f       	sbci	r25, 0xFF	; 255
    1da2:	af 4f       	sbci	r26, 0xFF	; 255
    1da4:	b1 e0       	ldi	r27, 0x01	; 1
    1da6:	3e d0       	rcall	.+124    	; 0x1e24 <__ultoa_invert+0x9c>
    1da8:	b4 e0       	ldi	r27, 0x04	; 4
    1daa:	3c d0       	rcall	.+120    	; 0x1e24 <__ultoa_invert+0x9c>
    1dac:	67 0f       	add	r22, r23
    1dae:	78 1f       	adc	r23, r24
    1db0:	89 1f       	adc	r24, r25
    1db2:	9a 1f       	adc	r25, r26
    1db4:	a1 1d       	adc	r26, r1
    1db6:	68 0f       	add	r22, r24
    1db8:	79 1f       	adc	r23, r25
    1dba:	8a 1f       	adc	r24, r26
    1dbc:	91 1d       	adc	r25, r1
    1dbe:	a1 1d       	adc	r26, r1
    1dc0:	6a 0f       	add	r22, r26
    1dc2:	71 1d       	adc	r23, r1
    1dc4:	81 1d       	adc	r24, r1
    1dc6:	91 1d       	adc	r25, r1
    1dc8:	a1 1d       	adc	r26, r1
    1dca:	20 d0       	rcall	.+64     	; 0x1e0c <__ultoa_invert+0x84>
    1dcc:	09 f4       	brne	.+2      	; 0x1dd0 <__ultoa_invert+0x48>
    1dce:	68 94       	set
    1dd0:	3f 91       	pop	r19
    1dd2:	2a e0       	ldi	r18, 0x0A	; 10
    1dd4:	26 9f       	mul	r18, r22
    1dd6:	11 24       	eor	r1, r1
    1dd8:	30 19       	sub	r19, r0
    1dda:	30 5d       	subi	r19, 0xD0	; 208
    1ddc:	31 93       	st	Z+, r19
    1dde:	de f6       	brtc	.-74     	; 0x1d96 <__ultoa_invert+0xe>
    1de0:	cf 01       	movw	r24, r30
    1de2:	08 95       	ret
    1de4:	46 2f       	mov	r20, r22
    1de6:	47 70       	andi	r20, 0x07	; 7
    1de8:	40 5d       	subi	r20, 0xD0	; 208
    1dea:	41 93       	st	Z+, r20
    1dec:	b3 e0       	ldi	r27, 0x03	; 3
    1dee:	0f d0       	rcall	.+30     	; 0x1e0e <__ultoa_invert+0x86>
    1df0:	c9 f7       	brne	.-14     	; 0x1de4 <__ultoa_invert+0x5c>
    1df2:	f6 cf       	rjmp	.-20     	; 0x1de0 <__ultoa_invert+0x58>
    1df4:	46 2f       	mov	r20, r22
    1df6:	4f 70       	andi	r20, 0x0F	; 15
    1df8:	40 5d       	subi	r20, 0xD0	; 208
    1dfa:	4a 33       	cpi	r20, 0x3A	; 58
    1dfc:	18 f0       	brcs	.+6      	; 0x1e04 <__ultoa_invert+0x7c>
    1dfe:	49 5d       	subi	r20, 0xD9	; 217
    1e00:	31 fd       	sbrc	r19, 1
    1e02:	40 52       	subi	r20, 0x20	; 32
    1e04:	41 93       	st	Z+, r20
    1e06:	02 d0       	rcall	.+4      	; 0x1e0c <__ultoa_invert+0x84>
    1e08:	a9 f7       	brne	.-22     	; 0x1df4 <__ultoa_invert+0x6c>
    1e0a:	ea cf       	rjmp	.-44     	; 0x1de0 <__ultoa_invert+0x58>
    1e0c:	b4 e0       	ldi	r27, 0x04	; 4
    1e0e:	a6 95       	lsr	r26
    1e10:	97 95       	ror	r25
    1e12:	87 95       	ror	r24
    1e14:	77 95       	ror	r23
    1e16:	67 95       	ror	r22
    1e18:	ba 95       	dec	r27
    1e1a:	c9 f7       	brne	.-14     	; 0x1e0e <__ultoa_invert+0x86>
    1e1c:	00 97       	sbiw	r24, 0x00	; 0
    1e1e:	61 05       	cpc	r22, r1
    1e20:	71 05       	cpc	r23, r1
    1e22:	08 95       	ret
    1e24:	9b 01       	movw	r18, r22
    1e26:	ac 01       	movw	r20, r24
    1e28:	0a 2e       	mov	r0, r26
    1e2a:	06 94       	lsr	r0
    1e2c:	57 95       	ror	r21
    1e2e:	47 95       	ror	r20
    1e30:	37 95       	ror	r19
    1e32:	27 95       	ror	r18
    1e34:	ba 95       	dec	r27
    1e36:	c9 f7       	brne	.-14     	; 0x1e2a <__ultoa_invert+0xa2>
    1e38:	62 0f       	add	r22, r18
    1e3a:	73 1f       	adc	r23, r19
    1e3c:	84 1f       	adc	r24, r20
    1e3e:	95 1f       	adc	r25, r21
    1e40:	a0 1d       	adc	r26, r0
    1e42:	08 95       	ret

00001e44 <_exit>:
    1e44:	f8 94       	cli

00001e46 <__stop_program>:
    1e46:	ff cf       	rjmp	.-2      	; 0x1e46 <__stop_program>
