Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:16:20 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postlogopt_timing_min.rpt
| Design       : diffeq_paj_convert
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 x_var_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            x_var_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.099ns (77.594%)  route 0.029ns (22.406%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, unplaced)       0.157     0.561    clk_IBUF_BUFG
                                                                      r  x_var_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  x_var_reg[0]/Q
                         net (fo=6, unplaced)         0.029     0.642    x_var_reg[0]
                                                                      r  x_var[0]_i_17/I3
                         LUT4 (Prop_LUT4_I3_O)        0.015     0.657 r  x_var[0]_i_17/O
                         net (fo=1, unplaced)         0.000     0.657    n_0_x_var[0]_i_17
                                                                      r  x_var_reg[0]_i_1/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_O[0])
                                                      0.032     0.689 r  x_var_reg[0]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     0.689    n_15_x_var_reg[0]_i_1
                         FDRE                                         r  x_var_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, unplaced)       0.166     0.799    clk_IBUF_BUFG
                                                                      r  x_var_reg[0]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    x_var_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.689    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 x_var_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            x_var_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.099ns (77.594%)  route 0.029ns (22.406%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, unplaced)       0.157     0.561    clk_IBUF_BUFG
                                                                      r  x_var_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  x_var_reg[16]/Q
                         net (fo=6, unplaced)         0.029     0.642    x_var_reg[16]
                                                                      r  x_var[16]_i_17/I3
                         LUT4 (Prop_LUT4_I3_O)        0.015     0.657 r  x_var[16]_i_17/O
                         net (fo=1, unplaced)         0.000     0.657    n_0_x_var[16]_i_17
                                                                      r  x_var_reg[16]_i_1/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_O[0])
                                                      0.032     0.689 r  x_var_reg[16]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     0.689    n_15_x_var_reg[16]_i_1
                         FDRE                                         r  x_var_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, unplaced)       0.166     0.799    clk_IBUF_BUFG
                                                                      r  x_var_reg[16]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    x_var_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.689    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 x_var_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            x_var_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.099ns (77.594%)  route 0.029ns (22.406%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, unplaced)       0.157     0.561    clk_IBUF_BUFG
                                                                      r  x_var_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  x_var_reg[24]/Q
                         net (fo=6, unplaced)         0.029     0.642    x_var_reg[24]
                                                                      r  x_var[24]_i_16/I3
                         LUT4 (Prop_LUT4_I3_O)        0.015     0.657 r  x_var[24]_i_16/O
                         net (fo=1, unplaced)         0.000     0.657    n_0_x_var[24]_i_16
                                                                      r  x_var_reg[24]_i_1/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_O[0])
                                                      0.032     0.689 r  x_var_reg[24]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     0.689    n_15_x_var_reg[24]_i_1
                         FDRE                                         r  x_var_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, unplaced)       0.166     0.799    clk_IBUF_BUFG
                                                                      r  x_var_reg[24]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    x_var_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.689    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 x_var_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            x_var_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.099ns (77.594%)  route 0.029ns (22.406%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, unplaced)       0.157     0.561    clk_IBUF_BUFG
                                                                      r  x_var_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  x_var_reg[8]/Q
                         net (fo=6, unplaced)         0.029     0.642    x_var_reg[8]
                                                                      r  x_var[8]_i_17/I3
                         LUT4 (Prop_LUT4_I3_O)        0.015     0.657 r  x_var[8]_i_17/O
                         net (fo=1, unplaced)         0.000     0.657    n_0_x_var[8]_i_17
                                                                      r  x_var_reg[8]_i_1/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_O[0])
                                                      0.032     0.689 r  x_var_reg[8]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     0.689    n_15_x_var_reg[8]_i_1
                         FDRE                                         r  x_var_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, unplaced)       0.166     0.799    clk_IBUF_BUFG
                                                                      r  x_var_reg[8]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    x_var_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.689    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 y_var_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            y_var_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.099ns (77.594%)  route 0.029ns (22.406%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, unplaced)       0.157     0.561    clk_IBUF_BUFG
                                                                      r  y_var_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  y_var_reg[0]/Q
                         net (fo=4, unplaced)         0.029     0.642    y_var_reg[0]
                                                                      r  y_var[0]_i_17/I3
                         LUT4 (Prop_LUT4_I3_O)        0.015     0.657 r  y_var[0]_i_17/O
                         net (fo=1, unplaced)         0.000     0.657    n_0_y_var[0]_i_17
                                                                      r  y_var_reg[0]_i_1/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_O[0])
                                                      0.032     0.689 r  y_var_reg[0]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     0.689    n_15_y_var_reg[0]_i_1
                         FDRE                                         r  y_var_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, unplaced)       0.166     0.799    clk_IBUF_BUFG
                                                                      r  y_var_reg[0]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    y_var_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.689    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 y_var_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            y_var_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.099ns (77.594%)  route 0.029ns (22.406%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, unplaced)       0.157     0.561    clk_IBUF_BUFG
                                                                      r  y_var_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  y_var_reg[16]/Q
                         net (fo=4, unplaced)         0.029     0.642    y_var_reg[16]
                                                                      r  y_var[16]_i_17/I3
                         LUT4 (Prop_LUT4_I3_O)        0.015     0.657 r  y_var[16]_i_17/O
                         net (fo=1, unplaced)         0.000     0.657    n_0_y_var[16]_i_17
                                                                      r  y_var_reg[16]_i_1/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_O[0])
                                                      0.032     0.689 r  y_var_reg[16]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     0.689    n_15_y_var_reg[16]_i_1
                         FDRE                                         r  y_var_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, unplaced)       0.166     0.799    clk_IBUF_BUFG
                                                                      r  y_var_reg[16]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    y_var_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.689    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 y_var_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            y_var_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.099ns (77.594%)  route 0.029ns (22.406%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, unplaced)       0.157     0.561    clk_IBUF_BUFG
                                                                      r  y_var_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  y_var_reg[24]/Q
                         net (fo=4, unplaced)         0.029     0.642    y_var_reg[24]
                                                                      r  y_var[24]_i_16/I3
                         LUT4 (Prop_LUT4_I3_O)        0.015     0.657 r  y_var[24]_i_16/O
                         net (fo=1, unplaced)         0.000     0.657    n_0_y_var[24]_i_16
                                                                      r  y_var_reg[24]_i_1/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_O[0])
                                                      0.032     0.689 r  y_var_reg[24]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     0.689    n_15_y_var_reg[24]_i_1
                         FDRE                                         r  y_var_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, unplaced)       0.166     0.799    clk_IBUF_BUFG
                                                                      r  y_var_reg[24]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    y_var_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.689    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 y_var_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            y_var_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.099ns (77.594%)  route 0.029ns (22.406%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, unplaced)       0.157     0.561    clk_IBUF_BUFG
                                                                      r  y_var_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  y_var_reg[8]/Q
                         net (fo=4, unplaced)         0.029     0.642    y_var_reg[8]
                                                                      r  y_var[8]_i_17/I3
                         LUT4 (Prop_LUT4_I3_O)        0.015     0.657 r  y_var[8]_i_17/O
                         net (fo=1, unplaced)         0.000     0.657    n_0_y_var[8]_i_17
                                                                      r  y_var_reg[8]_i_1/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_O[0])
                                                      0.032     0.689 r  y_var_reg[8]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     0.689    n_15_y_var_reg[8]_i_1
                         FDRE                                         r  y_var_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, unplaced)       0.166     0.799    clk_IBUF_BUFG
                                                                      r  y_var_reg[8]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    y_var_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.689    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 x_var_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            x_var_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.099ns (76.891%)  route 0.030ns (23.109%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, unplaced)       0.157     0.561    clk_IBUF_BUFG
                                                                      r  x_var_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  x_var_reg[12]/Q
                         net (fo=6, unplaced)         0.030     0.643    x_var_reg[12]
                                                                      r  x_var[8]_i_13/I3
                         LUT4 (Prop_LUT4_I3_O)        0.015     0.658 r  x_var[8]_i_13/O
                         net (fo=1, unplaced)         0.000     0.658    n_0_x_var[8]_i_13
                                                                      r  x_var_reg[8]_i_1/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_O[4])
                                                      0.032     0.690 r  x_var_reg[8]_i_1/O[4]
                         net (fo=1, unplaced)         0.000     0.690    n_11_x_var_reg[8]_i_1
                         FDRE                                         r  x_var_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, unplaced)       0.166     0.799    clk_IBUF_BUFG
                                                                      r  x_var_reg[12]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    x_var_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 x_var_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Destination:            x_var_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.750ns period=7.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.099ns (76.891%)  route 0.030ns (23.109%))
  Logic Levels:           2  (CARRY8=1 LUT4=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, unplaced)       0.157     0.561    clk_IBUF_BUFG
                                                                      r  x_var_reg[20]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  x_var_reg[20]/Q
                         net (fo=6, unplaced)         0.030     0.643    x_var_reg[20]
                                                                      r  x_var[16]_i_13/I3
                         LUT4 (Prop_LUT4_I3_O)        0.015     0.658 r  x_var[16]_i_13/O
                         net (fo=1, unplaced)         0.000     0.658    n_0_x_var[16]_i_13
                                                                      r  x_var_reg[16]_i_1/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_O[4])
                                                      0.032     0.690 r  x_var_reg[16]_i_1/O[4]
                         net (fo=1, unplaced)         0.000     0.690    n_11_x_var_reg[16]_i_1
                         FDRE                                         r  x_var_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=248, unplaced)       0.166     0.799    clk_IBUF_BUFG
                                                                      r  x_var_reg[20]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    x_var_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.064    




