srcscan starts
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/alu.v(2): INFO: Compiling verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/define.v" included at line 2. (VERI-9003)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/alu.v(2): INFO: back to file 'C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/alu.v' (VERI-2320)
INFO: analyzing module alu (VERI-9002)
INFO: analyzing module branch_prediction (VERI-9002)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/branch_prediction.v(10): WARNING: identifier 'pc_jump_target_BPout_BP' is used before its declaration (VERI-1875)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/complement.v(2): INFO: Compiling verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/define.v" included at line 2. (VERI-9003)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/complement.v(2): INFO: back to file 'C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/complement.v' (VERI-2320)
INFO: analyzing module complement (VERI-9002)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v(2): INFO: Compiling verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/define.v" included at line 2. (VERI-9003)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v(2): INFO: back to file 'C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/cu.v' (VERI-2320)
INFO: analyzing module cu (VERI-9002)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v(2): INFO: Compiling verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/define.v" included at line 2. (VERI-9003)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v(2): INFO: back to file 'C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/dataMem.v' (VERI-2320)
INFO: analyzing module dataMem (VERI-9002)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/data_foward.v(2): INFO: Compiling verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/define.v" included at line 2. (VERI-9003)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/data_foward.v(2): INFO: back to file 'C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/data_foward.v' (VERI-2320)
INFO: analyzing module data_foward (VERI-9002)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v(2): INFO: Compiling verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/define.v" included at line 2. (VERI-9003)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v(2): INFO: back to file 'C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v' (VERI-2320)
INFO: analyzing module decoder_stage (VERI-9002)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v(27): WARNING: empty statement in sequential block (VERI-1988)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/decoder_stage.v(27): WARNING: empty statement in sequential block (VERI-1988)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v(2): INFO: Compiling verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/define.v" included at line 2. (VERI-9003)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v(2): INFO: back to file 'C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v' (VERI-2320)
INFO: analyzing module execute_stage (VERI-9002)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v(24): WARNING: identifier 'alu_result_EXE' is used before its declaration (VERI-1875)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v(25): WARNING: identifier 'alu_result_EXE' is used before its declaration (VERI-1875)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v(26): WARNING: identifier 'alu_result_EXE' is used before its declaration (VERI-1875)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v(27): WARNING: identifier 'complement_subtraction_result_EXE' is used before its declaration (VERI-1875)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v(28): WARNING: identifier 'complement_subtraction_result_EXE' is used before its declaration (VERI-1875)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v(46): WARNING: identifier 'result_MULTIPLIERout' is used before its declaration (VERI-1875)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v(47): WARNING: identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration (VERI-1875)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v(52): WARNING: identifier 'is_branch_ins' is used before its declaration (VERI-1875)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v(53): WARNING: identifier 'result_MULTIPLIERout' is used before its declaration (VERI-1875)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v(54): WARNING: identifier 'quotient_SIGNEDDIVIDERout' is used before its declaration (VERI-1875)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v(62): WARNING: identifier 'done_signal_MULTIPLIERout' is used before its declaration (VERI-1875)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v(63): WARNING: identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration (VERI-1875)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v(65): WARNING: identifier 'done_signal_MULTIPLIERout' is used before its declaration (VERI-1875)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/execute_stage.v(66): WARNING: identifier 'done_signal_SIGNEDDIVIDERout' is used before its declaration (VERI-1875)
INFO: analyzing module hazard_judge (VERI-9002)
C:/Users/Lee/AppData/Local/Temp/VivadoEditorAssist18400596371765215566.tmp(2): INFO: Compiling verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/define.v" included at line 2. (VERI-9003)
C:/Users/Lee/AppData/Local/Temp/VivadoEditorAssist18400596371765215566.tmp(2): INFO: back to file 'C:/Users/Lee/AppData/Local/Temp/VivadoEditorAssist18400596371765215566.tmp' (VERI-2320)
INFO: analyzing module insMem (VERI-9002)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mem_stage.v(2): INFO: Compiling verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/define.v" included at line 2. (VERI-9003)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mem_stage.v(2): INFO: back to file 'C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/mem_stage.v' (VERI-2320)
INFO: analyzing module mem_stage (VERI-9002)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/multiplier.v(2): INFO: Compiling verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/define.v" included at line 2. (VERI-9003)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/multiplier.v(2): INFO: back to file 'C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/multiplier.v' (VERI-2320)
INFO: analyzing module multiplier (VERI-9002)
INFO: analyzing module mux (VERI-9002)
INFO: analyzing module pc (VERI-9002)
INFO: analyzing module regbank (VERI-9002)
INFO: analyzing module sign_extend (VERI-9002)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/signed_divider.v(2): INFO: Compiling verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/define.v" included at line 2. (VERI-9003)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/signed_divider.v(2): INFO: back to file 'C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/signed_divider.v' (VERI-2320)
INFO: analyzing module SignedDivider (VERI-9002)
INFO: analyzing module two_bit_saturating_counter (VERI-9002)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v(2): INFO: Compiling verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/define.v" included at line 2. (VERI-9003)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v(2): INFO: back to file 'C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v' (VERI-2320)
INFO: analyzing module write_back_stage (VERI-9002)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/write_back_stage.v(17): WARNING: identifier 'data_WB' is used before its declaration (VERI-1875)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v(2): INFO: Compiling verilog file "C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/define.v" included at line 2. (VERI-9003)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v(2): INFO: back to file 'C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v' (VERI-2320)
INFO: analyzing module top (VERI-9002)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v(81): INFO: undeclared symbol 'ld_CUout', assumed default net type 'wire' (VERI-2561)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v(91): WARNING: 'ld_CUout' is already implicitly declared on line 81 (VERI-1362)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v(119): INFO: undeclared symbol 'we_WBout', assumed default net type 'wire' (VERI-2561)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v(137): INFO: undeclared symbol 'ld_MEMout', assumed default net type 'wire' (VERI-2561)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v(138): INFO: undeclared symbol 'we_MEMout', assumed default net type 'wire' (VERI-2561)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v(139): INFO: undeclared symbol 'rd_MEMout', assumed default net type 'wire' (VERI-2561)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v(141): INFO: undeclared symbol 'alu_result_MEMout', assumed default net type 'wire' (VERI-2561)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v(143): INFO: undeclared symbol 'we_EXEout', assumed default net type 'wire' (VERI-2561)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v(144): INFO: undeclared symbol 'rd_EXEout', assumed default net type 'wire' (VERI-2561)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v(145): INFO: undeclared symbol 'alu_result_EXEout', assumed default net type 'wire' (VERI-2561)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v(152): WARNING: 'rd_EXEout' is already implicitly declared on line 144 (VERI-1362)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v(154): WARNING: 'alu_result_EXEout' is already implicitly declared on line 145 (VERI-1362)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v(155): WARNING: 'we_EXEout' is already implicitly declared on line 143 (VERI-1362)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v(199): WARNING: 'rd_MEMout' is already implicitly declared on line 139 (VERI-1362)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v(201): WARNING: 'alu_result_MEMout' is already implicitly declared on line 141 (VERI-1362)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v(202): WARNING: 'ld_MEMout' is already implicitly declared on line 137 (VERI-1362)
C:/Users/Public/CA_design/cpu/cpu.srcs/sources_1/new/top.v(202): WARNING: 'we_MEMout' is already implicitly declared on line 138 (VERI-1362)
srcscan exits with return value 0
