# MIPS-processor-singlecycle
Implementation of single cycle MIPS processor in Verilog.<br />
Supported instructions are: <br />
Arithmetic/Logical instructions: add, sub, and, or, addi, andi<br />
Memory Reference Instruction: lw, sw<br />
Control Flow Instructions: j, jal, jr, beq, bne<br />
Next to this file a 32-bit instruction memory and a 8-bit data memory is required.
