# compile vhdl design source files
vhdl xil_defaultlib  "../../../7_Segment.srcs/sources_1/new/counter.vhd"
vhdl xil_defaultlib  "../../../7_Segment.srcs/sim_1/new/testbench_counter.vhd"

# Do not sort compile order
nosort
