[Inputs]
clk
reset
=data_in[15:0]=
=signal_threshold[7:0]=
=user_samples_after_trig[15:0]=
[Outputs]
out_enable
=data_out[15:0]=
[BiDir]
