// Seed: 2815682040
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    input logic id_1,
    output logic id_2,
    output logic id_3
);
  type_7(
      ~id_0 - id_2, 1
  );
endmodule
