===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.5151 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2591 ( 14.2%)    0.2591 ( 17.1%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    0.2120 ( 11.6%)    0.2120 ( 14.0%)    Parse modules
    0.0439 (  2.4%)    0.0439 (  2.9%)    Verify circuit
    1.4203 ( 77.6%)    1.1051 ( 72.9%)  'firrtl.circuit' Pipeline
    0.0412 (  2.2%)    0.0412 (  2.7%)    LowerFIRRTLAnnotations
    0.2157 ( 11.8%)    0.1136 (  7.5%)    'firrtl.module' Pipeline
    0.0853 (  4.7%)    0.0473 (  3.1%)      DropName
    0.1303 (  7.1%)    0.0662 (  4.4%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0096 (  0.5%)    0.0053 (  0.4%)    'firrtl.module' Pipeline
    0.0096 (  0.5%)    0.0053 (  0.4%)      LowerCHIRRTLPass
    0.0191 (  1.0%)    0.0191 (  1.3%)    InferWidths
    0.0435 (  2.4%)    0.0435 (  2.9%)    MemToRegOfVec
    0.0758 (  4.1%)    0.0758 (  5.0%)    InferResets
    0.0078 (  0.4%)    0.0078 (  0.5%)      (A) circt::firrtl::InstanceGraph
    0.0126 (  0.7%)    0.0126 (  0.8%)    WireDFT
    0.0732 (  4.0%)    0.0732 (  4.8%)    LowerFIRRTLTypes
    0.0900 (  4.9%)    0.0481 (  3.2%)    'firrtl.module' Pipeline
    0.0868 (  4.7%)    0.0467 (  3.1%)      ExpandWhens
    0.0031 (  0.2%)    0.0016 (  0.1%)      SFCCompat
    0.0407 (  2.2%)    0.0407 (  2.7%)    Inliner
    0.0427 (  2.3%)    0.0427 (  2.8%)    RandomizeRegisterInit
    0.0014 (  0.1%)    0.0014 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0138 (  0.8%)    0.0138 (  0.9%)    CheckCombCycles
    0.0014 (  0.1%)    0.0014 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.2506 ( 13.7%)    0.2506 ( 16.5%)    'firrtl.module' Pipeline
    0.2371 ( 13.0%)    0.2371 ( 15.6%)      Canonicalizer
    0.0135 (  0.7%)    0.0135 (  0.9%)      InferReadWrite
    0.0052 (  0.3%)    0.0052 (  0.3%)    PrefixModules
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0379 (  2.1%)    0.0379 (  2.5%)    IMConstProp
    0.0010 (  0.1%)    0.0010 (  0.1%)    AddSeqMemPorts
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0139 (  0.8%)    0.0139 (  0.9%)    CreateSiFiveMetadata
    0.0005 (  0.0%)    0.0005 (  0.0%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.2035 ( 11.1%)    0.2035 ( 13.4%)    'firrtl.module' Pipeline
    0.0121 (  0.7%)    0.0121 (  0.8%)      DropName
    0.1914 ( 10.5%)    0.1914 ( 12.6%)      Canonicalizer
    0.0188 (  1.0%)    0.0188 (  1.2%)    IMDeadCodeElim
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0431 (  2.4%)    0.0431 (  2.8%)  LowerFIRRTLToHW
    0.0006 (  0.0%)    0.0006 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.0191 (  1.0%)    0.0191 (  1.3%)  LowerSeqToSV
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0447 (  2.4%)    0.0447 (  3.0%)  'hw.module' Pipeline
    0.0119 (  0.6%)    0.0119 (  0.8%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0215 (  1.2%)    0.0215 (  1.4%)    Canonicalizer
    0.0080 (  0.4%)    0.0080 (  0.5%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0033 (  0.2%)    0.0033 (  0.2%)    HWCleanup
    0.0050 (  0.3%)    0.0050 (  0.3%)  'hw.module' Pipeline
    0.0001 (  0.0%)    0.0001 (  0.0%)    HWLegalizeModules
    0.0049 (  0.3%)    0.0049 (  0.3%)    PrettifyVerilog
    0.0038 (  0.2%)    0.0038 (  0.3%)  StripDebugInfoWithPred
    0.0329 (  1.8%)    0.0329 (  2.2%)  ExportVerilog
    0.0014 (  0.1%)    0.0014 (  0.1%)  Rest
    1.8304 (100.0%)    1.5151 (100.0%)  Total

{
  totalTime: 1.528,
  maxMemory: 69627904
}
