# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../AdderFullSim.srcs/sources_1/new/Adder_Design.sv" \
"../../../../AdderFullSim.srcs/sim_1/imports/new/interface.sv" \
"../../../../AdderFullSim.srcs/sim_1/imports/new/Adder_TB.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
