"""DynASM ARM64 instruction templates.

Ported from LuaJIT's DynASM ARM64 module (``dynasm/dasm_arm64.lua``).
The template strings are copied verbatim; only the surrounding syntax was
translated from Lua to Python. DynASM's ``op_alias`` functions (``sbfx``,
``ubfiz``, ``lsl`` with an immediate, ...) are listed in `MAP_ALIAS` and
implemented in the encoder.

------------------------------------------------------------------------------
DynASM ARM64 module.

Copyright (C) 2005-2026 Mike Pall. All rights reserved.

Permission is hereby granted, free of charge, to any person obtaining
a copy of this software and associated documentation files (the
"Software"), to deal in the Software without restriction, including
without limitation the rights to use, copy, modify, merge, publish,
distribute, sublicense, and/or sell copies of the Software, and to
permit persons to whom the Software is furnished to do so, subject to
the following conditions:

The above copyright notice and this permission notice shall be
included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY
CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

[ MIT license: https://www.opensource.org/licenses/mit-license.php ]
------------------------------------------------------------------------------

ARM64 Template String Description
=================================

Each template is a "|" separated list of alternatives, the first one that
accepts the operands wins. An alternative starts with the 32 bit opcode in
8 hex digits, followed by one character per operand action (see
``parse_template`` in dasm_arm64.lua):

  D N M A   register into bits 0, 5, 16, 10 (Rd, Rn, Rm, Ra)
  m         the previous operand again, into bits 16
  p         the next operand may be sp (register 31 means sp there)
  g         32/64 bit selection from the register type (sets bit 31)
  f         single/double selection from the register type (sets bit 22)
  x w d s q require the register type seen so far
  L         load/store address (scaled/unscaled/register/pre/post forms)
  P         load/store pair address
  B         branch target (label), relocation depends on the opcode
  I         add/sub 12 bit immediate, optionally shifted by 12
  i         logical (bitmask) immediate
  W         unsigned 16 bit immediate at bit 5
  T         test bit number for tbz/tbnz (bits 19-23 and 31)
  1 2       unsigned 6 bit immediates at bits 16 and 10
  5         unsigned 5 bit immediate at bit 16
  V         unsigned 4 bit immediate at bit 0 (nzcv)
  F         8 bit floating point immediate
  Z         the constant 0 (fcmp)
  S         shift (lsl/lsr/asr #n) of the previous register
  X         extend (uxt*/sxt*, lsl) of the previous register
  R         lsl #0/16/32/48 for movz/movn/movk
  C c       condition code, c inverts it
  t         bti target (c, j, jc)
"""

# Shift, extend and condition names (map_shift, map_extend, map_cond).
MAP_SHIFT: dict[str, int] = {"lsl": 0, "lsr": 1, "asr": 2}

MAP_EXTEND: dict[str, int] = {
    "uxtb": 0, "uxth": 1, "uxtw": 2, "uxtx": 3,
    "sxtb": 4, "sxth": 5, "sxtw": 6, "sxtx": 7,
}  # fmt: skip

MAP_COND: dict[str, int] = {
    "eq": 0, "ne": 1, "cs": 2, "cc": 3, "mi": 4, "pl": 5, "vs": 6, "vc": 7,
    "hi": 8, "ls": 9, "ge": 10, "lt": 11, "gt": 12, "le": 13, "al": 14,
    "hs": 2, "lo": 3,
}  # fmt: skip

MAP_BTI: dict[str, int] = {"c": 0x40, "j": 0x80, "jc": 0xC0}

# Template strings for ARM instructions. Keys are "mnemonic_argcount";
# "_*" takes any number of operands (loads and stores).
MAP_OP: dict[str, str] = {
    # Basic data processing instructions.
    "add_3": "0b000000DNMg|11000000pDpNIg|8b206000pDpNMx",
    "add_4": "0b000000DNMSg|0b200000DNMXg|8b200000pDpNMXx|8b200000pDpNxMwX",
    "adds_3": "2b000000DNMg|31000000DpNIg|ab206000DpNMx",
    "adds_4": "2b000000DNMSg|2b200000DNMXg|ab200000DpNMXx|ab200000DpNxMwX",
    "cmn_2": "2b00001fNMg|3100001fpNIg|ab20601fpNMx",
    "cmn_3": "2b00001fNMSg|2b20001fNMXg|ab20001fpNMXx|ab20001fpNxMwX",

    "sub_3": "4b000000DNMg|51000000pDpNIg|cb206000pDpNMx",
    "sub_4": "4b000000DNMSg|4b200000DNMXg|cb200000pDpNMXx|cb200000pDpNxMwX",
    "subs_3": "6b000000DNMg|71000000DpNIg|eb206000DpNMx",
    "subs_4": "6b000000DNMSg|6b200000DNMXg|eb200000DpNMXx|eb200000DpNxMwX",
    "cmp_2": "6b00001fNMg|7100001fpNIg|eb20601fpNMx",
    "cmp_3": "6b00001fNMSg|6b20001fNMXg|eb20001fpNMXx|eb20001fpNxMwX",

    "neg_2": "4b0003e0DMg",
    "neg_3": "4b0003e0DMSg",
    "negs_2": "6b0003e0DMg",
    "negs_3": "6b0003e0DMSg",

    "adc_3": "1a000000DNMg",
    "adcs_3": "3a000000DNMg",
    "sbc_3": "5a000000DNMg",
    "sbcs_3": "7a000000DNMg",
    "ngc_2": "5a0003e0DMg",
    "ngcs_2": "7a0003e0DMg",

    "and_3": "0a000000DNMg|12000000pDNig",
    "and_4": "0a000000DNMSg",
    "orr_3": "2a000000DNMg|32000000pDNig",
    "orr_4": "2a000000DNMSg",
    "eor_3": "4a000000DNMg|52000000pDNig",
    "eor_4": "4a000000DNMSg",
    "ands_3": "6a000000DNMg|72000000DNig",
    "ands_4": "6a000000DNMSg",
    "tst_2": "6a00001fNMg|7200001fNig",
    "tst_3": "6a00001fNMSg",

    "bic_3": "0a200000DNMg",
    "bic_4": "0a200000DNMSg",
    "orn_3": "2a200000DNMg",
    "orn_4": "2a200000DNMSg",
    "eon_3": "4a200000DNMg",
    "eon_4": "4a200000DNMSg",
    "bics_3": "6a200000DNMg",
    "bics_4": "6a200000DNMSg",

    "movn_2": "12800000DWg",
    "movn_3": "12800000DWRg",
    "movz_2": "52800000DWg",
    "movz_3": "52800000DWRg",
    "movk_2": "72800000DWg",
    "movk_3": "72800000DWRg",

    # TODO (upstream): this doesn't cover all valid immediates for mov reg, #imm.
    "mov_2": "2a0003e0DMg|52800000DW|320003e0pDig|11000000pDpNg",
    "mov_3": "2a0003e0DMSg",
    "mvn_2": "2a2003e0DMg",
    "mvn_3": "2a2003e0DMSg",

    "adr_2": "10000000DBx",
    "adrp_2": "90000000DBx",

    "csel_4": "1a800000DNMCg",
    "csinc_4": "1a800400DNMCg",
    "csinv_4": "5a800000DNMCg",
    "csneg_4": "5a800400DNMCg",
    "cset_2": "1a9f07e0Dcg",
    "csetm_2": "5a9f03e0Dcg",
    "cinc_3": "1a800400DNmcg",
    "cinv_3": "5a800000DNmcg",
    "cneg_3": "5a800400DNmcg",

    "ccmn_4": "3a400000NMVCg|3a400800N5VCg",
    "ccmp_4": "7a400000NMVCg|7a400800N5VCg",

    "madd_4": "1b000000DNMAg",
    "msub_4": "1b008000DNMAg",
    "mul_3": "1b007c00DNMg",
    "mneg_3": "1b00fc00DNMg",

    "smaddl_4": "9b200000DxNMwAx",
    "smsubl_4": "9b208000DxNMwAx",
    "smull_3": "9b207c00DxNMw",
    "smnegl_3": "9b20fc00DxNMw",
    "smulh_3": "9b407c00DNMx",
    "umaddl_4": "9ba00000DxNMwAx",
    "umsubl_4": "9ba08000DxNMwAx",
    "umull_3": "9ba07c00DxNMw",
    "umnegl_3": "9ba0fc00DxNMw",
    "umulh_3": "9bc07c00DNMx",

    "udiv_3": "1ac00800DNMg",
    "sdiv_3": "1ac00c00DNMg",

    # Bit operations.
    "sbfm_4": "13000000DN12w|93400000DN12x",
    "bfm_4": "33000000DN12w|b3400000DN12x",
    "ubfm_4": "53000000DN12w|d3400000DN12x",
    "extr_4": "13800000DNM2w|93c00000DNM2x",

    "sxtb_2": "13001c00DNw|93401c00DNx",
    "sxth_2": "13003c00DNw|93403c00DNx",
    "sxtw_2": "93407c00DxNw",
    "uxtb_2": "53001c00DNw",
    "uxth_2": "53003c00DNw",

    # sbfx_4, bfxil_4, ubfx_4, sbfiz_4, bfi_4, ubfiz_4: see MAP_ALIAS.

    # lsl_3 with an immediate third operand is an alias of ubfm_4 (MAP_ALIAS).
    "lsl_3": "1ac02000DNMg",
    "lsr_3": "1ac02400DNMg|53007c00DN1w|d340fc00DN1x",
    "asr_3": "1ac02800DNMg|13007c00DN1w|9340fc00DN1x",
    "ror_3": "1ac02c00DNMg|13800000DNm2w|93c00000DNm2x",

    "clz_2": "5ac01000DNg",
    "cls_2": "5ac01400DNg",
    "rbit_2": "5ac00000DNg",
    "rev_2": "5ac00800DNw|dac00c00DNx",
    "rev16_2": "5ac00400DNg",
    "rev32_2": "dac00800DNx",

    # Loads and stores.
    "strb_*": "38000000DwL",
    "ldrb_*": "38400000DwL",
    "ldrsb_*": "38c00000DwL|38800000DxL",
    "strh_*": "78000000DwL",
    "ldrh_*": "78400000DwL",
    "ldrsh_*": "78c00000DwL|78800000DxL",
    "str_*": "b8000000DwL|f8000000DxL|bc000000DsL|fc000000DdL",
    "ldr_*": "18000000DwB|58000000DxB|1c000000DsB|5c000000DdB|b8400000DwL|f8400000DxL|bc400000DsL|fc400000DdL",
    "ldrsw_*": "98000000DxB|b8800000DxL",
    # NOTE (upstream): ldur etc. are handled by ldr et al.

    "stp_*": "28000000DAwP|a8000000DAxP|2c000000DAsP|6c000000DAdP|ac000000DAqP",
    "ldp_*": "28400000DAwP|a8400000DAxP|2c400000DAsP|6c400000DAdP|ac400000DAqP",
    "ldpsw_*": "68400000DAxP",

    # Branches.
    "b_1": "14000000B",
    "bl_1": "94000000B",
    "blr_1": "d63f0000Nx",
    "br_1": "d61f0000Nx",
    "ret_0": "d65f03c0",
    "ret_1": "d65f0000Nx",
    # b.cond is added below.
    "cbz_2": "34000000DBg",
    "cbnz_2": "35000000DBg",
    "tbz_3": "36000000DTBw|36000000DTBx",
    "tbnz_3": "37000000DTBw|37000000DTBx",

    # Branch Target Identification.
    "bti_1": "d503241ft",

    # ARM64e: Pointer authentication codes (PAC).
    "blraaz_1": "d63f081fNx",
    "blrabz_1": "d63f0c1fNx",
    "braa_2": "d71f0800NDx",
    "brab_2": "d71f0c00NDx",
    "braaz_1": "d61f081fNx",
    "brabz_1": "d61f0c1fNx",
    "paciasp_0": "d503233f",
    "pacibsp_0": "d503237f",
    "autiasp_0": "d50323bf",
    "autibsp_0": "d50323ff",
    "retaa_0": "d65f0bff",
    "retab_0": "d65f0fff",

    # Miscellaneous instructions.
    # TODO (upstream): hlt, hvc, smc, svc, eret, dcps[123], drps, mrs, msr
    # TODO (upstream): sys, sysl, ic, dc, at, tlbi
    # TODO (upstream): hint, yield, wfe, wfi, sev, sevl
    # TODO (upstream): clrex, dsb, dmb, isb
    "nop_0": "d503201f",
    "brk_0": "d4200000",
    "brk_1": "d4200000W",

    # Floating point instructions.
    "fmov_2": "1e204000DNf|1e260000DwNs|1e270000DsNw|9e660000DxNd|9e670000DdNx|1e201000DFf",
    "fabs_2": "1e20c000DNf",
    "fneg_2": "1e214000DNf",
    "fsqrt_2": "1e21c000DNf",

    "fcvt_2": "1e22c000DdNs|1e624000DsNd",

    # TODO (upstream): half-precision and fixed-point conversions.
    "fcvtas_2": "1e240000DwNs|9e240000DxNs|1e640000DwNd|9e640000DxNd",
    "fcvtau_2": "1e250000DwNs|9e250000DxNs|1e650000DwNd|9e650000DxNd",
    "fcvtms_2": "1e300000DwNs|9e300000DxNs|1e700000DwNd|9e700000DxNd",
    "fcvtmu_2": "1e310000DwNs|9e310000DxNs|1e710000DwNd|9e710000DxNd",
    "fcvtns_2": "1e200000DwNs|9e200000DxNs|1e600000DwNd|9e600000DxNd",
    "fcvtnu_2": "1e210000DwNs|9e210000DxNs|1e610000DwNd|9e610000DxNd",
    "fcvtps_2": "1e280000DwNs|9e280000DxNs|1e680000DwNd|9e680000DxNd",
    "fcvtpu_2": "1e290000DwNs|9e290000DxNs|1e690000DwNd|9e690000DxNd",
    "fcvtzs_2": "1e380000DwNs|9e380000DxNs|1e780000DwNd|9e780000DxNd",
    "fcvtzu_2": "1e390000DwNs|9e390000DxNs|1e790000DwNd|9e790000DxNd",

    "scvtf_2": "1e220000DsNw|9e220000DsNx|1e620000DdNw|9e620000DdNx",
    "ucvtf_2": "1e230000DsNw|9e230000DsNx|1e630000DdNw|9e630000DdNx",

    "frintn_2": "1e244000DNf",
    "frintp_2": "1e24c000DNf",
    "frintm_2": "1e254000DNf",
    "frintz_2": "1e25c000DNf",
    "frinta_2": "1e264000DNf",
    "frintx_2": "1e274000DNf",
    "frinti_2": "1e27c000DNf",

    "fadd_3": "1e202800DNMf",
    "fsub_3": "1e203800DNMf",
    "fmul_3": "1e200800DNMf",
    "fnmul_3": "1e208800DNMf",
    "fdiv_3": "1e201800DNMf",

    "fmadd_4": "1f000000DNMAf",
    "fmsub_4": "1f008000DNMAf",
    "fnmadd_4": "1f200000DNMAf",
    "fnmsub_4": "1f208000DNMAf",

    "fmax_3": "1e204800DNMf",
    "fmaxnm_3": "1e206800DNMf",
    "fmin_3": "1e205800DNMf",
    "fminnm_3": "1e207800DNMf",

    "fcmp_2": "1e202000NMf|1e202008NZf",
    "fcmpe_2": "1e202010NMf|1e202018NZf",

    "fccmp_4": "1e200400NMVCf",
    "fccmpe_4": "1e200410NMVCf",

    "fcsel_4": "1e200c00DNMCf",

    # TODO (upstream): crc32*, aes*, sha*, pmull
    # TODO (upstream): SIMD instructions.
}  # fmt: skip

for _cond, _c in MAP_COND.items():
    MAP_OP["b" + _cond + "_1"] = "%08x" % (0x54000000 + _c) + "B"
del _cond, _c

# DynASM op_alias entries: alias -> (target template key, operand rewrite).
#   "bfx":  op4 = op3 + op4 - 1              (sbfx, bfxil, ubfx)
#   "bfiz": op3 = (-op3) mod size, op4 -= 1  (sbfiz, bfi, ubfiz)
#   "lsl":  op3 = (-op3) mod size, op4 = size - 1 - op3
#           (lsl with an immediate; lsl with a register uses MAP_OP)
MAP_ALIAS: dict[str, tuple[str, str]] = {
    "sbfx_4": ("sbfm_4", "bfx"),
    "bfxil_4": ("bfm_4", "bfx"),
    "ubfx_4": ("ubfm_4", "bfx"),
    "sbfiz_4": ("sbfm_4", "bfiz"),
    "bfi_4": ("bfm_4", "bfiz"),
    "ubfiz_4": ("ubfm_4", "bfiz"),
    "lsl_3": ("ubfm_4", "lsl"),
}
