$date
  Mon Sep 12 19:31:48 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_aula4_comp_ex7 $end
$var reg 8 ! a[7:0] $end
$var reg 8 " b[7:0] $end
$var reg 8 # s[7:0] $end
$scope module instancia_aula4_comp_ex7 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000000 !
b00000000 "
bUUUUUUUU #
#10000000
b00000100 "
#20000000
b00000011 !
#30000000
b00010011 "
#40000000
b00010010 !
#50000000
b10010001 "
#60000000
b00100100 !
