Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Mon May 02 23:28:03 2022
| Host             : Ale running 64-bit major release  (build 9200)
| Command          : report_power -file test_env_power_routed.rpt -pb test_env_power_summary_routed.pb -rpx test_env_power_routed.rpx
| Design           : test_env
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 16.429 (Junction temp exceeded!) |
| Dynamic (W)              | 16.123                           |
| Device Static (W)        | 0.307                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 2.9                              |
| Junction Temperature (C) | 107.1                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     0.709 |      525 |       --- |             --- |
|   LUT as Logic           |     0.513 |      178 |     20800 |            0.86 |
|   LUT as Distributed RAM |     0.099 |       40 |      9600 |            0.42 |
|   CARRY4                 |     0.065 |       20 |      8150 |            0.25 |
|   Register               |     0.024 |      220 |     41600 |            0.53 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   F7/F8 Muxes            |     0.002 |        3 |     32600 |           <0.01 |
|   LUT as Shift Register  |    <0.001 |        2 |      9600 |            0.02 |
|   Others                 |     0.000 |       14 |       --- |             --- |
| Signals                  |     0.872 |      485 |       --- |             --- |
| I/O                      |    14.541 |       33 |       106 |           31.13 |
| Static Power             |     0.307 |          |           |                 |
| Total                    |    16.429 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.804 |       1.606 |      0.198 |
| Vccaux    |       1.800 |     0.567 |       0.532 |      0.035 |
| Vcco33    |       3.300 |     4.110 |       4.109 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.005 |       0.000 |      0.005 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| test_env                   |    16.123 |
|   afis                     |     0.095 |
|   mpg1                     |     0.065 |
|   mpg2                     |    <0.001 |
|   u_ex                     |     0.374 |
|   u_id                     |     0.381 |
|     rf                     |     0.381 |
|       reg_reg_r1_0_7_0_5   |     0.037 |
|       reg_reg_r1_0_7_12_15 |     0.022 |
|       reg_reg_r1_0_7_6_11  |     0.041 |
|       reg_reg_r2_0_7_0_5   |     0.036 |
|       reg_reg_r2_0_7_12_15 |     0.021 |
|       reg_reg_r2_0_7_6_11  |     0.037 |
|   u_if                     |     0.184 |
|   u_mem                    |     0.280 |
|     mem_reg_0_31_0_0       |    <0.001 |
|     mem_reg_0_31_10_10     |    <0.001 |
|     mem_reg_0_31_11_11     |    <0.001 |
|     mem_reg_0_31_12_12     |    <0.001 |
|     mem_reg_0_31_13_13     |    <0.001 |
|     mem_reg_0_31_14_14     |     0.001 |
|     mem_reg_0_31_15_15     |    <0.001 |
|     mem_reg_0_31_1_1       |     0.001 |
|     mem_reg_0_31_2_2       |     0.001 |
|     mem_reg_0_31_3_3       |    <0.001 |
|     mem_reg_0_31_4_4       |    <0.001 |
|     mem_reg_0_31_5_5       |    <0.001 |
|     mem_reg_0_31_6_6       |    <0.001 |
|     mem_reg_0_31_7_7       |    <0.001 |
|     mem_reg_0_31_8_8       |    <0.001 |
|     mem_reg_0_31_9_9       |    <0.001 |
+----------------------------+-----------+


