// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1.0
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module demod_func3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        mod_type_V,
        sym_M_real_V,
        sym_M_imag_V,
        inv_sigma_sq_V,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [1:0] mod_type_V;
input  [18:0] sym_M_real_V;
input  [18:0] sym_M_imag_V;
input  [16:0] inv_sigma_sq_V;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
reg    ap_block_pp0_stage0_11001;
wire   [4:0] demod3_REGION_THRES_s_address0;
reg    demod3_REGION_THRES_s_ce0;
wire   [14:0] demod3_REGION_THRES_s_q0;
wire   [4:0] demod3_REGION_THRES_s_address1;
reg    demod3_REGION_THRES_s_ce1;
wire   [14:0] demod3_REGION_THRES_s_q1;
wire   [4:0] demod3_REGION_THRES_s_address2;
reg    demod3_REGION_THRES_s_ce2;
wire   [14:0] demod3_REGION_THRES_s_q2;
wire   [4:0] demod3_REGION_THRES_s_address3;
reg    demod3_REGION_THRES_s_ce3;
wire   [14:0] demod3_REGION_THRES_s_q3;
wire   [4:0] demod3_REGION_THRES_s_address4;
reg    demod3_REGION_THRES_s_ce4;
wire   [14:0] demod3_REGION_THRES_s_q4;
wire   [4:0] demod3_REGION_THRES_s_address5;
reg    demod3_REGION_THRES_s_ce5;
wire   [14:0] demod3_REGION_THRES_s_q5;
wire   [4:0] demod3_GRADIENT_V_0_address0;
reg    demod3_GRADIENT_V_0_ce0;
wire   [16:0] demod3_GRADIENT_V_0_q0;
wire   [4:0] demod3_GRADIENT_V_0_address1;
reg    demod3_GRADIENT_V_0_ce1;
wire   [16:0] demod3_GRADIENT_V_0_q1;
wire   [4:0] demod3_INTERCEPT_V_0_address0;
reg    demod3_INTERCEPT_V_0_ce0;
wire   [16:0] demod3_INTERCEPT_V_0_q0;
wire   [4:0] demod3_INTERCEPT_V_0_address1;
reg    demod3_INTERCEPT_V_0_ce1;
wire   [16:0] demod3_INTERCEPT_V_0_q1;
wire   [4:0] demod3_GRADIENT_V_1_address0;
reg    demod3_GRADIENT_V_1_ce0;
wire   [16:0] demod3_GRADIENT_V_1_q0;
wire   [4:0] demod3_GRADIENT_V_1_address1;
reg    demod3_GRADIENT_V_1_ce1;
wire   [16:0] demod3_GRADIENT_V_1_q1;
wire   [4:0] demod3_INTERCEPT_V_1_address0;
reg    demod3_INTERCEPT_V_1_ce0;
wire   [15:0] demod3_INTERCEPT_V_1_q0;
wire   [4:0] demod3_INTERCEPT_V_1_address1;
reg    demod3_INTERCEPT_V_1_ce1;
wire   [15:0] demod3_INTERCEPT_V_1_q1;
wire   [4:0] demod3_GRADIENT_V_2_address0;
reg    demod3_GRADIENT_V_2_ce0;
wire   [15:0] demod3_GRADIENT_V_2_q0;
wire   [4:0] demod3_GRADIENT_V_2_address1;
reg    demod3_GRADIENT_V_2_ce1;
wire   [15:0] demod3_GRADIENT_V_2_q1;
wire   [4:0] demod3_INTERCEPT_V_2_address0;
reg    demod3_INTERCEPT_V_2_ce0;
wire   [15:0] demod3_INTERCEPT_V_2_q0;
wire   [4:0] demod3_INTERCEPT_V_2_address1;
reg    demod3_INTERCEPT_V_2_ce1;
wire   [15:0] demod3_INTERCEPT_V_2_q1;
reg   [16:0] inv_sigma_sq_V_read_reg_2354;
reg   [16:0] inv_sigma_sq_V_read_reg_2354_pp0_iter1_reg;
reg   [16:0] inv_sigma_sq_V_read_reg_2354_pp0_iter2_reg;
reg   [16:0] inv_sigma_sq_V_read_reg_2354_pp0_iter3_reg;
reg   [16:0] inv_sigma_sq_V_read_reg_2354_pp0_iter4_reg;
reg   [16:0] inv_sigma_sq_V_read_reg_2354_pp0_iter5_reg;
reg   [16:0] inv_sigma_sq_V_read_reg_2354_pp0_iter6_reg;
reg   [16:0] inv_sigma_sq_V_read_reg_2354_pp0_iter7_reg;
reg  signed [18:0] sym_M_imag_V_read_reg_2359;
reg  signed [18:0] sym_M_imag_V_read_reg_2359_pp0_iter1_reg;
reg  signed [18:0] sym_M_imag_V_read_reg_2359_pp0_iter2_reg;
reg  signed [18:0] sym_M_imag_V_read_reg_2359_pp0_iter3_reg;
reg  signed [18:0] sym_M_imag_V_read_reg_2359_pp0_iter4_reg;
reg  signed [18:0] sym_M_real_V_read_reg_2367;
reg  signed [18:0] sym_M_real_V_read_reg_2367_pp0_iter1_reg;
reg  signed [18:0] sym_M_real_V_read_reg_2367_pp0_iter2_reg;
reg  signed [18:0] sym_M_real_V_read_reg_2367_pp0_iter3_reg;
reg  signed [18:0] sym_M_real_V_read_reg_2367_pp0_iter4_reg;
reg   [1:0] mod_type_V_read_reg_2375;
reg   [1:0] mod_type_V_read_reg_2375_pp0_iter1_reg;
reg   [1:0] mod_type_V_read_reg_2375_pp0_iter2_reg;
wire   [0:0] tmp_fu_327_p3;
reg   [0:0] tmp_reg_2381;
reg   [0:0] tmp_reg_2381_pp0_iter1_reg;
wire   [2:0] p_028_0_i_fu_335_p3;
reg   [2:0] p_028_0_i_reg_2386;
reg   [2:0] p_028_0_i_reg_2386_pp0_iter1_reg;
wire   [2:0] p_028_0_i_1_fu_354_p3;
reg   [2:0] p_028_0_i_1_reg_2396;
reg   [2:0] p_028_0_i_1_reg_2396_pp0_iter1_reg;
wire   [2:0] p_028_0_i_2_fu_373_p3;
reg   [2:0] p_028_0_i_2_reg_2406;
reg   [2:0] p_028_0_i_2_reg_2406_pp0_iter1_reg;
wire   [0:0] tmp_82_fu_392_p3;
reg   [0:0] tmp_82_reg_2416;
reg   [0:0] tmp_82_reg_2416_pp0_iter1_reg;
wire   [2:0] p_028_0_i2_fu_400_p3;
reg   [2:0] p_028_0_i2_reg_2421;
reg   [2:0] p_028_0_i2_reg_2421_pp0_iter1_reg;
wire   [2:0] p_028_0_i2_1_fu_419_p3;
reg   [2:0] p_028_0_i2_1_reg_2431;
reg   [2:0] p_028_0_i2_1_reg_2431_pp0_iter1_reg;
wire   [2:0] p_028_0_i2_2_fu_438_p3;
reg   [2:0] p_028_0_i2_2_reg_2441;
reg   [2:0] p_028_0_i2_2_reg_2441_pp0_iter1_reg;
reg   [14:0] demod3_REGION_THRES_2_reg_2451;
reg   [14:0] demod3_REGION_THRES_5_reg_2456;
reg   [14:0] demod3_REGION_THRES_8_reg_2461;
reg   [14:0] demod3_REGION_THRES_11_reg_2466;
reg   [14:0] demod3_REGION_THRES_14_reg_2471;
reg   [14:0] demod3_REGION_THRES_17_reg_2476;
wire   [2:0] region_V_fu_532_p3;
reg   [2:0] region_V_reg_2481;
wire   [2:0] region_V_2_fu_614_p3;
reg   [2:0] region_V_2_reg_2486;
reg   [16:0] demod3_GRADIENT_V_0_1_reg_2551;
reg   [16:0] demod3_INTERCEPT_V_0_2_reg_2556;
reg   [16:0] demod3_INTERCEPT_V_0_2_reg_2556_pp0_iter5_reg;
reg   [16:0] demod3_INTERCEPT_V_0_2_reg_2556_pp0_iter6_reg;
reg  signed [16:0] demod3_GRADIENT_V_1_1_reg_2561;
reg   [15:0] demod3_INTERCEPT_V_1_2_reg_2566;
reg   [15:0] demod3_INTERCEPT_V_1_2_reg_2566_pp0_iter5_reg;
reg   [15:0] demod3_INTERCEPT_V_1_2_reg_2566_pp0_iter6_reg;
reg  signed [15:0] demod3_GRADIENT_V_2_1_reg_2571;
reg   [15:0] demod3_INTERCEPT_V_2_2_reg_2576;
reg   [15:0] demod3_INTERCEPT_V_2_2_reg_2576_pp0_iter5_reg;
reg   [15:0] demod3_INTERCEPT_V_2_2_reg_2576_pp0_iter6_reg;
reg   [16:0] demod3_GRADIENT_V_0_3_reg_2581;
reg   [16:0] demod3_INTERCEPT_V_0_4_reg_2586;
reg   [16:0] demod3_INTERCEPT_V_0_4_reg_2586_pp0_iter5_reg;
reg   [16:0] demod3_INTERCEPT_V_0_4_reg_2586_pp0_iter6_reg;
reg  signed [16:0] demod3_GRADIENT_V_1_3_reg_2591;
reg   [15:0] demod3_INTERCEPT_V_1_4_reg_2596;
reg   [15:0] demod3_INTERCEPT_V_1_4_reg_2596_pp0_iter5_reg;
reg   [15:0] demod3_INTERCEPT_V_1_4_reg_2596_pp0_iter6_reg;
reg  signed [15:0] demod3_GRADIENT_V_2_3_reg_2601;
reg   [15:0] demod3_INTERCEPT_V_2_4_reg_2606;
reg   [15:0] demod3_INTERCEPT_V_2_4_reg_2606_pp0_iter5_reg;
reg   [15:0] demod3_INTERCEPT_V_2_4_reg_2606_pp0_iter6_reg;
wire  signed [35:0] OP1_V_cast2_fu_653_p1;
wire  signed [35:0] OP1_V_3_cast1_fu_665_p1;
wire  signed [35:0] grp_fu_2270_p2;
reg  signed [35:0] r_V_reg_2655;
wire  signed [35:0] grp_fu_2276_p2;
reg  signed [35:0] r_V_1_reg_2660;
wire  signed [35:0] grp_fu_2282_p2;
reg  signed [35:0] r_V_2_reg_2665;
wire  signed [35:0] grp_fu_2288_p2;
reg  signed [35:0] r_V_5_reg_2670;
wire  signed [35:0] grp_fu_2294_p2;
reg  signed [35:0] r_V_5_1_reg_2675;
wire  signed [35:0] grp_fu_2300_p2;
reg  signed [35:0] r_V_5_2_reg_2680;
reg  signed [17:0] intrp_V_reg_2685;
reg  signed [17:0] intrp_V_1_reg_2690;
reg  signed [17:0] intrp_V_s_reg_2695;
reg  signed [17:0] intrp_V_2_reg_2700;
reg  signed [17:0] intrp_V_2_1_reg_2705;
reg  signed [17:0] intrp_V_2_2_reg_2710;
wire   [34:0] OP2_V_fu_881_p1;
wire  signed [34:0] grp_fu_2306_p2;
reg  signed [34:0] r_V_4_reg_2755;
reg  signed [34:0] r_V_4_reg_2755_pp0_iter10_reg;
reg   [0:0] tmp_59_reg_2764;
reg   [0:0] tmp_59_reg_2764_pp0_iter10_reg;
wire   [15:0] tmp_61_fu_909_p1;
reg   [15:0] tmp_61_reg_2771;
wire  signed [34:0] grp_fu_2314_p2;
reg  signed [34:0] r_V_4_1_reg_2776;
reg  signed [34:0] r_V_4_1_reg_2776_pp0_iter10_reg;
reg   [0:0] tmp_65_reg_2785;
reg   [0:0] tmp_65_reg_2785_pp0_iter10_reg;
wire   [15:0] tmp_68_fu_919_p1;
reg   [15:0] tmp_68_reg_2792;
wire  signed [34:0] grp_fu_2322_p2;
reg  signed [34:0] r_V_4_2_reg_2797;
reg  signed [34:0] r_V_4_2_reg_2797_pp0_iter10_reg;
reg   [0:0] tmp_73_reg_2806;
reg   [0:0] tmp_73_reg_2806_pp0_iter10_reg;
wire   [15:0] tmp_78_fu_929_p1;
reg   [15:0] tmp_78_reg_2813;
wire  signed [34:0] grp_fu_2330_p2;
reg  signed [34:0] r_V_6_reg_2818;
reg  signed [34:0] r_V_6_reg_2818_pp0_iter10_reg;
reg   [0:0] tmp_83_reg_2827;
reg   [0:0] tmp_83_reg_2827_pp0_iter10_reg;
wire   [15:0] tmp_85_fu_939_p1;
reg   [15:0] tmp_85_reg_2834;
wire  signed [34:0] grp_fu_2338_p2;
reg  signed [34:0] r_V_6_1_reg_2839;
reg  signed [34:0] r_V_6_1_reg_2839_pp0_iter10_reg;
reg   [0:0] tmp_89_reg_2848;
reg   [0:0] tmp_89_reg_2848_pp0_iter10_reg;
wire   [15:0] tmp_91_fu_949_p1;
reg   [15:0] tmp_91_reg_2855;
wire  signed [34:0] grp_fu_2346_p2;
reg  signed [34:0] r_V_6_2_reg_2860;
reg  signed [34:0] r_V_6_2_reg_2860_pp0_iter10_reg;
reg   [0:0] tmp_95_reg_2869;
reg   [0:0] tmp_95_reg_2869_pp0_iter10_reg;
wire   [15:0] tmp_97_fu_959_p1;
reg   [15:0] tmp_97_reg_2876;
wire   [0:0] not_s_i_i_i_fu_983_p2;
reg   [0:0] not_s_i_i_i_reg_2881;
wire   [15:0] p_Val2_4_fu_1004_p2;
reg   [15:0] p_Val2_4_reg_2887;
reg   [0:0] tmp_63_reg_2893;
wire   [0:0] not_s_i_i_i_1_fu_1039_p2;
reg   [0:0] not_s_i_i_i_1_reg_2900;
wire   [15:0] p_Val2_22_1_fu_1060_p2;
reg   [15:0] p_Val2_22_1_reg_2906;
reg   [0:0] tmp_71_reg_2912;
wire   [0:0] not_s_i_i_i_2_fu_1095_p2;
reg   [0:0] not_s_i_i_i_2_reg_2919;
wire   [15:0] p_Val2_22_2_fu_1116_p2;
reg   [15:0] p_Val2_22_2_reg_2925;
reg   [0:0] tmp_80_reg_2931;
wire   [0:0] not_s_i_i_i2_fu_1151_p2;
reg   [0:0] not_s_i_i_i2_reg_2938;
wire   [15:0] p_Val2_7_fu_1172_p2;
reg   [15:0] p_Val2_7_reg_2944;
reg   [0:0] tmp_87_reg_2950;
wire   [0:0] not_s_i_i_i2_1_fu_1207_p2;
reg   [0:0] not_s_i_i_i2_1_reg_2957;
wire   [15:0] p_Val2_30_1_fu_1228_p2;
reg   [15:0] p_Val2_30_1_reg_2963;
reg   [0:0] tmp_93_reg_2969;
wire   [0:0] not_s_i_i_i2_2_fu_1263_p2;
reg   [0:0] not_s_i_i_i2_2_reg_2976;
wire   [15:0] p_Val2_30_2_fu_1284_p2;
reg   [15:0] p_Val2_30_2_reg_2982;
reg   [0:0] tmp_99_reg_2988;
reg    ap_block_pp0_stage0_subdone;
wire   [63:0] tmp_41_fu_343_p4;
wire   [63:0] tmp_42_fu_362_p4;
wire   [63:0] tmp_43_fu_381_p4;
wire   [63:0] tmp_46_fu_408_p4;
wire   [63:0] tmp_47_fu_427_p4;
wire   [63:0] tmp_48_fu_446_p4;
wire   [63:0] tmp_45_fu_627_p1;
wire   [63:0] tmp_50_fu_643_p1;
wire  signed [18:0] tmp_fu_327_p1;
wire  signed [18:0] tmp_82_fu_392_p1;
wire  signed [18:0] demod3_REGION_THRES_3_fu_457_p1;
wire  signed [18:0] demod3_REGION_THRES_6_fu_465_p1;
wire  signed [18:0] demod3_REGION_THRES_9_fu_473_p1;
wire   [0:0] tmp_s_fu_460_p2;
wire   [2:0] p_s_fu_481_p3;
wire   [0:0] tmp_67_1_fu_468_p2;
wire   [0:0] sel_tmp1_fu_495_p2;
wire   [0:0] sel_tmp2_fu_501_p2;
wire   [2:0] sel_tmp_fu_488_p3;
wire   [0:0] sel_tmp6_demorgan_fu_514_p2;
wire   [0:0] tmp_67_2_fu_476_p2;
wire   [0:0] sel_tmp6_fu_520_p2;
wire   [0:0] sel_tmp7_fu_526_p2;
wire   [2:0] sel_tmp3_fu_507_p3;
wire  signed [18:0] demod3_REGION_THRES_12_fu_539_p1;
wire  signed [18:0] demod3_REGION_THRES_15_fu_547_p1;
wire  signed [18:0] demod3_REGION_THRES_18_fu_555_p1;
wire   [0:0] tmp_23_fu_542_p2;
wire   [2:0] p_2_fu_563_p3;
wire   [0:0] tmp_92_1_fu_550_p2;
wire   [0:0] sel_tmp13_fu_577_p2;
wire   [0:0] sel_tmp14_fu_583_p2;
wire   [2:0] sel_tmp12_fu_570_p3;
wire   [0:0] sel_tmp27_demorgan_fu_596_p2;
wire   [0:0] tmp_92_2_fu_558_p2;
wire   [0:0] sel_tmp16_fu_602_p2;
wire   [0:0] sel_tmp17_fu_608_p2;
wire   [2:0] sel_tmp15_fu_589_p3;
wire   [4:0] tmp_44_fu_621_p3;
wire   [4:0] tmp_49_fu_637_p3;
wire  signed [36:0] r_V_cast_fu_677_p1;
wire   [30:0] tmp_19_fu_684_p3;
wire   [37:0] tmp_18_fu_680_p1;
wire  signed [37:0] tmp_28_cast_fu_691_p1;
wire   [37:0] p_Val2_s_fu_695_p2;
wire  signed [36:0] r_V_1_cast_fu_711_p1;
wire   [29:0] tmp_72_1_fu_718_p3;
wire   [37:0] tmp_701_1_fu_714_p1;
wire  signed [37:0] tmp_72_1_cast_fu_725_p1;
wire   [37:0] p_Val2_18_1_fu_729_p2;
wire  signed [36:0] r_V_2_cast_fu_745_p1;
wire   [29:0] tmp_72_2_fu_752_p3;
wire   [37:0] tmp_701_2_fu_748_p1;
wire  signed [37:0] tmp_72_2_cast_fu_759_p1;
wire   [37:0] p_Val2_18_2_fu_763_p2;
wire  signed [36:0] r_V_5_cast_fu_779_p1;
wire   [30:0] tmp_25_fu_786_p3;
wire   [37:0] tmp_24_fu_782_p1;
wire  signed [37:0] tmp_39_cast_fu_793_p1;
wire   [37:0] p_Val2_5_fu_797_p2;
wire  signed [36:0] r_V_5_1_cast_fu_813_p1;
wire   [29:0] tmp_98_1_fu_820_p3;
wire   [37:0] tmp_962_1_fu_816_p1;
wire  signed [37:0] tmp_98_1_cast_fu_827_p1;
wire   [37:0] p_Val2_26_1_fu_831_p2;
wire  signed [36:0] r_V_5_2_cast_fu_847_p1;
wire   [29:0] tmp_98_2_fu_854_p3;
wire   [37:0] tmp_962_2_fu_850_p1;
wire  signed [37:0] tmp_98_2_cast_fu_861_p1;
wire   [37:0] p_Val2_26_2_fu_865_p2;
wire   [0:0] r_fu_978_p2;
wire   [0:0] r_i_i_i_fu_988_p2;
wire   [0:0] tmp_60_fu_971_p3;
wire   [0:0] qb_assign_4_fu_994_p2;
wire   [15:0] tmp_20_fu_1000_p1;
wire   [15:0] p_Val2_3_fu_962_p4;
wire   [0:0] r_1_fu_1034_p2;
wire   [0:0] r_i_i_i_1_fu_1044_p2;
wire   [0:0] tmp_67_fu_1027_p3;
wire   [0:0] qb_assign_4_1_fu_1050_p2;
wire   [15:0] tmp_78_1_fu_1056_p1;
wire   [15:0] p_Val2_21_1_fu_1018_p4;
wire   [0:0] r_s_fu_1090_p2;
wire   [0:0] r_i_i_i_2_fu_1100_p2;
wire   [0:0] tmp_77_fu_1083_p3;
wire   [0:0] qb_assign_4_2_fu_1106_p2;
wire   [15:0] tmp_78_2_fu_1112_p1;
wire   [15:0] p_Val2_21_2_fu_1074_p4;
wire   [0:0] r_2_fu_1146_p2;
wire   [0:0] r_i_i_i2_fu_1156_p2;
wire   [0:0] tmp_84_fu_1139_p3;
wire   [0:0] qb_assign_6_fu_1162_p2;
wire   [15:0] tmp_26_fu_1168_p1;
wire   [15:0] p_Val2_6_fu_1130_p4;
wire   [0:0] r_2_1_fu_1202_p2;
wire   [0:0] r_i_i_i2_1_fu_1212_p2;
wire   [0:0] tmp_90_fu_1195_p3;
wire   [0:0] qb_assign_6_1_fu_1218_p2;
wire   [15:0] tmp_104_1_fu_1224_p1;
wire   [15:0] p_Val2_29_1_fu_1186_p4;
wire   [0:0] r_2_2_fu_1258_p2;
wire   [0:0] r_i_i_i2_2_fu_1268_p2;
wire   [0:0] tmp_96_fu_1251_p3;
wire   [0:0] qb_assign_6_2_fu_1274_p2;
wire   [15:0] tmp_104_2_fu_1280_p1;
wire   [15:0] p_Val2_29_2_fu_1242_p4;
wire   [0:0] tmp_62_fu_1298_p3;
wire   [0:0] tmp_21_fu_1305_p2;
wire   [1:0] p_Result_s_fu_1323_p4;
wire   [0:0] carry_4_fu_1310_p2;
wire   [0:0] Range1_all_ones_fu_1332_p2;
wire   [0:0] Range1_all_zeros_fu_1338_p2;
wire   [0:0] tmp_64_fu_1316_p3;
wire   [0:0] tmp_22_fu_1352_p2;
wire   [0:0] p_41_i_i_fu_1358_p2;
wire   [0:0] deleted_zeros_fu_1344_p3;
wire   [0:0] p_not_i_i_fu_1377_p2;
wire   [0:0] brmerge_i_i_fu_1383_p2;
wire   [0:0] deleted_ones_fu_1363_p3;
wire   [0:0] p_38_i_i_fu_1371_p2;
wire   [0:0] brmerge40_demorgan_i_fu_1393_p2;
wire   [0:0] tmp42_demorgan_fu_1398_p2;
wire   [0:0] tmp13_fu_1404_p2;
wire   [0:0] underflow_fu_1410_p2;
wire   [0:0] overflow_fu_1388_p2;
wire   [0:0] tmp14_fu_1421_p2;
wire   [0:0] brmerge_i_i_i_fu_1415_p2;
wire   [0:0] underflow_0_not_fu_1426_p2;
wire   [15:0] p_Val2_22_0_mux_fu_1432_p3;
wire   [15:0] p_Val2_s_41_fu_1439_p3;
wire   [0:0] tmp_69_fu_1454_p3;
wire   [0:0] tmp_81_1_fu_1461_p2;
wire   [1:0] p_Result_44_1_fu_1479_p4;
wire   [0:0] carry_4_1_fu_1466_p2;
wire   [0:0] Range1_all_ones_1_fu_1488_p2;
wire   [0:0] Range1_all_zeros_1_fu_1494_p2;
wire   [0:0] tmp_72_fu_1472_p3;
wire   [0:0] tmp_90_1_fu_1508_p2;
wire   [0:0] p_41_i_i_1_fu_1514_p2;
wire   [0:0] deleted_zeros_1_fu_1500_p3;
wire   [0:0] p_not_i_i_1_fu_1533_p2;
wire   [0:0] brmerge_i_i_1_fu_1539_p2;
wire   [0:0] deleted_ones_1_fu_1519_p3;
wire   [0:0] p_38_i_i_1_fu_1527_p2;
wire   [0:0] brmerge40_demorgan_i_6_fu_1549_p2;
wire   [0:0] tmp44_demorgan_fu_1554_p2;
wire   [0:0] tmp15_fu_1560_p2;
wire   [0:0] underflow_1_fu_1566_p2;
wire   [0:0] overflow_1_fu_1544_p2;
wire   [0:0] tmp16_fu_1577_p2;
wire   [0:0] brmerge_i_i_i_1_fu_1571_p2;
wire   [0:0] underflow_1_not_fu_1582_p2;
wire   [15:0] p_Val2_22_1_mux_fu_1588_p3;
wire   [15:0] p_Val2_22_1_42_fu_1595_p3;
wire   [0:0] tmp_79_fu_1610_p3;
wire   [0:0] tmp_81_2_fu_1617_p2;
wire   [1:0] p_Result_44_2_fu_1635_p4;
wire   [0:0] carry_4_2_fu_1622_p2;
wire   [0:0] Range1_all_ones_s_fu_1644_p2;
wire   [0:0] Range1_all_zeros_s_fu_1650_p2;
wire   [0:0] tmp_81_fu_1628_p3;
wire   [0:0] tmp_90_2_fu_1664_p2;
wire   [0:0] p_41_i_i_2_fu_1670_p2;
wire   [0:0] deleted_zeros_s_fu_1656_p3;
wire   [0:0] p_not_i_i_2_fu_1689_p2;
wire   [0:0] brmerge_i_i_2_fu_1695_p2;
wire   [0:0] deleted_ones_s_fu_1675_p3;
wire   [0:0] p_38_i_i_2_fu_1683_p2;
wire   [0:0] brmerge40_demorgan_i_7_fu_1705_p2;
wire   [0:0] tmp46_demorgan_fu_1710_p2;
wire   [0:0] tmp17_fu_1716_p2;
wire   [0:0] underflow_s_fu_1722_p2;
wire   [0:0] overflow_s_fu_1700_p2;
wire   [0:0] tmp18_fu_1733_p2;
wire   [0:0] brmerge_i_i_i_2_fu_1727_p2;
wire   [0:0] underflow_218_not_fu_1738_p2;
wire   [15:0] p_Val2_22_2_mux_fu_1744_p3;
wire   [15:0] p_Val2_22_2_43_fu_1751_p3;
wire   [0:0] tmp_86_fu_1766_p3;
wire   [0:0] tmp_27_fu_1773_p2;
wire   [1:0] p_Result_1_fu_1791_p4;
wire   [0:0] carry_6_fu_1778_p2;
wire   [0:0] Range1_all_ones_2_fu_1800_p2;
wire   [0:0] Range1_all_zeros_2_fu_1806_p2;
wire   [0:0] tmp_88_fu_1784_p3;
wire   [0:0] tmp_28_fu_1820_p2;
wire   [0:0] p_41_i_i2_fu_1826_p2;
wire   [0:0] deleted_zeros_2_fu_1812_p3;
wire   [0:0] p_not_i_i2_fu_1845_p2;
wire   [0:0] brmerge_i_i2_fu_1851_p2;
wire   [0:0] deleted_ones_2_fu_1831_p3;
wire   [0:0] p_38_i_i2_fu_1839_p2;
wire   [0:0] brmerge40_demorgan_i_8_fu_1861_p2;
wire   [0:0] tmp48_demorgan_fu_1866_p2;
wire   [0:0] tmp19_fu_1872_p2;
wire   [0:0] underflow_2_fu_1878_p2;
wire   [0:0] overflow_2_fu_1856_p2;
wire   [0:0] tmp20_fu_1889_p2;
wire   [0:0] brmerge_i_i_i2_fu_1883_p2;
wire   [0:0] underflow_2_0_not_fu_1894_p2;
wire   [15:0] p_Val2_30_0_mux_fu_1900_p3;
wire   [15:0] p_Val2_1_fu_1907_p3;
wire   [0:0] tmp_92_fu_1922_p3;
wire   [0:0] tmp_106_1_fu_1929_p2;
wire   [1:0] p_Result_46_1_fu_1947_p4;
wire   [0:0] carry_6_1_fu_1934_p2;
wire   [0:0] Range1_all_ones_2_1_fu_1956_p2;
wire   [0:0] Range1_all_zeros_2_1_fu_1962_p2;
wire   [0:0] tmp_94_fu_1940_p3;
wire   [0:0] tmp_117_1_fu_1976_p2;
wire   [0:0] p_41_i_i2_1_fu_1982_p2;
wire   [0:0] deleted_zeros_2_1_fu_1968_p3;
wire   [0:0] p_not_i_i2_1_fu_2001_p2;
wire   [0:0] brmerge_i_i2_1_fu_2007_p2;
wire   [0:0] deleted_ones_2_1_fu_1987_p3;
wire   [0:0] p_38_i_i2_1_fu_1995_p2;
wire   [0:0] brmerge40_demorgan_i_9_fu_2017_p2;
wire   [0:0] tmp50_demorgan_fu_2022_p2;
wire   [0:0] tmp21_fu_2028_p2;
wire   [0:0] underflow_2_1_fu_2034_p2;
wire   [0:0] overflow_2_1_fu_2012_p2;
wire   [0:0] tmp22_fu_2045_p2;
wire   [0:0] brmerge_i_i_i2_1_fu_2039_p2;
wire   [0:0] underflow_2_1_not_fu_2050_p2;
wire   [15:0] p_Val2_30_1_mux_fu_2056_p3;
wire   [15:0] p_Val2_30_1_44_fu_2063_p3;
wire   [0:0] tmp_98_fu_2078_p3;
wire   [0:0] tmp_106_2_fu_2085_p2;
wire   [1:0] p_Result_46_2_fu_2103_p4;
wire   [0:0] carry_6_2_fu_2090_p2;
wire   [0:0] Range1_all_ones_2_2_fu_2112_p2;
wire   [0:0] Range1_all_zeros_2_2_fu_2118_p2;
wire   [0:0] tmp_100_fu_2096_p3;
wire   [0:0] tmp_117_2_fu_2132_p2;
wire   [0:0] p_41_i_i2_2_fu_2138_p2;
wire   [0:0] deleted_zeros_2_2_fu_2124_p3;
wire   [0:0] p_not_i_i2_2_fu_2157_p2;
wire   [0:0] brmerge_i_i2_2_fu_2163_p2;
wire   [0:0] deleted_ones_2_2_fu_2143_p3;
wire   [0:0] p_38_i_i2_2_fu_2151_p2;
wire   [0:0] brmerge40_demorgan_i_1_fu_2173_p2;
wire   [0:0] tmp52_demorgan_fu_2178_p2;
wire   [0:0] tmp23_fu_2184_p2;
wire   [0:0] underflow_2_2_fu_2190_p2;
wire   [0:0] overflow_2_2_fu_2168_p2;
wire   [0:0] tmp24_fu_2201_p2;
wire   [0:0] brmerge_i_i_i2_2_fu_2195_p2;
wire   [0:0] underflow_2_2_not_fu_2206_p2;
wire   [15:0] p_Val2_30_2_mux_fu_2212_p3;
wire   [15:0] p_Val2_30_2_45_fu_2219_p3;
wire   [15:0] llr_0_V_write_assig_fu_1446_p3;
wire   [15:0] llr_1_V_write_assig_fu_1914_p3;
wire   [15:0] llr_2_V_write_assig_fu_1602_p3;
wire   [15:0] llr_3_V_write_assig_fu_2070_p3;
wire   [15:0] llr_4_V_write_assig_fu_1758_p3;
wire   [15:0] llr_5_V_write_assig_fu_2226_p3;
wire   [16:0] grp_fu_2270_p0;
wire  signed [18:0] grp_fu_2270_p1;
wire  signed [18:0] grp_fu_2276_p1;
wire  signed [18:0] grp_fu_2282_p1;
wire   [16:0] grp_fu_2288_p0;
wire  signed [18:0] grp_fu_2288_p1;
wire  signed [18:0] grp_fu_2294_p1;
wire  signed [18:0] grp_fu_2300_p1;
wire   [16:0] grp_fu_2306_p0;
wire   [16:0] grp_fu_2314_p0;
wire   [16:0] grp_fu_2322_p0;
wire   [16:0] grp_fu_2330_p0;
wire   [16:0] grp_fu_2338_p0;
wire   [16:0] grp_fu_2346_p0;
reg    grp_fu_2270_ce;
reg    grp_fu_2276_ce;
reg    grp_fu_2282_ce;
reg    grp_fu_2288_ce;
reg    grp_fu_2294_ce;
reg    grp_fu_2300_ce;
reg    grp_fu_2306_ce;
reg    grp_fu_2314_ce;
reg    grp_fu_2322_ce;
reg    grp_fu_2330_ce;
reg    grp_fu_2338_ce;
reg    grp_fu_2346_ce;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to10;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [35:0] grp_fu_2270_p00;
wire   [35:0] grp_fu_2288_p00;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
end

demod_func1_demodbkb #(
    .DataWidth( 15 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
demod3_REGION_THRES_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(demod3_REGION_THRES_s_address0),
    .ce0(demod3_REGION_THRES_s_ce0),
    .q0(demod3_REGION_THRES_s_q0),
    .address1(demod3_REGION_THRES_s_address1),
    .ce1(demod3_REGION_THRES_s_ce1),
    .q1(demod3_REGION_THRES_s_q1),
    .address2(demod3_REGION_THRES_s_address2),
    .ce2(demod3_REGION_THRES_s_ce2),
    .q2(demod3_REGION_THRES_s_q2),
    .address3(demod3_REGION_THRES_s_address3),
    .ce3(demod3_REGION_THRES_s_ce3),
    .q3(demod3_REGION_THRES_s_q3),
    .address4(demod3_REGION_THRES_s_address4),
    .ce4(demod3_REGION_THRES_s_ce4),
    .q4(demod3_REGION_THRES_s_q4),
    .address5(demod3_REGION_THRES_s_address5),
    .ce5(demod3_REGION_THRES_s_ce5),
    .q5(demod3_REGION_THRES_s_q5)
);

demod_func1_demodcud #(
    .DataWidth( 17 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
demod3_GRADIENT_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(demod3_GRADIENT_V_0_address0),
    .ce0(demod3_GRADIENT_V_0_ce0),
    .q0(demod3_GRADIENT_V_0_q0),
    .address1(demod3_GRADIENT_V_0_address1),
    .ce1(demod3_GRADIENT_V_0_ce1),
    .q1(demod3_GRADIENT_V_0_q1)
);

demod_func1_demoddEe #(
    .DataWidth( 17 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
demod3_INTERCEPT_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(demod3_INTERCEPT_V_0_address0),
    .ce0(demod3_INTERCEPT_V_0_ce0),
    .q0(demod3_INTERCEPT_V_0_q0),
    .address1(demod3_INTERCEPT_V_0_address1),
    .ce1(demod3_INTERCEPT_V_0_ce1),
    .q1(demod3_INTERCEPT_V_0_q1)
);

demod_func1_demodeOg #(
    .DataWidth( 17 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
demod3_GRADIENT_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(demod3_GRADIENT_V_1_address0),
    .ce0(demod3_GRADIENT_V_1_ce0),
    .q0(demod3_GRADIENT_V_1_q0),
    .address1(demod3_GRADIENT_V_1_address1),
    .ce1(demod3_GRADIENT_V_1_ce1),
    .q1(demod3_GRADIENT_V_1_q1)
);

demod_func1_demodfYi #(
    .DataWidth( 16 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
demod3_INTERCEPT_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(demod3_INTERCEPT_V_1_address0),
    .ce0(demod3_INTERCEPT_V_1_ce0),
    .q0(demod3_INTERCEPT_V_1_q0),
    .address1(demod3_INTERCEPT_V_1_address1),
    .ce1(demod3_INTERCEPT_V_1_ce1),
    .q1(demod3_INTERCEPT_V_1_q1)
);

demod_func1_demodg8j #(
    .DataWidth( 16 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
demod3_GRADIENT_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(demod3_GRADIENT_V_2_address0),
    .ce0(demod3_GRADIENT_V_2_ce0),
    .q0(demod3_GRADIENT_V_2_q0),
    .address1(demod3_GRADIENT_V_2_address1),
    .ce1(demod3_GRADIENT_V_2_ce1),
    .q1(demod3_GRADIENT_V_2_q1)
);

demod_func1_demodhbi #(
    .DataWidth( 16 ),
    .AddressRange( 24 ),
    .AddressWidth( 5 ))
demod3_INTERCEPT_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(demod3_INTERCEPT_V_2_address0),
    .ce0(demod3_INTERCEPT_V_2_ce0),
    .q0(demod3_INTERCEPT_V_2_q0),
    .address1(demod3_INTERCEPT_V_2_address1),
    .ce1(demod3_INTERCEPT_V_2_ce1),
    .q1(demod3_INTERCEPT_V_2_q1)
);

demod_4x_mul_mul_ibs #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 36 ))
demod_4x_mul_mul_ibs_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2270_p0),
    .din1(grp_fu_2270_p1),
    .ce(grp_fu_2270_ce),
    .dout(grp_fu_2270_p2)
);

demod_4x_mul_mul_jbC #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 36 ))
demod_4x_mul_mul_jbC_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(demod3_GRADIENT_V_1_1_reg_2561),
    .din1(grp_fu_2276_p1),
    .ce(grp_fu_2276_ce),
    .dout(grp_fu_2276_p2)
);

demod_4x_mul_mul_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 36 ))
demod_4x_mul_mul_kbM_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(demod3_GRADIENT_V_2_1_reg_2571),
    .din1(grp_fu_2282_p1),
    .ce(grp_fu_2282_ce),
    .dout(grp_fu_2282_p2)
);

demod_4x_mul_mul_ibs #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 36 ))
demod_4x_mul_mul_ibs_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2288_p0),
    .din1(grp_fu_2288_p1),
    .ce(grp_fu_2288_ce),
    .dout(grp_fu_2288_p2)
);

demod_4x_mul_mul_jbC #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 36 ))
demod_4x_mul_mul_jbC_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(demod3_GRADIENT_V_1_3_reg_2591),
    .din1(grp_fu_2294_p1),
    .ce(grp_fu_2294_ce),
    .dout(grp_fu_2294_p2)
);

demod_4x_mul_mul_kbM #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 19 ),
    .dout_WIDTH( 36 ))
demod_4x_mul_mul_kbM_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(demod3_GRADIENT_V_2_3_reg_2601),
    .din1(grp_fu_2300_p1),
    .ce(grp_fu_2300_ce),
    .dout(grp_fu_2300_p2)
);

demod_4x_mul_mul_lbW #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
demod_4x_mul_mul_lbW_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2306_p0),
    .din1(intrp_V_reg_2685),
    .ce(grp_fu_2306_ce),
    .dout(grp_fu_2306_p2)
);

demod_4x_mul_mul_lbW #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
demod_4x_mul_mul_lbW_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2314_p0),
    .din1(intrp_V_1_reg_2690),
    .ce(grp_fu_2314_ce),
    .dout(grp_fu_2314_p2)
);

demod_4x_mul_mul_lbW #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
demod_4x_mul_mul_lbW_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2322_p0),
    .din1(intrp_V_s_reg_2695),
    .ce(grp_fu_2322_ce),
    .dout(grp_fu_2322_p2)
);

demod_4x_mul_mul_lbW #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
demod_4x_mul_mul_lbW_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2330_p0),
    .din1(intrp_V_2_reg_2700),
    .ce(grp_fu_2330_ce),
    .dout(grp_fu_2330_p2)
);

demod_4x_mul_mul_lbW #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
demod_4x_mul_mul_lbW_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2338_p0),
    .din1(intrp_V_2_1_reg_2705),
    .ce(grp_fu_2338_ce),
    .dout(grp_fu_2338_p2)
);

demod_4x_mul_mul_lbW #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 35 ))
demod_4x_mul_mul_lbW_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2346_p0),
    .din1(intrp_V_2_2_reg_2710),
    .ce(grp_fu_2346_ce),
    .dout(grp_fu_2346_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        demod3_GRADIENT_V_0_1_reg_2551 <= demod3_GRADIENT_V_0_q0;
        demod3_GRADIENT_V_0_3_reg_2581 <= demod3_GRADIENT_V_0_q1;
        demod3_GRADIENT_V_1_1_reg_2561 <= demod3_GRADIENT_V_1_q0;
        demod3_GRADIENT_V_1_3_reg_2591 <= demod3_GRADIENT_V_1_q1;
        demod3_GRADIENT_V_2_1_reg_2571 <= demod3_GRADIENT_V_2_q0;
        demod3_GRADIENT_V_2_3_reg_2601 <= demod3_GRADIENT_V_2_q1;
        demod3_INTERCEPT_V_0_2_reg_2556 <= demod3_INTERCEPT_V_0_q0;
        demod3_INTERCEPT_V_0_4_reg_2586 <= demod3_INTERCEPT_V_0_q1;
        demod3_INTERCEPT_V_1_2_reg_2566 <= demod3_INTERCEPT_V_1_q0;
        demod3_INTERCEPT_V_1_4_reg_2596 <= demod3_INTERCEPT_V_1_q1;
        demod3_INTERCEPT_V_2_2_reg_2576 <= demod3_INTERCEPT_V_2_q0;
        demod3_INTERCEPT_V_2_4_reg_2606 <= demod3_INTERCEPT_V_2_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        demod3_INTERCEPT_V_0_2_reg_2556_pp0_iter5_reg <= demod3_INTERCEPT_V_0_2_reg_2556;
        demod3_INTERCEPT_V_0_2_reg_2556_pp0_iter6_reg <= demod3_INTERCEPT_V_0_2_reg_2556_pp0_iter5_reg;
        demod3_INTERCEPT_V_0_4_reg_2586_pp0_iter5_reg <= demod3_INTERCEPT_V_0_4_reg_2586;
        demod3_INTERCEPT_V_0_4_reg_2586_pp0_iter6_reg <= demod3_INTERCEPT_V_0_4_reg_2586_pp0_iter5_reg;
        demod3_INTERCEPT_V_1_2_reg_2566_pp0_iter5_reg <= demod3_INTERCEPT_V_1_2_reg_2566;
        demod3_INTERCEPT_V_1_2_reg_2566_pp0_iter6_reg <= demod3_INTERCEPT_V_1_2_reg_2566_pp0_iter5_reg;
        demod3_INTERCEPT_V_1_4_reg_2596_pp0_iter5_reg <= demod3_INTERCEPT_V_1_4_reg_2596;
        demod3_INTERCEPT_V_1_4_reg_2596_pp0_iter6_reg <= demod3_INTERCEPT_V_1_4_reg_2596_pp0_iter5_reg;
        demod3_INTERCEPT_V_2_2_reg_2576_pp0_iter5_reg <= demod3_INTERCEPT_V_2_2_reg_2576;
        demod3_INTERCEPT_V_2_2_reg_2576_pp0_iter6_reg <= demod3_INTERCEPT_V_2_2_reg_2576_pp0_iter5_reg;
        demod3_INTERCEPT_V_2_4_reg_2606_pp0_iter5_reg <= demod3_INTERCEPT_V_2_4_reg_2606;
        demod3_INTERCEPT_V_2_4_reg_2606_pp0_iter6_reg <= demod3_INTERCEPT_V_2_4_reg_2606_pp0_iter5_reg;
        intrp_V_1_reg_2690 <= {{p_Val2_18_1_fu_729_p2[34:17]}};
        intrp_V_2_1_reg_2705 <= {{p_Val2_26_1_fu_831_p2[34:17]}};
        intrp_V_2_2_reg_2710 <= {{p_Val2_26_2_fu_865_p2[34:17]}};
        intrp_V_2_reg_2700 <= {{p_Val2_5_fu_797_p2[34:17]}};
        intrp_V_reg_2685 <= {{p_Val2_s_fu_695_p2[34:17]}};
        intrp_V_s_reg_2695 <= {{p_Val2_18_2_fu_763_p2[34:17]}};
        inv_sigma_sq_V_read_reg_2354_pp0_iter2_reg <= inv_sigma_sq_V_read_reg_2354_pp0_iter1_reg;
        inv_sigma_sq_V_read_reg_2354_pp0_iter3_reg <= inv_sigma_sq_V_read_reg_2354_pp0_iter2_reg;
        inv_sigma_sq_V_read_reg_2354_pp0_iter4_reg <= inv_sigma_sq_V_read_reg_2354_pp0_iter3_reg;
        inv_sigma_sq_V_read_reg_2354_pp0_iter5_reg <= inv_sigma_sq_V_read_reg_2354_pp0_iter4_reg;
        inv_sigma_sq_V_read_reg_2354_pp0_iter6_reg <= inv_sigma_sq_V_read_reg_2354_pp0_iter5_reg;
        inv_sigma_sq_V_read_reg_2354_pp0_iter7_reg <= inv_sigma_sq_V_read_reg_2354_pp0_iter6_reg;
        mod_type_V_read_reg_2375_pp0_iter2_reg <= mod_type_V_read_reg_2375_pp0_iter1_reg;
        not_s_i_i_i2_1_reg_2957 <= not_s_i_i_i2_1_fu_1207_p2;
        not_s_i_i_i2_2_reg_2976 <= not_s_i_i_i2_2_fu_1263_p2;
        not_s_i_i_i2_reg_2938 <= not_s_i_i_i2_fu_1151_p2;
        not_s_i_i_i_1_reg_2900 <= not_s_i_i_i_1_fu_1039_p2;
        not_s_i_i_i_2_reg_2919 <= not_s_i_i_i_2_fu_1095_p2;
        not_s_i_i_i_reg_2881 <= not_s_i_i_i_fu_983_p2;
        p_Val2_22_1_reg_2906 <= p_Val2_22_1_fu_1060_p2;
        p_Val2_22_2_reg_2925 <= p_Val2_22_2_fu_1116_p2;
        p_Val2_30_1_reg_2963 <= p_Val2_30_1_fu_1228_p2;
        p_Val2_30_2_reg_2982 <= p_Val2_30_2_fu_1284_p2;
        p_Val2_4_reg_2887 <= p_Val2_4_fu_1004_p2;
        p_Val2_7_reg_2944 <= p_Val2_7_fu_1172_p2;
        r_V_1_reg_2660 <= grp_fu_2276_p2;
        r_V_2_reg_2665 <= grp_fu_2282_p2;
        r_V_4_1_reg_2776 <= grp_fu_2314_p2;
        r_V_4_1_reg_2776_pp0_iter10_reg <= r_V_4_1_reg_2776;
        r_V_4_2_reg_2797 <= grp_fu_2322_p2;
        r_V_4_2_reg_2797_pp0_iter10_reg <= r_V_4_2_reg_2797;
        r_V_4_reg_2755 <= grp_fu_2306_p2;
        r_V_4_reg_2755_pp0_iter10_reg <= r_V_4_reg_2755;
        r_V_5_1_reg_2675 <= grp_fu_2294_p2;
        r_V_5_2_reg_2680 <= grp_fu_2300_p2;
        r_V_5_reg_2670 <= grp_fu_2288_p2;
        r_V_6_1_reg_2839 <= grp_fu_2338_p2;
        r_V_6_1_reg_2839_pp0_iter10_reg <= r_V_6_1_reg_2839;
        r_V_6_2_reg_2860 <= grp_fu_2346_p2;
        r_V_6_2_reg_2860_pp0_iter10_reg <= r_V_6_2_reg_2860;
        r_V_6_reg_2818 <= grp_fu_2330_p2;
        r_V_6_reg_2818_pp0_iter10_reg <= r_V_6_reg_2818;
        r_V_reg_2655 <= grp_fu_2270_p2;
        region_V_2_reg_2486 <= region_V_2_fu_614_p3;
        region_V_reg_2481 <= region_V_fu_532_p3;
        sym_M_imag_V_read_reg_2359_pp0_iter2_reg <= sym_M_imag_V_read_reg_2359_pp0_iter1_reg;
        sym_M_imag_V_read_reg_2359_pp0_iter3_reg <= sym_M_imag_V_read_reg_2359_pp0_iter2_reg;
        sym_M_imag_V_read_reg_2359_pp0_iter4_reg <= sym_M_imag_V_read_reg_2359_pp0_iter3_reg;
        sym_M_real_V_read_reg_2367_pp0_iter2_reg <= sym_M_real_V_read_reg_2367_pp0_iter1_reg;
        sym_M_real_V_read_reg_2367_pp0_iter3_reg <= sym_M_real_V_read_reg_2367_pp0_iter2_reg;
        sym_M_real_V_read_reg_2367_pp0_iter4_reg <= sym_M_real_V_read_reg_2367_pp0_iter3_reg;
        tmp_59_reg_2764 <= grp_fu_2306_p2[32'd34];
        tmp_59_reg_2764_pp0_iter10_reg <= tmp_59_reg_2764;
        tmp_61_reg_2771 <= tmp_61_fu_909_p1;
        tmp_63_reg_2893 <= p_Val2_4_fu_1004_p2[32'd15];
        tmp_65_reg_2785 <= grp_fu_2314_p2[32'd34];
        tmp_65_reg_2785_pp0_iter10_reg <= tmp_65_reg_2785;
        tmp_68_reg_2792 <= tmp_68_fu_919_p1;
        tmp_71_reg_2912 <= p_Val2_22_1_fu_1060_p2[32'd15];
        tmp_73_reg_2806 <= grp_fu_2322_p2[32'd34];
        tmp_73_reg_2806_pp0_iter10_reg <= tmp_73_reg_2806;
        tmp_78_reg_2813 <= tmp_78_fu_929_p1;
        tmp_80_reg_2931 <= p_Val2_22_2_fu_1116_p2[32'd15];
        tmp_83_reg_2827 <= grp_fu_2330_p2[32'd34];
        tmp_83_reg_2827_pp0_iter10_reg <= tmp_83_reg_2827;
        tmp_85_reg_2834 <= tmp_85_fu_939_p1;
        tmp_87_reg_2950 <= p_Val2_7_fu_1172_p2[32'd15];
        tmp_89_reg_2848 <= grp_fu_2338_p2[32'd34];
        tmp_89_reg_2848_pp0_iter10_reg <= tmp_89_reg_2848;
        tmp_91_reg_2855 <= tmp_91_fu_949_p1;
        tmp_93_reg_2969 <= p_Val2_30_1_fu_1228_p2[32'd15];
        tmp_95_reg_2869 <= grp_fu_2346_p2[32'd34];
        tmp_95_reg_2869_pp0_iter10_reg <= tmp_95_reg_2869;
        tmp_97_reg_2876 <= tmp_97_fu_959_p1;
        tmp_99_reg_2988 <= p_Val2_30_2_fu_1284_p2[32'd15];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        demod3_REGION_THRES_11_reg_2466 <= demod3_REGION_THRES_s_q3;
        demod3_REGION_THRES_14_reg_2471 <= demod3_REGION_THRES_s_q4;
        demod3_REGION_THRES_17_reg_2476 <= demod3_REGION_THRES_s_q5;
        demod3_REGION_THRES_2_reg_2451 <= demod3_REGION_THRES_s_q0;
        demod3_REGION_THRES_5_reg_2456 <= demod3_REGION_THRES_s_q1;
        demod3_REGION_THRES_8_reg_2461 <= demod3_REGION_THRES_s_q2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inv_sigma_sq_V_read_reg_2354 <= inv_sigma_sq_V;
        inv_sigma_sq_V_read_reg_2354_pp0_iter1_reg <= inv_sigma_sq_V_read_reg_2354;
        mod_type_V_read_reg_2375 <= mod_type_V;
        mod_type_V_read_reg_2375_pp0_iter1_reg <= mod_type_V_read_reg_2375;
        p_028_0_i2_1_reg_2431[2] <= p_028_0_i2_1_fu_419_p3[2];
        p_028_0_i2_1_reg_2431_pp0_iter1_reg[2] <= p_028_0_i2_1_reg_2431[2];
        p_028_0_i2_2_reg_2441[2] <= p_028_0_i2_2_fu_438_p3[2];
        p_028_0_i2_2_reg_2441_pp0_iter1_reg[2] <= p_028_0_i2_2_reg_2441[2];
        p_028_0_i2_reg_2421[2] <= p_028_0_i2_fu_400_p3[2];
        p_028_0_i2_reg_2421_pp0_iter1_reg[2] <= p_028_0_i2_reg_2421[2];
        p_028_0_i_1_reg_2396[2] <= p_028_0_i_1_fu_354_p3[2];
        p_028_0_i_1_reg_2396_pp0_iter1_reg[2] <= p_028_0_i_1_reg_2396[2];
        p_028_0_i_2_reg_2406[2] <= p_028_0_i_2_fu_373_p3[2];
        p_028_0_i_2_reg_2406_pp0_iter1_reg[2] <= p_028_0_i_2_reg_2406[2];
        p_028_0_i_reg_2386[2] <= p_028_0_i_fu_335_p3[2];
        p_028_0_i_reg_2386_pp0_iter1_reg[2] <= p_028_0_i_reg_2386[2];
        sym_M_imag_V_read_reg_2359 <= sym_M_imag_V;
        sym_M_imag_V_read_reg_2359_pp0_iter1_reg <= sym_M_imag_V_read_reg_2359;
        sym_M_real_V_read_reg_2367 <= sym_M_real_V;
        sym_M_real_V_read_reg_2367_pp0_iter1_reg <= sym_M_real_V_read_reg_2367;
        tmp_82_reg_2416 <= tmp_82_fu_392_p1[32'd18];
        tmp_82_reg_2416_pp0_iter1_reg <= tmp_82_reg_2416;
        tmp_reg_2381 <= tmp_fu_327_p1[32'd18];
        tmp_reg_2381_pp0_iter1_reg <= tmp_reg_2381;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to10 = 1'b1;
    end else begin
        ap_idle_pp0_0to10 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to10 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        demod3_GRADIENT_V_0_ce0 = 1'b1;
    end else begin
        demod3_GRADIENT_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        demod3_GRADIENT_V_0_ce1 = 1'b1;
    end else begin
        demod3_GRADIENT_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        demod3_GRADIENT_V_1_ce0 = 1'b1;
    end else begin
        demod3_GRADIENT_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        demod3_GRADIENT_V_1_ce1 = 1'b1;
    end else begin
        demod3_GRADIENT_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        demod3_GRADIENT_V_2_ce0 = 1'b1;
    end else begin
        demod3_GRADIENT_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        demod3_GRADIENT_V_2_ce1 = 1'b1;
    end else begin
        demod3_GRADIENT_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        demod3_INTERCEPT_V_0_ce0 = 1'b1;
    end else begin
        demod3_INTERCEPT_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        demod3_INTERCEPT_V_0_ce1 = 1'b1;
    end else begin
        demod3_INTERCEPT_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        demod3_INTERCEPT_V_1_ce0 = 1'b1;
    end else begin
        demod3_INTERCEPT_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        demod3_INTERCEPT_V_1_ce1 = 1'b1;
    end else begin
        demod3_INTERCEPT_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        demod3_INTERCEPT_V_2_ce0 = 1'b1;
    end else begin
        demod3_INTERCEPT_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        demod3_INTERCEPT_V_2_ce1 = 1'b1;
    end else begin
        demod3_INTERCEPT_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        demod3_REGION_THRES_s_ce0 = 1'b1;
    end else begin
        demod3_REGION_THRES_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        demod3_REGION_THRES_s_ce1 = 1'b1;
    end else begin
        demod3_REGION_THRES_s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        demod3_REGION_THRES_s_ce2 = 1'b1;
    end else begin
        demod3_REGION_THRES_s_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        demod3_REGION_THRES_s_ce3 = 1'b1;
    end else begin
        demod3_REGION_THRES_s_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        demod3_REGION_THRES_s_ce4 = 1'b1;
    end else begin
        demod3_REGION_THRES_s_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        demod3_REGION_THRES_s_ce5 = 1'b1;
    end else begin
        demod3_REGION_THRES_s_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2270_ce = 1'b1;
    end else begin
        grp_fu_2270_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2276_ce = 1'b1;
    end else begin
        grp_fu_2276_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2282_ce = 1'b1;
    end else begin
        grp_fu_2282_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2288_ce = 1'b1;
    end else begin
        grp_fu_2288_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2294_ce = 1'b1;
    end else begin
        grp_fu_2294_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2300_ce = 1'b1;
    end else begin
        grp_fu_2300_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2306_ce = 1'b1;
    end else begin
        grp_fu_2306_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2314_ce = 1'b1;
    end else begin
        grp_fu_2314_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2322_ce = 1'b1;
    end else begin
        grp_fu_2322_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2330_ce = 1'b1;
    end else begin
        grp_fu_2330_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2338_ce = 1'b1;
    end else begin
        grp_fu_2338_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2346_ce = 1'b1;
    end else begin
        grp_fu_2346_ce = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OP1_V_3_cast1_fu_665_p1 = sym_M_imag_V_read_reg_2359_pp0_iter4_reg;

assign OP1_V_cast2_fu_653_p1 = sym_M_real_V_read_reg_2367_pp0_iter4_reg;

assign OP2_V_fu_881_p1 = inv_sigma_sq_V_read_reg_2354_pp0_iter7_reg;

assign Range1_all_ones_1_fu_1488_p2 = ((p_Result_44_1_fu_1479_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_2_1_fu_1956_p2 = ((p_Result_46_1_fu_1947_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_2_2_fu_2112_p2 = ((p_Result_46_2_fu_2103_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_2_fu_1800_p2 = ((p_Result_1_fu_1791_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_fu_1332_p2 = ((p_Result_s_fu_1323_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_ones_s_fu_1644_p2 = ((p_Result_44_2_fu_1635_p4 == 2'd3) ? 1'b1 : 1'b0);

assign Range1_all_zeros_1_fu_1494_p2 = ((p_Result_44_1_fu_1479_p4 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_2_1_fu_1962_p2 = ((p_Result_46_1_fu_1947_p4 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_2_2_fu_2118_p2 = ((p_Result_46_2_fu_2103_p4 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_2_fu_1806_p2 = ((p_Result_1_fu_1791_p4 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_1338_p2 = ((p_Result_s_fu_1323_p4 == 2'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_s_fu_1650_p2 = ((p_Result_44_2_fu_1635_p4 == 2'd0) ? 1'b1 : 1'b0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((ap_start == 1'b0) & (ap_start == 1'b1)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return_0 = llr_0_V_write_assig_fu_1446_p3;

assign ap_return_1 = llr_1_V_write_assig_fu_1914_p3;

assign ap_return_2 = llr_2_V_write_assig_fu_1602_p3;

assign ap_return_3 = llr_3_V_write_assig_fu_2070_p3;

assign ap_return_4 = llr_4_V_write_assig_fu_1758_p3;

assign ap_return_5 = llr_5_V_write_assig_fu_2226_p3;

assign brmerge40_demorgan_i_1_fu_2173_p2 = (tmp_99_reg_2988 & deleted_ones_2_2_fu_2143_p3);

assign brmerge40_demorgan_i_6_fu_1549_p2 = (tmp_71_reg_2912 & deleted_ones_1_fu_1519_p3);

assign brmerge40_demorgan_i_7_fu_1705_p2 = (tmp_80_reg_2931 & deleted_ones_s_fu_1675_p3);

assign brmerge40_demorgan_i_8_fu_1861_p2 = (tmp_87_reg_2950 & deleted_ones_2_fu_1831_p3);

assign brmerge40_demorgan_i_9_fu_2017_p2 = (tmp_93_reg_2969 & deleted_ones_2_1_fu_1987_p3);

assign brmerge40_demorgan_i_fu_1393_p2 = (tmp_63_reg_2893 & deleted_ones_fu_1363_p3);

assign brmerge_i_i2_1_fu_2007_p2 = (tmp_93_reg_2969 | p_not_i_i2_1_fu_2001_p2);

assign brmerge_i_i2_2_fu_2163_p2 = (tmp_99_reg_2988 | p_not_i_i2_2_fu_2157_p2);

assign brmerge_i_i2_fu_1851_p2 = (tmp_87_reg_2950 | p_not_i_i2_fu_1845_p2);

assign brmerge_i_i_1_fu_1539_p2 = (tmp_71_reg_2912 | p_not_i_i_1_fu_1533_p2);

assign brmerge_i_i_2_fu_1695_p2 = (tmp_80_reg_2931 | p_not_i_i_2_fu_1689_p2);

assign brmerge_i_i_fu_1383_p2 = (tmp_63_reg_2893 | p_not_i_i_fu_1377_p2);

assign brmerge_i_i_i2_1_fu_2039_p2 = (underflow_2_1_fu_2034_p2 | overflow_2_1_fu_2012_p2);

assign brmerge_i_i_i2_2_fu_2195_p2 = (underflow_2_2_fu_2190_p2 | overflow_2_2_fu_2168_p2);

assign brmerge_i_i_i2_fu_1883_p2 = (underflow_2_fu_1878_p2 | overflow_2_fu_1856_p2);

assign brmerge_i_i_i_1_fu_1571_p2 = (underflow_1_fu_1566_p2 | overflow_1_fu_1544_p2);

assign brmerge_i_i_i_2_fu_1727_p2 = (underflow_s_fu_1722_p2 | overflow_s_fu_1700_p2);

assign brmerge_i_i_i_fu_1415_p2 = (underflow_fu_1410_p2 | overflow_fu_1388_p2);

assign carry_4_1_fu_1466_p2 = (tmp_81_1_fu_1461_p2 & tmp_69_fu_1454_p3);

assign carry_4_2_fu_1622_p2 = (tmp_81_2_fu_1617_p2 & tmp_79_fu_1610_p3);

assign carry_4_fu_1310_p2 = (tmp_62_fu_1298_p3 & tmp_21_fu_1305_p2);

assign carry_6_1_fu_1934_p2 = (tmp_92_fu_1922_p3 & tmp_106_1_fu_1929_p2);

assign carry_6_2_fu_2090_p2 = (tmp_98_fu_2078_p3 & tmp_106_2_fu_2085_p2);

assign carry_6_fu_1778_p2 = (tmp_86_fu_1766_p3 & tmp_27_fu_1773_p2);

assign deleted_ones_1_fu_1519_p3 = ((carry_4_1_fu_1466_p2[0:0] === 1'b1) ? p_41_i_i_1_fu_1514_p2 : Range1_all_ones_1_fu_1488_p2);

assign deleted_ones_2_1_fu_1987_p3 = ((carry_6_1_fu_1934_p2[0:0] === 1'b1) ? p_41_i_i2_1_fu_1982_p2 : Range1_all_ones_2_1_fu_1956_p2);

assign deleted_ones_2_2_fu_2143_p3 = ((carry_6_2_fu_2090_p2[0:0] === 1'b1) ? p_41_i_i2_2_fu_2138_p2 : Range1_all_ones_2_2_fu_2112_p2);

assign deleted_ones_2_fu_1831_p3 = ((carry_6_fu_1778_p2[0:0] === 1'b1) ? p_41_i_i2_fu_1826_p2 : Range1_all_ones_2_fu_1800_p2);

assign deleted_ones_fu_1363_p3 = ((carry_4_fu_1310_p2[0:0] === 1'b1) ? p_41_i_i_fu_1358_p2 : Range1_all_ones_fu_1332_p2);

assign deleted_ones_s_fu_1675_p3 = ((carry_4_2_fu_1622_p2[0:0] === 1'b1) ? p_41_i_i_2_fu_1670_p2 : Range1_all_ones_s_fu_1644_p2);

assign deleted_zeros_1_fu_1500_p3 = ((carry_4_1_fu_1466_p2[0:0] === 1'b1) ? Range1_all_ones_1_fu_1488_p2 : Range1_all_zeros_1_fu_1494_p2);

assign deleted_zeros_2_1_fu_1968_p3 = ((carry_6_1_fu_1934_p2[0:0] === 1'b1) ? Range1_all_ones_2_1_fu_1956_p2 : Range1_all_zeros_2_1_fu_1962_p2);

assign deleted_zeros_2_2_fu_2124_p3 = ((carry_6_2_fu_2090_p2[0:0] === 1'b1) ? Range1_all_ones_2_2_fu_2112_p2 : Range1_all_zeros_2_2_fu_2118_p2);

assign deleted_zeros_2_fu_1812_p3 = ((carry_6_fu_1778_p2[0:0] === 1'b1) ? Range1_all_ones_2_fu_1800_p2 : Range1_all_zeros_2_fu_1806_p2);

assign deleted_zeros_fu_1344_p3 = ((carry_4_fu_1310_p2[0:0] === 1'b1) ? Range1_all_ones_fu_1332_p2 : Range1_all_zeros_fu_1338_p2);

assign deleted_zeros_s_fu_1656_p3 = ((carry_4_2_fu_1622_p2[0:0] === 1'b1) ? Range1_all_ones_s_fu_1644_p2 : Range1_all_zeros_s_fu_1650_p2);

assign demod3_GRADIENT_V_0_address0 = tmp_45_fu_627_p1;

assign demod3_GRADIENT_V_0_address1 = tmp_50_fu_643_p1;

assign demod3_GRADIENT_V_1_address0 = tmp_45_fu_627_p1;

assign demod3_GRADIENT_V_1_address1 = tmp_50_fu_643_p1;

assign demod3_GRADIENT_V_2_address0 = tmp_45_fu_627_p1;

assign demod3_GRADIENT_V_2_address1 = tmp_50_fu_643_p1;

assign demod3_INTERCEPT_V_0_address0 = tmp_45_fu_627_p1;

assign demod3_INTERCEPT_V_0_address1 = tmp_50_fu_643_p1;

assign demod3_INTERCEPT_V_1_address0 = tmp_45_fu_627_p1;

assign demod3_INTERCEPT_V_1_address1 = tmp_50_fu_643_p1;

assign demod3_INTERCEPT_V_2_address0 = tmp_45_fu_627_p1;

assign demod3_INTERCEPT_V_2_address1 = tmp_50_fu_643_p1;

assign demod3_REGION_THRES_12_fu_539_p1 = $signed(demod3_REGION_THRES_11_reg_2466);

assign demod3_REGION_THRES_15_fu_547_p1 = $signed(demod3_REGION_THRES_14_reg_2471);

assign demod3_REGION_THRES_18_fu_555_p1 = $signed(demod3_REGION_THRES_17_reg_2476);

assign demod3_REGION_THRES_3_fu_457_p1 = $signed(demod3_REGION_THRES_2_reg_2451);

assign demod3_REGION_THRES_6_fu_465_p1 = $signed(demod3_REGION_THRES_5_reg_2456);

assign demod3_REGION_THRES_9_fu_473_p1 = $signed(demod3_REGION_THRES_8_reg_2461);

assign demod3_REGION_THRES_s_address0 = tmp_41_fu_343_p4;

assign demod3_REGION_THRES_s_address1 = tmp_42_fu_362_p4;

assign demod3_REGION_THRES_s_address2 = tmp_43_fu_381_p4;

assign demod3_REGION_THRES_s_address3 = tmp_46_fu_408_p4;

assign demod3_REGION_THRES_s_address4 = tmp_47_fu_427_p4;

assign demod3_REGION_THRES_s_address5 = tmp_48_fu_446_p4;

assign grp_fu_2270_p0 = grp_fu_2270_p00;

assign grp_fu_2270_p00 = demod3_GRADIENT_V_0_1_reg_2551;

assign grp_fu_2270_p1 = OP1_V_cast2_fu_653_p1;

assign grp_fu_2276_p1 = OP1_V_cast2_fu_653_p1;

assign grp_fu_2282_p1 = OP1_V_cast2_fu_653_p1;

assign grp_fu_2288_p0 = grp_fu_2288_p00;

assign grp_fu_2288_p00 = demod3_GRADIENT_V_0_3_reg_2581;

assign grp_fu_2288_p1 = OP1_V_3_cast1_fu_665_p1;

assign grp_fu_2294_p1 = OP1_V_3_cast1_fu_665_p1;

assign grp_fu_2300_p1 = OP1_V_3_cast1_fu_665_p1;

assign grp_fu_2306_p0 = OP2_V_fu_881_p1;

assign grp_fu_2314_p0 = OP2_V_fu_881_p1;

assign grp_fu_2322_p0 = OP2_V_fu_881_p1;

assign grp_fu_2330_p0 = OP2_V_fu_881_p1;

assign grp_fu_2338_p0 = OP2_V_fu_881_p1;

assign grp_fu_2346_p0 = OP2_V_fu_881_p1;

assign llr_0_V_write_assig_fu_1446_p3 = ((underflow_0_not_fu_1426_p2[0:0] === 1'b1) ? p_Val2_22_0_mux_fu_1432_p3 : p_Val2_s_41_fu_1439_p3);

assign llr_1_V_write_assig_fu_1914_p3 = ((underflow_2_0_not_fu_1894_p2[0:0] === 1'b1) ? p_Val2_30_0_mux_fu_1900_p3 : p_Val2_1_fu_1907_p3);

assign llr_2_V_write_assig_fu_1602_p3 = ((underflow_1_not_fu_1582_p2[0:0] === 1'b1) ? p_Val2_22_1_mux_fu_1588_p3 : p_Val2_22_1_42_fu_1595_p3);

assign llr_3_V_write_assig_fu_2070_p3 = ((underflow_2_1_not_fu_2050_p2[0:0] === 1'b1) ? p_Val2_30_1_mux_fu_2056_p3 : p_Val2_30_1_44_fu_2063_p3);

assign llr_4_V_write_assig_fu_1758_p3 = ((underflow_218_not_fu_1738_p2[0:0] === 1'b1) ? p_Val2_22_2_mux_fu_1744_p3 : p_Val2_22_2_43_fu_1751_p3);

assign llr_5_V_write_assig_fu_2226_p3 = ((underflow_2_2_not_fu_2206_p2[0:0] === 1'b1) ? p_Val2_30_2_mux_fu_2212_p3 : p_Val2_30_2_45_fu_2219_p3);

assign not_s_i_i_i2_1_fu_1207_p2 = (tmp_89_reg_2848 ^ 1'd1);

assign not_s_i_i_i2_2_fu_1263_p2 = (tmp_95_reg_2869 ^ 1'd1);

assign not_s_i_i_i2_fu_1151_p2 = (tmp_83_reg_2827 ^ 1'd1);

assign not_s_i_i_i_1_fu_1039_p2 = (tmp_65_reg_2785 ^ 1'd1);

assign not_s_i_i_i_2_fu_1095_p2 = (tmp_73_reg_2806 ^ 1'd1);

assign not_s_i_i_i_fu_983_p2 = (tmp_59_reg_2764 ^ 1'd1);

assign overflow_1_fu_1544_p2 = (not_s_i_i_i_1_reg_2900 & brmerge_i_i_1_fu_1539_p2);

assign overflow_2_1_fu_2012_p2 = (not_s_i_i_i2_1_reg_2957 & brmerge_i_i2_1_fu_2007_p2);

assign overflow_2_2_fu_2168_p2 = (not_s_i_i_i2_2_reg_2976 & brmerge_i_i2_2_fu_2163_p2);

assign overflow_2_fu_1856_p2 = (not_s_i_i_i2_reg_2938 & brmerge_i_i2_fu_1851_p2);

assign overflow_fu_1388_p2 = (not_s_i_i_i_reg_2881 & brmerge_i_i_fu_1383_p2);

assign overflow_s_fu_1700_p2 = (not_s_i_i_i_2_reg_2919 & brmerge_i_i_2_fu_1695_p2);

assign p_028_0_i2_1_fu_419_p3 = ((tmp_82_fu_392_p3[0:0] === 1'b1) ? 3'd2 : 3'd6);

assign p_028_0_i2_2_fu_438_p3 = ((tmp_82_fu_392_p3[0:0] === 1'b1) ? 3'd1 : 3'd5);

assign p_028_0_i2_fu_400_p3 = ((tmp_82_fu_392_p3[0:0] === 1'b1) ? 3'd3 : 3'd7);

assign p_028_0_i_1_fu_354_p3 = ((tmp_fu_327_p3[0:0] === 1'b1) ? 3'd2 : 3'd6);

assign p_028_0_i_2_fu_373_p3 = ((tmp_fu_327_p3[0:0] === 1'b1) ? 3'd1 : 3'd5);

assign p_028_0_i_fu_335_p3 = ((tmp_fu_327_p3[0:0] === 1'b1) ? 3'd3 : 3'd7);

assign p_2_fu_563_p3 = ((tmp_82_reg_2416_pp0_iter1_reg[0:0] === 1'b1) ? 3'd0 : 3'd4);

assign p_38_i_i2_1_fu_1995_p2 = (carry_6_1_fu_1934_p2 & Range1_all_ones_2_1_fu_1956_p2);

assign p_38_i_i2_2_fu_2151_p2 = (carry_6_2_fu_2090_p2 & Range1_all_ones_2_2_fu_2112_p2);

assign p_38_i_i2_fu_1839_p2 = (carry_6_fu_1778_p2 & Range1_all_ones_2_fu_1800_p2);

assign p_38_i_i_1_fu_1527_p2 = (carry_4_1_fu_1466_p2 & Range1_all_ones_1_fu_1488_p2);

assign p_38_i_i_2_fu_1683_p2 = (carry_4_2_fu_1622_p2 & Range1_all_ones_s_fu_1644_p2);

assign p_38_i_i_fu_1371_p2 = (carry_4_fu_1310_p2 & Range1_all_ones_fu_1332_p2);

assign p_41_i_i2_1_fu_1982_p2 = (tmp_89_reg_2848_pp0_iter10_reg & tmp_117_1_fu_1976_p2);

assign p_41_i_i2_2_fu_2138_p2 = (tmp_95_reg_2869_pp0_iter10_reg & tmp_117_2_fu_2132_p2);

assign p_41_i_i2_fu_1826_p2 = (tmp_83_reg_2827_pp0_iter10_reg & tmp_28_fu_1820_p2);

assign p_41_i_i_1_fu_1514_p2 = (tmp_90_1_fu_1508_p2 & tmp_65_reg_2785_pp0_iter10_reg);

assign p_41_i_i_2_fu_1670_p2 = (tmp_90_2_fu_1664_p2 & tmp_73_reg_2806_pp0_iter10_reg);

assign p_41_i_i_fu_1358_p2 = (tmp_59_reg_2764_pp0_iter10_reg & tmp_22_fu_1352_p2);

assign p_Result_1_fu_1791_p4 = {{r_V_6_reg_2818_pp0_iter10_reg[34:33]}};

assign p_Result_44_1_fu_1479_p4 = {{r_V_4_1_reg_2776_pp0_iter10_reg[34:33]}};

assign p_Result_44_2_fu_1635_p4 = {{r_V_4_2_reg_2797_pp0_iter10_reg[34:33]}};

assign p_Result_46_1_fu_1947_p4 = {{r_V_6_1_reg_2839_pp0_iter10_reg[34:33]}};

assign p_Result_46_2_fu_2103_p4 = {{r_V_6_2_reg_2860_pp0_iter10_reg[34:33]}};

assign p_Result_s_fu_1323_p4 = {{r_V_4_reg_2755_pp0_iter10_reg[34:33]}};

assign p_Val2_18_1_fu_729_p2 = ($signed(tmp_701_1_fu_714_p1) - $signed(tmp_72_1_cast_fu_725_p1));

assign p_Val2_18_2_fu_763_p2 = ($signed(tmp_701_2_fu_748_p1) - $signed(tmp_72_2_cast_fu_759_p1));

assign p_Val2_1_fu_1907_p3 = ((underflow_2_fu_1878_p2[0:0] === 1'b1) ? 16'd32768 : p_Val2_7_reg_2944);

assign p_Val2_21_1_fu_1018_p4 = {{r_V_4_1_reg_2776[32:17]}};

assign p_Val2_21_2_fu_1074_p4 = {{r_V_4_2_reg_2797[32:17]}};

assign p_Val2_22_0_mux_fu_1432_p3 = ((brmerge_i_i_i_fu_1415_p2[0:0] === 1'b1) ? 16'd32767 : p_Val2_4_reg_2887);

assign p_Val2_22_1_42_fu_1595_p3 = ((underflow_1_fu_1566_p2[0:0] === 1'b1) ? 16'd32768 : p_Val2_22_1_reg_2906);

assign p_Val2_22_1_fu_1060_p2 = (tmp_78_1_fu_1056_p1 + p_Val2_21_1_fu_1018_p4);

assign p_Val2_22_1_mux_fu_1588_p3 = ((brmerge_i_i_i_1_fu_1571_p2[0:0] === 1'b1) ? 16'd32767 : p_Val2_22_1_reg_2906);

assign p_Val2_22_2_43_fu_1751_p3 = ((underflow_s_fu_1722_p2[0:0] === 1'b1) ? 16'd32768 : p_Val2_22_2_reg_2925);

assign p_Val2_22_2_fu_1116_p2 = (tmp_78_2_fu_1112_p1 + p_Val2_21_2_fu_1074_p4);

assign p_Val2_22_2_mux_fu_1744_p3 = ((brmerge_i_i_i_2_fu_1727_p2[0:0] === 1'b1) ? 16'd32767 : p_Val2_22_2_reg_2925);

assign p_Val2_26_1_fu_831_p2 = ($signed(tmp_962_1_fu_816_p1) - $signed(tmp_98_1_cast_fu_827_p1));

assign p_Val2_26_2_fu_865_p2 = ($signed(tmp_962_2_fu_850_p1) - $signed(tmp_98_2_cast_fu_861_p1));

assign p_Val2_29_1_fu_1186_p4 = {{r_V_6_1_reg_2839[32:17]}};

assign p_Val2_29_2_fu_1242_p4 = {{r_V_6_2_reg_2860[32:17]}};

assign p_Val2_30_0_mux_fu_1900_p3 = ((brmerge_i_i_i2_fu_1883_p2[0:0] === 1'b1) ? 16'd32767 : p_Val2_7_reg_2944);

assign p_Val2_30_1_44_fu_2063_p3 = ((underflow_2_1_fu_2034_p2[0:0] === 1'b1) ? 16'd32768 : p_Val2_30_1_reg_2963);

assign p_Val2_30_1_fu_1228_p2 = (tmp_104_1_fu_1224_p1 + p_Val2_29_1_fu_1186_p4);

assign p_Val2_30_1_mux_fu_2056_p3 = ((brmerge_i_i_i2_1_fu_2039_p2[0:0] === 1'b1) ? 16'd32767 : p_Val2_30_1_reg_2963);

assign p_Val2_30_2_45_fu_2219_p3 = ((underflow_2_2_fu_2190_p2[0:0] === 1'b1) ? 16'd32768 : p_Val2_30_2_reg_2982);

assign p_Val2_30_2_fu_1284_p2 = (tmp_104_2_fu_1280_p1 + p_Val2_29_2_fu_1242_p4);

assign p_Val2_30_2_mux_fu_2212_p3 = ((brmerge_i_i_i2_2_fu_2195_p2[0:0] === 1'b1) ? 16'd32767 : p_Val2_30_2_reg_2982);

assign p_Val2_3_fu_962_p4 = {{r_V_4_reg_2755[32:17]}};

assign p_Val2_4_fu_1004_p2 = (tmp_20_fu_1000_p1 + p_Val2_3_fu_962_p4);

assign p_Val2_5_fu_797_p2 = ($signed(tmp_24_fu_782_p1) - $signed(tmp_39_cast_fu_793_p1));

assign p_Val2_6_fu_1130_p4 = {{r_V_6_reg_2818[32:17]}};

assign p_Val2_7_fu_1172_p2 = (tmp_26_fu_1168_p1 + p_Val2_6_fu_1130_p4);

assign p_Val2_s_41_fu_1439_p3 = ((underflow_fu_1410_p2[0:0] === 1'b1) ? 16'd32768 : p_Val2_4_reg_2887);

assign p_Val2_s_fu_695_p2 = ($signed(tmp_18_fu_680_p1) - $signed(tmp_28_cast_fu_691_p1));

assign p_not_i_i2_1_fu_2001_p2 = (deleted_zeros_2_1_fu_1968_p3 ^ 1'd1);

assign p_not_i_i2_2_fu_2157_p2 = (deleted_zeros_2_2_fu_2124_p3 ^ 1'd1);

assign p_not_i_i2_fu_1845_p2 = (deleted_zeros_2_fu_1812_p3 ^ 1'd1);

assign p_not_i_i_1_fu_1533_p2 = (deleted_zeros_1_fu_1500_p3 ^ 1'd1);

assign p_not_i_i_2_fu_1689_p2 = (deleted_zeros_s_fu_1656_p3 ^ 1'd1);

assign p_not_i_i_fu_1377_p2 = (deleted_zeros_fu_1344_p3 ^ 1'd1);

assign p_s_fu_481_p3 = ((tmp_reg_2381_pp0_iter1_reg[0:0] === 1'b1) ? 3'd0 : 3'd4);

assign qb_assign_4_1_fu_1050_p2 = (tmp_67_fu_1027_p3 & r_i_i_i_1_fu_1044_p2);

assign qb_assign_4_2_fu_1106_p2 = (tmp_77_fu_1083_p3 & r_i_i_i_2_fu_1100_p2);

assign qb_assign_4_fu_994_p2 = (tmp_60_fu_971_p3 & r_i_i_i_fu_988_p2);

assign qb_assign_6_1_fu_1218_p2 = (tmp_90_fu_1195_p3 & r_i_i_i2_1_fu_1212_p2);

assign qb_assign_6_2_fu_1274_p2 = (tmp_96_fu_1251_p3 & r_i_i_i2_2_fu_1268_p2);

assign qb_assign_6_fu_1162_p2 = (tmp_84_fu_1139_p3 & r_i_i_i2_fu_1156_p2);

assign r_1_fu_1034_p2 = ((tmp_68_reg_2792 != 16'd0) ? 1'b1 : 1'b0);

assign r_2_1_fu_1202_p2 = ((tmp_91_reg_2855 != 16'd0) ? 1'b1 : 1'b0);

assign r_2_2_fu_1258_p2 = ((tmp_97_reg_2876 != 16'd0) ? 1'b1 : 1'b0);

assign r_2_fu_1146_p2 = ((tmp_85_reg_2834 != 16'd0) ? 1'b1 : 1'b0);

assign r_V_1_cast_fu_711_p1 = r_V_1_reg_2660;

assign r_V_2_cast_fu_745_p1 = r_V_2_reg_2665;

assign r_V_5_1_cast_fu_813_p1 = r_V_5_1_reg_2675;

assign r_V_5_2_cast_fu_847_p1 = r_V_5_2_reg_2680;

assign r_V_5_cast_fu_779_p1 = r_V_5_reg_2670;

assign r_V_cast_fu_677_p1 = r_V_reg_2655;

assign r_fu_978_p2 = ((tmp_61_reg_2771 != 16'd0) ? 1'b1 : 1'b0);

assign r_i_i_i2_1_fu_1212_p2 = (r_2_1_fu_1202_p2 | not_s_i_i_i2_1_fu_1207_p2);

assign r_i_i_i2_2_fu_1268_p2 = (r_2_2_fu_1258_p2 | not_s_i_i_i2_2_fu_1263_p2);

assign r_i_i_i2_fu_1156_p2 = (r_2_fu_1146_p2 | not_s_i_i_i2_fu_1151_p2);

assign r_i_i_i_1_fu_1044_p2 = (r_1_fu_1034_p2 | not_s_i_i_i_1_fu_1039_p2);

assign r_i_i_i_2_fu_1100_p2 = (r_s_fu_1090_p2 | not_s_i_i_i_2_fu_1095_p2);

assign r_i_i_i_fu_988_p2 = (r_fu_978_p2 | not_s_i_i_i_fu_983_p2);

assign r_s_fu_1090_p2 = ((tmp_78_reg_2813 != 16'd0) ? 1'b1 : 1'b0);

assign region_V_2_fu_614_p3 = ((sel_tmp17_fu_608_p2[0:0] === 1'b1) ? p_028_0_i2_2_reg_2441_pp0_iter1_reg : sel_tmp15_fu_589_p3);

assign region_V_fu_532_p3 = ((sel_tmp7_fu_526_p2[0:0] === 1'b1) ? p_028_0_i_2_reg_2406_pp0_iter1_reg : sel_tmp3_fu_507_p3);

assign sel_tmp12_fu_570_p3 = ((tmp_23_fu_542_p2[0:0] === 1'b1) ? p_028_0_i2_reg_2421_pp0_iter1_reg : p_2_fu_563_p3);

assign sel_tmp13_fu_577_p2 = (tmp_23_fu_542_p2 ^ 1'd1);

assign sel_tmp14_fu_583_p2 = (tmp_92_1_fu_550_p2 & sel_tmp13_fu_577_p2);

assign sel_tmp15_fu_589_p3 = ((sel_tmp14_fu_583_p2[0:0] === 1'b1) ? p_028_0_i2_1_reg_2431_pp0_iter1_reg : sel_tmp12_fu_570_p3);

assign sel_tmp16_fu_602_p2 = (sel_tmp27_demorgan_fu_596_p2 ^ 1'd1);

assign sel_tmp17_fu_608_p2 = (tmp_92_2_fu_558_p2 & sel_tmp16_fu_602_p2);

assign sel_tmp1_fu_495_p2 = (tmp_s_fu_460_p2 ^ 1'd1);

assign sel_tmp27_demorgan_fu_596_p2 = (tmp_92_1_fu_550_p2 | tmp_23_fu_542_p2);

assign sel_tmp2_fu_501_p2 = (tmp_67_1_fu_468_p2 & sel_tmp1_fu_495_p2);

assign sel_tmp3_fu_507_p3 = ((sel_tmp2_fu_501_p2[0:0] === 1'b1) ? p_028_0_i_1_reg_2396_pp0_iter1_reg : sel_tmp_fu_488_p3);

assign sel_tmp6_demorgan_fu_514_p2 = (tmp_s_fu_460_p2 | tmp_67_1_fu_468_p2);

assign sel_tmp6_fu_520_p2 = (sel_tmp6_demorgan_fu_514_p2 ^ 1'd1);

assign sel_tmp7_fu_526_p2 = (tmp_67_2_fu_476_p2 & sel_tmp6_fu_520_p2);

assign sel_tmp_fu_488_p3 = ((tmp_s_fu_460_p2[0:0] === 1'b1) ? p_028_0_i_reg_2386_pp0_iter1_reg : p_s_fu_481_p3);

assign tmp13_fu_1404_p2 = (tmp42_demorgan_fu_1398_p2 ^ 1'd1);

assign tmp14_fu_1421_p2 = (not_s_i_i_i_reg_2881 | brmerge40_demorgan_i_fu_1393_p2);

assign tmp15_fu_1560_p2 = (tmp44_demorgan_fu_1554_p2 ^ 1'd1);

assign tmp16_fu_1577_p2 = (not_s_i_i_i_1_reg_2900 | brmerge40_demorgan_i_6_fu_1549_p2);

assign tmp17_fu_1716_p2 = (tmp46_demorgan_fu_1710_p2 ^ 1'd1);

assign tmp18_fu_1733_p2 = (not_s_i_i_i_2_reg_2919 | brmerge40_demorgan_i_7_fu_1705_p2);

assign tmp19_fu_1872_p2 = (tmp48_demorgan_fu_1866_p2 ^ 1'd1);

assign tmp20_fu_1889_p2 = (not_s_i_i_i2_reg_2938 | brmerge40_demorgan_i_8_fu_1861_p2);

assign tmp21_fu_2028_p2 = (tmp50_demorgan_fu_2022_p2 ^ 1'd1);

assign tmp22_fu_2045_p2 = (not_s_i_i_i2_1_reg_2957 | brmerge40_demorgan_i_9_fu_2017_p2);

assign tmp23_fu_2184_p2 = (tmp52_demorgan_fu_2178_p2 ^ 1'd1);

assign tmp24_fu_2201_p2 = (not_s_i_i_i2_2_reg_2976 | brmerge40_demorgan_i_1_fu_2173_p2);

assign tmp42_demorgan_fu_1398_p2 = (p_38_i_i_fu_1371_p2 | brmerge40_demorgan_i_fu_1393_p2);

assign tmp44_demorgan_fu_1554_p2 = (p_38_i_i_1_fu_1527_p2 | brmerge40_demorgan_i_6_fu_1549_p2);

assign tmp46_demorgan_fu_1710_p2 = (p_38_i_i_2_fu_1683_p2 | brmerge40_demorgan_i_7_fu_1705_p2);

assign tmp48_demorgan_fu_1866_p2 = (p_38_i_i2_fu_1839_p2 | brmerge40_demorgan_i_8_fu_1861_p2);

assign tmp50_demorgan_fu_2022_p2 = (p_38_i_i2_1_fu_1995_p2 | brmerge40_demorgan_i_9_fu_2017_p2);

assign tmp52_demorgan_fu_2178_p2 = (p_38_i_i2_2_fu_2151_p2 | brmerge40_demorgan_i_1_fu_2173_p2);

assign tmp_100_fu_2096_p3 = r_V_6_2_reg_2860_pp0_iter10_reg[32'd33];

assign tmp_104_1_fu_1224_p1 = qb_assign_6_1_fu_1218_p2;

assign tmp_104_2_fu_1280_p1 = qb_assign_6_2_fu_1274_p2;

assign tmp_106_1_fu_1929_p2 = (tmp_93_reg_2969 ^ 1'd1);

assign tmp_106_2_fu_2085_p2 = (tmp_99_reg_2988 ^ 1'd1);

assign tmp_117_1_fu_1976_p2 = (tmp_94_fu_1940_p3 ^ 1'd1);

assign tmp_117_2_fu_2132_p2 = (tmp_100_fu_2096_p3 ^ 1'd1);

assign tmp_18_fu_680_p1 = $unsigned(r_V_cast_fu_677_p1);

assign tmp_19_fu_684_p3 = {{demod3_INTERCEPT_V_0_2_reg_2556_pp0_iter6_reg}, {14'd0}};

assign tmp_20_fu_1000_p1 = qb_assign_4_fu_994_p2;

assign tmp_21_fu_1305_p2 = (tmp_63_reg_2893 ^ 1'd1);

assign tmp_22_fu_1352_p2 = (tmp_64_fu_1316_p3 ^ 1'd1);

assign tmp_23_fu_542_p2 = (($signed(demod3_REGION_THRES_12_fu_539_p1) < $signed(sym_M_imag_V_read_reg_2359_pp0_iter1_reg)) ? 1'b1 : 1'b0);

assign tmp_24_fu_782_p1 = $unsigned(r_V_5_cast_fu_779_p1);

assign tmp_25_fu_786_p3 = {{demod3_INTERCEPT_V_0_4_reg_2586_pp0_iter6_reg}, {14'd0}};

assign tmp_26_fu_1168_p1 = qb_assign_6_fu_1162_p2;

assign tmp_27_fu_1773_p2 = (tmp_87_reg_2950 ^ 1'd1);

assign tmp_28_cast_fu_691_p1 = $signed(tmp_19_fu_684_p3);

assign tmp_28_fu_1820_p2 = (tmp_88_fu_1784_p3 ^ 1'd1);

assign tmp_39_cast_fu_793_p1 = $signed(tmp_25_fu_786_p3);

assign tmp_41_fu_343_p4 = {{{{59'd0}, {mod_type_V}}}, {p_028_0_i_fu_335_p3}};

assign tmp_42_fu_362_p4 = {{{{59'd0}, {mod_type_V}}}, {p_028_0_i_1_fu_354_p3}};

assign tmp_43_fu_381_p4 = {{{{59'd0}, {mod_type_V}}}, {p_028_0_i_2_fu_373_p3}};

assign tmp_44_fu_621_p3 = {{mod_type_V_read_reg_2375_pp0_iter2_reg}, {region_V_reg_2481}};

assign tmp_45_fu_627_p1 = tmp_44_fu_621_p3;

assign tmp_46_fu_408_p4 = {{{{59'd0}, {mod_type_V}}}, {p_028_0_i2_fu_400_p3}};

assign tmp_47_fu_427_p4 = {{{{59'd0}, {mod_type_V}}}, {p_028_0_i2_1_fu_419_p3}};

assign tmp_48_fu_446_p4 = {{{{59'd0}, {mod_type_V}}}, {p_028_0_i2_2_fu_438_p3}};

assign tmp_49_fu_637_p3 = {{mod_type_V_read_reg_2375_pp0_iter2_reg}, {region_V_2_reg_2486}};

assign tmp_50_fu_643_p1 = tmp_49_fu_637_p3;

assign tmp_60_fu_971_p3 = r_V_4_reg_2755[32'd16];

assign tmp_61_fu_909_p1 = grp_fu_2306_p2[15:0];

assign tmp_62_fu_1298_p3 = r_V_4_reg_2755_pp0_iter10_reg[32'd32];

assign tmp_64_fu_1316_p3 = r_V_4_reg_2755_pp0_iter10_reg[32'd33];

assign tmp_67_1_fu_468_p2 = (($signed(demod3_REGION_THRES_6_fu_465_p1) < $signed(sym_M_real_V_read_reg_2367_pp0_iter1_reg)) ? 1'b1 : 1'b0);

assign tmp_67_2_fu_476_p2 = (($signed(demod3_REGION_THRES_9_fu_473_p1) < $signed(sym_M_real_V_read_reg_2367_pp0_iter1_reg)) ? 1'b1 : 1'b0);

assign tmp_67_fu_1027_p3 = r_V_4_1_reg_2776[32'd16];

assign tmp_68_fu_919_p1 = grp_fu_2314_p2[15:0];

assign tmp_69_fu_1454_p3 = r_V_4_1_reg_2776_pp0_iter10_reg[32'd32];

assign tmp_701_1_fu_714_p1 = $unsigned(r_V_1_cast_fu_711_p1);

assign tmp_701_2_fu_748_p1 = $unsigned(r_V_2_cast_fu_745_p1);

assign tmp_72_1_cast_fu_725_p1 = $signed(tmp_72_1_fu_718_p3);

assign tmp_72_1_fu_718_p3 = {{demod3_INTERCEPT_V_1_2_reg_2566_pp0_iter6_reg}, {14'd0}};

assign tmp_72_2_cast_fu_759_p1 = $signed(tmp_72_2_fu_752_p3);

assign tmp_72_2_fu_752_p3 = {{demod3_INTERCEPT_V_2_2_reg_2576_pp0_iter6_reg}, {14'd0}};

assign tmp_72_fu_1472_p3 = r_V_4_1_reg_2776_pp0_iter10_reg[32'd33];

assign tmp_77_fu_1083_p3 = r_V_4_2_reg_2797[32'd16];

assign tmp_78_1_fu_1056_p1 = qb_assign_4_1_fu_1050_p2;

assign tmp_78_2_fu_1112_p1 = qb_assign_4_2_fu_1106_p2;

assign tmp_78_fu_929_p1 = grp_fu_2322_p2[15:0];

assign tmp_79_fu_1610_p3 = r_V_4_2_reg_2797_pp0_iter10_reg[32'd32];

assign tmp_81_1_fu_1461_p2 = (tmp_71_reg_2912 ^ 1'd1);

assign tmp_81_2_fu_1617_p2 = (tmp_80_reg_2931 ^ 1'd1);

assign tmp_81_fu_1628_p3 = r_V_4_2_reg_2797_pp0_iter10_reg[32'd33];

assign tmp_82_fu_392_p1 = sym_M_imag_V;

assign tmp_82_fu_392_p3 = tmp_82_fu_392_p1[32'd18];

assign tmp_84_fu_1139_p3 = r_V_6_reg_2818[32'd16];

assign tmp_85_fu_939_p1 = grp_fu_2330_p2[15:0];

assign tmp_86_fu_1766_p3 = r_V_6_reg_2818_pp0_iter10_reg[32'd32];

assign tmp_88_fu_1784_p3 = r_V_6_reg_2818_pp0_iter10_reg[32'd33];

assign tmp_90_1_fu_1508_p2 = (tmp_72_fu_1472_p3 ^ 1'd1);

assign tmp_90_2_fu_1664_p2 = (tmp_81_fu_1628_p3 ^ 1'd1);

assign tmp_90_fu_1195_p3 = r_V_6_1_reg_2839[32'd16];

assign tmp_91_fu_949_p1 = grp_fu_2338_p2[15:0];

assign tmp_92_1_fu_550_p2 = (($signed(demod3_REGION_THRES_15_fu_547_p1) < $signed(sym_M_imag_V_read_reg_2359_pp0_iter1_reg)) ? 1'b1 : 1'b0);

assign tmp_92_2_fu_558_p2 = (($signed(demod3_REGION_THRES_18_fu_555_p1) < $signed(sym_M_imag_V_read_reg_2359_pp0_iter1_reg)) ? 1'b1 : 1'b0);

assign tmp_92_fu_1922_p3 = r_V_6_1_reg_2839_pp0_iter10_reg[32'd32];

assign tmp_94_fu_1940_p3 = r_V_6_1_reg_2839_pp0_iter10_reg[32'd33];

assign tmp_962_1_fu_816_p1 = $unsigned(r_V_5_1_cast_fu_813_p1);

assign tmp_962_2_fu_850_p1 = $unsigned(r_V_5_2_cast_fu_847_p1);

assign tmp_96_fu_1251_p3 = r_V_6_2_reg_2860[32'd16];

assign tmp_97_fu_959_p1 = grp_fu_2346_p2[15:0];

assign tmp_98_1_cast_fu_827_p1 = $signed(tmp_98_1_fu_820_p3);

assign tmp_98_1_fu_820_p3 = {{demod3_INTERCEPT_V_1_4_reg_2596_pp0_iter6_reg}, {14'd0}};

assign tmp_98_2_cast_fu_861_p1 = $signed(tmp_98_2_fu_854_p3);

assign tmp_98_2_fu_854_p3 = {{demod3_INTERCEPT_V_2_4_reg_2606_pp0_iter6_reg}, {14'd0}};

assign tmp_98_fu_2078_p3 = r_V_6_2_reg_2860_pp0_iter10_reg[32'd32];

assign tmp_fu_327_p1 = sym_M_real_V;

assign tmp_fu_327_p3 = tmp_fu_327_p1[32'd18];

assign tmp_s_fu_460_p2 = (($signed(demod3_REGION_THRES_3_fu_457_p1) < $signed(sym_M_real_V_read_reg_2367_pp0_iter1_reg)) ? 1'b1 : 1'b0);

assign underflow_0_not_fu_1426_p2 = (tmp14_fu_1421_p2 | p_38_i_i_fu_1371_p2);

assign underflow_1_fu_1566_p2 = (tmp_65_reg_2785_pp0_iter10_reg & tmp15_fu_1560_p2);

assign underflow_1_not_fu_1582_p2 = (tmp16_fu_1577_p2 | p_38_i_i_1_fu_1527_p2);

assign underflow_218_not_fu_1738_p2 = (tmp18_fu_1733_p2 | p_38_i_i_2_fu_1683_p2);

assign underflow_2_0_not_fu_1894_p2 = (tmp20_fu_1889_p2 | p_38_i_i2_fu_1839_p2);

assign underflow_2_1_fu_2034_p2 = (tmp_89_reg_2848_pp0_iter10_reg & tmp21_fu_2028_p2);

assign underflow_2_1_not_fu_2050_p2 = (tmp22_fu_2045_p2 | p_38_i_i2_1_fu_1995_p2);

assign underflow_2_2_fu_2190_p2 = (tmp_95_reg_2869_pp0_iter10_reg & tmp23_fu_2184_p2);

assign underflow_2_2_not_fu_2206_p2 = (tmp24_fu_2201_p2 | p_38_i_i2_2_fu_2151_p2);

assign underflow_2_fu_1878_p2 = (tmp_83_reg_2827_pp0_iter10_reg & tmp19_fu_1872_p2);

assign underflow_fu_1410_p2 = (tmp_59_reg_2764_pp0_iter10_reg & tmp13_fu_1404_p2);

assign underflow_s_fu_1722_p2 = (tmp_73_reg_2806_pp0_iter10_reg & tmp17_fu_1716_p2);

always @ (posedge ap_clk) begin
    p_028_0_i_reg_2386[1:0] <= 2'b11;
    p_028_0_i_reg_2386_pp0_iter1_reg[1:0] <= 2'b11;
    p_028_0_i_1_reg_2396[1:0] <= 2'b10;
    p_028_0_i_1_reg_2396_pp0_iter1_reg[1:0] <= 2'b10;
    p_028_0_i_2_reg_2406[1:0] <= 2'b01;
    p_028_0_i_2_reg_2406_pp0_iter1_reg[1:0] <= 2'b01;
    p_028_0_i2_reg_2421[1:0] <= 2'b11;
    p_028_0_i2_reg_2421_pp0_iter1_reg[1:0] <= 2'b11;
    p_028_0_i2_1_reg_2431[1:0] <= 2'b10;
    p_028_0_i2_1_reg_2431_pp0_iter1_reg[1:0] <= 2'b10;
    p_028_0_i2_2_reg_2441[1:0] <= 2'b01;
    p_028_0_i2_2_reg_2441_pp0_iter1_reg[1:0] <= 2'b01;
end

endmodule //demod_func3
