INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shubh/Documents/verlilog/parity_detector/parity_detector.srcs/sources_1/new/parity_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parity_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shubh/Documents/verlilog/parity_detector/parity_detector.srcs/sim_1/new/parity_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parity_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shubh/Documents/verlilog/parity_detector/parity_detector.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
