<profile>

<section name = "Vitis HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_32u_config2_s'" level="0">
<item name = "Date">Sun Nov  3 14:21:43 2024
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.362 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">9, 9, 45.000 ns, 45.000 ns, 9, 9, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_150">shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s, 0, 0, 0 ns, 0 ns, 1, 1, yes</column>
<column name="grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_226">dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s, 6, 6, 30.000 ns, 30.000 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 459, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 679, 70390, 22904, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 116, -</column>
<column name="Register">-, -, 1249, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 308, 67, 44, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_226">dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s, 0, 679, 70005, 22550, 0</column>
<column name="call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_150">shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s, 0, 0, 385, 354, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln313_fu_314_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln317_fu_401_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln323_fu_429_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln328_fu_378_p2">+, 0, 0, 39, 32, 32</column>
<column name="and_ln289_1_fu_355_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln289_fu_350_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001_ignoreCallOp14">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1870">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1876">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1877">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1880">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_577">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op31_call_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op42_call_state3">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln289_1_fu_328_p2">icmp, 0, 0, 39, 32, 2</column>
<column name="icmp_ln289_2_fu_344_p2">icmp, 0, 0, 38, 31, 1</column>
<column name="icmp_ln289_3_fu_308_p2">icmp, 0, 0, 38, 31, 1</column>
<column name="icmp_ln289_fu_288_p2">icmp, 0, 0, 39, 32, 2</column>
<column name="icmp_ln313_fu_361_p2">icmp, 0, 0, 39, 32, 6</column>
<column name="icmp_ln317_fu_407_p2">icmp, 0, 0, 39, 32, 6</column>
<column name="icmp_ln323_fu_417_p2">icmp, 0, 0, 39, 32, 2</column>
<column name="ap_block_pp0_stage0_subdone">or, 0, 0, 2, 1, 1</column>
<column name="select_ln323_fu_422_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln328_fu_371_p3">select, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">53, 10, 1, 10</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_reg_pp0_iter0_storemerge_reg_139">9, 2, 32, 64</column>
<column name="layer2_out_blk_n">9, 2, 1, 2</column>
<column name="pX">9, 2, 32, 64</column>
<column name="pY">9, 2, 32, 64</column>
<column name="sX">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln313_reg_626">32, 0, 32, 0</column>
<column name="add_ln317_reg_646">32, 0, 32, 0</column>
<column name="and_ln289_1_reg_638">1, 0, 1, 0</column>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter0_storemerge_reg_139">32, 0, 32, 0</column>
<column name="icmp_ln289_3_reg_621">1, 0, 1, 0</column>
<column name="icmp_ln289_reg_616">1, 0, 1, 0</column>
<column name="icmp_ln313_reg_642">1, 0, 1, 0</column>
<column name="icmp_ln317_reg_652">1, 0, 1, 0</column>
<column name="icmp_ln323_reg_656">1, 0, 1, 0</column>
<column name="pX">32, 0, 32, 0</column>
<column name="pY">32, 0, 32, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9">16, 0, 16, 0</column>
<column name="res_out_10_reg_716">16, 0, 16, 0</column>
<column name="res_out_11_reg_721">16, 0, 16, 0</column>
<column name="res_out_12_reg_726">16, 0, 16, 0</column>
<column name="res_out_13_reg_731">16, 0, 16, 0</column>
<column name="res_out_14_reg_736">16, 0, 16, 0</column>
<column name="res_out_15_reg_741">16, 0, 16, 0</column>
<column name="res_out_16_reg_746">16, 0, 16, 0</column>
<column name="res_out_17_reg_751">16, 0, 16, 0</column>
<column name="res_out_18_reg_756">16, 0, 16, 0</column>
<column name="res_out_19_reg_761">16, 0, 16, 0</column>
<column name="res_out_20_reg_766">16, 0, 16, 0</column>
<column name="res_out_21_reg_771">16, 0, 16, 0</column>
<column name="res_out_22_reg_776">16, 0, 16, 0</column>
<column name="res_out_23_reg_781">16, 0, 16, 0</column>
<column name="res_out_24_reg_786">16, 0, 16, 0</column>
<column name="res_out_25_reg_791">16, 0, 16, 0</column>
<column name="res_out_26_reg_796">16, 0, 16, 0</column>
<column name="res_out_27_reg_801">16, 0, 16, 0</column>
<column name="res_out_28_reg_806">16, 0, 16, 0</column>
<column name="res_out_29_reg_811">16, 0, 16, 0</column>
<column name="res_out_30_reg_816">16, 0, 16, 0</column>
<column name="res_out_31_reg_821">16, 0, 16, 0</column>
<column name="res_out_32_reg_671">16, 0, 16, 0</column>
<column name="res_out_33_reg_676">16, 0, 16, 0</column>
<column name="res_out_34_reg_681">16, 0, 16, 0</column>
<column name="res_out_4_reg_686">16, 0, 16, 0</column>
<column name="res_out_5_reg_691">16, 0, 16, 0</column>
<column name="res_out_6_reg_696">16, 0, 16, 0</column>
<column name="res_out_7_reg_701">16, 0, 16, 0</column>
<column name="res_out_8_reg_706">16, 0, 16, 0</column>
<column name="res_out_9_reg_711">16, 0, 16, 0</column>
<column name="res_out_reg_666">16, 0, 16, 0</column>
<column name="sX">32, 0, 32, 0</column>
<column name="sX_load_reg_611">32, 0, 32, 0</column>
<column name="sY">32, 0, 32, 0</column>
<column name="sY_load_reg_632">32, 0, 32, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig">16, 0, 16, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1">16, 0, 16, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2">16, 0, 16, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3">16, 0, 16, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4">16, 0, 16, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5">16, 0, 16, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6">16, 0, 16, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7">16, 0, 16, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8">16, 0, 16, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,32u&gt;,config2&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,32u&gt;,config2&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,32u&gt;,config2&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,32u&gt;,config2&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,32u&gt;,config2&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,32u&gt;,config2&gt;, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,32u&gt;,config2&gt;, return value</column>
<column name="layer2_out_blk_n">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,32u&gt;,config2&gt;, return value</column>
<column name="in_elem_0_0_0_0_0_val">in, 16, ap_none, in_elem_0_0_0_0_0_val, scalar</column>
<column name="in_elem_0_1_0_0_0_val">in, 16, ap_none, in_elem_0_1_0_0_0_val, scalar</column>
<column name="in_elem_0_2_0_0_0_val">in, 16, ap_none, in_elem_0_2_0_0_0_val, scalar</column>
<column name="layer2_out_din">out, 512, ap_fifo, layer2_out, pointer</column>
<column name="layer2_out_num_data_valid">in, 9, ap_fifo, layer2_out, pointer</column>
<column name="layer2_out_fifo_cap">in, 9, ap_fifo, layer2_out, pointer</column>
<column name="layer2_out_full_n">in, 1, ap_fifo, layer2_out, pointer</column>
<column name="layer2_out_write">out, 1, ap_fifo, layer2_out, pointer</column>
</table>
</item>
</section>
</profile>
