msgid ""
msgstr ""
"Project-Id-Version: \n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2023-10-19 12:25+0000\n"
"PO-Revision-Date: \n"
"Last-Translator: \n"
"Language-Team: \n"
"Language: es_ES\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"
"Plural-Forms: nplurals=2; plural=(n != 1);\n"
"X-Generator: Poedit 3.0.1\n"
"X-Poedit-Basepath: ..\n"
"X-Poedit-SearchPath-0: translation.js\n"

#: translation.js:10 translation.js:635
msgid "Regs"
msgstr "Regs"

#: translation.js:11
msgid "Sys-Regs"
msgstr "Sys-Regs"

#: translation.js:12 translation.js:207 translation.js:988
msgid "02-bits"
msgstr "02-bits"

#: translation.js:13 translation.js:208 translation.js:989
msgid "03-bits"
msgstr "03-bits"

#: translation.js:14 translation.js:209 translation.js:990
msgid "04-bits"
msgstr "04-bits"

#: translation.js:15 translation.js:210 translation.js:991
msgid "05-bits"
msgstr "05-bits"

#: translation.js:16 translation.js:211 translation.js:992
msgid "06-bits"
msgstr "06-bits"

#: translation.js:17 translation.js:212 translation.js:993
msgid "07-bits"
msgstr "07-bits"

#: translation.js:18 translation.js:213 translation.js:994
msgid "08-bits"
msgstr "08-bits"

#: translation.js:19 translation.js:214
msgid "09-bits"
msgstr "09-bits"

#: translation.js:20 translation.js:215
msgid "10-bits"
msgstr "10-bits"

#: translation.js:21 translation.js:216
msgid "11-bits"
msgstr "11-bits"

#: translation.js:22 translation.js:217
msgid "12-bits"
msgstr "12-bits"

#: translation.js:23 translation.js:218
msgid "13-bits"
msgstr "13-bits"

#: translation.js:24 translation.js:219
msgid "14-bits"
msgstr "14-bits"

#: translation.js:25 translation.js:220
msgid "15-bits"
msgstr "15-bits"

#: translation.js:26 translation.js:221
msgid "16-bits"
msgstr "16-bits"

#: translation.js:27 translation.js:222 translation.js:637
msgid "17-bits"
msgstr "17-bits"

#: translation.js:28 translation.js:223 translation.js:638
msgid "18-bits"
msgstr "18-bits"

#: translation.js:29 translation.js:224 translation.js:639
msgid "19-bits"
msgstr "19-bits"

#: translation.js:30 translation.js:225 translation.js:640
msgid "20-bits"
msgstr "20-bits"

#: translation.js:31 translation.js:226 translation.js:641
msgid "21-bits"
msgstr "21-bits"

#: translation.js:32 translation.js:227 translation.js:642
msgid "22-bits"
msgstr "22-bits"

#: translation.js:33 translation.js:228 translation.js:643
msgid "23-bits"
msgstr "23-bits"

#: translation.js:34 translation.js:229 translation.js:644
msgid "24-bits"
msgstr "24-bits"

#: translation.js:35 translation.js:230 translation.js:645
msgid "25-bits"
msgstr "25-bits"

#: translation.js:36 translation.js:231 translation.js:646
msgid "26-bits"
msgstr "26-bits"

#: translation.js:37 translation.js:232 translation.js:647
msgid "27-bits"
msgstr "27-bits"

#: translation.js:38 translation.js:233 translation.js:648
msgid "28-bits"
msgstr "28-bits"

#: translation.js:39 translation.js:234 translation.js:649
msgid "29-bits"
msgstr "29-bits"

#: translation.js:40 translation.js:235 translation.js:650
msgid "30-bits"
msgstr "30-bits"

#: translation.js:41 translation.js:236 translation.js:651
msgid "31-bits"
msgstr "31-bits"

#: translation.js:42 translation.js:237 translation.js:652
msgid "32-bits"
msgstr "32-bits"

#: translation.js:43 translation.js:59 translation.js:83 translation.js:123
#: translation.js:195 translation.js:238 translation.js:260 translation.js:278
#: translation.js:312 translation.js:377
msgid "Blocks"
msgstr "Blocks"

#: translation.js:44 translation.js:48 translation.js:55 translation.js:60
#: translation.js:64 translation.js:71 translation.js:75 translation.js:79
#: translation.js:84 translation.js:88 translation.js:95 translation.js:99
#: translation.js:103 translation.js:107 translation.js:111 translation.js:115
#: translation.js:119 translation.js:124 translation.js:128 translation.js:135
#: translation.js:139 translation.js:143 translation.js:147 translation.js:151
#: translation.js:155 translation.js:159 translation.js:163 translation.js:167
#: translation.js:171 translation.js:175 translation.js:179 translation.js:183
#: translation.js:187 translation.js:191 translation.js:196 translation.js:200
#: translation.js:654 translation.js:692 translation.js:713 translation.js:734
#: translation.js:755 translation.js:776 translation.js:797 translation.js:817
#: translation.js:837 translation.js:858 translation.js:876 translation.js:897
#: translation.js:917 translation.js:934 translation.js:954 translation.js:973
msgid "Reg-rst"
msgstr "Reg-rst"

#: translation.js:45
msgid ""
"Reg-rst-02-verilog: 2-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr ""
"Reg-rst-02: Registro de 2 bits con entradas de load y reset. Implementación "
"en Verilog"

#: translation.js:46 translation.js:52 translation.js:57 translation.js:62
#: translation.js:68 translation.js:73 translation.js:77 translation.js:81
#: translation.js:86 translation.js:92 translation.js:97 translation.js:101
#: translation.js:105 translation.js:109 translation.js:113 translation.js:117
#: translation.js:121 translation.js:126 translation.js:132 translation.js:137
#: translation.js:141 translation.js:145 translation.js:149 translation.js:153
#: translation.js:157 translation.js:161 translation.js:165 translation.js:169
#: translation.js:173 translation.js:177 translation.js:181 translation.js:185
#: translation.js:189 translation.js:193 translation.js:198 translation.js:204
#: translation.js:653 translation.js:691 translation.js:712 translation.js:733
#: translation.js:754 translation.js:775 translation.js:796 translation.js:816
#: translation.js:836 translation.js:857 translation.js:875 translation.js:896
#: translation.js:916 translation.js:933 translation.js:953 translation.js:972
msgid "Reg"
msgstr "Reg"

#: translation.js:47
msgid "Reg-2-verilog: 2 bits Register with load input. Verilog implementation"
msgstr ""
"Reg-2-verilog: Registro de 2 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:49
msgid "Reg-rst-02: 2-bits Register with load and reset inputs"
msgstr "Reg-rst-02: Registro de 2 bits con entradas de load y reset"

#: translation.js:50
msgid "2-to-1 Multplexer (2-bit channels). Verilog implementation"
msgstr "Multiplexor 2-1 (canales de 2-bits). Implementación en Verilog"

#: translation.js:51
msgid ""
"Sys-reg-rst-02-verilog: Two bits system register with reset. Verilog "
"implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:53
msgid "Reg-02: Two bits Register with load input"
msgstr "Reg-02: Registro de 2 bits con entrada de load"

#: translation.js:54
msgid "Sys-reg-02: Two bits system register"
msgstr "Sys-reg-02: Registro del sistema de 2 bits"

#: translation.js:56
msgid ""
"Reg-rst-3-verilog: 3-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr ""
"Reg-rst-03: Registro de 3 bits con entradas de load y reset. Implementación "
"en Verilog"

#: translation.js:58
msgid "Reg-3-verilog: 3 bits Register with load input. Verilog implementation"
msgstr ""
"Reg-3-verilog: Registro de 3 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:61
msgid ""
"Reg-rst-4-verilog: 4-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr ""
"Reg-rst-04-verilog: Registro de 4 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:63
msgid "Reg-4-verilog: 4 bits Register with load input. Verilog implementation"
msgstr ""
"Reg-4-verilog: Registro de 4 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:65
msgid "Reg-rst-4: 4 bits Register with load and reset inputs"
msgstr "Reg-rst-04: Registro de 4 bits con entradas de load y reset"

#: translation.js:66
msgid ""
"Sys-reg-rst-04-verilog: Two bits system register with reset. Verilog "
"implementation"
msgstr ""
"Sys-reg-rst-04-verilog: Registro del sistema de 2 bits con reset. "
"Implementación en Verilog"

#: translation.js:67
msgid "2-to-1 Multplexer (4-bit channels). Verilog implementation"
msgstr "Multiplexor 2-1 (Canales de 4-bits). Implementación en Verilog"

#: translation.js:69
msgid "Reg-4: 4 bits Register with load input"
msgstr "Reg-4: Registro de 4 bits con entrada de load"

#: translation.js:70
msgid "Sys-reg-4: 4 bits system register"
msgstr "Sys-reg-4: Registro del sistema de 4 bits"

#: translation.js:72
msgid ""
"Reg-rst-5-verilog: 5-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr ""
"Reg-rst-5-verilog: Registro de 5 bits con entradas de load y reset. "
"Implementación en verilog"

#: translation.js:74
msgid "Reg-5-verilog: 5 bits Register with load input. Verilog implementation"
msgstr ""
"Reg-5-verilog: Registro de 5 bits con entradas de load y reset. "
"Implementacion en verilog"

#: translation.js:76
msgid ""
"Reg-rst-6-verilog: 6-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr ""
"Reg-rst-06-verilog: Registro de 6 bits con entradas de load y reset. "
"Implementación en verilog"

#: translation.js:78
msgid "Reg-6-verilog: 6 bits Register with load input. Verilog implementation"
msgstr ""
"Reg-6-verilog: Registro de 6 bits con entradas de load y reset. "
"Implementación en verilog"

#: translation.js:80
msgid ""
"Reg-rst-7-verilog: 7-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr ""
"Reg-rst-07-verilog: Registro de 7 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:82
msgid "Reg-7-verilog: 7 bits Register with load input. Verilog implementation"
msgstr ""
"Reg-7-verilog: Registro de 7 bits con entradas de load y reset. "
"Implementacion en Verilog"

#: translation.js:85
msgid ""
"Reg-rst-8-verilog: 8-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr ""
"Reg-rst-8-verilog: Registro de 8 bits con entradas de load y reset. "
"Implementacion en verilog"

#: translation.js:87
msgid "Reg-8-verilog: 8 bits Register with load input. Verilog implementation"
msgstr ""
"Reg-8-verilog: Registro de 8 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:89
msgid "Reg-rst-8: 8 bits Register with load and reset inputs"
msgstr "Reg-rst-8: Registro de 8 bits con entradas de load y reset"

#: translation.js:90
msgid "2-to-1 Multplexer (8-bit channels). Verilog implementation"
msgstr "Multiplexor 2-1 (canales de 8 bits). Implementación en Verilog"

#: translation.js:91
msgid ""
"Sys-reg-rst-08-verilog: Two bits system register with reset. Verilog "
"implementation"
msgstr ""
"Sys-reg-rst-08-verilog: Registro de 2 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:93
msgid "Reg-8: 8 bits Register with load input"
msgstr "Reg-8: Registro de 8 bits con entrada de load"

#: translation.js:94
msgid "Sys-reg-8: 8 bits system register"
msgstr "Sys-reg-8: Registro del sistema de 8 bits"

#: translation.js:96
msgid ""
"Reg-rst-9-verilog: 9-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr ""
"Reg-rst-9-verilog: Registro de 9 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:98
msgid "Reg-9-verilog: 9 bits Register with load input. Verilog implementation"
msgstr ""
"Reg-9-verilog: Registro de 9 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:100
msgid ""
"Reg-rst-10-verilog: 10-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr ""
"Reg-rst-10-verilog: Registro de 10 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:102
msgid ""
"Reg-10-verilog: 10 bits Register with load input. Verilog implementation"
msgstr ""
"Reg-10-verilog: Registro de 10 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:104
msgid ""
"Reg-rst-11-verilog: 11-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr ""
"Reg-rst-11-verilog: Registro de 11 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:106
msgid ""
"Reg-11-verilog: 11 bits Register with load input. Verilog implementation"
msgstr ""
"Reg-11-verilog: Registro de 11 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:108
msgid ""
"Reg-rst-12-verilog: 12-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr ""
"Reg-rst-12-verilog: Registro de 12 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:110
msgid ""
"Reg-12-verilog: 12 bits Register with load input. Verilog implementation"
msgstr ""
"Reg-12-verilog: Registro de 12 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:112
msgid ""
"Reg-rst-13-verilog: 13-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr ""
"Reg-rst-13-verilog: Registro de 13 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:114
msgid ""
"Reg-13-verilog: 13 bits Register with load input. Verilog implementation"
msgstr ""
"Reg-13-verilog: Registro de 13 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:116
msgid ""
"Reg-rst-14-verilog: 14-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr ""
"Reg-rst-14-verilog: Registro de 14 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:118
msgid ""
"Reg-14-verilog: 14 bits Register with load input. Verilog implementation"
msgstr ""
"Reg-14-verilog: Registro de 14 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:120
msgid ""
"Reg-rst-15-verilog: 15-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr ""
"Reg-rst-15-verilog: Registro de 15 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:122
msgid ""
"Reg-15-verilog: 15 bits Register with load input. Verilog implementation"
msgstr ""
"Reg-15-verilog: Registro de 15 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:125
msgid ""
"Reg-rst-16-verilog: 16-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr ""
"Reg-rst-16-verilog: Registro de 16 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:127
msgid ""
"Reg-16-verilog: 16 bits Register with load input. Verilog implementation"
msgstr ""
"Reg-16-verilog: Registro de 16 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:129
msgid "Reg-rst-16: 16 bits Register with load and reset inputs"
msgstr "Reg-rst-16: Registro de 16 bits con entradas de load y reset"

#: translation.js:130
msgid "2-to-1 Multplexer (16-bit channels). Verilog implementation"
msgstr "Multiplexor 2-1 (canales de 16-bits). Implementación en Verilog"

#: translation.js:131
msgid ""
"Sys-reg-rst-16-verilog: 16 bits system register with reset. Verilog "
"implementation"
msgstr ""
"Sys-reg-rst-16-verilog: Registro del sistema de 16-bits con reset. "
"Implementación en Verilog"

#: translation.js:133
msgid "Reg-16: 16 bits Register with load input"
msgstr "Reg-16-: Registro de 16 bits con entradas de load y reset"

#: translation.js:134
msgid "Sys-reg-16: 16 bits system register"
msgstr "Sys-reg-16: Registro del sistema de 16 bits"

#: translation.js:136
msgid ""
"Reg-rst-17-verilog: 17-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr ""
"Reg-rst-17-verilog: Registro de 17 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:138
msgid ""
"Reg-17-verilog: 17 bits Register with load input. Verilog implementation"
msgstr ""
"Reg-17-verilog: Registro de 17 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:140
msgid ""
"Reg-rst-18-verilog: 18-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr ""
"Reg-rst-18-verilog: Registro de 18 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:142
msgid ""
"Reg-18-verilog: 18 bits Register with load input. Verilog implementation"
msgstr ""
"Reg-18-verilog: Registro de 18 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:144
msgid ""
"Reg-rst-19-verilog: 19-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr ""
"Reg-rst-19-verilog: Registro de 19 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:146
msgid ""
"Reg-19-verilog: 19 bits Register with load input. Verilog implementation"
msgstr ""
"Reg-19-verilog: Registro de 19 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:148
msgid ""
"Reg-rst-20-verilog: 20-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr ""
"Reg-rst-20-verilog: Registro de 20 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:150
msgid ""
"Reg-20-verilog: 20 bits Register with load input. Verilog implementation"
msgstr ""
"Reg-20-verilog: Registro de 20 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:152
msgid ""
"Reg-rst-21-verilog: 21-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr ""
"Reg-rst-21-verilog: Registro de 21 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:154
msgid ""
"Reg-21-verilog: 21 bits Register with load input. Verilog implementation"
msgstr ""
"Reg-21-verilog: Registro de 21 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:156
msgid ""
"Reg-rst-22-verilog: 22-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr ""
"Reg-rst-22-verilog: Registro de 22 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:158
msgid ""
"Reg-22-verilog: 22 bits Register with load input. Verilog implementation"
msgstr ""
"Reg-22-verilog: Registro de 22 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:160
msgid ""
"Reg-rst-23-verilog: 23-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr ""
"Reg-rst-23-verilog: Registro de 23 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:162
msgid ""
"Reg-23-verilog: 23 bits Register with load input. Verilog implementation"
msgstr ""
"Reg-23-verilog: Registro de 23 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:164
msgid ""
"Reg-rst-24-verilog: 24-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr ""
"Reg-rst-24-verilog: Registro de 24 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:166
msgid ""
"Reg-24-verilog: 24 bits Register with load input. Verilog implementation"
msgstr ""
"Reg-24-verilog: Registro de 24 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:168
msgid ""
"Reg-rst-25-verilog: 25-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr ""
"Reg-rst-25-verilog: Registro de 25 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:170
msgid ""
"Reg-25-verilog: 25 bits Register with load input. Verilog implementation"
msgstr ""
"Reg-25-verilog: Registro de 25 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:172
msgid ""
"Reg-rst-26-verilog: 26-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr ""
"Reg-rst-26-verilog: Registro de 26 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:174
msgid ""
"Reg-26-verilog: 26 bits Register with load input. Verilog implementation"
msgstr ""
"Reg-26-verilog: Registro de 26 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:176
msgid ""
"Reg-rst-27-verilog: 27-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr ""
"Reg-rst-27-verilog: Registro de 27 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:178
msgid ""
"Reg-27-verilog: 27 bits Register with load input. Verilog implementation"
msgstr ""
"Reg-27-verilog: Registro de 27 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:180
msgid ""
"Reg-rst-28-verilog: 28-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr ""
"Reg-rst-28-verilog: Registro de 28 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:182
msgid ""
"Reg-28-verilog: 28 bits Register with load input. Verilog implementation"
msgstr ""
"Reg-28-verilog: Registro de 28 bits con entradas de load y reset. "
"Implementacion en Verilog"

#: translation.js:184
msgid ""
"Reg-rst-29-verilog: 29-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr ""
"Reg-rst-29-verilog: Registro de 29 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:186
msgid ""
"Reg-29-verilog: 29 bits Register with load input. Verilog implementation"
msgstr ""
"Reg-29-verilog: Registro de 29 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:188
msgid ""
"Reg-rst-30-verilog: 30-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr ""
"Reg-rst-30: Registro de 30 bits con entradas de load y reset. Implementación "
"en Verilog"

#: translation.js:190
msgid ""
"Reg-30-verilog: 30 bits Register with load input. Verilog implementation"
msgstr ""
"Reg-30-verilog: Registro de 30 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:192
msgid ""
"Reg-rst-31-verilog: 31-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr ""
"Reg-rst-31-verilog: Registro de 31 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:194
msgid ""
"Reg-31-verilog: 31 bits Register with load input. Verilog implementation"
msgstr ""
"Reg-31-verilog: Registro de 31 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:197
msgid ""
"Reg-rst-32-verilog: 32-bits Register with load and reset inputs. Verilog "
"implementation"
msgstr ""
"Reg-rst-32-verilog: Registro de 32 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:199
msgid ""
"Reg-03-verilog: 32 bits Register with load input. Verilog implementation"
msgstr ""
"Reg-32-verilog: Registro de 32 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:201
msgid "Reg-rst-32: 32 bits Register with load and reset inputs"
msgstr "Reg-rst-32: Registro de 32 bits con entradas de load y reset"

#: translation.js:202
msgid ""
"Sys-reg-rst-32-verilog: 32 bits system register with reset. Verilog "
"implementation"
msgstr ""
"Sys-reg-rst-32-verilog: Registro del sistema de 32-bits con reset. "
"Implementación en Verilog"

#: translation.js:203
msgid "2-to-1 Multplexer (32-bit channels). Verilog implementation"
msgstr "Multiplexor 2-1 (canales de 32-bits). Implementación en Verilog"

#: translation.js:205
msgid "Reg-32: 32 bits Register with load input"
msgstr "Reg-32: Registro de 32 bits con entrada de load"

#: translation.js:206
msgid "Sys-reg-32: 32 bits system register"
msgstr "Sys-Reg-32: Registro del sistema de 32-bits"

#: translation.js:239 translation.js:253 translation.js:256 translation.js:261
#: translation.js:263 translation.js:266 translation.js:270 translation.js:274
#: translation.js:279 translation.js:281 translation.js:284 translation.js:288
#: translation.js:292 translation.js:296 translation.js:300 translation.js:304
#: translation.js:308 translation.js:313 translation.js:315 translation.js:318
#: translation.js:322 translation.js:326 translation.js:330 translation.js:334
#: translation.js:338 translation.js:342 translation.js:346 translation.js:350
#: translation.js:354 translation.js:358 translation.js:362 translation.js:366
#: translation.js:370 translation.js:374 translation.js:378 translation.js:380
#: translation.js:936 translation.js:956 translation.js:975
msgid "Sys-reg-rst"
msgstr "Sys-reg-rst"

#: translation.js:240 translation.js:258 translation.js:262 translation.js:268
#: translation.js:272 translation.js:276 translation.js:280 translation.js:286
#: translation.js:290 translation.js:294 translation.js:298 translation.js:302
#: translation.js:306 translation.js:310 translation.js:314 translation.js:320
#: translation.js:324 translation.js:328 translation.js:332 translation.js:336
#: translation.js:340 translation.js:344 translation.js:348 translation.js:352
#: translation.js:356 translation.js:360 translation.js:364 translation.js:368
#: translation.js:372 translation.js:375 translation.js:379 translation.js:918
#: translation.js:935 translation.js:955 translation.js:974
msgid "Sys-reg"
msgstr "Sys-reg"

#: translation.js:241
#, fuzzy
msgid "Sys-reg-02: Two bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:242
msgid "Sys-reg-dff"
msgstr "Sys-reg-dff"

#: translation.js:243
#, fuzzy
msgid "Sys-reg-dff-02-block: Two bits system register. Block implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:244
msgid "Bus2-Split-all: Split the 2-bits bus into two wires"
msgstr "Bus2-Split-all: Separar el bus de 2-bit en dos cables"

#: translation.js:245
msgid "Bus2-Join-all: Joint two wires into a 2-bits Bus"
msgstr "Bus2-Join-all: Agrupar dos cables en un bus de 2-bits"

#: translation.js:246
msgid ""
"System - D Flip-flop. Capture data every system clock cycle. Verilog "
"implementation"
msgstr ""
"Biestable D del sistema. Captura datos en cada ciclo del reloj del sistema. "
"Implementación en Verilog"

#: translation.js:247
msgid "Parameter: Initial value"
msgstr "Parámetro: Valor inicial"

#: translation.js:248
msgid "System clock"
msgstr "Reloj del sistema"

#: translation.js:249
msgid "Input data"
msgstr "Dato de entrada"

#: translation.js:250
msgid "Output"
msgstr "Salida"

#: translation.js:251
msgid ""
"# D Flip-Flop  (system)\n"
"\n"
"It stores the input data that arrives at cycle n  \n"
"Its output is shown in the cycle n+1"
msgstr ""
"# Biestable D (systema)\n"
"\n"
"Almacena el dato de entrada que llega en el ciclo n  \n"
"Su salida se muestra en el ciclo n+1"

#: translation.js:252
msgid "Not connected"
msgstr "No conectado"

#: translation.js:254
msgid "Sys-reg-rst-02: Two bits system register with reset"
msgstr "Sys-reg-rst-02: Registro del sistema de 2 bits con reset"

#: translation.js:255
msgid "Generic: 2-bits generic constant (0,1,2,3)"
msgstr "Generico: Constnte genérica de 2 bits (0,1,2,3)"

#: translation.js:257
msgid ""
"Sys-reg-rst-03-verilog: Two bits system register with reset. Verilog "
"implementation"
msgstr ""
"Sys-reg-rst-03-verilog: Registro del sistema de 2 bits con reset. "
"Implementación en verilog"

#: translation.js:259
msgid "Sys-reg-3: 3 bits system register"
msgstr "Sys-reg-3: Registro del sistema de 3 bits"

#: translation.js:264
msgid "Sys-reg-rst-04: Two bits system register with reset"
msgstr "Sys-reg-rst-04-verilog: Registro del sistema de 2-bits con reset"

#: translation.js:265
msgid "Generic: 4-bits generic constant (0-15)"
msgstr "Genérico: Constante genérica de 4 bits (0-15)"

#: translation.js:267
msgid ""
"Sys-reg-rst-5-verilog: 5 bits system register with reset. Verilog "
"implementation"
msgstr ""
"Sys-reg-rst-5-verilog: Registro del sistema de 5-bits con reset. "
"Implementación en Verilog"

#: translation.js:269
msgid "Sys-reg-5: 5 bits system register"
msgstr "Sys-reg-5: Registro del sistema de 5 bits"

#: translation.js:271
msgid ""
"Sys-reg-rst-6-verilog: 6 bits system register with reset. Verilog "
"implementation"
msgstr ""
"Sys-reg-rst-6-verilog: Registro del sistema de 6-bits con reset. "
"Implementación en Verilog"

#: translation.js:273
msgid "Sys-reg-6: 6 bits system register"
msgstr "Sys-reg-6: Registro del sistema de 6 bits"

#: translation.js:275
msgid ""
"Sys-reg-rst-7-verilog: 7 bits system register with reset. Verilog "
"implementation"
msgstr ""
"Sys-reg-rst-7-verilog: Registro del sistema de 7-bits con reset. "
"Implementación en Verilog"

#: translation.js:277
msgid "Sys-reg-7: 7 bits system register"
msgstr "Sys-reg-7: Registro del sistema de 7 bits"

#: translation.js:282
msgid "Sys-reg-rst-8: 8 bits system register with reset"
msgstr "Sys-reg-rst-8: Registro del sistema de 8-bits con reset"

#: translation.js:283
msgid "Generic: 8-bits generic constant (0-255)"
msgstr "Genérico: Constante genérica de 8 bits (0-255)"

#: translation.js:285
msgid ""
"Sys-reg-rst-9-verilog: 9 bits system register with reset. Verilog "
"implementation"
msgstr ""
"Sys-reg-rst-9-verilog: Registro del sistema de 9-bits con reset. "
"Implementación en Verilog"

#: translation.js:287
msgid "Sys-reg-9: 9 bits system register"
msgstr "Sys-reg-9: Registro del sistema de 9 bits"

#: translation.js:289
msgid ""
"Sys-reg-rst-10-verilog: 10 bits system register with reset. Verilog "
"implementation"
msgstr ""
"Sys-reg-rst-10-verilog: Registro del sistema de 10-bits con reset. "
"Implementación en Verilog"

#: translation.js:291
msgid "Sys-reg-10: 10 bits system register"
msgstr "Sys-reg-10: Registro del sistema de 10 bits"

#: translation.js:293
msgid ""
"Sys-reg-rst-11-verilog: 11 bits system register with reset. Verilog "
"implementation"
msgstr ""
"Sys-reg-rst-11-verilog: Registro de 11 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:295
msgid "Sys-reg-11: 11 bits system register"
msgstr "Sys-reg-11: Registro del sistema de 11 bits"

#: translation.js:297
msgid ""
"Sys-reg-rst-12-verilog: 12 bits system register with reset. Verilog "
"implementation"
msgstr ""
"Sys-reg-rst-12-verilog: Registro del sistema de 12-bits con reset. "
"Implementación en Verilog"

#: translation.js:299
msgid "Sys-reg-12: 12 bits system register"
msgstr "Sys-reg-12: Registro del sistema de 12 bits"

#: translation.js:301
msgid ""
"Sys-reg-rst-13-verilog: 13 bits system register with reset. Verilog "
"implementation"
msgstr ""
"Sys-reg-rst-13-verilog: Registro de 13 bits con entradas de load y reset. "
"Implementación en Verilog"

#: translation.js:303
msgid "Sys-reg-13: 13 bits system register"
msgstr "Sys-reg-13: Registro del sistema de 13 bits"

#: translation.js:305
msgid ""
"Sys-reg-rst-14-verilog: 14 bits system register with reset. Verilog "
"implementation"
msgstr ""
"Sys-reg-rst-14-verilog: Registro del sistema de 14-bits con reset. "
"Implementación en Verilog"

#: translation.js:307
msgid "Sys-reg-14: 14 bits system register"
msgstr "Sys-reg-14: Registro del sistema de 14 bits"

#: translation.js:309
msgid ""
"Sys-reg-rst-15-verilog: 15 bits system register with reset. Verilog "
"implementation"
msgstr ""
"Sys-reg-rst-15-verilog: Registro del sistema de 15-bits con reset. "
"Implementación en Verilog"

#: translation.js:311
msgid "Sys-reg-15: 15 bits system register"
msgstr "Sys-reg-15: Registro del sistema de 15 bits"

#: translation.js:316
msgid "Sys-reg-rst-16: 16 bits system register with reset"
msgstr "Sys-reg-rst-16: Registro del sistema de 16-bits con reset"

#: translation.js:317
msgid "Generic: 16-bits generic constant"
msgstr "Genérico: Constante genérica de 16 bits"

#: translation.js:319
msgid ""
"Sys-reg-rst-17-verilog: 17 bits system register with reset. Verilog "
"implementation"
msgstr ""
"Sys-reg-rst-17-verilog: Registro del sistema de 17-bits con reset. "
"Implementación en Verilog"

#: translation.js:321
msgid "Sys-reg-17: 17 bits system register"
msgstr "Sys-reg-17: Registro del sistema de 17 bits"

#: translation.js:323
msgid ""
"Sys-reg-rst-18-verilog: 18 bits system register with reset. Verilog "
"implementation"
msgstr ""
"Sys-reg-rst-18-verilog: Registro del sistema de 18-bits con reset. "
"Implementación en Verilog"

#: translation.js:325
msgid "Sys-reg-18: 18 bits system register"
msgstr "Sys-reg-18: Registro del sistema de 18 bits"

#: translation.js:327
msgid ""
"Sys-reg-rst-19-verilog: 19 bits system register with reset. Verilog "
"implementation"
msgstr ""
"Sys-reg-rst-19-verilog: Registro del sistema de 19-bits con reset. "
"Implementación en Verilog"

#: translation.js:329
msgid "Sys-reg-19: 19 bits system register"
msgstr "Sys-reg-19: Registro del sistema de 19 bits"

#: translation.js:331
msgid ""
"Sys-reg-rst-20-verilog: 20 bits system register with reset. Verilog "
"implementation"
msgstr ""
"Sys-reg-rst-20-verilog: Registro del sistema de 20-bits con reset. "
"Implementación en Verilog"

#: translation.js:333
msgid "Sys-reg-20: 20 bits system register"
msgstr "Sys-reg-20: Registro del sistema de 20 bits"

#: translation.js:335
msgid ""
"Sys-reg-rst-21-verilog: 21 bits system register with reset. Verilog "
"implementation"
msgstr ""
"Sys-reg-rst-21-verilog: Registro del sistema de 21-bits con reset. "
"Implementación en Verilog"

#: translation.js:337
msgid "Sys-reg-21: 21 bits system register"
msgstr "Sys-reg-21: Registro del sistema de 21 bits"

#: translation.js:339
msgid ""
"Sys-reg-rst-22-verilog: 22 bits system register with reset. Verilog "
"implementation"
msgstr ""
"Sys-reg-rst-22-verilog: Registro del sistema de 22-bits con reset. "
"Implementación en Verilog"

#: translation.js:341
msgid "Sys-reg-22: 22 bits system register"
msgstr "Sys-reg-22: Registro del sistema de 22 bits"

#: translation.js:343
msgid ""
"Sys-reg-rst-23-verilog: 23 bits system register with reset. Verilog "
"implementation"
msgstr ""
"Sys-reg-rst-23-verilog: Registro del sistema de 23-bits con reset. "
"Implementación en Verilog"

#: translation.js:345
msgid "Sys-reg-23: 23 bits system register"
msgstr "Sys-reg-23: Registro del sistema de 23 bits"

#: translation.js:347
msgid ""
"Sys-reg-rst-24-verilog: 24 bits system register with reset. Verilog "
"implementation"
msgstr ""
"Sys-reg-rst-24-verilog: Registro del sistema de 24 bits con reset. "
"Implementación en Verilog"

#: translation.js:349
msgid "Sys-reg-24: 24 bits system register"
msgstr "Sys-reg-24: Registro del sistema de 24 bits"

#: translation.js:351
msgid ""
"Sys-reg-rst-25-verilog: 25 bits system register with reset. Verilog "
"implementation"
msgstr ""
"Sys-reg-rst-25-verilog: Registro del sistema de 25-bits con reset. "
"Implementación en Verilog"

#: translation.js:353
msgid "Sys-reg-25: 25 bits system register"
msgstr "Sys-reg-25: Registro del sistema de 25 bits"

#: translation.js:355
msgid ""
"Sys-reg-rst-26-verilog: 26 bits system register with reset. Verilog "
"implementation"
msgstr ""
"Sys-reg-rst-26-verilog: Registro del sistema de 26-bits con reset. "
"Implementación en Verilog"

#: translation.js:357
msgid "Sys-reg-26: 26 bits system register"
msgstr "Sys-reg-26: Registro del sistema de 26 bits"

#: translation.js:359
msgid ""
"Sys-reg-rst-27-verilog: 27 bits system register with reset. Verilog "
"implementation"
msgstr ""
"Sys-reg-rst-27-verilog: Registro del sistema de 27-bits con reset. "
"Implementación en Verilog"

#: translation.js:361
msgid "Sys-reg-27: 27 bits system register"
msgstr "Sys-reg-27: Registro del sistema de 27 bits"

#: translation.js:363
msgid ""
"Sys-reg-rst-28-verilog: 28 bits system register with reset. Verilog "
"implementation"
msgstr ""
"Sys-reg-rst-28-verilog: Registro del sistema de 28-bits con reset. "
"Implementación en Verilog"

#: translation.js:365
msgid "Sys-reg-28: 28 bits system register"
msgstr "Sys-reg-28: Registro del sistema de 28 bits"

#: translation.js:367
msgid ""
"Sys-reg-rst-29-verilog: 29 bits system register with reset. Verilog "
"implementation"
msgstr ""
"Sys-reg-rst-29-verilog: Registro del sistema de 29-bits con reset. "
"Implementación en Verilog"

#: translation.js:369
msgid "Sys-reg-29: 29 bits system register"
msgstr "Sys-reg-29: Registro del sistema de 29 bits"

#: translation.js:371
msgid ""
"Sys-reg-rst-30-verilog: 30 bits system register with reset. Verilog "
"implementation"
msgstr ""
"Sys-reg-rst-30-verilog: Registro del sistema de 30-bits con reset. "
"Implementación en Verilog"

#: translation.js:373
msgid "Sys-reg-30: 30 bits system register"
msgstr "Sys-reg-30: Registro del sistema de 30 bits"

#: translation.js:376
msgid "Sys-reg-31: 31 bits system register"
msgstr "Sys-reg-31: Registro del sistema de 31 bits"

#: translation.js:381
msgid "Sys-reg-rst-32: 32 bits system register with reset"
msgstr "Sys-reg-rst-32: Registro del sistema de 32-bits con reset"

#: translation.js:382
msgid "Generic: 32-bits generic constant"
msgstr "Genérico: Constante genérica de 32 bits"

#: translation.js:383 translation.js:428 translation.js:535 translation.js:536
#: translation.js:539 translation.js:540
msgid "01-Sys-Regs-two-values"
msgstr "01-Sys-Regs-two-values"

#: translation.js:384 translation.js:556 translation.js:581 translation.js:585
#: translation.js:586 translation.js:587
msgid "02-Sys-Regs-four-values"
msgstr "02-Sys-Regs-four-values"

#: translation.js:385 translation.js:593 translation.js:607 translation.js:608
#: translation.js:609 translation.js:610
msgid "03-Sys-Regs-rst-two-values"
msgstr "03-Sys-Regs-rst-two-values"

#: translation.js:386 translation.js:616 translation.js:620 translation.js:621
#: translation.js:622 translation.js:623
msgid "04-Reg-values-on-LEDs"
msgstr "04-Reg-values-on-LEDs"

#: translation.js:387 translation.js:629 translation.js:631 translation.js:632
#: translation.js:633 translation.js:634
msgid "05-Reg-rst-values-on-LEDs"
msgstr "05-Reg-rst-values-on-LEDs"

#: translation.js:388
msgid "TESTs"
msgstr "TESTs"

#: translation.js:389
msgid "00-Index"
msgstr "00-Index"

#: translation.js:390
msgid "# INDEX: IceRegs Collection"
msgstr "# ÍNDICE: Colección IceRegs"

#: translation.js:391
msgid "### 2-bits"
msgstr "### 2-bits"

#: translation.js:392
msgid "### 3-bits"
msgstr "### 3-bits"

#: translation.js:393
msgid "### 4-bits"
msgstr "### 4-bits"

#: translation.js:394
msgid "### 5-bits"
msgstr "### 5-bits"

#: translation.js:395
msgid "### 6-bits"
msgstr "### 6-bits"

#: translation.js:396
msgid "### 7-bits"
msgstr "### 7-bits"

#: translation.js:397
msgid "### 16-bits"
msgstr "### 16-bits"

#: translation.js:398
msgid "### 8-bits"
msgstr "### 8-bits"

#: translation.js:399
msgid "### 32-bits"
msgstr "### 32-bits"

#: translation.js:400
msgid ""
"Sys-reg-dff  \n"
"(Didactic purposes)"
msgstr ""
"Sys-reg-dff  \n"
"(Propósito didáctico)"

#: translation.js:401
msgid "### 12-bits"
msgstr "### 12-bits"

#: translation.js:402
msgid "### 20-bits"
msgstr "### 20-bits"

#: translation.js:403
msgid "### 24-bits"
msgstr "### 24-bits"

#: translation.js:404
msgid "### 28-bits"
msgstr "### 28-bits"

#: translation.js:405
msgid "### 31-bits"
msgstr "### 31-bits"

#: translation.js:406
msgid "### 30-bits"
msgstr "### 30-bits"

#: translation.js:407
msgid "### 29-bits"
msgstr "### 29-bits"

#: translation.js:408
msgid "### 27-bits"
msgstr "### 27-bits"

#: translation.js:409
msgid "### 26-bits"
msgstr "### 26-bits"

#: translation.js:410
msgid "### 25-bits"
msgstr "### 25-bits"

#: translation.js:411
msgid "### 23-bits"
msgstr "### 23-bits"

#: translation.js:412
msgid "### 22-bits"
msgstr "### 22-bits"

#: translation.js:413
msgid "### 21-bits"
msgstr "### 21-bits"

#: translation.js:414
msgid "### 19-bits"
msgstr "### 19-bits"

#: translation.js:415
msgid "### 18-bits"
msgstr "### 18-bits"

#: translation.js:416
msgid "### 17-bits"
msgstr "### 17-bits"

#: translation.js:417
msgid "### 15-bits"
msgstr "### 15-bits"

#: translation.js:418
msgid "### 14-bits"
msgstr "### 14-bits"

#: translation.js:419
msgid "### 13-bits"
msgstr "### 13-bits"

#: translation.js:420
msgid "### 11-bits"
msgstr "### 11-bits"

#: translation.js:421
msgid "### 10-bits"
msgstr "### 10-bits"

#: translation.js:422
msgid "### 9-bits"
msgstr "### 9-bits"

#: translation.js:423 translation.js:551 translation.js:588 translation.js:611
#: translation.js:624 translation.js:657 translation.js:673 translation.js:674
#: translation.js:695 translation.js:696 translation.js:706 translation.js:707
#: translation.js:716 translation.js:717 translation.js:727 translation.js:728
#: translation.js:737 translation.js:738 translation.js:748 translation.js:749
#: translation.js:758 translation.js:759 translation.js:769 translation.js:770
#: translation.js:779 translation.js:780 translation.js:790 translation.js:791
#: translation.js:800 translation.js:801 translation.js:810 translation.js:811
#: translation.js:820 translation.js:821 translation.js:830 translation.js:831
#: translation.js:840 translation.js:841 translation.js:851 translation.js:852
#: translation.js:861 translation.js:862 translation.js:870 translation.js:879
#: translation.js:880 translation.js:890 translation.js:891 translation.js:900
#: translation.js:901 translation.js:910 translation.js:911 translation.js:919
#: translation.js:920 translation.js:930 translation.js:937 translation.js:938
#: translation.js:947 translation.js:948 translation.js:957 translation.js:958
#: translation.js:966 translation.js:967 translation.js:976 translation.js:977
#: translation.js:982 translation.js:983 translation.js:995 translation.js:999
#: translation.js:1006 translation.js:1009 translation.js:1015
#: translation.js:1020 translation.js:1025
msgid "Alhambra-II"
msgstr "Alhambra-II"

#: translation.js:424 translation.js:552 translation.js:589 translation.js:612
#: translation.js:625
msgid "Nandland-go-board"
msgstr "Nandland-go-board"

#: translation.js:425 translation.js:553 translation.js:590 translation.js:613
#: translation.js:626
msgid "ULX3S-12F"
msgstr "ULX3S-12F"

#: translation.js:426 translation.js:554 translation.js:591 translation.js:614
#: translation.js:627
msgid "iCEBreaker"
msgstr "ULX3S-12F"

#: translation.js:427 translation.js:555 translation.js:592 translation.js:615
#: translation.js:628
msgid "iCESugar-1.5"
msgstr "iCESugar-1.5"

#: translation.js:429
msgid "Button-tic: Configurable button that emits a tic when it is pressed"
msgstr "Button-tic: Botón configurable que emite un tic cuando se aprieta"

#: translation.js:430
msgid ""
"Rising-edge detector. It generates a 1-period pulse (tic) when a rising edge "
"is detected on the input"
msgstr ""
"Detector de flanco de subida. Genera un pulso de un ciclo (tic) cuando se "
"detecta un flanco de subida en la entrada"

#: translation.js:431
msgid "D Flip-flop (verilog implementation)"
msgstr "Biestable D (Implementación en Verilog)"

#: translation.js:432
msgid "NOT gate (Verilog implementation)"
msgstr "Puerta NOT (Implementación en verilog)"

#: translation.js:433
msgid "Two bits input And gate"
msgstr "Puerta AND de dos entradas"

#: translation.js:434
msgid "Configurable button (pull-up on/off. Not on/off)"
msgstr "Botón configurable (pull-up on/off. Not on/off)"

#: translation.js:435
msgid "FPGA internal pull-up configuration on the input port"
msgstr "Configuración del Pull-up interno de la FPGA en el puerto de entrada"

#: translation.js:436
msgid "Remove the rebound on a mechanical switch"
msgstr "Eliminar los rebotes del interruptor mecánico"

#: translation.js:437
msgid "1bit register (implemented in verilog)"
msgstr "Registro de 1bit (Implementación en Verilog)"

#: translation.js:438
msgid "16-bits Syscounter with reset"
msgstr "Contador del sistema de 16-bits con reset"

#: translation.js:439
msgid "DFF-rst-x16: 16 D flip-flops in paralell with reset"
msgstr "DFF-rst-x16: 16 Biestables D en paralelo, con reset"

#: translation.js:440
msgid "DFF-rst-x04: Three D flip-flops in paralell with reset"
msgstr "DFF-rst-x04: Tres biestables D en paralelo con reset"

#: translation.js:441
msgid "Bus4-Split-all: Split the 4-bits bus into its wires"
msgstr "Bus4-Split-all: Separar un bus de 4-bits en su cables"

#: translation.js:442
msgid "Bus4-Join-all: Join all the wires into a 4-bits Bus"
msgstr "Bus4-Join-all: Agrupar todos los cables en un bus de 4-bits"

#: translation.js:443
msgid "DFF-rst-x01: D Flip flop with reset input. When rst=1, the DFF is 0"
msgstr ""
"DFF-rst-x01: Biestable D con entrada de reset. Cuando rst=1, el biestable es "
"0"

#: translation.js:444
msgid ""
"Bus16-Split-quarter: Split the 16-bits bus into four buses of the same size"
msgstr ""
"Bus16-Split-quarter: Dividir el bus de 16-bits en cuatro buses del mismo "
"tamaño"

#: translation.js:445
msgid "Bus16-Join-quarter: Join the four same buses into an 16-bits Bus"
msgstr ""
"Bus16-Join-quarter: Agrupar cuatro buses del mismo tamaño en un bus de 16-"
"bits"

#: translation.js:446
msgid "Inc1-16bit: Increment a 16-bits number by one"
msgstr "Inc1-16bit: Incrementar un número de 16-bits en uno"

#: translation.js:447
msgid "AdderK-16bit: Adder of 16-bit operand and 16-bit constant"
msgstr "AdderK-16bit: Sumador de un operando y una constante de 16-bits"

#: translation.js:448
msgid "Adder-16bits: Adder of two operands of 16 bits"
msgstr "Adder-16bits: Sumador de dos operandos de 16bits"

#: translation.js:449
msgid "Bus16-Split-half: Split the 16-bits bus into two buses of the same size"
msgstr ""
"Bus16-Split-half: Dividir el bus de 16-bits en dos buses del mismo tamaño"

#: translation.js:450
msgid "Adder-8bits: Adder of two operands of 8 bits"
msgstr "Adder-8bits: Sumador de dos operandos de 8 bits"

#: translation.js:451
msgid "Bus8-Split-half: Split the 8-bits bus into two buses of the same size"
msgstr ""
"Bus8-Split-half: Dividir el bus de 8-bits en dos buses del mismo tamaño"

#: translation.js:452
msgid "Adder-4bits: Adder of two operands of 4 bits"
msgstr "Adder-4bits: Sumador de dos operandos de 4-bits"

#: translation.js:453
msgid "Adder-1bit: Adder of two operands of 1 bit"
msgstr "Adder-1bit: Sumador de dos operandos de 1 bit"

#: translation.js:454
msgid "AdderC-1bit: Adder of two operands of 1 bit plus the carry in"
msgstr ""
"AdderC-1bit: Sumador de dos operandos de 1-bit más el acarreo de entrada"

#: translation.js:455
msgid "XOR gate: two bits input xor gate"
msgstr "Puerta XOR: Puerta XOR de dos entradas"

#: translation.js:456
msgid "OR2: Two bits input OR gate"
msgstr "OR2: Puerta O de dos entradas"

#: translation.js:457
msgid "Constant bit 0"
msgstr "Bit 0 constante"

#: translation.js:458
msgid "Bus8-Join-half: Join the two same halves into an 8-bits Bus"
msgstr "Bus8-Join-half: Agrupar dos mitades en un bus de 8-bits"

#: translation.js:459
msgid "AdderC-4bits: Adder of two operands of 4 bits and Carry in"
msgstr "Adder-4bits: Sumador de dos operandos de 4-bits y acarreo de entrada"

#: translation.js:460
msgid "AdderC-8bits: Adder of two operands of 8 bits and Carry in"
msgstr "AdderC-8bits: Sumador de dos operandos de 8-bits y acarreo de entrada"

#: translation.js:461
msgid "Bus16-Join-half: Join the two same halves into an 16-bits Bus"
msgstr "Bus16-Join-half: Agrupar dos mitades en un bus de 16-bits"

#: translation.js:462
msgid ""
"Edges detector. It generates a 1-period pulse (tic) when either a rising "
"edge or a falling edge is detected on the input"
msgstr ""
"Detector de flancos. Se genera un pulso de 1-ciclo (tic) cuando se detecta "
"un flanco de subida o de bajada en la entrada"

#: translation.js:463
msgid "Sync 1-bit input with the system clock domain"
msgstr "Sincronizar la entrada de 1-bit con el dominio del reloj del sistema"

#: translation.js:464
msgid ""
"Select positive or negative logic for the input (0=positive, 1=negative)"
msgstr ""
"Seleccionar lógica positiva o negativa para la entrada (0=positiva, "
"1=negativa)"

#: translation.js:465
msgid "1-bit generic constant (0/1)"
msgstr "Constante genérica de 1-bit (0/1)"

#: translation.js:466
msgid ""
"Data Ledoscope. 2 samples of 2bits data are taken initially, at the system "
"clock rate"
msgstr ""
"Ledoscopio de datos. Se toman inicialmente 2 muestras de 2-bits, a la "
"velocidad del reloj del sistema"

#: translation.js:467
msgid "Generic component with clk input"
msgstr "Componente genérico con entrada de reloj"

#: translation.js:468
msgid "Reg: 1-Bit register"
msgstr "Reg: Registro de 1-bit"

#: translation.js:469
msgid "2-to-1 Multplexer (1-bit channels). Fippled version"
msgstr "Multiplexor 2-1 (canales de 1-bit). Versión invertida"

#: translation.js:470
msgid "2-to-1 Multplexer (1-bit channels)"
msgstr "Multiplexor 2-1 (canales de 1-bit)"

#: translation.js:471
msgid "2-to-1 Multplexer (2-bit channels)"
msgstr "Multiplexor 2-1 (canales de 2-bits)"

#: translation.js:472
msgid ""
"System TFF with toggle input: It toogles on every system cycle if the input "
"is active"
msgstr ""
"Biestable T del sistema con entrada de cambio: Cambia en cada ciclo del "
"sistema si la entrada está activa"

#: translation.js:473
msgid "RS-FF-set. RS Flip-flop with priority set"
msgstr "RS-FF-set: Biestable RS con prioridad en el set"

#: translation.js:474
msgid "Constant bit 1"
msgstr "Bit 1 contante"

#: translation.js:475
msgid "System - D Flip-flop. Capture data every system clock cycle"
msgstr ""
"Biestable D del sistema. Captura datos en cada ciclo del reloj del sistema"

#: translation.js:476
msgid ""
"## Example. Sys-Reg: Two values\n"
"\n"
"This circuit generates two values of 2-bts: 2 and 1. The first value (1)  is "
"generated at cycle 0 and the  \n"
"second value (2) at cycle 1 \n"
"The two captured values can be observed with the Data LEDOscope"
msgstr ""
"## Ejemplo. Sys-Reg: Dos valores\n"
"\n"
"Este circuito genera dos valores de 2-bits: 2 y 2. El primer valor (1) se "
"genera en el ciclo 0 y el  \n"
"segundo valor (2) en el ciclo 1  \n"
"Los dos valores capturados se observan con el Ledoscopio de datos"

#: translation.js:477
msgid "Initial value: cycle 0"
msgstr "Valor inicial: Ciclo 0"

#: translation.js:478
msgid "2-bits Sys-Reg"
msgstr "Sys-Reg de 2-bits"

#: translation.js:479
msgid ""
"## Meassure with LEDOSCOPE-data\n"
"\n"
"It stores two samples taken at the first two cycles  \n"
"(cycle 0 and cycle 1)"
msgstr ""
"## Medida con el LEDOSCOPIO de datos\n"
"\n"
"Almacena dos muestras tomadas en los primeros dos ciclos  \n"
"(Ciclo 0 y ciclo 1)"

#: translation.js:480
msgid ""
"Select the 2-bit sample to show  \n"
"on the LEDs (sample 0 or sample 1)"
msgstr ""
"Seleccionar la muestra de 2-bits a mostrar  \n"
"en los LEDs (muestra 0 o muestra 1)"

#: translation.js:481
msgid "Showing the sample 0"
msgstr "Mostrando la muestra 0"

#: translation.js:482
msgid "Value for cycles >= 1"
msgstr "Valore para los ciclos >= 1"

#: translation.js:483
msgid "Button state signal"
msgstr "Señal de estado del pulsador"

#: translation.js:484
msgid "Tic: button pressed"
msgstr "Tic: Botón apretado"

#: translation.js:485
msgid "Rising edge detector"
msgstr "Detector de flanco de subida"

#: translation.js:486
msgid "Pull up on/off"
msgstr "Botón configurable (pull-up on/off. Not on/off)"

#: translation.js:487
msgid "Not on/off"
msgstr "Not on/off"

#: translation.js:488
msgid ""
"## Rising edge detector\n"
"\n"
"It generates a 1-period pulse (tic) when a rising edge is detected on the  \n"
"input signal"
msgstr ""
"## Detector de flanco de subida\n"
"\n"
"Genera un pulso de 1-ciclo (tic) cuando se detecta el flanco de subida  \n"
" en la señal de entrada"

#: translation.js:489
msgid "Input signal"
msgstr "Señal de entrada"

#: translation.js:490
msgid ""
"Current signal  \n"
"state"
msgstr ""
"Estado actual  \n"
"de la señal"

#: translation.js:491
msgid ""
"Signal state in the previous  \n"
"clock cycle"
msgstr ""
"Estado de la señal en el  ciclo  \n"
"de reloj previo"

#: translation.js:492
msgid ""
"If the current signal is 1 and its value in  \n"
"the previous clock cycle was 0, it means  \n"
"that a rising edge has been detected!  \n"
"The output es 1\n"
"\n"
"In any other case the output is 0"
msgstr ""
"Si la señal actual es 1 y su valor en  \n"
"el ciclo de reloj previo era 0, significa  \n"
"que se ha detectado un flanco de subida!  \n"
"la salida es 1\n"
"\n"
"En cualquier otro caso la salida es 0"

#: translation.js:493
msgid ""
"**Delay**: 0 clock cycles \n"
"\n"
"There is no delay between the arrival of a rising edge  \n"
"and its detection"
msgstr ""
"**Delay**: 0 ciclos de reloj  \n"
"\n"
"No hay retraso entre la llegada de un flanco de subida  \n"
"y su detección"

#: translation.js:494
msgid ""
"# D Flip-Flop  \n"
"\n"
"It stores the input data that arrives at cycle n  \n"
"Its output is shown in the cycle n+1"
msgstr ""
"# Biestable D  \n"
"\n"
"Almacena el dato de entrada que llega en el ciclo n  \n"
"Su salida se muestra en el ciclo n+1"

#: translation.js:495
msgid "Input"
msgstr "Entrada"

#: translation.js:496
msgid ""
"Internal pull-up  \n"
"* 0: OFF\n"
"* 1: ON"
msgstr ""
"Pull-up Interno  \n"
"* 0: OFF\n"
"* 1: ON"

#: translation.js:497
msgid "Synchronization stage"
msgstr "Fase de sincronización"

#: translation.js:498
msgid ""
"Normalization stage\n"
"\n"
"* 0: Wire\n"
"* 1: signal inverted"
msgstr ""
"Etapa de normalización\n"
"\n"
"* 0: Cable\n"
"* 1: Señal invertida"

#: translation.js:499
msgid "Debouncing stage"
msgstr "Etapa antirrebotes"

#: translation.js:500
msgid ""
"### Pull-up parameter:\n"
"\n"
"0: No pull-up  \n"
"1: Pull-up activated"
msgstr ""
"### Parámetro Pull-up:\n"
"\n"
"0: Sin pull-up  \n"
"1: Pull-up activado"

#: translation.js:501
msgid ""
"Only an FPGA pin can  \n"
"be connected here!!!"
msgstr ""
"Sólo se puede conectar  \n"
"aquí un pin de la FPGA!!!"

#: translation.js:502
msgid ""
"The pull-up is connected  \n"
"by default"
msgstr ""
"El pull-up está conectado  \n"
"por defecto"

#: translation.js:503
msgid "Edge detector"
msgstr "Detector de flancos"

#: translation.js:504
msgid ""
"Whenever there is a change in  \n"
"the input, the counter is started"
msgstr ""
"En cuanto hay un cambio en la  \n"
"entrada, el contador arranca"

#: translation.js:505
msgid ""
"If the counter reaches it maximum  \n"
"value, the input is considered stable  \n"
"and it is captured"
msgstr ""
"Si el contador alcanza su valor máximo  \n"
"la entrada se considera estable  \n"
"y se captura"

#: translation.js:506
msgid ""
"### Time calculation\n"
"\n"
"For CLK=12MHZ, a 16-bit counter reaches its  \n"
"maximum every 2 ** 16 * 1/F = 5.5ms aprox  \n"
"IF more time is needed for debouncing,  \n"
"use a counter with more bits (17, 18...)"
msgstr ""
"### Cálculo del tiempo\n"
"\n"
"Para CLK=12MHZ, un contador de 16-bits alcanza  \n"
"su máximo cada 2 ** 16 * 1 / F = 5.5ms aprox  \n"
"Si se necesita más tiempo para el antirrebots,  \n"
"usa un contador con más bits (17, 18...)"

#: translation.js:507
msgid ""
"## Debouncer  \n"
"\n"
"A value is considered stable when  \n"
"there is no changes during 5.5ms  \n"
"aprox. When a value is stable it is  \n"
"captured on the output flip-flop"
msgstr ""
"## Antirrebotes  \n"
"\n"
"Un valor se considera estable cuando  \n"
"no hay cambios durante 5.5ms  aprox.  \n"
"Cuando un valor es estable, se  \n"
"captura en el biestable de salida"

#: translation.js:508
msgid "Stable output"
msgstr "Salida estable"

#: translation.js:509
msgid "Counter"
msgstr "Contador"

#: translation.js:510
msgid "Initial value"
msgstr "Valor inicial"

#: translation.js:511
msgid ""
"Reset input: Active high  \n"
"When rst = 1, the DFF is reset to 0"
msgstr ""
"Entrada Reset: Activa a nivel alto  \n"
"Cuando rst=1, el biestable se resetea a 0"

#: translation.js:512
msgid "Data input"
msgstr "Entrada de datos"

#: translation.js:513
msgid ""
"Initial default  \n"
"value: 0"
msgstr ""
"Valor inicial  \n"
"por defecto"

#: translation.js:514
msgid ""
"## Edges detector\n"
"\n"
"It generates a 1-period pulse (tic) when an edge (Rising or falling) is "
"detected on the  \n"
"input signal"
msgstr ""
"## Detector de flancos\n"
"\n"
"Se genera un pulso de 1-ciclo (tic) cuando un flanco (de subida o bajada) se "
"detecta  \n"
"en la señal de entrada"

#: translation.js:515
msgid ""
"The output is 1 if the current value is 1 and the  \n"
"previous 0, or if the current value is 0 and the  \n"
"previous 1\n"
msgstr ""
"La salida es 1 si el valor actual es 1 y el anterior  \n"
"0, o si el valor actual es 0 y el previo 1\n"

#: translation.js:516
msgid "In any other case the output is 0"
msgstr "En cualquier caso, la salida es 0"

#: translation.js:517
msgid ""
"When k=0, it works like a wire  \n"
"(The output is equal to the input)  \n"
"When k=1, it act as a not gate\n"
"(The output is the inverse of the input)"
msgstr ""
"Cuando k=0,  funciona como un cable  \n"
"(La salida es igual a la entrada)  \n"
"Cuando k=1, Se comporta como una puerta NOT\n"
"(La salida es la inversa de la entrada)"

#: translation.js:518
msgid ""
"### Truth table for XOR\n"
"\n"
"| k | input | output | function |\n"
"|---|-------|--------|----------|\n"
"| 0 | 0     |  0     | wire     |\n"
"| 0 | 1     |  1     | wire     |\n"
"| 1 | 0     |  1     | Not      |\n"
"| 1 | 1     |  0     | Not      |"
msgstr ""
"### Tabla de verdad para el XOR\n"
"\n"
"|k|Entrada|Salida|Función|\n"
"|--|-------------|-----------|------------|\n"
"|0|0               | 0           | cable  |\n"
"|0|1               | 1           | cable |\n"
"|1|0               | 1           | NOT  |\n"
"|1|1               | 0           | NOT |"

#: translation.js:519
msgid ""
"Select which sample is shown  \n"
"on the LEDs"
msgstr ""
"Seleccionar qué muestra se  \n"
"en los LEDs"

#: translation.js:520
msgid "Sample 0"
msgstr "Muestra 0"

#: translation.js:521
msgid ""
"The first two samples on the  \n"
"channels are captured  \n"
"(Samples at cycles 0 to 1)"
msgstr ""
"Las dos primeras muestras en  \n"
"los canales se capturan  \n"
"(Muestras en los ciclos 0 y 1)"

#: translation.js:522
msgid "Enable the capture "
msgstr "Habilitar la captura "

#: translation.js:523
msgid "This signal is 1 initially"
msgstr "Esta señal es 1 inicialmente"

#: translation.js:524
msgid "RS-flip-flop"
msgstr "Flip-flop RS"

#: translation.js:525
msgid "Cycle number: 0-1"
msgstr "Número de ciclo: 0-1"

#: translation.js:526
msgid ""
"The Flip-flips is reset  \n"
"at the end of cycle 3"
msgstr ""
"El biestable se inicializa  \n"
"al final del ciclo 3"

#: translation.js:527
msgid "4-cycles with pulse"
msgstr "Pulso de 4 ciclos de ancho"

#: translation.js:528
msgid "Sample 1"
msgstr "Muestra 1"

#: translation.js:529
msgid ""
"Sample number currently  \n"
"displayed"
msgstr ""
"Número de muestra actualmente  \n"
"mostrado"

#: translation.js:530
msgid "Mux 2-1"
msgstr "Mux 2-1"

#: translation.js:531
msgid ""
"D Flip-flip\n"
"(System)"
msgstr ""
"Biestable D\n"
"(Sistema)"

#: translation.js:532
msgid "Channel A"
msgstr "Canal A"

#: translation.js:533
msgid "Channel B"
msgstr "Canal B"

#: translation.js:534
msgid "Priority on set"
msgstr "Prioridad en el set"

#: translation.js:537
msgid ""
"Button-tic: Configurable button that emits a tic when it is pressed. ECP5 "
"FPGA Family"
msgstr ""
"Button-tic: Botón configurable que emite un tic cuando se aprieta. Familia "
"de FPGAs ECP5"

#: translation.js:538
msgid "Configurable button (pull-up on/off. Not on/off). ECP5 FPGA family"
msgstr "Botón configurable (pull-up on/off. Not on/off). Familia de FPGA ECP5"

#: translation.js:541
msgid "6bits constant value: 0"
msgstr "Valor constante de 6-bits: 0"

#: translation.js:542
msgid "Generic: 6-bits generic constant (0-63)"
msgstr "Genérico: Constante genérica de 6 bits (0-63)"

#: translation.js:543
msgid "LED0"
msgstr "LED0"

#: translation.js:544
msgid "LED1"
msgstr "LED1"

#: translation.js:545
msgid "LED2"
msgstr "LED2"

#: translation.js:546
msgid "LED3"
msgstr "LED3"

#: translation.js:547
msgid "LED4"
msgstr "LED4"

#: translation.js:548
msgid "LED5"
msgstr "LED5"

#: translation.js:549
msgid "LED6"
msgstr "LED6"

#: translation.js:550
msgid "LED7"
msgstr "LED7"

#: translation.js:557
msgid ""
"Data Ledoscope. 4 samples of 8bits data are taken initially, at the system "
"clock rate"
msgstr ""
"Ledoscopio de datos.Se toman inicialmente cuatro muestras de 8 bits de "
"datos, a la velocidad del reloj del sistema"

#: translation.js:558
msgid "Reg-x08: 8-bits register"
msgstr "Reg-x08: Registro de 8-bits"

#: translation.js:559
msgid "Reg-x04: 4-bits register"
msgstr "Reg-x04: Registro de 4-bits"

#: translation.js:560
msgid "2-bits Syscounter"
msgstr "2-bits Syscounter"

#: translation.js:561
msgid "Inc1-2bit: Increment a 2-bits number by one"
msgstr "Inc1-2bit: Incrementar un número de 2-bits en uno"

#: translation.js:562
msgid "AdderK-2bit: Adder of 2-bit operand and 2-bit constant"
msgstr "AdderK-2bit:  Sumador de un operando con constante de 2-bits"

#: translation.js:563
msgid "Adder-2bits: Adder of two operands of 2 bits"
msgstr "Adder-2bits: Sumador de dos operandos de 2bits"

#: translation.js:564
msgid "DFF-02: Two D flip-flops in paralell"
msgstr "DFF-02: Dos biestables D en paralelo"

#: translation.js:565
msgid "4-to-1 Multplexer (8-bit channels)"
msgstr "Multiplexor 4-1 (canales de 8 bits)"

#: translation.js:566
msgid "2-to-1 Multplexer (8-bit channels)"
msgstr "Multiplexor 2-1 (canales de 8 bits)"

#: translation.js:567
msgid "2-to-1 Multplexer (4-bit channels)"
msgstr "Multiplexor 2-1 (Canales de 4-bits)"

#: translation.js:568
msgid "Counter-x02: 2-bits counter"
msgstr "Counter-x02: Contador de 2-bits"

#: translation.js:569
msgid "OR-BUS2: OR gate with 2-bits bus input"
msgstr "OR-BUS2: Puerta OR de 2 bits de entrada"

#: translation.js:570
msgid ""
"## Example. Sys-Reg: Four values\n"
"\n"
"This circuit generates four values of 8-bts: 0x80, 0x20, 0x08, and 0x02 in "
"the cycles 0,1,2 and 3 respectivelly\n"
"The four captured values can be observed with the Data LEDOscope block"
msgstr ""
"## Ejemplo. Sys-Reg: Cuatro valores\n"
"\n"
"Este circuito genera cuatro valores de 8-bits: 0x80, 0x20, 0x08 y 0x02 en "
"los ciclos 0,1,2 y 3 respectivamente\n"
"Los cuatro valores capturados se pueden observar con el bloque de LEDOscopio "
"de datos"

#: translation.js:571
msgid "8-bits Sys-Reg"
msgstr "8-bits Sys-Reg"

#: translation.js:572
msgid ""
"## Meassure with LEDOSCOPE-data\n"
"\n"
"It stores four samples taken at the first four cycles  \n"
"(cycle 0 - cycle 3)"
msgstr ""
"## Medir con el LEDOSCOPIO de datos\n"
"\n"
"Almacena cuatro muestras tomadas en los primeros  \n"
"cuatro ciclos (ciclo 0 - ciclo 3)"

#: translation.js:573
msgid ""
"Select the 8-bit sample to show  \n"
"on the LEDs"
msgstr ""
"Seleccionar la muestra de 8-bit a  \n"
"mostrar en los LEDs"

#: translation.js:574
msgid "Value for cycles >= 3"
msgstr "Valor en los ciclos >=3"

#: translation.js:575
msgid ""
"Show the stable value  \n"
"(permanent regime)"
msgstr ""
"Mostrar el valor estable  \n"
"(Régimen permanente)"

#: translation.js:576
msgid ""
"The first four samples on the  \n"
"channels are captured  \n"
"(Samples at cycles 0 to 3)"
msgstr ""
"Capturar las primeras cuatro muestras en  \n"
"el canal  \n"
"(Muesttras en los ciclos de 0 a 3)"

#: translation.js:577
msgid "Cycle number: 0-3"
msgstr "Número de ciclo: 0-3"

#: translation.js:578
msgid "Sample 2"
msgstr "Muestra 2"

#: translation.js:579
msgid "Sample 3"
msgstr "Muestra 3"

#: translation.js:580
msgid "Priority for the set"
msgstr "Prioridad en el set"

#: translation.js:582
msgid ""
"LED7\n"
"\n"
msgstr ""
"LED7\n"
"\n"

#: translation.js:583
msgid "LED6\n"
msgstr "LED6\n"

#: translation.js:584
msgid "LED3\n"
msgstr ""
"LED3\n"
"d\n"

#: translation.js:594
msgid ""
"start: Start signal: It goes from 1 to 0 when the system clock starts. 1 "
"cycle pulse witch"
msgstr ""
"start: Señal de start. Transita de 1 a 0 cuando arranca el reloj del "
"sistema. Anchura de 1 ciclo"

#: translation.js:595
msgid ""
"## Example 3: Stream of two 8-bit values with reset\n"
"\n"
"A string of two values, 0x55 and 0xAA is generated. Then the register  \n"
"is **reset** to its initial value (0x55) and the sequence is generated again"
msgstr ""
"## Ejemplo 3:  Flujo de 4 valores de 8 bits, con reset\n"
"\n"
"Se genera un chorro de dos valores: 0x55 y 0xAA.  Después  \n"
"el registro se inicializa a su valor inicial (0x55) y la secuencia se repite"

#: translation.js:596
msgid "Cycle 1"
msgstr "Ciclo 1"

#: translation.js:597
msgid "Cycle 0"
msgstr "Ciclo 0"

#: translation.js:598
msgid "Rst=1 in cycle 1"
msgstr "Rst=1 en el ciclo 1"

#: translation.js:599
msgid ""
"LEDOscope  \n"
"(4 samples)"
msgstr ""
"LEDOscopio  \n"
"(4 muestras)"

#: translation.js:600
msgid ""
"Showing sample 0  \n"
"on the LEDs"
msgstr ""
"Mostrar la muestra 0  \n"
"en los LEDs"

#: translation.js:601
msgid ""
"The sequence is restared  \n"
"in cycle 2"
msgstr ""
"La secuencia se reinicia  \n"
"en el ciclo 2"

#: translation.js:602
msgid ""
"| cycle 0 | cycle 1 | cycle 2 | cycle 3 |\n"
"|---------|---------|---------|---------|\n"
"|  55     |   AA    |   55    |   AA    |"
msgstr ""
"| ciclo 0 | ciclo 1 | ciclo 2 | ciclo 3 |\n"
"|---------|---------|---------|---------|\n"
"|  55     |   AA    |   55    |   AA    |"

#: translation.js:603
msgid "Reset"
msgstr "Reset"

#: translation.js:604
msgid "Initial value: 1"
msgstr "Valor inicial: 1"

#: translation.js:605
msgid "Initial value: 0"
msgstr "Valor inicial: 0"

#: translation.js:606
msgid "Falling edge"
msgstr "Flanco de bajada"

#: translation.js:617
msgid ""
"## Example 4: Showing information on the LEDs\n"
"\n"
"Two different values are shown on the LEDs: 0xAA and 0x55. The first value "
"is  \n"
"shown initially. When the button `SW1` is pressed, the value 0x55 is "
"displayed"
msgstr ""
"## Ejemplo 4: Mostrando información en los LEDs\n"
"\n"
"Dos valores diferentes se muestran en los LEDs: 0xAA y 0x55. El primer "
"valor  \n"
"se muestra inicialmente. Cuando el botón `SW1` se aprieta, se muestra el "
"valor 0x55"

#: translation.js:618
msgid ""
"Value shown when the  \n"
"button is pressed"
msgstr ""
"Mostrar los valores cuando  \n"
"se aprieta el botón"

#: translation.js:619
msgid "8-bit Register"
msgstr "8-bit Register"

#: translation.js:630
msgid ""
"## Example 5: Showing information on the LEDs\n"
"\n"
"Two different values are shown on the LEDs: 0xAA and 0x55. The first value "
"is  \n"
"shown initially. When the button `SW1` is pressed, the value 0x55 is "
"displayed  \n"
"When the `SW2` is pressed, the register is reset and its initial value is "
"displayed"
msgstr ""
"## Ejemplo 5: Mostrando información en los LEDs\n"
"\n"
"Se muestran dos valores diferentes en los LEDs: 0xAA y 0x55. El primer "
"valor  \n"
"se muestra inicialmente. Cuando el botón `SW1` se aprieta, se muestra el "
"valor 0x55  \n"
"Cuando se aprieta `SW2`, el registro se resetea y se muestra el valor inicial"

#: translation.js:636 translation.js:655 translation.js:693 translation.js:714
#: translation.js:735 translation.js:756 translation.js:777 translation.js:798
#: translation.js:818 translation.js:838 translation.js:859 translation.js:877
#: translation.js:898
msgid "Sys-Reg"
msgstr "Sys-Reg"

#: translation.js:656 translation.js:694 translation.js:715 translation.js:736
#: translation.js:757 translation.js:778 translation.js:799 translation.js:819
#: translation.js:839 translation.js:860 translation.js:878 translation.js:899
msgid "Sys-Reg-rst"
msgstr "Sys-Reg"

#: translation.js:658
msgid "Alhamb ra-II"
msgstr "Alhambra-II"

#: translation.js:659 translation.js:670 translation.js:675 translation.js:677
#: translation.js:697 translation.js:704 translation.js:708 translation.js:710
#: translation.js:718 translation.js:725 translation.js:729 translation.js:731
#: translation.js:739 translation.js:746 translation.js:750 translation.js:752
#: translation.js:760 translation.js:767 translation.js:771 translation.js:773
#: translation.js:781 translation.js:788 translation.js:792 translation.js:794
#: translation.js:802 translation.js:808 translation.js:812 translation.js:814
#: translation.js:822 translation.js:828 translation.js:832 translation.js:834
#: translation.js:842 translation.js:849 translation.js:853 translation.js:855
#: translation.js:863 translation.js:868 translation.js:871 translation.js:873
#: translation.js:881 translation.js:888 translation.js:892 translation.js:894
#: translation.js:902 translation.js:908 translation.js:912 translation.js:914
#: translation.js:921 translation.js:928 translation.js:931 translation.js:939
#: translation.js:945 translation.js:949 translation.js:951 translation.js:959
#: translation.js:964 translation.js:968 translation.js:970 translation.js:978
#: translation.js:980 translation.js:984 translation.js:986 translation.js:996
#: translation.js:1000 translation.js:1007 translation.js:1010
#: translation.js:1016 translation.js:1021 translation.js:1026
msgid "01-manual-test"
msgstr "01-manual-test"

#: translation.js:660
msgid ""
"Direct connection of a button. The button should not have any external "
"circuit"
msgstr ""
"Conexión directa de un botón. El botón no debe tener ningún circuito externo"

#: translation.js:661
msgid ""
"Display32-8: Display a 32-bits value on an  8-LEDs. The sel input selects "
"the byte to display "
msgstr ""
"Display32-8: Mostrar un valor de 32-bits en 8 LEDs. La entrada sel "
"selecciona el byte a mostrar  "

#: translation.js:662
msgid "Bus32-Split-quarter: Split the 32-bits bus into four buses of 8 wires"
msgstr "Bus32-Split-quarter: Separar el bus de 32-bits en 4 buses de 8 cables"

#: translation.js:663
msgid "UINT32-17bits:  Extend a 17-bits unsigned integer to 32-bits "
msgstr "UINT32-17bits: Extender un entero sin signo de 17 bits a 32-bits  "

#: translation.js:664
msgid "Bus32-Join-15-17: Join the two buses into an 32-bits Bus"
msgstr "Bus32-Join-15-17: Agrupar dos buses de 15 y 17 bits en uno de 32-bits"

#: translation.js:665
msgid "15bits constant value: 0"
msgstr "Valor constante de 15-bits: 0"

#: translation.js:666
msgid "Generic: 15-bits generic constant"
msgstr "Genérico: Constante genérica de 15 bits"

#: translation.js:667
msgid "Generic: 17-bits generic constant"
msgstr "Genérico: Constante genérica de 17 bits"

#: translation.js:668
msgid ""
"# TEST: 17-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 17-bits: Prueba manual\n"
"\n"

#: translation.js:669
msgid ""
"Byte 0  \n"
"(least significant)  "
msgstr ""
"Byte 0  \n"
"(Menos significativo)  "

#: translation.js:671
msgid ""
"# TEST: 17-bits Reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg de 17-bits: Prueba manual\n"
"\n"

#: translation.js:672
msgid "Next"
msgstr "Siguiente"

#: translation.js:676
msgid ""
"# TEST: 17-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg-rst de 17-bits: Prueba manual\n"
"\n"

#: translation.js:678
msgid ""
"Data Ledoscope. 2 samples of 32bits data are taken initially, at the system "
"clock rate"
msgstr ""
"Ledoscopio de datos. Se toman inicialmente dos muestras de 32 bits, a la "
"velocidad del reloj del sistema"

#: translation.js:679
msgid "System TFF: It toogles its output on every system cycle"
msgstr "Biestable T del sistema: Cambia su salida en cada ciclo del sistema"

#: translation.js:680
msgid "Counter-x01: 1-bit counter"
msgstr "Counter-x01: Contador de 1-bit"

#: translation.js:681
msgid "Reg-x32: 32bits register"
msgstr "Reg-x32: Registro de 32-bits"

#: translation.js:682
msgid "Bus32-Join-quarter: Join the four buses into an 32-bits Bus"
msgstr ""
"Bus32-Join-quarter: Agrupar cuatro buses del mismo tamaño en un bus de 32-"
"bits"

#: translation.js:683
msgid "2-to-1 Multplexer (32-bit channels)"
msgstr "Multiplexor 2-1 (canales de 32-bits)"

#: translation.js:684
msgid ""
"# TEST: 17-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 17-bits: Prueba manual\n"
"\n"

#: translation.js:685
msgid ""
"The first two samples on the  \n"
"channels are captured  \n"
"(Samples at cycles 0 and 1)"
msgstr ""
"Las dos primeras muestras en  \n"
"los canales se capturan  \n"
"(Muestras en los ciclos 0 y 1)"

#: translation.js:686
msgid "T flip-flop"
msgstr "Flip-flop T"

#: translation.js:687
msgid "Cycle number: 0 and 1"
msgstr "Número de ciclo: 0 y 1"

#: translation.js:688
msgid ""
"The Flip-flips is reset  \n"
"at the end of cycle 1"
msgstr ""
"El biestable se inicializa  \n"
"al final del ciclo 1"

#: translation.js:689
msgid "2-cycles with pulse"
msgstr "Pulso de 2 ciclos de anchura"

#: translation.js:690
msgid ""
"It is 1 if the sample 0 is  \n"
"the current sample"
msgstr ""
"Vale 1 si la muestra 0  \n"
"es la muestra actual"

#: translation.js:698
msgid "Generic: 18-bits generic constant"
msgstr "Genérico: Constante genérica de 18 bits"

#: translation.js:699
msgid "UINT32-18bits:  Extend a 18-bits unsigned integer to 32-bits "
msgstr "UINT32-18bits: Extender un entero sin signo de 18 bits a 32-bits  "

#: translation.js:700
msgid "Bus32-Join-14-18: Join the two buses into an 32-bits Bus"
msgstr "Bus32-Join-14-18: Agrupar dos buses de 14 y 18 bits en uno de 32-bits"

#: translation.js:701
msgid "14bits constant value: 0"
msgstr "Valor constante de 14-bits: 0"

#: translation.js:702
msgid "Generic: 14-bits generic constant"
msgstr "Genérico: Constante genérica de 14 bits"

#: translation.js:703
msgid ""
"# TEST: 18-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 18-bits: Prueba manual\n"
"\n"

#: translation.js:705
msgid ""
"# TEST: 18-bits Reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg de 18-bits: Prueba manual\n"
"\n"

#: translation.js:709
msgid ""
"# TEST: 18-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg-rst de 18-bits: Prueba manual\n"
"\n"

#: translation.js:711
msgid ""
"# TEST: 18-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg-rst de 18-bits: Prueba manual\n"
"\n"

#: translation.js:719
msgid "UINT32-19bits:  Extend a 19-bits unsigned integer to 32-bits "
msgstr "UINT32-19bits: Extender un entero sin signo de 19 bits a 32-bits  "

#: translation.js:720
msgid "Bus32-Join-13-19: Join the two buses into an 32-bits Bus"
msgstr "Bus32-Join-13-19: Agrupar dos buses de 13 y 19 bits en uno de 32-bits"

#: translation.js:721
msgid "13bits constant value: 0"
msgstr "Valor constante de 13-bits: 0"

#: translation.js:722
msgid "Generic: 13-bits generic constant"
msgstr "Genérico: Constante genérica de 13 bits"

#: translation.js:723
msgid "Generic: 19-bits generic constant"
msgstr "Genérico: Constante genérica de 19 bits"

#: translation.js:724
msgid ""
"# TEST: 19-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 19-bits: Prueba manual\n"
"\n"

#: translation.js:726
msgid ""
"# TEST: 19-bits Reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg de 19-bits: Prueba manual\n"
"\n"

#: translation.js:730
msgid ""
"# TEST: 19-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg-rst de 19-bits: Prueba manual\n"
"\n"

#: translation.js:732
msgid ""
"# TEST: 19-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 19-bits: Prueba manual\n"
"\n"

#: translation.js:740
msgid "Generic: 20-bits generic constant"
msgstr "Genérico: Constante genérica de 20 bits"

#: translation.js:741
msgid "UINT32-20bits:  Extend a 20-bits unsigned integer to 32-bits "
msgstr "UINT32-20bits: Extender un entero sin signo de 20 bits a 32-bits  "

#: translation.js:742
msgid "Bus32-Join-12-20: Join the two buses into an 32-bits Bus"
msgstr "Bus32-Join-12-20: Agrupar dos buses de 12 y 20 bits en uno de 32-bits"

#: translation.js:743
msgid "12bits constant value: 0"
msgstr "Valor constante de 12-bits: 0"

#: translation.js:744
msgid "Generic: 12-bits generic constant (0-4095)"
msgstr "Genérico: Constante genérica de 12 bits (0-4095)"

#: translation.js:745
msgid ""
"# TEST: 20-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 20-bits: Prueba manual\n"
"\n"

#: translation.js:747
msgid ""
"# TEST: 20-bits Reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg de 20-bits: Prueba manual\n"
"\n"

#: translation.js:751
msgid ""
"# TEST: 20-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg-rst de 20-bits: Prueba manual\n"
"\n"

#: translation.js:753
msgid ""
"# TEST: 20-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 20-bits: Prueba manual\n"
"\n"

#: translation.js:761
msgid "UINT32-21bits:  Extend a 21-bits unsigned integer to 32-bits "
msgstr "UINT32-21bits: Extender un entero sin signo de 21 bits a 32-bits  "

#: translation.js:762
msgid "Bus32-Join-11-21: Join the two buses into an 32-bits Bus"
msgstr "Bus32-Join-11-21: Agrupar dos buses de 11 y 21 bits en uno de 32-bits"

#: translation.js:763
msgid "11bits constant value: 0"
msgstr "Valor constante de 11-bits: 0"

#: translation.js:764
msgid "Generic: 11-bits generic constant"
msgstr "Genérico: Constante genérica de 11 bits"

#: translation.js:765
msgid "Generic: 21-bits generic constant"
msgstr "Genérico: Constante genérica de 21 bits"

#: translation.js:766
msgid ""
"# TEST: 21-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 21-bits: Prueba manual\n"
"\n"

#: translation.js:768
msgid ""
"# TEST: 21-bits Reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg de 21-bits: Prueba manual\n"
"\n"

#: translation.js:772
msgid ""
"# TEST: 21-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg-rst de 21-bits: Prueba manual\n"
"\n"

#: translation.js:774
msgid ""
"# TEST: 21-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 21-bits: Prueba manual\n"
"\n"

#: translation.js:782
msgid "Generic: 22-bits generic constant"
msgstr "Genérico: Constante genérica de 22 bits"

#: translation.js:783
msgid "UINT32-22bits:  Extend a 22-bits unsigned integer to 32-bits "
msgstr "UINT32-22bits: Extender un entero sin signo de 22 bits a 32-bits  "

#: translation.js:784
msgid "Bus32-Join-10-22: Join the two buses into an 32-bits Bus"
msgstr "Bus32-Join-10-22: Agrupar dos buses de 10 y 22 bits en uno de 32-bits"

#: translation.js:785
msgid "10bits constant value: 0"
msgstr "Valor constante de 10-bits: 0"

#: translation.js:786
msgid "Generic: 9-bits generic constant"
msgstr "Genérico: Constante genérica de 9 bits"

#: translation.js:787
msgid ""
"# TEST: 22-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 22-bits: Prueba manual\n"
"\n"

#: translation.js:789
msgid ""
"# TEST: 22-bits Reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg de 22-bits: Prueba manual\n"
"\n"

#: translation.js:793
msgid ""
"# TEST: 22-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg-rst de 22-bits: Prueba manual\n"
"\n"

#: translation.js:795
msgid ""
"# TEST: 22-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 22-bits: Prueba manual\n"
"\n"

#: translation.js:803
msgid "UINT32-23bits:  Extend a 23-bits unsigned integer to 32-bits "
msgstr "UINT32-23bits: Extender un entero sin signo de 23 bits a 32-bits  "

#: translation.js:804
msgid "Bus32-Join-9-23: Join the two buses into an 32-bits Bus"
msgstr "Bus32-Join-9-23: Agrupar dos buses de 9 y 23 bits en uno de 32-bits"

#: translation.js:805
msgid "9bits constant value: 0"
msgstr "Valor constante de 9-bits: 0"

#: translation.js:806
msgid "Generic: 23-bits generic constant"
msgstr "Genérico: Constante genérica de 23 bits"

#: translation.js:807
msgid ""
"# TEST: 23-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 23-bits: Prueba manual\n"
"\n"

#: translation.js:809
msgid ""
"# TEST: 23-bits Reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg de 23-bits: Prueba manual\n"
"\n"

#: translation.js:813
msgid ""
"# TEST: 23-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 23-bits: Prueba manual\n"
"\n"

#: translation.js:815
msgid ""
"# TEST: 23-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 23-bits: Prueba manual\n"
"\n"

#: translation.js:823
msgid "UINT32-24bits:  Extend a 24-bits unsigned integer to 32-bits "
msgstr "UINT32-24bits: Extender un entero sin signo de 24 bits a 32-bits  "

#: translation.js:824
msgid "Bus32-Join-8-24: Join the two buses into an 32-bits Bus"
msgstr "Bus32-Join-8-24: Agrupar dos buses de 8 y 24 bits en uno de 32-bits"

#: translation.js:825
msgid "8bits constant value: 0"
msgstr "Valor constante de 8-bits: 0"

#: translation.js:826
msgid "Generic: 24-bits generic constant"
msgstr "Genérico: Constante genérica de 24 bits"

#: translation.js:827
msgid ""
"# TEST: 24-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 24-bits: Prueba manual\n"
"\n"

#: translation.js:829
msgid ""
"# TEST: 24-bits Reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg de 24-bits: Prueba manual\n"
"\n"

#: translation.js:833
msgid ""
"# TEST: 24-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg-rst de 24-bits: Prueba manual\n"
"\n"

#: translation.js:835
msgid ""
"# TEST: 24-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 24-bits: Prueba manual\n"
"\n"

#: translation.js:843
msgid "UINT32-25bits:  Extend a 25-bits unsigned integer to 32-bits "
msgstr "UINT32-25bits: Extender un entero sin signo de 25 bits a 32-bits  "

#: translation.js:844
msgid "Bus32-Join-7-25: Join the two buses into an 32-bits Bus"
msgstr "Bus32-Join-7-25: Agrupar dos buses de 7 y 25 bits en uno de 32-bits"

#: translation.js:845
msgid "7bits constant value: 0"
msgstr "Valor constante de 7-bits: 0"

#: translation.js:846
msgid "Generic: 7-bits generic constant (0-127)"
msgstr "Genérico: Constante genérica de 7 bits (0-127)"

#: translation.js:847
msgid "Generic: 25-bits generic constant"
msgstr "Genérico: Constante genérica de 25 bits"

#: translation.js:848
msgid ""
"# TEST: 25-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 25-bits: Prueba manual\n"
"\n"

#: translation.js:850
msgid ""
"# TEST: 25-bits Reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg de 25-bits: Prueba manual\n"
"\n"

#: translation.js:854
msgid ""
"# TEST: 25-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg-rst de 25-bits: Prueba manual\n"
"\n"

#: translation.js:856
msgid ""
"# TEST: 25-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 25-bits: Prueba manual\n"
"\n"

#: translation.js:864
msgid "Generic: 26-bits generic constant"
msgstr "Genérico: Constante genérica de 26 bits"

#: translation.js:865
msgid "UINT32-26bits:  Extend a 26-bits unsigned integer to 32-bits "
msgstr "UINT32-26bits: Extender un entero sin signo de 26 bits a 32-bits  "

#: translation.js:866
msgid "Bus32-Join-6-26: Join the two buses into an 32-bits Bus"
msgstr "Bus32-Join-6-26: Agrupar dos buses de 6 y 26 bits en uno de 32-bits"

#: translation.js:867
msgid ""
"# TEST: 26-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 26-bits: Prueba manual\n"
"\n"

#: translation.js:869
msgid ""
"# TEST: 26-bits Reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg de 26-bits: Prueba manual\n"
"\n"

#: translation.js:872
msgid ""
"# TEST: 26-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg-rst de 26-bits: Prueba manual\n"
"\n"

#: translation.js:874
msgid ""
"# TEST: 26-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 26-bits: Prueba manual\n"
"\n"

#: translation.js:882
msgid "Generic: 27-bits generic constant"
msgstr "Genérico: Constante genérica de 27 bits"

#: translation.js:883
msgid "UINT32-27bits:  Extend a 27-bits unsigned integer to 32-bits "
msgstr "UINT32-27bits: Extender un entero sin signo de 27 bits a 32-bits  "

#: translation.js:884
msgid "Bus32-Join-5-27: Join the two buses into an 32-bits Bus"
msgstr "Bus32-Join-5-27: Agrupar dos buses de 5 y 27 bits en uno de 32-bits"

#: translation.js:885
msgid "5bits constant value: 0"
msgstr "Valor constante de 5-bits: 0"

#: translation.js:886
msgid "Generic: 5-bits generic constant (0-31)"
msgstr "Genérico: Constante genérica de 5 bits (0-31)"

#: translation.js:887
msgid ""
"# TEST: 27-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 27-bits: Prueba manual\n"
"\n"

#: translation.js:889
msgid ""
"# TEST: 27-bits Reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg de 27-bits: Prueba manual\n"
"\n"

#: translation.js:893
msgid ""
"# TEST: 27-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg-rst de 27-bits: Prueba manual\n"
"\n"

#: translation.js:895
msgid ""
"# TEST: 27-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 27-bits: Prueba manual\n"
"\n"

#: translation.js:903
msgid "UINT32-28bits:  Extend a 28-bits unsigned integer to 32-bits "
msgstr "UINT32-28bits: Extender un entero sin signo de 28 bits a 32-bits  "

#: translation.js:904
msgid "4bits constant value: 0"
msgstr "Valor constante de 4-bits: 0"

#: translation.js:905
msgid "Bus32-Join-4-28: Join the two buses into an 32-bits Bus"
msgstr "Bus32-Join-4-28: Agrupar dos buses de 4 y 28 bits en uno de 32-bits"

#: translation.js:906
msgid "Generic: 28-bits generic constant"
msgstr "Genérico: Constante genérica de 28 bits"

#: translation.js:907
msgid ""
"# TEST: 28-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 28-bits: Prueba manual\n"
"\n"

#: translation.js:909
msgid ""
"# TEST: 28-bits Reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg de 28-bits: Prueba manual\n"
"\n"

#: translation.js:913
msgid ""
"# TEST: 28-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg-rst de 28-bits: Prueba manual\n"
"\n"

#: translation.js:915
msgid ""
"# TEST: 28-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 28-bits: Prueba manual\n"
"\n"

#: translation.js:922
msgid "UINT32-29bits:  Extend a 29-bits unsigned integer to 32-bits "
msgstr "UINT32-29bits: Extender un entero sin signo de 29 bits a 32-bits  "

#: translation.js:923
msgid "3bits constant value: 0"
msgstr "Valor constante de 3-bits: 0"

#: translation.js:924
msgid "Generic: 3-bits generic constant (0-7)"
msgstr "Genérico: Constante genérica de 3 bits (0-7)"

#: translation.js:925
msgid "Bus32-Join-3-29: Join the two buses into an 32-bits Bus"
msgstr "Bus32-Join-3-29: Agrupar dos buses de 3 y 29 bits en uno de 32-bits"

#: translation.js:926
msgid "Generic: 29-bits generic constant"
msgstr "Genérico: Constante genérica de 29 bits"

#: translation.js:927
msgid ""
"# TEST: 29-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 29-bits: Prueba manual\n"
"\n"

#: translation.js:929
msgid ""
"# TEST: 29-bits Reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg de 29-bits: Prueba manual\n"
"\n"

#: translation.js:932
msgid ""
"# TEST: 29-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 29-bits: Prueba manual\n"
"\n"

#: translation.js:940
msgid "UINT32-30bits:  Extend a 30-bits unsigned integer to 32-bits "
msgstr "UINT32-30bits: Extender un entero sin signo de 30 bits a 32-bits  "

#: translation.js:941
msgid "Bus32-Join-2-30: Join the two buses into an 32-bits Bus"
msgstr "Bus32-Join-2-30: Agrupar dos buses de 2 y 30 bits en uno de 32-bits"

#: translation.js:942
msgid "2bits constant value: 0"
msgstr "Valor constante de 2-bits: 0"

#: translation.js:943
msgid "Generic: 30-bits generic constant"
msgstr "Genérico: Constante genérica de 30 bits"

#: translation.js:944
msgid ""
"# TEST: 30-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 30-bits: Prueba manual\n"
"\n"

#: translation.js:946
msgid ""
"# TEST: 30-bits Reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg de 30-bits: Prueba manual\n"
"\n"

#: translation.js:950
msgid ""
"# TEST: 29-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg-rst de 29-bits: Prueba manual\n"
"\n"

#: translation.js:952
msgid ""
"# TEST: 30-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 30-bits: Prueba manual\n"
"\n"

#: translation.js:960
msgid "UINT32-31bits:  Extend a 31-bits unsigned integer to 32-bits "
msgstr "UINT32-31bits: Extender un entero sin signo de 31 bits a 32-bits  "

#: translation.js:961
msgid "Bus32-Join-1-31: Join the two buses into an 32-bits Bus"
msgstr "Bus32-Join-1-31: Agrupar dos buses de 1 y 31 bits en uno de 32-bits"

#: translation.js:962
msgid "Generic: 31-bits generic constant"
msgstr "Genérico: Constante genérica de 31 bits"

#: translation.js:963
msgid ""
"# TEST: 31-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 31-bits: Prueba manual\n"
"\n"

#: translation.js:965
msgid ""
"# TEST: 31-bits Reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg de 31-bits: Prueba manual\n"
"\n"

#: translation.js:969
msgid ""
"# TEST: 31-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg-rst de 31-bits: Prueba manual\n"
"\n"

#: translation.js:971
msgid ""
"# TEST: 31-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 31-bits: Prueba manual\n"
"\n"

#: translation.js:979
msgid ""
"# TEST: 32-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg-rst de 32-bits: Prueba manual\n"
"\n"

#: translation.js:981
msgid ""
"# TEST: 32-bits Reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Reg de 32-bits: Prueba manual\n"
"\n"

#: translation.js:985
msgid ""
"# TEST: 32-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg-rst de 32-bits: Prueba manual\n"
"\n"

#: translation.js:987
msgid ""
"# TEST: 32-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 32-bits: Prueba manual\n"
"\n"

#: translation.js:997
#, fuzzy
msgid "block_name: Two bits system register. Verilog implementation"
msgstr ""
"Sys-reg-rst-02-verilog: Registro del sistema de 2-bits con reset. "
"Implementación en Verilog"

#: translation.js:998
msgid ""
"# TEST: 2-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 2-bits: Prueba manual\n"
"\n"

#: translation.js:1001
msgid ""
"Data Ledoscope. 2 samples of 4bits data are taken initially, at the system "
"clock rate"
msgstr ""
"Ledoscopio de datos. Se toman inicialmente dos muestras de 4 bits, a la "
"velocidad del reloj del sistema"

#: translation.js:1002
msgid "UINT4-3bit:  Extend a 3-bit unsigned integer to 4-bits "
msgstr "UINT4-3bit: Extender un entero sin signo de 3-bits a 4-bits  "

#: translation.js:1003
msgid "Bus4-Join-1-3: Join the two buses into a 4-bits Bus"
msgstr "Bus8-Join-1-3: Agrupar dos buses en un bus de 4-bits"

#: translation.js:1004
msgid "Bus4-Split-1-3: Split the 4-bits bus into two: 1-bit and 3-bits buses"
msgstr "Bus4-Split-1-3: Separar un bus de 4 bits en dos buses de 1 y 3 bits"

#: translation.js:1005
msgid ""
"# TEST: 3-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 3-bits: Prueba manual\n"
"\n"

#: translation.js:1008
msgid ""
"# TEST: 4-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 4-bits: Prueba manual\n"
"\n"

#: translation.js:1011
msgid ""
"Data Ledoscope. 2 samples of 8bits data are taken initially, at the system "
"clock rate"
msgstr ""
"Ledoscopio de datos.Se toman inicialmente 2 muestras de 8 bits de datos, a "
"la velocidad del reloj del sistema"

#: translation.js:1012
msgid "UINT8-5bits:  Extend a 5-bits unsigned integer to 8-bits "
msgstr "UINT8-5bits: Extender un entero sin signo de 5-bits a 8 bits "

#: translation.js:1013
msgid "Bus8-Join-3-5: Join the two buses into an 8-bits Bus"
msgstr "Bus8-Join-3-5: Agrupar dos buses en un bus de 8-bits"

#: translation.js:1014
msgid ""
"# TEST: 5-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 5-bits: Prueba manual\n"
"\n"

#: translation.js:1017
msgid "UINT8-6bits:  Extend a 6-bits unsigned integer to 8-bits "
msgstr "UINT8-6bits: Extender un entero sin signo de 6-bits a 8 bits  "

#: translation.js:1018
msgid "Bus8-Join-2-6: Join the two buses into an 8-bits Bus"
msgstr "Bus8-Join-2-6: Agrupar dos buses en un bus de 8-bits"

#: translation.js:1019
msgid ""
"# TEST: 6-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 6-bits: Prueba manual\n"
"\n"

#: translation.js:1022
msgid "UINT8-7bits:  Extend a 7-bits unsigned integer to 8-bits "
msgstr "UINT8-7bits: Extender un entero sin signo de 7-bits a 8 bits  "

#: translation.js:1023
msgid "Bus7-Join-1-7: Join the two buses into an 8-bits Bus"
msgstr "Bus8-Join-1-7: Agrupar dos buses en un bus de 8-bits"

#: translation.js:1024
msgid ""
"# TEST: 7-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 7-bits: Prueba manual\n"
"\n"

#: translation.js:1027
msgid ""
"# TEST: 8-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""
"# TEST: Sys-Reg de 8-bits: Prueba manual\n"
"\n"

#~ msgid ""
#~ "Display16-8: Display a 16-bits value on an  8-LEDs. The sel input selects "
#~ "the byte to display "
#~ msgstr ""
#~ "Display16-8: Mostrar un valor de 16-bits en 8 LEDs. La entrada sel "
#~ "selecciona el byte a mostrar  "

#~ msgid "UINT16-9bits:  Extend a 9-bits unsigned integer to 16-bits "
#~ msgstr "UINT16-9bits: Extender un entero sin signo de 9 bits a 16-bits  "

#~ msgid "Bus16-Join-7-9: Join the two same halves into an 16-bits Bus"
#~ msgstr "Bus16-Join-7-9: Agrupar dos buses de 7 y 9 bits en uno de 16-bits"

#~ msgid ""
#~ "# TEST: 9-bits Reg-rst: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Reg-rst de 9-bits: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# TEST: 9-bits Reg: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Reg de 9-bits: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# TEST: 9-bits Sys-reg-rst: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Sys-Reg-rst de 9-bits: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "Data Ledoscope. 2 samples of 16bits data are taken initially, at the "
#~ "system clock rate"
#~ msgstr ""
#~ "Ledoscopio de datos. Se toman inicialmente dos muestras de 16 bits, a la "
#~ "velocidad del reloj del sistema"

#~ msgid "Reg-x16: 16bits register"
#~ msgstr "Reg-x16: Registro de 16-bits"

#~ msgid "2-to-1 Multplexer (16-bit channels)"
#~ msgstr "Multiplexor 2-1 (canales de 16-bits)"

#~ msgid ""
#~ "# TEST: 9-bits Sys-reg: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Sys-Reg de 9-bits: Prueba manual\n"
#~ "\n"

#~ msgid "UINT16-10bits:  Extend a 10-bits unsigned integer to 16-bits "
#~ msgstr "UINT16-10bits: Extender un entero sin signo de 10 bits a 16-bits  "

#~ msgid "Bus16-Join-6-10: Join the two same halves into an 16-bits Bus"
#~ msgstr "Bus16-Join-6-10: Agrupar dos buses de 6 y 10 bits en uno de 16-bits"

#~ msgid ""
#~ "# TEST: 10-bits Reg-rst: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Reg-rst de 10-bits: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# TEST: 10-bits Reg: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Reg de 10-bits: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# TEST: 10-bits Sys-reg-rst: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Sys-Reg-rst de 10-bits: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# TEST: 10-bits Sys-reg: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Sys-Reg de 10-bits: Prueba manual\n"
#~ "\n"

#~ msgid "UINT16-11bits:  Extend a 11-bits unsigned integer to 16-bits "
#~ msgstr "UINT16-11bits: Extender un entero sin signo de 11 bits a 16-bits  "

#~ msgid "Bus16-Join-5-11: Join the two same halves into an 16-bits Bus"
#~ msgstr "Bus16-Join-5-11: Agrupar dos buses de 5 y 11 bits en uno de 16-bits"

#~ msgid ""
#~ "# TEST: 11-bits Reg-rst: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Reg-rst de 11-bits: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# TEST: 11-bits Reg: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Reg de 11-bits: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# TEST: 11-bits Sys-reg-rst: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Sys-Reg-rst de 11-bits: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# TEST: 11-bits Sys-reg: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Sys-Reg de 11-bits: Prueba manual\n"
#~ "\n"

#~ msgid "UINT16-12bits:  Extend a 12-bits unsigned integer to 16-bits "
#~ msgstr "UINT16-12bits: Extender un entero sin signo de 12 bits a 16-bits  "

#~ msgid "Bus16-Join-4-12: Join the two same halves into an 16-bits Bus"
#~ msgstr "Bus16-Join-4-12: Agrupar dos buses de 4 y 12 bits en uno de 16-bits"

#~ msgid ""
#~ "# TEST: 12-bits Reg-rst: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Reg-rst de 12-bits: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# TEST: 12-bits Reg: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Reg de 12-bits: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# TEST: 12-bits Sys-reg-rst: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Sys-Reg-rst de 12-bits: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# TEST: 12-bits Sys-reg: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Sys-Reg de 12-bits: Prueba manual\n"
#~ "\n"

#~ msgid "UINT16-13bits:  Extend a 13-bits unsigned integer to 16-bits "
#~ msgstr "UINT16-13bits: Extender un entero sin signo de 13 bits a 16-bits  "

#~ msgid "Bus16-Join-3-13: Join the two same halves into an 16-bits Bus"
#~ msgstr "Bus16-Join-3-13: Agrupar dos buses de 3 y 13 bits en uno de 16-bits"

#~ msgid ""
#~ "# TEST: 13-bits Reg-rst: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Reg-rst de 13-bits: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# TEST: 13-bits Reg: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Reg de 13-bits: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# TEST: 13-bits Sys-reg-rst: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Sys-Reg-rst de 13-bits: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# TEST: 13-bits Sys-reg: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Sys-Reg de 13-bits: Prueba manual\n"
#~ "\n"

#~ msgid "UINT16-14bits:  Extend a 14-bits unsigned integer to 16-bits "
#~ msgstr "UINT16-14bits: Extender un entero sin signo de 14 bits a 16-bits  "

#~ msgid "Bus16-Join-2-14: Join the two buses into a 16-bits Bus"
#~ msgstr "Bus8-Join-2-14: Agrupar dos buses de 2 y 14 bits en uno de 8-bits"

#~ msgid ""
#~ "# TEST: 14-bits Reg-rst: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Reg-rst de 14-bits: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# TEST: 14-bits Reg: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Reg de 14-bits: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# TEST: 14-bits Sys-reg-rst: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Sys-Reg-rst de 14-bits: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# TEST: 14-bits Sys-reg: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Sys-Reg de 14-bits: Prueba manual\n"
#~ "\n"

#~ msgid "UINT16-15bits:  Extend a 12-bits unsigned integer to 16-bits "
#~ msgstr "UINT16-15bits: Extender un entero sin signo de 12 bits a 16-bits  "

#~ msgid "Bus16-Join-1-15: Join the two buses into a 16-bits Bus"
#~ msgstr "Bus8-Join-1-15: Agrupar dos buses de 1 y 15 bits en uno de 16-bits"

#~ msgid ""
#~ "# TEST: 15-bits Reg-rst: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Reg-rst de 15-bits: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# TEST: 15-bits Reg: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Reg de 15-bits: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# TEST: 15-bits Sys-reg-rst: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Sys-Reg-rst de 15-bits: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# TEST: 15-bits Sys-reg: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Sys-Reg de 15-bits: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# TEST: 16-bits Reg-rst: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Reg-rst de 16-bits: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# TEST: 16-bits Reg: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Reg de 16-bits: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# TEST: 16-bits Sys-reg-rst: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Sys-Reg-rst de 16-bits: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# TEST: 16-bits Sys-reg: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Sys-Reg de 16-bits: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# TEST: 2-bits Reg-rst: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Reg-rst de 2-bits: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# TEST: 2-bits Reg: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Reg de 2-bits: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "Sys-reg-dff-02: Two bits system register implemented directly from two D "
#~ "Flip-Flops"
#~ msgstr ""
#~ "Sys-reg-dff-92: Registro del sistema de 2-bits implementado directamente "
#~ "a partir de dos biestables D"

#~ msgid ""
#~ "# TEST: 2-bits Sys-reg-dff: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Sys-Reg-dff de 2-bits: Prueba manual\n"
#~ "\n"

#~ msgid "2bits constant value: 3"
#~ msgstr "Valor constante de 2-bits: 3"

#~ msgid ""
#~ "# TEST: 2-bits Sys-reg-rst: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Sys-Reg-rst de 2-bits: Prueba manual\n"
#~ "\n"

#~ msgid "UINT8-3bits:  Extend a 3-bits unsigned integer to 8-bits "
#~ msgstr "UINT8-3bits: Extender un entero sin signo de 3-bits a 8 bits  "

#~ msgid "Bus8-Join-5-3: Join the two buses into an 8-bits Bus"
#~ msgstr "Bus8-Join-5-3: Agrupar dos mitades en un bus de 8-bits"

#~ msgid ""
#~ "# TEST: 3-bits Reg-rst: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Reg-rst de 3-bits: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# TEST: 3-bits Reg: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Reg de 3-bits: Prueba manual\n"
#~ "\n"

#~ msgid "UINT8-4bits:  Extend a 4-bits unsigned integer to 8-bits "
#~ msgstr "UINT8-4bits: Extender un entero sin signo de 4-bits a 8 bits "

#~ msgid "3bits constant value: 7"
#~ msgstr "Valor constante de 3-bits: 7"

#~ msgid ""
#~ "# TEST: 3-bits Sys-reg-rst: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Sys-Reg-rst de 3-bits: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# TEST: 4-bits Reg-rst: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Reg-rst de 4-bits: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# TEST: 4-bits Reg: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Reg de 4-bits: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# TEST: 4-bits Sys-reg-rst: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Sys-Reg-rst de 4-bits: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# TEST: 5-bits Reg-rst: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Reg-rst de 5-bits: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# TEST: 5-bits Reg: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Reg de 5-bits: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# TEST: 5-bits Sys-reg-rst: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Sys-Reg-rst de 5-bits: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# TEST: 6-bits Reg-rst: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Reg-rst de 6-bits: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# TEST: 6-bits Reg: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Reg de 6-bits: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# TEST: 6-bits Sys-reg-rst: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Sys-Reg-rst de 6-bits: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# TEST: 7-bits Reg-rst: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Reg-rst de 7-bits: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# TEST: 7-bits Reg: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Reg de 7-bits: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# TEST: 7-bits Sys-reg-rst: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Reg-rst de 7-bits: Prueba manual\n"
#~ "\n"

#~ msgid "Sys-Reg-Rst"
#~ msgstr "Sys-Reg-Rst"

#~ msgid ""
#~ "# TEST: 8-bits Reg-rst: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Reg-rst de 8-bits: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# TEST: 8-bits Reg: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Reg de 8-bits: Prueba manual\n"
#~ "\n"

#~ msgid ""
#~ "# TEST: 8-bits Sys-reg-rst: Manual testing\n"
#~ "\n"
#~ msgstr ""
#~ "# TEST: Sys-Reg-rst de 8-bits: Prueba manual\n"
#~ "\n"

#~ msgid "Reg-rst-02: Two bits Register with load and reset inputs"
#~ msgstr "Reg-rst-02: Registro de dos bits con entradas de load y reset"

#~ msgid "SRegs"
#~ msgstr "SRegs"

#~ msgid "SRegs-ld"
#~ msgstr "SRegs-ld"

#~ msgid "Verilog"
#~ msgstr "Verilog"
