{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544201804645 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544201804654 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 07 11:56:44 2018 " "Processing started: Fri Dec 07 11:56:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544201804654 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201804654 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton " "Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201804654 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544201805742 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544201805742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_controller/theta_rotate.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_controller/theta_rotate.v" { { "Info" "ISGN_ENTITY_NAME" "1 theta_rotate " "Found entity 1: theta_rotate" {  } { { "pwm_controller/theta_rotate.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/pwm_controller/theta_rotate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201813845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201813845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_controller/shooter_pwm_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_controller/shooter_pwm_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 shooter_pwm_controller " "Found entity 1: shooter_pwm_controller" {  } { { "pwm_controller/shooter_pwm_controller.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/pwm_controller/shooter_pwm_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201813852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201813852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_controller/shooter_pwm_button.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_controller/shooter_pwm_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 shooter_pwm_button " "Found entity 1: shooter_pwm_button" {  } { { "pwm_controller/shooter_pwm_button.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/pwm_controller/shooter_pwm_button.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201813858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201813858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_controller/shoot_once.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_controller/shoot_once.v" { { "Info" "ISGN_ENTITY_NAME" "1 shoot_once " "Found entity 1: shoot_once" {  } { { "pwm_controller/shoot_once.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/pwm_controller/shoot_once.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201813865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201813865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_controller/pwm_controller_deprecated.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_controller/pwm_controller_deprecated.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_controller_deprecated " "Found entity 1: pwm_controller_deprecated" {  } { { "pwm_controller/pwm_controller_deprecated.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/pwm_controller/pwm_controller_deprecated.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201813872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201813872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_controller/pwm_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_controller/pwm_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_controller " "Found entity 1: pwm_controller" {  } { { "pwm_controller/pwm_controller.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/pwm_controller/pwm_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201813879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201813879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_controller/button_shoot_deprecated.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_controller/button_shoot_deprecated.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_shoot_deprecated " "Found entity 1: button_shoot_deprecated" {  } { { "pwm_controller/button_shoot_deprecated.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/pwm_controller/button_shoot_deprecated.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201813885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201813885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_controller/arm_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_controller/arm_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 arm_controller " "Found entity 1: arm_controller" {  } { { "pwm_controller/arm_controller.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/pwm_controller/arm_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201813892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201813892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculations/subtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file calculations/subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Found entity 1: subtractor" {  } { { "calculations/subtractor.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/calculations/subtractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201813899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201813899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculations/sra.v 1 1 " "Found 1 design units, including 1 entities, in source file calculations/sra.v" { { "Info" "ISGN_ENTITY_NAME" "1 sra " "Found entity 1: sra" {  } { { "calculations/sra.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/calculations/sra.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201813906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201813906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculations/sqrt.v 1 1 " "Found 1 design units, including 1 entities, in source file calculations/sqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt " "Found entity 1: sqrt" {  } { { "calculations/sqrt.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/calculations/sqrt.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201813913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201813913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculations/sll.v 1 1 " "Found 1 design units, including 1 entities, in source file calculations/sll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll " "Found entity 1: sll" {  } { { "calculations/sll.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/calculations/sll.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201813920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201813920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculations/register.v 1 1 " "Found 1 design units, including 1 entities, in source file calculations/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "calculations/register.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/calculations/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201813926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201813926 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(27) " "Verilog HDL warning at regfile.v(27): extended using \"x\" or \"z\"" {  } { { "calculations/regfile.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/calculations/regfile.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544201813930 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(28) " "Verilog HDL warning at regfile.v(28): extended using \"x\" or \"z\"" {  } { { "calculations/regfile.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/calculations/regfile.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544201813931 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(39) " "Verilog HDL warning at regfile.v(39): extended using \"x\" or \"z\"" {  } { { "calculations/regfile.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/calculations/regfile.v" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544201813931 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(40) " "Verilog HDL warning at regfile.v(40): extended using \"x\" or \"z\"" {  } { { "calculations/regfile.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/calculations/regfile.v" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544201813931 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(41) " "Verilog HDL warning at regfile.v(41): extended using \"x\" or \"z\"" {  } { { "calculations/regfile.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/calculations/regfile.v" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544201813931 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(42) " "Verilog HDL warning at regfile.v(42): extended using \"x\" or \"z\"" {  } { { "calculations/regfile.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/calculations/regfile.v" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544201813931 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(43) " "Verilog HDL warning at regfile.v(43): extended using \"x\" or \"z\"" {  } { { "calculations/regfile.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/calculations/regfile.v" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544201813931 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(44) " "Verilog HDL warning at regfile.v(44): extended using \"x\" or \"z\"" {  } { { "calculations/regfile.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/calculations/regfile.v" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544201813931 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(45) " "Verilog HDL warning at regfile.v(45): extended using \"x\" or \"z\"" {  } { { "calculations/regfile.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/calculations/regfile.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544201813931 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(46) " "Verilog HDL warning at regfile.v(46): extended using \"x\" or \"z\"" {  } { { "calculations/regfile.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/calculations/regfile.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544201813931 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(47) " "Verilog HDL warning at regfile.v(47): extended using \"x\" or \"z\"" {  } { { "calculations/regfile.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/calculations/regfile.v" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544201813931 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(48) " "Verilog HDL warning at regfile.v(48): extended using \"x\" or \"z\"" {  } { { "calculations/regfile.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/calculations/regfile.v" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544201813931 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(49) " "Verilog HDL warning at regfile.v(49): extended using \"x\" or \"z\"" {  } { { "calculations/regfile.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/calculations/regfile.v" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544201813931 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(50) " "Verilog HDL warning at regfile.v(50): extended using \"x\" or \"z\"" {  } { { "calculations/regfile.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/calculations/regfile.v" 50 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1544201813931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculations/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file calculations/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "calculations/regfile.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/calculations/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201813934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201813934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculations/range.v 1 1 " "Found 1 design units, including 1 entities, in source file calculations/range.v" { { "Info" "ISGN_ENTITY_NAME" "1 range " "Found entity 1: range" {  } { { "calculations/range.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/calculations/range.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201813941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201813941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculations/processor.v 1 1 " "Found 1 design units, including 1 entities, in source file calculations/processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "calculations/processor.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/calculations/processor.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201813947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201813947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculations/multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file calculations/multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "calculations/multiplier.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/calculations/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201813955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201813955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculations/multdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file calculations/multdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 multdiv " "Found entity 1: multdiv" {  } { { "calculations/multdiv.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/calculations/multdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201813962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201813962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculations/lmult.v 1 1 " "Found 1 design units, including 1 entities, in source file calculations/lmult.v" { { "Info" "ISGN_ENTITY_NAME" "1 lmult " "Found entity 1: lmult" {  } { { "calculations/lmult.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/calculations/lmult.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201813969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201813969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculations/ldiv.v 1 1 " "Found 1 design units, including 1 entities, in source file calculations/ldiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 ldiv " "Found entity 1: ldiv" {  } { { "calculations/ldiv.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/calculations/ldiv.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201813976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201813976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculations/ipdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file calculations/ipdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipdiv " "Found entity 1: ipdiv" {  } { { "calculations/ipdiv.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/calculations/ipdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201813983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201813983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculations/imem.v 1 1 " "Found 1 design units, including 1 entities, in source file calculations/imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "calculations/imem.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/calculations/imem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201813991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201813991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculations/dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file calculations/dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "calculations/dmem.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/calculations/dmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201813998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201813998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculations/divone.v 1 1 " "Found 1 design units, including 1 entities, in source file calculations/divone.v" { { "Info" "ISGN_ENTITY_NAME" "1 divone " "Found entity 1: divone" {  } { { "calculations/divone.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/calculations/divone.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculations/divider.v 1 1 " "Found 1 design units, including 1 entities, in source file calculations/divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "calculations/divider.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/calculations/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculations/dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file calculations/dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "calculations/dflipflop.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/calculations/dflipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculations/dffe_ref.v 1 1 " "Found 1 design units, including 1 entities, in source file calculations/dffe_ref.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe_ref " "Found entity 1: dffe_ref" {  } { { "calculations/dffe_ref.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/calculations/dffe_ref.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculations/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file calculations/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "calculations/decoder.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/calculations/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculations/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file calculations/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "calculations/counter.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/calculations/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculations/cla4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file calculations/cla4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla4bit " "Found entity 1: cla4bit" {  } { { "calculations/cla4bit.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/calculations/cla4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculations/angle_to_trig.v 1 1 " "Found 1 design units, including 1 entities, in source file calculations/angle_to_trig.v" { { "Info" "ISGN_ENTITY_NAME" "1 angle_to_trig " "Found entity 1: angle_to_trig" {  } { { "calculations/angle_to_trig.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/calculations/angle_to_trig.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculations/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file calculations/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "calculations/alu.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/calculations/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculations/adder64.v 1 1 " "Found 1 design units, including 1 entities, in source file calculations/adder64.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder64 " "Found entity 1: adder64" {  } { { "calculations/adder64.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/calculations/adder64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculations/adder1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file calculations/adder1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder1bit " "Found entity 1: adder1bit" {  } { { "calculations/adder1bit.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/calculations/adder1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculations/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file calculations/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "calculations/adder.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/calculations/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "commands_printer_tracker.v 1 1 " "Found 1 design units, including 1 entities, in source file commands_printer_tracker.v" { { "Info" "ISGN_ENTITY_NAME" "1 commands_printer_tracker " "Found entity 1: commands_printer_tracker" {  } { { "commands_printer_tracker.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/commands_printer_tracker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_cleaner.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_cleaner.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_cleaner " "Found entity 1: ps2_cleaner" {  } { { "ps2_cleaner.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/ps2_cleaner.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_to_ascii.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_to_ascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_to_ascii " "Found entity 1: ps2_to_ascii" {  } { { "ps2_to_ascii.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/ps2_to_ascii.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_brain.v 1 1 " "Found 1 design units, including 1 entities, in source file input_brain.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_brain " "Found entity 1: input_brain" {  } { { "input_brain.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/input_brain.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "typer_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file typer_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 typer_logic " "Found entity 1: typer_logic" {  } { { "typer_logic.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/typer_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/skeleton.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Interface " "Found entity 1: PS2_Interface" {  } { { "PS2_Interface.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/PS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.sv" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/lcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadecimal_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "Hexadecimal_To_Seven_Segment.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/video_sync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller_typer.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller_typer.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller_typer " "Found entity 1: vga_controller_typer" {  } { { "vga_controller_typer.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/vga_controller_typer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "character_data.v 1 1 " "Found 1 design units, including 1 entities, in source file character_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 character_data " "Found entity 1: character_data" {  } { { "character_data.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/character_data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screen_row_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file screen_row_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 screen_row_counter " "Found entity 1: screen_row_counter" {  } { { "screen_row_counter.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/screen_row_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter2.v 1 1 " "Found 1 design units, including 1 entities, in source file counter2.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter2 " "Found entity 1: counter2" {  } { { "counter2.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/counter2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814248 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "display_controller.v(171) " "Verilog HDL Module Instantiation warning at display_controller.v(171): ignored dangling comma in List of Port Connections" {  } { { "display_controller.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/display_controller.v" 171 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1544201814252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file display_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_controller " "Found entity 1: display_controller" {  } { { "display_controller.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/display_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monitor_index.v 1 1 " "Found 1 design units, including 1 entities, in source file monitor_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 monitor_index " "Found entity 1: monitor_index" {  } { { "monitor_index.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/monitor_index.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monitor_color.v 1 1 " "Found 1 design units, including 1 entities, in source file monitor_color.v" { { "Info" "ISGN_ENTITY_NAME" "1 monitor_color " "Found entity 1: monitor_color" {  } { { "monitor_color.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/monitor_color.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814274 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "index_mif_writer index_mif_writer.v(22) " "Verilog Module Declaration warning at index_mif_writer.v(22): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"index_mif_writer\"" {  } { { "index_mif_writer.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/index_mif_writer.v" 22 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544201814278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "index_mif_writer.v 1 1 " "Found 1 design units, including 1 entities, in source file index_mif_writer.v" { { "Info" "ISGN_ENTITY_NAME" "1 index_mif_writer " "Found entity 1: index_mif_writer" {  } { { "index_mif_writer.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/index_mif_writer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screencharindex_to_pixeladdress.v 1 1 " "Found 1 design units, including 1 entities, in source file screencharindex_to_pixeladdress.v" { { "Info" "ISGN_ENTITY_NAME" "1 screencharindex_to_pixeladdress " "Found entity 1: screencharindex_to_pixeladdress" {  } { { "screencharindex_to_pixeladdress.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/screencharindex_to_pixeladdress.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814291 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "screencharacter_mif_writer.v(162) " "Verilog HDL Module Instantiation warning at screencharacter_mif_writer.v(162): ignored dangling comma in List of Port Connections" {  } { { "screencharacter_mif_writer.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/screencharacter_mif_writer.v" 162 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1544201814295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screencharacter_mif_writer.v 1 1 " "Found 1 design units, including 1 entities, in source file screencharacter_mif_writer.v" { { "Info" "ISGN_ENTITY_NAME" "1 screencharacter_mif_writer " "Found entity 1: screencharacter_mif_writer" {  } { { "screencharacter_mif_writer.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/screencharacter_mif_writer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screenchar_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file screenchar_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 screenchar_mem " "Found entity 1: screenchar_mem" {  } { { "screenchar_mem.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/screenchar_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number_to_ascii.v 1 1 " "Found 1 design units, including 1 entities, in source file number_to_ascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 number_to_ascii " "Found entity 1: number_to_ascii" {  } { { "number_to_ascii.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/number_to_ascii.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number_to_six_digit.v 1 1 " "Found 1 design units, including 1 entities, in source file number_to_six_digit.v" { { "Info" "ISGN_ENTITY_NAME" "1 number_to_six_digit " "Found entity 1: number_to_six_digit" {  } { { "number_to_six_digit.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/number_to_six_digit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_processor_module.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_processor_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_processor_module " "Found entity 1: ps2_processor_module" {  } { { "ps2_processor_module.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/ps2_processor_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_interpreter.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_interpreter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_interpreter " "Found entity 1: ps2_interpreter" {  } { { "ps2_interpreter.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/ps2_interpreter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ascii_to_number.v 1 1 " "Found 1 design units, including 1 entities, in source file ascii_to_number.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii_to_number " "Found entity 1: ascii_to_number" {  } { { "ascii_to_number.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/ascii_to_number.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814350 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ascii6digit_to_number.v(8) " "Verilog HDL Module Instantiation warning at ascii6digit_to_number.v(8): ignored dangling comma in List of Port Connections" {  } { { "ascii6digit_to_number.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/ascii6digit_to_number.v" 8 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1544201814354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ascii6digit_to_number.v 1 1 " "Found 1 design units, including 1 entities, in source file ascii6digit_to_number.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii6digit_to_number " "Found entity 1: ascii6digit_to_number" {  } { { "ascii6digit_to_number.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/ascii6digit_to_number.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814359 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"posedge\";  expecting \"(\" targets_printer_tracker.v(31) " "Verilog HDL syntax error at targets_printer_tracker.v(31) near text: \"posedge\";  expecting \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "targets_printer_tracker.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/targets_printer_tracker.v" 31 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1544201814363 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \".\", or an identifier targets_printer_tracker.v(33) " "Verilog HDL syntax error at targets_printer_tracker.v(33) near text: \"<=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "targets_printer_tracker.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/targets_printer_tracker.v" 33 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1544201814363 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \".\", or an identifier targets_printer_tracker.v(34) " "Verilog HDL syntax error at targets_printer_tracker.v(34) near text: \"<=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "targets_printer_tracker.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/targets_printer_tracker.v" 34 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1544201814363 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \".\", or an identifier targets_printer_tracker.v(35) " "Verilog HDL syntax error at targets_printer_tracker.v(35) near text: \"<=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "targets_printer_tracker.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/targets_printer_tracker.v" 35 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1544201814363 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \".\", or an identifier targets_printer_tracker.v(36) " "Verilog HDL syntax error at targets_printer_tracker.v(36) near text: \"<=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "targets_printer_tracker.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/targets_printer_tracker.v" 36 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1544201814364 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \".\", or an identifier targets_printer_tracker.v(37) " "Verilog HDL syntax error at targets_printer_tracker.v(37) near text: \"<=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "targets_printer_tracker.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/targets_printer_tracker.v" 37 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1544201814364 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \".\", or an identifier targets_printer_tracker.v(38) " "Verilog HDL syntax error at targets_printer_tracker.v(38) near text: \"<=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "targets_printer_tracker.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/targets_printer_tracker.v" 38 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1544201814364 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \".\", or an identifier targets_printer_tracker.v(39) " "Verilog HDL syntax error at targets_printer_tracker.v(39) near text: \"<=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "targets_printer_tracker.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/targets_printer_tracker.v" 39 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1544201814364 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \".\", or an identifier targets_printer_tracker.v(44) " "Verilog HDL syntax error at targets_printer_tracker.v(44) near text: \"<=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "targets_printer_tracker.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/targets_printer_tracker.v" 44 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1544201814364 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \".\", or an identifier targets_printer_tracker.v(45) " "Verilog HDL syntax error at targets_printer_tracker.v(45) near text: \"<=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "targets_printer_tracker.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/targets_printer_tracker.v" 45 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1544201814364 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \".\", or an identifier targets_printer_tracker.v(46) " "Verilog HDL syntax error at targets_printer_tracker.v(46) near text: \"<=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "targets_printer_tracker.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/targets_printer_tracker.v" 46 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1544201814364 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \".\", or an identifier targets_printer_tracker.v(47) " "Verilog HDL syntax error at targets_printer_tracker.v(47) near text: \"<=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "targets_printer_tracker.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/targets_printer_tracker.v" 47 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1544201814364 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \".\", or an identifier targets_printer_tracker.v(48) " "Verilog HDL syntax error at targets_printer_tracker.v(48) near text: \"<=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "targets_printer_tracker.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/targets_printer_tracker.v" 48 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1544201814364 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \".\", or an identifier targets_printer_tracker.v(49) " "Verilog HDL syntax error at targets_printer_tracker.v(49) near text: \"<=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "targets_printer_tracker.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/targets_printer_tracker.v" 49 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1544201814364 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \".\", or an identifier targets_printer_tracker.v(50) " "Verilog HDL syntax error at targets_printer_tracker.v(50) near text: \"<=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "targets_printer_tracker.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/targets_printer_tracker.v" 50 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1544201814364 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "targets_printer_tracker targets_printer_tracker.v(1) " "Ignored design unit \"targets_printer_tracker\" at targets_printer_tracker.v(1) due to previous errors" {  } { { "targets_printer_tracker.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/targets_printer_tracker.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1544201814364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "targets_printer_tracker.v 0 0 " "Found 0 design units, including 0 entities, in source file targets_printer_tracker.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_logic " "Found entity 1: draw_logic" {  } { { "draw_logic.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/draw_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_trajectories_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_trajectories_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_trajectories_mem " "Found entity 1: draw_trajectories_mem" {  } { { "draw_trajectories_mem.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/draw_trajectories_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814382 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "trajectory_mif_writer.v(45) " "Verilog HDL Module Instantiation warning at trajectory_mif_writer.v(45): ignored dangling comma in List of Port Connections" {  } { { "trajectory_mif_writer.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/trajectory_mif_writer.v" 45 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1544201814385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trajectory_mif_writer.v 1 1 " "Found 1 design units, including 1 entities, in source file trajectory_mif_writer.v" { { "Info" "ISGN_ENTITY_NAME" "1 trajectory_mif_writer " "Found entity 1: trajectory_mif_writer" {  } { { "trajectory_mif_writer.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/trajectory_mif_writer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_launcher.v 1 1 " "Found 1 design units, including 1 entities, in source file multi_launcher.v" { { "Info" "ISGN_ENTITY_NAME" "1 multi_launcher " "Found entity 1: multi_launcher" {  } { { "multi_launcher.v" "" { Text "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/multi_launcher.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544201814399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814399 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tn74/Documents/ECE350/Missiles/projectmain/output_files/skeleton.map.smsg " "Generated suppressed messages file C:/Users/tn74/Documents/ECE350/Missiles/projectmain/output_files/skeleton.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814470 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 16 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4740 " "Peak virtual memory: 4740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544201814592 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 07 11:56:54 2018 " "Processing ended: Fri Dec 07 11:56:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544201814592 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544201814592 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544201814592 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201814592 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 18 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 18 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544201815208 ""}
