<h1>Project documentation: </h1>
<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.40.1 (20161225.0304)
 -->
<!-- Title: %0 Pages: 1 -->
<svg width="1109pt" height="260pt"
 viewBox="0.00 0.00 1109.08 260.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 256)">
<title>%0</title>
<polygon fill="#ffffff" stroke="transparent" points="-4,4 -4,-256 1105.0841,-256 1105.0841,4 -4,4"/>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/clk_gen_bypass.vhd -->
<g id="node1" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/clk_gen_bypass.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="708.1192,-108 565.4726,-108 565.4726,-104 561.4726,-104 561.4726,-100 565.4726,-100 565.4726,-80 561.4726,-80 561.4726,-76 565.4726,-76 565.4726,-72 708.1192,-72 708.1192,-108"/>
<polyline fill="none" stroke="#069302" points="565.4726,-104 569.4726,-104 569.4726,-100 565.4726,-100 "/>
<polyline fill="none" stroke="#069302" points="565.4726,-80 569.4726,-80 569.4726,-76 565.4726,-76 "/>
<text text-anchor="middle" x="636.7959" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">clk_gen_bypass.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/clk_gen_plle2.vhd -->
<g id="node4" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/clk_gen_plle2.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="515.8323,-36 387.7595,-36 387.7595,-32 383.7595,-32 383.7595,-28 387.7595,-28 387.7595,-8 383.7595,-8 383.7595,-4 387.7595,-4 387.7595,0 515.8323,0 515.8323,-36"/>
<polyline fill="none" stroke="#069302" points="387.7595,-32 391.7595,-32 391.7595,-28 387.7595,-28 "/>
<polyline fill="none" stroke="#069302" points="387.7595,-8 391.7595,-8 391.7595,-4 387.7595,-4 "/>
<text text-anchor="middle" x="451.7959" y="-13.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">clk_gen_plle2.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/clk_gen_bypass.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/clk_gen_plle2.vhd -->
<g id="edge1" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/clk_gen_bypass.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/clk_gen_plle2.vhd</title>
<path fill="none" stroke="#000000" d="M590.1126,-71.8314C565.04,-62.0734 533.9592,-49.977 507.615,-39.7242"/>
<polygon fill="#000000" stroke="#000000" points="508.7321,-36.4033 498.1435,-36.038 506.1932,-42.9266 508.7321,-36.4033"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/clk_gen_ecp5.vhd -->
<g id="node2" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/clk_gen_ecp5.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="286.1192,-108 157.4726,-108 157.4726,-104 153.4726,-104 153.4726,-100 157.4726,-100 157.4726,-80 153.4726,-80 153.4726,-76 157.4726,-76 157.4726,-72 286.1192,-72 286.1192,-108"/>
<polyline fill="none" stroke="#069302" points="157.4726,-104 161.4726,-104 161.4726,-100 157.4726,-100 "/>
<polyline fill="none" stroke="#069302" points="157.4726,-80 161.4726,-80 161.4726,-76 157.4726,-76 "/>
<text text-anchor="middle" x="221.7959" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">clk_gen_ecp5.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/clk_gen_ecp5.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/clk_gen_plle2.vhd -->
<g id="edge2" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/clk_gen_ecp5.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/clk_gen_plle2.vhd</title>
<path fill="none" stroke="#000000" d="M279.5377,-71.9243C311.3902,-61.9531 351.1108,-49.5188 384.3803,-39.104"/>
<polygon fill="#000000" stroke="#000000" points="385.5326,-42.4109 394.0303,-36.0831 383.4413,-35.7305 385.5326,-42.4109"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/clk_gen_mcmm.vhd -->
<g id="node3" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/clk_gen_mcmm.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="904.2538,-108 763.338,-108 763.338,-104 759.338,-104 759.338,-100 763.338,-100 763.338,-80 759.338,-80 759.338,-76 763.338,-76 763.338,-72 904.2538,-72 904.2538,-108"/>
<polyline fill="none" stroke="#069302" points="763.338,-104 767.338,-104 767.338,-100 763.338,-100 "/>
<polyline fill="none" stroke="#069302" points="763.338,-80 767.338,-80 767.338,-76 763.338,-76 "/>
<text text-anchor="middle" x="833.7959" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">clk_gen_mcmm.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/clk_gen_mcmm.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/clk_gen_plle2.vhd -->
<g id="edge3" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/clk_gen_mcmm.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/clk_gen_plle2.vhd</title>
<path fill="none" stroke="#000000" d="M763.2489,-74.7125C758.6994,-73.7793 754.1853,-72.8678 749.7959,-72 673.731,-56.9624 586.4141,-41.3306 526.0495,-30.7792"/>
<polygon fill="#000000" stroke="#000000" points="526.3037,-27.2707 515.851,-29 525.1007,-34.1666 526.3037,-27.2707"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/fpga&#45;random.vhdl -->
<g id="node5" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/fpga&#45;random.vhdl</title>
<polygon fill="#d3d3d3" stroke="#069302" points="703.2089,-252 578.3829,-252 578.3829,-248 574.3829,-248 574.3829,-244 578.3829,-244 578.3829,-224 574.3829,-224 574.3829,-220 578.3829,-220 578.3829,-216 703.2089,-216 703.2089,-252"/>
<polyline fill="none" stroke="#069302" points="578.3829,-248 582.3829,-248 582.3829,-244 578.3829,-244 "/>
<polyline fill="none" stroke="#069302" points="578.3829,-224 582.3829,-224 582.3829,-220 578.3829,-220 "/>
<text text-anchor="middle" x="640.7959" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">fpga&#45;random.vhdl</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/main_bram.vhdl -->
<g id="node6" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/main_bram.vhdl</title>
<polygon fill="#d3d3d3" stroke="#069302" points="836.3605,-252 721.2313,-252 721.2313,-248 717.2313,-248 717.2313,-244 721.2313,-244 721.2313,-224 717.2313,-224 717.2313,-220 721.2313,-220 721.2313,-216 836.3605,-216 836.3605,-252"/>
<polyline fill="none" stroke="#069302" points="721.2313,-248 725.2313,-248 725.2313,-244 721.2313,-244 "/>
<polyline fill="none" stroke="#069302" points="721.2313,-224 725.2313,-224 725.2313,-220 721.2313,-220 "/>
<text text-anchor="middle" x="778.7959" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">main_bram.vhdl</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/pp_fifo.vhd -->
<g id="node7" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/pp_fifo.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="957.2712,-180 872.3206,-180 872.3206,-176 868.3206,-176 868.3206,-172 872.3206,-172 872.3206,-152 868.3206,-152 868.3206,-148 872.3206,-148 872.3206,-144 957.2712,-144 957.2712,-180"/>
<polyline fill="none" stroke="#069302" points="872.3206,-176 876.3206,-176 876.3206,-172 872.3206,-172 "/>
<polyline fill="none" stroke="#069302" points="872.3206,-152 876.3206,-152 876.3206,-148 872.3206,-148 "/>
<text text-anchor="middle" x="914.7959" y="-157.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">pp_fifo.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/pp_soc_uart.vhd -->
<g id="node8" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/pp_soc_uart.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="974.7821,-252 854.8097,-252 854.8097,-248 850.8097,-248 850.8097,-244 854.8097,-244 854.8097,-224 850.8097,-224 850.8097,-220 854.8097,-220 854.8097,-216 974.7821,-216 974.7821,-252"/>
<polyline fill="none" stroke="#069302" points="854.8097,-248 858.8097,-248 858.8097,-244 854.8097,-244 "/>
<polyline fill="none" stroke="#069302" points="854.8097,-224 858.8097,-224 858.8097,-220 854.8097,-220 "/>
<text text-anchor="middle" x="914.7959" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">pp_soc_uart.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/pp_soc_uart.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/pp_fifo.vhd -->
<g id="edge4" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/pp_soc_uart.vhd&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/pp_fifo.vhd</title>
<path fill="none" stroke="#000000" d="M914.7959,-215.8314C914.7959,-208.131 914.7959,-198.9743 914.7959,-190.4166"/>
<polygon fill="#000000" stroke="#000000" points="918.296,-190.4132 914.7959,-180.4133 911.296,-190.4133 918.296,-190.4132"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/pp_utilities.vhd -->
<g id="node9" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/pp_utilities.vhd</title>
<polygon fill="#d3d3d3" stroke="#069302" points="1100.8731,-252 992.7187,-252 992.7187,-248 988.7187,-248 988.7187,-244 992.7187,-244 992.7187,-224 988.7187,-224 988.7187,-220 992.7187,-220 992.7187,-216 1100.8731,-216 1100.8731,-252"/>
<polyline fill="none" stroke="#069302" points="992.7187,-248 996.7187,-248 996.7187,-244 992.7187,-244 "/>
<polyline fill="none" stroke="#069302" points="992.7187,-224 996.7187,-224 996.7187,-220 992.7187,-220 "/>
<text text-anchor="middle" x="1046.7959" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">pp_utilities.vhd</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/soc_reset.vhdl -->
<g id="node10" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/soc_reset.vhdl</title>
<polygon fill="#d3d3d3" stroke="#069302" points="501.0402,-108 394.5516,-108 394.5516,-104 390.5516,-104 390.5516,-100 394.5516,-100 394.5516,-80 390.5516,-80 390.5516,-76 394.5516,-76 394.5516,-72 501.0402,-72 501.0402,-108"/>
<polyline fill="none" stroke="#069302" points="394.5516,-104 398.5516,-104 398.5516,-100 394.5516,-100 "/>
<polyline fill="none" stroke="#069302" points="394.5516,-80 398.5516,-80 398.5516,-76 394.5516,-76 "/>
<text text-anchor="middle" x="447.7959" y="-85.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">soc_reset.vhdl</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/soc_reset_tb.vhdl -->
<g id="node11" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/soc_reset_tb.vhdl</title>
<polygon fill="#d3d3d3" stroke="#069302" points="669.4961,-180 544.0957,-180 544.0957,-176 540.0957,-176 540.0957,-172 544.0957,-172 544.0957,-152 540.0957,-152 540.0957,-148 544.0957,-148 544.0957,-144 669.4961,-144 669.4961,-180"/>
<polyline fill="none" stroke="#069302" points="544.0957,-176 548.0957,-176 548.0957,-172 544.0957,-172 "/>
<polyline fill="none" stroke="#069302" points="544.0957,-152 548.0957,-152 548.0957,-148 544.0957,-148 "/>
<text text-anchor="middle" x="606.7959" y="-157.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">soc_reset_tb.vhdl</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/soc_reset_tb.vhdl&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/soc_reset.vhdl -->
<g id="edge5" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/soc_reset_tb.vhdl&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/soc_reset.vhdl</title>
<path fill="none" stroke="#000000" d="M566.6735,-143.8314C545.5027,-134.2446 519.3476,-122.4008 496.9656,-112.2655"/>
<polygon fill="#000000" stroke="#000000" points="498.1831,-108.9748 487.6298,-108.038 495.2956,-115.3515 498.1831,-108.9748"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;acorn&#45;cle&#45;215.vhdl -->
<g id="node12" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;acorn&#45;cle&#45;215.vhdl</title>
<polygon fill="#d3d3d3" stroke="#069302" points="310.5415,-252 155.0503,-252 155.0503,-248 151.0503,-248 151.0503,-244 155.0503,-244 155.0503,-224 151.0503,-224 151.0503,-220 155.0503,-220 155.0503,-216 310.5415,-216 310.5415,-252"/>
<polyline fill="none" stroke="#069302" points="155.0503,-248 159.0503,-248 159.0503,-244 155.0503,-244 "/>
<polyline fill="none" stroke="#069302" points="155.0503,-224 159.0503,-224 159.0503,-220 155.0503,-220 "/>
<text text-anchor="middle" x="232.7959" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top&#45;acorn&#45;cle&#45;215.vhdl</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;acorn&#45;cle&#45;215.vhdl&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/clk_gen_ecp5.vhd -->
<g id="edge8" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;acorn&#45;cle&#45;215.vhdl&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/clk_gen_ecp5.vhd</title>
<path fill="none" stroke="#000000" d="M211.9381,-215.6461C202.6419,-206.0709 192.6981,-193.54 187.7959,-180 182.3491,-164.9557 183.3594,-159.3726 187.7959,-144 190.5481,-134.4635 195.5383,-124.9881 200.8629,-116.6989"/>
<polygon fill="#000000" stroke="#000000" points="203.9073,-118.4483 206.6819,-108.2232 198.1364,-114.4863 203.9073,-118.4483"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;acorn&#45;cle&#45;215.vhdl&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/clk_gen_plle2.vhd -->
<g id="edge6" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;acorn&#45;cle&#45;215.vhdl&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/clk_gen_plle2.vhd</title>
<path fill="none" stroke="#000000" d="M210.6461,-215.9517C174.4567,-184.3274 110.3496,-117.9039 148.7959,-72 177.4201,-37.8234 297.4606,-25.2579 377.5841,-20.6509"/>
<polygon fill="#000000" stroke="#000000" points="377.841,-24.1422 387.6354,-20.1024 377.4595,-17.1526 377.841,-24.1422"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;acorn&#45;cle&#45;215.vhdl&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/soc_reset.vhdl -->
<g id="edge9" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;acorn&#45;cle&#45;215.vhdl&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/soc_reset.vhdl</title>
<path fill="none" stroke="#000000" d="M310.0752,-215.9451C334.8949,-207.6937 361.4597,-196.0667 382.7959,-180 404.9931,-163.2849 422.8038,-136.8532 434.1287,-116.9499"/>
<polygon fill="#000000" stroke="#000000" points="437.2705,-118.4999 439.013,-108.0494 431.1338,-115.1323 437.2705,-118.4999"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;nexys&#45;video.vhdl -->
<g id="node16" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;nexys&#45;video.vhdl</title>
<polygon fill="#d3d3d3" stroke="#069302" points="374.1553,-180 229.4365,-180 229.4365,-176 225.4365,-176 225.4365,-172 229.4365,-172 229.4365,-152 225.4365,-152 225.4365,-148 229.4365,-148 229.4365,-144 374.1553,-144 374.1553,-180"/>
<polyline fill="none" stroke="#069302" points="229.4365,-176 233.4365,-176 233.4365,-172 229.4365,-172 "/>
<polyline fill="none" stroke="#069302" points="229.4365,-152 233.4365,-152 233.4365,-148 229.4365,-148 "/>
<text text-anchor="middle" x="301.7959" y="-157.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top&#45;nexys&#45;video.vhdl</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;acorn&#45;cle&#45;215.vhdl&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;nexys&#45;video.vhdl -->
<g id="edge7" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;acorn&#45;cle&#45;215.vhdl&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;nexys&#45;video.vhdl</title>
<path fill="none" stroke="#000000" d="M250.2075,-215.8314C258.3169,-207.3694 268.1115,-197.1489 276.9779,-187.8971"/>
<polygon fill="#000000" stroke="#000000" points="279.7577,-190.0549 284.1499,-180.4133 274.7038,-185.2115 279.7577,-190.0549"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;arty.vhdl -->
<g id="node13" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;arty.vhdl</title>
<polygon fill="#d3d3d3" stroke="#069302" points="560.3085,-252 467.2833,-252 467.2833,-248 463.2833,-248 463.2833,-244 467.2833,-244 467.2833,-224 463.2833,-224 463.2833,-220 467.2833,-220 467.2833,-216 560.3085,-216 560.3085,-252"/>
<polyline fill="none" stroke="#069302" points="467.2833,-248 471.2833,-248 471.2833,-244 467.2833,-244 "/>
<polyline fill="none" stroke="#069302" points="467.2833,-224 471.2833,-224 471.2833,-220 467.2833,-220 "/>
<text text-anchor="middle" x="513.7959" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top&#45;arty.vhdl</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;arty.vhdl&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/clk_gen_ecp5.vhd -->
<g id="edge12" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;arty.vhdl&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/clk_gen_ecp5.vhd</title>
<path fill="none" stroke="#000000" d="M491.3486,-215.6734C466.1794,-195.8384 423.5356,-164.3261 382.7959,-144 355.4219,-130.3424 323.7875,-118.8846 295.8439,-110.0872"/>
<polygon fill="#000000" stroke="#000000" points="296.7144,-106.693 286.1269,-107.0872 294.6494,-113.3815 296.7144,-106.693"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;arty.vhdl&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/clk_gen_plle2.vhd -->
<g id="edge10" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;arty.vhdl&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/clk_gen_plle2.vhd</title>
<path fill="none" stroke="#000000" d="M560.4799,-218.7529C563.6261,-217.7999 566.7531,-216.8738 569.7959,-216 632.3744,-198.0294 670.0559,-229.9678 711.7959,-180 742.6013,-143.1223 747.1925,-109.2153 716.7959,-72 693.087,-42.9726 595.8879,-29.1485 526.0801,-22.8545"/>
<polygon fill="#000000" stroke="#000000" points="526.2564,-19.3567 515.9913,-21.9796 525.6515,-26.3306 526.2564,-19.3567"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;arty.vhdl&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/soc_reset.vhdl -->
<g id="edge13" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;arty.vhdl&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/soc_reset.vhdl</title>
<path fill="none" stroke="#000000" d="M505.437,-215.7623C494.0309,-190.8764 473.5003,-146.0822 460.2701,-117.2165"/>
<polygon fill="#000000" stroke="#000000" points="463.4353,-115.722 456.087,-108.0896 457.0718,-118.6386 463.4353,-115.722"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;arty.vhdl&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;nexys&#45;video.vhdl -->
<g id="edge11" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;arty.vhdl&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;nexys&#45;video.vhdl</title>
<path fill="none" stroke="#000000" d="M467.2716,-218.1993C437.0972,-207.9514 397.4157,-194.4747 364.4755,-183.2874"/>
<polygon fill="#000000" stroke="#000000" points="365.5278,-179.9485 354.9334,-180.0467 363.2766,-186.5767 365.5278,-179.9485"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;generic.vhdl -->
<g id="node14" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;generic.vhdl</title>
<polygon fill="#d3d3d3" stroke="#069302" points="447.3731,-252 332.2187,-252 332.2187,-248 328.2187,-248 328.2187,-244 332.2187,-244 332.2187,-224 328.2187,-224 328.2187,-220 332.2187,-220 332.2187,-216 447.3731,-216 447.3731,-252"/>
<polyline fill="none" stroke="#069302" points="332.2187,-248 336.2187,-248 336.2187,-244 332.2187,-244 "/>
<polyline fill="none" stroke="#069302" points="332.2187,-224 336.2187,-224 336.2187,-220 332.2187,-220 "/>
<text text-anchor="middle" x="389.7959" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top&#45;generic.vhdl</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;generic.vhdl&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/clk_gen_ecp5.vhd -->
<g id="edge16" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;generic.vhdl&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/clk_gen_ecp5.vhd</title>
<path fill="none" stroke="#000000" d="M332.2008,-219.1848C285.9836,-206.7172 227.6988,-189.4524 220.7959,-180 207.9067,-162.3504 209.3998,-137.1222 213.4072,-117.8647"/>
<polygon fill="#000000" stroke="#000000" points="216.8109,-118.6796 215.7426,-108.1388 210.0044,-117.0452 216.8109,-118.6796"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;generic.vhdl&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/clk_gen_plle2.vhd -->
<g id="edge14" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;generic.vhdl&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/clk_gen_plle2.vhd</title>
<path fill="none" stroke="#000000" d="M447.5754,-218.2961C451.0256,-217.4858 454.4517,-216.7132 457.7959,-216 506.4599,-205.6213 646.5637,-217.9076 678.7959,-180 746.8652,-99.9453 619.2961,-141.9643 556.7959,-108 540.0678,-98.9095 503.7682,-66.5413 478.5666,-43.2256"/>
<polygon fill="#000000" stroke="#000000" points="480.8423,-40.5624 471.1356,-36.3161 476.0757,-45.6887 480.8423,-40.5624"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;generic.vhdl&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/soc_reset.vhdl -->
<g id="edge17" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;generic.vhdl&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/soc_reset.vhdl</title>
<path fill="none" stroke="#000000" d="M421.252,-215.9802C433.8271,-206.9479 446.9348,-194.7662 453.7959,-180 462.7738,-160.6782 460.5141,-136.4733 456.4258,-118.0331"/>
<polygon fill="#000000" stroke="#000000" points="459.7832,-117.0325 453.9526,-108.1864 452.9941,-118.7378 459.7832,-117.0325"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;generic.vhdl&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;nexys&#45;video.vhdl -->
<g id="edge15" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;generic.vhdl&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;nexys&#45;video.vhdl</title>
<path fill="none" stroke="#000000" d="M367.5898,-215.8314C356.7509,-206.9632 343.5515,-196.1637 331.8281,-186.5718"/>
<polygon fill="#000000" stroke="#000000" points="333.9509,-183.7864 323.9949,-180.1628 329.5182,-189.2041 333.9509,-183.7864"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;genesys2.vhdl -->
<g id="node15" class="node">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;genesys2.vhdl</title>
<polygon fill="#d3d3d3" stroke="#069302" points="129.3883,-252 .2035,-252 .2035,-248 -3.7965,-248 -3.7965,-244 .2035,-244 .2035,-224 -3.7965,-224 -3.7965,-220 .2035,-220 .2035,-216 129.3883,-216 129.3883,-252"/>
<polyline fill="none" stroke="#069302" points=".2035,-248 4.2035,-248 4.2035,-244 .2035,-244 "/>
<polyline fill="none" stroke="#069302" points=".2035,-224 4.2035,-224 4.2035,-220 .2035,-220 "/>
<text text-anchor="middle" x="64.7959" y="-229.8" font-family="Helvetica,sans-Serif" font-size="14.00" fill="#000000">top&#45;genesys2.vhdl</text>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;genesys2.vhdl&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/clk_gen_ecp5.vhd -->
<g id="edge20" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;genesys2.vhdl&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/clk_gen_ecp5.vhd</title>
<path fill="none" stroke="#000000" d="M84.6801,-215.7623C112.5204,-190.2272 163.2135,-143.7316 194.5492,-114.9906"/>
<polygon fill="#000000" stroke="#000000" points="197.0694,-117.4284 202.0732,-108.0896 192.3378,-112.2697 197.0694,-117.4284"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;genesys2.vhdl&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/clk_gen_plle2.vhd -->
<g id="edge18" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;genesys2.vhdl&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/clk_gen_plle2.vhd</title>
<path fill="none" stroke="#000000" d="M66.7804,-215.7773C71.5241,-181.7011 86.7919,-108.4869 132.7959,-72 169.7615,-42.6817 295.5824,-28.5881 377.7223,-22.363"/>
<polygon fill="#000000" stroke="#000000" points="378.0463,-25.8487 387.7626,-21.6246 377.5328,-18.8675 378.0463,-25.8487"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;genesys2.vhdl&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/soc_reset.vhdl -->
<g id="edge21" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;genesys2.vhdl&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/soc_reset.vhdl</title>
<path fill="none" stroke="#000000" d="M93.8078,-215.9059C131.4453,-192.6726 195.2999,-154.1365 220.7959,-144 274.278,-122.737 338.3139,-108.4429 384.7166,-99.9316"/>
<polygon fill="#000000" stroke="#000000" points="385.4109,-103.363 394.6351,-98.151 384.174,-96.4731 385.4109,-103.363"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;genesys2.vhdl&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;nexys&#45;video.vhdl -->
<g id="edge19" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;genesys2.vhdl&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;nexys&#45;video.vhdl</title>
<path fill="none" stroke="#000000" d="M124.2951,-215.9243C157.117,-205.9531 198.0465,-193.5188 232.3285,-183.104"/>
<polygon fill="#000000" stroke="#000000" points="233.7214,-186.3389 242.2722,-180.0831 231.6866,-179.6411 233.7214,-186.3389"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;nexys&#45;video.vhdl&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/clk_gen_ecp5.vhd -->
<g id="edge23" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;nexys&#45;video.vhdl&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/clk_gen_ecp5.vhd</title>
<path fill="none" stroke="#000000" d="M281.6085,-143.8314C271.9445,-135.1337 260.2163,-124.5783 249.7143,-115.1265"/>
<polygon fill="#000000" stroke="#000000" points="251.7512,-112.251 241.9768,-108.1628 247.0684,-117.454 251.7512,-112.251"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;nexys&#45;video.vhdl&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/clk_gen_plle2.vhd -->
<g id="edge22" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;nexys&#45;video.vhdl&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/clk_gen_plle2.vhd</title>
<path fill="none" stroke="#000000" d="M317.5389,-143.7362C333.9339,-125.0579 360.6836,-95.5262 385.7959,-72 396.6635,-61.8188 409.1802,-51.3017 420.3723,-42.2845"/>
<polygon fill="#000000" stroke="#000000" points="422.6065,-44.9795 428.2453,-36.0098 418.2437,-39.5053 422.6065,-44.9795"/>
</g>
<!-- /home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;nexys&#45;video.vhdl&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/soc_reset.vhdl -->
<g id="edge24" class="edge">
<title>/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/top&#45;nexys&#45;video.vhdl&#45;&gt;/home/runner/work/teroshdl&#45;documenter&#45;demo/teroshdl&#45;documenter&#45;demo/microwatt/fpga/soc_reset.vhdl</title>
<path fill="none" stroke="#000000" d="M338.6379,-143.8314C357.9041,-134.3302 381.6658,-122.6121 402.0951,-112.5374"/>
<polygon fill="#000000" stroke="#000000" points="403.7982,-115.6 411.2189,-108.038 400.7021,-109.3219 403.7982,-115.6"/>
</g>
</g>
</svg>

<h2>Designs
</h2><ul>  <li>Module: <a href="doc_internal/clk_gen_bypass.html">clock_generator</a>
</li>  <li>Module: <a href="doc_internal/clk_gen_ecp5.html">clock_generator</a>
</li>  <li>Module: <a href="doc_internal/clk_gen_mcmm.html">clock_generator</a>
</li>  <li>Module: <a href="doc_internal/clk_gen_plle2.html">clock_generator</a>
</li>  <li>Module: <a href="doc_internal/fpga-random.html">random</a>
</li>  <li>Module: <a href="doc_internal/main_bram.html">main_bram</a>
</li>  <li>Module: <a href="doc_internal/pp_fifo.html">pp_fifo</a>
</li>  <li>Module: <a href="doc_internal/pp_soc_uart.html">pp_soc_uart</a>
</li>  <li>Package: <a href="doc_internal/pp_utilities.html">pp_utilities</a>
</li>  <li>Module: <a href="doc_internal/soc_reset.html">soc_reset</a>
</li>  <li>Module: <a href="doc_internal/soc_reset_tb.html">soc_reset_tb</a>
</li>  <li>Module: <a href="doc_internal/top-acorn-cle-215.html">toplevel</a>
</li>  <li>Module: <a href="doc_internal/top-arty.html">toplevel</a>
</li>  <li>Module: <a href="doc_internal/top-generic.html">toplevel</a>
</li>  <li>Module: <a href="doc_internal/top-genesys2.html">toplevel</a>
</li>  <li>Module: <a href="doc_internal/top-nexys-video.html">toplevel</a>
</li></ul>