[2021-09-09 10:02:34,276]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-09-09 10:02:34,276]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:02:53,441]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; ".

Peak memory: 20361216 bytes

[2021-09-09 10:02:53,441]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:02:53,981]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.04 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.31 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 37003264 bytes

[2021-09-09 10:02:54,006]mapper_test.py:156:[INFO]: area: 4245 level: 30
[2021-09-09 10:02:54,007]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:02:55,208]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	current map manager:
		current min nodes:12096
		current min depth:87
process set_nodes_refs()
process derive_final_mapping()
delay:30
area :4266
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:30
area :4266
score:100
	Report mapping result:
		klut_size()     :4524
		klut.num_gates():4266
		max delay       :30
		max area        :4266
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :128
		LUT fanins:3	 numbers :128
		LUT fanins:4	 numbers :4010
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 53116928 bytes

[2021-09-09 10:02:55,209]mapper_test.py:220:[INFO]: area: 4266 level: 30
[2021-09-09 12:01:31,891]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-09-09 12:01:31,891]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:01:51,192]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; ".

Peak memory: 19877888 bytes

[2021-09-09 12:01:51,193]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:01:51,693]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.30 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 37351424 bytes

[2021-09-09 12:01:51,718]mapper_test.py:156:[INFO]: area: 4245 level: 30
[2021-09-09 12:01:51,718]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:01:58,388]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	current map manager:
		current min nodes:12096
		current min depth:87
	current map manager:
		current min nodes:9408
		current min depth:59
	current map manager:
		current min nodes:9408
		current min depth:59
	current map manager:
		current min nodes:6336
		current min depth:32
	current map manager:
		current min nodes:6336
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2602
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2602
score:100
	Report mapping result:
		klut_size()     :2860
		klut.num_gates():2602
		max delay       :12
		max area        :2602
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :2090
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 71467008 bytes

[2021-09-09 12:01:58,388]mapper_test.py:220:[INFO]: area: 2602 level: 12
[2021-09-09 13:31:32,527]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-09-09 13:31:32,527]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:31:53,672]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; ".

Peak memory: 20303872 bytes

[2021-09-09 13:31:53,673]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:31:54,162]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.29 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36884480 bytes

[2021-09-09 13:31:54,186]mapper_test.py:156:[INFO]: area: 4245 level: 30
[2021-09-09 13:31:54,187]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:32:00,816]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	current map manager:
		current min nodes:12096
		current min depth:87
	current map manager:
		current min nodes:9408
		current min depth:59
	current map manager:
		current min nodes:9408
		current min depth:59
	current map manager:
		current min nodes:6336
		current min depth:32
	current map manager:
		current min nodes:6336
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2602
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2602
score:100
	Report mapping result:
		klut_size()     :2860
		klut.num_gates():2602
		max delay       :12
		max area        :2602
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :256
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :2090
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 71528448 bytes

[2021-09-09 13:32:00,816]mapper_test.py:220:[INFO]: area: 2602 level: 12
[2021-09-09 15:06:53,716]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-09-09 15:06:53,716]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:06:53,716]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:06:54,299]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.04 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.04 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.04 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.34 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 37134336 bytes

[2021-09-09 15:06:54,325]mapper_test.py:156:[INFO]: area: 4245 level: 30
[2021-09-09 15:06:54,325]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:07:01,658]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	current map manager:
		current min nodes:12096
		current min depth:87
	current map manager:
		current min nodes:9408
		current min depth:59
	current map manager:
		current min nodes:9408
		current min depth:59
	current map manager:
		current min nodes:6336
		current min depth:32
	current map manager:
		current min nodes:6336
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2603
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2603
score:100
	Report mapping result:
		klut_size()     :2861
		klut.num_gates():2603
		max delay       :12
		max area        :2603
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :385
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :1962
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 71614464 bytes

[2021-09-09 15:07:01,659]mapper_test.py:220:[INFO]: area: 2603 level: 12
[2021-09-09 15:35:57,511]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-09-09 15:35:57,511]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:35:57,511]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:35:58,049]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.04 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.04 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.32 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36855808 bytes

[2021-09-09 15:35:58,074]mapper_test.py:156:[INFO]: area: 4245 level: 30
[2021-09-09 15:35:58,075]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:36:05,360]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	current map manager:
		current min nodes:12096
		current min depth:87
	current map manager:
		current min nodes:9408
		current min depth:59
	current map manager:
		current min nodes:9408
		current min depth:59
	current map manager:
		current min nodes:6336
		current min depth:32
	current map manager:
		current min nodes:6336
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2603
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2603
score:100
	Report mapping result:
		klut_size()     :2861
		klut.num_gates():2603
		max delay       :12
		max area        :2603
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :385
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :1962
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 71507968 bytes

[2021-09-09 15:36:05,361]mapper_test.py:220:[INFO]: area: 2603 level: 12
[2021-09-09 16:14:01,494]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-09-09 16:14:01,494]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:14:01,495]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:14:02,034]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.04 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.32 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 37031936 bytes

[2021-09-09 16:14:02,059]mapper_test.py:156:[INFO]: area: 4245 level: 30
[2021-09-09 16:14:02,059]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:14:09,359]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	current map manager:
		current min nodes:12096
		current min depth:87
	current map manager:
		current min nodes:9408
		current min depth:59
	current map manager:
		current min nodes:9408
		current min depth:59
	current map manager:
		current min nodes:6336
		current min depth:32
	current map manager:
		current min nodes:6336
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2603
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2603
score:100
	Report mapping result:
		klut_size()     :2861
		klut.num_gates():2603
		max delay       :12
		max area        :2603
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :385
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :1962
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 71618560 bytes

[2021-09-09 16:14:09,360]mapper_test.py:220:[INFO]: area: 2603 level: 12
[2021-09-09 16:48:44,737]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-09-09 16:48:44,737]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:48:44,737]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:48:45,327]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.05 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.04 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.04 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.04 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.04 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.04 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.35 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36966400 bytes

[2021-09-09 16:48:45,356]mapper_test.py:156:[INFO]: area: 4245 level: 30
[2021-09-09 16:48:45,356]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:48:52,580]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	current map manager:
		current min nodes:12096
		current min depth:87
	current map manager:
		current min nodes:9408
		current min depth:59
	current map manager:
		current min nodes:9408
		current min depth:59
	current map manager:
		current min nodes:6336
		current min depth:32
	current map manager:
		current min nodes:6336
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2603
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2603
score:100
	Report mapping result:
		klut_size()     :2861
		klut.num_gates():2603
		max delay       :12
		max area        :2603
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :385
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :1962
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 71585792 bytes

[2021-09-09 16:48:52,580]mapper_test.py:220:[INFO]: area: 2603 level: 12
[2021-09-09 17:25:05,311]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-09-09 17:25:05,311]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:25:05,311]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:25:05,887]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.04 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.04 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.33 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36941824 bytes

[2021-09-09 17:25:05,910]mapper_test.py:156:[INFO]: area: 4245 level: 30
[2021-09-09 17:25:05,911]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:25:13,360]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	current map manager:
		current min nodes:12096
		current min depth:87
	current map manager:
		current min nodes:9408
		current min depth:59
	current map manager:
		current min nodes:9408
		current min depth:59
	current map manager:
		current min nodes:6336
		current min depth:32
	current map manager:
		current min nodes:6336
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2603
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2603
score:100
	Report mapping result:
		klut_size()     :2861
		klut.num_gates():2603
		max delay       :12
		max area        :2603
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :385
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :1962
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 71450624 bytes

[2021-09-09 17:25:13,360]mapper_test.py:220:[INFO]: area: 2603 level: 12
[2021-09-13 23:30:03,482]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-09-13 23:30:03,483]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:30:03,483]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:30:04,018]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.28 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36884480 bytes

[2021-09-13 23:30:04,046]mapper_test.py:156:[INFO]: area: 4245 level: 30
[2021-09-13 23:30:04,047]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:30:11,893]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	current map manager:
		current min nodes:12096
		current min depth:87
	current map manager:
		current min nodes:12096
		current min depth:59
	current map manager:
		current min nodes:12096
		current min depth:59
	current map manager:
		current min nodes:12096
		current min depth:59
	current map manager:
		current min nodes:12096
		current min depth:59
process set_nodes_refs()
process derive_final_mapping()
delay:30
area :4395
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:21
area :10283
score:100
	Report mapping result:
		klut_size()     :4269
		klut.num_gates():4011
		max delay       :21
		max area        :10283
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1025
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :2730
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 93261824 bytes

[2021-09-13 23:30:11,894]mapper_test.py:220:[INFO]: area: 4011 level: 21
[2021-09-13 23:42:25,040]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-09-13 23:42:25,040]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:25,040]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:25,521]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.28 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36630528 bytes

[2021-09-13 23:42:25,546]mapper_test.py:156:[INFO]: area: 4245 level: 30
[2021-09-13 23:42:25,546]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:26,746]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	current map manager:
		current min nodes:12096
		current min depth:87
process set_nodes_refs()
process derive_final_mapping()
delay:30
area :4395
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:30
area :4395
score:100
	Report mapping result:
		klut_size()     :4653
		klut.num_gates():4395
		max delay       :30
		max area        :4395
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :257
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :3882
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 51789824 bytes

[2021-09-13 23:42:26,747]mapper_test.py:220:[INFO]: area: 4395 level: 30
[2021-09-14 08:59:56,004]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-09-14 08:59:56,005]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:59:56,005]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:59:56,518]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.28 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36470784 bytes

[2021-09-14 08:59:56,544]mapper_test.py:156:[INFO]: area: 4245 level: 30
[2021-09-14 08:59:56,544]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:00:02,889]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	current map manager:
		current min nodes:12096
		current min depth:87
	current map manager:
		current min nodes:9408
		current min depth:59
	current map manager:
		current min nodes:9408
		current min depth:59
	current map manager:
		current min nodes:6336
		current min depth:32
	current map manager:
		current min nodes:6336
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2603
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2603
score:100
	Report mapping result:
		klut_size()     :2861
		klut.num_gates():2603
		max delay       :12
		max area        :2603
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :385
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :1962
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 71585792 bytes

[2021-09-14 09:00:02,890]mapper_test.py:220:[INFO]: area: 2603 level: 12
[2021-09-14 09:21:23,772]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-09-14 09:21:23,772]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:23,772]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:24,302]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.04 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.30 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36655104 bytes

[2021-09-14 09:21:24,324]mapper_test.py:156:[INFO]: area: 4245 level: 30
[2021-09-14 09:21:24,324]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:25,512]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	current map manager:
		current min nodes:12096
		current min depth:87
process set_nodes_refs()
process derive_final_mapping()
delay:30
area :4395
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:30
area :4395
score:100
	Report mapping result:
		klut_size()     :4653
		klut.num_gates():4395
		max delay       :30
		max area        :4395
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :257
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :3882
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 53051392 bytes

[2021-09-14 09:21:25,513]mapper_test.py:220:[INFO]: area: 4395 level: 30
[2021-09-15 15:33:22,565]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-09-15 15:33:22,566]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:33:22,566]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:33:23,003]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.26 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36835328 bytes

[2021-09-15 15:33:23,029]mapper_test.py:156:[INFO]: area: 4245 level: 30
[2021-09-15 15:33:23,029]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:33:28,456]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	current map manager:
		current min nodes:12096
		current min depth:87
	current map manager:
		current min nodes:9408
		current min depth:59
	current map manager:
		current min nodes:9408
		current min depth:59
	current map manager:
		current min nodes:6336
		current min depth:32
	current map manager:
		current min nodes:6336
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2603
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2603
score:100
	Report mapping result:
		klut_size()     :2861
		klut.num_gates():2603
		max delay       :12
		max area        :2603
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :385
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :1962
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 69292032 bytes

[2021-09-15 15:33:28,457]mapper_test.py:220:[INFO]: area: 2603 level: 12
[2021-09-15 15:54:45,711]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-09-15 15:54:45,711]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:45,711]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:46,150]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.26 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36491264 bytes

[2021-09-15 15:54:46,170]mapper_test.py:156:[INFO]: area: 4245 level: 30
[2021-09-15 15:54:46,170]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:47,183]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	current map manager:
		current min nodes:12096
		current min depth:87
process set_nodes_refs()
process derive_final_mapping()
delay:30
area :4395
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:30
area :4395
score:100
	Report mapping result:
		klut_size()     :4653
		klut.num_gates():4395
		max delay       :30
		max area        :4395
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :257
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :3882
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 21102592 bytes

[2021-09-15 15:54:47,184]mapper_test.py:220:[INFO]: area: 4395 level: 30
[2021-09-18 14:03:51,177]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-09-18 14:03:51,179]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:03:51,179]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:03:51,620]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.26 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36724736 bytes

[2021-09-18 14:03:51,643]mapper_test.py:156:[INFO]: area: 4245 level: 30
[2021-09-18 14:03:51,643]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:03:56,823]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	current map manager:
		current min nodes:12096
		current min depth:87
	current map manager:
		current min nodes:9559
		current min depth:59
	current map manager:
		current min nodes:9559
		current min depth:59
	current map manager:
		current min nodes:6458
		current min depth:32
	current map manager:
		current min nodes:6458
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2708
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2708
score:100
	Report mapping result:
		klut_size()     :2861
		klut.num_gates():2603
		max delay       :12
		max area        :2708
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :385
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :1962
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 64208896 bytes

[2021-09-18 14:03:56,824]mapper_test.py:220:[INFO]: area: 2603 level: 12
[2021-09-18 16:28:24,538]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-09-18 16:28:24,538]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:28:24,538]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:28:25,105]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.04 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.04 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.05 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.05 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.04 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.35 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36741120 bytes

[2021-09-18 16:28:25,128]mapper_test.py:156:[INFO]: area: 4245 level: 30
[2021-09-18 16:28:25,128]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:28:30,352]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	current map manager:
		current min nodes:12096
		current min depth:87
	current map manager:
		current min nodes:9559
		current min depth:59
	current map manager:
		current min nodes:9559
		current min depth:59
	current map manager:
		current min nodes:6458
		current min depth:32
	current map manager:
		current min nodes:6458
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2708
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2708
score:100
	Report mapping result:
		klut_size()     :2861
		klut.num_gates():2603
		max delay       :12
		max area        :2708
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :385
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :1962
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 53075968 bytes

[2021-09-18 16:28:30,352]mapper_test.py:220:[INFO]: area: 2603 level: 12
[2021-09-22 08:58:53,973]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-09-22 08:58:53,973]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:58:53,973]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:58:54,413]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.26 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36794368 bytes

[2021-09-22 08:58:54,438]mapper_test.py:156:[INFO]: area: 4245 level: 30
[2021-09-22 08:58:54,438]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:58:57,952]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	current map manager:
		current min nodes:12096
		current min depth:87
	current map manager:
		current min nodes:9559
		current min depth:59
	current map manager:
		current min nodes:9559
		current min depth:59
	Report mapping result:
		klut_size()     :4269
		klut.num_gates():4011
		max delay       :21
		max area        :4162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1025
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :2730
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 47636480 bytes

[2021-09-22 08:58:57,952]mapper_test.py:220:[INFO]: area: 4011 level: 21
[2021-09-22 11:27:04,854]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-09-22 11:27:04,855]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:27:04,855]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:27:05,296]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.26 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36700160 bytes

[2021-09-22 11:27:05,322]mapper_test.py:156:[INFO]: area: 4245 level: 30
[2021-09-22 11:27:05,322]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:27:10,476]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	current map manager:
		current min nodes:12096
		current min depth:87
	current map manager:
		current min nodes:9559
		current min depth:59
	current map manager:
		current min nodes:9559
		current min depth:59
	current map manager:
		current min nodes:6458
		current min depth:32
	current map manager:
		current min nodes:6458
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2708
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2708
score:100
	Report mapping result:
		klut_size()     :2861
		klut.num_gates():2603
		max delay       :12
		max area        :2708
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :385
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :1962
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 47390720 bytes

[2021-09-22 11:27:10,477]mapper_test.py:220:[INFO]: area: 2603 level: 12
[2021-09-23 16:46:07,772]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-09-23 16:46:07,772]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:46:07,773]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:46:08,212]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.26 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36478976 bytes

[2021-09-23 16:46:08,236]mapper_test.py:156:[INFO]: area: 4245 level: 30
[2021-09-23 16:46:08,236]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:46:13,974]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	current map manager:
		current min nodes:12096
		current min depth:87
balancing!
	current map manager:
		current min nodes:9559
		current min depth:59
rewriting!
	current map manager:
		current min nodes:9559
		current min depth:59
balancing!
	current map manager:
		current min nodes:6458
		current min depth:32
rewriting!
	current map manager:
		current min nodes:6458
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2708
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2708
score:100
	Report mapping result:
		klut_size()     :2861
		klut.num_gates():2603
		max delay       :12
		max area        :2708
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :385
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :1962
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 50462720 bytes

[2021-09-23 16:46:13,974]mapper_test.py:220:[INFO]: area: 2603 level: 12
[2021-09-23 17:09:07,516]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-09-23 17:09:07,516]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:09:07,517]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:09:07,957]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.26 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36884480 bytes

[2021-09-23 17:09:07,982]mapper_test.py:156:[INFO]: area: 4245 level: 30
[2021-09-23 17:09:07,982]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:09:13,257]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	current map manager:
		current min nodes:12096
		current min depth:87
balancing!
	current map manager:
		current min nodes:9559
		current min depth:59
rewriting!
	current map manager:
		current min nodes:9559
		current min depth:59
balancing!
	current map manager:
		current min nodes:6458
		current min depth:32
rewriting!
	current map manager:
		current min nodes:6458
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2708
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2708
score:100
	Report mapping result:
		klut_size()     :2861
		klut.num_gates():2603
		max delay       :12
		max area        :2708
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :385
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :1962
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 47427584 bytes

[2021-09-23 17:09:13,258]mapper_test.py:220:[INFO]: area: 2603 level: 12
[2021-09-23 18:10:44,258]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-09-23 18:10:44,259]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:10:44,259]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:10:44,696]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.26 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36687872 bytes

[2021-09-23 18:10:44,722]mapper_test.py:156:[INFO]: area: 4245 level: 30
[2021-09-23 18:10:44,722]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:10:50,346]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	current map manager:
		current min nodes:12096
		current min depth:87
balancing!
	current map manager:
		current min nodes:9559
		current min depth:59
rewriting!
	current map manager:
		current min nodes:9559
		current min depth:59
balancing!
	current map manager:
		current min nodes:6458
		current min depth:32
rewriting!
	current map manager:
		current min nodes:6458
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2708
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2708
score:100
	Report mapping result:
		klut_size()     :2861
		klut.num_gates():2603
		max delay       :12
		max area        :2708
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :385
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :1962
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 50622464 bytes

[2021-09-23 18:10:50,347]mapper_test.py:220:[INFO]: area: 2603 level: 12
[2021-09-27 16:37:51,280]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-09-27 16:37:51,281]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:37:51,281]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:37:51,724]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.26 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36687872 bytes

[2021-09-27 16:37:51,747]mapper_test.py:156:[INFO]: area: 4245 level: 30
[2021-09-27 16:37:51,747]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:37:57,311]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	current map manager:
		current min nodes:12096
		current min depth:87
balancing!
	current map manager:
		current min nodes:9559
		current min depth:59
rewriting!
	current map manager:
		current min nodes:9559
		current min depth:59
balancing!
	current map manager:
		current min nodes:6458
		current min depth:32
rewriting!
	current map manager:
		current min nodes:6458
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2708
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2708
score:100
	Report mapping result:
		klut_size()     :2861
		klut.num_gates():2603
		max delay       :12
		max area        :2708
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :385
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :1962
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 50548736 bytes

[2021-09-27 16:37:57,312]mapper_test.py:220:[INFO]: area: 2603 level: 12
[2021-09-27 17:44:35,249]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-09-27 17:44:35,250]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:44:35,250]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:44:35,690]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.26 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36720640 bytes

[2021-09-27 17:44:35,712]mapper_test.py:156:[INFO]: area: 4245 level: 30
[2021-09-27 17:44:35,712]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:44:41,258]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	current map manager:
		current min nodes:12096
		current min depth:87
balancing!
	current map manager:
		current min nodes:9559
		current min depth:59
rewriting!
	current map manager:
		current min nodes:9559
		current min depth:59
balancing!
	current map manager:
		current min nodes:6458
		current min depth:32
rewriting!
	current map manager:
		current min nodes:6458
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2708
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2708
score:100
	Report mapping result:
		klut_size()     :2861
		klut.num_gates():2603
		max delay       :12
		max area        :2708
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :385
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :1962
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 50376704 bytes

[2021-09-27 17:44:41,258]mapper_test.py:220:[INFO]: area: 2603 level: 12
[2021-09-28 02:10:50,035]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-09-28 02:10:50,036]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:10:50,036]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:10:50,469]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.26 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36663296 bytes

[2021-09-28 02:10:50,494]mapper_test.py:156:[INFO]: area: 4245 level: 30
[2021-09-28 02:10:50,494]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:10:55,931]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	current map manager:
		current min nodes:12096
		current min depth:87
	current map manager:
		current min nodes:9559
		current min depth:59
	current map manager:
		current min nodes:9559
		current min depth:59
	current map manager:
		current min nodes:6458
		current min depth:32
	current map manager:
		current min nodes:6458
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2708
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2708
score:100
	Report mapping result:
		klut_size()     :2861
		klut.num_gates():2603
		max delay       :12
		max area        :2708
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :385
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :1962
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 51175424 bytes

[2021-09-28 02:10:55,932]mapper_test.py:220:[INFO]: area: 2603 level: 12
[2021-09-28 16:50:14,342]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-09-28 16:50:14,342]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:50:14,342]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:50:14,842]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.04 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.28 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36597760 bytes

[2021-09-28 16:50:14,862]mapper_test.py:156:[INFO]: area: 4245 level: 30
[2021-09-28 16:50:14,862]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:50:20,036]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	current map manager:
		current min nodes:12096
		current min depth:87
	current map manager:
		current min nodes:9559
		current min depth:59
	current map manager:
		current min nodes:9559
		current min depth:59
	current map manager:
		current min nodes:6458
		current min depth:32
	current map manager:
		current min nodes:6458
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2708
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2708
score:100
	Report mapping result:
		klut_size()     :2861
		klut.num_gates():2603
		max delay       :12
		max area        :2708
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :385
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :1962
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 47661056 bytes

[2021-09-28 16:50:20,037]mapper_test.py:220:[INFO]: area: 2603 level: 12
[2021-09-28 17:29:16,848]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-09-28 17:29:16,848]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:29:16,848]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:29:17,346]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.04 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.28 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36683776 bytes

[2021-09-28 17:29:17,371]mapper_test.py:156:[INFO]: area: 4245 level: 30
[2021-09-28 17:29:17,371]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:29:22,721]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	current map manager:
		current min nodes:12096
		current min depth:87
	current map manager:
		current min nodes:9559
		current min depth:59
	current map manager:
		current min nodes:9559
		current min depth:59
	current map manager:
		current min nodes:6458
		current min depth:32
	current map manager:
		current min nodes:6458
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2708
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2708
score:100
	Report mapping result:
		klut_size()     :2861
		klut.num_gates():2603
		max delay       :12
		max area        :2708
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :385
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :1962
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 61362176 bytes

[2021-09-28 17:29:22,722]mapper_test.py:220:[INFO]: area: 2603 level: 12
[2021-10-09 10:42:38,307]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-10-09 10:42:38,308]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:42:38,308]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:42:38,803]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.04 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.28 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36712448 bytes

[2021-10-09 10:42:38,829]mapper_test.py:160:[INFO]: area: 4245 level: 30
[2021-10-09 10:42:38,829]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:42:40,994]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	current map manager:
		current min nodes:12096
		current min depth:87
	current map manager:
		current min nodes:9559
		current min depth:59
	current map manager:
		current min nodes:6392
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2647
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2647
score:100
	Report mapping result:
		klut_size()     :2861
		klut.num_gates():2603
		max delay       :12
		max area        :2647
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :385
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :1962
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 22282240 bytes

[2021-10-09 10:42:40,995]mapper_test.py:224:[INFO]: area: 2603 level: 12
[2021-10-09 11:25:10,954]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-10-09 11:25:10,954]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:10,955]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:11,448]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.04 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.28 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36536320 bytes

[2021-10-09 11:25:11,471]mapper_test.py:160:[INFO]: area: 4245 level: 30
[2021-10-09 11:25:11,472]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:13,570]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	current map manager:
		current min nodes:12096
		current min depth:87
	current map manager:
		current min nodes:9559
		current min depth:59
	current map manager:
		current min nodes:6458
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2708
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2708
score:100
	Report mapping result:
		klut_size()     :2861
		klut.num_gates():2603
		max delay       :12
		max area        :2708
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :385
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :1962
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 27144192 bytes

[2021-10-09 11:25:13,571]mapper_test.py:224:[INFO]: area: 2603 level: 12
[2021-10-09 16:32:49,971]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-10-09 16:32:49,971]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:32:49,971]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:32:50,471]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.04 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.28 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36601856 bytes

[2021-10-09 16:32:50,495]mapper_test.py:160:[INFO]: area: 4245 level: 30
[2021-10-09 16:32:50,495]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:32:53,653]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	current map manager:
		current min nodes:12096
		current min depth:87
	current map manager:
		current min nodes:12096
		current min depth:87
process set_nodes_refs()
process derive_final_mapping()
delay:30
area :4395
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:30
area :4395
score:100
	Report mapping result:
		klut_size()     :4653
		klut.num_gates():4395
		max delay       :30
		max area        :4395
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :257
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :3882
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 41594880 bytes

[2021-10-09 16:32:53,654]mapper_test.py:224:[INFO]: area: 4395 level: 30
[2021-10-09 16:49:57,554]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-10-09 16:49:57,554]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:49:57,554]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:49:57,987]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.26 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36827136 bytes

[2021-10-09 16:49:58,011]mapper_test.py:160:[INFO]: area: 4245 level: 30
[2021-10-09 16:49:58,011]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:50:01,111]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	current map manager:
		current min nodes:12096
		current min depth:87
	current map manager:
		current min nodes:12096
		current min depth:87
process set_nodes_refs()
process derive_final_mapping()
delay:30
area :4395
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:30
area :4395
score:100
	Report mapping result:
		klut_size()     :4653
		klut.num_gates():4395
		max delay       :30
		max area        :4395
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :257
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :3882
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 41656320 bytes

[2021-10-09 16:50:01,112]mapper_test.py:224:[INFO]: area: 4395 level: 30
[2021-10-12 11:00:34,169]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-10-12 11:00:34,170]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:00:34,170]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:00:34,630]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.27 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36618240 bytes

[2021-10-12 11:00:34,653]mapper_test.py:160:[INFO]: area: 4245 level: 30
[2021-10-12 11:00:34,654]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:00:40,227]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	current map manager:
		current min nodes:12096
		current min depth:87
	current map manager:
		current min nodes:9559
		current min depth:59
	current map manager:
		current min nodes:9559
		current min depth:59
	current map manager:
		current min nodes:6392
		current min depth:32
	current map manager:
		current min nodes:6392
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2647
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2647
score:100
	Report mapping result:
		klut_size()     :2861
		klut.num_gates():2603
		max delay       :12
		max area        :2647
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :385
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :1962
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 41504768 bytes

[2021-10-12 11:00:40,227]mapper_test.py:224:[INFO]: area: 2603 level: 12
[2021-10-12 11:19:26,895]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-10-12 11:19:26,895]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:19:26,896]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:19:27,357]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.27 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36433920 bytes

[2021-10-12 11:19:27,382]mapper_test.py:160:[INFO]: area: 4245 level: 30
[2021-10-12 11:19:27,382]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:19:29,662]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	current map manager:
		current min nodes:12096
		current min depth:87
	current map manager:
		current min nodes:9559
		current min depth:59
	current map manager:
		current min nodes:6392
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2647
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2647
score:100
	Report mapping result:
		klut_size()     :2861
		klut.num_gates():2603
		max delay       :12
		max area        :2647
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :385
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :1962
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 22036480 bytes

[2021-10-12 11:19:29,663]mapper_test.py:224:[INFO]: area: 2603 level: 12
[2021-10-12 13:36:02,406]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-10-12 13:36:02,406]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:36:02,407]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:36:02,917]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.04 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.29 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36864000 bytes

[2021-10-12 13:36:02,942]mapper_test.py:160:[INFO]: area: 4245 level: 30
[2021-10-12 13:36:02,942]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:36:08,565]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	current map manager:
		current min nodes:12096
		current min depth:87
	current map manager:
		current min nodes:9559
		current min depth:59
	current map manager:
		current min nodes:9559
		current min depth:59
	current map manager:
		current min nodes:6392
		current min depth:32
	current map manager:
		current min nodes:6392
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2647
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2647
score:100
	Report mapping result:
		klut_size()     :2861
		klut.num_gates():2603
		max delay       :12
		max area        :2647
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :385
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :1962
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 41553920 bytes

[2021-10-12 13:36:08,566]mapper_test.py:224:[INFO]: area: 2603 level: 12
[2021-10-12 15:06:42,854]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-10-12 15:06:42,854]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:06:42,855]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:06:43,317]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.27 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36810752 bytes

[2021-10-12 15:06:43,340]mapper_test.py:160:[INFO]: area: 4245 level: 30
[2021-10-12 15:06:43,340]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:06:48,948]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	current map manager:
		current min nodes:12096
		current min depth:87
	current map manager:
		current min nodes:9559
		current min depth:59
	current map manager:
		current min nodes:9559
		current min depth:59
	current map manager:
		current min nodes:6392
		current min depth:32
	current map manager:
		current min nodes:6392
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2647
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2647
score:100
	Report mapping result:
		klut_size()     :2861
		klut.num_gates():2603
		max delay       :12
		max area        :2647
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :385
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :1962
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 41652224 bytes

[2021-10-12 15:06:48,949]mapper_test.py:224:[INFO]: area: 2603 level: 12
[2021-10-12 18:51:40,073]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-10-12 18:51:40,073]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:51:40,074]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:51:40,540]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.28 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36720640 bytes

[2021-10-12 18:51:40,563]mapper_test.py:160:[INFO]: area: 4245 level: 30
[2021-10-12 18:51:40,563]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:51:46,266]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	current map manager:
		current min nodes:12096
		current min depth:87
	current map manager:
		current min nodes:9559
		current min depth:59
	current map manager:
		current min nodes:9559
		current min depth:59
	current map manager:
		current min nodes:6392
		current min depth:32
	current map manager:
		current min nodes:6392
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2647
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2647
score:100
	Report mapping result:
		klut_size()     :2861
		klut.num_gates():2603
		max delay       :12
		max area        :2647
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :385
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :1962
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 31031296 bytes

[2021-10-12 18:51:46,266]mapper_test.py:224:[INFO]: area: 2603 level: 12
[2021-10-18 11:45:12,420]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-10-18 11:45:12,421]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:45:12,421]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:45:12,882]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.28 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36745216 bytes

[2021-10-18 11:45:12,908]mapper_test.py:160:[INFO]: area: 4245 level: 30
[2021-10-18 11:45:12,908]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:45:18,578]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	current map manager:
		current min nodes:12096
		current min depth:87
	current map manager:
		current min nodes:9559
		current min depth:59
	current map manager:
		current min nodes:9559
		current min depth:59
	current map manager:
		current min nodes:6392
		current min depth:32
	current map manager:
		current min nodes:6392
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2647
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2647
score:100
	Report mapping result:
		klut_size()     :2861
		klut.num_gates():2603
		max delay       :12
		max area        :2647
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :385
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :1962
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 31088640 bytes

[2021-10-18 11:45:18,579]mapper_test.py:224:[INFO]: area: 2603 level: 12
[2021-10-18 12:04:17,804]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-10-18 12:04:17,804]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:17,805]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:18,324]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.04 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.30 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36560896 bytes

[2021-10-18 12:04:18,348]mapper_test.py:160:[INFO]: area: 4245 level: 30
[2021-10-18 12:04:18,349]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:18,982]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	current map manager:
		current min nodes:12096
		current min depth:87
process set_nodes_refs()
process derive_final_mapping()
delay:30
area :4395
score:100
	Report mapping result:
		klut_size()     :4653
		klut.num_gates():4395
		max delay       :30
		max area        :4395
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :257
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :3882
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 19206144 bytes

[2021-10-18 12:04:18,983]mapper_test.py:224:[INFO]: area: 4395 level: 30
[2021-10-19 14:12:14,655]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-10-19 14:12:14,655]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:14,656]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:15,165]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.04 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.29 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36605952 bytes

[2021-10-19 14:12:15,189]mapper_test.py:160:[INFO]: area: 4245 level: 30
[2021-10-19 14:12:15,189]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:15,807]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	current map manager:
		current min nodes:12096
		current min depth:87
process set_nodes_refs()
process derive_final_mapping()
delay:30
area :4395
score:100
	Report mapping result:
		klut_size()     :4653
		klut.num_gates():4395
		max delay       :30
		max area        :4395
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :257
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :3882
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 19251200 bytes

[2021-10-19 14:12:15,808]mapper_test.py:224:[INFO]: area: 4395 level: 30
[2021-10-22 13:34:31,083]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-10-22 13:34:31,084]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:34:31,084]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:34:31,540]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.27 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36405248 bytes

[2021-10-22 13:34:31,564]mapper_test.py:160:[INFO]: area: 4245 level: 30
[2021-10-22 13:34:31,564]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:34:34,113]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	current map manager:
		current min nodes:12096
		current min depth:87
process set_nodes_refs()
process derive_final_mapping()
delay:30
area :4395
score:100
	Report mapping result:
		klut_size()     :4653
		klut.num_gates():4395
		max delay       :30
		max area        :4395
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :257
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :3882
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 22110208 bytes

[2021-10-22 13:34:34,114]mapper_test.py:224:[INFO]: area: 4395 level: 30
[2021-10-22 13:55:23,796]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-10-22 13:55:23,796]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:55:23,796]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:55:24,298]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.04 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.28 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36487168 bytes

[2021-10-22 13:55:24,324]mapper_test.py:160:[INFO]: area: 4245 level: 30
[2021-10-22 13:55:24,324]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:55:26,875]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	current map manager:
		current min nodes:12096
		current min depth:87
process set_nodes_refs()
process derive_final_mapping()
delay:30
area :4395
score:100
	Report mapping result:
		klut_size()     :4653
		klut.num_gates():4395
		max delay       :30
		max area        :4395
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :257
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :3882
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 22188032 bytes

[2021-10-22 13:55:26,876]mapper_test.py:224:[INFO]: area: 4395 level: 30
[2021-10-22 14:02:35,367]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-10-22 14:02:35,367]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:35,367]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:35,825]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.27 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36765696 bytes

[2021-10-22 14:02:35,852]mapper_test.py:160:[INFO]: area: 4245 level: 30
[2021-10-22 14:02:35,852]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:36,478]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	current map manager:
		current min nodes:12096
		current min depth:87
process set_nodes_refs()
process derive_final_mapping()
delay:30
area :4395
score:100
	Report mapping result:
		klut_size()     :4653
		klut.num_gates():4395
		max delay       :30
		max area        :4395
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :257
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :3882
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 19353600 bytes

[2021-10-22 14:02:36,479]mapper_test.py:224:[INFO]: area: 4395 level: 30
[2021-10-22 14:05:56,318]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-10-22 14:05:56,318]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:56,319]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:56,801]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.27 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36577280 bytes

[2021-10-22 14:05:56,827]mapper_test.py:160:[INFO]: area: 4245 level: 30
[2021-10-22 14:05:56,828]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:57,455]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	current map manager:
		current min nodes:12096
		current min depth:87
process set_nodes_refs()
process derive_final_mapping()
delay:30
area :4395
score:100
	Report mapping result:
		klut_size()     :4653
		klut.num_gates():4395
		max delay       :30
		max area        :4395
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :257
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :3882
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 19202048 bytes

[2021-10-22 14:05:57,456]mapper_test.py:224:[INFO]: area: 4395 level: 30
[2021-10-23 13:34:39,639]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-10-23 13:34:39,639]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:34:39,639]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:34:40,097]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.27 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36655104 bytes

[2021-10-23 13:34:40,121]mapper_test.py:160:[INFO]: area: 4245 level: 30
[2021-10-23 13:34:40,121]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:34:45,592]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	current map manager:
		current min nodes:12096
		current min depth:87
	current map manager:
		current min nodes:9559
		current min depth:59
	current map manager:
		current min nodes:9559
		current min depth:59
	current map manager:
		current min nodes:6392
		current min depth:32
	current map manager:
		current min nodes:6392
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2647
score:100
	Report mapping result:
		klut_size()     :2861
		klut.num_gates():2603
		max delay       :12
		max area        :2647
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :385
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :1962
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 31186944 bytes

[2021-10-23 13:34:45,593]mapper_test.py:224:[INFO]: area: 2603 level: 12
[2021-10-24 17:46:19,310]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-10-24 17:46:19,311]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:46:19,311]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:46:19,771]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.27 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36585472 bytes

[2021-10-24 17:46:19,796]mapper_test.py:160:[INFO]: area: 4245 level: 30
[2021-10-24 17:46:19,796]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:46:25,459]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	current map manager:
		current min nodes:12096
		current min depth:87
	current map manager:
		current min nodes:9559
		current min depth:59
	current map manager:
		current min nodes:9559
		current min depth:59
	current map manager:
		current min nodes:6392
		current min depth:32
	current map manager:
		current min nodes:6392
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2647
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2647
score:100
	Report mapping result:
		klut_size()     :2861
		klut.num_gates():2603
		max delay       :12
		max area        :2647
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :385
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :1962
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 31059968 bytes

[2021-10-24 17:46:25,460]mapper_test.py:224:[INFO]: area: 2603 level: 12
[2021-10-24 18:06:45,104]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-10-24 18:06:45,104]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:06:45,104]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:06:45,562]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.27 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36675584 bytes

[2021-10-24 18:06:45,588]mapper_test.py:160:[INFO]: area: 4245 level: 30
[2021-10-24 18:06:45,588]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:06:51,179]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	current map manager:
		current min nodes:12096
		current min depth:87
	current map manager:
		current min nodes:9559
		current min depth:59
	current map manager:
		current min nodes:9559
		current min depth:59
	current map manager:
		current min nodes:6392
		current min depth:32
	current map manager:
		current min nodes:6392
		current min depth:32
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2647
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:12
area :2647
score:100
	Report mapping result:
		klut_size()     :2861
		klut.num_gates():2603
		max delay       :12
		max area        :2647
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :385
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :1962
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 31252480 bytes

[2021-10-24 18:06:51,180]mapper_test.py:224:[INFO]: area: 2603 level: 12
[2021-10-26 10:25:48,601]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-10-26 10:25:48,601]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:48,601]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:49,066]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.27 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36470784 bytes

[2021-10-26 10:25:49,089]mapper_test.py:160:[INFO]: area: 4245 level: 30
[2021-10-26 10:25:49,089]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:50,249]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	current map manager:
		current min nodes:12096
		current min depth:87
	Report mapping result:
		klut_size()     :4656
		klut.num_gates():4398
		max delay       :30
		max area        :4395
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :136
		LUT fanins:3	 numbers :382
		LUT fanins:4	 numbers :3880
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 19599360 bytes

[2021-10-26 10:25:50,250]mapper_test.py:224:[INFO]: area: 4398 level: 30
[2021-10-26 11:04:37,886]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-10-26 11:04:37,886]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:04:37,886]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:04:38,346]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.27 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36503552 bytes

[2021-10-26 11:04:38,372]mapper_test.py:160:[INFO]: area: 4245 level: 30
[2021-10-26 11:04:38,372]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:04:44,402]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	Report mapping result:
		klut_size()     :3463
		klut.num_gates():3205
		max delay       :12
		max area        :2647
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :437
		LUT fanins:3	 numbers :971
		LUT fanins:4	 numbers :1797
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 30822400 bytes

[2021-10-26 11:04:44,402]mapper_test.py:224:[INFO]: area: 3205 level: 12
[2021-10-26 11:25:18,672]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-10-26 11:25:18,673]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:25:18,673]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:25:19,179]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.28 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36724736 bytes

[2021-10-26 11:25:19,204]mapper_test.py:160:[INFO]: area: 4245 level: 30
[2021-10-26 11:25:19,204]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:25:24,739]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	Report mapping result:
		klut_size()     :3463
		klut.num_gates():3205
		max delay       :12
		max area        :2647
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :437
		LUT fanins:3	 numbers :971
		LUT fanins:4	 numbers :1797
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 30838784 bytes

[2021-10-26 11:25:24,739]mapper_test.py:224:[INFO]: area: 3205 level: 12
[2021-10-26 12:23:24,456]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-10-26 12:23:24,456]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:23:24,457]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:23:24,916]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.27 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36478976 bytes

[2021-10-26 12:23:24,941]mapper_test.py:160:[INFO]: area: 4245 level: 30
[2021-10-26 12:23:24,941]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:23:30,507]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	Report mapping result:
		klut_size()     :2861
		klut.num_gates():2603
		max delay       :12
		max area        :2647
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :385
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :1962
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 30793728 bytes

[2021-10-26 12:23:30,507]mapper_test.py:224:[INFO]: area: 2603 level: 12
[2021-10-26 14:13:17,152]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-10-26 14:13:17,152]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:17,152]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:17,606]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.27 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36675584 bytes

[2021-10-26 14:13:17,629]mapper_test.py:160:[INFO]: area: 4245 level: 30
[2021-10-26 14:13:17,630]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:18,668]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	Report mapping result:
		klut_size()     :4656
		klut.num_gates():4398
		max delay       :30
		max area        :4395
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :136
		LUT fanins:3	 numbers :382
		LUT fanins:4	 numbers :3880
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 19374080 bytes

[2021-10-26 14:13:18,669]mapper_test.py:224:[INFO]: area: 4398 level: 30
[2021-10-29 16:10:22,460]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-10-29 16:10:22,461]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:22,461]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:22,922]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.27 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36769792 bytes

[2021-10-29 16:10:22,947]mapper_test.py:160:[INFO]: area: 4245 level: 30
[2021-10-29 16:10:22,948]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:23,784]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	Report mapping result:
		klut_size()     :8248
		klut.num_gates():7990
		max delay       :30
		max area        :7990
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :384
		LUT fanins:3	 numbers :2083
		LUT fanins:4	 numbers :5523
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
Peak memory: 19480576 bytes

[2021-10-29 16:10:23,785]mapper_test.py:224:[INFO]: area: 7990 level: 30
[2021-11-03 09:52:14,597]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-11-03 09:52:14,597]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:14,597]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:15,065]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.28 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36507648 bytes

[2021-11-03 09:52:15,089]mapper_test.py:160:[INFO]: area: 4245 level: 30
[2021-11-03 09:52:15,089]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:16,721]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	Report mapping result:
		klut_size()     :8248
		klut.num_gates():7990
		max delay       :30
		max area        :4395
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :384
		LUT fanins:3	 numbers :2083
		LUT fanins:4	 numbers :5523
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig_output.v
	Peak memory: 21557248 bytes

[2021-11-03 09:52:16,721]mapper_test.py:226:[INFO]: area: 7990 level: 30
[2021-11-03 10:04:25,376]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-11-03 10:04:25,376]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:25,376]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:25,887]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.04 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.29 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36696064 bytes

[2021-11-03 10:04:25,913]mapper_test.py:160:[INFO]: area: 4245 level: 30
[2021-11-03 10:04:25,913]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:27,622]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	Report mapping result:
		klut_size()     :8132
		klut.num_gates():7874
		max delay       :30
		max area        :4395
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :384
		LUT fanins:3	 numbers :379
		LUT fanins:4	 numbers :7111
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig_output.v
	Peak memory: 21467136 bytes

[2021-11-03 10:04:27,623]mapper_test.py:226:[INFO]: area: 7874 level: 30
[2021-11-03 13:44:25,122]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-11-03 13:44:25,123]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:25,123]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:25,588]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.28 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36356096 bytes

[2021-11-03 13:44:25,612]mapper_test.py:160:[INFO]: area: 4245 level: 30
[2021-11-03 13:44:25,612]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:27,311]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	Report mapping result:
		klut_size()     :8132
		klut.num_gates():7874
		max delay       :30
		max area        :4395
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :384
		LUT fanins:3	 numbers :379
		LUT fanins:4	 numbers :7111
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig_output.v
	Peak memory: 21450752 bytes

[2021-11-03 13:44:27,312]mapper_test.py:226:[INFO]: area: 7874 level: 30
[2021-11-03 13:50:40,564]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-11-03 13:50:40,564]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:40,565]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:41,036]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.28 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36651008 bytes

[2021-11-03 13:50:41,063]mapper_test.py:160:[INFO]: area: 4245 level: 30
[2021-11-03 13:50:41,063]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:42,759]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	Report mapping result:
		klut_size()     :8132
		klut.num_gates():7874
		max delay       :30
		max area        :4395
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :384
		LUT fanins:3	 numbers :379
		LUT fanins:4	 numbers :7111
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig_output.v
	Peak memory: 21626880 bytes

[2021-11-03 13:50:42,760]mapper_test.py:226:[INFO]: area: 7874 level: 30
[2021-11-04 15:57:36,884]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-11-04 15:57:36,884]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:36,885]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:37,405]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.04 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.29 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36560896 bytes

[2021-11-04 15:57:37,429]mapper_test.py:160:[INFO]: area: 4245 level: 30
[2021-11-04 15:57:37,429]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:39,863]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
	Report mapping result:
		klut_size()     :4797
		klut.num_gates():4539
		max delay       :30
		max area        :4395
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :255
		LUT fanins:3	 numbers :304
		LUT fanins:4	 numbers :3980
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig_output.v
	Peak memory: 21131264 bytes

[2021-11-04 15:57:39,864]mapper_test.py:226:[INFO]: area: 4539 level: 30
[2021-11-16 12:28:27,489]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-11-16 12:28:27,490]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:27,490]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:27,951]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.27 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36511744 bytes

[2021-11-16 12:28:27,976]mapper_test.py:160:[INFO]: area: 4245 level: 30
[2021-11-16 12:28:27,976]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:29,175]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
Mapping time: 0.659828 secs
	Report mapping result:
		klut_size()     :4797
		klut.num_gates():4539
		max delay       :30
		max area        :4395
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :255
		LUT fanins:3	 numbers :304
		LUT fanins:4	 numbers :3980
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
	Peak memory: 19406848 bytes

[2021-11-16 12:28:29,176]mapper_test.py:228:[INFO]: area: 4539 level: 30
[2021-11-16 14:17:24,843]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-11-16 14:17:24,843]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:24,843]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:25,311]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.28 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36913152 bytes

[2021-11-16 14:17:25,330]mapper_test.py:160:[INFO]: area: 4245 level: 30
[2021-11-16 14:17:25,330]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:26,618]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
Mapping time: 0.680116 secs
	Report mapping result:
		klut_size()     :4797
		klut.num_gates():4539
		max delay       :30
		max area        :4395
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :255
		LUT fanins:3	 numbers :304
		LUT fanins:4	 numbers :3980
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
	Peak memory: 19402752 bytes

[2021-11-16 14:17:26,619]mapper_test.py:228:[INFO]: area: 4539 level: 30
[2021-11-16 14:23:45,457]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-11-16 14:23:45,458]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:45,458]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:45,981]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.04 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.29 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36790272 bytes

[2021-11-16 14:23:46,005]mapper_test.py:160:[INFO]: area: 4245 level: 30
[2021-11-16 14:23:46,005]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:47,218]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
Mapping time: 0.663259 secs
	Report mapping result:
		klut_size()     :4797
		klut.num_gates():4539
		max delay       :30
		max area        :4395
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :255
		LUT fanins:3	 numbers :304
		LUT fanins:4	 numbers :3980
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
	Peak memory: 19230720 bytes

[2021-11-16 14:23:47,219]mapper_test.py:228:[INFO]: area: 4539 level: 30
[2021-11-17 16:36:24,360]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-11-17 16:36:24,360]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:24,361]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:24,865]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.28 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36577280 bytes

[2021-11-17 16:36:24,891]mapper_test.py:160:[INFO]: area: 4245 level: 30
[2021-11-17 16:36:24,892]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:26,083]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
Mapping time: 0.653022 secs
	Report mapping result:
		klut_size()     :4653
		klut.num_gates():4395
		max delay       :30
		max area        :4395
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :257
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :3882
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
	Peak memory: 19664896 bytes

[2021-11-17 16:36:26,084]mapper_test.py:228:[INFO]: area: 4395 level: 30
[2021-11-18 10:19:00,844]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-11-18 10:19:00,844]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:00,844]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:01,308]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.27 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36925440 bytes

[2021-11-18 10:19:01,333]mapper_test.py:160:[INFO]: area: 4245 level: 30
[2021-11-18 10:19:01,333]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:02,743]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
Mapping time: 0.829183 secs
	Report mapping result:
		klut_size()     :4653
		klut.num_gates():4395
		max delay       :30
		max area        :4395
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :257
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :3882
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
	Peak memory: 22417408 bytes

[2021-11-18 10:19:02,744]mapper_test.py:228:[INFO]: area: 4395 level: 30
[2021-11-23 16:11:51,327]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-11-23 16:11:51,327]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:51,328]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:51,798]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.28 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36532224 bytes

[2021-11-23 16:11:51,822]mapper_test.py:160:[INFO]: area: 4245 level: 30
[2021-11-23 16:11:51,822]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:53,333]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
Mapping time: 0.911257 secs
	Report mapping result:
		klut_size()     :4653
		klut.num_gates():4395
		max delay       :30
		max area        :4395
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :257
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :3882
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
	Peak memory: 22405120 bytes

[2021-11-23 16:11:53,334]mapper_test.py:228:[INFO]: area: 4395 level: 30
[2021-11-23 16:42:49,752]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-11-23 16:42:49,752]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:49,752]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:50,216]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.27 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36777984 bytes

[2021-11-23 16:42:50,240]mapper_test.py:160:[INFO]: area: 4245 level: 30
[2021-11-23 16:42:50,241]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:51,753]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
Mapping time: 0.917962 secs
	Report mapping result:
		klut_size()     :4653
		klut.num_gates():4395
		max delay       :30
		max area        :4395
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :257
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :3882
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
	Peak memory: 22364160 bytes

[2021-11-23 16:42:51,754]mapper_test.py:228:[INFO]: area: 4395 level: 30
[2021-11-24 11:39:03,997]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-11-24 11:39:03,997]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:03,997]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:04,464]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.28 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36864000 bytes

[2021-11-24 11:39:04,489]mapper_test.py:160:[INFO]: area: 4245 level: 30
[2021-11-24 11:39:04,489]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:05,036]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
Mapping time: 0.008409 secs
	Report mapping result:
		klut_size()     :4653
		klut.num_gates():4395
		max delay       :30
		max area        :4395
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :257
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :3882
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
	Peak memory: 18976768 bytes

[2021-11-24 11:39:05,037]mapper_test.py:228:[INFO]: area: 4395 level: 30
[2021-11-24 12:02:18,218]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-11-24 12:02:18,219]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:18,219]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:18,729]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.04 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.29 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36995072 bytes

[2021-11-24 12:02:18,753]mapper_test.py:160:[INFO]: area: 4245 level: 30
[2021-11-24 12:02:18,753]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:19,292]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
Mapping time: 0.008095 secs
	Report mapping result:
		klut_size()     :4653
		klut.num_gates():4395
		max delay       :30
		max area        :4395
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :257
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :3882
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
	Peak memory: 19136512 bytes

[2021-11-24 12:02:19,293]mapper_test.py:228:[INFO]: area: 4395 level: 30
[2021-11-24 12:06:03,775]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-11-24 12:06:03,775]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:03,775]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:04,279]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.04 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.29 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36769792 bytes

[2021-11-24 12:06:04,304]mapper_test.py:160:[INFO]: area: 4245 level: 30
[2021-11-24 12:06:04,305]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:05,491]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
Mapping time: 0.653724 secs
	Report mapping result:
		klut_size()     :4653
		klut.num_gates():4395
		max delay       :30
		max area        :4395
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :257
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :3882
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
	Peak memory: 19644416 bytes

[2021-11-24 12:06:05,492]mapper_test.py:228:[INFO]: area: 4395 level: 30
[2021-11-24 12:11:40,542]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-11-24 12:11:40,543]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:40,543]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:40,999]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.27 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36560896 bytes

[2021-11-24 12:11:41,022]mapper_test.py:160:[INFO]: area: 4245 level: 30
[2021-11-24 12:11:41,022]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:41,681]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
[i] total time =  0.14 secs
Mapping time: 0.14029 secs
	Report mapping result:
		klut_size()     :4643
		klut.num_gates():4385
		max delay       :31
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :255
		LUT fanins:3	 numbers :255
		LUT fanins:4	 numbers :3875
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
	Peak memory: 45289472 bytes

[2021-11-24 12:11:41,682]mapper_test.py:228:[INFO]: area: 4385 level: 31
[2021-11-24 12:58:02,641]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-11-24 12:58:02,641]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:02,641]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:03,101]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.27 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36585472 bytes

[2021-11-24 12:58:03,128]mapper_test.py:160:[INFO]: area: 4245 level: 30
[2021-11-24 12:58:03,128]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:04,317]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
Mapping time: 0.656747 secs
	Report mapping result:
		klut_size()     :4653
		klut.num_gates():4395
		max delay       :30
		max area        :4395
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :257
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :3882
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
	Peak memory: 19668992 bytes

[2021-11-24 12:58:04,318]mapper_test.py:228:[INFO]: area: 4395 level: 30
[2021-11-24 13:11:39,964]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-11-24 13:11:39,964]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:11:39,964]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:11:40,423]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.27 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36728832 bytes

[2021-11-24 13:11:40,448]mapper_test.py:160:[INFO]: area: 4245 level: 30
[2021-11-24 13:11:40,449]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:11:45,979]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
Mapping time: 0.201812 secs
	Report mapping result:
		klut_size()     :2861
		klut.num_gates():2603
		max delay       :12
		max area        :2647
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :385
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :1962
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
	Peak memory: 29970432 bytes

[2021-11-24 13:11:45,980]mapper_test.py:228:[INFO]: area: 2603 level: 12
[2021-11-24 13:34:33,496]mapper_test.py:79:[INFO]: run case "arbiter"
[2021-11-24 13:34:33,496]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:34:33,496]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:34:34,002]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   11839.  Ch =     0.  Total mem =    1.68 MB. Peak cut mem =    0.32 MB.
P:  Del =   30.00.  Ar =    4395.0.  Edge =    16810.  Cut =    83320.  T =     0.04 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
P:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    83320.  T =     0.03 sec
F:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.02 sec
E:  Del =   30.00.  Ar =    4261.0.  Edge =    16660.  Cut =    37496.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    26040.  T =     0.03 sec
A:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
E:  Del =   30.00.  Ar =    4245.0.  Edge =    16596.  Cut =    24312.  T =     0.03 sec
Total time =     0.28 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      148      3.49 %
Or           =        0      0.00 %
Other        =     4097     96.51 %
TOTAL        =     4245    100.00 %
Level =    4.  COs =    1.     0.8 %
Level =   30.  COs =  128.   100.0 %
Peak memory: 36851712 bytes

[2021-11-24 13:34:34,027]mapper_test.py:160:[INFO]: area: 4245 level: 30
[2021-11-24 13:34:34,028]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:34:39,277]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.opt.aig
Mapping time: 0.004834 secs
	Report mapping result:
		klut_size()     :2861
		klut.num_gates():2603
		max delay       :12
		max area        :2647
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :385
		LUT fanins:3	 numbers :256
		LUT fanins:4	 numbers :1962
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/arbiter/arbiter.ifpga.v
	Peak memory: 29880320 bytes

[2021-11-24 13:34:39,277]mapper_test.py:228:[INFO]: area: 2603 level: 12
