#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Feb 29 21:18:12 2024
# Process ID: 9566
# Current directory: /mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle
# Command line: vivado -mode batch -source ../common/tcl/build.tcl
# Log file: /mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/vivado.log
# Journal file: /mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/vivado.jou
#-----------------------------------------------------------
source ../common/tcl/build.tcl
# set outputDir ./vivado_output
# file mkdir $outputDir
# proc get_file_contents { filename } {
#     if {[catch {
#         set FH [open $filename r]
#         set content [read $FH]
#         close $FH
#     } errorstring]} {
#         error " File $filename could not be opened : $errorstring "
#     }
#     return $content
# }
# if {[get_file_contents .step] == "synthesis"} { # just doing synthesis
#     read_verilog [get_file_contents .synthesis-source-files]
# } else { # going all the way to implementation
#     read_verilog [get_file_contents .implementation-source-files]
# }
# set_part xc7z020clg484-1
INFO: [Coretcl 2-1500] The part has been set to 'xc7z020clg484-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# if { [string length [get_file_contents .ip-blocks]] > 0 } {
#     read_ip [get_file_contents .ip-blocks]
#     upgrade_ip [get_ips]
# 
#     # generate synthesis targets for IP blocks, so they will get synthesized by synth_design below
#     if { [llength [get_ips]] > 0 } {
#         generate_target all [get_ips]
#         #synth_ip [get_ips charLib init_sequence_rom pixel_buffer] # <- doesn't work for some reason
#     }
# }
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/data/ip'.
WARNING: [Coretcl 2-1042] No IP was identified for upgrade.
# if {[get_file_contents .step] == "synthesis"} { # just doing synthesis
#     synth_design -top [get_file_contents .top-synth-module] -part xc7z020clg484-1
# 
# } else { # going all the way to implementation instead
#     if {[get_file_contents .top-impl-module] == ""} {
#         error "This design has no top-level module defined for implementation. It can only be run through synthesis."
#     }
# 
#     # only add constraint files if there are any
#     if { [string length [get_file_contents .constraint-files]] > 0 } {
#         read_xdc [get_file_contents .constraint-files]
#     }
# 
#     # William's higher-optimization mode
#     #synth_design -top [get_file_contents .top-impl-module] -part xc7z020clg484-1 -retiming -directive AreaOptimized_high -flatten_hierarchy full -gated_clock_conversion on
#     synth_design -top [get_file_contents .top-impl-module] -part xc7z020clg484-1
# }
Command: synth_design -top RiscvSystem -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9807
WARNING: [Synth 8-6901] identifier 'coutfinal2' is used before its declaration [../hw2b/cla.sv:92]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 2405.410 ; gain = 0.000 ; free physical = 1530 ; free virtual = 4099
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RiscvSystem' [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/system/RiscvSystem.sv:3]
	Parameter MmapMemoryStart bound to: 0 - type: integer 
	Parameter MmapOledStart bound to: 536870912 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/system/mmcm.v:66]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39998]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 32.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 128.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 128 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 90.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39998]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE' [/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1093]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ULTRASCALE - type: string 
	Parameter STARTUP_SYNC bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE' (4#1) [/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1093]
INFO: [Synth 8-6157] synthesizing module 'BUFH' [/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1319]
INFO: [Synth 8-6155] done synthesizing module 'BUFH' (5#1) [/mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1319]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (6#1) [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/system/mmcm.v:66]
INFO: [Synth 8-6157] synthesizing module 'OledDevice' [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/system/OledDevice.sv:7]
	Parameter Idle bound to: 0 - type: integer 
	Parameter Init bound to: 32'sb00000000000000000000000000000001 
	Parameter Active bound to: 2 - type: integer 
	Parameter Done bound to: 3 - type: integer 
	Parameter FullDisp bound to: 4 - type: integer 
	Parameter Write bound to: 5 - type: integer 
	Parameter WriteWait bound to: 6 - type: integer 
	Parameter UpdateWait bound to: 7 - type: integer 
	Parameter AUTO_START bound to: 1 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'oled_initial_contents.hex' is read successfully [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/system/OledDevice.sv:35]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/system/debouncer.v:18]
	Parameter COUNT_MAX bound to: 8191 - type: integer 
	Parameter COUNT_WIDTH bound to: 13 - type: integer 
	Parameter Idle bound to: 2'b00 
	Parameter Tran bound to: 2'b01 
	Parameter Off bound to: 2'b00 
	Parameter On bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (7#1) [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/system/debouncer.v:18]
INFO: [Synth 8-6157] synthesizing module 'OLEDCtrl' [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/system/OLEDCtrl.v:20]
	Parameter Idle bound to: 8'b00000000 
	Parameter Startup bound to: 8'b00010000 
	Parameter StartupFetch bound to: 8'b00010001 
	Parameter ActiveWait bound to: 8'b00100000 
	Parameter ActiveUpdatePage bound to: 8'b00100001 
	Parameter ActiveUpdateScreen bound to: 8'b00100010 
	Parameter ActiveSendByte bound to: 8'b00100011 
	Parameter ActiveUpdateWait bound to: 8'b00100100 
	Parameter ActiveToggleDisp bound to: 8'b00100101 
	Parameter ActiveToggleDispWait bound to: 8'b00100110 
	Parameter ActiveWrite bound to: 8'b00100111 
	Parameter ActiveWriteTran bound to: 8'b00101000 
	Parameter ActiveWriteWait bound to: 8'b00101001 
	Parameter BringdownDispOff bound to: 8'b00110000 
	Parameter BringdownVbatOff bound to: 8'b00110001 
	Parameter BringdownDelay bound to: 8'b00110010 
	Parameter BringdownVddOff bound to: 8'b00110011 
	Parameter UtilitySpiWait bound to: 8'b01000001 
	Parameter UtilityDelayWait bound to: 8'b01000010 
	Parameter UtilityFullDispWait bound to: 8'b01000011 
INFO: [Synth 8-6157] synthesizing module 'SpiCtrl' [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/system/SpiCtrl.v:18]
	Parameter Idle bound to: 0 - type: integer 
	Parameter Send bound to: 1 - type: integer 
	Parameter HoldCS bound to: 2 - type: integer 
	Parameter Hold bound to: 3 - type: integer 
	Parameter COUNTER_MID bound to: 4 - type: integer 
	Parameter COUNTER_MAX bound to: 9 - type: integer 
	Parameter SCLK_DUTY bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/system/SpiCtrl.v:47]
INFO: [Synth 8-6155] done synthesizing module 'SpiCtrl' (8#1) [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/system/SpiCtrl.v:18]
INFO: [Synth 8-6157] synthesizing module 'delay_ms' [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/system/delay_ms.v:19]
	Parameter Idle bound to: 0 - type: integer 
	Parameter Hold bound to: 1 - type: integer 
	Parameter Done bound to: 2 - type: integer 
	Parameter MAX bound to: 17'b11000011010011111 
INFO: [Synth 8-6155] done synthesizing module 'delay_ms' (9#1) [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/system/delay_ms.v:19]
INFO: [Synth 8-638] synthesizing module 'charLib' [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/system/ip/charLib/synth/charLib.vhd:67]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: charLib.mif - type: string 
	Parameter C_INIT_FILE bound to: charLib.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     1.1884 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at '/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/system/ip/charLib/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/system/ip/charLib/synth/charLib.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'charLib' (18#1) [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/system/ip/charLib/synth/charLib.vhd:67]
INFO: [Synth 8-638] synthesizing module 'pixel_buffer' [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/system/ip/pixel_buffer/synth/pixel_buffer.vhd:71]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: pixel_buffer.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 512 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 512 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 512 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.68455 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at '/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/system/ip/charLib/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/system/ip/pixel_buffer/synth/pixel_buffer.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'pixel_buffer' (20#1) [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/system/ip/pixel_buffer/synth/pixel_buffer.vhd:71]
INFO: [Synth 8-638] synthesizing module 'init_sequence_rom' [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/system/ip/init_sequence_rom/synth/init_sequence_rom.vhd:67]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: init_sequence_rom.mif - type: string 
	Parameter C_INIT_FILE bound to: init_sequence_rom.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.7096 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at '/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/system/ip/charLib/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/system/ip/init_sequence_rom/synth/init_sequence_rom.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'init_sequence_rom' (21#1) [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/system/ip/init_sequence_rom/synth/init_sequence_rom.vhd:67]
INFO: [Synth 8-155] case statement is not full and has no default [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/system/OLEDCtrl.v:324]
INFO: [Synth 8-6155] done synthesizing module 'OLEDCtrl' (22#1) [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/system/OLEDCtrl.v:20]
WARNING: [Synth 8-7071] port 'CS' of module 'OLEDCtrl' is unconnected for instance 'm_OLEDCtrl' [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/system/OledDevice.sv:90]
WARNING: [Synth 8-7023] instance 'm_OLEDCtrl' of module 'OLEDCtrl' has 21 connections declared, but only 20 given [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/system/OledDevice.sv:90]
INFO: [Synth 8-6155] done synthesizing module 'OledDevice' (23#1) [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/system/OledDevice.sv:7]
INFO: [Synth 8-6157] synthesizing module 'MemorySingleCycle' [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/DatapathSingleCycle.sv:785]
	Parameter NUM_WORDS bound to: 32'sb00000000000000000010000000000000 
	Parameter AddrMsb bound to: 32'sb00000000000000000000000000001110 
	Parameter AddrLsb bound to: 32'sb00000000000000000000000000000010 
INFO: [Synth 8-3876] $readmem data file 'mem_initial_contents.hex' is read successfully [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/DatapathSingleCycle.sv:818]
WARNING: [Synth 8-2898] ignoring assertion [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/DatapathSingleCycle.sv:823]
WARNING: [Synth 8-2898] ignoring assertion [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/DatapathSingleCycle.sv:824]
INFO: [Synth 8-6155] done synthesizing module 'MemorySingleCycle' (24#1) [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/DatapathSingleCycle.sv:785]
INFO: [Synth 8-6157] synthesizing module 'DatapathSingleCycle' [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/DatapathSingleCycle.sv:48]
	Parameter OpLoad bound to: 7'b0000011 
	Parameter OpStore bound to: 7'b0100011 
	Parameter OpBranch bound to: 7'b1100011 
	Parameter OpJalr bound to: 7'b1100111 
	Parameter OpMiscMem bound to: 7'b0001111 
	Parameter OpJal bound to: 7'b1101111 
	Parameter OpRegImm bound to: 7'b0010011 
	Parameter OpRegReg bound to: 7'b0110011 
	Parameter OpEnviron bound to: 7'b1110011 
	Parameter OpAuipc bound to: 7'b0010111 
	Parameter OpLui bound to: 7'b0110111 
INFO: [Synth 8-6157] synthesizing module 'RegFile' [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/DatapathSingleCycle.sv:12]
	Parameter NumRegs bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (25#1) [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/DatapathSingleCycle.sv:12]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/DatapathSingleCycle.sv:555]
INFO: [Synth 8-6157] synthesizing module 'cla' [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw2b/cla.sv:75]
INFO: [Synth 8-6157] synthesizing module 'gp1' [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw2b/cla.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'gp1' (26#1) [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw2b/cla.sv:9]
INFO: [Synth 8-6157] synthesizing module 'gp4' [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw2b/cla.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'gp4' (27#1) [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw2b/cla.sv:24]
INFO: [Synth 8-6157] synthesizing module 'gp8' [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw2b/cla.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'gp8' (28#1) [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw2b/cla.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'cla' (29#1) [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw2b/cla.sv:75]
INFO: [Synth 8-6157] synthesizing module 'divider_unsigned' [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw2a/divider_unsigned.sv:7]
INFO: [Synth 8-6157] synthesizing module 'divu_1iter' [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw2a/divider_unsigned.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'divu_1iter' (30#1) [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw2a/divider_unsigned.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'divider_unsigned' (31#1) [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw2a/divider_unsigned.sv:7]
INFO: [Synth 8-226] default block is never used [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/DatapathSingleCycle.sv:648]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (32#1) [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/DatapathSingleCycle.sv:555]
INFO: [Synth 8-226] default block is never used [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/DatapathSingleCycle.sv:261]
INFO: [Synth 8-6155] done synthesizing module 'DatapathSingleCycle' (33#1) [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/DatapathSingleCycle.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'RiscvSystem' (34#1) [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/system/RiscvSystem.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:33 ; elapsed = 00:00:52 . Memory (MB): peak = 2792.688 ; gain = 387.277 ; free physical = 1492 ; free virtual = 4067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:53 . Memory (MB): peak = 2792.688 ; gain = 387.277 ; free physical = 1502 ; free virtual = 4080
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:53 . Memory (MB): peak = 2792.688 ; gain = 387.277 ; free physical = 1502 ; free virtual = 4080
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2792.688 ; gain = 0.000 ; free physical = 1489 ; free virtual = 4066
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mmcm/clkout1_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mmcm/clkout2_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mmcm/clkout1_buf' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mmcm/clkout2_buf' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/system/hw3-singlecycle.xdc]
Finished Parsing XDC File [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/system/hw3-singlecycle.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/system/hw3-singlecycle.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/RiscvSystem_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/RiscvSystem_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2824.703 ; gain = 0.000 ; free physical = 1360 ; free virtual = 3955
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  BUFGCE => BUFGCTRL: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2824.703 ; gain = 0.000 ; free physical = 1360 ; free virtual = 3955
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:41 ; elapsed = 00:01:03 . Memory (MB): peak = 2824.703 ; gain = 419.293 ; free physical = 1453 ; free virtual = 4048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:41 ; elapsed = 00:01:04 . Memory (MB): peak = 2824.703 ; gain = 419.293 ; free physical = 1453 ; free virtual = 4048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for oled_device/m_OLEDCtrl/CHAR_LIB. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for oled_device/m_OLEDCtrl/INIT_SEQ. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for oled_device/m_OLEDCtrl/PIXEL_BUFFER. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:01:04 . Memory (MB): peak = 2824.703 ; gain = 419.293 ; free physical = 1452 ; free virtual = 4047
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'debouncer'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SpiCtrl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'delay_ms'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'OledDevice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE2 |                               10 |                               10
                 iSTATE0 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'debouncer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                              000
                    Send |                              001 |                              001
                  HoldCS |                              010 |                              010
                    Hold |                              011 |                              011
                  iSTATE |                              100 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'SpiCtrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                             0001 |                               00
                    Hold |                             0010 |                               01
                    Done |                             0100 |                               10
                  iSTATE |                             1000 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'delay_ms'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Init |                          0000001 |                              001
                  Active |                          0000010 |                              010
                    Done |                          0000100 |                              011
               WriteWait |                          0001000 |                              110
                   Write |                          0010000 |                              101
              UpdateWait |                          0100000 |                              111
                    Idle |                          1000000 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'OledDevice'
WARNING: [Synth 8-6841] Block RAM (mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
WARNING: [Synth 8-327] inferring latch for variable 'aluresult_reg' [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/DatapathSingleCycle.sv:580]
WARNING: [Synth 8-327] inferring latch for variable 'cin_reg' [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/DatapathSingleCycle.sv:568]
WARNING: [Synth 8-327] inferring latch for variable 'pcNext_reg' [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/DatapathSingleCycle.sv:243]
WARNING: [Synth 8-327] inferring latch for variable 'addr_to_dmem_reg' [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/DatapathSingleCycle.sv:509]
WARNING: [Synth 8-327] inferring latch for variable 'store_data_to_dmem_reg' [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/DatapathSingleCycle.sv:528]
WARNING: [Synth 8-327] inferring latch for variable 'store_we_to_dmem_reg' [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/DatapathSingleCycle.sv:508]
WARNING: [Synth 8-327] inferring latch for variable 'rd_reg' [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/DatapathSingleCycle.sv:220]
WARNING: [Synth 8-327] inferring latch for variable 'rd_data_reg' [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/DatapathSingleCycle.sv:220]
WARNING: [Synth 8-327] inferring latch for variable 'rs1_reg' [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/DatapathSingleCycle.sv:220]
WARNING: [Synth 8-327] inferring latch for variable 'rs2_reg' [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/DatapathSingleCycle.sv:220]
WARNING: [Synth 8-327] inferring latch for variable 'inputone_reg' [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/DatapathSingleCycle.sv:230]
WARNING: [Synth 8-327] inferring latch for variable 'inputtwo_reg' [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/DatapathSingleCycle.sv:230]
WARNING: [Synth 8-327] inferring latch for variable 'fun3_reg' [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/DatapathSingleCycle.sv:230]
WARNING: [Synth 8-327] inferring latch for variable 'opcode_reg' [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/DatapathSingleCycle.sv:230]
WARNING: [Synth 8-327] inferring latch for variable 'fun7_reg' [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/DatapathSingleCycle.sv:230]
WARNING: [Synth 8-327] inferring latch for variable 'signeddivflag_reg' [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/DatapathSingleCycle.sv:230]
WARNING: [Synth 8-327] inferring latch for variable 'imm_reg' [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/DatapathSingleCycle.sv:263]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:01:07 . Memory (MB): peak = 2824.703 ; gain = 419.293 ; free physical = 1444 ; free virtual = 4042
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 32    
	   2 Input   32 Bit       Adders := 8     
	   2 Input   17 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 34    
	               17 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 76    
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Multipliers : 
	              32x64  Multipliers := 1     
	              32x32  Multipliers := 3     
+---RAMs : 
	             256K Bit	(8192 X 32 bit)          RAMs := 1     
+---Muxes : 
	   3 Input   32 Bit        Muxes := 4     
	   2 Input   32 Bit        Muxes := 68    
	   5 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 3     
	   8 Input   32 Bit        Muxes := 1     
	  11 Input   32 Bit        Muxes := 4     
	   2 Input   17 Bit        Muxes := 1     
	   8 Input   12 Bit        Muxes := 1     
	   7 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 7     
	  15 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 33    
	   2 Input    7 Bit        Muxes := 5     
	   4 Input    7 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 1     
	  11 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   4 Input    4 Bit        Muxes := 2     
	  18 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	  18 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	  11 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 141   
	   4 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 2     
	  18 Input    1 Bit        Muxes := 13    
	  17 Input    1 Bit        Muxes := 6     
	   7 Input    1 Bit        Muxes := 14    
	   6 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 3     
	  11 Input    1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP aluresult0, operation Mode is: A*B.
DSP Report: operator aluresult0 is absorbed into DSP aluresult0.
DSP Report: operator aluresult0 is absorbed into DSP aluresult0.
DSP Report: Generating DSP aluresult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator aluresult0 is absorbed into DSP aluresult0.
DSP Report: operator aluresult0 is absorbed into DSP aluresult0.
DSP Report: Generating DSP aluresult0, operation Mode is: A*B.
DSP Report: operator aluresult0 is absorbed into DSP aluresult0.
DSP Report: operator aluresult0 is absorbed into DSP aluresult0.
DSP Report: Generating DSP aluresult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator aluresult0 is absorbed into DSP aluresult0.
DSP Report: operator aluresult0 is absorbed into DSP aluresult0.
DSP Report: Generating DSP aluresult0, operation Mode is: A*B.
DSP Report: operator aluresult0 is absorbed into DSP aluresult0.
DSP Report: operator aluresult0 is absorbed into DSP aluresult0.
DSP Report: Generating DSP aluresult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator aluresult0 is absorbed into DSP aluresult0.
DSP Report: operator aluresult0 is absorbed into DSP aluresult0.
DSP Report: Generating DSP aluresult0, operation Mode is: A*B.
DSP Report: operator aluresult0 is absorbed into DSP aluresult0.
DSP Report: operator aluresult0 is absorbed into DSP aluresult0.
DSP Report: Generating DSP aluresult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator aluresult0 is absorbed into DSP aluresult0.
DSP Report: operator aluresult0 is absorbed into DSP aluresult0.
DSP Report: Generating DSP aluresult0, operation Mode is: A*B.
DSP Report: operator aluresult0 is absorbed into DSP aluresult0.
DSP Report: operator aluresult0 is absorbed into DSP aluresult0.
DSP Report: Generating DSP aluresult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator aluresult0 is absorbed into DSP aluresult0.
DSP Report: operator aluresult0 is absorbed into DSP aluresult0.
DSP Report: Generating DSP aluresult0, operation Mode is: A*B.
DSP Report: operator aluresult0 is absorbed into DSP aluresult0.
DSP Report: operator aluresult0 is absorbed into DSP aluresult0.
DSP Report: Generating DSP aluresult0, operation Mode is: PCIN+A*B.
DSP Report: operator aluresult0 is absorbed into DSP aluresult0.
DSP Report: operator aluresult0 is absorbed into DSP aluresult0.
DSP Report: Generating DSP aluresult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator aluresult0 is absorbed into DSP aluresult0.
DSP Report: operator aluresult0 is absorbed into DSP aluresult0.
DSP Report: Generating DSP aluresult0, operation Mode is: A*B.
DSP Report: operator aluresult0 is absorbed into DSP aluresult0.
DSP Report: operator aluresult0 is absorbed into DSP aluresult0.
DSP Report: Generating DSP aluresult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator aluresult0 is absorbed into DSP aluresult0.
DSP Report: operator aluresult0 is absorbed into DSP aluresult0.
DSP Report: Generating DSP aluresult0, operation Mode is: PCIN+A*B.
DSP Report: operator aluresult0 is absorbed into DSP aluresult0.
DSP Report: operator aluresult0 is absorbed into DSP aluresult0.
WARNING: [Synth 8-6841] Block RAM (mem/mem_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:26 . Memory (MB): peak = 2824.711 ; gain = 419.301 ; free physical = 1375 ; free virtual = 3997
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|RiscvSystem | mem/mem_reg | 8 K x 32(READ_FIRST)   | W | R | 8 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | 16     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:32 . Memory (MB): peak = 2824.711 ; gain = 419.301 ; free physical = 1223 ; free virtual = 3852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:40 . Memory (MB): peak = 2824.711 ; gain = 419.301 ; free physical = 1201 ; free virtual = 3831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|RiscvSystem | mem/mem_reg | 8 K x 32(READ_FIRST)   | W | R | 8 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
+------------+-------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance mem/mem_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem/mem_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem/mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem/mem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem/mem_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem/mem_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem/mem_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:15 ; elapsed = 00:01:41 . Memory (MB): peak = 2824.711 ; gain = 419.301 ; free physical = 1207 ; free virtual = 3836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:18 ; elapsed = 00:01:44 . Memory (MB): peak = 2824.711 ; gain = 419.301 ; free physical = 1206 ; free virtual = 3835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:18 ; elapsed = 00:01:44 . Memory (MB): peak = 2824.711 ; gain = 419.301 ; free physical = 1206 ; free virtual = 3835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:18 ; elapsed = 00:01:44 . Memory (MB): peak = 2824.711 ; gain = 419.301 ; free physical = 1206 ; free virtual = 3835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:18 ; elapsed = 00:01:44 . Memory (MB): peak = 2824.711 ; gain = 419.301 ; free physical = 1206 ; free virtual = 3835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:18 ; elapsed = 00:01:44 . Memory (MB): peak = 2824.711 ; gain = 419.301 ; free physical = 1206 ; free virtual = 3835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:18 ; elapsed = 00:01:44 . Memory (MB): peak = 2824.711 ; gain = 419.301 ; free physical = 1206 ; free virtual = 3835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |BUFGCE     |     2|
|3     |BUFH       |     2|
|4     |CARRY4     |    31|
|5     |LUT1       |    11|
|6     |LUT2       |    48|
|7     |LUT3       |    71|
|8     |LUT4       |    32|
|9     |LUT5       |    67|
|10    |LUT6       |   145|
|11    |MMCME2_ADV |     1|
|12    |MUXF7      |     1|
|13    |RAMB18E1   |     3|
|16    |RAMB36E1   |     7|
|17    |FDCE       |    16|
|18    |FDRE       |   207|
|19    |FDSE       |     8|
|20    |LD         |    34|
|21    |IBUF       |     3|
|22    |OBUF       |    10|
|23    |OBUFT      |     4|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:18 ; elapsed = 00:01:44 . Memory (MB): peak = 2824.711 ; gain = 419.301 ; free physical = 1206 ; free virtual = 3835
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:14 ; elapsed = 00:01:38 . Memory (MB): peak = 2824.711 ; gain = 387.285 ; free physical = 1266 ; free virtual = 3895
Synthesis Optimization Complete : Time (s): cpu = 00:01:18 ; elapsed = 00:01:44 . Memory (MB): peak = 2824.719 ; gain = 419.301 ; free physical = 1266 ; free virtual = 3895
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2824.719 ; gain = 0.000 ; free physical = 1353 ; free virtual = 3982
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mmcm/clkout1_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mmcm/clkout2_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 79 Unisim elements for replacement
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mmcm/clkout1_buf' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'mmcm/clkout2_buf' of type 'BUFGCTRL' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/system/hw3-singlecycle.xdc]
Finished Parsing XDC File [/mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/system/hw3-singlecycle.xdc]
INFO: [Opt 31-138] Pushed 1 inverter(s) to 7 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2856.727 ; gain = 0.000 ; free physical = 1305 ; free virtual = 3935
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  BUFGCE => BUFGCTRL: 2 instances
  LD => LDCE: 34 instances

INFO: [Common 17-83] Releasing license: Synthesis
92 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:28 ; elapsed = 00:01:56 . Memory (MB): peak = 2856.727 ; gain = 489.355 ; free physical = 1464 ; free virtual = 4094
# report_timing_summary -file $outputDir/post_synth_timing_summary_report.txt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_utilization -file $outputDir/post_synth_utilization.txt
# report_drc -file $outputDir/post_synth_drc_report.txt
Command: report_drc -file ./vivado_output/post_synth_drc_report.txt
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/vivado_output/post_synth_drc_report.txt.
report_drc completed successfully
# puts "Synthesis complete!"
Synthesis complete!
# if {[get_file_contents .step] == "synthesis"} {
#     exit
# }
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3085.566 ; gain = 0.000 ; free physical = 1144 ; free virtual = 3791

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: c471bbaa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3085.566 ; gain = 0.000 ; free physical = 1144 ; free virtual = 3791

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 9a19ac55

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3085.566 ; gain = 0.000 ; free physical = 1010 ; free virtual = 3656
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1769e0c2c

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3085.566 ; gain = 0.000 ; free physical = 1010 ; free virtual = 3656
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 117b7b7f8

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3085.566 ; gain = 0.000 ; free physical = 1010 ; free virtual = 3656
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 10 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 178f279c4

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3085.566 ; gain = 0.000 ; free physical = 1009 ; free virtual = 3656
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 178f279c4

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3085.566 ; gain = 0.000 ; free physical = 1009 ; free virtual = 3656
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 117b7b7f8

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3085.566 ; gain = 0.000 ; free physical = 1009 ; free virtual = 3656
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |              10  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3085.566 ; gain = 0.000 ; free physical = 1009 ; free virtual = 3656
Ending Logic Optimization Task | Checksum: 17abd49ca

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3085.566 ; gain = 0.000 ; free physical = 1009 ; free virtual = 3656

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 10 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 7 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 7 Total Ports: 20
Ending PowerOpt Patch Enables Task | Checksum: 1485aeebf

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 1151 ; free virtual = 3803
Ending Power Optimization Task | Checksum: 1485aeebf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3303.621 ; gain = 218.055 ; free physical = 1158 ; free virtual = 3810

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1485aeebf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 1158 ; free virtual = 3810

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 1158 ; free virtual = 3810
Ending Netlist Obfuscation Task | Checksum: 157d31cef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 1158 ; free virtual = 3810
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 1110 ; free virtual = 3762
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f9784662

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 1110 ; free virtual = 3762
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 1110 ; free virtual = 3762

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fa375a68

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 1137 ; free virtual = 3794

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19619a835

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.93 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 1134 ; free virtual = 3792

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19619a835

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.93 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 1134 ; free virtual = 3792
Phase 1 Placer Initialization | Checksum: 19619a835

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.93 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 1134 ; free virtual = 3792

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10505a8b5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 1131 ; free virtual = 3790

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1d79af8c7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 1130 ; free virtual = 3789

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 17 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 0 new cell, deleted 7 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 1106 ; free virtual = 3768

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              7  |                     7  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              7  |                     7  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 10ad4e879

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 1106 ; free virtual = 3768
Phase 2.3 Global Placement Core | Checksum: 114f00db0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 1105 ; free virtual = 3768
Phase 2 Global Placement | Checksum: 114f00db0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 1105 ; free virtual = 3768

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17cb26087

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 1105 ; free virtual = 3768

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2654ca72a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 1105 ; free virtual = 3768

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1dae39d47

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 1105 ; free virtual = 3768

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 271f9004f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 1105 ; free virtual = 3768

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 18fa4c568

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 1101 ; free virtual = 3763

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 132af9425

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 1101 ; free virtual = 3763

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c9a5352d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 1101 ; free virtual = 3763
Phase 3 Detail Placement | Checksum: 1c9a5352d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 1101 ; free virtual = 3763

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1006da0c2

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=95.748 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: e963e989

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 1099 ; free virtual = 3762
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 12f477702

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 1099 ; free virtual = 3762
Phase 4.1.1.1 BUFG Insertion | Checksum: 1006da0c2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 1099 ; free virtual = 3762
INFO: [Place 30-746] Post Placement Timing Summary WNS=95.748. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 1099 ; free virtual = 3762
Phase 4.1 Post Commit Optimization | Checksum: 18afa6c71

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 1099 ; free virtual = 3762

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18afa6c71

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 1099 ; free virtual = 3762

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 18afa6c71

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 1099 ; free virtual = 3762
Phase 4.3 Placer Reporting | Checksum: 18afa6c71

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 1099 ; free virtual = 3762

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 1099 ; free virtual = 3762

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 1099 ; free virtual = 3762
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1aabd25c1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 1099 ; free virtual = 3762
Ending Placer Task | Checksum: f0af59c5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 1099 ; free virtual = 3762
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 75648dc6 ConstDB: 0 ShapeSum: 7b4acbff RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1d400c115

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 970 ; free virtual = 3634
Post Restoration Checksum: NetGraph: d937c0ff NumContArr: fac90016 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1d400c115

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 973 ; free virtual = 3638

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1d400c115

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 944 ; free virtual = 3610

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1d400c115

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 944 ; free virtual = 3610
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 199ae1577

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 933 ; free virtual = 3600
INFO: [Route 35-416] Intermediate Timing Summary | WNS=95.661 | TNS=0.000  | WHS=-0.106 | THS=-5.148 |

Phase 2 Router Initialization | Checksum: 18031e7c9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 931 ; free virtual = 3598

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0115978 %
  Global Horizontal Routing Utilization  = 0.0164807 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 672
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 663
  Number of Partially Routed Nets     = 9
  Number of Node Overlaps             = 14


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 18031e7c9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 928 ; free virtual = 3595
Phase 3 Initial Routing | Checksum: d916fbf8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 928 ; free virtual = 3595

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=95.640 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b39653e6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 931 ; free virtual = 3598

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=95.640 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 197c35b9d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 930 ; free virtual = 3598
Phase 4 Rip-up And Reroute | Checksum: 197c35b9d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 930 ; free virtual = 3598

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 197c35b9d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 930 ; free virtual = 3598

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 197c35b9d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 930 ; free virtual = 3598
Phase 5 Delay and Skew Optimization | Checksum: 197c35b9d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 930 ; free virtual = 3598

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 184fe4b72

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 930 ; free virtual = 3598
INFO: [Route 35-416] Intermediate Timing Summary | WNS=95.755 | TNS=0.000  | WHS=0.105  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17c55e800

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 930 ; free virtual = 3598
Phase 6 Post Hold Fix | Checksum: 17c55e800

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 930 ; free virtual = 3598

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0897277 %
  Global Horizontal Routing Utilization  = 0.150862 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 138b4e3ea

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 930 ; free virtual = 3598

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 138b4e3ea

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 928 ; free virtual = 3595

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1120b8d28

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 928 ; free virtual = 3595

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=95.755 | TNS=0.000  | WHS=0.105  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1120b8d28

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 928 ; free virtual = 3595
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 960 ; free virtual = 3627

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3303.621 ; gain = 0.000 ; free physical = 960 ; free virtual = 3627
# puts "Implementation complete!"
Implementation complete!
# report_power -file $outputDir/post_route_power_report.txt
Command: report_power -file ./vivado_output/post_route_power_report.txt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_clocks -file $outputDir/post_route_clocks_report.txt
# report_design_analysis -file $outputDir/post_route_design_analysis_report.txt
# report_utilization -file $outputDir/post_route_utilization_report.txt
# report_route_status -file $outputDir/post_route_status_report.txt
# report_timing -file $outputDir/post_route_timing_report.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# report_timing_summary -file $outputDir/post_route_timing_summary_report.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_drc -file $outputDir/post_route_drc_report.txt
Command: report_drc -file ./vivado_output/post_route_drc_report.txt
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /mnt/castor/seas_home/a/akeri13/CIS571_HW3A/hw3-singlecycle/vivado_output/post_route_drc_report.txt.
report_drc completed successfully
# write_bitstream -force $outputDir/[get_file_contents .bitstream-filename]
Command: write_bitstream -force ./vivado_output/singlecycle.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./vivado_output/singlecycle.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 3436.848 ; gain = 116.215 ; free physical = 920 ; free virtual = 3603
# puts "Writing bitstream complete!"
Writing bitstream complete!
INFO: [Common 17-206] Exiting Vivado at Thu Feb 29 21:21:23 2024...
