vhdtdtfi -lib DesignLab ../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/Wishbone_to_Registers.vhd -lib work ../DSP_Wing.vhd -prj Chip_Designer -o DSP_Wing.spl -module DSP_Wing -template D:/Xilinx/14.5/ISE_DS/ISE//data/splfile.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 DSP_Wing.spl D:/MyProjects/Papilio/DesignLabSketchbook/DSP_Wing/DSP_Wing.sym 
vhdtdtfi -prj Chip_Designer -o D:/MyProjects/Papilio/DesignLabSketchbook/DSP_Wing/Chip_Designer/DSP_Wing.vhi -module DSP_Wing -template D:/Xilinx/14.5/ISE_DS/ISE//data/vhdlinst.tft -deleteonerror -lib DesignLab ../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/Wishbone_to_Registers.vhd -lib work ../DSP_Wing.vhd 
vhdtdtfi -lib DesignLab ../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/Wishbone_to_Registers.vhd -lib work ../DSP_Wing.vhd -prj Chip_Designer -o DSP_Wing.spl -module DSP_Wing -template D:/Xilinx/14.5/ISE_DS/ISE//data/splfile.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 DSP_Wing.spl D:/MyProjects/Papilio/DesignLabSketchbook/DSP_Wing/DSP_Wing.sym 
vhdtdtfi -prj Chip_Designer -o D:/MyProjects/Papilio/DesignLabSketchbook/DSP_Wing/Chip_Designer/DSP_Wing.vhi -module DSP_Wing -template D:/Xilinx/14.5/ISE_DS/ISE//data/vhdlinst.tft -deleteonerror -lib DesignLab ../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/Wishbone_to_Registers.vhd -lib work ../DSP_Wing.vhd 
vhdtdtfi -lib DesignLab ../../../DesignLab-1.0.4/libraries/ZPUino_Wishbone_Peripherals/Wishbone_to_Registers.vhd -lib work ../DSP_Wing.vhd -prj Chip_Designer -o DSP_Wing.spl -module DSP_Wing -template D:/Xilinx/14.5/ISE_DS/ISE//data/splfile.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 DSP_Wing.spl D:/MyProjects/Papilio/DesignLabSketchbook/DSP_Wing/DSP_Wing.sym 
