{
	"author": ["Masanori Hashimoto", "Hidetoshi Onodera", "Keikichi Tamaru"],
	"booktitle": "DAC",
	"dblpkey": "conf/dac/HashimotoOT99",
	"doi": "10.1145/309847.309977",
	"ee": "http://doi.acm.org/10.1145/309847.309977",
	"pages": "446-451",
	"publisher": "ACM Press",
	"stemmed": ["a", "practic", "gate", "resiz", "techniqu", "consid", "glitch", "reduct", "for", "low", "power", "design"],
	"tag": ["design", "power management", "reduction"],
	"title": "A Practical Gate Resizing Technique Considering Glitch Reduction for Low Power Design",
	"type": "inproceedings",
	"year": 1999
}