
*** Running vivado
    with args -log openmips_min_sopc.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source openmips_min_sopc.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source openmips_min_sopc.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental D:/Repos/PigMipsSystem/PigMipsSystem.srcs/utils_1/imports/synth_1/openmips_min_sopc.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Repos/PigMipsSystem/PigMipsSystem.srcs/utils_1/imports/synth_1/openmips_min_sopc.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top openmips_min_sopc -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 41116
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1292.488 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'openmips_min_sopc' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/openmips_min_sopc.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg8' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/seg8.v:10]
INFO: [Synth 8-226] default block is never used [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/seg8.v:71]
INFO: [Synth 8-6155] done synthesizing module 'seg8' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/seg8.v:10]
INFO: [Synth 8-6157] synthesizing module 'openmips' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/openmips.v:24]
INFO: [Synth 8-6157] synthesizing module 'pc_reg' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/pc_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_reg' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/pc_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'if_id' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/if_id.v:23]
INFO: [Synth 8-6155] done synthesizing module 'if_id' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/if_id.v:23]
INFO: [Synth 8-6157] synthesizing module 'id' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/id.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/id.v:316]
INFO: [Synth 8-6155] done synthesizing module 'id' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/id.v:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/regfile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/regfile.v:23]
INFO: [Synth 8-6157] synthesizing module 'id_ex' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/id_ex.v:23]
INFO: [Synth 8-6155] done synthesizing module 'id_ex' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/id_ex.v:23]
INFO: [Synth 8-6157] synthesizing module 'ex' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/ex.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ex' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/ex.v:23]
INFO: [Synth 8-6157] synthesizing module 'ex_mem' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/ex_mem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ex_mem' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/ex_mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'mem' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/mem.v:23]
INFO: [Synth 8-226] default block is never used [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/mem.v:252]
INFO: [Synth 8-226] default block is never used [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/mem.v:278]
INFO: [Synth 8-226] default block is never used [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/mem.v:349]
INFO: [Synth 8-226] default block is never used [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/mem.v:374]
INFO: [Synth 8-226] default block is never used [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/mem.v:398]
INFO: [Synth 8-226] default block is never used [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/mem.v:444]
INFO: [Synth 8-226] default block is never used [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/mem.v:470]
INFO: [Synth 8-6155] done synthesizing module 'mem' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'mem_wb' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/mem_wb.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/mem_wb.v:23]
INFO: [Synth 8-6157] synthesizing module 'hilo_reg' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/hilo_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hilo_reg' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/hilo_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'ctrl' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ctrl' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/ctrl.v:23]
WARNING: [Synth 8-7071] port 'inst_tlb_refill' of module 'ctrl' is unconnected for instance 'ctrl0' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/openmips.v:605]
WARNING: [Synth 8-7071] port 'inst_tlb_invalid' of module 'ctrl' is unconnected for instance 'ctrl0' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/openmips.v:605]
WARNING: [Synth 8-7071] port 'data_tlb_refill' of module 'ctrl' is unconnected for instance 'ctrl0' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/openmips.v:605]
WARNING: [Synth 8-7071] port 'data_tlb_invalid' of module 'ctrl' is unconnected for instance 'ctrl0' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/openmips.v:605]
WARNING: [Synth 8-7071] port 'data_tlb_modify' of module 'ctrl' is unconnected for instance 'ctrl0' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/openmips.v:605]
WARNING: [Synth 8-7023] instance 'ctrl0' of module 'ctrl' has 15 connections declared, but only 10 given [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/openmips.v:605]
INFO: [Synth 8-6157] synthesizing module 'div' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'div' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/div.v:23]
INFO: [Synth 8-6157] synthesizing module 'LLbit_reg' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/LLbit_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'LLbit_reg' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/LLbit_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'cp0_reg' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/cp0_reg.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/cp0_reg.v:102]
INFO: [Synth 8-6155] done synthesizing module 'cp0_reg' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/cp0_reg.v:23]
WARNING: [Synth 8-7071] port 'badvaddr' of module 'cp0_reg' is unconnected for instance 'cp0_reg0' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/openmips.v:645]
WARNING: [Synth 8-7071] port 'inst_tlb_refill' of module 'cp0_reg' is unconnected for instance 'cp0_reg0' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/openmips.v:645]
WARNING: [Synth 8-7071] port 'inst_tlb_invalid' of module 'cp0_reg' is unconnected for instance 'cp0_reg0' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/openmips.v:645]
WARNING: [Synth 8-7071] port 'data_tlb_refill' of module 'cp0_reg' is unconnected for instance 'cp0_reg0' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/openmips.v:645]
WARNING: [Synth 8-7071] port 'data_tlb_invalid' of module 'cp0_reg' is unconnected for instance 'cp0_reg0' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/openmips.v:645]
WARNING: [Synth 8-7071] port 'data_tlb_modify' of module 'cp0_reg' is unconnected for instance 'cp0_reg0' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/openmips.v:645]
WARNING: [Synth 8-7071] port 'wired_o' of module 'cp0_reg' is unconnected for instance 'cp0_reg0' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/openmips.v:645]
WARNING: [Synth 8-7071] port 'badvaddr_o' of module 'cp0_reg' is unconnected for instance 'cp0_reg0' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/openmips.v:645]
WARNING: [Synth 8-7023] instance 'cp0_reg0' of module 'cp0_reg' has 39 connections declared, but only 31 given [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/openmips.v:645]
INFO: [Synth 8-6157] synthesizing module 'tlb' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/tlb.v:3]
INFO: [Synth 8-6155] done synthesizing module 'tlb' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/tlb.v:3]
WARNING: [Synth 8-7071] port 'inst_paddr' of module 'tlb' is unconnected for instance 'tlb0' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/openmips.v:686]
WARNING: [Synth 8-7071] port 'data_paddr' of module 'tlb' is unconnected for instance 'tlb0' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/openmips.v:686]
WARNING: [Synth 8-7023] instance 'tlb0' of module 'tlb' has 35 connections declared, but only 33 given [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/openmips.v:686]
INFO: [Synth 8-6157] synthesizing module 'wishbone_bus_if' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/wishbone_bus_if.v:23]
INFO: [Synth 8-6155] done synthesizing module 'wishbone_bus_if' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/wishbone_bus_if.v:23]
INFO: [Synth 8-6155] done synthesizing module 'openmips' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/openmips.v:24]
INFO: [Synth 8-6157] synthesizing module 'gpio_top' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/gpio/gpio_top.v:115]
INFO: [Synth 8-6155] done synthesizing module 'gpio_top' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/gpio/gpio_top.v:115]
INFO: [Synth 8-6157] synthesizing module 'flash_rom' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/flash_rom.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/flash_rom.v:145]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/flash_rom.v:402]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE2' [D:/Programs/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:106168]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 10.000000 - type: double 
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE2' (0#1) [D:/Programs/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:106168]
INFO: [Synth 8-6157] synthesizing module 'rom0' [D:/Repos/PigMipsSystem/PigMipsSystem.runs/synth_1/.Xil/Vivado-24384-LAPTOP-JNSJ8DCA/realtime/rom0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'rom0' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.runs/synth_1/.Xil/Vivado-24384-LAPTOP-JNSJ8DCA/realtime/rom0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'flash_rom' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/flash_rom.v:23]
INFO: [Synth 8-6157] synthesizing module 'DDR2' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/ddr/DDR2.v:27]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/Repos/PigMipsSystem/PigMipsSystem.runs/synth_1/.Xil/Vivado-24384-LAPTOP-JNSJ8DCA/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.runs/synth_1/.Xil/Vivado-24384-LAPTOP-JNSJ8DCA/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'Ram2Ddr' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/ddr/Ram2Ddr.vhd:63]
INFO: [Synth 8-3491] module 'mig_7series_0' declared at 'D:/Repos/PigMipsSystem/PigMipsSystem.runs/synth_1/.Xil/Vivado-24384-LAPTOP-JNSJ8DCA/realtime/mig_7series_0_stub.v:5' bound to instance 'Inst_DDR' of component 'mig_7series_0' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/ddr/Ram2Ddr.vhd:196]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_0' [D:/Repos/PigMipsSystem/PigMipsSystem.runs/synth_1/.Xil/Vivado-24384-LAPTOP-JNSJ8DCA/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_0' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.runs/synth_1/.Xil/Vivado-24384-LAPTOP-JNSJ8DCA/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-614] signal 'calib_complete' is read in the process but is not in the sensitivity list [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/ddr/Ram2Ddr.vhd:436]
INFO: [Synth 8-256] done synthesizing module 'Ram2Ddr' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/ddr/Ram2Ddr.vhd:63]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/ddr/DDR2.v:227]
INFO: [Synth 8-6155] done synthesizing module 'DDR2' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/ddr/DDR2.v:27]
INFO: [Synth 8-6157] synthesizing module 'uart_top' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/uart/uart_top.v:140]
INFO: [Synth 8-251] () UART INFO: Data bus width is 32. Debug Interface present.
 [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/uart/uart_top.v:329]
INFO: [Synth 8-251] () UART INFO: Doesn't have baudrate output
 [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/uart/uart_top.v:334]
INFO: [Synth 8-6157] synthesizing module 'uart_wb' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/uart/uart_wb.v:142]
INFO: [Synth 8-6155] done synthesizing module 'uart_wb' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/uart/uart_wb.v:142]
INFO: [Synth 8-6157] synthesizing module 'uart_regs' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/uart/uart_regs.v:231]
INFO: [Synth 8-6157] synthesizing module 'uart_transmitter' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/uart/uart_transmitter.v:154]
INFO: [Synth 8-6157] synthesizing module 'uart_tfifo' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/uart/uart_tfifo.v:144]
INFO: [Synth 8-6157] synthesizing module 'raminfr' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/uart/raminfr.v:83]
	Parameter addr_width bound to: 4 - type: integer 
	Parameter data_width bound to: 8 - type: integer 
	Parameter depth bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'raminfr' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/uart/raminfr.v:83]
INFO: [Synth 8-6155] done synthesizing module 'uart_tfifo' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/uart/uart_tfifo.v:144]
INFO: [Synth 8-6155] done synthesizing module 'uart_transmitter' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/uart/uart_transmitter.v:154]
INFO: [Synth 8-6157] synthesizing module 'uart_sync_flops' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/uart/uart_sync_flops.v:71]
	Parameter width bound to: 1 - type: integer 
	Parameter init_value bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'uart_sync_flops' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/uart/uart_sync_flops.v:71]
INFO: [Synth 8-6157] synthesizing module 'uart_receiver' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/uart/uart_receiver.v:198]
INFO: [Synth 8-6157] synthesizing module 'uart_rfifo' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/uart/uart_rfifo.v:150]
	Parameter fifo_width bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rfifo' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/uart/uart_rfifo.v:150]
INFO: [Synth 8-6155] done synthesizing module 'uart_receiver' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/uart/uart_receiver.v:198]
INFO: [Synth 8-6155] done synthesizing module 'uart_regs' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/uart/uart_regs.v:231]
INFO: [Synth 8-6157] synthesizing module 'uart_debug_if' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/uart/uart_debug_if.v:89]
INFO: [Synth 8-6155] done synthesizing module 'uart_debug_if' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/uart/uart_debug_if.v:89]
INFO: [Synth 8-6155] done synthesizing module 'uart_top' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/uart/uart_top.v:140]
INFO: [Synth 8-6157] synthesizing module 'GraphicsController' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/GraphicsController.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga1024x768' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/vga1024x768.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vga1024x768' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/vga1024x768.v:23]
WARNING: [Synth 8-7071] port 'o_blanking' of module 'vga1024x768' is unconnected for instance 'display' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/GraphicsController.v:93]
WARNING: [Synth 8-7071] port 'o_active' of module 'vga1024x768' is unconnected for instance 'display' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/GraphicsController.v:93]
WARNING: [Synth 8-7071] port 'o_screenend' of module 'vga1024x768' is unconnected for instance 'display' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/GraphicsController.v:93]
WARNING: [Synth 8-7071] port 'o_animate' of module 'vga1024x768' is unconnected for instance 'display' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/GraphicsController.v:93]
WARNING: [Synth 8-7023] instance 'display' of module 'vga1024x768' has 11 connections declared, but only 7 given [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/GraphicsController.v:93]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [D:/Repos/PigMipsSystem/PigMipsSystem.runs/synth_1/.Xil/Vivado-24384-LAPTOP-JNSJ8DCA/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.runs/synth_1/.Xil/Vivado-24384-LAPTOP-JNSJ8DCA/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_1' [D:/Repos/PigMipsSystem/PigMipsSystem.runs/synth_1/.Xil/Vivado-24384-LAPTOP-JNSJ8DCA/realtime/blk_mem_gen_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_1' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.runs/synth_1/.Xil/Vivado-24384-LAPTOP-JNSJ8DCA/realtime/blk_mem_gen_1_stub.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/GraphicsController.v:153]
INFO: [Synth 8-6155] done synthesizing module 'GraphicsController' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/GraphicsController.v:23]
WARNING: [Synth 8-689] width (26) of port connection 'wb_adr_i' does not match port width (17) of module 'GraphicsController' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/openmips_min_sopc.v:357]
INFO: [Synth 8-6157] synthesizing module 'ps2_keyboard_driver' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/keyboard.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ps2_keyboard_driver' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/keyboard.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'wb_adr_i' does not match port width (17) of module 'ps2_keyboard_driver' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/openmips_min_sopc.v:371]
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_top' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/wb_conmax/wb_conmax_top.v:61]
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_master_if' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/wb_conmax/wb_conmax_master_if.v:61]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/wb_conmax/wb_conmax_master_if.v:442]
INFO: [Synth 8-226] default block is never used [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/wb_conmax/wb_conmax_master_if.v:586]
INFO: [Synth 8-226] default block is never used [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/wb_conmax/wb_conmax_master_if.v:610]
INFO: [Synth 8-226] default block is never used [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/wb_conmax/wb_conmax_master_if.v:634]
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_master_if' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/wb_conmax/wb_conmax_master_if.v:61]
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_slave_if' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v:61]
	Parameter pri_sel bound to: 2'b10 
	Parameter aw bound to: 32 - type: integer 
	Parameter dw bound to: 32 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_arb' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/wb_conmax/wb_conmax_arb.v:63]
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_arb' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/wb_conmax/wb_conmax_arb.v:63]
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_msel' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/wb_conmax/wb_conmax_msel.v:61]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_pri_enc' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/wb_conmax/wb_conmax_pri_enc.v:61]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_pri_dec' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/wb_conmax/wb_conmax_pri_dec.v:61]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_pri_dec' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/wb_conmax/wb_conmax_pri_dec.v:61]
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_pri_enc' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/wb_conmax/wb_conmax_pri_enc.v:61]
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_msel' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/wb_conmax/wb_conmax_msel.v:61]
INFO: [Synth 8-226] default block is never used [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v:296]
INFO: [Synth 8-226] default block is never used [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v:310]
INFO: [Synth 8-226] default block is never used [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v:324]
INFO: [Synth 8-226] default block is never used [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v:352]
INFO: [Synth 8-226] default block is never used [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v:392]
INFO: [Synth 8-226] default block is never used [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v:406]
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_slave_if' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/wb_conmax/wb_conmax_slave_if.v:61]
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_rf' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/wb_conmax/wb_conmax_rf.v:61]
	Parameter rf_addr bound to: 4'b1111 
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_rf' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/wb_conmax/wb_conmax_rf.v:61]
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_top' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/wb_conmax/wb_conmax_top.v:61]
WARNING: [Synth 8-7071] port 'm0_err_o' of module 'wb_conmax_top' is unconnected for instance 'wb_conmax_top0' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/openmips_min_sopc.v:375]
WARNING: [Synth 8-7071] port 'm0_rty_o' of module 'wb_conmax_top' is unconnected for instance 'wb_conmax_top0' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/openmips_min_sopc.v:375]
WARNING: [Synth 8-7071] port 'm1_err_o' of module 'wb_conmax_top' is unconnected for instance 'wb_conmax_top0' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/openmips_min_sopc.v:375]
WARNING: [Synth 8-7071] port 'm1_rty_o' of module 'wb_conmax_top' is unconnected for instance 'wb_conmax_top0' [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/openmips_min_sopc.v:375]
WARNING: [Synth 8-7023] instance 'wb_conmax_top0' of module 'wb_conmax_top' has 242 connections declared, but only 238 given [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/openmips_min_sopc.v:375]
INFO: [Synth 8-6155] done synthesizing module 'openmips_min_sopc' (0#1) [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/openmips_min_sopc.v:23]
WARNING: [Synth 8-7137] Register clk_count_reg in module seg8 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/seg8.v:26]
WARNING: [Synth 8-6014] Unused sequential element temp_op1_reg was removed.  [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/div.v:67]
WARNING: [Synth 8-6014] Unused sequential element temp_op2_reg was removed.  [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/div.v:72]
WARNING: [Synth 8-6014] Unused sequential element find_index2_r_reg was removed.  [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/tlb.v:333]
WARNING: [Synth 8-3848] Net inst_paddr in module/entity tlb does not have driver. [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/tlb.v:15]
WARNING: [Synth 8-3848] Net data_paddr in module/entity tlb does not have driver. [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/tlb.v:16]
WARNING: [Synth 8-3848] Net tlb_entry_hi in module/entity openmips does not have driver. [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/openmips.v:245]
WARNING: [Synth 8-3848] Net rom_ce_o in module/entity openmips does not have driver. [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/openmips.v:693]
WARNING: [Synth 8-3848] Net inst_tlb_refillF in module/entity openmips does not have driver. [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/OpenMIPS/openmips.v:248]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/flash_rom.v:138]
WARNING: [Synth 8-6014] Unused sequential element wait_count_reg was removed.  [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/flash_rom.v:140]
WARNING: [Synth 8-6014] Unused sequential element hld_n_reg was removed.  [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/flash_rom.v:123]
WARNING: [Synth 8-6014] Unused sequential element addr_req_reg was removed.  [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/flash_rom.v:420]
WARNING: [Synth 8-6014] Unused sequential element ram_ub_int_reg was removed.  [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/ddr/Ram2Ddr.vhd:250]
WARNING: [Synth 8-6014] Unused sequential element ram_lb_int_reg was removed.  [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/ddr/Ram2Ddr.vhd:251]
WARNING: [Synth 8-7137] Register wait_count_reg in module DDR2 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/ddr/DDR2.v:233]
WARNING: [Synth 8-7137] Register mem_a_reg in module DDR2 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/ddr/DDR2.v:89]
WARNING: [Synth 8-7137] Register mem_dq_i_reg in module DDR2 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/ddr/DDR2.v:94]
WARNING: [Synth 8-7137] Register wb_dat_o_reg in module DDR2 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/ddr/DDR2.v:276]
WARNING: [Synth 8-3848] Net chipTemp in module/entity DDR2 does not have driver. [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/ddr/DDR2.v:115]
WARNING: [Synth 8-6014] Unused sequential element rbit_in_reg was removed.  [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/uart/uart_receiver.v:280]
WARNING: [Synth 8-6014] Unused sequential element lineBuffer_reg was removed.  [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/GraphicsController.v:157]
WARNING: [Synth 8-6014] Unused sequential element isDrawPoint_reg was removed.  [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/GraphicsController.v:158]
WARNING: [Synth 8-6014] Unused sequential element lineNowX_reg was removed.  [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/GraphicsController.v:159]
WARNING: [Synth 8-6014] Unused sequential element wordbuf_reg was removed.  [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/GraphicsController.v:160]
WARNING: [Synth 8-3848] Net inputDataOuputShowRamW in module/entity GraphicsController does not have driver. [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/GraphicsController.v:45]
WARNING: [Synth 8-7137] Register int_r_reg in module ps2_keyboard_driver has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/keyboard.v:61]
WARNING: [Synth 8-7137] Register ps2_byte_r_reg in module ps2_keyboard_driver has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/keyboard.v:202]
WARNING: [Synth 8-7137] Register wb_dat_o_reg in module ps2_keyboard_driver has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/keyboard.v:203]
WARNING: [Synth 8-6014] Unused sequential element s5_reg_data_o_reg was removed.  [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/new/openmips_min_sopc.v:178]
WARNING: [Synth 8-3917] design openmips_min_sopc has port dtube_cs_n[7] driven by constant 1
WARNING: [Synth 8-3917] design openmips_min_sopc has port dtube_cs_n[6] driven by constant 1
WARNING: [Synth 8-3917] design openmips_min_sopc has port LED1 driven by constant 0
WARNING: [Synth 8-3917] design openmips_min_sopc has port LED2 driven by constant 0
WARNING: [Synth 8-7129] Port read in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_we_i in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[3] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[2] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[1] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[0] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[16] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[15] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[14] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[13] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[12] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[11] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[10] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[9] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[8] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[7] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[6] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[5] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[4] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[3] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[2] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[1] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[0] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[31] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[30] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[29] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[28] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[27] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[26] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[25] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[24] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[23] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[22] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[21] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[20] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[19] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[18] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[17] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[16] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[15] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[14] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[13] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[12] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[11] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[10] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[9] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[8] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[7] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[6] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[5] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[4] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[3] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[2] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[1] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[0] in module ps2_keyboard_driver is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[3] in module GraphicsController is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[2] in module GraphicsController is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[1] in module GraphicsController is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[0] in module GraphicsController is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[16] in module GraphicsController is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[15] in module GraphicsController is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[14] in module GraphicsController is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_i[13] in module GraphicsController is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[31] in module GraphicsController is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[30] in module GraphicsController is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[29] in module GraphicsController is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[28] in module GraphicsController is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[27] in module GraphicsController is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[26] in module GraphicsController is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[25] in module GraphicsController is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[24] in module GraphicsController is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[23] in module GraphicsController is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[22] in module GraphicsController is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[21] in module GraphicsController is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[20] in module GraphicsController is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[19] in module GraphicsController is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[18] in module GraphicsController is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[17] in module GraphicsController is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[16] in module GraphicsController is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[15] in module GraphicsController is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[14] in module GraphicsController is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[13] in module GraphicsController is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[12] in module GraphicsController is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[11] in module GraphicsController is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[10] in module GraphicsController is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[9] in module GraphicsController is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[8] in module GraphicsController is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcr[7] in module uart_receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcr[6] in module uart_receiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcr[7] in module uart_transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_ub in module Ram2Ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_lb in module Ram2Ddr is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_we_i in module flash_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[3] in module flash_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[2] in module flash_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[1] in module flash_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_sel_i[0] in module flash_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[31] in module flash_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[30] in module flash_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_i[29] in module flash_rom is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1445.516 ; gain = 153.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1445.516 ; gain = 153.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1445.516 ; gain = 153.027
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1445.516 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc] for cell 'DDR2/Ram/Inst_DDR'
Finished Parsing XDC File [d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc] for cell 'DDR2/Ram/Inst_DDR'
Parsing XDC File [d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'DDR2/clk_1'
Finished Parsing XDC File [d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'DDR2/clk_1'
Parsing XDC File [D:/Repos/PigMipsSystem/PigMipsSystem.runs/synth_1/.Xil/Vivado-24384-LAPTOP-JNSJ8DCA/rom0/rom0/rom0_in_context.xdc] for cell 'flash_rom/rom0'
Finished Parsing XDC File [D:/Repos/PigMipsSystem/PigMipsSystem.runs/synth_1/.Xil/Vivado-24384-LAPTOP-JNSJ8DCA/rom0/rom0/rom0_in_context.xdc] for cell 'flash_rom/rom0'
Parsing XDC File [D:/Repos/PigMipsSystem/PigMipsSystem.runs/synth_1/.Xil/Vivado-24384-LAPTOP-JNSJ8DCA/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'GraphicsController/ascii'
Finished Parsing XDC File [D:/Repos/PigMipsSystem/PigMipsSystem.runs/synth_1/.Xil/Vivado-24384-LAPTOP-JNSJ8DCA/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'GraphicsController/ascii'
Parsing XDC File [D:/Repos/PigMipsSystem/PigMipsSystem.runs/synth_1/.Xil/Vivado-24384-LAPTOP-JNSJ8DCA/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'GraphicsController/showRam'
Finished Parsing XDC File [D:/Repos/PigMipsSystem/PigMipsSystem.runs/synth_1/.Xil/Vivado-24384-LAPTOP-JNSJ8DCA/blk_mem_gen_1/blk_mem_gen_1/blk_mem_gen_1_in_context.xdc] for cell 'GraphicsController/showRam'
Parsing XDC File [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/constrs_1/new/nexys4ddr.xdc]
Finished Parsing XDC File [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/constrs_1/new/nexys4ddr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Repos/PigMipsSystem/PigMipsSystem.srcs/constrs_1/new/nexys4ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/openmips_min_sopc_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/openmips_min_sopc_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1698.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.165 . Memory (MB): peak = 1698.379 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'GraphicsController/ascii' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'GraphicsController/showRam' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'flash_rom/rom0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1711.148 ; gain = 418.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1711.148 ; gain = 418.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[0]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[0]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[10]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[10]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[11]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[11]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[12]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[12]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[1]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[1]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[2]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[2]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[3]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[3]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[4]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[4]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[5]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[5]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[6]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[6]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[7]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[7]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[8]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[8]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_addr[9]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_addr[9]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[0]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[0]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[1]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[1]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ba[2]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ba[2]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cas_n. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cas_n. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ck_n[0]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ck_n[0]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ck_p[0]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ck_p[0]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cke[0]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cke[0]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_cs_n[0]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_cs_n[0]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dm[0]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dm[0]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dm[1]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dm[1]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[0]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[0]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[10]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[10]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[11]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[11]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[12]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[12]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[13]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[13]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[14]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[14]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[15]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[15]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[1]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[1]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[2]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[2]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[3]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[3]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[4]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[4]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[5]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[5]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[6]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[6]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[7]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[7]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[8]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[8]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dq[9]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dq[9]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_n[0]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_n[0]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_n[1]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_n[1]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_p[0]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_p[0]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_dqs_p[1]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_dqs_p[1]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_odt[0]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_odt[0]. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ras_n. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_ras_n. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_we_n. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr2_we_n. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for clk_in. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in. (constraint file  d:/Repos/PigMipsSystem/PigMipsSystem.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for DDR2/Ram/Inst_DDR. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DDR2/clk_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for flash_rom/rom0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for GraphicsController/ascii. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for GraphicsController/showRam. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1711.148 ; gain = 418.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1711.148 ; gain = 418.660
---------------------------------------------------------------------------------
openmips_min_sopc__GC0GraphicsController__GB2GraphicsController__GB1GraphicsController__GB0openmips__GB1openmips__GB0---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1711.148 ; gain = 418.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1711.148 ; gain = 418.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Mimic Skeleton from Reference
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Mimic Skeleton from Reference : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1711.148 ; gain = 418.660
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: yes

   Stitch points used : changed


2. Change Summary

Report Incremental Modules: 
+-+----------------+------------+----------+----------+
| |Changed Modules |Replication |Instances |Changed % |
+-+----------------+------------+----------+----------+
+-+----------------+------------+----------+----------+


   Full Design Size (number of cells) : 138070
   Resynthesis Design Size (number of cells) : 0
   Resynth % : 0.0000,  Reuse % : 100.0000

3. Reference Checkpoint Information

+----------------------------------------------------------------------------------------------------------+
| DCP Location:  | D:/Repos/PigMipsSystem/PigMipsSystem.srcs/utils_1/imports/synth_1/openmips_min_sopc.dcp |
+----------------------------------------------------------------------------------------------------------+


+--------------------------------+------------------------------+
|         DCP Information        |             Value            |
+--------------------------------+------------------------------+
| Vivado Version                 |                    v2022.1 |
| DCP State                      |                              |
+--------------------------------+------------------------------+



Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |openmips__GB0_#REUSE#           |           1|         0|
|2     |openmips__GB1_#REUSE#           |           1|         0|
|3     |GraphicsController__GB0_#REUSE# |           1|         0|
|4     |GraphicsController__GB1_#REUSE# |           1|         0|
|5     |GraphicsController__GB2_#REUSE# |           1|         0|
|6     |openmips_min_sopc__GC0_#REUSE#  |           1|         0|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7077] IncrSyn: subsequent runs will still be incremental as the reference run was parallel and that data is reused
WARNING: [Synth 8-3917] design openmips_min_sopc has port dtube_cs_n[7] driven by constant 1
WARNING: [Synth 8-3917] design openmips_min_sopc has port dtube_cs_n[6] driven by constant 1
WARNING: [Synth 8-3917] design openmips_min_sopc has port LED1 driven by constant 0
WARNING: [Synth 8-3917] design openmips_min_sopc has port LED2 driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1711.148 ; gain = 418.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Stitch Unchanged AreaOpt Partitions
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Stitch Unchanged AreaOpt Partitions : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1711.148 ; gain = 418.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1711.148 ; gain = 418.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1711.148 ; gain = 418.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7077] IncrSyn: subsequent runs will still be incremental as the reference run was parallel and that data is reused
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1711.148 ; gain = 418.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Stitch Unchanged Partitions
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Stitch Unchanged Partitions : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1711.148 ; gain = 418.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin DDR2/p_r_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin DDR2/r_r_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 1711.148 ; gain = 418.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 1711.148 ; gain = 418.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 1711.148 ; gain = 418.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 1711.148 ; gain = 418.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 1711.148 ; gain = 418.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 1711.148 ; gain = 418.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ex          | A*B          | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | PCIN>>17+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ex          | PCIN>>17+A*B | 17     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |mig_7series_0 |         1|
|3     |blk_mem_gen_1 |         1|
|4     |blk_mem_gen_0 |         1|
|5     |rom0          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     2|
|3     |clk_wiz     |     1|
|4     |mig_7series |     1|
|5     |rom0        |     1|
|6     |BUFG        |    11|
|7     |CARRY4      |   305|
|8     |DSP48E1     |     4|
|9     |LUT1        |   256|
|10    |LUT2        |  1884|
|11    |LUT3        |   792|
|12    |LUT4        |   923|
|13    |LUT5        |  2228|
|14    |LUT6        |  4621|
|15    |MUXF7       |   426|
|16    |MUXF8       |    70|
|17    |RAM32M      |    12|
|18    |RAM32X1D    |     8|
|19    |STARTUPE2   |     1|
|20    |FDCE        |  1227|
|21    |FDPE        |    38|
|22    |FDRE        |  5815|
|23    |FDSE        |    18|
|24    |LD          |    76|
|25    |LDC         |   296|
|26    |IBUF        |    22|
|27    |OBUF        |    38|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:10 ; elapsed = 00:01:12 . Memory (MB): peak = 1711.148 ; gain = 418.660
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:58 . Memory (MB): peak = 1711.148 ; gain = 153.027
Synthesis Optimization Complete : Time (s): cpu = 00:01:11 ; elapsed = 00:01:12 . Memory (MB): peak = 1711.148 ; gain = 418.660
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.442 . Memory (MB): peak = 1711.148 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1198 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1711.148 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 392 instances were transformed.
  LD => LDCE: 76 instances
  LDC => LDCE: 296 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 8 instances

Synth Design complete, checksum: 6ccf77e3
INFO: [Common 17-83] Releasing license: Synthesis
147 Infos, 179 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 1711.148 ; gain = 418.660
INFO: [Common 17-1381] The checkpoint 'D:/Repos/PigMipsSystem/PigMipsSystem.runs/synth_1/openmips_min_sopc.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file openmips_min_sopc_utilization_synth.rpt -pb openmips_min_sopc_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun  5 00:16:39 2023...
