{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669680396931 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669680396939 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 19:06:36 2022 " "Processing started: Mon Nov 28 19:06:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669680396939 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669680396939 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton " "Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669680396939 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669680397394 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669680397394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "E:/intelFPGA_lite/17.0/ECE550/Cp4/dmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669680406480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669680406480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "E:/intelFPGA_lite/17.0/ECE550/Cp4/imem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669680406482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669680406482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "E:/intelFPGA_lite/17.0/ECE550/Cp4/skeleton.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669680406484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669680406484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "E:/intelFPGA_lite/17.0/ECE550/Cp4/processor.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669680406486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669680406486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_op.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_op " "Found entity 1: decoder_op" {  } { { "decoder_op.v" "" { Text "E:/intelFPGA_lite/17.0/ECE550/Cp4/decoder_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669680406488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669680406488 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(61) " "Verilog HDL warning at regfile.v(61): extended using \"x\" or \"z\"" {  } { { "regfile.v" "" { Text "E:/intelFPGA_lite/17.0/ECE550/Cp4/regfile.v" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1669680406490 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(62) " "Verilog HDL warning at regfile.v(62): extended using \"x\" or \"z\"" {  } { { "regfile.v" "" { Text "E:/intelFPGA_lite/17.0/ECE550/Cp4/regfile.v" 62 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1669680406490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "E:/intelFPGA_lite/17.0/ECE550/Cp4/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669680406490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669680406490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_by4.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider_by4.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_by4 " "Found entity 1: clock_divider_by4" {  } { { "clock_divider_by4.v" "" { Text "E:/intelFPGA_lite/17.0/ECE550/Cp4/clock_divider_by4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669680406492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669680406492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "E:/intelFPGA_lite/17.0/ECE550/Cp4/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669680406494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669680406494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_by2.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider_by2.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_by2 " "Found entity 1: clock_divider_by2" {  } { { "clock_divider_by2.v" "" { Text "E:/intelFPGA_lite/17.0/ECE550/Cp4/clock_divider_by2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669680406496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669680406496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_32 " "Found entity 1: reg_32" {  } { { "reg_32.v" "" { Text "E:/intelFPGA_lite/17.0/ECE550/Cp4/reg_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669680406498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669680406498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe.v 1 1 " "Found 1 design units, including 1 entities, in source file dffe.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe_r " "Found entity 1: dffe_r" {  } { { "dffe.v" "" { Text "E:/intelFPGA_lite/17.0/ECE550/Cp4/dffe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669680406499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669680406499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec5to32.v 1 1 " "Found 1 design units, including 1 entities, in source file dec5to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec5to32 " "Found entity 1: dec5to32" {  } { { "dec5to32.v" "" { Text "E:/intelFPGA_lite/17.0/ECE550/Cp4/dec5to32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669680406501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669680406501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton_tb " "Found entity 1: skeleton_tb" {  } { { "skeleton_tb.v" "" { Text "E:/intelFPGA_lite/17.0/ECE550/Cp4/skeleton_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669680406503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669680406503 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "address_imem skeleton.v(13) " "Verilog HDL Module Declaration error at skeleton.v(13): port \"address_imem\" is not declared as port" {  } { { "skeleton.v" "" { Text "E:/intelFPGA_lite/17.0/ECE550/Cp4/skeleton.v" 13 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Analysis & Synthesis" 0 -1 1669680406504 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/intelFPGA_lite/17.0/ECE550/Cp4/output_files/skeleton.map.smsg " "Generated suppressed messages file E:/intelFPGA_lite/17.0/ECE550/Cp4/output_files/skeleton.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669680406527 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669680406559 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 28 19:06:46 2022 " "Processing ended: Mon Nov 28 19:06:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669680406559 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669680406559 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669680406559 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669680406559 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669680407143 ""}
