{
    "description": "DSP suite of benchmarks to run with Yosys.",
    "tool": "yosys",
    "yosys":{
            "yosys_path": "yosys/install/bin/yosys"
    },
    "num_process": 4,
    "timeout": 1800,
    "benchmarks": {
        "EDA-1769_sync": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-1769/rams_sp_re_we_rst_1024x32",
            "top_module": "rams_sp_re_we_rst_1024x32"
        },
        "EDA-1769_async": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-1769/rams_sp_re_we_asynch_rst_1024x32",
            "top_module": "rams_sp_re_we_asynch_rst_1024x32"
        },
        "dsp_mul_signed_accum_add_only": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_accum_add_only",
            "top_module": "dsp_mul_signed_accum_add_only"
        },
        "dsp_mul_signed_in_not_reg_with_accum_output_is_not_reg": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_in_not_reg_with_accum_output_is_not_reg",
            "top_module": "dsp_mul_signed_in_not_reg_with_accum_output_is_not_reg"
        },
        "dsp_mul_signed_reg_active_low_sync_reset": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_reg_active_low_sync_reset",
            "top_module": "dsp_mul_signed_reg_active_low_sync_reset"
        },
        "dsp_mul_signed_reg_active_low_sync_reset_neg": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_negative_edge_trigger_design/dsp_mul_signed_reg_active_low_sync_reset_neg",
            "top_module": "dsp_mul_signed_reg_active_low_sync_reset_neg"
        },
        "dsp_multiplier_accum_with_add_neg": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_negative_edge_trigger_design/dsp_multiplier_accum_with_add_neg",
            "top_module": "dsp_multiplier_accum_with_add_neg"
        },
        "reg_and_not_reg_input_mul_with_accum": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/reg_and_not_reg_input_mul_with_accum",
            "top_module": "reg_and_not_reg_input_mul_with_accum"
        },
        "accum_output_shifted_rounded": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/accum_output_shifted_rounded",
            "top_module": "accum_output_shifted_rounded"
        },
        "accum_output_shifted_saturated": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/accum_output_shifted_saturated",
            "top_module": "accum_output_shifted_saturated"
        },
        "accumulator": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/accumulator",
            "top_module": "accumulator"
        },
        "add_output_of_four_multipliers": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/add_output_of_four_multipliers",
            "top_module": "add_output_of_four_multipliers"
        },
        "add_shifted_input_to_the_mul_output": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/add_shifted_input_to_the_mul_output",
            "top_module": "add_shifted_input_to_the_mul_output"
        },
        "cic_decimator": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/cic_decimator",
            "top_module": "cic_decimator"
        },
        "complex_multiplier": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/complex_multiplier",
            "top_module": "complex_multiplier"
        },
        "dct": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dct",
            "top_module": "dct"
        },
        "dsp_add_mul_output_to_accum_20lsb": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_mul_output_to_accum_20lsb",
            "top_module": "dsp_add_mul_output_to_accum_20lsb"
        },
        "dsp_add_shifted_input_to_the_mul_coeff0_output": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_add_shifted_input_to_the_mul_coeff0_output",
            "top_module": "dsp_add_shifted_input_to_the_mul_coeff0_output"
        },
        "dsp_eight_mult": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_eight_mult",
            "top_module": "dsp_eight_mult"
        },
        "dsp_fractured_accum_output_shifted_rounded": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_fractured_accum_output_shifted_rounded",
            "top_module": "dsp_fractured_accum_output_shifted_rounded"
        },
        "dsp_fractured_signed_mul_comb": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_fractured_signed_mul_comb",
            "top_module": "dsp_fractured_signed_mul_comb"
        },
        "dsp_mul_complex_eq": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_complex_eq",
            "top_module": "dsp_mul_complex_eq"
        },
        "dsp_mul_signed_comb": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_comb",
            "top_module": "dsp_mul_signed_comb"
        },
        "dsp_mul_signed_in_not_reg_out_is_reg": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_in_not_reg_out_is_reg",
            "top_module": "dsp_mul_signed_in_not_reg_out_is_reg"
        },
        "dsp_mul_signed_in_not_reg_with_accum_output_is_reg": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_in_not_reg_with_accum_output_is_reg",
            "top_module": "dsp_mul_signed_in_not_reg_with_accum_output_is_reg"
        },
        "dsp_mul_signed_reg": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_reg",
            "top_module": "dsp_mul_signed_reg"
        },
        "dsp_mul_signed_reg_active_low_async_reset": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_reg_active_low_async_reset",
            "top_module": "dsp_mul_signed_reg_active_low_async_reset"
        },
        "dsp_mul_signed_reg_output_is_not_reg": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_reg_output_is_not_reg",
            "top_module": "dsp_mul_signed_reg_output_is_not_reg"
        },
        "dsp_mul_signed_reg_with_accum": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_reg_with_accum",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },
        "dsp_mul_signed_reg_with_accum_output_is_not_reg": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_reg_with_accum_output_is_not_reg",
            "top_module": "dsp_mul_signed_reg_with_accum_output_is_not_reg"
        },
        "dsp_mul_signed_reg_with_accum_output_is_reg": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_signed_reg_with_accum_output_is_reg",
            "top_module": "dsp_mul_signed_reg_with_accum_output_is_reg"
        },
        "dsp_mul_unsigned_comb": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_unsigned_comb",
            "top_module": "dsp_mul_unsigned_comb"
        },
        "dsp_mul_unsigned_parameterized": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_unsigned_parameterized",
            "top_module": "dsp_mul_unsigned_parameterized"
        },
        "dsp_mul_unsigned_reg": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_unsigned_reg",
            "top_module": "dsp_mul_unsigned_reg"
        },
        "dsp_multiplier_accum_with_add": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_multiplier_accum_with_add",
            "top_module": "dsp_multiplier_accum_with_add"
        },
        "dsp_multiplier_accum_with_add_and_sub": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_multiplier_accum_with_add_and_sub",
            "top_module": "dsp_multiplier_accum_with_add_and_sub"
        },
        "dsp_z_o_wrt_out_select_i": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_z_o_wrt_out_select_i",
            "top_module": "dsp_z_o_wrt_out_select_i"
        },
        "input_to_adder_and_mul_A_input_wrt_feedback_i": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/input_to_adder_and_mul_A_input_wrt_feedback_i",
            "top_module": "input_to_adder_and_mul_A_input_wrt_feedback_i"
        },
        "instantiate_adder_in_mult_and_shifted_input_design": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/instantiate_adder_in_mult_and_shifted_input_design",
            "top_module": "instantiate_adder_in_mult_and_shifted_input_design"
        },
        "instantiate_mul_in_accum": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/instantiate_mul_in_accum",
            "top_module": "instantiate_mul_in_accum"
        },
        "load_accum": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/load_accum",
            "top_module": "load_accum"
        },
        "matrix_mult_3x3": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/matrix_mult_3x3",
            "top_module": "matrix_mult_3x3"
        },
        "mul_and_reflect_input_B_as_registered_out": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/mul_and_reflect_input_B_as_registered_out",
            "top_module": "mul_and_reflect_input_B_as_registered_out"
        },
        "multiplier_adder_wrt_Reg_input_i": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/multiplier_adder_wrt_Reg_input_i",
            "top_module": "multiplier_adder_wrt_Reg_input_i"
        },
        "simple_multiplier_with_adder": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/simple_multiplier_with_adder",
            "top_module": "simple_multiplier_with_adder"
        },
        "simple_unsigned_4tap_fir": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/simple_unsigned_4tap_fir",
            "top_module": "simple_unsigned_4tap_fir"
        },
        "sixteen_mult_accum": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/sixteen_mult_accum",
            "top_module": "sixteen_mult_accum"
        },
        "dsp_mul_parameterized": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/dsp_mul_parameterized",
            "top_module": "dsp_mul_parameterized"
        },

        "CASTORIP-150": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/CASTORIP-150",
            "top_module": "mac_32_arst"
        },
        "CASTORIP-151": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/CASTORIP-151",
            "top_module": "dsp_regin"
        },
        "EDA-348_Macc1": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc1",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },
        "EDA-348_Macc2": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc2",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },
        "EDA-348_Macc3": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc3",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },
        "EDA-348_Macc4": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc4",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },
        "EDA-348_Macc5": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc5",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },
        "EDA-348_Macc6": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc6",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },
        "EDA-348_Macc7": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc7",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },
        "EDA-348_Macc8": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc8",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },
        "EDA-348_Macc9": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc9",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },
        "EDA-348_Macc10": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc10",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },
        "EDA-348_Macc11": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc11",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },
        "EDA-348_Macc12": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc12",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },
        "EDA-348_Macc13": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc13",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },
        "EDA-348_Macc14": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc14",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },
        "EDA-348_Macc15": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-348/Macc15",
            "top_module": "dsp_mul_signed_reg_with_accum"
        },      
        "accum_output_shifted": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-1455/accum_output_shifted",
            "top_module": "accum_output_shifted"
        },        
        "accum_output_shifted_rounded_inst": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-1455/accum_output_shifted_rounded_inst",
            "top_module": "accum_output_shifted_rounded_inst"
        },        
        "signed_accum_output_shifted": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-1455/signed_accum_output_shifted",
            "top_module": "signed_accum_output_shifted"
        },        
        "signed_accum_output_shifted_rounded_saturated_overflow_inst": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-1455/signed_accum_output_shifted_rounded_saturated_overflow_inst",
            "top_module": "signed_accum_output_shifted_rounded_saturated_overflow_inst"
        },        
        "signed_accum_output_shifted_rounded_saturated_overflow_underflow_inst": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-1455/signed_accum_output_shifted_rounded_saturated_overflow_underflow_inst",
            "top_module": "signed_accum_output_shifted_rounded_saturated_overflow_underflow_inst"
        },        
        "signed_accum_output_shifted_saturated_overflow_underflow_inst": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-1455/signed_accum_output_shifted_saturated_overflow_underflow_inst",
            "top_module": "signed_accum_output_shifted_saturated_overflow_underflow_inst"
        },        
        "signed_right_shift_a_input": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-1455/signed_right_shift_a_input",
            "top_module": "signed_right_shift_a_input"
        },
        "EDA-402-hameed": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-402/EDA-402-hameed/",
            "top_module": "rams_sp_reg_addr_1024x32"
        },
        "EDA-629-1": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-629/EDA-629-1",
            "top_module": "ram_simple_dp_sync_read_4096x32"
        },
        "EDA-629-2": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-629/EDA-629-2",
            "top_module": "ram_simple_dp_sync_reg_read_4096x32"
        },
        "EDA-713": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-713",
            "top_module": "rams_sp_wf_rst_en_1024x16"
        },
        "SDP_RF": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/SDP_RF/",
            "top_module": "ram_simple_dp_synch_rf_1024x32"
        },
        "SP_WF": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/SP_WF/",
            "top_module": "rams_sp_wf_1024x7"
        },
        "EDA-860": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-860/",
            "top_module": "ram_true_dp_dc_512x32"
        },
        "EDA-864": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-864/",
            "top_module": "rams_sp_re_we_rf_1024x32"
        },
        "EDA-869": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-869/",
            "top_module": "ram_true_dp_dc_4096x36"
        },
        "EDA-879": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-879/",
            "top_module": "rams_sp_wf_rst_en_1024x16"
        },
        "EDA-880": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-880/",
            "top_module": "tdp_256x8"
        },
        "EDA-881": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-881/",
            "top_module": "rams_sp_reg_addr_1024x36"
        },
        "EDA-884": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-884/",
            "top_module": "ram_true_reg_addr_dp_1024x32"
        },
        "EDA-885": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-885/",
            "top_module": "ram_true_reg_addr_dp_1024x8"
        },
        "EDA-887": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-887/",
            "top_module": "ram_true_dp_wf_1024x32"
        },
        "EDA-890": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-890/",
            "top_module": "rams_sp_re_prio_we_rst_1024x32"
        },
        "EDA-891": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-891/",
            "top_module": "ram_simple_dp_sync_reg_read_1024x64"
        } ,
        "EDA-1090_512x8": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-1090/512x8",
            "top_module": "rams_sp_reg_addr_readmem_512x8"
        },
        "EDA-1090_1024x1": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-1090/1024x1",
            "top_module": "rams_sp_reg_addr_readmem_1024x1"
        },
        "EDA-871_1024x4": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-871/bytewrite_sdp_ram_nc_1024x4",
            "top_module": "bytewrite_sdp_ram_nc_1024x4"
        },
        "EDA-871_1024x8": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-871/bytewrite_sdp_ram_nc_1024x8",
            "top_module": "bytewrite_sdp_ram_nc_1024x8"
        },
        "EDA-871_1024x12": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-871/bytewrite_sdp_ram_nc_1024x12",
            "top_module": "bytewrite_sdp_ram_nc_1024x12"
        },
        "EDA-871_1024x16": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-871/bytewrite_sdp_ram_nc_1024x16",
            "top_module": "bytewrite_sdp_ram_nc_1024x16"
        },
        "EDA-871_1024x20": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-871/bytewrite_sdp_ram_nc_1024x20",
            "top_module": "bytewrite_sdp_ram_nc_1024x20"
        },
        "EDA-871_1024x24": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-871/bytewrite_sdp_ram_nc_1024x24",
            "top_module": "bytewrite_sdp_ram_nc_1024x24"
		},
        "EDA-871_1024x28": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-871/bytewrite_sdp_ram_nc_1024x28",
            "top_module": "bytewrite_sdp_ram_nc_1024x28"
        },
        "EDA-871_1024x32": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-871/bytewrite_sdp_ram_nc_1024x32",
            "top_module": "bytewrite_sdp_ram_nc_1024x32"
        },
        "EDA-893": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-893/",
            "top_module": "bytewrite_sp_ram_wf"
        },
        "EDA-670": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-670/",
            "top_module": "bytewrite_sdp_ram_rf"
        },
        "EDA-863": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-863",
            "top_module": "asym_ram_sdp_wide_sync_read"
        },
        "EDA-896": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-896",
            "top_module": "asym_ram_sdp_wide_write"
        },
        "EDA-899": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-899",
            "top_module": "asym_ram_sdp_read_wider_dc"
        },
        "EDA-1046": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-1046",
            "top_module": "asym_ram_sdp_write_wider"
        },
        "EDA-720": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-720",
            "top_module": "asym_ram_sdp_wide_sync_read_via_part_selection"
        },
        "EDA-1318": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-1318",
            "top_module": "two_sdp"
        },
        "EDA-1281_8192x16": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-1281/8192x16",
            "top_module": "ram_true_dp_dc_8192x16"
        },
        "EDA-1281_8192x18": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-1281/8192x18",
            "top_module": "ram_true_dp_dc_8192x18"
        },
        "EDA-1278": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-1278",
            "top_module": "ram_true_dp_out_reg_1024x32"
        },
        "EDA-1459": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/EDA-1459",
            "top_module": "rams_sp_re_prio_we_rst_512x16_block"
        }
    }
}
