{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670304236780 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670304236787 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 23:23:56 2022 " "Processing started: Mon Dec 05 23:23:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670304236787 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670304236787 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PracOnce -c PracOnce " "Command: quartus_map --read_settings_files=on --write_settings_files=off PracOnce -c PracOnce" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670304236788 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670304237478 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670304237478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "praconce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file praconce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PracOnce-behavioral " "Found design unit 1: PracOnce-behavioral" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670304247846 ""} { "Info" "ISGN_ENTITY_NAME" "1 PracOnce " "Found entity 1: PracOnce" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670304247846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670304247846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen25mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gen25mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gen25MHZ-behavior " "Found design unit 1: Gen25MHZ-behavior" {  } { { "Gen25MHz.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/Gen25MHz.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670304247852 ""} { "Info" "ISGN_ENTITY_NAME" "1 Gen25MHz " "Found entity 1: Gen25MHz" {  } { { "Gen25MHz.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/Gen25MHz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670304247852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670304247852 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PracOnce " "Elaborating entity \"PracOnce\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670304247896 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "A PracOnce.vhd(30) " "VHDL Signal Declaration warning at PracOnce.vhd(30): used implicit default value for signal \"A\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670304247898 "|PracOnce"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "B PracOnce.vhd(30) " "VHDL Signal Declaration warning at PracOnce.vhd(30): used implicit default value for signal \"B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670304247898 "|PracOnce"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "C PracOnce.vhd(30) " "VHDL Signal Declaration warning at PracOnce.vhd(30): used implicit default value for signal \"C\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670304247898 "|PracOnce"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "D PracOnce.vhd(30) " "VHDL Signal Declaration warning at PracOnce.vhd(30): used implicit default value for signal \"D\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670304247898 "|PracOnce"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "E PracOnce.vhd(30) " "VHDL Signal Declaration warning at PracOnce.vhd(30): used implicit default value for signal \"E\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670304247898 "|PracOnce"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "F PracOnce.vhd(30) " "VHDL Signal Declaration warning at PracOnce.vhd(30): used implicit default value for signal \"F\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670304247898 "|PracOnce"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "G PracOnce.vhd(30) " "VHDL Signal Declaration warning at PracOnce.vhd(30): used implicit default value for signal \"G\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670304247898 "|PracOnce"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red PracOnce.vhd(148) " "VHDL Process Statement warning at PracOnce.vhd(148): inferring latch(es) for signal or variable \"red\", which holds its previous value in one or more paths through the process" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670304247905 "|PracOnce"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "green PracOnce.vhd(148) " "VHDL Process Statement warning at PracOnce.vhd(148): inferring latch(es) for signal or variable \"green\", which holds its previous value in one or more paths through the process" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670304247905 "|PracOnce"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blue PracOnce.vhd(148) " "VHDL Process Statement warning at PracOnce.vhd(148): inferring latch(es) for signal or variable \"blue\", which holds its previous value in one or more paths through the process" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670304247905 "|PracOnce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] PracOnce.vhd(148) " "Inferred latch for \"blue\[0\]\" at PracOnce.vhd(148)" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670304247910 "|PracOnce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] PracOnce.vhd(148) " "Inferred latch for \"blue\[1\]\" at PracOnce.vhd(148)" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670304247910 "|PracOnce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] PracOnce.vhd(148) " "Inferred latch for \"blue\[2\]\" at PracOnce.vhd(148)" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670304247910 "|PracOnce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] PracOnce.vhd(148) " "Inferred latch for \"blue\[3\]\" at PracOnce.vhd(148)" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670304247911 "|PracOnce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] PracOnce.vhd(148) " "Inferred latch for \"green\[0\]\" at PracOnce.vhd(148)" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670304247911 "|PracOnce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] PracOnce.vhd(148) " "Inferred latch for \"green\[1\]\" at PracOnce.vhd(148)" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670304247911 "|PracOnce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] PracOnce.vhd(148) " "Inferred latch for \"green\[2\]\" at PracOnce.vhd(148)" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670304247912 "|PracOnce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] PracOnce.vhd(148) " "Inferred latch for \"green\[3\]\" at PracOnce.vhd(148)" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670304247912 "|PracOnce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] PracOnce.vhd(148) " "Inferred latch for \"red\[0\]\" at PracOnce.vhd(148)" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670304247913 "|PracOnce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] PracOnce.vhd(148) " "Inferred latch for \"red\[1\]\" at PracOnce.vhd(148)" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670304247913 "|PracOnce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] PracOnce.vhd(148) " "Inferred latch for \"red\[2\]\" at PracOnce.vhd(148)" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670304247913 "|PracOnce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] PracOnce.vhd(148) " "Inferred latch for \"red\[3\]\" at PracOnce.vhd(148)" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670304247914 "|PracOnce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Gen25MHz Gen25MHz:u1 A:behavior " "Elaborating entity \"Gen25MHz\" using architecture \"A:behavior\" for hierarchy \"Gen25MHz:u1\"" {  } { { "PracOnce.vhd" "u1" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 65 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670304247936 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "clk25Mhz " "Inserted always-enabled tri-state buffer between \"clk25Mhz\" and its non-tri-state driver." {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1670304248478 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1670304248478 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "clk25Mhz " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"clk25Mhz\" is moved to its source" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1670304248478 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1670304248478 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "red\[2\]\$latch red\[0\]\$latch " "Duplicate LATCH primitive \"red\[2\]\$latch\" merged with LATCH primitive \"red\[0\]\$latch\"" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670304248479 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "red\[1\]\$latch red\[0\]\$latch " "Duplicate LATCH primitive \"red\[1\]\$latch\" merged with LATCH primitive \"red\[0\]\$latch\"" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670304248479 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "red\[3\]\$latch red\[0\]\$latch " "Duplicate LATCH primitive \"red\[3\]\$latch\" merged with LATCH primitive \"red\[0\]\$latch\"" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670304248479 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "green\[3\]\$latch green\[0\]\$latch " "Duplicate LATCH primitive \"green\[3\]\$latch\" merged with LATCH primitive \"green\[0\]\$latch\"" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670304248479 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "green\[2\]\$latch green\[0\]\$latch " "Duplicate LATCH primitive \"green\[2\]\$latch\" merged with LATCH primitive \"green\[0\]\$latch\"" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670304248479 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "green\[1\]\$latch green\[0\]\$latch " "Duplicate LATCH primitive \"green\[1\]\$latch\" merged with LATCH primitive \"green\[0\]\$latch\"" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670304248479 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "blue\[3\]\$latch blue\[0\]\$latch " "Duplicate LATCH primitive \"blue\[3\]\$latch\" merged with LATCH primitive \"blue\[0\]\$latch\"" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670304248479 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "blue\[2\]\$latch blue\[0\]\$latch " "Duplicate LATCH primitive \"blue\[2\]\$latch\" merged with LATCH primitive \"blue\[0\]\$latch\"" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670304248479 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "blue\[1\]\$latch blue\[0\]\$latch " "Duplicate LATCH primitive \"blue\[1\]\$latch\" merged with LATCH primitive \"blue\[0\]\$latch\"" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1670304248479 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1670304248479 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "red\[0\]\$latch " "Latch red\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dipsw\[0\] " "Ports D and ENA on the latch are fed by the same signal dipsw\[0\]" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670304248480 ""}  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670304248480 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "green\[0\]\$latch " "Latch green\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dipsw\[0\] " "Ports D and ENA on the latch are fed by the same signal dipsw\[0\]" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670304248480 ""}  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670304248480 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "blue\[0\]\$latch " "Latch blue\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dipsw\[0\] " "Ports D and ENA on the latch are fed by the same signal dipsw\[0\]" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1670304248480 ""}  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1670304248480 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "clk25Mhz~synth " "Node \"clk25Mhz~synth\"" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670304248615 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1670304248615 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "A GND " "Pin \"A\" is stuck at GND" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670304248615 "|PracOnce|A"} { "Warning" "WMLS_MLS_STUCK_PIN" "B GND " "Pin \"B\" is stuck at GND" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670304248615 "|PracOnce|B"} { "Warning" "WMLS_MLS_STUCK_PIN" "C GND " "Pin \"C\" is stuck at GND" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670304248615 "|PracOnce|C"} { "Warning" "WMLS_MLS_STUCK_PIN" "D GND " "Pin \"D\" is stuck at GND" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670304248615 "|PracOnce|D"} { "Warning" "WMLS_MLS_STUCK_PIN" "E GND " "Pin \"E\" is stuck at GND" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670304248615 "|PracOnce|E"} { "Warning" "WMLS_MLS_STUCK_PIN" "F GND " "Pin \"F\" is stuck at GND" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670304248615 "|PracOnce|F"} { "Warning" "WMLS_MLS_STUCK_PIN" "G GND " "Pin \"G\" is stuck at GND" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670304248615 "|PracOnce|G"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670304248615 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670304248684 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670304249411 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670304249411 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "196 " "Implemented 196 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670304249452 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670304249452 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1670304249452 ""} { "Info" "ICUT_CUT_TM_LCELLS" "169 " "Implemented 169 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670304249452 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670304249452 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670304249468 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 23:24:09 2022 " "Processing ended: Mon Dec 05 23:24:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670304249468 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670304249468 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670304249468 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670304249468 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1670304250820 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670304250826 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 23:24:10 2022 " "Processing started: Mon Dec 05 23:24:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670304250826 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1670304250826 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PracOnce -c PracOnce " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PracOnce -c PracOnce" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1670304250827 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1670304251040 ""}
{ "Info" "0" "" "Project  = PracOnce" {  } {  } 0 0 "Project  = PracOnce" 0 0 "Fitter" 0 0 1670304251040 ""}
{ "Info" "0" "" "Revision = PracOnce" {  } {  } 0 0 "Revision = PracOnce" 0 0 "Fitter" 0 0 1670304251040 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1670304251125 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1670304251126 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PracOnce 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"PracOnce\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1670304251135 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670304251180 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1670304251180 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1670304251373 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1670304251384 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670304251818 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670304251818 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670304251818 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670304251818 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670304251818 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670304251818 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670304251818 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670304251818 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670304251818 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1670304251818 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1670304251818 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670304251821 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/" { { 0 { 0 ""} 0 310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670304251821 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670304251821 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670304251821 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670304251821 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670304251821 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670304251821 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1670304251821 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1670304251821 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1670304251823 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1670304251823 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1670304251823 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1670304251823 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1670304251824 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 27 " "No exact pin location assignment(s) for 8 pins of 27 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1670304252099 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1670304252512 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PracOnce.sdc " "Synopsys Design Constraints File file not found: 'PracOnce.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1670304252513 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1670304252513 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~10  from: dataa  to: combout " "Cell: Mux11~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304252515 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~10  from: datac  to: combout " "Cell: Mux11~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304252515 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~11  from: datab  to: combout " "Cell: Mux11~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304252515 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~11  from: datac  to: combout " "Cell: Mux11~11  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304252515 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~13  from: datac  to: combout " "Cell: Mux11~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304252515 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~14  from: datab  to: combout " "Cell: Mux11~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304252515 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~14  from: datac  to: combout " "Cell: Mux11~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304252515 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~3  from: datab  to: combout " "Cell: Mux11~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304252515 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~3  from: datac  to: combout " "Cell: Mux11~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304252515 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~4  from: datac  to: combout " "Cell: Mux11~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304252515 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~6  from: dataa  to: combout " "Cell: Mux11~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304252515 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~6  from: datab  to: combout " "Cell: Mux11~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304252515 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~6  from: datac  to: combout " "Cell: Mux11~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304252515 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~6  from: datad  to: combout " "Cell: Mux11~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304252515 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~7  from: datac  to: combout " "Cell: Mux11~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304252515 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~7  from: datad  to: combout " "Cell: Mux11~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304252515 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~9  from: datab  to: combout " "Cell: Mux11~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304252515 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~9  from: datac  to: combout " "Cell: Mux11~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304252515 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux3~0  from: dataa  to: combout " "Cell: Mux3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304252515 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~0  from: dataa  to: combout " "Cell: Mux4~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304252515 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~0  from: dataa  to: combout " "Cell: Mux5~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304252515 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~0  from: dataa  to: combout " "Cell: Mux6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304252515 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: red\[3\]~4  from: datac  to: combout " "Cell: red\[3\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304252515 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: red\[3\]~4  from: datad  to: combout " "Cell: red\[3\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304252515 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: red\[3\]~5  from: datad  to: combout " "Cell: red\[3\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304252515 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1670304252515 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1670304252517 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1670304252517 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1670304252517 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50Mhz~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk50Mhz~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670304252535 ""}  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670304252535 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reloj_pixel  " "Automatically promoted node reloj_pixel " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670304252535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "display_ena " "Destination node display_ena" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670304252535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i_row\[0\] " "Destination node i_row\[0\]" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 121 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670304252535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i_row\[1\] " "Destination node i_row\[1\]" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 121 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670304252535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i_row\[2\] " "Destination node i_row\[2\]" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 121 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670304252535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i_row\[3\] " "Destination node i_row\[3\]" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 121 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670304252535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i_row\[4\] " "Destination node i_row\[4\]" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 121 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670304252535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i_row\[5\] " "Destination node i_row\[5\]" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 121 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670304252535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i_row\[6\] " "Destination node i_row\[6\]" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 121 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670304252535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i_row\[7\] " "Destination node i_row\[7\]" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 121 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670304252535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i_row\[8\] " "Destination node i_row\[8\]" {  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 121 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1670304252535 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1670304252535 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1670304252535 ""}  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670304252535 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "red\[3\]~5  " "Automatically promoted node red\[3\]~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1670304252536 ""}  } { { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1670304252536 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1670304252915 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670304252915 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1670304252915 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670304252916 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1670304252916 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1670304252917 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1670304252917 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1670304252917 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1670304252935 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1670304252935 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1670304252935 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 2.5V 0 7 1 " "Number of I/O pins in group: 8 (unused VREF, 2.5V VCCIO, 0 input, 7 output, 1 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1670304252939 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1670304252939 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1670304252939 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670304252940 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670304252940 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 11 25 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670304252940 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 4 44 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670304252940 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670304252940 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670304252940 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670304252940 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 4 48 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670304252940 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1670304252940 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1670304252940 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1670304252940 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670304252983 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1670304252986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1670304254292 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670304254388 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1670304254414 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1670304258397 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670304258397 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1670304260642 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X0_Y11 X10_Y21 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X0_Y11 to location X10_Y21" {  } { { "loc" "" { Generic "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X0_Y11 to location X10_Y21"} { { 12 { 0 ""} 0 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1670304262285 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1670304262285 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1670304266820 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1670304271386 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1670304271386 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670304271389 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.45 " "Total time spent on timing analysis during the Fitter is 0.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1670304271570 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670304271578 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670304271876 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1670304271876 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1670304272402 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1670304273719 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "clk25Mhz a permanently enabled " "Pin clk25Mhz has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk25Mhz } } } { "PracOnce.vhd" "" { Text "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/PracOnce.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1670304273983 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1670304273983 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/output_files/PracOnce.fit.smsg " "Generated suppressed messages file C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/output_files/PracOnce.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1670304274038 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6601 " "Peak virtual memory: 6601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670304274453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 23:24:34 2022 " "Processing ended: Mon Dec 05 23:24:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670304274453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670304274453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670304274453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1670304274453 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1670304275528 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670304275536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 23:24:35 2022 " "Processing started: Mon Dec 05 23:24:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670304275536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1670304275536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PracOnce -c PracOnce " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PracOnce -c PracOnce" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1670304275536 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1670304275887 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1670304277581 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1670304277719 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670304278589 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 23:24:38 2022 " "Processing ended: Mon Dec 05 23:24:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670304278589 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670304278589 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670304278589 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1670304278589 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1670304279361 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1670304280053 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670304280060 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 23:24:39 2022 " "Processing started: Mon Dec 05 23:24:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670304280060 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1670304280060 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PracOnce -c PracOnce " "Command: quartus_sta PracOnce -c PracOnce" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1670304280060 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1670304280260 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1670304280746 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1670304280746 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1670304280789 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1670304280789 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1670304281031 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PracOnce.sdc " "Synopsys Design Constraints File file not found: 'PracOnce.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1670304281047 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1670304281048 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reloj_pixel reloj_pixel " "create_clock -period 1.000 -name reloj_pixel reloj_pixel" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670304281049 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk50Mhz clk50Mhz " "create_clock -period 1.000 -name clk50Mhz clk50Mhz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670304281049 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dipsw\[0\] dipsw\[0\] " "create_clock -period 1.000 -name dipsw\[0\] dipsw\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1670304281049 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1670304281049 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~10  from: datab  to: combout " "Cell: Mux11~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304281050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~10  from: datad  to: combout " "Cell: Mux11~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304281050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~11  from: dataa  to: combout " "Cell: Mux11~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304281050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~11  from: datab  to: combout " "Cell: Mux11~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304281050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~13  from: datac  to: combout " "Cell: Mux11~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304281050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~14  from: datac  to: combout " "Cell: Mux11~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304281050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~14  from: datad  to: combout " "Cell: Mux11~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304281050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~3  from: datac  to: combout " "Cell: Mux11~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304281050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~3  from: datad  to: combout " "Cell: Mux11~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304281050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~4  from: datab  to: combout " "Cell: Mux11~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304281050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~6  from: dataa  to: combout " "Cell: Mux11~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304281050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~6  from: datab  to: combout " "Cell: Mux11~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304281050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~6  from: datac  to: combout " "Cell: Mux11~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304281050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~6  from: datad  to: combout " "Cell: Mux11~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304281050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~7  from: dataa  to: combout " "Cell: Mux11~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304281050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~7  from: datab  to: combout " "Cell: Mux11~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304281050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~9  from: datac  to: combout " "Cell: Mux11~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304281050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~9  from: datad  to: combout " "Cell: Mux11~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304281050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux3~0  from: datac  to: combout " "Cell: Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304281050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~0  from: datac  to: combout " "Cell: Mux4~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304281050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~0  from: datad  to: combout " "Cell: Mux5~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304281050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~0  from: datac  to: combout " "Cell: Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304281050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: red\[3\]~4  from: dataa  to: combout " "Cell: red\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304281050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: red\[3\]~4  from: datab  to: combout " "Cell: red\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304281050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: red\[3\]~5  from: datac  to: combout " "Cell: red\[3\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304281050 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1670304281050 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1670304281051 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1670304281052 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1670304281052 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1670304281062 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1670304281070 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1670304281073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.809 " "Worst-case setup slack is -11.809" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670304281075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670304281075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.809             -31.996 dipsw\[0\]  " "  -11.809             -31.996 dipsw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670304281075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.518             -88.891 reloj_pixel  " "   -2.518             -88.891 reloj_pixel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670304281075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.883              -1.883 clk50Mhz  " "   -1.883              -1.883 clk50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670304281075 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1670304281075 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.246 " "Worst-case hold slack is -4.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670304281082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670304281082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.246              -8.332 dipsw\[0\]  " "   -4.246              -8.332 dipsw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670304281082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 clk50Mhz  " "    0.356               0.000 clk50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670304281082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.589               0.000 reloj_pixel  " "    0.589               0.000 reloj_pixel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670304281082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1670304281082 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1670304281086 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1670304281090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.429 " "Worst-case minimum pulse width slack is -3.429" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670304281093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670304281093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.429            -159.176 dipsw\[0\]  " "   -3.429            -159.176 dipsw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670304281093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.806 clk50Mhz  " "   -3.000              -5.806 clk50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670304281093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -58.926 reloj_pixel  " "   -1.403             -58.926 reloj_pixel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670304281093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1670304281093 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1670304281106 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1670304281129 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1670304282653 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~10  from: datab  to: combout " "Cell: Mux11~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~10  from: datad  to: combout " "Cell: Mux11~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~11  from: dataa  to: combout " "Cell: Mux11~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~11  from: datab  to: combout " "Cell: Mux11~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~13  from: datac  to: combout " "Cell: Mux11~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~14  from: datac  to: combout " "Cell: Mux11~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~14  from: datad  to: combout " "Cell: Mux11~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~3  from: datac  to: combout " "Cell: Mux11~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~3  from: datad  to: combout " "Cell: Mux11~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~4  from: datab  to: combout " "Cell: Mux11~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~6  from: dataa  to: combout " "Cell: Mux11~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~6  from: datab  to: combout " "Cell: Mux11~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~6  from: datac  to: combout " "Cell: Mux11~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~6  from: datad  to: combout " "Cell: Mux11~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~7  from: dataa  to: combout " "Cell: Mux11~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~7  from: datab  to: combout " "Cell: Mux11~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~9  from: datac  to: combout " "Cell: Mux11~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~9  from: datad  to: combout " "Cell: Mux11~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux3~0  from: datac  to: combout " "Cell: Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~0  from: datac  to: combout " "Cell: Mux4~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~0  from: datad  to: combout " "Cell: Mux5~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~0  from: datac  to: combout " "Cell: Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: red\[3\]~4  from: dataa  to: combout " "Cell: red\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: red\[3\]~4  from: datab  to: combout " "Cell: red\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282719 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: red\[3\]~5  from: datac  to: combout " "Cell: red\[3\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282719 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1670304282719 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1670304282720 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1670304282727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.164 " "Worst-case setup slack is -11.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670304282730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670304282730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.164             -30.302 dipsw\[0\]  " "  -11.164             -30.302 dipsw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670304282730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.171             -76.711 reloj_pixel  " "   -2.171             -76.711 reloj_pixel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670304282730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.686              -1.686 clk50Mhz  " "   -1.686              -1.686 clk50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670304282730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1670304282730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.829 " "Worst-case hold slack is -3.829" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670304282734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670304282734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.829              -7.503 dipsw\[0\]  " "   -3.829              -7.503 dipsw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670304282734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 clk50Mhz  " "    0.322               0.000 clk50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670304282734 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.553               0.000 reloj_pixel  " "    0.553               0.000 reloj_pixel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670304282734 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1670304282734 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1670304282739 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1670304282742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670304282747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670304282747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -140.877 dipsw\[0\]  " "   -3.000            -140.877 dipsw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670304282747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.806 clk50Mhz  " "   -3.000              -5.806 clk50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670304282747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -58.926 reloj_pixel  " "   -1.403             -58.926 reloj_pixel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670304282747 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1670304282747 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1670304282756 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~10  from: datab  to: combout " "Cell: Mux11~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282916 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~10  from: datad  to: combout " "Cell: Mux11~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282916 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~11  from: dataa  to: combout " "Cell: Mux11~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282916 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~11  from: datab  to: combout " "Cell: Mux11~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282916 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~13  from: datac  to: combout " "Cell: Mux11~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282916 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~14  from: datac  to: combout " "Cell: Mux11~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282916 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~14  from: datad  to: combout " "Cell: Mux11~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282916 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~3  from: datac  to: combout " "Cell: Mux11~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282916 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~3  from: datad  to: combout " "Cell: Mux11~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282916 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~4  from: datab  to: combout " "Cell: Mux11~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282916 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~6  from: dataa  to: combout " "Cell: Mux11~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282916 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~6  from: datab  to: combout " "Cell: Mux11~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282916 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~6  from: datac  to: combout " "Cell: Mux11~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282916 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~6  from: datad  to: combout " "Cell: Mux11~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282916 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~7  from: dataa  to: combout " "Cell: Mux11~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282916 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~7  from: datab  to: combout " "Cell: Mux11~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282916 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~9  from: datac  to: combout " "Cell: Mux11~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282916 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux11~9  from: datad  to: combout " "Cell: Mux11~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282916 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux3~0  from: datac  to: combout " "Cell: Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282916 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4~0  from: datac  to: combout " "Cell: Mux4~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282916 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~0  from: datad  to: combout " "Cell: Mux5~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282916 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~0  from: datac  to: combout " "Cell: Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282916 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: red\[3\]~4  from: dataa  to: combout " "Cell: red\[3\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282916 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: red\[3\]~4  from: datab  to: combout " "Cell: red\[3\]~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282916 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: red\[3\]~5  from: datac  to: combout " "Cell: red\[3\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1670304282916 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1670304282916 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1670304282917 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1670304282919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.889 " "Worst-case setup slack is -4.889" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670304282921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670304282921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.889             -12.874 dipsw\[0\]  " "   -4.889             -12.874 dipsw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670304282921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.650             -16.851 reloj_pixel  " "   -0.650             -16.851 reloj_pixel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670304282921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.532              -0.532 clk50Mhz  " "   -0.532              -0.532 clk50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670304282921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1670304282921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.078 " "Worst-case hold slack is -2.078" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670304282927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670304282927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.078              -4.113 dipsw\[0\]  " "   -2.078              -4.113 dipsw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670304282927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 clk50Mhz  " "    0.152               0.000 clk50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670304282927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.233               0.000 reloj_pixel  " "    0.233               0.000 reloj_pixel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670304282927 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1670304282927 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1670304282930 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1670304282935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670304282939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670304282939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -55.444 dipsw\[0\]  " "   -3.000             -55.444 dipsw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670304282939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.062 clk50Mhz  " "   -3.000              -5.062 clk50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670304282939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -42.000 reloj_pixel  " "   -1.000             -42.000 reloj_pixel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1670304282939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1670304282939 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1670304283706 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1670304283706 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4966 " "Peak virtual memory: 4966 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670304283759 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 23:24:43 2022 " "Processing ended: Mon Dec 05 23:24:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670304283759 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670304283759 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670304283759 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1670304283759 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1670304284928 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670304284936 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 23:24:44 2022 " "Processing started: Mon Dec 05 23:24:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670304284936 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1670304284936 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off PracOnce -c PracOnce " "Command: quartus_eda --read_settings_files=off --write_settings_files=off PracOnce -c PracOnce" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1670304284936 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1670304285734 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1670304285754 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PracOnce.vo C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/simulation/modelsim/ simulation " "Generated file PracOnce.vo in folder \"C:/Proyectos/Lab_VLSI/libros_practicas/practica-10-1/Codigo/PracOnce/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1670304285900 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4643 " "Peak virtual memory: 4643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670304285938 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 23:24:45 2022 " "Processing ended: Mon Dec 05 23:24:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670304285938 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670304285938 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670304285938 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1670304285938 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 45 s " "Quartus Prime Full Compilation was successful. 0 errors, 45 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1670304286564 ""}
