#-----------------------------------------------------------
# Vivado v2020.2.2 (64-bit)
# SW Build 3118627 on Tue Feb  9 05:14:06 MST 2021
# IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
# Start of session at: Thu May 27 21:25:40 2021
# Process ID: 6308
# Current directory: D:/Users/lzh/Desktop/ALU_v1.1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12144 D:\Users\lzh\Desktop\ALU_v1.1\ALU_v1.1.xpr
# Log file: D:/Users/lzh/Desktop/ALU_v1.1/vivado.log
# Journal file: D:/Users/lzh/Desktop/ALU_v1.1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Users/lzh/Desktop/ALU_v1.1/ALU_v1.1.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/new/Segment_Display.vhd] -no_script -reset -force -quiet
remove_files  E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/new/Segment_Display.vhd
export_ip_user_files -of_objects  [get_files E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/new/eight_bit_adder.vhd] -no_script -reset -force -quiet
remove_files  E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/new/eight_bit_adder.vhd
export_ip_user_files -of_objects  [get_files E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/new/four_to_one_MUX.vhd] -no_script -reset -force -quiet
remove_files  E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/new/four_to_one_MUX.vhd
export_ip_user_files -of_objects  [get_files E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/new/two_to_one_MUX.vhd] -no_script -reset -force -quiet
remove_files  E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/new/two_to_one_MUX.vhd
file mkdir D:/Users/lzh/Desktop/ALU_v1.1/ALU_v1.1.srcs/sources_1/new
close [ open D:/Users/lzh/Desktop/ALU_v1.1/ALU_v1.1.srcs/sources_1/new/ALU_v1.1 w ]
add_files D:/Users/lzh/Desktop/ALU_v1.1/ALU_v1.1.srcs/sources_1/new/ALU_v1.1
set_property file_type VHDL [get_files  D:/Users/lzh/Desktop/ALU_v1.1/ALU_v1.1.srcs/sources_1/new/ALU_v1.1]
update_compile_order -fileset sources_1
import_files -norecurse {E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/new/four_to_one_MUX.vhd E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/new/eight_bit_adder.vhd E:/Xilinx_project/HDL_projects_for_digital_circuit_course/Learning/ALU/ALU.srcs/sources_1/new/two_to_one_MUX.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source ALU_tb.tcl
close_sim
launch_simulation
source ALU_tb.tcl
close_sim
launch_simulation
source ALU_tb.tcl
close_sim
launch_simulation
source ALU_tb.tcl
close_sim
launch_simulation
source ALU_tb.tcl
add_bp {D:/Users/lzh/Desktop/ALU_v1.1/ALU_v1.1.srcs/sim_1/imports/new/ALU_tb.vhd} 47
remove_bps -file {D:/Users/lzh/Desktop/ALU_v1.1/ALU_v1.1.srcs/sim_1/imports/new/ALU_tb.vhd} -line 47
close_sim
launch_simulation
source ALU_tb.tcl
relaunch_sim
run all
relaunch_sim
run 40 ns
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
