Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Oct 29 10:03:44 2025
| Host         : cv-emb-T14G6-EC running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_methodology -file alchitry_top_methodology_drc_routed.rpt -pb alchitry_top_methodology_drc_routed.pb -rpx alchitry_top_methodology_drc_routed.rpx
| Design       : alchitry_top
| Device       : xc7a35tftg256-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 25
+-----------+----------+-------------------------------+--------+
| Rule      | Severity | Description                   | Checks |
+-----------+----------+-------------------------------+--------+
| TIMING-18 | Warning  | Missing input or output delay | 25     |
+-----------+----------+-------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on rst_n relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on io_led[0][0] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on io_led[0][1] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on io_led[0][2] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on io_led[0][3] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on io_led[0][4] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on io_led[0][5] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on io_led[0][6] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on io_led[0][7] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on io_led[1][0] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on io_led[1][1] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on io_led[1][2] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on io_led[1][3] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on io_led[1][4] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on io_led[1][5] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on io_led[1][6] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on io_led[1][7] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on io_led[2][0] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on io_led[2][1] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on io_led[2][2] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on io_led[2][3] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on io_led[2][4] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on io_led[2][5] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on io_led[2][6] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on io_led[2][7] relative to the rising and/or falling clock edge(s) of clk_0.
Related violations: <none>


