# python_project
The aim of this project is to create a program that generates template designs and testbench Verilog modules
