#
# created by First Encounter v08.10-s372_1 on Fri Nov 16 11:46:42 2018
#
VERSION 5.5 ;
NAMESCASESENSITIVE ON ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN c17_synth ;
UNITS DISTANCE MICRONS 2000 ;

PROPERTYDEFINITIONS
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 0.000 ;
    DESIGN FE_CORE_BOX_UR_X REAL 6.515 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 0.000 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 2.470 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 13030 4940 ) ;

ROW CORE_ROW_0 CoreSite 0 0 FS DO 17 BY 1 STEP 760 0 ;

TRACKS Y 3610 DO 1 STEP 3420 LAYER metal10 ;
TRACKS X 3550 DO 3 STEP 3360 LAYER metal10 ;
TRACKS X 1870 DO 7 STEP 1680 LAYER metal9 ;
TRACKS Y 3610 DO 1 STEP 3420 LAYER metal9 ;
TRACKS Y 2090 DO 2 STEP 1900 LAYER metal8 ;
TRACKS X 1870 DO 7 STEP 1680 LAYER metal8 ;
TRACKS X 750 DO 22 STEP 560 LAYER metal7 ;
TRACKS Y 2090 DO 2 STEP 1900 LAYER metal7 ;
TRACKS Y 760 DO 8 STEP 570 LAYER metal6 ;
TRACKS X 750 DO 22 STEP 560 LAYER metal6 ;
TRACKS X 750 DO 22 STEP 560 LAYER metal5 ;
TRACKS Y 760 DO 8 STEP 570 LAYER metal5 ;
TRACKS Y 190 DO 13 STEP 380 LAYER metal4 ;
TRACKS X 750 DO 22 STEP 560 LAYER metal4 ;
TRACKS X 190 DO 34 STEP 380 LAYER metal3 ;
TRACKS Y 190 DO 13 STEP 380 LAYER metal3 ;
TRACKS Y 190 DO 13 STEP 380 LAYER metal2 ;
TRACKS X 190 DO 34 STEP 380 LAYER metal2 ;
TRACKS X 190 DO 34 STEP 380 LAYER metal1 ;
TRACKS Y 190 DO 13 STEP 380 LAYER metal1 ;

GCELLGRID X 11590 DO 2 STEP 1440 ;
GCELLGRID X 190 DO 4 STEP 3800 ;
GCELLGRID X 0 DO 2 STEP 190 ;
GCELLGRID Y 3990 DO 2 STEP 950 ;
GCELLGRID Y 190 DO 2 STEP 3800 ;
GCELLGRID Y 0 DO 2 STEP 190 ;

COMPONENTS 6 ;
- gate1 NAND2X1 + PLACED ( 0 0 ) FS
 ;
- gate2 NAND2X1 + PLACED ( 2280 0 ) FS
 ;
- gate3 NAND2X1 + PLACED ( 4560 0 ) FS
 ;
- gate4 NAND2X1 + PLACED ( 9120 0 ) FS
 ;
- gate5 NAND2X1 + PLACED ( 6840 0 ) FS
 ;
- gate6 NAND2X1 + PLACED ( 11400 0 ) FS
 ;
END COMPONENTS

PINS 7 ;
- N1 + NET N1 + DIRECTION INPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 2850 ) E ;
- N2 + NET N2 + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 4750 4940 ) S ;
- N3 + NET N3 + DIRECTION INPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 0 2090 ) E ;
- N6 + NET N6 + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 3230 4940 ) S ;
- N7 + NET N7 + DIRECTION INPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 10070 4940 ) S ;
- N22 + NET N22 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal2 ( -70 0 ) ( 70 140 )
  + PLACED ( 7410 4940 ) S ;
- N23 + NET N23 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER metal3 ( -70 0 ) ( 70 140 )
  + PLACED ( 13030 2470 ) W ;
END PINS

SPECIALNETS 2 ;
- gnd  ( * gnd )
  + USE GROUND
 ;
- vdd  ( * vdd )
  + USE POWER
 ;
END SPECIALNETS

NETS 11 ;
- N1
  ( PIN N1 ) ( gate1 A )
 ;
- N2
  ( PIN N2 ) ( gate3 A )
 ;
- N3
  ( PIN N3 ) ( gate2 A ) ( gate1 B )
 ;
- N6
  ( PIN N6 ) ( gate2 B )
 ;
- N7
  ( PIN N7 ) ( gate4 B )
 ;
- N22
  ( PIN N22 ) ( gate5 Y )
 ;
- N23
  ( PIN N23 ) ( gate6 Y )
 ;
- N10
  ( gate5 A ) ( gate1 Y )
 ;
- N11
  ( gate4 A ) ( gate3 B ) ( gate2 Y )
 ;
- N16
  ( gate6 A ) ( gate5 B ) ( gate3 Y )
 ;
- N19
  ( gate6 B ) ( gate4 Y )
 ;
END NETS

END DESIGN
