# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 92
attribute \src "dut.sv:1.1-48.10"
attribute \cells_not_processed 1
module \gate
  attribute \src "dut.sv:37.18-37.35"
  wire width 32 $0\fib_wrap$func$dut.sv:37$2.$result$8
  attribute \src "dut.sv:37.18-37.35"
  wire width 32 $0\fib_wrap$func$dut.sv:37$3.$result$6
  attribute \src "dut.sv:37.18-37.35"
  wire width 32 $0\fib_wrap$func$dut.sv:37$3.k$5
  attribute \src "dut.sv:38.18-38.35"
  wire width 32 $0\fib_wrap$func$dut.sv:38$11.$result$17
  attribute \src "dut.sv:38.18-38.35"
  wire width 32 $0\fib_wrap$func$dut.sv:38$12.$result$15
  attribute \src "dut.sv:38.18-38.35"
  wire width 32 $0\fib_wrap$func$dut.sv:38$12.k$14
  attribute \src "dut.sv:39.18-39.35"
  wire width 32 $0\fib_wrap$func$dut.sv:39$20.$result$26
  attribute \src "dut.sv:39.18-39.35"
  wire width 32 $0\fib_wrap$func$dut.sv:39$21.$result$24
  attribute \src "dut.sv:39.18-39.35"
  wire width 32 $0\fib_wrap$func$dut.sv:39$21.k$23
  attribute \src "dut.sv:40.18-40.35"
  wire width 32 $0\fib_wrap$func$dut.sv:40$29.$result$35
  attribute \src "dut.sv:40.18-40.35"
  wire width 32 $0\fib_wrap$func$dut.sv:40$30.$result$33
  attribute \src "dut.sv:40.18-40.35"
  wire width 32 $0\fib_wrap$func$dut.sv:40$30.k$32
  attribute \src "dut.sv:41.18-41.35"
  wire width 32 $0\fib_wrap$func$dut.sv:41$38.$result$44
  attribute \src "dut.sv:41.18-41.35"
  wire width 32 $0\fib_wrap$func$dut.sv:41$39.$result$42
  attribute \src "dut.sv:41.18-41.35"
  wire width 32 $0\fib_wrap$func$dut.sv:41$39.k$41
  attribute \src "dut.sv:42.18-42.35"
  wire width 32 $0\fib_wrap$func$dut.sv:42$47.$result$53
  attribute \src "dut.sv:42.18-42.35"
  wire width 32 $0\fib_wrap$func$dut.sv:42$48.$result$51
  attribute \src "dut.sv:42.18-42.35"
  wire width 32 $0\fib_wrap$func$dut.sv:42$48.k$50
  attribute \src "dut.sv:43.18-43.35"
  wire width 32 $0\fib_wrap$func$dut.sv:43$56.$result$62
  attribute \src "dut.sv:43.18-43.35"
  wire width 32 $0\fib_wrap$func$dut.sv:43$57.$result$60
  attribute \src "dut.sv:43.18-43.35"
  wire width 32 $0\fib_wrap$func$dut.sv:43$57.k$59
  attribute \src "dut.sv:44.18-44.35"
  wire width 32 $0\fib_wrap$func$dut.sv:44$65.$result$71
  attribute \src "dut.sv:44.18-44.35"
  wire width 32 $0\fib_wrap$func$dut.sv:44$66.$result$69
  attribute \src "dut.sv:44.18-44.35"
  wire width 32 $0\fib_wrap$func$dut.sv:44$66.k$68
  attribute \src "dut.sv:45.18-45.35"
  wire width 32 $0\fib_wrap$func$dut.sv:45$74.$result$80
  attribute \src "dut.sv:45.18-45.35"
  wire width 32 $0\fib_wrap$func$dut.sv:45$75.$result$78
  attribute \src "dut.sv:45.18-45.35"
  wire width 32 $0\fib_wrap$func$dut.sv:45$75.k$77
  attribute \src "dut.sv:46.18-46.35"
  wire width 32 $0\fib_wrap$func$dut.sv:46$83.$result$89
  attribute \src "dut.sv:46.18-46.35"
  wire width 32 $0\fib_wrap$func$dut.sv:46$84.$result$87
  attribute \src "dut.sv:46.18-46.35"
  wire width 32 $0\fib_wrap$func$dut.sv:46$84.k$86
  attribute \src "dut.sv:37.18-37.35"
  wire width 32 $1\fib_wrap$func$dut.sv:37$3.$result$7
  attribute \src "dut.sv:38.18-38.35"
  wire width 32 $1\fib_wrap$func$dut.sv:38$12.$result$16
  attribute \src "dut.sv:39.18-39.35"
  wire width 32 $1\fib_wrap$func$dut.sv:39$21.$result$25
  attribute \src "dut.sv:40.18-40.35"
  wire width 32 $1\fib_wrap$func$dut.sv:40$30.$result$34
  attribute \src "dut.sv:41.18-41.35"
  wire width 32 $1\fib_wrap$func$dut.sv:41$39.$result$43
  attribute \src "dut.sv:42.18-42.35"
  wire width 32 $1\fib_wrap$func$dut.sv:42$48.$result$52
  attribute \src "dut.sv:43.18-43.35"
  wire width 32 $1\fib_wrap$func$dut.sv:43$57.$result$61
  attribute \src "dut.sv:44.18-44.35"
  wire width 32 $1\fib_wrap$func$dut.sv:44$66.$result$70
  attribute \src "dut.sv:45.18-45.35"
  wire width 32 $1\fib_wrap$func$dut.sv:45$75.$result$79
  attribute \src "dut.sv:46.18-46.35"
  wire width 32 $1\fib_wrap$func$dut.sv:46$84.$result$88
  wire width 64 $auto$expression.cpp:1780:import_operation$18
  wire width 32 $auto$expression.cpp:1780:import_operation$27
  wire width 32 $auto$expression.cpp:1780:import_operation$36
  wire width 32 $auto$expression.cpp:1780:import_operation$45
  wire width 32 $auto$expression.cpp:1780:import_operation$54
  wire width 32 $auto$expression.cpp:1780:import_operation$63
  wire width 32 $auto$expression.cpp:1780:import_operation$72
  wire width 32 $auto$expression.cpp:1780:import_operation$81
  wire width 64 $auto$expression.cpp:1780:import_operation$9
  wire width 32 $auto$expression.cpp:1780:import_operation$90
  wire width 32 $fib_wrap$func$dut.sv:37$0_result
  wire width 32 $fib_wrap$func$dut.sv:38$1_result
  wire width 32 $fib_wrap$func$dut.sv:39$2_result
  wire width 32 $fib_wrap$func$dut.sv:40$3_result
  wire width 32 $fib_wrap$func$dut.sv:41$4_result
  wire width 32 $fib_wrap$func$dut.sv:42$5_result
  wire width 32 $fib_wrap$func$dut.sv:43$6_result
  wire width 32 $fib_wrap$func$dut.sv:44$7_result
  wire width 32 $fib_wrap$func$dut.sv:45$8_result
  wire width 32 $fib_wrap$func$dut.sv:46$9_result
  attribute \src "dut.sv:2.10-2.14"
  wire width 32 output 2 signed \fib0
  attribute \src "dut.sv:2.16-2.20"
  wire width 32 output 3 signed \fib1
  attribute \src "dut.sv:2.22-2.26"
  wire width 32 output 4 signed \fib2
  attribute \src "dut.sv:2.28-2.32"
  wire width 32 output 5 signed \fib3
  attribute \src "dut.sv:2.34-2.38"
  wire width 32 output 6 signed \fib4
  attribute \src "dut.sv:2.40-2.44"
  wire width 32 output 7 signed \fib5
  attribute \src "dut.sv:2.46-2.50"
  wire width 32 output 8 signed \fib6
  attribute \src "dut.sv:2.52-2.56"
  wire width 32 output 9 signed \fib7
  attribute \src "dut.sv:2.58-2.62"
  wire width 32 output 10 signed \fib8
  attribute \src "dut.sv:2.64-2.68"
  wire width 32 output 11 signed \fib9
  wire width 32 \fib_wrap$func$dut.sv:37$2.$result
  attribute \nosync 1
  attribute \src "dut.sv:37.18-37.35"
  wire width 32 \fib_wrap$func$dut.sv:37$3.$result
  attribute \nosync 1
  attribute \src "dut.sv:37.18-37.35"
  wire width 32 \fib_wrap$func$dut.sv:37$3.o
  wire width 32 \fib_wrap$func$dut.sv:38$11.$result
  attribute \nosync 1
  attribute \src "dut.sv:38.18-38.35"
  wire width 32 \fib_wrap$func$dut.sv:38$12.$result
  attribute \nosync 1
  attribute \src "dut.sv:38.18-38.35"
  wire width 32 \fib_wrap$func$dut.sv:38$12.o
  wire width 32 \fib_wrap$func$dut.sv:39$20.$result
  attribute \nosync 1
  attribute \src "dut.sv:39.18-39.35"
  wire width 32 \fib_wrap$func$dut.sv:39$21.$result
  attribute \nosync 1
  attribute \src "dut.sv:39.18-39.35"
  wire width 32 \fib_wrap$func$dut.sv:39$21.o
  wire width 32 \fib_wrap$func$dut.sv:40$29.$result
  attribute \nosync 1
  attribute \src "dut.sv:40.18-40.35"
  wire width 32 \fib_wrap$func$dut.sv:40$30.$result
  attribute \nosync 1
  attribute \src "dut.sv:40.18-40.35"
  wire width 32 \fib_wrap$func$dut.sv:40$30.o
  wire width 32 \fib_wrap$func$dut.sv:41$38.$result
  attribute \nosync 1
  attribute \src "dut.sv:41.18-41.35"
  wire width 32 \fib_wrap$func$dut.sv:41$39.$result
  attribute \nosync 1
  attribute \src "dut.sv:41.18-41.35"
  wire width 32 \fib_wrap$func$dut.sv:41$39.o
  wire width 32 \fib_wrap$func$dut.sv:42$47.$result
  attribute \nosync 1
  attribute \src "dut.sv:42.18-42.35"
  wire width 32 \fib_wrap$func$dut.sv:42$48.$result
  attribute \nosync 1
  attribute \src "dut.sv:42.18-42.35"
  wire width 32 \fib_wrap$func$dut.sv:42$48.o
  wire width 32 \fib_wrap$func$dut.sv:43$56.$result
  attribute \nosync 1
  attribute \src "dut.sv:43.18-43.35"
  wire width 32 \fib_wrap$func$dut.sv:43$57.$result
  attribute \nosync 1
  attribute \src "dut.sv:43.18-43.35"
  wire width 32 \fib_wrap$func$dut.sv:43$57.o
  wire width 32 \fib_wrap$func$dut.sv:44$65.$result
  attribute \nosync 1
  attribute \src "dut.sv:44.18-44.35"
  wire width 32 \fib_wrap$func$dut.sv:44$66.$result
  attribute \nosync 1
  attribute \src "dut.sv:44.18-44.35"
  wire width 32 \fib_wrap$func$dut.sv:44$66.o
  wire width 32 \fib_wrap$func$dut.sv:45$74.$result
  attribute \nosync 1
  attribute \src "dut.sv:45.18-45.35"
  wire width 32 \fib_wrap$func$dut.sv:45$75.$result
  attribute \nosync 1
  attribute \src "dut.sv:45.18-45.35"
  wire width 32 \fib_wrap$func$dut.sv:45$75.o
  wire width 32 \fib_wrap$func$dut.sv:46$83.$result
  attribute \nosync 1
  attribute \src "dut.sv:46.18-46.35"
  wire width 32 \fib_wrap$func$dut.sv:46$84.$result
  attribute \nosync 1
  attribute \src "dut.sv:46.18-46.35"
  wire width 32 \fib_wrap$func$dut.sv:46$84.o
  attribute \src "dut.sv:2.5-2.8"
  wire width 32 input 1 \off
  wire width 32 \unused
  cell $add $add$dut.sv:21$10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \off
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000000
    connect \Y $auto$expression.cpp:1780:import_operation$9
  end
  cell $add $add$dut.sv:21$19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A \off
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $auto$expression.cpp:1780:import_operation$18
  end
  cell $add $add$dut.sv:21$28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \off
    connect \B 1
    connect \Y $auto$expression.cpp:1780:import_operation$27
  end
  cell $add $add$dut.sv:21$37
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \off
    connect \B 2
    connect \Y $auto$expression.cpp:1780:import_operation$36
  end
  cell $add $add$dut.sv:21$46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \off
    connect \B 3
    connect \Y $auto$expression.cpp:1780:import_operation$45
  end
  cell $add $add$dut.sv:21$55
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \off
    connect \B 5
    connect \Y $auto$expression.cpp:1780:import_operation$54
  end
  cell $add $add$dut.sv:21$64
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \off
    connect \B 8
    connect \Y $auto$expression.cpp:1780:import_operation$63
  end
  cell $add $add$dut.sv:21$73
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \off
    connect \B 13
    connect \Y $auto$expression.cpp:1780:import_operation$72
  end
  cell $add $add$dut.sv:21$82
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \off
    connect \B 21
    connect \Y $auto$expression.cpp:1780:import_operation$81
  end
  cell $add $add$dut.sv:21$91
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \off
    connect \B 34
    connect \Y $auto$expression.cpp:1780:import_operation$90
  end
  attribute \src "dut.sv:35.5-47.8"
  process $proc$dut.sv:35$1
    sync always
    sync init
      update \unused 0
  end
  attribute \src "dut.sv:37.18-37.35"
  process $proc$dut.sv:37$4
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\fib_wrap$func$dut.sv:37$3.k$5 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\fib_wrap$func$dut.sv:37$3.$result$6 $1\fib_wrap$func$dut.sv:37$3.$result$7
    assign $0\fib_wrap$func$dut.sv:37$2.$result$8 $1\fib_wrap$func$dut.sv:37$3.$result$7
    assign $1\fib_wrap$func$dut.sv:37$3.$result$7 0
    assign \fib0 $auto$expression.cpp:1780:import_operation$9 [31:0]
    sync always
      update \fib_wrap$func$dut.sv:37$2.$result $0\fib_wrap$func$dut.sv:37$2.$result$8
      update \fib_wrap$func$dut.sv:37$3.$result 32'x
      update \fib_wrap$func$dut.sv:37$3.o 32'x
  end
  attribute \src "dut.sv:38.18-38.35"
  process $proc$dut.sv:38$13
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\fib_wrap$func$dut.sv:38$12.k$14 64'0000000000000000000000000000000000000000000000000000000000000001
    assign $0\fib_wrap$func$dut.sv:38$12.$result$15 $1\fib_wrap$func$dut.sv:38$12.$result$16
    assign $0\fib_wrap$func$dut.sv:38$11.$result$17 $1\fib_wrap$func$dut.sv:38$12.$result$16
    assign $1\fib_wrap$func$dut.sv:38$12.$result$16 0
    assign \fib1 $auto$expression.cpp:1780:import_operation$18 [31:0]
    sync always
      update \fib_wrap$func$dut.sv:38$11.$result $0\fib_wrap$func$dut.sv:38$11.$result$17
      update \fib_wrap$func$dut.sv:38$12.$result 32'x
      update \fib_wrap$func$dut.sv:38$12.o 32'x
  end
  attribute \src "dut.sv:39.18-39.35"
  process $proc$dut.sv:39$22
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\fib_wrap$func$dut.sv:39$21.k$23 64'0000000000000000000000000000000000000000000000000000000000000010
    assign $0\fib_wrap$func$dut.sv:39$21.$result$24 $1\fib_wrap$func$dut.sv:39$21.$result$25
    assign $0\fib_wrap$func$dut.sv:39$20.$result$26 $1\fib_wrap$func$dut.sv:39$21.$result$25
    assign $1\fib_wrap$func$dut.sv:39$21.$result$25 0
    assign \fib2 $auto$expression.cpp:1780:import_operation$27
    sync always
      update \fib_wrap$func$dut.sv:39$20.$result $0\fib_wrap$func$dut.sv:39$20.$result$26
      update \fib_wrap$func$dut.sv:39$21.$result 32'x
      update \fib_wrap$func$dut.sv:39$21.o 32'x
  end
  attribute \src "dut.sv:40.18-40.35"
  process $proc$dut.sv:40$31
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\fib_wrap$func$dut.sv:40$30.k$32 64'0000000000000000000000000000000000000000000000000000000000000011
    assign $0\fib_wrap$func$dut.sv:40$30.$result$33 $1\fib_wrap$func$dut.sv:40$30.$result$34
    assign $0\fib_wrap$func$dut.sv:40$29.$result$35 $1\fib_wrap$func$dut.sv:40$30.$result$34
    assign $1\fib_wrap$func$dut.sv:40$30.$result$34 0
    assign \fib3 $auto$expression.cpp:1780:import_operation$36
    sync always
      update \fib_wrap$func$dut.sv:40$29.$result $0\fib_wrap$func$dut.sv:40$29.$result$35
      update \fib_wrap$func$dut.sv:40$30.$result 32'x
      update \fib_wrap$func$dut.sv:40$30.o 32'x
  end
  attribute \src "dut.sv:41.18-41.35"
  process $proc$dut.sv:41$40
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\fib_wrap$func$dut.sv:41$39.k$41 64'0000000000000000000000000000000000000000000000000000000000000100
    assign $0\fib_wrap$func$dut.sv:41$39.$result$42 $1\fib_wrap$func$dut.sv:41$39.$result$43
    assign $0\fib_wrap$func$dut.sv:41$38.$result$44 $1\fib_wrap$func$dut.sv:41$39.$result$43
    assign $1\fib_wrap$func$dut.sv:41$39.$result$43 0
    assign \fib4 $auto$expression.cpp:1780:import_operation$45
    sync always
      update \fib_wrap$func$dut.sv:41$38.$result $0\fib_wrap$func$dut.sv:41$38.$result$44
      update \fib_wrap$func$dut.sv:41$39.$result 32'x
      update \fib_wrap$func$dut.sv:41$39.o 32'x
  end
  attribute \src "dut.sv:42.18-42.35"
  process $proc$dut.sv:42$49
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\fib_wrap$func$dut.sv:42$48.k$50 64'0000000000000000000000000000000000000000000000000000000000000101
    assign $0\fib_wrap$func$dut.sv:42$48.$result$51 $1\fib_wrap$func$dut.sv:42$48.$result$52
    assign $0\fib_wrap$func$dut.sv:42$47.$result$53 $1\fib_wrap$func$dut.sv:42$48.$result$52
    assign $1\fib_wrap$func$dut.sv:42$48.$result$52 0
    assign \fib5 $auto$expression.cpp:1780:import_operation$54
    sync always
      update \fib_wrap$func$dut.sv:42$47.$result $0\fib_wrap$func$dut.sv:42$47.$result$53
      update \fib_wrap$func$dut.sv:42$48.$result 32'x
      update \fib_wrap$func$dut.sv:42$48.o 32'x
  end
  attribute \src "dut.sv:43.18-43.35"
  process $proc$dut.sv:43$58
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\fib_wrap$func$dut.sv:43$57.k$59 64'0000000000000000000000000000000000000000000000000000000000000110
    assign $0\fib_wrap$func$dut.sv:43$57.$result$60 $1\fib_wrap$func$dut.sv:43$57.$result$61
    assign $0\fib_wrap$func$dut.sv:43$56.$result$62 $1\fib_wrap$func$dut.sv:43$57.$result$61
    assign $1\fib_wrap$func$dut.sv:43$57.$result$61 0
    assign \fib6 $auto$expression.cpp:1780:import_operation$63
    sync always
      update \fib_wrap$func$dut.sv:43$56.$result $0\fib_wrap$func$dut.sv:43$56.$result$62
      update \fib_wrap$func$dut.sv:43$57.$result 32'x
      update \fib_wrap$func$dut.sv:43$57.o 32'x
  end
  attribute \src "dut.sv:44.18-44.35"
  process $proc$dut.sv:44$67
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\fib_wrap$func$dut.sv:44$66.k$68 64'0000000000000000000000000000000000000000000000000000000000000111
    assign $0\fib_wrap$func$dut.sv:44$66.$result$69 $1\fib_wrap$func$dut.sv:44$66.$result$70
    assign $0\fib_wrap$func$dut.sv:44$65.$result$71 $1\fib_wrap$func$dut.sv:44$66.$result$70
    assign $1\fib_wrap$func$dut.sv:44$66.$result$70 0
    assign \fib7 $auto$expression.cpp:1780:import_operation$72
    sync always
      update \fib_wrap$func$dut.sv:44$65.$result $0\fib_wrap$func$dut.sv:44$65.$result$71
      update \fib_wrap$func$dut.sv:44$66.$result 32'x
      update \fib_wrap$func$dut.sv:44$66.o 32'x
  end
  attribute \src "dut.sv:45.18-45.35"
  process $proc$dut.sv:45$76
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\fib_wrap$func$dut.sv:45$75.k$77 64'0000000000000000000000000000000000000000000000000000000000001000
    assign $0\fib_wrap$func$dut.sv:45$75.$result$78 $1\fib_wrap$func$dut.sv:45$75.$result$79
    assign $0\fib_wrap$func$dut.sv:45$74.$result$80 $1\fib_wrap$func$dut.sv:45$75.$result$79
    assign $1\fib_wrap$func$dut.sv:45$75.$result$79 0
    assign \fib8 $auto$expression.cpp:1780:import_operation$81
    sync always
      update \fib_wrap$func$dut.sv:45$74.$result $0\fib_wrap$func$dut.sv:45$74.$result$80
      update \fib_wrap$func$dut.sv:45$75.$result 32'x
      update \fib_wrap$func$dut.sv:45$75.o 32'x
  end
  attribute \src "dut.sv:46.18-46.35"
  process $proc$dut.sv:46$85
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0\fib_wrap$func$dut.sv:46$84.k$86 64'0000000000000000000000000000000000000000000000000000000000001001
    assign $0\fib_wrap$func$dut.sv:46$84.$result$87 $1\fib_wrap$func$dut.sv:46$84.$result$88
    assign $0\fib_wrap$func$dut.sv:46$83.$result$89 $1\fib_wrap$func$dut.sv:46$84.$result$88
    assign $1\fib_wrap$func$dut.sv:46$84.$result$88 0
    assign \fib9 $auto$expression.cpp:1780:import_operation$90
    sync always
      update \fib_wrap$func$dut.sv:46$83.$result $0\fib_wrap$func$dut.sv:46$83.$result$89
      update \fib_wrap$func$dut.sv:46$84.$result 32'x
      update \fib_wrap$func$dut.sv:46$84.o 32'x
  end
  connect $fib_wrap$func$dut.sv:37$0_result \fib_wrap$func$dut.sv:37$2.$result
  connect $fib_wrap$func$dut.sv:38$1_result \fib_wrap$func$dut.sv:38$11.$result
  connect $fib_wrap$func$dut.sv:39$2_result \fib_wrap$func$dut.sv:39$20.$result
  connect $fib_wrap$func$dut.sv:40$3_result \fib_wrap$func$dut.sv:40$29.$result
  connect $fib_wrap$func$dut.sv:41$4_result \fib_wrap$func$dut.sv:41$38.$result
  connect $fib_wrap$func$dut.sv:42$5_result \fib_wrap$func$dut.sv:42$47.$result
  connect $fib_wrap$func$dut.sv:43$6_result \fib_wrap$func$dut.sv:43$56.$result
  connect $fib_wrap$func$dut.sv:44$7_result \fib_wrap$func$dut.sv:44$65.$result
  connect $fib_wrap$func$dut.sv:45$8_result \fib_wrap$func$dut.sv:45$74.$result
  connect $fib_wrap$func$dut.sv:46$9_result \fib_wrap$func$dut.sv:46$83.$result
end
attribute \blackbox 1
attribute \src "dut.sv:50.1-65.10"
attribute \cells_not_processed 1
module \gold
  attribute \src "dut.sv:51.10-51.14"
  wire width 32 output 2 signed \fib0
  attribute \src "dut.sv:51.16-51.20"
  wire width 32 output 3 signed \fib1
  attribute \src "dut.sv:51.22-51.26"
  wire width 32 output 4 signed \fib2
  attribute \src "dut.sv:51.28-51.32"
  wire width 32 output 5 signed \fib3
  attribute \src "dut.sv:51.34-51.38"
  wire width 32 output 6 signed \fib4
  attribute \src "dut.sv:51.40-51.44"
  wire width 32 output 7 signed \fib5
  attribute \src "dut.sv:51.46-51.50"
  wire width 32 output 8 signed \fib6
  attribute \src "dut.sv:51.52-51.56"
  wire width 32 output 9 signed \fib7
  attribute \src "dut.sv:51.58-51.62"
  wire width 32 output 10 signed \fib8
  attribute \src "dut.sv:51.64-51.68"
  wire width 32 output 11 signed \fib9
  attribute \src "dut.sv:51.5-51.8"
  wire width 32 input 1 \off
end
