
---------- Begin Simulation Statistics ----------
final_tick                               2542163140500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 228759                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   228757                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.35                       # Real time elapsed on the host
host_tick_rate                              662179370                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4198487                       # Number of instructions simulated
sim_ops                                       4198487                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012153                       # Number of seconds simulated
sim_ticks                                 12153295500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             53.557695                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  356683                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               665979                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2647                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            115662                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            988232                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              26162                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          161588                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           135426                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1197588                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   72497                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        28174                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4198487                       # Number of instructions committed
system.cpu.committedOps                       4198487                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.786132                       # CPI: cycles per instruction
system.cpu.discardedOps                        333773                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   620801                       # DTB accesses
system.cpu.dtb.data_acv                           129                       # DTB access violations
system.cpu.dtb.data_hits                      1481857                       # DTB hits
system.cpu.dtb.data_misses                       8623                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   418450                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       877134                       # DTB read hits
system.cpu.dtb.read_misses                       7702                       # DTB read misses
system.cpu.dtb.write_accesses                  202351                       # DTB write accesses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_hits                      604723                       # DTB write hits
system.cpu.dtb.write_misses                       921                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18277                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3730897                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1170640                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           690963                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17079150                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172827                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  977264                       # ITB accesses
system.cpu.itb.fetch_acv                          339                       # ITB acv
system.cpu.itb.fetch_hits                      972457                       # ITB hits
system.cpu.itb.fetch_misses                      4807                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4236     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6102                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14446                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.33%     47.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2695     52.32%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5151                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11202281500     92.14%     92.14% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8974500      0.07%     92.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19177000      0.16%     92.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               927378000      7.63%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12157811000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899814                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945059                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591434                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743272                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8192666000     67.39%     67.39% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3965145000     32.61%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24292998                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85435      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542880     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839938     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592959     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104936      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4198487                       # Class of committed instruction
system.cpu.quiesceCycles                        13593                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7213848                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          429                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158202                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318013                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542163140500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542163140500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22810459                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22810459                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22810459                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22810459                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116976.712821                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116976.712821                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116976.712821                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116976.712821                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13048492                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13048492                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13048492                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13048492                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66915.343590                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66915.343590                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66915.343590                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66915.343590                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22460962                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22460962                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116984.177083                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116984.177083                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12848995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12848995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66921.848958                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66921.848958                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542163140500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.294580                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539659562000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.294580                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205911                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205911                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542163140500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130757                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34898                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88710                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34575                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28972                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28972                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89300                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41351                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209945                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210365                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 477985                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11388544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11388544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6722560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6723001                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18122809                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               67                       # Total snoops (count)
system.membus.snoopTraffic                       4288                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160038                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002687                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.051765                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159608     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     430      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160038                       # Request fanout histogram
system.membus.reqLayer0.occupancy              354000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           835795036                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378337750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542163140500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          473594750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542163140500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542163140500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542163140500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542163140500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542163140500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542163140500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542163140500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542163140500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542163140500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542163140500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542163140500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542163140500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542163140500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542163140500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542163140500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542163140500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542163140500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542163140500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542163140500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542163140500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542163140500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542163140500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542163140500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542163140500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542163140500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542163140500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542163140500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542163140500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5711104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4500352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10211456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5711104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5711104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89236                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70318                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159554                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34898                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34898                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469922253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         370298904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             840221156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469922253                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469922253                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183775010                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183775010                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183775010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469922253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        370298904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1023996166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121455.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79346.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69822.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000147007250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7471                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7471                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414031                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114062                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159554                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123394                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159554                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123394                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10386                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1939                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5800                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2040213500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  745840000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4837113500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13677.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32427.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105550                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82206                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159554                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123394                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82834                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    209.035710                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.573847                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.153525                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34991     42.24%     42.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24673     29.79%     72.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10097     12.19%     84.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4732      5.71%     89.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2459      2.97%     92.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1499      1.81%     94.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          938      1.13%     95.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          638      0.77%     96.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2807      3.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82834                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7471                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.965600                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.373215                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.746914                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1335     17.87%     17.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5647     75.59%     93.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           299      4.00%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            95      1.27%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            32      0.43%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            22      0.29%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           13      0.17%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.13%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            8      0.11%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            6      0.08%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7471                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7471                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.254183                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.237878                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.761376                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6629     88.73%     88.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               98      1.31%     90.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              508      6.80%     96.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              168      2.25%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               60      0.80%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.09%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7471                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9546752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  664704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7771840                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10211456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7897216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       639.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    840.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12153290500                       # Total gap between requests
system.mem_ctrls.avgGap                      42952.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5078144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4468608                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7771840                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417840905.785595357418                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367686937.259116292000                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 639484162.958104729652                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89236                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70318                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123394                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2577532250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2259581250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298348106250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28884.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32133.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2417849.38                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            318444000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169226640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568722420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314745120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     958838400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5306887530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        197907840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7834771950                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.662343                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    461605750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    405600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11286089750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            273083580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145128390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496337100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319145580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     958838400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5251598100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        244467360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7688598510                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.634869                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    581970000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    405600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11165725500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542163140500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              996459                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12146095500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542163140500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1693379                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1693379                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1693379                       # number of overall hits
system.cpu.icache.overall_hits::total         1693379                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89301                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89301                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89301                       # number of overall misses
system.cpu.icache.overall_misses::total         89301                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5499567000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5499567000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5499567000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5499567000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1782680                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1782680                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1782680                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1782680                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050094                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050094                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050094                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050094                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61584.607115                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61584.607115                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61584.607115                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61584.607115                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88710                       # number of writebacks
system.cpu.icache.writebacks::total             88710                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89301                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89301                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89301                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89301                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5410267000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5410267000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5410267000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5410267000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050094                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050094                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050094                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050094                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60584.618313                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60584.618313                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60584.618313                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60584.618313                       # average overall mshr miss latency
system.cpu.icache.replacements                  88710                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1693379                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1693379                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89301                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89301                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5499567000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5499567000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1782680                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1782680                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050094                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050094                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61584.607115                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61584.607115                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89301                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89301                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5410267000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5410267000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050094                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050094                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60584.618313                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60584.618313                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542163140500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.849699                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1748411                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88788                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.691974                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.849699                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995800                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995800                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          345                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3654660                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3654660                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542163140500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1338091                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1338091                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1338091                       # number of overall hits
system.cpu.dcache.overall_hits::total         1338091                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105999                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105999                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105999                       # number of overall misses
system.cpu.dcache.overall_misses::total        105999                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6793468000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6793468000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6793468000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6793468000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1444090                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1444090                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1444090                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1444090                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073402                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073402                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073402                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073402                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64089.925377                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64089.925377                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64089.925377                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64089.925377                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34722                       # number of writebacks
system.cpu.dcache.writebacks::total             34722                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36555                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36555                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36555                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36555                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69444                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69444                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69444                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69444                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4422846000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4422846000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4422846000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4422846000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048088                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048088                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048088                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048088                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63689.390012                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63689.390012                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63689.390012                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63689.390012                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103882.211538                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103882.211538                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69294                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       806791                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          806791                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49577                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49577                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3321251500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3321251500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       856368                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       856368                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057892                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057892                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66991.780463                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66991.780463                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9118                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9118                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40459                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40459                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2702949000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2702949000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047245                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047245                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66807.113374                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66807.113374                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531300                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531300                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56422                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56422                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3472216500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3472216500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587722                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587722                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096001                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61540.117330                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61540.117330                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27437                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27437                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28985                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28985                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1719897000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1719897000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049318                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049318                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59337.484906                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59337.484906                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10296                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10296                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          891                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          891                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62830000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62830000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079646                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079646                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70516.273850                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70516.273850                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          891                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          891                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61939000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61939000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079646                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079646                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69516.273850                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69516.273850                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542163140500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.335523                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1399604                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69294                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.198055                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.335523                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978843                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978843                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          747                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          226                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3003112                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3003112                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2953426151500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 340944                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749952                       # Number of bytes of host memory used
host_op_rate                                   340944                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1499.41                       # Real time elapsed on the host
host_tick_rate                              272753122                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   511214693                       # Number of instructions simulated
sim_ops                                     511214693                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.408969                       # Number of seconds simulated
sim_ticks                                408968574000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             62.500796                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                24306434                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             38889799                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5768                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           2668700                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          38826082                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             118014                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          732756                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           614742                       # Number of indirect misses.
system.cpu.branchPred.lookups                47833214                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  972905                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        82949                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   506276970                       # Number of instructions committed
system.cpu.committedOps                     506276970                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.614494                       # CPI: cycles per instruction
system.cpu.discardedOps                       6589133                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                109084777                       # DTB accesses
system.cpu.dtb.data_acv                            42                       # DTB access violations
system.cpu.dtb.data_hits                    112043347                       # DTB hits
system.cpu.dtb.data_misses                       8890                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 93571072                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     95222868                       # DTB read hits
system.cpu.dtb.read_misses                       6519                       # DTB read misses
system.cpu.dtb.write_accesses                15513705                       # DTB write accesses
system.cpu.dtb.write_acv                           29                       # DTB write access violations
system.cpu.dtb.write_hits                    16820479                       # DTB write hits
system.cpu.dtb.write_misses                      2371                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions           173585022                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          236219556                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         116761044                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         21645050                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       112717576                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.619389                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                98685952                       # ITB accesses
system.cpu.itb.fetch_acv                          429                       # ITB acv
system.cpu.itb.fetch_hits                    97449681                       # ITB hits
system.cpu.itb.fetch_misses                   1236271                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   335      0.90%      0.90% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.03%      0.92% # number of callpals executed
system.cpu.kern.callpal::swpipl                 21538     57.56%     58.48% # number of callpals executed
system.cpu.kern.callpal::rdps                    1530      4.09%     62.57% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     62.58% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     62.58% # number of callpals executed
system.cpu.kern.callpal::rti                     2191      5.86%     68.43% # number of callpals executed
system.cpu.kern.callpal::callsys                  889      2.38%     70.81% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     70.82% # number of callpals executed
system.cpu.kern.callpal::rdunique               10917     29.18%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  37417                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      44836                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      367                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8271     34.06%     34.06% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     137      0.56%     34.62% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     419      1.73%     36.35% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   15458     63.65%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                24285                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8254     48.37%     48.37% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      137      0.80%     49.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      419      2.46%     51.63% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8254     48.37%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 17064                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             397089359000     97.09%     97.09% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               252240500      0.06%     97.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               390266000      0.10%     97.25% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             11238806000      2.75%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         408970671500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997945                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.533963                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.702656                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2016                      
system.cpu.kern.mode_good::user                  2014                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              2522                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2014                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.799366                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.888106                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32864328000      8.04%      8.04% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         376027111500     91.94%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             79232000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      335                       # number of times the context was actually changed
system.cpu.numCycles                        817380965                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       367                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2154296      0.43%      0.43% # Class of committed instruction
system.cpu.op_class_0::IntAlu               220620861     43.58%     44.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                3712917      0.73%     44.74% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     44.74% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              86608388     17.11%     61.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               2778845      0.55%     62.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt              33389467      6.60%     68.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult             46911237      9.27%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                550079      0.11%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               222000      0.04%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::MemRead               62912901     12.43%     90.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12747411      2.52%     93.35% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          29429264      5.81%     99.16% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          4045835      0.80%     99.96% # Class of committed instruction
system.cpu.op_class_0::IprAccess               193469      0.04%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                506276970                       # Class of committed instruction
system.cpu.quiesceCycles                       556183                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       704663389                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4567040                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 541                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        574                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          309                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1102276                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2204238                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 411263011000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 411263011000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        71561                       # number of demand (read+write) misses
system.iocache.demand_misses::total             71561                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        71561                       # number of overall misses
system.iocache.overall_misses::total            71561                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8441696779                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8441696779                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8441696779                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8441696779                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        71561                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           71561                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        71561                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          71561                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117965.047708                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117965.047708                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117965.047708                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117965.047708                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           495                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   14                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    35.357143                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          71360                       # number of writebacks
system.iocache.writebacks::total                71360                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        71561                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        71561                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        71561                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        71561                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4859462455                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4859462455                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4859462455                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4859462455                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67906.575579                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67906.575579                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67906.575579                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67906.575579                       # average overall mshr miss latency
system.iocache.replacements                     71561                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          201                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              201                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     23232627                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     23232627                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115585.208955                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115585.208955                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     13182627                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     13182627                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65585.208955                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65585.208955                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8418464152                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8418464152                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117971.751009                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117971.751009                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4846279828                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4846279828                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67913.114182                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67913.114182                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 411263011000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  71561                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                71561                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               644049                       # Number of tag accesses
system.iocache.tags.data_accesses              644049                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 411263011000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2069                       # Transaction distribution
system.membus.trans_dist::ReadResp             818209                       # Transaction distribution
system.membus.trans_dist::WriteReq               2872                       # Transaction distribution
system.membus.trans_dist::WriteResp              2872                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       311165                       # Transaction distribution
system.membus.trans_dist::WritebackClean       587477                       # Transaction distribution
system.membus.trans_dist::CleanEvict           203322                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               54                       # Transaction distribution
system.membus.trans_dist::ReadExReq            214465                       # Transaction distribution
system.membus.trans_dist::ReadExResp           214465                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         587478                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        228662                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         71360                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1762432                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1762432                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1328832                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1338714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3244268                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     75197056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     75197056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        11768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     43694784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     43706552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               123470648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              202                       # Total snoops (count)
system.membus.snoopTraffic                      12928                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1106960                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000276                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016597                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1106655     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     305      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1106960                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9073000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          5936898794                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1127627                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2379549500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 411263011000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3108302500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 411263011000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 411263011000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 411263011000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 411263011000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 411263011000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 411263011000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 411263011000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 411263011000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 411263011000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 411263011000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 411263011000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 411263011000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 411263011000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 411263011000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 411263011000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 411263011000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 411263011000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 411263011000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 411263011000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 411263011000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 411263011000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 411263011000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 411263011000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 411263011000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 411263011000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 411263011000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 411263011000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 411263011000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       37598528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       28347264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           65945792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     37598528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      37598528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19914560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19914560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          587477                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          442926                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1030403                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       311165                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             311165                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          91935005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          69314040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             161249045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     91935005                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         91935005                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       48694597                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             48694597                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       48694597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         91935005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         69314040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            209943642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    895823.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    541383.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    438105.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001411020500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        54543                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        54544                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2836041                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             843494                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1030403                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     898588                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1030403                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   898588                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  50915                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2765                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             58115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             36570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             52979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             70713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             60879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            108426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             50422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            109687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             39259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            65589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            60739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            53161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            56099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            56413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            50634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             53199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             48379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             50589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             67859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             58227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            105160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             46759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            108659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             38916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            59050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            48796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            48162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            50092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            39253                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11958763750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4897440000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             30324163750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12209.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30959.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       255                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   721753                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  688206                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1030403                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               898588                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  935757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   42667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  47315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  50208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  50645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  50598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  50636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  51459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  51278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  52117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  53692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  54692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  53754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  54024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  54215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  54421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  54716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  55279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    888                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       465368                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    257.908167                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   161.954967                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   284.458225                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       170160     36.56%     36.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       146636     31.51%     68.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        49911     10.73%     78.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        25630      5.51%     84.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15224      3.27%     87.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8638      1.86%     89.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7153      1.54%     90.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4814      1.03%     92.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        37202      7.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       465368                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        54544                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.958052                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.190787                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.948270                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          50584     92.74%     92.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          3333      6.11%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           447      0.82%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           71      0.13%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           62      0.11%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           11      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            4      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            2      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            4      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            4      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         54544                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        54543                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.424124                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.399573                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.939126                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            43710     80.14%     80.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1302      2.39%     82.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7950     14.58%     97.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              909      1.67%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              416      0.76%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              139      0.25%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               63      0.12%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               23      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                9      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                7      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         54543                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               62687232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3258560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                57332928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                65945792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             57509632                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       153.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       140.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    161.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    140.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  408968574000                       # Total gap between requests
system.mem_ctrls.avgGap                     212011.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     34648512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     28038720                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     57332928                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 84721697.956185758114                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 68559595.486180320382                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 140189079.662634432316                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       587477                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       442926                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       898588                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  16732031500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13592132250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9750066183000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28481.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30687.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10850429.99                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1712764620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            910329420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3510109680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2283228000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     32283351360.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     106067180040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      67725644640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       214492607760                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        524.472102                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 174940249750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13656240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 220375841250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1610119980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            855768705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3483834480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2393244720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     32283351360.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     111701734350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      62980754880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       215308808475                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        526.467856                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 162569172000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13656240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 232746913500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 411263011000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 2270                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2270                       # Transaction distribution
system.iobus.trans_dist::WriteReq               74232                       # Transaction distribution
system.iobus.trans_dist::WriteResp              74232                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1600                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2090                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9882                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  153004                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          165                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1045                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3294                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        11768                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4580416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1739500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               189000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            71762000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             7010000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           372870779                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5602000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1427500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              115000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 734                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           367                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     797821.525886                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283676.769804                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          367    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       368000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             367                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    410970210500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    292800500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 411263011000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    100008312                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        100008312                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    100008312                       # number of overall hits
system.cpu.icache.overall_hits::total       100008312                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       587478                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         587478                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       587478                       # number of overall misses
system.cpu.icache.overall_misses::total        587478                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  36288010000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  36288010000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  36288010000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  36288010000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    100595790                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    100595790                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    100595790                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    100595790                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005840                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005840                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005840                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005840                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61769.138589                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61769.138589                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61769.138589                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61769.138589                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       587477                       # number of writebacks
system.cpu.icache.writebacks::total            587477                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       587478                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       587478                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       587478                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       587478                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  35700532000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  35700532000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  35700532000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  35700532000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005840                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005840                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005840                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005840                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60769.138589                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60769.138589                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60769.138589                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60769.138589                       # average overall mshr miss latency
system.cpu.icache.replacements                 587477                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    100008312                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       100008312                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       587478                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        587478                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  36288010000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  36288010000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    100595790                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    100595790                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005840                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005840                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61769.138589                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61769.138589                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       587478                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       587478                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  35700532000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  35700532000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005840                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005840                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60769.138589                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60769.138589                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 411263011000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999974                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           100644871                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            587477                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            171.317126                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999974                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          324                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         201779058                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        201779058                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 411263011000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    110959029                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        110959029                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    110959029                       # number of overall hits
system.cpu.dcache.overall_hits::total       110959029                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       642282                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         642282                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       642282                       # number of overall misses
system.cpu.dcache.overall_misses::total        642282                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  39268219500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  39268219500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  39268219500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  39268219500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    111601311                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    111601311                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    111601311                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    111601311                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005755                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005755                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005755                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005755                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61138.595664                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61138.595664                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61138.595664                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61138.595664                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       239805                       # number of writebacks
system.cpu.dcache.writebacks::total            239805                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       201179                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       201179                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       201179                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       201179                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       441103                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       441103                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       441103                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       441103                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4941                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4941                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27447065500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27447065500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27447065500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27447065500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    373266500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    373266500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003952                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003952                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003952                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003952                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62223.710789                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62223.710789                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62223.710789                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62223.710789                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 75544.727788                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 75544.727788                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 442926                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     94617155                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        94617155                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       252402                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        252402                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16285892500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16285892500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     94869557                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     94869557                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002661                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002661                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64523.626992                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64523.626992                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        25810                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25810                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       226592                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       226592                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14575727000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14575727000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    373266500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    373266500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002388                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002388                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64325.867639                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64325.867639                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 180409.134848                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 180409.134848                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16341874                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16341874                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       389880                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       389880                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  22982327000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22982327000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16731754                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16731754                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023302                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023302                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58947.181184                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58947.181184                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       175369                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       175369                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       214511                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       214511                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2872                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2872                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12871338500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12871338500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012821                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012821                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60003.163008                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60003.163008                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        49717                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        49717                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1880                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1880                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    139618000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    139618000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        51597                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        51597                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.036436                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.036436                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74264.893617                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74264.893617                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1877                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1877                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    137560500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    137560500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.036378                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.036378                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73287.426745                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73287.426745                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        51129                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        51129                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        51129                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        51129                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 411263011000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           105781693                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            442926                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            238.824754                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          690                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          120                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         223851000                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        223851000                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2965470693500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               16520278                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749952                       # Number of bytes of host memory used
host_op_rate                                 16520220                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    31.53                       # Real time elapsed on the host
host_tick_rate                              382041966                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   520828564                       # Number of instructions simulated
sim_ops                                     520828564                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012045                       # Number of seconds simulated
sim_ticks                                 12044542000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             82.189703                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  841519                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1023874                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                532                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             32496                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1048782                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              16158                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          131357                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           115199                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1125551                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   27676                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         8712                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     9613871                       # Number of instructions committed
system.cpu.committedOps                       9613871                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.505659                       # CPI: cycles per instruction
system.cpu.discardedOps                         96806                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  1628684                       # DTB accesses
system.cpu.dtb.data_acv                            32                       # DTB access violations
system.cpu.dtb.data_hits                      1974379                       # DTB hits
system.cpu.dtb.data_misses                       1938                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   842443                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      1022315                       # DTB read hits
system.cpu.dtb.read_misses                       1358                       # DTB read misses
system.cpu.dtb.write_accesses                  786241                       # DTB write accesses
system.cpu.dtb.write_acv                           19                       # DTB write access violations
system.cpu.dtb.write_hits                      952064                       # DTB write hits
system.cpu.dtb.write_misses                       580                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             3016311                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4934594                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1099259                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           979655                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8277989                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.399097                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 2476680                       # ITB accesses
system.cpu.itb.fetch_acv                          103                       # ITB acv
system.cpu.itb.fetch_hits                     2475491                       # ITB hits
system.cpu.itb.fetch_misses                      1189                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   118      3.24%      3.24% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.16%      3.41% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3199     87.88%     91.29% # number of callpals executed
system.cpu.kern.callpal::rdps                      31      0.85%     92.14% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     92.17% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     92.20% # number of callpals executed
system.cpu.kern.callpal::rti                      224      6.15%     98.35% # number of callpals executed
system.cpu.kern.callpal::callsys                   40      1.10%     99.45% # number of callpals executed
system.cpu.kern.callpal::imb                       12      0.33%     99.78% # number of callpals executed
system.cpu.kern.callpal::rdunique                   8      0.22%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3640                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5610                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1603     46.59%     46.59% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       6      0.17%     46.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.35%     47.11% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1820     52.89%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3441                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1601     49.72%     49.72% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        6      0.19%     49.91% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.37%     50.28% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1601     49.72%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3220                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11469324000     95.24%     95.24% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9605500      0.08%     95.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                15893500      0.13%     95.45% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               547652500      4.55%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12042475500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998752                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.879670                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.935774                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 214                      
system.cpu.kern.mode_good::user                   214                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               342                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 214                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.625731                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.769784                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         2673670500     22.20%     22.20% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           9368805000     77.80%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.numCycles                         24089084                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               33261      0.35%      0.35% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4584447     47.69%     48.03% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9387      0.10%     48.13% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.13% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1500812     15.61%     63.74% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                735627      7.65%     71.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                730106      7.59%     78.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                14787      0.15%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   258      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::MemRead                 265263      2.76%     81.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite                941388      9.79%     91.69% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            753928      7.84%     99.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            10610      0.11%     99.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess                33997      0.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  9613871                       # Class of committed instruction
system.cpu.tickCycles                        15811095                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           81                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        87579                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        175150                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  12044542000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  12044542000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  12044542000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  12044542000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 165                       # Transaction distribution
system.membus.trans_dist::ReadResp              32484                       # Transaction distribution
system.membus.trans_dist::WriteReq                 91                       # Transaction distribution
system.membus.trans_dist::WriteResp                91                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        57016                       # Transaction distribution
system.membus.trans_dist::WritebackClean        21413                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9140                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55259                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55259                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          21423                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10898                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        64251                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        64251                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       198469                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       198983                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 263234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      2740992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      2740992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      7883008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      7883432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10624424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                7                       # Total snoops (count)
system.membus.snoopTraffic                        448                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             87837                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000934                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.030540                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   87755     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                      82      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               87837                       # Request fanout histogram
system.membus.reqLayer0.occupancy              384000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           516247500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          350568750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  12044542000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          113649500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  12044542000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  12044542000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  12044542000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  12044542000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  12044542000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  12044542000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  12044542000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  12044542000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  12044542000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  12044542000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  12044542000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  12044542000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  12044542000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  12044542000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  12044542000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  12044542000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  12044542000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  12044542000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  12044542000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  12044542000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  12044542000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  12044542000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  12044542000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  12044542000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  12044542000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  12044542000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  12044542000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12044542000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        1370560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4233984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5604544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      1370560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1370560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3649024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3649024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           21415                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           66156                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               87571                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        57016                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              57016                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         113790960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         351527190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             465318150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    113790960                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        113790960                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      302960793                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            302960793                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      302960793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        113790960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        351527190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            768278943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     78009.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     19084.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     66060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000507165750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4555                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4554                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              247896                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              73552                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       87572                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      78381                       # Number of write requests accepted
system.mem_ctrls.readBursts                     87572                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    78381                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2428                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   372                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4560                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    840583750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  425720000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2437033750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9872.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28622.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    70499                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   63144                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 87572                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                78381                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   81769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29503                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    353.836288                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   207.496276                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.381817                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9490     32.17%     32.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7249     24.57%     56.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3239     10.98%     67.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1523      5.16%     72.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          877      2.97%     75.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1195      4.05%     79.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          445      1.51%     81.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          394      1.34%     82.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5091     17.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29503                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4554                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.695213                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.069245                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.327262                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              15      0.33%      0.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            391      8.59%      8.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          3878     85.16%     94.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           159      3.49%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            41      0.90%     98.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            24      0.53%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            16      0.35%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             8      0.18%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             3      0.07%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             5      0.11%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             2      0.04%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             3      0.07%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            3      0.07%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4554                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4555                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.128650                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.098162                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.019206                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2009     44.11%     44.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               31      0.68%     44.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2455     53.90%     98.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               41      0.90%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               18      0.40%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4555                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5449216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  155392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4992960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5604608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5016384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       452.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       414.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    465.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    416.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.77                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12044545000                       # Total gap between requests
system.mem_ctrls.avgGap                      72578.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1221376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4227840                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4992960                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 101404935.115008935332                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 351017083.090415537357                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 414541291.814998030663                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        21416                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        66156                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        78381                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    630250250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1806783500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290245079000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29428.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27310.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3703003.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            117053160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             62219025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           322699440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          209118420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     950848080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4530897510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        809611200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7002446835                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        581.379253                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2044957500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    402220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9597364500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             93691080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             49801785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           285228720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          198119880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     950848080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4504955100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        831457440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6914102085                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.044417                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2103271750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    402220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9539050250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  12044542000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  165                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 165                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  91                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 91                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          428                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          214                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                36000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              421000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              304000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               44000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     12044542000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12044542000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2773397                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2773397                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2773397                       # number of overall hits
system.cpu.icache.overall_hits::total         2773397                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        21422                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21422                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        21422                       # number of overall misses
system.cpu.icache.overall_misses::total         21422                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1332884500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1332884500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1332884500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1332884500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2794819                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2794819                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2794819                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2794819                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007665                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007665                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007665                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007665                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62220.357576                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62220.357576                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62220.357576                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62220.357576                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        21413                       # number of writebacks
system.cpu.icache.writebacks::total             21413                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        21422                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        21422                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        21422                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        21422                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1311462500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1311462500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1311462500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1311462500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007665                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007665                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007665                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007665                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61220.357576                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61220.357576                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61220.357576                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61220.357576                       # average overall mshr miss latency
system.cpu.icache.replacements                  21413                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2773397                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2773397                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        21422                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21422                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1332884500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1332884500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2794819                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2794819                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007665                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007665                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62220.357576                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62220.357576                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        21422                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        21422                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1311462500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1311462500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007665                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007665                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61220.357576                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61220.357576                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12044542000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.990656                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2801779                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             21934                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            127.736801                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.990656                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999982                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          405                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5611060                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5611060                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12044542000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1836568                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1836568                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1836568                       # number of overall hits
system.cpu.dcache.overall_hits::total         1836568                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       122586                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         122586                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       122586                       # number of overall misses
system.cpu.dcache.overall_misses::total        122586                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7077185500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7077185500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7077185500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7077185500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1959154                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1959154                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1959154                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1959154                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.062571                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062571                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.062571                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.062571                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57732.412347                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57732.412347                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57732.412347                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57732.412347                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        57016                       # number of writebacks
system.cpu.dcache.writebacks::total             57016                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        56753                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56753                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        56753                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56753                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        65833                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        65833                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        65833                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        65833                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3880934500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3880934500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3880934500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3880934500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     35878500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     35878500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.033603                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033603                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.033603                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033603                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58951.202285                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58951.202285                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58951.202285                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58951.202285                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 140150.390625                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 140150.390625                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  66156                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1000433                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1000433                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12767                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12767                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    858794000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    858794000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1013200                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1013200                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012601                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012601                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67266.703219                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67266.703219                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2194                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2194                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10573                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10573                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    713693000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    713693000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     35878500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     35878500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010435                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010435                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67501.465998                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67501.465998                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 217445.454545                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 217445.454545                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       836135                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         836135                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       109819                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       109819                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6218391500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6218391500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       945954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       945954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.116093                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.116093                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56624.004043                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56624.004043                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        54559                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54559                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        55260                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        55260                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           91                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           91                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3167241500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3167241500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.058417                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.058417                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57315.264206                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57315.264206                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4497                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4497                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          325                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          325                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     24432500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     24432500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.067399                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.067399                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75176.923077                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75176.923077                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          325                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          325                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     24107500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     24107500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.067399                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.067399                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74176.923077                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74176.923077                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4771                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4771                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4771                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4771                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12044542000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7664795                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             67180                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            114.093406                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          868                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4003650                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4003650                       # Number of data accesses

---------- End Simulation Statistics   ----------
